<?xml version="1.0" encoding="UTF-8"?>
<model fullName="localedgepreserve" name="localedgepreserve" subtype="Subsystem" synthesizable="true" type="SubSystem" checksum="513327104" modelLocation="C:\Users\TungLT\Desktop\DE1-SoC\v2.2\Fusion4\localedgepreserve.mdl" modelDate="2019-05-26"><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Bus Concatenation" name="Bus_Concatenation" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="widthb" value="8"/><generic name="widtha" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Bus Concatenation1" name="Bus_Concatenation1" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="widthb" value="8"/><generic name="widtha" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Bus Conversion" name="Bus_Conversion" subtype="com.altera.dspbuilder.blockset.iobus.BusConversion" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="inSigned" value="0"/><generic name="width_outl" value="8"/><generic name="round" value="0"/><generic name="saturate" value="0"/><generic name="width_inr" value="0"/><generic name="outSigned" value="0"/><generic name="width_outr" value="0"/><generic name="width_inl" value="9"/><generic name="inType" value="STD_LOGIC_VECTOR"/><generic name="outType" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Bus Conversion1" name="Bus_Conversion1" subtype="com.altera.dspbuilder.blockset.iobus.BusConversion" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="inSigned" value="0"/><generic name="width_outl" value="8"/><generic name="round" value="0"/><generic name="saturate" value="0"/><generic name="width_inr" value="0"/><generic name="outSigned" value="0"/><generic name="width_outr" value="0"/><generic name="width_inl" value="9"/><generic name="inType" value="STD_LOGIC_VECTOR"/><generic name="outType" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><simulinkBlock fullName="localedgepreserve/Clock" name="Clock_1" subtype="S-Function" synthesizable="false" type="SimulinkBlock"><generic name="ClockPeriodUnit" value="ns"/><generic name="ClockPeriod" value="20"/><generic name="ResetLatency" value="2"/><generic name="Export" value="off"/><generic name="PhaseOffset" value="0"/><generic name="ResetType" value="Synchronized Active High"/><generic name="Reset" value="reset"/><generic name="SampleTime" value="1"/><generic name="ResetRegisterCascadeDepth" value="0"/><generic name="SimulationStartCycle" value="5"/></simulinkBlock></block><block><libraryBlock fullName="localedgepreserve/Comparator" name="Comparator" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="12" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altagb"/><generic name="lpm_width" value="12"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Comparator1" name="Comparator1" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="12" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altagb"/><generic name="lpm_width" value="12"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Constant" name="Constant_1" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="9"/><generic name="BitPattern" value="000000000"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Constant1" name="Constant1" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="9"/><generic name="BitPattern" value="000000000"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Constant2" name="Constant2" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="11"/><generic name="BitPattern" value="00001100011"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Constant3" name="Constant3" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="11"/><generic name="BitPattern" value="00001100011"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Extract Bit" name="Extract_Bit" subtype="com.altera.dspbuilder.blockset.iobus.ExtractBit" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_extract_bit"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="width" value="9"/><generic name="ExtractedBit" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Extract Bit1" name="Extract_Bit1" subtype="com.altera.dspbuilder.blockset.iobus.ExtractBit" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_extract_bit"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="width" value="9"/><generic name="ExtractedBit" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/FIFO_1" name="FIFO_1" subtype="com.altera.dspbuilder.blockset.storage.FIFO" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_fifo"><connectionPoint name="data" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="rdreq" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="wrreq" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="q" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="full" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="empty" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="usedw" index="3" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="showahead_mode" value="0"/><generic name="ram_block_type" value="AUTO"/><generic name="width" value="9"/><generic name="numwords" value="2048"/><generic name="family" value="Cyclone V"/><generic name="use_eab" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/FIFO_2" name="FIFO_2" subtype="com.altera.dspbuilder.blockset.storage.FIFO" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_fifo"><connectionPoint name="data" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="rdreq" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="wrreq" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="q" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="full" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="empty" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="usedw" index="3" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="showahead_mode" value="0"/><generic name="ram_block_type" value="AUTO"/><generic name="width" value="9"/><generic name="numwords" value="2048"/><generic name="family" value="Cyclone V"/><generic name="use_eab" value="1"/></libraryBlock></block><block><system fullName="localedgepreserve/Fusion" name="localedgepreserve_Fusion" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="pixel1_in" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="valid1_in" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="eof1_in" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="pixel2_in" index="3" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="valid2_in" index="4" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="eof2_in" index="5" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="pixel_out" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="valid_out" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="sof_out" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="eof_out" index="3" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/pixel1_in" name="pixel1_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/valid1_in" name="valid1_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/eof1_in" name="eof1_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/pixel2_in" name="pixel2_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/valid2_in" name="valid2_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/eof2_in" name="eof2_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Binary Point Casting1" name="Binary_Point_Casting1" subtype="com.altera.dspbuilder.blockset.iobus.BinaryPointCasting" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="width_outl" value="24"/><generic name="width_inr" value="0"/><generic name="width_outr" value="0"/><generic name="width_inl" value="24"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Binary Point Casting2" name="Binary_Point_Casting2" subtype="com.altera.dspbuilder.blockset.iobus.BinaryPointCasting" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="width_outl" value="24"/><generic name="width_inr" value="0"/><generic name="width_outr" value="0"/><generic name="width_inl" value="24"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Binary Point Casting3" name="Binary_Point_Casting3" subtype="com.altera.dspbuilder.blockset.iobus.BinaryPointCasting" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="width_outl" value="24"/><generic name="width_inr" value="0"/><generic name="width_outr" value="0"/><generic name="width_inl" value="24"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Bus Concatenation2" name="Bus_Concatenation2" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="40" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="widthb" value="16"/><generic name="widtha" value="24"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Bus Concatenation3" name="Bus_Concatenation3" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="40" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="48" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="widthb" value="40"/><generic name="widtha" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Bus Conversion" name="Bus_Conversion" subtype="com.altera.dspbuilder.blockset.iobus.BusConversion" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="9" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="inSigned" value="0"/><generic name="width_outl" value="9"/><generic name="round" value="1"/><generic name="saturate" value="0"/><generic name="width_inr" value="16"/><generic name="outSigned" value="0"/><generic name="width_outr" value="0"/><generic name="width_inl" value="9"/><generic name="inType" value="STD_LOGIC_VECTOR"/><generic name="outType" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Bus Conversion1" name="Bus_Conversion1" subtype="com.altera.dspbuilder.blockset.iobus.BusConversion" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="inSigned" value="0"/><generic name="width_outl" value="1"/><generic name="round" value="0"/><generic name="saturate" value="0"/><generic name="width_inr" value="16"/><generic name="outSigned" value="0"/><generic name="width_outr" value="16"/><generic name="width_inl" value="8"/><generic name="inType" value="STD_LOGIC_VECTOR"/><generic name="outType" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Bus Conversion2" name="Bus_Conversion2" subtype="com.altera.dspbuilder.blockset.iobus.BusConversion" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="inSigned" value="0"/><generic name="width_outl" value="8"/><generic name="round" value="1"/><generic name="saturate" value="0"/><generic name="width_inr" value="24"/><generic name="outSigned" value="0"/><generic name="width_outr" value="16"/><generic name="width_inl" value="8"/><generic name="inType" value="STD_LOGIC_VECTOR"/><generic name="outType" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Bus Conversion3" name="Bus_Conversion3" subtype="com.altera.dspbuilder.blockset.iobus.BusConversion" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="inSigned" value="0"/><generic name="width_outl" value="8"/><generic name="round" value="1"/><generic name="saturate" value="0"/><generic name="width_inr" value="24"/><generic name="outSigned" value="0"/><generic name="width_outr" value="16"/><generic name="width_inl" value="8"/><generic name="inType" value="STD_LOGIC_VECTOR"/><generic name="outType" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><system fullName="localedgepreserve/Fusion/Cal_A_B_1" name="localedgepreserve_Fusion_Cal_A_B_1" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="pixel_in" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="grad_in" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="valid_in" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="eof_in" index="3" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="pixel_out" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="a_out" index="1" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="b_out" index="2" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="valid_out" index="3" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/pixel_in" name="pixel_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/grad_in" name="grad_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/valid_in" name="valid_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/eof_in" name="eof_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Binary Point Casting1" name="Binary_Point_Casting1" subtype="com.altera.dspbuilder.blockset.iobus.BinaryPointCasting" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="width_outl" value="24"/><generic name="width_inr" value="0"/><generic name="width_outr" value="0"/><generic name="width_inl" value="24"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Binary Point Casting2" name="Binary_Point_Casting2" subtype="com.altera.dspbuilder.blockset.iobus.BinaryPointCasting" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="width_outl" value="24"/><generic name="width_inr" value="0"/><generic name="width_outr" value="0"/><generic name="width_inl" value="24"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Binary Point Casting3" name="Binary_Point_Casting3" subtype="com.altera.dspbuilder.blockset.iobus.BinaryPointCasting" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="width_outl" value="24"/><generic name="width_inr" value="0"/><generic name="width_outr" value="0"/><generic name="width_inl" value="24"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Bus Concatenation2" name="Bus_Concatenation2" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="32" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="widthb" value="8"/><generic name="widtha" value="24"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Bus Concatenation3" name="Bus_Concatenation3" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="32" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="48" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="widthb" value="32"/><generic name="widtha" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Bus Conversion2" name="Bus_Conversion2" subtype="com.altera.dspbuilder.blockset.iobus.BusConversion" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="inSigned" value="0"/><generic name="width_outl" value="16"/><generic name="round" value="1"/><generic name="saturate" value="0"/><generic name="width_inr" value="24"/><generic name="outSigned" value="0"/><generic name="width_outr" value="8"/><generic name="width_inl" value="16"/><generic name="inType" value="STD_LOGIC_VECTOR"/><generic name="outType" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Bus Conversion3" name="Bus_Conversion3" subtype="com.altera.dspbuilder.blockset.iobus.BusConversion" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="inSigned" value="0"/><generic name="width_outl" value="16"/><generic name="round" value="1"/><generic name="saturate" value="0"/><generic name="width_inr" value="24"/><generic name="outSigned" value="0"/><generic name="width_outr" value="8"/><generic name="width_inl" value="16"/><generic name="inType" value="STD_LOGIC_VECTOR"/><generic name="outType" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Bus Conversion4" name="Bus_Conversion4" subtype="com.altera.dspbuilder.blockset.iobus.BusConversion" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="inSigned" value="0"/><generic name="width_outl" value="0"/><generic name="round" value="1"/><generic name="saturate" value="0"/><generic name="width_inr" value="8"/><generic name="outSigned" value="0"/><generic name="width_outr" value="8"/><generic name="width_inl" value="16"/><generic name="inType" value="STD_LOGIC_VECTOR"/><generic name="outType" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Bus Conversion5" name="Bus_Conversion5" subtype="com.altera.dspbuilder.blockset.iobus.BusConversion" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="inSigned" value="0"/><generic name="width_outl" value="8"/><generic name="round" value="1"/><generic name="saturate" value="0"/><generic name="width_inr" value="24"/><generic name="outSigned" value="0"/><generic name="width_outr" value="8"/><generic name="width_inl" value="8"/><generic name="inType" value="STD_LOGIC_VECTOR"/><generic name="outType" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><system fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanG" name="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="pixel_in" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="valid_in" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="meanG" index="0" clockdomain="Clock" bwl="11" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanG/pixel_in" name="pixel_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanG/valid_in" name="valid_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><system fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanG/line_buffer" name="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="data_in" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="clken" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data_00" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_01" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_02" index="2" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_10" index="3" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_11" index="4" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_12" index="5" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_20" index="6" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_21" index="7" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_22" index="8" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanG/line_buffer/data_in" name="data_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanG/line_buffer/clken" name="clken" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanG/line_buffer/Delay" name="Delay" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="11"/><generic name="BitPattern" value="00000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanG/line_buffer/Delay1" name="Delay1" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="11"/><generic name="BitPattern" value="00000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanG/line_buffer/Delay10" name="Delay10" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="11"/><generic name="BitPattern" value="00000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanG/line_buffer/Delay2" name="Delay2" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="11"/><generic name="BitPattern" value="00000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanG/line_buffer/Delay5" name="Delay5" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="11"/><generic name="BitPattern" value="00000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanG/line_buffer/Delay6" name="Delay6" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="11"/><generic name="BitPattern" value="00000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanG/line_buffer/Delay9" name="Delay9" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="11"/><generic name="BitPattern" value="00000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanG/line_buffer/Memory Delay" name="Memory_Delay" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="11"/><generic name="DELAY" value="642"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanG/line_buffer/Memory Delay1" name="Memory_Delay1" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="11"/><generic name="DELAY" value="642"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanG/line_buffer/data_00" name="data_00" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanG/line_buffer/data_01" name="data_01" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanG/line_buffer/data_02" name="data_02" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanG/line_buffer/data_10" name="data_10" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanG/line_buffer/data_11" name="data_11" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanG/line_buffer/data_12" name="data_12" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanG/line_buffer/data_20" name="data_20" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanG/line_buffer/data_21" name="data_21" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanG/line_buffer/data_22" name="data_22" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="11"/></libraryBlock></block><signal name="Delay_output_Delay1_input" type="wire"><src block="Delay" port="output"/><dst block="Delay1" port="input"/></signal><signal name="Delay1_output_Delay2_input" type="wire"><src block="Delay1" port="output"/><dst block="Delay2" port="input"/></signal><signal name="Delay5_output_Delay6_input" type="wire"><src block="Delay5" port="output"/><dst block="Delay6" port="input"/></signal><signal name="Delay9_output_Delay10_input" type="wire"><src block="Delay9" port="output"/><dst block="Delay10" port="input"/></signal><signal name="clken_output_Delay_ena" type="wire"><src block="clken" port="output"/><dst block="Delay" port="ena"/></signal><signal name="clken_output_Delay1_ena" type="wire"><src block="clken" port="output"/><dst block="Delay1" port="ena"/></signal><signal name="clken_output_Delay9_ena" type="wire"><src block="clken" port="output"/><dst block="Delay9" port="ena"/></signal><signal name="clken_output_Delay10_ena" type="wire"><src block="clken" port="output"/><dst block="Delay10" port="ena"/></signal><signal name="clken_output_Delay2_ena" type="wire"><src block="clken" port="output"/><dst block="Delay2" port="ena"/></signal><signal name="data_in_output_Delay_input" type="wire"><src block="data_in" port="output"/><dst block="Delay" port="input"/></signal><signal name="clken_output_Delay5_ena" type="wire"><src block="clken" port="output"/><dst block="Delay5" port="ena"/></signal><signal name="clken_output_Delay6_ena" type="wire"><src block="clken" port="output"/><dst block="Delay6" port="ena"/></signal><signal name="Delay2_output_Memory_Delay_input" type="wire"><src block="Delay2" port="output"/><dst block="Memory_Delay" port="input"/></signal><signal name="clken_output_Memory_Delay_ena" type="wire"><src block="clken" port="output"/><dst block="Memory_Delay" port="ena"/></signal><signal name="Memory_Delay_output_Delay5_input" type="wire"><src block="Memory_Delay" port="output"/><dst block="Delay5" port="input"/></signal><signal name="Delay6_output_Memory_Delay1_input" type="wire"><src block="Delay6" port="output"/><dst block="Memory_Delay1" port="input"/></signal><signal name="clken_output_Memory_Delay1_ena" type="wire"><src block="clken" port="output"/><dst block="Memory_Delay1" port="ena"/></signal><signal name="Memory_Delay1_output_Delay9_input" type="wire"><src block="Memory_Delay1" port="output"/><dst block="Delay9" port="input"/></signal><signal name="Delay_output_data_00_input" type="wire"><src block="Delay" port="output"/><dst block="data_00" port="input"/></signal><signal name="Delay1_output_data_01_input" type="wire"><src block="Delay1" port="output"/><dst block="data_01" port="input"/></signal><signal name="Delay2_output_data_02_input" type="wire"><src block="Delay2" port="output"/><dst block="data_02" port="input"/></signal><signal name="Memory_Delay_output_data_10_input" type="wire"><src block="Memory_Delay" port="output"/><dst block="data_10" port="input"/></signal><signal name="Delay5_output_data_11_input" type="wire"><src block="Delay5" port="output"/><dst block="data_11" port="input"/></signal><signal name="Delay6_output_data_12_input" type="wire"><src block="Delay6" port="output"/><dst block="data_12" port="input"/></signal><signal name="Memory_Delay1_output_data_20_input" type="wire"><src block="Memory_Delay1" port="output"/><dst block="data_20" port="input"/></signal><signal name="Delay9_output_data_21_input" type="wire"><src block="Delay9" port="output"/><dst block="data_21" port="input"/></signal><signal name="Delay10_output_data_22_input" type="wire"><src block="Delay10" port="output"/><dst block="data_22" port="input"/></signal></system></block><block><system fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanG/multiplier_accumulator" name="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="data_00" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_01" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_02" index="2" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_10" index="3" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_11" index="4" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_12" index="5" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_20" index="6" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_21" index="7" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_22" index="8" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="clken" index="9" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="mean" index="0" clockdomain="Clock" bwl="11" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanG/multiplier_accumulator/data_00" name="data_00" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanG/multiplier_accumulator/data_01" name="data_01" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanG/multiplier_accumulator/data_02" name="data_02" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanG/multiplier_accumulator/data_10" name="data_10" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanG/multiplier_accumulator/data_11" name="data_11" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanG/multiplier_accumulator/data_12" name="data_12" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanG/multiplier_accumulator/data_20" name="data_20" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanG/multiplier_accumulator/data_21" name="data_21" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanG/multiplier_accumulator/data_22" name="data_22" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanG/multiplier_accumulator/clken" name="clken" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanG/multiplier_accumulator/Constant2" name="Constant2" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="width" value="24"/><generic name="BitPattern" value="000111000111000111000111"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanG/multiplier_accumulator/Multiplier2" name="Multiplier2" subtype="com.altera.dspbuilder.blockset.arithmetic.Multiplier" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplier"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="15" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="0" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="11" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="bWidth" value="24"/><generic name="aWidth" value="15"/><generic name="Signed" value="0"/><generic name="OutputLsb" value="0"/><generic name="DEDICATED_MULTIPLIER_CIRCUITRY" value="YES"/><generic name="OutputMsb" value="34"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanG/multiplier_accumulator/Parallel Adder Subtractor" name="Parallel_Adder_Subtractor" subtype="com.altera.dspbuilder.blockset.arithmetic.ParallelAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_parallel_adder"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="12" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data2" index="2" clockdomain="Clock" bwl="12" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data3" index="3" clockdomain="Clock" bwl="12" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data4" index="4" clockdomain="Clock" bwl="12" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data5" index="5" clockdomain="Clock" bwl="12" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data6" index="6" clockdomain="Clock" bwl="12" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data7" index="7" clockdomain="Clock" bwl="12" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data8" index="8" clockdomain="Clock" bwl="12" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="9" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="MaskValue" value="1"/><generic name="dataWidth" value="12"/><generic name="direction" value="+"/><generic name="number_inputs" value="9"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanG/multiplier_accumulator/mean" name="mean" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="35"/></libraryBlock></block><signal name="Parallel_Adder_Subtractor_result_Multiplier2_dataa" type="wire"><src block="Parallel_Adder_Subtractor" port="result"/><dst block="Multiplier2" port="dataa"/></signal><signal name="Constant2_output_Multiplier2_datab" type="wire"><src block="Constant2" port="output"/><dst block="Multiplier2" port="datab"/></signal><signal name="clken_output_Multiplier2_ena" type="wire"><src block="clken" port="output"/><dst block="Multiplier2" port="ena"/></signal><signal name="data_00_output_Parallel_Adder_Subtractor_data0" type="wire"><src block="data_00" port="output"/><dst block="Parallel_Adder_Subtractor" port="data0"/></signal><signal name="data_01_output_Parallel_Adder_Subtractor_data1" type="wire"><src block="data_01" port="output"/><dst block="Parallel_Adder_Subtractor" port="data1"/></signal><signal name="data_02_output_Parallel_Adder_Subtractor_data2" type="wire"><src block="data_02" port="output"/><dst block="Parallel_Adder_Subtractor" port="data2"/></signal><signal name="data_10_output_Parallel_Adder_Subtractor_data3" type="wire"><src block="data_10" port="output"/><dst block="Parallel_Adder_Subtractor" port="data3"/></signal><signal name="data_11_output_Parallel_Adder_Subtractor_data4" type="wire"><src block="data_11" port="output"/><dst block="Parallel_Adder_Subtractor" port="data4"/></signal><signal name="data_12_output_Parallel_Adder_Subtractor_data5" type="wire"><src block="data_12" port="output"/><dst block="Parallel_Adder_Subtractor" port="data5"/></signal><signal name="data_20_output_Parallel_Adder_Subtractor_data6" type="wire"><src block="data_20" port="output"/><dst block="Parallel_Adder_Subtractor" port="data6"/></signal><signal name="data_21_output_Parallel_Adder_Subtractor_data7" type="wire"><src block="data_21" port="output"/><dst block="Parallel_Adder_Subtractor" port="data7"/></signal><signal name="data_22_output_Parallel_Adder_Subtractor_data8" type="wire"><src block="data_22" port="output"/><dst block="Parallel_Adder_Subtractor" port="data8"/></signal><signal name="clken_output_Parallel_Adder_Subtractor_ena" type="wire"><src block="clken" port="output"/><dst block="Parallel_Adder_Subtractor" port="ena"/></signal><signal name="Multiplier2_result_mean_input" type="wire"><src block="Multiplier2" port="result"/><dst block="mean" port="input"/></signal></system></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanG/meanG" name="meanG" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="35"/></libraryBlock></block><signal name="pixel_in_output_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer_data_in" type="wire"><src block="pixel_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer" port="data_in"/></signal><signal name="valid_in_output_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer_clken" type="wire"><src block="valid_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer" port="clken"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer_data_00_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator_data_00" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer" port="data_00"/><dst block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator" port="data_00"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer_data_01_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator_data_01" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer" port="data_01"/><dst block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator" port="data_01"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer_data_02_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator_data_02" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer" port="data_02"/><dst block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator" port="data_02"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer_data_10_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator_data_10" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer" port="data_10"/><dst block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator" port="data_10"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer_data_11_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator_data_11" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer" port="data_11"/><dst block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator" port="data_11"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer_data_12_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator_data_12" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer" port="data_12"/><dst block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator" port="data_12"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer_data_20_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator_data_20" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer" port="data_20"/><dst block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator" port="data_20"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer_data_21_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator_data_21" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer" port="data_21"/><dst block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator" port="data_21"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer_data_22_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator_data_22" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer" port="data_22"/><dst block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator" port="data_22"/></signal><signal name="valid_in_output_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator_clken" type="wire"><src block="valid_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator" port="clken"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator_mean_meanG_input" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator" port="mean"/><dst block="meanG" port="input"/></signal></system></block><block><system fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI" name="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="pixel_in" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="valid_in" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="pixel_out" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="varI" index="1" clockdomain="Clock" bwl="16" bwr="24" dataType="frac" direction="output" type="wire" implicit="none"/><connectionPoint name="meanI" index="2" clockdomain="Clock" bwl="8" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/pixel_in" name="pixel_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/valid_in" name="valid_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><system fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/CorrI" name="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="pixel_in" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="valid_in" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="corr" index="0" clockdomain="Clock" bwl="16" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/CorrI/pixel_in" name="pixel_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/CorrI/valid_in" name="valid_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><system fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/CorrI/line_buffer" name="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="data_in" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="clken" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data_00" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_01" index="1" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_02" index="2" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_10" index="3" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_11" index="4" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_12" index="5" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_20" index="6" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_21" index="7" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_22" index="8" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/CorrI/line_buffer/data_in" name="data_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/CorrI/line_buffer/clken" name="clken" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/CorrI/line_buffer/Delay" name="Delay" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/CorrI/line_buffer/Delay1" name="Delay1" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/CorrI/line_buffer/Delay10" name="Delay10" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/CorrI/line_buffer/Delay2" name="Delay2" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/CorrI/line_buffer/Delay5" name="Delay5" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/CorrI/line_buffer/Delay6" name="Delay6" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/CorrI/line_buffer/Delay9" name="Delay9" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/CorrI/line_buffer/Memory Delay" name="Memory_Delay" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="16"/><generic name="DELAY" value="642"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/CorrI/line_buffer/Memory Delay1" name="Memory_Delay1" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="16"/><generic name="DELAY" value="642"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/CorrI/line_buffer/data_00" name="data_00" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/CorrI/line_buffer/data_01" name="data_01" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/CorrI/line_buffer/data_02" name="data_02" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/CorrI/line_buffer/data_10" name="data_10" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/CorrI/line_buffer/data_11" name="data_11" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/CorrI/line_buffer/data_12" name="data_12" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/CorrI/line_buffer/data_20" name="data_20" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/CorrI/line_buffer/data_21" name="data_21" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/CorrI/line_buffer/data_22" name="data_22" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><signal name="Delay_output_Delay1_input" type="wire"><src block="Delay" port="output"/><dst block="Delay1" port="input"/></signal><signal name="Delay1_output_Delay2_input" type="wire"><src block="Delay1" port="output"/><dst block="Delay2" port="input"/></signal><signal name="Delay5_output_Delay6_input" type="wire"><src block="Delay5" port="output"/><dst block="Delay6" port="input"/></signal><signal name="Delay9_output_Delay10_input" type="wire"><src block="Delay9" port="output"/><dst block="Delay10" port="input"/></signal><signal name="clken_output_Delay_ena" type="wire"><src block="clken" port="output"/><dst block="Delay" port="ena"/></signal><signal name="clken_output_Delay1_ena" type="wire"><src block="clken" port="output"/><dst block="Delay1" port="ena"/></signal><signal name="clken_output_Delay9_ena" type="wire"><src block="clken" port="output"/><dst block="Delay9" port="ena"/></signal><signal name="clken_output_Delay10_ena" type="wire"><src block="clken" port="output"/><dst block="Delay10" port="ena"/></signal><signal name="clken_output_Delay2_ena" type="wire"><src block="clken" port="output"/><dst block="Delay2" port="ena"/></signal><signal name="data_in_output_Delay_input" type="wire"><src block="data_in" port="output"/><dst block="Delay" port="input"/></signal><signal name="clken_output_Delay5_ena" type="wire"><src block="clken" port="output"/><dst block="Delay5" port="ena"/></signal><signal name="clken_output_Delay6_ena" type="wire"><src block="clken" port="output"/><dst block="Delay6" port="ena"/></signal><signal name="Delay2_output_Memory_Delay_input" type="wire"><src block="Delay2" port="output"/><dst block="Memory_Delay" port="input"/></signal><signal name="clken_output_Memory_Delay_ena" type="wire"><src block="clken" port="output"/><dst block="Memory_Delay" port="ena"/></signal><signal name="Memory_Delay_output_Delay5_input" type="wire"><src block="Memory_Delay" port="output"/><dst block="Delay5" port="input"/></signal><signal name="Delay6_output_Memory_Delay1_input" type="wire"><src block="Delay6" port="output"/><dst block="Memory_Delay1" port="input"/></signal><signal name="clken_output_Memory_Delay1_ena" type="wire"><src block="clken" port="output"/><dst block="Memory_Delay1" port="ena"/></signal><signal name="Memory_Delay1_output_Delay9_input" type="wire"><src block="Memory_Delay1" port="output"/><dst block="Delay9" port="input"/></signal><signal name="Delay_output_data_00_input" type="wire"><src block="Delay" port="output"/><dst block="data_00" port="input"/></signal><signal name="Delay1_output_data_01_input" type="wire"><src block="Delay1" port="output"/><dst block="data_01" port="input"/></signal><signal name="Delay2_output_data_02_input" type="wire"><src block="Delay2" port="output"/><dst block="data_02" port="input"/></signal><signal name="Memory_Delay_output_data_10_input" type="wire"><src block="Memory_Delay" port="output"/><dst block="data_10" port="input"/></signal><signal name="Delay5_output_data_11_input" type="wire"><src block="Delay5" port="output"/><dst block="data_11" port="input"/></signal><signal name="Delay6_output_data_12_input" type="wire"><src block="Delay6" port="output"/><dst block="data_12" port="input"/></signal><signal name="Memory_Delay1_output_data_20_input" type="wire"><src block="Memory_Delay1" port="output"/><dst block="data_20" port="input"/></signal><signal name="Delay9_output_data_21_input" type="wire"><src block="Delay9" port="output"/><dst block="data_21" port="input"/></signal><signal name="Delay10_output_data_22_input" type="wire"><src block="Delay10" port="output"/><dst block="data_22" port="input"/></signal></system></block><block><system fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/CorrI/multiplier_accumulator" name="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="data_00" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_01" index="1" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_02" index="2" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_10" index="3" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_11" index="4" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_12" index="5" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_20" index="6" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_21" index="7" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_22" index="8" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="clken" index="9" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="corr" index="0" clockdomain="Clock" bwl="16" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/CorrI/multiplier_accumulator/data_00" name="data_00" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/CorrI/multiplier_accumulator/data_01" name="data_01" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/CorrI/multiplier_accumulator/data_02" name="data_02" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/CorrI/multiplier_accumulator/data_10" name="data_10" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/CorrI/multiplier_accumulator/data_11" name="data_11" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/CorrI/multiplier_accumulator/data_12" name="data_12" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/CorrI/multiplier_accumulator/data_20" name="data_20" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/CorrI/multiplier_accumulator/data_21" name="data_21" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/CorrI/multiplier_accumulator/data_22" name="data_22" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/CorrI/multiplier_accumulator/clken" name="clken" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/CorrI/multiplier_accumulator/Constant2" name="Constant2" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="width" value="24"/><generic name="BitPattern" value="000111000111000111000111"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/CorrI/multiplier_accumulator/Multiplier2" name="Multiplier2" subtype="com.altera.dspbuilder.blockset.arithmetic.Multiplier" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplier"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="20" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="0" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="16" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="bWidth" value="24"/><generic name="aWidth" value="20"/><generic name="Signed" value="0"/><generic name="OutputLsb" value="0"/><generic name="DEDICATED_MULTIPLIER_CIRCUITRY" value="YES"/><generic name="OutputMsb" value="39"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/CorrI/multiplier_accumulator/Parallel Adder Subtractor" name="Parallel_Adder_Subtractor" subtype="com.altera.dspbuilder.blockset.arithmetic.ParallelAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_parallel_adder"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="17" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="17" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data2" index="2" clockdomain="Clock" bwl="17" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data3" index="3" clockdomain="Clock" bwl="17" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data4" index="4" clockdomain="Clock" bwl="17" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data5" index="5" clockdomain="Clock" bwl="17" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data6" index="6" clockdomain="Clock" bwl="17" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data7" index="7" clockdomain="Clock" bwl="17" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data8" index="8" clockdomain="Clock" bwl="17" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="9" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="21" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="MaskValue" value="1"/><generic name="dataWidth" value="17"/><generic name="direction" value="+"/><generic name="number_inputs" value="9"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/CorrI/multiplier_accumulator/corr" name="corr" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="40"/></libraryBlock></block><signal name="Parallel_Adder_Subtractor_result_Multiplier2_dataa" type="wire"><src block="Parallel_Adder_Subtractor" port="result"/><dst block="Multiplier2" port="dataa"/></signal><signal name="Constant2_output_Multiplier2_datab" type="wire"><src block="Constant2" port="output"/><dst block="Multiplier2" port="datab"/></signal><signal name="clken_output_Multiplier2_ena" type="wire"><src block="clken" port="output"/><dst block="Multiplier2" port="ena"/></signal><signal name="data_00_output_Parallel_Adder_Subtractor_data0" type="wire"><src block="data_00" port="output"/><dst block="Parallel_Adder_Subtractor" port="data0"/></signal><signal name="data_01_output_Parallel_Adder_Subtractor_data1" type="wire"><src block="data_01" port="output"/><dst block="Parallel_Adder_Subtractor" port="data1"/></signal><signal name="data_02_output_Parallel_Adder_Subtractor_data2" type="wire"><src block="data_02" port="output"/><dst block="Parallel_Adder_Subtractor" port="data2"/></signal><signal name="data_10_output_Parallel_Adder_Subtractor_data3" type="wire"><src block="data_10" port="output"/><dst block="Parallel_Adder_Subtractor" port="data3"/></signal><signal name="data_11_output_Parallel_Adder_Subtractor_data4" type="wire"><src block="data_11" port="output"/><dst block="Parallel_Adder_Subtractor" port="data4"/></signal><signal name="data_12_output_Parallel_Adder_Subtractor_data5" type="wire"><src block="data_12" port="output"/><dst block="Parallel_Adder_Subtractor" port="data5"/></signal><signal name="data_20_output_Parallel_Adder_Subtractor_data6" type="wire"><src block="data_20" port="output"/><dst block="Parallel_Adder_Subtractor" port="data6"/></signal><signal name="data_21_output_Parallel_Adder_Subtractor_data7" type="wire"><src block="data_21" port="output"/><dst block="Parallel_Adder_Subtractor" port="data7"/></signal><signal name="data_22_output_Parallel_Adder_Subtractor_data8" type="wire"><src block="data_22" port="output"/><dst block="Parallel_Adder_Subtractor" port="data8"/></signal><signal name="clken_output_Parallel_Adder_Subtractor_ena" type="wire"><src block="clken" port="output"/><dst block="Parallel_Adder_Subtractor" port="ena"/></signal><signal name="Multiplier2_result_corr_input" type="wire"><src block="Multiplier2" port="result"/><dst block="corr" port="input"/></signal></system></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/CorrI/corr" name="corr" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="40"/></libraryBlock></block><signal name="pixel_in_output_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer_data_in" type="wire"><src block="pixel_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer" port="data_in"/></signal><signal name="valid_in_output_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer_clken" type="wire"><src block="valid_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer" port="clken"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer_data_00_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator_data_00" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer" port="data_00"/><dst block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator" port="data_00"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer_data_01_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator_data_01" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer" port="data_01"/><dst block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator" port="data_01"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer_data_02_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator_data_02" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer" port="data_02"/><dst block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator" port="data_02"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer_data_10_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator_data_10" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer" port="data_10"/><dst block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator" port="data_10"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer_data_11_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator_data_11" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer" port="data_11"/><dst block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator" port="data_11"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer_data_12_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator_data_12" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer" port="data_12"/><dst block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator" port="data_12"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer_data_20_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator_data_20" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer" port="data_20"/><dst block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator" port="data_20"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer_data_21_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator_data_21" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer" port="data_21"/><dst block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator" port="data_21"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer_data_22_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator_data_22" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer" port="data_22"/><dst block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator" port="data_22"/></signal><signal name="valid_in_output_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator_clken" type="wire"><src block="valid_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator" port="clken"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator_corr_corr_input" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator" port="corr"/><dst block="corr" port="input"/></signal></system></block><block><system fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/MeanI" name="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="pixel_in" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="valid_in" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="mean" index="0" clockdomain="Clock" bwl="8" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="pixel_out" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/MeanI/pixel_in" name="pixel_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/MeanI/valid_in" name="valid_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><system fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/MeanI/line_buffer" name="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="data_in" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="clken" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data_00" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_01" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_02" index="2" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_10" index="3" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_11" index="4" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_12" index="5" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_20" index="6" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_21" index="7" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_22" index="8" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="pixel_out" index="9" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/MeanI/line_buffer/data_in" name="data_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/MeanI/line_buffer/clken" name="clken" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/MeanI/line_buffer/Delay" name="Delay" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/MeanI/line_buffer/Delay1" name="Delay1" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/MeanI/line_buffer/Delay10" name="Delay10" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/MeanI/line_buffer/Delay2" name="Delay2" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/MeanI/line_buffer/Delay3" name="Delay3" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="5"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/MeanI/line_buffer/Delay5" name="Delay5" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/MeanI/line_buffer/Delay6" name="Delay6" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/MeanI/line_buffer/Delay9" name="Delay9" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/MeanI/line_buffer/Memory Delay" name="Memory_Delay" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="8"/><generic name="DELAY" value="642"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/MeanI/line_buffer/Memory Delay1" name="Memory_Delay1" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="8"/><generic name="DELAY" value="642"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/MeanI/line_buffer/data_00" name="data_00" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/MeanI/line_buffer/data_01" name="data_01" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/MeanI/line_buffer/data_02" name="data_02" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/MeanI/line_buffer/data_10" name="data_10" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/MeanI/line_buffer/data_11" name="data_11" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/MeanI/line_buffer/data_12" name="data_12" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/MeanI/line_buffer/data_20" name="data_20" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/MeanI/line_buffer/data_21" name="data_21" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/MeanI/line_buffer/data_22" name="data_22" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/MeanI/line_buffer/pixel_out" name="pixel_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><signal name="Delay_output_Delay1_input" type="wire"><src block="Delay" port="output"/><dst block="Delay1" port="input"/></signal><signal name="Delay1_output_Delay2_input" type="wire"><src block="Delay1" port="output"/><dst block="Delay2" port="input"/></signal><signal name="Delay5_output_Delay6_input" type="wire"><src block="Delay5" port="output"/><dst block="Delay6" port="input"/></signal><signal name="Delay9_output_Delay10_input" type="wire"><src block="Delay9" port="output"/><dst block="Delay10" port="input"/></signal><signal name="clken_output_Delay_ena" type="wire"><src block="clken" port="output"/><dst block="Delay" port="ena"/></signal><signal name="clken_output_Delay1_ena" type="wire"><src block="clken" port="output"/><dst block="Delay1" port="ena"/></signal><signal name="clken_output_Delay9_ena" type="wire"><src block="clken" port="output"/><dst block="Delay9" port="ena"/></signal><signal name="clken_output_Delay10_ena" type="wire"><src block="clken" port="output"/><dst block="Delay10" port="ena"/></signal><signal name="clken_output_Delay2_ena" type="wire"><src block="clken" port="output"/><dst block="Delay2" port="ena"/></signal><signal name="data_in_output_Delay_input" type="wire"><src block="data_in" port="output"/><dst block="Delay" port="input"/></signal><signal name="Delay5_output_Delay3_input" type="wire"><src block="Delay5" port="output"/><dst block="Delay3" port="input"/></signal><signal name="clken_output_Delay3_ena" type="wire"><src block="clken" port="output"/><dst block="Delay3" port="ena"/></signal><signal name="clken_output_Delay5_ena" type="wire"><src block="clken" port="output"/><dst block="Delay5" port="ena"/></signal><signal name="clken_output_Delay6_ena" type="wire"><src block="clken" port="output"/><dst block="Delay6" port="ena"/></signal><signal name="Delay2_output_Memory_Delay_input" type="wire"><src block="Delay2" port="output"/><dst block="Memory_Delay" port="input"/></signal><signal name="clken_output_Memory_Delay_ena" type="wire"><src block="clken" port="output"/><dst block="Memory_Delay" port="ena"/></signal><signal name="Memory_Delay_output_Delay5_input" type="wire"><src block="Memory_Delay" port="output"/><dst block="Delay5" port="input"/></signal><signal name="Delay6_output_Memory_Delay1_input" type="wire"><src block="Delay6" port="output"/><dst block="Memory_Delay1" port="input"/></signal><signal name="clken_output_Memory_Delay1_ena" type="wire"><src block="clken" port="output"/><dst block="Memory_Delay1" port="ena"/></signal><signal name="Memory_Delay1_output_Delay9_input" type="wire"><src block="Memory_Delay1" port="output"/><dst block="Delay9" port="input"/></signal><signal name="Delay_output_data_00_input" type="wire"><src block="Delay" port="output"/><dst block="data_00" port="input"/></signal><signal name="Delay1_output_data_01_input" type="wire"><src block="Delay1" port="output"/><dst block="data_01" port="input"/></signal><signal name="Delay2_output_data_02_input" type="wire"><src block="Delay2" port="output"/><dst block="data_02" port="input"/></signal><signal name="Memory_Delay_output_data_10_input" type="wire"><src block="Memory_Delay" port="output"/><dst block="data_10" port="input"/></signal><signal name="Delay5_output_data_11_input" type="wire"><src block="Delay5" port="output"/><dst block="data_11" port="input"/></signal><signal name="Delay6_output_data_12_input" type="wire"><src block="Delay6" port="output"/><dst block="data_12" port="input"/></signal><signal name="Memory_Delay1_output_data_20_input" type="wire"><src block="Memory_Delay1" port="output"/><dst block="data_20" port="input"/></signal><signal name="Delay9_output_data_21_input" type="wire"><src block="Delay9" port="output"/><dst block="data_21" port="input"/></signal><signal name="Delay10_output_data_22_input" type="wire"><src block="Delay10" port="output"/><dst block="data_22" port="input"/></signal><signal name="Delay3_output_pixel_out_input" type="wire"><src block="Delay3" port="output"/><dst block="pixel_out" port="input"/></signal></system></block><block><system fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/MeanI/multiplier_accumulator" name="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="data_00" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_01" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_02" index="2" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_10" index="3" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_11" index="4" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_12" index="5" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_20" index="6" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_21" index="7" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_22" index="8" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="clken" index="9" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="mean" index="0" clockdomain="Clock" bwl="8" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/MeanI/multiplier_accumulator/data_00" name="data_00" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/MeanI/multiplier_accumulator/data_01" name="data_01" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/MeanI/multiplier_accumulator/data_02" name="data_02" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/MeanI/multiplier_accumulator/data_10" name="data_10" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/MeanI/multiplier_accumulator/data_11" name="data_11" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/MeanI/multiplier_accumulator/data_12" name="data_12" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/MeanI/multiplier_accumulator/data_20" name="data_20" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/MeanI/multiplier_accumulator/data_21" name="data_21" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/MeanI/multiplier_accumulator/data_22" name="data_22" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/MeanI/multiplier_accumulator/clken" name="clken" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/MeanI/multiplier_accumulator/Constant2" name="Constant2" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="width" value="24"/><generic name="BitPattern" value="000111000111000111000111"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/MeanI/multiplier_accumulator/Multiplier2" name="Multiplier2" subtype="com.altera.dspbuilder.blockset.arithmetic.Multiplier" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplier"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="0" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="8" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="bWidth" value="24"/><generic name="aWidth" value="12"/><generic name="Signed" value="0"/><generic name="OutputLsb" value="0"/><generic name="DEDICATED_MULTIPLIER_CIRCUITRY" value="YES"/><generic name="OutputMsb" value="31"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/MeanI/multiplier_accumulator/Parallel Adder Subtractor" name="Parallel_Adder_Subtractor" subtype="com.altera.dspbuilder.blockset.arithmetic.ParallelAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_parallel_adder"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="9" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data2" index="2" clockdomain="Clock" bwl="9" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data3" index="3" clockdomain="Clock" bwl="9" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data4" index="4" clockdomain="Clock" bwl="9" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data5" index="5" clockdomain="Clock" bwl="9" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data6" index="6" clockdomain="Clock" bwl="9" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data7" index="7" clockdomain="Clock" bwl="9" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data8" index="8" clockdomain="Clock" bwl="9" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="9" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="MaskValue" value="1"/><generic name="dataWidth" value="9"/><generic name="direction" value="+"/><generic name="number_inputs" value="9"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/MeanI/multiplier_accumulator/mean" name="mean" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="32"/></libraryBlock></block><signal name="Parallel_Adder_Subtractor_result_Multiplier2_dataa" type="wire"><src block="Parallel_Adder_Subtractor" port="result"/><dst block="Multiplier2" port="dataa"/></signal><signal name="Constant2_output_Multiplier2_datab" type="wire"><src block="Constant2" port="output"/><dst block="Multiplier2" port="datab"/></signal><signal name="clken_output_Multiplier2_ena" type="wire"><src block="clken" port="output"/><dst block="Multiplier2" port="ena"/></signal><signal name="data_00_output_Parallel_Adder_Subtractor_data0" type="wire"><src block="data_00" port="output"/><dst block="Parallel_Adder_Subtractor" port="data0"/></signal><signal name="data_01_output_Parallel_Adder_Subtractor_data1" type="wire"><src block="data_01" port="output"/><dst block="Parallel_Adder_Subtractor" port="data1"/></signal><signal name="data_02_output_Parallel_Adder_Subtractor_data2" type="wire"><src block="data_02" port="output"/><dst block="Parallel_Adder_Subtractor" port="data2"/></signal><signal name="data_10_output_Parallel_Adder_Subtractor_data3" type="wire"><src block="data_10" port="output"/><dst block="Parallel_Adder_Subtractor" port="data3"/></signal><signal name="data_11_output_Parallel_Adder_Subtractor_data4" type="wire"><src block="data_11" port="output"/><dst block="Parallel_Adder_Subtractor" port="data4"/></signal><signal name="data_12_output_Parallel_Adder_Subtractor_data5" type="wire"><src block="data_12" port="output"/><dst block="Parallel_Adder_Subtractor" port="data5"/></signal><signal name="data_20_output_Parallel_Adder_Subtractor_data6" type="wire"><src block="data_20" port="output"/><dst block="Parallel_Adder_Subtractor" port="data6"/></signal><signal name="data_21_output_Parallel_Adder_Subtractor_data7" type="wire"><src block="data_21" port="output"/><dst block="Parallel_Adder_Subtractor" port="data7"/></signal><signal name="data_22_output_Parallel_Adder_Subtractor_data8" type="wire"><src block="data_22" port="output"/><dst block="Parallel_Adder_Subtractor" port="data8"/></signal><signal name="clken_output_Parallel_Adder_Subtractor_ena" type="wire"><src block="clken" port="output"/><dst block="Parallel_Adder_Subtractor" port="ena"/></signal><signal name="Multiplier2_result_mean_input" type="wire"><src block="Multiplier2" port="result"/><dst block="mean" port="input"/></signal></system></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/MeanI/mean" name="mean" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="32"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/MeanI/pixel_out" name="pixel_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><signal name="pixel_in_output_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer_data_in" type="wire"><src block="pixel_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer" port="data_in"/></signal><signal name="valid_in_output_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer_clken" type="wire"><src block="valid_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer" port="clken"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer_data_00_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator_data_00" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer" port="data_00"/><dst block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator" port="data_00"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer_data_01_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator_data_01" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer" port="data_01"/><dst block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator" port="data_01"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer_data_02_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator_data_02" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer" port="data_02"/><dst block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator" port="data_02"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer_data_10_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator_data_10" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer" port="data_10"/><dst block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator" port="data_10"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer_data_11_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator_data_11" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer" port="data_11"/><dst block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator" port="data_11"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer_data_12_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator_data_12" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer" port="data_12"/><dst block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator" port="data_12"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer_data_20_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator_data_20" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer" port="data_20"/><dst block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator" port="data_20"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer_data_21_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator_data_21" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer" port="data_21"/><dst block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator" port="data_21"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer_data_22_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator_data_22" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer" port="data_22"/><dst block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator" port="data_22"/></signal><signal name="valid_in_output_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator_clken" type="wire"><src block="valid_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator" port="clken"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator_mean_mean_input" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator" port="mean"/><dst block="mean" port="input"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer_pixel_out_pixel_out_input" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer" port="pixel_out"/><dst block="pixel_out" port="input"/></signal></system></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/Memory Delay" name="Memory_Delay" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="32"/><generic name="DELAY" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/Memory Delay1" name="Memory_Delay1" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="8"/><generic name="DELAY" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/Multiplier1" name="Multiplier1" subtype="com.altera.dspbuilder.blockset.arithmetic.Multiplier" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplier"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="8" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="8" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="16" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="bWidth" value="32"/><generic name="aWidth" value="32"/><generic name="Signed" value="0"/><generic name="OutputLsb" value="24"/><generic name="DEDICATED_MULTIPLIER_CIRCUITRY" value="YES"/><generic name="OutputMsb" value="63"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/Multiplier2" name="Multiplier2" subtype="com.altera.dspbuilder.blockset.arithmetic.Multiplier" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplier"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="bWidth" value="8"/><generic name="aWidth" value="8"/><generic name="Signed" value="0"/><generic name="OutputLsb" value="0"/><generic name="DEDICATED_MULTIPLIER_CIRCUITRY" value="YES"/><generic name="OutputMsb" value="15"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/Pipelined Adder" name="Pipelined_Adder" subtype="com.altera.dspbuilder.blockset.arithmetic.PipelinedAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_pipelined_adder"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="16" bwr="24" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="16" bwr="24" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="16" bwr="24" dataType="frac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="use_carry_out_port" value="0"/><generic name="use_carry_port" value="0"/><generic name="Signed" value="1"/><generic name="or_aclr_inputs" value="1"/><generic name="width" value="40"/><generic name="ndirection" value="0"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/pixel_out" name="pixel_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/varI" name="varI" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="24" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="24" dataType="frac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="40"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Cal_MeanI_VarI/meanI" name="meanI" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="32"/></libraryBlock></block><signal name="valid_in_output_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_valid_in" type="wire"><src block="valid_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI" port="valid_in"/></signal><signal name="pixel_in_output_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_pixel_in" type="wire"><src block="pixel_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI" port="pixel_in"/></signal><signal name="valid_in_output_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_valid_in" type="wire"><src block="valid_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI" port="valid_in"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_mean_Memory_Delay_input" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI" port="mean"/><dst block="Memory_Delay" port="input"/></signal><signal name="valid_in_output_Memory_Delay_ena" type="wire"><src block="valid_in" port="output"/><dst block="Memory_Delay" port="ena"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_pixel_out_Memory_Delay1_input" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI" port="pixel_out"/><dst block="Memory_Delay1" port="input"/></signal><signal name="valid_in_output_Memory_Delay1_ena" type="wire"><src block="valid_in" port="output"/><dst block="Memory_Delay1" port="ena"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_mean_Multiplier1_dataa" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI" port="mean"/><dst block="Multiplier1" port="dataa"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_mean_Multiplier1_datab" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI" port="mean"/><dst block="Multiplier1" port="datab"/></signal><signal name="valid_in_output_Multiplier1_ena" type="wire"><src block="valid_in" port="output"/><dst block="Multiplier1" port="ena"/></signal><signal name="pixel_in_output_Multiplier2_dataa" type="wire"><src block="pixel_in" port="output"/><dst block="Multiplier2" port="dataa"/></signal><signal name="pixel_in_output_Multiplier2_datab" type="wire"><src block="pixel_in" port="output"/><dst block="Multiplier2" port="datab"/></signal><signal name="valid_in_output_Multiplier2_ena" type="wire"><src block="valid_in" port="output"/><dst block="Multiplier2" port="ena"/></signal><signal name="Multiplier2_result_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_pixel_in" type="wire"><src block="Multiplier2" port="result"/><dst block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI" port="pixel_in"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_corr_Pipelined_Adder_dataa" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI" port="corr"/><dst block="Pipelined_Adder" port="dataa"/></signal><signal name="Multiplier1_result_Pipelined_Adder_datab" type="wire"><src block="Multiplier1" port="result"/><dst block="Pipelined_Adder" port="datab"/></signal><signal name="valid_in_output_Pipelined_Adder_ena" type="wire"><src block="valid_in" port="output"/><dst block="Pipelined_Adder" port="ena"/></signal><signal name="Memory_Delay1_output_pixel_out_input" type="wire"><src block="Memory_Delay1" port="output"/><dst block="pixel_out" port="input"/></signal><signal name="Pipelined_Adder_result_varI_input" type="wire"><src block="Pipelined_Adder" port="result"/><dst block="varI" port="input"/></signal><signal name="Memory_Delay_output_meanI_input" type="wire"><src block="Memory_Delay" port="output"/><dst block="meanI" port="input"/></signal></system></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Comparator" name="Comparator" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="25" bwr="16" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="25" bwr="16" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altaeb"/><generic name="lpm_width" value="41"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Constant" name="Constant_1" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="width" value="24"/><generic name="BitPattern" value="000110011001100110011001"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Constant1" name="Constant1" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="width" value="32"/><generic name="BitPattern" value="00000000000000000000000000000000"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Constant4" name="Constant4" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000000000000"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Constant6" name="Constant6" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="8"/><generic name="BitPattern" value="00000000"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Constant7" name="Constant7" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000000000000"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Divider" name="Divider" subtype="com.altera.dspbuilder.blockset.altlab.HDLImport" synthesizable="true" type="LibraryBlock" entityName="div_import"><connectionPoint name="ena" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="z" index="1" clockdomain="Clock" bwl="48" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="d" index="2" clockdomain="Clock" bwl="24" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="q" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Memory Delay1" name="Memory_Delay1" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="24" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="24" dataType="frac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="40"/><generic name="DELAY" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Memory Delay2" name="Memory_Delay2" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="24"/><generic name="DELAY" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Memory Delay3" name="Memory_Delay3" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="16"/><generic name="DELAY" value="27"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Memory Delay4" name="Memory_Delay4" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="16"/><generic name="DELAY" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Memory Delay5" name="Memory_Delay5" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="16"/><generic name="DELAY" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Memory Delay6" name="Memory_Delay6" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="8"/><generic name="DELAY" value="29"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Memory Delay7" name="Memory_Delay7" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="24"/><generic name="DELAY" value="25"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Memory Delay9" name="Memory_Delay9" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="35"/><generic name="DELAY" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Multiplexer" name="Multiplexer" subtype="com.altera.dspbuilder.blockset.gatecontrol.Multiplexer" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplexer"><connectionPoint name="sel" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="in0" index="1" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="in1" index="2" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="pipeline" value="0"/><generic name="use_one_hot_select_bus" value="0"/><generic name="width" value="16"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Multiplier" name="Multiplier" subtype="com.altera.dspbuilder.blockset.arithmetic.Multiplier" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplier"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="0" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="bWidth" value="8"/><generic name="aWidth" value="16"/><generic name="Signed" value="0"/><generic name="OutputLsb" value="8"/><generic name="DEDICATED_MULTIPLIER_CIRCUITRY" value="YES"/><generic name="OutputMsb" value="23"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Multiplier1" name="Multiplier1" subtype="com.altera.dspbuilder.blockset.arithmetic.Multiplier" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplier"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="0" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="11" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="bWidth" value="24"/><generic name="aWidth" value="35"/><generic name="Signed" value="0"/><generic name="OutputLsb" value="24"/><generic name="DEDICATED_MULTIPLIER_CIRCUITRY" value="YES"/><generic name="OutputMsb" value="58"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Pipelined Adder" name="Pipelined_Adder" subtype="com.altera.dspbuilder.blockset.arithmetic.PipelinedAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_pipelined_adder"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="16" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="16" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="16" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="use_carry_out_port" value="0"/><generic name="use_carry_port" value="0"/><generic name="Signed" value="0"/><generic name="or_aclr_inputs" value="1"/><generic name="width" value="40"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/Pipelined Adder1" name="Pipelined_Adder1" subtype="com.altera.dspbuilder.blockset.arithmetic.PipelinedAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_pipelined_adder"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="use_carry_out_port" value="0"/><generic name="use_carry_port" value="0"/><generic name="Signed" value="0"/><generic name="or_aclr_inputs" value="1"/><generic name="width" value="16"/><generic name="ndirection" value="0"/></libraryBlock></block><block><system fullName="localedgepreserve/Fusion/Cal_A_B_1/generate_signals" name="localedgepreserve_Fusion_Cal_A_B_1_generate_signals" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="valid_in" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="eof_in" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="valid_out" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/generate_signals/valid_in" name="valid_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/generate_signals/eof_in" name="eof_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/generate_signals/Comparator" name="Comparator" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altaeb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/generate_signals/Comparator1" name="Comparator1" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altagb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/generate_signals/Comparator2" name="Comparator2" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altagb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/generate_signals/Comparator3" name="Comparator3" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altalb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/generate_signals/Comparator4" name="Comparator4" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altagb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/generate_signals/Comparator5" name="Comparator5" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="7" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="7" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altagb"/><generic name="lpm_width" value="7"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/generate_signals/Constant1" name="Constant1" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="1010000011"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/generate_signals/Constant2" name="Constant2" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000100110"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/generate_signals/Constant3" name="Constant3" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000001"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/generate_signals/Constant4" name="Constant4" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000100101"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/generate_signals/Constant5" name="Constant5" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000010"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/generate_signals/Constant7" name="Constant7" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="6" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="6"/><generic name="BitPattern" value="000000"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/generate_signals/Counter" name="Counter" subtype="com.altera.dspbuilder.blockset.arithmetic.Counter" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_counter"><connectionPoint name="sset" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="cnt_ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="q" index="0" clockdomain="Clock" bwl="6" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="use_ena" value="0"/><generic name="svalue" value="1"/><generic name="use_sset" value="1"/><generic name="use_sload" value="0"/><generic name="width" value="6"/><generic name="use_cnt_ena" value="1"/><generic name="modulus" value="38"/><generic name="use_sclr" value="0"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/generate_signals/Logical Bit Operator" name="Logical_Bit_Operator" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/generate_signals/Logical Bit Operator1" name="Logical_Bit_Operator1" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/generate_signals/Logical Bit Operator2" name="Logical_Bit_Operator2" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data2" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltOR"/><generic name="number_inputs" value="3"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/generate_signals/Logical Bit Operator5" name="Logical_Bit_Operator5" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/generate_signals/Logical Bit Operator6" name="Logical_Bit_Operator6" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/generate_signals/Logical Bit Operator8" name="Logical_Bit_Operator8" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/generate_signals/counter_col" name="counter_col" subtype="com.altera.dspbuilder.blockset.arithmetic.Counter" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_counter"><connectionPoint name="cnt_ena" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="sclr" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="q" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="use_ena" value="0"/><generic name="svalue" value="1"/><generic name="use_sset" value="0"/><generic name="use_sload" value="0"/><generic name="width" value="10"/><generic name="use_cnt_ena" value="1"/><generic name="modulus" value="644"/><generic name="use_sclr" value="1"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/generate_signals/counter_row" name="counter_row" subtype="com.altera.dspbuilder.blockset.arithmetic.Counter" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_counter"><connectionPoint name="cnt_ena" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="sclr" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="q" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="use_ena" value="0"/><generic name="svalue" value="0"/><generic name="use_sset" value="0"/><generic name="use_sload" value="0"/><generic name="width" value="10"/><generic name="use_cnt_ena" value="1"/><generic name="modulus" value="484"/><generic name="use_sclr" value="1"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/generate_signals/valid_out" name="valid_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><signal name="Constant1_output_Comparator_datab" type="wire"><src block="Constant1" port="output"/><dst block="Comparator" port="datab"/></signal><signal name="Constant2_output_Comparator1_datab" type="wire"><src block="Constant2" port="output"/><dst block="Comparator1" port="datab"/></signal><signal name="Constant3_output_Comparator2_datab" type="wire"><src block="Constant3" port="output"/><dst block="Comparator2" port="datab"/></signal><signal name="Constant4_output_Comparator3_datab" type="wire"><src block="Constant4" port="output"/><dst block="Comparator3" port="datab"/></signal><signal name="Constant5_output_Comparator4_datab" type="wire"><src block="Constant5" port="output"/><dst block="Comparator4" port="datab"/></signal><signal name="Constant7_output_Comparator5_datab" type="wire"><src block="Constant7" port="output"/><dst block="Comparator5" port="datab"/></signal><signal name="counter_col_q_Comparator_dataa" type="wire"><src block="counter_col" port="q"/><dst block="Comparator" port="dataa"/></signal><signal name="Counter_q_Comparator5_dataa" type="wire"><src block="Counter" port="q"/><dst block="Comparator5" port="dataa"/></signal><signal name="counter_col_q_Comparator3_dataa" type="wire"><src block="counter_col" port="q"/><dst block="Comparator3" port="dataa"/></signal><signal name="counter_col_q_Comparator1_dataa" type="wire"><src block="counter_col" port="q"/><dst block="Comparator1" port="dataa"/></signal><signal name="counter_row_q_Comparator4_dataa" type="wire"><src block="counter_row" port="q"/><dst block="Comparator4" port="dataa"/></signal><signal name="counter_row_q_Comparator2_dataa" type="wire"><src block="counter_row" port="q"/><dst block="Comparator2" port="dataa"/></signal><signal name="eof_in_output_Counter_sset" type="wire"><src block="eof_in" port="output"/><dst block="Counter" port="sset"/></signal><signal name="Comparator3_result_Logical_Bit_Operator_data0" type="wire"><src block="Comparator3" port="result"/><dst block="Logical_Bit_Operator" port="data0"/></signal><signal name="Comparator4_result_Logical_Bit_Operator_data1" type="wire"><src block="Comparator4" port="result"/><dst block="Logical_Bit_Operator" port="data1"/></signal><signal name="Comparator1_result_Logical_Bit_Operator1_data0" type="wire"><src block="Comparator1" port="result"/><dst block="Logical_Bit_Operator1" port="data0"/></signal><signal name="Comparator2_result_Logical_Bit_Operator1_data1" type="wire"><src block="Comparator2" port="result"/><dst block="Logical_Bit_Operator1" port="data1"/></signal><signal name="Logical_Bit_Operator_result_Logical_Bit_Operator2_data0" type="wire"><src block="Logical_Bit_Operator" port="result"/><dst block="Logical_Bit_Operator2" port="data0"/></signal><signal name="Logical_Bit_Operator1_result_Logical_Bit_Operator2_data1" type="wire"><src block="Logical_Bit_Operator1" port="result"/><dst block="Logical_Bit_Operator2" port="data1"/></signal><signal name="Comparator5_result_Logical_Bit_Operator2_data2" type="wire"><src block="Comparator5" port="result"/><dst block="Logical_Bit_Operator2" port="data2"/></signal><signal name="valid_in_output_Logical_Bit_Operator5_data0" type="wire"><src block="valid_in" port="output"/><dst block="Logical_Bit_Operator5" port="data0"/></signal><signal name="Logical_Bit_Operator2_result_Logical_Bit_Operator5_data1" type="wire"><src block="Logical_Bit_Operator2" port="result"/><dst block="Logical_Bit_Operator5" port="data1"/></signal><signal name="valid_in_output_Logical_Bit_Operator6_data0" type="wire"><src block="valid_in" port="output"/><dst block="Logical_Bit_Operator6" port="data0"/></signal><signal name="Comparator_result_Logical_Bit_Operator6_data1" type="wire"><src block="Comparator" port="result"/><dst block="Logical_Bit_Operator6" port="data1"/></signal><signal name="valid_in_output_Logical_Bit_Operator8_data0" type="wire"><src block="valid_in" port="output"/><dst block="Logical_Bit_Operator8" port="data0"/></signal><signal name="Comparator5_result_Logical_Bit_Operator8_data1" type="wire"><src block="Comparator5" port="result"/><dst block="Logical_Bit_Operator8" port="data1"/></signal><signal name="Logical_Bit_Operator8_result_Counter_cnt_ena" type="wire"><src block="Logical_Bit_Operator8" port="result"/><dst block="Counter" port="cnt_ena"/></signal><signal name="valid_in_output_counter_col_cnt_ena" type="wire"><src block="valid_in" port="output"/><dst block="counter_col" port="cnt_ena"/></signal><signal name="eof_in_output_counter_col_sclr" type="wire"><src block="eof_in" port="output"/><dst block="counter_col" port="sclr"/></signal><signal name="Logical_Bit_Operator6_result_counter_row_cnt_ena" type="wire"><src block="Logical_Bit_Operator6" port="result"/><dst block="counter_row" port="cnt_ena"/></signal><signal name="eof_in_output_counter_row_sclr" type="wire"><src block="eof_in" port="output"/><dst block="counter_row" port="sclr"/></signal><signal name="Logical_Bit_Operator5_result_valid_out_input" type="wire"><src block="Logical_Bit_Operator5" port="result"/><dst block="valid_out" port="input"/></signal></system></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/pixel_out" name="pixel_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/a_out" name="a_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/b_out" name="b_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_1/valid_out" name="valid_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><signal name="Bus_Concatenation2_output_Bus_Concatenation3_b" type="wire"><src block="Bus_Concatenation2" port="output"/><dst block="Bus_Concatenation3" port="b"/></signal><signal name="Bus_Conversion2_output_Binary_Point_Casting3_input" type="wire"><src block="Bus_Conversion2" port="output"/><dst block="Binary_Point_Casting3" port="input"/></signal><signal name="Bus_Conversion3_output_Binary_Point_Casting2_input" type="wire"><src block="Bus_Conversion3" port="output"/><dst block="Binary_Point_Casting2" port="input"/></signal><signal name="Binary_Point_Casting1_output_Bus_Conversion4_input" type="wire"><src block="Binary_Point_Casting1" port="output"/><dst block="Bus_Conversion4" port="input"/></signal><signal name="Constant1_output_Comparator_datab" type="wire"><src block="Constant1" port="output"/><dst block="Comparator" port="datab"/></signal><signal name="Constant6_output_Bus_Concatenation2_b" type="wire"><src block="Constant6" port="output"/><dst block="Bus_Concatenation2" port="b"/></signal><signal name="Constant7_output_Bus_Concatenation3_a" type="wire"><src block="Constant7" port="output"/><dst block="Bus_Concatenation3" port="a"/></signal><signal name="Bus_Concatenation3_output_Divider_z" type="wire"><src block="Bus_Concatenation3" port="output"/><dst block="Divider" port="z"/></signal><signal name="Binary_Point_Casting2_output_Divider_d" type="wire"><src block="Binary_Point_Casting2" port="output"/><dst block="Divider" port="d"/></signal><signal name="Divider_q_Binary_Point_Casting1_input" type="wire"><src block="Divider" port="q"/><dst block="Binary_Point_Casting1" port="input"/></signal><signal name="grad_in_output_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_pixel_in" type="wire"><src block="grad_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG" port="pixel_in"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_meanI_Bus_Conversion5_input" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI" port="meanI"/><dst block="Bus_Conversion5" port="input"/></signal><signal name="valid_in_output_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_valid_in" type="wire"><src block="valid_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG" port="valid_in"/></signal><signal name="valid_in_output_Divider_ena" type="wire"><src block="valid_in" port="output"/><dst block="Divider" port="ena"/></signal><signal name="pixel_in_output_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_pixel_in" type="wire"><src block="pixel_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI" port="pixel_in"/></signal><signal name="valid_in_output_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_valid_in" type="wire"><src block="valid_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI" port="valid_in"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_varI_Memory_Delay1_input" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI" port="varI"/><dst block="Memory_Delay1" port="input"/></signal><signal name="valid_in_output_Memory_Delay1_ena" type="wire"><src block="valid_in" port="output"/><dst block="Memory_Delay1" port="ena"/></signal><signal name="Memory_Delay1_output_Bus_Conversion2_input" type="wire"><src block="Memory_Delay1" port="output"/><dst block="Bus_Conversion2" port="input"/></signal><signal name="Binary_Point_Casting3_output_Memory_Delay2_input" type="wire"><src block="Binary_Point_Casting3" port="output"/><dst block="Memory_Delay2" port="input"/></signal><signal name="valid_in_output_Memory_Delay2_ena" type="wire"><src block="valid_in" port="output"/><dst block="Memory_Delay2" port="ena"/></signal><signal name="Memory_Delay2_output_Bus_Concatenation2_a" type="wire"><src block="Memory_Delay2" port="output"/><dst block="Bus_Concatenation2" port="a"/></signal><signal name="Bus_Conversion5_output_Memory_Delay3_input" type="wire"><src block="Bus_Conversion5" port="output"/><dst block="Memory_Delay3" port="input"/></signal><signal name="valid_in_output_Memory_Delay3_ena" type="wire"><src block="valid_in" port="output"/><dst block="Memory_Delay3" port="ena"/></signal><signal name="Multiplexer_result_Memory_Delay4_input" type="wire"><src block="Multiplexer" port="result"/><dst block="Memory_Delay4" port="input"/></signal><signal name="valid_in_output_Memory_Delay4_ena" type="wire"><src block="valid_in" port="output"/><dst block="Memory_Delay4" port="ena"/></signal><signal name="Memory_Delay3_output_Memory_Delay5_input" type="wire"><src block="Memory_Delay3" port="output"/><dst block="Memory_Delay5" port="input"/></signal><signal name="valid_in_output_Memory_Delay5_ena" type="wire"><src block="valid_in" port="output"/><dst block="Memory_Delay5" port="ena"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_pixel_out_Memory_Delay6_input" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI" port="pixel_out"/><dst block="Memory_Delay6" port="input"/></signal><signal name="valid_in_output_Memory_Delay6_ena" type="wire"><src block="valid_in" port="output"/><dst block="Memory_Delay6" port="ena"/></signal><signal name="Memory_Delay2_output_Memory_Delay7_input" type="wire"><src block="Memory_Delay2" port="output"/><dst block="Memory_Delay7" port="input"/></signal><signal name="valid_in_output_Memory_Delay7_ena" type="wire"><src block="valid_in" port="output"/><dst block="Memory_Delay7" port="ena"/></signal><signal name="Memory_Delay7_output_Comparator_dataa" type="wire"><src block="Memory_Delay7" port="output"/><dst block="Comparator" port="dataa"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_meanG_Memory_Delay9_input" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG" port="meanG"/><dst block="Memory_Delay9" port="input"/></signal><signal name="valid_in_output_Memory_Delay9_ena" type="wire"><src block="valid_in" port="output"/><dst block="Memory_Delay9" port="ena"/></signal><signal name="Comparator_result_Multiplexer_sel" type="wire"><src block="Comparator" port="result"/><dst block="Multiplexer" port="sel"/></signal><signal name="Bus_Conversion4_output_Multiplexer_in0" type="wire"><src block="Bus_Conversion4" port="output"/><dst block="Multiplexer" port="in0"/></signal><signal name="Constant4_output_Multiplexer_in1" type="wire"><src block="Constant4" port="output"/><dst block="Multiplexer" port="in1"/></signal><signal name="Memory_Delay3_output_Multiplier_dataa" type="wire"><src block="Memory_Delay3" port="output"/><dst block="Multiplier" port="dataa"/></signal><signal name="Multiplexer_result_Multiplier_datab" type="wire"><src block="Multiplexer" port="result"/><dst block="Multiplier" port="datab"/></signal><signal name="valid_in_output_Multiplier_ena" type="wire"><src block="valid_in" port="output"/><dst block="Multiplier" port="ena"/></signal><signal name="Memory_Delay9_output_Multiplier1_dataa" type="wire"><src block="Memory_Delay9" port="output"/><dst block="Multiplier1" port="dataa"/></signal><signal name="Constant_1_output_Multiplier1_datab" type="wire"><src block="Constant_1" port="output"/><dst block="Multiplier1" port="datab"/></signal><signal name="valid_in_output_Multiplier1_ena" type="wire"><src block="valid_in" port="output"/><dst block="Multiplier1" port="ena"/></signal><signal name="Memory_Delay1_output_Pipelined_Adder_dataa" type="wire"><src block="Memory_Delay1" port="output"/><dst block="Pipelined_Adder" port="dataa"/></signal><signal name="Multiplier1_result_Pipelined_Adder_datab" type="wire"><src block="Multiplier1" port="result"/><dst block="Pipelined_Adder" port="datab"/></signal><signal name="valid_in_output_Pipelined_Adder_ena" type="wire"><src block="valid_in" port="output"/><dst block="Pipelined_Adder" port="ena"/></signal><signal name="Pipelined_Adder_result_Bus_Conversion3_input" type="wire"><src block="Pipelined_Adder" port="result"/><dst block="Bus_Conversion3" port="input"/></signal><signal name="Memory_Delay5_output_Pipelined_Adder1_dataa" type="wire"><src block="Memory_Delay5" port="output"/><dst block="Pipelined_Adder1" port="dataa"/></signal><signal name="Multiplier_result_Pipelined_Adder1_datab" type="wire"><src block="Multiplier" port="result"/><dst block="Pipelined_Adder1" port="datab"/></signal><signal name="valid_in_output_Pipelined_Adder1_ena" type="wire"><src block="valid_in" port="output"/><dst block="Pipelined_Adder1" port="ena"/></signal><signal name="valid_in_output_localedgepreserve_Fusion_Cal_A_B_1_generate_signals_valid_in" type="wire"><src block="valid_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_A_B_1_generate_signals" port="valid_in"/></signal><signal name="eof_in_output_localedgepreserve_Fusion_Cal_A_B_1_generate_signals_eof_in" type="wire"><src block="eof_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_A_B_1_generate_signals" port="eof_in"/></signal><signal name="Memory_Delay6_output_pixel_out_input" type="wire"><src block="Memory_Delay6" port="output"/><dst block="pixel_out" port="input"/></signal><signal name="Memory_Delay4_output_a_out_input" type="wire"><src block="Memory_Delay4" port="output"/><dst block="a_out" port="input"/></signal><signal name="Pipelined_Adder1_result_b_out_input" type="wire"><src block="Pipelined_Adder1" port="result"/><dst block="b_out" port="input"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_1_generate_signals_valid_out_valid_out_input" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_1_generate_signals" port="valid_out"/><dst block="valid_out" port="input"/></signal></system></block><block><system fullName="localedgepreserve/Fusion/Cal_A_B_2" name="localedgepreserve_Fusion_Cal_A_B_2" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="pixel_in" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="grad_in" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="valid_in" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="eof_in" index="3" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="pixel_out" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="a_out" index="1" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="b_out" index="2" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="valid_out" index="3" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="eof_out" index="4" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/pixel_in" name="pixel_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/grad_in" name="grad_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/valid_in" name="valid_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/eof_in" name="eof_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Binary Point Casting1" name="Binary_Point_Casting1" subtype="com.altera.dspbuilder.blockset.iobus.BinaryPointCasting" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="width_outl" value="24"/><generic name="width_inr" value="0"/><generic name="width_outr" value="0"/><generic name="width_inl" value="24"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Binary Point Casting2" name="Binary_Point_Casting2" subtype="com.altera.dspbuilder.blockset.iobus.BinaryPointCasting" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="width_outl" value="24"/><generic name="width_inr" value="0"/><generic name="width_outr" value="0"/><generic name="width_inl" value="24"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Binary Point Casting3" name="Binary_Point_Casting3" subtype="com.altera.dspbuilder.blockset.iobus.BinaryPointCasting" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="width_outl" value="24"/><generic name="width_inr" value="0"/><generic name="width_outr" value="0"/><generic name="width_inl" value="24"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Bus Concatenation2" name="Bus_Concatenation2" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="32" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="widthb" value="8"/><generic name="widtha" value="24"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Bus Concatenation3" name="Bus_Concatenation3" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="32" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="48" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="widthb" value="32"/><generic name="widtha" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Bus Conversion2" name="Bus_Conversion2" subtype="com.altera.dspbuilder.blockset.iobus.BusConversion" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="inSigned" value="0"/><generic name="width_outl" value="16"/><generic name="round" value="1"/><generic name="saturate" value="0"/><generic name="width_inr" value="24"/><generic name="outSigned" value="0"/><generic name="width_outr" value="8"/><generic name="width_inl" value="16"/><generic name="inType" value="STD_LOGIC_VECTOR"/><generic name="outType" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Bus Conversion3" name="Bus_Conversion3" subtype="com.altera.dspbuilder.blockset.iobus.BusConversion" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="inSigned" value="0"/><generic name="width_outl" value="16"/><generic name="round" value="1"/><generic name="saturate" value="0"/><generic name="width_inr" value="24"/><generic name="outSigned" value="0"/><generic name="width_outr" value="8"/><generic name="width_inl" value="16"/><generic name="inType" value="STD_LOGIC_VECTOR"/><generic name="outType" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Bus Conversion4" name="Bus_Conversion4" subtype="com.altera.dspbuilder.blockset.iobus.BusConversion" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="inSigned" value="0"/><generic name="width_outl" value="0"/><generic name="round" value="1"/><generic name="saturate" value="0"/><generic name="width_inr" value="8"/><generic name="outSigned" value="0"/><generic name="width_outr" value="8"/><generic name="width_inl" value="16"/><generic name="inType" value="STD_LOGIC_VECTOR"/><generic name="outType" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Bus Conversion5" name="Bus_Conversion5" subtype="com.altera.dspbuilder.blockset.iobus.BusConversion" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="inSigned" value="0"/><generic name="width_outl" value="8"/><generic name="round" value="1"/><generic name="saturate" value="0"/><generic name="width_inr" value="24"/><generic name="outSigned" value="0"/><generic name="width_outr" value="8"/><generic name="width_inl" value="8"/><generic name="inType" value="STD_LOGIC_VECTOR"/><generic name="outType" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><system fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanG" name="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="pixel_in" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="valid_in" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="meanG" index="0" clockdomain="Clock" bwl="11" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanG/pixel_in" name="pixel_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanG/valid_in" name="valid_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><system fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanG/line_buffer" name="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="data_in" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="clken" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data_00" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_01" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_02" index="2" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_10" index="3" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_11" index="4" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_12" index="5" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_20" index="6" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_21" index="7" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_22" index="8" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanG/line_buffer/data_in" name="data_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanG/line_buffer/clken" name="clken" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanG/line_buffer/Delay" name="Delay" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="11"/><generic name="BitPattern" value="00000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanG/line_buffer/Delay1" name="Delay1" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="11"/><generic name="BitPattern" value="00000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanG/line_buffer/Delay10" name="Delay10" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="11"/><generic name="BitPattern" value="00000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanG/line_buffer/Delay2" name="Delay2" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="11"/><generic name="BitPattern" value="00000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanG/line_buffer/Delay5" name="Delay5" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="11"/><generic name="BitPattern" value="00000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanG/line_buffer/Delay6" name="Delay6" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="11"/><generic name="BitPattern" value="00000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanG/line_buffer/Delay9" name="Delay9" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="11"/><generic name="BitPattern" value="00000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanG/line_buffer/Memory Delay" name="Memory_Delay" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="11"/><generic name="DELAY" value="642"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanG/line_buffer/Memory Delay1" name="Memory_Delay1" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="11"/><generic name="DELAY" value="642"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanG/line_buffer/data_00" name="data_00" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanG/line_buffer/data_01" name="data_01" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanG/line_buffer/data_02" name="data_02" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanG/line_buffer/data_10" name="data_10" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanG/line_buffer/data_11" name="data_11" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanG/line_buffer/data_12" name="data_12" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanG/line_buffer/data_20" name="data_20" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanG/line_buffer/data_21" name="data_21" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanG/line_buffer/data_22" name="data_22" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="11"/></libraryBlock></block><signal name="Delay_output_Delay1_input" type="wire"><src block="Delay" port="output"/><dst block="Delay1" port="input"/></signal><signal name="Delay1_output_Delay2_input" type="wire"><src block="Delay1" port="output"/><dst block="Delay2" port="input"/></signal><signal name="Delay5_output_Delay6_input" type="wire"><src block="Delay5" port="output"/><dst block="Delay6" port="input"/></signal><signal name="Delay9_output_Delay10_input" type="wire"><src block="Delay9" port="output"/><dst block="Delay10" port="input"/></signal><signal name="clken_output_Delay_ena" type="wire"><src block="clken" port="output"/><dst block="Delay" port="ena"/></signal><signal name="clken_output_Delay1_ena" type="wire"><src block="clken" port="output"/><dst block="Delay1" port="ena"/></signal><signal name="clken_output_Delay9_ena" type="wire"><src block="clken" port="output"/><dst block="Delay9" port="ena"/></signal><signal name="clken_output_Delay10_ena" type="wire"><src block="clken" port="output"/><dst block="Delay10" port="ena"/></signal><signal name="clken_output_Delay2_ena" type="wire"><src block="clken" port="output"/><dst block="Delay2" port="ena"/></signal><signal name="data_in_output_Delay_input" type="wire"><src block="data_in" port="output"/><dst block="Delay" port="input"/></signal><signal name="clken_output_Delay5_ena" type="wire"><src block="clken" port="output"/><dst block="Delay5" port="ena"/></signal><signal name="clken_output_Delay6_ena" type="wire"><src block="clken" port="output"/><dst block="Delay6" port="ena"/></signal><signal name="Delay2_output_Memory_Delay_input" type="wire"><src block="Delay2" port="output"/><dst block="Memory_Delay" port="input"/></signal><signal name="clken_output_Memory_Delay_ena" type="wire"><src block="clken" port="output"/><dst block="Memory_Delay" port="ena"/></signal><signal name="Memory_Delay_output_Delay5_input" type="wire"><src block="Memory_Delay" port="output"/><dst block="Delay5" port="input"/></signal><signal name="Delay6_output_Memory_Delay1_input" type="wire"><src block="Delay6" port="output"/><dst block="Memory_Delay1" port="input"/></signal><signal name="clken_output_Memory_Delay1_ena" type="wire"><src block="clken" port="output"/><dst block="Memory_Delay1" port="ena"/></signal><signal name="Memory_Delay1_output_Delay9_input" type="wire"><src block="Memory_Delay1" port="output"/><dst block="Delay9" port="input"/></signal><signal name="Delay_output_data_00_input" type="wire"><src block="Delay" port="output"/><dst block="data_00" port="input"/></signal><signal name="Delay1_output_data_01_input" type="wire"><src block="Delay1" port="output"/><dst block="data_01" port="input"/></signal><signal name="Delay2_output_data_02_input" type="wire"><src block="Delay2" port="output"/><dst block="data_02" port="input"/></signal><signal name="Memory_Delay_output_data_10_input" type="wire"><src block="Memory_Delay" port="output"/><dst block="data_10" port="input"/></signal><signal name="Delay5_output_data_11_input" type="wire"><src block="Delay5" port="output"/><dst block="data_11" port="input"/></signal><signal name="Delay6_output_data_12_input" type="wire"><src block="Delay6" port="output"/><dst block="data_12" port="input"/></signal><signal name="Memory_Delay1_output_data_20_input" type="wire"><src block="Memory_Delay1" port="output"/><dst block="data_20" port="input"/></signal><signal name="Delay9_output_data_21_input" type="wire"><src block="Delay9" port="output"/><dst block="data_21" port="input"/></signal><signal name="Delay10_output_data_22_input" type="wire"><src block="Delay10" port="output"/><dst block="data_22" port="input"/></signal></system></block><block><system fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanG/multiplier_accumulator" name="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="data_00" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_01" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_02" index="2" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_10" index="3" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_11" index="4" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_12" index="5" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_20" index="6" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_21" index="7" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_22" index="8" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="clken" index="9" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="mean" index="0" clockdomain="Clock" bwl="11" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanG/multiplier_accumulator/data_00" name="data_00" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanG/multiplier_accumulator/data_01" name="data_01" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanG/multiplier_accumulator/data_02" name="data_02" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanG/multiplier_accumulator/data_10" name="data_10" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanG/multiplier_accumulator/data_11" name="data_11" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanG/multiplier_accumulator/data_12" name="data_12" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanG/multiplier_accumulator/data_20" name="data_20" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanG/multiplier_accumulator/data_21" name="data_21" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanG/multiplier_accumulator/data_22" name="data_22" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanG/multiplier_accumulator/clken" name="clken" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanG/multiplier_accumulator/Constant2" name="Constant2" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="width" value="24"/><generic name="BitPattern" value="000111000111000111000111"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanG/multiplier_accumulator/Multiplier2" name="Multiplier2" subtype="com.altera.dspbuilder.blockset.arithmetic.Multiplier" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplier"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="15" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="0" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="11" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="bWidth" value="24"/><generic name="aWidth" value="15"/><generic name="Signed" value="0"/><generic name="OutputLsb" value="0"/><generic name="DEDICATED_MULTIPLIER_CIRCUITRY" value="YES"/><generic name="OutputMsb" value="34"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanG/multiplier_accumulator/Parallel Adder Subtractor" name="Parallel_Adder_Subtractor" subtype="com.altera.dspbuilder.blockset.arithmetic.ParallelAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_parallel_adder"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="12" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data2" index="2" clockdomain="Clock" bwl="12" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data3" index="3" clockdomain="Clock" bwl="12" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data4" index="4" clockdomain="Clock" bwl="12" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data5" index="5" clockdomain="Clock" bwl="12" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data6" index="6" clockdomain="Clock" bwl="12" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data7" index="7" clockdomain="Clock" bwl="12" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data8" index="8" clockdomain="Clock" bwl="12" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="9" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="MaskValue" value="1"/><generic name="dataWidth" value="12"/><generic name="direction" value="+"/><generic name="number_inputs" value="9"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanG/multiplier_accumulator/mean" name="mean" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="35"/></libraryBlock></block><signal name="Parallel_Adder_Subtractor_result_Multiplier2_dataa" type="wire"><src block="Parallel_Adder_Subtractor" port="result"/><dst block="Multiplier2" port="dataa"/></signal><signal name="Constant2_output_Multiplier2_datab" type="wire"><src block="Constant2" port="output"/><dst block="Multiplier2" port="datab"/></signal><signal name="clken_output_Multiplier2_ena" type="wire"><src block="clken" port="output"/><dst block="Multiplier2" port="ena"/></signal><signal name="data_00_output_Parallel_Adder_Subtractor_data0" type="wire"><src block="data_00" port="output"/><dst block="Parallel_Adder_Subtractor" port="data0"/></signal><signal name="data_01_output_Parallel_Adder_Subtractor_data1" type="wire"><src block="data_01" port="output"/><dst block="Parallel_Adder_Subtractor" port="data1"/></signal><signal name="data_02_output_Parallel_Adder_Subtractor_data2" type="wire"><src block="data_02" port="output"/><dst block="Parallel_Adder_Subtractor" port="data2"/></signal><signal name="data_10_output_Parallel_Adder_Subtractor_data3" type="wire"><src block="data_10" port="output"/><dst block="Parallel_Adder_Subtractor" port="data3"/></signal><signal name="data_11_output_Parallel_Adder_Subtractor_data4" type="wire"><src block="data_11" port="output"/><dst block="Parallel_Adder_Subtractor" port="data4"/></signal><signal name="data_12_output_Parallel_Adder_Subtractor_data5" type="wire"><src block="data_12" port="output"/><dst block="Parallel_Adder_Subtractor" port="data5"/></signal><signal name="data_20_output_Parallel_Adder_Subtractor_data6" type="wire"><src block="data_20" port="output"/><dst block="Parallel_Adder_Subtractor" port="data6"/></signal><signal name="data_21_output_Parallel_Adder_Subtractor_data7" type="wire"><src block="data_21" port="output"/><dst block="Parallel_Adder_Subtractor" port="data7"/></signal><signal name="data_22_output_Parallel_Adder_Subtractor_data8" type="wire"><src block="data_22" port="output"/><dst block="Parallel_Adder_Subtractor" port="data8"/></signal><signal name="clken_output_Parallel_Adder_Subtractor_ena" type="wire"><src block="clken" port="output"/><dst block="Parallel_Adder_Subtractor" port="ena"/></signal><signal name="Multiplier2_result_mean_input" type="wire"><src block="Multiplier2" port="result"/><dst block="mean" port="input"/></signal></system></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanG/meanG" name="meanG" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="35"/></libraryBlock></block><signal name="pixel_in_output_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer_data_in" type="wire"><src block="pixel_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer" port="data_in"/></signal><signal name="valid_in_output_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer_clken" type="wire"><src block="valid_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer" port="clken"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer_data_00_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator_data_00" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer" port="data_00"/><dst block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator" port="data_00"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer_data_01_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator_data_01" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer" port="data_01"/><dst block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator" port="data_01"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer_data_02_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator_data_02" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer" port="data_02"/><dst block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator" port="data_02"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer_data_10_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator_data_10" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer" port="data_10"/><dst block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator" port="data_10"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer_data_11_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator_data_11" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer" port="data_11"/><dst block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator" port="data_11"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer_data_12_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator_data_12" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer" port="data_12"/><dst block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator" port="data_12"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer_data_20_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator_data_20" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer" port="data_20"/><dst block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator" port="data_20"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer_data_21_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator_data_21" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer" port="data_21"/><dst block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator" port="data_21"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer_data_22_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator_data_22" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer" port="data_22"/><dst block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator" port="data_22"/></signal><signal name="valid_in_output_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator_clken" type="wire"><src block="valid_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator" port="clken"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator_mean_meanG_input" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator" port="mean"/><dst block="meanG" port="input"/></signal></system></block><block><system fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI" name="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="pixel_in" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="valid_in" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="pixel_out" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="varI" index="1" clockdomain="Clock" bwl="16" bwr="24" dataType="frac" direction="output" type="wire" implicit="none"/><connectionPoint name="meanI" index="2" clockdomain="Clock" bwl="8" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/pixel_in" name="pixel_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/valid_in" name="valid_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><system fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/CorrI" name="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="pixel_in" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="valid_in" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="corr" index="0" clockdomain="Clock" bwl="16" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/CorrI/pixel_in" name="pixel_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/CorrI/valid_in" name="valid_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><system fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/CorrI/line_buffer" name="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="data_in" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="clken" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data_00" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_01" index="1" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_02" index="2" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_10" index="3" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_11" index="4" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_12" index="5" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_20" index="6" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_21" index="7" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_22" index="8" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/CorrI/line_buffer/data_in" name="data_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/CorrI/line_buffer/clken" name="clken" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/CorrI/line_buffer/Delay" name="Delay" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/CorrI/line_buffer/Delay1" name="Delay1" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/CorrI/line_buffer/Delay10" name="Delay10" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/CorrI/line_buffer/Delay2" name="Delay2" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/CorrI/line_buffer/Delay5" name="Delay5" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/CorrI/line_buffer/Delay6" name="Delay6" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/CorrI/line_buffer/Delay9" name="Delay9" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/CorrI/line_buffer/Memory Delay" name="Memory_Delay" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="16"/><generic name="DELAY" value="642"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/CorrI/line_buffer/Memory Delay1" name="Memory_Delay1" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="16"/><generic name="DELAY" value="642"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/CorrI/line_buffer/data_00" name="data_00" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/CorrI/line_buffer/data_01" name="data_01" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/CorrI/line_buffer/data_02" name="data_02" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/CorrI/line_buffer/data_10" name="data_10" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/CorrI/line_buffer/data_11" name="data_11" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/CorrI/line_buffer/data_12" name="data_12" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/CorrI/line_buffer/data_20" name="data_20" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/CorrI/line_buffer/data_21" name="data_21" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/CorrI/line_buffer/data_22" name="data_22" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><signal name="Delay_output_Delay1_input" type="wire"><src block="Delay" port="output"/><dst block="Delay1" port="input"/></signal><signal name="Delay1_output_Delay2_input" type="wire"><src block="Delay1" port="output"/><dst block="Delay2" port="input"/></signal><signal name="Delay5_output_Delay6_input" type="wire"><src block="Delay5" port="output"/><dst block="Delay6" port="input"/></signal><signal name="Delay9_output_Delay10_input" type="wire"><src block="Delay9" port="output"/><dst block="Delay10" port="input"/></signal><signal name="clken_output_Delay_ena" type="wire"><src block="clken" port="output"/><dst block="Delay" port="ena"/></signal><signal name="clken_output_Delay1_ena" type="wire"><src block="clken" port="output"/><dst block="Delay1" port="ena"/></signal><signal name="clken_output_Delay9_ena" type="wire"><src block="clken" port="output"/><dst block="Delay9" port="ena"/></signal><signal name="clken_output_Delay10_ena" type="wire"><src block="clken" port="output"/><dst block="Delay10" port="ena"/></signal><signal name="clken_output_Delay2_ena" type="wire"><src block="clken" port="output"/><dst block="Delay2" port="ena"/></signal><signal name="data_in_output_Delay_input" type="wire"><src block="data_in" port="output"/><dst block="Delay" port="input"/></signal><signal name="clken_output_Delay5_ena" type="wire"><src block="clken" port="output"/><dst block="Delay5" port="ena"/></signal><signal name="clken_output_Delay6_ena" type="wire"><src block="clken" port="output"/><dst block="Delay6" port="ena"/></signal><signal name="Delay2_output_Memory_Delay_input" type="wire"><src block="Delay2" port="output"/><dst block="Memory_Delay" port="input"/></signal><signal name="clken_output_Memory_Delay_ena" type="wire"><src block="clken" port="output"/><dst block="Memory_Delay" port="ena"/></signal><signal name="Memory_Delay_output_Delay5_input" type="wire"><src block="Memory_Delay" port="output"/><dst block="Delay5" port="input"/></signal><signal name="Delay6_output_Memory_Delay1_input" type="wire"><src block="Delay6" port="output"/><dst block="Memory_Delay1" port="input"/></signal><signal name="clken_output_Memory_Delay1_ena" type="wire"><src block="clken" port="output"/><dst block="Memory_Delay1" port="ena"/></signal><signal name="Memory_Delay1_output_Delay9_input" type="wire"><src block="Memory_Delay1" port="output"/><dst block="Delay9" port="input"/></signal><signal name="Delay_output_data_00_input" type="wire"><src block="Delay" port="output"/><dst block="data_00" port="input"/></signal><signal name="Delay1_output_data_01_input" type="wire"><src block="Delay1" port="output"/><dst block="data_01" port="input"/></signal><signal name="Delay2_output_data_02_input" type="wire"><src block="Delay2" port="output"/><dst block="data_02" port="input"/></signal><signal name="Memory_Delay_output_data_10_input" type="wire"><src block="Memory_Delay" port="output"/><dst block="data_10" port="input"/></signal><signal name="Delay5_output_data_11_input" type="wire"><src block="Delay5" port="output"/><dst block="data_11" port="input"/></signal><signal name="Delay6_output_data_12_input" type="wire"><src block="Delay6" port="output"/><dst block="data_12" port="input"/></signal><signal name="Memory_Delay1_output_data_20_input" type="wire"><src block="Memory_Delay1" port="output"/><dst block="data_20" port="input"/></signal><signal name="Delay9_output_data_21_input" type="wire"><src block="Delay9" port="output"/><dst block="data_21" port="input"/></signal><signal name="Delay10_output_data_22_input" type="wire"><src block="Delay10" port="output"/><dst block="data_22" port="input"/></signal></system></block><block><system fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/CorrI/multiplier_accumulator" name="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="data_00" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_01" index="1" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_02" index="2" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_10" index="3" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_11" index="4" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_12" index="5" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_20" index="6" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_21" index="7" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_22" index="8" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="clken" index="9" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="corr" index="0" clockdomain="Clock" bwl="16" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/CorrI/multiplier_accumulator/data_00" name="data_00" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/CorrI/multiplier_accumulator/data_01" name="data_01" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/CorrI/multiplier_accumulator/data_02" name="data_02" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/CorrI/multiplier_accumulator/data_10" name="data_10" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/CorrI/multiplier_accumulator/data_11" name="data_11" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/CorrI/multiplier_accumulator/data_12" name="data_12" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/CorrI/multiplier_accumulator/data_20" name="data_20" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/CorrI/multiplier_accumulator/data_21" name="data_21" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/CorrI/multiplier_accumulator/data_22" name="data_22" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/CorrI/multiplier_accumulator/clken" name="clken" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/CorrI/multiplier_accumulator/Constant2" name="Constant2" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="width" value="24"/><generic name="BitPattern" value="000111000111000111000111"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/CorrI/multiplier_accumulator/Multiplier2" name="Multiplier2" subtype="com.altera.dspbuilder.blockset.arithmetic.Multiplier" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplier"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="20" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="0" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="16" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="bWidth" value="24"/><generic name="aWidth" value="20"/><generic name="Signed" value="0"/><generic name="OutputLsb" value="0"/><generic name="DEDICATED_MULTIPLIER_CIRCUITRY" value="YES"/><generic name="OutputMsb" value="39"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/CorrI/multiplier_accumulator/Parallel Adder Subtractor" name="Parallel_Adder_Subtractor" subtype="com.altera.dspbuilder.blockset.arithmetic.ParallelAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_parallel_adder"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="17" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="17" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data2" index="2" clockdomain="Clock" bwl="17" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data3" index="3" clockdomain="Clock" bwl="17" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data4" index="4" clockdomain="Clock" bwl="17" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data5" index="5" clockdomain="Clock" bwl="17" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data6" index="6" clockdomain="Clock" bwl="17" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data7" index="7" clockdomain="Clock" bwl="17" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data8" index="8" clockdomain="Clock" bwl="17" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="9" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="21" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="MaskValue" value="1"/><generic name="dataWidth" value="17"/><generic name="direction" value="+"/><generic name="number_inputs" value="9"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/CorrI/multiplier_accumulator/corr" name="corr" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="40"/></libraryBlock></block><signal name="Parallel_Adder_Subtractor_result_Multiplier2_dataa" type="wire"><src block="Parallel_Adder_Subtractor" port="result"/><dst block="Multiplier2" port="dataa"/></signal><signal name="Constant2_output_Multiplier2_datab" type="wire"><src block="Constant2" port="output"/><dst block="Multiplier2" port="datab"/></signal><signal name="clken_output_Multiplier2_ena" type="wire"><src block="clken" port="output"/><dst block="Multiplier2" port="ena"/></signal><signal name="data_00_output_Parallel_Adder_Subtractor_data0" type="wire"><src block="data_00" port="output"/><dst block="Parallel_Adder_Subtractor" port="data0"/></signal><signal name="data_01_output_Parallel_Adder_Subtractor_data1" type="wire"><src block="data_01" port="output"/><dst block="Parallel_Adder_Subtractor" port="data1"/></signal><signal name="data_02_output_Parallel_Adder_Subtractor_data2" type="wire"><src block="data_02" port="output"/><dst block="Parallel_Adder_Subtractor" port="data2"/></signal><signal name="data_10_output_Parallel_Adder_Subtractor_data3" type="wire"><src block="data_10" port="output"/><dst block="Parallel_Adder_Subtractor" port="data3"/></signal><signal name="data_11_output_Parallel_Adder_Subtractor_data4" type="wire"><src block="data_11" port="output"/><dst block="Parallel_Adder_Subtractor" port="data4"/></signal><signal name="data_12_output_Parallel_Adder_Subtractor_data5" type="wire"><src block="data_12" port="output"/><dst block="Parallel_Adder_Subtractor" port="data5"/></signal><signal name="data_20_output_Parallel_Adder_Subtractor_data6" type="wire"><src block="data_20" port="output"/><dst block="Parallel_Adder_Subtractor" port="data6"/></signal><signal name="data_21_output_Parallel_Adder_Subtractor_data7" type="wire"><src block="data_21" port="output"/><dst block="Parallel_Adder_Subtractor" port="data7"/></signal><signal name="data_22_output_Parallel_Adder_Subtractor_data8" type="wire"><src block="data_22" port="output"/><dst block="Parallel_Adder_Subtractor" port="data8"/></signal><signal name="clken_output_Parallel_Adder_Subtractor_ena" type="wire"><src block="clken" port="output"/><dst block="Parallel_Adder_Subtractor" port="ena"/></signal><signal name="Multiplier2_result_corr_input" type="wire"><src block="Multiplier2" port="result"/><dst block="corr" port="input"/></signal></system></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/CorrI/corr" name="corr" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="40"/></libraryBlock></block><signal name="pixel_in_output_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer_data_in" type="wire"><src block="pixel_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer" port="data_in"/></signal><signal name="valid_in_output_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer_clken" type="wire"><src block="valid_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer" port="clken"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer_data_00_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator_data_00" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer" port="data_00"/><dst block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator" port="data_00"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer_data_01_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator_data_01" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer" port="data_01"/><dst block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator" port="data_01"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer_data_02_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator_data_02" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer" port="data_02"/><dst block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator" port="data_02"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer_data_10_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator_data_10" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer" port="data_10"/><dst block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator" port="data_10"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer_data_11_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator_data_11" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer" port="data_11"/><dst block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator" port="data_11"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer_data_12_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator_data_12" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer" port="data_12"/><dst block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator" port="data_12"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer_data_20_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator_data_20" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer" port="data_20"/><dst block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator" port="data_20"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer_data_21_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator_data_21" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer" port="data_21"/><dst block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator" port="data_21"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer_data_22_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator_data_22" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer" port="data_22"/><dst block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator" port="data_22"/></signal><signal name="valid_in_output_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator_clken" type="wire"><src block="valid_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator" port="clken"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator_corr_corr_input" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator" port="corr"/><dst block="corr" port="input"/></signal></system></block><block><system fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/MeanI" name="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="pixel_in" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="valid_in" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="mean" index="0" clockdomain="Clock" bwl="8" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="pixel_out" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/MeanI/pixel_in" name="pixel_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/MeanI/valid_in" name="valid_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><system fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/MeanI/line_buffer" name="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="data_in" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="clken" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data_00" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_01" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_02" index="2" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_10" index="3" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_11" index="4" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_12" index="5" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_20" index="6" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_21" index="7" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_22" index="8" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="pixel_out" index="9" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/MeanI/line_buffer/data_in" name="data_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/MeanI/line_buffer/clken" name="clken" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/MeanI/line_buffer/Delay" name="Delay" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/MeanI/line_buffer/Delay1" name="Delay1" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/MeanI/line_buffer/Delay10" name="Delay10" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/MeanI/line_buffer/Delay2" name="Delay2" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/MeanI/line_buffer/Delay3" name="Delay3" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="5"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/MeanI/line_buffer/Delay5" name="Delay5" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/MeanI/line_buffer/Delay6" name="Delay6" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/MeanI/line_buffer/Delay9" name="Delay9" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/MeanI/line_buffer/Memory Delay" name="Memory_Delay" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="8"/><generic name="DELAY" value="642"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/MeanI/line_buffer/Memory Delay1" name="Memory_Delay1" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="8"/><generic name="DELAY" value="642"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/MeanI/line_buffer/data_00" name="data_00" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/MeanI/line_buffer/data_01" name="data_01" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/MeanI/line_buffer/data_02" name="data_02" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/MeanI/line_buffer/data_10" name="data_10" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/MeanI/line_buffer/data_11" name="data_11" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/MeanI/line_buffer/data_12" name="data_12" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/MeanI/line_buffer/data_20" name="data_20" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/MeanI/line_buffer/data_21" name="data_21" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/MeanI/line_buffer/data_22" name="data_22" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/MeanI/line_buffer/pixel_out" name="pixel_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><signal name="Delay_output_Delay1_input" type="wire"><src block="Delay" port="output"/><dst block="Delay1" port="input"/></signal><signal name="Delay1_output_Delay2_input" type="wire"><src block="Delay1" port="output"/><dst block="Delay2" port="input"/></signal><signal name="Delay5_output_Delay6_input" type="wire"><src block="Delay5" port="output"/><dst block="Delay6" port="input"/></signal><signal name="Delay9_output_Delay10_input" type="wire"><src block="Delay9" port="output"/><dst block="Delay10" port="input"/></signal><signal name="clken_output_Delay_ena" type="wire"><src block="clken" port="output"/><dst block="Delay" port="ena"/></signal><signal name="clken_output_Delay1_ena" type="wire"><src block="clken" port="output"/><dst block="Delay1" port="ena"/></signal><signal name="clken_output_Delay9_ena" type="wire"><src block="clken" port="output"/><dst block="Delay9" port="ena"/></signal><signal name="clken_output_Delay10_ena" type="wire"><src block="clken" port="output"/><dst block="Delay10" port="ena"/></signal><signal name="clken_output_Delay2_ena" type="wire"><src block="clken" port="output"/><dst block="Delay2" port="ena"/></signal><signal name="data_in_output_Delay_input" type="wire"><src block="data_in" port="output"/><dst block="Delay" port="input"/></signal><signal name="Delay5_output_Delay3_input" type="wire"><src block="Delay5" port="output"/><dst block="Delay3" port="input"/></signal><signal name="clken_output_Delay3_ena" type="wire"><src block="clken" port="output"/><dst block="Delay3" port="ena"/></signal><signal name="clken_output_Delay5_ena" type="wire"><src block="clken" port="output"/><dst block="Delay5" port="ena"/></signal><signal name="clken_output_Delay6_ena" type="wire"><src block="clken" port="output"/><dst block="Delay6" port="ena"/></signal><signal name="Delay2_output_Memory_Delay_input" type="wire"><src block="Delay2" port="output"/><dst block="Memory_Delay" port="input"/></signal><signal name="clken_output_Memory_Delay_ena" type="wire"><src block="clken" port="output"/><dst block="Memory_Delay" port="ena"/></signal><signal name="Memory_Delay_output_Delay5_input" type="wire"><src block="Memory_Delay" port="output"/><dst block="Delay5" port="input"/></signal><signal name="Delay6_output_Memory_Delay1_input" type="wire"><src block="Delay6" port="output"/><dst block="Memory_Delay1" port="input"/></signal><signal name="clken_output_Memory_Delay1_ena" type="wire"><src block="clken" port="output"/><dst block="Memory_Delay1" port="ena"/></signal><signal name="Memory_Delay1_output_Delay9_input" type="wire"><src block="Memory_Delay1" port="output"/><dst block="Delay9" port="input"/></signal><signal name="Delay_output_data_00_input" type="wire"><src block="Delay" port="output"/><dst block="data_00" port="input"/></signal><signal name="Delay1_output_data_01_input" type="wire"><src block="Delay1" port="output"/><dst block="data_01" port="input"/></signal><signal name="Delay2_output_data_02_input" type="wire"><src block="Delay2" port="output"/><dst block="data_02" port="input"/></signal><signal name="Memory_Delay_output_data_10_input" type="wire"><src block="Memory_Delay" port="output"/><dst block="data_10" port="input"/></signal><signal name="Delay5_output_data_11_input" type="wire"><src block="Delay5" port="output"/><dst block="data_11" port="input"/></signal><signal name="Delay6_output_data_12_input" type="wire"><src block="Delay6" port="output"/><dst block="data_12" port="input"/></signal><signal name="Memory_Delay1_output_data_20_input" type="wire"><src block="Memory_Delay1" port="output"/><dst block="data_20" port="input"/></signal><signal name="Delay9_output_data_21_input" type="wire"><src block="Delay9" port="output"/><dst block="data_21" port="input"/></signal><signal name="Delay10_output_data_22_input" type="wire"><src block="Delay10" port="output"/><dst block="data_22" port="input"/></signal><signal name="Delay3_output_pixel_out_input" type="wire"><src block="Delay3" port="output"/><dst block="pixel_out" port="input"/></signal></system></block><block><system fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/MeanI/multiplier_accumulator" name="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="data_00" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_01" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_02" index="2" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_10" index="3" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_11" index="4" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_12" index="5" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_20" index="6" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_21" index="7" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_22" index="8" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="clken" index="9" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="mean" index="0" clockdomain="Clock" bwl="8" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/MeanI/multiplier_accumulator/data_00" name="data_00" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/MeanI/multiplier_accumulator/data_01" name="data_01" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/MeanI/multiplier_accumulator/data_02" name="data_02" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/MeanI/multiplier_accumulator/data_10" name="data_10" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/MeanI/multiplier_accumulator/data_11" name="data_11" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/MeanI/multiplier_accumulator/data_12" name="data_12" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/MeanI/multiplier_accumulator/data_20" name="data_20" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/MeanI/multiplier_accumulator/data_21" name="data_21" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/MeanI/multiplier_accumulator/data_22" name="data_22" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/MeanI/multiplier_accumulator/clken" name="clken" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/MeanI/multiplier_accumulator/Constant2" name="Constant2" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="width" value="24"/><generic name="BitPattern" value="000111000111000111000111"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/MeanI/multiplier_accumulator/Multiplier2" name="Multiplier2" subtype="com.altera.dspbuilder.blockset.arithmetic.Multiplier" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplier"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="0" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="8" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="bWidth" value="24"/><generic name="aWidth" value="12"/><generic name="Signed" value="0"/><generic name="OutputLsb" value="0"/><generic name="DEDICATED_MULTIPLIER_CIRCUITRY" value="YES"/><generic name="OutputMsb" value="31"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/MeanI/multiplier_accumulator/Parallel Adder Subtractor" name="Parallel_Adder_Subtractor" subtype="com.altera.dspbuilder.blockset.arithmetic.ParallelAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_parallel_adder"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="9" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data2" index="2" clockdomain="Clock" bwl="9" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data3" index="3" clockdomain="Clock" bwl="9" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data4" index="4" clockdomain="Clock" bwl="9" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data5" index="5" clockdomain="Clock" bwl="9" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data6" index="6" clockdomain="Clock" bwl="9" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data7" index="7" clockdomain="Clock" bwl="9" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data8" index="8" clockdomain="Clock" bwl="9" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="9" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="MaskValue" value="1"/><generic name="dataWidth" value="9"/><generic name="direction" value="+"/><generic name="number_inputs" value="9"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/MeanI/multiplier_accumulator/mean" name="mean" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="32"/></libraryBlock></block><signal name="Parallel_Adder_Subtractor_result_Multiplier2_dataa" type="wire"><src block="Parallel_Adder_Subtractor" port="result"/><dst block="Multiplier2" port="dataa"/></signal><signal name="Constant2_output_Multiplier2_datab" type="wire"><src block="Constant2" port="output"/><dst block="Multiplier2" port="datab"/></signal><signal name="clken_output_Multiplier2_ena" type="wire"><src block="clken" port="output"/><dst block="Multiplier2" port="ena"/></signal><signal name="data_00_output_Parallel_Adder_Subtractor_data0" type="wire"><src block="data_00" port="output"/><dst block="Parallel_Adder_Subtractor" port="data0"/></signal><signal name="data_01_output_Parallel_Adder_Subtractor_data1" type="wire"><src block="data_01" port="output"/><dst block="Parallel_Adder_Subtractor" port="data1"/></signal><signal name="data_02_output_Parallel_Adder_Subtractor_data2" type="wire"><src block="data_02" port="output"/><dst block="Parallel_Adder_Subtractor" port="data2"/></signal><signal name="data_10_output_Parallel_Adder_Subtractor_data3" type="wire"><src block="data_10" port="output"/><dst block="Parallel_Adder_Subtractor" port="data3"/></signal><signal name="data_11_output_Parallel_Adder_Subtractor_data4" type="wire"><src block="data_11" port="output"/><dst block="Parallel_Adder_Subtractor" port="data4"/></signal><signal name="data_12_output_Parallel_Adder_Subtractor_data5" type="wire"><src block="data_12" port="output"/><dst block="Parallel_Adder_Subtractor" port="data5"/></signal><signal name="data_20_output_Parallel_Adder_Subtractor_data6" type="wire"><src block="data_20" port="output"/><dst block="Parallel_Adder_Subtractor" port="data6"/></signal><signal name="data_21_output_Parallel_Adder_Subtractor_data7" type="wire"><src block="data_21" port="output"/><dst block="Parallel_Adder_Subtractor" port="data7"/></signal><signal name="data_22_output_Parallel_Adder_Subtractor_data8" type="wire"><src block="data_22" port="output"/><dst block="Parallel_Adder_Subtractor" port="data8"/></signal><signal name="clken_output_Parallel_Adder_Subtractor_ena" type="wire"><src block="clken" port="output"/><dst block="Parallel_Adder_Subtractor" port="ena"/></signal><signal name="Multiplier2_result_mean_input" type="wire"><src block="Multiplier2" port="result"/><dst block="mean" port="input"/></signal></system></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/MeanI/mean" name="mean" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="32"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/MeanI/pixel_out" name="pixel_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><signal name="pixel_in_output_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer_data_in" type="wire"><src block="pixel_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer" port="data_in"/></signal><signal name="valid_in_output_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer_clken" type="wire"><src block="valid_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer" port="clken"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer_data_00_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator_data_00" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer" port="data_00"/><dst block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator" port="data_00"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer_data_01_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator_data_01" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer" port="data_01"/><dst block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator" port="data_01"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer_data_02_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator_data_02" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer" port="data_02"/><dst block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator" port="data_02"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer_data_10_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator_data_10" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer" port="data_10"/><dst block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator" port="data_10"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer_data_11_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator_data_11" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer" port="data_11"/><dst block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator" port="data_11"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer_data_12_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator_data_12" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer" port="data_12"/><dst block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator" port="data_12"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer_data_20_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator_data_20" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer" port="data_20"/><dst block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator" port="data_20"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer_data_21_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator_data_21" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer" port="data_21"/><dst block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator" port="data_21"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer_data_22_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator_data_22" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer" port="data_22"/><dst block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator" port="data_22"/></signal><signal name="valid_in_output_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator_clken" type="wire"><src block="valid_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator" port="clken"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator_mean_mean_input" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator" port="mean"/><dst block="mean" port="input"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer_pixel_out_pixel_out_input" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer" port="pixel_out"/><dst block="pixel_out" port="input"/></signal></system></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/Memory Delay" name="Memory_Delay" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="32"/><generic name="DELAY" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/Memory Delay1" name="Memory_Delay1" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="8"/><generic name="DELAY" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/Multiplier1" name="Multiplier1" subtype="com.altera.dspbuilder.blockset.arithmetic.Multiplier" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplier"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="8" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="8" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="16" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="bWidth" value="32"/><generic name="aWidth" value="32"/><generic name="Signed" value="0"/><generic name="OutputLsb" value="24"/><generic name="DEDICATED_MULTIPLIER_CIRCUITRY" value="YES"/><generic name="OutputMsb" value="63"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/Multiplier2" name="Multiplier2" subtype="com.altera.dspbuilder.blockset.arithmetic.Multiplier" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplier"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="bWidth" value="8"/><generic name="aWidth" value="8"/><generic name="Signed" value="0"/><generic name="OutputLsb" value="0"/><generic name="DEDICATED_MULTIPLIER_CIRCUITRY" value="YES"/><generic name="OutputMsb" value="15"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/Pipelined Adder" name="Pipelined_Adder" subtype="com.altera.dspbuilder.blockset.arithmetic.PipelinedAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_pipelined_adder"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="16" bwr="24" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="16" bwr="24" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="16" bwr="24" dataType="frac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="use_carry_out_port" value="0"/><generic name="use_carry_port" value="0"/><generic name="Signed" value="1"/><generic name="or_aclr_inputs" value="1"/><generic name="width" value="40"/><generic name="ndirection" value="0"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/pixel_out" name="pixel_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/varI" name="varI" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="24" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="24" dataType="frac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="40"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Cal_MeanI_VarI/meanI" name="meanI" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="32"/></libraryBlock></block><signal name="valid_in_output_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_valid_in" type="wire"><src block="valid_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI" port="valid_in"/></signal><signal name="pixel_in_output_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_pixel_in" type="wire"><src block="pixel_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI" port="pixel_in"/></signal><signal name="valid_in_output_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_valid_in" type="wire"><src block="valid_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI" port="valid_in"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_mean_Memory_Delay_input" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI" port="mean"/><dst block="Memory_Delay" port="input"/></signal><signal name="valid_in_output_Memory_Delay_ena" type="wire"><src block="valid_in" port="output"/><dst block="Memory_Delay" port="ena"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_pixel_out_Memory_Delay1_input" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI" port="pixel_out"/><dst block="Memory_Delay1" port="input"/></signal><signal name="valid_in_output_Memory_Delay1_ena" type="wire"><src block="valid_in" port="output"/><dst block="Memory_Delay1" port="ena"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_mean_Multiplier1_dataa" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI" port="mean"/><dst block="Multiplier1" port="dataa"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_mean_Multiplier1_datab" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI" port="mean"/><dst block="Multiplier1" port="datab"/></signal><signal name="valid_in_output_Multiplier1_ena" type="wire"><src block="valid_in" port="output"/><dst block="Multiplier1" port="ena"/></signal><signal name="pixel_in_output_Multiplier2_dataa" type="wire"><src block="pixel_in" port="output"/><dst block="Multiplier2" port="dataa"/></signal><signal name="pixel_in_output_Multiplier2_datab" type="wire"><src block="pixel_in" port="output"/><dst block="Multiplier2" port="datab"/></signal><signal name="valid_in_output_Multiplier2_ena" type="wire"><src block="valid_in" port="output"/><dst block="Multiplier2" port="ena"/></signal><signal name="Multiplier2_result_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_pixel_in" type="wire"><src block="Multiplier2" port="result"/><dst block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI" port="pixel_in"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_corr_Pipelined_Adder_dataa" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI" port="corr"/><dst block="Pipelined_Adder" port="dataa"/></signal><signal name="Multiplier1_result_Pipelined_Adder_datab" type="wire"><src block="Multiplier1" port="result"/><dst block="Pipelined_Adder" port="datab"/></signal><signal name="valid_in_output_Pipelined_Adder_ena" type="wire"><src block="valid_in" port="output"/><dst block="Pipelined_Adder" port="ena"/></signal><signal name="Memory_Delay1_output_pixel_out_input" type="wire"><src block="Memory_Delay1" port="output"/><dst block="pixel_out" port="input"/></signal><signal name="Pipelined_Adder_result_varI_input" type="wire"><src block="Pipelined_Adder" port="result"/><dst block="varI" port="input"/></signal><signal name="Memory_Delay_output_meanI_input" type="wire"><src block="Memory_Delay" port="output"/><dst block="meanI" port="input"/></signal></system></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Comparator" name="Comparator" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="25" bwr="16" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="25" bwr="16" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altaeb"/><generic name="lpm_width" value="41"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Constant" name="Constant_1" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="width" value="24"/><generic name="BitPattern" value="000110011001100110011001"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Constant1" name="Constant1" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="width" value="32"/><generic name="BitPattern" value="00000000000000000000000000000000"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Constant4" name="Constant4" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000000000000"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Constant6" name="Constant6" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="8"/><generic name="BitPattern" value="00000000"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Constant7" name="Constant7" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000000000000"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Divider" name="Divider" subtype="com.altera.dspbuilder.blockset.altlab.HDLImport" synthesizable="true" type="LibraryBlock" entityName="div_import"><connectionPoint name="ena" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="z" index="1" clockdomain="Clock" bwl="48" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="d" index="2" clockdomain="Clock" bwl="24" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="q" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Memory Delay1" name="Memory_Delay1" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="24" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="24" dataType="frac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="40"/><generic name="DELAY" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Memory Delay2" name="Memory_Delay2" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="24"/><generic name="DELAY" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Memory Delay3" name="Memory_Delay3" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="16"/><generic name="DELAY" value="27"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Memory Delay4" name="Memory_Delay4" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="16"/><generic name="DELAY" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Memory Delay5" name="Memory_Delay5" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="16"/><generic name="DELAY" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Memory Delay6" name="Memory_Delay6" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="8"/><generic name="DELAY" value="29"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Memory Delay7" name="Memory_Delay7" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="24"/><generic name="DELAY" value="25"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Memory Delay9" name="Memory_Delay9" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="35"/><generic name="DELAY" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Multiplexer" name="Multiplexer" subtype="com.altera.dspbuilder.blockset.gatecontrol.Multiplexer" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplexer"><connectionPoint name="sel" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="in0" index="1" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="in1" index="2" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="pipeline" value="0"/><generic name="use_one_hot_select_bus" value="0"/><generic name="width" value="16"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Multiplier" name="Multiplier" subtype="com.altera.dspbuilder.blockset.arithmetic.Multiplier" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplier"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="0" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="bWidth" value="8"/><generic name="aWidth" value="16"/><generic name="Signed" value="0"/><generic name="OutputLsb" value="8"/><generic name="DEDICATED_MULTIPLIER_CIRCUITRY" value="YES"/><generic name="OutputMsb" value="23"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Multiplier1" name="Multiplier1" subtype="com.altera.dspbuilder.blockset.arithmetic.Multiplier" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplier"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="0" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="11" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="bWidth" value="24"/><generic name="aWidth" value="35"/><generic name="Signed" value="0"/><generic name="OutputLsb" value="24"/><generic name="DEDICATED_MULTIPLIER_CIRCUITRY" value="YES"/><generic name="OutputMsb" value="58"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Pipelined Adder" name="Pipelined_Adder" subtype="com.altera.dspbuilder.blockset.arithmetic.PipelinedAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_pipelined_adder"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="16" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="16" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="16" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="use_carry_out_port" value="0"/><generic name="use_carry_port" value="0"/><generic name="Signed" value="0"/><generic name="or_aclr_inputs" value="1"/><generic name="width" value="40"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/Pipelined Adder1" name="Pipelined_Adder1" subtype="com.altera.dspbuilder.blockset.arithmetic.PipelinedAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_pipelined_adder"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="use_carry_out_port" value="0"/><generic name="use_carry_port" value="0"/><generic name="Signed" value="0"/><generic name="or_aclr_inputs" value="1"/><generic name="width" value="16"/><generic name="ndirection" value="0"/></libraryBlock></block><block><system fullName="localedgepreserve/Fusion/Cal_A_B_2/generate_signals" name="localedgepreserve_Fusion_Cal_A_B_2_generate_signals" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="valid_in" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="eof_in" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="valid_out" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="eof_out" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/generate_signals/valid_in" name="valid_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/generate_signals/eof_in" name="eof_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/generate_signals/Comparator" name="Comparator" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altaeb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/generate_signals/Comparator1" name="Comparator1" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altagb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/generate_signals/Comparator2" name="Comparator2" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altagb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/generate_signals/Comparator3" name="Comparator3" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altalb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/generate_signals/Comparator4" name="Comparator4" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altagb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/generate_signals/Comparator5" name="Comparator5" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="7" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="7" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altagb"/><generic name="lpm_width" value="7"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/generate_signals/Comparator6" name="Comparator6" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="7" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="7" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altaeb"/><generic name="lpm_width" value="7"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/generate_signals/Constant1" name="Constant1" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="1010000011"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/generate_signals/Constant2" name="Constant2" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000100110"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/generate_signals/Constant3" name="Constant3" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000001"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/generate_signals/Constant4" name="Constant4" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000100101"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/generate_signals/Constant5" name="Constant5" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000010"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/generate_signals/Constant7" name="Constant7" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="6" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="6"/><generic name="BitPattern" value="000000"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/generate_signals/Constant8" name="Constant8" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="6" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="6"/><generic name="BitPattern" value="100101"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/generate_signals/Counter" name="Counter" subtype="com.altera.dspbuilder.blockset.arithmetic.Counter" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_counter"><connectionPoint name="sset" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="cnt_ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="q" index="0" clockdomain="Clock" bwl="6" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="use_ena" value="0"/><generic name="svalue" value="1"/><generic name="use_sset" value="1"/><generic name="use_sload" value="0"/><generic name="width" value="6"/><generic name="use_cnt_ena" value="1"/><generic name="modulus" value="38"/><generic name="use_sclr" value="0"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/generate_signals/Logical Bit Operator" name="Logical_Bit_Operator" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/generate_signals/Logical Bit Operator1" name="Logical_Bit_Operator1" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/generate_signals/Logical Bit Operator2" name="Logical_Bit_Operator2" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data2" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltOR"/><generic name="number_inputs" value="3"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/generate_signals/Logical Bit Operator3" name="Logical_Bit_Operator3" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/generate_signals/Logical Bit Operator5" name="Logical_Bit_Operator5" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/generate_signals/Logical Bit Operator6" name="Logical_Bit_Operator6" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/generate_signals/Logical Bit Operator8" name="Logical_Bit_Operator8" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/generate_signals/counter_col" name="counter_col" subtype="com.altera.dspbuilder.blockset.arithmetic.Counter" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_counter"><connectionPoint name="cnt_ena" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="sclr" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="q" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="use_ena" value="0"/><generic name="svalue" value="1"/><generic name="use_sset" value="0"/><generic name="use_sload" value="0"/><generic name="width" value="10"/><generic name="use_cnt_ena" value="1"/><generic name="modulus" value="644"/><generic name="use_sclr" value="1"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/generate_signals/counter_row" name="counter_row" subtype="com.altera.dspbuilder.blockset.arithmetic.Counter" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_counter"><connectionPoint name="cnt_ena" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="sclr" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="q" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="use_ena" value="0"/><generic name="svalue" value="0"/><generic name="use_sset" value="0"/><generic name="use_sload" value="0"/><generic name="width" value="10"/><generic name="use_cnt_ena" value="1"/><generic name="modulus" value="484"/><generic name="use_sclr" value="1"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/generate_signals/valid_out" name="valid_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/generate_signals/eof_out" name="eof_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><signal name="Constant1_output_Comparator_datab" type="wire"><src block="Constant1" port="output"/><dst block="Comparator" port="datab"/></signal><signal name="Constant2_output_Comparator1_datab" type="wire"><src block="Constant2" port="output"/><dst block="Comparator1" port="datab"/></signal><signal name="Constant3_output_Comparator2_datab" type="wire"><src block="Constant3" port="output"/><dst block="Comparator2" port="datab"/></signal><signal name="Constant4_output_Comparator3_datab" type="wire"><src block="Constant4" port="output"/><dst block="Comparator3" port="datab"/></signal><signal name="Constant5_output_Comparator4_datab" type="wire"><src block="Constant5" port="output"/><dst block="Comparator4" port="datab"/></signal><signal name="Constant7_output_Comparator5_datab" type="wire"><src block="Constant7" port="output"/><dst block="Comparator5" port="datab"/></signal><signal name="Constant8_output_Comparator6_datab" type="wire"><src block="Constant8" port="output"/><dst block="Comparator6" port="datab"/></signal><signal name="counter_col_q_Comparator_dataa" type="wire"><src block="counter_col" port="q"/><dst block="Comparator" port="dataa"/></signal><signal name="Counter_q_Comparator5_dataa" type="wire"><src block="Counter" port="q"/><dst block="Comparator5" port="dataa"/></signal><signal name="counter_col_q_Comparator3_dataa" type="wire"><src block="counter_col" port="q"/><dst block="Comparator3" port="dataa"/></signal><signal name="counter_col_q_Comparator1_dataa" type="wire"><src block="counter_col" port="q"/><dst block="Comparator1" port="dataa"/></signal><signal name="counter_row_q_Comparator4_dataa" type="wire"><src block="counter_row" port="q"/><dst block="Comparator4" port="dataa"/></signal><signal name="counter_row_q_Comparator2_dataa" type="wire"><src block="counter_row" port="q"/><dst block="Comparator2" port="dataa"/></signal><signal name="Counter_q_Comparator6_dataa" type="wire"><src block="Counter" port="q"/><dst block="Comparator6" port="dataa"/></signal><signal name="eof_in_output_Counter_sset" type="wire"><src block="eof_in" port="output"/><dst block="Counter" port="sset"/></signal><signal name="Comparator3_result_Logical_Bit_Operator_data0" type="wire"><src block="Comparator3" port="result"/><dst block="Logical_Bit_Operator" port="data0"/></signal><signal name="Comparator4_result_Logical_Bit_Operator_data1" type="wire"><src block="Comparator4" port="result"/><dst block="Logical_Bit_Operator" port="data1"/></signal><signal name="Comparator1_result_Logical_Bit_Operator1_data0" type="wire"><src block="Comparator1" port="result"/><dst block="Logical_Bit_Operator1" port="data0"/></signal><signal name="Comparator2_result_Logical_Bit_Operator1_data1" type="wire"><src block="Comparator2" port="result"/><dst block="Logical_Bit_Operator1" port="data1"/></signal><signal name="Logical_Bit_Operator_result_Logical_Bit_Operator2_data0" type="wire"><src block="Logical_Bit_Operator" port="result"/><dst block="Logical_Bit_Operator2" port="data0"/></signal><signal name="Logical_Bit_Operator1_result_Logical_Bit_Operator2_data1" type="wire"><src block="Logical_Bit_Operator1" port="result"/><dst block="Logical_Bit_Operator2" port="data1"/></signal><signal name="Comparator5_result_Logical_Bit_Operator2_data2" type="wire"><src block="Comparator5" port="result"/><dst block="Logical_Bit_Operator2" port="data2"/></signal><signal name="valid_in_output_Logical_Bit_Operator3_data0" type="wire"><src block="valid_in" port="output"/><dst block="Logical_Bit_Operator3" port="data0"/></signal><signal name="Comparator6_result_Logical_Bit_Operator3_data1" type="wire"><src block="Comparator6" port="result"/><dst block="Logical_Bit_Operator3" port="data1"/></signal><signal name="valid_in_output_Logical_Bit_Operator5_data0" type="wire"><src block="valid_in" port="output"/><dst block="Logical_Bit_Operator5" port="data0"/></signal><signal name="Logical_Bit_Operator2_result_Logical_Bit_Operator5_data1" type="wire"><src block="Logical_Bit_Operator2" port="result"/><dst block="Logical_Bit_Operator5" port="data1"/></signal><signal name="valid_in_output_Logical_Bit_Operator6_data0" type="wire"><src block="valid_in" port="output"/><dst block="Logical_Bit_Operator6" port="data0"/></signal><signal name="Comparator_result_Logical_Bit_Operator6_data1" type="wire"><src block="Comparator" port="result"/><dst block="Logical_Bit_Operator6" port="data1"/></signal><signal name="valid_in_output_Logical_Bit_Operator8_data0" type="wire"><src block="valid_in" port="output"/><dst block="Logical_Bit_Operator8" port="data0"/></signal><signal name="Comparator5_result_Logical_Bit_Operator8_data1" type="wire"><src block="Comparator5" port="result"/><dst block="Logical_Bit_Operator8" port="data1"/></signal><signal name="Logical_Bit_Operator8_result_Counter_cnt_ena" type="wire"><src block="Logical_Bit_Operator8" port="result"/><dst block="Counter" port="cnt_ena"/></signal><signal name="valid_in_output_counter_col_cnt_ena" type="wire"><src block="valid_in" port="output"/><dst block="counter_col" port="cnt_ena"/></signal><signal name="eof_in_output_counter_col_sclr" type="wire"><src block="eof_in" port="output"/><dst block="counter_col" port="sclr"/></signal><signal name="Logical_Bit_Operator6_result_counter_row_cnt_ena" type="wire"><src block="Logical_Bit_Operator6" port="result"/><dst block="counter_row" port="cnt_ena"/></signal><signal name="eof_in_output_counter_row_sclr" type="wire"><src block="eof_in" port="output"/><dst block="counter_row" port="sclr"/></signal><signal name="Logical_Bit_Operator5_result_valid_out_input" type="wire"><src block="Logical_Bit_Operator5" port="result"/><dst block="valid_out" port="input"/></signal><signal name="Logical_Bit_Operator3_result_eof_out_input" type="wire"><src block="Logical_Bit_Operator3" port="result"/><dst block="eof_out" port="input"/></signal></system></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/pixel_out" name="pixel_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/a_out" name="a_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/b_out" name="b_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/valid_out" name="valid_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_A_B_2/eof_out" name="eof_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><signal name="Bus_Concatenation2_output_Bus_Concatenation3_b" type="wire"><src block="Bus_Concatenation2" port="output"/><dst block="Bus_Concatenation3" port="b"/></signal><signal name="Bus_Conversion2_output_Binary_Point_Casting3_input" type="wire"><src block="Bus_Conversion2" port="output"/><dst block="Binary_Point_Casting3" port="input"/></signal><signal name="Bus_Conversion3_output_Binary_Point_Casting2_input" type="wire"><src block="Bus_Conversion3" port="output"/><dst block="Binary_Point_Casting2" port="input"/></signal><signal name="Binary_Point_Casting1_output_Bus_Conversion4_input" type="wire"><src block="Binary_Point_Casting1" port="output"/><dst block="Bus_Conversion4" port="input"/></signal><signal name="Constant1_output_Comparator_datab" type="wire"><src block="Constant1" port="output"/><dst block="Comparator" port="datab"/></signal><signal name="Constant6_output_Bus_Concatenation2_b" type="wire"><src block="Constant6" port="output"/><dst block="Bus_Concatenation2" port="b"/></signal><signal name="Constant7_output_Bus_Concatenation3_a" type="wire"><src block="Constant7" port="output"/><dst block="Bus_Concatenation3" port="a"/></signal><signal name="Bus_Concatenation3_output_Divider_z" type="wire"><src block="Bus_Concatenation3" port="output"/><dst block="Divider" port="z"/></signal><signal name="Binary_Point_Casting2_output_Divider_d" type="wire"><src block="Binary_Point_Casting2" port="output"/><dst block="Divider" port="d"/></signal><signal name="Divider_q_Binary_Point_Casting1_input" type="wire"><src block="Divider" port="q"/><dst block="Binary_Point_Casting1" port="input"/></signal><signal name="grad_in_output_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_pixel_in" type="wire"><src block="grad_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG" port="pixel_in"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_meanI_Bus_Conversion5_input" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI" port="meanI"/><dst block="Bus_Conversion5" port="input"/></signal><signal name="valid_in_output_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_valid_in" type="wire"><src block="valid_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG" port="valid_in"/></signal><signal name="valid_in_output_Divider_ena" type="wire"><src block="valid_in" port="output"/><dst block="Divider" port="ena"/></signal><signal name="pixel_in_output_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_pixel_in" type="wire"><src block="pixel_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI" port="pixel_in"/></signal><signal name="valid_in_output_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_valid_in" type="wire"><src block="valid_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI" port="valid_in"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_varI_Memory_Delay1_input" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI" port="varI"/><dst block="Memory_Delay1" port="input"/></signal><signal name="valid_in_output_Memory_Delay1_ena" type="wire"><src block="valid_in" port="output"/><dst block="Memory_Delay1" port="ena"/></signal><signal name="Memory_Delay1_output_Bus_Conversion2_input" type="wire"><src block="Memory_Delay1" port="output"/><dst block="Bus_Conversion2" port="input"/></signal><signal name="Binary_Point_Casting3_output_Memory_Delay2_input" type="wire"><src block="Binary_Point_Casting3" port="output"/><dst block="Memory_Delay2" port="input"/></signal><signal name="valid_in_output_Memory_Delay2_ena" type="wire"><src block="valid_in" port="output"/><dst block="Memory_Delay2" port="ena"/></signal><signal name="Memory_Delay2_output_Bus_Concatenation2_a" type="wire"><src block="Memory_Delay2" port="output"/><dst block="Bus_Concatenation2" port="a"/></signal><signal name="Bus_Conversion5_output_Memory_Delay3_input" type="wire"><src block="Bus_Conversion5" port="output"/><dst block="Memory_Delay3" port="input"/></signal><signal name="valid_in_output_Memory_Delay3_ena" type="wire"><src block="valid_in" port="output"/><dst block="Memory_Delay3" port="ena"/></signal><signal name="Multiplexer_result_Memory_Delay4_input" type="wire"><src block="Multiplexer" port="result"/><dst block="Memory_Delay4" port="input"/></signal><signal name="valid_in_output_Memory_Delay4_ena" type="wire"><src block="valid_in" port="output"/><dst block="Memory_Delay4" port="ena"/></signal><signal name="Memory_Delay3_output_Memory_Delay5_input" type="wire"><src block="Memory_Delay3" port="output"/><dst block="Memory_Delay5" port="input"/></signal><signal name="valid_in_output_Memory_Delay5_ena" type="wire"><src block="valid_in" port="output"/><dst block="Memory_Delay5" port="ena"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_pixel_out_Memory_Delay6_input" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI" port="pixel_out"/><dst block="Memory_Delay6" port="input"/></signal><signal name="valid_in_output_Memory_Delay6_ena" type="wire"><src block="valid_in" port="output"/><dst block="Memory_Delay6" port="ena"/></signal><signal name="Memory_Delay2_output_Memory_Delay7_input" type="wire"><src block="Memory_Delay2" port="output"/><dst block="Memory_Delay7" port="input"/></signal><signal name="valid_in_output_Memory_Delay7_ena" type="wire"><src block="valid_in" port="output"/><dst block="Memory_Delay7" port="ena"/></signal><signal name="Memory_Delay7_output_Comparator_dataa" type="wire"><src block="Memory_Delay7" port="output"/><dst block="Comparator" port="dataa"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_meanG_Memory_Delay9_input" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG" port="meanG"/><dst block="Memory_Delay9" port="input"/></signal><signal name="valid_in_output_Memory_Delay9_ena" type="wire"><src block="valid_in" port="output"/><dst block="Memory_Delay9" port="ena"/></signal><signal name="Comparator_result_Multiplexer_sel" type="wire"><src block="Comparator" port="result"/><dst block="Multiplexer" port="sel"/></signal><signal name="Bus_Conversion4_output_Multiplexer_in0" type="wire"><src block="Bus_Conversion4" port="output"/><dst block="Multiplexer" port="in0"/></signal><signal name="Constant4_output_Multiplexer_in1" type="wire"><src block="Constant4" port="output"/><dst block="Multiplexer" port="in1"/></signal><signal name="Memory_Delay3_output_Multiplier_dataa" type="wire"><src block="Memory_Delay3" port="output"/><dst block="Multiplier" port="dataa"/></signal><signal name="Multiplexer_result_Multiplier_datab" type="wire"><src block="Multiplexer" port="result"/><dst block="Multiplier" port="datab"/></signal><signal name="valid_in_output_Multiplier_ena" type="wire"><src block="valid_in" port="output"/><dst block="Multiplier" port="ena"/></signal><signal name="Memory_Delay9_output_Multiplier1_dataa" type="wire"><src block="Memory_Delay9" port="output"/><dst block="Multiplier1" port="dataa"/></signal><signal name="Constant_1_output_Multiplier1_datab" type="wire"><src block="Constant_1" port="output"/><dst block="Multiplier1" port="datab"/></signal><signal name="valid_in_output_Multiplier1_ena" type="wire"><src block="valid_in" port="output"/><dst block="Multiplier1" port="ena"/></signal><signal name="Memory_Delay1_output_Pipelined_Adder_dataa" type="wire"><src block="Memory_Delay1" port="output"/><dst block="Pipelined_Adder" port="dataa"/></signal><signal name="Multiplier1_result_Pipelined_Adder_datab" type="wire"><src block="Multiplier1" port="result"/><dst block="Pipelined_Adder" port="datab"/></signal><signal name="valid_in_output_Pipelined_Adder_ena" type="wire"><src block="valid_in" port="output"/><dst block="Pipelined_Adder" port="ena"/></signal><signal name="Pipelined_Adder_result_Bus_Conversion3_input" type="wire"><src block="Pipelined_Adder" port="result"/><dst block="Bus_Conversion3" port="input"/></signal><signal name="Memory_Delay5_output_Pipelined_Adder1_dataa" type="wire"><src block="Memory_Delay5" port="output"/><dst block="Pipelined_Adder1" port="dataa"/></signal><signal name="Multiplier_result_Pipelined_Adder1_datab" type="wire"><src block="Multiplier" port="result"/><dst block="Pipelined_Adder1" port="datab"/></signal><signal name="valid_in_output_Pipelined_Adder1_ena" type="wire"><src block="valid_in" port="output"/><dst block="Pipelined_Adder1" port="ena"/></signal><signal name="valid_in_output_localedgepreserve_Fusion_Cal_A_B_2_generate_signals_valid_in" type="wire"><src block="valid_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_A_B_2_generate_signals" port="valid_in"/></signal><signal name="eof_in_output_localedgepreserve_Fusion_Cal_A_B_2_generate_signals_eof_in" type="wire"><src block="eof_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_A_B_2_generate_signals" port="eof_in"/></signal><signal name="Memory_Delay6_output_pixel_out_input" type="wire"><src block="Memory_Delay6" port="output"/><dst block="pixel_out" port="input"/></signal><signal name="Memory_Delay4_output_a_out_input" type="wire"><src block="Memory_Delay4" port="output"/><dst block="a_out" port="input"/></signal><signal name="Pipelined_Adder1_result_b_out_input" type="wire"><src block="Pipelined_Adder1" port="result"/><dst block="b_out" port="input"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_generate_signals_valid_out_valid_out_input" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2_generate_signals" port="valid_out"/><dst block="valid_out" port="input"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_generate_signals_eof_out_eof_out_input" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2_generate_signals" port="eof_out"/><dst block="eof_out" port="input"/></signal></system></block><block><system fullName="localedgepreserve/Fusion/Cal_Image_Out_1" name="localedgepreserve_Fusion_Cal_Image_Out_1" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="pixel_in" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="a_in" index="1" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="b_in" index="2" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="valid_in" index="3" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="p_vis" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/pixel_in" name="pixel_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/a_in" name="a_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/b_in" name="b_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/valid_in" name="valid_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/Delay" name="Delay" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000100000000"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><system fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanA" name="localedgepreserve_Fusion_Cal_Image_Out_1_MeanA" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="a_in" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="valid_in" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="a_out" index="0" clockdomain="Clock" bwl="0" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanA/a_in" name="a_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanA/valid_in" name="valid_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><system fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanA/line_buffer" name="localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="data_in" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="clken" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data_00" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_01" index="1" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_02" index="2" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_10" index="3" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_11" index="4" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_12" index="5" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_20" index="6" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_21" index="7" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_22" index="8" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanA/line_buffer/data_in" name="data_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanA/line_buffer/clken" name="clken" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanA/line_buffer/Delay" name="Delay" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000000000000"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanA/line_buffer/Delay1" name="Delay1" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000000000000"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanA/line_buffer/Delay10" name="Delay10" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000000000000"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanA/line_buffer/Delay2" name="Delay2" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000000000000"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanA/line_buffer/Delay5" name="Delay5" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000000000000"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanA/line_buffer/Delay6" name="Delay6" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000000000000"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanA/line_buffer/Delay9" name="Delay9" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000000000000"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanA/line_buffer/Memory Delay" name="Memory_Delay" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="16"/><generic name="DELAY" value="640"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanA/line_buffer/Memory Delay1" name="Memory_Delay1" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="16"/><generic name="DELAY" value="640"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanA/line_buffer/data_00" name="data_00" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanA/line_buffer/data_01" name="data_01" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanA/line_buffer/data_02" name="data_02" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanA/line_buffer/data_10" name="data_10" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanA/line_buffer/data_11" name="data_11" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanA/line_buffer/data_12" name="data_12" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanA/line_buffer/data_20" name="data_20" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanA/line_buffer/data_21" name="data_21" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanA/line_buffer/data_22" name="data_22" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><signal name="Delay_output_Delay1_input" type="wire"><src block="Delay" port="output"/><dst block="Delay1" port="input"/></signal><signal name="Delay1_output_Delay2_input" type="wire"><src block="Delay1" port="output"/><dst block="Delay2" port="input"/></signal><signal name="Delay5_output_Delay6_input" type="wire"><src block="Delay5" port="output"/><dst block="Delay6" port="input"/></signal><signal name="Delay9_output_Delay10_input" type="wire"><src block="Delay9" port="output"/><dst block="Delay10" port="input"/></signal><signal name="clken_output_Delay_ena" type="wire"><src block="clken" port="output"/><dst block="Delay" port="ena"/></signal><signal name="clken_output_Delay1_ena" type="wire"><src block="clken" port="output"/><dst block="Delay1" port="ena"/></signal><signal name="clken_output_Delay9_ena" type="wire"><src block="clken" port="output"/><dst block="Delay9" port="ena"/></signal><signal name="clken_output_Delay10_ena" type="wire"><src block="clken" port="output"/><dst block="Delay10" port="ena"/></signal><signal name="clken_output_Delay2_ena" type="wire"><src block="clken" port="output"/><dst block="Delay2" port="ena"/></signal><signal name="data_in_output_Delay_input" type="wire"><src block="data_in" port="output"/><dst block="Delay" port="input"/></signal><signal name="clken_output_Delay5_ena" type="wire"><src block="clken" port="output"/><dst block="Delay5" port="ena"/></signal><signal name="clken_output_Delay6_ena" type="wire"><src block="clken" port="output"/><dst block="Delay6" port="ena"/></signal><signal name="Delay2_output_Memory_Delay_input" type="wire"><src block="Delay2" port="output"/><dst block="Memory_Delay" port="input"/></signal><signal name="clken_output_Memory_Delay_ena" type="wire"><src block="clken" port="output"/><dst block="Memory_Delay" port="ena"/></signal><signal name="Memory_Delay_output_Delay5_input" type="wire"><src block="Memory_Delay" port="output"/><dst block="Delay5" port="input"/></signal><signal name="Delay6_output_Memory_Delay1_input" type="wire"><src block="Delay6" port="output"/><dst block="Memory_Delay1" port="input"/></signal><signal name="clken_output_Memory_Delay1_ena" type="wire"><src block="clken" port="output"/><dst block="Memory_Delay1" port="ena"/></signal><signal name="Memory_Delay1_output_Delay9_input" type="wire"><src block="Memory_Delay1" port="output"/><dst block="Delay9" port="input"/></signal><signal name="Delay_output_data_00_input" type="wire"><src block="Delay" port="output"/><dst block="data_00" port="input"/></signal><signal name="Delay1_output_data_01_input" type="wire"><src block="Delay1" port="output"/><dst block="data_01" port="input"/></signal><signal name="Delay2_output_data_02_input" type="wire"><src block="Delay2" port="output"/><dst block="data_02" port="input"/></signal><signal name="Memory_Delay_output_data_10_input" type="wire"><src block="Memory_Delay" port="output"/><dst block="data_10" port="input"/></signal><signal name="Delay5_output_data_11_input" type="wire"><src block="Delay5" port="output"/><dst block="data_11" port="input"/></signal><signal name="Delay6_output_data_12_input" type="wire"><src block="Delay6" port="output"/><dst block="data_12" port="input"/></signal><signal name="Memory_Delay1_output_data_20_input" type="wire"><src block="Memory_Delay1" port="output"/><dst block="data_20" port="input"/></signal><signal name="Delay9_output_data_21_input" type="wire"><src block="Delay9" port="output"/><dst block="data_21" port="input"/></signal><signal name="Delay10_output_data_22_input" type="wire"><src block="Delay10" port="output"/><dst block="data_22" port="input"/></signal></system></block><block><system fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanA/multiplier_accumulator" name="localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="data_00" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_01" index="1" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_02" index="2" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_10" index="3" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_11" index="4" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_12" index="5" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_20" index="6" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_21" index="7" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_22" index="8" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="clken" index="9" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="a_out" index="0" clockdomain="Clock" bwl="0" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanA/multiplier_accumulator/data_00" name="data_00" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanA/multiplier_accumulator/data_01" name="data_01" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanA/multiplier_accumulator/data_02" name="data_02" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanA/multiplier_accumulator/data_10" name="data_10" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanA/multiplier_accumulator/data_11" name="data_11" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanA/multiplier_accumulator/data_12" name="data_12" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanA/multiplier_accumulator/data_20" name="data_20" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanA/multiplier_accumulator/data_21" name="data_21" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanA/multiplier_accumulator/data_22" name="data_22" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanA/multiplier_accumulator/clken" name="clken" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanA/multiplier_accumulator/Constant2" name="Constant2" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="width" value="24"/><generic name="BitPattern" value="000111000111000111000111"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanA/multiplier_accumulator/Multiplier2" name="Multiplier2" subtype="com.altera.dspbuilder.blockset.arithmetic.Multiplier" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplier"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="4" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="0" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="0" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="bWidth" value="24"/><generic name="aWidth" value="12"/><generic name="Signed" value="0"/><generic name="OutputLsb" value="24"/><generic name="DEDICATED_MULTIPLIER_CIRCUITRY" value="YES"/><generic name="OutputMsb" value="31"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanA/multiplier_accumulator/Parallel Adder Subtractor" name="Parallel_Adder_Subtractor" subtype="com.altera.dspbuilder.blockset.arithmetic.ParallelAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_parallel_adder"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="16" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="16" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data2" index="2" clockdomain="Clock" bwl="1" bwr="16" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data3" index="3" clockdomain="Clock" bwl="1" bwr="16" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data4" index="4" clockdomain="Clock" bwl="1" bwr="16" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data5" index="5" clockdomain="Clock" bwl="1" bwr="16" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data6" index="6" clockdomain="Clock" bwl="1" bwr="16" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data7" index="7" clockdomain="Clock" bwl="1" bwr="16" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data8" index="8" clockdomain="Clock" bwl="1" bwr="16" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="9" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="5" bwr="16" dataType="frac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="MaskValue" value="1"/><generic name="dataWidth" value="17"/><generic name="direction" value="+"/><generic name="number_inputs" value="9"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanA/multiplier_accumulator/a_out" name="a_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><signal name="Parallel_Adder_Subtractor_result_Multiplier2_dataa" type="wire"><src block="Parallel_Adder_Subtractor" port="result"/><dst block="Multiplier2" port="dataa"/></signal><signal name="Constant2_output_Multiplier2_datab" type="wire"><src block="Constant2" port="output"/><dst block="Multiplier2" port="datab"/></signal><signal name="clken_output_Multiplier2_ena" type="wire"><src block="clken" port="output"/><dst block="Multiplier2" port="ena"/></signal><signal name="data_00_output_Parallel_Adder_Subtractor_data0" type="wire"><src block="data_00" port="output"/><dst block="Parallel_Adder_Subtractor" port="data0"/></signal><signal name="data_01_output_Parallel_Adder_Subtractor_data1" type="wire"><src block="data_01" port="output"/><dst block="Parallel_Adder_Subtractor" port="data1"/></signal><signal name="data_02_output_Parallel_Adder_Subtractor_data2" type="wire"><src block="data_02" port="output"/><dst block="Parallel_Adder_Subtractor" port="data2"/></signal><signal name="data_10_output_Parallel_Adder_Subtractor_data3" type="wire"><src block="data_10" port="output"/><dst block="Parallel_Adder_Subtractor" port="data3"/></signal><signal name="data_11_output_Parallel_Adder_Subtractor_data4" type="wire"><src block="data_11" port="output"/><dst block="Parallel_Adder_Subtractor" port="data4"/></signal><signal name="data_12_output_Parallel_Adder_Subtractor_data5" type="wire"><src block="data_12" port="output"/><dst block="Parallel_Adder_Subtractor" port="data5"/></signal><signal name="data_20_output_Parallel_Adder_Subtractor_data6" type="wire"><src block="data_20" port="output"/><dst block="Parallel_Adder_Subtractor" port="data6"/></signal><signal name="data_21_output_Parallel_Adder_Subtractor_data7" type="wire"><src block="data_21" port="output"/><dst block="Parallel_Adder_Subtractor" port="data7"/></signal><signal name="data_22_output_Parallel_Adder_Subtractor_data8" type="wire"><src block="data_22" port="output"/><dst block="Parallel_Adder_Subtractor" port="data8"/></signal><signal name="clken_output_Parallel_Adder_Subtractor_ena" type="wire"><src block="clken" port="output"/><dst block="Parallel_Adder_Subtractor" port="ena"/></signal><signal name="Multiplier2_result_a_out_input" type="wire"><src block="Multiplier2" port="result"/><dst block="a_out" port="input"/></signal></system></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanA/a_out" name="a_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><signal name="a_in_output_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer_data_in" type="wire"><src block="a_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer" port="data_in"/></signal><signal name="valid_in_output_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer_clken" type="wire"><src block="valid_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer" port="clken"/></signal><signal name="localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer_data_00_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator_data_00" type="wire"><src block="localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer" port="data_00"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator" port="data_00"/></signal><signal name="localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer_data_01_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator_data_01" type="wire"><src block="localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer" port="data_01"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator" port="data_01"/></signal><signal name="localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer_data_02_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator_data_02" type="wire"><src block="localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer" port="data_02"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator" port="data_02"/></signal><signal name="localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer_data_10_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator_data_10" type="wire"><src block="localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer" port="data_10"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator" port="data_10"/></signal><signal name="localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer_data_11_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator_data_11" type="wire"><src block="localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer" port="data_11"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator" port="data_11"/></signal><signal name="localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer_data_12_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator_data_12" type="wire"><src block="localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer" port="data_12"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator" port="data_12"/></signal><signal name="localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer_data_20_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator_data_20" type="wire"><src block="localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer" port="data_20"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator" port="data_20"/></signal><signal name="localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer_data_21_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator_data_21" type="wire"><src block="localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer" port="data_21"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator" port="data_21"/></signal><signal name="localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer_data_22_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator_data_22" type="wire"><src block="localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer" port="data_22"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator" port="data_22"/></signal><signal name="valid_in_output_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator_clken" type="wire"><src block="valid_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator" port="clken"/></signal><signal name="localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator_a_out_a_out_input" type="wire"><src block="localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator" port="a_out"/><dst block="a_out" port="input"/></signal></system></block><block><system fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanB" name="localedgepreserve_Fusion_Cal_Image_Out_1_MeanB" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="b_in" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="valid_in" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="b_out" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanB/b_in" name="b_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanB/valid_in" name="valid_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><system fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanB/line_buffer" name="localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="data_in" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="clken" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data_00" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_01" index="1" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_02" index="2" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_10" index="3" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_11" index="4" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_12" index="5" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_20" index="6" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_21" index="7" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_22" index="8" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanB/line_buffer/data_in" name="data_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanB/line_buffer/clken" name="clken" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanB/line_buffer/Delay" name="Delay" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000100000000"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanB/line_buffer/Delay1" name="Delay1" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000100000000"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanB/line_buffer/Delay10" name="Delay10" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000100000000"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanB/line_buffer/Delay2" name="Delay2" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000100000000"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanB/line_buffer/Delay5" name="Delay5" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000100000000"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanB/line_buffer/Delay6" name="Delay6" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000100000000"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanB/line_buffer/Delay9" name="Delay9" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000100000000"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanB/line_buffer/Memory Delay" name="Memory_Delay" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="16"/><generic name="DELAY" value="640"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanB/line_buffer/Memory Delay1" name="Memory_Delay1" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="16"/><generic name="DELAY" value="640"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanB/line_buffer/data_00" name="data_00" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanB/line_buffer/data_01" name="data_01" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanB/line_buffer/data_02" name="data_02" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanB/line_buffer/data_10" name="data_10" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanB/line_buffer/data_11" name="data_11" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanB/line_buffer/data_12" name="data_12" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanB/line_buffer/data_20" name="data_20" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanB/line_buffer/data_21" name="data_21" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanB/line_buffer/data_22" name="data_22" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><signal name="Delay_output_Delay1_input" type="wire"><src block="Delay" port="output"/><dst block="Delay1" port="input"/></signal><signal name="Delay1_output_Delay2_input" type="wire"><src block="Delay1" port="output"/><dst block="Delay2" port="input"/></signal><signal name="Delay5_output_Delay6_input" type="wire"><src block="Delay5" port="output"/><dst block="Delay6" port="input"/></signal><signal name="Delay9_output_Delay10_input" type="wire"><src block="Delay9" port="output"/><dst block="Delay10" port="input"/></signal><signal name="clken_output_Delay_ena" type="wire"><src block="clken" port="output"/><dst block="Delay" port="ena"/></signal><signal name="clken_output_Delay1_ena" type="wire"><src block="clken" port="output"/><dst block="Delay1" port="ena"/></signal><signal name="clken_output_Delay9_ena" type="wire"><src block="clken" port="output"/><dst block="Delay9" port="ena"/></signal><signal name="clken_output_Delay10_ena" type="wire"><src block="clken" port="output"/><dst block="Delay10" port="ena"/></signal><signal name="clken_output_Delay2_ena" type="wire"><src block="clken" port="output"/><dst block="Delay2" port="ena"/></signal><signal name="data_in_output_Delay_input" type="wire"><src block="data_in" port="output"/><dst block="Delay" port="input"/></signal><signal name="clken_output_Delay5_ena" type="wire"><src block="clken" port="output"/><dst block="Delay5" port="ena"/></signal><signal name="clken_output_Delay6_ena" type="wire"><src block="clken" port="output"/><dst block="Delay6" port="ena"/></signal><signal name="Delay2_output_Memory_Delay_input" type="wire"><src block="Delay2" port="output"/><dst block="Memory_Delay" port="input"/></signal><signal name="clken_output_Memory_Delay_ena" type="wire"><src block="clken" port="output"/><dst block="Memory_Delay" port="ena"/></signal><signal name="Memory_Delay_output_Delay5_input" type="wire"><src block="Memory_Delay" port="output"/><dst block="Delay5" port="input"/></signal><signal name="Delay6_output_Memory_Delay1_input" type="wire"><src block="Delay6" port="output"/><dst block="Memory_Delay1" port="input"/></signal><signal name="clken_output_Memory_Delay1_ena" type="wire"><src block="clken" port="output"/><dst block="Memory_Delay1" port="ena"/></signal><signal name="Memory_Delay1_output_Delay9_input" type="wire"><src block="Memory_Delay1" port="output"/><dst block="Delay9" port="input"/></signal><signal name="Delay_output_data_00_input" type="wire"><src block="Delay" port="output"/><dst block="data_00" port="input"/></signal><signal name="Delay1_output_data_01_input" type="wire"><src block="Delay1" port="output"/><dst block="data_01" port="input"/></signal><signal name="Delay2_output_data_02_input" type="wire"><src block="Delay2" port="output"/><dst block="data_02" port="input"/></signal><signal name="Memory_Delay_output_data_10_input" type="wire"><src block="Memory_Delay" port="output"/><dst block="data_10" port="input"/></signal><signal name="Delay5_output_data_11_input" type="wire"><src block="Delay5" port="output"/><dst block="data_11" port="input"/></signal><signal name="Delay6_output_data_12_input" type="wire"><src block="Delay6" port="output"/><dst block="data_12" port="input"/></signal><signal name="Memory_Delay1_output_data_20_input" type="wire"><src block="Memory_Delay1" port="output"/><dst block="data_20" port="input"/></signal><signal name="Delay9_output_data_21_input" type="wire"><src block="Delay9" port="output"/><dst block="data_21" port="input"/></signal><signal name="Delay10_output_data_22_input" type="wire"><src block="Delay10" port="output"/><dst block="data_22" port="input"/></signal></system></block><block><system fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanB/multiplier_accumulator" name="localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="data_00" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_01" index="1" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_02" index="2" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_10" index="3" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_11" index="4" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_12" index="5" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_20" index="6" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_21" index="7" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_22" index="8" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="clken" index="9" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="b_out" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanB/multiplier_accumulator/data_00" name="data_00" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanB/multiplier_accumulator/data_01" name="data_01" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanB/multiplier_accumulator/data_02" name="data_02" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanB/multiplier_accumulator/data_10" name="data_10" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanB/multiplier_accumulator/data_11" name="data_11" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanB/multiplier_accumulator/data_12" name="data_12" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanB/multiplier_accumulator/data_20" name="data_20" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanB/multiplier_accumulator/data_21" name="data_21" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanB/multiplier_accumulator/data_22" name="data_22" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanB/multiplier_accumulator/clken" name="clken" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanB/multiplier_accumulator/Constant1" name="Constant1" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="width" value="24"/><generic name="BitPattern" value="000111000111000111000111"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanB/multiplier_accumulator/Multiplier1" name="Multiplier1" subtype="com.altera.dspbuilder.blockset.arithmetic.Multiplier" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplier"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="12" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="0" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="bWidth" value="24"/><generic name="aWidth" value="20"/><generic name="Signed" value="0"/><generic name="OutputLsb" value="24"/><generic name="DEDICATED_MULTIPLIER_CIRCUITRY" value="YES"/><generic name="OutputMsb" value="39"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanB/multiplier_accumulator/Parallel Adder Subtractor" name="Parallel_Adder_Subtractor" subtype="com.altera.dspbuilder.blockset.arithmetic.ParallelAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_parallel_adder"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="9" bwr="8" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="9" bwr="8" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data2" index="2" clockdomain="Clock" bwl="9" bwr="8" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data3" index="3" clockdomain="Clock" bwl="9" bwr="8" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data4" index="4" clockdomain="Clock" bwl="9" bwr="8" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data5" index="5" clockdomain="Clock" bwl="9" bwr="8" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data6" index="6" clockdomain="Clock" bwl="9" bwr="8" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data7" index="7" clockdomain="Clock" bwl="9" bwr="8" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data8" index="8" clockdomain="Clock" bwl="9" bwr="8" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="9" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="13" bwr="8" dataType="frac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="MaskValue" value="1"/><generic name="dataWidth" value="17"/><generic name="direction" value="+"/><generic name="number_inputs" value="9"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanB/multiplier_accumulator/b_out" name="b_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><signal name="Parallel_Adder_Subtractor_result_Multiplier1_dataa" type="wire"><src block="Parallel_Adder_Subtractor" port="result"/><dst block="Multiplier1" port="dataa"/></signal><signal name="Constant1_output_Multiplier1_datab" type="wire"><src block="Constant1" port="output"/><dst block="Multiplier1" port="datab"/></signal><signal name="clken_output_Multiplier1_ena" type="wire"><src block="clken" port="output"/><dst block="Multiplier1" port="ena"/></signal><signal name="data_00_output_Parallel_Adder_Subtractor_data0" type="wire"><src block="data_00" port="output"/><dst block="Parallel_Adder_Subtractor" port="data0"/></signal><signal name="data_01_output_Parallel_Adder_Subtractor_data1" type="wire"><src block="data_01" port="output"/><dst block="Parallel_Adder_Subtractor" port="data1"/></signal><signal name="data_02_output_Parallel_Adder_Subtractor_data2" type="wire"><src block="data_02" port="output"/><dst block="Parallel_Adder_Subtractor" port="data2"/></signal><signal name="data_10_output_Parallel_Adder_Subtractor_data3" type="wire"><src block="data_10" port="output"/><dst block="Parallel_Adder_Subtractor" port="data3"/></signal><signal name="data_11_output_Parallel_Adder_Subtractor_data4" type="wire"><src block="data_11" port="output"/><dst block="Parallel_Adder_Subtractor" port="data4"/></signal><signal name="data_12_output_Parallel_Adder_Subtractor_data5" type="wire"><src block="data_12" port="output"/><dst block="Parallel_Adder_Subtractor" port="data5"/></signal><signal name="data_20_output_Parallel_Adder_Subtractor_data6" type="wire"><src block="data_20" port="output"/><dst block="Parallel_Adder_Subtractor" port="data6"/></signal><signal name="data_21_output_Parallel_Adder_Subtractor_data7" type="wire"><src block="data_21" port="output"/><dst block="Parallel_Adder_Subtractor" port="data7"/></signal><signal name="data_22_output_Parallel_Adder_Subtractor_data8" type="wire"><src block="data_22" port="output"/><dst block="Parallel_Adder_Subtractor" port="data8"/></signal><signal name="clken_output_Parallel_Adder_Subtractor_ena" type="wire"><src block="clken" port="output"/><dst block="Parallel_Adder_Subtractor" port="ena"/></signal><signal name="Multiplier1_result_b_out_input" type="wire"><src block="Multiplier1" port="result"/><dst block="b_out" port="input"/></signal></system></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/MeanB/b_out" name="b_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><signal name="b_in_output_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer_data_in" type="wire"><src block="b_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer" port="data_in"/></signal><signal name="valid_in_output_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer_clken" type="wire"><src block="valid_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer" port="clken"/></signal><signal name="localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer_data_00_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator_data_00" type="wire"><src block="localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer" port="data_00"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator" port="data_00"/></signal><signal name="localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer_data_01_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator_data_01" type="wire"><src block="localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer" port="data_01"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator" port="data_01"/></signal><signal name="localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer_data_02_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator_data_02" type="wire"><src block="localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer" port="data_02"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator" port="data_02"/></signal><signal name="localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer_data_10_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator_data_10" type="wire"><src block="localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer" port="data_10"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator" port="data_10"/></signal><signal name="localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer_data_11_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator_data_11" type="wire"><src block="localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer" port="data_11"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator" port="data_11"/></signal><signal name="localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer_data_12_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator_data_12" type="wire"><src block="localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer" port="data_12"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator" port="data_12"/></signal><signal name="localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer_data_20_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator_data_20" type="wire"><src block="localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer" port="data_20"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator" port="data_20"/></signal><signal name="localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer_data_21_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator_data_21" type="wire"><src block="localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer" port="data_21"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator" port="data_21"/></signal><signal name="localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer_data_22_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator_data_22" type="wire"><src block="localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer" port="data_22"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator" port="data_22"/></signal><signal name="valid_in_output_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator_clken" type="wire"><src block="valid_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator" port="clken"/></signal><signal name="localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator_b_out_b_out_input" type="wire"><src block="localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator" port="b_out"/><dst block="b_out" port="input"/></signal></system></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/Memory Delay" name="Memory_Delay" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="8"/><generic name="DELAY" value="649"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/Multiplier" name="Multiplier" subtype="com.altera.dspbuilder.blockset.arithmetic.Multiplier" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplier"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="0" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="bWidth" value="8"/><generic name="aWidth" value="8"/><generic name="Signed" value="0"/><generic name="OutputLsb" value="0"/><generic name="DEDICATED_MULTIPLIER_CIRCUITRY" value="YES"/><generic name="OutputMsb" value="15"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/Pipelined Adder" name="Pipelined_Adder" subtype="com.altera.dspbuilder.blockset.arithmetic.PipelinedAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_pipelined_adder"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="use_carry_out_port" value="0"/><generic name="use_carry_port" value="0"/><generic name="Signed" value="0"/><generic name="or_aclr_inputs" value="1"/><generic name="width" value="16"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_1/p_vis" name="p_vis" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><signal name="localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_b_out_Delay_input" type="wire"><src block="localedgepreserve_Fusion_Cal_Image_Out_1_MeanB" port="b_out"/><dst block="Delay" port="input"/></signal><signal name="valid_in_output_Delay_ena" type="wire"><src block="valid_in" port="output"/><dst block="Delay" port="ena"/></signal><signal name="a_in_output_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_a_in" type="wire"><src block="a_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_1_MeanA" port="a_in"/></signal><signal name="valid_in_output_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_valid_in" type="wire"><src block="valid_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_1_MeanA" port="valid_in"/></signal><signal name="b_in_output_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_b_in" type="wire"><src block="b_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_1_MeanB" port="b_in"/></signal><signal name="valid_in_output_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_valid_in" type="wire"><src block="valid_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_1_MeanB" port="valid_in"/></signal><signal name="pixel_in_output_Memory_Delay_input" type="wire"><src block="pixel_in" port="output"/><dst block="Memory_Delay" port="input"/></signal><signal name="valid_in_output_Memory_Delay_ena" type="wire"><src block="valid_in" port="output"/><dst block="Memory_Delay" port="ena"/></signal><signal name="Memory_Delay_output_Multiplier_dataa" type="wire"><src block="Memory_Delay" port="output"/><dst block="Multiplier" port="dataa"/></signal><signal name="localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_a_out_Multiplier_datab" type="wire"><src block="localedgepreserve_Fusion_Cal_Image_Out_1_MeanA" port="a_out"/><dst block="Multiplier" port="datab"/></signal><signal name="valid_in_output_Multiplier_ena" type="wire"><src block="valid_in" port="output"/><dst block="Multiplier" port="ena"/></signal><signal name="Multiplier_result_Pipelined_Adder_dataa" type="wire"><src block="Multiplier" port="result"/><dst block="Pipelined_Adder" port="dataa"/></signal><signal name="Delay_output_Pipelined_Adder_datab" type="wire"><src block="Delay" port="output"/><dst block="Pipelined_Adder" port="datab"/></signal><signal name="valid_in_output_Pipelined_Adder_ena" type="wire"><src block="valid_in" port="output"/><dst block="Pipelined_Adder" port="ena"/></signal><signal name="Pipelined_Adder_result_p_vis_input" type="wire"><src block="Pipelined_Adder" port="result"/><dst block="p_vis" port="input"/></signal></system></block><block><system fullName="localedgepreserve/Fusion/Cal_Image_Out_2" name="localedgepreserve_Fusion_Cal_Image_Out_2" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="pixel_in" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="a_in" index="1" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="b_in" index="2" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="valid_in" index="3" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="ir" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="p_ir" index="1" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/pixel_in" name="pixel_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/a_in" name="a_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/b_in" name="b_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/valid_in" name="valid_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/Delay" name="Delay" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000100000000"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><system fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanA" name="localedgepreserve_Fusion_Cal_Image_Out_2_MeanA" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="a_in" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="valid_in" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="a_out" index="0" clockdomain="Clock" bwl="0" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanA/a_in" name="a_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanA/valid_in" name="valid_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><system fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanA/line_buffer" name="localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="data_in" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="clken" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data_00" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_01" index="1" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_02" index="2" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_10" index="3" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_11" index="4" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_12" index="5" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_20" index="6" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_21" index="7" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_22" index="8" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanA/line_buffer/data_in" name="data_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanA/line_buffer/clken" name="clken" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanA/line_buffer/Delay" name="Delay" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000000000000"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanA/line_buffer/Delay1" name="Delay1" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000000000000"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanA/line_buffer/Delay10" name="Delay10" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000000000000"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanA/line_buffer/Delay2" name="Delay2" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000000000000"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanA/line_buffer/Delay5" name="Delay5" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000000000000"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanA/line_buffer/Delay6" name="Delay6" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000000000000"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanA/line_buffer/Delay9" name="Delay9" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000000000000"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanA/line_buffer/Memory Delay" name="Memory_Delay" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="16"/><generic name="DELAY" value="640"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanA/line_buffer/Memory Delay1" name="Memory_Delay1" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="16"/><generic name="DELAY" value="640"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanA/line_buffer/data_00" name="data_00" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanA/line_buffer/data_01" name="data_01" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanA/line_buffer/data_02" name="data_02" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanA/line_buffer/data_10" name="data_10" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanA/line_buffer/data_11" name="data_11" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanA/line_buffer/data_12" name="data_12" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanA/line_buffer/data_20" name="data_20" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanA/line_buffer/data_21" name="data_21" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanA/line_buffer/data_22" name="data_22" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><signal name="Delay_output_Delay1_input" type="wire"><src block="Delay" port="output"/><dst block="Delay1" port="input"/></signal><signal name="Delay1_output_Delay2_input" type="wire"><src block="Delay1" port="output"/><dst block="Delay2" port="input"/></signal><signal name="Delay5_output_Delay6_input" type="wire"><src block="Delay5" port="output"/><dst block="Delay6" port="input"/></signal><signal name="Delay9_output_Delay10_input" type="wire"><src block="Delay9" port="output"/><dst block="Delay10" port="input"/></signal><signal name="clken_output_Delay_ena" type="wire"><src block="clken" port="output"/><dst block="Delay" port="ena"/></signal><signal name="clken_output_Delay1_ena" type="wire"><src block="clken" port="output"/><dst block="Delay1" port="ena"/></signal><signal name="clken_output_Delay9_ena" type="wire"><src block="clken" port="output"/><dst block="Delay9" port="ena"/></signal><signal name="clken_output_Delay10_ena" type="wire"><src block="clken" port="output"/><dst block="Delay10" port="ena"/></signal><signal name="clken_output_Delay2_ena" type="wire"><src block="clken" port="output"/><dst block="Delay2" port="ena"/></signal><signal name="data_in_output_Delay_input" type="wire"><src block="data_in" port="output"/><dst block="Delay" port="input"/></signal><signal name="clken_output_Delay5_ena" type="wire"><src block="clken" port="output"/><dst block="Delay5" port="ena"/></signal><signal name="clken_output_Delay6_ena" type="wire"><src block="clken" port="output"/><dst block="Delay6" port="ena"/></signal><signal name="Delay2_output_Memory_Delay_input" type="wire"><src block="Delay2" port="output"/><dst block="Memory_Delay" port="input"/></signal><signal name="clken_output_Memory_Delay_ena" type="wire"><src block="clken" port="output"/><dst block="Memory_Delay" port="ena"/></signal><signal name="Memory_Delay_output_Delay5_input" type="wire"><src block="Memory_Delay" port="output"/><dst block="Delay5" port="input"/></signal><signal name="Delay6_output_Memory_Delay1_input" type="wire"><src block="Delay6" port="output"/><dst block="Memory_Delay1" port="input"/></signal><signal name="clken_output_Memory_Delay1_ena" type="wire"><src block="clken" port="output"/><dst block="Memory_Delay1" port="ena"/></signal><signal name="Memory_Delay1_output_Delay9_input" type="wire"><src block="Memory_Delay1" port="output"/><dst block="Delay9" port="input"/></signal><signal name="Delay_output_data_00_input" type="wire"><src block="Delay" port="output"/><dst block="data_00" port="input"/></signal><signal name="Delay1_output_data_01_input" type="wire"><src block="Delay1" port="output"/><dst block="data_01" port="input"/></signal><signal name="Delay2_output_data_02_input" type="wire"><src block="Delay2" port="output"/><dst block="data_02" port="input"/></signal><signal name="Memory_Delay_output_data_10_input" type="wire"><src block="Memory_Delay" port="output"/><dst block="data_10" port="input"/></signal><signal name="Delay5_output_data_11_input" type="wire"><src block="Delay5" port="output"/><dst block="data_11" port="input"/></signal><signal name="Delay6_output_data_12_input" type="wire"><src block="Delay6" port="output"/><dst block="data_12" port="input"/></signal><signal name="Memory_Delay1_output_data_20_input" type="wire"><src block="Memory_Delay1" port="output"/><dst block="data_20" port="input"/></signal><signal name="Delay9_output_data_21_input" type="wire"><src block="Delay9" port="output"/><dst block="data_21" port="input"/></signal><signal name="Delay10_output_data_22_input" type="wire"><src block="Delay10" port="output"/><dst block="data_22" port="input"/></signal></system></block><block><system fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanA/multiplier_accumulator" name="localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="data_00" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_01" index="1" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_02" index="2" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_10" index="3" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_11" index="4" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_12" index="5" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_20" index="6" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_21" index="7" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_22" index="8" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="clken" index="9" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="a_out" index="0" clockdomain="Clock" bwl="0" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanA/multiplier_accumulator/data_00" name="data_00" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanA/multiplier_accumulator/data_01" name="data_01" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanA/multiplier_accumulator/data_02" name="data_02" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanA/multiplier_accumulator/data_10" name="data_10" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanA/multiplier_accumulator/data_11" name="data_11" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanA/multiplier_accumulator/data_12" name="data_12" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanA/multiplier_accumulator/data_20" name="data_20" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanA/multiplier_accumulator/data_21" name="data_21" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanA/multiplier_accumulator/data_22" name="data_22" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanA/multiplier_accumulator/clken" name="clken" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanA/multiplier_accumulator/Constant2" name="Constant2" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="width" value="24"/><generic name="BitPattern" value="000111000111000111000111"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanA/multiplier_accumulator/Multiplier2" name="Multiplier2" subtype="com.altera.dspbuilder.blockset.arithmetic.Multiplier" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplier"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="4" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="0" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="0" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="bWidth" value="24"/><generic name="aWidth" value="12"/><generic name="Signed" value="0"/><generic name="OutputLsb" value="24"/><generic name="DEDICATED_MULTIPLIER_CIRCUITRY" value="YES"/><generic name="OutputMsb" value="31"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanA/multiplier_accumulator/Parallel Adder Subtractor" name="Parallel_Adder_Subtractor" subtype="com.altera.dspbuilder.blockset.arithmetic.ParallelAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_parallel_adder"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="16" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="16" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data2" index="2" clockdomain="Clock" bwl="1" bwr="16" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data3" index="3" clockdomain="Clock" bwl="1" bwr="16" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data4" index="4" clockdomain="Clock" bwl="1" bwr="16" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data5" index="5" clockdomain="Clock" bwl="1" bwr="16" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data6" index="6" clockdomain="Clock" bwl="1" bwr="16" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data7" index="7" clockdomain="Clock" bwl="1" bwr="16" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data8" index="8" clockdomain="Clock" bwl="1" bwr="16" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="9" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="5" bwr="16" dataType="frac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="MaskValue" value="1"/><generic name="dataWidth" value="17"/><generic name="direction" value="+"/><generic name="number_inputs" value="9"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanA/multiplier_accumulator/a_out" name="a_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><signal name="Parallel_Adder_Subtractor_result_Multiplier2_dataa" type="wire"><src block="Parallel_Adder_Subtractor" port="result"/><dst block="Multiplier2" port="dataa"/></signal><signal name="Constant2_output_Multiplier2_datab" type="wire"><src block="Constant2" port="output"/><dst block="Multiplier2" port="datab"/></signal><signal name="clken_output_Multiplier2_ena" type="wire"><src block="clken" port="output"/><dst block="Multiplier2" port="ena"/></signal><signal name="data_00_output_Parallel_Adder_Subtractor_data0" type="wire"><src block="data_00" port="output"/><dst block="Parallel_Adder_Subtractor" port="data0"/></signal><signal name="data_01_output_Parallel_Adder_Subtractor_data1" type="wire"><src block="data_01" port="output"/><dst block="Parallel_Adder_Subtractor" port="data1"/></signal><signal name="data_02_output_Parallel_Adder_Subtractor_data2" type="wire"><src block="data_02" port="output"/><dst block="Parallel_Adder_Subtractor" port="data2"/></signal><signal name="data_10_output_Parallel_Adder_Subtractor_data3" type="wire"><src block="data_10" port="output"/><dst block="Parallel_Adder_Subtractor" port="data3"/></signal><signal name="data_11_output_Parallel_Adder_Subtractor_data4" type="wire"><src block="data_11" port="output"/><dst block="Parallel_Adder_Subtractor" port="data4"/></signal><signal name="data_12_output_Parallel_Adder_Subtractor_data5" type="wire"><src block="data_12" port="output"/><dst block="Parallel_Adder_Subtractor" port="data5"/></signal><signal name="data_20_output_Parallel_Adder_Subtractor_data6" type="wire"><src block="data_20" port="output"/><dst block="Parallel_Adder_Subtractor" port="data6"/></signal><signal name="data_21_output_Parallel_Adder_Subtractor_data7" type="wire"><src block="data_21" port="output"/><dst block="Parallel_Adder_Subtractor" port="data7"/></signal><signal name="data_22_output_Parallel_Adder_Subtractor_data8" type="wire"><src block="data_22" port="output"/><dst block="Parallel_Adder_Subtractor" port="data8"/></signal><signal name="clken_output_Parallel_Adder_Subtractor_ena" type="wire"><src block="clken" port="output"/><dst block="Parallel_Adder_Subtractor" port="ena"/></signal><signal name="Multiplier2_result_a_out_input" type="wire"><src block="Multiplier2" port="result"/><dst block="a_out" port="input"/></signal></system></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanA/a_out" name="a_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="0" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><signal name="a_in_output_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer_data_in" type="wire"><src block="a_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer" port="data_in"/></signal><signal name="valid_in_output_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer_clken" type="wire"><src block="valid_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer" port="clken"/></signal><signal name="localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer_data_00_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator_data_00" type="wire"><src block="localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer" port="data_00"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator" port="data_00"/></signal><signal name="localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer_data_01_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator_data_01" type="wire"><src block="localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer" port="data_01"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator" port="data_01"/></signal><signal name="localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer_data_02_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator_data_02" type="wire"><src block="localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer" port="data_02"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator" port="data_02"/></signal><signal name="localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer_data_10_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator_data_10" type="wire"><src block="localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer" port="data_10"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator" port="data_10"/></signal><signal name="localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer_data_11_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator_data_11" type="wire"><src block="localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer" port="data_11"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator" port="data_11"/></signal><signal name="localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer_data_12_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator_data_12" type="wire"><src block="localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer" port="data_12"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator" port="data_12"/></signal><signal name="localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer_data_20_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator_data_20" type="wire"><src block="localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer" port="data_20"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator" port="data_20"/></signal><signal name="localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer_data_21_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator_data_21" type="wire"><src block="localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer" port="data_21"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator" port="data_21"/></signal><signal name="localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer_data_22_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator_data_22" type="wire"><src block="localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer" port="data_22"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator" port="data_22"/></signal><signal name="valid_in_output_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator_clken" type="wire"><src block="valid_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator" port="clken"/></signal><signal name="localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator_a_out_a_out_input" type="wire"><src block="localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator" port="a_out"/><dst block="a_out" port="input"/></signal></system></block><block><system fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanB" name="localedgepreserve_Fusion_Cal_Image_Out_2_MeanB" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="b_in" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="valid_in" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="b_out" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanB/b_in" name="b_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanB/valid_in" name="valid_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><system fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanB/line_buffer" name="localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="data_in" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="clken" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data_00" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_01" index="1" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_02" index="2" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_10" index="3" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_11" index="4" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_12" index="5" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_20" index="6" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_21" index="7" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_22" index="8" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanB/line_buffer/data_in" name="data_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanB/line_buffer/clken" name="clken" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanB/line_buffer/Delay" name="Delay" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000100000000"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanB/line_buffer/Delay1" name="Delay1" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000100000000"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanB/line_buffer/Delay10" name="Delay10" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000100000000"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanB/line_buffer/Delay2" name="Delay2" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000100000000"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanB/line_buffer/Delay5" name="Delay5" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000100000000"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanB/line_buffer/Delay6" name="Delay6" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000100000000"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanB/line_buffer/Delay9" name="Delay9" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000100000000"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanB/line_buffer/Memory Delay" name="Memory_Delay" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="16"/><generic name="DELAY" value="640"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanB/line_buffer/Memory Delay1" name="Memory_Delay1" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="16"/><generic name="DELAY" value="640"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanB/line_buffer/data_00" name="data_00" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanB/line_buffer/data_01" name="data_01" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanB/line_buffer/data_02" name="data_02" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanB/line_buffer/data_10" name="data_10" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanB/line_buffer/data_11" name="data_11" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanB/line_buffer/data_12" name="data_12" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanB/line_buffer/data_20" name="data_20" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanB/line_buffer/data_21" name="data_21" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanB/line_buffer/data_22" name="data_22" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><signal name="Delay_output_Delay1_input" type="wire"><src block="Delay" port="output"/><dst block="Delay1" port="input"/></signal><signal name="Delay1_output_Delay2_input" type="wire"><src block="Delay1" port="output"/><dst block="Delay2" port="input"/></signal><signal name="Delay5_output_Delay6_input" type="wire"><src block="Delay5" port="output"/><dst block="Delay6" port="input"/></signal><signal name="Delay9_output_Delay10_input" type="wire"><src block="Delay9" port="output"/><dst block="Delay10" port="input"/></signal><signal name="clken_output_Delay_ena" type="wire"><src block="clken" port="output"/><dst block="Delay" port="ena"/></signal><signal name="clken_output_Delay1_ena" type="wire"><src block="clken" port="output"/><dst block="Delay1" port="ena"/></signal><signal name="clken_output_Delay9_ena" type="wire"><src block="clken" port="output"/><dst block="Delay9" port="ena"/></signal><signal name="clken_output_Delay10_ena" type="wire"><src block="clken" port="output"/><dst block="Delay10" port="ena"/></signal><signal name="clken_output_Delay2_ena" type="wire"><src block="clken" port="output"/><dst block="Delay2" port="ena"/></signal><signal name="data_in_output_Delay_input" type="wire"><src block="data_in" port="output"/><dst block="Delay" port="input"/></signal><signal name="clken_output_Delay5_ena" type="wire"><src block="clken" port="output"/><dst block="Delay5" port="ena"/></signal><signal name="clken_output_Delay6_ena" type="wire"><src block="clken" port="output"/><dst block="Delay6" port="ena"/></signal><signal name="Delay2_output_Memory_Delay_input" type="wire"><src block="Delay2" port="output"/><dst block="Memory_Delay" port="input"/></signal><signal name="clken_output_Memory_Delay_ena" type="wire"><src block="clken" port="output"/><dst block="Memory_Delay" port="ena"/></signal><signal name="Memory_Delay_output_Delay5_input" type="wire"><src block="Memory_Delay" port="output"/><dst block="Delay5" port="input"/></signal><signal name="Delay6_output_Memory_Delay1_input" type="wire"><src block="Delay6" port="output"/><dst block="Memory_Delay1" port="input"/></signal><signal name="clken_output_Memory_Delay1_ena" type="wire"><src block="clken" port="output"/><dst block="Memory_Delay1" port="ena"/></signal><signal name="Memory_Delay1_output_Delay9_input" type="wire"><src block="Memory_Delay1" port="output"/><dst block="Delay9" port="input"/></signal><signal name="Delay_output_data_00_input" type="wire"><src block="Delay" port="output"/><dst block="data_00" port="input"/></signal><signal name="Delay1_output_data_01_input" type="wire"><src block="Delay1" port="output"/><dst block="data_01" port="input"/></signal><signal name="Delay2_output_data_02_input" type="wire"><src block="Delay2" port="output"/><dst block="data_02" port="input"/></signal><signal name="Memory_Delay_output_data_10_input" type="wire"><src block="Memory_Delay" port="output"/><dst block="data_10" port="input"/></signal><signal name="Delay5_output_data_11_input" type="wire"><src block="Delay5" port="output"/><dst block="data_11" port="input"/></signal><signal name="Delay6_output_data_12_input" type="wire"><src block="Delay6" port="output"/><dst block="data_12" port="input"/></signal><signal name="Memory_Delay1_output_data_20_input" type="wire"><src block="Memory_Delay1" port="output"/><dst block="data_20" port="input"/></signal><signal name="Delay9_output_data_21_input" type="wire"><src block="Delay9" port="output"/><dst block="data_21" port="input"/></signal><signal name="Delay10_output_data_22_input" type="wire"><src block="Delay10" port="output"/><dst block="data_22" port="input"/></signal></system></block><block><system fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanB/multiplier_accumulator" name="localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="data_00" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_01" index="1" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_02" index="2" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_10" index="3" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_11" index="4" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_12" index="5" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_20" index="6" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_21" index="7" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_22" index="8" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="clken" index="9" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="b_out" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanB/multiplier_accumulator/data_00" name="data_00" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanB/multiplier_accumulator/data_01" name="data_01" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanB/multiplier_accumulator/data_02" name="data_02" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanB/multiplier_accumulator/data_10" name="data_10" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanB/multiplier_accumulator/data_11" name="data_11" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanB/multiplier_accumulator/data_12" name="data_12" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanB/multiplier_accumulator/data_20" name="data_20" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanB/multiplier_accumulator/data_21" name="data_21" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanB/multiplier_accumulator/data_22" name="data_22" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanB/multiplier_accumulator/clken" name="clken" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanB/multiplier_accumulator/Constant1" name="Constant1" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="width" value="24"/><generic name="BitPattern" value="000111000111000111000111"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanB/multiplier_accumulator/Multiplier1" name="Multiplier1" subtype="com.altera.dspbuilder.blockset.arithmetic.Multiplier" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplier"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="12" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="0" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="bWidth" value="24"/><generic name="aWidth" value="20"/><generic name="Signed" value="0"/><generic name="OutputLsb" value="24"/><generic name="DEDICATED_MULTIPLIER_CIRCUITRY" value="YES"/><generic name="OutputMsb" value="39"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanB/multiplier_accumulator/Parallel Adder Subtractor" name="Parallel_Adder_Subtractor" subtype="com.altera.dspbuilder.blockset.arithmetic.ParallelAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_parallel_adder"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="9" bwr="8" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="9" bwr="8" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data2" index="2" clockdomain="Clock" bwl="9" bwr="8" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data3" index="3" clockdomain="Clock" bwl="9" bwr="8" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data4" index="4" clockdomain="Clock" bwl="9" bwr="8" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data5" index="5" clockdomain="Clock" bwl="9" bwr="8" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data6" index="6" clockdomain="Clock" bwl="9" bwr="8" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data7" index="7" clockdomain="Clock" bwl="9" bwr="8" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data8" index="8" clockdomain="Clock" bwl="9" bwr="8" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="9" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="13" bwr="8" dataType="frac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="MaskValue" value="1"/><generic name="dataWidth" value="17"/><generic name="direction" value="+"/><generic name="number_inputs" value="9"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanB/multiplier_accumulator/b_out" name="b_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><signal name="Parallel_Adder_Subtractor_result_Multiplier1_dataa" type="wire"><src block="Parallel_Adder_Subtractor" port="result"/><dst block="Multiplier1" port="dataa"/></signal><signal name="Constant1_output_Multiplier1_datab" type="wire"><src block="Constant1" port="output"/><dst block="Multiplier1" port="datab"/></signal><signal name="clken_output_Multiplier1_ena" type="wire"><src block="clken" port="output"/><dst block="Multiplier1" port="ena"/></signal><signal name="data_00_output_Parallel_Adder_Subtractor_data0" type="wire"><src block="data_00" port="output"/><dst block="Parallel_Adder_Subtractor" port="data0"/></signal><signal name="data_01_output_Parallel_Adder_Subtractor_data1" type="wire"><src block="data_01" port="output"/><dst block="Parallel_Adder_Subtractor" port="data1"/></signal><signal name="data_02_output_Parallel_Adder_Subtractor_data2" type="wire"><src block="data_02" port="output"/><dst block="Parallel_Adder_Subtractor" port="data2"/></signal><signal name="data_10_output_Parallel_Adder_Subtractor_data3" type="wire"><src block="data_10" port="output"/><dst block="Parallel_Adder_Subtractor" port="data3"/></signal><signal name="data_11_output_Parallel_Adder_Subtractor_data4" type="wire"><src block="data_11" port="output"/><dst block="Parallel_Adder_Subtractor" port="data4"/></signal><signal name="data_12_output_Parallel_Adder_Subtractor_data5" type="wire"><src block="data_12" port="output"/><dst block="Parallel_Adder_Subtractor" port="data5"/></signal><signal name="data_20_output_Parallel_Adder_Subtractor_data6" type="wire"><src block="data_20" port="output"/><dst block="Parallel_Adder_Subtractor" port="data6"/></signal><signal name="data_21_output_Parallel_Adder_Subtractor_data7" type="wire"><src block="data_21" port="output"/><dst block="Parallel_Adder_Subtractor" port="data7"/></signal><signal name="data_22_output_Parallel_Adder_Subtractor_data8" type="wire"><src block="data_22" port="output"/><dst block="Parallel_Adder_Subtractor" port="data8"/></signal><signal name="clken_output_Parallel_Adder_Subtractor_ena" type="wire"><src block="clken" port="output"/><dst block="Parallel_Adder_Subtractor" port="ena"/></signal><signal name="Multiplier1_result_b_out_input" type="wire"><src block="Multiplier1" port="result"/><dst block="b_out" port="input"/></signal></system></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/MeanB/b_out" name="b_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><signal name="b_in_output_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer_data_in" type="wire"><src block="b_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer" port="data_in"/></signal><signal name="valid_in_output_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer_clken" type="wire"><src block="valid_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer" port="clken"/></signal><signal name="localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer_data_00_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator_data_00" type="wire"><src block="localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer" port="data_00"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator" port="data_00"/></signal><signal name="localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer_data_01_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator_data_01" type="wire"><src block="localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer" port="data_01"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator" port="data_01"/></signal><signal name="localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer_data_02_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator_data_02" type="wire"><src block="localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer" port="data_02"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator" port="data_02"/></signal><signal name="localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer_data_10_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator_data_10" type="wire"><src block="localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer" port="data_10"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator" port="data_10"/></signal><signal name="localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer_data_11_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator_data_11" type="wire"><src block="localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer" port="data_11"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator" port="data_11"/></signal><signal name="localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer_data_12_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator_data_12" type="wire"><src block="localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer" port="data_12"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator" port="data_12"/></signal><signal name="localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer_data_20_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator_data_20" type="wire"><src block="localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer" port="data_20"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator" port="data_20"/></signal><signal name="localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer_data_21_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator_data_21" type="wire"><src block="localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer" port="data_21"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator" port="data_21"/></signal><signal name="localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer_data_22_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator_data_22" type="wire"><src block="localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer" port="data_22"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator" port="data_22"/></signal><signal name="valid_in_output_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator_clken" type="wire"><src block="valid_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator" port="clken"/></signal><signal name="localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator_b_out_b_out_input" type="wire"><src block="localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator" port="b_out"/><dst block="b_out" port="input"/></signal></system></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/Memory Delay" name="Memory_Delay" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="8"/><generic name="DELAY" value="649"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/Memory Delay1" name="Memory_Delay1" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="8"/><generic name="DELAY" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/Multiplier" name="Multiplier" subtype="com.altera.dspbuilder.blockset.arithmetic.Multiplier" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplier"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="0" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="bWidth" value="8"/><generic name="aWidth" value="8"/><generic name="Signed" value="0"/><generic name="OutputLsb" value="0"/><generic name="DEDICATED_MULTIPLIER_CIRCUITRY" value="YES"/><generic name="OutputMsb" value="15"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/Pipelined Adder" name="Pipelined_Adder" subtype="com.altera.dspbuilder.blockset.arithmetic.PipelinedAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_pipelined_adder"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="use_carry_out_port" value="0"/><generic name="use_carry_port" value="0"/><generic name="Signed" value="0"/><generic name="or_aclr_inputs" value="1"/><generic name="width" value="16"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/ir" name="ir" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Image_Out_2/p_ir" name="p_ir" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="16"/></libraryBlock></block><signal name="localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_b_out_Delay_input" type="wire"><src block="localedgepreserve_Fusion_Cal_Image_Out_2_MeanB" port="b_out"/><dst block="Delay" port="input"/></signal><signal name="valid_in_output_Delay_ena" type="wire"><src block="valid_in" port="output"/><dst block="Delay" port="ena"/></signal><signal name="a_in_output_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_a_in" type="wire"><src block="a_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_2_MeanA" port="a_in"/></signal><signal name="valid_in_output_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_valid_in" type="wire"><src block="valid_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_2_MeanA" port="valid_in"/></signal><signal name="b_in_output_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_b_in" type="wire"><src block="b_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_2_MeanB" port="b_in"/></signal><signal name="valid_in_output_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_valid_in" type="wire"><src block="valid_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_2_MeanB" port="valid_in"/></signal><signal name="pixel_in_output_Memory_Delay_input" type="wire"><src block="pixel_in" port="output"/><dst block="Memory_Delay" port="input"/></signal><signal name="valid_in_output_Memory_Delay_ena" type="wire"><src block="valid_in" port="output"/><dst block="Memory_Delay" port="ena"/></signal><signal name="Memory_Delay_output_Memory_Delay1_input" type="wire"><src block="Memory_Delay" port="output"/><dst block="Memory_Delay1" port="input"/></signal><signal name="valid_in_output_Memory_Delay1_ena" type="wire"><src block="valid_in" port="output"/><dst block="Memory_Delay1" port="ena"/></signal><signal name="Memory_Delay_output_Multiplier_dataa" type="wire"><src block="Memory_Delay" port="output"/><dst block="Multiplier" port="dataa"/></signal><signal name="localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_a_out_Multiplier_datab" type="wire"><src block="localedgepreserve_Fusion_Cal_Image_Out_2_MeanA" port="a_out"/><dst block="Multiplier" port="datab"/></signal><signal name="valid_in_output_Multiplier_ena" type="wire"><src block="valid_in" port="output"/><dst block="Multiplier" port="ena"/></signal><signal name="Multiplier_result_Pipelined_Adder_dataa" type="wire"><src block="Multiplier" port="result"/><dst block="Pipelined_Adder" port="dataa"/></signal><signal name="Delay_output_Pipelined_Adder_datab" type="wire"><src block="Delay" port="output"/><dst block="Pipelined_Adder" port="datab"/></signal><signal name="valid_in_output_Pipelined_Adder_ena" type="wire"><src block="valid_in" port="output"/><dst block="Pipelined_Adder" port="ena"/></signal><signal name="Memory_Delay1_output_ir_input" type="wire"><src block="Memory_Delay1" port="output"/><dst block="ir" port="input"/></signal><signal name="Pipelined_Adder_result_p_ir_input" type="wire"><src block="Pipelined_Adder" port="result"/><dst block="p_ir" port="input"/></signal></system></block><block><system fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1" name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="pixel_in" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="valid_in" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="eof_in" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="pixel_out" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="grad_out" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="valid_out" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="eof_out" index="3" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/pixel_in" name="pixel_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/valid_in" name="valid_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/eof_in" name="eof_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/Delay3" name="Delay3" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/Magnitude" name="Magnitude" subtype="com.altera.dspbuilder.blockset.arithmetic.Magnitude" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_magnitude"><connectionPoint name="data" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="14" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="13"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/Magnitude1" name="Magnitude1" subtype="com.altera.dspbuilder.blockset.arithmetic.Magnitude" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_magnitude"><connectionPoint name="data" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="14" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="13"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/Pipelined Adder" name="Pipelined_Adder" subtype="com.altera.dspbuilder.blockset.arithmetic.PipelinedAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_pipelined_adder"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="use_carry_out_port" value="0"/><generic name="use_carry_port" value="0"/><generic name="Signed" value="0"/><generic name="or_aclr_inputs" value="1"/><generic name="width" value="11"/><generic name="ndirection" value="1"/></libraryBlock></block><block><system fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/generate_signals" name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_generate_signals" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="valid_in" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="eof_in" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="valid_out" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="eof_out" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/generate_signals/valid_in" name="valid_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/generate_signals/eof_in" name="eof_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/generate_signals/Comparator" name="Comparator" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altaeb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/generate_signals/Comparator1" name="Comparator1" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altagb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/generate_signals/Comparator2" name="Comparator2" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altagb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/generate_signals/Comparator3" name="Comparator3" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altalb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/generate_signals/Comparator4" name="Comparator4" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altagb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/generate_signals/Comparator5" name="Comparator5" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="4" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="4" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altagb"/><generic name="lpm_width" value="4"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/generate_signals/Comparator6" name="Comparator6" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="4" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="4" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altaeb"/><generic name="lpm_width" value="4"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/generate_signals/Constant1" name="Constant1" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="1010000101"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/generate_signals/Constant2" name="Constant2" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000111"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/generate_signals/Constant3" name="Constant3" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000001"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/generate_signals/Constant4" name="Constant4" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000110"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/generate_signals/Constant5" name="Constant5" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000010"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/generate_signals/Constant7" name="Constant7" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="3" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="3"/><generic name="BitPattern" value="000"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/generate_signals/Constant8" name="Constant8" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="3" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="3"/><generic name="BitPattern" value="110"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/generate_signals/Counter" name="Counter" subtype="com.altera.dspbuilder.blockset.arithmetic.Counter" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_counter"><connectionPoint name="sset" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="cnt_ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="q" index="0" clockdomain="Clock" bwl="3" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="use_ena" value="0"/><generic name="svalue" value="1"/><generic name="use_sset" value="1"/><generic name="use_sload" value="0"/><generic name="width" value="3"/><generic name="use_cnt_ena" value="1"/><generic name="modulus" value="7"/><generic name="use_sclr" value="0"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/generate_signals/Logical Bit Operator" name="Logical_Bit_Operator" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/generate_signals/Logical Bit Operator1" name="Logical_Bit_Operator1" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/generate_signals/Logical Bit Operator2" name="Logical_Bit_Operator2" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data2" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltOR"/><generic name="number_inputs" value="3"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/generate_signals/Logical Bit Operator3" name="Logical_Bit_Operator3" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/generate_signals/Logical Bit Operator5" name="Logical_Bit_Operator5" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/generate_signals/Logical Bit Operator6" name="Logical_Bit_Operator6" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/generate_signals/Logical Bit Operator8" name="Logical_Bit_Operator8" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/generate_signals/counter_col" name="counter_col" subtype="com.altera.dspbuilder.blockset.arithmetic.Counter" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_counter"><connectionPoint name="cnt_ena" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="sclr" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="q" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="use_ena" value="0"/><generic name="svalue" value="1"/><generic name="use_sset" value="0"/><generic name="use_sload" value="0"/><generic name="width" value="10"/><generic name="use_cnt_ena" value="1"/><generic name="modulus" value="646"/><generic name="use_sclr" value="1"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/generate_signals/counter_row" name="counter_row" subtype="com.altera.dspbuilder.blockset.arithmetic.Counter" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_counter"><connectionPoint name="cnt_ena" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="sclr" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="q" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="use_ena" value="0"/><generic name="svalue" value="0"/><generic name="use_sset" value="0"/><generic name="use_sload" value="0"/><generic name="width" value="10"/><generic name="use_cnt_ena" value="1"/><generic name="modulus" value="486"/><generic name="use_sclr" value="1"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/generate_signals/valid_out" name="valid_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/generate_signals/eof_out" name="eof_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><signal name="Constant1_output_Comparator_datab" type="wire"><src block="Constant1" port="output"/><dst block="Comparator" port="datab"/></signal><signal name="Constant2_output_Comparator1_datab" type="wire"><src block="Constant2" port="output"/><dst block="Comparator1" port="datab"/></signal><signal name="Constant3_output_Comparator2_datab" type="wire"><src block="Constant3" port="output"/><dst block="Comparator2" port="datab"/></signal><signal name="Constant4_output_Comparator3_datab" type="wire"><src block="Constant4" port="output"/><dst block="Comparator3" port="datab"/></signal><signal name="Constant5_output_Comparator4_datab" type="wire"><src block="Constant5" port="output"/><dst block="Comparator4" port="datab"/></signal><signal name="Constant7_output_Comparator5_datab" type="wire"><src block="Constant7" port="output"/><dst block="Comparator5" port="datab"/></signal><signal name="Constant8_output_Comparator6_datab" type="wire"><src block="Constant8" port="output"/><dst block="Comparator6" port="datab"/></signal><signal name="counter_col_q_Comparator_dataa" type="wire"><src block="counter_col" port="q"/><dst block="Comparator" port="dataa"/></signal><signal name="Counter_q_Comparator5_dataa" type="wire"><src block="Counter" port="q"/><dst block="Comparator5" port="dataa"/></signal><signal name="counter_col_q_Comparator3_dataa" type="wire"><src block="counter_col" port="q"/><dst block="Comparator3" port="dataa"/></signal><signal name="counter_col_q_Comparator1_dataa" type="wire"><src block="counter_col" port="q"/><dst block="Comparator1" port="dataa"/></signal><signal name="counter_row_q_Comparator4_dataa" type="wire"><src block="counter_row" port="q"/><dst block="Comparator4" port="dataa"/></signal><signal name="counter_row_q_Comparator2_dataa" type="wire"><src block="counter_row" port="q"/><dst block="Comparator2" port="dataa"/></signal><signal name="Counter_q_Comparator6_dataa" type="wire"><src block="Counter" port="q"/><dst block="Comparator6" port="dataa"/></signal><signal name="eof_in_output_Counter_sset" type="wire"><src block="eof_in" port="output"/><dst block="Counter" port="sset"/></signal><signal name="Comparator3_result_Logical_Bit_Operator_data0" type="wire"><src block="Comparator3" port="result"/><dst block="Logical_Bit_Operator" port="data0"/></signal><signal name="Comparator4_result_Logical_Bit_Operator_data1" type="wire"><src block="Comparator4" port="result"/><dst block="Logical_Bit_Operator" port="data1"/></signal><signal name="Comparator1_result_Logical_Bit_Operator1_data0" type="wire"><src block="Comparator1" port="result"/><dst block="Logical_Bit_Operator1" port="data0"/></signal><signal name="Comparator2_result_Logical_Bit_Operator1_data1" type="wire"><src block="Comparator2" port="result"/><dst block="Logical_Bit_Operator1" port="data1"/></signal><signal name="Logical_Bit_Operator_result_Logical_Bit_Operator2_data0" type="wire"><src block="Logical_Bit_Operator" port="result"/><dst block="Logical_Bit_Operator2" port="data0"/></signal><signal name="Logical_Bit_Operator1_result_Logical_Bit_Operator2_data1" type="wire"><src block="Logical_Bit_Operator1" port="result"/><dst block="Logical_Bit_Operator2" port="data1"/></signal><signal name="Comparator5_result_Logical_Bit_Operator2_data2" type="wire"><src block="Comparator5" port="result"/><dst block="Logical_Bit_Operator2" port="data2"/></signal><signal name="valid_in_output_Logical_Bit_Operator3_data0" type="wire"><src block="valid_in" port="output"/><dst block="Logical_Bit_Operator3" port="data0"/></signal><signal name="Comparator6_result_Logical_Bit_Operator3_data1" type="wire"><src block="Comparator6" port="result"/><dst block="Logical_Bit_Operator3" port="data1"/></signal><signal name="valid_in_output_Logical_Bit_Operator5_data0" type="wire"><src block="valid_in" port="output"/><dst block="Logical_Bit_Operator5" port="data0"/></signal><signal name="Logical_Bit_Operator2_result_Logical_Bit_Operator5_data1" type="wire"><src block="Logical_Bit_Operator2" port="result"/><dst block="Logical_Bit_Operator5" port="data1"/></signal><signal name="valid_in_output_Logical_Bit_Operator6_data0" type="wire"><src block="valid_in" port="output"/><dst block="Logical_Bit_Operator6" port="data0"/></signal><signal name="Comparator_result_Logical_Bit_Operator6_data1" type="wire"><src block="Comparator" port="result"/><dst block="Logical_Bit_Operator6" port="data1"/></signal><signal name="valid_in_output_Logical_Bit_Operator8_data0" type="wire"><src block="valid_in" port="output"/><dst block="Logical_Bit_Operator8" port="data0"/></signal><signal name="Comparator5_result_Logical_Bit_Operator8_data1" type="wire"><src block="Comparator5" port="result"/><dst block="Logical_Bit_Operator8" port="data1"/></signal><signal name="Logical_Bit_Operator8_result_Counter_cnt_ena" type="wire"><src block="Logical_Bit_Operator8" port="result"/><dst block="Counter" port="cnt_ena"/></signal><signal name="valid_in_output_counter_col_cnt_ena" type="wire"><src block="valid_in" port="output"/><dst block="counter_col" port="cnt_ena"/></signal><signal name="eof_in_output_counter_col_sclr" type="wire"><src block="eof_in" port="output"/><dst block="counter_col" port="sclr"/></signal><signal name="Logical_Bit_Operator6_result_counter_row_cnt_ena" type="wire"><src block="Logical_Bit_Operator6" port="result"/><dst block="counter_row" port="cnt_ena"/></signal><signal name="eof_in_output_counter_row_sclr" type="wire"><src block="eof_in" port="output"/><dst block="counter_row" port="sclr"/></signal><signal name="Logical_Bit_Operator5_result_valid_out_input" type="wire"><src block="Logical_Bit_Operator5" port="result"/><dst block="valid_out" port="input"/></signal><signal name="Logical_Bit_Operator3_result_eof_out_input" type="wire"><src block="Logical_Bit_Operator3" port="result"/><dst block="eof_out" port="input"/></signal></system></block><block><system fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/line_buffer" name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="data_in" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="clken" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data_00" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_01" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_02" index="2" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_10" index="3" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_11" index="4" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_12" index="5" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_20" index="6" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_21" index="7" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_22" index="8" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="pixel_out" index="9" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/line_buffer/data_in" name="data_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/line_buffer/clken" name="clken" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/line_buffer/Delay" name="Delay" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/line_buffer/Delay1" name="Delay1" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/line_buffer/Delay10" name="Delay10" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/line_buffer/Delay2" name="Delay2" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/line_buffer/Delay5" name="Delay5" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/line_buffer/Delay6" name="Delay6" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/line_buffer/Delay9" name="Delay9" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/line_buffer/Memory Delay" name="Memory_Delay" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="8"/><generic name="DELAY" value="644"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/line_buffer/Memory Delay1" name="Memory_Delay1" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="8"/><generic name="DELAY" value="644"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/line_buffer/Memory Delay2" name="Memory_Delay2" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="8"/><generic name="DELAY" value="4"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/line_buffer/data_00" name="data_00" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/line_buffer/data_01" name="data_01" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/line_buffer/data_02" name="data_02" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/line_buffer/data_10" name="data_10" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/line_buffer/data_11" name="data_11" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/line_buffer/data_12" name="data_12" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/line_buffer/data_20" name="data_20" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/line_buffer/data_21" name="data_21" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/line_buffer/data_22" name="data_22" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/line_buffer/pixel_out" name="pixel_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><signal name="Delay_output_Delay1_input" type="wire"><src block="Delay" port="output"/><dst block="Delay1" port="input"/></signal><signal name="Delay1_output_Delay2_input" type="wire"><src block="Delay1" port="output"/><dst block="Delay2" port="input"/></signal><signal name="Delay5_output_Delay6_input" type="wire"><src block="Delay5" port="output"/><dst block="Delay6" port="input"/></signal><signal name="Delay9_output_Delay10_input" type="wire"><src block="Delay9" port="output"/><dst block="Delay10" port="input"/></signal><signal name="clken_output_Delay_ena" type="wire"><src block="clken" port="output"/><dst block="Delay" port="ena"/></signal><signal name="clken_output_Delay1_ena" type="wire"><src block="clken" port="output"/><dst block="Delay1" port="ena"/></signal><signal name="clken_output_Delay9_ena" type="wire"><src block="clken" port="output"/><dst block="Delay9" port="ena"/></signal><signal name="clken_output_Delay10_ena" type="wire"><src block="clken" port="output"/><dst block="Delay10" port="ena"/></signal><signal name="clken_output_Delay2_ena" type="wire"><src block="clken" port="output"/><dst block="Delay2" port="ena"/></signal><signal name="data_in_output_Delay_input" type="wire"><src block="data_in" port="output"/><dst block="Delay" port="input"/></signal><signal name="clken_output_Delay5_ena" type="wire"><src block="clken" port="output"/><dst block="Delay5" port="ena"/></signal><signal name="clken_output_Delay6_ena" type="wire"><src block="clken" port="output"/><dst block="Delay6" port="ena"/></signal><signal name="Delay2_output_Memory_Delay_input" type="wire"><src block="Delay2" port="output"/><dst block="Memory_Delay" port="input"/></signal><signal name="clken_output_Memory_Delay_ena" type="wire"><src block="clken" port="output"/><dst block="Memory_Delay" port="ena"/></signal><signal name="Memory_Delay_output_Delay5_input" type="wire"><src block="Memory_Delay" port="output"/><dst block="Delay5" port="input"/></signal><signal name="Delay6_output_Memory_Delay1_input" type="wire"><src block="Delay6" port="output"/><dst block="Memory_Delay1" port="input"/></signal><signal name="clken_output_Memory_Delay1_ena" type="wire"><src block="clken" port="output"/><dst block="Memory_Delay1" port="ena"/></signal><signal name="Memory_Delay1_output_Delay9_input" type="wire"><src block="Memory_Delay1" port="output"/><dst block="Delay9" port="input"/></signal><signal name="Delay5_output_Memory_Delay2_input" type="wire"><src block="Delay5" port="output"/><dst block="Memory_Delay2" port="input"/></signal><signal name="clken_output_Memory_Delay2_ena" type="wire"><src block="clken" port="output"/><dst block="Memory_Delay2" port="ena"/></signal><signal name="Delay_output_data_00_input" type="wire"><src block="Delay" port="output"/><dst block="data_00" port="input"/></signal><signal name="Delay1_output_data_01_input" type="wire"><src block="Delay1" port="output"/><dst block="data_01" port="input"/></signal><signal name="Delay2_output_data_02_input" type="wire"><src block="Delay2" port="output"/><dst block="data_02" port="input"/></signal><signal name="Memory_Delay_output_data_10_input" type="wire"><src block="Memory_Delay" port="output"/><dst block="data_10" port="input"/></signal><signal name="Delay5_output_data_11_input" type="wire"><src block="Delay5" port="output"/><dst block="data_11" port="input"/></signal><signal name="Delay6_output_data_12_input" type="wire"><src block="Delay6" port="output"/><dst block="data_12" port="input"/></signal><signal name="Memory_Delay1_output_data_20_input" type="wire"><src block="Memory_Delay1" port="output"/><dst block="data_20" port="input"/></signal><signal name="Delay9_output_data_21_input" type="wire"><src block="Delay9" port="output"/><dst block="data_21" port="input"/></signal><signal name="Delay10_output_data_22_input" type="wire"><src block="Delay10" port="output"/><dst block="data_22" port="input"/></signal><signal name="Memory_Delay2_output_pixel_out_input" type="wire"><src block="Memory_Delay2" port="output"/><dst block="pixel_out" port="input"/></signal></system></block><block><system fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator" name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="data_00" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_01" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_02" index="2" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_20" index="3" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_21" index="4" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_22" index="5" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="clken" index="6" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="grad_x" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator/data_00" name="data_00" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator/data_01" name="data_01" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator/data_02" name="data_02" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator/data_20" name="data_20" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator/data_21" name="data_21" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator/data_22" name="data_22" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator/clken" name="clken" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator/Bus Concatenation1" name="Bus_Concatenation1" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="widthb" value="8"/><generic name="widtha" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator/Bus Concatenation2" name="Bus_Concatenation2" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="widthb" value="8"/><generic name="widtha" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator/Bus Concatenation3" name="Bus_Concatenation3" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="widthb" value="8"/><generic name="widtha" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator/Bus Concatenation4" name="Bus_Concatenation4" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="widthb" value="8"/><generic name="widtha" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator/Constant1" name="Constant1" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="2"/><generic name="BitPattern" value="00"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator/Constant2" name="Constant2" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="2"/><generic name="BitPattern" value="00"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator/Constant4" name="Constant4" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="2"/><generic name="BitPattern" value="00"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator/Constant5" name="Constant5" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000001"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator/Constant6" name="Constant6" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000001"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator/Constant7" name="Constant7" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000001"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator/Constant8" name="Constant8" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="2"/><generic name="BitPattern" value="00"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator/Delay" name="Delay" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator/Delay1" name="Delay1" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator/Delay2" name="Delay2" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator/Logical Bus Operator" name="Logical_Bus_Operator" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="1111111011"/><generic name="lpm_width" value="10"/><generic name="shift_amount" value="1"/><generic name="signextendrshift" value="1"/><generic name="logical_op" value="AltShiftLeft"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator/Logical Bus Operator1" name="Logical_Bus_Operator1" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="1111111011"/><generic name="lpm_width" value="10"/><generic name="shift_amount" value="1"/><generic name="signextendrshift" value="1"/><generic name="logical_op" value="AltNOT"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator/Logical Bus Operator2" name="Logical_Bus_Operator2" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="1111111011"/><generic name="lpm_width" value="10"/><generic name="shift_amount" value="1"/><generic name="signextendrshift" value="1"/><generic name="logical_op" value="AltShiftLeft"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator/Logical Bus Operator3" name="Logical_Bus_Operator3" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="1111111011"/><generic name="lpm_width" value="10"/><generic name="shift_amount" value="1"/><generic name="signextendrshift" value="1"/><generic name="logical_op" value="AltNOT"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator/Logical Bus Operator4" name="Logical_Bus_Operator4" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="1111111011"/><generic name="lpm_width" value="10"/><generic name="shift_amount" value="1"/><generic name="signextendrshift" value="1"/><generic name="logical_op" value="AltNOT"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator/Parallel Adder Subtractor" name="Parallel_Adder_Subtractor" subtype="com.altera.dspbuilder.blockset.arithmetic.ParallelAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_parallel_adder"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data2" index="2" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data3" index="3" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data4" index="4" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data5" index="5" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="6" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="MaskValue" value="1"/><generic name="dataWidth" value="10"/><generic name="direction" value="+"/><generic name="number_inputs" value="6"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator/Pipelined Adder1" name="Pipelined_Adder1" subtype="com.altera.dspbuilder.blockset.arithmetic.PipelinedAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_pipelined_adder"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="use_carry_out_port" value="0"/><generic name="use_carry_port" value="0"/><generic name="Signed" value="1"/><generic name="or_aclr_inputs" value="1"/><generic name="width" value="10"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator/Pipelined Adder2" name="Pipelined_Adder2" subtype="com.altera.dspbuilder.blockset.arithmetic.PipelinedAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_pipelined_adder"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="use_carry_out_port" value="0"/><generic name="use_carry_port" value="0"/><generic name="Signed" value="1"/><generic name="or_aclr_inputs" value="1"/><generic name="width" value="10"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator/Pipelined Adder3" name="Pipelined_Adder3" subtype="com.altera.dspbuilder.blockset.arithmetic.PipelinedAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_pipelined_adder"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="use_carry_out_port" value="0"/><generic name="use_carry_port" value="0"/><generic name="Signed" value="1"/><generic name="or_aclr_inputs" value="1"/><generic name="width" value="10"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator/grad_x" name="grad_x" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="13"/></libraryBlock></block><signal name="Constant1_output_Bus_Concatenation1_a" type="wire"><src block="Constant1" port="output"/><dst block="Bus_Concatenation1" port="a"/></signal><signal name="Constant2_output_Bus_Concatenation2_a" type="wire"><src block="Constant2" port="output"/><dst block="Bus_Concatenation2" port="a"/></signal><signal name="Constant4_output_Bus_Concatenation4_a" type="wire"><src block="Constant4" port="output"/><dst block="Bus_Concatenation4" port="a"/></signal><signal name="Constant8_output_Bus_Concatenation3_a" type="wire"><src block="Constant8" port="output"/><dst block="Bus_Concatenation3" port="a"/></signal><signal name="data_00_output_Delay_input" type="wire"><src block="data_00" port="output"/><dst block="Delay" port="input"/></signal><signal name="clken_output_Delay1_ena" type="wire"><src block="clken" port="output"/><dst block="Delay1" port="ena"/></signal><signal name="data_20_output_Bus_Concatenation1_b" type="wire"><src block="data_20" port="output"/><dst block="Bus_Concatenation1" port="b"/></signal><signal name="data_21_output_Bus_Concatenation4_b" type="wire"><src block="data_21" port="output"/><dst block="Bus_Concatenation4" port="b"/></signal><signal name="data_22_output_Bus_Concatenation3_b" type="wire"><src block="data_22" port="output"/><dst block="Bus_Concatenation3" port="b"/></signal><signal name="clken_output_Delay_ena" type="wire"><src block="clken" port="output"/><dst block="Delay" port="ena"/></signal><signal name="data_01_output_Bus_Concatenation2_b" type="wire"><src block="data_01" port="output"/><dst block="Bus_Concatenation2" port="b"/></signal><signal name="data_02_output_Delay1_input" type="wire"><src block="data_02" port="output"/><dst block="Delay1" port="input"/></signal><signal name="clken_output_Delay2_ena" type="wire"><src block="clken" port="output"/><dst block="Delay2" port="ena"/></signal><signal name="Bus_Concatenation2_output_Logical_Bus_Operator_dataa" type="wire"><src block="Bus_Concatenation2" port="output"/><dst block="Logical_Bus_Operator" port="dataa"/></signal><signal name="Logical_Bus_Operator_result_Delay2_input" type="wire"><src block="Logical_Bus_Operator" port="result"/><dst block="Delay2" port="input"/></signal><signal name="Bus_Concatenation1_output_Logical_Bus_Operator1_dataa" type="wire"><src block="Bus_Concatenation1" port="output"/><dst block="Logical_Bus_Operator1" port="dataa"/></signal><signal name="Bus_Concatenation4_output_Logical_Bus_Operator2_dataa" type="wire"><src block="Bus_Concatenation4" port="output"/><dst block="Logical_Bus_Operator2" port="dataa"/></signal><signal name="Logical_Bus_Operator2_result_Logical_Bus_Operator3_dataa" type="wire"><src block="Logical_Bus_Operator2" port="result"/><dst block="Logical_Bus_Operator3" port="dataa"/></signal><signal name="Bus_Concatenation3_output_Logical_Bus_Operator4_dataa" type="wire"><src block="Bus_Concatenation3" port="output"/><dst block="Logical_Bus_Operator4" port="dataa"/></signal><signal name="Delay_output_Parallel_Adder_Subtractor_data0" type="wire"><src block="Delay" port="output"/><dst block="Parallel_Adder_Subtractor" port="data0"/></signal><signal name="Delay2_output_Parallel_Adder_Subtractor_data1" type="wire"><src block="Delay2" port="output"/><dst block="Parallel_Adder_Subtractor" port="data1"/></signal><signal name="Delay1_output_Parallel_Adder_Subtractor_data2" type="wire"><src block="Delay1" port="output"/><dst block="Parallel_Adder_Subtractor" port="data2"/></signal><signal name="Pipelined_Adder1_result_Parallel_Adder_Subtractor_data3" type="wire"><src block="Pipelined_Adder1" port="result"/><dst block="Parallel_Adder_Subtractor" port="data3"/></signal><signal name="Pipelined_Adder2_result_Parallel_Adder_Subtractor_data4" type="wire"><src block="Pipelined_Adder2" port="result"/><dst block="Parallel_Adder_Subtractor" port="data4"/></signal><signal name="Pipelined_Adder3_result_Parallel_Adder_Subtractor_data5" type="wire"><src block="Pipelined_Adder3" port="result"/><dst block="Parallel_Adder_Subtractor" port="data5"/></signal><signal name="clken_output_Parallel_Adder_Subtractor_ena" type="wire"><src block="clken" port="output"/><dst block="Parallel_Adder_Subtractor" port="ena"/></signal><signal name="Logical_Bus_Operator1_result_Pipelined_Adder1_dataa" type="wire"><src block="Logical_Bus_Operator1" port="result"/><dst block="Pipelined_Adder1" port="dataa"/></signal><signal name="Constant6_output_Pipelined_Adder1_datab" type="wire"><src block="Constant6" port="output"/><dst block="Pipelined_Adder1" port="datab"/></signal><signal name="clken_output_Pipelined_Adder1_ena" type="wire"><src block="clken" port="output"/><dst block="Pipelined_Adder1" port="ena"/></signal><signal name="Logical_Bus_Operator3_result_Pipelined_Adder2_dataa" type="wire"><src block="Logical_Bus_Operator3" port="result"/><dst block="Pipelined_Adder2" port="dataa"/></signal><signal name="Constant7_output_Pipelined_Adder2_datab" type="wire"><src block="Constant7" port="output"/><dst block="Pipelined_Adder2" port="datab"/></signal><signal name="clken_output_Pipelined_Adder2_ena" type="wire"><src block="clken" port="output"/><dst block="Pipelined_Adder2" port="ena"/></signal><signal name="Logical_Bus_Operator4_result_Pipelined_Adder3_dataa" type="wire"><src block="Logical_Bus_Operator4" port="result"/><dst block="Pipelined_Adder3" port="dataa"/></signal><signal name="Constant5_output_Pipelined_Adder3_datab" type="wire"><src block="Constant5" port="output"/><dst block="Pipelined_Adder3" port="datab"/></signal><signal name="clken_output_Pipelined_Adder3_ena" type="wire"><src block="clken" port="output"/><dst block="Pipelined_Adder3" port="ena"/></signal><signal name="Parallel_Adder_Subtractor_result_grad_x_input" type="wire"><src block="Parallel_Adder_Subtractor" port="result"/><dst block="grad_x" port="input"/></signal></system></block><block><system fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator1" name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="data_00" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_02" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_10" index="2" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_12" index="3" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_20" index="4" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_22" index="5" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="clken" index="6" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="grad_y" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator1/data_00" name="data_00" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator1/data_02" name="data_02" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator1/data_10" name="data_10" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator1/data_12" name="data_12" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator1/data_20" name="data_20" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator1/data_22" name="data_22" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator1/clken" name="clken" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator1/Bus Concatenation1" name="Bus_Concatenation1" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="widthb" value="8"/><generic name="widtha" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator1/Bus Concatenation2" name="Bus_Concatenation2" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="widthb" value="8"/><generic name="widtha" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator1/Bus Concatenation3" name="Bus_Concatenation3" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="widthb" value="8"/><generic name="widtha" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator1/Bus Concatenation4" name="Bus_Concatenation4" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="widthb" value="8"/><generic name="widtha" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator1/Constant3" name="Constant3" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="2"/><generic name="BitPattern" value="00"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator1/Constant4" name="Constant4" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="2"/><generic name="BitPattern" value="00"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator1/Constant5" name="Constant5" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="2"/><generic name="BitPattern" value="00"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator1/Constant6" name="Constant6" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000001"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator1/Constant7" name="Constant7" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000001"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator1/Constant8" name="Constant8" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000001"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator1/Constant9" name="Constant9" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="2"/><generic name="BitPattern" value="00"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator1/Delay" name="Delay" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator1/Delay1" name="Delay1" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator1/Delay2" name="Delay2" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator1/Logical Bus Operator2" name="Logical_Bus_Operator2" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="1111111011"/><generic name="lpm_width" value="10"/><generic name="shift_amount" value="1"/><generic name="signextendrshift" value="1"/><generic name="logical_op" value="AltShiftLeft"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator1/Logical Bus Operator3" name="Logical_Bus_Operator3" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="1111111011"/><generic name="lpm_width" value="10"/><generic name="shift_amount" value="1"/><generic name="signextendrshift" value="1"/><generic name="logical_op" value="AltNOT"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator1/Logical Bus Operator4" name="Logical_Bus_Operator4" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="1111111011"/><generic name="lpm_width" value="10"/><generic name="shift_amount" value="1"/><generic name="signextendrshift" value="1"/><generic name="logical_op" value="AltShiftLeft"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator1/Logical Bus Operator5" name="Logical_Bus_Operator5" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="1111111011"/><generic name="lpm_width" value="10"/><generic name="shift_amount" value="1"/><generic name="signextendrshift" value="1"/><generic name="logical_op" value="AltNOT"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator1/Logical Bus Operator6" name="Logical_Bus_Operator6" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="1111111011"/><generic name="lpm_width" value="10"/><generic name="shift_amount" value="1"/><generic name="signextendrshift" value="1"/><generic name="logical_op" value="AltNOT"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator1/Parallel Adder Subtractor" name="Parallel_Adder_Subtractor" subtype="com.altera.dspbuilder.blockset.arithmetic.ParallelAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_parallel_adder"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data2" index="2" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data3" index="3" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data4" index="4" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data5" index="5" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="6" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="MaskValue" value="1"/><generic name="dataWidth" value="10"/><generic name="direction" value="+"/><generic name="number_inputs" value="6"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator1/Pipelined Adder1" name="Pipelined_Adder1" subtype="com.altera.dspbuilder.blockset.arithmetic.PipelinedAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_pipelined_adder"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="use_carry_out_port" value="0"/><generic name="use_carry_port" value="0"/><generic name="Signed" value="1"/><generic name="or_aclr_inputs" value="1"/><generic name="width" value="10"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator1/Pipelined Adder2" name="Pipelined_Adder2" subtype="com.altera.dspbuilder.blockset.arithmetic.PipelinedAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_pipelined_adder"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="use_carry_out_port" value="0"/><generic name="use_carry_port" value="0"/><generic name="Signed" value="1"/><generic name="or_aclr_inputs" value="1"/><generic name="width" value="10"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator1/Pipelined Adder3" name="Pipelined_Adder3" subtype="com.altera.dspbuilder.blockset.arithmetic.PipelinedAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_pipelined_adder"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="use_carry_out_port" value="0"/><generic name="use_carry_port" value="0"/><generic name="Signed" value="1"/><generic name="or_aclr_inputs" value="1"/><generic name="width" value="10"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/multiplier_accumulator1/grad_y" name="grad_y" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="13"/></libraryBlock></block><signal name="Constant3_output_Bus_Concatenation1_a" type="wire"><src block="Constant3" port="output"/><dst block="Bus_Concatenation1" port="a"/></signal><signal name="Constant4_output_Bus_Concatenation2_a" type="wire"><src block="Constant4" port="output"/><dst block="Bus_Concatenation2" port="a"/></signal><signal name="Constant5_output_Bus_Concatenation4_a" type="wire"><src block="Constant5" port="output"/><dst block="Bus_Concatenation4" port="a"/></signal><signal name="Constant9_output_Bus_Concatenation3_a" type="wire"><src block="Constant9" port="output"/><dst block="Bus_Concatenation3" port="a"/></signal><signal name="data_00_output_Delay_input" type="wire"><src block="data_00" port="output"/><dst block="Delay" port="input"/></signal><signal name="clken_output_Delay1_ena" type="wire"><src block="clken" port="output"/><dst block="Delay1" port="ena"/></signal><signal name="data_02_output_Bus_Concatenation1_b" type="wire"><src block="data_02" port="output"/><dst block="Bus_Concatenation1" port="b"/></signal><signal name="data_12_output_Bus_Concatenation4_b" type="wire"><src block="data_12" port="output"/><dst block="Bus_Concatenation4" port="b"/></signal><signal name="data_22_output_Bus_Concatenation3_b" type="wire"><src block="data_22" port="output"/><dst block="Bus_Concatenation3" port="b"/></signal><signal name="clken_output_Delay_ena" type="wire"><src block="clken" port="output"/><dst block="Delay" port="ena"/></signal><signal name="data_10_output_Bus_Concatenation2_b" type="wire"><src block="data_10" port="output"/><dst block="Bus_Concatenation2" port="b"/></signal><signal name="data_20_output_Delay1_input" type="wire"><src block="data_20" port="output"/><dst block="Delay1" port="input"/></signal><signal name="clken_output_Delay2_ena" type="wire"><src block="clken" port="output"/><dst block="Delay2" port="ena"/></signal><signal name="Bus_Concatenation2_output_Logical_Bus_Operator2_dataa" type="wire"><src block="Bus_Concatenation2" port="output"/><dst block="Logical_Bus_Operator2" port="dataa"/></signal><signal name="Logical_Bus_Operator2_result_Delay2_input" type="wire"><src block="Logical_Bus_Operator2" port="result"/><dst block="Delay2" port="input"/></signal><signal name="Bus_Concatenation1_output_Logical_Bus_Operator3_dataa" type="wire"><src block="Bus_Concatenation1" port="output"/><dst block="Logical_Bus_Operator3" port="dataa"/></signal><signal name="Bus_Concatenation4_output_Logical_Bus_Operator4_dataa" type="wire"><src block="Bus_Concatenation4" port="output"/><dst block="Logical_Bus_Operator4" port="dataa"/></signal><signal name="Logical_Bus_Operator4_result_Logical_Bus_Operator5_dataa" type="wire"><src block="Logical_Bus_Operator4" port="result"/><dst block="Logical_Bus_Operator5" port="dataa"/></signal><signal name="Bus_Concatenation3_output_Logical_Bus_Operator6_dataa" type="wire"><src block="Bus_Concatenation3" port="output"/><dst block="Logical_Bus_Operator6" port="dataa"/></signal><signal name="Delay_output_Parallel_Adder_Subtractor_data0" type="wire"><src block="Delay" port="output"/><dst block="Parallel_Adder_Subtractor" port="data0"/></signal><signal name="Pipelined_Adder1_result_Parallel_Adder_Subtractor_data1" type="wire"><src block="Pipelined_Adder1" port="result"/><dst block="Parallel_Adder_Subtractor" port="data1"/></signal><signal name="Delay2_output_Parallel_Adder_Subtractor_data2" type="wire"><src block="Delay2" port="output"/><dst block="Parallel_Adder_Subtractor" port="data2"/></signal><signal name="Pipelined_Adder2_result_Parallel_Adder_Subtractor_data3" type="wire"><src block="Pipelined_Adder2" port="result"/><dst block="Parallel_Adder_Subtractor" port="data3"/></signal><signal name="Delay1_output_Parallel_Adder_Subtractor_data4" type="wire"><src block="Delay1" port="output"/><dst block="Parallel_Adder_Subtractor" port="data4"/></signal><signal name="Pipelined_Adder3_result_Parallel_Adder_Subtractor_data5" type="wire"><src block="Pipelined_Adder3" port="result"/><dst block="Parallel_Adder_Subtractor" port="data5"/></signal><signal name="clken_output_Parallel_Adder_Subtractor_ena" type="wire"><src block="clken" port="output"/><dst block="Parallel_Adder_Subtractor" port="ena"/></signal><signal name="Logical_Bus_Operator3_result_Pipelined_Adder1_dataa" type="wire"><src block="Logical_Bus_Operator3" port="result"/><dst block="Pipelined_Adder1" port="dataa"/></signal><signal name="Constant7_output_Pipelined_Adder1_datab" type="wire"><src block="Constant7" port="output"/><dst block="Pipelined_Adder1" port="datab"/></signal><signal name="clken_output_Pipelined_Adder1_ena" type="wire"><src block="clken" port="output"/><dst block="Pipelined_Adder1" port="ena"/></signal><signal name="Logical_Bus_Operator5_result_Pipelined_Adder2_dataa" type="wire"><src block="Logical_Bus_Operator5" port="result"/><dst block="Pipelined_Adder2" port="dataa"/></signal><signal name="Constant8_output_Pipelined_Adder2_datab" type="wire"><src block="Constant8" port="output"/><dst block="Pipelined_Adder2" port="datab"/></signal><signal name="clken_output_Pipelined_Adder2_ena" type="wire"><src block="clken" port="output"/><dst block="Pipelined_Adder2" port="ena"/></signal><signal name="Logical_Bus_Operator6_result_Pipelined_Adder3_dataa" type="wire"><src block="Logical_Bus_Operator6" port="result"/><dst block="Pipelined_Adder3" port="dataa"/></signal><signal name="Constant6_output_Pipelined_Adder3_datab" type="wire"><src block="Constant6" port="output"/><dst block="Pipelined_Adder3" port="datab"/></signal><signal name="clken_output_Pipelined_Adder3_ena" type="wire"><src block="clken" port="output"/><dst block="Pipelined_Adder3" port="ena"/></signal><signal name="Parallel_Adder_Subtractor_result_grad_y_input" type="wire"><src block="Parallel_Adder_Subtractor" port="result"/><dst block="grad_y" port="input"/></signal></system></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/pixel_out" name="pixel_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/grad_out" name="grad_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/valid_out" name="valid_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_1/eof_out" name="eof_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><signal name="valid_in_output_Delay3_ena" type="wire"><src block="valid_in" port="output"/><dst block="Delay3" port="ena"/></signal><signal name="Magnitude_result_Pipelined_Adder_dataa" type="wire"><src block="Magnitude" port="result"/><dst block="Pipelined_Adder" port="dataa"/></signal><signal name="Magnitude1_result_Pipelined_Adder_datab" type="wire"><src block="Magnitude1" port="result"/><dst block="Pipelined_Adder" port="datab"/></signal><signal name="valid_in_output_Pipelined_Adder_ena" type="wire"><src block="valid_in" port="output"/><dst block="Pipelined_Adder" port="ena"/></signal><signal name="valid_in_output_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_generate_signals_valid_in" type="wire"><src block="valid_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_generate_signals" port="valid_in"/></signal><signal name="eof_in_output_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_generate_signals_eof_in" type="wire"><src block="eof_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_generate_signals" port="eof_in"/></signal><signal name="pixel_in_output_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer_data_in" type="wire"><src block="pixel_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer" port="data_in"/></signal><signal name="valid_in_output_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer_clken" type="wire"><src block="valid_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer" port="clken"/></signal><signal name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer_pixel_out_Delay3_input" type="wire"><src block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer" port="pixel_out"/><dst block="Delay3" port="input"/></signal><signal name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer_data_00_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator_data_00" type="wire"><src block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer" port="data_00"/><dst block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator" port="data_00"/></signal><signal name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer_data_01_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator_data_01" type="wire"><src block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer" port="data_01"/><dst block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator" port="data_01"/></signal><signal name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer_data_02_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator_data_02" type="wire"><src block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer" port="data_02"/><dst block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator" port="data_02"/></signal><signal name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer_data_20_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator_data_20" type="wire"><src block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer" port="data_20"/><dst block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator" port="data_20"/></signal><signal name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer_data_21_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator_data_21" type="wire"><src block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer" port="data_21"/><dst block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator" port="data_21"/></signal><signal name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer_data_22_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator_data_22" type="wire"><src block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer" port="data_22"/><dst block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator" port="data_22"/></signal><signal name="valid_in_output_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator_clken" type="wire"><src block="valid_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator" port="clken"/></signal><signal name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator_grad_x_Magnitude_data" type="wire"><src block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator" port="grad_x"/><dst block="Magnitude" port="data"/></signal><signal name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer_data_00_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1_data_00" type="wire"><src block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer" port="data_00"/><dst block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1" port="data_00"/></signal><signal name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer_data_02_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1_data_02" type="wire"><src block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer" port="data_02"/><dst block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1" port="data_02"/></signal><signal name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer_data_10_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1_data_10" type="wire"><src block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer" port="data_10"/><dst block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1" port="data_10"/></signal><signal name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer_data_12_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1_data_12" type="wire"><src block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer" port="data_12"/><dst block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1" port="data_12"/></signal><signal name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer_data_20_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1_data_20" type="wire"><src block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer" port="data_20"/><dst block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1" port="data_20"/></signal><signal name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer_data_22_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1_data_22" type="wire"><src block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer" port="data_22"/><dst block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1" port="data_22"/></signal><signal name="valid_in_output_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1_clken" type="wire"><src block="valid_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1" port="clken"/></signal><signal name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1_grad_y_Magnitude1_data" type="wire"><src block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1" port="grad_y"/><dst block="Magnitude1" port="data"/></signal><signal name="Delay3_output_pixel_out_input" type="wire"><src block="Delay3" port="output"/><dst block="pixel_out" port="input"/></signal><signal name="Pipelined_Adder_result_grad_out_input" type="wire"><src block="Pipelined_Adder" port="result"/><dst block="grad_out" port="input"/></signal><signal name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_generate_signals_valid_out_valid_out_input" type="wire"><src block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_generate_signals" port="valid_out"/><dst block="valid_out" port="input"/></signal><signal name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_generate_signals_eof_out_eof_out_input" type="wire"><src block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_generate_signals" port="eof_out"/><dst block="eof_out" port="input"/></signal></system></block><block><system fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2" name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="pixel_in" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="valid_in" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="eof_in" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="pixel_out" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="grad_out" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="valid_out" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="sof_out" index="3" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="eof_out" index="4" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/pixel_in" name="pixel_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/valid_in" name="valid_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/eof_in" name="eof_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/Delay3" name="Delay3" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/Magnitude" name="Magnitude" subtype="com.altera.dspbuilder.blockset.arithmetic.Magnitude" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_magnitude"><connectionPoint name="data" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="14" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="13"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/Magnitude1" name="Magnitude1" subtype="com.altera.dspbuilder.blockset.arithmetic.Magnitude" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_magnitude"><connectionPoint name="data" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="14" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="13"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/Pipelined Adder" name="Pipelined_Adder" subtype="com.altera.dspbuilder.blockset.arithmetic.PipelinedAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_pipelined_adder"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="use_carry_out_port" value="0"/><generic name="use_carry_port" value="0"/><generic name="Signed" value="0"/><generic name="or_aclr_inputs" value="1"/><generic name="width" value="11"/><generic name="ndirection" value="1"/></libraryBlock></block><block><system fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/generate_signals" name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="valid_in" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="eof_in" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="valid_out" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="sof_out" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="eof_out" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/generate_signals/valid_in" name="valid_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/generate_signals/eof_in" name="eof_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/generate_signals/Comparator" name="Comparator" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altaeb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/generate_signals/Comparator1" name="Comparator1" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altagb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/generate_signals/Comparator2" name="Comparator2" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altagb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/generate_signals/Comparator3" name="Comparator3" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altalb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/generate_signals/Comparator4" name="Comparator4" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altagb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/generate_signals/Comparator5" name="Comparator5" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="4" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="4" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altagb"/><generic name="lpm_width" value="4"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/generate_signals/Comparator6" name="Comparator6" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="4" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="4" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altaeb"/><generic name="lpm_width" value="4"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/generate_signals/Comparator7" name="Comparator7" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altaeb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/generate_signals/Comparator8" name="Comparator8" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altaeb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/generate_signals/Constant1" name="Constant1" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="1010000101"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/generate_signals/Constant2" name="Constant2" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000111"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/generate_signals/Constant3" name="Constant3" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000001"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/generate_signals/Constant4" name="Constant4" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000110"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/generate_signals/Constant5" name="Constant5" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000010"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/generate_signals/Constant6" name="Constant6" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000001000"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/generate_signals/Constant7" name="Constant7" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="3" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="3"/><generic name="BitPattern" value="000"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/generate_signals/Constant8" name="Constant8" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="3" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="3"/><generic name="BitPattern" value="110"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/generate_signals/Constant9" name="Constant9" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000010"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/generate_signals/Counter" name="Counter" subtype="com.altera.dspbuilder.blockset.arithmetic.Counter" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_counter"><connectionPoint name="sset" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="cnt_ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="q" index="0" clockdomain="Clock" bwl="3" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="use_ena" value="0"/><generic name="svalue" value="1"/><generic name="use_sset" value="1"/><generic name="use_sload" value="0"/><generic name="width" value="3"/><generic name="use_cnt_ena" value="1"/><generic name="modulus" value="7"/><generic name="use_sclr" value="0"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/generate_signals/Logical Bit Operator" name="Logical_Bit_Operator" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/generate_signals/Logical Bit Operator1" name="Logical_Bit_Operator1" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/generate_signals/Logical Bit Operator2" name="Logical_Bit_Operator2" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data2" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltOR"/><generic name="number_inputs" value="3"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/generate_signals/Logical Bit Operator3" name="Logical_Bit_Operator3" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/generate_signals/Logical Bit Operator5" name="Logical_Bit_Operator5" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/generate_signals/Logical Bit Operator6" name="Logical_Bit_Operator6" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/generate_signals/Logical Bit Operator7" name="Logical_Bit_Operator7" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data2" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="3"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/generate_signals/Logical Bit Operator8" name="Logical_Bit_Operator8" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/generate_signals/counter_col" name="counter_col" subtype="com.altera.dspbuilder.blockset.arithmetic.Counter" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_counter"><connectionPoint name="cnt_ena" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="sclr" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="q" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="use_ena" value="0"/><generic name="svalue" value="1"/><generic name="use_sset" value="0"/><generic name="use_sload" value="0"/><generic name="width" value="10"/><generic name="use_cnt_ena" value="1"/><generic name="modulus" value="646"/><generic name="use_sclr" value="1"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/generate_signals/counter_row" name="counter_row" subtype="com.altera.dspbuilder.blockset.arithmetic.Counter" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_counter"><connectionPoint name="cnt_ena" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="sclr" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="q" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="use_ena" value="0"/><generic name="svalue" value="0"/><generic name="use_sset" value="0"/><generic name="use_sload" value="0"/><generic name="width" value="10"/><generic name="use_cnt_ena" value="1"/><generic name="modulus" value="486"/><generic name="use_sclr" value="1"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/generate_signals/valid_out" name="valid_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/generate_signals/sof_out" name="sof_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/generate_signals/eof_out" name="eof_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><signal name="Constant1_output_Comparator_datab" type="wire"><src block="Constant1" port="output"/><dst block="Comparator" port="datab"/></signal><signal name="Constant2_output_Comparator1_datab" type="wire"><src block="Constant2" port="output"/><dst block="Comparator1" port="datab"/></signal><signal name="Constant3_output_Comparator2_datab" type="wire"><src block="Constant3" port="output"/><dst block="Comparator2" port="datab"/></signal><signal name="Constant4_output_Comparator3_datab" type="wire"><src block="Constant4" port="output"/><dst block="Comparator3" port="datab"/></signal><signal name="Constant5_output_Comparator4_datab" type="wire"><src block="Constant5" port="output"/><dst block="Comparator4" port="datab"/></signal><signal name="Constant6_output_Comparator7_datab" type="wire"><src block="Constant6" port="output"/><dst block="Comparator7" port="datab"/></signal><signal name="Constant7_output_Comparator5_datab" type="wire"><src block="Constant7" port="output"/><dst block="Comparator5" port="datab"/></signal><signal name="Constant8_output_Comparator6_datab" type="wire"><src block="Constant8" port="output"/><dst block="Comparator6" port="datab"/></signal><signal name="Constant9_output_Comparator8_datab" type="wire"><src block="Constant9" port="output"/><dst block="Comparator8" port="datab"/></signal><signal name="counter_row_q_Comparator8_dataa" type="wire"><src block="counter_row" port="q"/><dst block="Comparator8" port="dataa"/></signal><signal name="counter_col_q_Comparator7_dataa" type="wire"><src block="counter_col" port="q"/><dst block="Comparator7" port="dataa"/></signal><signal name="counter_col_q_Comparator_dataa" type="wire"><src block="counter_col" port="q"/><dst block="Comparator" port="dataa"/></signal><signal name="Counter_q_Comparator5_dataa" type="wire"><src block="Counter" port="q"/><dst block="Comparator5" port="dataa"/></signal><signal name="counter_col_q_Comparator3_dataa" type="wire"><src block="counter_col" port="q"/><dst block="Comparator3" port="dataa"/></signal><signal name="counter_col_q_Comparator1_dataa" type="wire"><src block="counter_col" port="q"/><dst block="Comparator1" port="dataa"/></signal><signal name="counter_row_q_Comparator4_dataa" type="wire"><src block="counter_row" port="q"/><dst block="Comparator4" port="dataa"/></signal><signal name="counter_row_q_Comparator2_dataa" type="wire"><src block="counter_row" port="q"/><dst block="Comparator2" port="dataa"/></signal><signal name="Counter_q_Comparator6_dataa" type="wire"><src block="Counter" port="q"/><dst block="Comparator6" port="dataa"/></signal><signal name="eof_in_output_Counter_sset" type="wire"><src block="eof_in" port="output"/><dst block="Counter" port="sset"/></signal><signal name="Comparator3_result_Logical_Bit_Operator_data0" type="wire"><src block="Comparator3" port="result"/><dst block="Logical_Bit_Operator" port="data0"/></signal><signal name="Comparator4_result_Logical_Bit_Operator_data1" type="wire"><src block="Comparator4" port="result"/><dst block="Logical_Bit_Operator" port="data1"/></signal><signal name="Comparator1_result_Logical_Bit_Operator1_data0" type="wire"><src block="Comparator1" port="result"/><dst block="Logical_Bit_Operator1" port="data0"/></signal><signal name="Comparator2_result_Logical_Bit_Operator1_data1" type="wire"><src block="Comparator2" port="result"/><dst block="Logical_Bit_Operator1" port="data1"/></signal><signal name="Logical_Bit_Operator_result_Logical_Bit_Operator2_data0" type="wire"><src block="Logical_Bit_Operator" port="result"/><dst block="Logical_Bit_Operator2" port="data0"/></signal><signal name="Logical_Bit_Operator1_result_Logical_Bit_Operator2_data1" type="wire"><src block="Logical_Bit_Operator1" port="result"/><dst block="Logical_Bit_Operator2" port="data1"/></signal><signal name="Comparator5_result_Logical_Bit_Operator2_data2" type="wire"><src block="Comparator5" port="result"/><dst block="Logical_Bit_Operator2" port="data2"/></signal><signal name="valid_in_output_Logical_Bit_Operator3_data0" type="wire"><src block="valid_in" port="output"/><dst block="Logical_Bit_Operator3" port="data0"/></signal><signal name="Comparator6_result_Logical_Bit_Operator3_data1" type="wire"><src block="Comparator6" port="result"/><dst block="Logical_Bit_Operator3" port="data1"/></signal><signal name="valid_in_output_Logical_Bit_Operator5_data0" type="wire"><src block="valid_in" port="output"/><dst block="Logical_Bit_Operator5" port="data0"/></signal><signal name="Logical_Bit_Operator2_result_Logical_Bit_Operator5_data1" type="wire"><src block="Logical_Bit_Operator2" port="result"/><dst block="Logical_Bit_Operator5" port="data1"/></signal><signal name="valid_in_output_Logical_Bit_Operator6_data0" type="wire"><src block="valid_in" port="output"/><dst block="Logical_Bit_Operator6" port="data0"/></signal><signal name="Comparator_result_Logical_Bit_Operator6_data1" type="wire"><src block="Comparator" port="result"/><dst block="Logical_Bit_Operator6" port="data1"/></signal><signal name="valid_in_output_Logical_Bit_Operator7_data0" type="wire"><src block="valid_in" port="output"/><dst block="Logical_Bit_Operator7" port="data0"/></signal><signal name="Comparator8_result_Logical_Bit_Operator7_data1" type="wire"><src block="Comparator8" port="result"/><dst block="Logical_Bit_Operator7" port="data1"/></signal><signal name="Comparator7_result_Logical_Bit_Operator7_data2" type="wire"><src block="Comparator7" port="result"/><dst block="Logical_Bit_Operator7" port="data2"/></signal><signal name="valid_in_output_Logical_Bit_Operator8_data0" type="wire"><src block="valid_in" port="output"/><dst block="Logical_Bit_Operator8" port="data0"/></signal><signal name="Comparator5_result_Logical_Bit_Operator8_data1" type="wire"><src block="Comparator5" port="result"/><dst block="Logical_Bit_Operator8" port="data1"/></signal><signal name="Logical_Bit_Operator8_result_Counter_cnt_ena" type="wire"><src block="Logical_Bit_Operator8" port="result"/><dst block="Counter" port="cnt_ena"/></signal><signal name="valid_in_output_counter_col_cnt_ena" type="wire"><src block="valid_in" port="output"/><dst block="counter_col" port="cnt_ena"/></signal><signal name="eof_in_output_counter_col_sclr" type="wire"><src block="eof_in" port="output"/><dst block="counter_col" port="sclr"/></signal><signal name="Logical_Bit_Operator6_result_counter_row_cnt_ena" type="wire"><src block="Logical_Bit_Operator6" port="result"/><dst block="counter_row" port="cnt_ena"/></signal><signal name="eof_in_output_counter_row_sclr" type="wire"><src block="eof_in" port="output"/><dst block="counter_row" port="sclr"/></signal><signal name="Logical_Bit_Operator5_result_valid_out_input" type="wire"><src block="Logical_Bit_Operator5" port="result"/><dst block="valid_out" port="input"/></signal><signal name="Logical_Bit_Operator7_result_sof_out_input" type="wire"><src block="Logical_Bit_Operator7" port="result"/><dst block="sof_out" port="input"/></signal><signal name="Logical_Bit_Operator3_result_eof_out_input" type="wire"><src block="Logical_Bit_Operator3" port="result"/><dst block="eof_out" port="input"/></signal></system></block><block><system fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/line_buffer" name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="data_in" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="clken" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data_00" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_01" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_02" index="2" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_10" index="3" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_11" index="4" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_12" index="5" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_20" index="6" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_21" index="7" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_22" index="8" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="pixel_out" index="9" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/line_buffer/data_in" name="data_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/line_buffer/clken" name="clken" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/line_buffer/Delay" name="Delay" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/line_buffer/Delay1" name="Delay1" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/line_buffer/Delay10" name="Delay10" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/line_buffer/Delay2" name="Delay2" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/line_buffer/Delay5" name="Delay5" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/line_buffer/Delay6" name="Delay6" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/line_buffer/Delay9" name="Delay9" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/line_buffer/Memory Delay" name="Memory_Delay" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="8"/><generic name="DELAY" value="644"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/line_buffer/Memory Delay1" name="Memory_Delay1" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="8"/><generic name="DELAY" value="644"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/line_buffer/Memory Delay2" name="Memory_Delay2" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="8"/><generic name="DELAY" value="4"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/line_buffer/data_00" name="data_00" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/line_buffer/data_01" name="data_01" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/line_buffer/data_02" name="data_02" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/line_buffer/data_10" name="data_10" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/line_buffer/data_11" name="data_11" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/line_buffer/data_12" name="data_12" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/line_buffer/data_20" name="data_20" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/line_buffer/data_21" name="data_21" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/line_buffer/data_22" name="data_22" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/line_buffer/pixel_out" name="pixel_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><signal name="Delay_output_Delay1_input" type="wire"><src block="Delay" port="output"/><dst block="Delay1" port="input"/></signal><signal name="Delay1_output_Delay2_input" type="wire"><src block="Delay1" port="output"/><dst block="Delay2" port="input"/></signal><signal name="Delay5_output_Delay6_input" type="wire"><src block="Delay5" port="output"/><dst block="Delay6" port="input"/></signal><signal name="Delay9_output_Delay10_input" type="wire"><src block="Delay9" port="output"/><dst block="Delay10" port="input"/></signal><signal name="clken_output_Delay_ena" type="wire"><src block="clken" port="output"/><dst block="Delay" port="ena"/></signal><signal name="clken_output_Delay1_ena" type="wire"><src block="clken" port="output"/><dst block="Delay1" port="ena"/></signal><signal name="clken_output_Delay9_ena" type="wire"><src block="clken" port="output"/><dst block="Delay9" port="ena"/></signal><signal name="clken_output_Delay10_ena" type="wire"><src block="clken" port="output"/><dst block="Delay10" port="ena"/></signal><signal name="clken_output_Delay2_ena" type="wire"><src block="clken" port="output"/><dst block="Delay2" port="ena"/></signal><signal name="data_in_output_Delay_input" type="wire"><src block="data_in" port="output"/><dst block="Delay" port="input"/></signal><signal name="clken_output_Delay5_ena" type="wire"><src block="clken" port="output"/><dst block="Delay5" port="ena"/></signal><signal name="clken_output_Delay6_ena" type="wire"><src block="clken" port="output"/><dst block="Delay6" port="ena"/></signal><signal name="Delay2_output_Memory_Delay_input" type="wire"><src block="Delay2" port="output"/><dst block="Memory_Delay" port="input"/></signal><signal name="clken_output_Memory_Delay_ena" type="wire"><src block="clken" port="output"/><dst block="Memory_Delay" port="ena"/></signal><signal name="Memory_Delay_output_Delay5_input" type="wire"><src block="Memory_Delay" port="output"/><dst block="Delay5" port="input"/></signal><signal name="Delay6_output_Memory_Delay1_input" type="wire"><src block="Delay6" port="output"/><dst block="Memory_Delay1" port="input"/></signal><signal name="clken_output_Memory_Delay1_ena" type="wire"><src block="clken" port="output"/><dst block="Memory_Delay1" port="ena"/></signal><signal name="Memory_Delay1_output_Delay9_input" type="wire"><src block="Memory_Delay1" port="output"/><dst block="Delay9" port="input"/></signal><signal name="Delay5_output_Memory_Delay2_input" type="wire"><src block="Delay5" port="output"/><dst block="Memory_Delay2" port="input"/></signal><signal name="clken_output_Memory_Delay2_ena" type="wire"><src block="clken" port="output"/><dst block="Memory_Delay2" port="ena"/></signal><signal name="Delay_output_data_00_input" type="wire"><src block="Delay" port="output"/><dst block="data_00" port="input"/></signal><signal name="Delay1_output_data_01_input" type="wire"><src block="Delay1" port="output"/><dst block="data_01" port="input"/></signal><signal name="Delay2_output_data_02_input" type="wire"><src block="Delay2" port="output"/><dst block="data_02" port="input"/></signal><signal name="Memory_Delay_output_data_10_input" type="wire"><src block="Memory_Delay" port="output"/><dst block="data_10" port="input"/></signal><signal name="Delay5_output_data_11_input" type="wire"><src block="Delay5" port="output"/><dst block="data_11" port="input"/></signal><signal name="Delay6_output_data_12_input" type="wire"><src block="Delay6" port="output"/><dst block="data_12" port="input"/></signal><signal name="Memory_Delay1_output_data_20_input" type="wire"><src block="Memory_Delay1" port="output"/><dst block="data_20" port="input"/></signal><signal name="Delay9_output_data_21_input" type="wire"><src block="Delay9" port="output"/><dst block="data_21" port="input"/></signal><signal name="Delay10_output_data_22_input" type="wire"><src block="Delay10" port="output"/><dst block="data_22" port="input"/></signal><signal name="Memory_Delay2_output_pixel_out_input" type="wire"><src block="Memory_Delay2" port="output"/><dst block="pixel_out" port="input"/></signal></system></block><block><system fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator" name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="data_00" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_01" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_02" index="2" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_20" index="3" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_21" index="4" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_22" index="5" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="clken" index="6" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="grad_x" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator/data_00" name="data_00" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator/data_01" name="data_01" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator/data_02" name="data_02" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator/data_20" name="data_20" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator/data_21" name="data_21" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator/data_22" name="data_22" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator/clken" name="clken" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator/Bus Concatenation1" name="Bus_Concatenation1" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="widthb" value="8"/><generic name="widtha" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator/Bus Concatenation2" name="Bus_Concatenation2" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="widthb" value="8"/><generic name="widtha" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator/Bus Concatenation3" name="Bus_Concatenation3" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="widthb" value="8"/><generic name="widtha" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator/Bus Concatenation4" name="Bus_Concatenation4" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="widthb" value="8"/><generic name="widtha" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator/Constant1" name="Constant1" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="2"/><generic name="BitPattern" value="00"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator/Constant2" name="Constant2" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="2"/><generic name="BitPattern" value="00"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator/Constant4" name="Constant4" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="2"/><generic name="BitPattern" value="00"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator/Constant5" name="Constant5" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000001"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator/Constant6" name="Constant6" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000001"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator/Constant7" name="Constant7" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000001"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator/Constant8" name="Constant8" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="2"/><generic name="BitPattern" value="00"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator/Delay" name="Delay" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator/Delay1" name="Delay1" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator/Delay2" name="Delay2" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator/Logical Bus Operator" name="Logical_Bus_Operator" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="1111111011"/><generic name="lpm_width" value="10"/><generic name="shift_amount" value="1"/><generic name="signextendrshift" value="1"/><generic name="logical_op" value="AltShiftLeft"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator/Logical Bus Operator1" name="Logical_Bus_Operator1" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="1111111011"/><generic name="lpm_width" value="10"/><generic name="shift_amount" value="1"/><generic name="signextendrshift" value="1"/><generic name="logical_op" value="AltNOT"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator/Logical Bus Operator2" name="Logical_Bus_Operator2" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="1111111011"/><generic name="lpm_width" value="10"/><generic name="shift_amount" value="1"/><generic name="signextendrshift" value="1"/><generic name="logical_op" value="AltShiftLeft"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator/Logical Bus Operator3" name="Logical_Bus_Operator3" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="1111111011"/><generic name="lpm_width" value="10"/><generic name="shift_amount" value="1"/><generic name="signextendrshift" value="1"/><generic name="logical_op" value="AltNOT"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator/Logical Bus Operator4" name="Logical_Bus_Operator4" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="1111111011"/><generic name="lpm_width" value="10"/><generic name="shift_amount" value="1"/><generic name="signextendrshift" value="1"/><generic name="logical_op" value="AltNOT"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator/Parallel Adder Subtractor" name="Parallel_Adder_Subtractor" subtype="com.altera.dspbuilder.blockset.arithmetic.ParallelAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_parallel_adder"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data2" index="2" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data3" index="3" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data4" index="4" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data5" index="5" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="6" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="MaskValue" value="1"/><generic name="dataWidth" value="10"/><generic name="direction" value="+"/><generic name="number_inputs" value="6"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator/Pipelined Adder1" name="Pipelined_Adder1" subtype="com.altera.dspbuilder.blockset.arithmetic.PipelinedAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_pipelined_adder"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="use_carry_out_port" value="0"/><generic name="use_carry_port" value="0"/><generic name="Signed" value="1"/><generic name="or_aclr_inputs" value="1"/><generic name="width" value="10"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator/Pipelined Adder2" name="Pipelined_Adder2" subtype="com.altera.dspbuilder.blockset.arithmetic.PipelinedAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_pipelined_adder"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="use_carry_out_port" value="0"/><generic name="use_carry_port" value="0"/><generic name="Signed" value="1"/><generic name="or_aclr_inputs" value="1"/><generic name="width" value="10"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator/Pipelined Adder3" name="Pipelined_Adder3" subtype="com.altera.dspbuilder.blockset.arithmetic.PipelinedAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_pipelined_adder"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="use_carry_out_port" value="0"/><generic name="use_carry_port" value="0"/><generic name="Signed" value="1"/><generic name="or_aclr_inputs" value="1"/><generic name="width" value="10"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator/grad_x" name="grad_x" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="13"/></libraryBlock></block><signal name="Constant1_output_Bus_Concatenation1_a" type="wire"><src block="Constant1" port="output"/><dst block="Bus_Concatenation1" port="a"/></signal><signal name="Constant2_output_Bus_Concatenation2_a" type="wire"><src block="Constant2" port="output"/><dst block="Bus_Concatenation2" port="a"/></signal><signal name="Constant4_output_Bus_Concatenation4_a" type="wire"><src block="Constant4" port="output"/><dst block="Bus_Concatenation4" port="a"/></signal><signal name="Constant8_output_Bus_Concatenation3_a" type="wire"><src block="Constant8" port="output"/><dst block="Bus_Concatenation3" port="a"/></signal><signal name="data_00_output_Delay_input" type="wire"><src block="data_00" port="output"/><dst block="Delay" port="input"/></signal><signal name="clken_output_Delay1_ena" type="wire"><src block="clken" port="output"/><dst block="Delay1" port="ena"/></signal><signal name="data_20_output_Bus_Concatenation1_b" type="wire"><src block="data_20" port="output"/><dst block="Bus_Concatenation1" port="b"/></signal><signal name="data_21_output_Bus_Concatenation4_b" type="wire"><src block="data_21" port="output"/><dst block="Bus_Concatenation4" port="b"/></signal><signal name="data_22_output_Bus_Concatenation3_b" type="wire"><src block="data_22" port="output"/><dst block="Bus_Concatenation3" port="b"/></signal><signal name="clken_output_Delay_ena" type="wire"><src block="clken" port="output"/><dst block="Delay" port="ena"/></signal><signal name="data_01_output_Bus_Concatenation2_b" type="wire"><src block="data_01" port="output"/><dst block="Bus_Concatenation2" port="b"/></signal><signal name="data_02_output_Delay1_input" type="wire"><src block="data_02" port="output"/><dst block="Delay1" port="input"/></signal><signal name="clken_output_Delay2_ena" type="wire"><src block="clken" port="output"/><dst block="Delay2" port="ena"/></signal><signal name="Bus_Concatenation2_output_Logical_Bus_Operator_dataa" type="wire"><src block="Bus_Concatenation2" port="output"/><dst block="Logical_Bus_Operator" port="dataa"/></signal><signal name="Logical_Bus_Operator_result_Delay2_input" type="wire"><src block="Logical_Bus_Operator" port="result"/><dst block="Delay2" port="input"/></signal><signal name="Bus_Concatenation1_output_Logical_Bus_Operator1_dataa" type="wire"><src block="Bus_Concatenation1" port="output"/><dst block="Logical_Bus_Operator1" port="dataa"/></signal><signal name="Bus_Concatenation4_output_Logical_Bus_Operator2_dataa" type="wire"><src block="Bus_Concatenation4" port="output"/><dst block="Logical_Bus_Operator2" port="dataa"/></signal><signal name="Logical_Bus_Operator2_result_Logical_Bus_Operator3_dataa" type="wire"><src block="Logical_Bus_Operator2" port="result"/><dst block="Logical_Bus_Operator3" port="dataa"/></signal><signal name="Bus_Concatenation3_output_Logical_Bus_Operator4_dataa" type="wire"><src block="Bus_Concatenation3" port="output"/><dst block="Logical_Bus_Operator4" port="dataa"/></signal><signal name="Delay_output_Parallel_Adder_Subtractor_data0" type="wire"><src block="Delay" port="output"/><dst block="Parallel_Adder_Subtractor" port="data0"/></signal><signal name="Delay2_output_Parallel_Adder_Subtractor_data1" type="wire"><src block="Delay2" port="output"/><dst block="Parallel_Adder_Subtractor" port="data1"/></signal><signal name="Delay1_output_Parallel_Adder_Subtractor_data2" type="wire"><src block="Delay1" port="output"/><dst block="Parallel_Adder_Subtractor" port="data2"/></signal><signal name="Pipelined_Adder1_result_Parallel_Adder_Subtractor_data3" type="wire"><src block="Pipelined_Adder1" port="result"/><dst block="Parallel_Adder_Subtractor" port="data3"/></signal><signal name="Pipelined_Adder2_result_Parallel_Adder_Subtractor_data4" type="wire"><src block="Pipelined_Adder2" port="result"/><dst block="Parallel_Adder_Subtractor" port="data4"/></signal><signal name="Pipelined_Adder3_result_Parallel_Adder_Subtractor_data5" type="wire"><src block="Pipelined_Adder3" port="result"/><dst block="Parallel_Adder_Subtractor" port="data5"/></signal><signal name="clken_output_Parallel_Adder_Subtractor_ena" type="wire"><src block="clken" port="output"/><dst block="Parallel_Adder_Subtractor" port="ena"/></signal><signal name="Logical_Bus_Operator1_result_Pipelined_Adder1_dataa" type="wire"><src block="Logical_Bus_Operator1" port="result"/><dst block="Pipelined_Adder1" port="dataa"/></signal><signal name="Constant6_output_Pipelined_Adder1_datab" type="wire"><src block="Constant6" port="output"/><dst block="Pipelined_Adder1" port="datab"/></signal><signal name="clken_output_Pipelined_Adder1_ena" type="wire"><src block="clken" port="output"/><dst block="Pipelined_Adder1" port="ena"/></signal><signal name="Logical_Bus_Operator3_result_Pipelined_Adder2_dataa" type="wire"><src block="Logical_Bus_Operator3" port="result"/><dst block="Pipelined_Adder2" port="dataa"/></signal><signal name="Constant7_output_Pipelined_Adder2_datab" type="wire"><src block="Constant7" port="output"/><dst block="Pipelined_Adder2" port="datab"/></signal><signal name="clken_output_Pipelined_Adder2_ena" type="wire"><src block="clken" port="output"/><dst block="Pipelined_Adder2" port="ena"/></signal><signal name="Logical_Bus_Operator4_result_Pipelined_Adder3_dataa" type="wire"><src block="Logical_Bus_Operator4" port="result"/><dst block="Pipelined_Adder3" port="dataa"/></signal><signal name="Constant5_output_Pipelined_Adder3_datab" type="wire"><src block="Constant5" port="output"/><dst block="Pipelined_Adder3" port="datab"/></signal><signal name="clken_output_Pipelined_Adder3_ena" type="wire"><src block="clken" port="output"/><dst block="Pipelined_Adder3" port="ena"/></signal><signal name="Parallel_Adder_Subtractor_result_grad_x_input" type="wire"><src block="Parallel_Adder_Subtractor" port="result"/><dst block="grad_x" port="input"/></signal></system></block><block><system fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator1" name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="data_00" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_02" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_10" index="2" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_12" index="3" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_20" index="4" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_22" index="5" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="clken" index="6" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="grad_y" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator1/data_00" name="data_00" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator1/data_02" name="data_02" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator1/data_10" name="data_10" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator1/data_12" name="data_12" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator1/data_20" name="data_20" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator1/data_22" name="data_22" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator1/clken" name="clken" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator1/Bus Concatenation1" name="Bus_Concatenation1" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="widthb" value="8"/><generic name="widtha" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator1/Bus Concatenation2" name="Bus_Concatenation2" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="widthb" value="8"/><generic name="widtha" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator1/Bus Concatenation3" name="Bus_Concatenation3" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="widthb" value="8"/><generic name="widtha" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator1/Bus Concatenation4" name="Bus_Concatenation4" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="widthb" value="8"/><generic name="widtha" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator1/Constant3" name="Constant3" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="2"/><generic name="BitPattern" value="00"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator1/Constant4" name="Constant4" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="2"/><generic name="BitPattern" value="00"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator1/Constant5" name="Constant5" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="2"/><generic name="BitPattern" value="00"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator1/Constant6" name="Constant6" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000001"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator1/Constant7" name="Constant7" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000001"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator1/Constant8" name="Constant8" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000001"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator1/Constant9" name="Constant9" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="2"/><generic name="BitPattern" value="00"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator1/Delay" name="Delay" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator1/Delay1" name="Delay1" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator1/Delay2" name="Delay2" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator1/Logical Bus Operator2" name="Logical_Bus_Operator2" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="1111111011"/><generic name="lpm_width" value="10"/><generic name="shift_amount" value="1"/><generic name="signextendrshift" value="1"/><generic name="logical_op" value="AltShiftLeft"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator1/Logical Bus Operator3" name="Logical_Bus_Operator3" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="1111111011"/><generic name="lpm_width" value="10"/><generic name="shift_amount" value="1"/><generic name="signextendrshift" value="1"/><generic name="logical_op" value="AltNOT"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator1/Logical Bus Operator4" name="Logical_Bus_Operator4" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="1111111011"/><generic name="lpm_width" value="10"/><generic name="shift_amount" value="1"/><generic name="signextendrshift" value="1"/><generic name="logical_op" value="AltShiftLeft"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator1/Logical Bus Operator5" name="Logical_Bus_Operator5" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="1111111011"/><generic name="lpm_width" value="10"/><generic name="shift_amount" value="1"/><generic name="signextendrshift" value="1"/><generic name="logical_op" value="AltNOT"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator1/Logical Bus Operator6" name="Logical_Bus_Operator6" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="1111111011"/><generic name="lpm_width" value="10"/><generic name="shift_amount" value="1"/><generic name="signextendrshift" value="1"/><generic name="logical_op" value="AltNOT"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator1/Parallel Adder Subtractor" name="Parallel_Adder_Subtractor" subtype="com.altera.dspbuilder.blockset.arithmetic.ParallelAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_parallel_adder"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data2" index="2" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data3" index="3" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data4" index="4" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data5" index="5" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="6" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="MaskValue" value="1"/><generic name="dataWidth" value="10"/><generic name="direction" value="+"/><generic name="number_inputs" value="6"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator1/Pipelined Adder1" name="Pipelined_Adder1" subtype="com.altera.dspbuilder.blockset.arithmetic.PipelinedAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_pipelined_adder"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="use_carry_out_port" value="0"/><generic name="use_carry_port" value="0"/><generic name="Signed" value="1"/><generic name="or_aclr_inputs" value="1"/><generic name="width" value="10"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator1/Pipelined Adder2" name="Pipelined_Adder2" subtype="com.altera.dspbuilder.blockset.arithmetic.PipelinedAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_pipelined_adder"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="use_carry_out_port" value="0"/><generic name="use_carry_port" value="0"/><generic name="Signed" value="1"/><generic name="or_aclr_inputs" value="1"/><generic name="width" value="10"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator1/Pipelined Adder3" name="Pipelined_Adder3" subtype="com.altera.dspbuilder.blockset.arithmetic.PipelinedAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_pipelined_adder"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="use_carry_out_port" value="0"/><generic name="use_carry_port" value="0"/><generic name="Signed" value="1"/><generic name="or_aclr_inputs" value="1"/><generic name="width" value="10"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/multiplier_accumulator1/grad_y" name="grad_y" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="13"/></libraryBlock></block><signal name="Constant3_output_Bus_Concatenation1_a" type="wire"><src block="Constant3" port="output"/><dst block="Bus_Concatenation1" port="a"/></signal><signal name="Constant4_output_Bus_Concatenation2_a" type="wire"><src block="Constant4" port="output"/><dst block="Bus_Concatenation2" port="a"/></signal><signal name="Constant5_output_Bus_Concatenation4_a" type="wire"><src block="Constant5" port="output"/><dst block="Bus_Concatenation4" port="a"/></signal><signal name="Constant9_output_Bus_Concatenation3_a" type="wire"><src block="Constant9" port="output"/><dst block="Bus_Concatenation3" port="a"/></signal><signal name="data_00_output_Delay_input" type="wire"><src block="data_00" port="output"/><dst block="Delay" port="input"/></signal><signal name="clken_output_Delay1_ena" type="wire"><src block="clken" port="output"/><dst block="Delay1" port="ena"/></signal><signal name="data_02_output_Bus_Concatenation1_b" type="wire"><src block="data_02" port="output"/><dst block="Bus_Concatenation1" port="b"/></signal><signal name="data_12_output_Bus_Concatenation4_b" type="wire"><src block="data_12" port="output"/><dst block="Bus_Concatenation4" port="b"/></signal><signal name="data_22_output_Bus_Concatenation3_b" type="wire"><src block="data_22" port="output"/><dst block="Bus_Concatenation3" port="b"/></signal><signal name="clken_output_Delay_ena" type="wire"><src block="clken" port="output"/><dst block="Delay" port="ena"/></signal><signal name="data_10_output_Bus_Concatenation2_b" type="wire"><src block="data_10" port="output"/><dst block="Bus_Concatenation2" port="b"/></signal><signal name="data_20_output_Delay1_input" type="wire"><src block="data_20" port="output"/><dst block="Delay1" port="input"/></signal><signal name="clken_output_Delay2_ena" type="wire"><src block="clken" port="output"/><dst block="Delay2" port="ena"/></signal><signal name="Bus_Concatenation2_output_Logical_Bus_Operator2_dataa" type="wire"><src block="Bus_Concatenation2" port="output"/><dst block="Logical_Bus_Operator2" port="dataa"/></signal><signal name="Logical_Bus_Operator2_result_Delay2_input" type="wire"><src block="Logical_Bus_Operator2" port="result"/><dst block="Delay2" port="input"/></signal><signal name="Bus_Concatenation1_output_Logical_Bus_Operator3_dataa" type="wire"><src block="Bus_Concatenation1" port="output"/><dst block="Logical_Bus_Operator3" port="dataa"/></signal><signal name="Bus_Concatenation4_output_Logical_Bus_Operator4_dataa" type="wire"><src block="Bus_Concatenation4" port="output"/><dst block="Logical_Bus_Operator4" port="dataa"/></signal><signal name="Logical_Bus_Operator4_result_Logical_Bus_Operator5_dataa" type="wire"><src block="Logical_Bus_Operator4" port="result"/><dst block="Logical_Bus_Operator5" port="dataa"/></signal><signal name="Bus_Concatenation3_output_Logical_Bus_Operator6_dataa" type="wire"><src block="Bus_Concatenation3" port="output"/><dst block="Logical_Bus_Operator6" port="dataa"/></signal><signal name="Delay_output_Parallel_Adder_Subtractor_data0" type="wire"><src block="Delay" port="output"/><dst block="Parallel_Adder_Subtractor" port="data0"/></signal><signal name="Pipelined_Adder1_result_Parallel_Adder_Subtractor_data1" type="wire"><src block="Pipelined_Adder1" port="result"/><dst block="Parallel_Adder_Subtractor" port="data1"/></signal><signal name="Delay2_output_Parallel_Adder_Subtractor_data2" type="wire"><src block="Delay2" port="output"/><dst block="Parallel_Adder_Subtractor" port="data2"/></signal><signal name="Pipelined_Adder2_result_Parallel_Adder_Subtractor_data3" type="wire"><src block="Pipelined_Adder2" port="result"/><dst block="Parallel_Adder_Subtractor" port="data3"/></signal><signal name="Delay1_output_Parallel_Adder_Subtractor_data4" type="wire"><src block="Delay1" port="output"/><dst block="Parallel_Adder_Subtractor" port="data4"/></signal><signal name="Pipelined_Adder3_result_Parallel_Adder_Subtractor_data5" type="wire"><src block="Pipelined_Adder3" port="result"/><dst block="Parallel_Adder_Subtractor" port="data5"/></signal><signal name="clken_output_Parallel_Adder_Subtractor_ena" type="wire"><src block="clken" port="output"/><dst block="Parallel_Adder_Subtractor" port="ena"/></signal><signal name="Logical_Bus_Operator3_result_Pipelined_Adder1_dataa" type="wire"><src block="Logical_Bus_Operator3" port="result"/><dst block="Pipelined_Adder1" port="dataa"/></signal><signal name="Constant7_output_Pipelined_Adder1_datab" type="wire"><src block="Constant7" port="output"/><dst block="Pipelined_Adder1" port="datab"/></signal><signal name="clken_output_Pipelined_Adder1_ena" type="wire"><src block="clken" port="output"/><dst block="Pipelined_Adder1" port="ena"/></signal><signal name="Logical_Bus_Operator5_result_Pipelined_Adder2_dataa" type="wire"><src block="Logical_Bus_Operator5" port="result"/><dst block="Pipelined_Adder2" port="dataa"/></signal><signal name="Constant8_output_Pipelined_Adder2_datab" type="wire"><src block="Constant8" port="output"/><dst block="Pipelined_Adder2" port="datab"/></signal><signal name="clken_output_Pipelined_Adder2_ena" type="wire"><src block="clken" port="output"/><dst block="Pipelined_Adder2" port="ena"/></signal><signal name="Logical_Bus_Operator6_result_Pipelined_Adder3_dataa" type="wire"><src block="Logical_Bus_Operator6" port="result"/><dst block="Pipelined_Adder3" port="dataa"/></signal><signal name="Constant6_output_Pipelined_Adder3_datab" type="wire"><src block="Constant6" port="output"/><dst block="Pipelined_Adder3" port="datab"/></signal><signal name="clken_output_Pipelined_Adder3_ena" type="wire"><src block="clken" port="output"/><dst block="Pipelined_Adder3" port="ena"/></signal><signal name="Parallel_Adder_Subtractor_result_grad_y_input" type="wire"><src block="Parallel_Adder_Subtractor" port="result"/><dst block="grad_y" port="input"/></signal></system></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/pixel_out" name="pixel_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/grad_out" name="grad_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/valid_out" name="valid_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/sof_out" name="sof_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Magnitude_Gradient_2/eof_out" name="eof_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><signal name="valid_in_output_Delay3_ena" type="wire"><src block="valid_in" port="output"/><dst block="Delay3" port="ena"/></signal><signal name="Magnitude_result_Pipelined_Adder_dataa" type="wire"><src block="Magnitude" port="result"/><dst block="Pipelined_Adder" port="dataa"/></signal><signal name="Magnitude1_result_Pipelined_Adder_datab" type="wire"><src block="Magnitude1" port="result"/><dst block="Pipelined_Adder" port="datab"/></signal><signal name="valid_in_output_Pipelined_Adder_ena" type="wire"><src block="valid_in" port="output"/><dst block="Pipelined_Adder" port="ena"/></signal><signal name="valid_in_output_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals_valid_in" type="wire"><src block="valid_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals" port="valid_in"/></signal><signal name="eof_in_output_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals_eof_in" type="wire"><src block="eof_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals" port="eof_in"/></signal><signal name="pixel_in_output_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer_data_in" type="wire"><src block="pixel_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer" port="data_in"/></signal><signal name="valid_in_output_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer_clken" type="wire"><src block="valid_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer" port="clken"/></signal><signal name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer_pixel_out_Delay3_input" type="wire"><src block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer" port="pixel_out"/><dst block="Delay3" port="input"/></signal><signal name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer_data_00_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator_data_00" type="wire"><src block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer" port="data_00"/><dst block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator" port="data_00"/></signal><signal name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer_data_01_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator_data_01" type="wire"><src block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer" port="data_01"/><dst block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator" port="data_01"/></signal><signal name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer_data_02_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator_data_02" type="wire"><src block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer" port="data_02"/><dst block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator" port="data_02"/></signal><signal name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer_data_20_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator_data_20" type="wire"><src block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer" port="data_20"/><dst block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator" port="data_20"/></signal><signal name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer_data_21_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator_data_21" type="wire"><src block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer" port="data_21"/><dst block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator" port="data_21"/></signal><signal name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer_data_22_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator_data_22" type="wire"><src block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer" port="data_22"/><dst block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator" port="data_22"/></signal><signal name="valid_in_output_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator_clken" type="wire"><src block="valid_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator" port="clken"/></signal><signal name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator_grad_x_Magnitude_data" type="wire"><src block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator" port="grad_x"/><dst block="Magnitude" port="data"/></signal><signal name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer_data_00_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1_data_00" type="wire"><src block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer" port="data_00"/><dst block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1" port="data_00"/></signal><signal name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer_data_02_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1_data_02" type="wire"><src block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer" port="data_02"/><dst block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1" port="data_02"/></signal><signal name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer_data_10_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1_data_10" type="wire"><src block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer" port="data_10"/><dst block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1" port="data_10"/></signal><signal name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer_data_12_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1_data_12" type="wire"><src block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer" port="data_12"/><dst block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1" port="data_12"/></signal><signal name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer_data_20_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1_data_20" type="wire"><src block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer" port="data_20"/><dst block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1" port="data_20"/></signal><signal name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer_data_22_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1_data_22" type="wire"><src block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer" port="data_22"/><dst block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1" port="data_22"/></signal><signal name="valid_in_output_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1_clken" type="wire"><src block="valid_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1" port="clken"/></signal><signal name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1_grad_y_Magnitude1_data" type="wire"><src block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1" port="grad_y"/><dst block="Magnitude1" port="data"/></signal><signal name="Delay3_output_pixel_out_input" type="wire"><src block="Delay3" port="output"/><dst block="pixel_out" port="input"/></signal><signal name="Pipelined_Adder_result_grad_out_input" type="wire"><src block="Pipelined_Adder" port="result"/><dst block="grad_out" port="input"/></signal><signal name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals_valid_out_valid_out_input" type="wire"><src block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals" port="valid_out"/><dst block="valid_out" port="input"/></signal><signal name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals_sof_out_sof_out_input" type="wire"><src block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals" port="sof_out"/><dst block="sof_out" port="input"/></signal><signal name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals_eof_out_eof_out_input" type="wire"><src block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals" port="eof_out"/><dst block="eof_out" port="input"/></signal></system></block><block><system fullName="localedgepreserve/Fusion/Cal_Weight" name="localedgepreserve_Fusion_Cal_Weight" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="pixel_in" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="valid_in" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="eof_in" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="addr_in" index="3" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="value_out" index="0" clockdomain="Clock" bwl="8" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="max_out" index="1" clockdomain="Clock" bwl="8" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/pixel_in" name="pixel_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/valid_in" name="valid_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/eof_in" name="eof_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/addr_in" name="addr_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Acc_Histogram" name="Acc_Histogram" subtype="com.altera.dspbuilder.blockset.altlab.HDLImport" synthesizable="true" type="LibraryBlock" entityName="dual_port_ram_sync2_import"><connectionPoint name="data" index="0" clockdomain="Clock" bwl="32" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="write_address" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="read_address" index="2" clockdomain="Clock" bwl="8" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="we" index="3" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="q" index="0" clockdomain="Clock" bwl="32" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="max" index="1" clockdomain="Clock" bwl="32" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Binary Point Casting" name="Binary_Point_Casting" subtype="com.altera.dspbuilder.blockset.iobus.BinaryPointCasting" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="32" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="width_outl" value="32"/><generic name="width_inr" value="0"/><generic name="width_outr" value="0"/><generic name="width_inl" value="32"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Binary Point Casting1" name="Binary_Point_Casting1" subtype="com.altera.dspbuilder.blockset.iobus.BinaryPointCasting" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="32" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="width_outl" value="32"/><generic name="width_inr" value="0"/><generic name="width_outr" value="0"/><generic name="width_inl" value="32"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Binary Point Casting2" name="Binary_Point_Casting2" subtype="com.altera.dspbuilder.blockset.iobus.BinaryPointCasting" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="32" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="width_outl" value="32"/><generic name="width_inr" value="0"/><generic name="width_outr" value="0"/><generic name="width_inl" value="32"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Comparator" name="Comparator" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="21" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="21" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altagb"/><generic name="lpm_width" value="21"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Comparator1" name="Comparator1" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altagb"/><generic name="lpm_width" value="10"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Comparator2" name="Comparator2" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="9" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altaeb"/><generic name="lpm_width" value="9"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Comparator3" name="Comparator3" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altalb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Comparator4" name="Comparator4" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altaeb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Comparator5" name="Comparator5" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="9" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altaeb"/><generic name="lpm_width" value="9"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Comparator6" name="Comparator6" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altalb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Comparator7" name="Comparator7" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altagb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Comparator8" name="Comparator8" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altalb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Constant1" name="Constant1" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="19" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="19"/><generic name="BitPattern" value="1001010111111111111"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Constant11" name="Constant11" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="9"/><generic name="BitPattern" value="100000000"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Constant12" name="Constant12" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0011111111"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Constant13" name="Constant13" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000000000000"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Constant14" name="Constant14" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0100000000"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Constant2" name="Constant2" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="width" value="24"/><generic name="BitPattern" value="000000000000000000110110"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Constant3" name="Constant3" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000001"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Constant4" name="Constant4" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000000000001"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Constant5" name="Constant5" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000000"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Constant7" name="Constant7" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000000"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Constant8" name="Constant8" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="8"/><generic name="BitPattern" value="00000000"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Constant9" name="Constant9" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="width" value="32"/><generic name="BitPattern" value="00000000000000000000000000000000"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Counter" name="Counter" subtype="com.altera.dspbuilder.blockset.arithmetic.Counter" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_counter"><connectionPoint name="cnt_ena" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="sclr" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="q" index="0" clockdomain="Clock" bwl="20" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="use_ena" value="0"/><generic name="svalue" value="1"/><generic name="use_sset" value="0"/><generic name="use_sload" value="0"/><generic name="width" value="20"/><generic name="use_cnt_ena" value="1"/><generic name="modulus" value="-1"/><generic name="use_sclr" value="1"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Counter1" name="Counter1" subtype="com.altera.dspbuilder.blockset.arithmetic.Counter" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_counter"><connectionPoint name="cnt_ena" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="sclr" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="q" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="use_ena" value="0"/><generic name="svalue" value="1"/><generic name="use_sset" value="0"/><generic name="use_sload" value="0"/><generic name="width" value="9"/><generic name="use_cnt_ena" value="1"/><generic name="modulus" value="-1"/><generic name="use_sclr" value="1"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Counter2" name="Counter2" subtype="com.altera.dspbuilder.blockset.arithmetic.Counter" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_counter"><connectionPoint name="cnt_ena" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="sclr" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="q" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="use_ena" value="0"/><generic name="svalue" value="1"/><generic name="use_sset" value="0"/><generic name="use_sload" value="0"/><generic name="width" value="10"/><generic name="use_cnt_ena" value="1"/><generic name="modulus" value="-1"/><generic name="use_sclr" value="1"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Counter3" name="Counter3" subtype="com.altera.dspbuilder.blockset.arithmetic.Counter" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_counter"><connectionPoint name="cnt_ena" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="sclr" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="q" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="use_ena" value="0"/><generic name="svalue" value="1"/><generic name="use_sset" value="0"/><generic name="use_sload" value="0"/><generic name="width" value="10"/><generic name="use_cnt_ena" value="1"/><generic name="modulus" value="-1"/><generic name="use_sclr" value="1"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Delay" name="Delay" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="delay" value="2"/><generic name="use_init" value="0"/><generic name="width" value="1"/><generic name="BitPattern" value="1"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Delay1" name="Delay1" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="delay" value="3"/><generic name="use_init" value="0"/><generic name="width" value="1"/><generic name="BitPattern" value="1"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Delay2" name="Delay2" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="1"/><generic name="BitPattern" value="1"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Delay4" name="Delay4" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="delay" value="4"/><generic name="use_init" value="0"/><generic name="width" value="1"/><generic name="BitPattern" value="1"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Delay5" name="Delay5" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="delay" value="4"/><generic name="use_init" value="0"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Histogram" name="Histogram" subtype="com.altera.dspbuilder.blockset.altlab.HDLImport" synthesizable="true" type="LibraryBlock" entityName="dual_port_ram_sync_import"><connectionPoint name="data" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="write_address" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="read_address" index="2" clockdomain="Clock" bwl="8" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="we" index="3" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="q" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Logical Bit Operator" name="Logical_Bit_Operator" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltNOT"/><generic name="number_inputs" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Logical Bit Operator1" name="Logical_Bit_Operator1" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Logical Bit Operator10" name="Logical_Bit_Operator10" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data2" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="3"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Logical Bit Operator2" name="Logical_Bit_Operator2" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Logical Bit Operator3" name="Logical_Bit_Operator3" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Logical Bit Operator4" name="Logical_Bit_Operator4" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltNOT"/><generic name="number_inputs" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Logical Bit Operator5" name="Logical_Bit_Operator5" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Logical Bit Operator6" name="Logical_Bit_Operator6" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltOR"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Logical Bit Operator7" name="Logical_Bit_Operator7" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Logical Bit Operator8" name="Logical_Bit_Operator8" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data2" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="3"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Memory Delay1" name="Memory_Delay1" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="8"/><generic name="DELAY" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Memory Delay2" name="Memory_Delay2" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="8"/><generic name="DELAY" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Memory Delay3" name="Memory_Delay3" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="1"/><generic name="DELAY" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Memory Delay4" name="Memory_Delay4" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="8"/><generic name="DELAY" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Memory Delay5" name="Memory_Delay5" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="16"/><generic name="DELAY" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Memory Delay6" name="Memory_Delay6" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="1"/><generic name="DELAY" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Memory Delay7" name="Memory_Delay7" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="1"/><generic name="DELAY" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Memory Delay8" name="Memory_Delay8" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="1"/><generic name="DELAY" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Multiplexer" name="Multiplexer" subtype="com.altera.dspbuilder.blockset.gatecontrol.Multiplexer" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplexer"><connectionPoint name="sel" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="in0" index="1" clockdomain="Clock" bwl="9" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="in1" index="2" clockdomain="Clock" bwl="9" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="pipeline" value="0"/><generic name="use_one_hot_select_bus" value="0"/><generic name="width" value="9"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Multiplexer1" name="Multiplexer1" subtype="com.altera.dspbuilder.blockset.gatecontrol.Multiplexer" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplexer"><connectionPoint name="sel" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="in0" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="in1" index="2" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="pipeline" value="1"/><generic name="use_one_hot_select_bus" value="0"/><generic name="width" value="11"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Multiplexer2" name="Multiplexer2" subtype="com.altera.dspbuilder.blockset.gatecontrol.Multiplexer" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplexer"><connectionPoint name="sel" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="in0" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="in1" index="2" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="pipeline" value="0"/><generic name="use_one_hot_select_bus" value="0"/><generic name="width" value="11"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Multiplexer3" name="Multiplexer3" subtype="com.altera.dspbuilder.blockset.gatecontrol.Multiplexer" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplexer"><connectionPoint name="sel" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="in0" index="1" clockdomain="Clock" bwl="32" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="in1" index="2" clockdomain="Clock" bwl="32" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="32" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="pipeline" value="0"/><generic name="use_one_hot_select_bus" value="0"/><generic name="width" value="56"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Multiplexer4" name="Multiplexer4" subtype="com.altera.dspbuilder.blockset.gatecontrol.Multiplexer" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplexer"><connectionPoint name="sel" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="in0" index="1" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="in1" index="2" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="pipeline" value="0"/><generic name="use_one_hot_select_bus" value="0"/><generic name="width" value="16"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Multiplexer5" name="Multiplexer5" subtype="com.altera.dspbuilder.blockset.gatecontrol.Multiplexer" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplexer"><connectionPoint name="sel" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="in0" index="1" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="in1" index="2" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="pipeline" value="0"/><generic name="use_one_hot_select_bus" value="0"/><generic name="width" value="10"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Multiplexer6" name="Multiplexer6" subtype="com.altera.dspbuilder.blockset.gatecontrol.Multiplexer" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplexer"><connectionPoint name="sel" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="in0" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="in1" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="pipeline" value="0"/><generic name="use_one_hot_select_bus" value="0"/><generic name="width" value="1"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Multiplexer7" name="Multiplexer7" subtype="com.altera.dspbuilder.blockset.gatecontrol.Multiplexer" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplexer"><connectionPoint name="sel" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="in0" index="1" clockdomain="Clock" bwl="17" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="in1" index="2" clockdomain="Clock" bwl="17" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="17" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="pipeline" value="0"/><generic name="use_one_hot_select_bus" value="0"/><generic name="width" value="17"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Multiplexer8" name="Multiplexer8" subtype="com.altera.dspbuilder.blockset.gatecontrol.Multiplexer" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplexer"><connectionPoint name="sel" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="in0" index="1" clockdomain="Clock" bwl="17" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="in1" index="2" clockdomain="Clock" bwl="17" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="17" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="pipeline" value="0"/><generic name="use_one_hot_select_bus" value="0"/><generic name="width" value="17"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Multiplier" name="Multiplier" subtype="com.altera.dspbuilder.blockset.arithmetic.Multiplier" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplier"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="32" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="0" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="8" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="pipeline" value="1"/><generic name="bWidth" value="24"/><generic name="aWidth" value="32"/><generic name="Signed" value="0"/><generic name="OutputLsb" value="0"/><generic name="DEDICATED_MULTIPLIER_CIRCUITRY" value="YES"/><generic name="OutputMsb" value="31"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Multiplier1" name="Multiplier1" subtype="com.altera.dspbuilder.blockset.arithmetic.Multiplier" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplier"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="pipeline" value="1"/><generic name="bWidth" value="8"/><generic name="aWidth" value="16"/><generic name="Signed" value="0"/><generic name="OutputLsb" value="0"/><generic name="DEDICATED_MULTIPLIER_CIRCUITRY" value="YES"/><generic name="OutputMsb" value="23"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Pipelined Adder" name="Pipelined_Adder" subtype="com.altera.dspbuilder.blockset.arithmetic.PipelinedAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_pipelined_adder"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="pipeline" value="1"/><generic name="use_carry_out_port" value="0"/><generic name="use_carry_port" value="0"/><generic name="Signed" value="0"/><generic name="or_aclr_inputs" value="1"/><generic name="width" value="16"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Pipelined Adder1" name="Pipelined_Adder1" subtype="com.altera.dspbuilder.blockset.arithmetic.PipelinedAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_pipelined_adder"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="32" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="32" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="32" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="pipeline" value="1"/><generic name="use_carry_out_port" value="0"/><generic name="use_carry_port" value="0"/><generic name="Signed" value="0"/><generic name="or_aclr_inputs" value="1"/><generic name="width" value="32"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/Pipelined Adder2" name="Pipelined_Adder2" subtype="com.altera.dspbuilder.blockset.arithmetic.PipelinedAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_pipelined_adder"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="pipeline" value="0"/><generic name="use_carry_out_port" value="0"/><generic name="use_carry_port" value="0"/><generic name="Signed" value="1"/><generic name="or_aclr_inputs" value="1"/><generic name="width" value="10"/><generic name="ndirection" value="0"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/VCC" name="VCC" subtype="com.altera.dspbuilder.blockset.iobus.VCC" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_vcc"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/value_out" name="value_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="32"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Cal_Weight/max_out" name="max_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="24" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="24" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="32"/></libraryBlock></block><signal name="Binary_Point_Casting_output_Acc_Histogram_data" type="wire"><src block="Binary_Point_Casting" port="output"/><dst block="Acc_Histogram" port="data"/></signal><signal name="Acc_Histogram_q_Binary_Point_Casting1_input" type="wire"><src block="Acc_Histogram" port="q"/><dst block="Binary_Point_Casting1" port="input"/></signal><signal name="Acc_Histogram_max_Binary_Point_Casting2_input" type="wire"><src block="Acc_Histogram" port="max"/><dst block="Binary_Point_Casting2" port="input"/></signal><signal name="Constant1_output_Comparator_datab" type="wire"><src block="Constant1" port="output"/><dst block="Comparator" port="datab"/></signal><signal name="Constant11_output_Comparator6_datab" type="wire"><src block="Constant11" port="output"/><dst block="Comparator6" port="datab"/></signal><signal name="Constant12_output_Comparator7_datab" type="wire"><src block="Constant12" port="output"/><dst block="Comparator7" port="datab"/></signal><signal name="Constant14_output_Comparator8_datab" type="wire"><src block="Constant14" port="output"/><dst block="Comparator8" port="datab"/></signal><signal name="Constant5_output_Comparator1_datab" type="wire"><src block="Constant5" port="output"/><dst block="Comparator1" port="datab"/></signal><signal name="Constant7_output_Comparator3_datab" type="wire"><src block="Constant7" port="output"/><dst block="Comparator3" port="datab"/></signal><signal name="Delay4_output_Acc_Histogram_we" type="wire"><src block="Delay4" port="output"/><dst block="Acc_Histogram" port="we"/></signal><signal name="Counter_q_Comparator_dataa" type="wire"><src block="Counter" port="q"/><dst block="Comparator" port="dataa"/></signal><signal name="valid_in_output_Counter_cnt_ena" type="wire"><src block="valid_in" port="output"/><dst block="Counter" port="cnt_ena"/></signal><signal name="Delay2_output_Delay1_input" type="wire"><src block="Delay2" port="output"/><dst block="Delay1" port="input"/></signal><signal name="Counter1_q_Comparator1_dataa" type="wire"><src block="Counter1" port="q"/><dst block="Comparator1" port="dataa"/></signal><signal name="Delay2_output_Delay4_input" type="wire"><src block="Delay2" port="output"/><dst block="Delay4" port="input"/></signal><signal name="Counter2_q_Delay5_input" type="wire"><src block="Counter2" port="q"/><dst block="Delay5" port="input"/></signal><signal name="Delay5_output_Acc_Histogram_write_address" type="wire"><src block="Delay5" port="output"/><dst block="Acc_Histogram" port="write_address"/></signal><signal name="Counter2_q_Comparator6_dataa" type="wire"><src block="Counter2" port="q"/><dst block="Comparator6" port="dataa"/></signal><signal name="Counter2_q_Comparator7_dataa" type="wire"><src block="Counter2" port="q"/><dst block="Comparator7" port="dataa"/></signal><signal name="Counter3_q_Comparator8_dataa" type="wire"><src block="Counter3" port="q"/><dst block="Comparator8" port="dataa"/></signal><signal name="Logical_Bit_Operator5_result_Counter_sclr" type="wire"><src block="Logical_Bit_Operator5" port="result"/><dst block="Counter" port="sclr"/></signal><signal name="Logical_Bit_Operator5_result_Counter2_sclr" type="wire"><src block="Logical_Bit_Operator5" port="result"/><dst block="Counter2" port="sclr"/></signal><signal name="Logical_Bit_Operator5_result_Counter3_sclr" type="wire"><src block="Logical_Bit_Operator5" port="result"/><dst block="Counter3" port="sclr"/></signal><signal name="addr_in_output_Acc_Histogram_read_address" type="wire"><src block="addr_in" port="output"/><dst block="Acc_Histogram" port="read_address"/></signal><signal name="Delay2_output_Counter2_cnt_ena" type="wire"><src block="Delay2" port="output"/><dst block="Counter2" port="cnt_ena"/></signal><signal name="Counter2_q_Comparator4_datab" type="wire"><src block="Counter2" port="q"/><dst block="Comparator4" port="datab"/></signal><signal name="pixel_in_output_Comparator2_datab" type="wire"><src block="pixel_in" port="output"/><dst block="Comparator2" port="datab"/></signal><signal name="pixel_in_output_Comparator5_datab" type="wire"><src block="pixel_in" port="output"/><dst block="Comparator5" port="datab"/></signal><signal name="Counter1_q_Comparator4_dataa" type="wire"><src block="Counter1" port="q"/><dst block="Comparator4" port="dataa"/></signal><signal name="Multiplexer4_result_Histogram_data" type="wire"><src block="Multiplexer4" port="result"/><dst block="Histogram" port="data"/></signal><signal name="Multiplexer5_result_Histogram_write_address" type="wire"><src block="Multiplexer5" port="result"/><dst block="Histogram" port="write_address"/></signal><signal name="Multiplexer_result_Histogram_read_address" type="wire"><src block="Multiplexer" port="result"/><dst block="Histogram" port="read_address"/></signal><signal name="Multiplexer6_result_Histogram_we" type="wire"><src block="Multiplexer6" port="result"/><dst block="Histogram" port="we"/></signal><signal name="Comparator_result_Logical_Bit_Operator_data0" type="wire"><src block="Comparator" port="result"/><dst block="Logical_Bit_Operator" port="data0"/></signal><signal name="valid_in_output_Logical_Bit_Operator1_data0" type="wire"><src block="valid_in" port="output"/><dst block="Logical_Bit_Operator1" port="data0"/></signal><signal name="Logical_Bit_Operator_result_Logical_Bit_Operator1_data1" type="wire"><src block="Logical_Bit_Operator" port="result"/><dst block="Logical_Bit_Operator1" port="data1"/></signal><signal name="Logical_Bit_Operator1_result_Delay_input" type="wire"><src block="Logical_Bit_Operator1" port="result"/><dst block="Delay" port="input"/></signal><signal name="Comparator5_result_Logical_Bit_Operator10_data0" type="wire"><src block="Comparator5" port="result"/><dst block="Logical_Bit_Operator10" port="data0"/></signal><signal name="valid_in_output_Logical_Bit_Operator10_data1" type="wire"><src block="valid_in" port="output"/><dst block="Logical_Bit_Operator10" port="data1"/></signal><signal name="Comparator_result_Logical_Bit_Operator2_data0" type="wire"><src block="Comparator" port="result"/><dst block="Logical_Bit_Operator2" port="data0"/></signal><signal name="Comparator6_result_Logical_Bit_Operator2_data1" type="wire"><src block="Comparator6" port="result"/><dst block="Logical_Bit_Operator2" port="data1"/></signal><signal name="Logical_Bit_Operator2_result_Counter1_cnt_ena" type="wire"><src block="Logical_Bit_Operator2" port="result"/><dst block="Counter1" port="cnt_ena"/></signal><signal name="Comparator7_result_Logical_Bit_Operator3_data0" type="wire"><src block="Comparator7" port="result"/><dst block="Logical_Bit_Operator3" port="data0"/></signal><signal name="Comparator8_result_Logical_Bit_Operator3_data1" type="wire"><src block="Comparator8" port="result"/><dst block="Logical_Bit_Operator3" port="data1"/></signal><signal name="Logical_Bit_Operator3_result_Counter3_cnt_ena" type="wire"><src block="Logical_Bit_Operator3" port="result"/><dst block="Counter3" port="cnt_ena"/></signal><signal name="Comparator8_result_Logical_Bit_Operator4_data0" type="wire"><src block="Comparator8" port="result"/><dst block="Logical_Bit_Operator4" port="data0"/></signal><signal name="eof_in_output_Logical_Bit_Operator5_data0" type="wire"><src block="eof_in" port="output"/><dst block="Logical_Bit_Operator5" port="data0"/></signal><signal name="Logical_Bit_Operator4_result_Logical_Bit_Operator5_data1" type="wire"><src block="Logical_Bit_Operator4" port="result"/><dst block="Logical_Bit_Operator5" port="data1"/></signal><signal name="Delay2_output_Logical_Bit_Operator6_data0" type="wire"><src block="Delay2" port="output"/><dst block="Logical_Bit_Operator6" port="data0"/></signal><signal name="Logical_Bit_Operator5_result_Logical_Bit_Operator6_data1" type="wire"><src block="Logical_Bit_Operator5" port="result"/><dst block="Logical_Bit_Operator6" port="data1"/></signal><signal name="Logical_Bit_Operator6_result_Counter1_sclr" type="wire"><src block="Logical_Bit_Operator6" port="result"/><dst block="Counter1" port="sclr"/></signal><signal name="Comparator_result_Logical_Bit_Operator7_data0" type="wire"><src block="Comparator" port="result"/><dst block="Logical_Bit_Operator7" port="data0"/></signal><signal name="Comparator4_result_Logical_Bit_Operator7_data1" type="wire"><src block="Comparator4" port="result"/><dst block="Logical_Bit_Operator7" port="data1"/></signal><signal name="Logical_Bit_Operator7_result_Delay2_input" type="wire"><src block="Logical_Bit_Operator7" port="result"/><dst block="Delay2" port="input"/></signal><signal name="Comparator2_result_Logical_Bit_Operator8_data0" type="wire"><src block="Comparator2" port="result"/><dst block="Logical_Bit_Operator8" port="data0"/></signal><signal name="valid_in_output_Logical_Bit_Operator8_data1" type="wire"><src block="valid_in" port="output"/><dst block="Logical_Bit_Operator8" port="data1"/></signal><signal name="pixel_in_output_Memory_Delay1_input" type="wire"><src block="pixel_in" port="output"/><dst block="Memory_Delay1" port="input"/></signal><signal name="pixel_in_output_Memory_Delay2_input" type="wire"><src block="pixel_in" port="output"/><dst block="Memory_Delay2" port="input"/></signal><signal name="Memory_Delay2_output_Comparator2_dataa" type="wire"><src block="Memory_Delay2" port="output"/><dst block="Comparator2" port="dataa"/></signal><signal name="Logical_Bit_Operator8_result_Memory_Delay3_input" type="wire"><src block="Logical_Bit_Operator8" port="result"/><dst block="Memory_Delay3" port="input"/></signal><signal name="Memory_Delay2_output_Memory_Delay4_input" type="wire"><src block="Memory_Delay2" port="output"/><dst block="Memory_Delay4" port="input"/></signal><signal name="Memory_Delay4_output_Comparator5_dataa" type="wire"><src block="Memory_Delay4" port="output"/><dst block="Comparator5" port="dataa"/></signal><signal name="Logical_Bit_Operator10_result_Memory_Delay6_input" type="wire"><src block="Logical_Bit_Operator10" port="result"/><dst block="Memory_Delay6" port="input"/></signal><signal name="valid_in_output_Memory_Delay7_input" type="wire"><src block="valid_in" port="output"/><dst block="Memory_Delay7" port="input"/></signal><signal name="Memory_Delay7_output_Logical_Bit_Operator8_data2" type="wire"><src block="Memory_Delay7" port="output"/><dst block="Logical_Bit_Operator8" port="data2"/></signal><signal name="Memory_Delay7_output_Memory_Delay8_input" type="wire"><src block="Memory_Delay7" port="output"/><dst block="Memory_Delay8" port="input"/></signal><signal name="Memory_Delay8_output_Logical_Bit_Operator10_data2" type="wire"><src block="Memory_Delay8" port="output"/><dst block="Logical_Bit_Operator10" port="data2"/></signal><signal name="Comparator_result_Multiplexer_sel" type="wire"><src block="Comparator" port="result"/><dst block="Multiplexer" port="sel"/></signal><signal name="pixel_in_output_Multiplexer_in0" type="wire"><src block="pixel_in" port="output"/><dst block="Multiplexer" port="in0"/></signal><signal name="Counter1_q_Multiplexer_in1" type="wire"><src block="Counter1" port="q"/><dst block="Multiplexer" port="in1"/></signal><signal name="Comparator1_result_Multiplexer1_sel" type="wire"><src block="Comparator1" port="result"/><dst block="Multiplexer1" port="sel"/></signal><signal name="Counter2_q_Multiplexer1_in0" type="wire"><src block="Counter2" port="q"/><dst block="Multiplexer1" port="in0"/></signal><signal name="Multiplexer1_result_Comparator3_dataa" type="wire"><src block="Multiplexer1" port="result"/><dst block="Comparator3" port="dataa"/></signal><signal name="Comparator3_result_Multiplexer2_sel" type="wire"><src block="Comparator3" port="result"/><dst block="Multiplexer2" port="sel"/></signal><signal name="Multiplexer1_result_Multiplexer2_in0" type="wire"><src block="Multiplexer1" port="result"/><dst block="Multiplexer2" port="in0"/></signal><signal name="Constant8_output_Multiplexer2_in1" type="wire"><src block="Constant8" port="output"/><dst block="Multiplexer2" port="in1"/></signal><signal name="Delay1_output_Multiplexer3_sel" type="wire"><src block="Delay1" port="output"/><dst block="Multiplexer3" port="sel"/></signal><signal name="Constant9_output_Multiplexer3_in1" type="wire"><src block="Constant9" port="output"/><dst block="Multiplexer3" port="in1"/></signal><signal name="Comparator7_result_Multiplexer4_sel" type="wire"><src block="Comparator7" port="result"/><dst block="Multiplexer4" port="sel"/></signal><signal name="Constant13_output_Multiplexer4_in1" type="wire"><src block="Constant13" port="output"/><dst block="Multiplexer4" port="in1"/></signal><signal name="Multiplexer4_result_Memory_Delay5_input" type="wire"><src block="Multiplexer4" port="result"/><dst block="Memory_Delay5" port="input"/></signal><signal name="Comparator7_result_Multiplexer5_sel" type="wire"><src block="Comparator7" port="result"/><dst block="Multiplexer5" port="sel"/></signal><signal name="Memory_Delay1_output_Multiplexer5_in0" type="wire"><src block="Memory_Delay1" port="output"/><dst block="Multiplexer5" port="in0"/></signal><signal name="Counter3_q_Multiplexer5_in1" type="wire"><src block="Counter3" port="q"/><dst block="Multiplexer5" port="in1"/></signal><signal name="Comparator7_result_Multiplexer6_sel" type="wire"><src block="Comparator7" port="result"/><dst block="Multiplexer6" port="sel"/></signal><signal name="Delay_output_Multiplexer6_in0" type="wire"><src block="Delay" port="output"/><dst block="Multiplexer6" port="in0"/></signal><signal name="Memory_Delay3_output_Multiplexer7_sel" type="wire"><src block="Memory_Delay3" port="output"/><dst block="Multiplexer7" port="sel"/></signal><signal name="Multiplexer4_result_Multiplexer7_in1" type="wire"><src block="Multiplexer4" port="result"/><dst block="Multiplexer7" port="in1"/></signal><signal name="Memory_Delay6_output_Multiplexer8_sel" type="wire"><src block="Memory_Delay6" port="output"/><dst block="Multiplexer8" port="sel"/></signal><signal name="Histogram_q_Multiplexer8_in0" type="wire"><src block="Histogram" port="q"/><dst block="Multiplexer8" port="in0"/></signal><signal name="Memory_Delay5_output_Multiplexer8_in1" type="wire"><src block="Memory_Delay5" port="output"/><dst block="Multiplexer8" port="in1"/></signal><signal name="Multiplexer8_result_Multiplexer7_in0" type="wire"><src block="Multiplexer8" port="result"/><dst block="Multiplexer7" port="in0"/></signal><signal name="Constant2_output_Multiplier_datab" type="wire"><src block="Constant2" port="output"/><dst block="Multiplier" port="datab"/></signal><signal name="Multiplier_result_Binary_Point_Casting_input" type="wire"><src block="Multiplier" port="result"/><dst block="Binary_Point_Casting" port="input"/></signal><signal name="Histogram_q_Multiplier1_dataa" type="wire"><src block="Histogram" port="q"/><dst block="Multiplier1" port="dataa"/></signal><signal name="Multiplexer2_result_Multiplier1_datab" type="wire"><src block="Multiplexer2" port="result"/><dst block="Multiplier1" port="datab"/></signal><signal name="Multiplexer7_result_Pipelined_Adder_dataa" type="wire"><src block="Multiplexer7" port="result"/><dst block="Pipelined_Adder" port="dataa"/></signal><signal name="Constant4_output_Pipelined_Adder_datab" type="wire"><src block="Constant4" port="output"/><dst block="Pipelined_Adder" port="datab"/></signal><signal name="Pipelined_Adder_result_Multiplexer4_in0" type="wire"><src block="Pipelined_Adder" port="result"/><dst block="Multiplexer4" port="in0"/></signal><signal name="Multiplier1_result_Pipelined_Adder1_dataa" type="wire"><src block="Multiplier1" port="result"/><dst block="Pipelined_Adder1" port="dataa"/></signal><signal name="Multiplexer3_result_Pipelined_Adder1_datab" type="wire"><src block="Multiplexer3" port="result"/><dst block="Pipelined_Adder1" port="datab"/></signal><signal name="Pipelined_Adder1_result_Multiplier_dataa" type="wire"><src block="Pipelined_Adder1" port="result"/><dst block="Multiplier" port="dataa"/></signal><signal name="Pipelined_Adder1_result_Multiplexer3_in0" type="wire"><src block="Pipelined_Adder1" port="result"/><dst block="Multiplexer3" port="in0"/></signal><signal name="Multiplexer2_result_Pipelined_Adder2_dataa" type="wire"><src block="Multiplexer2" port="result"/><dst block="Pipelined_Adder2" port="dataa"/></signal><signal name="Constant3_output_Pipelined_Adder2_datab" type="wire"><src block="Constant3" port="output"/><dst block="Pipelined_Adder2" port="datab"/></signal><signal name="Pipelined_Adder2_result_Multiplexer1_in1" type="wire"><src block="Pipelined_Adder2" port="result"/><dst block="Multiplexer1" port="in1"/></signal><signal name="VCC_output_Multiplexer6_in1" type="wire"><src block="VCC" port="output"/><dst block="Multiplexer6" port="in1"/></signal><signal name="Binary_Point_Casting1_output_value_out_input" type="wire"><src block="Binary_Point_Casting1" port="output"/><dst block="value_out" port="input"/></signal><signal name="Binary_Point_Casting2_output_max_out_input" type="wire"><src block="Binary_Point_Casting2" port="output"/><dst block="max_out" port="input"/></signal></system></block><block><libraryBlock fullName="localedgepreserve/Fusion/Comparator" name="Comparator" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="10" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altagb"/><generic name="lpm_width" value="10"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Comparator1" name="Comparator1" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="2" bwr="16" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="2" bwr="16" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altagb"/><generic name="lpm_width" value="18"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Comparator2" name="Comparator2" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altaeb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Comparator3" name="Comparator3" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altagb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Comparator4" name="Comparator4" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altagb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Comparator5" name="Comparator5" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altalb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Comparator6" name="Comparator6" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altalb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Comparator7" name="Comparator7" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altaeb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Comparator8" name="Comparator8" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altaeb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Constant" name="Constant_1" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="width" value="17"/><generic name="BitPattern" value="10000000000000000"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Constant1" name="Constant1" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="9"/><generic name="BitPattern" value="011111111"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Constant10" name="Constant10" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="1010000011"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Constant11" name="Constant11" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0111100011"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Constant12" name="Constant12" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="1010000010"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Constant13" name="Constant13" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0111100010"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Constant2" name="Constant2" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="8"/><generic name="BitPattern" value="11111111"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Constant3" name="Constant3" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="width" value="17"/><generic name="BitPattern" value="10000000000000000"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Constant4" name="Constant4" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="width" value="17"/><generic name="BitPattern" value="00000000000000000"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Constant5" name="Constant5" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="1010000101"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Constant6" name="Constant6" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000000000000"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Constant7" name="Constant7" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="8"/><generic name="BitPattern" value="00000000"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Constant8" name="Constant8" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000010"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Constant9" name="Constant9" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000010"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Delay" name="Delay" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="24"/><generic name="BitPattern" value="000000010000000000000000"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Delay1" name="Delay1" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="17"/><generic name="BitPattern" value="10000000000000000"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Divider" name="Divider" subtype="com.altera.dspbuilder.blockset.altlab.HDLImport" synthesizable="true" type="LibraryBlock" entityName="div_import"><connectionPoint name="ena" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="z" index="1" clockdomain="Clock" bwl="48" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="d" index="2" clockdomain="Clock" bwl="24" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="q" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Logical Bit Operator" name="Logical_Bit_Operator" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Logical Bit Operator1" name="Logical_Bit_Operator1" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Logical Bit Operator5" name="Logical_Bit_Operator5" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data2" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="3"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Logical Bit Operator6" name="Logical_Bit_Operator6" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Logical Bit Operator7" name="Logical_Bit_Operator7" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data2" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="3"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Memory Delay" name="Memory_Delay" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="16"/><generic name="DELAY" value="25"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Memory Delay1" name="Memory_Delay1" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="16"/><generic name="DELAY" value="26"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Multiplexer" name="Multiplexer" subtype="com.altera.dspbuilder.blockset.gatecontrol.Multiplexer" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplexer"><connectionPoint name="sel" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="in0" index="1" clockdomain="Clock" bwl="9" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="in1" index="2" clockdomain="Clock" bwl="9" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="pipeline" value="0"/><generic name="use_one_hot_select_bus" value="0"/><generic name="width" value="9"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Multiplexer1" name="Multiplexer1" subtype="com.altera.dspbuilder.blockset.gatecontrol.Multiplexer" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplexer"><connectionPoint name="sel" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="in0" index="1" clockdomain="Clock" bwl="1" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="in1" index="2" clockdomain="Clock" bwl="1" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="pipeline" value="0"/><generic name="use_one_hot_select_bus" value="0"/><generic name="width" value="17"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Multiplier" name="Multiplier" subtype="com.altera.dspbuilder.blockset.arithmetic.Multiplier" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplier"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="1" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="8" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="bWidth" value="16"/><generic name="aWidth" value="17"/><generic name="Signed" value="0"/><generic name="OutputLsb" value="8"/><generic name="DEDICATED_MULTIPLIER_CIRCUITRY" value="YES"/><generic name="OutputMsb" value="31"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Multiplier1" name="Multiplier1" subtype="com.altera.dspbuilder.blockset.arithmetic.Multiplier" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplier"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="1" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="8" bwr="8" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="8" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="bWidth" value="16"/><generic name="aWidth" value="17"/><generic name="Signed" value="0"/><generic name="OutputLsb" value="8"/><generic name="DEDICATED_MULTIPLIER_CIRCUITRY" value="YES"/><generic name="OutputMsb" value="31"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Pipelined Adder" name="Pipelined_Adder" subtype="com.altera.dspbuilder.blockset.arithmetic.PipelinedAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_pipelined_adder"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="1" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="1" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="use_carry_out_port" value="0"/><generic name="use_carry_port" value="0"/><generic name="Signed" value="0"/><generic name="or_aclr_inputs" value="1"/><generic name="width" value="17"/><generic name="ndirection" value="0"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/Pipelined Adder1" name="Pipelined_Adder1" subtype="com.altera.dspbuilder.blockset.arithmetic.PipelinedAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_pipelined_adder"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="9" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="9" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="9" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="use_carry_out_port" value="0"/><generic name="use_carry_port" value="0"/><generic name="Signed" value="0"/><generic name="or_aclr_inputs" value="1"/><generic name="width" value="25"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/counter_col" name="counter_col" subtype="com.altera.dspbuilder.blockset.arithmetic.Counter" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_counter"><connectionPoint name="cnt_ena" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="sclr" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="q" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="use_ena" value="0"/><generic name="svalue" value="1"/><generic name="use_sset" value="0"/><generic name="use_sload" value="0"/><generic name="width" value="10"/><generic name="use_cnt_ena" value="1"/><generic name="modulus" value="646"/><generic name="use_sclr" value="1"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/counter_row" name="counter_row" subtype="com.altera.dspbuilder.blockset.arithmetic.Counter" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_counter"><connectionPoint name="cnt_ena" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="sclr" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="q" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="use_ena" value="0"/><generic name="svalue" value="0"/><generic name="use_sset" value="0"/><generic name="use_sload" value="0"/><generic name="width" value="10"/><generic name="use_cnt_ena" value="1"/><generic name="modulus" value="486"/><generic name="use_sclr" value="1"/><generic name="ndirection" value="1"/></libraryBlock></block><block><system fullName="localedgepreserve/Fusion/generate_signals" name="localedgepreserve_Fusion_generate_signals" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="valid_in" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="eof_in" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="valid_out" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="sof_out" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="eof_out" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="localedgepreserve/Fusion/generate_signals/valid_in" name="valid_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/generate_signals/eof_in" name="eof_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/generate_signals/Comparator" name="Comparator" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altaeb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/generate_signals/Comparator1" name="Comparator1" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altagb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/generate_signals/Comparator2" name="Comparator2" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altagb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/generate_signals/Comparator3" name="Comparator3" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altalb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/generate_signals/Comparator4" name="Comparator4" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altagb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/generate_signals/Comparator5" name="Comparator5" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="7" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="7" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altagb"/><generic name="lpm_width" value="7"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/generate_signals/Comparator6" name="Comparator6" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="7" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="7" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altaeb"/><generic name="lpm_width" value="7"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/generate_signals/Comparator7" name="Comparator7" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altaeb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/generate_signals/Comparator8" name="Comparator8" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altaeb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/generate_signals/Constant1" name="Constant1" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="1010000001"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/generate_signals/Constant2" name="Constant2" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000100101"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/generate_signals/Constant3" name="Constant3" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000001"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/generate_signals/Constant4" name="Constant4" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000100100"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/generate_signals/Constant5" name="Constant5" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000010"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/generate_signals/Constant6" name="Constant6" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000100110"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/generate_signals/Constant7" name="Constant7" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="6" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="6"/><generic name="BitPattern" value="000000"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/generate_signals/Constant8" name="Constant8" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="6" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="6"/><generic name="BitPattern" value="100100"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/generate_signals/Constant9" name="Constant9" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000010"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/generate_signals/Counter" name="Counter" subtype="com.altera.dspbuilder.blockset.arithmetic.Counter" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_counter"><connectionPoint name="sset" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="cnt_ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="q" index="0" clockdomain="Clock" bwl="6" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="use_ena" value="0"/><generic name="svalue" value="1"/><generic name="use_sset" value="1"/><generic name="use_sload" value="0"/><generic name="width" value="6"/><generic name="use_cnt_ena" value="1"/><generic name="modulus" value="37"/><generic name="use_sclr" value="0"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/generate_signals/Logical Bit Operator" name="Logical_Bit_Operator" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/generate_signals/Logical Bit Operator1" name="Logical_Bit_Operator1" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/generate_signals/Logical Bit Operator2" name="Logical_Bit_Operator2" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data2" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltOR"/><generic name="number_inputs" value="3"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/generate_signals/Logical Bit Operator3" name="Logical_Bit_Operator3" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/generate_signals/Logical Bit Operator5" name="Logical_Bit_Operator5" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/generate_signals/Logical Bit Operator6" name="Logical_Bit_Operator6" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/generate_signals/Logical Bit Operator7" name="Logical_Bit_Operator7" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data2" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="3"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/generate_signals/Logical Bit Operator8" name="Logical_Bit_Operator8" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/generate_signals/counter_col" name="counter_col" subtype="com.altera.dspbuilder.blockset.arithmetic.Counter" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_counter"><connectionPoint name="cnt_ena" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="sclr" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="q" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="use_ena" value="0"/><generic name="svalue" value="1"/><generic name="use_sset" value="0"/><generic name="use_sload" value="0"/><generic name="width" value="10"/><generic name="use_cnt_ena" value="1"/><generic name="modulus" value="642"/><generic name="use_sclr" value="1"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/generate_signals/counter_row" name="counter_row" subtype="com.altera.dspbuilder.blockset.arithmetic.Counter" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_counter"><connectionPoint name="cnt_ena" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="sclr" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="q" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="use_ena" value="0"/><generic name="svalue" value="0"/><generic name="use_sset" value="0"/><generic name="use_sload" value="0"/><generic name="width" value="10"/><generic name="use_cnt_ena" value="1"/><generic name="modulus" value="482"/><generic name="use_sclr" value="1"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/generate_signals/valid_out" name="valid_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/generate_signals/sof_out" name="sof_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/generate_signals/eof_out" name="eof_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><signal name="Constant1_output_Comparator_datab" type="wire"><src block="Constant1" port="output"/><dst block="Comparator" port="datab"/></signal><signal name="Constant2_output_Comparator1_datab" type="wire"><src block="Constant2" port="output"/><dst block="Comparator1" port="datab"/></signal><signal name="Constant3_output_Comparator2_datab" type="wire"><src block="Constant3" port="output"/><dst block="Comparator2" port="datab"/></signal><signal name="Constant4_output_Comparator3_datab" type="wire"><src block="Constant4" port="output"/><dst block="Comparator3" port="datab"/></signal><signal name="Constant5_output_Comparator4_datab" type="wire"><src block="Constant5" port="output"/><dst block="Comparator4" port="datab"/></signal><signal name="Constant6_output_Comparator7_datab" type="wire"><src block="Constant6" port="output"/><dst block="Comparator7" port="datab"/></signal><signal name="Constant7_output_Comparator5_datab" type="wire"><src block="Constant7" port="output"/><dst block="Comparator5" port="datab"/></signal><signal name="Constant8_output_Comparator6_datab" type="wire"><src block="Constant8" port="output"/><dst block="Comparator6" port="datab"/></signal><signal name="Constant9_output_Comparator8_datab" type="wire"><src block="Constant9" port="output"/><dst block="Comparator8" port="datab"/></signal><signal name="counter_row_q_Comparator8_dataa" type="wire"><src block="counter_row" port="q"/><dst block="Comparator8" port="dataa"/></signal><signal name="counter_col_q_Comparator7_dataa" type="wire"><src block="counter_col" port="q"/><dst block="Comparator7" port="dataa"/></signal><signal name="counter_col_q_Comparator_dataa" type="wire"><src block="counter_col" port="q"/><dst block="Comparator" port="dataa"/></signal><signal name="Counter_q_Comparator5_dataa" type="wire"><src block="Counter" port="q"/><dst block="Comparator5" port="dataa"/></signal><signal name="counter_col_q_Comparator3_dataa" type="wire"><src block="counter_col" port="q"/><dst block="Comparator3" port="dataa"/></signal><signal name="counter_col_q_Comparator1_dataa" type="wire"><src block="counter_col" port="q"/><dst block="Comparator1" port="dataa"/></signal><signal name="counter_row_q_Comparator4_dataa" type="wire"><src block="counter_row" port="q"/><dst block="Comparator4" port="dataa"/></signal><signal name="counter_row_q_Comparator2_dataa" type="wire"><src block="counter_row" port="q"/><dst block="Comparator2" port="dataa"/></signal><signal name="Counter_q_Comparator6_dataa" type="wire"><src block="Counter" port="q"/><dst block="Comparator6" port="dataa"/></signal><signal name="eof_in_output_Counter_sset" type="wire"><src block="eof_in" port="output"/><dst block="Counter" port="sset"/></signal><signal name="Comparator3_result_Logical_Bit_Operator_data0" type="wire"><src block="Comparator3" port="result"/><dst block="Logical_Bit_Operator" port="data0"/></signal><signal name="Comparator4_result_Logical_Bit_Operator_data1" type="wire"><src block="Comparator4" port="result"/><dst block="Logical_Bit_Operator" port="data1"/></signal><signal name="Comparator1_result_Logical_Bit_Operator1_data0" type="wire"><src block="Comparator1" port="result"/><dst block="Logical_Bit_Operator1" port="data0"/></signal><signal name="Comparator2_result_Logical_Bit_Operator1_data1" type="wire"><src block="Comparator2" port="result"/><dst block="Logical_Bit_Operator1" port="data1"/></signal><signal name="Logical_Bit_Operator_result_Logical_Bit_Operator2_data0" type="wire"><src block="Logical_Bit_Operator" port="result"/><dst block="Logical_Bit_Operator2" port="data0"/></signal><signal name="Logical_Bit_Operator1_result_Logical_Bit_Operator2_data1" type="wire"><src block="Logical_Bit_Operator1" port="result"/><dst block="Logical_Bit_Operator2" port="data1"/></signal><signal name="Comparator5_result_Logical_Bit_Operator2_data2" type="wire"><src block="Comparator5" port="result"/><dst block="Logical_Bit_Operator2" port="data2"/></signal><signal name="valid_in_output_Logical_Bit_Operator3_data0" type="wire"><src block="valid_in" port="output"/><dst block="Logical_Bit_Operator3" port="data0"/></signal><signal name="Comparator6_result_Logical_Bit_Operator3_data1" type="wire"><src block="Comparator6" port="result"/><dst block="Logical_Bit_Operator3" port="data1"/></signal><signal name="valid_in_output_Logical_Bit_Operator5_data0" type="wire"><src block="valid_in" port="output"/><dst block="Logical_Bit_Operator5" port="data0"/></signal><signal name="Logical_Bit_Operator2_result_Logical_Bit_Operator5_data1" type="wire"><src block="Logical_Bit_Operator2" port="result"/><dst block="Logical_Bit_Operator5" port="data1"/></signal><signal name="valid_in_output_Logical_Bit_Operator6_data0" type="wire"><src block="valid_in" port="output"/><dst block="Logical_Bit_Operator6" port="data0"/></signal><signal name="Comparator_result_Logical_Bit_Operator6_data1" type="wire"><src block="Comparator" port="result"/><dst block="Logical_Bit_Operator6" port="data1"/></signal><signal name="valid_in_output_Logical_Bit_Operator7_data0" type="wire"><src block="valid_in" port="output"/><dst block="Logical_Bit_Operator7" port="data0"/></signal><signal name="Comparator8_result_Logical_Bit_Operator7_data1" type="wire"><src block="Comparator8" port="result"/><dst block="Logical_Bit_Operator7" port="data1"/></signal><signal name="Comparator7_result_Logical_Bit_Operator7_data2" type="wire"><src block="Comparator7" port="result"/><dst block="Logical_Bit_Operator7" port="data2"/></signal><signal name="valid_in_output_Logical_Bit_Operator8_data0" type="wire"><src block="valid_in" port="output"/><dst block="Logical_Bit_Operator8" port="data0"/></signal><signal name="Comparator5_result_Logical_Bit_Operator8_data1" type="wire"><src block="Comparator5" port="result"/><dst block="Logical_Bit_Operator8" port="data1"/></signal><signal name="Logical_Bit_Operator8_result_Counter_cnt_ena" type="wire"><src block="Logical_Bit_Operator8" port="result"/><dst block="Counter" port="cnt_ena"/></signal><signal name="valid_in_output_counter_col_cnt_ena" type="wire"><src block="valid_in" port="output"/><dst block="counter_col" port="cnt_ena"/></signal><signal name="eof_in_output_counter_col_sclr" type="wire"><src block="eof_in" port="output"/><dst block="counter_col" port="sclr"/></signal><signal name="Logical_Bit_Operator6_result_counter_row_cnt_ena" type="wire"><src block="Logical_Bit_Operator6" port="result"/><dst block="counter_row" port="cnt_ena"/></signal><signal name="eof_in_output_counter_row_sclr" type="wire"><src block="eof_in" port="output"/><dst block="counter_row" port="sclr"/></signal><signal name="Logical_Bit_Operator5_result_valid_out_input" type="wire"><src block="Logical_Bit_Operator5" port="result"/><dst block="valid_out" port="input"/></signal><signal name="Logical_Bit_Operator7_result_sof_out_input" type="wire"><src block="Logical_Bit_Operator7" port="result"/><dst block="sof_out" port="input"/></signal><signal name="Logical_Bit_Operator3_result_eof_out_input" type="wire"><src block="Logical_Bit_Operator3" port="result"/><dst block="eof_out" port="input"/></signal></system></block><block><libraryBlock fullName="localedgepreserve/Fusion/pixel_out" name="pixel_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="9"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/valid_out" name="valid_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/sof_out" name="sof_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Fusion/eof_out" name="eof_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><signal name="Binary_Point_Casting3_output_Bus_Concatenation2_a" type="wire"><src block="Binary_Point_Casting3" port="output"/><dst block="Bus_Concatenation2" port="a"/></signal><signal name="Bus_Concatenation2_output_Bus_Concatenation3_b" type="wire"><src block="Bus_Concatenation2" port="output"/><dst block="Bus_Concatenation3" port="b"/></signal><signal name="Binary_Point_Casting1_output_Bus_Conversion1_input" type="wire"><src block="Binary_Point_Casting1" port="output"/><dst block="Bus_Conversion1" port="input"/></signal><signal name="Bus_Conversion2_output_Binary_Point_Casting3_input" type="wire"><src block="Bus_Conversion2" port="output"/><dst block="Binary_Point_Casting3" port="input"/></signal><signal name="Bus_Conversion3_output_Binary_Point_Casting2_input" type="wire"><src block="Bus_Conversion3" port="output"/><dst block="Binary_Point_Casting2" port="input"/></signal><signal name="Bus_Conversion_output_Comparator_dataa" type="wire"><src block="Bus_Conversion" port="output"/><dst block="Comparator" port="dataa"/></signal><signal name="Constant1_output_Comparator_datab" type="wire"><src block="Constant1" port="output"/><dst block="Comparator" port="datab"/></signal><signal name="Constant10_output_Comparator5_datab" type="wire"><src block="Constant10" port="output"/><dst block="Comparator5" port="datab"/></signal><signal name="Constant11_output_Comparator6_datab" type="wire"><src block="Constant11" port="output"/><dst block="Comparator6" port="datab"/></signal><signal name="Constant12_output_Comparator7_datab" type="wire"><src block="Constant12" port="output"/><dst block="Comparator7" port="datab"/></signal><signal name="Constant13_output_Comparator8_datab" type="wire"><src block="Constant13" port="output"/><dst block="Comparator8" port="datab"/></signal><signal name="Constant3_output_Comparator1_datab" type="wire"><src block="Constant3" port="output"/><dst block="Comparator1" port="datab"/></signal><signal name="Constant5_output_Comparator2_datab" type="wire"><src block="Constant5" port="output"/><dst block="Comparator2" port="datab"/></signal><signal name="Constant6_output_Bus_Concatenation2_b" type="wire"><src block="Constant6" port="output"/><dst block="Bus_Concatenation2" port="b"/></signal><signal name="Constant7_output_Bus_Concatenation3_a" type="wire"><src block="Constant7" port="output"/><dst block="Bus_Concatenation3" port="a"/></signal><signal name="Constant8_output_Comparator3_datab" type="wire"><src block="Constant8" port="output"/><dst block="Comparator3" port="datab"/></signal><signal name="Constant9_output_Comparator4_datab" type="wire"><src block="Constant9" port="output"/><dst block="Comparator4" port="datab"/></signal><signal name="Bus_Conversion1_output_Delay1_input" type="wire"><src block="Bus_Conversion1" port="output"/><dst block="Delay1" port="input"/></signal><signal name="Delay1_output_Comparator1_dataa" type="wire"><src block="Delay1" port="output"/><dst block="Comparator1" port="dataa"/></signal><signal name="Bus_Concatenation3_output_Divider_z" type="wire"><src block="Bus_Concatenation3" port="output"/><dst block="Divider" port="z"/></signal><signal name="Binary_Point_Casting2_output_Divider_d" type="wire"><src block="Binary_Point_Casting2" port="output"/><dst block="Divider" port="d"/></signal><signal name="Divider_q_Binary_Point_Casting1_input" type="wire"><src block="Divider" port="q"/><dst block="Binary_Point_Casting1" port="input"/></signal><signal name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_pixel_out_localedgepreserve_Fusion_Cal_A_B_2_pixel_in" type="wire"><src block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2" port="pixel_out"/><dst block="localedgepreserve_Fusion_Cal_A_B_2" port="pixel_in"/></signal><signal name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_grad_out_localedgepreserve_Fusion_Cal_A_B_2_grad_in" type="wire"><src block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2" port="grad_out"/><dst block="localedgepreserve_Fusion_Cal_A_B_2" port="grad_in"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_pixel_out_localedgepreserve_Fusion_Cal_Image_Out_2_pixel_in" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2" port="pixel_out"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_2" port="pixel_in"/></signal><signal name="pixel2_in_output_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_pixel_in" type="wire"><src block="pixel2_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2" port="pixel_in"/></signal><signal name="valid2_in_output_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_valid_in" type="wire"><src block="valid2_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2" port="valid_in"/></signal><signal name="eof2_in_output_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_eof_in" type="wire"><src block="eof2_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2" port="eof_in"/></signal><signal name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_pixel_out_localedgepreserve_Fusion_Cal_A_B_1_pixel_in" type="wire"><src block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1" port="pixel_out"/><dst block="localedgepreserve_Fusion_Cal_A_B_1" port="pixel_in"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_a_out_localedgepreserve_Fusion_Cal_Image_Out_2_a_in" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2" port="a_out"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_2" port="a_in"/></signal><signal name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_grad_out_localedgepreserve_Fusion_Cal_A_B_1_grad_in" type="wire"><src block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1" port="grad_out"/><dst block="localedgepreserve_Fusion_Cal_A_B_1" port="grad_in"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_1_pixel_out_localedgepreserve_Fusion_Cal_Image_Out_1_pixel_in" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_1" port="pixel_out"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_1" port="pixel_in"/></signal><signal name="pixel1_in_output_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_pixel_in" type="wire"><src block="pixel1_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1" port="pixel_in"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_valid_out_localedgepreserve_Fusion_Cal_Image_Out_2_valid_in" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2" port="valid_out"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_2" port="valid_in"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_valid_out_Divider_ena" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2" port="valid_out"/><dst block="Divider" port="ena"/></signal><signal name="localedgepreserve_Fusion_Cal_Weight_max_out_Bus_Conversion3_input" type="wire"><src block="localedgepreserve_Fusion_Cal_Weight" port="max_out"/><dst block="Bus_Conversion3" port="input"/></signal><signal name="localedgepreserve_Fusion_Cal_Weight_value_out_Bus_Conversion2_input" type="wire"><src block="localedgepreserve_Fusion_Cal_Weight" port="value_out"/><dst block="Bus_Conversion2" port="input"/></signal><signal name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_valid_out_localedgepreserve_Fusion_Cal_A_B_2_valid_in" type="wire"><src block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2" port="valid_out"/><dst block="localedgepreserve_Fusion_Cal_A_B_2" port="valid_in"/></signal><signal name="valid1_in_output_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_valid_in" type="wire"><src block="valid1_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1" port="valid_in"/></signal><signal name="pixel2_in_output_localedgepreserve_Fusion_Cal_Weight_pixel_in" type="wire"><src block="pixel2_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_Weight" port="pixel_in"/></signal><signal name="localedgepreserve_Fusion_Cal_Image_Out_2_ir_localedgepreserve_Fusion_Cal_Weight_addr_in" type="wire"><src block="localedgepreserve_Fusion_Cal_Image_Out_2" port="ir"/><dst block="localedgepreserve_Fusion_Cal_Weight" port="addr_in"/></signal><signal name="counter_row_q_Comparator8_dataa" type="wire"><src block="counter_row" port="q"/><dst block="Comparator8" port="dataa"/></signal><signal name="eof1_in_output_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_eof_in" type="wire"><src block="eof1_in" port="output"/><dst block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1" port="eof_in"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_1_a_out_localedgepreserve_Fusion_Cal_Image_Out_1_a_in" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_1" port="a_out"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_1" port="a_in"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_1_valid_out_localedgepreserve_Fusion_Cal_Image_Out_1_valid_in" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_1" port="valid_out"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_1" port="valid_in"/></signal><signal name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_valid_out_localedgepreserve_Fusion_Cal_A_B_1_valid_in" type="wire"><src block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1" port="valid_out"/><dst block="localedgepreserve_Fusion_Cal_A_B_1" port="valid_in"/></signal><signal name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_eof_out_localedgepreserve_Fusion_Cal_A_B_1_eof_in" type="wire"><src block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_1" port="eof_out"/><dst block="localedgepreserve_Fusion_Cal_A_B_1" port="eof_in"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_1_b_out_localedgepreserve_Fusion_Cal_Image_Out_1_b_in" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_1" port="b_out"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_1" port="b_in"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_valid_out_Delay_ena" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2" port="valid_out"/><dst block="Delay" port="ena"/></signal><signal name="counter_col_q_Comparator7_dataa" type="wire"><src block="counter_col" port="q"/><dst block="Comparator7" port="dataa"/></signal><signal name="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_eof_out_localedgepreserve_Fusion_Cal_A_B_2_eof_in" type="wire"><src block="localedgepreserve_Fusion_Cal_Magnitude_Gradient_2" port="eof_out"/><dst block="localedgepreserve_Fusion_Cal_A_B_2" port="eof_in"/></signal><signal name="counter_col_q_Comparator2_dataa" type="wire"><src block="counter_col" port="q"/><dst block="Comparator2" port="dataa"/></signal><signal name="counter_col_q_Comparator5_dataa" type="wire"><src block="counter_col" port="q"/><dst block="Comparator5" port="dataa"/></signal><signal name="counter_col_q_Comparator3_dataa" type="wire"><src block="counter_col" port="q"/><dst block="Comparator3" port="dataa"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_b_out_localedgepreserve_Fusion_Cal_Image_Out_2_b_in" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2" port="b_out"/><dst block="localedgepreserve_Fusion_Cal_Image_Out_2" port="b_in"/></signal><signal name="counter_row_q_Comparator6_dataa" type="wire"><src block="counter_row" port="q"/><dst block="Comparator6" port="dataa"/></signal><signal name="counter_row_q_Comparator4_dataa" type="wire"><src block="counter_row" port="q"/><dst block="Comparator4" port="dataa"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_valid_out_Delay1_ena" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2" port="valid_out"/><dst block="Delay1" port="ena"/></signal><signal name="Comparator5_result_Logical_Bit_Operator_data0" type="wire"><src block="Comparator5" port="result"/><dst block="Logical_Bit_Operator" port="data0"/></signal><signal name="Comparator3_result_Logical_Bit_Operator_data1" type="wire"><src block="Comparator3" port="result"/><dst block="Logical_Bit_Operator" port="data1"/></signal><signal name="Comparator6_result_Logical_Bit_Operator1_data0" type="wire"><src block="Comparator6" port="result"/><dst block="Logical_Bit_Operator1" port="data0"/></signal><signal name="Comparator4_result_Logical_Bit_Operator1_data1" type="wire"><src block="Comparator4" port="result"/><dst block="Logical_Bit_Operator1" port="data1"/></signal><signal name="valid2_in_output_Logical_Bit_Operator5_data0" type="wire"><src block="valid2_in" port="output"/><dst block="Logical_Bit_Operator5" port="data0"/></signal><signal name="Logical_Bit_Operator_result_Logical_Bit_Operator5_data1" type="wire"><src block="Logical_Bit_Operator" port="result"/><dst block="Logical_Bit_Operator5" port="data1"/></signal><signal name="Logical_Bit_Operator1_result_Logical_Bit_Operator5_data2" type="wire"><src block="Logical_Bit_Operator1" port="result"/><dst block="Logical_Bit_Operator5" port="data2"/></signal><signal name="Logical_Bit_Operator5_result_localedgepreserve_Fusion_Cal_Weight_valid_in" type="wire"><src block="Logical_Bit_Operator5" port="result"/><dst block="localedgepreserve_Fusion_Cal_Weight" port="valid_in"/></signal><signal name="valid2_in_output_Logical_Bit_Operator6_data0" type="wire"><src block="valid2_in" port="output"/><dst block="Logical_Bit_Operator6" port="data0"/></signal><signal name="Comparator2_result_Logical_Bit_Operator6_data1" type="wire"><src block="Comparator2" port="result"/><dst block="Logical_Bit_Operator6" port="data1"/></signal><signal name="valid2_in_output_Logical_Bit_Operator7_data0" type="wire"><src block="valid2_in" port="output"/><dst block="Logical_Bit_Operator7" port="data0"/></signal><signal name="Comparator8_result_Logical_Bit_Operator7_data1" type="wire"><src block="Comparator8" port="result"/><dst block="Logical_Bit_Operator7" port="data1"/></signal><signal name="Comparator7_result_Logical_Bit_Operator7_data2" type="wire"><src block="Comparator7" port="result"/><dst block="Logical_Bit_Operator7" port="data2"/></signal><signal name="Logical_Bit_Operator7_result_localedgepreserve_Fusion_Cal_Weight_eof_in" type="wire"><src block="Logical_Bit_Operator7" port="result"/><dst block="localedgepreserve_Fusion_Cal_Weight" port="eof_in"/></signal><signal name="localedgepreserve_Fusion_Cal_Image_Out_2_p_ir_Memory_Delay_input" type="wire"><src block="localedgepreserve_Fusion_Cal_Image_Out_2" port="p_ir"/><dst block="Memory_Delay" port="input"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_valid_out_Memory_Delay_ena" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2" port="valid_out"/><dst block="Memory_Delay" port="ena"/></signal><signal name="localedgepreserve_Fusion_Cal_Image_Out_1_p_vis_Memory_Delay1_input" type="wire"><src block="localedgepreserve_Fusion_Cal_Image_Out_1" port="p_vis"/><dst block="Memory_Delay1" port="input"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_valid_out_Memory_Delay1_ena" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2" port="valid_out"/><dst block="Memory_Delay1" port="ena"/></signal><signal name="Comparator_result_Multiplexer_sel" type="wire"><src block="Comparator" port="result"/><dst block="Multiplexer" port="sel"/></signal><signal name="Bus_Conversion_output_Multiplexer_in0" type="wire"><src block="Bus_Conversion" port="output"/><dst block="Multiplexer" port="in0"/></signal><signal name="Constant2_output_Multiplexer_in1" type="wire"><src block="Constant2" port="output"/><dst block="Multiplexer" port="in1"/></signal><signal name="Comparator1_result_Multiplexer1_sel" type="wire"><src block="Comparator1" port="result"/><dst block="Multiplexer1" port="sel"/></signal><signal name="Constant4_output_Multiplexer1_in1" type="wire"><src block="Constant4" port="output"/><dst block="Multiplexer1" port="in1"/></signal><signal name="Bus_Conversion1_output_Multiplier_dataa" type="wire"><src block="Bus_Conversion1" port="output"/><dst block="Multiplier" port="dataa"/></signal><signal name="Memory_Delay_output_Multiplier_datab" type="wire"><src block="Memory_Delay" port="output"/><dst block="Multiplier" port="datab"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_valid_out_Multiplier_ena" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2" port="valid_out"/><dst block="Multiplier" port="ena"/></signal><signal name="Multiplier_result_Delay_input" type="wire"><src block="Multiplier" port="result"/><dst block="Delay" port="input"/></signal><signal name="Multiplexer1_result_Multiplier1_dataa" type="wire"><src block="Multiplexer1" port="result"/><dst block="Multiplier1" port="dataa"/></signal><signal name="Memory_Delay1_output_Multiplier1_datab" type="wire"><src block="Memory_Delay1" port="output"/><dst block="Multiplier1" port="datab"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_valid_out_Multiplier1_ena" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2" port="valid_out"/><dst block="Multiplier1" port="ena"/></signal><signal name="Constant_1_output_Pipelined_Adder_dataa" type="wire"><src block="Constant_1" port="output"/><dst block="Pipelined_Adder" port="dataa"/></signal><signal name="Bus_Conversion1_output_Pipelined_Adder_datab" type="wire"><src block="Bus_Conversion1" port="output"/><dst block="Pipelined_Adder" port="datab"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_valid_out_Pipelined_Adder_ena" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2" port="valid_out"/><dst block="Pipelined_Adder" port="ena"/></signal><signal name="Pipelined_Adder_result_Multiplexer1_in0" type="wire"><src block="Pipelined_Adder" port="result"/><dst block="Multiplexer1" port="in0"/></signal><signal name="Delay_output_Pipelined_Adder1_dataa" type="wire"><src block="Delay" port="output"/><dst block="Pipelined_Adder1" port="dataa"/></signal><signal name="Multiplier1_result_Pipelined_Adder1_datab" type="wire"><src block="Multiplier1" port="result"/><dst block="Pipelined_Adder1" port="datab"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_valid_out_Pipelined_Adder1_ena" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2" port="valid_out"/><dst block="Pipelined_Adder1" port="ena"/></signal><signal name="Pipelined_Adder1_result_Bus_Conversion_input" type="wire"><src block="Pipelined_Adder1" port="result"/><dst block="Bus_Conversion" port="input"/></signal><signal name="valid2_in_output_counter_col_cnt_ena" type="wire"><src block="valid2_in" port="output"/><dst block="counter_col" port="cnt_ena"/></signal><signal name="eof2_in_output_counter_col_sclr" type="wire"><src block="eof2_in" port="output"/><dst block="counter_col" port="sclr"/></signal><signal name="Logical_Bit_Operator6_result_counter_row_cnt_ena" type="wire"><src block="Logical_Bit_Operator6" port="result"/><dst block="counter_row" port="cnt_ena"/></signal><signal name="eof2_in_output_counter_row_sclr" type="wire"><src block="eof2_in" port="output"/><dst block="counter_row" port="sclr"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_valid_out_localedgepreserve_Fusion_generate_signals_valid_in" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2" port="valid_out"/><dst block="localedgepreserve_Fusion_generate_signals" port="valid_in"/></signal><signal name="localedgepreserve_Fusion_Cal_A_B_2_eof_out_localedgepreserve_Fusion_generate_signals_eof_in" type="wire"><src block="localedgepreserve_Fusion_Cal_A_B_2" port="eof_out"/><dst block="localedgepreserve_Fusion_generate_signals" port="eof_in"/></signal><signal name="Multiplexer_result_pixel_out_input" type="wire"><src block="Multiplexer" port="result"/><dst block="pixel_out" port="input"/></signal><signal name="localedgepreserve_Fusion_generate_signals_valid_out_valid_out_input" type="wire"><src block="localedgepreserve_Fusion_generate_signals" port="valid_out"/><dst block="valid_out" port="input"/></signal><signal name="localedgepreserve_Fusion_generate_signals_sof_out_sof_out_input" type="wire"><src block="localedgepreserve_Fusion_generate_signals" port="sof_out"/><dst block="sof_out" port="input"/></signal><signal name="localedgepreserve_Fusion_generate_signals_eof_out_eof_out_input" type="wire"><src block="localedgepreserve_Fusion_generate_signals" port="eof_out"/><dst block="eof_out" port="input"/></signal></system></block><block><libraryBlock fullName="localedgepreserve/Logical Bit Operator1" name="Logical_Bit_Operator1" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Multiplexer" name="Multiplexer" subtype="com.altera.dspbuilder.blockset.gatecontrol.Multiplexer" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplexer"><connectionPoint name="sel" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="in0" index="1" clockdomain="Clock" bwl="9" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="in1" index="2" clockdomain="Clock" bwl="9" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="pipeline" value="0"/><generic name="use_one_hot_select_bus" value="0"/><generic name="width" value="9"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/Multiplexer1" name="Multiplexer1" subtype="com.altera.dspbuilder.blockset.gatecontrol.Multiplexer" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplexer"><connectionPoint name="sel" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="in0" index="1" clockdomain="Clock" bwl="9" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="in1" index="2" clockdomain="Clock" bwl="9" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="pipeline" value="0"/><generic name="use_one_hot_select_bus" value="0"/><generic name="width" value="9"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><simulinkBlock fullName="localedgepreserve/Signal Compiler" name="Signal_Compiler" subtype="S-Function" synthesizable="false" type="SimulinkBlock"><generic name="MAX10_ProgrammingMode" value="Internal Flash (SDM) Single Boot"/><generic name="ExportDir" value="C:\Users\TungLT\Documents"/><generic name="DeviceFamily" value="Cyclone V"/><generic name="DisableEarlyHDLGeneration" value="off"/><generic name="UseBoardBlock" value="off"/><generic name="StpClock" value="Clock"/><generic name="SignalTapDepth" value="128"/><generic name="StpUseDefaultClock" value="on"/><generic name="DeviceName" value="AUTO"/><generic name="EnableSignalTap" value="off"/></simulinkBlock></block><block><libraryBlock fullName="localedgepreserve/VCC1" name="VCC1" subtype="com.altera.dspbuilder.blockset.iobus.VCC" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_vcc"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/></libraryBlock></block><block><libraryBlock fullName="localedgepreserve/VCC3" name="VCC3" subtype="com.altera.dspbuilder.blockset.iobus.VCC" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_vcc"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/></libraryBlock></block><block><interfaceBlock fullName="localedgepreserve/sink1_data" name="sink1_data" subtype="com.altera.dspbuilder.blockset.iobus.Input" synthesizable="true" type="InterfaceBlock" entityName="wire" isStart="false"><connectionPoint name="sink1_data" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sink1_data_simulink" index="0" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><ioFile portname="sink1_data" filename="localedgepreserve_sink1%5Fdata.salt"/></interfaceBlock></block><block><interfaceBlock fullName="localedgepreserve/sink1_eop" name="sink1_eop" subtype="com.altera.dspbuilder.blockset.iobus.Input" synthesizable="true" type="InterfaceBlock" entityName="wire" isStart="false"><connectionPoint name="sink1_eop" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="sink1_eop_simulink" index="0" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><ioFile portname="sink1_eop" filename="localedgepreserve_sink1%5Feop.salt"/></interfaceBlock></block><block><interfaceBlock fullName="localedgepreserve/sink1_ready" name="sink1_ready" subtype="com.altera.dspbuilder.blockset.iobus.Output" synthesizable="true" type="InterfaceBlock" entityName="wire" isStart="true"><connectionPoint name="sink1_ready" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="sink1_ready_simulink" index="0" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><ioFile portname="sink1_ready" filename="localedgepreserve_sink1%5Fready.capture"/></interfaceBlock></block><block><interfaceBlock fullName="localedgepreserve/sink1_sop" name="sink1_sop" subtype="com.altera.dspbuilder.blockset.iobus.Input" synthesizable="true" type="InterfaceBlock" entityName="wire" isStart="false"><connectionPoint name="sink1_sop" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="sink1_sop_simulink" index="0" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><ioFile portname="sink1_sop" filename="localedgepreserve_sink1%5Fsop.salt"/></interfaceBlock></block><block><interfaceBlock fullName="localedgepreserve/sink1_valid" name="sink1_valid" subtype="com.altera.dspbuilder.blockset.iobus.Input" synthesizable="true" type="InterfaceBlock" entityName="wire" isStart="false"><connectionPoint name="sink1_valid" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="sink1_valid_simulink" index="0" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><ioFile portname="sink1_valid" filename="localedgepreserve_sink1%5Fvalid.salt"/></interfaceBlock></block><block><interfaceBlock fullName="localedgepreserve/sink2_data" name="sink2_data" subtype="com.altera.dspbuilder.blockset.iobus.Input" synthesizable="true" type="InterfaceBlock" entityName="wire" isStart="false"><connectionPoint name="sink2_data" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sink2_data_simulink" index="0" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><ioFile portname="sink2_data" filename="localedgepreserve_sink2%5Fdata.salt"/></interfaceBlock></block><block><interfaceBlock fullName="localedgepreserve/sink2_eop" name="sink2_eop" subtype="com.altera.dspbuilder.blockset.iobus.Input" synthesizable="true" type="InterfaceBlock" entityName="wire" isStart="false"><connectionPoint name="sink2_eop" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="sink2_eop_simulink" index="0" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><ioFile portname="sink2_eop" filename="localedgepreserve_sink2%5Feop.salt"/></interfaceBlock></block><block><interfaceBlock fullName="localedgepreserve/sink2_ready" name="sink2_ready" subtype="com.altera.dspbuilder.blockset.iobus.Output" synthesizable="true" type="InterfaceBlock" entityName="wire" isStart="true"><connectionPoint name="sink2_ready" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="sink2_ready_simulink" index="0" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><ioFile portname="sink2_ready" filename="localedgepreserve_sink2%5Fready.capture"/></interfaceBlock></block><block><interfaceBlock fullName="localedgepreserve/sink2_sop" name="sink2_sop" subtype="com.altera.dspbuilder.blockset.iobus.Input" synthesizable="true" type="InterfaceBlock" entityName="wire" isStart="false"><connectionPoint name="sink2_sop" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="sink2_sop_simulink" index="0" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><ioFile portname="sink2_sop" filename="localedgepreserve_sink2%5Fsop.salt"/></interfaceBlock></block><block><interfaceBlock fullName="localedgepreserve/sink2_valid" name="sink2_valid" subtype="com.altera.dspbuilder.blockset.iobus.Input" synthesizable="true" type="InterfaceBlock" entityName="wire" isStart="false"><connectionPoint name="sink2_valid" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="sink2_valid_simulink" index="0" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><ioFile portname="sink2_valid" filename="localedgepreserve_sink2%5Fvalid.salt"/></interfaceBlock></block><block><interfaceBlock fullName="localedgepreserve/source_data" name="source_data" subtype="com.altera.dspbuilder.blockset.iobus.Output" synthesizable="true" type="InterfaceBlock" entityName="wire" isStart="true"><connectionPoint name="source_data" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="source_data_simulink" index="0" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><ioFile portname="source_data" filename="localedgepreserve_source%5Fdata.capture"/></interfaceBlock></block><block><interfaceBlock fullName="localedgepreserve/source_eop" name="source_eop" subtype="com.altera.dspbuilder.blockset.iobus.Output" synthesizable="true" type="InterfaceBlock" entityName="wire" isStart="true"><connectionPoint name="source_eop" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="source_eop_simulink" index="0" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><ioFile portname="source_eop" filename="localedgepreserve_source%5Feop.capture"/></interfaceBlock></block><block><interfaceBlock fullName="localedgepreserve/source_ready" name="source_ready" subtype="com.altera.dspbuilder.blockset.iobus.Input" synthesizable="true" type="InterfaceBlock" entityName="wire" isStart="false"><connectionPoint name="source_ready" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="source_ready_simulink" index="0" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><ioFile portname="source_ready" filename="localedgepreserve_source%5Fready.salt"/></interfaceBlock></block><block><interfaceBlock fullName="localedgepreserve/source_sop" name="source_sop" subtype="com.altera.dspbuilder.blockset.iobus.Output" synthesizable="true" type="InterfaceBlock" entityName="wire" isStart="true"><connectionPoint name="source_sop" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="source_sop_simulink" index="0" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><ioFile portname="source_sop" filename="localedgepreserve_source%5Fsop.capture"/></interfaceBlock></block><block><interfaceBlock fullName="localedgepreserve/source_valid" name="source_valid" subtype="com.altera.dspbuilder.blockset.iobus.Output" synthesizable="true" type="InterfaceBlock" entityName="wire" isStart="true"><connectionPoint name="source_valid" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="source_valid_simulink" index="0" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><ioFile portname="source_valid" filename="localedgepreserve_source%5Fvalid.capture"/></interfaceBlock></block><signal name="Constant2_output_Comparator_datab" type="wire"><src block="Constant2" port="output"/><dst block="Comparator" port="datab"/></signal><signal name="Constant3_output_Comparator1_datab" type="wire"><src block="Constant3" port="output"/><dst block="Comparator1" port="datab"/></signal><signal name="Bus_Concatenation_output_FIFO_1_data" type="wire"><src block="Bus_Concatenation" port="output"/><dst block="FIFO_1" port="data"/></signal><signal name="Bus_Concatenation1_output_FIFO_2_data" type="wire"><src block="Bus_Concatenation1" port="output"/><dst block="FIFO_2" port="data"/></signal><signal name="FIFO_1_usedw_Comparator_dataa" type="wire"><src block="FIFO_1" port="usedw"/><dst block="Comparator" port="dataa"/></signal><signal name="FIFO_2_usedw_Comparator1_dataa" type="wire"><src block="FIFO_2" port="usedw"/><dst block="Comparator1" port="dataa"/></signal><signal name="Logical_Bit_Operator1_result_FIFO_1_rdreq" type="wire"><src block="Logical_Bit_Operator1" port="result"/><dst block="FIFO_1" port="rdreq"/></signal><signal name="Logical_Bit_Operator1_result_FIFO_2_rdreq" type="wire"><src block="Logical_Bit_Operator1" port="result"/><dst block="FIFO_2" port="rdreq"/></signal><signal name="Bus_Conversion_output_localedgepreserve_Fusion_pixel1_in" type="wire"><src block="Bus_Conversion" port="output"/><dst block="localedgepreserve_Fusion" port="pixel1_in"/></signal><signal name="Logical_Bit_Operator1_result_localedgepreserve_Fusion_valid1_in" type="wire"><src block="Logical_Bit_Operator1" port="result"/><dst block="localedgepreserve_Fusion" port="valid1_in"/></signal><signal name="Extract_Bit_output_localedgepreserve_Fusion_eof1_in" type="wire"><src block="Extract_Bit" port="output"/><dst block="localedgepreserve_Fusion" port="eof1_in"/></signal><signal name="Bus_Conversion1_output_localedgepreserve_Fusion_pixel2_in" type="wire"><src block="Bus_Conversion1" port="output"/><dst block="localedgepreserve_Fusion" port="pixel2_in"/></signal><signal name="Logical_Bit_Operator1_result_localedgepreserve_Fusion_valid2_in" type="wire"><src block="Logical_Bit_Operator1" port="result"/><dst block="localedgepreserve_Fusion" port="valid2_in"/></signal><signal name="Extract_Bit1_output_localedgepreserve_Fusion_eof2_in" type="wire"><src block="Extract_Bit1" port="output"/><dst block="localedgepreserve_Fusion" port="eof2_in"/></signal><signal name="Comparator_result_Logical_Bit_Operator1_data0" type="wire"><src block="Comparator" port="result"/><dst block="Logical_Bit_Operator1" port="data0"/></signal><signal name="Comparator1_result_Logical_Bit_Operator1_data1" type="wire"><src block="Comparator1" port="result"/><dst block="Logical_Bit_Operator1" port="data1"/></signal><signal name="Logical_Bit_Operator1_result_Multiplexer_sel" type="wire"><src block="Logical_Bit_Operator1" port="result"/><dst block="Multiplexer" port="sel"/></signal><signal name="Constant_1_output_Multiplexer_in0" type="wire"><src block="Constant_1" port="output"/><dst block="Multiplexer" port="in0"/></signal><signal name="FIFO_1_q_Multiplexer_in1" type="wire"><src block="FIFO_1" port="q"/><dst block="Multiplexer" port="in1"/></signal><signal name="Multiplexer_result_Extract_Bit_input" type="wire"><src block="Multiplexer" port="result"/><dst block="Extract_Bit" port="input"/></signal><signal name="Multiplexer_result_Bus_Conversion_input" type="wire"><src block="Multiplexer" port="result"/><dst block="Bus_Conversion" port="input"/></signal><signal name="Logical_Bit_Operator1_result_Multiplexer1_sel" type="wire"><src block="Logical_Bit_Operator1" port="result"/><dst block="Multiplexer1" port="sel"/></signal><signal name="Constant1_output_Multiplexer1_in0" type="wire"><src block="Constant1" port="output"/><dst block="Multiplexer1" port="in0"/></signal><signal name="FIFO_2_q_Multiplexer1_in1" type="wire"><src block="FIFO_2" port="q"/><dst block="Multiplexer1" port="in1"/></signal><signal name="Multiplexer1_result_Extract_Bit1_input" type="wire"><src block="Multiplexer1" port="result"/><dst block="Extract_Bit1" port="input"/></signal><signal name="Multiplexer1_result_Bus_Conversion1_input" type="wire"><src block="Multiplexer1" port="result"/><dst block="Bus_Conversion1" port="input"/></signal><signal name="sink1_data_sink1_data_Bus_Concatenation_b" type="wire"><src block="sink1_data" port="sink1_data"/><dst block="Bus_Concatenation" port="b"/></signal><signal name="sink1_eop_sink1_eop_Bus_Concatenation_a" type="wire"><src block="sink1_eop" port="sink1_eop"/><dst block="Bus_Concatenation" port="a"/></signal><signal name="VCC3_output_sink1_ready_sink1_ready" type="wire"><src block="VCC3" port="output"/><dst block="sink1_ready" port="sink1_ready"/></signal><signal name="sink1_valid_sink1_valid_FIFO_1_wrreq" type="wire"><src block="sink1_valid" port="sink1_valid"/><dst block="FIFO_1" port="wrreq"/></signal><signal name="sink2_data_sink2_data_Bus_Concatenation1_b" type="wire"><src block="sink2_data" port="sink2_data"/><dst block="Bus_Concatenation1" port="b"/></signal><signal name="sink2_eop_sink2_eop_Bus_Concatenation1_a" type="wire"><src block="sink2_eop" port="sink2_eop"/><dst block="Bus_Concatenation1" port="a"/></signal><signal name="VCC1_output_sink2_ready_sink2_ready" type="wire"><src block="VCC1" port="output"/><dst block="sink2_ready" port="sink2_ready"/></signal><signal name="sink2_valid_sink2_valid_FIFO_2_wrreq" type="wire"><src block="sink2_valid" port="sink2_valid"/><dst block="FIFO_2" port="wrreq"/></signal><signal name="localedgepreserve_Fusion_pixel_out_source_data_source_data" type="wire"><src block="localedgepreserve_Fusion" port="pixel_out"/><dst block="source_data" port="source_data"/></signal><signal name="localedgepreserve_Fusion_eof_out_source_eop_source_eop" type="wire"><src block="localedgepreserve_Fusion" port="eof_out"/><dst block="source_eop" port="source_eop"/></signal><signal name="localedgepreserve_Fusion_sof_out_source_sop_source_sop" type="wire"><src block="localedgepreserve_Fusion" port="sof_out"/><dst block="source_sop" port="source_sop"/></signal><signal name="localedgepreserve_Fusion_valid_out_source_valid_source_valid" type="wire"><src block="localedgepreserve_Fusion" port="valid_out"/><dst block="source_valid" port="source_valid"/></signal><version numbers="17 1" longstring="17.1 Build 590 10/25/2017" shortstring="17.1" date="2019-05-26"/></model>