{
  "name": "papilio_spi_slave",
  "version": "1.0.0",
  "description": "Production-ready SPI slave library with 8/16/32-bit transfers, FIFO buffering, burst mode, and Wishbone integration",
  "keywords": [
    "spi",
    "slave",
    "fpga",
    "hdl",
    "verilog",
    "wishbone",
    "fifo",
    "gowin",
    "papilio",
    "arduino"
  ],
  "repository": {
    "type": "git",
    "url": "https://github.com/Papilio-Labs/papilio_spi_slave.git"
  },
  "authors": [
    {
      "name": "Papilio Labs",
      "maintainer": true
    }
  ],
  "license": "MIT",
  "frameworks": ["arduino", "hdl"],
  "platforms": ["espressif32", "*"],
  "export": {
    "include": [
      "src/*.h",
      "src/*.cpp",
      "gateware/*.v",
      "examples/**",
      "docs/**",
      "README.md"
    ]
  },
  "papilio": {
    "schema_version": "1.0",
    "gateware": {
      "modules": [],
      "additional_files": [
        "gateware/fifo_sync.v",
        "gateware/spi_slave.v",
        "gateware/spi_slave_fifo.v",
        "gateware/spi_bram_controller.v"
      ]
    },
    "esp32": {
      "class_name": "PapilioSPI",
      "headers": ["PapilioSPI.h"],
      "constructor_args": [],
      "init_code": "${VAR}.begin();",
      "dependencies": []
    }
  }
}
