# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do final_memoriaROM_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/ferre/Desktop/DLP_final/DLP_final {C:/Users/ferre/Desktop/DLP_final/DLP_final/rom_paridade.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:10 on Feb 21,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ferre/Desktop/DLP_final/DLP_final" C:/Users/ferre/Desktop/DLP_final/DLP_final/rom_paridade.v 
# -- Compiling module rom_paridade
# 
# Top level modules:
# 	rom_paridade
# End time: 09:32:10 on Feb 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/ferre/Desktop/DLP_final/DLP_final {C:/Users/ferre/Desktop/DLP_final/DLP_final/test_bc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:10 on Feb 21,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ferre/Desktop/DLP_final/DLP_final" C:/Users/ferre/Desktop/DLP_final/DLP_final/test_bc.v 
# -- Compiling module test_bc
# 
# Top level modules:
# 	test_bc
# End time: 09:32:10 on Feb 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  test_bc
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" test_bc 
# Start time: 09:32:11 on Feb 21,2022
# Loading work.test_bc
# Loading work.rom_paridade
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10 us
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# End time: 09:53:52 on Feb 21,2022, Elapsed time: 0:21:41
# Errors: 3, Warnings: 1
