Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Sat May 07 01:44:19 2016
| Host         : STEVENLEE7DB2 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing -file ./report/cmp_max_timing_synth.rpt
| Design       : cmp_max
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.14 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.787ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            or_cond2_reg_280_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 1.914ns (37.552%)  route 3.183ns (62.449%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 11.271 - 10.000 ) 
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6, unset)            1.381     1.381    ap_clk
                         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     1.760 r  ap_CS_fsm_reg[1]/Q
                         net (fo=70, unplaced)        0.454     2.214    cmp_max_fcmp_32ns_32ns_1_1_U1/ap_sig_bdd_60
                         LUT3 (Prop_lut3_I1_O)        0.232     2.446 f  cmp_max_fcmp_32ns_32ns_1_1_U1/cmp_max_ap_fcmp_0_no_dsp_32_u_i_23/O
                         net (fo=8, unplaced)         0.977     3.423    cmp_max_fcmp_32ns_32ns_1_1_U0/cmp_max_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/WIDE_NOR/s_axis_a_tdata[9]
                         LUT6 (Prop_lut6_I1_O)        0.105     3.528 r  cmp_max_fcmp_32ns_32ns_1_1_U0/cmp_max_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/WIDE_NOR/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, unplaced)         0.000     3.528    cmp_max_fcmp_32ns_32ns_1_1_U0/cmp_max_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/WIDE_NOR/zero_det[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.985 r  cmp_max_fcmp_32ns_32ns_1_1_U0/cmp_max_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/WIDE_NOR/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.008     3.993    cmp_max_fcmp_32ns_32ns_1_1_U0/cmp_max_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EXP_ALL_ONE_DET/CARRY_ZERO_DET/ap_CS_fsm_reg[1][0]
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.149     4.142 f  cmp_max_fcmp_32ns_32ns_1_1_U0/cmp_max_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EXP_ALL_ONE_DET/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=1, unplaced)         0.473     4.615    cmp_max_fcmp_32ns_32ns_1_1_U0/cmp_max_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EXP_ALL_ONE_DET/CARRY_ZERO_DET/p_3_out
                         LUT2 (Prop_lut2_I0_O)        0.277     4.892 f  cmp_max_fcmp_32ns_32ns_1_1_U0/cmp_max_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EXP_ALL_ONE_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.583     5.475    cmp_max_fcmp_32ns_32ns_1_1_U0/cmp_max_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/result_var01_out
                         LUT6 (Prop_lut6_I5_O)        0.105     5.580 r  cmp_max_fcmp_32ns_32ns_1_1_U0/cmp_max_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0/O
                         net (fo=1, unplaced)         0.329     5.909    cmp_max_fcmp_32ns_32ns_1_1_U0/dout
                         LUT2 (Prop_lut2_I0_O)        0.105     6.014 f  cmp_max_fcmp_32ns_32ns_1_1_U0/or_cond_reg_270[0]_i_3/O
                         net (fo=2, unplaced)         0.359     6.373    cmp_max_fcmp_32ns_32ns_1_1_U0/or_cond_reg_270[0]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.105     6.478 r  cmp_max_fcmp_32ns_32ns_1_1_U0/or_cond2_reg_280[0]_i_1/O
                         net (fo=1, unplaced)         0.000     6.478    cmp_max_fcmp_32ns_32ns_1_1_U0_n_0
                         FDRE                                         r  or_cond2_reg_280_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6, unset)            1.271    11.271    ap_clk
                         FDRE                                         r  or_cond2_reg_280_reg[0]/C
                         clock pessimism              0.000    11.271    
                         clock uncertainty           -0.035    11.236    
                         FDRE (Setup_fdre_C_D)        0.029    11.265    or_cond2_reg_280_reg[0]
  -------------------------------------------------------------------
                         required time                         11.265    
                         arrival time                          -6.478    
  -------------------------------------------------------------------
                         slack                                  4.787    




