$comment
	File created using the following command:
		vcd file sap_wr.msim.vcd -direction
$end
$date
	Fri Mar 10 22:52:34 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module cp_b_register_vlg_vec_tst $end
$var reg 1 ! BR_IN $end
$var reg 1 " BR_OUT $end
$var reg 1 # treg_bus0 $end
$var reg 1 $ treg_bus1 $end
$var reg 1 % treg_bus2 $end
$var reg 1 & treg_bus3 $end
$var reg 1 ' treg_bus4 $end
$var reg 1 ( treg_bus5 $end
$var reg 1 ) treg_bus6 $end
$var reg 1 * treg_bus7 $end
$var reg 1 + CLOCK $end
$var reg 1 , RESET $end
$var wire 1 - bus0 $end
$var wire 1 . bus1 $end
$var wire 1 / bus2 $end
$var wire 1 0 bus3 $end
$var wire 1 1 bus4 $end
$var wire 1 2 bus5 $end
$var wire 1 3 bus6 $end
$var wire 1 4 bus7 $end

$scope module i1 $end
$var wire 1 5 gnd $end
$var wire 1 6 vcc $end
$var wire 1 7 unknown $end
$var tri1 1 8 devclrn $end
$var tri1 1 9 devpor $end
$var tri1 1 : devoe $end
$var wire 1 ; BR_OUT~input_o $end
$var wire 1 < bus6~input_o $end
$var wire 1 = ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 > ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 ? ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 @ ~QUARTUS_CREATED_ADC2~~eoc $end
$var wire 1 A bus0~output_o $end
$var wire 1 B bus1~output_o $end
$var wire 1 C bus2~output_o $end
$var wire 1 D bus3~output_o $end
$var wire 1 E bus4~output_o $end
$var wire 1 F bus5~output_o $end
$var wire 1 G bus6~output_o $end
$var wire 1 H bus7~output_o $end
$var wire 1 I CLOCK~input_o $end
$var wire 1 J CLOCK~inputclkctrl_outclk $end
$var wire 1 K bus0~input_o $end
$var wire 1 L RESET~input_o $end
$var wire 1 M RESET~inputclkctrl_outclk $end
$var wire 1 N BR_IN~input_o $end
$var wire 1 O inst|inst5~q $end
$var wire 1 P bus1~input_o $end
$var wire 1 Q inst|inst9~q $end
$var wire 1 R bus2~input_o $end
$var wire 1 S inst|inst18~feeder_combout $end
$var wire 1 T inst|inst18~q $end
$var wire 1 U bus3~input_o $end
$var wire 1 V inst|inst25~feeder_combout $end
$var wire 1 W inst|inst25~q $end
$var wire 1 X bus4~input_o $end
$var wire 1 Y inst1|inst5~feeder_combout $end
$var wire 1 Z inst1|inst5~q $end
$var wire 1 [ bus5~input_o $end
$var wire 1 \ inst1|inst9~q $end
$var wire 1 ] bus7~input_o $end
$var wire 1 ^ inst1|inst25~q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
x"
x#
x$
x%
x&
x'
x(
x)
x*
x+
x,
x-
x.
x/
x0
x1
x2
x3
x4
05
16
x7
18
19
1:
x;
x<
0=
z>
z?
z@
zA
zB
zC
zD
zE
zF
0G
zH
xI
xJ
xK
xL
xM
xN
0O
xP
0Q
xR
xS
0T
xU
xV
0W
xX
xY
0Z
x[
0\
x]
0^
$end
#1000000
