mkdir -p ./results/asap7/riscv_v_rf_ctrl/base ./logs/asap7/riscv_v_rf_ctrl/base ./reports/asap7/riscv_v_rf_ctrl/base ./objects/asap7/riscv_v_rf_ctrl/base
(env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth_canonicalize.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/asap7/riscv_v_rf_ctrl/base/1_1_yosys_canonicalize.log
1. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/riscv_v_stage_7EB58.v
2. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/riscv_v_stage_1F582_5645A.v
3. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/riscv_v_stage_96DA9_C2B4E.v
4. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/riscv_v_stage_300B3_9090A.v
5. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/riscv_v_stage_969A4_CCEB1.v
6. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/riscv_v_stage_63257_B3D37.v
7. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/riscv_v_stage_A4EAF_A7C6B.v
8. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/riscv_v_stage_C3F9D_39151.v
9. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/riscv_v_stage_E6BB0_71521.v
10. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/riscv_v_stage_EA379.v
11. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/riscv_v_stage_EE621_F935D.v
12. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/riscv_v_stage_300C0.v
13. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/riscv_v_stage_A8A75.v
14. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/riscv_v_stage_C9449.v
15. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/riscv_v_ctrl.v
16. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/riscv_v_csr_ctrl.v
17. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/riscv_v_csr.v
18. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/riscv_v_rf_ctrl.v
19. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/riscv_v_rf.v
20. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/riscv_v_decode.v
21. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/riscv_v_memory.v
22. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/riscv_v_reduct_src.v
23. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/riscv_v_bitwise_and.v
24. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/riscv_v_bw_and.v
25. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/riscv_v_bitwise_or.v
26. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/riscv_v_bw_or.v
27. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/riscv_v_bitwise_xor.v
28. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/riscv_v_bw_xor.v
29. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/shifter.v
30. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/riscv_v_shifter.v
31. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/riscv_v_logic_ALU.v
32. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/full_adder.v
33. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/half_adder.v
34. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/ripple_carry_adder.v
35. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/behavioral_adder.v
36. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/adder_nbit.v
37. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/riscv_v_adder.v
38. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/riscv_v_twos_comp_sel.v
39. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/multiplier_2bit.v
40. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/vedic_mul_unsigned_2bits.v
41. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/vedic_mul_unsigned_4bits.v
42. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/vedic_mul_unsigned_8bits.v
43. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/vedic_mul_unsigned_16bits.v
44. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/vedic_mul_unsigned_32bits.v
45. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/vedic_mul_unsigned_64bits.v
46. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/vedic_mul_unsigned_128bits.v
47. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/riscv_v_mul.v
48. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/riscv_v_extend.v
49. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/riscv_v_arithmetic_ALU.v
50. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/riscv_v_permutation_ALU.v
51. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/riscv_v_exe_alu.v
52. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/riscv_v_decode_element.v
53. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/riscv_v_bypass.v
54. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/riscv_v_swizzle.v
55. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/riscv_v_execute.v
56. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf_ctrl/convert_to_v/riscv_v.v
57. Executing Liberty frontend: ./objects/asap7/riscv_v_rf_ctrl/base/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib
58. Executing Liberty frontend: ./objects/asap7/riscv_v_rf_ctrl/base/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib
59. Executing Liberty frontend: ./objects/asap7/riscv_v_rf_ctrl/base/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib
60. Executing Liberty frontend: ./objects/asap7/riscv_v_rf_ctrl/base/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib
61. Executing Liberty frontend: ./objects/asap7/riscv_v_rf_ctrl/base/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
62. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/yoSys/cells_clkgate_R.v
Using ABC speed script.
Extracting clock period from SDC file: ./results/asap7/riscv_v_rf_ctrl/base/clock_period.txt
Setting clock period to 5000.0
63. Executing HIERARCHY pass (managing design hierarchy).
64. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_rf_ctrl'.
64.1. Analyzing design hierarchy..
64.2. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_300B3_9090A'.
64.3. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_C9449'.
64.4. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_E6BB0_71521'.
64.5. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_E6BB0_71521'.
64.6. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_969A4_CCEB1'.
64.7. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_969A4_CCEB1'.
64.8. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_63257_B3D37'.
64.9. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_96DA9_C2B4E'.
64.10. Analyzing design hierarchy..
64.11. Analyzing design hierarchy..
65. Executing OPT_CLEAN pass (remove unused cells and wires).
Warning: Ignoring module $paramod$2146347be6a9291281141c11ae06b78a5225aa18\riscv_v_stage_63257_B3D37 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$9e949b9bffcb9d058dc19aa5601422ad5176c498\riscv_v_stage_969A4_CCEB1 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$266c03143c54df1c5adf4fb754caa2bfb30aec62\riscv_v_stage_969A4_CCEB1 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$a4a107c8fd8bbbb154137ac64da59878dc940c06\riscv_v_stage_E6BB0_71521 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$81cda7e927670c58dd35f63665b91a63979e2586\riscv_v_stage_E6BB0_71521 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\riscv_v_stage_C9449\NUM_STAGES=s32'00000000000000000000000000000011 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$7cb81b2a58a0ce3b23aac10cc1e4ce73effc8cd8\riscv_v_stage_300B3_9090A because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$bc7794a3be0ebc5361b6e14a3e2778c05284a1fa\riscv_v_stage_96DA9_C2B4E because it contains processes (run 'proc' command first).
66. Executing RTLIL backend.
Warnings: 8 unique messages, 8 total
End of script. Logfile hash: d842e6c40b, CPU: user 0.53s system 0.04s, MEM: 82.88 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 87% 6x read_liberty (0 sec), 9% 114x read_verilog (0 sec), ...
Elapsed time: 0:00.63[h:]min:sec. CPU time: user 0.58 sys 0.05 (100%). Peak memory: 86016KB.
mkdir -p ./results/asap7/riscv_v_rf_ctrl/base ./logs/asap7/riscv_v_rf_ctrl/base ./reports/asap7/riscv_v_rf_ctrl/base
(export VERILOG_FILES=./results/asap7/riscv_v_rf_ctrl/base/1_synth.rtlil; \
env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth_hier_report.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/asap7/riscv_v_rf_ctrl/base/1_1_yosys_hier_report.log
End of script. Logfile hash: da39a3ee5e, CPU: user 0.00s system 0.00s, MEM: 11.12 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: no commands executed
Elapsed time: 0:00.00[h:]min:sec. CPU time: user 0.00 sys 0.00 (80%). Peak memory: 12800KB.
mkdir -p ./results/asap7/riscv_v_rf_ctrl/base ./logs/asap7/riscv_v_rf_ctrl/base ./reports/asap7/riscv_v_rf_ctrl/base ./objects/asap7/riscv_v_rf_ctrl/base
(export VERILOG_FILES=./results/asap7/riscv_v_rf_ctrl/base/1_synth.rtlil; \
env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/asap7/riscv_v_rf_ctrl/base/1_1_yosys.log
1. Executing RTLIL frontend.
2. Executing Liberty frontend: ./objects/asap7/riscv_v_rf_ctrl/base/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib
3. Executing Liberty frontend: ./objects/asap7/riscv_v_rf_ctrl/base/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib
4. Executing Liberty frontend: ./objects/asap7/riscv_v_rf_ctrl/base/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib
5. Executing Liberty frontend: ./objects/asap7/riscv_v_rf_ctrl/base/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib
6. Executing Liberty frontend: ./objects/asap7/riscv_v_rf_ctrl/base/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
7. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/yoSys/cells_clkgate_R.v
Using ABC speed script.
Extracting clock period from SDC file: ./results/asap7/riscv_v_rf_ctrl/base/clock_period.txt
Setting clock period to 5000.0
synth -top riscv_v_rf_ctrl -run :fine -flatten -extra-map /home/ubuntu/mbucio/tools/openROAD/flow/platforms/common/lcu_kogge_stone.v
8. Executing SYNTH pass.
8.1. Executing HIERARCHY pass (managing design hierarchy).
8.1.1. Analyzing design hierarchy..
8.1.2. Analyzing design hierarchy..
8.2. Executing PROC pass (convert processes to netlists).
8.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
8.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
8.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
8.2.4. Executing PROC_INIT pass (extract init attributes).
8.2.5. Executing PROC_ARST pass (detect async resets in processes).
8.2.6. Executing PROC_ROM pass (convert switches to ROMs).
8.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
8.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
8.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Warning: Async reset value `\rst_val' is not constant!
8.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
8.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
8.2.12. Executing OPT_EXPR pass (perform const folding).
8.3. Executing FLATTEN pass (flatten design).
8.4. Executing OPT_EXPR pass (perform const folding).
8.5. Executing OPT_CLEAN pass (remove unused cells and wires).
8.6. Executing CHECK pass (checking for obvious problems).
8.7. Executing OPT pass (performing simple optimizations).
8.7.1. Executing OPT_EXPR pass (perform const folding).
8.7.2. Executing OPT_MERGE pass (detect identical cells).
8.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.7.5. Executing OPT_MERGE pass (detect identical cells).
8.7.6. Executing OPT_DFF pass (perform DFF optimizations).
8.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
8.7.8. Executing OPT_EXPR pass (perform const folding).
8.7.9. Rerunning OPT passes. (Maybe there is more to do..)
8.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.7.12. Executing OPT_MERGE pass (detect identical cells).
8.7.13. Executing OPT_DFF pass (perform DFF optimizations).
8.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
8.7.15. Executing OPT_EXPR pass (perform const folding).
8.7.16. Finished OPT passes. (There is nothing left to do.)
8.8. Executing FSM pass (extract and optimize FSM).
8.8.1. Executing FSM_DETECT pass (finding FSMs in design).
8.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).
8.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).
8.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
8.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).
8.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
8.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).
8.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
8.9. Executing OPT pass (performing simple optimizations).
8.9.1. Executing OPT_EXPR pass (perform const folding).
8.9.2. Executing OPT_MERGE pass (detect identical cells).
8.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.9.5. Executing OPT_MERGE pass (detect identical cells).
8.9.6. Executing OPT_DFF pass (perform DFF optimizations).
8.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
8.9.8. Executing OPT_EXPR pass (perform const folding).
8.9.9. Rerunning OPT passes. (Maybe there is more to do..)
8.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.9.12. Executing OPT_MERGE pass (detect identical cells).
8.9.13. Executing OPT_DFF pass (perform DFF optimizations).
8.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
8.9.15. Executing OPT_EXPR pass (perform const folding).
8.9.16. Rerunning OPT passes. (Maybe there is more to do..)
8.9.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.9.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.9.19. Executing OPT_MERGE pass (detect identical cells).
8.9.20. Executing OPT_DFF pass (perform DFF optimizations).
8.9.21. Executing OPT_CLEAN pass (remove unused cells and wires).
8.9.22. Executing OPT_EXPR pass (perform const folding).
8.9.23. Finished OPT passes. (There is nothing left to do.)
8.10. Executing WREDUCE pass (reducing word size of cells).
8.11. Executing PEEPOPT pass (run peephole optimizers).
8.12. Executing OPT_CLEAN pass (remove unused cells and wires).
8.13. Executing ALUMACC pass (create $alu and $macc cells).
8.14. Executing SHARE pass (SAT-based resource sharing).
8.15. Executing OPT pass (performing simple optimizations).
8.15.1. Executing OPT_EXPR pass (perform const folding).
8.15.2. Executing OPT_MERGE pass (detect identical cells).
8.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.15.5. Executing OPT_MERGE pass (detect identical cells).
8.15.6. Executing OPT_DFF pass (perform DFF optimizations).
8.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
8.15.8. Executing OPT_EXPR pass (perform const folding).
8.15.9. Finished OPT passes. (There is nothing left to do.)
8.16. Executing MEMORY pass.
8.16.1. Executing OPT_MEM pass (optimize memories).
8.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
8.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
8.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).
8.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
8.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
8.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
8.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
8.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
8.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).
8.17. Executing OPT_CLEAN pass (remove unused cells and wires).
9. Executing SYNTH pass.
9.1. Executing OPT pass (performing simple optimizations).
9.1.1. Executing OPT_EXPR pass (perform const folding).
9.1.2. Executing OPT_MERGE pass (detect identical cells).
9.1.3. Executing OPT_DFF pass (perform DFF optimizations).
9.1.4. Executing OPT_CLEAN pass (remove unused cells and wires).
9.1.5. Finished fast OPT passes.
9.2. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
9.3. Executing OPT pass (performing simple optimizations).
9.3.1. Executing OPT_EXPR pass (perform const folding).
9.3.2. Executing OPT_MERGE pass (detect identical cells).
9.3.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.3.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
9.3.5. Executing OPT_MERGE pass (detect identical cells).
9.3.6. Executing OPT_SHARE pass.
9.3.7. Executing OPT_DFF pass (perform DFF optimizations).
9.3.8. Executing OPT_CLEAN pass (remove unused cells and wires).
9.3.9. Executing OPT_EXPR pass (perform const folding).
9.3.10. Finished OPT passes. (There is nothing left to do.)
9.4. Executing TECHMAP pass (map to technology primitives).
9.4.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/../share/yosys/techmap.v
9.4.2. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/common/lcu_kogge_stone.v
9.4.3. Continuing TECHMAP pass.
9.5. Executing OPT pass (performing simple optimizations).
9.5.1. Executing OPT_EXPR pass (perform const folding).
9.5.2. Executing OPT_MERGE pass (detect identical cells).
9.5.3. Executing OPT_DFF pass (perform DFF optimizations).
9.5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
9.5.5. Finished fast OPT passes.
9.6. Executing ABC pass (technology mapping using ABC).
9.6.1. Extracting gate netlist of module `\riscv_v_rf_ctrl' to `<abc-temp-dir>/input.blif'..
9.7. Executing OPT pass (performing simple optimizations).
9.7.1. Executing OPT_EXPR pass (perform const folding).
9.7.2. Executing OPT_MERGE pass (detect identical cells).
9.7.3. Executing OPT_DFF pass (perform DFF optimizations).
9.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
9.7.5. Finished fast OPT passes.
9.8. Executing HIERARCHY pass (managing design hierarchy).
9.8.1. Analyzing design hierarchy..
9.8.2. Analyzing design hierarchy..
9.9. Printing statistics.
9.10. Executing CHECK pass (checking for obvious problems).
10. Executing OPT pass (performing simple optimizations).
10.1. Executing OPT_EXPR pass (perform const folding).
10.2. Executing OPT_MERGE pass (detect identical cells).
10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
10.5. Executing OPT_MERGE pass (detect identical cells).
10.6. Executing OPT_DFF pass (perform DFF optimizations).
10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
10.8. Executing OPT_EXPR pass (perform const folding).
10.9. Rerunning OPT passes. (Maybe there is more to do..)
10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
10.12. Executing OPT_MERGE pass (detect identical cells).
10.13. Executing OPT_DFF pass (perform DFF optimizations).
10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
10.15. Executing OPT_EXPR pass (perform const folding).
10.16. Finished OPT passes. (There is nothing left to do.)
11. Executing TECHMAP pass (map to technology primitives).
11.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/../share/yosys/techmap.v
11.2. Continuing TECHMAP pass.
12. Executing TECHMAP pass (map to technology primitives).
12.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/yoSys/cells_latch_R.v
12.2. Continuing TECHMAP pass.
13. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
13.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
14. Executing OPT pass (performing simple optimizations).
14.1. Executing OPT_EXPR pass (perform const folding).
14.2. Executing OPT_MERGE pass (detect identical cells).
14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
14.5. Executing OPT_MERGE pass (detect identical cells).
14.6. Executing OPT_DFF pass (perform DFF optimizations).
14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
14.8. Executing OPT_EXPR pass (perform const folding).
14.9. Rerunning OPT passes. (Maybe there is more to do..)
14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
14.12. Executing OPT_MERGE pass (detect identical cells).
14.13. Executing OPT_DFF pass (perform DFF optimizations).
14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
14.15. Executing OPT_EXPR pass (perform const folding).
14.16. Finished OPT passes. (There is nothing left to do.)
abc -script /home/ubuntu/mbucio/tools/openROAD/flow/scripts/abc_speed.script -liberty ./objects/asap7/riscv_v_rf_ctrl/base/lib/merged.lib -constr ./objects/asap7/riscv_v_rf_ctrl/base/abc.constr -dont_use *x1p*_ASAP7* -dont_use *xp*_ASAP7* -dont_use SDF* -dont_use ICG* -D 5000.0
15. Executing ABC pass (technology mapping using ABC).
15.1. Extracting gate netlist of module `\riscv_v_rf_ctrl' to `<abc-temp-dir>/input.blif'..
15.1.1. Executing ABC.
15.1.2. Re-integrating ABC results.
16. Executing SETUNDEF pass (replace undef values with defined constants).
17. Executing SPLITNETS pass (splitting up multi-bit signals).
18. Executing OPT_CLEAN pass (remove unused cells and wires).
19. Executing HILOMAP pass (mapping to constant drivers).
20. Executing INSBUF pass (insert buffer cells for connected wires).
21. Executing CHECK pass (checking for obvious problems).
22. Printing statistics.
23. Executing Verilog backend.
exec cp ./designs/asap7/riscv_v_rf_ctrl/constraint.sdc ./results/asap7/riscv_v_rf_ctrl/base/1_synth.sdc
Warnings: 1 unique messages, 15 total
End of script. Logfile hash: 109d5f06df, CPU: user 1.80s system 0.09s, MEM: 141.12 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 33% 2x abc (0 sec), 18% 6x read_liberty (0 sec), ...
Elapsed time: 0:02.89[h:]min:sec. CPU time: user 2.73 sys 0.16 (100%). Peak memory: 145280KB.
mkdir -p ./results/asap7/riscv_v_rf_ctrl/base ./logs/asap7/riscv_v_rf_ctrl/base ./reports/asap7/riscv_v_rf_ctrl/base
cp ./results/asap7/riscv_v_rf_ctrl/base/1_1_yosys.v ./results/asap7/riscv_v_rf_ctrl/base/1_synth.v
Running floorplan.tcl, stage 2_1_floorplan
[INFO ODB-0227] LEF file: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lef/asap7_tech_1x_201209.lef, created 24 layers, 9 vias
[INFO ODB-0227] LEF file: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lef/asap7sc7p5t_28_R_1x_220121a.lef, created 212 library cells
[WARNING STA-0347] current_design for other than top cell not supported.

==========================================================================
Floorplan check_setup
--------------------------------------------------------------------------
number instances in verilog is 2955
[WARNING IFP-0028] Core area lower left (200.000, 200.000) snapped to (200.016, 200.070).
[INFO IFP-0001] Added 1110 rows of 5555 site asap7sc7p5t.
[INFO RSZ-0026] Removed 191 buffers.
Default units for flow
 time 1ps
 capacitance 1fF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1pW
 distance 1um
Report metrics stage 2, floorplan final...

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 362 u^2 0% utilization.
Elapsed time: 0:02.06[h:]min:sec. CPU time: user 1.98 sys 0.08 (100%). Peak memory: 229608KB.
Running io_placement_random.tcl, stage 2_2_floorplan_io
[WARNING STA-0347] current_design for other than top cell not supported.
place_pins -hor_layers M4 -ver_layers M5 -random
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0007] Random pin placement.
Elapsed time: 0:01.40[h:]min:sec. CPU time: user 1.31 sys 0.09 (100%). Peak memory: 219044KB.
Running tdms_place.tcl, stage 2_3_floorplan_tdms
exec cp ./results/asap7/riscv_v_rf_ctrl/base/2_2_floorplan_io.odb ./results/asap7/riscv_v_rf_ctrl/base/2_3_floorplan_tdms.odb
Elapsed time: 0:00.15[h:]min:sec. CPU time: user 0.10 sys 0.04 (100%). Peak memory: 100328KB.
Running macro_place.tcl, stage 2_4_floorplan_macro
[WARNING STA-0347] current_design for other than top cell not supported.
No macros found: Skipping macro_placement
Elapsed time: 0:01.39[h:]min:sec. CPU time: user 1.32 sys 0.07 (100%). Peak memory: 216936KB.
Running tapcell.tcl, stage 2_5_floorplan_tapcell
[WARNING STA-0347] current_design for other than top cell not supported.
Tap and End Cap cell insertion
  TAP Cell          : TAPCELL_ASAP7_75t_R
  ENDCAP Cell       : TAPCELL_ASAP7_75t_R
  Halo Around Macro : 2 2
  TAP Cell Distance : 25
[INFO TAP-0004] Inserted 2220 endcaps.
[INFO TAP-0005] Inserted 6672 tapcells.
Elapsed time: 0:01.41[h:]min:sec. CPU time: user 1.32 sys 0.09 (100%). Peak memory: 219116KB.
Running pdn.tcl, stage 2_6_floorplan_pdn
[WARNING STA-0347] current_design for other than top cell not supported.
[INFO PDN-0001] Inserting grid: top
Elapsed time: 0:03.35[h:]min:sec. CPU time: user 3.23 sys 0.11 (99%). Peak memory: 249428KB.
cp ./results/asap7/riscv_v_rf_ctrl/base/2_6_floorplan_pdn.odb ./results/asap7/riscv_v_rf_ctrl/base/2_floorplan.odb
Running global_place_skip_io.tcl, stage 3_1_place_gp_skip_io
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0006] NumInstances:             11656
[INFO GPL-0007] NumPlaceInstances:         2764
[INFO GPL-0008] NumFixedInstances:         8892
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                   3270
[INFO GPL-0011] NumPins:                   9651
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 500.000 500.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0016] CoreArea:             89901.009 um^2
[INFO GPL-0017] NonPlaceInstsArea:      259.291 um^2
[INFO GPL-0018] PlaceInstsArea:         361.701 um^2
[INFO GPL-0019] Util:                     0.403 %
[INFO GPL-0020] StdInstsArea:           361.701 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:    721604
[INFO GPL-0032] FillerInit:NumGNets:       3270
[INFO GPL-0033] FillerInit:NumGPins:       9651
[INFO GPL-0023] TargetDensity:            1.000
[INFO GPL-0024] AvrgPlaceInstArea:        0.131 um^2
[INFO GPL-0025] IdealBinArea:             0.131 um^2
[INFO GPL-0026] IdealBinCnt:             686996
[INFO GPL-0027] TotalBinArea:         89901.009 um^2
[INFO GPL-0028] BinCnt:       512    512
[INFO GPL-0029] BinSize: (  0.586  0.586 )
[INFO GPL-0030] NumBins: 262144
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0006] NumInstances:             11656
[INFO GPL-0007] NumPlaceInstances:         2764
[INFO GPL-0008] NumFixedInstances:         8892
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                   3270
[INFO GPL-0011] NumPins:                   8489
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 500.000 500.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0016] CoreArea:             89901.009 um^2
[INFO GPL-0017] NonPlaceInstsArea:      259.291 um^2
[INFO GPL-0018] PlaceInstsArea:         361.701 um^2
[INFO GPL-0019] Util:                     0.403 %
[INFO GPL-0020] StdInstsArea:           361.701 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:    369401
[INFO GPL-0032] FillerInit:NumGNets:       3270
[INFO GPL-0033] FillerInit:NumGPins:       8489
[INFO GPL-0023] TargetDensity:            0.512
[INFO GPL-0024] AvrgPlaceInstArea:        0.131 um^2
[INFO GPL-0025] IdealBinArea:             0.256 um^2
[INFO GPL-0026] IdealBinCnt:             351754
[INFO GPL-0027] TotalBinArea:         89901.009 um^2
[INFO GPL-0028] BinCnt:       512    512
[INFO GPL-0029] BinSize: (  0.586  0.586 )
[INFO GPL-0030] NumBins: 262144
[NesterovSolve] Iter:    1 overflow: 0.986 HPWL: 1626484
[NesterovSolve] Iter:   10 overflow: 0.989 HPWL: 779450
[NesterovSolve] Iter:   20 overflow: 0.989 HPWL: 766998
[NesterovSolve] Iter:   30 overflow: 0.991 HPWL: 763292
[NesterovSolve] Iter:   40 overflow: 0.991 HPWL: 762423
[NesterovSolve] Iter:   50 overflow: 0.992 HPWL: 761643
[NesterovSolve] Iter:   60 overflow: 0.993 HPWL: 761159
[NesterovSolve] Iter:   70 overflow: 0.993 HPWL: 761519
[NesterovSolve] Iter:   80 overflow: 0.993 HPWL: 764361
[NesterovSolve] Iter:   90 overflow: 0.993 HPWL: 771083
[NesterovSolve] Iter:  100 overflow: 0.992 HPWL: 783924
[NesterovSolve] Iter:  110 overflow: 0.987 HPWL: 809100
[NesterovSolve] Iter:  120 overflow: 0.981 HPWL: 850169
[NesterovSolve] Iter:  130 overflow: 0.966 HPWL: 905117
[NesterovSolve] Iter:  140 overflow: 0.945 HPWL: 966943
[NesterovSolve] Iter:  150 overflow: 0.912 HPWL: 1052567
[NesterovSolve] Iter:  160 overflow: 0.878 HPWL: 1143728
[NesterovSolve] Iter:  170 overflow: 0.843 HPWL: 1238771
[NesterovSolve] Iter:  180 overflow: 0.811 HPWL: 1298945
[NesterovSolve] Iter:  190 overflow: 0.781 HPWL: 1298040
[NesterovSolve] Iter:  200 overflow: 0.742 HPWL: 1198887
[NesterovSolve] Iter:  210 overflow: 0.690 HPWL: 1018681
[NesterovSolve] Iter:  220 overflow: 0.634 HPWL: 1052557
[NesterovSolve] Iter:  230 overflow: 0.570 HPWL: 1242053
[NesterovSolve] Iter:  240 overflow: 0.519 HPWL: 1271164
[NesterovSolve] Iter:  250 overflow: 0.483 HPWL: 1094251
[NesterovSolve] Iter:  260 overflow: 0.435 HPWL: 1241259
[NesterovSolve] Iter:  270 overflow: 0.386 HPWL: 1290455
[NesterovSolve] Iter:  280 overflow: 0.353 HPWL: 1133285
[NesterovSolve] Iter:  290 overflow: 0.327 HPWL: 1303915
[NesterovSolve] Iter:  300 overflow: 0.313 HPWL: 1197418
[NesterovSolve] Iter:  310 overflow: 0.278 HPWL: 1119908
[NesterovSolve] Iter:  320 overflow: 0.254 HPWL: 1160053
[NesterovSolve] Iter:  330 overflow: 0.237 HPWL: 1168866
[NesterovSolve] Iter:  340 overflow: 0.220 HPWL: 1129866
[NesterovSolve] Iter:  350 overflow: 0.202 HPWL: 1135115
[NesterovSolve] Iter:  360 overflow: 0.189 HPWL: 1162674
[NesterovSolve] Iter:  370 overflow: 0.176 HPWL: 1203238
[NesterovSolve] Iter:  380 overflow: 0.158 HPWL: 1268966
[NesterovSolve] Iter:  390 overflow: 0.144 HPWL: 1379784
[NesterovSolve] Iter:  400 overflow: 0.122 HPWL: 1561379
[NesterovSolve] Iter:  410 overflow: 0.104 HPWL: 1720546
[NesterovSolve] Finished with Overflow: 0.098891
Elapsed time: 1:02.70[h:]min:sec. CPU time: user 121.08 sys 0.35 (193%). Peak memory: 432312KB.
Running io_placement.tcl, stage 3_2_place_iop
place_pins -hor_layers M4 -ver_layers M5
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0010] Tentative 0 to set up sections.
[INFO PPL-0001] Number of slots           20780
[INFO PPL-0002] Number of I/O             1162
[INFO PPL-0003] Number of I/O w/sink      1162
[INFO PPL-0004] Number of I/O w/o sink    0
[INFO PPL-0005] Slots per section         200
[INFO PPL-0006] Slots increase factor     0.01
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 182783.00 um.
Elapsed time: 0:01.82[h:]min:sec. CPU time: user 1.70 sys 0.11 (99%). Peak memory: 239976KB.
Running global_place.tcl, stage 3_3_place_gp
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0006] NumInstances:             11656
[INFO GPL-0007] NumPlaceInstances:         2764
[INFO GPL-0008] NumFixedInstances:         8892
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                   3270
[INFO GPL-0011] NumPins:                   9651
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 500.000 500.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0016] CoreArea:             89901.009 um^2
[INFO GPL-0017] NonPlaceInstsArea:      259.291 um^2
[INFO GPL-0018] PlaceInstsArea:         361.701 um^2
[INFO GPL-0019] Util:                     0.403 %
[INFO GPL-0020] StdInstsArea:           361.701 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:    721604
[INFO GPL-0032] FillerInit:NumGNets:       3270
[INFO GPL-0033] FillerInit:NumGPins:       9651
[INFO GPL-0023] TargetDensity:            1.000
[INFO GPL-0024] AvrgPlaceInstArea:        0.131 um^2
[INFO GPL-0025] IdealBinArea:             0.131 um^2
[INFO GPL-0026] IdealBinCnt:             686996
[INFO GPL-0027] TotalBinArea:         89901.009 um^2
[INFO GPL-0028] BinCnt:       512    512
[INFO GPL-0029] BinSize: (  0.586  0.586 )
[INFO GPL-0030] NumBins: 262144
global_placement -density 0.5120174793899059 -pad_left 0 -pad_right 0 -routability_driven -timing_driven
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0006] NumInstances:             11656
[INFO GPL-0007] NumPlaceInstances:         2764
[INFO GPL-0008] NumFixedInstances:         8892
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                   3270
[INFO GPL-0011] NumPins:                   9651
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 500.000 500.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0016] CoreArea:             89901.009 um^2
[INFO GPL-0017] NonPlaceInstsArea:      259.291 um^2
[INFO GPL-0018] PlaceInstsArea:         361.701 um^2
[INFO GPL-0019] Util:                     0.403 %
[INFO GPL-0020] StdInstsArea:           361.701 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[InitialPlace]  Iter: 1 CG residual: 0.00000905 HPWL: 186282524
[InitialPlace]  Iter: 2 CG residual: 0.00000011 HPWL: 61561956
[InitialPlace]  Iter: 3 CG residual: 0.00000014 HPWL: 55611533
[InitialPlace]  Iter: 4 CG residual: 0.00000012 HPWL: 52367159
[InitialPlace]  Iter: 5 CG residual: 0.00000012 HPWL: 49877697
[INFO GPL-0031] FillerInit:NumGCells:    369401
[INFO GPL-0032] FillerInit:NumGNets:       3270
[INFO GPL-0033] FillerInit:NumGPins:       9651
[INFO GPL-0023] TargetDensity:            0.512
[INFO GPL-0024] AvrgPlaceInstArea:        0.131 um^2
[INFO GPL-0025] IdealBinArea:             0.256 um^2
[INFO GPL-0026] IdealBinCnt:             351754
[INFO GPL-0027] TotalBinArea:         89901.009 um^2
[INFO GPL-0028] BinCnt:       512    512
[INFO GPL-0029] BinSize: (  0.586  0.586 )
[INFO GPL-0030] NumBins: 262144
[NesterovSolve] Iter:    1 overflow: 0.566 HPWL: 47193401
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 3.43e-09
[INFO GPL-0103] Timing-driven: weighted 326 nets.
[NesterovSolve] Snapshot saved at iter = 0
[NesterovSolve] Iter:   10 overflow: 0.586 HPWL: 47097348
[NesterovSolve] Iter:   20 overflow: 0.620 HPWL: 47124311
[NesterovSolve] Iter:   30 overflow: 0.607 HPWL: 47043581
[NesterovSolve] Iter:   40 overflow: 0.610 HPWL: 46964795
[NesterovSolve] Iter:   50 overflow: 0.606 HPWL: 46912388
[NesterovSolve] Iter:   60 overflow: 0.606 HPWL: 46830507
[NesterovSolve] Iter:   70 overflow: 0.605 HPWL: 46759115
[NesterovSolve] Iter:   80 overflow: 0.605 HPWL: 46678921
[NesterovSolve] Iter:   90 overflow: 0.617 HPWL: 46583126
[NesterovSolve] Iter:  100 overflow: 0.605 HPWL: 46578574
[NesterovSolve] Iter:  110 overflow: 0.609 HPWL: 46565952
[NesterovSolve] Iter:  120 overflow: 0.608 HPWL: 46561359
[NesterovSolve] Iter:  130 overflow: 0.608 HPWL: 46572057
[NesterovSolve] Iter:  140 overflow: 0.607 HPWL: 46580421
[NesterovSolve] Iter:  150 overflow: 0.606 HPWL: 46604823
[NesterovSolve] Iter:  160 overflow: 0.605 HPWL: 46661239
[NesterovSolve] Iter:  170 overflow: 0.602 HPWL: 46736363
[NesterovSolve] Iter:  180 overflow: 0.598 HPWL: 46775506
[NesterovSolve] Iter:  190 overflow: 0.593 HPWL: 46646892
[NesterovSolve] Iter:  200 overflow: 0.585 HPWL: 46494685
[NesterovSolve] Iter:  210 overflow: 0.572 HPWL: 46709380
[NesterovSolve] Iter:  220 overflow: 0.557 HPWL: 46499016
[NesterovSolve] Iter:  230 overflow: 0.536 HPWL: 46582963
[NesterovSolve] Iter:  240 overflow: 0.508 HPWL: 46431567
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 3.46e-09
[INFO GPL-0103] Timing-driven: weighted 325 nets.
[NesterovSolve] Iter:  250 overflow: 0.480 HPWL: 46412529
[NesterovSolve] Iter:  260 overflow: 0.447 HPWL: 46453713
[NesterovSolve] Iter:  270 overflow: 0.406 HPWL: 46531636
[NesterovSolve] Iter:  280 overflow: 0.346 HPWL: 46595872
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileBBox: (    0    0 ) (  540  540 ) DBU
[INFO GPL-0038] TileCnt:     925  925
[INFO GPL-0040] NumTiles: 855625
[INFO GPL-0081] TotalRouteOverflow: 0.0
[INFO GPL-0082] OverflowTileCnt: 0
[INFO GPL-0083] 0.5%RC: 0.6163784411360822
[INFO GPL-0084] 1.0%RC: 0.6079200343354584
[INFO GPL-0085] 2.0%RC: 0.5959949551435048
[INFO GPL-0086] 5.0%RC: 0.5806098387594795
[INFO GPL-0087] FinalRC: 0.61214924
[INFO GPL-0077] FinalRC lower than targetRC(1.01), routability not needed.
[NesterovSolve] Iter:  290 overflow: 0.287 HPWL: 46707996
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 3.53e-09
[INFO GPL-0103] Timing-driven: weighted 326 nets.
[NesterovSolve] Iter:  300 overflow: 0.251 HPWL: 46859882
[NesterovSolve] Iter:  310 overflow: 0.217 HPWL: 47010820
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 3.5e-09
[INFO GPL-0103] Timing-driven: weighted 326 nets.
[NesterovSolve] Iter:  320 overflow: 0.173 HPWL: 47195605
[NesterovSolve] Iter:  330 overflow: 0.146 HPWL: 47420974
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 3.47e-09
[INFO GPL-0103] Timing-driven: weighted 326 nets.
[NesterovSolve] Iter:  340 overflow: 0.126 HPWL: 47545963
[NesterovSolve] Iter:  350 overflow: 0.111 HPWL: 47230160
[NesterovSolve] Finished with Overflow: 0.099724
Report metrics stage 5, global place...

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 621 u^2 1% utilization.
Elapsed time: 1:03.66[h:]min:sec. CPU time: user 113.39 sys 0.72 (179%). Peak memory: 1301048KB.
Running resize.tcl, stage 3_4_place_resized
Perform port buffering...
[INFO RSZ-0027] Inserted 505 input buffers.
[INFO RSZ-0028] Inserted 656 output buffers.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 162um.
[INFO RSZ-0034] Found 113 slew violations.
[INFO RSZ-0037] Found 58 long wires.
[INFO RSZ-0038] Inserted 77 buffers in 167 nets.
[INFO RSZ-0039] Resized 994 instances.
Repair tie lo fanout...
Repair tie hi fanout...
[INFO RSZ-0042] Inserted 67 tie TIEHIx1_ASAP7_75t_R instances.
Floating nets: 
Report metrics stage 3, resizer...

==========================================================================
resizer report_design_area
--------------------------------------------------------------------------
Design area 798 u^2 1% utilization.
Instance count before 11656, after 12960
Pin count before 8489, after 11031
Elapsed time: 0:03.68[h:]min:sec. CPU time: user 3.43 sys 0.24 (100%). Peak memory: 511964KB.
Running detail_place.tcl, stage 3_5_place_dp
Placement Analysis
---------------------------------
total displacement       3276.6 u
average displacement        0.3 u
max displacement            4.0 u
original HPWL           47823.0 u
legalized HPWL          50460.0 u
delta HPWL                    6 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 12960 cells, 1162 terminals, 4574 edges, 12193 pins, and 0 blockages.
[INFO DPO-0109] Network stats: inst 14122, edges 4574, pins 12193
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 1350 270 units.
[INFO DPO-0320] Collected 10054 fixed cells.
[INFO DPO-0318] Collected 4068 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (200016, 200070) - (499932, 499770)
[INFO DPO-0310] Assigned 4068 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 5.032482e+07.
[INFO DPO-0302] End of matching; objective is 5.011353e+07, improvement is 0.42 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 4.992350e+07.
[INFO DPO-0307] End of global swaps; objective is 4.992350e+07, improvement is 0.38 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 4.989215e+07.
[INFO DPO-0309] End of vertical swaps; objective is 4.989215e+07, improvement is 0.06 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 4.961307e+07.
[INFO DPO-0305] End of reordering; objective is 4.961307e+07, improvement is 0.56 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 81360 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 81360, swaps 13007, moves 14804 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 4.904712e+07, Scratch cost 4.874578e+07, Incremental cost 4.874578e+07, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 4.874578e+07.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 0.61 percent.
[INFO DPO-0328] End of random improver; improvement is 0.614391 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 2103 cell orientations for row compatibility.
[INFO DPO-0383] Performed 1927 cell flips.
[INFO DPO-0384] End of flipping; objective is 4.888101e+07, improvement is 0.87 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL            50460.0 u
Final HPWL               48885.7 u
Delta HPWL                  -3.1 %

[INFO DPL-0020] Mirrored 318 instances
[INFO DPL-0021] HPWL before           48885.7 u
[INFO DPL-0022] HPWL after            48874.5 u
[INFO DPL-0023] HPWL delta               -0.0 %
[INFO FLW-0012] Placement violations .
Report metrics stage 3, detailed place...

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 798 u^2 1% utilization.
Elapsed time: 0:05.33[h:]min:sec. CPU time: user 4.86 sys 0.45 (99%). Peak memory: 1134824KB.
cp ./results/asap7/riscv_v_rf_ctrl/base/3_5_place_dp.odb ./results/asap7/riscv_v_rf_ctrl/base/3_place.odb
cp ./results/asap7/riscv_v_rf_ctrl/base/2_floorplan.sdc ./results/asap7/riscv_v_rf_ctrl/base/3_place.sdc
Running cts.tcl, stage 4_1_cts
clock_tree_synthesis -sink_clustering_enable -balance_levels
[INFO CTS-0050] Root buffer is BUFx24_ASAP7_75t_R.
[INFO CTS-0051] Sink buffer is BUFx24_ASAP7_75t_R.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    BUFx24_ASAP7_75t_R
[INFO CTS-0049] Characterization buffer is BUFx24_ASAP7_75t_R.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 690 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 690.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1350  dbu (1 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 10 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 39.
[INFO CTS-0024]  Normalized sink region: [(240.746, 235.563), (369.294, 368.857)].
[INFO CTS-0025]     Width:  128.5480.
[INFO CTS-0026]     Height: 133.2937.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 20
    Sub-region size: 128.5480 X 66.6468
[INFO CTS-0034]     Segment length (rounded): 34.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 10
    Sub-region size: 64.2740 X 66.6468
[INFO CTS-0034]     Segment length (rounded): 32.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 39.
[INFO CTS-0018]     Created 46 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 4.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 4.
[INFO CTS-0015]     Created 46 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:1, 5:1, 7:3, 8:2, 9:2, 10:2, 11:1, 12:2, 13:3, 14:1, 15:1, 17:2, 19:1, 20:3, 21:3, 22:1, 23:5, 24:2, 25:3, 26:2, 27:2..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 727
[INFO CTS-0100]  Leaf buffers 39
[INFO CTS-0101]  Average sink wire length 280.44 um
[INFO CTS-0102]  Path depth 3 - 4
[INFO CTS-0207]  Leaf load cells 37
[INFO RSZ-0058] Using max wire length 162um.
Placement Analysis
---------------------------------
total displacement        160.7 u
average displacement        0.0 u
max displacement            2.2 u
original HPWL           50330.5 u
legalized HPWL          51039.1 u
delta HPWL                    1 %

repair_timing -verbose -repair_tns 100
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL           51039.1 u
legalized HPWL          51039.1 u
delta HPWL                    0 %

Report metrics stage 4, cts final...

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 826 u^2 1% utilization.
Elapsed time: 0:06.43[h:]min:sec. CPU time: user 5.75 sys 0.66 (99%). Peak memory: 1462332KB.
cp ./results/asap7/riscv_v_rf_ctrl/base/4_1_cts.odb ./results/asap7/riscv_v_rf_ctrl/base/4_cts.odb
Running global_route.tcl, stage 5_1_grt
global_route -congestion_report_file ./reports/asap7/riscv_v_rf_ctrl/base/congestion.rpt -congestion_iterations 30 -congestion_report_iter_step 5 -verbose
[INFO GRT-0020] Min routing layer: M1
[INFO GRT-0021] Max routing layer: M9
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer M1      Track-Pitch = 0.0360  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M2      Track-Pitch = 0.0390  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M3      Track-Pitch = 0.0360  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M4      Track-Pitch = 0.0480  line-2-Via Pitch: 0.0480
[INFO GRT-0088] Layer M5      Track-Pitch = 0.0480  line-2-Via Pitch: 0.0480
[INFO GRT-0088] Layer M6      Track-Pitch = 0.0640  line-2-Via Pitch: 0.0640
[INFO GRT-0088] Layer M7      Track-Pitch = 0.0640  line-2-Via Pitch: 0.0640
[INFO GRT-0088] Layer M8      Track-Pitch = 0.0800  line-2-Via Pitch: 0.0800
[INFO GRT-0088] Layer M9      Track-Pitch = 0.0800  line-2-Via Pitch: 0.0800
[INFO GRT-0019] Found 47 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 115
[INFO GRT-0003] Macros: 0
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0004] Blockages: 37328

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
M1         Vertical     12846400       4930062          61.62%
M2         Horizontal   11135150       6228567          44.06%
M3         Vertical     12846400       7638568          40.54%
M4         Horizontal    9421125       5957420          36.77%
M5         Vertical      9421125       5833324          38.08%
M6         Horizontal    6852400       4062296          40.72%
M7         Vertical      6852400       4278120          37.57%
M8         Horizontal    5140225       2568720          50.03%
M9         Vertical      5140225       2568720          50.03%
---------------------------------------------------------------

[INFO GRT-0197] Via related to pin nodes: 21195
[INFO GRT-0198] Via related Steiner nodes: 462
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 27682
[INFO GRT-0112] Final usage 3D: 178666

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
M1             4930062             0            0.00%             0 /  0 /  0
M2             6228567         30795            0.49%             0 /  0 /  0
M3             7638568         46420            0.61%             0 /  0 /  0
M4             5957420         14888            0.25%             0 /  0 /  0
M5             5833324          1487            0.03%             0 /  0 /  0
M6             4062296          1636            0.04%             0 /  0 /  0
M7             4278120            20            0.00%             0 /  0 /  0
M8             2568720           374            0.01%             0 /  0 /  0
M9             2568720             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total         44065797         95620            0.22%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 57027 um
[INFO GRT-0014] Routed nets: 4620
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 162um.
[INFO RSZ-0037] Found 2 long wires.
[INFO RSZ-0038] Inserted 1 buffers in 1 nets.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL           51039.8 u
legalized HPWL          51039.8 u
delta HPWL                    0 %

Repair setup and hold violations...
repair_timing -verbose -repair_tns 100
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL           51039.8 u
legalized HPWL          51039.8 u
delta HPWL                    0 %

Repair antennas...
[WARNING GRT-0246] No diode with LEF class CORE ANTENNACELL found.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Estimate parasitics...
Report metrics stage 5, global route...

==========================================================================
global route report_design_area
--------------------------------------------------------------------------
Design area 826 u^2 1% utilization.
[INFO FLW-0007] clock clk period 5000.000000
[INFO FLW-0008] Clock clk period 1300.361
[INFO FLW-0009] Clock clk slack 3631.199
[INFO FLW-0011] Path endpoint count 1450
Elapsed time: 0:11.43[h:]min:sec. CPU time: user 16.86 sys 0.88 (155%). Peak memory: 2034424KB.
Running detail_route.tcl, stage 5_2_route
detailed_route -output_drc ./reports/asap7/riscv_v_rf_ctrl/base/5_route_drc.rpt -output_maze ./results/asap7/riscv_v_rf_ctrl/base/maze.log -bottom_routing_layer M1 -top_routing_layer M9 -save_guide_updates -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       14
Number of viarulegen: 11

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net net1177 has 101 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1183 has 115 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1186 has 109 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1192 has 109 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1193 has 103 pins which may impact routing performance. Consider optimization.

Design:                   riscv_v_rf_ctrl
Die area:                 ( 0 0 ) ( 500000 500000 )
Number of track patterns: 32
Number of DEF vias:       0
Number of components:     13044
Number of terminals:      1162
Number of snets:          2
Number of nets:           4621

[INFO DRT-0167] List of default vias:
  Layer V1
    default via: VIA12
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 143.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 97526.
[INFO DRT-0033] V1 shape region query size = 9263866.
[INFO DRT-0033] M2 shape region query size = 66843.
[INFO DRT-0033] V2 shape region query size = 186648.
[INFO DRT-0033] M3 shape region query size = 186648.
[INFO DRT-0033] V3 shape region query size = 124432.
[INFO DRT-0033] M4 shape region query size = 124956.
[INFO DRT-0033] V4 shape region query size = 124432.
[INFO DRT-0033] M5 shape region query size = 69238.
[INFO DRT-0033] V5 shape region query size = 12544.
[INFO DRT-0033] M6 shape region query size = 6384.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 332 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 139 unique inst patterns.
[INFO DRT-0084]   Complete 2040 groups.
#scanned instances     = 13044
#unique  instances     = 143
#stdCellGenAp          = 5341
#stdCellValidPlanarAp  = 18
#stdCellValidViaAp     = 4670
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 11095
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:01:32, elapsed time = 00:00:11, memory = 587.82 (MB), peak = 923.25 (MB)

[INFO DRT-0157] Number of guides:     32234

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 925 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 925 STEP 540 ;
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 10096.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 8771.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 5265.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 1545.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 741.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 48.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 19.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 8.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 16121 vertical wires in 19 frboxes and 10372 horizontal wires in 19 frboxes.
[INFO DRT-0186] Done with 1657 vertical wires in 19 frboxes and 2557 horizontal wires in 19 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:30, elapsed time = 00:00:06, memory = 1427.93 (MB), peak = 1427.93 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1427.93 (MB), peak = 1427.93 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 1428.05 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:17, memory = 2739.96 (MB).
    Completing 30% with 89 violations.
    elapsed time = 00:00:30, memory = 3203.71 (MB).
    Completing 40% with 89 violations.
    elapsed time = 00:00:30, memory = 3203.71 (MB).
    Completing 50% with 159 violations.
    elapsed time = 00:01:05, memory = 4022.47 (MB).
    Completing 60% with 184 violations.
    elapsed time = 00:01:06, memory = 3559.29 (MB).
    Completing 70% with 208 violations.
    elapsed time = 00:01:27, memory = 3949.17 (MB).
    Completing 80% with 260 violations.
    elapsed time = 00:01:47, memory = 3695.46 (MB).
    Completing 90% with 260 violations.
    elapsed time = 00:01:47, memory = 3695.46 (MB).
    Completing 100% with 318 violations.
    elapsed time = 00:02:31, memory = 3658.34 (MB).
[INFO DRT-0199]   Number of violations = 712.
Viol/Layer          M1     V1     M2     M3     V3     M4     V4     M5     V5     M6
Cut Spacing          0      1      0      0      0      0      0      0      0      0
CutSpcTbl            0      0      0      0      2      0     10      0      0      0
EOL                  0      0     11      3      0      0      0      4      0      0
Metal Spacing       52      0      5     31      0      0      0     24      0      0
NS Metal             4      0      0      0      0      0      0      0      0      0
Recheck             12      0    236    109      0     16      0     15      0      6
Short               12      0     34      5      0      0      3      2      3      9
eolKeepOut           0      0     81     10      0      8      0      4      0      0
[INFO DRT-0267] cpu time = 00:18:17, elapsed time = 00:02:32, memory = 3752.09 (MB), peak = 4274.35 (MB)
Total wire length = 52737 um.
Total wire length on LAYER M1 = 35 um.
Total wire length on LAYER M2 = 16276 um.
Total wire length on LAYER M3 = 25398 um.
Total wire length on LAYER M4 = 8838 um.
Total wire length on LAYER M5 = 1120 um.
Total wire length on LAYER M6 = 850 um.
Total wire length on LAYER M7 = 9 um.
Total wire length on LAYER M8 = 207 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 31990.
Up-via summary (total 31990):

----------------
 Active        0
     M1    11691
     M2    16064
     M3     2998
     M4     1103
     M5       88
     M6       26
     M7       20
     M8        0
     M9        0
----------------
           31990


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 712 violations.
    elapsed time = 00:00:00, memory = 3752.09 (MB).
    Completing 20% with 675 violations.
    elapsed time = 00:00:21, memory = 4102.45 (MB).
    Completing 30% with 546 violations.
    elapsed time = 00:00:39, memory = 3809.01 (MB).
    Completing 40% with 546 violations.
    elapsed time = 00:00:39, memory = 3809.01 (MB).
    Completing 50% with 429 violations.
    elapsed time = 00:01:16, memory = 4304.97 (MB).
    Completing 60% with 386 violations.
    elapsed time = 00:01:18, memory = 3812.73 (MB).
    Completing 70% with 354 violations.
    elapsed time = 00:01:39, memory = 4273.59 (MB).
    Completing 80% with 225 violations.
    elapsed time = 00:01:58, memory = 3850.81 (MB).
    Completing 90% with 225 violations.
    elapsed time = 00:01:58, memory = 3850.81 (MB).
    Completing 100% with 75 violations.
    elapsed time = 00:02:39, memory = 3843.30 (MB).
[INFO DRT-0199]   Number of violations = 75.
Viol/Layer          M1     M3     M4     V4     M5
CutSpcTbl            0      0      0      2      0
EOL                  0      0      1      0     10
Metal Spacing        1      7      1      0     19
Short                5      2      2      0      3
eolKeepOut           0      0     15      0      7
[INFO DRT-0267] cpu time = 00:19:41, elapsed time = 00:02:40, memory = 3849.30 (MB), peak = 4493.47 (MB)
Total wire length = 52621 um.
Total wire length on LAYER M1 = 33 um.
Total wire length on LAYER M2 = 16182 um.
Total wire length on LAYER M3 = 25310 um.
Total wire length on LAYER M4 = 8879 um.
Total wire length on LAYER M5 = 1153 um.
Total wire length on LAYER M6 = 846 um.
Total wire length on LAYER M7 = 8 um.
Total wire length on LAYER M8 = 206 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 30967.
Up-via summary (total 30967):

----------------
 Active        0
     M1    11663
     M2    15391
     M3     2895
     M4      899
     M5       77
     M6       24
     M7       18
     M8        0
     M9        0
----------------
           30967


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 75 violations.
    elapsed time = 00:00:00, memory = 3849.30 (MB).
    Completing 20% with 82 violations.
    elapsed time = 00:00:02, memory = 3849.32 (MB).
    Completing 30% with 85 violations.
    elapsed time = 00:00:06, memory = 3849.30 (MB).
    Completing 40% with 85 violations.
    elapsed time = 00:00:06, memory = 3849.30 (MB).
    Completing 50% with 85 violations.
    elapsed time = 00:00:06, memory = 3849.30 (MB).
    Completing 60% with 86 violations.
    elapsed time = 00:00:08, memory = 3849.37 (MB).
    Completing 70% with 79 violations.
    elapsed time = 00:00:10, memory = 3849.37 (MB).
    Completing 80% with 76 violations.
    elapsed time = 00:00:11, memory = 3849.33 (MB).
    Completing 90% with 76 violations.
    elapsed time = 00:00:12, memory = 3849.33 (MB).
    Completing 100% with 76 violations.
    elapsed time = 00:00:12, memory = 3849.33 (MB).
[INFO DRT-0199]   Number of violations = 76.
Viol/Layer          M1     M3     M4     V4     M5
CutSpcTbl            0      0      0      4      0
EOL                  0      0      0      0     10
Metal Spacing        1      4      0      0     16
Short                0      1      4      0      6
eolKeepOut           0      1     20      0      9
[INFO DRT-0267] cpu time = 00:00:34, elapsed time = 00:00:12, memory = 3849.33 (MB), peak = 4493.47 (MB)
Total wire length = 52598 um.
Total wire length on LAYER M1 = 32 um.
Total wire length on LAYER M2 = 16169 um.
Total wire length on LAYER M3 = 25298 um.
Total wire length on LAYER M4 = 8876 um.
Total wire length on LAYER M5 = 1157 um.
Total wire length on LAYER M6 = 848 um.
Total wire length on LAYER M7 = 9 um.
Total wire length on LAYER M8 = 206 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 30720.
Up-via summary (total 30720):

----------------
 Active        0
     M1    11658
     M2    15267
     M3     2779
     M4      893
     M5       79
     M6       26
     M7       18
     M8        0
     M9        0
----------------
           30720


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 76 violations.
    elapsed time = 00:00:00, memory = 3849.33 (MB).
    Completing 20% with 76 violations.
    elapsed time = 00:00:00, memory = 3849.33 (MB).
    Completing 30% with 62 violations.
    elapsed time = 00:00:01, memory = 3849.33 (MB).
    Completing 40% with 62 violations.
    elapsed time = 00:00:01, memory = 3849.33 (MB).
    Completing 50% with 62 violations.
    elapsed time = 00:00:01, memory = 3849.33 (MB).
    Completing 60% with 62 violations.
    elapsed time = 00:00:01, memory = 3849.33 (MB).
    Completing 70% with 57 violations.
    elapsed time = 00:00:01, memory = 3849.33 (MB).
    Completing 80% with 45 violations.
    elapsed time = 00:00:03, memory = 3849.31 (MB).
    Completing 90% with 45 violations.
    elapsed time = 00:00:03, memory = 3849.31 (MB).
    Completing 100% with 43 violations.
    elapsed time = 00:00:04, memory = 3849.31 (MB).
[INFO DRT-0199]   Number of violations = 43.
Viol/Layer          M4     V4     M5
CutSpcTbl            0      1      0
EOL                  0      0      7
Metal Spacing        1      0     17
Short                0      0      5
eolKeepOut           6      0      6
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:04, memory = 3849.31 (MB), peak = 4493.47 (MB)
Total wire length = 52599 um.
Total wire length on LAYER M1 = 32 um.
Total wire length on LAYER M2 = 16145 um.
Total wire length on LAYER M3 = 25298 um.
Total wire length on LAYER M4 = 8898 um.
Total wire length on LAYER M5 = 1157 um.
Total wire length on LAYER M6 = 851 um.
Total wire length on LAYER M7 = 10 um.
Total wire length on LAYER M8 = 206 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 30758.
Up-via summary (total 30758):

----------------
 Active        0
     M1    11649
     M2    15246
     M3     2833
     M4      893
     M5       89
     M6       30
     M7       18
     M8        0
     M9        0
----------------
           30758


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 43 violations.
    elapsed time = 00:00:00, memory = 3849.31 (MB).
    Completing 20% with 41 violations.
    elapsed time = 00:00:00, memory = 3849.31 (MB).
    Completing 30% with 34 violations.
    elapsed time = 00:00:02, memory = 3849.31 (MB).
    Completing 40% with 34 violations.
    elapsed time = 00:00:02, memory = 3849.31 (MB).
    Completing 50% with 34 violations.
    elapsed time = 00:00:02, memory = 3849.31 (MB).
    Completing 60% with 34 violations.
    elapsed time = 00:00:02, memory = 3849.31 (MB).
    Completing 70% with 33 violations.
    elapsed time = 00:00:02, memory = 3849.31 (MB).
    Completing 80% with 31 violations.
    elapsed time = 00:00:03, memory = 3849.31 (MB).
    Completing 90% with 31 violations.
    elapsed time = 00:00:03, memory = 3849.31 (MB).
    Completing 100% with 31 violations.
    elapsed time = 00:00:03, memory = 3849.31 (MB).
[INFO DRT-0199]   Number of violations = 31.
Viol/Layer          M5
EOL                  6
Metal Spacing       19
Short                2
eolKeepOut           4
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:03, memory = 3849.31 (MB), peak = 4493.47 (MB)
Total wire length = 52599 um.
Total wire length on LAYER M1 = 32 um.
Total wire length on LAYER M2 = 16142 um.
Total wire length on LAYER M3 = 25297 um.
Total wire length on LAYER M4 = 8900 um.
Total wire length on LAYER M5 = 1156 um.
Total wire length on LAYER M6 = 852 um.
Total wire length on LAYER M7 = 11 um.
Total wire length on LAYER M8 = 206 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 30756.
Up-via summary (total 30756):

----------------
 Active        0
     M1    11649
     M2    15238
     M3     2839
     M4      893
     M5       87
     M6       32
     M7       18
     M8        0
     M9        0
----------------
           30756


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 31 violations.
    elapsed time = 00:00:00, memory = 3849.31 (MB).
    Completing 20% with 30 violations.
    elapsed time = 00:00:00, memory = 3849.31 (MB).
    Completing 30% with 30 violations.
    elapsed time = 00:00:02, memory = 3849.31 (MB).
    Completing 40% with 30 violations.
    elapsed time = 00:00:02, memory = 3849.31 (MB).
    Completing 50% with 30 violations.
    elapsed time = 00:00:02, memory = 3849.31 (MB).
    Completing 60% with 30 violations.
    elapsed time = 00:00:02, memory = 3849.31 (MB).
    Completing 70% with 30 violations.
    elapsed time = 00:00:02, memory = 3849.31 (MB).
    Completing 80% with 30 violations.
    elapsed time = 00:00:04, memory = 3849.31 (MB).
    Completing 90% with 30 violations.
    elapsed time = 00:00:04, memory = 3849.31 (MB).
    Completing 100% with 30 violations.
    elapsed time = 00:00:04, memory = 3849.31 (MB).
[INFO DRT-0199]   Number of violations = 30.
Viol/Layer          M5
EOL                  3
Metal Spacing       18
Short                3
eolKeepOut           6
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:04, memory = 3849.31 (MB), peak = 4493.47 (MB)
Total wire length = 52598 um.
Total wire length on LAYER M1 = 32 um.
Total wire length on LAYER M2 = 16141 um.
Total wire length on LAYER M3 = 25297 um.
Total wire length on LAYER M4 = 8894 um.
Total wire length on LAYER M5 = 1155 um.
Total wire length on LAYER M6 = 857 um.
Total wire length on LAYER M7 = 13 um.
Total wire length on LAYER M8 = 206 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 30766.
Up-via summary (total 30766):

----------------
 Active        0
     M1    11649
     M2    15234
     M3     2833
     M4      889
     M5      101
     M6       42
     M7       18
     M8        0
     M9        0
----------------
           30766


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 30 violations.
    elapsed time = 00:00:00, memory = 3849.31 (MB).
    Completing 20% with 30 violations.
    elapsed time = 00:00:00, memory = 3849.31 (MB).
    Completing 30% with 30 violations.
    elapsed time = 00:00:02, memory = 3849.23 (MB).
    Completing 40% with 30 violations.
    elapsed time = 00:00:02, memory = 3849.23 (MB).
    Completing 50% with 30 violations.
    elapsed time = 00:00:02, memory = 3849.23 (MB).
    Completing 60% with 30 violations.
    elapsed time = 00:00:02, memory = 3849.23 (MB).
    Completing 70% with 30 violations.
    elapsed time = 00:00:03, memory = 3849.23 (MB).
    Completing 80% with 30 violations.
    elapsed time = 00:00:05, memory = 3849.23 (MB).
    Completing 90% with 30 violations.
    elapsed time = 00:00:05, memory = 3849.23 (MB).
    Completing 100% with 30 violations.
    elapsed time = 00:00:05, memory = 3849.23 (MB).
[INFO DRT-0199]   Number of violations = 30.
Viol/Layer          M5
EOL                  4
Metal Spacing       18
Short                3
eolKeepOut           5
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:05, memory = 3849.23 (MB), peak = 4493.47 (MB)
Total wire length = 52598 um.
Total wire length on LAYER M1 = 32 um.
Total wire length on LAYER M2 = 16141 um.
Total wire length on LAYER M3 = 25299 um.
Total wire length on LAYER M4 = 8895 um.
Total wire length on LAYER M5 = 1154 um.
Total wire length on LAYER M6 = 857 um.
Total wire length on LAYER M7 = 11 um.
Total wire length on LAYER M8 = 206 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 30762.
Up-via summary (total 30762):

----------------
 Active        0
     M1    11649
     M2    15240
     M3     2835
     M4      891
     M5       95
     M6       34
     M7       18
     M8        0
     M9        0
----------------
           30762


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 30 violations.
    elapsed time = 00:00:00, memory = 3849.23 (MB).
    Completing 20% with 30 violations.
    elapsed time = 00:00:00, memory = 3849.23 (MB).
    Completing 30% with 29 violations.
    elapsed time = 00:00:03, memory = 3849.26 (MB).
    Completing 40% with 29 violations.
    elapsed time = 00:00:03, memory = 3849.26 (MB).
    Completing 50% with 29 violations.
    elapsed time = 00:00:03, memory = 3849.26 (MB).
    Completing 60% with 29 violations.
    elapsed time = 00:00:03, memory = 3849.26 (MB).
    Completing 70% with 29 violations.
    elapsed time = 00:00:04, memory = 3849.26 (MB).
    Completing 80% with 29 violations.
    elapsed time = 00:00:06, memory = 3849.39 (MB).
    Completing 90% with 29 violations.
    elapsed time = 00:00:06, memory = 3849.39 (MB).
    Completing 100% with 29 violations.
    elapsed time = 00:00:06, memory = 3849.39 (MB).
[INFO DRT-0199]   Number of violations = 29.
Viol/Layer          M5
EOL                  3
Metal Spacing       19
Short                2
eolKeepOut           5
[INFO DRT-0267] cpu time = 00:00:16, elapsed time = 00:00:06, memory = 3849.39 (MB), peak = 4493.47 (MB)
Total wire length = 52598 um.
Total wire length on LAYER M1 = 32 um.
Total wire length on LAYER M2 = 16141 um.
Total wire length on LAYER M3 = 25297 um.
Total wire length on LAYER M4 = 8894 um.
Total wire length on LAYER M5 = 1155 um.
Total wire length on LAYER M6 = 858 um.
Total wire length on LAYER M7 = 13 um.
Total wire length on LAYER M8 = 206 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 30770.
Up-via summary (total 30770):

----------------
 Active        0
     M1    11649
     M2    15238
     M3     2833
     M4      891
     M5      101
     M6       40
     M7       18
     M8        0
     M9        0
----------------
           30770


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 29 violations.
    elapsed time = 00:00:00, memory = 3849.39 (MB).
    Completing 20% with 29 violations.
    elapsed time = 00:00:00, memory = 3849.39 (MB).
    Completing 30% with 29 violations.
    elapsed time = 00:00:02, memory = 3849.18 (MB).
    Completing 40% with 29 violations.
    elapsed time = 00:00:02, memory = 3849.18 (MB).
    Completing 50% with 29 violations.
    elapsed time = 00:00:02, memory = 3849.18 (MB).
    Completing 60% with 29 violations.
    elapsed time = 00:00:02, memory = 3849.18 (MB).
    Completing 70% with 29 violations.
    elapsed time = 00:00:05, memory = 3849.18 (MB).
    Completing 80% with 29 violations.
    elapsed time = 00:00:07, memory = 3849.18 (MB).
    Completing 90% with 29 violations.
    elapsed time = 00:00:07, memory = 3849.18 (MB).
    Completing 100% with 29 violations.
    elapsed time = 00:00:07, memory = 3849.18 (MB).
[INFO DRT-0199]   Number of violations = 29.
Viol/Layer          M5
EOL                  3
Metal Spacing       18
Short                3
eolKeepOut           5
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:07, memory = 3849.18 (MB), peak = 4493.47 (MB)
Total wire length = 52598 um.
Total wire length on LAYER M1 = 32 um.
Total wire length on LAYER M2 = 16141 um.
Total wire length on LAYER M3 = 25299 um.
Total wire length on LAYER M4 = 8892 um.
Total wire length on LAYER M5 = 1153 um.
Total wire length on LAYER M6 = 860 um.
Total wire length on LAYER M7 = 12 um.
Total wire length on LAYER M8 = 206 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 30762.
Up-via summary (total 30762):

----------------
 Active        0
     M1    11649
     M2    15238
     M3     2829
     M4      889
     M5      101
     M6       38
     M7       18
     M8        0
     M9        0
----------------
           30762


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 29 violations.
    elapsed time = 00:00:00, memory = 3849.18 (MB).
    Completing 20% with 29 violations.
    elapsed time = 00:00:00, memory = 3849.29 (MB).
    Completing 30% with 29 violations.
    elapsed time = 00:00:02, memory = 3849.25 (MB).
    Completing 40% with 29 violations.
    elapsed time = 00:00:02, memory = 3849.25 (MB).
    Completing 50% with 29 violations.
    elapsed time = 00:00:02, memory = 3849.25 (MB).
    Completing 60% with 29 violations.
    elapsed time = 00:00:02, memory = 3849.25 (MB).
    Completing 70% with 29 violations.
    elapsed time = 00:00:05, memory = 3849.35 (MB).
    Completing 80% with 29 violations.
    elapsed time = 00:00:08, memory = 3849.20 (MB).
    Completing 90% with 29 violations.
    elapsed time = 00:00:08, memory = 3849.20 (MB).
    Completing 100% with 29 violations.
    elapsed time = 00:00:08, memory = 3849.20 (MB).
[INFO DRT-0199]   Number of violations = 29.
Viol/Layer          M5
EOL                  2
Metal Spacing       18
Short                3
eolKeepOut           6
[INFO DRT-0267] cpu time = 00:00:19, elapsed time = 00:00:08, memory = 3849.20 (MB), peak = 4493.47 (MB)
Total wire length = 52598 um.
Total wire length on LAYER M1 = 32 um.
Total wire length on LAYER M2 = 16141 um.
Total wire length on LAYER M3 = 25296 um.
Total wire length on LAYER M4 = 8892 um.
Total wire length on LAYER M5 = 1154 um.
Total wire length on LAYER M6 = 860 um.
Total wire length on LAYER M7 = 13 um.
Total wire length on LAYER M8 = 206 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 30768.
Up-via summary (total 30768):

----------------
 Active        0
     M1    11649
     M2    15236
     M3     2829
     M4      889
     M5      105
     M6       42
     M7       18
     M8        0
     M9        0
----------------
           30768


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 29 violations.
    elapsed time = 00:00:00, memory = 3849.20 (MB).
    Completing 20% with 29 violations.
    elapsed time = 00:00:00, memory = 3849.20 (MB).
    Completing 30% with 29 violations.
    elapsed time = 00:00:01, memory = 3849.20 (MB).
    Completing 40% with 29 violations.
    elapsed time = 00:00:01, memory = 3849.20 (MB).
    Completing 50% with 29 violations.
    elapsed time = 00:00:01, memory = 3849.20 (MB).
    Completing 60% with 29 violations.
    elapsed time = 00:00:01, memory = 3849.20 (MB).
    Completing 70% with 29 violations.
    elapsed time = 00:00:01, memory = 3849.20 (MB).
    Completing 80% with 29 violations.
    elapsed time = 00:00:02, memory = 3849.20 (MB).
    Completing 90% with 29 violations.
    elapsed time = 00:00:02, memory = 3849.20 (MB).
    Completing 100% with 29 violations.
    elapsed time = 00:00:02, memory = 3849.20 (MB).
[INFO DRT-0199]   Number of violations = 29.
Viol/Layer          M5
EOL                  2
Metal Spacing       18
Short                3
eolKeepOut           6
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:02, memory = 3849.20 (MB), peak = 4493.47 (MB)
Total wire length = 52598 um.
Total wire length on LAYER M1 = 32 um.
Total wire length on LAYER M2 = 16141 um.
Total wire length on LAYER M3 = 25297 um.
Total wire length on LAYER M4 = 8897 um.
Total wire length on LAYER M5 = 1154 um.
Total wire length on LAYER M6 = 855 um.
Total wire length on LAYER M7 = 13 um.
Total wire length on LAYER M8 = 206 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 30770.
Up-via summary (total 30770):

----------------
 Active        0
     M1    11649
     M2    15238
     M3     2837
     M4      889
     M5       99
     M6       40
     M7       18
     M8        0
     M9        0
----------------
           30770


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 29 violations.
    elapsed time = 00:00:00, memory = 3849.20 (MB).
    Completing 20% with 29 violations.
    elapsed time = 00:00:00, memory = 3849.20 (MB).
    Completing 30% with 29 violations.
    elapsed time = 00:00:02, memory = 3849.20 (MB).
    Completing 40% with 29 violations.
    elapsed time = 00:00:02, memory = 3849.20 (MB).
    Completing 50% with 29 violations.
    elapsed time = 00:00:02, memory = 3849.20 (MB).
    Completing 60% with 29 violations.
    elapsed time = 00:00:02, memory = 3849.20 (MB).
    Completing 70% with 29 violations.
    elapsed time = 00:00:02, memory = 3849.20 (MB).
    Completing 80% with 29 violations.
    elapsed time = 00:00:03, memory = 3849.20 (MB).
    Completing 90% with 29 violations.
    elapsed time = 00:00:03, memory = 3849.20 (MB).
    Completing 100% with 29 violations.
    elapsed time = 00:00:03, memory = 3849.20 (MB).
[INFO DRT-0199]   Number of violations = 29.
Viol/Layer          M5
EOL                  3
Metal Spacing       18
Short                3
eolKeepOut           5
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:03, memory = 3849.20 (MB), peak = 4493.47 (MB)
Total wire length = 52599 um.
Total wire length on LAYER M1 = 32 um.
Total wire length on LAYER M2 = 16141 um.
Total wire length on LAYER M3 = 25298 um.
Total wire length on LAYER M4 = 8899 um.
Total wire length on LAYER M5 = 1153 um.
Total wire length on LAYER M6 = 855 um.
Total wire length on LAYER M7 = 13 um.
Total wire length on LAYER M8 = 206 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 30768.
Up-via summary (total 30768):

----------------
 Active        0
     M1    11649
     M2    15238
     M3     2837
     M4      891
     M5       97
     M6       38
     M7       18
     M8        0
     M9        0
----------------
           30768


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 29 violations.
    elapsed time = 00:00:00, memory = 3849.20 (MB).
    Completing 20% with 29 violations.
    elapsed time = 00:00:01, memory = 3849.20 (MB).
    Completing 30% with 29 violations.
    elapsed time = 00:00:02, memory = 3849.20 (MB).
    Completing 40% with 29 violations.
    elapsed time = 00:00:02, memory = 3849.20 (MB).
    Completing 50% with 29 violations.
    elapsed time = 00:00:02, memory = 3849.20 (MB).
    Completing 60% with 29 violations.
    elapsed time = 00:00:02, memory = 3849.20 (MB).
    Completing 70% with 29 violations.
    elapsed time = 00:00:03, memory = 3849.18 (MB).
    Completing 80% with 28 violations.
    elapsed time = 00:00:04, memory = 3849.10 (MB).
    Completing 90% with 28 violations.
    elapsed time = 00:00:04, memory = 3849.10 (MB).
    Completing 100% with 28 violations.
    elapsed time = 00:00:04, memory = 3849.10 (MB).
[INFO DRT-0199]   Number of violations = 28.
Viol/Layer          M5
EOL                  3
Metal Spacing       19
Short                2
eolKeepOut           4
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:04, memory = 3849.10 (MB), peak = 4493.47 (MB)
Total wire length = 52598 um.
Total wire length on LAYER M1 = 31 um.
Total wire length on LAYER M2 = 16139 um.
Total wire length on LAYER M3 = 25299 um.
Total wire length on LAYER M4 = 8896 um.
Total wire length on LAYER M5 = 1154 um.
Total wire length on LAYER M6 = 857 um.
Total wire length on LAYER M7 = 11 um.
Total wire length on LAYER M8 = 206 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 30760.
Up-via summary (total 30760):

----------------
 Active        0
     M1    11647
     M2    15236
     M3     2835
     M4      889
     M5       97
     M6       38
     M7       18
     M8        0
     M9        0
----------------
           30760


[INFO DRT-0195] Start 13th optimization iteration.
    Completing 10% with 28 violations.
    elapsed time = 00:00:00, memory = 3849.10 (MB).
    Completing 20% with 28 violations.
    elapsed time = 00:00:00, memory = 3849.10 (MB).
    Completing 30% with 28 violations.
    elapsed time = 00:00:02, memory = 3849.18 (MB).
    Completing 40% with 28 violations.
    elapsed time = 00:00:02, memory = 3849.18 (MB).
    Completing 50% with 28 violations.
    elapsed time = 00:00:02, memory = 3849.18 (MB).
    Completing 60% with 28 violations.
    elapsed time = 00:00:02, memory = 3849.18 (MB).
    Completing 70% with 28 violations.
    elapsed time = 00:00:03, memory = 3849.28 (MB).
    Completing 80% with 28 violations.
    elapsed time = 00:00:05, memory = 3849.29 (MB).
    Completing 90% with 28 violations.
    elapsed time = 00:00:05, memory = 3849.29 (MB).
    Completing 100% with 28 violations.
    elapsed time = 00:00:05, memory = 3849.29 (MB).
[INFO DRT-0199]   Number of violations = 28.
Viol/Layer          M5
EOL                  2
Metal Spacing       18
Short                3
eolKeepOut           5
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:05, memory = 3849.29 (MB), peak = 4493.47 (MB)
Total wire length = 52598 um.
Total wire length on LAYER M1 = 31 um.
Total wire length on LAYER M2 = 16139 um.
Total wire length on LAYER M3 = 25299 um.
Total wire length on LAYER M4 = 8896 um.
Total wire length on LAYER M5 = 1153 um.
Total wire length on LAYER M6 = 858 um.
Total wire length on LAYER M7 = 12 um.
Total wire length on LAYER M8 = 206 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 30760.
Up-via summary (total 30760):

----------------
 Active        0
     M1    11647
     M2    15236
     M3     2833
     M4      887
     M5       99
     M6       40
     M7       18
     M8        0
     M9        0
----------------
           30760


[INFO DRT-0195] Start 14th optimization iteration.
    Completing 10% with 28 violations.
    elapsed time = 00:00:00, memory = 3849.29 (MB).
    Completing 20% with 28 violations.
    elapsed time = 00:00:00, memory = 3849.29 (MB).
    Completing 30% with 28 violations.
    elapsed time = 00:00:03, memory = 3849.19 (MB).
    Completing 40% with 28 violations.
    elapsed time = 00:00:03, memory = 3849.19 (MB).
    Completing 50% with 28 violations.
    elapsed time = 00:00:03, memory = 3849.19 (MB).
    Completing 60% with 28 violations.
    elapsed time = 00:00:03, memory = 3849.19 (MB).
    Completing 70% with 28 violations.
    elapsed time = 00:00:04, memory = 3849.19 (MB).
    Completing 80% with 28 violations.
    elapsed time = 00:00:06, memory = 3849.19 (MB).
    Completing 90% with 28 violations.
    elapsed time = 00:00:06, memory = 3849.19 (MB).
    Completing 100% with 28 violations.
    elapsed time = 00:00:06, memory = 3849.19 (MB).
[INFO DRT-0199]   Number of violations = 28.
Viol/Layer          M5
EOL                  3
Metal Spacing       19
Short                2
eolKeepOut           4
[INFO DRT-0267] cpu time = 00:00:17, elapsed time = 00:00:07, memory = 3849.19 (MB), peak = 4493.47 (MB)
Total wire length = 52598 um.
Total wire length on LAYER M1 = 31 um.
Total wire length on LAYER M2 = 16140 um.
Total wire length on LAYER M3 = 25300 um.
Total wire length on LAYER M4 = 8896 um.
Total wire length on LAYER M5 = 1153 um.
Total wire length on LAYER M6 = 857 um.
Total wire length on LAYER M7 = 11 um.
Total wire length on LAYER M8 = 206 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 30756.
Up-via summary (total 30756):

----------------
 Active        0
     M1    11647
     M2    15238
     M3     2835
     M4      887
     M5       95
     M6       36
     M7       18
     M8        0
     M9        0
----------------
           30756


[INFO DRT-0195] Start 15th optimization iteration.
    Completing 10% with 28 violations.
    elapsed time = 00:00:00, memory = 3849.19 (MB).
    Completing 20% with 28 violations.
    elapsed time = 00:00:00, memory = 3849.19 (MB).
    Completing 30% with 28 violations.
    elapsed time = 00:00:03, memory = 3849.14 (MB).
    Completing 40% with 28 violations.
    elapsed time = 00:00:03, memory = 3849.14 (MB).
    Completing 50% with 28 violations.
    elapsed time = 00:00:03, memory = 3849.14 (MB).
    Completing 60% with 28 violations.
    elapsed time = 00:00:03, memory = 3849.14 (MB).
    Completing 70% with 28 violations.
    elapsed time = 00:00:06, memory = 3849.26 (MB).
    Completing 80% with 28 violations.
    elapsed time = 00:00:08, memory = 3849.31 (MB).
    Completing 90% with 28 violations.
    elapsed time = 00:00:08, memory = 3849.31 (MB).
    Completing 100% with 28 violations.
    elapsed time = 00:00:08, memory = 3849.31 (MB).
[INFO DRT-0199]   Number of violations = 28.
Viol/Layer          M5
EOL                  1
Metal Spacing       17
Short                4
eolKeepOut           6
[INFO DRT-0267] cpu time = 00:00:19, elapsed time = 00:00:08, memory = 3849.31 (MB), peak = 4493.47 (MB)
Total wire length = 52598 um.
Total wire length on LAYER M1 = 31 um.
Total wire length on LAYER M2 = 16139 um.
Total wire length on LAYER M3 = 25299 um.
Total wire length on LAYER M4 = 8895 um.
Total wire length on LAYER M5 = 1153 um.
Total wire length on LAYER M6 = 859 um.
Total wire length on LAYER M7 = 13 um.
Total wire length on LAYER M8 = 206 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 30762.
Up-via summary (total 30762):

----------------
 Active        0
     M1    11647
     M2    15236
     M3     2831
     M4      887
     M5      101
     M6       42
     M7       18
     M8        0
     M9        0
----------------
           30762


[INFO DRT-0195] Start 16th optimization iteration.
    Completing 10% with 28 violations.
    elapsed time = 00:00:00, memory = 3849.31 (MB).
    Completing 20% with 28 violations.
    elapsed time = 00:00:00, memory = 3849.31 (MB).
    Completing 30% with 27 violations.
    elapsed time = 00:00:03, memory = 3849.30 (MB).
    Completing 40% with 27 violations.
    elapsed time = 00:00:03, memory = 3849.30 (MB).
    Completing 50% with 27 violations.
    elapsed time = 00:00:03, memory = 3849.30 (MB).
    Completing 60% with 27 violations.
    elapsed time = 00:00:03, memory = 3849.30 (MB).
    Completing 70% with 27 violations.
    elapsed time = 00:00:06, memory = 3849.29 (MB).
    Completing 80% with 27 violations.
    elapsed time = 00:00:08, memory = 3849.14 (MB).
    Completing 90% with 27 violations.
    elapsed time = 00:00:08, memory = 3849.14 (MB).
    Completing 100% with 27 violations.
    elapsed time = 00:00:08, memory = 3849.14 (MB).
[INFO DRT-0199]   Number of violations = 27.
Viol/Layer          M5
EOL                  5
Metal Spacing       18
Short                1
eolKeepOut           3
[INFO DRT-0267] cpu time = 00:00:19, elapsed time = 00:00:09, memory = 3849.14 (MB), peak = 4493.47 (MB)
Total wire length = 52599 um.
Total wire length on LAYER M1 = 31 um.
Total wire length on LAYER M2 = 16138 um.
Total wire length on LAYER M3 = 25302 um.
Total wire length on LAYER M4 = 8899 um.
Total wire length on LAYER M5 = 1152 um.
Total wire length on LAYER M6 = 856 um.
Total wire length on LAYER M7 = 11 um.
Total wire length on LAYER M8 = 206 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 30752.
Up-via summary (total 30752):

----------------
 Active        0
     M1    11647
     M2    15238
     M3     2833
     M4      887
     M5       93
     M6       36
     M7       18
     M8        0
     M9        0
----------------
           30752


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 27 violations.
    elapsed time = 00:00:00, memory = 3849.14 (MB).
    Completing 20% with 26 violations.
    elapsed time = 00:00:01, memory = 3849.14 (MB).
    Completing 30% with 25 violations.
    elapsed time = 00:00:03, memory = 3849.14 (MB).
    Completing 40% with 25 violations.
    elapsed time = 00:00:03, memory = 3849.14 (MB).
    Completing 50% with 25 violations.
    elapsed time = 00:00:03, memory = 3849.14 (MB).
    Completing 60% with 25 violations.
    elapsed time = 00:00:03, memory = 3849.14 (MB).
    Completing 70% with 28 violations.
    elapsed time = 00:00:05, memory = 3849.14 (MB).
    Completing 80% with 31 violations.
    elapsed time = 00:00:07, memory = 3849.14 (MB).
    Completing 90% with 31 violations.
    elapsed time = 00:00:07, memory = 3849.14 (MB).
    Completing 100% with 31 violations.
    elapsed time = 00:00:07, memory = 3849.14 (MB).
[INFO DRT-0199]   Number of violations = 31.
Viol/Layer          M4     M5
EOL                  1      6
Metal Spacing        0     16
Short                1      1
eolKeepOut           3      3
[INFO DRT-0267] cpu time = 00:00:22, elapsed time = 00:00:08, memory = 3849.14 (MB), peak = 4493.47 (MB)
Total wire length = 52557 um.
Total wire length on LAYER M1 = 28 um.
Total wire length on LAYER M2 = 15820 um.
Total wire length on LAYER M3 = 25261 um.
Total wire length on LAYER M4 = 9211 um.
Total wire length on LAYER M5 = 1171 um.
Total wire length on LAYER M6 = 854 um.
Total wire length on LAYER M7 = 10 um.
Total wire length on LAYER M8 = 200 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 30674.
Up-via summary (total 30674):

----------------
 Active        0
     M1    11569
     M2    14855
     M3     3210
     M4      899
     M5       95
     M6       28
     M7       18
     M8        0
     M9        0
----------------
           30674


[INFO DRT-0195] Start 18th optimization iteration.
    Completing 10% with 31 violations.
    elapsed time = 00:00:00, memory = 3849.14 (MB).
    Completing 20% with 31 violations.
    elapsed time = 00:00:00, memory = 3849.14 (MB).
    Completing 30% with 29 violations.
    elapsed time = 00:00:01, memory = 3849.14 (MB).
    Completing 40% with 29 violations.
    elapsed time = 00:00:01, memory = 3849.14 (MB).
    Completing 50% with 29 violations.
    elapsed time = 00:00:01, memory = 3849.14 (MB).
    Completing 60% with 29 violations.
    elapsed time = 00:00:01, memory = 3849.14 (MB).
    Completing 70% with 29 violations.
    elapsed time = 00:00:01, memory = 3849.14 (MB).
    Completing 80% with 28 violations.
    elapsed time = 00:00:02, memory = 3849.14 (MB).
    Completing 90% with 28 violations.
    elapsed time = 00:00:02, memory = 3849.14 (MB).
    Completing 100% with 28 violations.
    elapsed time = 00:00:02, memory = 3849.14 (MB).
[INFO DRT-0199]   Number of violations = 28.
Viol/Layer          M4     M5
EOL                  1      4
Metal Spacing        0     16
Short                0      1
eolKeepOut           3      3
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:02, memory = 3849.14 (MB), peak = 4493.47 (MB)
Total wire length = 52557 um.
Total wire length on LAYER M1 = 28 um.
Total wire length on LAYER M2 = 15820 um.
Total wire length on LAYER M3 = 25261 um.
Total wire length on LAYER M4 = 9211 um.
Total wire length on LAYER M5 = 1171 um.
Total wire length on LAYER M6 = 854 um.
Total wire length on LAYER M7 = 10 um.
Total wire length on LAYER M8 = 200 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 30682.
Up-via summary (total 30682):

----------------
 Active        0
     M1    11569
     M2    14855
     M3     3210
     M4      899
     M5       99
     M6       32
     M7       18
     M8        0
     M9        0
----------------
           30682


[INFO DRT-0195] Start 19th optimization iteration.
    Completing 10% with 28 violations.
    elapsed time = 00:00:00, memory = 3849.14 (MB).
    Completing 20% with 28 violations.
    elapsed time = 00:00:00, memory = 3849.14 (MB).
    Completing 30% with 28 violations.
    elapsed time = 00:00:01, memory = 3849.14 (MB).
    Completing 40% with 28 violations.
    elapsed time = 00:00:01, memory = 3849.14 (MB).
    Completing 50% with 28 violations.
    elapsed time = 00:00:01, memory = 3849.14 (MB).
    Completing 60% with 28 violations.
    elapsed time = 00:00:01, memory = 3849.14 (MB).
    Completing 70% with 28 violations.
    elapsed time = 00:00:02, memory = 3849.14 (MB).
    Completing 80% with 26 violations.
    elapsed time = 00:00:03, memory = 3849.14 (MB).
    Completing 90% with 26 violations.
    elapsed time = 00:00:03, memory = 3849.14 (MB).
    Completing 100% with 26 violations.
    elapsed time = 00:00:03, memory = 3849.14 (MB).
[INFO DRT-0199]   Number of violations = 26.
Viol/Layer          M4     M5
EOL                  1      3
Metal Spacing        0     16
Short                0      1
eolKeepOut           3      2
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:03, memory = 3849.14 (MB), peak = 4493.47 (MB)
Total wire length = 52557 um.
Total wire length on LAYER M1 = 28 um.
Total wire length on LAYER M2 = 15819 um.
Total wire length on LAYER M3 = 25260 um.
Total wire length on LAYER M4 = 9211 um.
Total wire length on LAYER M5 = 1171 um.
Total wire length on LAYER M6 = 854 um.
Total wire length on LAYER M7 = 11 um.
Total wire length on LAYER M8 = 200 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 30680.
Up-via summary (total 30680):

----------------
 Active        0
     M1    11569
     M2    14853
     M3     3210
     M4      899
     M5       99
     M6       32
     M7       18
     M8        0
     M9        0
----------------
           30680


[INFO DRT-0195] Start 20th optimization iteration.
    Completing 10% with 26 violations.
    elapsed time = 00:00:00, memory = 3849.14 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:01, memory = 3849.14 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:02, memory = 3849.14 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:02, memory = 3849.14 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:02, memory = 3849.14 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:02, memory = 3849.14 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:03, memory = 3849.14 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:03, memory = 3849.14 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:03, memory = 3849.14 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:03, memory = 3849.14 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer          M5
Metal Spacing        4
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:03, memory = 3849.14 (MB), peak = 4493.47 (MB)
Total wire length = 52558 um.
Total wire length on LAYER M1 = 27 um.
Total wire length on LAYER M2 = 15818 um.
Total wire length on LAYER M3 = 25258 um.
Total wire length on LAYER M4 = 9211 um.
Total wire length on LAYER M5 = 1170 um.
Total wire length on LAYER M6 = 856 um.
Total wire length on LAYER M7 = 13 um.
Total wire length on LAYER M8 = 200 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 30682.
Up-via summary (total 30682):

----------------
 Active        0
     M1    11567
     M2    14847
     M3     3208
     M4      901
     M5      103
     M6       38
     M7       18
     M8        0
     M9        0
----------------
           30682


[INFO DRT-0195] Start 21st optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 3849.14 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 3849.14 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:01, memory = 3849.14 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:01, memory = 3849.14 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:02, memory = 3849.14 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:02, memory = 3849.14 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:03, memory = 3849.14 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:03, memory = 3849.14 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:03, memory = 3849.14 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:03, memory = 3849.14 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer          M5
Metal Spacing        3
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:03, memory = 3849.14 (MB), peak = 4493.47 (MB)
Total wire length = 52557 um.
Total wire length on LAYER M1 = 27 um.
Total wire length on LAYER M2 = 15818 um.
Total wire length on LAYER M3 = 25258 um.
Total wire length on LAYER M4 = 9211 um.
Total wire length on LAYER M5 = 1170 um.
Total wire length on LAYER M6 = 856 um.
Total wire length on LAYER M7 = 13 um.
Total wire length on LAYER M8 = 200 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 30674.
Up-via summary (total 30674):

----------------
 Active        0
     M1    11567
     M2    14845
     M3     3206
     M4      899
     M5      103
     M6       36
     M7       18
     M8        0
     M9        0
----------------
           30674


[INFO DRT-0195] Start 22nd optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 3849.14 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 3849.14 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:01, memory = 3849.14 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:01, memory = 3849.14 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:01, memory = 3849.14 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:01, memory = 3849.14 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:03, memory = 3849.14 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:03, memory = 3849.14 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:03, memory = 3849.14 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:03, memory = 3849.14 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer          M5
Metal Spacing        3
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:03, memory = 3849.14 (MB), peak = 4493.47 (MB)
Total wire length = 52557 um.
Total wire length on LAYER M1 = 27 um.
Total wire length on LAYER M2 = 15818 um.
Total wire length on LAYER M3 = 25258 um.
Total wire length on LAYER M4 = 9211 um.
Total wire length on LAYER M5 = 1170 um.
Total wire length on LAYER M6 = 856 um.
Total wire length on LAYER M7 = 13 um.
Total wire length on LAYER M8 = 200 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 30674.
Up-via summary (total 30674):

----------------
 Active        0
     M1    11567
     M2    14845
     M3     3206
     M4      899
     M5      103
     M6       36
     M7       18
     M8        0
     M9        0
----------------
           30674


[INFO DRT-0195] Start 23rd optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 3849.14 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 3849.23 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:01, memory = 3849.23 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:01, memory = 3849.23 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:01, memory = 3849.23 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:01, memory = 3849.23 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:02, memory = 3849.20 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:02, memory = 3849.20 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:02, memory = 3849.20 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:02, memory = 3849.20 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer          M5
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:02, memory = 3849.20 (MB), peak = 4493.47 (MB)
Total wire length = 52558 um.
Total wire length on LAYER M1 = 27 um.
Total wire length on LAYER M2 = 15820 um.
Total wire length on LAYER M3 = 25258 um.
Total wire length on LAYER M4 = 9209 um.
Total wire length on LAYER M5 = 1170 um.
Total wire length on LAYER M6 = 856 um.
Total wire length on LAYER M7 = 13 um.
Total wire length on LAYER M8 = 200 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 30682.
Up-via summary (total 30682):

----------------
 Active        0
     M1    11567
     M2    14849
     M3     3210
     M4      899
     M5      103
     M6       36
     M7       18
     M8        0
     M9        0
----------------
           30682


[INFO DRT-0195] Start 24th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 3849.20 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 3849.32 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 3849.32 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 3849.32 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 3849.32 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 3849.32 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:01, memory = 3849.32 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:01, memory = 3849.32 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:01, memory = 3849.32 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:01, memory = 3849.32 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer          M5
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3849.32 (MB), peak = 4493.47 (MB)
Total wire length = 52558 um.
Total wire length on LAYER M1 = 27 um.
Total wire length on LAYER M2 = 15820 um.
Total wire length on LAYER M3 = 25258 um.
Total wire length on LAYER M4 = 9209 um.
Total wire length on LAYER M5 = 1170 um.
Total wire length on LAYER M6 = 856 um.
Total wire length on LAYER M7 = 13 um.
Total wire length on LAYER M8 = 200 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 30682.
Up-via summary (total 30682):

----------------
 Active        0
     M1    11567
     M2    14849
     M3     3210
     M4      899
     M5      103
     M6       36
     M7       18
     M8        0
     M9        0
----------------
           30682


[INFO DRT-0195] Start 25th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 3849.32 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 3849.32 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 3849.32 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 3849.32 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 3849.32 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 3849.32 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 3849.32 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 3849.32 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 3849.32 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 3849.32 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3849.32 (MB), peak = 4493.47 (MB)
Total wire length = 52557 um.
Total wire length on LAYER M1 = 27 um.
Total wire length on LAYER M2 = 15819 um.
Total wire length on LAYER M3 = 25260 um.
Total wire length on LAYER M4 = 9210 um.
Total wire length on LAYER M5 = 1169 um.
Total wire length on LAYER M6 = 856 um.
Total wire length on LAYER M7 = 12 um.
Total wire length on LAYER M8 = 200 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 30683.
Up-via summary (total 30683):

----------------
 Active        0
     M1    11569
     M2    14847
     M3     3211
     M4      899
     M5      103
     M6       36
     M7       18
     M8        0
     M9        0
----------------
           30683


[INFO DRT-0198] Complete detail routing.
Total wire length = 52557 um.
Total wire length on LAYER M1 = 27 um.
Total wire length on LAYER M2 = 15819 um.
Total wire length on LAYER M3 = 25260 um.
Total wire length on LAYER M4 = 9210 um.
Total wire length on LAYER M5 = 1169 um.
Total wire length on LAYER M6 = 856 um.
Total wire length on LAYER M7 = 12 um.
Total wire length on LAYER M8 = 200 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 30683.
Up-via summary (total 30683):

----------------
 Active        0
     M1    11569
     M2    14847
     M3     3211
     M4      899
     M5      103
     M6       36
     M7       18
     M8        0
     M9        0
----------------
           30683


[INFO DRT-0267] cpu time = 00:43:01, elapsed time = 00:07:16, memory = 3849.32 (MB), peak = 4493.47 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 7:39.47[h:]min:sec. CPU time: user 2602.73 sys 113.11 (591%). Peak memory: 4601316KB.
Running fillcell.tcl, stage 5_3_fillcell
filler_placement FILLERxp5_ASAP7_75t_R FILLER_ASAP7_75t_R DECAPx1_ASAP7_75t_R DECAPx2_ASAP7_75t_R DECAPx4_ASAP7_75t_R DECAPx6_ASAP7_75t_R DECAPx10_ASAP7_75t_R
[INFO DPL-0001] Placed 289095 filler instances.
Elapsed time: 0:04.75[h:]min:sec. CPU time: user 4.13 sys 0.54 (98%). Peak memory: 1273744KB.
cp ./results/asap7/riscv_v_rf_ctrl/base/5_3_fillcell.odb ./results/asap7/riscv_v_rf_ctrl/base/5_route.odb
cp ./results/asap7/riscv_v_rf_ctrl/base/4_cts.sdc ./results/asap7/riscv_v_rf_ctrl/base/5_route.sdc
Running density_fill.tcl, stage 6_1_fill
exec cp ./results/asap7/riscv_v_rf_ctrl/base/5_route.odb ./results/asap7/riscv_v_rf_ctrl/base/6_1_fill.odb
Elapsed time: 0:02.21[h:]min:sec. CPU time: user 1.84 sys 0.27 (95%). Peak memory: 368360KB.
cp ./results/asap7/riscv_v_rf_ctrl/base/5_route.sdc ./results/asap7/riscv_v_rf_ctrl/base/6_1_fill.sdc
Running final_report.tcl, stage 6_report
Deleted 0 routing obstructions
[INFO RCX-0431] Defined process_corner X with ext_model_index 0
[INFO RCX-0029] Defined extraction corner X
[INFO RCX-0435] Reading extraction model file /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/rcx_patterns.rules ...
[INFO RCX-0436] RC segment generation riscv_v_rf_ctrl (max_merge_res 50.0) ...
[INFO RCX-0040] Final 24067 rc segments
[INFO RCX-0439] Coupling Cap extraction riscv_v_rf_ctrl ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0442] 12% of 88042 wires extracted
[INFO RCX-0442] 21% of 88042 wires extracted
[INFO RCX-0442] 31% of 88042 wires extracted
[INFO RCX-0442] 45% of 88042 wires extracted
[INFO RCX-0442] 55% of 88042 wires extracted
[INFO RCX-0442] 64% of 88042 wires extracted
[INFO RCX-0442] 87% of 88042 wires extracted
[INFO RCX-0442] 95% of 88042 wires extracted
[INFO RCX-0442] 100% of 88042 wires extracted
[INFO RCX-0045] Extract 4621 nets, 28688 rsegs, 28688 caps, 31101 ccs
[INFO RCX-0443] 4621 nets finished
[INFO PSM-0040] All shapes on net VDD are connected.
[INFO PSM-0073] Using bump pattern with x-pitch 140.0000um, y-pitch 140.0000um, and size 70.0000um with an reduction factor of 3x.
########## IR report #################
Net              : VDD
Corner           : default
Supply voltage   : 7.70e-01 V
Worstcase voltage: 7.67e-01 V
Average voltage  : 7.69e-01 V
Average IR drop  : 6.24e-04 V
Worstcase IR drop: 2.52e-03 V
Percentage drop  : 0.33 %
######################################
[INFO PSM-0040] All shapes on net VSS are connected.
[INFO PSM-0073] Using bump pattern with x-pitch 140.0000um, y-pitch 140.0000um, and size 70.0000um with an reduction factor of 3x.
########## IR report #################
Net              : VSS
Corner           : default
Supply voltage   : 0.00e+00 V
Worstcase voltage: 2.52e-03 V
Average voltage  : 6.35e-04 V
Average IR drop  : 6.35e-04 V
Worstcase IR drop: 2.52e-03 V
Percentage drop  : 0.33 %
######################################
Cell type report:                       Count       Area
  Fill cell                            289095   89075.05
  Tap cell                               8892     259.29
  Tie cell                                 67       2.93
  Clock buffer                             50      20.88
  Timing Repair Buffer                   1239     122.76
  Inverter                                692      68.23
  Clock inverter                           33       7.16
  Sequential cell                         690     220.33
  Multi-Input combinational cell         1381     124.37
  Total                                302139   89901.01
Report metrics stage 6, finish...

==========================================================================
finish report_design_area
--------------------------------------------------------------------------
Design area 826 u^2 1% utilization.
Elapsed time: 4:06.39[h:]min:sec. CPU time: user 243.07 sys 2.77 (99%). Peak memory: 4457508KB.
cp ./results/asap7/riscv_v_rf_ctrl/base/5_route.sdc ./results/asap7/riscv_v_rf_ctrl/base/6_final.sdc
(env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' stdbuf -o L /usr/bin/klayout -zz -rd design_name=riscv_v_rf_ctrl \
        -rd in_def=./results/asap7/riscv_v_rf_ctrl/base/6_final.def \
        -rd in_files="/home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/gds/asap7sc7p5t_28_R_220121a.gds  " \
        -rd seal_file="" \
        -rd out_file=./results/asap7/riscv_v_rf_ctrl/base/6_1_merged.gds \
        -rd tech_file=./objects/asap7/riscv_v_rf_ctrl/base/klayout.lyt \
        -rd layer_map= \
        -r /home/ubuntu/mbucio/tools/openROAD/flow/util/def2stream.py) 2>&1 | tee ./logs/asap7/riscv_v_rf_ctrl/base/6_1_merge.log
[INFO] Reporting cells prior to loading DEF ...
[INFO] Reading DEF ...
[INFO] Clearing cells...
[INFO] Merging GDS/OAS files...
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/gds/asap7sc7p5t_28_R_220121a.gds
[INFO] Copying toplevel cell 'riscv_v_rf_ctrl'
[INFO] Checking for missing cell from GDS/OAS...
[INFO] Found GDS_ALLOW_EMPTY variable.
[INFO] All LEF cells have matching GDS/OAS cells
[INFO] Checking for orphan cell in the final layout...
[INFO] No orphan cells
[INFO] Writing out GDS/OAS './results/asap7/riscv_v_rf_ctrl/base/6_1_merged.gds'
Elapsed time: 0:05.03[h:]min:sec. CPU time: user 4.67 sys 0.35 (99%). Peak memory: 928828KB.
cp results/asap7/riscv_v_rf_ctrl/base/6_1_merged.gds results/asap7/riscv_v_rf_ctrl/base/6_final.gds
./logs/asap7/riscv_v_rf_ctrl/base
Log                            Elapsed seconds Peak Memory/MB
1_1_yosys                                    2            141
1_1_yosys_canonicalize                       0             84
1_1_yosys_hier_report                        0             12
2_1_floorplan                                2            224
2_2_floorplan_io                             1            213
2_3_floorplan_tdms                           0             97
2_4_floorplan_macro                          1            211
2_5_floorplan_tapcell                        1            213
2_6_floorplan_pdn                            3            243
3_1_place_gp_skip_io                        62            422
3_2_place_iop                                1            234
3_3_place_gp                                63           1270
3_4_place_resized                            3            499
3_5_place_dp                                 5           1108
4_1_cts                                      6           1428
5_1_grt                                     11           1986
5_2_route                                  459           4493
5_3_fillcell                                 4           1243
6_1_fill                                     2            359
6_1_merge                                    5            907
6_report                                   246           4353
Total                                      877           4493
