09:32:21 DEBUG : Logs will be stored at '/home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/IDE.log'.
09:32:21 INFO  : Registering command handlers for Vitis TCF services
09:32:22 INFO  : Platform repository initialization has completed.
09:32:26 INFO  : Result from executing command 'getProjects': psd_fpga_platform
09:32:26 INFO  : Result from executing command 'getPlatforms': 
09:32:27 INFO  : Result from executing command 'getProjects': psd_fpga_platform
09:32:27 INFO  : Result from executing command 'getPlatforms': psd_fpga_platform|/home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/psd_fpga_platform.xpfm
09:32:27 INFO  : Result from executing command 'reportPlatform': {psd_fpga_platform={standalone_domain={Os=standalone, DomainName=standalone_domain, CpuType=microblaze_0, CpuInstance=microblaze_0}}}
09:32:27 INFO  : Result from executing command 'reportPlatform': {psd_fpga_platform={standalone_domain={Os=standalone, DomainName=standalone_domain, CpuType=microblaze_0, CpuInstance=microblaze_0}}}
09:32:27 INFO  : Result from executing command 'reportPlatform': {psd_fpga_platform={standalone_domain={Os=standalone, DomainName=standalone_domain, CpuType=microblaze_0, CpuInstance=microblaze_0}}}
09:32:27 INFO  : plnx-install-location is set to ''
09:32:28 INFO  : Successfully done query RDI_DATADIR 
09:33:01 DEBUG : Logs will be stored at '/home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/IDE.log'.
09:33:02 INFO  : Launching XSCT server: xsct -n  -interactive /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/temp_xsdb_launch_script.tcl
09:33:02 INFO  : Platform repository initialization has completed.
09:33:02 INFO  : Registering command handlers for Vitis TCF services
09:33:03 INFO  : XSCT server has started successfully.
09:33:03 INFO  : plnx-install-location is set to ''
09:33:03 INFO  : Successfully done setting XSCT server connection channel  
09:33:03 INFO  : Successfully done query RDI_DATADIR 
09:33:03 INFO  : Successfully done setting workspace for the tool. 
09:33:22 INFO  : Result from executing command 'getProjects': psd_fpga_platform
09:33:22 INFO  : Result from executing command 'getPlatforms': psd_fpga_platform|/home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/psd_fpga_platform.xpfm
09:33:25 INFO  : Checking for BSP changes to sync application flags for project 'psd_fpga_app'...
21:01:02 DEBUG : Logs will be stored at '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/IDE.log'.
21:01:03 INFO  : Launching XSCT server: xsct -n  -interactive /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/temp_xsdb_launch_script.tcl
21:01:03 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


21:01:03 INFO  : Platform repository initialization has completed.
21:01:04 INFO  : Registering command handlers for Vitis TCF services
21:01:04 INFO  : XSCT server has started successfully.
21:01:04 INFO  : plnx-install-location is set to ''
21:01:04 INFO  : Successfully done setting XSCT server connection channel  
21:01:04 INFO  : Successfully done query RDI_DATADIR 
21:01:04 INFO  : Successfully done setting workspace for the tool. 
21:01:31 INFO  : Checking for BSP changes to sync application flags for project 'psd_fpga_app'...
21:01:31 ERROR : Failed to get platform details for the project 'psd_fpga_app'. Cannot sync application flags.
21:02:09 INFO  : Hardware specification for platform project 'psd_fpga_platform' is updated.
21:02:27 INFO  : Result from executing command 'getProjects': psd_fpga_platform
21:02:27 INFO  : Result from executing command 'getPlatforms': 
21:02:30 INFO  : Checking for BSP changes to sync application flags for project 'psd_fpga_app'...
21:02:32 INFO  : The hardware specification used by project 'psd_fpga_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
21:02:32 INFO  : The file '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit' stored in project is removed.
21:02:32 INFO  : The file '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.mmi' stored in project is removed.
21:02:32 INFO  : The updated bitstream files are copied from platform to folder '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream' in project 'psd_fpga_app'.
21:06:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:16 INFO  : Jtag cable 'JTAG-ONB4 2516330067A9A' is selected.
21:06:16 INFO  : 'jtag frequency' command is executed.
21:06:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}' command is executed.
21:06:17 INFO  : Device configured successfully with "/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit"
21:06:17 INFO  : Context for processor 'microblaze_0' is selected.
21:06:17 INFO  : Hardware design and registers information is loaded from '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa'.
21:06:17 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:06:17 INFO  : Context for processor 'microblaze_0' is selected.
21:06:17 INFO  : System reset is completed.
21:06:20 INFO  : 'after 3000' command is executed.
21:06:20 INFO  : Context for processor 'microblaze_0' is selected.
21:06:20 INFO  : The application '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf' is downloaded to processor 'microblaze_0'.
21:06:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}
fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf
----------------End of Script----------------

21:06:20 INFO  : Context for processor 'microblaze_0' is selected.
21:06:20 INFO  : 'con' command is executed.
21:06:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:06:20 INFO  : Disconnected from the channel tcfchan#2.
21:19:38 DEBUG : Logs will be stored at '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/IDE.log'.
21:19:39 INFO  : Launching XSCT server: xsct -n  -interactive /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/temp_xsdb_launch_script.tcl
21:19:40 INFO  : Platform repository initialization has completed.
21:19:40 INFO  : XSCT server has started successfully.
21:19:40 INFO  : plnx-install-location is set to ''
21:19:40 INFO  : Registering command handlers for Vitis TCF services
21:19:40 INFO  : Successfully done setting XSCT server connection channel  
21:19:40 INFO  : Successfully done query RDI_DATADIR 
21:19:40 INFO  : Successfully done setting workspace for the tool. 
21:20:37 INFO  : Checking for BSP changes to sync application flags for project 'psd_fpga_app'...
21:20:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:20:50 INFO  : Jtag cable 'JTAG-ONB4 2516330067A9A' is selected.
21:20:50 INFO  : 'jtag frequency' command is executed.
21:20:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}' command is executed.
21:20:51 INFO  : Device configured successfully with "/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit"
21:20:51 INFO  : Context for processor 'microblaze_0' is selected.
21:20:51 INFO  : Hardware design and registers information is loaded from '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa'.
21:20:51 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:20:51 INFO  : Context for processor 'microblaze_0' is selected.
21:20:51 INFO  : System reset is completed.
21:20:54 INFO  : 'after 3000' command is executed.
21:20:54 INFO  : Context for processor 'microblaze_0' is selected.
21:20:54 INFO  : The application '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf' is downloaded to processor 'microblaze_0'.
21:20:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}
fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf
----------------End of Script----------------

21:20:54 INFO  : Context for processor 'microblaze_0' is selected.
21:20:54 INFO  : 'con' command is executed.
21:20:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:20:54 INFO  : Launch script is exported to file '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app_system/_ide/scripts/debugger_psd_fpga_app-default.tcl'
21:30:48 INFO  : Checking for BSP changes to sync application flags for project 'psd_fpga_app'...
21:30:55 INFO  : Checking for BSP changes to sync application flags for project 'psd_fpga_app'...
21:31:05 INFO  : Disconnected from the channel tcfchan#1.
21:31:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:31:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:31:15 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:31:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:31:22 INFO  : Build configuration of 'psd_fpga_app_system' is updated to 'Release'
21:31:22 INFO  : Build configuration of system project is automatically updated to 'Release'.
21:31:22 INFO  : Jtag cable 'JTAG-ONB4 2516330067A9A' is selected.
21:31:22 INFO  : 'jtag frequency' command is executed.
21:31:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}' command is executed.
21:31:23 INFO  : Device configured successfully with "/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit"
21:31:23 INFO  : Context for processor 'microblaze_0' is selected.
21:31:23 INFO  : Hardware design and registers information is loaded from '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa'.
21:31:23 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:31:23 INFO  : Context for processor 'microblaze_0' is selected.
21:31:23 INFO  : System reset is completed.
21:31:26 INFO  : 'after 3000' command is executed.
21:31:26 INFO  : Context for processor 'microblaze_0' is selected.
21:31:26 INFO  : The application '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf' is downloaded to processor 'microblaze_0'.
21:31:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}
fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf
----------------End of Script----------------

21:31:26 INFO  : Context for processor 'microblaze_0' is selected.
21:31:26 INFO  : 'con' command is executed.
21:31:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:31:26 INFO  : Launch script is exported to file '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app_system/_ide/scripts/debugger_psd_fpga_app-default_2.tcl'
21:32:29 INFO  : Disconnected from the channel tcfchan#2.
21:32:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:32:39 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:33:05 INFO  : Checking for BSP changes to sync application flags for project 'psd_fpga_app'...
21:33:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:33:12 INFO  : Jtag cable 'JTAG-ONB4 2516330067A9A' is selected.
21:33:12 INFO  : 'jtag frequency' command is executed.
21:33:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}' command is executed.
21:33:12 INFO  : Device configured successfully with "/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit"
21:33:12 INFO  : Context for processor 'microblaze_0' is selected.
21:33:12 INFO  : Hardware design and registers information is loaded from '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa'.
21:33:12 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:33:12 INFO  : Context for processor 'microblaze_0' is selected.
21:33:12 INFO  : System reset is completed.
21:33:15 INFO  : 'after 3000' command is executed.
21:33:15 INFO  : Context for processor 'microblaze_0' is selected.
21:33:15 INFO  : The application '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Release/psd_fpga_app.elf' is downloaded to processor 'microblaze_0'.
21:33:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}
fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Release/psd_fpga_app.elf
----------------End of Script----------------

21:33:15 INFO  : Context for processor 'microblaze_0' is selected.
21:33:15 INFO  : 'con' command is executed.
21:33:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:33:15 INFO  : Launch script is exported to file '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app_system/_ide/scripts/debugger_psd_fpga_app-default_3.tcl'
21:35:30 INFO  : Disconnected from the channel tcfchan#3.
21:35:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:35:40 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:36:56 INFO  : Checking for BSP changes to sync application flags for project 'psd_fpga_app'...
21:37:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:37:02 INFO  : Jtag cable 'JTAG-ONB4 2516330067A9A' is selected.
21:37:02 INFO  : 'jtag frequency' command is executed.
21:37:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}' command is executed.
21:37:02 INFO  : Device configured successfully with "/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit"
21:37:02 INFO  : Context for processor 'microblaze_0' is selected.
21:37:03 INFO  : Hardware design and registers information is loaded from '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa'.
21:37:03 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:37:03 INFO  : Context for processor 'microblaze_0' is selected.
21:37:03 INFO  : System reset is completed.
21:37:06 INFO  : 'after 3000' command is executed.
21:37:06 INFO  : Context for processor 'microblaze_0' is selected.
21:37:06 INFO  : The application '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Release/psd_fpga_app.elf' is downloaded to processor 'microblaze_0'.
21:37:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}
fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Release/psd_fpga_app.elf
----------------End of Script----------------

21:37:06 INFO  : Context for processor 'microblaze_0' is selected.
21:37:06 INFO  : 'con' command is executed.
21:37:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:37:06 INFO  : Launch script is exported to file '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app_system/_ide/scripts/systemdebugger_psd_fpga_app_system_standalone.tcl'
21:38:45 INFO  : Checking for BSP changes to sync application flags for project 'psd_fpga_app'...
21:38:51 INFO  : Disconnected from the channel tcfchan#4.
21:38:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:38:51 INFO  : Jtag cable 'JTAG-ONB4 2516330067A9A' is selected.
21:38:51 INFO  : 'jtag frequency' command is executed.
21:38:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}' command is executed.
21:38:52 INFO  : Device configured successfully with "/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit"
21:38:52 INFO  : Context for processor 'microblaze_0' is selected.
21:38:52 INFO  : Hardware design and registers information is loaded from '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa'.
21:38:52 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:38:52 INFO  : Context for processor 'microblaze_0' is selected.
21:38:52 INFO  : System reset is completed.
21:38:55 INFO  : 'after 3000' command is executed.
21:38:55 INFO  : Context for processor 'microblaze_0' is selected.
21:38:55 INFO  : The application '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Release/psd_fpga_app.elf' is downloaded to processor 'microblaze_0'.
21:38:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}
fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Release/psd_fpga_app.elf
----------------End of Script----------------

21:38:55 INFO  : Context for processor 'microblaze_0' is selected.
21:38:55 INFO  : 'con' command is executed.
21:38:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:38:55 INFO  : Launch script is exported to file '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app_system/_ide/scripts/systemdebugger_psd_fpga_app_system_standalone.tcl'
21:39:05 INFO  : Disconnected from the channel tcfchan#5.
21:39:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:06 INFO  : Jtag cable 'JTAG-ONB4 2516330067A9A' is selected.
21:39:06 INFO  : 'jtag frequency' command is executed.
21:39:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}' command is executed.
21:39:07 INFO  : Device configured successfully with "/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit"
21:39:07 INFO  : Context for processor 'microblaze_0' is selected.
21:39:07 INFO  : Hardware design and registers information is loaded from '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa'.
21:39:07 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:39:07 INFO  : Context for processor 'microblaze_0' is selected.
21:39:07 INFO  : System reset is completed.
21:39:10 INFO  : 'after 3000' command is executed.
21:39:10 INFO  : Context for processor 'microblaze_0' is selected.
21:39:10 INFO  : The application '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Release/psd_fpga_app.elf' is downloaded to processor 'microblaze_0'.
21:39:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}
fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Release/psd_fpga_app.elf
----------------End of Script----------------

21:39:10 INFO  : Context for processor 'microblaze_0' is selected.
21:39:10 INFO  : 'con' command is executed.
21:39:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:39:10 INFO  : Launch script is exported to file '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app_system/_ide/scripts/debugger_psd_fpga_app-default_3.tcl'
21:41:04 INFO  : Disconnected from the channel tcfchan#6.
21:41:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:41:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:41:14 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:41:28 INFO  : Build configuration of 'psd_fpga_app_system' is updated to 'Debug'
21:41:28 INFO  : Build configuration of system project is automatically updated to 'Debug'.
21:41:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:41:29 INFO  : Jtag cable 'JTAG-ONB4 2516330067A9A' is selected.
21:41:29 INFO  : 'jtag frequency' command is executed.
21:41:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}' command is executed.
21:41:29 INFO  : Device configured successfully with "/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit"
21:41:29 INFO  : Context for processor 'microblaze_0' is selected.
21:41:29 INFO  : Hardware design and registers information is loaded from '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa'.
21:41:29 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:41:29 INFO  : Context for processor 'microblaze_0' is selected.
21:41:29 INFO  : System reset is completed.
21:41:32 INFO  : 'after 3000' command is executed.
21:41:32 INFO  : Context for processor 'microblaze_0' is selected.
21:41:32 INFO  : The application '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Release/psd_fpga_app.elf' is downloaded to processor 'microblaze_0'.
21:41:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}
fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Release/psd_fpga_app.elf
----------------End of Script----------------

21:41:32 INFO  : Context for processor 'microblaze_0' is selected.
21:41:32 INFO  : 'con' command is executed.
21:41:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:41:32 INFO  : Launch script is exported to file '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app_system/_ide/scripts/debugger_psd_fpga_app-default_4.tcl'
21:41:53 INFO  : Disconnected from the channel tcfchan#7.
21:41:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:42:03 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:42:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:15 INFO  : Jtag cable 'JTAG-ONB4 2516330067A9A' is selected.
21:42:15 INFO  : 'jtag frequency' command is executed.
21:42:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}' command is executed.
21:42:15 INFO  : Device configured successfully with "/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit"
21:42:15 INFO  : Context for processor 'microblaze_0' is selected.
21:42:15 INFO  : Hardware design and registers information is loaded from '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa'.
21:42:15 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:42:15 INFO  : Context for processor 'microblaze_0' is selected.
21:42:15 INFO  : System reset is completed.
21:42:18 INFO  : 'after 3000' command is executed.
21:42:18 INFO  : Context for processor 'microblaze_0' is selected.
21:42:18 INFO  : The application '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf' is downloaded to processor 'microblaze_0'.
21:42:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}
fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf
----------------End of Script----------------

21:42:18 INFO  : Context for processor 'microblaze_0' is selected.
21:42:19 INFO  : 'con' command is executed.
21:42:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:42:19 INFO  : Launch script is exported to file '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app_system/_ide/scripts/debugger_psd_fpga_app-default_6.tcl'
21:50:29 INFO  : Disconnected from the channel tcfchan#8.
21:50:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:46 INFO  : Jtag cable 'JTAG-ONB4 2516330067A9A' is selected.
21:50:46 INFO  : 'jtag frequency' command is executed.
21:50:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}' command is executed.
21:50:47 INFO  : Device configured successfully with "/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit"
21:50:47 INFO  : Context for processor 'microblaze_0' is selected.
21:50:47 INFO  : Hardware design and registers information is loaded from '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa'.
21:50:47 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:50:47 INFO  : Context for processor 'microblaze_0' is selected.
21:50:47 INFO  : System reset is completed.
21:50:50 INFO  : 'after 3000' command is executed.
21:50:50 INFO  : Context for processor 'microblaze_0' is selected.
21:50:50 INFO  : The application '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf' is downloaded to processor 'microblaze_0'.
21:50:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}
fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf
----------------End of Script----------------

21:50:50 INFO  : Context for processor 'microblaze_0' is selected.
21:50:50 INFO  : 'con' command is executed.
21:50:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:50:50 INFO  : Launch script is exported to file '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app_system/_ide/scripts/debugger_psd_fpga_app-default_7.tcl'
21:55:16 INFO  : Disconnected from the channel tcfchan#9.
21:55:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:24 INFO  : Jtag cable 'JTAG-ONB4 2516330067A9A' is selected.
21:55:24 INFO  : 'jtag frequency' command is executed.
21:55:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}' command is executed.
21:55:25 INFO  : Device configured successfully with "/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit"
21:55:25 INFO  : Context for processor 'microblaze_0' is selected.
21:55:25 INFO  : Hardware design and registers information is loaded from '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa'.
21:55:25 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:55:25 INFO  : Context for processor 'microblaze_0' is selected.
21:55:25 INFO  : System reset is completed.
21:55:28 INFO  : 'after 3000' command is executed.
21:55:28 INFO  : Context for processor 'microblaze_0' is selected.
21:55:28 INFO  : The application '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf' is downloaded to processor 'microblaze_0'.
21:55:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}
fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf
----------------End of Script----------------

21:55:28 INFO  : Context for processor 'microblaze_0' is selected.
21:55:28 INFO  : 'con' command is executed.
21:55:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:55:28 INFO  : Launch script is exported to file '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app_system/_ide/scripts/debugger_psd_fpga_app-default_8.tcl'
21:57:30 INFO  : Checking for BSP changes to sync application flags for project 'psd_fpga_app'...
21:57:41 INFO  : Disconnected from the channel tcfchan#10.
21:57:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:50 INFO  : Jtag cable 'JTAG-ONB4 2516330067A9A' is selected.
21:57:50 INFO  : 'jtag frequency' command is executed.
21:57:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}' command is executed.
21:57:51 INFO  : Device configured successfully with "/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit"
21:57:51 INFO  : Context for processor 'microblaze_0' is selected.
21:57:51 INFO  : Hardware design and registers information is loaded from '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa'.
21:57:51 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:57:51 INFO  : Context for processor 'microblaze_0' is selected.
21:57:51 INFO  : System reset is completed.
21:57:54 INFO  : 'after 3000' command is executed.
21:57:54 INFO  : Context for processor 'microblaze_0' is selected.
21:57:54 INFO  : The application '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf' is downloaded to processor 'microblaze_0'.
21:57:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}
fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf
----------------End of Script----------------

21:57:54 INFO  : Context for processor 'microblaze_0' is selected.
21:57:54 INFO  : 'con' command is executed.
21:57:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:57:54 INFO  : Launch script is exported to file '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app_system/_ide/scripts/debugger_psd_fpga_app-default_9.tcl'
21:58:11 INFO  : Checking for BSP changes to sync application flags for project 'psd_fpga_app'...
21:58:31 INFO  : No configuration has been selected for launch. Cancelling the launch operation.
21:58:38 INFO  : Disconnected from the channel tcfchan#11.
21:58:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:39 INFO  : Jtag cable 'JTAG-ONB4 2516330067A9A' is selected.
21:58:39 INFO  : 'jtag frequency' command is executed.
21:58:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}' command is executed.
21:58:40 INFO  : Device configured successfully with "/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit"
21:58:40 INFO  : Context for processor 'microblaze_0' is selected.
21:58:40 INFO  : Hardware design and registers information is loaded from '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa'.
21:58:40 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:58:40 INFO  : Context for processor 'microblaze_0' is selected.
21:58:40 INFO  : System reset is completed.
21:58:43 INFO  : 'after 3000' command is executed.
21:58:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:43 INFO  : Context for processor 'microblaze_0' is selected.
21:58:43 INFO  : The application '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf' is downloaded to processor 'microblaze_0'.
21:58:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}
fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf
----------------End of Script----------------

21:58:43 INFO  : Context for processor 'microblaze_0' is selected.
21:58:43 INFO  : 'con' command is executed.
21:58:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:58:43 INFO  : Launch script is exported to file '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app_system/_ide/scripts/debugger_psd_fpga_app-default.tcl'
21:58:44 INFO  : Jtag cable 'JTAG-ONB4 2516330067A9A' is selected.
21:58:44 INFO  : 'jtag frequency' command is executed.
21:58:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}' command is executed.
21:58:44 INFO  : Device configured successfully with "/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit"
21:58:44 INFO  : Context for processor 'microblaze_0' is selected.
21:58:44 INFO  : Hardware design and registers information is loaded from '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa'.
21:58:44 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:58:44 INFO  : Context for processor 'microblaze_0' is selected.
21:58:44 INFO  : System reset is completed.
21:58:47 INFO  : 'after 3000' command is executed.
21:58:47 INFO  : Context for processor 'microblaze_0' is selected.
21:58:47 INFO  : The application '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf' is downloaded to processor 'microblaze_0'.
21:58:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}
fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf
----------------End of Script----------------

21:58:47 INFO  : Context for processor 'microblaze_0' is selected.
21:58:47 INFO  : 'con' command is executed.
21:58:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:58:47 INFO  : Disconnected from the channel tcfchan#12.
22:02:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:02:17 INFO  : Jtag cable 'JTAG-ONB4 2516330067A9A' is selected.
22:02:17 INFO  : 'jtag frequency' command is executed.
22:02:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}' command is executed.
22:02:17 INFO  : Device configured successfully with "/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit"
22:02:17 INFO  : Context for processor 'microblaze_0' is selected.
22:02:17 INFO  : Hardware design and registers information is loaded from '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa'.
22:02:17 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:02:17 INFO  : Context for processor 'microblaze_0' is selected.
22:02:17 INFO  : System reset is completed.
22:02:20 INFO  : 'after 3000' command is executed.
22:02:20 INFO  : Context for processor 'microblaze_0' is selected.
22:02:21 INFO  : The application '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf' is downloaded to processor 'microblaze_0'.
22:02:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}
fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf
----------------End of Script----------------

22:03:13 WARN  : channel "tcfchan#12" closed
22:03:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:03:14 INFO  : Jtag cable 'JTAG-ONB4 2516330067A9A' is selected.
22:03:14 INFO  : 'jtag frequency' command is executed.
22:03:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}' command is executed.
22:03:15 INFO  : Device configured successfully with "/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit"
22:03:15 INFO  : Context for processor 'microblaze_0' is selected.
22:03:15 INFO  : Hardware design and registers information is loaded from '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa'.
22:03:15 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:03:15 INFO  : Context for processor 'microblaze_0' is selected.
22:03:15 INFO  : System reset is completed.
22:03:18 INFO  : 'after 3000' command is executed.
22:03:18 INFO  : Context for processor 'microblaze_0' is selected.
22:03:18 INFO  : The application '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf' is downloaded to processor 'microblaze_0'.
22:03:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}
fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf
----------------End of Script----------------

22:03:18 INFO  : Context for processor 'microblaze_0' is selected.
22:03:18 INFO  : 'con' command is executed.
22:03:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:03:18 INFO  : Launch script is exported to file '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app_system/_ide/scripts/debugger_psd_fpga_app-default.tcl'
22:03:48 INFO  : Disconnected from the channel tcfchan#13.
22:03:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:03:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:03:58 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:04:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:04:10 INFO  : Jtag cable 'JTAG-ONB4 2516330067A9A' is selected.
22:04:10 INFO  : 'jtag frequency' command is executed.
22:04:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}' command is executed.
22:04:11 INFO  : Device configured successfully with "/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit"
22:04:11 INFO  : Context for processor 'microblaze_0' is selected.
22:04:11 INFO  : Hardware design and registers information is loaded from '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa'.
22:04:11 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:04:11 INFO  : Context for processor 'microblaze_0' is selected.
22:04:11 INFO  : System reset is completed.
22:04:14 INFO  : 'after 3000' command is executed.
22:04:14 INFO  : Context for processor 'microblaze_0' is selected.
22:04:14 INFO  : The application '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf' is downloaded to processor 'microblaze_0'.
22:04:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}
fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf
----------------End of Script----------------

22:04:14 INFO  : Context for processor 'microblaze_0' is selected.
22:04:14 INFO  : 'con' command is executed.
22:04:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:04:14 INFO  : Launch script is exported to file '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app_system/_ide/scripts/systemdebugger_psd_fpga_app_system_1_standalone.tcl'
22:05:07 INFO  : Disconnected from the channel tcfchan#14.
22:05:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:05:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:05:17 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:05:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:05:31 INFO  : Jtag cable 'JTAG-ONB4 2516330067A9A' is selected.
22:05:31 INFO  : 'jtag frequency' command is executed.
22:05:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}' command is executed.
22:05:31 INFO  : Device configured successfully with "/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit"
22:05:32 INFO  : Context for processor 'microblaze_0' is selected.
22:05:32 INFO  : Hardware design and registers information is loaded from '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa'.
22:05:32 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:05:32 INFO  : Context for processor 'microblaze_0' is selected.
22:05:32 INFO  : System reset is completed.
22:05:35 INFO  : 'after 3000' command is executed.
22:05:35 INFO  : Context for processor 'microblaze_0' is selected.
22:05:35 INFO  : The application '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf' is downloaded to processor 'microblaze_0'.
22:05:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}
fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf
----------------End of Script----------------

22:05:35 INFO  : Context for processor 'microblaze_0' is selected.
22:05:35 INFO  : 'con' command is executed.
22:05:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:05:35 INFO  : Launch script is exported to file '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app_system/_ide/scripts/systemdebugger_psd_fpga_app_system_standalone.tcl'
22:07:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:03 INFO  : Jtag cable 'JTAG-ONB4 2516330067A9A' is selected.
22:07:03 INFO  : 'jtag frequency' command is executed.
22:07:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}' command is executed.
22:07:04 INFO  : Device configured successfully with "/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit"
22:07:04 INFO  : Context for processor 'microblaze_0' is selected.
22:07:04 INFO  : Hardware design and registers information is loaded from '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa'.
22:07:04 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:07:04 INFO  : Context for processor 'microblaze_0' is selected.
22:07:04 INFO  : System reset is completed.
22:07:07 ERROR : 'after 3000' is cancelled.
22:07:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}
fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
----------------End of Script----------------

22:07:07 ERROR : 'after 3000' is cancelled.
22:07:14 INFO  : Disconnected from the channel tcfchan#15.
22:07:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:07:24 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:07:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:39 INFO  : Jtag cable 'JTAG-ONB4 2516330067A9A' is selected.
22:07:39 INFO  : 'jtag frequency' command is executed.
22:07:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}' command is executed.
22:07:40 INFO  : Device configured successfully with "/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit"
22:07:40 INFO  : Context for processor 'microblaze_0' is selected.
22:07:40 INFO  : Hardware design and registers information is loaded from '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa'.
22:07:40 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:07:40 INFO  : Context for processor 'microblaze_0' is selected.
22:07:40 INFO  : System reset is completed.
22:07:43 INFO  : 'after 3000' command is executed.
22:07:43 INFO  : Context for processor 'microblaze_0' is selected.
22:07:43 INFO  : The application '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf' is downloaded to processor 'microblaze_0'.
22:07:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}
fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf
----------------End of Script----------------

22:07:44 INFO  : Context for processor 'microblaze_0' is selected.
22:07:44 INFO  : 'con' command is executed.
22:07:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:07:44 INFO  : Launch script is exported to file '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app_system/_ide/scripts/systemdebugger_psd_fpga_app_system_standalone.tcl'
22:10:28 INFO  : Disconnected from the channel tcfchan#16.
22:10:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:10:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:10:39 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:10:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:10:57 INFO  : Jtag cable 'JTAG-ONB4 2516330067A9A' is selected.
22:10:57 INFO  : 'jtag frequency' command is executed.
22:10:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}' command is executed.
22:10:58 INFO  : Device configured successfully with "/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit"
22:10:58 INFO  : Context for processor 'microblaze_0' is selected.
22:10:58 INFO  : Hardware design and registers information is loaded from '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa'.
22:10:58 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:10:58 INFO  : Context for processor 'microblaze_0' is selected.
22:10:58 INFO  : System reset is completed.
22:11:01 INFO  : 'after 3000' command is executed.
22:11:01 INFO  : Context for processor 'microblaze_0' is selected.
22:11:01 INFO  : The application '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf' is downloaded to processor 'microblaze_0'.
22:11:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}
fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf
----------------End of Script----------------

22:11:01 INFO  : Context for processor 'microblaze_0' is selected.
22:11:01 INFO  : 'con' command is executed.
22:11:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:11:01 INFO  : Launch script is exported to file '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app_system/_ide/scripts/systemdebugger_psd_fpga_app_system_5_standalone.tcl'
22:14:31 INFO  : Disconnected from the channel tcfchan#17.
22:14:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:14:32 INFO  : Jtag cable 'JTAG-ONB4 2516330067A9A' is selected.
22:14:32 INFO  : 'jtag frequency' command is executed.
22:14:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}' command is executed.
22:14:33 INFO  : Device configured successfully with "/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit"
22:14:33 INFO  : Context for processor 'microblaze_0' is selected.
22:14:33 INFO  : Hardware design and registers information is loaded from '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa'.
22:14:33 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:14:33 INFO  : Context for processor 'microblaze_0' is selected.
22:14:33 INFO  : System reset is completed.
22:14:36 INFO  : 'after 3000' command is executed.
22:14:36 INFO  : Context for processor 'microblaze_0' is selected.
22:14:36 INFO  : The application '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf' is downloaded to processor 'microblaze_0'.
22:14:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}
fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf
----------------End of Script----------------

22:14:36 INFO  : Context for processor 'microblaze_0' is selected.
22:14:36 INFO  : 'con' command is executed.
22:14:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:14:36 INFO  : Launch script is exported to file '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app_system/_ide/scripts/systemdebugger_psd_fpga_app_system_6_standalone.tcl'
11:38:02 INFO  : Disconnected from the channel tcfchan#18.
12:04:29 DEBUG : Logs will be stored at '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/IDE.log'.
12:04:29 INFO  : Launching XSCT server: xsct -n  -interactive /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/temp_xsdb_launch_script.tcl
12:04:30 INFO  : Platform repository initialization has completed.
12:04:30 INFO  : XSCT server has started successfully.
12:04:30 INFO  : plnx-install-location is set to ''
12:04:30 INFO  : Successfully done setting XSCT server connection channel  
12:04:30 INFO  : Successfully done query RDI_DATADIR 
12:04:30 INFO  : Successfully done setting workspace for the tool. 
12:04:30 INFO  : Registering command handlers for Vitis TCF services
12:07:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:40 INFO  : Jtag cable 'Platform Cable USB 00000acb429501' is selected.
12:07:40 INFO  : 'jtag frequency' command is executed.
12:07:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000acb429501" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000acb429501-0362d093-0"}' command is executed.
12:07:43 INFO  : Device configured successfully with "/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit"
12:07:43 INFO  : Context for processor 'microblaze_0' is selected.
12:07:43 INFO  : Hardware design and registers information is loaded from '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa'.
12:07:43 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:07:43 INFO  : Context for processor 'microblaze_0' is selected.
12:07:43 INFO  : System reset is completed.
12:07:46 INFO  : 'after 3000' command is executed.
12:07:46 INFO  : Context for processor 'microblaze_0' is selected.
12:07:46 INFO  : The application '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf' is downloaded to processor 'microblaze_0'.
12:07:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000acb429501" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000acb429501-0362d093-0"}
fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf
----------------End of Script----------------

12:07:46 INFO  : Context for processor 'microblaze_0' is selected.
12:07:46 INFO  : 'con' command is executed.
12:07:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:07:46 INFO  : Launch script is exported to file '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app_system/_ide/scripts/systemdebugger_psd_fpga_app_system_7_standalone.tcl'
12:15:31 INFO  : Disconnected from the channel tcfchan#1.
18:10:02 DEBUG : Logs will be stored at '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/IDE.log'.
18:10:02 INFO  : Launching XSCT server: xsct -n  -interactive /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/temp_xsdb_launch_script.tcl
18:10:03 INFO  : Platform repository initialization has completed.
18:10:03 INFO  : XSCT server has started successfully.
18:10:03 INFO  : plnx-install-location is set to ''
18:10:03 INFO  : Successfully done setting XSCT server connection channel  
18:10:03 INFO  : Successfully done query RDI_DATADIR 
18:10:03 INFO  : Successfully done setting workspace for the tool. 
18:10:03 INFO  : Registering command handlers for Vitis TCF services
18:10:51 INFO  : Hardware specification for platform project 'psd_fpga_platform' is updated.
18:11:09 INFO  : Result from executing command 'getProjects': psd_fpga_platform
18:11:09 INFO  : Result from executing command 'getPlatforms': psd_fpga_platform|/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/psd_fpga_platform.xpfm
18:18:08 INFO  : Build configuration of 'psd_fpga_app_system' is updated to 'Release'
18:18:08 INFO  : Build configuration of system project is automatically updated to 'Release'.
18:18:08 INFO  : Checking for BSP changes to sync application flags for project 'psd_fpga_app'...
18:18:17 INFO  : The hardware specification used by project 'psd_fpga_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
18:18:17 INFO  : The file '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit' stored in project is removed.
18:18:17 INFO  : The file '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.mmi' stored in project is removed.
18:18:17 INFO  : The updated bitstream files are copied from platform to folder '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream' in project 'psd_fpga_app'.
18:18:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:18 INFO  : Jtag cable 'JTAG-ONB4 2516330067A9A' is selected.
18:18:18 INFO  : 'jtag frequency' command is executed.
18:18:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}' command is executed.
18:18:19 INFO  : Device configured successfully with "/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit"
18:18:19 INFO  : Context for processor 'microblaze_0' is selected.
18:18:19 INFO  : Hardware design and registers information is loaded from '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa'.
18:18:19 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:18:19 INFO  : Context for processor 'microblaze_0' is selected.
18:18:19 INFO  : System reset is completed.
18:18:22 INFO  : 'after 3000' command is executed.
18:18:22 INFO  : Context for processor 'microblaze_0' is selected.
18:18:22 INFO  : The application '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Release/psd_fpga_app.elf' is downloaded to processor 'microblaze_0'.
18:18:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}
fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Release/psd_fpga_app.elf
----------------End of Script----------------

18:18:22 INFO  : Context for processor 'microblaze_0' is selected.
18:18:22 INFO  : 'con' command is executed.
18:18:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:18:22 INFO  : Launch script is exported to file '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app_system/_ide/scripts/debugger_psd_fpga_app-default_10.tcl'
18:25:56 INFO  : Disconnected from the channel tcfchan#2.
18:56:18 DEBUG : Logs will be stored at '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/IDE.log'.
18:56:18 INFO  : Launching XSCT server: xsct -n  -interactive /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/temp_xsdb_launch_script.tcl
18:56:19 INFO  : Platform repository initialization has completed.
18:56:19 INFO  : XSCT server has started successfully.
18:56:19 INFO  : Successfully done setting XSCT server connection channel  
18:56:19 INFO  : plnx-install-location is set to ''
18:56:19 INFO  : Successfully done query RDI_DATADIR 
18:56:19 INFO  : Successfully done setting workspace for the tool. 
18:56:19 INFO  : Registering command handlers for Vitis TCF services
18:58:40 INFO  : Hardware specification for platform project 'psd_fpga_platform' is updated.
19:04:45 INFO  : Result from executing command 'getProjects': psd_fpga_platform
19:04:45 INFO  : Result from executing command 'getPlatforms': psd_fpga_platform|/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/psd_fpga_platform.xpfm
19:06:22 INFO  : The hardware specification used by project 'psd_fpga_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
19:06:22 INFO  : The file '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit' stored in project is removed.
19:06:22 INFO  : The file '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.mmi' stored in project is removed.
19:06:22 INFO  : The updated bitstream files are copied from platform to folder '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream' in project 'psd_fpga_app'.
19:06:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:06:33 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:06:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:46 INFO  : Jtag cable 'Platform Cable USB 00000acb429501' is selected.
19:06:46 INFO  : 'jtag frequency' command is executed.
19:06:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000acb429501" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000acb429501-0362d093-0"}' command is executed.
19:06:49 INFO  : Device configured successfully with "/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit"
19:06:49 INFO  : Context for processor 'microblaze_0' is selected.
19:06:49 INFO  : Hardware design and registers information is loaded from '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa'.
19:06:49 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:06:49 INFO  : Context for processor 'microblaze_0' is selected.
19:06:49 INFO  : System reset is completed.
19:06:52 INFO  : 'after 3000' command is executed.
19:06:52 INFO  : Context for processor 'microblaze_0' is selected.
19:06:52 INFO  : The application '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Release/psd_fpga_app.elf' is downloaded to processor 'microblaze_0'.
19:06:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000acb429501" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000acb429501-0362d093-0"}
fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Release/psd_fpga_app.elf
----------------End of Script----------------

19:06:52 INFO  : Context for processor 'microblaze_0' is selected.
19:06:52 INFO  : 'con' command is executed.
19:06:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:06:52 INFO  : Launch script is exported to file '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app_system/_ide/scripts/debugger_psd_fpga_app-default_12.tcl'
22:39:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:40:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:40:01 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:42:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:42:36 INFO  : Jtag cable 'Platform Cable USB 00000acb429501' is selected.
22:42:36 INFO  : 'jtag frequency' command is executed.
22:42:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000acb429501" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000acb429501-0362d093-0"}' command is executed.
22:42:38 INFO  : Device configured successfully with "/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit"
22:42:38 INFO  : Context for processor 'microblaze_0' is selected.
22:42:38 INFO  : Hardware design and registers information is loaded from '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa'.
22:42:38 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:42:38 INFO  : Context for processor 'microblaze_0' is selected.
22:42:38 INFO  : System reset is completed.
22:42:41 INFO  : 'after 3000' command is executed.
22:42:41 INFO  : Context for processor 'microblaze_0' is selected.
22:42:41 INFO  : The application '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Release/psd_fpga_app.elf' is downloaded to processor 'microblaze_0'.
22:42:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000acb429501" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000acb429501-0362d093-0"}
fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Release/psd_fpga_app.elf
----------------End of Script----------------

22:42:41 INFO  : Context for processor 'microblaze_0' is selected.
22:42:41 INFO  : 'con' command is executed.
22:42:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:42:41 INFO  : Disconnected from the channel tcfchan#2.
12:30:21 INFO  : Checking for BSP changes to sync application flags for project 'psd_fpga_app'...
12:32:11 INFO  : Checking for BSP changes to sync application flags for project 'psd_fpga_app'...
12:34:39 WARN  : channel "tcfchan#2" closed
15:06:56 DEBUG : Logs will be stored at '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/IDE.log'.
15:06:56 INFO  : Launching XSCT server: xsct -n  -interactive /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/temp_xsdb_launch_script.tcl
15:06:57 INFO  : Platform repository initialization has completed.
15:06:57 INFO  : XSCT server has started successfully.
15:06:57 INFO  : Successfully done setting XSCT server connection channel  
15:06:57 INFO  : plnx-install-location is set to ''
15:06:57 INFO  : Successfully done setting workspace for the tool. 
15:06:57 INFO  : Successfully done query RDI_DATADIR 
15:06:57 INFO  : Registering command handlers for Vitis TCF services
15:07:18 INFO  : Hardware specification for platform project 'psd_fpga_platform' is updated.
15:07:40 INFO  : Result from executing command 'getProjects': psd_fpga_platform
15:07:40 INFO  : Result from executing command 'getPlatforms': psd_fpga_platform|/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/psd_fpga_platform.xpfm
15:08:31 INFO  : Result from executing command 'removePlatformRepo': 
15:08:37 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
15:09:03 INFO  : Result from executing command 'getProjects': psd_fpga_platform
15:09:03 INFO  : Result from executing command 'getPlatforms': 
15:09:06 INFO  : Checking for BSP changes to sync application flags for project 'psd_fpga_app'...
15:09:08 INFO  : The hardware specification used by project 'psd_fpga_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
15:09:08 INFO  : The file '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit' stored in project is removed.
15:09:08 INFO  : The file '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.mmi' stored in project is removed.
15:09:08 INFO  : The updated bitstream files are copied from platform to folder '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream' in project 'psd_fpga_app'.
15:10:21 INFO  : Checking for BSP changes to sync application flags for project 'psd_fpga_app'...
15:10:30 INFO  : Build configuration of 'psd_fpga_app_system' is updated to 'Debug'
15:10:30 INFO  : Build configuration of system project is automatically updated to 'Debug'.
15:10:37 INFO  : Checking for BSP changes to sync application flags for project 'psd_fpga_app'...
15:11:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:38 INFO  : Jtag cable 'JTAG-ONB4 2516330067A9A' is selected.
15:11:38 INFO  : 'jtag frequency' command is executed.
15:11:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}' command is executed.
15:11:39 INFO  : Device configured successfully with "/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit"
15:11:39 INFO  : Context for processor 'microblaze_0' is selected.
15:11:39 INFO  : Hardware design and registers information is loaded from '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa'.
15:11:39 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:11:39 INFO  : Context for processor 'microblaze_0' is selected.
15:11:39 INFO  : System reset is completed.
15:11:42 INFO  : 'after 3000' command is executed.
15:11:42 INFO  : Context for processor 'microblaze_0' is selected.
15:11:42 INFO  : The application '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf' is downloaded to processor 'microblaze_0'.
15:11:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}
fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf
----------------End of Script----------------

15:11:42 INFO  : Context for processor 'microblaze_0' is selected.
15:11:42 INFO  : 'con' command is executed.
15:11:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:11:42 INFO  : Disconnected from the channel tcfchan#5.
15:12:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:37 INFO  : Jtag cable 'JTAG-ONB4 2516330067A9A' is selected.
15:12:37 INFO  : 'jtag frequency' command is executed.
15:12:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}' command is executed.
15:12:37 INFO  : Device configured successfully with "/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit"
15:12:37 INFO  : Context for processor 'microblaze_0' is selected.
15:12:37 INFO  : Hardware design and registers information is loaded from '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa'.
15:12:37 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:12:37 INFO  : Context for processor 'microblaze_0' is selected.
15:12:37 INFO  : System reset is completed.
15:12:40 INFO  : 'after 3000' command is executed.
15:12:40 INFO  : Context for processor 'microblaze_0' is selected.
15:12:41 INFO  : The application '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf' is downloaded to processor 'microblaze_0'.
15:12:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}
fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf
----------------End of Script----------------

15:12:41 INFO  : Context for processor 'microblaze_0' is selected.
15:12:41 INFO  : 'con' command is executed.
15:12:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:12:41 INFO  : Launch script is exported to file '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app_system/_ide/scripts/debugger_psd_fpga_app-default_13.tcl'
15:12:58 INFO  : Disconnected from the channel tcfchan#6.
15:12:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:13:08 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:13:17 INFO  : Build configuration of 'psd_fpga_app_system' is updated to 'Release'
15:13:17 INFO  : Build configuration of system project is automatically updated to 'Release'.
15:13:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:17 INFO  : Jtag cable 'JTAG-ONB4 2516330067A9A' is selected.
15:13:17 INFO  : 'jtag frequency' command is executed.
15:13:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}' command is executed.
15:13:18 INFO  : Device configured successfully with "/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit"
15:13:18 INFO  : Context for processor 'microblaze_0' is selected.
15:13:18 INFO  : Hardware design and registers information is loaded from '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa'.
15:13:18 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:13:18 INFO  : Context for processor 'microblaze_0' is selected.
15:13:18 INFO  : System reset is completed.
15:13:21 INFO  : 'after 3000' command is executed.
15:13:21 INFO  : Context for processor 'microblaze_0' is selected.
15:13:21 INFO  : The application '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf' is downloaded to processor 'microblaze_0'.
15:13:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}
fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/psd_fpga_top.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/psd_fpga_app.elf
----------------End of Script----------------

15:13:21 INFO  : Context for processor 'microblaze_0' is selected.
15:13:21 INFO  : 'con' command is executed.
15:13:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:13:21 INFO  : Disconnected from the channel tcfchan#7.
15:14:39 INFO  : Bit file '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/download.bit' is generated.
15:14:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}' command is executed.
15:14:40 INFO  : Device configured successfully with "/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/download.bit"
15:15:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:47 INFO  : Jtag cable 'JTAG-ONB4 2516330067A9A' is selected.
15:15:47 INFO  : 'jtag frequency' command is executed.
15:15:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}' command is executed.
15:15:48 INFO  : Device configured successfully with "/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/download.bit"
15:15:48 INFO  : Context for processor 'microblaze_0' is selected.
15:15:48 INFO  : Hardware design and registers information is loaded from '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa'.
15:15:48 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:15:48 INFO  : Context for processor 'microblaze_0' is selected.
15:15:48 INFO  : System reset is completed.
15:15:51 INFO  : 'after 3000' command is executed.
15:15:51 INFO  : Context for processor 'microblaze_0' is selected.
15:15:51 INFO  : The application '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Release/psd_fpga_app.elf' is downloaded to processor 'microblaze_0'.
15:15:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330067A9A" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-2516330067A9A-0362d093-0"}
fpga -file /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/hw/psd_fpga_top.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app/Release/psd_fpga_app.elf
----------------End of Script----------------

15:15:51 INFO  : Context for processor 'microblaze_0' is selected.
15:15:51 INFO  : 'con' command is executed.
15:15:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:15:51 INFO  : Launch script is exported to file '/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_app_system/_ide/scripts/debugger_psd_fpga_app-default_15.tcl'
15:20:33 INFO  : Disconnected from the channel tcfchan#8.
