// Seed: 4021725372
module module_0 (
    input  wand  id_0,
    output wand  id_1,
    input  uwire id_2
);
  wire id_4 = id_4;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_1
  );
  tri id_5 = 1'b0;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    output tri0 id_2,
    output supply1 id_3,
    output wand id_4,
    input wor id_5,
    output wor id_6,
    input uwire id_7
);
  supply1 id_9;
  and primCall (id_4, id_7, id_5, id_10, id_0, id_9);
  assign id_9 = id_0;
  wire id_10;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_7
  );
endmodule
module module_2 (
    input  wand id_0,
    input  tri1 id_1,
    output tri0 id_2,
    input  tri0 id_3,
    input  wand id_4,
    output wand id_5
);
  supply0 id_7 = 1;
  assign module_0.type_6 = 0;
  assign {1, 1} = id_4;
endmodule
