{
  "DESIGN_NAME": "pipeline",
  "CLOCK_PORT": "i_clk",
  "CLOCK_PERIOD": 25.0,
  
  "FP_SIZING": "absolute",
  "DIE_AREA": "0 0 2500 2500",
  "FP_CORE_UTIL": 50,
  "PL_TARGET_DENSITY_PCT": 50,
  
  "VERILOG_DEFINES": ["USE_POWER_PINS"],
  "VERILOG_FILES": "dir::src/*.v",
  
  "VDD_NETS": ["vccd1"],
  "GND_NETS": ["vssd1"],
  
 
  "SYNTH_STRATEGY": "DELAY 0",
  "SYNTH_SIZING": true,
  "SYNTH_MAX_FANOUT": 3,  
  "SYNTH_BUFFERING": true,
  "SYNTH_NO_FLAT": true,
  
 
  "PL_MACRO_HALO": "10 10",
  "PL_MACRO_CHANNEL": "20 20",
  

  "PL_RESIZER_DESIGN_OPTIMIZATIONS": true,
  "PL_RESIZER_TIMING_OPTIMIZATIONS": true,
  "PL_RESIZER_MAX_WIRE_LENGTH": 500,
  "PL_RESIZER_MAX_SLEW_MARGIN": 10,  
  "PL_RESIZER_MAX_CAP_MARGIN": 10,   
  "PL_RESIZER_HOLD_SLACK_MARGIN": 0.25,  
  "PL_RESIZER_SETUP_SLACK_MARGIN": 0.1,
  "PL_RESIZER_HOLD_MAX_BUFFER_PERCENT": 80,  
  "PL_RESIZER_SETUP_MAX_BUFFER_PERCENT": 70,
  "PL_RESIZER_BUFFER_INPUT_PORTS": true,  
  "PL_RESIZER_BUFFER_OUTPUT_PORTS": true,  
  "PL_RESIZER_REPAIR_HOLD": true,  
  
  
  "CTS_CLK_MAX_WIRE_LENGTH": 400,  
  "CTS_DISTANCE_BETWEEN_BUFFERS": 80,  
  "CTS_SINK_CLUSTERING_SIZE": 20,  
  "CTS_SINK_CLUSTERING_MAX_DIAMETER": 50,  
 
  "GLB_RESIZER_DESIGN_OPTIMIZATIONS": true,
  "GLB_RESIZER_TIMING_OPTIMIZATIONS": true,
  "GLB_RESIZER_MAX_WIRE_LENGTH": 500,
  "GLB_RESIZER_MAX_SLEW_MARGIN": 10,  
  "GLB_RESIZER_MAX_CAP_MARGIN": 10,  
  "GLB_RESIZER_HOLD_SLACK_MARGIN": 0.25,  
  "GLB_RESIZER_SETUP_SLACK_MARGIN": 0.1,
  "GLB_RESIZER_HOLD_MAX_BUFFER_PERCENT": 80,  
  "GLB_RESIZER_SETUP_MAX_BUFFER_PERCENT": 70,
  "GLB_RESIZER_REPAIR_HOLD": true,  
  
 
  "GRT_ALLOW_CONGESTION": false,
  "GRT_OVERFLOW_ITERS": 150,
  "GRT_ANTENNA_ITERS": 20,
  "DRT_OPT_ITERS": 64,
  
  "PL_ROUTABILITY_DRIVEN": true,
  "GRT_REPAIR_ANTENNAS": true,
  

  "STA_PRE_CTS": true,
  "STA_REPORT_POWER": true,
  
  "EXTRA_VERILOG_MODELS": [
    "dir::src/sky130_sram_1kbyte_1rw1r_8x1024_8.v",
    "dir::src/sky130_sram_1kbyte_1rw1r_32x256_8.v"
  ],
  
  "EXTRA_LEFS": [
    "/home/quocsi_1612/sky130_sram_macros/sky130_sram_1kbyte_1rw1r_8x1024_8/sky130_sram_1kbyte_1rw1r_8x1024_8.lef",
    "/home/quocsi_1612/sky130_sram_macros/sky130_sram_1kbyte_1rw1r_32x256_8/sky130_sram_1kbyte_1rw1r_32x256_8.lef"
  ],
  
  "EXTRA_GDS_FILES": [
    "/home/quocsi_1612/sky130_sram_macros/sky130_sram_1kbyte_1rw1r_8x1024_8/sky130_sram_1kbyte_1rw1r_8x1024_8.gds",
    "/home/quocsi_1612/sky130_sram_macros/sky130_sram_1kbyte_1rw1r_32x256_8/sky130_sram_1kbyte_1rw1r_32x256_8.gds"
  ],
  
  "EXTRA_LIBS": [
    "/home/quocsi_1612/sky130_sram_macros/sky130_sram_1kbyte_1rw1r_8x1024_8/sky130_sram_1kbyte_1rw1r_8x1024_8_TT_1p8V_25C.lib",
    "/home/quocsi_1612/sky130_sram_macros/sky130_sram_1kbyte_1rw1r_32x256_8/sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C.lib"
  ],
  
  "MACRO_PLACEMENT_CFG": "dir::macro_placement.cfg",
  
  "PDN_MACRO_CONNECTIONS": [
    "load_store_unit.dmem_i.u_dmem vccd1 vssd1 vccd1 vssd1",
    "instr_mem.u_imem vccd1 vssd1 vccd1 vssd1"
  ],
  
  "PDN_ENABLE_GLOBAL_CONNECTIONS": 1,
  "ERROR_ON_PDN_VIOLATIONS": false,
  
  "RUN_ANTENNA_REPAIR": true,
  "RUN_HEURISTIC_DIODE_INSERTION": true,
  "DIODE_ON_PORTS": "in",
  
  "RUN_LINTER": false,
  "RUN_LVS": false,
  "RUN_MAGIC_DRC": false,
  "QUIT_ON_MAGIC_DRC": false
}
