// Generated by CIRCT unknown git version
module axi_master_write_stub(	// file.cleaned.mlir:2:3
  input         M2S_AXI_AWREADY,	// file.cleaned.mlir:2:39
                M2S_AXI_WREADY,	// file.cleaned.mlir:2:65
                M2S_AXI_BVALID,	// file.cleaned.mlir:2:90
  input  [1:0]  M2S_AXI_BRESP,	// file.cleaned.mlir:2:115
  output        M2S_AXI_ACLK,	// file.cleaned.mlir:2:140
                M2S_AXI_AWVALID,	// file.cleaned.mlir:2:163
  output [31:0] M2S_AXI_AWADDR,	// file.cleaned.mlir:2:189
  output [1:0]  M2S_AXI_AWBURST,	// file.cleaned.mlir:2:215
  output [3:0]  M2S_AXI_AWLEN,	// file.cleaned.mlir:2:241
  output [1:0]  M2S_AXI_AWSIZE,	// file.cleaned.mlir:2:265
  output        M2S_AXI_WVALID,	// file.cleaned.mlir:2:290
                M2S_AXI_WLAST,	// file.cleaned.mlir:2:315
  output [63:0] M2S_AXI_WDATA,	// file.cleaned.mlir:2:339
  output [7:0]  M2S_AXI_WSTRB,	// file.cleaned.mlir:2:364
  output        M2S_AXI_BREADY	// file.cleaned.mlir:2:388
);

  assign M2S_AXI_ACLK = 1'h0;	// file.cleaned.mlir:7:14, :9:5
  assign M2S_AXI_AWVALID = 1'h0;	// file.cleaned.mlir:7:14, :9:5
  assign M2S_AXI_AWADDR = 32'h0;	// file.cleaned.mlir:8:15, :9:5
  assign M2S_AXI_AWBURST = 2'h0;	// file.cleaned.mlir:6:14, :9:5
  assign M2S_AXI_AWLEN = 4'h0;	// file.cleaned.mlir:5:14, :9:5
  assign M2S_AXI_AWSIZE = 2'h0;	// file.cleaned.mlir:6:14, :9:5
  assign M2S_AXI_WVALID = 1'h0;	// file.cleaned.mlir:7:14, :9:5
  assign M2S_AXI_WLAST = 1'h0;	// file.cleaned.mlir:7:14, :9:5
  assign M2S_AXI_WDATA = 64'h0;	// file.cleaned.mlir:4:15, :9:5
  assign M2S_AXI_WSTRB = 8'h0;	// file.cleaned.mlir:3:14, :9:5
  assign M2S_AXI_BREADY = 1'h0;	// file.cleaned.mlir:7:14, :9:5
endmodule

