$date
	Fri Oct 31 04:54:50 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_two_one $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ rst $end
$var parameter 3 % s0 $end
$var parameter 3 & s1 $end
$var parameter 3 ' s2 $end
$var parameter 3 ( s3 $end
$var parameter 3 ) s4 $end
$var parameter 3 * s5 $end
$var parameter 3 + s6 $end
$var parameter 3 , s7 $end
$var reg 3 - next_state [2:0] $end
$var reg 1 ! out $end
$var reg 3 . state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b111 ,
b110 +
b101 *
b100 )
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
b0 .
b0 -
1$
x#
0"
0!
$end
#5
0#
0$
1"
#10
0"
#15
b1 .
b11 -
1"
1#
#20
0"
#25
b10 .
b100 -
1"
0#
#30
0"
#35
b0 -
b100 .
1"
#40
0"
#45
b1 .
b11 -
1"
1#
#50
0"
#55
b10 .
b100 -
1"
0#
#60
0"
#65
b0 -
b100 .
1"
#70
0"
#75
b1 .
b11 -
1"
1#
#80
0"
#85
b10 .
b100 -
1"
0#
#90
0"
#95
1!
b101 .
b11 -
1"
1#
#100
0"
#105
b111 -
b11 .
1"
#110
0"
#115
b110 .
b100 -
1"
0#
#120
0"
#125
0!
b0 -
b100 .
1"
#130
0"
#135
b1 .
b11 -
1"
1#
#140
0"
#145
1!
b111 -
b11 .
1"
#150
0"
#155
b110 .
b100 -
1"
0#
#160
0"
#165
0!
b0 -
b100 .
1"
#170
0"
#175
b1 .
b11 -
1"
1#
#180
0"
#185
1!
b111 -
b11 .
1"
