<html><body><samp><pre>
<!@TC:1572357866>
#Build: Synplify Pro I-2014.03LC , Build 063R, May 27 2014
#install: C:\ispLEVER_Classic2_0\synpbase
#OS: Windows 7 6.2
#Hostname: COREI7-314

#Implementation: example_piano1

<a name=compilerReport1>$ Start of Compile</a>
#Tue Oct 29 15:04:26 2019

Synopsys VHDL Compiler, version comp201403rcp1, Build 060R, built May 27 2014
@N: : <!@TM:1572357866> | Running in 64-bit mode 
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\ispLEVER_Classic2_0\synpbase\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1572357866> | Setting time resolution to ns
@N: : <a href="C:\users\strak.desktop-d9mddlk\documents\isplever projects\example_piano1\pianino .vhd:7:7:7:14:@N::@XP_MSG">pianino .vhd(7)</a><!@TM:1572357866> | Top entity is set to pianino.

File Dependency file is up to date.  It will not be rewritten.

<font color=#A52A2A>@W:<a href="@W:CD266:@XP_HELP">CD266</a> : <a href="C:\users\strak.desktop-d9mddlk\documents\isplever projects\example_piano1\pianino .vhd:81:14:81:18:@W:CD266:@XP_MSG">pianino .vhd(81)</a><!@TM:1572357866> | out0 is not readable.  This may cause a simulation mismatch.</font>
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\users\strak.desktop-d9mddlk\documents\isplever projects\example_piano1\pianino .vhd:7:7:7:14:@N:CD630:@XP_MSG">pianino .vhd(7)</a><!@TM:1572357866> | Synthesizing work.pianino.simple 
Post processing for work.pianino.simple
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\users\strak.desktop-d9mddlk\documents\isplever projects\example_piano1\pianino .vhd:23:0:23:2:@W:CL113:@XP_MSG">pianino .vhd(23)</a><!@TM:1572357866> | Feedback mux created for signal odlicz[7:0].</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\users\strak.desktop-d9mddlk\documents\isplever projects\example_piano1\pianino .vhd:79:0:79:2:@W:CL179:@XP_MSG">pianino .vhd(79)</a><!@TM:1572357866> | Found combinational loop at out0[7]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\users\strak.desktop-d9mddlk\documents\isplever projects\example_piano1\pianino .vhd:79:0:79:2:@W:CL179:@XP_MSG">pianino .vhd(79)</a><!@TM:1572357866> | Found combinational loop at out0[6]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\users\strak.desktop-d9mddlk\documents\isplever projects\example_piano1\pianino .vhd:79:0:79:2:@W:CL179:@XP_MSG">pianino .vhd(79)</a><!@TM:1572357866> | Found combinational loop at out0[5]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\users\strak.desktop-d9mddlk\documents\isplever projects\example_piano1\pianino .vhd:79:0:79:2:@W:CL179:@XP_MSG">pianino .vhd(79)</a><!@TM:1572357866> | Found combinational loop at out0[4]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\users\strak.desktop-d9mddlk\documents\isplever projects\example_piano1\pianino .vhd:79:0:79:2:@W:CL179:@XP_MSG">pianino .vhd(79)</a><!@TM:1572357866> | Found combinational loop at out0[3]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\users\strak.desktop-d9mddlk\documents\isplever projects\example_piano1\pianino .vhd:79:0:79:2:@W:CL179:@XP_MSG">pianino .vhd(79)</a><!@TM:1572357866> | Found combinational loop at out0[2]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\users\strak.desktop-d9mddlk\documents\isplever projects\example_piano1\pianino .vhd:79:0:79:2:@W:CL179:@XP_MSG">pianino .vhd(79)</a><!@TM:1572357866> | Found combinational loop at out0[1]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\users\strak.desktop-d9mddlk\documents\isplever projects\example_piano1\pianino .vhd:79:0:79:2:@W:CL179:@XP_MSG">pianino .vhd(79)</a><!@TM:1572357866> | Found combinational loop at out0[0]</font>
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 29 15:04:26 2019

###########################################################]
Synopsys Netlist Linker, version comp201403rcp1, Build 060R, built May 27 2014
@N: : <!@TM:1572357867> | Running in 64-bit mode 

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 29 15:04:27 2019

###########################################################]
Map & Optimize Report

<a name=mapperReport2>Synopsys CPLD Technology Mapper, Version maplat, Build 923R, Built May  6 2014</a>
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03LC 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1572357867> | Running in 64-bit mode. 
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\users\strak.desktop-d9mddlk\documents\isplever projects\example_piano1\pianino .vhd:23:0:23:2:@N:MO106:@XP_MSG">pianino .vhd(23)</a><!@TM:1572357867> | Found ROM, 'max_1[3:0]', 16 words by 4 bits 
---------------------------------------
<a name=resourceUsage3>Resource Usage Report</a>

Simple gate primitives:
DFFRH           8 uses
IBUF            6 uses
OBUF            8 uses
loopbuf         8 uses
AND2            74 uses
INV             48 uses
OR2             7 uses
XOR2            11 uses


@N:<a href="@N:FC100:@XP_HELP">FC100</a> : <!@TM:1572357867> | Timing Report not generated for this device, please use place and route tools for timing analysis. 
I-2014.03LC 
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 38MB peak: 103MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 29 15:04:27 2019

###########################################################]

</pre></samp></body></html>
