Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Mar 12 16:09:07 2019
| Host         : HPLP-SM7ED running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ZAES_wrapper_timing_summary_routed.rpt -pb ZAES_wrapper_timing_summary_routed.pb -rpx ZAES_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ZAES_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.376        0.000                      0                14535        0.020        0.000                      0                14535        4.020        0.000                       0                  6831  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.376        0.000                      0                14535        0.020        0.000                      0                14535        4.020        0.000                       0                  6831  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.376ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_0/inst/cipher_or_i_cipher_r_reg_5480_pp0_iter5_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 1.616ns (18.335%)  route 7.198ns (81.665%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6831, routed)        1.736     3.030    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X30Y31         FDRE                                         r  ZAES_i/AES_Full_0/inst/cipher_or_i_cipher_r_reg_5480_pp0_iter5_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDRE (Prop_fdre_C_Q)         0.518     3.548 f  ZAES_i/AES_Full_0/inst/cipher_or_i_cipher_r_reg_5480_pp0_iter5_reg_reg[0]/Q
                         net (fo=24, routed)          1.017     4.565    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/reg_4995_reg[0]_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.689 f  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/tmp_151_11_reg_5918[5]_i_5/O
                         net (fo=5, routed)           0.777     5.466    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/cipher_or_i_cipher_r_reg_5480_pp0_iter5_reg_reg[0]
    SLICE_X32Y33         LUT6 (Prop_lut6_I1_O)        0.124     5.590 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_99/O
                         net (fo=7, routed)           1.076     6.666    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/tmp_153_3_reg_5754_pp0_iter5_reg_reg[0]
    SLICE_X31Y34         LUT6 (Prop_lut6_I1_O)        0.124     6.790 f  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/sel_tmp_reg_1889[0]_i_22/O
                         net (fo=9, routed)           0.493     7.283    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/sel_tmp_reg_1889[0]_i_22_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I4_O)        0.124     7.407 f  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/sel_tmp_reg_1889[0]_i_10/O
                         net (fo=8, routed)           0.993     8.400    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_CS_fsm_reg[13]
    SLICE_X30Y34         LUT3 (Prop_lut3_I2_O)        0.150     8.550 f  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/sel_tmp_reg_1889[0]_i_4/O
                         net (fo=3, routed)           0.807     9.357    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/Nr_read_reg_5459_pp0_iter5_reg_reg[1]
    SLICE_X29Y34         LUT6 (Prop_lut6_I1_O)        0.328     9.685 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_33/O
                         net (fo=6, routed)           0.696    10.381    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_33_n_0
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.124    10.505 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_12__0/O
                         net (fo=16, routed)          1.338    11.844    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_12__0_n_0
    RAMB18_X2Y6          RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6831, routed)        1.531    12.710    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_clk
    RAMB18_X2Y6          RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg/CLKBWRCLK
                         clock pessimism              0.230    12.939    
                         clock uncertainty           -0.154    12.785    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    12.219    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg
  -------------------------------------------------------------------
                         required time                         12.219    
                         arrival time                         -11.844    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_0/inst/cipher_or_i_cipher_r_reg_5480_pp0_iter5_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q20_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.758ns  (logic 1.616ns (18.452%)  route 7.142ns (81.548%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6831, routed)        1.736     3.030    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X30Y31         FDRE                                         r  ZAES_i/AES_Full_0/inst/cipher_or_i_cipher_r_reg_5480_pp0_iter5_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDRE (Prop_fdre_C_Q)         0.518     3.548 f  ZAES_i/AES_Full_0/inst/cipher_or_i_cipher_r_reg_5480_pp0_iter5_reg_reg[0]/Q
                         net (fo=24, routed)          1.017     4.565    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/reg_4995_reg[0]_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.689 f  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/tmp_151_11_reg_5918[5]_i_5/O
                         net (fo=5, routed)           0.777     5.466    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/cipher_or_i_cipher_r_reg_5480_pp0_iter5_reg_reg[0]
    SLICE_X32Y33         LUT6 (Prop_lut6_I1_O)        0.124     5.590 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_99/O
                         net (fo=7, routed)           1.076     6.666    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/tmp_153_3_reg_5754_pp0_iter5_reg_reg[0]
    SLICE_X31Y34         LUT6 (Prop_lut6_I1_O)        0.124     6.790 f  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/sel_tmp_reg_1889[0]_i_22/O
                         net (fo=9, routed)           0.493     7.283    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/sel_tmp_reg_1889[0]_i_22_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I4_O)        0.124     7.407 f  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/sel_tmp_reg_1889[0]_i_10/O
                         net (fo=8, routed)           0.993     8.400    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_CS_fsm_reg[13]
    SLICE_X30Y34         LUT3 (Prop_lut3_I2_O)        0.150     8.550 f  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/sel_tmp_reg_1889[0]_i_4/O
                         net (fo=3, routed)           0.807     9.357    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/Nr_read_reg_5459_pp0_iter5_reg_reg[1]
    SLICE_X29Y34         LUT6 (Prop_lut6_I1_O)        0.328     9.685 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_33/O
                         net (fo=6, routed)           0.696    10.381    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_33_n_0
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.124    10.505 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_12__0/O
                         net (fo=16, routed)          1.282    11.788    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_12__0_n_0
    RAMB18_X2Y9          RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q20_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6831, routed)        1.526    12.705    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_clk
    RAMB18_X2Y9          RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q20_reg/CLKBWRCLK
                         clock pessimism              0.230    12.934    
                         clock uncertainty           -0.154    12.780    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    12.214    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q20_reg
  -------------------------------------------------------------------
                         required time                         12.214    
                         arrival time                         -11.788    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_0/inst/cipher_or_i_cipher_r_reg_5480_pp0_iter5_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q2_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.758ns  (logic 1.616ns (18.452%)  route 7.142ns (81.548%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6831, routed)        1.736     3.030    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X30Y31         FDRE                                         r  ZAES_i/AES_Full_0/inst/cipher_or_i_cipher_r_reg_5480_pp0_iter5_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDRE (Prop_fdre_C_Q)         0.518     3.548 f  ZAES_i/AES_Full_0/inst/cipher_or_i_cipher_r_reg_5480_pp0_iter5_reg_reg[0]/Q
                         net (fo=24, routed)          1.017     4.565    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/reg_4995_reg[0]_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.689 f  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/tmp_151_11_reg_5918[5]_i_5/O
                         net (fo=5, routed)           0.777     5.466    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/cipher_or_i_cipher_r_reg_5480_pp0_iter5_reg_reg[0]
    SLICE_X32Y33         LUT6 (Prop_lut6_I1_O)        0.124     5.590 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_99/O
                         net (fo=7, routed)           1.076     6.666    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/tmp_153_3_reg_5754_pp0_iter5_reg_reg[0]
    SLICE_X31Y34         LUT6 (Prop_lut6_I1_O)        0.124     6.790 f  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/sel_tmp_reg_1889[0]_i_22/O
                         net (fo=9, routed)           0.493     7.283    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/sel_tmp_reg_1889[0]_i_22_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I4_O)        0.124     7.407 f  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/sel_tmp_reg_1889[0]_i_10/O
                         net (fo=8, routed)           0.993     8.400    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_CS_fsm_reg[13]
    SLICE_X30Y34         LUT3 (Prop_lut3_I2_O)        0.150     8.550 f  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/sel_tmp_reg_1889[0]_i_4/O
                         net (fo=3, routed)           0.807     9.357    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/Nr_read_reg_5459_pp0_iter5_reg_reg[1]
    SLICE_X29Y34         LUT6 (Prop_lut6_I1_O)        0.328     9.685 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_33/O
                         net (fo=6, routed)           0.696    10.381    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_33_n_0
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.124    10.505 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_12__0/O
                         net (fo=16, routed)          1.282    11.788    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_12__0_n_0
    RAMB18_X2Y8          RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q2_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6831, routed)        1.526    12.705    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_clk
    RAMB18_X2Y8          RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q2_reg/CLKBWRCLK
                         clock pessimism              0.230    12.934    
                         clock uncertainty           -0.154    12.780    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    12.214    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q2_reg
  -------------------------------------------------------------------
                         required time                         12.214    
                         arrival time                         -11.788    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_0/inst/tmp_1_reg_5649_pp0_iter4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.734ns  (logic 1.696ns (19.418%)  route 7.038ns (80.582%))
  Logic Levels:           7  (LUT3=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6831, routed)        1.739     3.033    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X29Y33         FDRE                                         r  ZAES_i/AES_Full_0/inst/tmp_1_reg_5649_pp0_iter4_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.419     3.452 f  ZAES_i/AES_Full_0/inst/tmp_1_reg_5649_pp0_iter4_reg_reg[0]/Q
                         net (fo=2, routed)           0.782     4.234    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/grp_AddRoundKey_fu_1976_ap_start_reg_i_6_0
    SLICE_X29Y33         LUT4 (Prop_lut4_I1_O)        0.297     4.531 f  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/reg_4666[7]_i_4/O
                         net (fo=12, routed)          0.952     5.483    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/tmp_148_2_reg_5657_pp0_iter4_reg_reg[0]
    SLICE_X28Y33         LUT4 (Prop_lut4_I3_O)        0.152     5.635 f  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/reg_4554[7]_i_2/O
                         net (fo=10, routed)          0.872     6.507    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/tmp_148_3_reg_5661_pp0_iter4_reg_reg[0]
    SLICE_X30Y30         LUT6 (Prop_lut6_I4_O)        0.332     6.839 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_77__0/O
                         net (fo=2, routed)           0.944     7.783    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_77__0_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.907 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_25/O
                         net (fo=1, routed)           0.951     8.858    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_25_n_0
    SLICE_X28Y31         LUT6 (Prop_lut6_I3_O)        0.124     8.982 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_5/O
                         net (fo=19, routed)          0.717     9.700    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_5_n_0
    SLICE_X29Y31         LUT3 (Prop_lut3_I2_O)        0.124     9.824 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_34/O
                         net (fo=3, routed)           0.525    10.348    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_34_n_0
    SLICE_X28Y31         LUT4 (Prop_lut4_I2_O)        0.124    10.472 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_8/O
                         net (fo=16, routed)          1.295    11.767    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/newSel3_fu_1194_p3[8]
    RAMB18_X2Y6          RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6831, routed)        1.531    12.710    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_clk
    RAMB18_X2Y6          RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg/CLKBWRCLK
                         clock pessimism              0.230    12.939    
                         clock uncertainty           -0.154    12.785    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    12.219    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg
  -------------------------------------------------------------------
                         required time                         12.219    
                         arrival time                         -11.767    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_0/inst/tmp_1_reg_5649_pp0_iter4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q18_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.594ns  (logic 1.689ns (19.654%)  route 6.905ns (80.346%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 12.785 - 10.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6831, routed)        1.739     3.033    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X29Y33         FDRE                                         r  ZAES_i/AES_Full_0/inst/tmp_1_reg_5649_pp0_iter4_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.419     3.452 r  ZAES_i/AES_Full_0/inst/tmp_1_reg_5649_pp0_iter4_reg_reg[0]/Q
                         net (fo=2, routed)           0.782     4.234    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/grp_AddRoundKey_fu_1976_ap_start_reg_i_6_0
    SLICE_X29Y33         LUT4 (Prop_lut4_I1_O)        0.297     4.531 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/reg_4666[7]_i_4/O
                         net (fo=12, routed)          0.952     5.483    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/tmp_148_2_reg_5657_pp0_iter4_reg_reg[0]
    SLICE_X28Y33         LUT4 (Prop_lut4_I3_O)        0.152     5.635 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/reg_4554[7]_i_2/O
                         net (fo=10, routed)          0.564     6.199    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/tmp_148_3_reg_5661_pp0_iter4_reg_reg[0]
    SLICE_X31Y32         LUT6 (Prop_lut6_I1_O)        0.332     6.531 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_53__0/O
                         net (fo=5, routed)           0.583     7.114    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_53__0_n_0
    SLICE_X34Y33         LUT5 (Prop_lut5_I4_O)        0.124     7.238 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_101/O
                         net (fo=1, routed)           0.616     7.854    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_101_n_0
    SLICE_X32Y33         LUT5 (Prop_lut5_I1_O)        0.124     7.978 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_39/O
                         net (fo=1, routed)           1.029     9.007    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_39_n_0
    SLICE_X31Y33         LUT6 (Prop_lut6_I1_O)        0.124     9.131 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_14/O
                         net (fo=21, routed)          0.898    10.028    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/expandedKey_address2[7]
    SLICE_X35Y33         LUT2 (Prop_lut2_I1_O)        0.117    10.145 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_2__0/O
                         net (fo=16, routed)          1.482    11.627    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_2__0_n_0
    RAMB18_X1Y8          RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q18_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6831, routed)        1.606    12.785    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_clk
    RAMB18_X1Y8          RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q18_reg/CLKARDCLK
                         clock pessimism              0.230    13.014    
                         clock uncertainty           -0.154    12.860    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.774    12.086    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q18_reg
  -------------------------------------------------------------------
                         required time                         12.086    
                         arrival time                         -11.627    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_0/inst/tmp_1_reg_5649_pp0_iter4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.723ns  (logic 1.696ns (19.442%)  route 7.027ns (80.558%))
  Logic Levels:           7  (LUT4=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6831, routed)        1.739     3.033    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X29Y33         FDRE                                         r  ZAES_i/AES_Full_0/inst/tmp_1_reg_5649_pp0_iter4_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.419     3.452 r  ZAES_i/AES_Full_0/inst/tmp_1_reg_5649_pp0_iter4_reg_reg[0]/Q
                         net (fo=2, routed)           0.782     4.234    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/grp_AddRoundKey_fu_1976_ap_start_reg_i_6_0
    SLICE_X29Y33         LUT4 (Prop_lut4_I1_O)        0.297     4.531 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/reg_4666[7]_i_4/O
                         net (fo=12, routed)          0.952     5.483    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/tmp_148_2_reg_5657_pp0_iter4_reg_reg[0]
    SLICE_X28Y33         LUT4 (Prop_lut4_I3_O)        0.152     5.635 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/reg_4554[7]_i_2/O
                         net (fo=10, routed)          0.916     6.551    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/tmp_148_3_reg_5661_pp0_iter4_reg_reg[0]
    SLICE_X33Y37         LUT5 (Prop_lut5_I2_O)        0.332     6.883 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_152/O
                         net (fo=2, routed)           0.817     7.700    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_152_n_0
    SLICE_X33Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.824 f  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_93/O
                         net (fo=1, routed)           0.480     8.304    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_93_n_0
    SLICE_X33Y35         LUT5 (Prop_lut5_I0_O)        0.124     8.428 f  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_36/O
                         net (fo=1, routed)           0.799     9.227    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_36_n_0
    SLICE_X31Y34         LUT5 (Prop_lut5_I2_O)        0.124     9.351 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_13/O
                         net (fo=2, routed)           1.106    10.457    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_13_n_0
    SLICE_X28Y31         LUT5 (Prop_lut5_I0_O)        0.124    10.581 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_7/O
                         net (fo=16, routed)          1.176    11.756    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/newSel3_fu_1194_p3[9]
    RAMB18_X2Y6          RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6831, routed)        1.531    12.710    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_clk
    RAMB18_X2Y6          RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg/CLKBWRCLK
                         clock pessimism              0.230    12.939    
                         clock uncertainty           -0.154    12.785    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    12.219    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg
  -------------------------------------------------------------------
                         required time                         12.219    
                         arrival time                         -11.756    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_0/inst/tmp_1_reg_5649_pp0_iter4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.493ns  (logic 1.689ns (19.887%)  route 6.804ns (80.113%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 12.707 - 10.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6831, routed)        1.739     3.033    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X29Y33         FDRE                                         r  ZAES_i/AES_Full_0/inst/tmp_1_reg_5649_pp0_iter4_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.419     3.452 r  ZAES_i/AES_Full_0/inst/tmp_1_reg_5649_pp0_iter4_reg_reg[0]/Q
                         net (fo=2, routed)           0.782     4.234    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/grp_AddRoundKey_fu_1976_ap_start_reg_i_6_0
    SLICE_X29Y33         LUT4 (Prop_lut4_I1_O)        0.297     4.531 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/reg_4666[7]_i_4/O
                         net (fo=12, routed)          0.952     5.483    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/tmp_148_2_reg_5657_pp0_iter4_reg_reg[0]
    SLICE_X28Y33         LUT4 (Prop_lut4_I3_O)        0.152     5.635 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/reg_4554[7]_i_2/O
                         net (fo=10, routed)          0.564     6.199    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/tmp_148_3_reg_5661_pp0_iter4_reg_reg[0]
    SLICE_X31Y32         LUT6 (Prop_lut6_I1_O)        0.332     6.531 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_53__0/O
                         net (fo=5, routed)           0.583     7.114    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_53__0_n_0
    SLICE_X34Y33         LUT5 (Prop_lut5_I4_O)        0.124     7.238 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_101/O
                         net (fo=1, routed)           0.616     7.854    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_101_n_0
    SLICE_X32Y33         LUT5 (Prop_lut5_I1_O)        0.124     7.978 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_39/O
                         net (fo=1, routed)           1.029     9.007    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_39_n_0
    SLICE_X31Y33         LUT6 (Prop_lut6_I1_O)        0.124     9.131 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_14/O
                         net (fo=21, routed)          0.898    10.028    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/expandedKey_address2[7]
    SLICE_X35Y33         LUT2 (Prop_lut2_I1_O)        0.117    10.145 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_2__0/O
                         net (fo=16, routed)          1.381    11.526    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_2__0_n_0
    RAMB18_X2Y6          RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6831, routed)        1.528    12.707    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_clk
    RAMB18_X2Y6          RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg/CLKARDCLK
                         clock pessimism              0.230    12.936    
                         clock uncertainty           -0.154    12.782    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.774    12.008    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg
  -------------------------------------------------------------------
                         required time                         12.008    
                         arrival time                         -11.526    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_0/inst/tmp_1_reg_5649_pp0_iter4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q20_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.657ns  (logic 1.696ns (19.590%)  route 6.961ns (80.410%))
  Logic Levels:           7  (LUT3=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6831, routed)        1.739     3.033    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X29Y33         FDRE                                         r  ZAES_i/AES_Full_0/inst/tmp_1_reg_5649_pp0_iter4_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.419     3.452 f  ZAES_i/AES_Full_0/inst/tmp_1_reg_5649_pp0_iter4_reg_reg[0]/Q
                         net (fo=2, routed)           0.782     4.234    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/grp_AddRoundKey_fu_1976_ap_start_reg_i_6_0
    SLICE_X29Y33         LUT4 (Prop_lut4_I1_O)        0.297     4.531 f  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/reg_4666[7]_i_4/O
                         net (fo=12, routed)          0.952     5.483    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/tmp_148_2_reg_5657_pp0_iter4_reg_reg[0]
    SLICE_X28Y33         LUT4 (Prop_lut4_I3_O)        0.152     5.635 f  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/reg_4554[7]_i_2/O
                         net (fo=10, routed)          0.872     6.507    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/tmp_148_3_reg_5661_pp0_iter4_reg_reg[0]
    SLICE_X30Y30         LUT6 (Prop_lut6_I4_O)        0.332     6.839 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_77__0/O
                         net (fo=2, routed)           0.944     7.783    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_77__0_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.907 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_25/O
                         net (fo=1, routed)           0.951     8.858    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_25_n_0
    SLICE_X28Y31         LUT6 (Prop_lut6_I3_O)        0.124     8.982 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_5/O
                         net (fo=19, routed)          0.717     9.700    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_5_n_0
    SLICE_X29Y31         LUT3 (Prop_lut3_I2_O)        0.124     9.824 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_34/O
                         net (fo=3, routed)           0.525    10.348    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_34_n_0
    SLICE_X28Y31         LUT4 (Prop_lut4_I2_O)        0.124    10.472 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_8/O
                         net (fo=16, routed)          1.218    11.690    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/newSel3_fu_1194_p3[8]
    RAMB18_X2Y9          RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q20_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6831, routed)        1.526    12.705    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_clk
    RAMB18_X2Y9          RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q20_reg/CLKBWRCLK
                         clock pessimism              0.230    12.934    
                         clock uncertainty           -0.154    12.780    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    12.214    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q20_reg
  -------------------------------------------------------------------
                         required time                         12.214    
                         arrival time                         -11.690    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_0/inst/tmp_1_reg_5649_pp0_iter4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q2_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.657ns  (logic 1.696ns (19.590%)  route 6.961ns (80.410%))
  Logic Levels:           7  (LUT3=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6831, routed)        1.739     3.033    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X29Y33         FDRE                                         r  ZAES_i/AES_Full_0/inst/tmp_1_reg_5649_pp0_iter4_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.419     3.452 f  ZAES_i/AES_Full_0/inst/tmp_1_reg_5649_pp0_iter4_reg_reg[0]/Q
                         net (fo=2, routed)           0.782     4.234    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/grp_AddRoundKey_fu_1976_ap_start_reg_i_6_0
    SLICE_X29Y33         LUT4 (Prop_lut4_I1_O)        0.297     4.531 f  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/reg_4666[7]_i_4/O
                         net (fo=12, routed)          0.952     5.483    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/tmp_148_2_reg_5657_pp0_iter4_reg_reg[0]
    SLICE_X28Y33         LUT4 (Prop_lut4_I3_O)        0.152     5.635 f  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/reg_4554[7]_i_2/O
                         net (fo=10, routed)          0.872     6.507    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/tmp_148_3_reg_5661_pp0_iter4_reg_reg[0]
    SLICE_X30Y30         LUT6 (Prop_lut6_I4_O)        0.332     6.839 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_77__0/O
                         net (fo=2, routed)           0.944     7.783    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_77__0_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.907 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_25/O
                         net (fo=1, routed)           0.951     8.858    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_25_n_0
    SLICE_X28Y31         LUT6 (Prop_lut6_I3_O)        0.124     8.982 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_5/O
                         net (fo=19, routed)          0.717     9.700    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_5_n_0
    SLICE_X29Y31         LUT3 (Prop_lut3_I2_O)        0.124     9.824 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_34/O
                         net (fo=3, routed)           0.525    10.348    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_34_n_0
    SLICE_X28Y31         LUT4 (Prop_lut4_I2_O)        0.124    10.472 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_8/O
                         net (fo=16, routed)          1.218    11.690    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/newSel3_fu_1194_p3[8]
    RAMB18_X2Y8          RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q2_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6831, routed)        1.526    12.705    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_clk
    RAMB18_X2Y8          RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q2_reg/CLKBWRCLK
                         clock pessimism              0.230    12.934    
                         clock uncertainty           -0.154    12.780    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    12.214    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q2_reg
  -------------------------------------------------------------------
                         required time                         12.214    
                         arrival time                         -11.690    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_0/inst/cipher_or_i_cipher_r_reg_5480_pp0_iter5_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q18_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.741ns  (logic 1.616ns (18.487%)  route 7.125ns (81.513%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 12.788 - 10.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6831, routed)        1.736     3.030    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X30Y31         FDRE                                         r  ZAES_i/AES_Full_0/inst/cipher_or_i_cipher_r_reg_5480_pp0_iter5_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDRE (Prop_fdre_C_Q)         0.518     3.548 f  ZAES_i/AES_Full_0/inst/cipher_or_i_cipher_r_reg_5480_pp0_iter5_reg_reg[0]/Q
                         net (fo=24, routed)          1.017     4.565    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/reg_4995_reg[0]_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.689 f  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/tmp_151_11_reg_5918[5]_i_5/O
                         net (fo=5, routed)           0.777     5.466    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/cipher_or_i_cipher_r_reg_5480_pp0_iter5_reg_reg[0]
    SLICE_X32Y33         LUT6 (Prop_lut6_I1_O)        0.124     5.590 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_99/O
                         net (fo=7, routed)           1.076     6.666    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/tmp_153_3_reg_5754_pp0_iter5_reg_reg[0]
    SLICE_X31Y34         LUT6 (Prop_lut6_I1_O)        0.124     6.790 f  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/sel_tmp_reg_1889[0]_i_22/O
                         net (fo=9, routed)           0.493     7.283    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/sel_tmp_reg_1889[0]_i_22_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I4_O)        0.124     7.407 f  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/sel_tmp_reg_1889[0]_i_10/O
                         net (fo=8, routed)           0.993     8.400    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_CS_fsm_reg[13]
    SLICE_X30Y34         LUT3 (Prop_lut3_I2_O)        0.150     8.550 f  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/sel_tmp_reg_1889[0]_i_4/O
                         net (fo=3, routed)           0.807     9.357    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/Nr_read_reg_5459_pp0_iter5_reg_reg[1]
    SLICE_X29Y34         LUT6 (Prop_lut6_I1_O)        0.328     9.685 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_33/O
                         net (fo=6, routed)           0.696    10.381    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_33_n_0
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.124    10.505 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_12__0/O
                         net (fo=16, routed)          1.266    11.771    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_12__0_n_0
    RAMB18_X1Y8          RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q18_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6831, routed)        1.609    12.788    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_clk
    RAMB18_X1Y8          RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q18_reg/CLKBWRCLK
                         clock pessimism              0.230    13.017    
                         clock uncertainty           -0.154    12.863    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    12.297    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q18_reg
  -------------------------------------------------------------------
                         required time                         12.297    
                         arrival time                         -11.771    
  -------------------------------------------------------------------
                         slack                                  0.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter4_state_1_s_reg_1312_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter5_state_1_s_reg_1312_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.301%)  route 0.184ns (49.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6831, routed)        0.556     0.891    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X48Y33         FDRE                                         r  ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter4_state_1_s_reg_1312_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter4_state_1_s_reg_1312_reg[7]/Q
                         net (fo=1, routed)           0.184     1.216    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_phi_reg_pp0_iter5_state_1_s_reg_1312_reg[7]_0[7]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.045     1.261 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_phi_reg_pp0_iter5_state_1_s_reg_1312[7]_i_1/O
                         net (fo=1, routed)           0.000     1.261    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976_n_112
    SLICE_X51Y33         FDRE                                         r  ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter5_state_1_s_reg_1312_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6831, routed)        0.818     1.184    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X51Y33         FDRE                                         r  ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter5_state_1_s_reg_1312_reg[7]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X51Y33         FDRE (Hold_fdre_C_D)         0.092     1.241    ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter5_state_1_s_reg_1312_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter3_state_1_1_48_reg_1940_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter4_state_1_1_48_reg_1940_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.629%)  route 0.196ns (51.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6831, routed)        0.548     0.884    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X51Y28         FDRE                                         r  ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter3_state_1_1_48_reg_1940_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter3_state_1_1_48_reg_1940_reg[2]/Q
                         net (fo=1, routed)           0.196     1.221    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_phi_reg_pp0_iter4_state_1_1_48_reg_1940_reg[7][2]
    SLICE_X48Y28         LUT3 (Prop_lut3_I2_O)        0.045     1.266 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_phi_reg_pp0_iter4_state_1_1_48_reg_1940[2]_i_1/O
                         net (fo=1, routed)           0.000     1.266    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976_n_149
    SLICE_X48Y28         FDRE                                         r  ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter4_state_1_1_48_reg_1940_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6831, routed)        0.817     1.183    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X48Y28         FDRE                                         r  ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter4_state_1_1_48_reg_1940_reg[2]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X48Y28         FDRE (Hold_fdre_C_D)         0.092     1.240    ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter4_state_1_1_48_reg_1940_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter3_state_1_2_reg_1903_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter4_state_1_2_reg_1903_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.209ns (53.596%)  route 0.181ns (46.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6831, routed)        0.549     0.885    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X50Y29         FDRE                                         r  ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter3_state_1_2_reg_1903_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDRE (Prop_fdre_C_Q)         0.164     1.049 r  ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter3_state_1_2_reg_1903_reg[5]/Q
                         net (fo=1, routed)           0.181     1.229    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_phi_reg_pp0_iter4_state_1_2_reg_1903_reg[7][5]
    SLICE_X49Y28         LUT3 (Prop_lut3_I2_O)        0.045     1.274 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_phi_reg_pp0_iter4_state_1_2_reg_1903[5]_i_1/O
                         net (fo=1, routed)           0.000     1.274    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976_n_218
    SLICE_X49Y28         FDRE                                         r  ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter4_state_1_2_reg_1903_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6831, routed)        0.817     1.183    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X49Y28         FDRE                                         r  ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter4_state_1_2_reg_1903_reg[5]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X49Y28         FDRE (Hold_fdre_C_D)         0.092     1.240    ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter4_state_1_2_reg_1903_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter6_state_1_s_reg_1312_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/state_1_s_reg_1312_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.509%)  route 0.213ns (56.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6831, routed)        0.548     0.884    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X50Y28         FDRE                                         r  ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter6_state_1_s_reg_1312_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter6_state_1_s_reg_1312_reg[1]/Q
                         net (fo=1, routed)           0.213     1.260    ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter6_state_1_s_reg_1312[1]
    SLICE_X48Y31         FDRE                                         r  ZAES_i/AES_Full_0/inst/state_1_s_reg_1312_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6831, routed)        0.820     1.186    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X48Y31         FDRE                                         r  ZAES_i/AES_Full_0/inst/state_1_s_reg_1312_reg[1]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X48Y31         FDRE (Hold_fdre_C_D)         0.066     1.217    ZAES_i/AES_Full_0/inst/state_1_s_reg_1312_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter6_state_1_s_reg_1312_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/state_1_s_reg_1312_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.882%)  route 0.218ns (57.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6831, routed)        0.548     0.884    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X50Y28         FDRE                                         r  ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter6_state_1_s_reg_1312_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter6_state_1_s_reg_1312_reg[2]/Q
                         net (fo=1, routed)           0.218     1.266    ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter6_state_1_s_reg_1312[2]
    SLICE_X47Y30         FDRE                                         r  ZAES_i/AES_Full_0/inst/state_1_s_reg_1312_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6831, routed)        0.819     1.185    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X47Y30         FDRE                                         r  ZAES_i/AES_Full_0/inst/state_1_s_reg_1312_reg[2]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X47Y30         FDRE (Hold_fdre_C_D)         0.070     1.220    ZAES_i/AES_Full_0/inst/state_1_s_reg_1312_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/rdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6831, routed)        0.566     0.902    ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/ap_clk
    SLICE_X28Y72         FDRE                                         r  ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/rdata_reg[4]/Q
                         net (fo=1, routed)           0.119     1.161    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X26Y72         SRLC32E                                      r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6831, routed)        0.830     1.196    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y72         SRLC32E                                      r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.264     0.932    
    SLICE_X26Y72         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.115    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ZAES_i/AES_Full_0/inst/Nr_read_reg_5459_pp0_iter1_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/tmp_cast_reg_5644_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.316%)  route 0.270ns (65.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6831, routed)        0.574     0.910    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X27Y51         FDRE                                         r  ZAES_i/AES_Full_0/inst/Nr_read_reg_5459_pp0_iter1_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y51         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  ZAES_i/AES_Full_0/inst/Nr_read_reg_5459_pp0_iter1_reg_reg[7]/Q
                         net (fo=4, routed)           0.270     1.320    ZAES_i/AES_Full_0/inst/Nr_read_reg_5459_pp0_iter1_reg[7]
    SLICE_X25Y44         FDRE                                         r  ZAES_i/AES_Full_0/inst/tmp_cast_reg_5644_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6831, routed)        0.859     1.225    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X25Y44         FDRE                                         r  ZAES_i/AES_Full_0/inst/tmp_cast_reg_5644_reg[7]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X25Y44         FDRE (Hold_fdre_C_D)         0.066     1.261    ZAES_i/AES_Full_0/inst/tmp_cast_reg_5644_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter1_state_1_1_48_reg_1940_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter2_state_1_1_48_reg_1940_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.209ns (50.175%)  route 0.208ns (49.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6831, routed)        0.554     0.890    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X50Y34         FDRE                                         r  ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter1_state_1_1_48_reg_1940_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter1_state_1_1_48_reg_1940_reg[6]/Q
                         net (fo=1, routed)           0.208     1.261    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_phi_reg_pp0_iter2_state_1_1_48_reg_1940_reg[7]_0[6]
    SLICE_X47Y33         LUT3 (Prop_lut3_I2_O)        0.045     1.306 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_phi_reg_pp0_iter2_state_1_1_48_reg_1940[6]_i_1/O
                         net (fo=1, routed)           0.000     1.306    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976_n_129
    SLICE_X47Y33         FDRE                                         r  ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter2_state_1_1_48_reg_1940_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6831, routed)        0.822     1.188    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X47Y33         FDRE                                         r  ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter2_state_1_1_48_reg_1940_reg[6]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X47Y33         FDRE (Hold_fdre_C_D)         0.091     1.244    ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter2_state_1_1_48_reg_1940_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter6_state_1_s_reg_1312_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/state_1_s_reg_1312_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.520%)  route 0.231ns (58.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6831, routed)        0.553     0.889    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X50Y33         FDRE                                         r  ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter6_state_1_s_reg_1312_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter6_state_1_s_reg_1312_reg[7]/Q
                         net (fo=1, routed)           0.231     1.283    ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter6_state_1_s_reg_1312[7]
    SLICE_X48Y31         FDRE                                         r  ZAES_i/AES_Full_0/inst/state_1_s_reg_1312_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6831, routed)        0.820     1.186    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X48Y31         FDRE                                         r  ZAES_i/AES_Full_0/inst/state_1_s_reg_1312_reg[7]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X48Y31         FDRE (Hold_fdre_C_D)         0.070     1.221    ZAES_i/AES_Full_0/inst/state_1_s_reg_1312_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter3_state_1_1_48_reg_1940_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter4_state_1_1_48_reg_1940_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.355%)  route 0.233ns (55.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6831, routed)        0.548     0.884    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X51Y28         FDRE                                         r  ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter3_state_1_1_48_reg_1940_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter3_state_1_1_48_reg_1940_reg[1]/Q
                         net (fo=1, routed)           0.233     1.258    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_phi_reg_pp0_iter4_state_1_1_48_reg_1940_reg[7][1]
    SLICE_X48Y28         LUT3 (Prop_lut3_I2_O)        0.045     1.303 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_phi_reg_pp0_iter4_state_1_1_48_reg_1940[1]_i_1/O
                         net (fo=1, routed)           0.000     1.303    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976_n_150
    SLICE_X48Y28         FDRE                                         r  ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter4_state_1_1_48_reg_1940_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6831, routed)        0.817     1.183    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X48Y28         FDRE                                         r  ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter4_state_1_1_48_reg_1940_reg[1]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X48Y28         FDRE (Hold_fdre_C_D)         0.091     1.239    ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter4_state_1_1_48_reg_1940_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y13  ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/int_data_in/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y13  ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/int_data_in/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y9   ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/int_data_out/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y9   ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/int_data_out/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y10  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y10  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1976/expandedKey_U/AddRoundKey_expanbkb_rom_U/q4_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y7   ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_2440/decipher_U/InvMixColumns_decdEe_rom_U/q2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y7   ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_2440/decipher_U/InvMixColumns_decdEe_rom_U/q2_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8   ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_2440/decipher_U/InvMixColumns_decdEe_rom_U/q48_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8   ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_2440/decipher_U/InvMixColumns_decdEe_rom_U/q48_reg/CLKBWRCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y79  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y78  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y79  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y79  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y78  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y79  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y78  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y78  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y76  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y76  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y74  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y78  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y74  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y78  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y78  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y74  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y74  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y78  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y89  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y89  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK



