--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/zach/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 2 -n 3 -fastpaths -xml topLevel.twx topLevel.ncd -o topLevel.twr
topLevel.pcf

Design file:              topLevel.ncd
Physical constraint file: topLevel.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
sevenOut<0> |        10.158(R)|      SLOW  |         4.329(R)|      FAST  |clk_BUFGP         |   0.000|
sevenOut<3> |         9.871(R)|      SLOW  |         4.139(R)|      FAST  |clk_BUFGP         |   0.000|
sevenOut<4> |         9.656(R)|      SLOW  |         4.050(R)|      FAST  |clk_BUFGP         |   0.000|
sevenOut<6> |         9.498(R)|      SLOW  |         3.954(R)|      FAST  |clk_BUFGP         |   0.000|
sevenOut<7> |         9.331(R)|      SLOW  |         3.935(R)|      FAST  |clk_BUFGP         |   0.000|
sevenOut<8> |         9.544(R)|      SLOW  |         4.055(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.654|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon May  4 23:58:07 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 382 MB



