<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 10
-n 3 -fastpaths -xml ISERDES_8bit.twx ISERDES_8bit.ncd -o ISERDES_8bit.twr
ISERDES_8bit.pcf -ucf Pre.ucf

</twCmdLine><twDesign>ISERDES_8bit.ncd</twDesign><twDesignPath>ISERDES_8bit.ncd</twDesignPath><twPCF>ISERDES_8bit.pcf</twPCF><twPcfPath>ISERDES_8bit.pcf</twPcfPath><twDevInfo arch="virtex4" pkg="ff1148"><twDevName>xc4vlx60</twDevName><twSpeedGrade>-10</twSpeedGrade><twSpeedVer>PRODUCTION 1.71 2013-10-13, STEPPING level 1</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_Qclock = PERIOD &quot;Qclock&quot; 25 ns HIGH 50 % INPUT_JITTER 375 ps;" ScopeName="">TS_Qclock = PERIOD TIMEGRP &quot;Qclock&quot; 25 ns HIGH 50% INPUT_JITTER 0.375 ns;</twConstName><twItemCnt>516</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>128</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.037</twMinPer></twConstHead><twPathRptBanner iPaths="24" iCriticalPaths="0" sType="EndPoint">Paths for end point CntTest/count_24 (SLICE_X51Y187.CIN), 24 paths
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.963</twSlack><twSrc BELType="FF">CntTest/count_0</twSrc><twDest BELType="FF">CntTest/count_24</twDest><twTotPathDel>2.849</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>CntTest/count_0</twSrc><twDest BELType='FF'>CntTest/count_24</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X51Y175.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Quarts_BUFG</twSrcClk><twPathDel><twSite>SLICE_X51Y175.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>CntTest/count&lt;0&gt;</twComp><twBEL>CntTest/count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y175.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>CntTest/count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y175.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>CntTest/count&lt;0&gt;</twComp><twBEL>CntTest/Mcount_count_lut&lt;0&gt;_INV_0</twBEL><twBEL>CntTest/Mcount_count_cy&lt;0&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y176.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y176.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;2&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;2&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y177.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y177.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;4&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;4&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y178.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y178.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;6&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y179.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y179.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;8&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y180.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y180.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;10&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y181.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y181.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;12&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;12&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y182.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y182.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;14&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;14&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y183.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y183.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;16&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;16&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y184.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y184.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;18&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;18&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y185.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y185.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;20&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;20&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y186.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y186.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;22&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;22&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y187.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y187.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>CntTest/count&lt;24&gt;</twComp><twBEL>CntTest/Mcount_count_xor&lt;24&gt;</twBEL><twBEL>CntTest/count_24</twBEL></twPathDel><twLogDel>2.286</twLogDel><twRouteDel>0.563</twRouteDel><twTotDel>2.849</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Quarts_BUFG</twDestClk><twPctLog>80.2</twPctLog><twPctRoute>19.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.049</twSlack><twSrc BELType="FF">CntTest/count_2</twSrc><twDest BELType="FF">CntTest/count_24</twDest><twTotPathDel>2.763</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>CntTest/count_2</twSrc><twDest BELType='FF'>CntTest/count_24</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X51Y176.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Quarts_BUFG</twSrcClk><twPathDel><twSite>SLICE_X51Y176.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>CntTest/count&lt;2&gt;</twComp><twBEL>CntTest/count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y176.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>CntTest/count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y176.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>CntTest/count&lt;2&gt;</twComp><twBEL>CntTest/count&lt;2&gt;_rt</twBEL><twBEL>CntTest/Mcount_count_cy&lt;2&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y177.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y177.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;4&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;4&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y178.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y178.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;6&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y179.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y179.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;8&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y180.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y180.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;10&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y181.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y181.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;12&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;12&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y182.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y182.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;14&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;14&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y183.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y183.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;16&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;16&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y184.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y184.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;18&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;18&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y185.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y185.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;20&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;20&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y186.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y186.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;22&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;22&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y187.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y187.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>CntTest/count&lt;24&gt;</twComp><twBEL>CntTest/Mcount_count_xor&lt;24&gt;</twBEL><twBEL>CntTest/count_24</twBEL></twPathDel><twLogDel>2.200</twLogDel><twRouteDel>0.563</twRouteDel><twTotDel>2.763</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Quarts_BUFG</twDestClk><twPctLog>79.6</twPctLog><twPctRoute>20.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.132</twSlack><twSrc BELType="FF">CntTest/count_1</twSrc><twDest BELType="FF">CntTest/count_24</twDest><twTotPathDel>2.680</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>CntTest/count_1</twSrc><twDest BELType='FF'>CntTest/count_24</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X51Y175.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Quarts_BUFG</twSrcClk><twPathDel><twSite>SLICE_X51Y175.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>CntTest/count&lt;0&gt;</twComp><twBEL>CntTest/count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y175.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>CntTest/count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y175.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>CntTest/count&lt;0&gt;</twComp><twBEL>CntTest/count&lt;1&gt;_rt</twBEL><twBEL>CntTest/Mcount_count_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y176.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y176.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;2&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;2&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y177.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y177.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;4&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;4&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y178.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y178.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;6&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y179.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y179.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;8&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y180.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y180.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;10&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y181.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y181.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;12&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;12&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y182.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y182.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;14&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;14&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y183.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y183.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;16&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;16&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y184.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y184.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;18&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;18&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y185.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y185.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;20&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;20&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y186.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y186.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;22&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;22&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y187.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y187.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>CntTest/count&lt;24&gt;</twComp><twBEL>CntTest/Mcount_count_xor&lt;24&gt;</twBEL><twBEL>CntTest/count_24</twBEL></twPathDel><twLogDel>2.272</twLogDel><twRouteDel>0.408</twRouteDel><twTotDel>2.680</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Quarts_BUFG</twDestClk><twPctLog>84.8</twPctLog><twPctRoute>15.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="22" iCriticalPaths="0" sType="EndPoint">Paths for end point CntTest/count_23 (SLICE_X51Y186.CIN), 22 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.997</twSlack><twSrc BELType="FF">CntTest/count_0</twSrc><twDest BELType="FF">CntTest/count_23</twDest><twTotPathDel>2.815</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>CntTest/count_0</twSrc><twDest BELType='FF'>CntTest/count_23</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X51Y175.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Quarts_BUFG</twSrcClk><twPathDel><twSite>SLICE_X51Y175.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>CntTest/count&lt;0&gt;</twComp><twBEL>CntTest/count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y175.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>CntTest/count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y175.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>CntTest/count&lt;0&gt;</twComp><twBEL>CntTest/Mcount_count_lut&lt;0&gt;_INV_0</twBEL><twBEL>CntTest/Mcount_count_cy&lt;0&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y176.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y176.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;2&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;2&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y177.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y177.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;4&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;4&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y178.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y178.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;6&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y179.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y179.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;8&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y180.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y180.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;10&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y181.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y181.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;12&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;12&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y182.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y182.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;14&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;14&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y183.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y183.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;16&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;16&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y184.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y184.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;18&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;18&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y185.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y185.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;20&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;20&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y186.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y186.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>CntTest/count&lt;22&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;22&gt;</twBEL><twBEL>CntTest/Mcount_count_xor&lt;23&gt;</twBEL><twBEL>CntTest/count_23</twBEL></twPathDel><twLogDel>2.252</twLogDel><twRouteDel>0.563</twRouteDel><twTotDel>2.815</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Quarts_BUFG</twDestClk><twPctLog>80.0</twPctLog><twPctRoute>20.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.083</twSlack><twSrc BELType="FF">CntTest/count_2</twSrc><twDest BELType="FF">CntTest/count_23</twDest><twTotPathDel>2.729</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>CntTest/count_2</twSrc><twDest BELType='FF'>CntTest/count_23</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X51Y176.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Quarts_BUFG</twSrcClk><twPathDel><twSite>SLICE_X51Y176.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>CntTest/count&lt;2&gt;</twComp><twBEL>CntTest/count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y176.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>CntTest/count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y176.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>CntTest/count&lt;2&gt;</twComp><twBEL>CntTest/count&lt;2&gt;_rt</twBEL><twBEL>CntTest/Mcount_count_cy&lt;2&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y177.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y177.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;4&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;4&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y178.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y178.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;6&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y179.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y179.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;8&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y180.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y180.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;10&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y181.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y181.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;12&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;12&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y182.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y182.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;14&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;14&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y183.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y183.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;16&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;16&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y184.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y184.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;18&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;18&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y185.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y185.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;20&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;20&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y186.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y186.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>CntTest/count&lt;22&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;22&gt;</twBEL><twBEL>CntTest/Mcount_count_xor&lt;23&gt;</twBEL><twBEL>CntTest/count_23</twBEL></twPathDel><twLogDel>2.166</twLogDel><twRouteDel>0.563</twRouteDel><twTotDel>2.729</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Quarts_BUFG</twDestClk><twPctLog>79.4</twPctLog><twPctRoute>20.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.166</twSlack><twSrc BELType="FF">CntTest/count_1</twSrc><twDest BELType="FF">CntTest/count_23</twDest><twTotPathDel>2.646</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>CntTest/count_1</twSrc><twDest BELType='FF'>CntTest/count_23</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X51Y175.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Quarts_BUFG</twSrcClk><twPathDel><twSite>SLICE_X51Y175.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>CntTest/count&lt;0&gt;</twComp><twBEL>CntTest/count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y175.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>CntTest/count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y175.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>CntTest/count&lt;0&gt;</twComp><twBEL>CntTest/count&lt;1&gt;_rt</twBEL><twBEL>CntTest/Mcount_count_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y176.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y176.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;2&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;2&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y177.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y177.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;4&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;4&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y178.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y178.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;6&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y179.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y179.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;8&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y180.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y180.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;10&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y181.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y181.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;12&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;12&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y182.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y182.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;14&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;14&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y183.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y183.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;16&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;16&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y184.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y184.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;18&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;18&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y185.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y185.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;20&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;20&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y186.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y186.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>CntTest/count&lt;22&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;22&gt;</twBEL><twBEL>CntTest/Mcount_count_xor&lt;23&gt;</twBEL><twBEL>CntTest/count_23</twBEL></twPathDel><twLogDel>2.238</twLogDel><twRouteDel>0.408</twRouteDel><twTotDel>2.646</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Quarts_BUFG</twDestClk><twPctLog>84.6</twPctLog><twPctRoute>15.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="22" iCriticalPaths="0" sType="EndPoint">Paths for end point CntTest/count_22 (SLICE_X51Y186.CIN), 22 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.049</twSlack><twSrc BELType="FF">CntTest/count_0</twSrc><twDest BELType="FF">CntTest/count_22</twDest><twTotPathDel>2.763</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>CntTest/count_0</twSrc><twDest BELType='FF'>CntTest/count_22</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X51Y175.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Quarts_BUFG</twSrcClk><twPathDel><twSite>SLICE_X51Y175.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>CntTest/count&lt;0&gt;</twComp><twBEL>CntTest/count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y175.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>CntTest/count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y175.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>CntTest/count&lt;0&gt;</twComp><twBEL>CntTest/Mcount_count_lut&lt;0&gt;_INV_0</twBEL><twBEL>CntTest/Mcount_count_cy&lt;0&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y176.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y176.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;2&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;2&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y177.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y177.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;4&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;4&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y178.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y178.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;6&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y179.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y179.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;8&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y180.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y180.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;10&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y181.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y181.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;12&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;12&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y182.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y182.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;14&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;14&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y183.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y183.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;16&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;16&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y184.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y184.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;18&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;18&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y185.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y185.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;20&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;20&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y186.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y186.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>CntTest/count&lt;22&gt;</twComp><twBEL>CntTest/Mcount_count_xor&lt;22&gt;</twBEL><twBEL>CntTest/count_22</twBEL></twPathDel><twLogDel>2.200</twLogDel><twRouteDel>0.563</twRouteDel><twTotDel>2.763</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Quarts_BUFG</twDestClk><twPctLog>79.6</twPctLog><twPctRoute>20.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.135</twSlack><twSrc BELType="FF">CntTest/count_2</twSrc><twDest BELType="FF">CntTest/count_22</twDest><twTotPathDel>2.677</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>CntTest/count_2</twSrc><twDest BELType='FF'>CntTest/count_22</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X51Y176.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Quarts_BUFG</twSrcClk><twPathDel><twSite>SLICE_X51Y176.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>CntTest/count&lt;2&gt;</twComp><twBEL>CntTest/count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y176.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>CntTest/count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y176.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>CntTest/count&lt;2&gt;</twComp><twBEL>CntTest/count&lt;2&gt;_rt</twBEL><twBEL>CntTest/Mcount_count_cy&lt;2&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y177.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y177.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;4&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;4&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y178.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y178.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;6&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y179.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y179.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;8&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y180.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y180.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;10&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y181.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y181.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;12&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;12&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y182.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y182.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;14&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;14&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y183.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y183.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;16&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;16&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y184.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y184.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;18&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;18&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y185.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y185.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;20&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;20&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y186.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y186.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>CntTest/count&lt;22&gt;</twComp><twBEL>CntTest/Mcount_count_xor&lt;22&gt;</twBEL><twBEL>CntTest/count_22</twBEL></twPathDel><twLogDel>2.114</twLogDel><twRouteDel>0.563</twRouteDel><twTotDel>2.677</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Quarts_BUFG</twDestClk><twPctLog>79.0</twPctLog><twPctRoute>21.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.218</twSlack><twSrc BELType="FF">CntTest/count_1</twSrc><twDest BELType="FF">CntTest/count_22</twDest><twTotPathDel>2.594</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>CntTest/count_1</twSrc><twDest BELType='FF'>CntTest/count_22</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X51Y175.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Quarts_BUFG</twSrcClk><twPathDel><twSite>SLICE_X51Y175.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>CntTest/count&lt;0&gt;</twComp><twBEL>CntTest/count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y175.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>CntTest/count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y175.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>CntTest/count&lt;0&gt;</twComp><twBEL>CntTest/count&lt;1&gt;_rt</twBEL><twBEL>CntTest/Mcount_count_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y176.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y176.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;2&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;2&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y177.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y177.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;4&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;4&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y178.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y178.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;6&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y179.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y179.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;8&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y180.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y180.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;10&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y181.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y181.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;12&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;12&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y182.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y182.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;14&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;14&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y183.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y183.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;16&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;16&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y184.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y184.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;18&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;18&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y185.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y185.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>CntTest/count&lt;20&gt;</twComp><twBEL>CntTest/Mcount_count_cy&lt;20&gt;</twBEL><twBEL>CntTest/Mcount_count_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y186.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CntTest/Mcount_count_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y186.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>CntTest/count&lt;22&gt;</twComp><twBEL>CntTest/Mcount_count_xor&lt;22&gt;</twBEL><twBEL>CntTest/count_22</twBEL></twPathDel><twLogDel>2.186</twLogDel><twRouteDel>0.408</twRouteDel><twTotDel>2.594</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Quarts_BUFG</twDestClk><twPctLog>84.3</twPctLog><twPctRoute>15.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Qclock = PERIOD TIMEGRP &quot;Qclock&quot; 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PhaseSwitch/TrigEnd/Trig (SLICE_X50Y179.G2), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.679</twSlack><twSrc BELType="FF">PhaseSwitch/CycleEnd</twSrc><twDest BELType="FF">PhaseSwitch/TrigEnd/Trig</twDest><twTotPathDel>0.684</twTotPathDel><twClkSkew dest = "0.750" src = "0.745">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>PhaseSwitch/CycleEnd</twSrc><twDest BELType='FF'>PhaseSwitch/TrigEnd/Trig</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y177.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Quarts_BUFG</twSrcClk><twPathDel><twSite>SLICE_X49Y177.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>PhaseSwitch/CycleEnd</twComp><twBEL>PhaseSwitch/CycleEnd</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y179.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.514</twDelInfo><twComp>PhaseSwitch/CycleEnd</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y179.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">-0.143</twDelInfo><twComp>PhaseSwitch/TrigEnd/Trig</twComp><twBEL>PhaseSwitch/TrigEnd/Mmux_Trig_PWR_10_o_MUX_4_o11</twBEL><twBEL>PhaseSwitch/TrigEnd/Trig</twBEL></twPathDel><twLogDel>0.170</twLogDel><twRouteDel>0.514</twRouteDel><twTotDel>0.684</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Quarts_BUFG</twDestClk><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PhaseSwitch/TrigEnd/Trig (SLICE_X50Y179.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.684</twSlack><twSrc BELType="FF">PhaseSwitch/TrigEnd/Trig</twSrc><twDest BELType="FF">PhaseSwitch/TrigEnd/Trig</twDest><twTotPathDel>0.684</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>PhaseSwitch/TrigEnd/Trig</twSrc><twDest BELType='FF'>PhaseSwitch/TrigEnd/Trig</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Quarts_BUFG</twSrcClk><twPathDel><twSite>SLICE_X50Y179.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>PhaseSwitch/TrigEnd/Trig</twComp><twBEL>PhaseSwitch/TrigEnd/Trig</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y179.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.496</twDelInfo><twComp>PhaseSwitch/TrigEnd/Trig</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y179.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">-0.143</twDelInfo><twComp>PhaseSwitch/TrigEnd/Trig</twComp><twBEL>PhaseSwitch/TrigEnd/Mmux_Trig_PWR_10_o_MUX_4_o11</twBEL><twBEL>PhaseSwitch/TrigEnd/Trig</twBEL></twPathDel><twLogDel>0.188</twLogDel><twRouteDel>0.496</twRouteDel><twTotDel>0.684</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Quarts_BUFG</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PhaseSwitch/TrigEnd/Trig (SLICE_X50Y179.G1), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.699</twSlack><twSrc BELType="FF">PhaseSwitch/RefTimeZero</twSrc><twDest BELType="FF">PhaseSwitch/TrigEnd/Trig</twDest><twTotPathDel>0.701</twTotPathDel><twClkSkew dest = "0.750" src = "0.748">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>PhaseSwitch/RefTimeZero</twSrc><twDest BELType='FF'>PhaseSwitch/TrigEnd/Trig</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Quarts_BUFG</twSrcClk><twPathDel><twSite>SLICE_X49Y178.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>PhaseSwitch/RefTimeZero</twComp><twBEL>PhaseSwitch/RefTimeZero</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y179.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.531</twDelInfo><twComp>PhaseSwitch/RefTimeZero</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y179.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">-0.143</twDelInfo><twComp>PhaseSwitch/TrigEnd/Trig</twComp><twBEL>PhaseSwitch/TrigEnd/Mmux_Trig_PWR_10_o_MUX_4_o11</twBEL><twBEL>PhaseSwitch/TrigEnd/Trig</twBEL></twPathDel><twLogDel>0.170</twLogDel><twRouteDel>0.531</twRouteDel><twTotDel>0.701</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Quarts_BUFG</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="30"><twPinLimitBanner>Component Switching Limit Checks: TS_Qclock = PERIOD TIMEGRP &quot;Qclock&quot; 25 ns HIGH 50% INPUT_JITTER 0.375 ns;</twPinLimitBanner><twPinLimit anchorID="31" type="MINLOWPULSE" name="Twpl" slack="23.600" period="25.000" constraintValue="12.500" deviceLimit="0.700" physResource="PhaseSwitch/EndTrig_4/CLK" logResource="PhaseSwitch/Mshreg_EndTrig_3/SRL16E/WS" locationPin="SLICE_X50Y185.CLK" clockNet="Quarts_BUFG"/><twPinLimit anchorID="32" type="MINHIGHPULSE" name="Twph" slack="23.628" period="25.000" constraintValue="12.500" deviceLimit="0.686" physResource="PhaseSwitch/EndTrig_4/CLK" logResource="PhaseSwitch/Mshreg_EndTrig_3/SRL16E/WS" locationPin="SLICE_X50Y185.CLK" clockNet="Quarts_BUFG"/><twPinLimit anchorID="33" type="MINLOWPULSE" name="Tcl" slack="23.942" period="25.000" constraintValue="12.500" deviceLimit="0.529" physResource="CntTest/count&lt;0&gt;/CLK" logResource="CntTest/count_0/CK" locationPin="SLICE_X51Y175.CLK" clockNet="Quarts_BUFG"/></twPinLimitRpt></twConst><twConst anchorID="34" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_FCT_40 = PERIOD &quot;FCT_40&quot; 25 ns HIGH 50 % INPUT_JITTER 375 ps;" ScopeName="">TS_FCT_40 = PERIOD TIMEGRP &quot;FCT_40&quot; 25 ns HIGH 50% INPUT_JITTER 0.375 ns;</twConstName><twItemCnt>181</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>45</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.996</twMinPer></twConstHead><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point PhaseSwitch/Fnorm (SLICE_X51Y202.SR), 16 paths
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.004</twSlack><twSrc BELType="FF">PhaseSwitch/SysClkCt/count_4</twSrc><twDest BELType="FF">PhaseSwitch/Fnorm</twDest><twTotPathDel>3.808</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/SysClkCt/count_4</twSrc><twDest BELType='FF'>PhaseSwitch/Fnorm</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X48Y197.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FCT40</twSrcClk><twPathDel><twSite>SLICE_X48Y197.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y198.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.801</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y198.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;1&gt;</twComp><twBEL>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_lut&lt;1&gt;</twBEL><twBEL>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y199.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y199.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;3&gt;</twComp><twBEL>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;2&gt;</twBEL><twBEL>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y200.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;5&gt;</twComp><twBEL>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;4&gt;</twBEL><twBEL>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y201.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y201.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;7&gt;</twComp><twBEL>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y202.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y202.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>PhaseSwitch/Fnorm</twComp><twBEL>PhaseSwitch/Fnorm</twBEL></twPathDel><twLogDel>2.214</twLogDel><twRouteDel>1.594</twRouteDel><twTotDel>3.808</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">FCT40</twDestClk><twPctLog>58.1</twPctLog><twPctRoute>41.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.010</twSlack><twSrc BELType="FF">PhaseSwitch/SysClkCt/count_1</twSrc><twDest BELType="FF">PhaseSwitch/Fnorm</twDest><twTotPathDel>3.802</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/SysClkCt/count_1</twSrc><twDest BELType='FF'>PhaseSwitch/Fnorm</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X48Y195.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FCT40</twSrcClk><twPathDel><twSite>SLICE_X48Y195.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y198.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.781</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y198.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;1&gt;</twComp><twBEL>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_lut&lt;0&gt;</twBEL><twBEL>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;0&gt;</twBEL><twBEL>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y199.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y199.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;3&gt;</twComp><twBEL>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;2&gt;</twBEL><twBEL>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y200.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;5&gt;</twComp><twBEL>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;4&gt;</twBEL><twBEL>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y201.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y201.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;7&gt;</twComp><twBEL>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y202.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y202.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>PhaseSwitch/Fnorm</twComp><twBEL>PhaseSwitch/Fnorm</twBEL></twPathDel><twLogDel>2.228</twLogDel><twRouteDel>1.574</twRouteDel><twTotDel>3.802</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">FCT40</twDestClk><twPctLog>58.6</twPctLog><twPctRoute>41.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.035</twSlack><twSrc BELType="FF">PhaseSwitch/SysClkCt/count_0</twSrc><twDest BELType="FF">PhaseSwitch/Fnorm</twDest><twTotPathDel>3.777</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/SysClkCt/count_0</twSrc><twDest BELType='FF'>PhaseSwitch/Fnorm</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X48Y195.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FCT40</twSrcClk><twPathDel><twSite>SLICE_X48Y195.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y198.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y198.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;1&gt;</twComp><twBEL>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_lut&lt;0&gt;</twBEL><twBEL>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;0&gt;</twBEL><twBEL>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y199.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y199.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;3&gt;</twComp><twBEL>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;2&gt;</twBEL><twBEL>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y200.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;5&gt;</twComp><twBEL>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;4&gt;</twBEL><twBEL>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y201.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y201.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;7&gt;</twComp><twBEL>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y202.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y202.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>PhaseSwitch/Fnorm</twComp><twBEL>PhaseSwitch/Fnorm</twBEL></twPathDel><twLogDel>2.228</twLogDel><twRouteDel>1.549</twRouteDel><twTotDel>3.777</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">FCT40</twDestClk><twPctLog>59.0</twPctLog><twPctRoute>41.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point PhaseSwitch/Fnorm (SLICE_X51Y202.BX), 12 paths
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.763</twSlack><twSrc BELType="FF">PhaseSwitch/SysClkCt/count_6</twSrc><twDest BELType="FF">PhaseSwitch/Fnorm</twDest><twTotPathDel>2.988</twTotPathDel><twClkSkew dest = "0.651" src = "0.712">0.061</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/SysClkCt/count_6</twSrc><twDest BELType='FF'>PhaseSwitch/Fnorm</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X48Y198.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FCT40</twSrcClk><twPathDel><twSite>SLICE_X48Y198.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/count_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y199.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y199.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;1&gt;</twComp><twBEL>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_lut&lt;1&gt;</twBEL><twBEL>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y200.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;3&gt;</twComp><twBEL>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;2&gt;</twBEL><twBEL>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;5&gt;</twComp><twBEL>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;4&gt;</twBEL><twBEL>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y202.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y202.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;7&gt;</twComp><twBEL>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y202.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y202.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.249</twDelInfo><twComp>PhaseSwitch/Fnorm</twComp><twBEL>PhaseSwitch/Fnorm</twBEL></twPathDel><twLogDel>1.426</twLogDel><twRouteDel>1.562</twRouteDel><twTotDel>2.988</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">FCT40</twDestClk><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.820</twSlack><twSrc BELType="FF">PhaseSwitch/SysClkCt/count_8</twSrc><twDest BELType="FF">PhaseSwitch/Fnorm</twDest><twTotPathDel>2.931</twTotPathDel><twClkSkew dest = "0.651" src = "0.712">0.061</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/SysClkCt/count_8</twSrc><twDest BELType='FF'>PhaseSwitch/Fnorm</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X48Y199.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FCT40</twSrcClk><twPathDel><twSite>SLICE_X48Y199.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;8&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/count_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y199.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y199.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;1&gt;</twComp><twBEL>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_lut&lt;1&gt;</twBEL><twBEL>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y200.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;3&gt;</twComp><twBEL>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;2&gt;</twBEL><twBEL>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;5&gt;</twComp><twBEL>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;4&gt;</twBEL><twBEL>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y202.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y202.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;7&gt;</twComp><twBEL>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y202.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y202.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.249</twDelInfo><twComp>PhaseSwitch/Fnorm</twComp><twBEL>PhaseSwitch/Fnorm</twBEL></twPathDel><twLogDel>1.426</twLogDel><twRouteDel>1.505</twRouteDel><twTotDel>2.931</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">FCT40</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.826</twSlack><twSrc BELType="FF">PhaseSwitch/SysClkCt/count_9</twSrc><twDest BELType="FF">PhaseSwitch/Fnorm</twDest><twTotPathDel>2.925</twTotPathDel><twClkSkew dest = "0.651" src = "0.712">0.061</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/SysClkCt/count_9</twSrc><twDest BELType='FF'>PhaseSwitch/Fnorm</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X48Y199.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FCT40</twSrcClk><twPathDel><twSite>SLICE_X48Y199.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;8&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/count_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y200.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y200.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;3&gt;</twComp><twBEL>PhaseSwitch/SysClkCnt_o&lt;9&gt;_inv_INV_0</twBEL><twBEL>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;2&gt;</twBEL><twBEL>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;5&gt;</twComp><twBEL>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;4&gt;</twBEL><twBEL>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y202.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y202.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;7&gt;</twComp><twBEL>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y202.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y202.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.249</twDelInfo><twComp>PhaseSwitch/Fnorm</twComp><twBEL>PhaseSwitch/Fnorm</twBEL></twPathDel><twLogDel>1.354</twLogDel><twRouteDel>1.571</twRouteDel><twTotDel>2.925</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">FCT40</twDestClk><twPctLog>46.3</twPctLog><twPctRoute>53.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="14" iCriticalPaths="0" sType="EndPoint">Paths for end point PhaseSwitch/SysClkCt/count_15 (SLICE_X48Y202.CIN), 14 paths
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.283</twSlack><twSrc BELType="FF">PhaseSwitch/SysClkCt/count_0</twSrc><twDest BELType="FF">PhaseSwitch/SysClkCt/count_15</twDest><twTotPathDel>2.529</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/SysClkCt/count_0</twSrc><twDest BELType='FF'>PhaseSwitch/SysClkCt/count_15</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X48Y195.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FCT40</twSrcClk><twPathDel><twSite>SLICE_X48Y195.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y195.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y195.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/Mcount_count_lut&lt;0&gt;_INV_0</twBEL><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;0&gt;</twBEL><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y196.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y196.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;2&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;2&gt;</twBEL><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y197.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y197.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;4&gt;</twBEL><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y198.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y198.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y199.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y199.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;8&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y200.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;10&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y201.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y201.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;12&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;12&gt;</twBEL><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y202.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y202.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;14&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;14&gt;</twBEL><twBEL>PhaseSwitch/SysClkCt/Mcount_count_xor&lt;15&gt;</twBEL><twBEL>PhaseSwitch/SysClkCt/count_15</twBEL></twPathDel><twLogDel>1.948</twLogDel><twRouteDel>0.581</twRouteDel><twTotDel>2.529</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">FCT40</twDestClk><twPctLog>77.0</twPctLog><twPctRoute>23.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.372</twSlack><twSrc BELType="FF">PhaseSwitch/SysClkCt/count_2</twSrc><twDest BELType="FF">PhaseSwitch/SysClkCt/count_15</twDest><twTotPathDel>2.440</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/SysClkCt/count_2</twSrc><twDest BELType='FF'>PhaseSwitch/SysClkCt/count_15</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X48Y196.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FCT40</twSrcClk><twPathDel><twSite>SLICE_X48Y196.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;2&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y196.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y196.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;2&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/count&lt;2&gt;_rt</twBEL><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;2&gt;</twBEL><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y197.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y197.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;4&gt;</twBEL><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y198.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y198.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y199.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y199.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;8&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y200.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;10&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y201.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y201.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;12&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;12&gt;</twBEL><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y202.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y202.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;14&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;14&gt;</twBEL><twBEL>PhaseSwitch/SysClkCt/Mcount_count_xor&lt;15&gt;</twBEL><twBEL>PhaseSwitch/SysClkCt/count_15</twBEL></twPathDel><twLogDel>1.859</twLogDel><twRouteDel>0.581</twRouteDel><twTotDel>2.440</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">FCT40</twDestClk><twPctLog>76.2</twPctLog><twPctRoute>23.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.501</twSlack><twSrc BELType="FF">PhaseSwitch/SysClkCt/count_5</twSrc><twDest BELType="FF">PhaseSwitch/SysClkCt/count_15</twDest><twTotPathDel>2.311</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/SysClkCt/count_5</twSrc><twDest BELType='FF'>PhaseSwitch/SysClkCt/count_15</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X48Y197.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FCT40</twSrcClk><twPathDel><twSite>SLICE_X48Y197.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/count_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y197.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.556</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y197.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/count&lt;5&gt;_rt</twBEL><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y198.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y198.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y199.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y199.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;8&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y200.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;10&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y201.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y201.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;12&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;12&gt;</twBEL><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y202.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y202.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;14&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/Mcount_count_cy&lt;14&gt;</twBEL><twBEL>PhaseSwitch/SysClkCt/Mcount_count_xor&lt;15&gt;</twBEL><twBEL>PhaseSwitch/SysClkCt/count_15</twBEL></twPathDel><twLogDel>1.755</twLogDel><twRouteDel>0.556</twRouteDel><twTotDel>2.311</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">FCT40</twDestClk><twPctLog>75.9</twPctLog><twPctRoute>24.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_FCT_40 = PERIOD TIMEGRP &quot;FCT_40&quot; 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PhaseSwitch/FnormTrig (SLICE_X50Y203.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.517</twSlack><twSrc BELType="FF">PhaseSwitch/Fnorm</twSrc><twDest BELType="FF">PhaseSwitch/FnormTrig</twDest><twTotPathDel>0.527</twTotPathDel><twClkSkew dest = "0.114" src = "0.104">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>PhaseSwitch/Fnorm</twSrc><twDest BELType='FF'>PhaseSwitch/FnormTrig</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">FCT40</twSrcClk><twPathDel><twSite>SLICE_X51Y202.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>PhaseSwitch/Fnorm</twComp><twBEL>PhaseSwitch/Fnorm</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y203.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.295</twDelInfo><twComp>PhaseSwitch/Fnorm</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y203.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.081</twDelInfo><twComp>PhaseSwitch/FnormTrig</twComp><twBEL>PhaseSwitch/FnormTrig</twBEL></twPathDel><twLogDel>0.232</twLogDel><twRouteDel>0.295</twRouteDel><twTotDel>0.527</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">FCT40</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PhaseSwitch/SysClkCt/count_3 (SLICE_X48Y196.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.804</twSlack><twSrc BELType="FF">PhaseSwitch/SysClkCt/count_3</twSrc><twDest BELType="FF">PhaseSwitch/SysClkCt/count_3</twDest><twTotPathDel>0.804</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>PhaseSwitch/SysClkCt/count_3</twSrc><twDest BELType='FF'>PhaseSwitch/SysClkCt/count_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y196.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">FCT40</twSrcClk><twPathDel><twSite>SLICE_X48Y196.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;2&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y196.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.337</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y196.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;2&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/count&lt;3&gt;_rt</twBEL><twBEL>PhaseSwitch/SysClkCt/Mcount_count_xor&lt;3&gt;</twBEL><twBEL>PhaseSwitch/SysClkCt/count_3</twBEL></twPathDel><twLogDel>0.467</twLogDel><twRouteDel>0.337</twRouteDel><twTotDel>0.804</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">FCT40</twDestClk><twPctLog>58.1</twPctLog><twPctRoute>41.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PhaseSwitch/SysClkCt/count_1 (SLICE_X48Y195.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.810</twSlack><twSrc BELType="FF">PhaseSwitch/SysClkCt/count_1</twSrc><twDest BELType="FF">PhaseSwitch/SysClkCt/count_1</twDest><twTotPathDel>0.810</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>PhaseSwitch/SysClkCt/count_1</twSrc><twDest BELType='FF'>PhaseSwitch/SysClkCt/count_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y195.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">FCT40</twSrcClk><twPathDel><twSite>SLICE_X48Y195.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y195.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.343</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y195.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>PhaseSwitch/SysClkCt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/SysClkCt/count&lt;1&gt;_rt</twBEL><twBEL>PhaseSwitch/SysClkCt/Mcount_count_xor&lt;1&gt;</twBEL><twBEL>PhaseSwitch/SysClkCt/count_1</twBEL></twPathDel><twLogDel>0.467</twLogDel><twRouteDel>0.343</twRouteDel><twTotDel>0.810</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">FCT40</twDestClk><twPctLog>57.7</twPctLog><twPctRoute>42.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="59"><twPinLimitBanner>Component Switching Limit Checks: TS_FCT_40 = PERIOD TIMEGRP &quot;FCT_40&quot; 25 ns HIGH 50% INPUT_JITTER 0.375 ns;</twPinLimitBanner><twPinLimit anchorID="60" type="MINLOWPULSE" name="Tcl" slack="23.942" period="25.000" constraintValue="12.500" deviceLimit="0.529" physResource="PhaseSwitch/SysClkCt/count&lt;0&gt;/CLK" logResource="PhaseSwitch/SysClkCt/count_0/CK" locationPin="SLICE_X48Y195.CLK" clockNet="FCT40"/><twPinLimit anchorID="61" type="MINLOWPULSE" name="Tcl" slack="23.942" period="25.000" constraintValue="12.500" deviceLimit="0.529" physResource="PhaseSwitch/SysClkCt/count&lt;0&gt;/CLK" logResource="PhaseSwitch/SysClkCt/count_1/CK" locationPin="SLICE_X48Y195.CLK" clockNet="FCT40"/><twPinLimit anchorID="62" type="MINLOWPULSE" name="Tcl" slack="23.942" period="25.000" constraintValue="12.500" deviceLimit="0.529" physResource="PhaseSwitch/SysClkCt/count&lt;2&gt;/CLK" logResource="PhaseSwitch/SysClkCt/count_2/CK" locationPin="SLICE_X48Y196.CLK" clockNet="FCT40"/></twPinLimitRpt></twConst><twConst anchorID="63" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_MuxClock_in = PERIOD &quot;MuxClock_in&quot; 25 ns HIGH 50 % INPUT_JITTER 375 ps;" ScopeName="">TS_MuxClock_in = PERIOD TIMEGRP &quot;MuxClock_in&quot; 25 ns HIGH 50% INPUT_JITTER         0.375 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPinLimitRpt anchorID="64"><twPinLimitBanner>Component Switching Limit Checks: TS_MuxClock_in = PERIOD TIMEGRP &quot;MuxClock_in&quot; 25 ns HIGH 50% INPUT_JITTER
        0.375 ns;</twPinLimitBanner><twPinLimit anchorID="65" type="MINPERIOD" name="Tdcmpco" slack="1.489" period="6.250" constraintValue="6.250" deviceLimit="4.761" freqLimit="210.040" physResource="DLL/DCM_ADV_INST/CLKFX" logResource="DLL/DCM_ADV_INST/CLKFX" locationPin="DCM_ADV_X0Y7.CLKFX" clockNet="DLL/CLKFX_BUF"/><twPinLimit anchorID="66" type="MAXPERIOD" name="Tdcmpco" slack="3.126" period="12.500" constraintValue="12.500" deviceLimit="15.626" freqLimit="63.996" physResource="DLL/DCM_ADV_INST/CLK2X" logResource="DLL/DCM_ADV_INST/CLK2X" locationPin="DCM_ADV_X0Y7.CLK2X" clockNet="DLL/CLK2X_BUF"/><twPinLimit anchorID="67" type="MAXPERIOD" name="Tdcmpc" slack="6.251" period="25.000" constraintValue="25.000" deviceLimit="31.251" freqLimit="31.999" physResource="DLL/DCM_ADV_INST/CLKIN" logResource="DLL/DCM_ADV_INST/CLKIN" locationPin="DCM_ADV_X0Y7.CLKIN" clockNet="DLL/CLKIN_IBUFG"/></twPinLimitRpt></twConst><twConst anchorID="68" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_DCO0 = PERIOD &quot;ADC_DCO_LVDS0&quot; 3125 ps HIGH 50 %;" ScopeName="">TS_DCO0 = PERIOD TIMEGRP &quot;ADC_DCO_LVDS0&quot; 3.125 ns HIGH 50%;</twConstName><twItemCnt>8</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.732</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Mshreg_DataP_01/SRL16E (SLICE_X42Y138.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.393</twSlack><twSrc BELType="FF">IDDR_inst/FF2</twSrc><twDest BELType="FF">Mshreg_DataP_01/SRL16E</twDest><twTotPathDel>2.732</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>IDDR_inst/FF2</twSrc><twDest BELType='FF'>Mshreg_DataP_01/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>ILOGIC_X0Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">DCO</twSrcClk><twPathDel><twSite>ILOGIC_X0Y89.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>Data_p</twComp><twBEL>IDDR_inst/FF2</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y138.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.842</twDelInfo><twComp>Data_p</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y138.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>DataP_1</twComp><twBEL>Mshreg_DataP_01/SRL16E</twBEL></twPathDel><twLogDel>0.890</twLogDel><twRouteDel>1.842</twRouteDel><twTotDel>2.732</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">DCO</twDestClk><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Mshreg_DataN_01/SRL16E (SLICE_X46Y138.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.588</twSlack><twSrc BELType="FF">IDDR_inst/FF3</twSrc><twDest BELType="FF">Mshreg_DataN_01/SRL16E</twDest><twTotPathDel>2.537</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>IDDR_inst/FF3</twSrc><twDest BELType='FF'>Mshreg_DataN_01/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>ILOGIC_X0Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">DCO</twSrcClk><twPathDel><twSite>ILOGIC_X0Y89.Q2</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>Data_p</twComp><twBEL>IDDR_inst/FF3</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y138.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.666</twDelInfo><twComp>Data_n</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y138.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>DataN_1</twComp><twBEL>Mshreg_DataN_01/SRL16E</twBEL></twPathDel><twLogDel>0.871</twLogDel><twRouteDel>1.666</twRouteDel><twTotDel>2.537</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">DCO</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DataP_2 (SLICE_X58Y159.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.656</twSlack><twSrc BELType="FF">DataP_1</twSrc><twDest BELType="FF">DataP_2</twDest><twTotPathDel>2.469</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DataP_1</twSrc><twDest BELType='FF'>DataP_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">DCO</twSrcClk><twPathDel><twSite>SLICE_X42Y138.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>DataP_1</twComp><twBEL>DataP_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y159.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.829</twDelInfo><twComp>DataP_1</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y159.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>DataP_2</twComp><twBEL>DataP_2</twBEL></twPathDel><twLogDel>0.640</twLogDel><twRouteDel>1.829</twRouteDel><twTotDel>2.469</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">DCO</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_DCO0 = PERIOD TIMEGRP &quot;ADC_DCO_LVDS0&quot; 3.125 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DataN_del_3 (SLICE_X56Y155.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.462</twSlack><twSrc BELType="FF">DataN_2</twSrc><twDest BELType="FF">DataN_del_3</twDest><twTotPathDel>0.840</twTotPathDel><twClkSkew dest = "0.490" src = "0.112">-0.378</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DataN_2</twSrc><twDest BELType='FF'>DataN_del_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X58Y157.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">DCO</twSrcClk><twPathDel><twSite>SLICE_X58Y157.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>DataN_2</twComp><twBEL>DataN_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y155.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.590</twDelInfo><twComp>DataN_2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y155.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.081</twDelInfo><twComp>DataN_del_3</twComp><twBEL>DataN_del_3</twBEL></twPathDel><twLogDel>0.250</twLogDel><twRouteDel>0.590</twRouteDel><twTotDel>0.840</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">DCO</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DataP_1 (SLICE_X42Y138.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.556</twSlack><twSrc BELType="FF">DataP_01</twSrc><twDest BELType="FF">DataP_1</twDest><twTotPathDel>0.556</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DataP_01</twSrc><twDest BELType='FF'>DataP_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">DCO</twSrcClk><twPathDel><twSite>SLICE_X42Y138.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>DataP_1</twComp><twBEL>DataP_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y138.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.307</twDelInfo><twComp>DataP_01</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y138.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.082</twDelInfo><twComp>DataP_1</twComp><twBEL>DataP_1</twBEL></twPathDel><twLogDel>0.249</twLogDel><twRouteDel>0.307</twRouteDel><twTotDel>0.556</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">DCO</twDestClk><twPctLog>44.8</twPctLog><twPctRoute>55.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DataN_1 (SLICE_X46Y138.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.562</twSlack><twSrc BELType="FF">DataN_01</twSrc><twDest BELType="FF">DataN_1</twDest><twTotPathDel>0.562</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DataN_01</twSrc><twDest BELType='FF'>DataN_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">DCO</twSrcClk><twPathDel><twSite>SLICE_X46Y138.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>DataN_1</twComp><twBEL>DataN_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y138.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>DataN_01</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y138.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.082</twDelInfo><twComp>DataN_1</twComp><twBEL>DataN_1</twBEL></twPathDel><twLogDel>0.249</twLogDel><twRouteDel>0.313</twRouteDel><twTotDel>0.562</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">DCO</twDestClk><twPctLog>44.3</twPctLog><twPctRoute>55.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="81"><twPinLimitBanner>Component Switching Limit Checks: TS_DCO0 = PERIOD TIMEGRP &quot;ADC_DCO_LVDS0&quot; 3.125 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="82" type="MINLOWPULSE" name="Twpl" slack="1.725" period="3.125" constraintValue="1.562" deviceLimit="0.700" physResource="DataN_1/CLK" logResource="Mshreg_DataN_01/SRL16E/WS" locationPin="SLICE_X46Y138.CLK" clockNet="DCO"/><twPinLimit anchorID="83" type="MINLOWPULSE" name="Twpl" slack="1.725" period="3.125" constraintValue="1.562" deviceLimit="0.700" physResource="DataP_1/CLK" logResource="Mshreg_DataP_01/SRL16E/WS" locationPin="SLICE_X42Y138.CLK" clockNet="DCO"/><twPinLimit anchorID="84" type="MINHIGHPULSE" name="Twph" slack="1.753" period="3.125" constraintValue="1.562" deviceLimit="0.686" physResource="DataN_1/CLK" logResource="Mshreg_DataN_01/SRL16E/WS" locationPin="SLICE_X46Y138.CLK" clockNet="DCO"/></twPinLimitRpt></twConst><twConst anchorID="85" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_MuxClock_in = PERIOD &quot;MuxClock_in&quot; 25 ns HIGH 50 % INPUT_JITTER 375 ps;" ScopeName="">TS_DLL_CLK0_BUF = PERIOD TIMEGRP &quot;DLL_CLK0_BUF&quot; TS_MuxClock_in HIGH 50%         INPUT_JITTER 0.375 ns;</twConstName><twItemCnt>19</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>19</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>20.244</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point TriggerData_7 (SLICE_X90Y136.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.189</twSlack><twSrc BELType="FF">FastTrigDes_o</twSrc><twDest BELType="FF">TriggerData_7</twDest><twTotPathDel>2.972</twTotPathDel><twClkSkew dest = "5.865" src = "7.526">1.661</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.200" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.428</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>FastTrigDes_o</twSrc><twDest BELType='FF'>TriggerData_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X94Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="18.750">Clk160</twSrcClk><twPathDel><twSite>SLICE_X94Y158.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>FastTrigDes_o</twComp><twBEL>FastTrigDes_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y136.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.521</twDelInfo><twComp>FastTrigDes_o</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y136.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>TriggerData_7</twComp><twBEL>TriggerData_7</twBEL></twPathDel><twLogDel>1.451</twLogDel><twRouteDel>1.521</twRouteDel><twTotDel>2.972</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk40</twDestClk><twPctLog>48.8</twPctLog><twPctRoute>51.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point TriggerData_6 (SLICE_X90Y136.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.189</twSlack><twSrc BELType="FF">FastTrigDes_o</twSrc><twDest BELType="FF">TriggerData_6</twDest><twTotPathDel>2.972</twTotPathDel><twClkSkew dest = "5.865" src = "7.526">1.661</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.200" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.428</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>FastTrigDes_o</twSrc><twDest BELType='FF'>TriggerData_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X94Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="18.750">Clk160</twSrcClk><twPathDel><twSite>SLICE_X94Y158.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>FastTrigDes_o</twComp><twBEL>FastTrigDes_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y136.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.521</twDelInfo><twComp>FastTrigDes_o</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y136.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>TriggerData_7</twComp><twBEL>TriggerData_6</twBEL></twPathDel><twLogDel>1.451</twLogDel><twRouteDel>1.521</twRouteDel><twTotDel>2.972</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk40</twDestClk><twPctLog>48.8</twPctLog><twPctRoute>51.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point TriggerData_15 (SLICE_X102Y174.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.423</twSlack><twSrc BELType="FF">FastTrigDes_o</twSrc><twDest BELType="FF">TriggerData_15</twDest><twTotPathDel>2.823</twTotPathDel><twClkSkew dest = "5.950" src = "7.526">1.576</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.200" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.428</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>FastTrigDes_o</twSrc><twDest BELType='FF'>TriggerData_15</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X94Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="18.750">Clk160</twSrcClk><twPathDel><twSite>SLICE_X94Y158.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>FastTrigDes_o</twComp><twBEL>FastTrigDes_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y174.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>FastTrigDes_o</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y174.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>TriggerData_15</twComp><twBEL>TriggerData_15</twBEL></twPathDel><twLogDel>1.451</twLogDel><twRouteDel>1.372</twRouteDel><twTotDel>2.823</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk40</twDestClk><twPctLog>51.4</twPctLog><twPctRoute>48.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_DLL_CLK0_BUF = PERIOD TIMEGRP &quot;DLL_CLK0_BUF&quot; TS_MuxClock_in HIGH 50%
        INPUT_JITTER 0.375 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point TriggerData_15 (SLICE_X102Y174.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.927</twSlack><twSrc BELType="FF">TrigDes_o</twSrc><twDest BELType="FF">TriggerData_15</twDest><twTotPathDel>0.713</twTotPathDel><twClkSkew dest = "5.950" src = "7.592">1.642</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.200" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.428</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>TrigDes_o</twSrc><twDest BELType='FF'>TriggerData_15</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X99Y174.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Clk160</twSrcClk><twPathDel><twSite>SLICE_X99Y174.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>TrigDes_o</twComp><twBEL>TrigDes_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y174.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.482</twDelInfo><twComp>TrigDes_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X102Y174.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.082</twDelInfo><twComp>TriggerData_15</twComp><twBEL>TriggerData_15</twBEL></twPathDel><twLogDel>0.231</twLogDel><twRouteDel>0.482</twRouteDel><twTotDel>0.713</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk40</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point TriggerData_3 (SLICE_X90Y149.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>2.099</twSlack><twSrc BELType="FF">GroupAmp_3</twSrc><twDest BELType="FF">TriggerData_3</twDest><twTotPathDel>0.925</twTotPathDel><twClkSkew dest = "5.862" src = "7.464">1.602</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.200" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.428</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>GroupAmp_3</twSrc><twDest BELType='FF'>TriggerData_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X83Y148.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Clk160</twSrcClk><twPathDel><twSite>SLICE_X83Y148.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>GroupAmp&lt;3&gt;</twComp><twBEL>GroupAmp_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y149.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.694</twDelInfo><twComp>GroupAmp&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X90Y149.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.082</twDelInfo><twComp>TriggerData_3</twComp><twBEL>TriggerData_3</twBEL></twPathDel><twLogDel>0.231</twLogDel><twRouteDel>0.694</twRouteDel><twTotDel>0.925</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk40</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point TriggerData_5 (SLICE_X90Y144.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>2.099</twSlack><twSrc BELType="FF">GroupAmp_5</twSrc><twDest BELType="FF">TriggerData_5</twDest><twTotPathDel>0.925</twTotPathDel><twClkSkew dest = "5.856" src = "7.458">1.602</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.200" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.428</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>GroupAmp_5</twSrc><twDest BELType='FF'>TriggerData_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X83Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Clk160</twSrcClk><twPathDel><twSite>SLICE_X83Y145.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>GroupAmp&lt;5&gt;</twComp><twBEL>GroupAmp_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y144.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.694</twDelInfo><twComp>GroupAmp&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X90Y144.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.082</twDelInfo><twComp>TriggerData_5</twComp><twBEL>TriggerData_5</twBEL></twPathDel><twLogDel>0.231</twLogDel><twRouteDel>0.694</twRouteDel><twTotDel>0.925</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk40</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="98"><twPinLimitBanner>Component Switching Limit Checks: TS_DLL_CLK0_BUF = PERIOD TIMEGRP &quot;DLL_CLK0_BUF&quot; TS_MuxClock_in HIGH 50%
        INPUT_JITTER 0.375 ns;</twPinLimitBanner><twPinLimit anchorID="99" type="MINLOWPULSE" name="Tcl" slack="23.942" period="25.000" constraintValue="12.500" deviceLimit="0.529" physResource="TriggerData_15/CLK" logResource="TriggerData_15/CK" locationPin="SLICE_X102Y174.CLK" clockNet="Clk40"/><twPinLimit anchorID="100" type="MINLOWPULSE" name="Tcl" slack="23.942" period="25.000" constraintValue="12.500" deviceLimit="0.529" physResource="TriggerData_15/CLK" logResource="TriggerData_12/CK" locationPin="SLICE_X102Y174.CLK" clockNet="Clk40"/><twPinLimit anchorID="101" type="MINLOWPULSE" name="Tcl" slack="23.942" period="25.000" constraintValue="12.500" deviceLimit="0.529" physResource="TriggerData_3/CLK" logResource="TriggerData_3/CK" locationPin="SLICE_X90Y149.CLK" clockNet="Clk40"/></twPinLimitRpt></twConst><twConst anchorID="102" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC TS_MuxClock_in = PERIOD &quot;MuxClock_in&quot; 25 ns HIGH 50 % INPUT_JITTER 375 ps;" ScopeName="">TS_DLL_CLK2X_BUF = PERIOD TIMEGRP &quot;DLL_CLK2X_BUF&quot; TS_MuxClock_in / 2 HIGH 50%         INPUT_JITTER 0.375 ns;</twConstName><twItemCnt>358</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>153</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.642</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Led_B/ES1/Trig0 (SLICE_X51Y148.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.929</twSlack><twSrc BELType="FF">FastTrigDes_o</twSrc><twDest BELType="FF">Led_B/ES1/Trig0</twDest><twTotPathDel>2.726</twTotPathDel><twClkSkew dest = "7.359" src = "7.526">0.167</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.200" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.428</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>FastTrigDes_o</twSrc><twDest BELType='FF'>Led_B/ES1/Trig0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X94Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">Clk160</twSrcClk><twPathDel><twSite>SLICE_X94Y158.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>FastTrigDes_o</twComp><twBEL>FastTrigDes_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y148.BY</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.074</twDelInfo><twComp>FastTrigDes_o</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y148.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>Led_B/ES1/Trig1</twComp><twBEL>Led_B/ES1/Trig0</twBEL></twPathDel><twLogDel>0.652</twLogDel><twRouteDel>2.074</twRouteDel><twTotDel>2.726</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DelayReset_0 (SLICE_X69Y149.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.788</twSlack><twSrc BELType="FF">LT_Trig/Trig</twSrc><twDest BELType="FF">DelayReset_0</twDest><twTotPathDel>2.034</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.200" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.428</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>LT_Trig/Trig</twSrc><twDest BELType='FF'>DelayReset_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X64Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">Clk160</twSrcClk><twPathDel><twSite>SLICE_X64Y145.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>LT_Trig/Trig</twComp><twBEL>LT_Trig/Trig</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y149.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.703</twDelInfo><twComp>LT_Trig/Trig</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y149.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>DelayReset_0</twComp><twBEL>DelayReset_0</twBEL></twPathDel><twLogDel>1.331</twLogDel><twRouteDel>0.703</twRouteDel><twTotDel>2.034</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twDestClk><twPctLog>65.4</twPctLog><twPctRoute>34.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DelayReset_0 (SLICE_X69Y149.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.102</twSlack><twSrc BELType="FF">Amp_Trig/Trig</twSrc><twDest BELType="FF">DelayReset_0</twDest><twTotPathDel>1.649</twTotPathDel><twClkSkew dest = "7.356" src = "7.427">0.071</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.200" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.428</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Amp_Trig/Trig</twSrc><twDest BELType='FF'>DelayReset_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X78Y156.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">Clk160</twSrcClk><twPathDel><twSite>SLICE_X78Y156.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>Amp_Trig/Trig</twComp><twBEL>Amp_Trig/Trig</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y149.BY</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.997</twDelInfo><twComp>Amp_Trig/Trig</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y149.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>DelayReset_0</twComp><twBEL>DelayReset_0</twBEL></twPathDel><twLogDel>0.652</twLogDel><twRouteDel>0.997</twRouteDel><twTotDel>1.649</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP &quot;DLL_CLK2X_BUF&quot; TS_MuxClock_in / 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Led_B/ES1/Trig1 (SLICE_X51Y148.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.558</twSlack><twSrc BELType="FF">Led_B/ES1/Trig0</twSrc><twDest BELType="FF">Led_B/ES1/Trig1</twDest><twTotPathDel>0.558</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Led_B/ES1/Trig0</twSrc><twDest BELType='FF'>Led_B/ES1/Trig1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y148.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X51Y148.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>Led_B/ES1/Trig1</twComp><twBEL>Led_B/ES1/Trig0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y148.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.324</twDelInfo><twComp>Led_B/ES1/Trig0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y148.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.079</twDelInfo><twComp>Led_B/ES1/Trig1</twComp><twBEL>Led_B/ES1/Trig1</twBEL></twPathDel><twLogDel>0.234</twLogDel><twRouteDel>0.324</twRouteDel><twTotDel>0.558</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Led_B/DurTrig_SRFF/Trig (SLICE_X49Y149.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.563</twSlack><twSrc BELType="FF">Led_B/ES1/Trig0</twSrc><twDest BELType="FF">Led_B/DurTrig_SRFF/Trig</twDest><twTotPathDel>0.576</twTotPathDel><twClkSkew dest = "0.726" src = "0.713">-0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Led_B/ES1/Trig0</twSrc><twDest BELType='FF'>Led_B/DurTrig_SRFF/Trig</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y148.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X51Y148.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>Led_B/ES1/Trig1</twComp><twBEL>Led_B/ES1/Trig0</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y149.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.388</twDelInfo><twComp>Led_B/ES1/Trig0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y149.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">-0.125</twDelInfo><twComp>Led_B/DurTrig_SRFF/Trig</twComp><twBEL>Led_B/DurTrig_SRFF/Mmux_Trig_PWR_10_o_MUX_4_o11</twBEL><twBEL>Led_B/DurTrig_SRFF/Trig</twBEL></twPathDel><twLogDel>0.188</twLogDel><twRouteDel>0.388</twRouteDel><twTotDel>0.576</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twDestClk><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Led_B/DurTrig_SRFF/Trig (SLICE_X49Y149.G2), 1 path
</twPathRptBanner><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.651</twSlack><twSrc BELType="FF">Led_B/ES1/Trig1</twSrc><twDest BELType="FF">Led_B/DurTrig_SRFF/Trig</twDest><twTotPathDel>0.664</twTotPathDel><twClkSkew dest = "0.726" src = "0.713">-0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Led_B/ES1/Trig1</twSrc><twDest BELType='FF'>Led_B/DurTrig_SRFF/Trig</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y148.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X51Y148.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>Led_B/ES1/Trig1</twComp><twBEL>Led_B/ES1/Trig1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y149.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.476</twDelInfo><twComp>Led_B/ES1/Trig1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y149.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">-0.125</twDelInfo><twComp>Led_B/DurTrig_SRFF/Trig</twComp><twBEL>Led_B/DurTrig_SRFF/Mmux_Trig_PWR_10_o_MUX_4_o11</twBEL><twBEL>Led_B/DurTrig_SRFF/Trig</twBEL></twPathDel><twLogDel>0.188</twLogDel><twRouteDel>0.476</twRouteDel><twTotDel>0.664</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="115"><twPinLimitBanner>Component Switching Limit Checks: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP &quot;DLL_CLK2X_BUF&quot; TS_MuxClock_in / 2 HIGH 50%
        INPUT_JITTER 0.375 ns;</twPinLimitBanner><twPinLimit anchorID="116" type="MINLOWPULSE" name="Twpl" slack="11.100" period="12.500" constraintValue="6.250" deviceLimit="0.700" physResource="DelayReset_5/CLK" logResource="Mshreg_DelayReset_5/SRL16E/WS" locationPin="SLICE_X66Y146.CLK" clockNet="ADC_CLK_OBUF"/><twPinLimit anchorID="117" type="MINHIGHPULSE" name="Twph" slack="11.128" period="12.500" constraintValue="6.250" deviceLimit="0.686" physResource="DelayReset_5/CLK" logResource="Mshreg_DelayReset_5/SRL16E/WS" locationPin="SLICE_X66Y146.CLK" clockNet="ADC_CLK_OBUF"/><twPinLimit anchorID="118" type="MINLOWPULSE" name="Tcl" slack="11.442" period="12.500" constraintValue="6.250" deviceLimit="0.529" physResource="Led_B/Prescaler/count&lt;0&gt;/CLK" logResource="Led_B/Prescaler/count_0/CK" locationPin="SLICE_X42Y121.CLK" clockNet="ADC_CLK_OBUF"/></twPinLimitRpt></twConst><twConst anchorID="119" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC TS_MuxClock_in = PERIOD &quot;MuxClock_in&quot; 25 ns HIGH 50 % INPUT_JITTER 375 ps;" ScopeName="">TS_DLL_CLKFX_BUF = PERIOD TIMEGRP &quot;DLL_CLKFX_BUF&quot; TS_MuxClock_in / 4 HIGH 50%         INPUT_JITTER 0.375 ns;</twConstName><twItemCnt>298</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>169</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.900</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point TrigDes_o (SLICE_X99Y174.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.350</twSlack><twSrc BELType="FF">Reset_Trig/Trig</twSrc><twDest BELType="FF">TrigDes_o</twDest><twTotPathDel>4.472</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.200" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.428</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Reset_Trig/Trig</twSrc><twDest BELType='FF'>TrigDes_o</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X60Y144.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X60Y144.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>Reset_Trig/Trig</twComp><twBEL>Reset_Trig/Trig</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y174.SR</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">3.075</twDelInfo><twComp>Reset_Trig/Trig</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y174.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>TrigDes_o</twComp><twBEL>TrigDes_o</twBEL></twPathDel><twLogDel>1.397</twLogDel><twRouteDel>3.075</twRouteDel><twTotDel>4.472</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">Clk160</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point GroupAmp_7 (SLICE_X83Y138.CE), 2 paths
</twPathRptBanner><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.180</twSlack><twSrc BELType="FF">LT_Trig/Trig</twSrc><twDest BELType="FF">GroupAmp_7</twDest><twTotPathDel>3.782</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.288</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>LT_Trig/Trig</twSrc><twDest BELType='FF'>GroupAmp_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X64Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk160</twSrcClk><twPathDel><twSite>SLICE_X64Y145.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>LT_Trig/Trig</twComp><twBEL>LT_Trig/Trig</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y156.F3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.118</twDelInfo><twComp>LT_Trig/Trig</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y156.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>Amp_Trig/Trig</twComp><twBEL>GroupLT_Trig_GroupAmp_Trig_AND_57_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y138.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.556</twDelInfo><twComp>GroupLT_Trig_GroupAmp_Trig_AND_57_o</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y138.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>GroupAmp&lt;7&gt;</twComp><twBEL>GroupAmp_7</twBEL></twPathDel><twLogDel>1.108</twLogDel><twRouteDel>2.674</twRouteDel><twTotDel>3.782</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">Clk160</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.696</twSlack><twSrc BELType="FF">Amp_Trig/Trig</twSrc><twDest BELType="FF">GroupAmp_7</twDest><twTotPathDel>3.266</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.288</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Amp_Trig/Trig</twSrc><twDest BELType='FF'>GroupAmp_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y156.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk160</twSrcClk><twPathDel><twSite>SLICE_X78Y156.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>Amp_Trig/Trig</twComp><twBEL>Amp_Trig/Trig</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y156.F1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>Amp_Trig/Trig</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y156.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>Amp_Trig/Trig</twComp><twBEL>GroupLT_Trig_GroupAmp_Trig_AND_57_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y138.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.556</twDelInfo><twComp>GroupLT_Trig_GroupAmp_Trig_AND_57_o</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y138.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>GroupAmp&lt;7&gt;</twComp><twBEL>GroupAmp_7</twBEL></twPathDel><twLogDel>1.108</twLogDel><twRouteDel>2.158</twRouteDel><twTotDel>3.266</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">Clk160</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point GroupAmp_6 (SLICE_X83Y138.CE), 2 paths
</twPathRptBanner><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.180</twSlack><twSrc BELType="FF">LT_Trig/Trig</twSrc><twDest BELType="FF">GroupAmp_6</twDest><twTotPathDel>3.782</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.288</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>LT_Trig/Trig</twSrc><twDest BELType='FF'>GroupAmp_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X64Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk160</twSrcClk><twPathDel><twSite>SLICE_X64Y145.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>LT_Trig/Trig</twComp><twBEL>LT_Trig/Trig</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y156.F3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.118</twDelInfo><twComp>LT_Trig/Trig</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y156.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>Amp_Trig/Trig</twComp><twBEL>GroupLT_Trig_GroupAmp_Trig_AND_57_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y138.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.556</twDelInfo><twComp>GroupLT_Trig_GroupAmp_Trig_AND_57_o</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y138.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>GroupAmp&lt;7&gt;</twComp><twBEL>GroupAmp_6</twBEL></twPathDel><twLogDel>1.108</twLogDel><twRouteDel>2.674</twRouteDel><twTotDel>3.782</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">Clk160</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.696</twSlack><twSrc BELType="FF">Amp_Trig/Trig</twSrc><twDest BELType="FF">GroupAmp_6</twDest><twTotPathDel>3.266</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.288</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Amp_Trig/Trig</twSrc><twDest BELType='FF'>GroupAmp_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y156.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk160</twSrcClk><twPathDel><twSite>SLICE_X78Y156.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>Amp_Trig/Trig</twComp><twBEL>Amp_Trig/Trig</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y156.F1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>Amp_Trig/Trig</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y156.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>Amp_Trig/Trig</twComp><twBEL>GroupLT_Trig_GroupAmp_Trig_AND_57_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y138.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.556</twDelInfo><twComp>GroupLT_Trig_GroupAmp_Trig_AND_57_o</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y138.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>GroupAmp&lt;7&gt;</twComp><twBEL>GroupAmp_6</twBEL></twPathDel><twLogDel>1.108</twLogDel><twRouteDel>2.158</twRouteDel><twTotDel>3.266</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">Clk160</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_DLL_CLKFX_BUF = PERIOD TIMEGRP &quot;DLL_CLKFX_BUF&quot; TS_MuxClock_in / 4 HIGH 50%
        INPUT_JITTER 0.375 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Sub_Ped_7 (SLICE_X56Y144.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.335</twSlack><twSrc BELType="FF">Reset_Trig/Trig_1</twSrc><twDest BELType="FF">Sub_Ped_7</twDest><twTotPathDel>0.744</twTotPathDel><twClkSkew dest = "7.306" src = "7.325">0.019</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.200" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.428</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Reset_Trig/Trig_1</twSrc><twDest BELType='FF'>Sub_Ped_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X61Y144.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X61Y144.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>Reset_Trig/Trig_1</twComp><twBEL>Reset_Trig/Trig_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y144.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.513</twDelInfo><twComp>Reset_Trig/Trig_1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y144.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.082</twDelInfo><twComp>Sub_Ped_7</twComp><twBEL>Sub_Ped_7</twBEL></twPathDel><twLogDel>0.231</twLogDel><twRouteDel>0.513</twRouteDel><twTotDel>0.744</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clk160</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Sub_Ped_6 (SLICE_X56Y144.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.335</twSlack><twSrc BELType="FF">Reset_Trig/Trig_1</twSrc><twDest BELType="FF">Sub_Ped_6</twDest><twTotPathDel>0.744</twTotPathDel><twClkSkew dest = "7.306" src = "7.325">0.019</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.200" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.428</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Reset_Trig/Trig_1</twSrc><twDest BELType='FF'>Sub_Ped_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X61Y144.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X61Y144.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>Reset_Trig/Trig_1</twComp><twBEL>Reset_Trig/Trig_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y144.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.513</twDelInfo><twComp>Reset_Trig/Trig_1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y144.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.082</twDelInfo><twComp>Sub_Ped_7</twComp><twBEL>Sub_Ped_6</twBEL></twPathDel><twLogDel>0.231</twLogDel><twRouteDel>0.513</twRouteDel><twTotDel>0.744</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clk160</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LT_Trig/Trig (SLICE_X64Y145.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.338</twSlack><twSrc BELType="FF">Reset_Trig/Trig</twSrc><twDest BELType="FF">LT_Trig/Trig</twDest><twTotPathDel>0.768</twTotPathDel><twClkSkew dest = "7.327" src = "7.325">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.200" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.428</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Reset_Trig/Trig</twSrc><twDest BELType='FF'>LT_Trig/Trig</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y144.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X60Y144.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>Reset_Trig/Trig</twComp><twBEL>Reset_Trig/Trig</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y145.G4</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twFalling">0.580</twDelInfo><twComp>Reset_Trig/Trig</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y145.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">-0.143</twDelInfo><twComp>LT_Trig/Trig</twComp><twBEL>LT_Trig/Mmux_Trig_PWR_10_o_MUX_4_o11</twBEL><twBEL>LT_Trig/Trig</twBEL></twPathDel><twLogDel>0.188</twLogDel><twRouteDel>0.580</twRouteDel><twTotDel>0.768</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clk160</twDestClk><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="136"><twPinLimitBanner>Component Switching Limit Checks: TS_DLL_CLKFX_BUF = PERIOD TIMEGRP &quot;DLL_CLKFX_BUF&quot; TS_MuxClock_in / 4 HIGH 50%
        INPUT_JITTER 0.375 ns;</twPinLimitBanner><twPinLimit anchorID="137" type="MINLOWPULSE" name="Tcl" slack="5.192" period="6.250" constraintValue="3.125" deviceLimit="0.529" physResource="AverData_med&lt;1&gt;/CLK" logResource="AverData_med_1/CK" locationPin="SLICE_X57Y139.CLK" clockNet="Clk160"/><twPinLimit anchorID="138" type="MINLOWPULSE" name="Tcl" slack="5.192" period="6.250" constraintValue="3.125" deviceLimit="0.529" physResource="AverData_med&lt;2&gt;/CLK" logResource="AverData_med_2/CK" locationPin="SLICE_X57Y140.CLK" clockNet="Clk160"/><twPinLimit anchorID="139" type="MINLOWPULSE" name="Tcl" slack="5.192" period="6.250" constraintValue="3.125" deviceLimit="0.529" physResource="AverData_med&lt;2&gt;/CLK" logResource="AverData_med_3/CK" locationPin="SLICE_X57Y140.CLK" clockNet="Clk160"/></twPinLimitRpt></twConst><twConstRollupTable uID="3" anchorID="140"><twConstRollup name="TS_MuxClock_in" fullName="TS_MuxClock_in = PERIOD TIMEGRP &quot;MuxClock_in&quot; 25 ns HIGH 50% INPUT_JITTER         0.375 ns;" type="origin" depth="0" requirement="25.000" prefType="period" actual="10.000" actualRollup="20.244" errors="0" errorRollup="0" items="0" itemsRollup="675"/><twConstRollup name="TS_DLL_CLK0_BUF" fullName="TS_DLL_CLK0_BUF = PERIOD TIMEGRP &quot;DLL_CLK0_BUF&quot; TS_MuxClock_in HIGH 50%         INPUT_JITTER 0.375 ns;" type="child" depth="1" requirement="25.000" prefType="period" actual="20.244" actualRollup="N/A" errors="0" errorRollup="0" items="19" itemsRollup="0"/><twConstRollup name="TS_DLL_CLK2X_BUF" fullName="TS_DLL_CLK2X_BUF = PERIOD TIMEGRP &quot;DLL_CLK2X_BUF&quot; TS_MuxClock_in / 2 HIGH 50%         INPUT_JITTER 0.375 ns;" type="child" depth="1" requirement="12.500" prefType="period" actual="6.642" actualRollup="N/A" errors="0" errorRollup="0" items="358" itemsRollup="0"/><twConstRollup name="TS_DLL_CLKFX_BUF" fullName="TS_DLL_CLKFX_BUF = PERIOD TIMEGRP &quot;DLL_CLKFX_BUF&quot; TS_MuxClock_in / 4 HIGH 50%         INPUT_JITTER 0.375 ns;" type="child" depth="1" requirement="6.250" prefType="period" actual="4.900" actualRollup="N/A" errors="0" errorRollup="0" items="298" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="141">0</twUnmetConstCnt><twDataSheet anchorID="142" twNameLen="17"><twClk2SUList anchorID="143" twDestWidth="17"><twDest>ADC_DCO_LVDS&lt;0&gt;</twDest><twClk2SU><twSrc>ADC_DCO_LVDS&lt;0&gt;</twSrc><twRiseRise>2.732</twRiseRise></twClk2SU><twClk2SU><twSrc>ADC_DCO_LVDS_n&lt;0&gt;</twSrc><twRiseRise>2.732</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="144" twDestWidth="17"><twDest>ADC_DCO_LVDS_n&lt;0&gt;</twDest><twClk2SU><twSrc>ADC_DCO_LVDS&lt;0&gt;</twSrc><twRiseRise>2.732</twRiseRise></twClk2SU><twClk2SU><twSrc>ADC_DCO_LVDS_n&lt;0&gt;</twSrc><twRiseRise>2.732</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="145" twDestWidth="6"><twDest>FCT_40</twDest><twClk2SU><twSrc>FCT_40</twSrc><twRiseRise>3.996</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="146" twDestWidth="11"><twDest>MuxClock_in</twDest><twClk2SU><twSrc>MuxClock_in</twSrc><twRiseRise>5.061</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="147" twDestWidth="6"><twDest>Qclock</twDest><twClk2SU><twSrc>Qclock</twSrc><twRiseRise>3.037</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="148"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>1380</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>637</twConnCnt></twConstCov><twStats anchorID="149"><twMinPer>20.244</twMinPer><twFootnote number="1" /><twMaxFreq>49.397</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Feb 14 13:53:17 2019 </twTimestamp></twFoot><twClientInfo anchorID="150"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 341 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
