/**********************************************************************/
/*   ____  ____                                                       */
/*  /   /\/   /                                                       */
/* /___/  \  /                                                        */
/* \   \   \/                                                       */
/*  \   \        Copyright (c) 2003-2009 Xilinx, Inc.                */
/*  /   /          All Right Reserved.                                 */
/* /---/   /\                                                         */
/* \   \  /  \                                                      */
/*  \___\/\___\                                                    */
/***********************************************************************/

/* This file is designed for use with ISim build 0x9ca8bed6 */

#define XSI_HIDE_SYMBOL_SPEC true
#include "xsi.h"
#include <memory.h>
#ifdef __GNUC__
#include <stdlib.h>
#else
#include <malloc.h>
#define alloca _alloca
#endif
static const char *ng0 = "/home/m1/durand/Documents/AEO/Nexys3V6/select_out.vhd";
extern char *IEEE_P_3620187407;

int ieee_p_3620187407_sub_5109402382352621412_3965413181(char *, char *, char *);


static void work_a_0673290681_3212880686_p_0(char *t0)
{
    char *t1;
    char *t2;
    unsigned int t3;
    unsigned int t4;
    char *t5;
    int t6;
    int t7;
    unsigned int t8;
    unsigned int t9;
    unsigned int t10;
    unsigned int t11;
    char *t12;
    char *t13;
    char *t14;
    char *t15;
    char *t16;
    char *t17;
    char *t18;

LAB0:    xsi_set_current_line(53, ng0);

LAB3:    t1 = (t0 + 1968U);
    t2 = *((char **)t1);
    t3 = (7 - 1);
    t4 = (t3 * 1U);
    t1 = (t0 + 1032U);
    t5 = *((char **)t1);
    t1 = (t0 + 6656U);
    t6 = ieee_p_3620187407_sub_5109402382352621412_3965413181(IEEE_P_3620187407, t5, t1);
    t7 = (t6 - 0);
    t8 = (t7 * 1);
    xsi_vhdl_check_range_of_index(0, 3, 1, t6);
    t9 = (8U * t8);
    t10 = (0 + t9);
    t11 = (t10 + t4);
    t12 = (t2 + t11);
    t13 = (t0 + 4136);
    t14 = (t13 + 56U);
    t15 = *((char **)t14);
    t16 = (t15 + 56U);
    t17 = *((char **)t16);
    memcpy(t17, t12, 2U);
    xsi_driver_first_trans_fast_port(t13);

LAB2:    t18 = (t0 + 4008);
    *((int *)t18) = 1;

LAB1:    return;
LAB4:    goto LAB2;

}

static void work_a_0673290681_3212880686_p_1(char *t0)
{
    char *t1;
    char *t2;
    unsigned int t3;
    unsigned int t4;
    char *t5;
    int t6;
    int t7;
    unsigned int t8;
    unsigned int t9;
    unsigned int t10;
    unsigned int t11;
    char *t12;
    char *t13;
    char *t14;
    char *t15;
    char *t16;
    char *t17;
    char *t18;

LAB0:    xsi_set_current_line(54, ng0);

LAB3:    t1 = (t0 + 1968U);
    t2 = *((char **)t1);
    t3 = (7 - 3);
    t4 = (t3 * 1U);
    t1 = (t0 + 1032U);
    t5 = *((char **)t1);
    t1 = (t0 + 6656U);
    t6 = ieee_p_3620187407_sub_5109402382352621412_3965413181(IEEE_P_3620187407, t5, t1);
    t7 = (t6 - 0);
    t8 = (t7 * 1);
    xsi_vhdl_check_range_of_index(0, 3, 1, t6);
    t9 = (8U * t8);
    t10 = (0 + t9);
    t11 = (t10 + t4);
    t12 = (t2 + t11);
    t13 = (t0 + 4200);
    t14 = (t13 + 56U);
    t15 = *((char **)t14);
    t16 = (t15 + 56U);
    t17 = *((char **)t16);
    memcpy(t17, t12, 2U);
    xsi_driver_first_trans_fast_port(t13);

LAB2:    t18 = (t0 + 4024);
    *((int *)t18) = 1;

LAB1:    return;
LAB4:    goto LAB2;

}

static void work_a_0673290681_3212880686_p_2(char *t0)
{
    char *t1;
    char *t2;
    unsigned int t3;
    unsigned int t4;
    char *t5;
    int t6;
    int t7;
    unsigned int t8;
    unsigned int t9;
    unsigned int t10;
    unsigned int t11;
    char *t12;
    char *t13;
    char *t14;
    char *t15;
    char *t16;
    char *t17;
    char *t18;

LAB0:    xsi_set_current_line(55, ng0);

LAB3:    t1 = (t0 + 1968U);
    t2 = *((char **)t1);
    t3 = (7 - 5);
    t4 = (t3 * 1U);
    t1 = (t0 + 1032U);
    t5 = *((char **)t1);
    t1 = (t0 + 6656U);
    t6 = ieee_p_3620187407_sub_5109402382352621412_3965413181(IEEE_P_3620187407, t5, t1);
    t7 = (t6 - 0);
    t8 = (t7 * 1);
    xsi_vhdl_check_range_of_index(0, 3, 1, t6);
    t9 = (8U * t8);
    t10 = (0 + t9);
    t11 = (t10 + t4);
    t12 = (t2 + t11);
    t13 = (t0 + 4264);
    t14 = (t13 + 56U);
    t15 = *((char **)t14);
    t16 = (t15 + 56U);
    t17 = *((char **)t16);
    memcpy(t17, t12, 2U);
    xsi_driver_first_trans_fast_port(t13);

LAB2:    t18 = (t0 + 4040);
    *((int *)t18) = 1;

LAB1:    return;
LAB4:    goto LAB2;

}

static void work_a_0673290681_3212880686_p_3(char *t0)
{
    char *t1;
    char *t2;
    unsigned int t3;
    unsigned int t4;
    char *t5;
    int t6;
    int t7;
    unsigned int t8;
    unsigned int t9;
    unsigned int t10;
    unsigned int t11;
    char *t12;
    char *t13;
    char *t14;
    char *t15;
    char *t16;
    char *t17;
    char *t18;

LAB0:    xsi_set_current_line(56, ng0);

LAB3:    t1 = (t0 + 1968U);
    t2 = *((char **)t1);
    t3 = (7 - 7);
    t4 = (t3 * 1U);
    t1 = (t0 + 1032U);
    t5 = *((char **)t1);
    t1 = (t0 + 6656U);
    t6 = ieee_p_3620187407_sub_5109402382352621412_3965413181(IEEE_P_3620187407, t5, t1);
    t7 = (t6 - 0);
    t8 = (t7 * 1);
    xsi_vhdl_check_range_of_index(0, 3, 1, t6);
    t9 = (8U * t8);
    t10 = (0 + t9);
    t11 = (t10 + t4);
    t12 = (t2 + t11);
    t13 = (t0 + 4328);
    t14 = (t13 + 56U);
    t15 = *((char **)t14);
    t16 = (t15 + 56U);
    t17 = *((char **)t16);
    memcpy(t17, t12, 2U);
    xsi_driver_first_trans_fast_port(t13);

LAB2:    t18 = (t0 + 4056);
    *((int *)t18) = 1;

LAB1:    return;
LAB4:    goto LAB2;

}


extern void work_a_0673290681_3212880686_init()
{
	static char *pe[] = {(void *)work_a_0673290681_3212880686_p_0,(void *)work_a_0673290681_3212880686_p_1,(void *)work_a_0673290681_3212880686_p_2,(void *)work_a_0673290681_3212880686_p_3};
	xsi_register_didat("work_a_0673290681_3212880686", "isim/masterbench_isim_beh.exe.sim/work/a_0673290681_3212880686.didat");
	xsi_register_executes(pe);
}
