# üîß picoMIPS Processor ‚Äì Gaussian Smoothing on FPGA (SystemVerilog)

This repository contains the full RTL implementation, testbenches, simulation outputs, and HEX-programmed waveform files for a custom-designed **picoMIPS processor** capable of computing **Gaussian smoothing** using an embedded instruction set architecture (ISA). The processor is implemented in **SystemVerilog**, simulated in **ModelSim**, and synthesized for **Intel DE1-SoC (Cyclone V)** FPGA.

---

## üìÅ Repository Structure

- `src/` ‚Äì Core SystemVerilog modules  
  - `alu.sv` ‚Äì ALU with truncated multiplication and signed arithmetic  
  - `control_unit.sv` ‚Äì FSM control logic for opcode decoding  
  - `counter.sv` ‚Äì 3-bit counter for address sequencing  
  - `instruction_memory.sv` ‚Äì Program ROM reading `program.hex`  
  - `picoMIPS.sv` ‚Äì Main top-level processor design  
  - `picoMIPS4test.sv` ‚Äì Version for ModelSim waveform visualization  
  - `program_counter.sv` ‚Äì Program Counter logic  
  - `register_file.sv` ‚Äì Register set with 2 read and 1 write port  
  - `wave.sv` ‚Äì ROM module to read waveform values from `wave.hex`  

- `testbenches/` ‚Äì SystemVerilog testbenches for simulation  
  - `alu_tb.sv` ‚Äì ALU operation tests  
  - `control_unit_tb.sv` ‚Äì FSM output validation  
  - `instruction_memory_tb.sv` ‚Äì ROM read test  
  - `picoMIPS_tb.sv` ‚Äì Top-level simulation testbench  
  - `program_counter_tb.sv` ‚Äì PC increment/reset logic test  
  - `register_file_tb.sv` ‚Äì Register read/write operations  
  - `waveform_rom_tb.sv` ‚Äì Waveform ROM content output check  

- `hex files/` ‚Äì Input data for ROM modules  
  - `program.hex` ‚Äì Instruction memory image  
  - `wave.hex` ‚Äì ROM input waveform for smoothing  

- `Oput_files/` ‚Äì Simulation and implementation results  
  - `Block_diagram.png` ‚Äì Top-level architecture schematic  
  - `Design_Details.png` ‚Äì High-level datapath and control overview  
  - `ES_Output Video.mp4` ‚Äì Real-time FPGA LED output recording  
  - `FPGA_Output.png` ‚Äì Final FPGA LED result  
  - `ModelSim_Output.png` ‚Äì Screenshot of successful ModelSim run  
  - `Output` ‚Äì Quantized smoothed waveform output  
  - `Resource_Usage.png` ‚Äì FPGA resource utilization (ALMs, regs, etc.)  

- `picoMIPS-Flow Summary.rpt` ‚Äì Intel Quartus synthesis and fitting report  
- `README.md` ‚Äì Project documentation and setup guide  



---

## üß† Project Overview

The design mimics a simplified RISC-V-inspired ISA customized for signal processing. Key features include:

- 8-bit 2's complement arithmetic
- Support for custom instructions:
  - `LOADW` (waveform ROM read)
  - `ADDI`, `MUL`, `MOVE`
  - `IN`, `OUT`, `HALT`
- Instruction memory initialized from `program.hex`
- Waveform ROM initialized from `wave.hex`
- Output displayed on DE1-SoC board LEDs (`LED[7:0]`)
- Control via switches (`SW[7:0]`, `SW[8]`, `SW[9]`)

---

## ‚öôÔ∏è Platform Configuration

- **Platform**: Altera Cyclone V FPGA (DE1‚ÄìSoC)
- **Programming Tool**: Intel Quartus
- **ROM Initialization**: `program.hex` and `wave.hex` preloaded
- **I/O Mapping**:
  - `SW[7:0]`: Index `i` input
  - `SW[8]`: Execution trigger
  - `SW[9]`: Active-low reset
  - `LED[7:0]`: Output smoothed value `S[i]`

---

## üì§ Output Artifacts

| File                       | Description                                       |
|----------------------------|---------------------------------------------------|
| **Block_diagram.png**      | System-level schematic of picoMIPS design        |
| **Design_Details.png**     | ALU and control flow overview                    |
| **ModelSim_Output.png**    | RTL waveform verification (Gaussian output)      |
| **FPGA_Output.png**        | On-board LED verification on DE1-SoC             |
| **Resource_Usage.png**     | Quartus resource utilization report              |
| **ES_Output Video.mp4**    | Demo of on-board execution result                |

---

## ‚úÖ Features

- RTL-synthesizable RISC-style pipeline
- ALU supports ADD and MUL (MUL upper bits truncated)
- Fully combinational control logic
- Modular design with testbenches for each submodule
- LED-based Gaussian output validation
- Optimized for embedded signal processing workloads

---

## üõ†Ô∏è Simulation Instructions

1. Launch **ModelSim**  
2. Compile all `src/` files and respective `testbenches/`  
3. Load `picoMIPS_tb.sv` and simulate  
4. View waveform output and register activity  
5. Modify `.hex` files for new instruction sequences

---

Let me know if you‚Äôd like to add FPGA pin mappings, synthesis timing reports!
