// Seed: 2976097491
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always assign id_6 = id_8 * -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd55,
    parameter id_2 = 32'd73
) (
    input wire _id_0,
    output uwire id_1,
    input tri0 _id_2,
    input supply1 id_3,
    input wor id_4
);
  logic [id_0 : id_2] id_6;
  ;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
