// Seed: 1909210407
module module_0 (
    input supply1 id_0,
    output wor id_1,
    input tri1 id_2,
    output tri1 id_3,
    output wor id_4,
    input supply0 id_5,
    output supply0 id_6,
    output tri1 id_7,
    input wor id_8,
    input tri1 id_9,
    input tri id_10,
    input wor id_11,
    input tri id_12,
    input supply1 id_13,
    input wor id_14
);
endmodule
module module_1 #(
    parameter id_0  = 32'd34,
    parameter id_12 = 32'd39,
    parameter id_5  = 32'd34
) (
    input tri0 _id_0,
    output logic id_1,
    input supply0 id_2,
    input supply0 id_3,
    output supply0 id_4,
    input tri0 _id_5,
    input wor id_6,
    input tri id_7,
    input supply1 id_8,
    input tri0 id_9,
    output uwire id_10,
    input uwire id_11,
    input wire _id_12,
    output uwire id_13,
    output uwire id_14
);
  assign id_10 = 1;
  generate
    assign id_13 = -1;
  endgenerate
  assign id_14 = 1;
  logic [id_0 : id_5  ==  1] id_16;
  ;
  logic [7:0] id_17;
  parameter id_18 = 1;
  assign id_17[id_12] = 1'b0;
  logic [-1 'd0 : ""] id_19;
  ;
  always begin : LABEL_0
    id_1 = id_12;
  end
  wire id_20;
  wire id_21;
  module_0 modCall_1 (
      id_3,
      id_13,
      id_2,
      id_14,
      id_13,
      id_11,
      id_4,
      id_4,
      id_6,
      id_2,
      id_11,
      id_3,
      id_6,
      id_7,
      id_11
  );
  assign modCall_1.id_6 = 0;
  localparam id_22 = id_18;
  wor id_23;
  assign id_19 = id_16;
  assign id_23 = -1;
  assign id_17 = id_17;
  logic [id_5 : ""] id_24 = id_7;
endmodule
