#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Oct  4 15:38:45 2024
# Process ID: 18667
# Current directory: /home/chuck/uni/Torino/Laboratori/Specification/lab_01/lab_01.runs/synth_1
# Command line: vivado -log Testbench.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Testbench.tcl
# Log file: /home/chuck/uni/Torino/Laboratori/Specification/lab_01/lab_01.runs/synth_1/Testbench.vds
# Journal file: /home/chuck/uni/Torino/Laboratori/Specification/lab_01/lab_01.runs/synth_1/vivado.jou
# Running On        :Aries-Work
# Platform          :Fedora
# Operating System  :Fedora Linux 40 (KDE Plasma)
# Processor Detail  :AMD Ryzen 5 7640U w/ Radeon 760M Graphics
# CPU Frequency     :2262.441 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :16026 MB
# Swap memory       :8589 MB
# Total Virtual     :24616 MB
# Available Virtual :19034 MB
#-----------------------------------------------------------
source Testbench.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/chuck/uni/Torino/Laboratori/Specification/lab_01/lab_01.srcs/utils_1/imports/synth_1/Testbench.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/chuck/uni/Torino/Laboratori/Specification/lab_01/lab_01.srcs/utils_1/imports/synth_1/Testbench.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Testbench -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18688
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2020.051 ; gain = 391.777 ; free physical = 3079 ; free virtual = 17149
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Testbench' [/home/chuck/uni/Torino/Laboratori/Specification/lab_01/lab_01.srcs/sources_1/imports/Specification/fulladder_tb.vhd:7]
INFO: [Synth 8-3491] module 'fulladder' declared at '/home/chuck/uni/Torino/Laboratori/Specification/lab_01/lab_01.srcs/sources_1/imports/Specification/fulladder.vhd:4' bound to instance 'CompToTest' of component 'fulladder' [/home/chuck/uni/Torino/Laboratori/Specification/lab_01/lab_01.srcs/sources_1/imports/Specification/fulladder_tb.vhd:17]
INFO: [Synth 8-638] synthesizing module 'fulladder' [/home/chuck/uni/Torino/Laboratori/Specification/lab_01/lab_01.srcs/sources_1/imports/Specification/fulladder.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'fulladder' (0#1) [/home/chuck/uni/Torino/Laboratori/Specification/lab_01/lab_01.srcs/sources_1/imports/Specification/fulladder.vhd:10]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/chuck/uni/Torino/Laboratori/Specification/lab_01/lab_01.srcs/sources_1/imports/Specification/fulladder_tb.vhd:23]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/chuck/uni/Torino/Laboratori/Specification/lab_01/lab_01.srcs/sources_1/imports/Specification/fulladder_tb.vhd:26]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/chuck/uni/Torino/Laboratori/Specification/lab_01/lab_01.srcs/sources_1/imports/Specification/fulladder_tb.vhd:29]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/chuck/uni/Torino/Laboratori/Specification/lab_01/lab_01.srcs/sources_1/imports/Specification/fulladder_tb.vhd:32]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/chuck/uni/Torino/Laboratori/Specification/lab_01/lab_01.srcs/sources_1/imports/Specification/fulladder_tb.vhd:35]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/chuck/uni/Torino/Laboratori/Specification/lab_01/lab_01.srcs/sources_1/imports/Specification/fulladder_tb.vhd:38]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/chuck/uni/Torino/Laboratori/Specification/lab_01/lab_01.srcs/sources_1/imports/Specification/fulladder_tb.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Testbench' (0#1) [/home/chuck/uni/Torino/Laboratori/Specification/lab_01/lab_01.srcs/sources_1/imports/Specification/fulladder_tb.vhd:7]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2096.020 ; gain = 467.746 ; free physical = 2984 ; free virtual = 17055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2110.863 ; gain = 482.590 ; free physical = 2984 ; free virtual = 17055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2118.867 ; gain = 490.594 ; free physical = 2984 ; free virtual = 17055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2127.773 ; gain = 499.500 ; free physical = 2980 ; free virtual = 17052
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7k70tfbv676-1 does not have CEAM library.
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2239.273 ; gain = 611.000 ; free physical = 2879 ; free virtual = 16953
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2239.273 ; gain = 611.000 ; free physical = 2878 ; free virtual = 16952
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2239.273 ; gain = 611.000 ; free physical = 2870 ; free virtual = 16944
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2239.273 ; gain = 611.000 ; free physical = 2870 ; free virtual = 16944
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2239.273 ; gain = 611.000 ; free physical = 2870 ; free virtual = 16944
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2239.273 ; gain = 611.000 ; free physical = 2870 ; free virtual = 16944
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2239.273 ; gain = 611.000 ; free physical = 2870 ; free virtual = 16944
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2239.273 ; gain = 611.000 ; free physical = 2870 ; free virtual = 16944
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2239.273 ; gain = 611.000 ; free physical = 2870 ; free virtual = 16944
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2239.273 ; gain = 611.000 ; free physical = 2870 ; free virtual = 16944
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2239.273 ; gain = 611.000 ; free physical = 2870 ; free virtual = 16944
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2239.281 ; gain = 611.000 ; free physical = 2870 ; free virtual = 16944
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2239.281 ; gain = 0.000 ; free physical = 3098 ; free virtual = 17172
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2327.867 ; gain = 0.000 ; free physical = 2874 ; free virtual = 17064
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f8e16050
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2327.867 ; gain = 699.594 ; free physical = 2873 ; free virtual = 17063
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1381.783; main = 1381.783; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2327.871; main = 2327.871; forked = 0.000
INFO: [Common 17-1381] The checkpoint '/home/chuck/uni/Torino/Laboratori/Specification/lab_01/lab_01.runs/synth_1/Testbench.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file Testbench_utilization_synth.rpt -pb Testbench_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct  4 15:38:59 2024...
