<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Hardware Abstraction Layer (HAL)</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Hardware Abstraction Layer (HAL)</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">PMG1S2 42-CSP-PMG1-S2<div class="ingroups"><a class="el" href="group__group__hal__impl.html">CAT2 (PMG/PSoCâ„¢ 4) Implementation Specific</a> &raquo; <a class="el" href="group__group__hal__impl__pin__package.html">Pins</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">General Description</h2>
<p>Pin definitions and connections specific to the PMG1S2 42-CSP-PMG1-S2 package. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:structcyhal__resource__pin__mapping__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a></td></tr>
<tr class="memdesc:structcyhal__resource__pin__mapping__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">Represents an association between a pin and a resource.  <a href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">More...</a><br /></td></tr>
<tr class="separator:structcyhal__resource__pin__mapping__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gadbcb21726bedc8b2e4f1bb2e0235035d"><td class="memItemLeft" align="right" valign="top"><a id="gadbcb21726bedc8b2e4f1bb2e0235035d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#gadbcb21726bedc8b2e4f1bb2e0235035d">CYHAL_GET_GPIO</a>(port,  pin)&#160;&#160;&#160;((((uint8_t)(port)) &lt;&lt; 3U) + ((uint8_t)(pin)))</td></tr>
<tr class="memdesc:gadbcb21726bedc8b2e4f1bb2e0235035d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets a pin definition from the provided port and pin numbers. <br /></td></tr>
<tr class="separator:gadbcb21726bedc8b2e4f1bb2e0235035d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0af2ee8c5a2a2e6661962b368d1f2ba"><td class="memItemLeft" align="right" valign="top"><a id="gae0af2ee8c5a2a2e6661962b368d1f2ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#gae0af2ee8c5a2a2e6661962b368d1f2ba">CYHAL_GET_PIN</a>(pin)&#160;&#160;&#160;((uint8_t)(((uint8_t)pin) &amp; 0x07U))</td></tr>
<tr class="memdesc:gae0af2ee8c5a2a2e6661962b368d1f2ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro that, given a gpio, will extract the pin number. <br /></td></tr>
<tr class="separator:gae0af2ee8c5a2a2e6661962b368d1f2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga015f256578abd5638668ff19b9dc89d5"><td class="memItemLeft" align="right" valign="top"><a id="ga015f256578abd5638668ff19b9dc89d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ga015f256578abd5638668ff19b9dc89d5">CYHAL_GET_PORT</a>(pin)&#160;&#160;&#160;((uint8_t)((((uint8_t)pin) &gt;&gt; 3U) &amp; 0x1FU))</td></tr>
<tr class="memdesc:ga015f256578abd5638668ff19b9dc89d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro that, given a gpio, will extract the port number. <br /></td></tr>
<tr class="separator:ga015f256578abd5638668ff19b9dc89d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa02073e8f6e8a250aeb851a5976eb92c"><td class="memItemLeft" align="right" valign="top"><a id="gaa02073e8f6e8a250aeb851a5976eb92c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#gaa02073e8f6e8a250aeb851a5976eb92c">CYHAL_PIN_MAP_DRIVE_MODE_SCB_I2C_SCL</a>&#160;&#160;&#160;(CY_GPIO_DM_OD_DRIVESLOW)</td></tr>
<tr class="memdesc:gaa02073e8f6e8a250aeb851a5976eb92c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_i2c_scl. <br /></td></tr>
<tr class="separator:gaa02073e8f6e8a250aeb851a5976eb92c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf36de7401e064efcc2b803c835bbd94f"><td class="memItemLeft" align="right" valign="top"><a id="gaf36de7401e064efcc2b803c835bbd94f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#gaf36de7401e064efcc2b803c835bbd94f">CYHAL_PIN_MAP_DRIVE_MODE_SCB_I2C_SDA</a>&#160;&#160;&#160;(CY_GPIO_DM_OD_DRIVESLOW)</td></tr>
<tr class="memdesc:gaf36de7401e064efcc2b803c835bbd94f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_i2c_sda. <br /></td></tr>
<tr class="separator:gaf36de7401e064efcc2b803c835bbd94f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa74b19db04790a5988f287e7b343f599"><td class="memItemLeft" align="right" valign="top"><a id="gaa74b19db04790a5988f287e7b343f599"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#gaa74b19db04790a5988f287e7b343f599">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_CLK</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gaa74b19db04790a5988f287e7b343f599"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_clk. <br /></td></tr>
<tr class="separator:gaa74b19db04790a5988f287e7b343f599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd51be129e3d547477caa66ba0c6bf66"><td class="memItemLeft" align="right" valign="top"><a id="gafd51be129e3d547477caa66ba0c6bf66"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#gafd51be129e3d547477caa66ba0c6bf66">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_MISO</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gafd51be129e3d547477caa66ba0c6bf66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_miso. <br /></td></tr>
<tr class="separator:gafd51be129e3d547477caa66ba0c6bf66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55ca1d04c27a976fa5941c416473b20b"><td class="memItemLeft" align="right" valign="top"><a id="ga55ca1d04c27a976fa5941c416473b20b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ga55ca1d04c27a976fa5941c416473b20b">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_MOSI</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga55ca1d04c27a976fa5941c416473b20b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_mosi. <br /></td></tr>
<tr class="separator:ga55ca1d04c27a976fa5941c416473b20b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86eeebaf595ecbf4d449c74122dd8b42"><td class="memItemLeft" align="right" valign="top"><a id="ga86eeebaf595ecbf4d449c74122dd8b42"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ga86eeebaf595ecbf4d449c74122dd8b42">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_SELECT0</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga86eeebaf595ecbf4d449c74122dd8b42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_select0. <br /></td></tr>
<tr class="separator:ga86eeebaf595ecbf4d449c74122dd8b42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4063871044d7a566b58b5b0955b56d55"><td class="memItemLeft" align="right" valign="top"><a id="ga4063871044d7a566b58b5b0955b56d55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ga4063871044d7a566b58b5b0955b56d55">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_CLK</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga4063871044d7a566b58b5b0955b56d55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_clk. <br /></td></tr>
<tr class="separator:ga4063871044d7a566b58b5b0955b56d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b6f3b9a4229f16e16191644d7a021ec"><td class="memItemLeft" align="right" valign="top"><a id="ga2b6f3b9a4229f16e16191644d7a021ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ga2b6f3b9a4229f16e16191644d7a021ec">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_MISO</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga2b6f3b9a4229f16e16191644d7a021ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_miso. <br /></td></tr>
<tr class="separator:ga2b6f3b9a4229f16e16191644d7a021ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8e3a1c1ca5ed736ce59dbf11547e6ce"><td class="memItemLeft" align="right" valign="top"><a id="gac8e3a1c1ca5ed736ce59dbf11547e6ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#gac8e3a1c1ca5ed736ce59dbf11547e6ce">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_MOSI</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gac8e3a1c1ca5ed736ce59dbf11547e6ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_mosi. <br /></td></tr>
<tr class="separator:gac8e3a1c1ca5ed736ce59dbf11547e6ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9574bec687f52f612c85880c0285787c"><td class="memItemLeft" align="right" valign="top"><a id="ga9574bec687f52f612c85880c0285787c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ga9574bec687f52f612c85880c0285787c">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_SELECT0</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga9574bec687f52f612c85880c0285787c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_select0. <br /></td></tr>
<tr class="separator:ga9574bec687f52f612c85880c0285787c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25dd33bcc5f3fba5b23fb4d5d056e476"><td class="memItemLeft" align="right" valign="top"><a id="ga25dd33bcc5f3fba5b23fb4d5d056e476"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ga25dd33bcc5f3fba5b23fb4d5d056e476">CYHAL_PIN_MAP_DRIVE_MODE_SCB_UART_CTS</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga25dd33bcc5f3fba5b23fb4d5d056e476"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_cts. <br /></td></tr>
<tr class="separator:ga25dd33bcc5f3fba5b23fb4d5d056e476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bfa51d83fd3fd131ff45de5d68c5c9e"><td class="memItemLeft" align="right" valign="top"><a id="ga9bfa51d83fd3fd131ff45de5d68c5c9e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ga9bfa51d83fd3fd131ff45de5d68c5c9e">CYHAL_PIN_MAP_DRIVE_MODE_SCB_UART_RTS</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga9bfa51d83fd3fd131ff45de5d68c5c9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_rts. <br /></td></tr>
<tr class="separator:ga9bfa51d83fd3fd131ff45de5d68c5c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e48d58c2a0ca7b205fa0868a41844c"><td class="memItemLeft" align="right" valign="top"><a id="ga54e48d58c2a0ca7b205fa0868a41844c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ga54e48d58c2a0ca7b205fa0868a41844c">CYHAL_PIN_MAP_DRIVE_MODE_SCB_UART_RX</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga54e48d58c2a0ca7b205fa0868a41844c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_rx. <br /></td></tr>
<tr class="separator:ga54e48d58c2a0ca7b205fa0868a41844c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d6cd790e46fac220149ced8a6cf67d"><td class="memItemLeft" align="right" valign="top"><a id="ga90d6cd790e46fac220149ced8a6cf67d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ga90d6cd790e46fac220149ced8a6cf67d">CYHAL_PIN_MAP_DRIVE_MODE_SCB_UART_TX</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga90d6cd790e46fac220149ced8a6cf67d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_tx. <br /></td></tr>
<tr class="separator:ga90d6cd790e46fac220149ced8a6cf67d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae412e083c2cc451e231e97921df65207"><td class="memItemLeft" align="right" valign="top"><a id="gae412e083c2cc451e231e97921df65207"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#gae412e083c2cc451e231e97921df65207">CYHAL_PIN_MAP_DRIVE_MODE_TCPWM_LINE</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gae412e083c2cc451e231e97921df65207"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for tcpwm_line. <br /></td></tr>
<tr class="separator:gae412e083c2cc451e231e97921df65207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9cedd584a00657cbd6498e9ce1617ab"><td class="memItemLeft" align="right" valign="top"><a id="gaa9cedd584a00657cbd6498e9ce1617ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#gaa9cedd584a00657cbd6498e9ce1617ab">CYHAL_PIN_MAP_DRIVE_MODE_TCPWM_TR_COMPARE_MATCH</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gaa9cedd584a00657cbd6498e9ce1617ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for tcpwm_tr_compare_match. <br /></td></tr>
<tr class="separator:gaa9cedd584a00657cbd6498e9ce1617ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3858b5fb046ce548167e5c1b9ca4b589"><td class="memItemLeft" align="right" valign="top"><a id="ga3858b5fb046ce548167e5c1b9ca4b589"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ga3858b5fb046ce548167e5c1b9ca4b589">CYHAL_PIN_MAP_DRIVE_MODE_TCPWM_TR_OVERFLOW</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga3858b5fb046ce548167e5c1b9ca4b589"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for tcpwm_tr_overflow. <br /></td></tr>
<tr class="separator:ga3858b5fb046ce548167e5c1b9ca4b589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf841a080368e36f52d0262d175dc0111"><td class="memItemLeft" align="right" valign="top"><a id="gaf841a080368e36f52d0262d175dc0111"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#gaf841a080368e36f52d0262d175dc0111">CYHAL_PIN_MAP_DRIVE_MODE_USB_DM</a>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:gaf841a080368e36f52d0262d175dc0111"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usb_dm. <br /></td></tr>
<tr class="separator:gaf841a080368e36f52d0262d175dc0111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26eed1acabb03585890a79ff6d35ad2e"><td class="memItemLeft" align="right" valign="top"><a id="ga26eed1acabb03585890a79ff6d35ad2e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ga26eed1acabb03585890a79ff6d35ad2e">CYHAL_PIN_MAP_DRIVE_MODE_USB_DP</a>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:ga26eed1acabb03585890a79ff6d35ad2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usb_dp. <br /></td></tr>
<tr class="separator:ga26eed1acabb03585890a79ff6d35ad2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20d3416154f312ca5b39e4b3a0e17906"><td class="memItemLeft" align="right" valign="top"><a id="ga20d3416154f312ca5b39e4b3a0e17906"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ga20d3416154f312ca5b39e4b3a0e17906">CYHAL_PIN_MAP_DRIVE_MODE_USB_VBUS_DET</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga20d3416154f312ca5b39e4b3a0e17906"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usb_vbus_det. <br /></td></tr>
<tr class="separator:ga20d3416154f312ca5b39e4b3a0e17906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e235c45eca45d5f3aca38e59b04dae3"><td class="memItemLeft" align="right" valign="top"><a id="ga4e235c45eca45d5f3aca38e59b04dae3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ga4e235c45eca45d5f3aca38e59b04dae3">CYHAL_PIN_MAP_DRIVE_MODE_USB_VBUS_VALID</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga4e235c45eca45d5f3aca38e59b04dae3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usb_vbus_valid. <br /></td></tr>
<tr class="separator:ga4e235c45eca45d5f3aca38e59b04dae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4239385b0f9970c54a92ec9d0d21cd2e"><td class="memItemLeft" align="right" valign="top"><a id="ga4239385b0f9970c54a92ec9d0d21cd2e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ga4239385b0f9970c54a92ec9d0d21cd2e">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_AUXN_IO</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga4239385b0f9970c54a92ec9d0d21cd2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_auxn_io. <br /></td></tr>
<tr class="separator:ga4239385b0f9970c54a92ec9d0d21cd2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd2a481e2ee0b4a86254c05a275e58c7"><td class="memItemLeft" align="right" valign="top"><a id="gadd2a481e2ee0b4a86254c05a275e58c7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#gadd2a481e2ee0b4a86254c05a275e58c7">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_AUXP_IO</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gadd2a481e2ee0b4a86254c05a275e58c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_auxp_io. <br /></td></tr>
<tr class="separator:gadd2a481e2ee0b4a86254c05a275e58c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34165897cfa6d2ab0711856ea7c2dac5"><td class="memItemLeft" align="right" valign="top"><a id="ga34165897cfa6d2ab0711856ea7c2dac5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ga34165897cfa6d2ab0711856ea7c2dac5">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_CMP_OUT</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga34165897cfa6d2ab0711856ea7c2dac5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_cmp_out. <br /></td></tr>
<tr class="separator:ga34165897cfa6d2ab0711856ea7c2dac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga048d2bdf5547a720e68303ae41d560d7"><td class="memItemLeft" align="right" valign="top"><a id="ga048d2bdf5547a720e68303ae41d560d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ga048d2bdf5547a720e68303ae41d560d7">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_GPIO_DDFT0</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga048d2bdf5547a720e68303ae41d560d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_gpio_ddft0. <br /></td></tr>
<tr class="separator:ga048d2bdf5547a720e68303ae41d560d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee2c88a47b2513d84e993ca48a2ceb6f"><td class="memItemLeft" align="right" valign="top"><a id="gaee2c88a47b2513d84e993ca48a2ceb6f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#gaee2c88a47b2513d84e993ca48a2ceb6f">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_GPIO_DDFT1</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gaee2c88a47b2513d84e993ca48a2ceb6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_gpio_ddft1. <br /></td></tr>
<tr class="separator:gaee2c88a47b2513d84e993ca48a2ceb6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a4127d6fbe1516f9cd6b9074789f637"><td class="memItemLeft" align="right" valign="top"><a id="ga2a4127d6fbe1516f9cd6b9074789f637"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ga2a4127d6fbe1516f9cd6b9074789f637">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_HPD</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga2a4127d6fbe1516f9cd6b9074789f637"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_hpd. <br /></td></tr>
<tr class="separator:ga2a4127d6fbe1516f9cd6b9074789f637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81726310cba0ddbe7b5a54c92dd2d34e"><td class="memItemLeft" align="right" valign="top"><a id="ga81726310cba0ddbe7b5a54c92dd2d34e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ga81726310cba0ddbe7b5a54c92dd2d34e">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_SBU1_IO</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga81726310cba0ddbe7b5a54c92dd2d34e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_sbu1_io. <br /></td></tr>
<tr class="separator:ga81726310cba0ddbe7b5a54c92dd2d34e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b8fb091a8b1ec850084b7f6f5469dfa"><td class="memItemLeft" align="right" valign="top"><a id="ga3b8fb091a8b1ec850084b7f6f5469dfa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ga3b8fb091a8b1ec850084b7f6f5469dfa">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_SBU2_IO</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga3b8fb091a8b1ec850084b7f6f5469dfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_sbu2_io. <br /></td></tr>
<tr class="separator:ga3b8fb091a8b1ec850084b7f6f5469dfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace2ae55b744404484d9afd0f3bb4a4ce"><td class="memItemLeft" align="right" valign="top"><a id="gace2ae55b744404484d9afd0f3bb4a4ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#gace2ae55b744404484d9afd0f3bb4a4ce">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_SWAPT_IN</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gace2ae55b744404484d9afd0f3bb4a4ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_swapt_in. <br /></td></tr>
<tr class="separator:gace2ae55b744404484d9afd0f3bb4a4ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8d41f4c4a80b6736e52a2c95acac140"><td class="memItemLeft" align="right" valign="top"><a id="gaa8d41f4c4a80b6736e52a2c95acac140"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#gaa8d41f4c4a80b6736e52a2c95acac140">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_SWAPT_OUT</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gaa8d41f4c4a80b6736e52a2c95acac140"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_swapt_out. <br /></td></tr>
<tr class="separator:gaa8d41f4c4a80b6736e52a2c95acac140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8563e1e1c360a9616f654c75f3f524fd"><td class="memItemLeft" align="right" valign="top"><a id="ga8563e1e1c360a9616f654c75f3f524fd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ga8563e1e1c360a9616f654c75f3f524fd">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_TX_DATA</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga8563e1e1c360a9616f654c75f3f524fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_tx_data. <br /></td></tr>
<tr class="separator:ga8563e1e1c360a9616f654c75f3f524fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d7569f1d242d166dd704304a4d1a66f"><td class="memItemLeft" align="right" valign="top"><a id="ga5d7569f1d242d166dd704304a4d1a66f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ga5d7569f1d242d166dd704304a4d1a66f">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_TX_DATA_EN</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga5d7569f1d242d166dd704304a4d1a66f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_tx_data_en. <br /></td></tr>
<tr class="separator:ga5d7569f1d242d166dd704304a4d1a66f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gac8f82defe9284dde767d93a38a3e3be4"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#gaca9e1ced29364df132db09356cfe9302">cyhal_gpio_pmg1s2_42_csp_pmg1_s2_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#gac8f82defe9284dde767d93a38a3e3be4">cyhal_gpio_t</a></td></tr>
<tr class="memdesc:gac8f82defe9284dde767d93a38a3e3be4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create generic name for the series/package specific type.  <a href="#gac8f82defe9284dde767d93a38a3e3be4">More...</a><br /></td></tr>
<tr class="separator:gac8f82defe9284dde767d93a38a3e3be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gaca9e1ced29364df132db09356cfe9302"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#gaca9e1ced29364df132db09356cfe9302">cyhal_gpio_pmg1s2_42_csp_pmg1_s2_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ggaca9e1ced29364df132db09356cfe9302a3dbd1016ea99d087d747530418b89a01">NC</a> = 0xFF, 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ggaca9e1ced29364df132db09356cfe9302a23d505c049c81443b12e53d5b00b1be9">P0_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ggaca9e1ced29364df132db09356cfe9302a8c239764fe5c947cad341b176d49eb73">P0_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ggaca9e1ced29364df132db09356cfe9302aa25f499b57adc3dae9ca1a877f47f2af">P1_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ggaca9e1ced29364df132db09356cfe9302ab0d32687fab06c4263f65b6741adf308">P1_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ggaca9e1ced29364df132db09356cfe9302a12c69ba58f68ac9252a9e84170e354c7">P1_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ggaca9e1ced29364df132db09356cfe9302ac964ac363209c16f9e842d139f1821df">P1_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 3), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ggaca9e1ced29364df132db09356cfe9302a2712fb6be5ef97fd9f5a9b42baaf5f05">P1_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 4), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ggaca9e1ced29364df132db09356cfe9302adb0a4a23b91349a0f85a26ee16c2299c">P1_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 5), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ggaca9e1ced29364df132db09356cfe9302a1c09e634fa0f157f766022d25ea2860d">P1_6</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 6), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ggaca9e1ced29364df132db09356cfe9302a4e756b641c82fc50cd1e02b5b2645d60">P1_7</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 7), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ggaca9e1ced29364df132db09356cfe9302aeeaaeb6232b5bd27b3d18c1699737e31">P2_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ggaca9e1ced29364df132db09356cfe9302a33daef487e90b1d8ee897624249d060e">P2_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ggaca9e1ced29364df132db09356cfe9302aa1814d6db2865c42fb3c7fc7688ab5c5">P2_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 4), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ggaca9e1ced29364df132db09356cfe9302a40df3c1aee5d74c3877d7b8d8bccb69e">P2_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 5), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ggaca9e1ced29364df132db09356cfe9302af7da371a007188db645f365f367a10a8">P2_6</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 6), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ggaca9e1ced29364df132db09356cfe9302acd157ea5f39d394d92881bdfc3289dab">P3_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_3, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ggaca9e1ced29364df132db09356cfe9302a54a63837a8bb026bd112b886ca8dc47d">P3_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_3, 3), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ggaca9e1ced29364df132db09356cfe9302a2870e8226d9447a9d9cc1788ae88dbb7">P3_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_3, 4), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ggaca9e1ced29364df132db09356cfe9302a2269bac40e13cb61f09fdb588507da82">P3_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_3, 5), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ggaca9e1ced29364df132db09356cfe9302afd215d1efb45e70398433193f49c307c">P3_6</a> = CYHAL_GET_GPIO(CYHAL_PORT_3, 6), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ggaca9e1ced29364df132db09356cfe9302a91f4d44fb984bb1c20f9a34af8015642">USBDP</a> = CYHAL_GET_GPIO(CYHAL_PORT_4, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ggaca9e1ced29364df132db09356cfe9302a4ce5d83730a8b57610cdffe18cd54eff">USBDM</a> = CYHAL_GET_GPIO(CYHAL_PORT_4, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ggaca9e1ced29364df132db09356cfe9302ace13f89284841703462dcf319c9d1bac">VSSIO_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_4, 2)
<br />
 }</td></tr>
<tr class="memdesc:gaca9e1ced29364df132db09356cfe9302"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definitions for all of the pins that are bonded out on in the 42-CSP-PMG1-S2 package for the PMG1S2 series.  <a href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#gaca9e1ced29364df132db09356cfe9302">More...</a><br /></td></tr>
<tr class="separator:gaca9e1ced29364df132db09356cfe9302"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga5f17088e605cffa6eaa717f524339062"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ga5f17088e605cffa6eaa717f524339062">cyhal_pin_map_scb_i2c_scl</a> [4]</td></tr>
<tr class="memdesc:ga5f17088e605cffa6eaa717f524339062"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_i2c_scl signal.  <a href="#ga5f17088e605cffa6eaa717f524339062">More...</a><br /></td></tr>
<tr class="separator:ga5f17088e605cffa6eaa717f524339062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga651fa14f9f7716a5f8fed66f91df20df"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ga651fa14f9f7716a5f8fed66f91df20df">cyhal_pin_map_scb_i2c_sda</a> [4]</td></tr>
<tr class="memdesc:ga651fa14f9f7716a5f8fed66f91df20df"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_i2c_sda signal.  <a href="#ga651fa14f9f7716a5f8fed66f91df20df">More...</a><br /></td></tr>
<tr class="separator:ga651fa14f9f7716a5f8fed66f91df20df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8ac1e3146d8be28df3063df570eb905"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#gac8ac1e3146d8be28df3063df570eb905">cyhal_pin_map_scb_spi_m_clk</a> [4]</td></tr>
<tr class="memdesc:gac8ac1e3146d8be28df3063df570eb905"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_clk signal.  <a href="#gac8ac1e3146d8be28df3063df570eb905">More...</a><br /></td></tr>
<tr class="separator:gac8ac1e3146d8be28df3063df570eb905"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb3c8a576d0045bed5af0e894204ede1"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#gacb3c8a576d0045bed5af0e894204ede1">cyhal_pin_map_scb_spi_m_miso</a> [6]</td></tr>
<tr class="memdesc:gacb3c8a576d0045bed5af0e894204ede1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_miso signal.  <a href="#gacb3c8a576d0045bed5af0e894204ede1">More...</a><br /></td></tr>
<tr class="separator:gacb3c8a576d0045bed5af0e894204ede1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceae70670db8692e950da34c59456efa"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#gaceae70670db8692e950da34c59456efa">cyhal_pin_map_scb_spi_m_mosi</a> [4]</td></tr>
<tr class="memdesc:gaceae70670db8692e950da34c59456efa"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_mosi signal.  <a href="#gaceae70670db8692e950da34c59456efa">More...</a><br /></td></tr>
<tr class="separator:gaceae70670db8692e950da34c59456efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b6f2504c9d0dda8fbce899eb10dde3e"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ga3b6f2504c9d0dda8fbce899eb10dde3e">cyhal_pin_map_scb_spi_m_select0</a> [6]</td></tr>
<tr class="memdesc:ga3b6f2504c9d0dda8fbce899eb10dde3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_select0 signal.  <a href="#ga3b6f2504c9d0dda8fbce899eb10dde3e">More...</a><br /></td></tr>
<tr class="separator:ga3b6f2504c9d0dda8fbce899eb10dde3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35d854a69a14e22e176dc4e80769792d"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ga35d854a69a14e22e176dc4e80769792d">cyhal_pin_map_scb_spi_s_clk</a> [4]</td></tr>
<tr class="memdesc:ga35d854a69a14e22e176dc4e80769792d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_clk signal.  <a href="#ga35d854a69a14e22e176dc4e80769792d">More...</a><br /></td></tr>
<tr class="separator:ga35d854a69a14e22e176dc4e80769792d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga271ffa5165e73de7c419aa41541a3722"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ga271ffa5165e73de7c419aa41541a3722">cyhal_pin_map_scb_spi_s_miso</a> [6]</td></tr>
<tr class="memdesc:ga271ffa5165e73de7c419aa41541a3722"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_miso signal.  <a href="#ga271ffa5165e73de7c419aa41541a3722">More...</a><br /></td></tr>
<tr class="separator:ga271ffa5165e73de7c419aa41541a3722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47a98769e939c6a90f343ebe3ab60602"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ga47a98769e939c6a90f343ebe3ab60602">cyhal_pin_map_scb_spi_s_mosi</a> [4]</td></tr>
<tr class="memdesc:ga47a98769e939c6a90f343ebe3ab60602"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_mosi signal.  <a href="#ga47a98769e939c6a90f343ebe3ab60602">More...</a><br /></td></tr>
<tr class="separator:ga47a98769e939c6a90f343ebe3ab60602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9531c7889691e6c87777650d6096edd2"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ga9531c7889691e6c87777650d6096edd2">cyhal_pin_map_scb_spi_s_select0</a> [6]</td></tr>
<tr class="memdesc:ga9531c7889691e6c87777650d6096edd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_select0 signal.  <a href="#ga9531c7889691e6c87777650d6096edd2">More...</a><br /></td></tr>
<tr class="separator:ga9531c7889691e6c87777650d6096edd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga371f3ca11b39729c0a1a0ad5db286209"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ga371f3ca11b39729c0a1a0ad5db286209">cyhal_pin_map_scb_uart_cts</a> [4]</td></tr>
<tr class="memdesc:ga371f3ca11b39729c0a1a0ad5db286209"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_cts signal.  <a href="#ga371f3ca11b39729c0a1a0ad5db286209">More...</a><br /></td></tr>
<tr class="separator:ga371f3ca11b39729c0a1a0ad5db286209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb958e8a22ca82ac7d50ce7fa4538c12"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#gacb958e8a22ca82ac7d50ce7fa4538c12">cyhal_pin_map_scb_uart_rts</a> [4]</td></tr>
<tr class="memdesc:gacb958e8a22ca82ac7d50ce7fa4538c12"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_rts signal.  <a href="#gacb958e8a22ca82ac7d50ce7fa4538c12">More...</a><br /></td></tr>
<tr class="separator:gacb958e8a22ca82ac7d50ce7fa4538c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1e7858e10ab250b67a8f1433d63d2ed"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#gaf1e7858e10ab250b67a8f1433d63d2ed">cyhal_pin_map_scb_uart_rx</a> [5]</td></tr>
<tr class="memdesc:gaf1e7858e10ab250b67a8f1433d63d2ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_rx signal.  <a href="#gaf1e7858e10ab250b67a8f1433d63d2ed">More...</a><br /></td></tr>
<tr class="separator:gaf1e7858e10ab250b67a8f1433d63d2ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d22e10f1e8ba302d4b81a9fe929d9f6"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ga9d22e10f1e8ba302d4b81a9fe929d9f6">cyhal_pin_map_scb_uart_tx</a> [5]</td></tr>
<tr class="memdesc:ga9d22e10f1e8ba302d4b81a9fe929d9f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_tx signal.  <a href="#ga9d22e10f1e8ba302d4b81a9fe929d9f6">More...</a><br /></td></tr>
<tr class="separator:ga9d22e10f1e8ba302d4b81a9fe929d9f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace007c16947adeda17a897dbc8fe81cf"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#gace007c16947adeda17a897dbc8fe81cf">cyhal_pin_map_tcpwm_line</a> [6]</td></tr>
<tr class="memdesc:gace007c16947adeda17a897dbc8fe81cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the tcpwm_line signal.  <a href="#gace007c16947adeda17a897dbc8fe81cf">More...</a><br /></td></tr>
<tr class="separator:gace007c16947adeda17a897dbc8fe81cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5f67862a7ba6fd05dbcb3e7ba31d793"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#gac5f67862a7ba6fd05dbcb3e7ba31d793">cyhal_pin_map_tcpwm_tr_compare_match</a> [4]</td></tr>
<tr class="memdesc:gac5f67862a7ba6fd05dbcb3e7ba31d793"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the tcpwm_tr_compare_match signal.  <a href="#gac5f67862a7ba6fd05dbcb3e7ba31d793">More...</a><br /></td></tr>
<tr class="separator:gac5f67862a7ba6fd05dbcb3e7ba31d793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77b76304d581df6783bd0c3c720af9b1"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ga77b76304d581df6783bd0c3c720af9b1">cyhal_pin_map_tcpwm_tr_overflow</a> [4]</td></tr>
<tr class="memdesc:ga77b76304d581df6783bd0c3c720af9b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the tcpwm_tr_overflow signal.  <a href="#ga77b76304d581df6783bd0c3c720af9b1">More...</a><br /></td></tr>
<tr class="separator:ga77b76304d581df6783bd0c3c720af9b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b51213042c0439ae53cd151565b740a"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ga6b51213042c0439ae53cd151565b740a">cyhal_pin_map_usb_dm</a> [1]</td></tr>
<tr class="memdesc:ga6b51213042c0439ae53cd151565b740a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usb_dm signal.  <a href="#ga6b51213042c0439ae53cd151565b740a">More...</a><br /></td></tr>
<tr class="separator:ga6b51213042c0439ae53cd151565b740a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33342b73030a96f71197e2e9749768a8"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ga33342b73030a96f71197e2e9749768a8">cyhal_pin_map_usb_dp</a> [1]</td></tr>
<tr class="memdesc:ga33342b73030a96f71197e2e9749768a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usb_dp signal.  <a href="#ga33342b73030a96f71197e2e9749768a8">More...</a><br /></td></tr>
<tr class="separator:ga33342b73030a96f71197e2e9749768a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe68f36c6d1f83e57906e39b0f5e98c2"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#gafe68f36c6d1f83e57906e39b0f5e98c2">cyhal_pin_map_usb_vbus_det</a> [1]</td></tr>
<tr class="memdesc:gafe68f36c6d1f83e57906e39b0f5e98c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usb_vbus_det signal.  <a href="#gafe68f36c6d1f83e57906e39b0f5e98c2">More...</a><br /></td></tr>
<tr class="separator:gafe68f36c6d1f83e57906e39b0f5e98c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15c7c4e44a0a85f7edcfbc6c4d13cbc1"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ga15c7c4e44a0a85f7edcfbc6c4d13cbc1">cyhal_pin_map_usb_vbus_valid</a> [1]</td></tr>
<tr class="memdesc:ga15c7c4e44a0a85f7edcfbc6c4d13cbc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usb_vbus_valid signal.  <a href="#ga15c7c4e44a0a85f7edcfbc6c4d13cbc1">More...</a><br /></td></tr>
<tr class="separator:ga15c7c4e44a0a85f7edcfbc6c4d13cbc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90f35d688766483d22ec0811d8fa78d2"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ga90f35d688766483d22ec0811d8fa78d2">cyhal_pin_map_usbpd_auxn_io</a> [1]</td></tr>
<tr class="memdesc:ga90f35d688766483d22ec0811d8fa78d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_auxn_io signal.  <a href="#ga90f35d688766483d22ec0811d8fa78d2">More...</a><br /></td></tr>
<tr class="separator:ga90f35d688766483d22ec0811d8fa78d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga297aa5524947579c5b3b0f470d8a94b4"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ga297aa5524947579c5b3b0f470d8a94b4">cyhal_pin_map_usbpd_auxp_io</a> [1]</td></tr>
<tr class="memdesc:ga297aa5524947579c5b3b0f470d8a94b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_auxp_io signal.  <a href="#ga297aa5524947579c5b3b0f470d8a94b4">More...</a><br /></td></tr>
<tr class="separator:ga297aa5524947579c5b3b0f470d8a94b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c29c01cf5f080dd691e05d51eb5e7ee"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ga7c29c01cf5f080dd691e05d51eb5e7ee">cyhal_pin_map_usbpd_cmp_out</a> [4]</td></tr>
<tr class="memdesc:ga7c29c01cf5f080dd691e05d51eb5e7ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_cmp_out signal.  <a href="#ga7c29c01cf5f080dd691e05d51eb5e7ee">More...</a><br /></td></tr>
<tr class="separator:ga7c29c01cf5f080dd691e05d51eb5e7ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eaf76d518fa4e43a3a11d711ca68324"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ga8eaf76d518fa4e43a3a11d711ca68324">cyhal_pin_map_usbpd_gpio_ddft0</a> [1]</td></tr>
<tr class="memdesc:ga8eaf76d518fa4e43a3a11d711ca68324"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_gpio_ddft0 signal.  <a href="#ga8eaf76d518fa4e43a3a11d711ca68324">More...</a><br /></td></tr>
<tr class="separator:ga8eaf76d518fa4e43a3a11d711ca68324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4cadd926d213e3af94c9d745b3ef61d"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#gaf4cadd926d213e3af94c9d745b3ef61d">cyhal_pin_map_usbpd_gpio_ddft1</a> [1]</td></tr>
<tr class="memdesc:gaf4cadd926d213e3af94c9d745b3ef61d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_gpio_ddft1 signal.  <a href="#gaf4cadd926d213e3af94c9d745b3ef61d">More...</a><br /></td></tr>
<tr class="separator:gaf4cadd926d213e3af94c9d745b3ef61d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6dd8a635a885fa00e122ac09ce0d2e1"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#gab6dd8a635a885fa00e122ac09ce0d2e1">cyhal_pin_map_usbpd_hpd</a> [2]</td></tr>
<tr class="memdesc:gab6dd8a635a885fa00e122ac09ce0d2e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_hpd signal.  <a href="#gab6dd8a635a885fa00e122ac09ce0d2e1">More...</a><br /></td></tr>
<tr class="separator:gab6dd8a635a885fa00e122ac09ce0d2e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga747c90acc31478c2e4c51b9f50c385ad"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ga747c90acc31478c2e4c51b9f50c385ad">cyhal_pin_map_usbpd_sbu1_io</a> [1]</td></tr>
<tr class="memdesc:ga747c90acc31478c2e4c51b9f50c385ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_sbu1_io signal.  <a href="#ga747c90acc31478c2e4c51b9f50c385ad">More...</a><br /></td></tr>
<tr class="separator:ga747c90acc31478c2e4c51b9f50c385ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4cd291458aae640671794d8d5494a65"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#gae4cd291458aae640671794d8d5494a65">cyhal_pin_map_usbpd_sbu2_io</a> [1]</td></tr>
<tr class="memdesc:gae4cd291458aae640671794d8d5494a65"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_sbu2_io signal.  <a href="#gae4cd291458aae640671794d8d5494a65">More...</a><br /></td></tr>
<tr class="separator:gae4cd291458aae640671794d8d5494a65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5a0609a555a781349bf1fa961b634b6"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#gaa5a0609a555a781349bf1fa961b634b6">cyhal_pin_map_usbpd_swapt_in</a> [1]</td></tr>
<tr class="memdesc:gaa5a0609a555a781349bf1fa961b634b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_swapt_in signal.  <a href="#gaa5a0609a555a781349bf1fa961b634b6">More...</a><br /></td></tr>
<tr class="separator:gaa5a0609a555a781349bf1fa961b634b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76f85cf11dfe25e3621c0dd546e60f78"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ga76f85cf11dfe25e3621c0dd546e60f78">cyhal_pin_map_usbpd_swapt_out</a> [2]</td></tr>
<tr class="memdesc:ga76f85cf11dfe25e3621c0dd546e60f78"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_swapt_out signal.  <a href="#ga76f85cf11dfe25e3621c0dd546e60f78">More...</a><br /></td></tr>
<tr class="separator:ga76f85cf11dfe25e3621c0dd546e60f78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d8ab7ae5a35a5b965b0b5413ccf09a8"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ga5d8ab7ae5a35a5b965b0b5413ccf09a8">cyhal_pin_map_usbpd_tx_data</a> [1]</td></tr>
<tr class="memdesc:ga5d8ab7ae5a35a5b965b0b5413ccf09a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_tx_data signal.  <a href="#ga5d8ab7ae5a35a5b965b0b5413ccf09a8">More...</a><br /></td></tr>
<tr class="separator:ga5d8ab7ae5a35a5b965b0b5413ccf09a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dbe11baed0e5b31c57db82041d57d3b"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#ga5dbe11baed0e5b31c57db82041d57d3b">cyhal_pin_map_usbpd_tx_data_en</a> [1]</td></tr>
<tr class="memdesc:ga5dbe11baed0e5b31c57db82041d57d3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_tx_data_en signal.  <a href="#ga5dbe11baed0e5b31c57db82041d57d3b">More...</a><br /></td></tr>
<tr class="separator:ga5dbe11baed0e5b31c57db82041d57d3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="structcyhal__resource__pin__mapping__t" id="structcyhal__resource__pin__mapping__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structcyhal__resource__pin__mapping__t">&#9670;&nbsp;</a></span>cyhal_resource_pin_mapping_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct cyhal_resource_pin_mapping_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a4fa13cb0d2ae96aeeb50c0c0c63e3b91"></a>uint8_t</td>
<td class="fieldname">
block_num</td>
<td class="fielddoc">
The block number of the resource with this connection. </td></tr>
<tr><td class="fieldtype">
<a id="a023ce9599d5a2fe07f82dd3cf5a7570b"></a>uint8_t</td>
<td class="fieldname">
channel_num</td>
<td class="fielddoc">
The channel number of the block with this connection. </td></tr>
<tr><td class="fieldtype">
<a id="a61f6033fdaae54a06ac8e63656b2a37a"></a><a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#ga304a565dc0d34e417918b505c5f70cb3">cyhal_gpio_t</a></td>
<td class="fieldname">
pin</td>
<td class="fielddoc">
The GPIO pin the connection is with. </td></tr>
<tr><td class="fieldtype">
<a id="ad4514be01ab83c7248c320b3232145c1"></a>en_hsiom_sel_t</td>
<td class="fieldname">
hsiom</td>
<td class="fielddoc">
The HSIOM configuration value. </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="gac8f82defe9284dde767d93a38a3e3be4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8f82defe9284dde767d93a38a3e3be4">&#9670;&nbsp;</a></span>cyhal_gpio_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#gaca9e1ced29364df132db09356cfe9302">cyhal_gpio_pmg1s2_42_csp_pmg1_s2_t</a> <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#ga304a565dc0d34e417918b505c5f70cb3">cyhal_gpio_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Create generic name for the series/package specific type. </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="gaca9e1ced29364df132db09356cfe9302"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca9e1ced29364df132db09356cfe9302">&#9670;&nbsp;</a></span>cyhal_gpio_pmg1s2_42_csp_pmg1_s2_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__hal__impl__pin__package__pmg1s2__42__csp__pmg1__s2.html#gaca9e1ced29364df132db09356cfe9302">cyhal_gpio_pmg1s2_42_csp_pmg1_s2_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definitions for all of the pins that are bonded out on in the 42-CSP-PMG1-S2 package for the PMG1S2 series. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaca9e1ced29364df132db09356cfe9302a3dbd1016ea99d087d747530418b89a01"></a>NC&#160;</td><td class="fielddoc"><p>No Connect/Invalid Pin. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaca9e1ced29364df132db09356cfe9302a23d505c049c81443b12e53d5b00b1be9"></a>P0_0&#160;</td><td class="fielddoc"><p>Port 0 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaca9e1ced29364df132db09356cfe9302a8c239764fe5c947cad341b176d49eb73"></a>P0_1&#160;</td><td class="fielddoc"><p>Port 0 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaca9e1ced29364df132db09356cfe9302aa25f499b57adc3dae9ca1a877f47f2af"></a>P1_0&#160;</td><td class="fielddoc"><p>Port 1 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaca9e1ced29364df132db09356cfe9302ab0d32687fab06c4263f65b6741adf308"></a>P1_1&#160;</td><td class="fielddoc"><p>Port 1 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaca9e1ced29364df132db09356cfe9302a12c69ba58f68ac9252a9e84170e354c7"></a>P1_2&#160;</td><td class="fielddoc"><p>Port 1 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaca9e1ced29364df132db09356cfe9302ac964ac363209c16f9e842d139f1821df"></a>P1_3&#160;</td><td class="fielddoc"><p>Port 1 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaca9e1ced29364df132db09356cfe9302a2712fb6be5ef97fd9f5a9b42baaf5f05"></a>P1_4&#160;</td><td class="fielddoc"><p>Port 1 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaca9e1ced29364df132db09356cfe9302adb0a4a23b91349a0f85a26ee16c2299c"></a>P1_5&#160;</td><td class="fielddoc"><p>Port 1 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaca9e1ced29364df132db09356cfe9302a1c09e634fa0f157f766022d25ea2860d"></a>P1_6&#160;</td><td class="fielddoc"><p>Port 1 Pin 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaca9e1ced29364df132db09356cfe9302a4e756b641c82fc50cd1e02b5b2645d60"></a>P1_7&#160;</td><td class="fielddoc"><p>Port 1 Pin 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaca9e1ced29364df132db09356cfe9302aeeaaeb6232b5bd27b3d18c1699737e31"></a>P2_0&#160;</td><td class="fielddoc"><p>Port 2 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaca9e1ced29364df132db09356cfe9302a33daef487e90b1d8ee897624249d060e"></a>P2_1&#160;</td><td class="fielddoc"><p>Port 2 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaca9e1ced29364df132db09356cfe9302aa1814d6db2865c42fb3c7fc7688ab5c5"></a>P2_4&#160;</td><td class="fielddoc"><p>Port 2 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaca9e1ced29364df132db09356cfe9302a40df3c1aee5d74c3877d7b8d8bccb69e"></a>P2_5&#160;</td><td class="fielddoc"><p>Port 2 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaca9e1ced29364df132db09356cfe9302af7da371a007188db645f365f367a10a8"></a>P2_6&#160;</td><td class="fielddoc"><p>Port 2 Pin 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaca9e1ced29364df132db09356cfe9302acd157ea5f39d394d92881bdfc3289dab"></a>P3_2&#160;</td><td class="fielddoc"><p>Port 3 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaca9e1ced29364df132db09356cfe9302a54a63837a8bb026bd112b886ca8dc47d"></a>P3_3&#160;</td><td class="fielddoc"><p>Port 3 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaca9e1ced29364df132db09356cfe9302a2870e8226d9447a9d9cc1788ae88dbb7"></a>P3_4&#160;</td><td class="fielddoc"><p>Port 3 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaca9e1ced29364df132db09356cfe9302a2269bac40e13cb61f09fdb588507da82"></a>P3_5&#160;</td><td class="fielddoc"><p>Port 3 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaca9e1ced29364df132db09356cfe9302afd215d1efb45e70398433193f49c307c"></a>P3_6&#160;</td><td class="fielddoc"><p>Port 3 Pin 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaca9e1ced29364df132db09356cfe9302a91f4d44fb984bb1c20f9a34af8015642"></a>USBDP&#160;</td><td class="fielddoc"><p>Port 4 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaca9e1ced29364df132db09356cfe9302a4ce5d83730a8b57610cdffe18cd54eff"></a>USBDM&#160;</td><td class="fielddoc"><p>Port 4 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaca9e1ced29364df132db09356cfe9302ace13f89284841703462dcf319c9d1bac"></a>VSSIO_4&#160;</td><td class="fielddoc"><p>Port 4 Pin 2. </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="ga5f17088e605cffa6eaa717f524339062"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f17088e605cffa6eaa717f524339062">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_i2c_scl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_i2c_scl[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_i2c_scl signal. </p>

</div>
</div>
<a id="ga651fa14f9f7716a5f8fed66f91df20df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga651fa14f9f7716a5f8fed66f91df20df">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_i2c_sda</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_i2c_sda[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_i2c_sda signal. </p>

</div>
</div>
<a id="gac8ac1e3146d8be28df3063df570eb905"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8ac1e3146d8be28df3063df570eb905">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_clk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_clk[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_clk signal. </p>

</div>
</div>
<a id="gacb3c8a576d0045bed5af0e894204ede1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb3c8a576d0045bed5af0e894204ede1">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_miso</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_miso[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_miso signal. </p>

</div>
</div>
<a id="gaceae70670db8692e950da34c59456efa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaceae70670db8692e950da34c59456efa">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_mosi</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_mosi[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_mosi signal. </p>

</div>
</div>
<a id="ga3b6f2504c9d0dda8fbce899eb10dde3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b6f2504c9d0dda8fbce899eb10dde3e">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_select0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_select0[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_select0 signal. </p>

</div>
</div>
<a id="ga35d854a69a14e22e176dc4e80769792d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35d854a69a14e22e176dc4e80769792d">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_clk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_clk[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_clk signal. </p>

</div>
</div>
<a id="ga271ffa5165e73de7c419aa41541a3722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga271ffa5165e73de7c419aa41541a3722">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_miso</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_miso[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_miso signal. </p>

</div>
</div>
<a id="ga47a98769e939c6a90f343ebe3ab60602"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47a98769e939c6a90f343ebe3ab60602">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_mosi</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_mosi[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_mosi signal. </p>

</div>
</div>
<a id="ga9531c7889691e6c87777650d6096edd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9531c7889691e6c87777650d6096edd2">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_select0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_select0[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_select0 signal. </p>

</div>
</div>
<a id="ga371f3ca11b39729c0a1a0ad5db286209"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga371f3ca11b39729c0a1a0ad5db286209">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_uart_cts</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_uart_cts[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_uart_cts signal. </p>

</div>
</div>
<a id="gacb958e8a22ca82ac7d50ce7fa4538c12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb958e8a22ca82ac7d50ce7fa4538c12">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_uart_rts</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_uart_rts[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_uart_rts signal. </p>

</div>
</div>
<a id="gaf1e7858e10ab250b67a8f1433d63d2ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1e7858e10ab250b67a8f1433d63d2ed">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_uart_rx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_uart_rx[5]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_uart_rx signal. </p>

</div>
</div>
<a id="ga9d22e10f1e8ba302d4b81a9fe929d9f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d22e10f1e8ba302d4b81a9fe929d9f6">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_uart_tx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_uart_tx[5]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_uart_tx signal. </p>

</div>
</div>
<a id="gace007c16947adeda17a897dbc8fe81cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace007c16947adeda17a897dbc8fe81cf">&#9670;&nbsp;</a></span>cyhal_pin_map_tcpwm_line</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_tcpwm_line[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the tcpwm_line signal. </p>

</div>
</div>
<a id="gac5f67862a7ba6fd05dbcb3e7ba31d793"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5f67862a7ba6fd05dbcb3e7ba31d793">&#9670;&nbsp;</a></span>cyhal_pin_map_tcpwm_tr_compare_match</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_tcpwm_tr_compare_match[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the tcpwm_tr_compare_match signal. </p>

</div>
</div>
<a id="ga77b76304d581df6783bd0c3c720af9b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77b76304d581df6783bd0c3c720af9b1">&#9670;&nbsp;</a></span>cyhal_pin_map_tcpwm_tr_overflow</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_tcpwm_tr_overflow[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the tcpwm_tr_overflow signal. </p>

</div>
</div>
<a id="ga6b51213042c0439ae53cd151565b740a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b51213042c0439ae53cd151565b740a">&#9670;&nbsp;</a></span>cyhal_pin_map_usb_dm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usb_dm[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usb_dm signal. </p>

</div>
</div>
<a id="ga33342b73030a96f71197e2e9749768a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33342b73030a96f71197e2e9749768a8">&#9670;&nbsp;</a></span>cyhal_pin_map_usb_dp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usb_dp[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usb_dp signal. </p>

</div>
</div>
<a id="gafe68f36c6d1f83e57906e39b0f5e98c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe68f36c6d1f83e57906e39b0f5e98c2">&#9670;&nbsp;</a></span>cyhal_pin_map_usb_vbus_det</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usb_vbus_det[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usb_vbus_det signal. </p>

</div>
</div>
<a id="ga15c7c4e44a0a85f7edcfbc6c4d13cbc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15c7c4e44a0a85f7edcfbc6c4d13cbc1">&#9670;&nbsp;</a></span>cyhal_pin_map_usb_vbus_valid</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usb_vbus_valid[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usb_vbus_valid signal. </p>

</div>
</div>
<a id="ga90f35d688766483d22ec0811d8fa78d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90f35d688766483d22ec0811d8fa78d2">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_auxn_io</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_auxn_io[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_auxn_io signal. </p>

</div>
</div>
<a id="ga297aa5524947579c5b3b0f470d8a94b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga297aa5524947579c5b3b0f470d8a94b4">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_auxp_io</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_auxp_io[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_auxp_io signal. </p>

</div>
</div>
<a id="ga7c29c01cf5f080dd691e05d51eb5e7ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c29c01cf5f080dd691e05d51eb5e7ee">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_cmp_out</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_cmp_out[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_cmp_out signal. </p>

</div>
</div>
<a id="ga8eaf76d518fa4e43a3a11d711ca68324"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8eaf76d518fa4e43a3a11d711ca68324">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_gpio_ddft0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_gpio_ddft0[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_gpio_ddft0 signal. </p>

</div>
</div>
<a id="gaf4cadd926d213e3af94c9d745b3ef61d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4cadd926d213e3af94c9d745b3ef61d">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_gpio_ddft1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_gpio_ddft1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_gpio_ddft1 signal. </p>

</div>
</div>
<a id="gab6dd8a635a885fa00e122ac09ce0d2e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6dd8a635a885fa00e122ac09ce0d2e1">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_hpd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_hpd[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_hpd signal. </p>

</div>
</div>
<a id="ga747c90acc31478c2e4c51b9f50c385ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga747c90acc31478c2e4c51b9f50c385ad">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_sbu1_io</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_sbu1_io[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_sbu1_io signal. </p>

</div>
</div>
<a id="gae4cd291458aae640671794d8d5494a65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4cd291458aae640671794d8d5494a65">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_sbu2_io</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_sbu2_io[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_sbu2_io signal. </p>

</div>
</div>
<a id="gaa5a0609a555a781349bf1fa961b634b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5a0609a555a781349bf1fa961b634b6">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_swapt_in</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_swapt_in[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_swapt_in signal. </p>

</div>
</div>
<a id="ga76f85cf11dfe25e3621c0dd546e60f78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76f85cf11dfe25e3621c0dd546e60f78">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_swapt_out</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_swapt_out[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_swapt_out signal. </p>

</div>
</div>
<a id="ga5d8ab7ae5a35a5b965b0b5413ccf09a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d8ab7ae5a35a5b965b0b5413ccf09a8">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_tx_data</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_tx_data[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_tx_data signal. </p>

</div>
</div>
<a id="ga5dbe11baed0e5b31c57db82041d57d3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5dbe11baed0e5b31c57db82041d57d3b">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_tx_data_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_tx_data_en[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_tx_data_en signal. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>Hardware Abstraction Layer (HAL)</b> by <b>Cypress Semiconductor Corporation</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
