//==================================================
// This file contains the Excluded objects
// Generated By User: user17
// Format Version: 2
// Date: Fri Aug 15 16:45:22 2025
// ExclMode: default
//==================================================
CHECKSUM: "3278542519 2149385972"
INSTANCE: spi_tb_top.dut.spi_master_inst
ANNOTATION: "SPI_DESIGN: group 1 will always be true when group 3 is true."
Condition 16 "2212118072" "((state_tx == SEND_DATA) || ((state_rx == GET_DATA) && (req_temp == 2'b10)) || ((state_tx == SEND_DATA) && (state_rx == GET_DATA))) 1 -1" (2 "001")
CHECKSUM: "949037028 3011862123"
INSTANCE: spi_tb_top.dut.spi_slave_inst
ANNOTATION: "SPI_DESIGN: all states of case statement covered, so default not toggled."
Branch 1 "252975229" "rst" (7) "rst 0,default,-,-,-,-"
ANNOTATION: "SPI_DESIGN: all states of case statement covered, so default not toggled."
Branch 0 "556670182" "rst" (7) "rst 0,default,-,-,-,-"
CHECKSUM: "3278542519 829846320"
INSTANCE: spi_tb_top.dut.spi_master_inst
ANNOTATION: "SPI_DESIGN: all states of case statement covered, so default not toggled."
Branch 4 "626478596" "rst" (7) "rst 0,default,-,-,-,-"
ANNOTATION: "SPI_DESIGN: Intended to be unreachable."
Branch 4 "626478596" "rst" (5) "rst 0,GET_DATA ,-,1,0,-"
ANNOTATION: "SPI_DESIGN: Intended to be unreachable."
Branch 3 "4091284197" "rst" (6) "rst 0,SEND_DATA ,-,-,1,0,-,-,-"
ANNOTATION: "SPI_DESIGN: all states of case statement covered, so default not toggled."
Branch 3 "4091284197" "rst" (13) "rst 0,default,-,-,-,-,-,-,-"
CHECKSUM: "3278542519 2511003487"
INSTANCE: spi_tb_top.dut.spi_master_inst
ANNOTATION: "SPI_DESIGN: all states of case statement covered, so default not toggled."
Block 29 "1505748873" "state_tx <= IDLE_TX;"
ANNOTATION: "SPI_DESIGN: all states of case statement covered, so default not toggled."
Block 43 "3026634260" "state_rx <= IDLE_RX;"
CHECKSUM: "949037028 638539658"
INSTANCE: spi_tb_top.dut.spi_slave_inst
ANNOTATION: "SPI_DESIGN: all states of case statement covered, so default not toggled."
Block 15 "1505748873" "state_tx <= IDLE_TX;"
ANNOTATION: "SPI_DESIGN: all states of case statement covered, so default not toggled."
Block 29 "3026634260" "state_rx <= IDLE_RX;"
CHECKSUM: "4033520669 1569140185"
INSTANCE: spi_tb_top.dut.sclk_generator_inst
ANNOTATION: "SPI_DESIGN: wait_count is a constant determined by parameter."
Toggle wait_count "reg wait_count[9:0]"
ANNOTATION: "SPI_DESIGN: count toggle is capped by wait_count which is a constant."
Toggle count "reg count[10:0]"
CHECKSUM: "3278542519 272195225"
INSTANCE: spi_tb_top.dut.spi_master_inst
ANNOTATION: "SPI_DESIGN: Intended to be unreachable."
Toggle data_index_rx [3] "reg data_index_rx[3:0]"
