<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Korea\Documents\RT_AudioPS&nbsp31\src\WM8960_Init\I2C_Init_Dev.v<br>
C:\Users\Korea\Documents\RT_AudioPS&nbsp31\src\WM8960_Init\WM8960_Init.v<br>
C:\Users\Korea\Documents\RT_AudioPS&nbsp31\src\WM8960_Init\i2c_bit_shift.v<br>
C:\Users\Korea\Documents\RT_AudioPS&nbsp31\src\WM8960_Init\i2c_control.v<br>
C:\Users\Korea\Documents\RT_AudioPS&nbsp31\src\WM8960_Init\wm8960_init_table.v<br>
C:\Users\Korea\Documents\RT_AudioPS&nbsp31\src\cmd_ctrl\cmd_ctrl.v<br>
C:\Users\Korea\Documents\RT_AudioPS&nbsp31\src\csdn\csdn.v<br>
C:\Users\Korea\Documents\RT_AudioPS&nbsp31\src\distortion\distortion.v<br>
C:\Users\Korea\Documents\RT_AudioPS&nbsp31\src\echo\echo.v<br>
C:\Users\Korea\Documents\RT_AudioPS&nbsp31\src\echo\echo_top.v<br>
C:\Users\Korea\Documents\RT_AudioPS&nbsp31\src\eqa\eqa.v<br>
C:\Users\Korea\Documents\RT_AudioPS&nbsp31\src\eqa\eqa_top.v<br>
C:\Users\Korea\Documents\RT_AudioPS&nbsp31\src\fifo\async_fifo.v<br>
C:\Users\Korea\Documents\RT_AudioPS&nbsp31\src\fifo\async_fifo_ctrl.v<br>
C:\Users\Korea\Documents\RT_AudioPS&nbsp31\src\fifo\dpram.v<br>
C:\Users\Korea\Documents\RT_AudioPS&nbsp31\src\fifo_sc_top\fifo_sc_top.v<br>
C:\Users\Korea\Documents\RT_AudioPS&nbsp31\src\fifo_sc_top_v2\fifo_sc_top_v2.v<br>
C:\Users\Korea\Documents\RT_AudioPS&nbsp31\src\fifo_top\fifo_top.v<br>
C:\Users\Korea\Documents\RT_AudioPS&nbsp31\src\gowin_clkdiv_4\gowin_clkdiv_4.v<br>
C:\Users\Korea\Documents\RT_AudioPS&nbsp31\src\gowin_clkdiv_8\gowin_clkdiv_8.v<br>
C:\Users\Korea\Documents\RT_AudioPS&nbsp31\src\gowin_pll\gowin_pll.v<br>
C:\Users\Korea\Documents\RT_AudioPS&nbsp31\src\gowin_ram16sdp\gowin_ram16sdp.v<br>
C:\Users\Korea\Documents\RT_AudioPS&nbsp31\src\i2s\i2s_rx.v<br>
C:\Users\Korea\Documents\RT_AudioPS&nbsp31\src\i2s\i2s_tx.v<br>
C:\Users\Korea\Documents\RT_AudioPS&nbsp31\src\iir\iir.v<br>
C:\Users\Korea\Documents\RT_AudioPS&nbsp31\src\iir_filter\iir_filter.v<br>
C:\Users\Korea\Documents\RT_AudioPS&nbsp31\src\iir_filter_eqa1\iir_filter_eqa1.v<br>
C:\Users\Korea\Documents\RT_AudioPS&nbsp31\src\iir_filter_eqa2\iir_filter_eqa2.v<br>
C:\Users\Korea\Documents\RT_AudioPS&nbsp31\src\iir_filter_eqa3\iir_filter_eqa3.v<br>
C:\Users\Korea\Documents\RT_AudioPS&nbsp31\src\iir_filter_eqa4\iir_filter_eqa4.v<br>
C:\Users\Korea\Documents\RT_AudioPS&nbsp31\src\iir_filter_eqa5\iir_filter_eqa5.v<br>
C:\Users\Korea\Documents\RT_AudioPS&nbsp31\src\iir_filter_reverb\iir_filter_reverb.v<br>
C:\Users\Korea\Documents\RT_AudioPS&nbsp31\src\key_filter\key_filter.v<br>
C:\Users\Korea\Documents\RT_AudioPS&nbsp31\src\micb\micb.v<br>
C:\Users\Korea\Documents\RT_AudioPS&nbsp31\src\reverb\reverb.v<br>
C:\Users\Korea\Documents\RT_AudioPS&nbsp31\src\reverb\reverb_top.v<br>
C:\Users\Korea\Documents\RT_AudioPS&nbsp31\src\top\RT_AudioPS.v<br>
C:\Users\Korea\Documents\RT_AudioPS&nbsp31\src\uart\uart_byte_rx.v<br>
C:\Users\Korea\Documents\RT_AudioPS&nbsp31\src\uart\uart_byte_tx.v<br>
C:\Users\Korea\Documents\RT_AudioPS&nbsp31\src\uart\uart_data_rx.v<br>
C:\Users\Korea\Documents\RT_AudioPS&nbsp31\src\uart\uart_data_tx.v<br>
C:\Users\Korea\Documents\RT_AudioPS&nbsp31\src\volume_control\volume_control.v<br>
D:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v<br>
D:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v<br>
D:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v<br>
D:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v<br>
D:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v<br>
D:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\gw_jtag.v<br>
C:\Users\Korea\Documents\RT_AudioPS&nbsp31\impl\gwsynthesis\RTL_GAO\gw_gao_top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25UG324C2/I1</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Nov 12 12:55:45 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>RT_AudioPS</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 2s, Peak memory usage = 783.883MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.687s, Elapsed time = 0h 0m 1s, Peak memory usage = 783.883MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.468s, Elapsed time = 0h 0m 0.964s, Peak memory usage = 783.883MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.546s, Elapsed time = 0h 0m 1s, Peak memory usage = 783.883MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.296s, Elapsed time = 0h 0m 0.485s, Peak memory usage = 783.883MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 783.883MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.123s, Peak memory usage = 783.883MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.038s, Peak memory usage = 783.883MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.343s, Elapsed time = 0h 0m 1s, Peak memory usage = 783.883MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.171s, Elapsed time = 0h 0m 0.317s, Peak memory usage = 783.883MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.218s, Elapsed time = 0h 0m 0.431s, Peak memory usage = 783.883MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 5s, Peak memory usage = 783.883MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.203s, Elapsed time = 0h 0m 0.638s, Peak memory usage = 783.883MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.421s, Elapsed time = 0h 0m 1s, Peak memory usage = 783.883MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 6s, Elapsed time = 0h 0m 14s, Peak memory usage = 783.883MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>26</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>25</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>11173</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>182</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>138</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>10852</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>6843</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>1082</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>2928</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>2833</td>
</tr>
<tr>
<td class="label"><b>MUX </b></td>
<td>55</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMUX2</td>
<td>54</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMUX16</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>2229</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>2229</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>28</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP1</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>20</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>67</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>67</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULTALU27X18</td>
<td>28</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>48</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSPX9</td>
<td>14</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPX9B</td>
<td>13</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLLA</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>Black Box </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspGW_JTAG</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>9369(6972 LUT, 2229 ALU, 28 RAM16) / 23040</td>
<td>41%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>11173 / 23685</td>
<td>48%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 23685</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>11173 / 23685</td>
<td>48%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>48 / 56</td>
<td>86%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>I2S_BCLK</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>I2S_BCLK_ibuf/I </td>
</tr>
<tr>
<td>gw_gao_inst_0/u_icon_top/n19_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>gw_gao_inst_0/u_icon_top/n19_s2/O </td>
</tr>
<tr>
<td>gw_gao_inst_0/u_la0_top/n15_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>gw_gao_inst_0/u_la0_top/n15_s2/O </td>
</tr>
<tr>
<td>i2s_tx/n52_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>i2s_tx/n52_s2/O </td>
</tr>
<tr>
<td>i2s_tx/n18_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>i2s_tx/n18_s2/O </td>
</tr>
<tr>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>83.333</td>
<td>12.0</td>
<td>0.000</td>
<td>41.667</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0 </td>
</tr>
<tr>
<td>Gowin_CLKDIV_4/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.0</td>
<td>0.000</td>
<td>20.000</td>
<td>I2S_BCLK_ibuf/I</td>
<td>I2S_BCLK</td>
<td>Gowin_CLKDIV_4/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>Gowin_CLKDIV_8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>320.000</td>
<td>3.1</td>
<td>0.000</td>
<td>160.000</td>
<td>Gowin_CLKDIV_4/clkdiv_inst/CLKOUT</td>
<td>Gowin_CLKDIV_4/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Gowin_CLKDIV_8/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.0(MHz)</td>
<td>146.6(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>I2S_BCLK</td>
<td>100.0(MHz)</td>
<td>203.0(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>gw_gao_inst_0/u_icon_top/n19_6</td>
<td>100.0(MHz)</td>
<td>1972.4(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>gw_gao_inst_0/u_la0_top/n15_6</td>
<td>100.0(MHz)</td>
<td>1972.4(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>i2s_tx/n52_6</td>
<td>100.0(MHz)</td>
<td>372.2(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_tx/async_fifo_inst/wr_ptr_gray2_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_tx/async_fifo_inst/fifo_mem[0]_ER_s63</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>152</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>0.737</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/wr_ptr_gray2_4_s0/CLK</td>
</tr>
<tr>
<td>1.043</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/wr_ptr_gray2_4_s0/Q</td>
</tr>
<tr>
<td>1.193</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/wr_gray2_bin_4_s1/I0</td>
</tr>
<tr>
<td>1.614</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/wr_gray2_bin_4_s1/F</td>
</tr>
<tr>
<td>1.764</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/wr_gray2_bin_3_s0/I1</td>
</tr>
<tr>
<td>2.177</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/wr_gray2_bin_3_s0/F</td>
</tr>
<tr>
<td>2.327</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/wr_gray2_bin_2_s0/I1</td>
</tr>
<tr>
<td>2.740</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/wr_gray2_bin_2_s0/F</td>
</tr>
<tr>
<td>2.890</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/wr_gray2_bin_1_s0/I1</td>
</tr>
<tr>
<td>3.303</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/wr_gray2_bin_1_s0/F</td>
</tr>
<tr>
<td>3.453</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/wr_gray2_bin_0_s0/I1</td>
</tr>
<tr>
<td>3.866</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/wr_gray2_bin_0_s0/F</td>
</tr>
<tr>
<td>4.016</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/n12775_s0/I1</td>
</tr>
<tr>
<td>4.466</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/n12775_s0/COUT</td>
</tr>
<tr>
<td>4.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/n12776_s0/CIN</td>
</tr>
<tr>
<td>4.506</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/n12776_s0/COUT</td>
</tr>
<tr>
<td>4.506</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/n12777_s0/CIN</td>
</tr>
<tr>
<td>4.546</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/n12777_s0/COUT</td>
</tr>
<tr>
<td>4.546</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/n12778_s0/CIN</td>
</tr>
<tr>
<td>4.586</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/n12778_s0/COUT</td>
</tr>
<tr>
<td>4.586</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/n12779_s0/CIN</td>
</tr>
<tr>
<td>4.626</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/n12779_s0/COUT</td>
</tr>
<tr>
<td>4.626</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/n12780_s0/CIN</td>
</tr>
<tr>
<td>4.666</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/n12780_s0/COUT</td>
</tr>
<tr>
<td>4.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/n12781_s0/CIN</td>
</tr>
<tr>
<td>4.706</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/n12781_s0/COUT</td>
</tr>
<tr>
<td>4.706</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/n12782_s0/CIN</td>
</tr>
<tr>
<td>4.746</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/n12782_s0/COUT</td>
</tr>
<tr>
<td>4.896</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/n12535_s1/I2</td>
</tr>
<tr>
<td>5.265</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>i2s_tx/async_fifo_inst/n12535_s1/F</td>
</tr>
<tr>
<td>5.415</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/fifo_mem[0]_ER_s63/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>152</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>10.737</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/fifo_mem[0]_ER_s63/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.249</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/fifo_mem[0]_ER_s63</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.587, 79.646%; route: 0.150, 20.354%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.172, 67.807%; route: 1.200, 25.652%; tC2Q: 0.306, 6.541%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.587, 79.646%; route: 0.150, 20.354%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_tx/async_fifo_inst/wr_ptr_gray2_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_tx/async_fifo_inst/rd_ptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>152</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>0.737</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/wr_ptr_gray2_4_s0/CLK</td>
</tr>
<tr>
<td>1.043</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/wr_ptr_gray2_4_s0/Q</td>
</tr>
<tr>
<td>1.193</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/wr_gray2_bin_4_s1/I0</td>
</tr>
<tr>
<td>1.614</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/wr_gray2_bin_4_s1/F</td>
</tr>
<tr>
<td>1.764</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/wr_gray2_bin_3_s0/I1</td>
</tr>
<tr>
<td>2.177</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/wr_gray2_bin_3_s0/F</td>
</tr>
<tr>
<td>2.327</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/wr_gray2_bin_2_s0/I1</td>
</tr>
<tr>
<td>2.740</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/wr_gray2_bin_2_s0/F</td>
</tr>
<tr>
<td>2.890</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/wr_gray2_bin_1_s0/I1</td>
</tr>
<tr>
<td>3.303</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/wr_gray2_bin_1_s0/F</td>
</tr>
<tr>
<td>3.453</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/wr_gray2_bin_0_s0/I1</td>
</tr>
<tr>
<td>3.866</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/wr_gray2_bin_0_s0/F</td>
</tr>
<tr>
<td>4.016</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/n12775_s0/I1</td>
</tr>
<tr>
<td>4.466</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/n12775_s0/COUT</td>
</tr>
<tr>
<td>4.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/n12776_s0/CIN</td>
</tr>
<tr>
<td>4.506</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/n12776_s0/COUT</td>
</tr>
<tr>
<td>4.506</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/n12777_s0/CIN</td>
</tr>
<tr>
<td>4.546</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/n12777_s0/COUT</td>
</tr>
<tr>
<td>4.546</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/n12778_s0/CIN</td>
</tr>
<tr>
<td>4.586</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/n12778_s0/COUT</td>
</tr>
<tr>
<td>4.586</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/n12779_s0/CIN</td>
</tr>
<tr>
<td>4.626</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/n12779_s0/COUT</td>
</tr>
<tr>
<td>4.626</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/n12780_s0/CIN</td>
</tr>
<tr>
<td>4.666</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/n12780_s0/COUT</td>
</tr>
<tr>
<td>4.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/n12781_s0/CIN</td>
</tr>
<tr>
<td>4.706</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/n12781_s0/COUT</td>
</tr>
<tr>
<td>4.706</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/n12782_s0/CIN</td>
</tr>
<tr>
<td>4.746</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/n12782_s0/COUT</td>
</tr>
<tr>
<td>4.896</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/n12535_s1/I2</td>
</tr>
<tr>
<td>5.265</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>i2s_tx/async_fifo_inst/n12535_s1/F</td>
</tr>
<tr>
<td>5.415</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/rd_ptr_0_s0/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>152</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>10.737</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/rd_ptr_0_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.249</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/rd_ptr_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.587, 79.646%; route: 0.150, 20.354%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.172, 67.807%; route: 1.200, 25.652%; tC2Q: 0.306, 6.541%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.587, 79.646%; route: 0.150, 20.354%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_tx/async_fifo_inst/wr_ptr_gray2_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_tx/async_fifo_inst/rd_ptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>152</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>0.737</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/wr_ptr_gray2_4_s0/CLK</td>
</tr>
<tr>
<td>1.043</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/wr_ptr_gray2_4_s0/Q</td>
</tr>
<tr>
<td>1.193</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/wr_gray2_bin_4_s1/I0</td>
</tr>
<tr>
<td>1.614</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/wr_gray2_bin_4_s1/F</td>
</tr>
<tr>
<td>1.764</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/wr_gray2_bin_3_s0/I1</td>
</tr>
<tr>
<td>2.177</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/wr_gray2_bin_3_s0/F</td>
</tr>
<tr>
<td>2.327</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/wr_gray2_bin_2_s0/I1</td>
</tr>
<tr>
<td>2.740</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/wr_gray2_bin_2_s0/F</td>
</tr>
<tr>
<td>2.890</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/wr_gray2_bin_1_s0/I1</td>
</tr>
<tr>
<td>3.303</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/wr_gray2_bin_1_s0/F</td>
</tr>
<tr>
<td>3.453</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/wr_gray2_bin_0_s0/I1</td>
</tr>
<tr>
<td>3.866</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/wr_gray2_bin_0_s0/F</td>
</tr>
<tr>
<td>4.016</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/n12775_s0/I1</td>
</tr>
<tr>
<td>4.466</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/n12775_s0/COUT</td>
</tr>
<tr>
<td>4.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/n12776_s0/CIN</td>
</tr>
<tr>
<td>4.506</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/n12776_s0/COUT</td>
</tr>
<tr>
<td>4.506</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/n12777_s0/CIN</td>
</tr>
<tr>
<td>4.546</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/n12777_s0/COUT</td>
</tr>
<tr>
<td>4.546</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/n12778_s0/CIN</td>
</tr>
<tr>
<td>4.586</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/n12778_s0/COUT</td>
</tr>
<tr>
<td>4.586</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/n12779_s0/CIN</td>
</tr>
<tr>
<td>4.626</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/n12779_s0/COUT</td>
</tr>
<tr>
<td>4.626</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/n12780_s0/CIN</td>
</tr>
<tr>
<td>4.666</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/n12780_s0/COUT</td>
</tr>
<tr>
<td>4.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/n12781_s0/CIN</td>
</tr>
<tr>
<td>4.706</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/n12781_s0/COUT</td>
</tr>
<tr>
<td>4.706</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/n12782_s0/CIN</td>
</tr>
<tr>
<td>4.746</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/n12782_s0/COUT</td>
</tr>
<tr>
<td>4.896</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/n12535_s1/I2</td>
</tr>
<tr>
<td>5.265</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>i2s_tx/async_fifo_inst/n12535_s1/F</td>
</tr>
<tr>
<td>5.415</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/rd_ptr_1_s0/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>152</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>10.737</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/rd_ptr_1_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.249</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/rd_ptr_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.587, 79.646%; route: 0.150, 20.354%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.172, 67.807%; route: 1.200, 25.652%; tC2Q: 0.306, 6.541%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.587, 79.646%; route: 0.150, 20.354%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_tx/async_fifo_inst/wr_ptr_gray2_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_tx/async_fifo_inst/rd_ptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>152</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>0.737</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/wr_ptr_gray2_4_s0/CLK</td>
</tr>
<tr>
<td>1.043</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/wr_ptr_gray2_4_s0/Q</td>
</tr>
<tr>
<td>1.193</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/wr_gray2_bin_4_s1/I0</td>
</tr>
<tr>
<td>1.614</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/wr_gray2_bin_4_s1/F</td>
</tr>
<tr>
<td>1.764</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/wr_gray2_bin_3_s0/I1</td>
</tr>
<tr>
<td>2.177</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/wr_gray2_bin_3_s0/F</td>
</tr>
<tr>
<td>2.327</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/wr_gray2_bin_2_s0/I1</td>
</tr>
<tr>
<td>2.740</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/wr_gray2_bin_2_s0/F</td>
</tr>
<tr>
<td>2.890</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/wr_gray2_bin_1_s0/I1</td>
</tr>
<tr>
<td>3.303</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/wr_gray2_bin_1_s0/F</td>
</tr>
<tr>
<td>3.453</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/wr_gray2_bin_0_s0/I1</td>
</tr>
<tr>
<td>3.866</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/wr_gray2_bin_0_s0/F</td>
</tr>
<tr>
<td>4.016</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/n12775_s0/I1</td>
</tr>
<tr>
<td>4.466</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/n12775_s0/COUT</td>
</tr>
<tr>
<td>4.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/n12776_s0/CIN</td>
</tr>
<tr>
<td>4.506</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/n12776_s0/COUT</td>
</tr>
<tr>
<td>4.506</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/n12777_s0/CIN</td>
</tr>
<tr>
<td>4.546</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/n12777_s0/COUT</td>
</tr>
<tr>
<td>4.546</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/n12778_s0/CIN</td>
</tr>
<tr>
<td>4.586</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/n12778_s0/COUT</td>
</tr>
<tr>
<td>4.586</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/n12779_s0/CIN</td>
</tr>
<tr>
<td>4.626</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/n12779_s0/COUT</td>
</tr>
<tr>
<td>4.626</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/n12780_s0/CIN</td>
</tr>
<tr>
<td>4.666</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/n12780_s0/COUT</td>
</tr>
<tr>
<td>4.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/n12781_s0/CIN</td>
</tr>
<tr>
<td>4.706</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/n12781_s0/COUT</td>
</tr>
<tr>
<td>4.706</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/n12782_s0/CIN</td>
</tr>
<tr>
<td>4.746</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/n12782_s0/COUT</td>
</tr>
<tr>
<td>4.896</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/n12535_s1/I2</td>
</tr>
<tr>
<td>5.265</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>i2s_tx/async_fifo_inst/n12535_s1/F</td>
</tr>
<tr>
<td>5.415</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/rd_ptr_2_s0/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>152</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>10.737</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/rd_ptr_2_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.249</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/rd_ptr_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.587, 79.646%; route: 0.150, 20.354%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.172, 67.807%; route: 1.200, 25.652%; tC2Q: 0.306, 6.541%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.587, 79.646%; route: 0.150, 20.354%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_tx/async_fifo_inst/wr_ptr_gray2_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_tx/async_fifo_inst/rd_ptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>152</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>0.737</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/wr_ptr_gray2_4_s0/CLK</td>
</tr>
<tr>
<td>1.043</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/wr_ptr_gray2_4_s0/Q</td>
</tr>
<tr>
<td>1.193</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/wr_gray2_bin_4_s1/I0</td>
</tr>
<tr>
<td>1.614</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/wr_gray2_bin_4_s1/F</td>
</tr>
<tr>
<td>1.764</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/wr_gray2_bin_3_s0/I1</td>
</tr>
<tr>
<td>2.177</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/wr_gray2_bin_3_s0/F</td>
</tr>
<tr>
<td>2.327</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/wr_gray2_bin_2_s0/I1</td>
</tr>
<tr>
<td>2.740</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/wr_gray2_bin_2_s0/F</td>
</tr>
<tr>
<td>2.890</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/wr_gray2_bin_1_s0/I1</td>
</tr>
<tr>
<td>3.303</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/wr_gray2_bin_1_s0/F</td>
</tr>
<tr>
<td>3.453</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/wr_gray2_bin_0_s0/I1</td>
</tr>
<tr>
<td>3.866</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/wr_gray2_bin_0_s0/F</td>
</tr>
<tr>
<td>4.016</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/n12775_s0/I1</td>
</tr>
<tr>
<td>4.466</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/n12775_s0/COUT</td>
</tr>
<tr>
<td>4.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/n12776_s0/CIN</td>
</tr>
<tr>
<td>4.506</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/n12776_s0/COUT</td>
</tr>
<tr>
<td>4.506</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/n12777_s0/CIN</td>
</tr>
<tr>
<td>4.546</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/n12777_s0/COUT</td>
</tr>
<tr>
<td>4.546</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/n12778_s0/CIN</td>
</tr>
<tr>
<td>4.586</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/n12778_s0/COUT</td>
</tr>
<tr>
<td>4.586</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/n12779_s0/CIN</td>
</tr>
<tr>
<td>4.626</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/n12779_s0/COUT</td>
</tr>
<tr>
<td>4.626</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/n12780_s0/CIN</td>
</tr>
<tr>
<td>4.666</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/n12780_s0/COUT</td>
</tr>
<tr>
<td>4.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/n12781_s0/CIN</td>
</tr>
<tr>
<td>4.706</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/n12781_s0/COUT</td>
</tr>
<tr>
<td>4.706</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>i2s_tx/async_fifo_inst/n12782_s0/CIN</td>
</tr>
<tr>
<td>4.746</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/n12782_s0/COUT</td>
</tr>
<tr>
<td>4.896</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/n12535_s1/I2</td>
</tr>
<tr>
<td>5.265</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>i2s_tx/async_fifo_inst/n12535_s1/F</td>
</tr>
<tr>
<td>5.415</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/rd_ptr_3_s0/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>152</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>10.737</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/rd_ptr_3_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.249</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>i2s_tx/async_fifo_inst/rd_ptr_3_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.587, 79.646%; route: 0.150, 20.354%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.172, 67.807%; route: 1.200, 25.652%; tC2Q: 0.306, 6.541%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.587, 79.646%; route: 0.150, 20.354%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
