# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
REF_CLK(R)->ALU_CLK(R)	10.226   */0.326         */0.188         U0_ALU/\ALU_OUT_reg[0] /D    1
REF_CLK(R)->ALU_CLK(R)	10.009   */2.229         */0.403         U0_ALU/\ALU_OUT_reg[1] /D    1
REF_CLK(R)->ALU_CLK(R)	10.050   */2.242         */0.364         U0_ALU/\ALU_OUT_reg[15] /D    1
REF_CLK(R)->ALU_CLK(R)	10.051   */2.466         */0.363         U0_ALU/\ALU_OUT_reg[14] /D    1
REF_CLK(R)->ALU_CLK(R)	10.051   */2.836         */0.363         U0_ALU/\ALU_OUT_reg[13] /D    1
REF_CLK(R)->ALU_CLK(R)	10.052   */3.183         */0.363         U0_ALU/\ALU_OUT_reg[12] /D    1
REF_CLK(R)->ALU_CLK(R)	10.019   */3.458         */0.394         U0_ALU/\ALU_OUT_reg[2] /D    1
REF_CLK(R)->ALU_CLK(R)	10.050   */3.522         */0.363         U0_ALU/\ALU_OUT_reg[11] /D    1
REF_CLK(R)->ALU_CLK(R)	10.050   */3.664         */0.364         U0_ALU/\ALU_OUT_reg[10] /D    1
REF_CLK(R)->ALU_CLK(R)	10.051   */4.058         */0.363         U0_ALU/\ALU_OUT_reg[9] /D    1
REF_CLK(R)->ALU_CLK(R)	10.042   */4.065         */0.372         U0_ALU/\ALU_OUT_reg[8] /D    1
REF_CLK(R)->ALU_CLK(R)	10.033   */4.122         */0.380         U0_ALU/\ALU_OUT_reg[7] /D    1
REF_CLK(R)->ALU_CLK(R)	10.026   */4.580         */0.388         U0_ALU/\ALU_OUT_reg[3] /D    1
REF_CLK(R)->ALU_CLK(R)	10.034   */4.595         */0.379         U0_ALU/\ALU_OUT_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	9.986    */5.059         */0.379         U0_RegFile/\RdData_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	10.003   */5.066         */0.377         U0_RegFile/\RdData_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	10.001   */5.077         */0.376         U0_RegFile/\RdData_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.008   */5.094         */0.374         U0_RegFile/\RdData_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	10.050   */5.114         */0.367         U0_RegFile/\RdData_reg[3] /D    1
REF_CLK(R)->ALU_CLK(R)	10.032   */5.165         */0.381         U0_ALU/\ALU_OUT_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	10.045   */5.207         */0.372         U0_RegFile/\RdData_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	10.050   */5.233         */0.368         U0_RegFile/\RdData_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	10.044   */5.237         */0.373         U0_RegFile/\RdData_reg[7] /D    1
@(R)->ALU_CLK(R)	9.468    5.616/*         0.334/*         U0_ALU/\ALU_OUT_reg[1] /RN    1
@(R)->ALU_CLK(R)	9.468    5.616/*         0.334/*         U0_ALU/\ALU_OUT_reg[2] /RN    1
@(R)->ALU_CLK(R)	9.474    5.623/*         0.329/*         U0_ALU/\ALU_OUT_reg[3] /RN    1
@(R)->ALU_CLK(R)	9.474    5.623/*         0.329/*         U0_ALU/\ALU_OUT_reg[4] /RN    1
@(R)->ALU_CLK(R)	9.474    5.623/*         0.329/*         U0_ALU/\ALU_OUT_reg[6] /RN    1
@(R)->ALU_CLK(R)	9.474    5.623/*         0.329/*         U0_ALU/\ALU_OUT_reg[5] /RN    1
@(R)->ALU_CLK(R)	9.474    5.624/*         0.329/*         U0_ALU/\ALU_OUT_reg[8] /RN    1
@(R)->ALU_CLK(R)	9.474    5.625/*         0.329/*         U0_ALU/\ALU_OUT_reg[10] /RN    1
@(R)->ALU_CLK(R)	9.474    5.625/*         0.329/*         U0_ALU/\ALU_OUT_reg[11] /RN    1
@(R)->ALU_CLK(R)	9.474    5.626/*         0.329/*         U0_ALU/\ALU_OUT_reg[9] /RN    1
@(R)->ALU_CLK(R)	9.475    5.627/*         0.329/*         U0_ALU/\ALU_OUT_reg[13] /RN    1
@(R)->ALU_CLK(R)	9.475    5.627/*         0.329/*         U0_ALU/\ALU_OUT_reg[12] /RN    1
@(R)->ALU_CLK(R)	9.475    5.629/*         0.329/*         U0_ALU/\ALU_OUT_reg[14] /RN    1
@(R)->ALU_CLK(R)	9.473    5.631/*         0.329/*         U0_ALU/\ALU_OUT_reg[7] /RN    1
@(R)->ALU_CLK(R)	9.475    5.631/*         0.329/*         U0_ALU/\ALU_OUT_reg[15] /RN    1
REF_CLK(R)->ALU_CLK(R)	10.031   */5.671         */0.382         U0_ALU/\ALU_OUT_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	9.991    */5.713         */0.386         U0_RegFile/\regArr_reg[8][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.997    */5.722         */0.382         U0_RegFile/\regArr_reg[8][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.997    */5.731         */0.381         U0_RegFile/\regArr_reg[8][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.024   */5.732         */0.383         U0_RegFile/\regArr_reg[12][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.998    */5.737         */0.378         U0_RegFile/\regArr_reg[8][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.020   */5.740         */0.378         U0_RegFile/\regArr_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.019   */5.745         */0.379         U0_RegFile/\regArr_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.017   */5.746         */0.375         U0_RegFile/\regArr_reg[12][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.021   */5.748         */0.375         U0_RegFile/\regArr_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.030   */5.749         */0.375         U0_RegFile/\regArr_reg[14][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.019   */5.749         */0.376         U0_RegFile/\regArr_reg[8][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.016   */5.750         */0.375         U0_RegFile/\regArr_reg[8][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.029   */5.750         */0.376         U0_RegFile/\regArr_reg[12][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.012   */5.751         */0.375         U0_RegFile/\regArr_reg[8][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.031   */5.751         */0.376         U0_RegFile/\regArr_reg[14][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.023   */5.752         */0.375         U0_RegFile/\regArr_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.027   */5.752         */0.376         U0_RegFile/\regArr_reg[12][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.029   */5.752         */0.375         U0_RegFile/\regArr_reg[12][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.024   */5.753         */0.378         U0_RegFile/\regArr_reg[14][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.997    */5.754         */0.380         U0_RegFile/\regArr_reg[10][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.032   */5.754         */0.377         U0_RegFile/\regArr_reg[14][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.028   */5.756         */0.374         U0_RegFile/\regArr_reg[6][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.025   */5.756         */0.374         U0_RegFile/\regArr_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.013   */5.757         */0.376         U0_RegFile/\regArr_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.022   */5.758         */0.377         U0_RegFile/\regArr_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.033   */5.758         */0.376         U0_RegFile/\regArr_reg[12][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.029   */5.758         */0.375         U0_RegFile/\regArr_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.030   */5.759         */0.374         U0_RegFile/\regArr_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.032   */5.759         */0.374         U0_RegFile/\regArr_reg[12][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.034   */5.759         */0.376         U0_RegFile/\regArr_reg[14][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.033   */5.759         */0.376         U0_RegFile/\regArr_reg[14][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.024   */5.762         */0.377         U0_RegFile/\regArr_reg[4][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.034   */5.763         */0.374         U0_RegFile/\regArr_reg[14][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.034   */5.763         */0.375         U0_RegFile/\regArr_reg[12][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.029   */5.765         */0.393         U0_RegFile/\regArr_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.029   */5.765         */0.375         U0_RegFile/\regArr_reg[8][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.021   */5.765         */0.379         U0_RegFile/\regArr_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.033   */5.767         */0.372         U0_RegFile/\regArr_reg[14][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.015   */5.769         */0.378         U0_RegFile/\regArr_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.028   */5.770         */0.375         U0_RegFile/\regArr_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.033   */5.771         */0.377         U0_RegFile/\regArr_reg[10][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.027   */5.771         */0.375         U0_RegFile/\regArr_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.027   */5.772         */0.376         U0_RegFile/\regArr_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.043   */5.773         */0.380         U0_RegFile/\regArr_reg[2][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.031   */5.773         */0.391         U0_RegFile/\regArr_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.028   */5.774         */0.376         U0_RegFile/\regArr_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.020   */5.775         */0.378         U0_RegFile/\regArr_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.030   */5.776         */0.377         U0_RegFile/\regArr_reg[10][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.033   */5.780         */0.379         U0_RegFile/\regArr_reg[10][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.026   */5.781         */0.378         U0_RegFile/\regArr_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.028   */5.783         */0.376         U0_RegFile/\regArr_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.031   */5.784         */0.374         U0_RegFile/\regArr_reg[10][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.974    */5.786         */0.401         U0_RegFile/\regArr_reg[3][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.033   */5.788         */0.374         U0_RegFile/\regArr_reg[10][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.040   */5.789         */0.375         U0_RegFile/\regArr_reg[10][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.037   */5.792         */0.375         U0_RegFile/\regArr_reg[10][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.048   */5.792         */0.376         U0_RegFile/\regArr_reg[2][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.132   5.792/*         0.266/*         U0_RegFile/\regArr_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.045   */5.795         */0.375         U0_RegFile/\regArr_reg[2][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.044   */5.796         */0.377         U0_RegFile/\regArr_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.049   */5.797         */0.374         U0_RegFile/\regArr_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.138   5.797/*         0.267/*         U0_RegFile/\regArr_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.991    */5.798         */0.383         U0_RegFile/\regArr_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.048   */5.801         */0.375         U0_RegFile/\regArr_reg[2][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.991    */5.808         */0.385         U0_RegFile/\regArr_reg[3][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.998    */5.818         */0.379         U0_RegFile/\regArr_reg[3][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.014   */5.820         */0.378         U0_RegFile/\regArr_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.021   */5.827         */0.380         U0_RegFile/\regArr_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.026   */5.830         */0.377         U0_RegFile/\regArr_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.027   */5.832         */0.377         U0_RegFile/\regArr_reg[7][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.022   */5.835         */0.380         U0_RegFile/\regArr_reg[15][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.025   */5.838         */0.375         U0_RegFile/\regArr_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.028   */5.841         */0.376         U0_RegFile/\regArr_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.026   */5.843         */0.374         U0_RegFile/\regArr_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.028   */5.843         */0.375         U0_RegFile/\regArr_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.187   5.847/*         0.217/*         U0_RegFile/\regArr_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.027   */5.847         */0.375         U0_RegFile/\regArr_reg[15][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.025   */5.849         */0.374         U0_RegFile/\regArr_reg[15][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.039   */5.852         */0.377         U0_RegFile/\regArr_reg[3][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.032   */5.853         */0.374         U0_RegFile/\regArr_reg[15][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.043   */5.855         */0.375         U0_RegFile/\regArr_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.035   */5.856         */0.374         U0_RegFile/\regArr_reg[15][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.025   */5.856         */0.377         U0_RegFile/\regArr_reg[11][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.034   */5.856         */0.375         U0_RegFile/\regArr_reg[15][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.036   */5.858         */0.373         U0_RegFile/\regArr_reg[3][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.026   */5.859         */0.377         U0_RegFile/\regArr_reg[11][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.033   */5.859         */0.377         U0_RegFile/\regArr_reg[11][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.035   */5.859         */0.374         U0_RegFile/\regArr_reg[15][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.035   */5.860         */0.373         U0_RegFile/\regArr_reg[15][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.040   */5.862         */0.374         U0_RegFile/\regArr_reg[3][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.031   */5.868         */0.374         U0_RegFile/\regArr_reg[11][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.036   */5.870         */0.375         U0_RegFile/\regArr_reg[11][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.208   5.871/*         0.216/*         U0_RegFile/\regArr_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.031   */5.872         */0.377         U0_RegFile/\regArr_reg[11][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.037   */5.877         */0.375         U0_RegFile/\regArr_reg[11][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.038   */5.879         */0.374         U0_RegFile/\regArr_reg[11][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.991    */5.880         */0.386         U0_RegFile/\regArr_reg[9][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.997    */5.893         */0.380         U0_RegFile/\regArr_reg[9][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.997    */5.895         */0.381         U0_RegFile/\regArr_reg[9][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.024   */5.912         */0.378         U0_RegFile/\regArr_reg[9][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.017   */5.917         */0.375         U0_RegFile/\regArr_reg[9][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.033   */5.918         */0.377         U0_RegFile/\regArr_reg[9][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.036   */5.921         */0.377         U0_RegFile/\regArr_reg[9][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.024   */5.922         */0.375         U0_RegFile/\regArr_reg[9][2] /D    1
@(R)->ALU_CLK(R)	9.809    5.960/*         -0.006/*        U0_ALU/\ALU_OUT_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.033   */5.962         */0.376         U0_RegFile/\regArr_reg[13][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.030   */5.963         */0.378         U0_RegFile/\regArr_reg[13][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.032   */5.966         */0.373         U0_RegFile/\regArr_reg[13][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.032   */5.968         */0.373         U0_RegFile/\regArr_reg[13][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.034   */5.968         */0.375         U0_RegFile/\regArr_reg[13][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.034   */5.968         */0.373         U0_RegFile/\regArr_reg[13][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.034   */5.969         */0.375         U0_RegFile/\regArr_reg[13][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.035   */5.973         */0.373         U0_RegFile/\regArr_reg[13][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.033   5.987/*         0.333/*         U0_RegFile/\RdData_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.042   6.004/*         0.332/*         U0_RegFile/\regArr_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.052   6.006/*         0.331/*         U0_RegFile/\RdData_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.048   6.014/*         0.332/*         U0_RegFile/\RdData_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.059   6.015/*         0.329/*         U0_RegFile/\regArr_reg[8][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.049   6.017/*         0.331/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.063   6.020/*         0.328/*         U0_RegFile/\regArr_reg[8][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.064   6.021/*         0.328/*         U0_RegFile/\regArr_reg[9][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.017   */6.033         */0.380         U0_RegFile/\regArr_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.025   */6.035         */0.378         U0_RegFile/\regArr_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.079   6.035/*         0.326/*         U0_RegFile/\regArr_reg[10][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.021   */6.036         */0.377         U0_RegFile/\regArr_reg[5][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.026   */6.038         */0.376         U0_RegFile/\regArr_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.022   */6.039         */0.376         U0_RegFile/\regArr_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.084   6.041/*         0.326/*         U0_RegFile/\regArr_reg[9][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.085   6.041/*         0.326/*         U0_RegFile/\regArr_reg[11][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.084   6.041/*         0.326/*         U0_RegFile/\regArr_reg[11][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.027   */6.042         */0.377         U0_RegFile/\regArr_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.088   6.043/*         0.326/*         U0_RegFile/\regArr_reg[9][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.089   6.043/*         0.326/*         U0_RegFile/\regArr_reg[3][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.088   6.044/*         0.326/*         U0_RegFile/\regArr_reg[10][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.084   6.044/*         0.326/*         U0_RegFile/\regArr_reg[10][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.090   6.044/*         0.326/*         U0_RegFile/\regArr_reg[3][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.027   */6.044         */0.377         U0_RegFile/\regArr_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.084   6.045/*         0.326/*         U0_RegFile/\regArr_reg[3][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.091   6.045/*         0.326/*         U0_RegFile/\RdData_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.075   6.050/*         0.327/*         U0_RegFile/\regArr_reg[14][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.075   6.051/*         0.327/*         U0_RegFile/\regArr_reg[15][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.076   6.051/*         0.327/*         U0_RegFile/\regArr_reg[12][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.075   6.051/*         0.327/*         U0_RegFile/\regArr_reg[15][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.027   */6.052         */0.373         U0_RegFile/\regArr_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.092   6.053/*         0.326/*         U0_RegFile/\regArr_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.080   6.055/*         0.327/*         U0_RegFile/\regArr_reg[14][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.080   6.055/*         0.327/*         U0_RegFile/\regArr_reg[13][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.092   6.055/*         0.326/*         U0_RegFile/\RdData_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.080   6.056/*         0.327/*         U0_RegFile/\regArr_reg[15][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.081   6.056/*         0.327/*         U0_RegFile/\regArr_reg[12][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.091   6.057/*         0.326/*         U0_RegFile/\RdData_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.081   6.057/*         0.327/*         U0_RegFile/\regArr_reg[13][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.083   6.058/*         0.327/*         U0_RegFile/\regArr_reg[14][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.083   6.058/*         0.327/*         U0_RegFile/\regArr_reg[14][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.093   6.058/*         0.326/*         U0_RegFile/\RdData_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.082   6.058/*         0.327/*         U0_RegFile/\regArr_reg[14][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.082   6.058/*         0.327/*         U0_RegFile/\regArr_reg[13][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.082   6.058/*         0.327/*         U0_RegFile/\regArr_reg[13][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.082   6.059/*         0.327/*         U0_RegFile/\regArr_reg[13][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.083   6.059/*         0.327/*         U0_RegFile/\regArr_reg[12][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.083   6.059/*         0.327/*         U0_RegFile/\regArr_reg[12][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.083   6.060/*         0.327/*         U0_RegFile/\regArr_reg[15][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.083   6.060/*         0.327/*         U0_RegFile/\regArr_reg[15][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.082   6.060/*         0.327/*         U0_RegFile/\regArr_reg[15][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.082   6.061/*         0.327/*         U0_RegFile/\regArr_reg[13][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.094   6.062/*         0.326/*         U0_RegFile/\regArr_reg[2][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.079   6.063/*         0.327/*         U0_RegFile/\regArr_reg[12][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.079   6.063/*         0.327/*         U0_RegFile/\regArr_reg[15][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.095   6.063/*         0.326/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.081   6.063/*         0.327/*         U0_RegFile/\regArr_reg[14][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.095   6.063/*         0.326/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.095   6.063/*         0.326/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.094   6.063/*         0.326/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.094   6.064/*         0.326/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.079   6.067/*         0.327/*         U0_RegFile/\regArr_reg[14][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.067   6.068/*         0.328/*         U0_RegFile/\regArr_reg[8][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.078   6.069/*         0.327/*         U0_RegFile/\regArr_reg[12][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.097   6.070/*         0.326/*         U0_RegFile/\regArr_reg[2][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.071   6.071/*         0.327/*         U0_RegFile/\regArr_reg[9][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.078   6.071/*         0.327/*         U0_RegFile/\regArr_reg[14][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.077   6.073/*         0.327/*         U0_RegFile/\regArr_reg[8][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.095   6.074/*         0.326/*         U0_RegFile/\regArr_reg[2][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.064   6.075/*         0.328/*         U0_RegFile/\regArr_reg[12][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.079   6.084/*         0.327/*         U0_RegFile/\regArr_reg[13][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.080   6.087/*         0.327/*         U0_RegFile/\regArr_reg[12][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.079   6.088/*         0.327/*         U0_RegFile/\regArr_reg[13][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.134   */6.143         */0.289         U0_RegFile/\regArr_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.141   */6.149         */0.283         U0_RegFile/\regArr_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.169   */6.166         */0.225         U0_RegFile/\regArr_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.176   */6.176         */0.222         U0_RegFile/\regArr_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.199   */6.186         */0.224         U0_RegFile/\regArr_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.198   */6.190         */0.225         U0_RegFile/\regArr_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.202   */6.200         */0.220         U0_RegFile/\regArr_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.203   */6.202         */0.221         U0_RegFile/\regArr_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.380   6.335/*         -0.004/*        U0_RegFile/\regArr_reg[3][5] /SN    1
REF_CLK(R)->REF_CLK(R)	10.399   6.376/*         0.023/*         U0_RegFile/\regArr_reg[1][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.432   6.409/*         -0.010/*        U0_RegFile/\regArr_reg[2][7] /SN    1
REF_CLK(R)->REF_CLK(R)	10.038   */6.586         */0.382         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.042   */6.590         */0.389         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.045   */6.597         */0.382         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.041   */6.600         */0.380         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.024   */6.603         */0.381         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.030   */6.604         */0.376         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.042   */6.607         */0.378         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.042   */6.608         */0.378         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.046   */6.610         */0.379         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.026   */6.614         */0.378         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.044   */6.620         */0.376         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.041   */6.623         */0.380         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.041   */6.625         */0.379         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.026   */6.632         */0.378         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.037   */6.632         */0.376         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.035   */6.635         */0.379         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.047   */6.636         */0.378         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.047   */6.637         */0.378         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.041   */6.638         */0.380         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.042   */6.642         */0.379         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.044   */6.654         */0.376         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.048   */6.657         */0.377         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.047   */6.657         */0.376         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.050   */6.666         */0.375         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.027   */6.671         */0.378         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.029   */6.676         */0.377         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.037   */6.678         */0.378         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.042   */6.680         */0.379         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.041   */6.680         */0.379         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.035   */6.687         */0.375         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.042   */6.690         */0.376         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.046   */6.694         */0.376         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.042   6.731/*         0.334/*         U0_RegFile/\regArr_reg[3][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.043   6.731/*         0.334/*         U0_RegFile/\regArr_reg[8][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.045   6.732/*         0.333/*         U0_RegFile/\regArr_reg[9][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.044   6.733/*         0.333/*         U0_RegFile/\regArr_reg[9][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.044   6.733/*         0.333/*         U0_RegFile/\regArr_reg[10][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.044   6.733/*         0.333/*         U0_RegFile/\regArr_reg[8][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.037   6.735/*         0.343/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[11] /RN    1
REF_CLK(R)->REF_CLK(R)	10.044   6.736/*         0.333/*         U0_RegFile/\regArr_reg[9][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.043   */6.740         */0.384         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.046   6.740/*         0.333/*         U0_RegFile/\regArr_reg[8][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.045   6.741/*         0.333/*         U0_RegFile/\regArr_reg[8][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.046   6.743/*         0.333/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.038   6.743/*         0.343/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[12] /RN    1
REF_CLK(R)->REF_CLK(R)	10.046   6.744/*         0.333/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.046   6.744/*         0.333/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.046   6.745/*         0.333/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.046   */6.746         */0.379         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.047   6.748/*         0.333/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.047   6.748/*         0.333/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.047   6.748/*         0.333/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.048   */6.750         */0.377         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.047   6.750/*         0.333/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.054   */6.752         */0.379         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.047   6.753/*         0.333/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.047   6.754/*         0.333/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.047   6.755/*         0.333/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.052   */6.755         */0.378         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.054   */6.756         */0.377         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.052   */6.757         */0.377         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.047   6.758/*         0.333/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.075   6.758/*         0.327/*         U0_RegFile/\regArr_reg[9][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.075   6.758/*         0.327/*         U0_RegFile/\regArr_reg[11][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.076   6.759/*         0.327/*         U0_RegFile/\regArr_reg[11][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.057   */6.760         */0.377         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.056   */6.760         */0.377         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.053   */6.761         */0.376         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.051   */6.761         */0.380         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.079   6.762/*         0.327/*         U0_RegFile/\regArr_reg[11][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.053   */6.762         */0.376         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.080   6.764/*         0.327/*         U0_RegFile/\regArr_reg[10][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.050   */6.764         */0.375         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.080   6.764/*         0.327/*         U0_RegFile/\regArr_reg[10][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.081   6.764/*         0.327/*         U0_RegFile/\regArr_reg[11][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.055   */6.766         */0.376         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.058   */6.767         */0.376         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.058   */6.769         */0.375         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.058   */6.769         */0.375         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.086   6.771/*         0.326/*         U0_RegFile/\regArr_reg[11][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.086   6.772/*         0.326/*         U0_RegFile/\regArr_reg[11][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.059   */6.772         */0.375         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.061   6.773/*         0.328/*         U0_RegFile/\regArr_reg[4][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.086   6.773/*         0.326/*         U0_RegFile/\regArr_reg[10][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.052   */6.773         */0.377         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.085   6.774/*         0.326/*         U0_RegFile/\regArr_reg[10][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.054   */6.778         */0.377         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.057   */6.783         */0.376         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.077   6.784/*         0.326/*         U0_RegFile/\regArr_reg[4][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.077   6.784/*         0.326/*         U0_RegFile/\regArr_reg[7][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.057   */6.784         */0.375         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.078   6.784/*         0.326/*         U0_RegFile/\regArr_reg[7][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.078   6.784/*         0.326/*         U0_RegFile/\regArr_reg[6][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.073   6.785/*         0.326/*         U0_RegFile/\regArr_reg[15][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.078   6.785/*         0.326/*         U0_RegFile/\regArr_reg[4][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.076   6.785/*         0.326/*         U0_RegFile/\regArr_reg[4][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.073   6.785/*         0.326/*         U0_RegFile/\regArr_reg[7][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.076   6.785/*         0.326/*         U0_RegFile/\regArr_reg[5][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.078   6.785/*         0.326/*         U0_RegFile/\regArr_reg[6][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.073   6.785/*         0.326/*         U0_RegFile/\regArr_reg[6][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.049   */6.785         */0.375         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.057   */6.785         */0.375         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.073   6.785/*         0.326/*         U0_RegFile/\regArr_reg[7][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.072   6.786/*         0.326/*         U0_RegFile/\regArr_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.077   6.786/*         0.326/*         U0_RegFile/\regArr_reg[7][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.077   6.786/*         0.326/*         U0_RegFile/\regArr_reg[5][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.074   6.786/*         0.326/*         U0_RegFile/\regArr_reg[5][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.072   6.788/*         0.326/*         U0_RegFile/\regArr_reg[5][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.078   6.788/*         0.326/*         U0_RegFile/\regArr_reg[7][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.078   6.788/*         0.326/*         U0_RegFile/\regArr_reg[5][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.076   6.789/*         0.326/*         U0_RegFile/\regArr_reg[4][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.078   6.789/*         0.326/*         U0_RegFile/\regArr_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.076   6.789/*         0.326/*         U0_RegFile/\regArr_reg[5][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.076   6.789/*         0.326/*         U0_RegFile/\regArr_reg[6][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.076   6.790/*         0.326/*         U0_RegFile/\regArr_reg[4][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.076   6.790/*         0.326/*         U0_RegFile/\regArr_reg[7][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.058   */6.791         */0.374         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.058   */6.791         */0.376         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.078   6.791/*         0.326/*         U0_RegFile/\regArr_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.056   */6.791         */0.375         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.072   6.792/*         0.326/*         U0_RegFile/\regArr_reg[6][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.058   */6.792         */0.376         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.081   6.793/*         0.327/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.059   */6.797         */0.375         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.055   */6.797         */0.374         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.072   6.798/*         0.326/*         U0_RegFile/\regArr_reg[6][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.057   */6.798         */0.373         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.072   6.799/*         0.326/*         U0_RegFile/\regArr_reg[6][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.059   */6.801         */0.373         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.072   6.807/*         0.325/*         U0_RegFile/\regArr_reg[5][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.072   6.808/*         0.325/*         U0_RegFile/\regArr_reg[5][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.066   6.809/*         0.325/*         U0_RegFile/\regArr_reg[7][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.073   6.809/*         0.325/*         U0_RegFile/\regArr_reg[4][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.074   6.810/*         0.325/*         U0_RegFile/\regArr_reg[4][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.068   6.810/*         0.325/*         U0_RegFile/\regArr_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.095   6.812/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.095   6.812/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.095   6.812/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.071   6.813/*         0.325/*         U0_RegFile/\regArr_reg[6][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.106   6.815/*         0.326/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.106   6.815/*         0.326/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.107   6.816/*         0.326/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.108   6.816/*         0.326/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.108   6.816/*         0.326/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.108   6.816/*         0.326/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.108   6.816/*         0.326/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.108   6.816/*         0.326/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.108   6.816/*         0.326/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.108   6.817/*         0.326/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.107   6.817/*         0.326/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.105   6.817/*         0.326/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.107   6.817/*         0.326/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.106   6.818/*         0.326/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.106   6.818/*         0.326/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.101   6.818/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.104   6.819/*         0.326/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.104   6.819/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.102   6.820/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.106   6.820/*         0.326/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.104   6.821/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.104   6.822/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.098   6.823/*         0.324/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.106   6.823/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.106   6.823/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.106   6.823/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.106   6.823/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.106   6.823/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.104   6.825/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.099   6.825/*         0.324/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.100   6.825/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.100   6.831/*         0.324/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.100   6.832/*         0.324/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.105   6.832/*         0.325/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.100   6.833/*         0.324/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.088   6.836/*         0.324/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.085   6.838/*         0.324/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.101   6.838/*         0.324/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.096   6.838/*         0.324/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.097   6.839/*         0.324/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.097   6.839/*         0.324/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.101   6.839/*         0.324/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.108   6.839/*         0.324/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.101   6.844/*         0.324/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.101   6.844/*         0.324/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.086   6.845/*         0.324/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.101   6.845/*         0.324/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.101   6.860/*         0.322/*         U0_RegFile/\regArr_reg[2][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.101   6.864/*         0.322/*         U0_RegFile/\regArr_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.101   6.871/*         0.322/*         U0_RegFile/\regArr_reg[2][3] /RN    1
@(R)->ALU_CLK(R)	9.472    6.890/*         0.329/*         U0_ALU/OUT_VALID_reg/RN    1
REF_CLK(R)->REF_CLK(R)	10.393   7.100/*         0.012/*         U0_RegFile/\regArr_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.374   7.113/*         0.020/*         U0_RegFile/\regArr_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.408   7.121/*         -0.009/*        U0_RegFile/\regArr_reg[0][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.379   7.126/*         0.018/*         U0_RegFile/\regArr_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.415   7.128/*         -0.010/*        U0_RegFile/\regArr_reg[0][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.405   7.136/*         0.019/*         U0_RegFile/\regArr_reg[1][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.415   7.144/*         0.008/*         U0_RegFile/\regArr_reg[1][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.416   7.146/*         0.008/*         U0_RegFile/\regArr_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.416   7.146/*         0.008/*         U0_RegFile/\regArr_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.407   7.156/*         0.016/*         U0_RegFile/\regArr_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.408   7.160/*         0.015/*         U0_RegFile/\regArr_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.008   */7.174         */0.372         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	10.442   7.206/*         -0.021/*        U0_RegFile/\regArr_reg[2][0] /SN    1
REF_CLK(R)->REF_CLK(R)	10.013   */7.275         */0.368         U0_SYS_CTRL/\ALU_OUT_REG_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	10.012   */7.277         */0.368         U0_SYS_CTRL/\ALU_OUT_REG_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	10.013   */7.281         */0.367         U0_SYS_CTRL/\ALU_OUT_REG_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	10.057   */7.315         */0.363         U0_SYS_CTRL/\ALU_OUT_REG_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	10.058   */7.322         */0.363         U0_SYS_CTRL/\ALU_OUT_REG_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	10.058   */7.322         */0.363         U0_SYS_CTRL/\ALU_OUT_REG_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	10.058   */7.322         */0.363         U0_SYS_CTRL/\ALU_OUT_REG_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.059   */7.325         */0.362         U0_SYS_CTRL/\ALU_OUT_REG_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	10.045   */7.349         */0.363         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.025   */7.360         */0.365         U0_RegFile/RdData_VLD_reg/D    1
REF_CLK(R)->REF_CLK(R)	10.042   */7.380         */0.366         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	9.965    */7.436         */0.416         U0_SYS_CTRL/\ALU_OUT_REG_reg[8] /D    1
REF_CLK(R)->REF_CLK(R)	9.968    */7.457         */0.413         U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /D    1
REF_CLK(R)->REF_CLK(R)	9.968    */7.459         */0.413         U0_SYS_CTRL/\ALU_OUT_REG_reg[10] /D    1
REF_CLK(R)->REF_CLK(R)	9.968    */7.460         */0.413         U0_SYS_CTRL/\ALU_OUT_REG_reg[11] /D    1
REF_CLK(R)->REF_CLK(R)	9.969    */7.466         */0.412         U0_SYS_CTRL/\ALU_OUT_REG_reg[12] /D    1
REF_CLK(R)->REF_CLK(R)	9.970    */7.475         */0.411         U0_SYS_CTRL/\ALU_OUT_REG_reg[14] /D    1
REF_CLK(R)->REF_CLK(R)	9.971    */7.483         */0.410         U0_SYS_CTRL/\ALU_OUT_REG_reg[13] /D    1
REF_CLK(R)->REF_CLK(R)	10.016   */7.521         */0.405         U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /D    1
REF_CLK(R)->REF_CLK(R)	10.140   7.525/*         0.260/*         U0_SYS_CTRL/\current_state_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	10.137   7.537/*         0.260/*         U0_SYS_CTRL/\current_state_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	10.160   7.558/*         0.243/*         U0_SYS_CTRL/\current_state_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	10.042   */7.645         */0.366         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	10.147   7.692/*         0.248/*         U0_SYS_CTRL/\current_state_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	9.976    */7.808         */0.403         U0_SYS_CTRL/\RF_ADDR_REG_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	9.988    */7.812         */0.403         U0_SYS_CTRL/\RF_ADDR_REG_reg[0] /D    1
@(R)->REF_CLK(R)	10.124   7.821/*         0.282/*         U1_RST_SYNC/\sync_reg_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.987    */7.826         */0.399         U0_SYS_CTRL/\RF_ADDR_REG_reg[2] /D    1
@(R)->REF_CLK(R)	10.129   7.826/*         0.277/*         U1_RST_SYNC/\sync_reg_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.992    */7.832         */0.398         U0_SYS_CTRL/\RF_ADDR_REG_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	10.054   7.904/*         0.067/*         U0_CLK_GATE/U0_TLATNCAX12M/E    1
REF_CLK(R)->ALU_CLK(R)	10.123   7.998/*         0.289/*         U0_ALU/OUT_VALID_reg/D    1
REF_CLK(R)->REF_CLK(R)	10.038   8.002/*         0.343/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[10] /RN    1
REF_CLK(R)->REF_CLK(R)	10.038   8.004/*         0.343/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[8] /RN    1
REF_CLK(R)->REF_CLK(R)	10.038   8.004/*         0.343/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[14] /RN    1
REF_CLK(R)->REF_CLK(R)	10.038   8.004/*         0.343/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[13] /RN    1
REF_CLK(R)->REF_CLK(R)	10.038   8.005/*         0.343/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /RN    1
REF_CLK(R)->REF_CLK(R)	10.037   8.007/*         0.343/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.049   8.013/*         0.332/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.049   8.014/*         0.332/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.044   8.015/*         0.333/*         U0_RegFile/\regArr_reg[3][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.044   8.015/*         0.333/*         U0_RegFile/\RdData_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.045   8.016/*         0.341/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.050   8.020/*         0.340/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.050   8.020/*         0.340/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.061   8.031/*         0.329/*         U0_RegFile/RdData_VLD_reg/RN    1
REF_CLK(R)->REF_CLK(R)	10.077   8.044/*         0.327/*         U0_ref_sync/\sync_bus_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.067   8.045/*         0.328/*         U0_SYS_CTRL/\current_state_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.073   8.045/*         0.332/*         U0_ref_sync/\sync_reg_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.077   8.045/*         0.327/*         U0_ref_sync/\sync_bus_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.077   8.047/*         0.327/*         U0_ref_sync/\sync_bus_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.077   8.048/*         0.327/*         U0_ref_sync/\sync_bus_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.069   8.048/*         0.328/*         U0_SYS_CTRL/\current_state_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.083   8.048/*         0.338/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /RN    1
REF_CLK(R)->REF_CLK(R)	10.078   8.050/*         0.327/*         U0_ref_sync/\sync_bus_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.079   8.050/*         0.327/*         U0_ref_sync/\sync_reg_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.073   8.051/*         0.328/*         U0_SYS_CTRL/\current_state_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.076   8.051/*         0.327/*         U0_ref_sync/enable_pulse_d_reg/RN    1
REF_CLK(R)->REF_CLK(R)	10.078   8.051/*         0.327/*         U0_ref_sync/\sync_bus_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.077   8.052/*         0.327/*         U0_ref_sync/\sync_bus_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.077   8.052/*         0.327/*         U0_ref_sync/\sync_bus_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.076   8.053/*         0.327/*         U0_SYS_CTRL/\current_state_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.081   8.055/*         0.327/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.078   8.056/*         0.327/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.077   8.056/*         0.327/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.077   8.057/*         0.327/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.078   8.060/*         0.327/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.078   8.062/*         0.327/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.078   8.063/*         0.327/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.087   8.063/*         0.327/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.087   8.063/*         0.327/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.078   8.063/*         0.327/*         U0_ref_sync/enable_flop_reg/RN    1
REF_CLK(R)->REF_CLK(R)	10.088   8.065/*         0.327/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.091   8.075/*         0.327/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.093   8.078/*         0.327/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.093   8.078/*         0.327/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.093   8.078/*         0.327/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.093   8.079/*         0.327/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.093   8.080/*         0.327/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.093   8.080/*         0.327/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.033   */8.146         */0.371         U0_ref_sync/\sync_bus_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	10.034   */8.151         */0.370         U0_ref_sync/\sync_bus_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	10.034   */8.151         */0.370         U0_ref_sync/\sync_bus_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	10.035   */8.152         */0.370         U0_ref_sync/\sync_bus_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	10.035   */8.156         */0.369         U0_ref_sync/\sync_bus_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	10.035   */8.158         */0.369         U0_ref_sync/\sync_bus_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.035   */8.158         */0.369         U0_ref_sync/\sync_bus_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	10.037   */8.165         */0.368         U0_ref_sync/\sync_bus_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	10.012   */8.453         */0.368         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.029   */8.512         */0.375         U0_ref_sync/enable_pulse_d_reg/D    1
REF_CLK(R)->REF_CLK(R)	10.043   */8.588         */0.369         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	10.012   */8.621         */0.368         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[2] /D    1
ALU_CLK(R)->ALU_CLK(R)	9.324    */8.817         */0.479         U0_ALU/\ALU_OUT_reg[3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.327    */8.822         */0.476         U0_ALU/\ALU_OUT_reg[8] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.327    */8.823         */0.475         U0_ALU/\ALU_OUT_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.326    */8.826         */0.475         U0_ALU/OUT_VALID_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	9.328    */8.828         */0.475         U0_ALU/\ALU_OUT_reg[10] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.327    */8.829         */0.475         U0_ALU/\ALU_OUT_reg[7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.328    */8.829         */0.475         U0_ALU/\ALU_OUT_reg[5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.328    */8.830         */0.475         U0_ALU/\ALU_OUT_reg[4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.328    */8.831         */0.475         U0_ALU/\ALU_OUT_reg[6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.329    */8.833         */0.475         U0_ALU/\ALU_OUT_reg[15] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.329    */8.833         */0.475         U0_ALU/\ALU_OUT_reg[9] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.329    */8.835         */0.474         U0_ALU/\ALU_OUT_reg[11] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.330    */8.838         */0.474         U0_ALU/\ALU_OUT_reg[14] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.330    */8.838         */0.474         U0_ALU/\ALU_OUT_reg[13] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.330    */8.840         */0.474         U0_ALU/\ALU_OUT_reg[12] /SI    1
REF_CLK(R)->REF_CLK(R)	10.024   */8.864         */0.382         U0_ref_sync/enable_flop_reg/D    1
REF_CLK(R)->REF_CLK(R)	10.004   */8.902         */0.376         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[3] /D    1
ALU_CLK(R)->ALU_CLK(R)	9.321    */8.933         */0.481         U0_ALU/\ALU_OUT_reg[1] /SI    1
REF_CLK(R)->REF_CLK(R)	10.043   */8.953         */0.363         U0_ref_sync/\sync_reg_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.044   */8.957         */0.362         U1_RST_SYNC/\sync_reg_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.012   */8.957         */0.367         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.012   */8.957         */0.367         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.012   */8.957         */0.367         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.012   */8.958         */0.367         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /D    1
@(R)->ALU_CLK(R)	9.456    */9.159         */0.347         U0_ALU/\ALU_OUT_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.955   */92.871        */0.404         U1_ClkDiv/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.798  */93.475        */0.365         U1_ClkDiv/\count_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.798  */93.475        */0.365         U1_ClkDiv/\count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.798  */93.476        */0.365         U1_ClkDiv/\count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.799  */93.478        */0.364         U1_ClkDiv/\count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.799  */93.481        */0.364         U1_ClkDiv/\count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.801  */93.489        */0.362         U1_ClkDiv/\count_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.801  */93.492        */0.362         U1_ClkDiv/\count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.782  */93.804        */0.381         U1_ClkDiv/odd_edge_tog_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.962   */94.977        */0.401         U0_ClkDiv/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.825  */95.287        */0.410         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.798  */95.511        */0.364         U0_ClkDiv/\count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.799  */95.517        */0.363         U0_ClkDiv/\count_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.799  */95.521        */0.363         U0_ClkDiv/\count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.799  */95.522        */0.362         U0_ClkDiv/\count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.800  */95.525        */0.362         U0_ClkDiv/\count_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.799  */95.526        */0.362         U0_ClkDiv/\count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.799  */95.527        */0.362         U0_ClkDiv/\count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.826  */95.654        */0.408         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.782  */95.853        */0.379         U0_ClkDiv/odd_edge_tog_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.818  */95.919        */0.415         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.827  */95.946        */0.407         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.911  96.045/*        0.321/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.932  96.116/*        0.300/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.821  */96.214        */0.411         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.933  96.277/*        0.300/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.832  */96.281        */0.401         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.834  */96.290        */0.400         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.835  */96.292        */0.399         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.835  */96.293        */0.399         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.835  */96.293        */0.399         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.835  */96.294        */0.399         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.834  */96.294        */0.400         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.837  */96.318        */0.396         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.836  */96.320        */0.397         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.837  */96.322        */0.396         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.838  */96.325        */0.395         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.838  */96.326        */0.395         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.838  */96.327        */0.395         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.832  */96.335        */0.401         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.943  96.354/*        0.289/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.802  */96.383        */0.430         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /D    1
@(R)->SCAN_CLK(R)	99.972   96.646/*        0.387/*         U1_ClkDiv/div_clk_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.844  */97.042        */0.399         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.853  */97.164        */0.392         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.856  */97.189        */0.388         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.853  */97.198        */0.391         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.851  */97.207        */0.392         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.855  */97.208        */0.389         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.855  */97.211        */0.389         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.856  */97.213        */0.388         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.849  */97.215        */0.393         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.852  */97.225        */0.391         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.855  */97.232        */0.388         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.855  */97.232        */0.388         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.852  */97.238        */0.391         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.850  */97.257        */0.391         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.852  */97.259        */0.391         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.854  */97.261        */0.391         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /D    1
@(R)->SCAN_CLK(R)	100.840  97.491/*        0.392/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.825  97.495/*        0.338/*         U1_ClkDiv/\count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.825  97.496/*        0.338/*         U1_ClkDiv/\count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.825  97.496/*        0.338/*         U1_ClkDiv/\count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.825  97.497/*        0.338/*         U1_ClkDiv/\count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.825  97.497/*        0.338/*         U1_ClkDiv/\count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.825  97.497/*        0.338/*         U1_ClkDiv/\count_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.825  97.498/*        0.338/*         U1_ClkDiv/\count_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.851  97.502/*        0.381/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.851  97.502/*        0.381/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.852  97.503/*        0.381/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.852  97.504/*        0.381/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.853  97.505/*        0.381/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.853  97.505/*        0.381/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.853  97.506/*        0.381/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.853  97.507/*        0.381/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.853  97.508/*        0.381/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.870  97.524/*        0.376/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.870  97.526/*        0.376/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.868  97.527/*        0.375/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.868  97.528/*        0.375/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.870  97.528/*        0.375/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.870  97.528/*        0.375/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.868  97.528/*        0.375/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.868  97.528/*        0.375/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.868  97.528/*        0.375/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.870  97.529/*        0.375/*         U0_UART/U0_UART_TX/U0_fsm/busy_reg/RN    1
@(R)->SCAN_CLK(R)	100.869  97.529/*        0.375/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.870  97.530/*        0.375/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.870  97.531/*        0.375/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.870  97.533/*        0.375/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.869  97.535/*        0.375/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.869  97.537/*        0.375/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.869  97.539/*        0.375/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.869  97.539/*        0.375/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.869  97.539/*        0.375/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.868  97.541/*        0.375/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.005  97.546/*        0.359/*         U0_ClkDiv/div_clk_reg/RN    1
@(R)->SCAN_CLK(R)	100.854  97.546/*        0.379/*         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/RN    1
@(R)->SCAN_CLK(R)	100.853  97.547/*        0.379/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.868  97.547/*        0.375/*         U0_UART/U0_UART_TX/U0_mux/OUT_reg/RN    1
@(R)->SCAN_CLK(R)	100.867  97.550/*        0.375/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.854  97.550/*        0.379/*         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/RN    1
@(R)->SCAN_CLK(R)	100.866  97.552/*        0.375/*         U0_PULSE_GEN/rcv_flop_reg/RN    1
@(R)->SCAN_CLK(R)	100.854  97.556/*        0.379/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.854  97.556/*        0.379/*         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/RN    1
@(R)->SCAN_CLK(R)	100.854  97.560/*        0.379/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.867  97.561/*        0.374/*         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/RN    1
@(R)->SCAN_CLK(R)	100.867  97.562/*        0.374/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.869  97.562/*        0.374/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.855  97.568/*        0.378/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.856  97.568/*        0.378/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.855  97.570/*        0.378/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.856  97.572/*        0.378/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.856  97.580/*        0.378/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.857  97.582/*        0.377/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.857  97.582/*        0.377/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.857  97.582/*        0.377/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.857  97.582/*        0.377/*         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/RN    1
@(R)->SCAN_CLK(R)	100.857  97.587/*        0.377/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.857  97.598/*        0.377/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.857  97.603/*        0.377/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.847  */97.687        */0.395         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.931  97.726/*        0.314/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.948  97.789/*        0.285/*         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.837  */97.800        */0.406         U0_UART/U0_UART_TX/U0_mux/OUT_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.965  97.818/*        0.277/*         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.840  */97.821        */0.402         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.849  */97.824        */0.393         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[1] /D    1
@(R)->SCAN_CLK(R)	101.157  97.839/*        0.006/*         U1_ClkDiv/odd_edge_tog_reg/SN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.837  */97.879        */0.396         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.843   */97.932        */0.521         U0_ClkDiv/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.825  */97.938        */0.408         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.841   */97.942        */0.518         U1_ClkDiv/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.964  97.950/*        0.281/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.850  */97.961        */0.394         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.843  */97.974        */0.391         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.848  */98.003        */0.394         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.981  98.016/*        0.264/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.853  */98.151        */0.392         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.852  */98.242        */0.394         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[1] /D    1
@(R)->SCAN_CLK(R)	100.788  */98.261        */0.529         U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /SI    1
@(R)->SCAN_CLK(R)	100.873  */98.286        */0.494         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.763  */98.299        */0.578         U0_RegFile/\regArr_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.796  */98.310        */0.545         U0_RegFile/\regArr_reg[0][4] /SI    1
@(R)->SCAN_CLK(R)	100.850  */98.314        */0.485         U0_RegFile/\regArr_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.856  */98.351        */0.386         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[2] /D    1
@(R)->SCAN_CLK(R)	100.850  98.380/*        0.312/*         U0_ClkDiv/\count_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.837  */98.380        */0.406         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[1] /D    1
@(R)->SCAN_CLK(R)	100.850  98.381/*        0.312/*         U0_ClkDiv/\count_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.850  98.381/*        0.312/*         U0_ClkDiv/\count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.850  98.381/*        0.312/*         U0_ClkDiv/\count_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.850  98.389/*        0.312/*         U0_ClkDiv/\count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.850  98.389/*        0.312/*         U0_ClkDiv/\count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.850  98.392/*        0.312/*         U0_ClkDiv/\count_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.783  */98.395        */0.571         U0_RegFile/\regArr_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.724  */98.416        */0.518         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3] /SI    1
@(R)->SCAN_CLK(R)	100.892  98.420/*        0.347/*         U0_PULSE_GEN/pls_flop_reg/RN    1
@(R)->SCAN_CLK(R)	100.894  98.423/*        0.347/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.894  98.423/*        0.347/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.895  98.424/*        0.347/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.895  98.424/*        0.347/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.895  98.424/*        0.347/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.895  98.425/*        0.347/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.895  98.425/*        0.347/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.895  98.427/*        0.347/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.896  98.427/*        0.347/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	100.896  98.428/*        0.347/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	100.896  98.428/*        0.347/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	100.896  98.428/*        0.347/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	100.896  98.429/*        0.347/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /RN    1
@(R)->SCAN_CLK(R)	100.896  98.430/*        0.347/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	100.894  98.430/*        0.347/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	100.894  98.430/*        0.347/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.842  */98.518        */0.400         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.874  */98.533        */0.461         U0_RegFile/\regArr_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.825  */98.542        */0.534         U0_RegFile/\regArr_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.693  */98.562        */0.548         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.820  */98.567        */0.539         U0_RegFile/\regArr_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.837  */98.571        */0.523         U0_RegFile/\regArr_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.708  */98.577        */0.526         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.836  */98.583        */0.524         U0_RegFile/\regArr_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.679  */98.583        */0.483         U1_ClkDiv/\count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.853  */98.590        */0.392         U0_UART/U0_UART_TX/U0_fsm/busy_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.835  */98.591        */0.521         U0_RegFile/\regArr_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.848  */98.601        */0.483         U0_SYS_CTRL/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.841  */98.614        */0.516         U0_RegFile/\regArr_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.856  */98.619        */0.480         U0_SYS_CTRL/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.822  */98.622        */0.513         U0_RegFile/\regArr_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.896  */98.643        */0.445         U0_RegFile/\regArr_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.647        */0.505         U0_UART/U0_UART_TX/U0_mux/OUT_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.866  */98.649        */0.478         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.739  */98.660        */0.503         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.717  */98.661        */0.526         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.834  */98.666        */0.507         U0_RegFile/\regArr_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.714  */98.669        */0.519         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.695  */98.670        */0.538         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.697  */98.680        */0.536         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.806  */98.688        */0.506         U0_RegFile/\regArr_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.845  */98.689        */0.499         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.700  */98.692        */0.533         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.701  */98.695        */0.532         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.701  */98.697        */0.532         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.821  */98.699        */0.495         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.702  */98.702        */0.531         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.704  */98.712        */0.529         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.866  */98.713        */0.494         U0_RegFile/\regArr_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.739  */98.715        */0.504         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.726  */98.716        */0.506         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.721  */98.717        */0.522         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.822  */98.719        */0.489         U0_RegFile/\regArr_reg[3][1] /SI    1
@(R)->SCAN_CLK(R)	100.893  98.722/*        0.270/*         U0_RST_SYNC/\sync_reg_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.893  98.722/*        0.270/*         U0_RST_SYNC/\sync_reg_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.727  */98.727        */0.506         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.707  */98.727        */0.526         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.819  */98.729        */0.493         U0_RegFile/\regArr_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.691  */98.733        */0.541         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.818  */98.738        */0.495         U0_RegFile/\regArr_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.862  */98.738        */0.489         U0_RegFile/\regArr_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.862  */98.739        */0.490         U0_RegFile/\regArr_reg[3][3] /SI    1
@(R)->SCAN_CLK(R)	101.197  98.739/*        -0.036/*        U0_ClkDiv/odd_edge_tog_reg/SN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.832  */98.740        */0.494         U0_RegFile/\regArr_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.669  */98.741        */0.492         U0_ClkDiv/odd_edge_tog_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.852  */98.744        */0.489         U0_ref_sync/\sync_bus_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.854  */98.754        */0.487         U0_ref_sync/\sync_bus_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.847  */98.758        */0.482         U0_RegFile/\regArr_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.805  */98.761        */0.512         U0_SYS_CTRL/\ALU_OUT_REG_reg[10] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.854  */98.762        */0.493         U0_RegFile/\regArr_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.684  */98.762        */0.479         U1_ClkDiv/\count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.856  */98.763        */0.485         U0_ref_sync/\sync_bus_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.856  */98.764        */0.485         U0_ref_sync/\sync_bus_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.835  */98.766        */0.481         U0_RegFile/\RdData_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.732  */98.767        */0.513         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.831  */98.768        */0.484         U0_RegFile/\regArr_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.731  */98.768        */0.512         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.855  */98.768        */0.485         U0_SYS_CTRL/\current_state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.715  */98.769        */0.518         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.799  */98.770        */0.518         U0_SYS_CTRL/\ALU_OUT_REG_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.867  */98.771        */0.484         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.685  */98.771        */0.477         U0_ClkDiv/\count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.686  */98.772        */0.477         U1_ClkDiv/\count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.837  */98.772        */0.480         U0_SYS_CTRL/\ALU_OUT_REG_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.692  */98.772        */0.470         U0_RST_SYNC/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.860  */98.774        */0.481         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.687  */98.775        */0.476         U1_ClkDiv/\count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.734  */98.776        */0.511         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.858  */98.776        */0.483         U0_ref_sync/\sync_bus_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.835  */98.776        */0.481         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.860  */98.777        */0.482         U0_ref_sync/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.687  */98.777        */0.476         U1_ClkDiv/\count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.687  */98.778        */0.476         U1_ClkDiv/\count_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.838  */98.778        */0.479         U0_SYS_CTRL/\ALU_OUT_REG_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.726  */98.779        */0.513         U0_PULSE_GEN/pls_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.860  */98.779        */0.482         U0_ref_sync/\sync_bus_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.833  */98.780        */0.480         U0_RegFile/\regArr_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.859  */98.780        */0.482         U0_ref_sync/\sync_bus_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.687  */98.781        */0.475         U0_ClkDiv/\count_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.860  */98.781        */0.482         U0_ref_sync/\sync_bus_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.870  */98.782        */0.480         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.687  */98.782        */0.475         U0_ClkDiv/\count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.747  */98.783        */0.495         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.687  */98.783        */0.475         U0_ClkDiv/\count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.873  */98.783        */0.480         U0_RegFile/\RdData_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.833  */98.783        */0.481         U0_RegFile/\regArr_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.687  */98.784        */0.475         U0_ClkDiv/\count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.080  98.785/*        0.262/*         U0_ref_sync/\sync_reg_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.687  */98.785        */0.474         U0_ClkDiv/\count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.836  */98.785        */0.483         U0_RegFile/\RdData_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.689  */98.785        */0.474         U1_ClkDiv/\count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.878  */98.785        */0.479         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.747  */98.786        */0.498         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.729  */98.786        */0.503         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.732  */98.788        */0.502         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.720  */98.789        */0.514         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.848  */98.790        */0.395         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.862  */98.791        */0.478         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.852  */98.791        */0.478         U0_RegFile/\regArr_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.831  */98.793        */0.484         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.733  */98.793        */0.501         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.731  */98.795        */0.502         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.819  */98.796        */0.483         U0_RegFile/\RdData_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.865  */98.796        */0.477         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.862  */98.797        */0.478         U0_RegFile/\regArr_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.844  */98.798        */0.480         U0_RegFile/\regArr_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.732  */98.799        */0.502         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.865  */98.799        */0.477         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.852  */98.799        */0.476         U0_RegFile/\regArr_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.879  */98.800        */0.478         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.877  */98.801        */0.477         U0_RegFile/\RdData_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.884  */98.801        */0.477         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.874  */98.801        */0.476         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.722  */98.802        */0.512         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.861  */98.802        */0.478         U0_RegFile/\regArr_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.851  */98.802        */0.477         U0_RegFile/\regArr_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.862  */98.802        */0.478         U0_RegFile/\regArr_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.733  */98.802        */0.501         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.861  */98.803        */0.478         U0_RegFile/\regArr_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.805  */98.803        */0.511         U0_SYS_CTRL/\RF_ADDR_REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.863  */98.803        */0.477         U0_RegFile/\regArr_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.880  */98.804        */0.477         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.889  */98.804        */0.479         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.722  */98.804        */0.511         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.832  */98.805        */0.482         U0_RegFile/\RdData_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.866  */98.805        */0.478         U0_RegFile/\regArr_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.891  */98.805        */0.478         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.882  */98.806        */0.478         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.880  */98.806        */0.477         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.804  */98.806        */0.513         U0_SYS_CTRL/\ALU_OUT_REG_reg[11] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.871  */98.806        */0.476         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.881  */98.807        */0.478         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.811  */98.807        */0.512         U0_SYS_CTRL/\RF_ADDR_REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.890  */98.807        */0.478         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.831  */98.807        */0.483         U0_RegFile/\regArr_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.733  */98.807        */0.501         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.866  */98.808        */0.476         U0_RegFile/\regArr_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.815  */98.808        */0.512         U0_SYS_CTRL/\RF_ADDR_REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.834  */98.808        */0.482         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.885  */98.808        */0.476         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.724  */98.808        */0.511         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.724  */98.809        */0.510         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.832  */98.809        */0.482         U0_RegFile/\regArr_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.869  */98.809        */0.475         U0_RegFile/\regArr_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.880  */98.809        */0.477         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.890  */98.810        */0.477         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.890  */98.810        */0.477         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.869  */98.810        */0.477         U0_RegFile/\regArr_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.865  */98.810        */0.477         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.870  */98.810        */0.476         U0_RegFile/\regArr_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.885  */98.810        */0.475         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.884  */98.810        */0.477         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.864  */98.810        */0.477         U0_RegFile/\regArr_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.891  */98.810        */0.477         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.889  */98.810        */0.477         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.866  */98.810        */0.476         U0_RegFile/\regArr_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.817  */98.811        */0.510         U0_SYS_CTRL/\RF_ADDR_REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.877  */98.811        */0.479         U0_SYS_CTRL/\ALU_OUT_REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.885  */98.811        */0.477         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.883  */98.811        */0.477         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.866  */98.811        */0.476         U0_RegFile/\regArr_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.881  */98.811        */0.476         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.806  */98.811        */0.512         U0_SYS_CTRL/\ALU_OUT_REG_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.864  */98.812        */0.477         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.856  */98.812        */0.477         U0_RegFile/\regArr_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.864  */98.812        */0.476         U0_RegFile/\regArr_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.737  */98.812        */0.505         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.864  */98.812        */0.477         U0_RegFile/\regArr_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.892  */98.812        */0.477         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.737  */98.812        */0.505         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.892  */98.812        */0.477         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.833  */98.813        */0.482         U0_RegFile/\regArr_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.870  */98.813        */0.476         U0_RegFile/\regArr_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.858  */98.813        */0.476         U0_RegFile/\regArr_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */98.813        */0.505         U0_PULSE_GEN/rcv_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.892  */98.813        */0.477         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.860  */98.813        */0.476         U0_RegFile/\regArr_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.740  */98.813        */0.505         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.857  */98.813        */0.477         U0_RegFile/\regArr_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.814        */0.505         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.806  */98.814        */0.511         U0_SYS_CTRL/\ALU_OUT_REG_reg[12] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.859  */98.814        */0.475         U0_RegFile/\regArr_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.864  */98.814        */0.476         U0_RegFile/\regArr_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.862  */98.814        */0.477         U0_RegFile/\regArr_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.881  */98.814        */0.476         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.888  */98.814        */0.476         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.860  */98.814        */0.477         U0_RegFile/\regArr_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.870  */98.814        */0.476         U0_RegFile/\regArr_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.874  */98.814        */0.475         U0_RegFile/\regArr_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.871  */98.815        */0.475         U0_RegFile/\regArr_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.806  */98.815        */0.511         U0_SYS_CTRL/\ALU_OUT_REG_reg[13] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.863  */98.815        */0.476         U0_RegFile/\regArr_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.893  */98.815        */0.476         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.894  */98.815        */0.476         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.739  */98.815        */0.504         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.872  */98.816        */0.474         U0_RegFile/\regArr_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.862  */98.816        */0.476         U0_RegFile/\regArr_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.889  */98.816        */0.477         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.867  */98.816        */0.474         U0_RegFile/\regArr_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.865  */98.816        */0.476         U0_RegFile/\regArr_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.858  */98.816        */0.476         U0_RegFile/\regArr_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.864  */98.816        */0.475         U0_RegFile/\regArr_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.872  */98.816        */0.474         U0_RegFile/\regArr_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.864  */98.816        */0.475         U0_RegFile/\regArr_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.892  */98.816        */0.476         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.891  */98.816        */0.476         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.858  */98.816        */0.476         U0_RegFile/\regArr_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.868  */98.817        */0.474         U0_RegFile/\regArr_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.869  */98.817        */0.475         U0_RegFile/\regArr_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.871  */98.817        */0.475         U0_RegFile/\regArr_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.860  */98.817        */0.476         U0_RegFile/\regArr_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.894  */98.817        */0.476         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.867  */98.817        */0.475         U0_RegFile/\regArr_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.870  */98.817        */0.475         U0_RegFile/\regArr_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.868  */98.817        */0.475         U0_RegFile/\regArr_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.858  */98.817        */0.476         U0_RegFile/\regArr_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.817        */0.504         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.881  */98.817        */0.476         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.885  */98.818        */0.476         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.832  */98.818        */0.481         U0_RegFile/\regArr_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.818        */0.504         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.882  */98.818        */0.475         U0_SYS_CTRL/\ALU_OUT_REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.739  */98.818        */0.504         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.867  */98.818        */0.475         U0_RegFile/\regArr_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.864  */98.818        */0.476         U0_RegFile/\regArr_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.895  */98.818        */0.476         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.886  */98.819        */0.477         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.870  */98.819        */0.475         U0_RegFile/\regArr_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.893  */98.819        */0.476         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.895  */98.819        */0.476         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.739  */98.819        */0.504         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.740  */98.819        */0.504         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.869  */98.819        */0.475         U0_RegFile/\regArr_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.876  */98.819        */0.475         U0_RegFile/\regArr_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.861  */98.819        */0.476         U0_RegFile/\regArr_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.834  */98.819        */0.481         U0_RegFile/\regArr_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.860  */98.819        */0.475         U0_RegFile/\regArr_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.870  */98.819        */0.474         U0_RegFile/\regArr_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.871  */98.819        */0.475         U0_RegFile/\regArr_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.860  */98.819        */0.476         U0_RegFile/\regArr_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.864  */98.819        */0.474         U0_RegFile/\regArr_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.851  */98.820        */0.477         U0_RegFile/\regArr_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.820        */0.504         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.871  */98.820        */0.475         U0_RegFile/\regArr_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.894  */98.820        */0.476         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.914  */98.820        */0.446         U0_RegFile/\regArr_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.870  */98.820        */0.475         U0_RegFile/\regArr_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.864  */98.820        */0.475         U0_RegFile/\regArr_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.895  */98.820        */0.475         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.871  */98.820        */0.474         U0_RegFile/\regArr_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.877  */98.820        */0.477         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.740  */98.821        */0.504         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.864  */98.821        */0.475         U0_RegFile/\regArr_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.893  */98.821        */0.475         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.886  */98.821        */0.475         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.725  */98.821        */0.508         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.865  */98.821        */0.475         U0_RegFile/\regArr_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.883  */98.821        */0.474         U0_SYS_CTRL/\ALU_OUT_REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.847  */98.821        */0.396         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.869  */98.821        */0.474         U0_RegFile/\regArr_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.880  */98.822        */0.477         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.890  */98.822        */0.476         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.871  */98.822        */0.474         U0_RegFile/\regArr_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.880  */98.822        */0.477         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.869  */98.822        */0.474         U0_RegFile/\regArr_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.895  */98.822        */0.475         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.880  */98.822        */0.477         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.865  */98.822        */0.475         U0_RegFile/\regArr_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.864  */98.823        */0.476         U0_RegFile/\regArr_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.859  */98.823        */0.476         U0_RegFile/\regArr_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.886  */98.823        */0.475         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.868  */98.823        */0.474         U0_RegFile/\regArr_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.890  */98.823        */0.476         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.864  */98.823        */0.475         U0_RegFile/\regArr_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.895  */98.823        */0.475         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.742  */98.824        */0.503         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.856  */98.824        */0.476         U0_RegFile/\regArr_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.836  */98.824        */0.479         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.890  */98.824        */0.475         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.865  */98.825        */0.475         U0_RegFile/\regArr_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.874  */98.825        */0.474         U0_RegFile/\regArr_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.739  */98.825        */0.503         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.742  */98.825        */0.503         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.837  */98.825        */0.479         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.836  */98.825        */0.479         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.862  */98.825        */0.477         U0_RegFile/\regArr_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.838  */98.826        */0.479         U0_SYS_CTRL/\ALU_OUT_REG_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.837  */98.826        */0.479         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.870  */98.826        */0.474         U0_RegFile/\regArr_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.742  */98.826        */0.503         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.741  */98.828        */0.502         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.742  */98.828        */0.503         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.884  */98.828        */0.473         U0_SYS_CTRL/\ALU_OUT_REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.748  */98.829        */0.497         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.847  */98.830        */0.394         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.742  */98.830        */0.502         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.741  */98.830        */0.502         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.870  */98.830        */0.474         U0_RegFile/\regArr_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.740  */98.831        */0.502         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.866  */98.831        */0.475         U0_RegFile/\regArr_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.867  */98.831        */0.473         U0_ref_sync/enable_pulse_d_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.875  */98.832        */0.474         U0_RegFile/\regArr_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.850  */98.838        */0.393         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.742  */98.839        */0.501         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.742  */98.840        */0.501         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.750  */98.842        */0.495         U0_UART/U0_UART_TX/U0_fsm/busy_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.678  */98.843        */0.485         U1_ClkDiv/odd_edge_tog_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.869  */98.844        */0.477         U0_RegFile/\regArr_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.698  */98.847        */0.464         U0_RST_SYNC/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.874  */98.848        */0.468         U0_ref_sync/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.840  */98.848        */0.476         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.840  */98.848        */0.476         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.840  */98.848        */0.476         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.850  */98.849        */0.508         U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.840  */98.849        */0.476         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.744  */98.851        */0.499         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.875  */98.852        */0.479         U0_RegFile/\RdData_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.875  */98.852        */0.467         U1_RST_SYNC/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.862  */98.852        */0.472         U0_SYS_CTRL/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.869  */98.852        */0.475         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.872  */98.852        */0.476         U0_RegFile/\regArr_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.744  */98.852        */0.499         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.744  */98.853        */0.499         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.743  */98.855        */0.498         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.880  */98.858        */0.475         U0_RegFile/\RdData_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.882  */98.859        */0.475         U0_SYS_CTRL/\ALU_OUT_REG_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.875  */98.863        */0.474         U0_RegFile/\regArr_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.919  */98.873        */0.441         U0_RegFile/\regArr_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.836  */98.873        */0.404         U0_PULSE_GEN/rcv_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.933  */98.888        */0.425         U0_RegFile/\regArr_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.840  */98.889        */0.402         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.857  */98.897        */0.485         U0_ref_sync/enable_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.862  */98.904        */0.496         U0_RegFile/\regArr_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.865  */98.913        */0.483         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.942  */98.917        */0.417         U0_RegFile/\regArr_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.843  */98.923        */0.396         U0_PULSE_GEN/pls_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.859  */98.930        */0.483         U1_RST_SYNC/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.843  */98.936        */0.483         U0_RegFile/RdData_VLD_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.900  */98.938        */0.434         U0_RegFile/\regArr_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.879  */98.951        */0.478         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.807  */98.956        */0.355         U0_RST_SYNC/\sync_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.853  */98.960        */0.390         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.853  */98.961        */0.390         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.853  */98.962        */0.390         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.852  */98.964        */0.389         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.917  */98.966        */0.443         U0_RegFile/\regArr_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.718  */98.971        */0.515         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.930  */98.976        */0.430         U0_RegFile/\regArr_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.904  */99.000        */0.426         U0_RegFile/\regArr_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.942  */99.017        */0.374         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.942  */99.018        */0.374         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.943  */99.021        */0.373         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.934  */99.027        */0.426         U0_RegFile/\regArr_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.944  */99.029        */0.372         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /D    1
UART_RX_CLK(R)->UART_CLK(R)	216.814  214.704/*       54.253/*        framing_error    1
UART_RX_CLK(R)->UART_CLK(R)	216.814  */214.714       */54.253        parity_error    1
UART_TX_CLK(R)->UART_TX_CLK(R)	8627.090 8624.478/*      54.253/*        UART_TX_O    1
