Test case 497

Optimisations:
  Iverilog: 
  Verilator: -fno-localize -O3
  CXXRTL: -O1
  CXXSLG: -O0
  Xcelium: 
  CXXSLG_SV2V: -O4

Inputs:
  inj_select_a_1755301683136_508 = 0
  rst = 0
  bus_in = 6bdb0a00
  clk = 0

Mismatched outputs:
  bus_out:
    Verilator=00000000000000001101101101101011
    Iverilog=00000000000010101101101101101011
    CXXRTL=00000000000010101101101101101011
    CXXSLG=00000000000010101101101101101011
    CXXSLG_SV2V=00000000000010101101101101101011
    Xcelium=00000000000010101101101101101011
