
---------- Begin Simulation Statistics ----------
final_tick                                59098900500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 402114                       # Simulator instruction rate (inst/s)
host_mem_usage                                 689136                       # Number of bytes of host memory used
host_op_rate                                   406548                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   248.69                       # Real time elapsed on the host
host_tick_rate                              237644992                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101102729                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.059099                       # Number of seconds simulated
sim_ticks                                 59098900500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.216996                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4086164                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4851947                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 19                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            352124                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5100588                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             102861                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          676227                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           573366                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6507453                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  312045                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        37627                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101102729                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.181978                       # CPI: cycles per instruction
system.cpu.discardedOps                        977256                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48952156                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40609942                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6267496                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2491645                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.846039                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        118197801                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55115655     54.51%     54.51% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            267609      0.26%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            259630      0.26%     55.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            161456      0.16%     55.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           483618      0.48%     55.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            33524      0.03%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.01%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::MemRead               38167638     37.75%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6379046      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101102729                       # Class of committed instruction
system.cpu.tickCycles                       115706156                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2941                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1009                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        40187                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        81120                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  59098900500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1096                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1845                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1845                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1096                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       376448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  376448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2941                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2941    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2941                       # Request fanout histogram
system.membus.respLayer1.occupancy           27515000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             3685000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  59098900500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             13489                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        33634                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         4984                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1558                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            27455                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           27455                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          5240                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         8249                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        15464                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       106600                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                122064                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1308672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      8875264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10183936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            40944                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.024912                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.155859                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  39924     97.51%     97.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1020      2.49%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              40944                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          117796000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          89263493                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          13101996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  59098900500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                 4446                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                33549                       # number of demand (read+write) hits
system.l2.demand_hits::total                    37995                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                4446                       # number of overall hits
system.l2.overall_hits::.cpu.data               33549                       # number of overall hits
system.l2.overall_hits::total                   37995                       # number of overall hits
system.l2.demand_misses::.cpu.inst                794                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2155                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2949                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               794                       # number of overall misses
system.l2.overall_misses::.cpu.data              2155                       # number of overall misses
system.l2.overall_misses::total                  2949                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66685000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    183751500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        250436500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66685000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    183751500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       250436500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             5240                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            35704                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                40944                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            5240                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           35704                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               40944                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.151527                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.060357                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.072025                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.151527                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.060357                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.072025                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 83986.146096                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85267.517401                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84922.516107                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 83986.146096                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85267.517401                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84922.516107                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           793                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2148                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2941                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          793                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2148                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2941                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     58680500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    161775500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    220456000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     58680500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    161775500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    220456000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.151336                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.060161                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.071830                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.151336                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.060161                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.071830                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 73998.108449                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75314.478585                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74959.537572                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 73998.108449                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75314.478585                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74959.537572                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        33634                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            33634                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        33634                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        33634                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         4722                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4722                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         4722                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4722                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             25610                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 25610                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1845                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1845                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    157461500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     157461500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         27455                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             27455                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.067201                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.067201                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85344.986450                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85344.986450                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1845                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1845                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    139011500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    139011500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.067201                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.067201                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75344.986450                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75344.986450                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           4446                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4446                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          794                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              794                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66685000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66685000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         5240                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           5240                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.151527                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.151527                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 83986.146096                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83986.146096                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          793                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          793                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     58680500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     58680500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.151336                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.151336                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 73998.108449                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73998.108449                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          7939                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              7939                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          310                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             310                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     26290000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     26290000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         8249                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          8249                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.037580                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.037580                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84806.451613                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84806.451613                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          303                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          303                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     22764000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     22764000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.036732                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.036732                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75128.712871                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75128.712871                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  59098900500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2841.198060                       # Cycle average of tags in use
system.l2.tags.total_refs                       80103                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2941                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     27.236654                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       790.353030                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2050.845030                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.048239                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.125174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.173413                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2941                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2941                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.179504                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    643829                       # Number of tag accesses
system.l2.tags.data_accesses                   643829                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  59098900500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         101504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         274944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             376448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       101504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        101504                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             793                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2941                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1717528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4652269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               6369797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1717528                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1717528                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1717528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4652269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              6369797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1586.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4296.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000576500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               23996                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2941                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5882                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     74095500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   29410000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               184383000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12596.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31346.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4788                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5882                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1094                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    344.102377                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   253.681750                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   305.757890                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          457     41.77%     41.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          345     31.54%     73.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           58      5.30%     78.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           34      3.11%     81.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           24      2.19%     83.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           18      1.65%     85.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      0.73%     86.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          150     13.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1094                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 376448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  376448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         6.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      6.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8011392000                       # Total gap between requests
system.mem_ctrls.avgGap                    2724036.72                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       101504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       274944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 1717527.722871933831                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4652269.292218050919                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1586                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4296                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     48195500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    136187500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30388.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31701.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    81.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              3812760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2026530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            21377160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4665117600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1423813830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      21494976960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        27611124840                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        467.202006                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  55868054750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1973400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1257445750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3998400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2125200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            20620320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4665117600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1369820580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      21540444960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        27602127060                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        467.049756                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  55987482250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1973400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1138018250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     59098900500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  59098900500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     15205200                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15205200                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     15205200                       # number of overall hits
system.cpu.icache.overall_hits::total        15205200                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5240                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5240                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5240                       # number of overall misses
system.cpu.icache.overall_misses::total          5240                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    127845500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    127845500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    127845500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    127845500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     15210440                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15210440                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     15210440                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15210440                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000345                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000345                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000345                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000345                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24397.996183                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24397.996183                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24397.996183                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24397.996183                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         4984                       # number of writebacks
system.cpu.icache.writebacks::total              4984                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         5240                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5240                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5240                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5240                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    122605500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    122605500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    122605500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    122605500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000345                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000345                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000345                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000345                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 23397.996183                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23397.996183                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 23397.996183                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23397.996183                       # average overall mshr miss latency
system.cpu.icache.replacements                   4984                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     15205200                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15205200                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5240                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5240                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    127845500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    127845500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     15210440                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15210440                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000345                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000345                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24397.996183                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24397.996183                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5240                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5240                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    122605500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    122605500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000345                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000345                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23397.996183                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23397.996183                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  59098900500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.885452                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            15210440                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5240                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2902.755725                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.885452                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999553                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999553                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          229                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          30426120                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         30426120                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  59098900500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  59098900500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  59098900500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43859626                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43859626                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43868266                       # number of overall hits
system.cpu.dcache.overall_hits::total        43868266                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        38592                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          38592                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        38665                       # number of overall misses
system.cpu.dcache.overall_misses::total         38665                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    755011500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    755011500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    755011500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    755011500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43898218                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43898218                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43906931                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43906931                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000879                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000879                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000881                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000881                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 19563.938122                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19563.938122                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 19527.001164                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19527.001164                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        33634                       # number of writebacks
system.cpu.dcache.writebacks::total             33634                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2936                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2936                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2936                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2936                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        35656                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        35656                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        35704                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        35704                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    587937500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    587937500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    591964000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    591964000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000812                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000812                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000813                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000813                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 16489.160310                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16489.160310                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 16579.766973                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16579.766973                       # average overall mshr miss latency
system.cpu.dcache.replacements                  35192                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37569130                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37569130                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         8272                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          8272                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    131099000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    131099000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37577402                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37577402                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000220                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000220                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 15848.525145                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15848.525145                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           71                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           71                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8201                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8201                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    120245500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    120245500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000218                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000218                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14662.297281                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14662.297281                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6290496                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6290496                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        30320                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        30320                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    623912500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    623912500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6320816                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6320816                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004797                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004797                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 20577.589050                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20577.589050                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2865                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2865                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        27455                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        27455                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    467692000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    467692000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004344                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004344                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 17034.857039                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17034.857039                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8640                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8640                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           73                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           73                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8713                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8713                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.008378                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.008378                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           48                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           48                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      4026500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      4026500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.005509                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.005509                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 83885.416667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 83885.416667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  59098900500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.915455                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43904302                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             35704                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1229.674602                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.915455                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992022                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992022                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          296                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          137                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          87850230                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         87850230                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  59098900500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  59098900500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
