

================================================================
== Vitis HLS Report for 'maddv'
================================================================
* Date:           Mon Oct 17 11:10:26 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        VitisClavaAutomation
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.736 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2050|     2050|  20.500 us|  20.500 us|  2051|  2051|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_1  |     2048|     2048|        17|         16|          1|   128|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     474|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     621|    -|
|Register             |        -|     -|      350|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      350|    1095|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1024|  1737|   600577|  300288|  235|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2048|  3474|  1201154|  600577|  470|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |C_d0                   |         +|   0|  0|  39|          32|          32|
    |C_d1                   |         +|   0|  0|  39|          32|          32|
    |add_ln11_fu_959_p2     |         +|   0|  0|  20|          13|           6|
    |ap_condition_603       |       and|   0|  0|   2|           1|           1|
    |or_ln13_10_fu_1069_p2  |        or|   0|  0|  12|          12|           4|
    |or_ln13_11_fu_1080_p2  |        or|   0|  0|  12|          12|           4|
    |or_ln13_12_fu_1091_p2  |        or|   0|  0|  12|          12|           4|
    |or_ln13_13_fu_1102_p2  |        or|   0|  0|  12|          12|           4|
    |or_ln13_14_fu_1113_p2  |        or|   0|  0|  12|          12|           4|
    |or_ln13_15_fu_1124_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln13_16_fu_1135_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln13_17_fu_1146_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln13_18_fu_1157_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln13_19_fu_1168_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln13_1_fu_970_p2    |        or|   0|  0|  12|          12|           2|
    |or_ln13_20_fu_1179_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln13_21_fu_1190_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln13_22_fu_1201_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln13_23_fu_1212_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln13_24_fu_1223_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln13_25_fu_1234_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln13_26_fu_1245_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln13_27_fu_1256_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln13_28_fu_1267_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln13_29_fu_1278_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln13_2_fu_981_p2    |        or|   0|  0|  12|          12|           2|
    |or_ln13_30_fu_1289_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln13_3_fu_992_p2    |        or|   0|  0|  12|          12|           3|
    |or_ln13_4_fu_1003_p2   |        or|   0|  0|  12|          12|           3|
    |or_ln13_5_fu_1014_p2   |        or|   0|  0|  12|          12|           3|
    |or_ln13_6_fu_1025_p2   |        or|   0|  0|  12|          12|           3|
    |or_ln13_7_fu_1036_p2   |        or|   0|  0|  12|          12|           4|
    |or_ln13_8_fu_1047_p2   |        or|   0|  0|  12|          12|           4|
    |or_ln13_9_fu_1058_p2   |        or|   0|  0|  12|          12|           4|
    |or_ln13_fu_947_p2      |        or|   0|  0|  12|          12|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 474|         451|         202|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |A_address0                   |  81|         17|   12|        204|
    |A_address1                   |  81|         17|   12|        204|
    |B_address0                   |  81|         17|   12|        204|
    |B_address1                   |  81|         17|   12|        204|
    |C_address0                   |  81|         17|   12|        204|
    |C_address1                   |  81|         17|   12|        204|
    |ap_NS_fsm                    |  81|         17|    1|         17|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1         |   9|          2|   13|         26|
    |i_fu_108                     |   9|          2|   13|         26|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 621|        131|  103|       1301|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  16|   0|   16|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_cast2_reg_1311             |  13|   0|   64|         51|
    |i_fu_108                     |  13|   0|   13|          0|
    |tmp_reg_1307                 |   1|   0|    1|          0|
    |trunc_ln13_reg_1326          |  12|   0|   12|          0|
    |zext_ln13_10_reg_1510        |   9|   0|   64|         55|
    |zext_ln13_11_reg_1525        |  10|   0|   64|         54|
    |zext_ln13_12_reg_1540        |   9|   0|   64|         55|
    |zext_ln13_13_reg_1555        |   9|   0|   64|         55|
    |zext_ln13_14_reg_1570        |   8|   0|   64|         56|
    |zext_ln13_15_reg_1585        |  11|   0|   64|         53|
    |zext_ln13_16_reg_1600        |  10|   0|   64|         54|
    |zext_ln13_17_reg_1615        |  10|   0|   64|         54|
    |zext_ln13_18_reg_1630        |   9|   0|   64|         55|
    |zext_ln13_19_reg_1645        |  10|   0|   64|         54|
    |zext_ln13_1_reg_1375         |  11|   0|   64|         53|
    |zext_ln13_20_reg_1660        |   9|   0|   64|         55|
    |zext_ln13_21_reg_1675        |   9|   0|   64|         55|
    |zext_ln13_22_reg_1690        |   8|   0|   64|         56|
    |zext_ln13_23_reg_1705        |  10|   0|   64|         54|
    |zext_ln13_24_reg_1720        |   9|   0|   64|         55|
    |zext_ln13_25_reg_1735        |   9|   0|   64|         55|
    |zext_ln13_26_reg_1750        |   8|   0|   64|         56|
    |zext_ln13_27_reg_1765        |   9|   0|   64|         55|
    |zext_ln13_28_reg_1780        |   8|   0|   64|         56|
    |zext_ln13_29_reg_1795        |   8|   0|   64|         56|
    |zext_ln13_2_reg_1390         |  10|   0|   64|         54|
    |zext_ln13_30_reg_1810        |   7|   0|   64|         57|
    |zext_ln13_3_reg_1405         |  11|   0|   64|         53|
    |zext_ln13_4_reg_1420         |  10|   0|   64|         54|
    |zext_ln13_5_reg_1435         |  10|   0|   64|         54|
    |zext_ln13_6_reg_1450         |   9|   0|   64|         55|
    |zext_ln13_7_reg_1465         |  11|   0|   64|         53|
    |zext_ln13_8_reg_1480         |  10|   0|   64|         54|
    |zext_ln13_9_reg_1495         |  10|   0|   64|         54|
    |zext_ln13_reg_1360           |  11|   0|   64|         53|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 350|   0| 2093|       1743|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|         maddv|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|         maddv|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|         maddv|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|         maddv|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|         maddv|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|         maddv|  return value|
|C_address0  |  out|   12|   ap_memory|             C|         array|
|C_ce0       |  out|    1|   ap_memory|             C|         array|
|C_we0       |  out|    1|   ap_memory|             C|         array|
|C_d0        |  out|   32|   ap_memory|             C|         array|
|C_address1  |  out|   12|   ap_memory|             C|         array|
|C_ce1       |  out|    1|   ap_memory|             C|         array|
|C_we1       |  out|    1|   ap_memory|             C|         array|
|C_d1        |  out|   32|   ap_memory|             C|         array|
|A_address0  |  out|   12|   ap_memory|             A|         array|
|A_ce0       |  out|    1|   ap_memory|             A|         array|
|A_q0        |   in|   32|   ap_memory|             A|         array|
|A_address1  |  out|   12|   ap_memory|             A|         array|
|A_ce1       |  out|    1|   ap_memory|             A|         array|
|A_q1        |   in|   32|   ap_memory|             A|         array|
|B_address0  |  out|   12|   ap_memory|             B|         array|
|B_ce0       |  out|    1|   ap_memory|             B|         array|
|B_q0        |   in|   32|   ap_memory|             B|         array|
|B_address1  |  out|   12|   ap_memory|             B|         array|
|B_ce1       |  out|    1|   ap_memory|             B|         array|
|B_q1        |   in|   32|   ap_memory|             B|         array|
+------------+-----+-----+------------+--------------+--------------+

