 
****************************************
Report : qor
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 14:11:30 2021
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              21.00
  Critical Path Length:          8.98
  Critical Path Slack:           1.69
  Critical Path Clk Period:     11.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               1231
  Buf/Inv Cell Count:             128
  Buf Cell Count:                   5
  Inv Cell Count:                 123
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1036
  Sequential Cell Count:          195
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2453.506153
  Noncombinational Area:  1288.510122
  Buf/Inv Area:            170.530625
  Total Buffer Area:            12.96
  Total Inverter Area:         157.57
  Macro/Black Box Area:      0.000000
  Net Area:                877.422063
  -----------------------------------
  Cell Area:              3742.016276
  Design Area:            4619.438339


  Design Rules
  -----------------------------------
  Total Number of Nets:          1374
  Nets With Violations:             1
  Max Trans Violations:             1
  Max Cap Violations:               0
  -----------------------------------


  Hostname: rhel77vdi012

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.31
  Logic Optimization:                  2.75
  Mapping Optimization:                8.62
  -----------------------------------------
  Overall Compile Time:               35.91
  Overall Compile Wall Clock Time:    37.19

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
