# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/000-globals.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:28:37 on Jun 14,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 19:28:38 on Jun 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/000-globals.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:28:38 on Jun 14,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 19:28:38 on Jun 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.a-CU_HW.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:28:42 on Jun 14,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 19:28:42 on Jun 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.c-IRAM.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:28:48 on Jun 14,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.c-IRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity IRAM
# -- Compiling architecture IRam_Bhe of IRAM
# End time: 19:28:48 on Jun 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a-DLX.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:28:53 on Jun 14,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 19:28:53 on Jun 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/test_bench/TB_DLX.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:28:58 on Jun 14,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/test_bench/TB_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_dlx
# -- Compiling architecture TEST of tb_dlx
# -- Compiling configuration CFG_TB
# -- Loading entity tb_dlx
# -- Loading architecture TEST of tb_dlx
# -- Loading package myTypes
# -- Loading entity DLX
# End time: 19:28:58 on Jun 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_dlx(test)
# vsim work.tb_dlx(test) 
# Start time: 19:29:14 on Jun 14,2021
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: /home/ms21.42/DLX/Files/DLX_vhd/a.a-CU_HW.vhd(54): (vopt-1192) Array length is 10; aggregate length is 44.
# ** Note: Vopt Compiler exiting
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 2.
# Error loading design
# End time: 19:29:15 on Jun 14,2021, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/000-globals.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:31:22 on Jun 14,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 19:31:22 on Jun 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.a-CU_HW.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:31:24 on Jun 14,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 19:31:25 on Jun 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.c-IRAM.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:31:28 on Jun 14,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.c-IRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity IRAM
# -- Compiling architecture IRam_Bhe of IRAM
# End time: 19:31:28 on Jun 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a-DLX.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:31:29 on Jun 14,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 19:31:30 on Jun 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/test_bench/TB_DLX.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:31:33 on Jun 14,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/test_bench/TB_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_dlx
# -- Compiling architecture TEST of tb_dlx
# -- Compiling configuration CFG_TB
# -- Loading entity tb_dlx
# -- Loading architecture TEST of tb_dlx
# -- Loading package myTypes
# -- Loading entity DLX
# End time: 19:31:33 on Jun 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_dlx(test)
# vsim work.tb_dlx(test) 
# Start time: 19:31:43 on Jun 14,2021
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mytypes
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading work.tb_dlx(test)#1
add wave *
add wave *
run 44ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx/U1/IRAM_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx/U1/IRAM_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx/U1/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx/U1/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx/U1/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx/U1/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx/U1/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx/U1/CU_I
# ** Warning: (vsim-7) Failed to open VHDL file "test.asm.mem" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 1  Instance: /tb_dlx/U1/IRAM_I
# ** Fatal: (vsim-7) Failed to open VHDL file "test.asm.mem" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 1  Process: /tb_dlx/U1/IRAM_I/FILL_MEM_P File: /home/ms21.42/DLX/Files/DLX_vhd/a.c-IRAM.vhd
# Fatal error in Process FILL_MEM_P at /home/ms21.42/DLX/Files/DLX_vhd/a.c-IRAM.vhd line 45
# 
# HDL call sequence:
# Stopped at /home/ms21.42/DLX/Files/DLX_vhd/a.c-IRAM.vhd 45 Process FILL_MEM_P
# 
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/000-globals.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:34:17 on Jun 14,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 19:34:17 on Jun 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.a-CU_HW.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:34:20 on Jun 14,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 19:34:20 on Jun 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a-DLX.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:34:21 on Jun 14,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 19:34:21 on Jun 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.c-IRAM.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:34:22 on Jun 14,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.c-IRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity IRAM
# -- Compiling architecture IRam_Bhe of IRAM
# End time: 19:34:22 on Jun 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a-DLX.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:34:24 on Jun 14,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 19:34:24 on Jun 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/test_bench/TB_DLX.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:34:27 on Jun 14,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/test_bench/TB_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_dlx
# -- Compiling architecture TEST of tb_dlx
# -- Compiling configuration CFG_TB
# -- Loading entity tb_dlx
# -- Loading architecture TEST of tb_dlx
# -- Loading package myTypes
# -- Loading entity DLX
# End time: 19:34:28 on Jun 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.tb_dlx(test)
# End time: 19:34:42 on Jun 14,2021, Elapsed time: 0:02:59
# Errors: 2, Warnings: 9
# vsim work.tb_dlx(test) 
# Start time: 19:34:42 on Jun 14,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mytypes
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading work.tb_dlx(test)#1
add wave *
run 44 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx/U1/IRAM_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx/U1/IRAM_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx/U1/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx/U1/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx/U1/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx/U1/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx/U1/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx/U1/CU_I
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ns  Iteration: 1  Instance: /tb_dlx/U1/IRAM_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /tb_dlx/U1/IRAM_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 1  Instance: /tb_dlx/U1/IRAM_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 3  Instance: /tb_dlx/U1/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 3  Instance: /tb_dlx/U1/CU_I
# ** Fatal: (vsim-3341) Cannot open file "../asm_example/test.asm.mem"; it is already open.
#    Time: 11 ns  Iteration: 0  Process: /tb_dlx/U1/IRAM_I/FILL_MEM_P File: /home/ms21.42/DLX/Files/DLX_vhd/a.c-IRAM.vhd
# Fatal error in Process FILL_MEM_P at /home/ms21.42/DLX/Files/DLX_vhd/a.c-IRAM.vhd line 44
# 
# HDL call sequence:
# Stopped at /home/ms21.42/DLX/Files/DLX_vhd/a.c-IRAM.vhd 44 Process FILL_MEM_P
# 
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/000-globals.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:40:25 on Jun 14,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 19:40:25 on Jun 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.a-CU_HW.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:40:26 on Jun 14,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 19:40:26 on Jun 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.c-IRAM.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:40:28 on Jun 14,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.c-IRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity IRAM
# -- Compiling architecture IRam_Bhe of IRAM
# End time: 19:40:28 on Jun 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a-DLX.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:40:29 on Jun 14,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 19:40:29 on Jun 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/test_bench/TB_DLX.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:40:33 on Jun 14,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/test_bench/TB_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_dlx
# -- Compiling architecture TEST of tb_dlx
# -- Compiling configuration CFG_TB
# -- Loading entity tb_dlx
# -- Loading architecture TEST of tb_dlx
# -- Loading package myTypes
# -- Loading entity DLX
# End time: 19:40:33 on Jun 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_dlx(test)
# End time: 19:40:54 on Jun 14,2021, Elapsed time: 0:06:12
# Errors: 3, Warnings: 12
# vsim work.tb_dlx(test) 
# Start time: 19:40:54 on Jun 14,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mytypes
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading work.tb_dlx(test)#1
add wave *
run 44 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx/U1/IRAM_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx/U1/IRAM_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx/U1/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx/U1/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx/U1/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx/U1/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx/U1/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx/U1/CU_I
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ns  Iteration: 1  Instance: /tb_dlx/U1/IRAM_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /tb_dlx/U1/IRAM_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 1  Instance: /tb_dlx/U1/IRAM_I
# ** Fatal: (vsim-3341) Cannot open file "../asm_example/test.asm.mem"; it is already open.
#    Time: 11 ns  Iteration: 0  Process: /tb_dlx/U1/IRAM_I/FILL_MEM_P File: /home/ms21.42/DLX/Files/DLX_vhd/a.c-IRAM.vhd
# Fatal error in Process FILL_MEM_P at /home/ms21.42/DLX/Files/DLX_vhd/a.c-IRAM.vhd line 44
# 
# HDL call sequence:
# Stopped at /home/ms21.42/DLX/Files/DLX_vhd/a.c-IRAM.vhd 44 Process FILL_MEM_P
# 
add wave *
add wave *
run 150 ns
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /home/ms21.42/DLX/Files/DLX_vhd/a.c-IRAM.vhd 44 Process FILL_MEM_P
# 
vsim work.tb_dlx(test)
# End time: 19:43:03 on Jun 14,2021, Elapsed time: 0:02:09
# Errors: 4, Warnings: 10
# vsim work.tb_dlx(test) 
# Start time: 19:43:03 on Jun 14,2021
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mytypes
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading work.tb_dlx(test)#1
add wave *
run 150 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx/U1/IRAM_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx/U1/IRAM_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx/U1/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx/U1/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx/U1/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx/U1/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx/U1/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx/U1/CU_I
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ns  Iteration: 1  Instance: /tb_dlx/U1/IRAM_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /tb_dlx/U1/IRAM_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 1  Instance: /tb_dlx/U1/IRAM_I
# ** Fatal: (vsim-3341) Cannot open file "../asm_example/test.asm.mem"; it is already open.
#    Time: 11 ns  Iteration: 0  Process: /tb_dlx/U1/IRAM_I/FILL_MEM_P File: /home/ms21.42/DLX/Files/DLX_vhd/a.c-IRAM.vhd
# Fatal error in Process FILL_MEM_P at /home/ms21.42/DLX/Files/DLX_vhd/a.c-IRAM.vhd line 44
# 
# HDL call sequence:
# Stopped at /home/ms21.42/DLX/Files/DLX_vhd/a.c-IRAM.vhd 44 Process FILL_MEM_P
# 
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/000-globals.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:48:46 on Jun 14,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 19:48:46 on Jun 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a-DLX.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:48:47 on Jun 14,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 19:48:47 on Jun 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.a-CU_HW.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:48:49 on Jun 14,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 19:48:49 on Jun 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.c-IRAM.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:48:51 on Jun 14,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.c-IRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity IRAM
# -- Compiling architecture IRam_Bhe of IRAM
# End time: 19:48:51 on Jun 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a-DLX.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:48:52 on Jun 14,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 19:48:52 on Jun 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/test_bench/TB_DLX.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:48:55 on Jun 14,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/test_bench/TB_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_dlx
# -- Compiling architecture TEST of tb_dlx
# -- Compiling configuration CFG_TB
# -- Loading entity tb_dlx
# -- Loading architecture TEST of tb_dlx
# -- Loading package myTypes
# -- Loading entity DLX
# End time: 19:48:55 on Jun 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_dlx(test)
# End time: 19:49:07 on Jun 14,2021, Elapsed time: 0:06:04
# Errors: 3, Warnings: 10
# vsim work.tb_dlx(test) 
# Start time: 19:49:07 on Jun 14,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mytypes
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading work.tb_dlx(test)#1
add wave *
run 150 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx/U1/IRAM_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx/U1/IRAM_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx/U1/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx/U1/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx/U1/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx/U1/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx/U1/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /tb_dlx/U1/CU_I
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ns  Iteration: 1  Instance: /tb_dlx/U1/IRAM_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /tb_dlx/U1/IRAM_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 1  Instance: /tb_dlx/U1/IRAM_I
# End time: 19:53:14 on Jun 14,2021, Elapsed time: 0:04:07
# Errors: 1, Warnings: 10
