<?xml version="1.0" encoding="utf-8"?>
<html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd">
    <head><title>Synopsys - Technology Report</title>
    </head>
    <body><div align="right">coreConsultant</div>
       
        <h1>Technology Report</h1>
        <h3>DC Technology Setup</h3>
        <table border="" width="100%" class="TableStyle-table-no-head" cellspacing="0" style="mc-table-style: url('../../Resources/TableStyles/table-no-head.css');">
            <tr class="TableStyle-table-no-head-Body-Body1">
                <td class="TableStyle-table-no-head-BodyE-Column1-Body1">Parameter</td>
                <td class="TableStyle-table-no-head-BodyD-Column1-Body1">Value</td>
            </tr>
            <tr class="TableStyle-table-no-head-Body-Body2">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">Search Path</td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body2"><pre xml:space="preserve">/tools/synopsys/2020.09/design_compiler_sp5/libraries/syn
/tools/synopsys/2020.09/design_compiler_sp5/dw/syn_ver
/tools/synopsys/2020.09/design_compiler_sp5/dw/sim_ver
/sswork/tsmc22/sabre/wying/wa0/analog_ip/mipi/umc22ulp18ns/dwc_mipi_d_r2_tsmc22ull18ns/7.00a_eval/macro/timing/8M_5X2Z/lib
/sswork/tsmc22/sabre/wying/wa0/analog_ip/mipi/umc22ulp18ns/dwc_mipi_d_r2_tsmc22ull18ns/7.00a_eval/dphypll/timing/8M_5X2Z/lib
/ssref/ip/tsmc22/ULL/tsmc/std_cells/7T/SVT/CORE/tcbn22ullbwp7t40p140sg/v02082022_r110b/Front_End/LVF/CCS/tcbn22ullbwp7t40p140sg_110b
/ssref/ip/tsmc22/ULL/tsmc/std_cells/7T/SVT/CORE/tcbn22ullbwp7t40p140sg/v02082022_r110b/Front_End/LVF/CCS/tcbn22ullbwp7t40p140sg_110b
/ssref/ip/tsmc22/ULL/tsmc/std_cells/7T/HVT/CORE/tcbn22ullbwp7t40p140sghvt/v02082022_r110b/Front_End/LVF/CCS/tcbn22ullbwp7t40p140sghvt_110b
/ssref/ip/tsmc22/ULL/tsmc/std_cells/7T/SVT/CORE/tcbn22ullbwp7t40p140mbsg/v02082022_r110b/Front_End/LVF/CCS/tcbn22ullbwp7t40p140mbsg_110b
/ssref/ip/tsmc22/ULL/tsmc/std_cells/7T/HVT/CORE/tcbn22ullbwp7t40p140mbsghvt/v02082022_r110b/Front_End/LVF/CCS/tcbn22ullbwp7t40p140mbsghvt_110b
/ssref/ip/tsmc22/ULL/tsmc/std_cells/7T/SVT/PM/tcbn22ullbwp7t40p140pmsg/v02082022_r110b/Front_End/LVF/CCS/tcbn22ullbwp7t40p140pmsg_110b
/ssref/ip/tsmc22/ULL/tsmc/std_cells/7T/HVT/PM/tcbn22ullbwp7t40p140pmsghvt/v02082022_r110b/Front_End/LVF/CCS/tcbn22ullbwp7t40p140pmsghvt_110b
/ssref/ip/tsmc22/ULL/tsmc/std_cells/7T/SVT/LVL/tcbn22ullbwp7t40p140lvlsg/v02082022_r110b/Front_End/LVF/CCS/tcbn22ullbwp7t40p140lvlsg_110b
/ssref/ip/tsmc22/ULL/tsmc/std_cells/7T/SVT/LVL/tcbn22ullbwp7t40p140lvlsg/v02082022_r110b/Front_End/LVF/CCS/tcbn22ullbwp7t40p140lvlsg_110b
/ssref/ip/tsmc22/ULL/tsmc/std_cells/7T/SVT/LVL/tcbn22ullbwp7t40p140lvlsg/v02082022_r110b/Front_End/LVF/CCS/tcbn22ullbwp7t40p140lvlsg_110b
/ssref/ip/tsmc22/ULL/tsmc/std_cells/7T/HVT/LVL/tcbn22ullbwp7t40p140lvlsghvt/v02082022_r110b/Front_End/LVF/CCS/tcbn22ullbwp7t40p140lvlsghvt_110b
/ssref/ip/tsmc22/ULL/tsmc/std_cells/7T/HVT/LVL/tcbn22ullbwp7t40p140lvlsghvt/v02082022_r110b/Front_End/LVF/CCS/tcbn22ullbwp7t40p140lvlsghvt_110b
/ssref/ip/tsmc22/ULL/tsmc/std_cells/7T/HVT/LVL/tcbn22ullbwp7t40p140lvlsghvt/v02082022_r110b/Front_End/LVF/CCS/tcbn22ullbwp7t40p140lvlsghvt_110b</pre>
                </td>
            </tr>
            <tr class="TableStyle-table-no-head-Body-Body2">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">Target Library</td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body2"><pre xml:space="preserve">/ssref/ip/tsmc22/ULL/tsmc/std_cells/7T/SVT/CORE/tcbn22ullbwp7t40p140sg/v02082022_r110b/Front_End/LVF/CCS/tcbn22ullbwp7t40p140sg_110b/tcbn22ullbwp7t40p140sgssg0p72vm40c_hm_lvf_p_ccs.db
/ssref/ip/tsmc22/ULL/tsmc/std_cells/7T/SVT/CORE/tcbn22ullbwp7t40p140sg/v02082022_r110b/Front_End/LVF/CCS/tcbn22ullbwp7t40p140sg_110b/tcbn22ullbwp7t40p140sgssg0p81vm40c_hm_lvf_p_ccs.db
/ssref/ip/tsmc22/ULL/tsmc/std_cells/7T/HVT/CORE/tcbn22ullbwp7t40p140sghvt/v02082022_r110b/Front_End/LVF/CCS/tcbn22ullbwp7t40p140sghvt_110b/tcbn22ullbwp7t40p140sghvtssg0p72vm40c_hm_lvf_p_ccs.db
/ssref/ip/tsmc22/ULL/tsmc/std_cells/7T/SVT/CORE/tcbn22ullbwp7t40p140mbsg/v02082022_r110b/Front_End/LVF/CCS/tcbn22ullbwp7t40p140mbsg_110b/tcbn22ullbwp7t40p140mbsgssg0p72vm40c_hm_lvf_p_ccs.db
/ssref/ip/tsmc22/ULL/tsmc/std_cells/7T/HVT/CORE/tcbn22ullbwp7t40p140mbsghvt/v02082022_r110b/Front_End/LVF/CCS/tcbn22ullbwp7t40p140mbsghvt_110b/tcbn22ullbwp7t40p140mbsghvtssg0p72vm40c_hm_lvf_p_ccs.db
/ssref/ip/tsmc22/ULL/tsmc/std_cells/7T/SVT/PM/tcbn22ullbwp7t40p140pmsg/v02082022_r110b/Front_End/LVF/CCS/tcbn22ullbwp7t40p140pmsg_110b/tcbn22ullbwp7t40p140pmsgssg0p72vm40c_hm_lvf_p_ccs.db
/ssref/ip/tsmc22/ULL/tsmc/std_cells/7T/HVT/PM/tcbn22ullbwp7t40p140pmsghvt/v02082022_r110b/Front_End/LVF/CCS/tcbn22ullbwp7t40p140pmsghvt_110b/tcbn22ullbwp7t40p140pmsghvtssg0p72vm40c_hm_lvf_p_ccs.db
/ssref/ip/tsmc22/ULL/tsmc/std_cells/7T/SVT/LVL/tcbn22ullbwp7t40p140lvlsg/v02082022_r110b/Front_End/LVF/CCS/tcbn22ullbwp7t40p140lvlsg_110b/tcbn22ullbwp7t40p140lvlsgssg0p72v0p72vm40c_lvf_p_ccs.db
/ssref/ip/tsmc22/ULL/tsmc/std_cells/7T/SVT/LVL/tcbn22ullbwp7t40p140lvlsg/v02082022_r110b/Front_End/LVF/CCS/tcbn22ullbwp7t40p140lvlsg_110b/tcbn22ullbwp7t40p140lvlsgssg0p72v0p81vm40c_lvf_p_ccs.db
/ssref/ip/tsmc22/ULL/tsmc/std_cells/7T/SVT/LVL/tcbn22ullbwp7t40p140lvlsg/v02082022_r110b/Front_End/LVF/CCS/tcbn22ullbwp7t40p140lvlsg_110b/tcbn22ullbwp7t40p140lvlsgssg0p81v0p72vm40c_lvf_p_ccs.db
/ssref/ip/tsmc22/ULL/tsmc/std_cells/7T/HVT/LVL/tcbn22ullbwp7t40p140lvlsghvt/v02082022_r110b/Front_End/LVF/CCS/tcbn22ullbwp7t40p140lvlsghvt_110b/tcbn22ullbwp7t40p140lvlsghvtssg0p72v0p72vm40c_lvf_p_ccs.db
/ssref/ip/tsmc22/ULL/tsmc/std_cells/7T/HVT/LVL/tcbn22ullbwp7t40p140lvlsghvt/v02082022_r110b/Front_End/LVF/CCS/tcbn22ullbwp7t40p140lvlsghvt_110b/tcbn22ullbwp7t40p140lvlsghvtssg0p72v0p81vm40c_lvf_p_ccs.db
/ssref/ip/tsmc22/ULL/tsmc/std_cells/7T/HVT/LVL/tcbn22ullbwp7t40p140lvlsghvt/v02082022_r110b/Front_End/LVF/CCS/tcbn22ullbwp7t40p140lvlsghvt_110b/tcbn22ullbwp7t40p140lvlsghvtssg0p81v0p72vm40c_lvf_p_ccs.db
/sswork/tsmc22/sabre/wying/wa0/analog_ip/mipi/umc22ulp18ns/dwc_mipi_d_t2_tsmc22ull18ns/7.00a_eval/dphypll/timing/8M_5X2Z/lib/dwc_mipi_pll_dphy_ss0p72v125c_rcworst.db
/sswork/tsmc22/sabre/wying/wa0/analog_ip/mipi/umc22ulp18ns/dwc_mipi_d_t2_tsmc22ull18ns/7.00a_eval/macro/timing/8M_5X2Z/lib/dwc_mipi_2_tx_dphy_ns_core_ss0p72v125c_rcworst.db</pre>
                </td>
            </tr>
            <tr class="TableStyle-table-no-head-Body-Body2">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">Link Library</td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body2"><pre xml:space="preserve">/ssref/ip/tsmc22/ULL/tsmc/std_cells/7T/SVT/CORE/tcbn22ullbwp7t40p140sg/v02082022_r110b/Front_End/LVF/CCS/tcbn22ullbwp7t40p140sg_110b/tcbn22ullbwp7t40p140sgssg0p72vm40c_hm_lvf_p_ccs.db
/ssref/ip/tsmc22/ULL/tsmc/std_cells/7T/SVT/CORE/tcbn22ullbwp7t40p140sg/v02082022_r110b/Front_End/LVF/CCS/tcbn22ullbwp7t40p140sg_110b/tcbn22ullbwp7t40p140sgssg0p81vm40c_hm_lvf_p_ccs.db
/ssref/ip/tsmc22/ULL/tsmc/std_cells/7T/HVT/CORE/tcbn22ullbwp7t40p140sghvt/v02082022_r110b/Front_End/LVF/CCS/tcbn22ullbwp7t40p140sghvt_110b/tcbn22ullbwp7t40p140sghvtssg0p72vm40c_hm_lvf_p_ccs.db
/ssref/ip/tsmc22/ULL/tsmc/std_cells/7T/SVT/CORE/tcbn22ullbwp7t40p140mbsg/v02082022_r110b/Front_End/LVF/CCS/tcbn22ullbwp7t40p140mbsg_110b/tcbn22ullbwp7t40p140mbsgssg0p72vm40c_hm_lvf_p_ccs.db
/ssref/ip/tsmc22/ULL/tsmc/std_cells/7T/HVT/CORE/tcbn22ullbwp7t40p140mbsghvt/v02082022_r110b/Front_End/LVF/CCS/tcbn22ullbwp7t40p140mbsghvt_110b/tcbn22ullbwp7t40p140mbsghvtssg0p72vm40c_hm_lvf_p_ccs.db
/ssref/ip/tsmc22/ULL/tsmc/std_cells/7T/SVT/PM/tcbn22ullbwp7t40p140pmsg/v02082022_r110b/Front_End/LVF/CCS/tcbn22ullbwp7t40p140pmsg_110b/tcbn22ullbwp7t40p140pmsgssg0p72vm40c_hm_lvf_p_ccs.db
/ssref/ip/tsmc22/ULL/tsmc/std_cells/7T/HVT/PM/tcbn22ullbwp7t40p140pmsghvt/v02082022_r110b/Front_End/LVF/CCS/tcbn22ullbwp7t40p140pmsghvt_110b/tcbn22ullbwp7t40p140pmsghvtssg0p72vm40c_hm_lvf_p_ccs.db
/ssref/ip/tsmc22/ULL/tsmc/std_cells/7T/SVT/LVL/tcbn22ullbwp7t40p140lvlsg/v02082022_r110b/Front_End/LVF/CCS/tcbn22ullbwp7t40p140lvlsg_110b/tcbn22ullbwp7t40p140lvlsgssg0p72v0p72vm40c_lvf_p_ccs.db
/ssref/ip/tsmc22/ULL/tsmc/std_cells/7T/SVT/LVL/tcbn22ullbwp7t40p140lvlsg/v02082022_r110b/Front_End/LVF/CCS/tcbn22ullbwp7t40p140lvlsg_110b/tcbn22ullbwp7t40p140lvlsgssg0p72v0p81vm40c_lvf_p_ccs.db
/ssref/ip/tsmc22/ULL/tsmc/std_cells/7T/SVT/LVL/tcbn22ullbwp7t40p140lvlsg/v02082022_r110b/Front_End/LVF/CCS/tcbn22ullbwp7t40p140lvlsg_110b/tcbn22ullbwp7t40p140lvlsgssg0p81v0p72vm40c_lvf_p_ccs.db
/ssref/ip/tsmc22/ULL/tsmc/std_cells/7T/HVT/LVL/tcbn22ullbwp7t40p140lvlsghvt/v02082022_r110b/Front_End/LVF/CCS/tcbn22ullbwp7t40p140lvlsghvt_110b/tcbn22ullbwp7t40p140lvlsghvtssg0p72v0p72vm40c_lvf_p_ccs.db
/ssref/ip/tsmc22/ULL/tsmc/std_cells/7T/HVT/LVL/tcbn22ullbwp7t40p140lvlsghvt/v02082022_r110b/Front_End/LVF/CCS/tcbn22ullbwp7t40p140lvlsghvt_110b/tcbn22ullbwp7t40p140lvlsghvtssg0p72v0p81vm40c_lvf_p_ccs.db
/ssref/ip/tsmc22/ULL/tsmc/std_cells/7T/HVT/LVL/tcbn22ullbwp7t40p140lvlsghvt/v02082022_r110b/Front_End/LVF/CCS/tcbn22ullbwp7t40p140lvlsghvt_110b/tcbn22ullbwp7t40p140lvlsghvtssg0p81v0p72vm40c_lvf_p_ccs.db
/sswork/tsmc22/sabre/wying/wa0/analog_ip/mipi/umc22ulp18ns/dwc_mipi_d_t2_tsmc22ull18ns/7.00a_eval/dphypll/timing/8M_5X2Z/lib/dwc_mipi_pll_dphy_ss0p72v125c_rcworst.db
/sswork/tsmc22/sabre/wying/wa0/analog_ip/mipi/umc22ulp18ns/dwc_mipi_d_t2_tsmc22ull18ns/7.00a_eval/macro/timing/8M_5X2Z/lib/dwc_mipi_2_tx_dphy_ns_core_ss0p72v125c_rcworst.db</pre>
                </td>
            </tr>
            <tr class="TableStyle-table-no-head-Body-Body2">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">Min timing library</td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body2"><pre xml:space="preserve"></pre>
                </td>
            </tr>
            <tr class="TableStyle-table-no-head-Body-Body2">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">Milkyway Design Library</td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body2"><pre xml:space="preserve"></pre>
                </td>
            </tr>
            <tr class="TableStyle-table-no-head-Body-Body2">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">TechFileFormat</td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body2"><pre xml:space="preserve">tf</pre>
                </td>
            </tr>
            <tr class="TableStyle-table-no-head-Body-Body2">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">TechFile</td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body2"><pre xml:space="preserve"></pre>
                </td>
            </tr>
            <tr class="TableStyle-table-no-head-Body-Body2">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">CreateMwDesignOptions</td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body2"><pre xml:space="preserve"></pre>
                </td>
            </tr>
            <tr class="TableStyle-table-no-head-Body-Body2">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">MaxTluPlusFile</td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body2"><pre xml:space="preserve"></pre>
                </td>
            </tr>
            <tr class="TableStyle-table-no-head-Body-Body2">
                <td class="TableStyle-table-no-head-BodyE-Column1-Body2">MinTluPlusFile</td>
                <td class="TableStyle-table-no-head-BodyD-Column1-Body2"><pre xml:space="preserve"></pre>
                </td>
            </tr>
            <tr class="TableStyle-table-no-head-Body-Body3">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body3">Tech2ItfMap</td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body3"><pre xml:space="preserve"></pre>
                </td>
            </tr>
            <tr class="TableStyle-table-no-head-Body-Body3">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body3">MaxEmulationTluPlus</td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body3"><pre xml:space="preserve"></pre>
                </td>
            </tr>
            <tr class="TableStyle-table-no-head-Body-Body3">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body3">MinEmulationTluPlus</td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body3"><pre xml:space="preserve"></pre>
                </td>
            </tr>
            <tr class="TableStyle-table-no-head-Body-Body3">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body3">Milkyway Reference Library</td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body3"><pre xml:space="preserve"></pre>
                </td>
            </tr>
            <tr class="TableStyle-table-no-head-Body-Body3">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body3">Milkyway Logic 0 Net</td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body3"><pre xml:space="preserve">VSS</pre>
                </td>
            </tr>
            <tr class="TableStyle-table-no-head-Body-Body3">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body3">Milkyway Logic 1 Net</td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body3"><pre xml:space="preserve">VDD</pre>
                </td>
            </tr>
        </table>
        <p>&#160;</p>
        <h3>DC Setup Variables</h3>
        <table width="100%" class="TableStyle-table-no-head" cellspacing="0" style="mc-table-style: url('../../Resources/TableStyles/table-no-head.css');">
            <tr class="TableStyle-table-no-head-Body-Body1">
                <th class="TableStyle-table-no-head-BodyE-Column1-Body1"> Variable </th>
                <th class="TableStyle-table-no-head-BodyD-Column1-Body1"> Value </th>
            </tr>
            <tr class="TableStyle-table-no-head-Body-Body2">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2"> alib_library_analysis_cache </td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body2"> ./ </td>
            </tr>
            <tr class="TableStyle-table-no-head-Body-Body2">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2"> alib_library_analysis_path </td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body2"> ./ </td>
            </tr>
            <tr class="TableStyle-table-no-head-Body-Body2">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2"> bus_dimension_separator_style </td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body2"> ][ </td>
            </tr>
            <tr class="TableStyle-table-no-head-Body-Body2">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2"> bus_naming_style </td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body2"> %s[%d] </td>
            </tr>
            <tr class="TableStyle-table-no-head-Body-Body2">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2"> compile_seqmap_identify_shift_registers </td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body2"> true </td>
            </tr>
            <tr class="TableStyle-table-no-head-Body-Body2">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2"> enable_golden_upf </td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body2"> false </td>
            </tr>
            <tr class="TableStyle-table-no-head-Body-Body2">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2"> hdl_naming_threshold </td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body2"> 20 </td>
            </tr>
            <tr class="TableStyle-table-no-head-Body-Body2">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2"> hdlin_enable_presto_for_vhdl </td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body2"> true </td>
            </tr>
            <tr class="TableStyle-table-no-head-Body-Body2">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2"> hdlin_enable_upf_compatible_naming </td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body2"> FALSE </td>
            </tr>
            <tr class="TableStyle-table-no-head-Body-Body2">
                <td class="TableStyle-table-no-head-BodyE-Column1-Body2"> hdlin_field_naming_style </td>
                <td class="TableStyle-table-no-head-BodyD-Column1-Body2"> </td>
            </tr>
            <tr class="TableStyle-table-no-head-Body-Body3">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body3"> hdlin_vrlg_std </td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body3"> 2005 </td>
            </tr>
            <tr class="TableStyle-table-no-head-Body-Body3">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body3"> hlo_disable_datapath_optimization </td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body3"> false </td>
            </tr>
            <tr class="TableStyle-table-no-head-Body-Body3">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body3"> mw_design_library </td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body3"> </td>
            </tr>
            <tr class="TableStyle-table-no-head-Body-Body3">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body3"> mw_logic0_net </td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body3"> VSS </td>
            </tr>
            <tr class="TableStyle-table-no-head-Body-Body3">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body3"> mw_logic1_net </td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body3"> VDD </td>
            </tr>
            <tr class="TableStyle-table-no-head-Body-Body3">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body3"> template_naming_style </td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body3"> %s_%p </td>
            </tr>
            <tr class="TableStyle-table-no-head-Body-Body3">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body3"> template_parameter_style </td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body3"> %s%d </td>
            </tr>
            <tr class="TableStyle-table-no-head-Body-Body3">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body3"> template_separator_style </td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body3"> _ </td>
            </tr>
            <tr class="TableStyle-table-no-head-Body-Body3">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body3"> test_default_scan_style </td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body3"> multiplexed_flip_flop </td>
            </tr>
            <tr class="TableStyle-table-no-head-Body-Body3">
                <td class="TableStyle-table-no-head-BodyE-Column1-Body3"> uniquify_naming_style </td>
                <td class="TableStyle-table-no-head-BodyD-Column1-Body3"> %s_%d </td>
            </tr>
        </table>
        <p>&#160;</p>
       
       
    </body>
</html>