// Seed: 4273164900
module module_0 (
    input tri   id_0,
    input uwire id_1,
    input tri1  id_2
);
  wire id_4;
  initial begin : LABEL_0
    disable id_5;
  end
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    output wor id_2,
    input wor id_3,
    input wire id_4,
    output tri0 id_5,
    output wand id_6,
    output wor id_7,
    input supply0 id_8,
    input tri1 id_9,
    output supply1 id_10,
    output tri0 id_11,
    output supply0 id_12,
    input tri id_13
    , id_16,
    output tri1 id_14
);
  assign id_14 = id_9;
  assign id_5  = 1;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_0
  );
  wire id_17;
  always @(posedge id_0) begin : LABEL_0
    disable id_18;
  end
endmodule
