$date
	Sun Oct 23 04:18:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1028996
b10 !
1"
#1028998
b10 &
b10 %
1$
#1028999
0"
#1029002
b1 &
b1 %
1#
#1029006
b0 &
0#
b0 %
0$
#1976637
b10101 !
1"
#1976638
b10101 &
b10101 %
1$
#1976639
0"
#1976642
b1000000 &
b1000000 %
#1976646
b100000 &
b100000 %
#1976650
b10000 &
b10000 %
#1976654
b1000 &
b1000 %
#1976658
b100 &
b100 %
#1976662
b10 &
b10 %
#1976666
b1 &
b1 %
1#
#1976670
b0 &
0#
b0 %
0$
#2995220
b11010 !
1"
#2995222
b11010 &
b11010 %
1$
#2995223
0"
#2995226
b1101 &
b1101 %
#2995230
b101000 &
b101000 %
#2995234
b10100 &
b10100 %
#2995238
b1010 &
b1010 %
#2995242
b101 &
b101 %
#2995246
b10000 &
b10000 %
#2995250
b1000 &
b1000 %
#2995254
b100 &
b100 %
#2995258
b10 &
b10 %
#2995262
b1 &
1#
b1 %
#2995266
b0 &
b0 %
0#
0$
#4500012
