

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_324_2_proc'
================================================================
* Date:           Fri Mar 28 16:44:19 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prjhls_awqmul
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.520 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2731|     2731|  13.655 us|  13.655 us|  2731|  2731|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_324_2  |     2730|     2730|       195|          -|          -|    14|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.82>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mrow = alloca i32 1" [src/awq_macro.cpp:135]   --->   Operation 14 'alloca' 'mrow' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%qscale0_4_promoted = alloca i32 1"   --->   Operation 15 'alloca' 'qscale0_4_promoted' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%qscale0_5_promoted = alloca i32 1"   --->   Operation 16 'alloca' 'qscale0_5_promoted' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%qscale0_2_promoted = alloca i32 1"   --->   Operation 17 'alloca' 'qscale0_2_promoted' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%qscale0_3_promoted = alloca i32 1"   --->   Operation 18 'alloca' 'qscale0_3_promoted' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%qscale0_0_promoted = alloca i32 1"   --->   Operation 19 'alloca' 'qscale0_0_promoted' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%qscale0_1_promoted = alloca i32 1"   --->   Operation 20 'alloca' 'qscale0_1_promoted' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%qscale0_6_promoted = alloca i32 1"   --->   Operation 21 'alloca' 'qscale0_6_promoted' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%qscale0_7_promoted = alloca i32 1"   --->   Operation 22 'alloca' 'qscale0_7_promoted' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%qscale1_4_promoted = alloca i32 1"   --->   Operation 23 'alloca' 'qscale1_4_promoted' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%qscale1_5_promoted = alloca i32 1"   --->   Operation 24 'alloca' 'qscale1_5_promoted' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%qscale1_2_promoted = alloca i32 1"   --->   Operation 25 'alloca' 'qscale1_2_promoted' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%qscale1_3_promoted = alloca i32 1"   --->   Operation 26 'alloca' 'qscale1_3_promoted' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%qscale1_0_promoted = alloca i32 1"   --->   Operation 27 'alloca' 'qscale1_0_promoted' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%qscale1_1_promoted = alloca i32 1"   --->   Operation 28 'alloca' 'qscale1_1_promoted' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%qscale1_6_promoted = alloca i32 1"   --->   Operation 29 'alloca' 'qscale1_6_promoted' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%qscale1_7_promoted = alloca i32 1"   --->   Operation 30 'alloca' 'qscale1_7_promoted' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%qscale2_4_promoted = alloca i32 1"   --->   Operation 31 'alloca' 'qscale2_4_promoted' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%qscale2_5_promoted = alloca i32 1"   --->   Operation 32 'alloca' 'qscale2_5_promoted' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%qscale2_2_promoted = alloca i32 1"   --->   Operation 33 'alloca' 'qscale2_2_promoted' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%qscale2_3_promoted = alloca i32 1"   --->   Operation 34 'alloca' 'qscale2_3_promoted' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%qscale2_0_promoted = alloca i32 1"   --->   Operation 35 'alloca' 'qscale2_0_promoted' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%qscale2_1_promoted = alloca i32 1"   --->   Operation 36 'alloca' 'qscale2_1_promoted' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%qscale2_6_promoted = alloca i32 1"   --->   Operation 37 'alloca' 'qscale2_6_promoted' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%qscale2_7_promoted = alloca i32 1"   --->   Operation 38 'alloca' 'qscale2_7_promoted' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%qscale3_4_promoted = alloca i32 1"   --->   Operation 39 'alloca' 'qscale3_4_promoted' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%qscale3_5_promoted = alloca i32 1"   --->   Operation 40 'alloca' 'qscale3_5_promoted' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%qscale3_2_promoted = alloca i32 1"   --->   Operation 41 'alloca' 'qscale3_2_promoted' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%qscale3_3_promoted = alloca i32 1"   --->   Operation 42 'alloca' 'qscale3_3_promoted' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%qscale3_0_promoted = alloca i32 1"   --->   Operation 43 'alloca' 'qscale3_0_promoted' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%qscale3_1_promoted = alloca i32 1"   --->   Operation 44 'alloca' 'qscale3_1_promoted' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%qscale3_6_promoted = alloca i32 1"   --->   Operation 45 'alloca' 'qscale3_6_promoted' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%qscale3_7_promoted = alloca i32 1"   --->   Operation 46 'alloca' 'qscale3_7_promoted' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.82ns)   --->   "%p_read_33 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read122"   --->   Operation 47 'read' 'p_read_33' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 48 [1/1] (1.82ns)   --->   "%p_read_34 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read118"   --->   Operation 48 'read' 'p_read_34' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 49 [1/1] (1.82ns)   --->   "%p_read_35 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read114"   --->   Operation 49 'read' 'p_read_35' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 50 [1/1] (1.82ns)   --->   "%p_read_36 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read110"   --->   Operation 50 'read' 'p_read_36' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 51 [1/1] (1.82ns)   --->   "%p_read_37 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read106"   --->   Operation 51 'read' 'p_read_37' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 52 [1/1] (1.82ns)   --->   "%p_read_38 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read102"   --->   Operation 52 'read' 'p_read_38' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 53 [1/1] (1.82ns)   --->   "%p_read_39 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read98"   --->   Operation 53 'read' 'p_read_39' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 54 [1/1] (1.82ns)   --->   "%p_read_40 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read94"   --->   Operation 54 'read' 'p_read_40' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 55 [1/1] (1.82ns)   --->   "%p_read_41 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read90"   --->   Operation 55 'read' 'p_read_41' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 56 [1/1] (1.82ns)   --->   "%p_read_42 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read86"   --->   Operation 56 'read' 'p_read_42' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 57 [1/1] (1.82ns)   --->   "%p_read_43 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read82"   --->   Operation 57 'read' 'p_read_43' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 58 [1/1] (1.82ns)   --->   "%p_read_44 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read78"   --->   Operation 58 'read' 'p_read_44' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 59 [1/1] (1.82ns)   --->   "%p_read_45 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read74"   --->   Operation 59 'read' 'p_read_45' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 60 [1/1] (1.82ns)   --->   "%p_read_46 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read70"   --->   Operation 60 'read' 'p_read_46' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 61 [1/1] (1.82ns)   --->   "%p_read_47 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read66"   --->   Operation 61 'read' 'p_read_47' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 62 [1/1] (1.82ns)   --->   "%p_read_48 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read62"   --->   Operation 62 'read' 'p_read_48' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 63 [1/1] (1.82ns)   --->   "%p_read_49 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read58"   --->   Operation 63 'read' 'p_read_49' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 64 [1/1] (1.82ns)   --->   "%p_read_50 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read54"   --->   Operation 64 'read' 'p_read_50' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 65 [1/1] (1.82ns)   --->   "%p_read_51 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read50"   --->   Operation 65 'read' 'p_read_51' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 66 [1/1] (1.82ns)   --->   "%p_read_52 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read46"   --->   Operation 66 'read' 'p_read_52' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 67 [1/1] (1.82ns)   --->   "%p_read_53 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read42"   --->   Operation 67 'read' 'p_read_53' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 68 [1/1] (1.82ns)   --->   "%p_read_54 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read38"   --->   Operation 68 'read' 'p_read_54' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 69 [1/1] (1.82ns)   --->   "%p_read_55 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read34"   --->   Operation 69 'read' 'p_read_55' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 70 [1/1] (1.82ns)   --->   "%p_read_56 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read30"   --->   Operation 70 'read' 'p_read_56' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 71 [1/1] (1.82ns)   --->   "%p_read_57 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read26"   --->   Operation 71 'read' 'p_read_57' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 72 [1/1] (1.82ns)   --->   "%p_read_58 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read22"   --->   Operation 72 'read' 'p_read_58' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 73 [1/1] (1.82ns)   --->   "%p_read_59 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read18"   --->   Operation 73 'read' 'p_read_59' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 74 [1/1] (1.82ns)   --->   "%p_read_60 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read14"   --->   Operation 74 'read' 'p_read_60' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 75 [1/1] (1.82ns)   --->   "%p_read_61 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read10"   --->   Operation 75 'read' 'p_read_61' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 76 [1/1] (1.82ns)   --->   "%p_read_62 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read6"   --->   Operation 76 'read' 'p_read_62' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 77 [1/1] (1.82ns)   --->   "%p_read_63 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read2"   --->   Operation 77 'read' 'p_read_63' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 78 [1/1] (1.82ns)   --->   "%p_read113 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read"   --->   Operation 78 'read' 'p_read113' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_loc91 = alloca i64 1"   --->   Operation 79 'alloca' 'p_loc91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%p_loc90 = alloca i64 1"   --->   Operation 80 'alloca' 'p_loc90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%p_loc89 = alloca i64 1"   --->   Operation 81 'alloca' 'p_loc89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%p_loc88 = alloca i64 1"   --->   Operation 82 'alloca' 'p_loc88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%p_loc87 = alloca i64 1"   --->   Operation 83 'alloca' 'p_loc87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%p_loc86 = alloca i64 1"   --->   Operation 84 'alloca' 'p_loc86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%p_loc85 = alloca i64 1"   --->   Operation 85 'alloca' 'p_loc85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%p_loc84 = alloca i64 1"   --->   Operation 86 'alloca' 'p_loc84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%p_loc73 = alloca i64 1"   --->   Operation 87 'alloca' 'p_loc73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%p_loc72 = alloca i64 1"   --->   Operation 88 'alloca' 'p_loc72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%p_loc71 = alloca i64 1"   --->   Operation 89 'alloca' 'p_loc71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%p_loc70 = alloca i64 1"   --->   Operation 90 'alloca' 'p_loc70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%p_loc69 = alloca i64 1"   --->   Operation 91 'alloca' 'p_loc69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%p_loc68 = alloca i64 1"   --->   Operation 92 'alloca' 'p_loc68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%p_loc67 = alloca i64 1"   --->   Operation 93 'alloca' 'p_loc67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%p_loc66 = alloca i64 1"   --->   Operation 94 'alloca' 'p_loc66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%p_loc55 = alloca i64 1"   --->   Operation 95 'alloca' 'p_loc55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%p_loc54 = alloca i64 1"   --->   Operation 96 'alloca' 'p_loc54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%p_loc53 = alloca i64 1"   --->   Operation 97 'alloca' 'p_loc53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%p_loc52 = alloca i64 1"   --->   Operation 98 'alloca' 'p_loc52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%p_loc51 = alloca i64 1"   --->   Operation 99 'alloca' 'p_loc51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%p_loc50 = alloca i64 1"   --->   Operation 100 'alloca' 'p_loc50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%p_loc49 = alloca i64 1"   --->   Operation 101 'alloca' 'p_loc49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%p_loc48 = alloca i64 1"   --->   Operation 102 'alloca' 'p_loc48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%p_loc38 = alloca i64 1"   --->   Operation 103 'alloca' 'p_loc38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%p_loc37 = alloca i64 1"   --->   Operation 104 'alloca' 'p_loc37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%p_loc36 = alloca i64 1"   --->   Operation 105 'alloca' 'p_loc36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%p_loc35 = alloca i64 1"   --->   Operation 106 'alloca' 'p_loc35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%p_loc34 = alloca i64 1"   --->   Operation 107 'alloca' 'p_loc34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%p_loc33 = alloca i64 1"   --->   Operation 108 'alloca' 'p_loc33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%p_loc32 = alloca i64 1"   --->   Operation 109 'alloca' 'p_loc32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 110 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %wide_trip_count, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] ( I:1.82ns O:1.82ns )   --->   "%wide_trip_count_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %wide_trip_count"   --->   Operation 112 'read' 'wide_trip_count_read' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %mro3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] ( I:1.82ns O:1.82ns )   --->   "%mro3_read = read i128 @_ssdm_op_Read.ap_fifo.i128P0A, i128 %mro3"   --->   Operation 114 'read' 'mro3_read' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 3> <FIFO>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %mro2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] ( I:1.82ns O:1.82ns )   --->   "%mro2_read = read i128 @_ssdm_op_Read.ap_fifo.i128P0A, i128 %mro2"   --->   Operation 116 'read' 'mro2_read' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 3> <FIFO>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %mro1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] ( I:1.82ns O:1.82ns )   --->   "%mro1_read = read i128 @_ssdm_op_Read.ap_fifo.i128P0A, i128 %mro1"   --->   Operation 118 'read' 'mro1_read' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 3> <FIFO>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %mro0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] ( I:1.82ns O:1.82ns )   --->   "%mro0_read = read i128 @_ssdm_op_Read.ap_fifo.i128P0A, i128 %mro0"   --->   Operation 120 'read' 'mro0_read' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 3> <FIFO>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %xi, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] ( I:1.82ns O:1.82ns )   --->   "%xi_read = read i128 @_ssdm_op_Read.ap_fifo.i128P0A, i128 %xi"   --->   Operation 122 'read' 'xi_read' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 3> <FIFO>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%pout_local3_7_copy = alloca i64 1"   --->   Operation 123 'alloca' 'pout_local3_7_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%pout_local3_6_copy = alloca i64 1"   --->   Operation 124 'alloca' 'pout_local3_6_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%pout_local3_5_copy = alloca i64 1"   --->   Operation 125 'alloca' 'pout_local3_5_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%pout_local3_4_copy = alloca i64 1"   --->   Operation 126 'alloca' 'pout_local3_4_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%pout_local3_3_copy = alloca i64 1"   --->   Operation 127 'alloca' 'pout_local3_3_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%pout_local3_2_copy = alloca i64 1"   --->   Operation 128 'alloca' 'pout_local3_2_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%pout_local3_1_copy = alloca i64 1"   --->   Operation 129 'alloca' 'pout_local3_1_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%pout_local3_0_copy = alloca i64 1"   --->   Operation 130 'alloca' 'pout_local3_0_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%pout_local2_7_copy = alloca i64 1"   --->   Operation 131 'alloca' 'pout_local2_7_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%pout_local2_6_copy = alloca i64 1"   --->   Operation 132 'alloca' 'pout_local2_6_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%pout_local2_5_copy = alloca i64 1"   --->   Operation 133 'alloca' 'pout_local2_5_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%pout_local2_4_copy = alloca i64 1"   --->   Operation 134 'alloca' 'pout_local2_4_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%pout_local2_3_copy = alloca i64 1"   --->   Operation 135 'alloca' 'pout_local2_3_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%pout_local2_2_copy = alloca i64 1"   --->   Operation 136 'alloca' 'pout_local2_2_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%pout_local2_1_copy = alloca i64 1"   --->   Operation 137 'alloca' 'pout_local2_1_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%pout_local2_0_copy = alloca i64 1"   --->   Operation 138 'alloca' 'pout_local2_0_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%pout_local1_7_copy = alloca i64 1"   --->   Operation 139 'alloca' 'pout_local1_7_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%pout_local1_6_copy = alloca i64 1"   --->   Operation 140 'alloca' 'pout_local1_6_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%pout_local1_5_copy = alloca i64 1"   --->   Operation 141 'alloca' 'pout_local1_5_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%pout_local1_4_copy = alloca i64 1"   --->   Operation 142 'alloca' 'pout_local1_4_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%pout_local1_3_copy = alloca i64 1"   --->   Operation 143 'alloca' 'pout_local1_3_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%pout_local1_2_copy = alloca i64 1"   --->   Operation 144 'alloca' 'pout_local1_2_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%pout_local1_1_copy = alloca i64 1"   --->   Operation 145 'alloca' 'pout_local1_1_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%pout_local1_0_copy = alloca i64 1"   --->   Operation 146 'alloca' 'pout_local1_0_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%pout_local0_7_copy = alloca i64 1"   --->   Operation 147 'alloca' 'pout_local0_7_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%pout_local0_6_copy = alloca i64 1"   --->   Operation 148 'alloca' 'pout_local0_6_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%pout_local0_5_copy = alloca i64 1"   --->   Operation 149 'alloca' 'pout_local0_5_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%pout_local0_4_copy = alloca i64 1"   --->   Operation 150 'alloca' 'pout_local0_4_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%pout_local0_3_copy = alloca i64 1"   --->   Operation 151 'alloca' 'pout_local0_3_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%pout_local0_2_copy = alloca i64 1"   --->   Operation 152 'alloca' 'pout_local0_2_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%pout_local0_1_copy = alloca i64 1"   --->   Operation 153 'alloca' 'pout_local0_1_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%pout_local0_0_copy = alloca i64 1"   --->   Operation 154 'alloca' 'pout_local0_0_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi3_s_M_elems_V_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi3_s_M_elems_V_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi3_s_M_elems_V_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi3_s_M_elems_V_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi3_s_M_elems_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi3_s_M_elems_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi3_s_M_elems_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi3_s_M_elems_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi2_s_M_elems_V_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 163 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi2_s_M_elems_V_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi2_s_M_elems_V_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 165 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi2_s_M_elems_V_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 166 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi2_s_M_elems_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 167 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi2_s_M_elems_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 168 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi2_s_M_elems_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 169 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi2_s_M_elems_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 170 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi1_s_M_elems_V_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 171 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi1_s_M_elems_V_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 172 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi1_s_M_elems_V_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi1_s_M_elems_V_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi1_s_M_elems_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 175 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi1_s_M_elems_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 176 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi1_s_M_elems_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi1_s_M_elems_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 178 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi0_s_M_elems_V_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 179 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi0_s_M_elems_V_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 180 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi0_s_M_elems_V_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 181 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi0_s_M_elems_V_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 182 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi0_s_M_elems_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 183 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi0_s_M_elems_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 184 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi0_s_M_elems_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 185 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi0_s_M_elems_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 186 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro3_s_M_elems_V_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 187 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro3_s_M_elems_V_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 188 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro3_s_M_elems_V_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 189 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro3_s_M_elems_V_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 190 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro3_s_M_elems_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 191 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro3_s_M_elems_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 192 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro3_s_M_elems_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 193 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro3_s_M_elems_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 194 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro2_s_M_elems_V_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 195 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro2_s_M_elems_V_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 196 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro2_s_M_elems_V_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 197 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro2_s_M_elems_V_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 198 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro2_s_M_elems_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 199 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro2_s_M_elems_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 200 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro2_s_M_elems_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 201 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro2_s_M_elems_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 202 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro1_s_M_elems_V_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 203 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro1_s_M_elems_V_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 204 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro1_s_M_elems_V_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 205 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro1_s_M_elems_V_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 206 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro1_s_M_elems_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 207 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro1_s_M_elems_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 208 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro1_s_M_elems_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 209 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro1_s_M_elems_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 210 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro0_s_M_elems_V_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 211 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro0_s_M_elems_V_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 212 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro0_s_M_elems_V_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 213 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro0_s_M_elems_V_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 214 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro0_s_M_elems_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 215 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro0_s_M_elems_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 216 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro0_s_M_elems_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 217 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro0_s_M_elems_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 218 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @xi0_s_OC_M_elems_OC_V_OC_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %xi0_s_M_elems_V_0, i32 %xi0_s_M_elems_V_0"   --->   Operation 219 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%empty_81 = specchannel i32 @_ssdm_op_SpecChannel, void @xi0_s_OC_M_elems_OC_V_OC_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %xi0_s_M_elems_V_1, i32 %xi0_s_M_elems_V_1"   --->   Operation 220 'specchannel' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%empty_82 = specchannel i32 @_ssdm_op_SpecChannel, void @xi0_s_OC_M_elems_OC_V_OC_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %xi0_s_M_elems_V_2, i32 %xi0_s_M_elems_V_2"   --->   Operation 221 'specchannel' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%empty_83 = specchannel i32 @_ssdm_op_SpecChannel, void @xi0_s_OC_M_elems_OC_V_OC_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %xi0_s_M_elems_V_3, i32 %xi0_s_M_elems_V_3"   --->   Operation 222 'specchannel' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%empty_84 = specchannel i32 @_ssdm_op_SpecChannel, void @xi0_s_OC_M_elems_OC_V_OC_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %xi0_s_M_elems_V_4, i32 %xi0_s_M_elems_V_4"   --->   Operation 223 'specchannel' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%empty_85 = specchannel i32 @_ssdm_op_SpecChannel, void @xi0_s_OC_M_elems_OC_V_OC_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %xi0_s_M_elems_V_5, i32 %xi0_s_M_elems_V_5"   --->   Operation 224 'specchannel' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%empty_86 = specchannel i32 @_ssdm_op_SpecChannel, void @xi0_s_OC_M_elems_OC_V_OC_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %xi0_s_M_elems_V_6, i32 %xi0_s_M_elems_V_6"   --->   Operation 225 'specchannel' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%empty_87 = specchannel i32 @_ssdm_op_SpecChannel, void @xi0_s_OC_M_elems_OC_V_OC_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %xi0_s_M_elems_V_7, i32 %xi0_s_M_elems_V_7"   --->   Operation 226 'specchannel' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%empty_88 = specchannel i32 @_ssdm_op_SpecChannel, void @xi1_s_OC_M_elems_OC_V_OC_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %xi1_s_M_elems_V_0, i32 %xi1_s_M_elems_V_0"   --->   Operation 227 'specchannel' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%empty_89 = specchannel i32 @_ssdm_op_SpecChannel, void @xi1_s_OC_M_elems_OC_V_OC_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %xi1_s_M_elems_V_1, i32 %xi1_s_M_elems_V_1"   --->   Operation 228 'specchannel' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%empty_90 = specchannel i32 @_ssdm_op_SpecChannel, void @xi1_s_OC_M_elems_OC_V_OC_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %xi1_s_M_elems_V_2, i32 %xi1_s_M_elems_V_2"   --->   Operation 229 'specchannel' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%empty_91 = specchannel i32 @_ssdm_op_SpecChannel, void @xi1_s_OC_M_elems_OC_V_OC_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %xi1_s_M_elems_V_3, i32 %xi1_s_M_elems_V_3"   --->   Operation 230 'specchannel' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%empty_92 = specchannel i32 @_ssdm_op_SpecChannel, void @xi1_s_OC_M_elems_OC_V_OC_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %xi1_s_M_elems_V_4, i32 %xi1_s_M_elems_V_4"   --->   Operation 231 'specchannel' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%empty_93 = specchannel i32 @_ssdm_op_SpecChannel, void @xi1_s_OC_M_elems_OC_V_OC_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %xi1_s_M_elems_V_5, i32 %xi1_s_M_elems_V_5"   --->   Operation 232 'specchannel' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%empty_94 = specchannel i32 @_ssdm_op_SpecChannel, void @xi1_s_OC_M_elems_OC_V_OC_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %xi1_s_M_elems_V_6, i32 %xi1_s_M_elems_V_6"   --->   Operation 233 'specchannel' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%empty_95 = specchannel i32 @_ssdm_op_SpecChannel, void @xi1_s_OC_M_elems_OC_V_OC_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %xi1_s_M_elems_V_7, i32 %xi1_s_M_elems_V_7"   --->   Operation 234 'specchannel' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%empty_96 = specchannel i32 @_ssdm_op_SpecChannel, void @xi2_s_OC_M_elems_OC_V_OC_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %xi2_s_M_elems_V_0, i32 %xi2_s_M_elems_V_0"   --->   Operation 235 'specchannel' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%empty_97 = specchannel i32 @_ssdm_op_SpecChannel, void @xi2_s_OC_M_elems_OC_V_OC_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %xi2_s_M_elems_V_1, i32 %xi2_s_M_elems_V_1"   --->   Operation 236 'specchannel' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%empty_98 = specchannel i32 @_ssdm_op_SpecChannel, void @xi2_s_OC_M_elems_OC_V_OC_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %xi2_s_M_elems_V_2, i32 %xi2_s_M_elems_V_2"   --->   Operation 237 'specchannel' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%empty_99 = specchannel i32 @_ssdm_op_SpecChannel, void @xi2_s_OC_M_elems_OC_V_OC_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %xi2_s_M_elems_V_3, i32 %xi2_s_M_elems_V_3"   --->   Operation 238 'specchannel' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%empty_100 = specchannel i32 @_ssdm_op_SpecChannel, void @xi2_s_OC_M_elems_OC_V_OC_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %xi2_s_M_elems_V_4, i32 %xi2_s_M_elems_V_4"   --->   Operation 239 'specchannel' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%empty_101 = specchannel i32 @_ssdm_op_SpecChannel, void @xi2_s_OC_M_elems_OC_V_OC_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %xi2_s_M_elems_V_5, i32 %xi2_s_M_elems_V_5"   --->   Operation 240 'specchannel' 'empty_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%empty_102 = specchannel i32 @_ssdm_op_SpecChannel, void @xi2_s_OC_M_elems_OC_V_OC_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %xi2_s_M_elems_V_6, i32 %xi2_s_M_elems_V_6"   --->   Operation 241 'specchannel' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%empty_103 = specchannel i32 @_ssdm_op_SpecChannel, void @xi2_s_OC_M_elems_OC_V_OC_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %xi2_s_M_elems_V_7, i32 %xi2_s_M_elems_V_7"   --->   Operation 242 'specchannel' 'empty_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%empty_104 = specchannel i32 @_ssdm_op_SpecChannel, void @xi3_s_OC_M_elems_OC_V_OC_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %xi3_s_M_elems_V_0, i32 %xi3_s_M_elems_V_0"   --->   Operation 243 'specchannel' 'empty_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%empty_105 = specchannel i32 @_ssdm_op_SpecChannel, void @xi3_s_OC_M_elems_OC_V_OC_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %xi3_s_M_elems_V_1, i32 %xi3_s_M_elems_V_1"   --->   Operation 244 'specchannel' 'empty_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%empty_106 = specchannel i32 @_ssdm_op_SpecChannel, void @xi3_s_OC_M_elems_OC_V_OC_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %xi3_s_M_elems_V_2, i32 %xi3_s_M_elems_V_2"   --->   Operation 245 'specchannel' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%empty_107 = specchannel i32 @_ssdm_op_SpecChannel, void @xi3_s_OC_M_elems_OC_V_OC_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %xi3_s_M_elems_V_3, i32 %xi3_s_M_elems_V_3"   --->   Operation 246 'specchannel' 'empty_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%empty_108 = specchannel i32 @_ssdm_op_SpecChannel, void @xi3_s_OC_M_elems_OC_V_OC_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %xi3_s_M_elems_V_4, i32 %xi3_s_M_elems_V_4"   --->   Operation 247 'specchannel' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%empty_109 = specchannel i32 @_ssdm_op_SpecChannel, void @xi3_s_OC_M_elems_OC_V_OC_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %xi3_s_M_elems_V_5, i32 %xi3_s_M_elems_V_5"   --->   Operation 248 'specchannel' 'empty_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%empty_110 = specchannel i32 @_ssdm_op_SpecChannel, void @xi3_s_OC_M_elems_OC_V_OC_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %xi3_s_M_elems_V_6, i32 %xi3_s_M_elems_V_6"   --->   Operation 249 'specchannel' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%empty_111 = specchannel i32 @_ssdm_op_SpecChannel, void @xi3_s_OC_M_elems_OC_V_OC_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %xi3_s_M_elems_V_7, i32 %xi3_s_M_elems_V_7"   --->   Operation 250 'specchannel' 'empty_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%store_ln324 = store i32 %p_read113, i32 %pout_local0_0_copy" [src/awq_macro.cpp:324]   --->   Operation 251 'store' 'store_ln324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%store_ln324 = store i32 %p_read_63, i32 %pout_local0_1_copy" [src/awq_macro.cpp:324]   --->   Operation 252 'store' 'store_ln324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%store_ln324 = store i32 %p_read_62, i32 %pout_local0_2_copy" [src/awq_macro.cpp:324]   --->   Operation 253 'store' 'store_ln324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%store_ln324 = store i32 %p_read_61, i32 %pout_local0_3_copy" [src/awq_macro.cpp:324]   --->   Operation 254 'store' 'store_ln324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%store_ln324 = store i32 %p_read_60, i32 %pout_local0_4_copy" [src/awq_macro.cpp:324]   --->   Operation 255 'store' 'store_ln324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%store_ln324 = store i32 %p_read_59, i32 %pout_local0_5_copy" [src/awq_macro.cpp:324]   --->   Operation 256 'store' 'store_ln324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%store_ln324 = store i32 %p_read_58, i32 %pout_local0_6_copy" [src/awq_macro.cpp:324]   --->   Operation 257 'store' 'store_ln324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%store_ln324 = store i32 %p_read_57, i32 %pout_local0_7_copy" [src/awq_macro.cpp:324]   --->   Operation 258 'store' 'store_ln324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%store_ln324 = store i32 %p_read_56, i32 %pout_local1_0_copy" [src/awq_macro.cpp:324]   --->   Operation 259 'store' 'store_ln324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%store_ln324 = store i32 %p_read_55, i32 %pout_local1_1_copy" [src/awq_macro.cpp:324]   --->   Operation 260 'store' 'store_ln324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%store_ln324 = store i32 %p_read_54, i32 %pout_local1_2_copy" [src/awq_macro.cpp:324]   --->   Operation 261 'store' 'store_ln324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%store_ln324 = store i32 %p_read_53, i32 %pout_local1_3_copy" [src/awq_macro.cpp:324]   --->   Operation 262 'store' 'store_ln324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%store_ln324 = store i32 %p_read_52, i32 %pout_local1_4_copy" [src/awq_macro.cpp:324]   --->   Operation 263 'store' 'store_ln324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%store_ln324 = store i32 %p_read_51, i32 %pout_local1_5_copy" [src/awq_macro.cpp:324]   --->   Operation 264 'store' 'store_ln324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%store_ln324 = store i32 %p_read_50, i32 %pout_local1_6_copy" [src/awq_macro.cpp:324]   --->   Operation 265 'store' 'store_ln324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%store_ln324 = store i32 %p_read_49, i32 %pout_local1_7_copy" [src/awq_macro.cpp:324]   --->   Operation 266 'store' 'store_ln324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%store_ln324 = store i32 %p_read_48, i32 %pout_local2_0_copy" [src/awq_macro.cpp:324]   --->   Operation 267 'store' 'store_ln324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%store_ln324 = store i32 %p_read_47, i32 %pout_local2_1_copy" [src/awq_macro.cpp:324]   --->   Operation 268 'store' 'store_ln324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%store_ln324 = store i32 %p_read_46, i32 %pout_local2_2_copy" [src/awq_macro.cpp:324]   --->   Operation 269 'store' 'store_ln324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%store_ln324 = store i32 %p_read_45, i32 %pout_local2_3_copy" [src/awq_macro.cpp:324]   --->   Operation 270 'store' 'store_ln324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%store_ln324 = store i32 %p_read_44, i32 %pout_local2_4_copy" [src/awq_macro.cpp:324]   --->   Operation 271 'store' 'store_ln324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%store_ln324 = store i32 %p_read_43, i32 %pout_local2_5_copy" [src/awq_macro.cpp:324]   --->   Operation 272 'store' 'store_ln324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%store_ln324 = store i32 %p_read_42, i32 %pout_local2_6_copy" [src/awq_macro.cpp:324]   --->   Operation 273 'store' 'store_ln324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%store_ln324 = store i32 %p_read_41, i32 %pout_local2_7_copy" [src/awq_macro.cpp:324]   --->   Operation 274 'store' 'store_ln324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%store_ln324 = store i32 %p_read_40, i32 %pout_local3_0_copy" [src/awq_macro.cpp:324]   --->   Operation 275 'store' 'store_ln324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%store_ln324 = store i32 %p_read_39, i32 %pout_local3_1_copy" [src/awq_macro.cpp:324]   --->   Operation 276 'store' 'store_ln324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%store_ln324 = store i32 %p_read_38, i32 %pout_local3_2_copy" [src/awq_macro.cpp:324]   --->   Operation 277 'store' 'store_ln324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%store_ln324 = store i32 %p_read_37, i32 %pout_local3_3_copy" [src/awq_macro.cpp:324]   --->   Operation 278 'store' 'store_ln324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%store_ln324 = store i32 %p_read_36, i32 %pout_local3_4_copy" [src/awq_macro.cpp:324]   --->   Operation 279 'store' 'store_ln324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%store_ln324 = store i32 %p_read_35, i32 %pout_local3_5_copy" [src/awq_macro.cpp:324]   --->   Operation 280 'store' 'store_ln324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%store_ln324 = store i32 %p_read_34, i32 %pout_local3_6_copy" [src/awq_macro.cpp:324]   --->   Operation 281 'store' 'store_ln324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%store_ln324 = store i32 %p_read_33, i32 %pout_local3_7_copy" [src/awq_macro.cpp:324]   --->   Operation 282 'store' 'store_ln324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%pzero_val = trunc i128 %mro0_read" [src/awq_macro.cpp:139]   --->   Operation 283 'trunc' 'pzero_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%p_0_0_1740_partselect = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %mro0_read, i32 32, i32 63"   --->   Operation 284 'partselect' 'p_0_0_1740_partselect' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%p_0_0_2741_partselect = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %mro0_read, i32 64, i32 95"   --->   Operation 285 'partselect' 'p_0_0_2741_partselect' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%p_0_0_3742_partselect = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %mro0_read, i32 96, i32 127"   --->   Operation 286 'partselect' 'p_0_0_3742_partselect' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%pzero_val_1 = trunc i128 %mro1_read" [src/awq_macro.cpp:139]   --->   Operation 287 'trunc' 'pzero_val_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%p_0_0_1719_partselect = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %mro1_read, i32 32, i32 63"   --->   Operation 288 'partselect' 'p_0_0_1719_partselect' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%p_0_0_2720_partselect = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %mro1_read, i32 64, i32 95"   --->   Operation 289 'partselect' 'p_0_0_2720_partselect' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%p_0_0_3721_partselect = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %mro1_read, i32 96, i32 127"   --->   Operation 290 'partselect' 'p_0_0_3721_partselect' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%pzero_val_2 = trunc i128 %mro2_read" [src/awq_macro.cpp:139]   --->   Operation 291 'trunc' 'pzero_val_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%p_0_0_1698_partselect = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %mro2_read, i32 32, i32 63"   --->   Operation 292 'partselect' 'p_0_0_1698_partselect' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%p_0_0_2699_partselect = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %mro2_read, i32 64, i32 95"   --->   Operation 293 'partselect' 'p_0_0_2699_partselect' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%p_0_0_3700_partselect = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %mro2_read, i32 96, i32 127"   --->   Operation 294 'partselect' 'p_0_0_3700_partselect' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%pzero_val_3 = trunc i128 %mro3_read" [src/awq_macro.cpp:139]   --->   Operation 295 'trunc' 'pzero_val_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%p_0_0_1677_partselect = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %mro3_read, i32 32, i32 63"   --->   Operation 296 'partselect' 'p_0_0_1677_partselect' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%p_0_0_2678_partselect = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %mro3_read, i32 64, i32 95"   --->   Operation 297 'partselect' 'p_0_0_2678_partselect' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%p_0_0_3679_partselect = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %mro3_read, i32 96, i32 127"   --->   Operation 298 'partselect' 'p_0_0_3679_partselect' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%empty_112 = specchannel i32 @_ssdm_op_SpecChannel, void @mro0_s_OC_M_elems_OC_V_OC_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mro0_s_M_elems_V_0, i32 %mro0_s_M_elems_V_0"   --->   Operation 299 'specchannel' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%empty_113 = specchannel i32 @_ssdm_op_SpecChannel, void @mro0_s_OC_M_elems_OC_V_OC_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mro0_s_M_elems_V_1, i32 %mro0_s_M_elems_V_1"   --->   Operation 300 'specchannel' 'empty_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%empty_114 = specchannel i32 @_ssdm_op_SpecChannel, void @mro0_s_OC_M_elems_OC_V_OC_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mro0_s_M_elems_V_2, i32 %mro0_s_M_elems_V_2"   --->   Operation 301 'specchannel' 'empty_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%empty_115 = specchannel i32 @_ssdm_op_SpecChannel, void @mro0_s_OC_M_elems_OC_V_OC_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mro0_s_M_elems_V_3, i32 %mro0_s_M_elems_V_3"   --->   Operation 302 'specchannel' 'empty_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%empty_116 = specchannel i32 @_ssdm_op_SpecChannel, void @mro0_s_OC_M_elems_OC_V_OC_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mro0_s_M_elems_V_4, i32 %mro0_s_M_elems_V_4"   --->   Operation 303 'specchannel' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%empty_117 = specchannel i32 @_ssdm_op_SpecChannel, void @mro0_s_OC_M_elems_OC_V_OC_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mro0_s_M_elems_V_5, i32 %mro0_s_M_elems_V_5"   --->   Operation 304 'specchannel' 'empty_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%empty_118 = specchannel i32 @_ssdm_op_SpecChannel, void @mro0_s_OC_M_elems_OC_V_OC_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mro0_s_M_elems_V_6, i32 %mro0_s_M_elems_V_6"   --->   Operation 305 'specchannel' 'empty_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%empty_119 = specchannel i32 @_ssdm_op_SpecChannel, void @mro0_s_OC_M_elems_OC_V_OC_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mro0_s_M_elems_V_7, i32 %mro0_s_M_elems_V_7"   --->   Operation 306 'specchannel' 'empty_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%empty_120 = specchannel i32 @_ssdm_op_SpecChannel, void @mro1_s_OC_M_elems_OC_V_OC_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mro1_s_M_elems_V_0, i32 %mro1_s_M_elems_V_0"   --->   Operation 307 'specchannel' 'empty_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%empty_121 = specchannel i32 @_ssdm_op_SpecChannel, void @mro1_s_OC_M_elems_OC_V_OC_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mro1_s_M_elems_V_1, i32 %mro1_s_M_elems_V_1"   --->   Operation 308 'specchannel' 'empty_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%empty_122 = specchannel i32 @_ssdm_op_SpecChannel, void @mro1_s_OC_M_elems_OC_V_OC_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mro1_s_M_elems_V_2, i32 %mro1_s_M_elems_V_2"   --->   Operation 309 'specchannel' 'empty_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%empty_123 = specchannel i32 @_ssdm_op_SpecChannel, void @mro1_s_OC_M_elems_OC_V_OC_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mro1_s_M_elems_V_3, i32 %mro1_s_M_elems_V_3"   --->   Operation 310 'specchannel' 'empty_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%empty_124 = specchannel i32 @_ssdm_op_SpecChannel, void @mro1_s_OC_M_elems_OC_V_OC_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mro1_s_M_elems_V_4, i32 %mro1_s_M_elems_V_4"   --->   Operation 311 'specchannel' 'empty_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%empty_125 = specchannel i32 @_ssdm_op_SpecChannel, void @mro1_s_OC_M_elems_OC_V_OC_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mro1_s_M_elems_V_5, i32 %mro1_s_M_elems_V_5"   --->   Operation 312 'specchannel' 'empty_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%empty_126 = specchannel i32 @_ssdm_op_SpecChannel, void @mro1_s_OC_M_elems_OC_V_OC_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mro1_s_M_elems_V_6, i32 %mro1_s_M_elems_V_6"   --->   Operation 313 'specchannel' 'empty_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%empty_127 = specchannel i32 @_ssdm_op_SpecChannel, void @mro1_s_OC_M_elems_OC_V_OC_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mro1_s_M_elems_V_7, i32 %mro1_s_M_elems_V_7"   --->   Operation 314 'specchannel' 'empty_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%empty_128 = specchannel i32 @_ssdm_op_SpecChannel, void @mro2_s_OC_M_elems_OC_V_OC_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mro2_s_M_elems_V_0, i32 %mro2_s_M_elems_V_0"   --->   Operation 315 'specchannel' 'empty_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%empty_129 = specchannel i32 @_ssdm_op_SpecChannel, void @mro2_s_OC_M_elems_OC_V_OC_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mro2_s_M_elems_V_1, i32 %mro2_s_M_elems_V_1"   --->   Operation 316 'specchannel' 'empty_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%empty_130 = specchannel i32 @_ssdm_op_SpecChannel, void @mro2_s_OC_M_elems_OC_V_OC_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mro2_s_M_elems_V_2, i32 %mro2_s_M_elems_V_2"   --->   Operation 317 'specchannel' 'empty_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%empty_131 = specchannel i32 @_ssdm_op_SpecChannel, void @mro2_s_OC_M_elems_OC_V_OC_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mro2_s_M_elems_V_3, i32 %mro2_s_M_elems_V_3"   --->   Operation 318 'specchannel' 'empty_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%empty_132 = specchannel i32 @_ssdm_op_SpecChannel, void @mro2_s_OC_M_elems_OC_V_OC_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mro2_s_M_elems_V_4, i32 %mro2_s_M_elems_V_4"   --->   Operation 319 'specchannel' 'empty_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%empty_133 = specchannel i32 @_ssdm_op_SpecChannel, void @mro2_s_OC_M_elems_OC_V_OC_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mro2_s_M_elems_V_5, i32 %mro2_s_M_elems_V_5"   --->   Operation 320 'specchannel' 'empty_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%empty_134 = specchannel i32 @_ssdm_op_SpecChannel, void @mro2_s_OC_M_elems_OC_V_OC_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mro2_s_M_elems_V_6, i32 %mro2_s_M_elems_V_6"   --->   Operation 321 'specchannel' 'empty_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%empty_135 = specchannel i32 @_ssdm_op_SpecChannel, void @mro2_s_OC_M_elems_OC_V_OC_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mro2_s_M_elems_V_7, i32 %mro2_s_M_elems_V_7"   --->   Operation 322 'specchannel' 'empty_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%empty_136 = specchannel i32 @_ssdm_op_SpecChannel, void @mro3_s_OC_M_elems_OC_V_OC_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mro3_s_M_elems_V_0, i32 %mro3_s_M_elems_V_0"   --->   Operation 323 'specchannel' 'empty_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%empty_137 = specchannel i32 @_ssdm_op_SpecChannel, void @mro3_s_OC_M_elems_OC_V_OC_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mro3_s_M_elems_V_1, i32 %mro3_s_M_elems_V_1"   --->   Operation 324 'specchannel' 'empty_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%empty_138 = specchannel i32 @_ssdm_op_SpecChannel, void @mro3_s_OC_M_elems_OC_V_OC_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mro3_s_M_elems_V_2, i32 %mro3_s_M_elems_V_2"   --->   Operation 325 'specchannel' 'empty_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%empty_139 = specchannel i32 @_ssdm_op_SpecChannel, void @mro3_s_OC_M_elems_OC_V_OC_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mro3_s_M_elems_V_3, i32 %mro3_s_M_elems_V_3"   --->   Operation 326 'specchannel' 'empty_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%empty_140 = specchannel i32 @_ssdm_op_SpecChannel, void @mro3_s_OC_M_elems_OC_V_OC_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mro3_s_M_elems_V_4, i32 %mro3_s_M_elems_V_4"   --->   Operation 327 'specchannel' 'empty_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%empty_141 = specchannel i32 @_ssdm_op_SpecChannel, void @mro3_s_OC_M_elems_OC_V_OC_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mro3_s_M_elems_V_5, i32 %mro3_s_M_elems_V_5"   --->   Operation 328 'specchannel' 'empty_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%empty_142 = specchannel i32 @_ssdm_op_SpecChannel, void @mro3_s_OC_M_elems_OC_V_OC_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mro3_s_M_elems_V_6, i32 %mro3_s_M_elems_V_6"   --->   Operation 329 'specchannel' 'empty_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%empty_143 = specchannel i32 @_ssdm_op_SpecChannel, void @mro3_s_OC_M_elems_OC_V_OC_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mro3_s_M_elems_V_7, i32 %mro3_s_M_elems_V_7"   --->   Operation 330 'specchannel' 'empty_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.42ns)   --->   "%store_ln135 = store i16 0, i16 %mrow" [src/awq_macro.cpp:135]   --->   Operation 331 'store' 'store_ln135' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln324 = br void %for.cond28" [src/awq_macro.cpp:324]   --->   Operation 332 'br' 'br_ln324' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.28>
ST_2 : Operation 333 [1/1] (0.00ns)   --->   "%i = load i16 %mrow" [src/awq_macro.cpp:324]   --->   Operation 333 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.85ns)   --->   "%icmp_ln324 = icmp_eq  i16 %i, i16 %wide_trip_count_read" [src/awq_macro.cpp:324]   --->   Operation 334 'icmp' 'icmp_ln324' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 335 [1/1] (0.85ns)   --->   "%add_ln324 = add i16 %i, i16 1" [src/awq_macro.cpp:324]   --->   Operation 335 'add' 'add_ln324' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%br_ln324 = br i1 %icmp_ln324, void %for.body32, void %VITIS_LOOP_337_3.exitStub" [src/awq_macro.cpp:324]   --->   Operation 336 'br' 'br_ln324' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%qscale0_4_promoted_load = load i32 %qscale0_4_promoted"   --->   Operation 337 'load' 'qscale0_4_promoted_load' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%qscale0_5_promoted_load = load i32 %qscale0_5_promoted"   --->   Operation 338 'load' 'qscale0_5_promoted_load' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%qscale0_2_promoted_load = load i32 %qscale0_2_promoted"   --->   Operation 339 'load' 'qscale0_2_promoted_load' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%qscale0_3_promoted_load = load i32 %qscale0_3_promoted"   --->   Operation 340 'load' 'qscale0_3_promoted_load' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (0.00ns)   --->   "%qscale0_0_promoted_load = load i32 %qscale0_0_promoted"   --->   Operation 341 'load' 'qscale0_0_promoted_load' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%qscale0_1_promoted_load = load i32 %qscale0_1_promoted"   --->   Operation 342 'load' 'qscale0_1_promoted_load' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%qscale0_6_promoted_load = load i32 %qscale0_6_promoted"   --->   Operation 343 'load' 'qscale0_6_promoted_load' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%qscale0_7_promoted_load = load i32 %qscale0_7_promoted"   --->   Operation 344 'load' 'qscale0_7_promoted_load' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%qscale1_4_promoted_load = load i32 %qscale1_4_promoted"   --->   Operation 345 'load' 'qscale1_4_promoted_load' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%qscale1_5_promoted_load = load i32 %qscale1_5_promoted"   --->   Operation 346 'load' 'qscale1_5_promoted_load' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (0.00ns)   --->   "%qscale1_2_promoted_load = load i32 %qscale1_2_promoted"   --->   Operation 347 'load' 'qscale1_2_promoted_load' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%qscale1_3_promoted_load = load i32 %qscale1_3_promoted"   --->   Operation 348 'load' 'qscale1_3_promoted_load' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%qscale1_0_promoted_load = load i32 %qscale1_0_promoted"   --->   Operation 349 'load' 'qscale1_0_promoted_load' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (0.00ns)   --->   "%qscale1_1_promoted_load = load i32 %qscale1_1_promoted"   --->   Operation 350 'load' 'qscale1_1_promoted_load' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 351 [1/1] (0.00ns)   --->   "%qscale1_6_promoted_load = load i32 %qscale1_6_promoted"   --->   Operation 351 'load' 'qscale1_6_promoted_load' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 352 [1/1] (0.00ns)   --->   "%qscale1_7_promoted_load = load i32 %qscale1_7_promoted"   --->   Operation 352 'load' 'qscale1_7_promoted_load' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (0.00ns)   --->   "%qscale2_4_promoted_load = load i32 %qscale2_4_promoted"   --->   Operation 353 'load' 'qscale2_4_promoted_load' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 354 [1/1] (0.00ns)   --->   "%qscale2_5_promoted_load = load i32 %qscale2_5_promoted"   --->   Operation 354 'load' 'qscale2_5_promoted_load' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%qscale2_2_promoted_load = load i32 %qscale2_2_promoted"   --->   Operation 355 'load' 'qscale2_2_promoted_load' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%qscale2_3_promoted_load = load i32 %qscale2_3_promoted"   --->   Operation 356 'load' 'qscale2_3_promoted_load' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 357 [1/1] (0.00ns)   --->   "%qscale2_0_promoted_load = load i32 %qscale2_0_promoted"   --->   Operation 357 'load' 'qscale2_0_promoted_load' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 358 [1/1] (0.00ns)   --->   "%qscale2_1_promoted_load = load i32 %qscale2_1_promoted"   --->   Operation 358 'load' 'qscale2_1_promoted_load' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 359 [1/1] (0.00ns)   --->   "%qscale2_6_promoted_load = load i32 %qscale2_6_promoted"   --->   Operation 359 'load' 'qscale2_6_promoted_load' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "%qscale2_7_promoted_load = load i32 %qscale2_7_promoted"   --->   Operation 360 'load' 'qscale2_7_promoted_load' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (0.00ns)   --->   "%qscale3_4_promoted_load = load i32 %qscale3_4_promoted"   --->   Operation 361 'load' 'qscale3_4_promoted_load' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%qscale3_5_promoted_load = load i32 %qscale3_5_promoted"   --->   Operation 362 'load' 'qscale3_5_promoted_load' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 363 [1/1] (0.00ns)   --->   "%qscale3_2_promoted_load = load i32 %qscale3_2_promoted"   --->   Operation 363 'load' 'qscale3_2_promoted_load' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 364 [1/1] (0.00ns)   --->   "%qscale3_3_promoted_load = load i32 %qscale3_3_promoted"   --->   Operation 364 'load' 'qscale3_3_promoted_load' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "%qscale3_0_promoted_load = load i32 %qscale3_0_promoted"   --->   Operation 365 'load' 'qscale3_0_promoted_load' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 366 [1/1] (0.00ns)   --->   "%qscale3_1_promoted_load = load i32 %qscale3_1_promoted"   --->   Operation 366 'load' 'qscale3_1_promoted_load' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 367 [1/1] (0.00ns)   --->   "%qscale3_6_promoted_load = load i32 %qscale3_6_promoted"   --->   Operation 367 'load' 'qscale3_6_promoted_load' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "%qscale3_7_promoted_load = load i32 %qscale3_7_promoted"   --->   Operation 368 'load' 'qscale3_7_promoted_load' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 369 [2/2] (0.00ns)   --->   "%call_ln326 = call void @read_xi_to_stream, i128 %xi_read, i32 %xi3_s_M_elems_V_2, i32 %xi3_s_M_elems_V_6, i32 %xi3_s_M_elems_V_1, i32 %xi3_s_M_elems_V_5, i32 %xi3_s_M_elems_V_0, i32 %xi3_s_M_elems_V_4, i32 %xi2_s_M_elems_V_2, i32 %xi2_s_M_elems_V_6, i32 %xi2_s_M_elems_V_1, i32 %xi2_s_M_elems_V_5, i32 %xi2_s_M_elems_V_0, i32 %xi2_s_M_elems_V_4, i32 %xi1_s_M_elems_V_2, i32 %xi1_s_M_elems_V_6, i32 %xi1_s_M_elems_V_1, i32 %xi1_s_M_elems_V_5, i32 %xi1_s_M_elems_V_0, i32 %xi1_s_M_elems_V_4, i32 %xi0_s_M_elems_V_3, i32 %xi1_s_M_elems_V_3, i32 %xi2_s_M_elems_V_3, i32 %xi3_s_M_elems_V_3, i32 %xi0_s_M_elems_V_7, i32 %xi1_s_M_elems_V_7, i32 %xi2_s_M_elems_V_7, i32 %xi3_s_M_elems_V_7, i32 %xi0_s_M_elems_V_2, i32 %xi0_s_M_elems_V_6, i32 %xi0_s_M_elems_V_1, i32 %xi0_s_M_elems_V_5, i32 %xi0_s_M_elems_V_0, i32 %xi0_s_M_elems_V_4" [src/awq_macro.cpp:326]   --->   Operation 369 'call' 'call_ln326' <Predicate = (!icmp_ln324)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 370 [1/1] (0.00ns)   --->   "%qzeros0 = trunc i128 %mro0_read" [src/awq_macro.cpp:98]   --->   Operation 370 'trunc' 'qzeros0' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 371 [2/2] (0.42ns)   --->   "%call_ln0 = call void @Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1, i32 %qscale0_7_promoted_load, i32 %qscale0_6_promoted_load, i32 %qscale0_1_promoted_load, i32 %qscale0_0_promoted_load, i32 %qscale0_3_promoted_load, i32 %qscale0_2_promoted_load, i32 %qscale0_5_promoted_load, i32 %qscale0_4_promoted_load, i32 %p_loc, i32 %p_loc32, i32 %p_loc33, i32 %p_loc34, i32 %p_loc35, i32 %p_loc36, i32 %p_loc37, i32 %p_loc38"   --->   Operation 371 'call' 'call_ln0' <Predicate = (!icmp_ln324)> <Delay = 0.42> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 372 [1/1] (0.00ns)   --->   "%qzeros0_2 = partselect i4 @_ssdm_op_PartSelect.i4.i128.i32.i32, i128 %mro0_read, i32 4, i32 7" [src/awq_macro.cpp:100]   --->   Operation 372 'partselect' 'qzeros0_2' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (0.00ns)   --->   "%qzeros0_1 = partselect i4 @_ssdm_op_PartSelect.i4.i128.i32.i32, i128 %mro0_read, i32 16, i32 19" [src/awq_macro.cpp:99]   --->   Operation 373 'partselect' 'qzeros0_1' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 374 [1/1] (0.00ns)   --->   "%qzeros1 = trunc i128 %mro1_read" [src/awq_macro.cpp:98]   --->   Operation 374 'trunc' 'qzeros1' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 375 [2/2] (0.42ns)   --->   "%call_ln0 = call void @Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11, i32 %qscale1_7_promoted_load, i32 %qscale1_6_promoted_load, i32 %qscale1_1_promoted_load, i32 %qscale1_0_promoted_load, i32 %qscale1_3_promoted_load, i32 %qscale1_2_promoted_load, i32 %qscale1_5_promoted_load, i32 %qscale1_4_promoted_load, i32 %p_loc48, i32 %p_loc49, i32 %p_loc50, i32 %p_loc51, i32 %p_loc52, i32 %p_loc53, i32 %p_loc54, i32 %p_loc55"   --->   Operation 375 'call' 'call_ln0' <Predicate = (!icmp_ln324)> <Delay = 0.42> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 376 [1/1] (0.00ns)   --->   "%qzeros0_4 = partselect i4 @_ssdm_op_PartSelect.i4.i128.i32.i32, i128 %mro0_read, i32 8, i32 11" [src/awq_macro.cpp:102]   --->   Operation 376 'partselect' 'qzeros0_4' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "%qzeros1_4 = partselect i4 @_ssdm_op_PartSelect.i4.i128.i32.i32, i128 %mro1_read, i32 8, i32 11" [src/awq_macro.cpp:102]   --->   Operation 377 'partselect' 'qzeros1_4' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 378 [1/1] (0.00ns)   --->   "%qzeros1_2 = partselect i4 @_ssdm_op_PartSelect.i4.i128.i32.i32, i128 %mro1_read, i32 4, i32 7" [src/awq_macro.cpp:100]   --->   Operation 378 'partselect' 'qzeros1_2' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 379 [1/1] (0.00ns)   --->   "%qzeros0_6 = partselect i4 @_ssdm_op_PartSelect.i4.i128.i32.i32, i128 %mro0_read, i32 12, i32 15" [src/awq_macro.cpp:104]   --->   Operation 379 'partselect' 'qzeros0_6' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 380 [1/1] (0.00ns)   --->   "%qzeros0_3 = partselect i4 @_ssdm_op_PartSelect.i4.i128.i32.i32, i128 %mro0_read, i32 20, i32 23" [src/awq_macro.cpp:101]   --->   Operation 380 'partselect' 'qzeros0_3' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (0.00ns)   --->   "%qzeros2 = trunc i128 %mro2_read" [src/awq_macro.cpp:98]   --->   Operation 381 'trunc' 'qzeros2' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 382 [2/2] (0.42ns)   --->   "%call_ln0 = call void @Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13, i32 %qscale2_7_promoted_load, i32 %qscale2_6_promoted_load, i32 %qscale2_1_promoted_load, i32 %qscale2_0_promoted_load, i32 %qscale2_3_promoted_load, i32 %qscale2_2_promoted_load, i32 %qscale2_5_promoted_load, i32 %qscale2_4_promoted_load, i32 %p_loc66, i32 %p_loc67, i32 %p_loc68, i32 %p_loc69, i32 %p_loc70, i32 %p_loc71, i32 %p_loc72, i32 %p_loc73"   --->   Operation 382 'call' 'call_ln0' <Predicate = (!icmp_ln324)> <Delay = 0.42> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 383 [1/1] (0.00ns)   --->   "%qzeros1_1 = partselect i4 @_ssdm_op_PartSelect.i4.i128.i32.i32, i128 %mro1_read, i32 16, i32 19" [src/awq_macro.cpp:99]   --->   Operation 383 'partselect' 'qzeros1_1' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%qzeros2_4 = partselect i4 @_ssdm_op_PartSelect.i4.i128.i32.i32, i128 %mro2_read, i32 8, i32 11" [src/awq_macro.cpp:102]   --->   Operation 384 'partselect' 'qzeros2_4' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 385 [1/1] (0.00ns)   --->   "%qzeros2_6 = partselect i4 @_ssdm_op_PartSelect.i4.i128.i32.i32, i128 %mro2_read, i32 12, i32 15" [src/awq_macro.cpp:104]   --->   Operation 385 'partselect' 'qzeros2_6' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 386 [1/1] (0.00ns)   --->   "%qzeros0_5 = partselect i4 @_ssdm_op_PartSelect.i4.i128.i32.i32, i128 %mro0_read, i32 24, i32 27" [src/awq_macro.cpp:103]   --->   Operation 386 'partselect' 'qzeros0_5' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%qzeros1_3 = partselect i4 @_ssdm_op_PartSelect.i4.i128.i32.i32, i128 %mro1_read, i32 20, i32 23" [src/awq_macro.cpp:101]   --->   Operation 387 'partselect' 'qzeros1_3' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (0.00ns)   --->   "%qzeros2_2 = partselect i4 @_ssdm_op_PartSelect.i4.i128.i32.i32, i128 %mro2_read, i32 4, i32 7" [src/awq_macro.cpp:100]   --->   Operation 388 'partselect' 'qzeros2_2' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 389 [1/1] (0.00ns)   --->   "%qzeros3 = trunc i128 %mro3_read" [src/awq_macro.cpp:98]   --->   Operation 389 'trunc' 'qzeros3' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 390 [2/2] (0.42ns)   --->   "%call_ln0 = call void @Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15, i32 %qscale3_7_promoted_load, i32 %qscale3_6_promoted_load, i32 %qscale3_1_promoted_load, i32 %qscale3_0_promoted_load, i32 %qscale3_3_promoted_load, i32 %qscale3_2_promoted_load, i32 %qscale3_5_promoted_load, i32 %qscale3_4_promoted_load, i32 %p_loc84, i32 %p_loc85, i32 %p_loc86, i32 %p_loc87, i32 %p_loc88, i32 %p_loc89, i32 %p_loc90, i32 %p_loc91"   --->   Operation 390 'call' 'call_ln0' <Predicate = (!icmp_ln324)> <Delay = 0.42> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 391 [1/1] (0.00ns)   --->   "%qzeros1_5 = partselect i4 @_ssdm_op_PartSelect.i4.i128.i32.i32, i128 %mro1_read, i32 24, i32 27" [src/awq_macro.cpp:103]   --->   Operation 391 'partselect' 'qzeros1_5' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (0.00ns)   --->   "%qzeros2_5 = partselect i4 @_ssdm_op_PartSelect.i4.i128.i32.i32, i128 %mro2_read, i32 24, i32 27" [src/awq_macro.cpp:103]   --->   Operation 392 'partselect' 'qzeros2_5' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (0.00ns)   --->   "%qzeros1_6 = partselect i4 @_ssdm_op_PartSelect.i4.i128.i32.i32, i128 %mro1_read, i32 12, i32 15" [src/awq_macro.cpp:104]   --->   Operation 393 'partselect' 'qzeros1_6' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 394 [1/1] (0.00ns)   --->   "%qzeros3_6 = partselect i4 @_ssdm_op_PartSelect.i4.i128.i32.i32, i128 %mro3_read, i32 12, i32 15" [src/awq_macro.cpp:104]   --->   Operation 394 'partselect' 'qzeros3_6' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 395 [1/1] (0.00ns)   --->   "%qzeros2_1 = partselect i4 @_ssdm_op_PartSelect.i4.i128.i32.i32, i128 %mro2_read, i32 16, i32 19" [src/awq_macro.cpp:99]   --->   Operation 395 'partselect' 'qzeros2_1' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 396 [1/1] (0.00ns)   --->   "%qzeros3_4 = partselect i4 @_ssdm_op_PartSelect.i4.i128.i32.i32, i128 %mro3_read, i32 8, i32 11" [src/awq_macro.cpp:102]   --->   Operation 396 'partselect' 'qzeros3_4' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 397 [1/1] (0.00ns)   --->   "%qzeros2_3 = partselect i4 @_ssdm_op_PartSelect.i4.i128.i32.i32, i128 %mro2_read, i32 20, i32 23" [src/awq_macro.cpp:101]   --->   Operation 397 'partselect' 'qzeros2_3' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 398 [1/1] (0.00ns)   --->   "%qzeros3_1 = partselect i4 @_ssdm_op_PartSelect.i4.i128.i32.i32, i128 %mro3_read, i32 16, i32 19" [src/awq_macro.cpp:99]   --->   Operation 398 'partselect' 'qzeros3_1' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 399 [1/1] (0.00ns)   --->   "%qzeros0_7 = partselect i4 @_ssdm_op_PartSelect.i4.i128.i32.i32, i128 %mro0_read, i32 28, i32 31" [src/awq_macro.cpp:105]   --->   Operation 399 'partselect' 'qzeros0_7' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "%qzeros3_2 = partselect i4 @_ssdm_op_PartSelect.i4.i128.i32.i32, i128 %mro3_read, i32 4, i32 7" [src/awq_macro.cpp:100]   --->   Operation 400 'partselect' 'qzeros3_2' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (0.00ns)   --->   "%qzeros1_7 = partselect i4 @_ssdm_op_PartSelect.i4.i128.i32.i32, i128 %mro1_read, i32 28, i32 31" [src/awq_macro.cpp:105]   --->   Operation 401 'partselect' 'qzeros1_7' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 402 [1/1] (0.00ns)   --->   "%qzeros3_5 = partselect i4 @_ssdm_op_PartSelect.i4.i128.i32.i32, i128 %mro3_read, i32 24, i32 27" [src/awq_macro.cpp:103]   --->   Operation 402 'partselect' 'qzeros3_5' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 403 [1/1] (0.00ns)   --->   "%qzeros2_7 = partselect i4 @_ssdm_op_PartSelect.i4.i128.i32.i32, i128 %mro2_read, i32 28, i32 31" [src/awq_macro.cpp:105]   --->   Operation 403 'partselect' 'qzeros2_7' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 404 [1/1] (0.00ns)   --->   "%qzeros3_3 = partselect i4 @_ssdm_op_PartSelect.i4.i128.i32.i32, i128 %mro3_read, i32 20, i32 23" [src/awq_macro.cpp:101]   --->   Operation 404 'partselect' 'qzeros3_3' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "%qzeros3_7 = partselect i4 @_ssdm_op_PartSelect.i4.i128.i32.i32, i128 %mro3_read, i32 28, i32 31" [src/awq_macro.cpp:105]   --->   Operation 405 'partselect' 'qzeros3_7' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 406 [1/1] (0.42ns)   --->   "%store_ln135 = store i16 %add_ln324, i16 %mrow" [src/awq_macro.cpp:135]   --->   Operation 406 'store' 'store_ln135' <Predicate = (!icmp_ln324)> <Delay = 0.42>
ST_2 : Operation 407 [1/1] (0.00ns)   --->   "%pout_local3_7_copy_load = load i32 %pout_local3_7_copy"   --->   Operation 407 'load' 'pout_local3_7_copy_load' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 408 [1/1] (0.00ns)   --->   "%pout_local3_6_copy_load = load i32 %pout_local3_6_copy"   --->   Operation 408 'load' 'pout_local3_6_copy_load' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 409 [1/1] (0.00ns)   --->   "%pout_local3_5_copy_load = load i32 %pout_local3_5_copy"   --->   Operation 409 'load' 'pout_local3_5_copy_load' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 410 [1/1] (0.00ns)   --->   "%pout_local3_4_copy_load = load i32 %pout_local3_4_copy"   --->   Operation 410 'load' 'pout_local3_4_copy_load' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 411 [1/1] (0.00ns)   --->   "%pout_local3_3_copy_load = load i32 %pout_local3_3_copy"   --->   Operation 411 'load' 'pout_local3_3_copy_load' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 412 [1/1] (0.00ns)   --->   "%pout_local3_2_copy_load = load i32 %pout_local3_2_copy"   --->   Operation 412 'load' 'pout_local3_2_copy_load' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 413 [1/1] (0.00ns)   --->   "%pout_local3_1_copy_load = load i32 %pout_local3_1_copy"   --->   Operation 413 'load' 'pout_local3_1_copy_load' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 414 [1/1] (0.00ns)   --->   "%pout_local3_0_copy_load = load i32 %pout_local3_0_copy"   --->   Operation 414 'load' 'pout_local3_0_copy_load' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 415 [1/1] (0.00ns)   --->   "%pout_local2_7_copy_load = load i32 %pout_local2_7_copy"   --->   Operation 415 'load' 'pout_local2_7_copy_load' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 416 [1/1] (0.00ns)   --->   "%pout_local2_6_copy_load = load i32 %pout_local2_6_copy"   --->   Operation 416 'load' 'pout_local2_6_copy_load' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 417 [1/1] (0.00ns)   --->   "%pout_local2_5_copy_load = load i32 %pout_local2_5_copy"   --->   Operation 417 'load' 'pout_local2_5_copy_load' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 418 [1/1] (0.00ns)   --->   "%pout_local2_4_copy_load = load i32 %pout_local2_4_copy"   --->   Operation 418 'load' 'pout_local2_4_copy_load' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 419 [1/1] (0.00ns)   --->   "%pout_local2_3_copy_load = load i32 %pout_local2_3_copy"   --->   Operation 419 'load' 'pout_local2_3_copy_load' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 420 [1/1] (0.00ns)   --->   "%pout_local2_2_copy_load = load i32 %pout_local2_2_copy"   --->   Operation 420 'load' 'pout_local2_2_copy_load' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 421 [1/1] (0.00ns)   --->   "%pout_local2_1_copy_load = load i32 %pout_local2_1_copy"   --->   Operation 421 'load' 'pout_local2_1_copy_load' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 422 [1/1] (0.00ns)   --->   "%pout_local2_0_copy_load = load i32 %pout_local2_0_copy"   --->   Operation 422 'load' 'pout_local2_0_copy_load' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 423 [1/1] (0.00ns)   --->   "%pout_local1_7_copy_load = load i32 %pout_local1_7_copy"   --->   Operation 423 'load' 'pout_local1_7_copy_load' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 424 [1/1] (0.00ns)   --->   "%pout_local1_6_copy_load = load i32 %pout_local1_6_copy"   --->   Operation 424 'load' 'pout_local1_6_copy_load' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 425 [1/1] (0.00ns)   --->   "%pout_local1_5_copy_load = load i32 %pout_local1_5_copy"   --->   Operation 425 'load' 'pout_local1_5_copy_load' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 426 [1/1] (0.00ns)   --->   "%pout_local1_4_copy_load = load i32 %pout_local1_4_copy"   --->   Operation 426 'load' 'pout_local1_4_copy_load' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 427 [1/1] (0.00ns)   --->   "%pout_local1_3_copy_load = load i32 %pout_local1_3_copy"   --->   Operation 427 'load' 'pout_local1_3_copy_load' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 428 [1/1] (0.00ns)   --->   "%pout_local1_2_copy_load = load i32 %pout_local1_2_copy"   --->   Operation 428 'load' 'pout_local1_2_copy_load' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 429 [1/1] (0.00ns)   --->   "%pout_local1_1_copy_load = load i32 %pout_local1_1_copy"   --->   Operation 429 'load' 'pout_local1_1_copy_load' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 430 [1/1] (0.00ns)   --->   "%pout_local1_0_copy_load = load i32 %pout_local1_0_copy"   --->   Operation 430 'load' 'pout_local1_0_copy_load' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 431 [1/1] (0.00ns)   --->   "%pout_local0_7_copy_load = load i32 %pout_local0_7_copy"   --->   Operation 431 'load' 'pout_local0_7_copy_load' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 432 [1/1] (0.00ns)   --->   "%pout_local0_6_copy_load = load i32 %pout_local0_6_copy"   --->   Operation 432 'load' 'pout_local0_6_copy_load' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 433 [1/1] (0.00ns)   --->   "%pout_local0_5_copy_load = load i32 %pout_local0_5_copy"   --->   Operation 433 'load' 'pout_local0_5_copy_load' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 434 [1/1] (0.00ns)   --->   "%pout_local0_4_copy_load = load i32 %pout_local0_4_copy"   --->   Operation 434 'load' 'pout_local0_4_copy_load' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 435 [1/1] (0.00ns)   --->   "%pout_local0_3_copy_load = load i32 %pout_local0_3_copy"   --->   Operation 435 'load' 'pout_local0_3_copy_load' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 436 [1/1] (0.00ns)   --->   "%pout_local0_2_copy_load = load i32 %pout_local0_2_copy"   --->   Operation 436 'load' 'pout_local0_2_copy_load' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 437 [1/1] (0.00ns)   --->   "%pout_local0_1_copy_load = load i32 %pout_local0_1_copy"   --->   Operation 437 'load' 'pout_local0_1_copy_load' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 438 [1/1] (0.00ns)   --->   "%pout_local0_0_copy_load = load i32 %pout_local0_0_copy"   --->   Operation 438 'load' 'pout_local0_0_copy_load' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 439 [1/1] (0.00ns)   --->   "%mrv = insertvalue i1024 <undef>, i32 %pout_local0_0_copy_load"   --->   Operation 439 'insertvalue' 'mrv' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 440 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i1024 %mrv, i32 %pout_local0_1_copy_load"   --->   Operation 440 'insertvalue' 'mrv_1' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 441 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i1024 %mrv_1, i32 %pout_local0_2_copy_load"   --->   Operation 441 'insertvalue' 'mrv_2' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 442 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i1024 %mrv_2, i32 %pout_local0_3_copy_load"   --->   Operation 442 'insertvalue' 'mrv_3' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 443 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i1024 %mrv_3, i32 %pout_local0_4_copy_load"   --->   Operation 443 'insertvalue' 'mrv_4' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 444 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i1024 %mrv_4, i32 %pout_local0_5_copy_load"   --->   Operation 444 'insertvalue' 'mrv_5' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 445 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i1024 %mrv_5, i32 %pout_local0_6_copy_load"   --->   Operation 445 'insertvalue' 'mrv_6' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 446 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i1024 %mrv_6, i32 %pout_local0_7_copy_load"   --->   Operation 446 'insertvalue' 'mrv_7' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 447 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i1024 %mrv_7, i32 %pout_local1_0_copy_load"   --->   Operation 447 'insertvalue' 'mrv_8' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 448 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i1024 %mrv_8, i32 %pout_local1_1_copy_load"   --->   Operation 448 'insertvalue' 'mrv_9' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 449 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i1024 %mrv_9, i32 %pout_local1_2_copy_load"   --->   Operation 449 'insertvalue' 'mrv_s' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 450 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i1024 %mrv_s, i32 %pout_local1_3_copy_load"   --->   Operation 450 'insertvalue' 'mrv_10' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 451 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i1024 %mrv_10, i32 %pout_local1_4_copy_load"   --->   Operation 451 'insertvalue' 'mrv_11' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 452 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i1024 %mrv_11, i32 %pout_local1_5_copy_load"   --->   Operation 452 'insertvalue' 'mrv_12' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 453 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i1024 %mrv_12, i32 %pout_local1_6_copy_load"   --->   Operation 453 'insertvalue' 'mrv_13' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 454 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i1024 %mrv_13, i32 %pout_local1_7_copy_load"   --->   Operation 454 'insertvalue' 'mrv_14' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 455 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i1024 %mrv_14, i32 %pout_local2_0_copy_load"   --->   Operation 455 'insertvalue' 'mrv_15' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 456 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i1024 %mrv_15, i32 %pout_local2_1_copy_load"   --->   Operation 456 'insertvalue' 'mrv_16' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 457 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue i1024 %mrv_16, i32 %pout_local2_2_copy_load"   --->   Operation 457 'insertvalue' 'mrv_17' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 458 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue i1024 %mrv_17, i32 %pout_local2_3_copy_load"   --->   Operation 458 'insertvalue' 'mrv_18' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 459 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue i1024 %mrv_18, i32 %pout_local2_4_copy_load"   --->   Operation 459 'insertvalue' 'mrv_19' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 460 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue i1024 %mrv_19, i32 %pout_local2_5_copy_load"   --->   Operation 460 'insertvalue' 'mrv_20' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 461 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue i1024 %mrv_20, i32 %pout_local2_6_copy_load"   --->   Operation 461 'insertvalue' 'mrv_21' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 462 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue i1024 %mrv_21, i32 %pout_local2_7_copy_load"   --->   Operation 462 'insertvalue' 'mrv_22' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 463 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue i1024 %mrv_22, i32 %pout_local3_0_copy_load"   --->   Operation 463 'insertvalue' 'mrv_23' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 464 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue i1024 %mrv_23, i32 %pout_local3_1_copy_load"   --->   Operation 464 'insertvalue' 'mrv_24' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 465 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue i1024 %mrv_24, i32 %pout_local3_2_copy_load"   --->   Operation 465 'insertvalue' 'mrv_25' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 466 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue i1024 %mrv_25, i32 %pout_local3_3_copy_load"   --->   Operation 466 'insertvalue' 'mrv_26' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 467 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue i1024 %mrv_26, i32 %pout_local3_4_copy_load"   --->   Operation 467 'insertvalue' 'mrv_27' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 468 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue i1024 %mrv_27, i32 %pout_local3_5_copy_load"   --->   Operation 468 'insertvalue' 'mrv_28' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 469 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue i1024 %mrv_28, i32 %pout_local3_6_copy_load"   --->   Operation 469 'insertvalue' 'mrv_29' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 470 [1/1] (0.00ns)   --->   "%mrv_30 = insertvalue i1024 %mrv_29, i32 %pout_local3_7_copy_load"   --->   Operation 470 'insertvalue' 'mrv_30' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 471 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1024 %mrv_30"   --->   Operation 471 'ret' 'ret_ln0' <Predicate = (icmp_ln324)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.64>
ST_3 : Operation 472 [1/2] (1.64ns)   --->   "%call_ln326 = call void @read_xi_to_stream, i128 %xi_read, i32 %xi3_s_M_elems_V_2, i32 %xi3_s_M_elems_V_6, i32 %xi3_s_M_elems_V_1, i32 %xi3_s_M_elems_V_5, i32 %xi3_s_M_elems_V_0, i32 %xi3_s_M_elems_V_4, i32 %xi2_s_M_elems_V_2, i32 %xi2_s_M_elems_V_6, i32 %xi2_s_M_elems_V_1, i32 %xi2_s_M_elems_V_5, i32 %xi2_s_M_elems_V_0, i32 %xi2_s_M_elems_V_4, i32 %xi1_s_M_elems_V_2, i32 %xi1_s_M_elems_V_6, i32 %xi1_s_M_elems_V_1, i32 %xi1_s_M_elems_V_5, i32 %xi1_s_M_elems_V_0, i32 %xi1_s_M_elems_V_4, i32 %xi0_s_M_elems_V_3, i32 %xi1_s_M_elems_V_3, i32 %xi2_s_M_elems_V_3, i32 %xi3_s_M_elems_V_3, i32 %xi0_s_M_elems_V_7, i32 %xi1_s_M_elems_V_7, i32 %xi2_s_M_elems_V_7, i32 %xi3_s_M_elems_V_7, i32 %xi0_s_M_elems_V_2, i32 %xi0_s_M_elems_V_6, i32 %xi0_s_M_elems_V_1, i32 %xi0_s_M_elems_V_5, i32 %xi0_s_M_elems_V_0, i32 %xi0_s_M_elems_V_4" [src/awq_macro.cpp:326]   --->   Operation 472 'call' 'call_ln326' <Predicate = true> <Delay = 1.64> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 473 [1/2] (1.52ns)   --->   "%call_ln0 = call void @Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1, i32 %qscale0_7_promoted_load, i32 %qscale0_6_promoted_load, i32 %qscale0_1_promoted_load, i32 %qscale0_0_promoted_load, i32 %qscale0_3_promoted_load, i32 %qscale0_2_promoted_load, i32 %qscale0_5_promoted_load, i32 %qscale0_4_promoted_load, i32 %p_loc, i32 %p_loc32, i32 %p_loc33, i32 %p_loc34, i32 %p_loc35, i32 %p_loc36, i32 %p_loc37, i32 %p_loc38"   --->   Operation 473 'call' 'call_ln0' <Predicate = true> <Delay = 1.52> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 474 [1/2] (1.52ns)   --->   "%call_ln0 = call void @Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11, i32 %qscale1_7_promoted_load, i32 %qscale1_6_promoted_load, i32 %qscale1_1_promoted_load, i32 %qscale1_0_promoted_load, i32 %qscale1_3_promoted_load, i32 %qscale1_2_promoted_load, i32 %qscale1_5_promoted_load, i32 %qscale1_4_promoted_load, i32 %p_loc48, i32 %p_loc49, i32 %p_loc50, i32 %p_loc51, i32 %p_loc52, i32 %p_loc53, i32 %p_loc54, i32 %p_loc55"   --->   Operation 474 'call' 'call_ln0' <Predicate = true> <Delay = 1.52> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 475 [1/2] (1.52ns)   --->   "%call_ln0 = call void @Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13, i32 %qscale2_7_promoted_load, i32 %qscale2_6_promoted_load, i32 %qscale2_1_promoted_load, i32 %qscale2_0_promoted_load, i32 %qscale2_3_promoted_load, i32 %qscale2_2_promoted_load, i32 %qscale2_5_promoted_load, i32 %qscale2_4_promoted_load, i32 %p_loc66, i32 %p_loc67, i32 %p_loc68, i32 %p_loc69, i32 %p_loc70, i32 %p_loc71, i32 %p_loc72, i32 %p_loc73"   --->   Operation 475 'call' 'call_ln0' <Predicate = true> <Delay = 1.52> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 476 [1/2] (1.52ns)   --->   "%call_ln0 = call void @Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15, i32 %qscale3_7_promoted_load, i32 %qscale3_6_promoted_load, i32 %qscale3_1_promoted_load, i32 %qscale3_0_promoted_load, i32 %qscale3_3_promoted_load, i32 %qscale3_2_promoted_load, i32 %qscale3_5_promoted_load, i32 %qscale3_4_promoted_load, i32 %p_loc84, i32 %p_loc85, i32 %p_loc86, i32 %p_loc87, i32 %p_loc88, i32 %p_loc89, i32 %p_loc90, i32 %p_loc91"   --->   Operation 476 'call' 'call_ln0' <Predicate = true> <Delay = 1.52> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 477 [1/1] (0.00ns)   --->   "%fence_ln146 = fence void @_ssdm_op_Fence, i32 %xi3_s_M_elems_V_1, i32 %xi0_s_M_elems_V_2, i32 %xi0_s_M_elems_V_1, i32 %xi3_s_M_elems_V_6, i32 %xi1_s_M_elems_V_6, i32 %xi1_s_M_elems_V_5, i32 %xi3_s_M_elems_V_0, i32 %xi3_s_M_elems_V_3, i32 %xi0_s_M_elems_V_6, i32 %xi0_s_M_elems_V_5, i32 %xi2_s_M_elems_V_0, i32 %xi1_s_M_elems_V_4, i32 %xi1_s_M_elems_V_3, i32 %xi1_s_M_elems_V_0, i32 %xi3_s_M_elems_V_2, i32 %xi2_s_M_elems_V_4, i32 %xi2_s_M_elems_V_3, i32 %xi0_s_M_elems_V_4, i32 %xi0_s_M_elems_V_3, i32 %xi2_s_M_elems_V_2, i32 %xi2_s_M_elems_V_1, i32 %xi0_s_M_elems_V_7, i32 %xi0_s_M_elems_V_0, i32 %xi3_s_M_elems_V_4, i32 %xi1_s_M_elems_V_2, i32 %xi1_s_M_elems_V_1, i32 %xi1_s_M_elems_V_7, i32 %xi2_s_M_elems_V_6, i32 %xi2_s_M_elems_V_5, i32 %xi2_s_M_elems_V_7, i32 %xi3_s_M_elems_V_7, i32 %xi3_s_M_elems_V_5, i32 4294967295, i32 %mro0_s_M_elems_V_0, i32 %xi0_s_M_elems_V_0, i32 %mro0_s_M_elems_V_1, i32 %xi0_s_M_elems_V_1, i32 %mro0_s_M_elems_V_2, i32 %xi0_s_M_elems_V_2, i32 %mro0_s_M_elems_V_3, i32 %xi0_s_M_elems_V_3, i32 %mro0_s_M_elems_V_4, i32 %xi0_s_M_elems_V_4, i32 %mro0_s_M_elems_V_5, i32 %xi0_s_M_elems_V_5, i32 %mro0_s_M_elems_V_6, i32 %xi0_s_M_elems_V_6, i32 %mro0_s_M_elems_V_7, i32 %xi0_s_M_elems_V_7, i32 %mro1_s_M_elems_V_0, i32 %xi1_s_M_elems_V_0, i32 %mro1_s_M_elems_V_1, i32 %xi1_s_M_elems_V_1, i32 %mro1_s_M_elems_V_2, i32 %xi1_s_M_elems_V_2, i32 %mro1_s_M_elems_V_3, i32 %xi1_s_M_elems_V_3, i32 %mro1_s_M_elems_V_4, i32 %xi1_s_M_elems_V_4, i32 %mro1_s_M_elems_V_5, i32 %xi1_s_M_elems_V_5, i32 %mro1_s_M_elems_V_6, i32 %xi1_s_M_elems_V_6, i32 %mro1_s_M_elems_V_7, i32 %xi1_s_M_elems_V_7, i32 %mro2_s_M_elems_V_0, i32 %xi2_s_M_elems_V_0, i32 %mro2_s_M_elems_V_1, i32 %xi2_s_M_elems_V_1, i32 %mro2_s_M_elems_V_2, i32 %xi2_s_M_elems_V_2, i32 %mro2_s_M_elems_V_3, i32 %xi2_s_M_elems_V_3, i32 %mro2_s_M_elems_V_4, i32 %xi2_s_M_elems_V_4, i32 %mro2_s_M_elems_V_5, i32 %xi2_s_M_elems_V_5, i32 %mro2_s_M_elems_V_6, i32 %xi2_s_M_elems_V_6, i32 %mro2_s_M_elems_V_7, i32 %xi2_s_M_elems_V_7, i32 %mro3_s_M_elems_V_0, i32 %xi3_s_M_elems_V_0, i32 %mro3_s_M_elems_V_1, i32 %xi3_s_M_elems_V_1, i32 %mro3_s_M_elems_V_2, i32 %xi3_s_M_elems_V_2, i32 %mro3_s_M_elems_V_3, i32 %xi3_s_M_elems_V_3, i32 %mro3_s_M_elems_V_4, i32 %xi3_s_M_elems_V_4, i32 %mro3_s_M_elems_V_5, i32 %xi3_s_M_elems_V_5, i32 %mro3_s_M_elems_V_6, i32 %xi3_s_M_elems_V_6, i32 %mro3_s_M_elems_V_7, i32 %xi3_s_M_elems_V_7" [src/awq_macro.cpp:146]   --->   Operation 477 'fence' 'fence_ln146' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 478 [1/1] (0.00ns)   --->   "%fence_ln154 = fence void @_ssdm_op_Fence, i32 %xi3_s_M_elems_V_1, i32 %xi0_s_M_elems_V_2, i32 %xi0_s_M_elems_V_1, i32 %xi3_s_M_elems_V_6, i32 %xi1_s_M_elems_V_6, i32 %xi1_s_M_elems_V_5, i32 %xi3_s_M_elems_V_0, i32 %xi3_s_M_elems_V_3, i32 %xi0_s_M_elems_V_6, i32 %xi0_s_M_elems_V_5, i32 %xi2_s_M_elems_V_0, i32 %xi1_s_M_elems_V_4, i32 %xi1_s_M_elems_V_3, i32 %xi1_s_M_elems_V_0, i32 %xi3_s_M_elems_V_2, i32 %xi2_s_M_elems_V_4, i32 %xi2_s_M_elems_V_3, i32 %xi0_s_M_elems_V_4, i32 %xi0_s_M_elems_V_3, i32 %xi2_s_M_elems_V_2, i32 %xi2_s_M_elems_V_1, i32 %xi0_s_M_elems_V_7, i32 %xi0_s_M_elems_V_0, i32 %xi3_s_M_elems_V_4, i32 %xi1_s_M_elems_V_2, i32 %xi1_s_M_elems_V_1, i32 %xi1_s_M_elems_V_7, i32 %xi2_s_M_elems_V_6, i32 %xi2_s_M_elems_V_5, i32 %xi2_s_M_elems_V_7, i32 %xi3_s_M_elems_V_7, i32 %xi3_s_M_elems_V_5, i32 4294967295, i32 %mro0_s_M_elems_V_3, i32 %mro0_s_M_elems_V_7, i32 %mro0_s_M_elems_V_2, i32 %mro0_s_M_elems_V_6, i32 %mro0_s_M_elems_V_1, i32 %mro0_s_M_elems_V_5, i32 %mro0_s_M_elems_V_0, i32 %mro0_s_M_elems_V_4" [src/awq_macro.cpp:154]   --->   Operation 478 'fence' 'fence_ln154' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 479 [2/2] (0.00ns)   --->   "%call_ln139 = call void @Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2, i32 %p_0_0_3742_partselect, i32 %p_0_0_2741_partselect, i32 %p_0_0_1740_partselect, i32 %pzero_val, i32 %mro0_s_M_elems_V_3, i32 %mro0_s_M_elems_V_2, i32 %mro0_s_M_elems_V_1, i32 %mro0_s_M_elems_V_0, i32 %mro0_s_M_elems_V_4, i32 %mro0_s_M_elems_V_5, i32 %mro0_s_M_elems_V_6, i32 %mro0_s_M_elems_V_7" [src/awq_macro.cpp:139]   --->   Operation 479 'call' 'call_ln139' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 1.64>
ST_5 : Operation 480 [1/2] (1.64ns)   --->   "%call_ln139 = call void @Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2, i32 %p_0_0_3742_partselect, i32 %p_0_0_2741_partselect, i32 %p_0_0_1740_partselect, i32 %pzero_val, i32 %mro0_s_M_elems_V_3, i32 %mro0_s_M_elems_V_2, i32 %mro0_s_M_elems_V_1, i32 %mro0_s_M_elems_V_0, i32 %mro0_s_M_elems_V_4, i32 %mro0_s_M_elems_V_5, i32 %mro0_s_M_elems_V_6, i32 %mro0_s_M_elems_V_7" [src/awq_macro.cpp:139]   --->   Operation 480 'call' 'call_ln139' <Predicate = true> <Delay = 1.64> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 481 [1/1] (0.00ns)   --->   "%fence_ln99 = fence void @_ssdm_op_Fence, i32 %mro0_s_M_elems_V_3, i32 %mro0_s_M_elems_V_7, i32 %mro0_s_M_elems_V_2, i32 %mro0_s_M_elems_V_6, i32 %mro0_s_M_elems_V_1, i32 %mro0_s_M_elems_V_5, i32 %mro0_s_M_elems_V_0, i32 %mro0_s_M_elems_V_4, i32 4294967295, i32 %mro0_s_M_elems_V_0, i32 %xi0_s_M_elems_V_0, i32 %mro0_s_M_elems_V_1, i32 %xi0_s_M_elems_V_1, i32 %mro0_s_M_elems_V_2, i32 %xi0_s_M_elems_V_2, i32 %mro0_s_M_elems_V_3, i32 %xi0_s_M_elems_V_3, i32 %mro0_s_M_elems_V_4, i32 %xi0_s_M_elems_V_4, i32 %mro0_s_M_elems_V_5, i32 %xi0_s_M_elems_V_5, i32 %mro0_s_M_elems_V_6, i32 %xi0_s_M_elems_V_6, i32 %mro0_s_M_elems_V_7, i32 %xi0_s_M_elems_V_7, i32 %mro1_s_M_elems_V_0, i32 %xi1_s_M_elems_V_0, i32 %mro1_s_M_elems_V_1, i32 %xi1_s_M_elems_V_1, i32 %mro1_s_M_elems_V_2, i32 %xi1_s_M_elems_V_2, i32 %mro1_s_M_elems_V_3, i32 %xi1_s_M_elems_V_3, i32 %mro1_s_M_elems_V_4, i32 %xi1_s_M_elems_V_4, i32 %mro1_s_M_elems_V_5, i32 %xi1_s_M_elems_V_5, i32 %mro1_s_M_elems_V_6, i32 %xi1_s_M_elems_V_6, i32 %mro1_s_M_elems_V_7, i32 %xi1_s_M_elems_V_7, i32 %mro2_s_M_elems_V_0, i32 %xi2_s_M_elems_V_0, i32 %mro2_s_M_elems_V_1, i32 %xi2_s_M_elems_V_1, i32 %mro2_s_M_elems_V_2, i32 %xi2_s_M_elems_V_2, i32 %mro2_s_M_elems_V_3, i32 %xi2_s_M_elems_V_3, i32 %mro2_s_M_elems_V_4, i32 %xi2_s_M_elems_V_4, i32 %mro2_s_M_elems_V_5, i32 %xi2_s_M_elems_V_5, i32 %mro2_s_M_elems_V_6, i32 %xi2_s_M_elems_V_6, i32 %mro2_s_M_elems_V_7, i32 %xi2_s_M_elems_V_7, i32 %mro3_s_M_elems_V_0, i32 %xi3_s_M_elems_V_0, i32 %mro3_s_M_elems_V_1, i32 %xi3_s_M_elems_V_1, i32 %mro3_s_M_elems_V_2, i32 %xi3_s_M_elems_V_2, i32 %mro3_s_M_elems_V_3, i32 %xi3_s_M_elems_V_3, i32 %mro3_s_M_elems_V_4, i32 %xi3_s_M_elems_V_4, i32 %mro3_s_M_elems_V_5, i32 %xi3_s_M_elems_V_5, i32 %mro3_s_M_elems_V_6, i32 %xi3_s_M_elems_V_6, i32 %mro3_s_M_elems_V_7, i32 %xi3_s_M_elems_V_7" [src/awq_macro.cpp:99]   --->   Operation 481 'fence' 'fence_ln99' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 482 [1/1] (0.00ns)   --->   "%fence_ln146 = fence void @_ssdm_op_Fence, i32 %xi3_s_M_elems_V_1, i32 %xi0_s_M_elems_V_2, i32 %xi0_s_M_elems_V_1, i32 %xi3_s_M_elems_V_6, i32 %xi1_s_M_elems_V_6, i32 %xi1_s_M_elems_V_5, i32 %xi3_s_M_elems_V_0, i32 %xi3_s_M_elems_V_3, i32 %xi0_s_M_elems_V_6, i32 %xi0_s_M_elems_V_5, i32 %xi2_s_M_elems_V_0, i32 %xi1_s_M_elems_V_4, i32 %xi1_s_M_elems_V_3, i32 %xi1_s_M_elems_V_0, i32 %xi3_s_M_elems_V_2, i32 %xi2_s_M_elems_V_4, i32 %xi2_s_M_elems_V_3, i32 %xi0_s_M_elems_V_4, i32 %xi0_s_M_elems_V_3, i32 %xi2_s_M_elems_V_2, i32 %xi2_s_M_elems_V_1, i32 %xi0_s_M_elems_V_7, i32 %xi0_s_M_elems_V_0, i32 %xi3_s_M_elems_V_4, i32 %xi1_s_M_elems_V_2, i32 %xi1_s_M_elems_V_1, i32 %xi1_s_M_elems_V_7, i32 %xi2_s_M_elems_V_6, i32 %xi2_s_M_elems_V_5, i32 %xi2_s_M_elems_V_7, i32 %xi3_s_M_elems_V_7, i32 %xi3_s_M_elems_V_5, i32 %mro0_s_M_elems_V_3, i32 %mro0_s_M_elems_V_7, i32 %mro0_s_M_elems_V_2, i32 %mro0_s_M_elems_V_6, i32 %mro0_s_M_elems_V_1, i32 %mro0_s_M_elems_V_5, i32 %mro0_s_M_elems_V_0, i32 %mro0_s_M_elems_V_4, i32 4294967295, i32 %mro0_s_M_elems_V_0, i32 %xi0_s_M_elems_V_0, i32 %mro0_s_M_elems_V_1, i32 %xi0_s_M_elems_V_1, i32 %mro0_s_M_elems_V_2, i32 %xi0_s_M_elems_V_2, i32 %mro0_s_M_elems_V_3, i32 %xi0_s_M_elems_V_3, i32 %mro0_s_M_elems_V_4, i32 %xi0_s_M_elems_V_4, i32 %mro0_s_M_elems_V_5, i32 %xi0_s_M_elems_V_5, i32 %mro0_s_M_elems_V_6, i32 %xi0_s_M_elems_V_6, i32 %mro0_s_M_elems_V_7, i32 %xi0_s_M_elems_V_7, i32 %mro1_s_M_elems_V_0, i32 %xi1_s_M_elems_V_0, i32 %mro1_s_M_elems_V_1, i32 %xi1_s_M_elems_V_1, i32 %mro1_s_M_elems_V_2, i32 %xi1_s_M_elems_V_2, i32 %mro1_s_M_elems_V_3, i32 %xi1_s_M_elems_V_3, i32 %mro1_s_M_elems_V_4, i32 %xi1_s_M_elems_V_4, i32 %mro1_s_M_elems_V_5, i32 %xi1_s_M_elems_V_5, i32 %mro1_s_M_elems_V_6, i32 %xi1_s_M_elems_V_6, i32 %mro1_s_M_elems_V_7, i32 %xi1_s_M_elems_V_7, i32 %mro2_s_M_elems_V_0, i32 %xi2_s_M_elems_V_0, i32 %mro2_s_M_elems_V_1, i32 %xi2_s_M_elems_V_1, i32 %mro2_s_M_elems_V_2, i32 %xi2_s_M_elems_V_2, i32 %mro2_s_M_elems_V_3, i32 %xi2_s_M_elems_V_3, i32 %mro2_s_M_elems_V_4, i32 %xi2_s_M_elems_V_4, i32 %mro2_s_M_elems_V_5, i32 %xi2_s_M_elems_V_5, i32 %mro2_s_M_elems_V_6, i32 %xi2_s_M_elems_V_6, i32 %mro2_s_M_elems_V_7, i32 %xi2_s_M_elems_V_7, i32 %mro3_s_M_elems_V_0, i32 %xi3_s_M_elems_V_0, i32 %mro3_s_M_elems_V_1, i32 %xi3_s_M_elems_V_1, i32 %mro3_s_M_elems_V_2, i32 %xi3_s_M_elems_V_2, i32 %mro3_s_M_elems_V_3, i32 %xi3_s_M_elems_V_3, i32 %mro3_s_M_elems_V_4, i32 %xi3_s_M_elems_V_4, i32 %mro3_s_M_elems_V_5, i32 %xi3_s_M_elems_V_5, i32 %mro3_s_M_elems_V_6, i32 %xi3_s_M_elems_V_6, i32 %mro3_s_M_elems_V_7, i32 %xi3_s_M_elems_V_7" [src/awq_macro.cpp:146]   --->   Operation 482 'fence' 'fence_ln146' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 483 [1/1] (0.00ns)   --->   "%fence_ln154 = fence void @_ssdm_op_Fence, i32 %xi3_s_M_elems_V_1, i32 %xi0_s_M_elems_V_2, i32 %xi0_s_M_elems_V_1, i32 %xi3_s_M_elems_V_6, i32 %xi1_s_M_elems_V_6, i32 %xi1_s_M_elems_V_5, i32 %xi3_s_M_elems_V_0, i32 %xi3_s_M_elems_V_3, i32 %xi0_s_M_elems_V_6, i32 %xi0_s_M_elems_V_5, i32 %xi2_s_M_elems_V_0, i32 %xi1_s_M_elems_V_4, i32 %xi1_s_M_elems_V_3, i32 %xi1_s_M_elems_V_0, i32 %xi3_s_M_elems_V_2, i32 %xi2_s_M_elems_V_4, i32 %xi2_s_M_elems_V_3, i32 %xi0_s_M_elems_V_4, i32 %xi0_s_M_elems_V_3, i32 %xi2_s_M_elems_V_2, i32 %xi2_s_M_elems_V_1, i32 %xi0_s_M_elems_V_7, i32 %xi0_s_M_elems_V_0, i32 %xi3_s_M_elems_V_4, i32 %xi1_s_M_elems_V_2, i32 %xi1_s_M_elems_V_1, i32 %xi1_s_M_elems_V_7, i32 %xi2_s_M_elems_V_6, i32 %xi2_s_M_elems_V_5, i32 %xi2_s_M_elems_V_7, i32 %xi3_s_M_elems_V_7, i32 %xi3_s_M_elems_V_5, i32 %mro0_s_M_elems_V_3, i32 %mro0_s_M_elems_V_7, i32 %mro0_s_M_elems_V_2, i32 %mro0_s_M_elems_V_6, i32 %mro0_s_M_elems_V_1, i32 %mro0_s_M_elems_V_5, i32 %mro0_s_M_elems_V_0, i32 %mro0_s_M_elems_V_4, i32 4294967295, i32 %mro1_s_M_elems_V_3, i32 %mro1_s_M_elems_V_7, i32 %mro1_s_M_elems_V_2, i32 %mro1_s_M_elems_V_6, i32 %mro1_s_M_elems_V_1, i32 %mro1_s_M_elems_V_5, i32 %mro1_s_M_elems_V_0, i32 %mro1_s_M_elems_V_4" [src/awq_macro.cpp:154]   --->   Operation 483 'fence' 'fence_ln154' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 484 [2/2] (0.00ns)   --->   "%call_ln139 = call void @Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22, i32 %p_0_0_3721_partselect, i32 %p_0_0_2720_partselect, i32 %p_0_0_1719_partselect, i32 %pzero_val_1, i32 %mro1_s_M_elems_V_3, i32 %mro1_s_M_elems_V_2, i32 %mro1_s_M_elems_V_1, i32 %mro1_s_M_elems_V_0, i32 %mro1_s_M_elems_V_4, i32 %mro1_s_M_elems_V_5, i32 %mro1_s_M_elems_V_6, i32 %mro1_s_M_elems_V_7" [src/awq_macro.cpp:139]   --->   Operation 484 'call' 'call_ln139' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 1.64>
ST_7 : Operation 485 [1/2] (1.64ns)   --->   "%call_ln139 = call void @Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22, i32 %p_0_0_3721_partselect, i32 %p_0_0_2720_partselect, i32 %p_0_0_1719_partselect, i32 %pzero_val_1, i32 %mro1_s_M_elems_V_3, i32 %mro1_s_M_elems_V_2, i32 %mro1_s_M_elems_V_1, i32 %mro1_s_M_elems_V_0, i32 %mro1_s_M_elems_V_4, i32 %mro1_s_M_elems_V_5, i32 %mro1_s_M_elems_V_6, i32 %mro1_s_M_elems_V_7" [src/awq_macro.cpp:139]   --->   Operation 485 'call' 'call_ln139' <Predicate = true> <Delay = 1.64> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 486 [1/1] (0.00ns)   --->   "%fence_ln104 = fence void @_ssdm_op_Fence, i32 %mro1_s_M_elems_V_3, i32 %mro1_s_M_elems_V_7, i32 %mro1_s_M_elems_V_2, i32 %mro1_s_M_elems_V_6, i32 %mro1_s_M_elems_V_1, i32 %mro1_s_M_elems_V_5, i32 %mro1_s_M_elems_V_0, i32 %mro1_s_M_elems_V_4, i32 4294967295, i32 %mro0_s_M_elems_V_0, i32 %xi0_s_M_elems_V_0, i32 %mro0_s_M_elems_V_1, i32 %xi0_s_M_elems_V_1, i32 %mro0_s_M_elems_V_2, i32 %xi0_s_M_elems_V_2, i32 %mro0_s_M_elems_V_3, i32 %xi0_s_M_elems_V_3, i32 %mro0_s_M_elems_V_4, i32 %xi0_s_M_elems_V_4, i32 %mro0_s_M_elems_V_5, i32 %xi0_s_M_elems_V_5, i32 %mro0_s_M_elems_V_6, i32 %xi0_s_M_elems_V_6, i32 %mro0_s_M_elems_V_7, i32 %xi0_s_M_elems_V_7, i32 %mro1_s_M_elems_V_0, i32 %xi1_s_M_elems_V_0, i32 %mro1_s_M_elems_V_1, i32 %xi1_s_M_elems_V_1, i32 %mro1_s_M_elems_V_2, i32 %xi1_s_M_elems_V_2, i32 %mro1_s_M_elems_V_3, i32 %xi1_s_M_elems_V_3, i32 %mro1_s_M_elems_V_4, i32 %xi1_s_M_elems_V_4, i32 %mro1_s_M_elems_V_5, i32 %xi1_s_M_elems_V_5, i32 %mro1_s_M_elems_V_6, i32 %xi1_s_M_elems_V_6, i32 %mro1_s_M_elems_V_7, i32 %xi1_s_M_elems_V_7, i32 %mro2_s_M_elems_V_0, i32 %xi2_s_M_elems_V_0, i32 %mro2_s_M_elems_V_1, i32 %xi2_s_M_elems_V_1, i32 %mro2_s_M_elems_V_2, i32 %xi2_s_M_elems_V_2, i32 %mro2_s_M_elems_V_3, i32 %xi2_s_M_elems_V_3, i32 %mro2_s_M_elems_V_4, i32 %xi2_s_M_elems_V_4, i32 %mro2_s_M_elems_V_5, i32 %xi2_s_M_elems_V_5, i32 %mro2_s_M_elems_V_6, i32 %xi2_s_M_elems_V_6, i32 %mro2_s_M_elems_V_7, i32 %xi2_s_M_elems_V_7, i32 %mro3_s_M_elems_V_0, i32 %xi3_s_M_elems_V_0, i32 %mro3_s_M_elems_V_1, i32 %xi3_s_M_elems_V_1, i32 %mro3_s_M_elems_V_2, i32 %xi3_s_M_elems_V_2, i32 %mro3_s_M_elems_V_3, i32 %xi3_s_M_elems_V_3, i32 %mro3_s_M_elems_V_4, i32 %xi3_s_M_elems_V_4, i32 %mro3_s_M_elems_V_5, i32 %xi3_s_M_elems_V_5, i32 %mro3_s_M_elems_V_6, i32 %xi3_s_M_elems_V_6, i32 %mro3_s_M_elems_V_7, i32 %xi3_s_M_elems_V_7" [src/awq_macro.cpp:104]   --->   Operation 486 'fence' 'fence_ln104' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 487 [1/1] (0.00ns)   --->   "%fence_ln146 = fence void @_ssdm_op_Fence, i32 %xi3_s_M_elems_V_1, i32 %xi0_s_M_elems_V_2, i32 %xi0_s_M_elems_V_1, i32 %xi3_s_M_elems_V_6, i32 %xi1_s_M_elems_V_6, i32 %xi1_s_M_elems_V_5, i32 %xi3_s_M_elems_V_0, i32 %xi3_s_M_elems_V_3, i32 %xi0_s_M_elems_V_6, i32 %xi0_s_M_elems_V_5, i32 %xi2_s_M_elems_V_0, i32 %xi1_s_M_elems_V_4, i32 %xi1_s_M_elems_V_3, i32 %xi1_s_M_elems_V_0, i32 %xi3_s_M_elems_V_2, i32 %xi2_s_M_elems_V_4, i32 %xi2_s_M_elems_V_3, i32 %xi0_s_M_elems_V_4, i32 %xi0_s_M_elems_V_3, i32 %xi2_s_M_elems_V_2, i32 %xi2_s_M_elems_V_1, i32 %xi0_s_M_elems_V_7, i32 %xi0_s_M_elems_V_0, i32 %xi3_s_M_elems_V_4, i32 %xi1_s_M_elems_V_2, i32 %xi1_s_M_elems_V_1, i32 %xi1_s_M_elems_V_7, i32 %xi2_s_M_elems_V_6, i32 %xi2_s_M_elems_V_5, i32 %xi2_s_M_elems_V_7, i32 %xi3_s_M_elems_V_7, i32 %xi3_s_M_elems_V_5, i32 %mro1_s_M_elems_V_3, i32 %mro1_s_M_elems_V_7, i32 %mro1_s_M_elems_V_2, i32 %mro1_s_M_elems_V_6, i32 %mro1_s_M_elems_V_1, i32 %mro1_s_M_elems_V_5, i32 %mro1_s_M_elems_V_0, i32 %mro1_s_M_elems_V_4, i32 %mro0_s_M_elems_V_3, i32 %mro0_s_M_elems_V_7, i32 %mro0_s_M_elems_V_2, i32 %mro0_s_M_elems_V_6, i32 %mro0_s_M_elems_V_1, i32 %mro0_s_M_elems_V_5, i32 %mro0_s_M_elems_V_0, i32 %mro0_s_M_elems_V_4, i32 4294967295, i32 %mro0_s_M_elems_V_0, i32 %xi0_s_M_elems_V_0, i32 %mro0_s_M_elems_V_1, i32 %xi0_s_M_elems_V_1, i32 %mro0_s_M_elems_V_2, i32 %xi0_s_M_elems_V_2, i32 %mro0_s_M_elems_V_3, i32 %xi0_s_M_elems_V_3, i32 %mro0_s_M_elems_V_4, i32 %xi0_s_M_elems_V_4, i32 %mro0_s_M_elems_V_5, i32 %xi0_s_M_elems_V_5, i32 %mro0_s_M_elems_V_6, i32 %xi0_s_M_elems_V_6, i32 %mro0_s_M_elems_V_7, i32 %xi0_s_M_elems_V_7, i32 %mro1_s_M_elems_V_0, i32 %xi1_s_M_elems_V_0, i32 %mro1_s_M_elems_V_1, i32 %xi1_s_M_elems_V_1, i32 %mro1_s_M_elems_V_2, i32 %xi1_s_M_elems_V_2, i32 %mro1_s_M_elems_V_3, i32 %xi1_s_M_elems_V_3, i32 %mro1_s_M_elems_V_4, i32 %xi1_s_M_elems_V_4, i32 %mro1_s_M_elems_V_5, i32 %xi1_s_M_elems_V_5, i32 %mro1_s_M_elems_V_6, i32 %xi1_s_M_elems_V_6, i32 %mro1_s_M_elems_V_7, i32 %xi1_s_M_elems_V_7, i32 %mro2_s_M_elems_V_0, i32 %xi2_s_M_elems_V_0, i32 %mro2_s_M_elems_V_1, i32 %xi2_s_M_elems_V_1, i32 %mro2_s_M_elems_V_2, i32 %xi2_s_M_elems_V_2, i32 %mro2_s_M_elems_V_3, i32 %xi2_s_M_elems_V_3, i32 %mro2_s_M_elems_V_4, i32 %xi2_s_M_elems_V_4, i32 %mro2_s_M_elems_V_5, i32 %xi2_s_M_elems_V_5, i32 %mro2_s_M_elems_V_6, i32 %xi2_s_M_elems_V_6, i32 %mro2_s_M_elems_V_7, i32 %xi2_s_M_elems_V_7, i32 %mro3_s_M_elems_V_0, i32 %xi3_s_M_elems_V_0, i32 %mro3_s_M_elems_V_1, i32 %xi3_s_M_elems_V_1, i32 %mro3_s_M_elems_V_2, i32 %xi3_s_M_elems_V_2, i32 %mro3_s_M_elems_V_3, i32 %xi3_s_M_elems_V_3, i32 %mro3_s_M_elems_V_4, i32 %xi3_s_M_elems_V_4, i32 %mro3_s_M_elems_V_5, i32 %xi3_s_M_elems_V_5, i32 %mro3_s_M_elems_V_6, i32 %xi3_s_M_elems_V_6, i32 %mro3_s_M_elems_V_7, i32 %xi3_s_M_elems_V_7" [src/awq_macro.cpp:146]   --->   Operation 487 'fence' 'fence_ln146' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 488 [1/1] (0.00ns)   --->   "%fence_ln154 = fence void @_ssdm_op_Fence, i32 %xi3_s_M_elems_V_1, i32 %xi0_s_M_elems_V_2, i32 %xi0_s_M_elems_V_1, i32 %xi3_s_M_elems_V_6, i32 %xi1_s_M_elems_V_6, i32 %xi1_s_M_elems_V_5, i32 %xi3_s_M_elems_V_0, i32 %xi3_s_M_elems_V_3, i32 %xi0_s_M_elems_V_6, i32 %xi0_s_M_elems_V_5, i32 %xi2_s_M_elems_V_0, i32 %xi1_s_M_elems_V_4, i32 %xi1_s_M_elems_V_3, i32 %xi1_s_M_elems_V_0, i32 %xi3_s_M_elems_V_2, i32 %xi2_s_M_elems_V_4, i32 %xi2_s_M_elems_V_3, i32 %xi0_s_M_elems_V_4, i32 %xi0_s_M_elems_V_3, i32 %xi2_s_M_elems_V_2, i32 %xi2_s_M_elems_V_1, i32 %xi0_s_M_elems_V_7, i32 %xi0_s_M_elems_V_0, i32 %xi3_s_M_elems_V_4, i32 %xi1_s_M_elems_V_2, i32 %xi1_s_M_elems_V_1, i32 %xi1_s_M_elems_V_7, i32 %xi2_s_M_elems_V_6, i32 %xi2_s_M_elems_V_5, i32 %xi2_s_M_elems_V_7, i32 %xi3_s_M_elems_V_7, i32 %xi3_s_M_elems_V_5, i32 %mro1_s_M_elems_V_3, i32 %mro1_s_M_elems_V_7, i32 %mro1_s_M_elems_V_2, i32 %mro1_s_M_elems_V_6, i32 %mro1_s_M_elems_V_1, i32 %mro1_s_M_elems_V_5, i32 %mro1_s_M_elems_V_0, i32 %mro1_s_M_elems_V_4, i32 %mro0_s_M_elems_V_3, i32 %mro0_s_M_elems_V_7, i32 %mro0_s_M_elems_V_2, i32 %mro0_s_M_elems_V_6, i32 %mro0_s_M_elems_V_1, i32 %mro0_s_M_elems_V_5, i32 %mro0_s_M_elems_V_0, i32 %mro0_s_M_elems_V_4, i32 4294967295, i32 %mro2_s_M_elems_V_3, i32 %mro2_s_M_elems_V_7, i32 %mro2_s_M_elems_V_2, i32 %mro2_s_M_elems_V_6, i32 %mro2_s_M_elems_V_1, i32 %mro2_s_M_elems_V_5, i32 %mro2_s_M_elems_V_0, i32 %mro2_s_M_elems_V_4" [src/awq_macro.cpp:154]   --->   Operation 488 'fence' 'fence_ln154' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 489 [2/2] (0.00ns)   --->   "%call_ln139 = call void @Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24, i32 %p_0_0_3700_partselect, i32 %p_0_0_2699_partselect, i32 %p_0_0_1698_partselect, i32 %pzero_val_2, i32 %mro2_s_M_elems_V_3, i32 %mro2_s_M_elems_V_2, i32 %mro2_s_M_elems_V_1, i32 %mro2_s_M_elems_V_0, i32 %mro2_s_M_elems_V_4, i32 %mro2_s_M_elems_V_5, i32 %mro2_s_M_elems_V_6, i32 %mro2_s_M_elems_V_7" [src/awq_macro.cpp:139]   --->   Operation 489 'call' 'call_ln139' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 1.64>
ST_9 : Operation 490 [1/2] (1.64ns)   --->   "%call_ln139 = call void @Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24, i32 %p_0_0_3700_partselect, i32 %p_0_0_2699_partselect, i32 %p_0_0_1698_partselect, i32 %pzero_val_2, i32 %mro2_s_M_elems_V_3, i32 %mro2_s_M_elems_V_2, i32 %mro2_s_M_elems_V_1, i32 %mro2_s_M_elems_V_0, i32 %mro2_s_M_elems_V_4, i32 %mro2_s_M_elems_V_5, i32 %mro2_s_M_elems_V_6, i32 %mro2_s_M_elems_V_7" [src/awq_macro.cpp:139]   --->   Operation 490 'call' 'call_ln139' <Predicate = true> <Delay = 1.64> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 491 [1/1] (0.00ns)   --->   "%fence_ln103 = fence void @_ssdm_op_Fence, i32 %mro2_s_M_elems_V_3, i32 %mro2_s_M_elems_V_7, i32 %mro2_s_M_elems_V_2, i32 %mro2_s_M_elems_V_6, i32 %mro2_s_M_elems_V_1, i32 %mro2_s_M_elems_V_5, i32 %mro2_s_M_elems_V_0, i32 %mro2_s_M_elems_V_4, i32 4294967295, i32 %mro0_s_M_elems_V_0, i32 %xi0_s_M_elems_V_0, i32 %mro0_s_M_elems_V_1, i32 %xi0_s_M_elems_V_1, i32 %mro0_s_M_elems_V_2, i32 %xi0_s_M_elems_V_2, i32 %mro0_s_M_elems_V_3, i32 %xi0_s_M_elems_V_3, i32 %mro0_s_M_elems_V_4, i32 %xi0_s_M_elems_V_4, i32 %mro0_s_M_elems_V_5, i32 %xi0_s_M_elems_V_5, i32 %mro0_s_M_elems_V_6, i32 %xi0_s_M_elems_V_6, i32 %mro0_s_M_elems_V_7, i32 %xi0_s_M_elems_V_7, i32 %mro1_s_M_elems_V_0, i32 %xi1_s_M_elems_V_0, i32 %mro1_s_M_elems_V_1, i32 %xi1_s_M_elems_V_1, i32 %mro1_s_M_elems_V_2, i32 %xi1_s_M_elems_V_2, i32 %mro1_s_M_elems_V_3, i32 %xi1_s_M_elems_V_3, i32 %mro1_s_M_elems_V_4, i32 %xi1_s_M_elems_V_4, i32 %mro1_s_M_elems_V_5, i32 %xi1_s_M_elems_V_5, i32 %mro1_s_M_elems_V_6, i32 %xi1_s_M_elems_V_6, i32 %mro1_s_M_elems_V_7, i32 %xi1_s_M_elems_V_7, i32 %mro2_s_M_elems_V_0, i32 %xi2_s_M_elems_V_0, i32 %mro2_s_M_elems_V_1, i32 %xi2_s_M_elems_V_1, i32 %mro2_s_M_elems_V_2, i32 %xi2_s_M_elems_V_2, i32 %mro2_s_M_elems_V_3, i32 %xi2_s_M_elems_V_3, i32 %mro2_s_M_elems_V_4, i32 %xi2_s_M_elems_V_4, i32 %mro2_s_M_elems_V_5, i32 %xi2_s_M_elems_V_5, i32 %mro2_s_M_elems_V_6, i32 %xi2_s_M_elems_V_6, i32 %mro2_s_M_elems_V_7, i32 %xi2_s_M_elems_V_7, i32 %mro3_s_M_elems_V_0, i32 %xi3_s_M_elems_V_0, i32 %mro3_s_M_elems_V_1, i32 %xi3_s_M_elems_V_1, i32 %mro3_s_M_elems_V_2, i32 %xi3_s_M_elems_V_2, i32 %mro3_s_M_elems_V_3, i32 %xi3_s_M_elems_V_3, i32 %mro3_s_M_elems_V_4, i32 %xi3_s_M_elems_V_4, i32 %mro3_s_M_elems_V_5, i32 %xi3_s_M_elems_V_5, i32 %mro3_s_M_elems_V_6, i32 %xi3_s_M_elems_V_6, i32 %mro3_s_M_elems_V_7, i32 %xi3_s_M_elems_V_7" [src/awq_macro.cpp:103]   --->   Operation 491 'fence' 'fence_ln103' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 492 [1/1] (0.00ns)   --->   "%fence_ln146 = fence void @_ssdm_op_Fence, i32 %xi3_s_M_elems_V_1, i32 %xi0_s_M_elems_V_2, i32 %xi0_s_M_elems_V_1, i32 %xi3_s_M_elems_V_6, i32 %xi1_s_M_elems_V_6, i32 %xi1_s_M_elems_V_5, i32 %xi3_s_M_elems_V_0, i32 %xi3_s_M_elems_V_3, i32 %xi0_s_M_elems_V_6, i32 %xi0_s_M_elems_V_5, i32 %xi2_s_M_elems_V_0, i32 %xi1_s_M_elems_V_4, i32 %xi1_s_M_elems_V_3, i32 %xi1_s_M_elems_V_0, i32 %xi3_s_M_elems_V_2, i32 %xi2_s_M_elems_V_4, i32 %xi2_s_M_elems_V_3, i32 %xi0_s_M_elems_V_4, i32 %xi0_s_M_elems_V_3, i32 %xi2_s_M_elems_V_2, i32 %xi2_s_M_elems_V_1, i32 %xi0_s_M_elems_V_7, i32 %xi0_s_M_elems_V_0, i32 %xi3_s_M_elems_V_4, i32 %xi1_s_M_elems_V_2, i32 %xi1_s_M_elems_V_1, i32 %xi1_s_M_elems_V_7, i32 %xi2_s_M_elems_V_6, i32 %xi2_s_M_elems_V_5, i32 %xi2_s_M_elems_V_7, i32 %xi3_s_M_elems_V_7, i32 %xi3_s_M_elems_V_5, i32 %mro2_s_M_elems_V_3, i32 %mro2_s_M_elems_V_7, i32 %mro2_s_M_elems_V_2, i32 %mro2_s_M_elems_V_6, i32 %mro2_s_M_elems_V_1, i32 %mro2_s_M_elems_V_5, i32 %mro2_s_M_elems_V_0, i32 %mro2_s_M_elems_V_4, i32 %mro1_s_M_elems_V_3, i32 %mro1_s_M_elems_V_7, i32 %mro1_s_M_elems_V_2, i32 %mro1_s_M_elems_V_6, i32 %mro1_s_M_elems_V_1, i32 %mro1_s_M_elems_V_5, i32 %mro1_s_M_elems_V_0, i32 %mro1_s_M_elems_V_4, i32 %mro0_s_M_elems_V_3, i32 %mro0_s_M_elems_V_7, i32 %mro0_s_M_elems_V_2, i32 %mro0_s_M_elems_V_6, i32 %mro0_s_M_elems_V_1, i32 %mro0_s_M_elems_V_5, i32 %mro0_s_M_elems_V_0, i32 %mro0_s_M_elems_V_4, i32 4294967295, i32 %mro0_s_M_elems_V_0, i32 %xi0_s_M_elems_V_0, i32 %mro0_s_M_elems_V_1, i32 %xi0_s_M_elems_V_1, i32 %mro0_s_M_elems_V_2, i32 %xi0_s_M_elems_V_2, i32 %mro0_s_M_elems_V_3, i32 %xi0_s_M_elems_V_3, i32 %mro0_s_M_elems_V_4, i32 %xi0_s_M_elems_V_4, i32 %mro0_s_M_elems_V_5, i32 %xi0_s_M_elems_V_5, i32 %mro0_s_M_elems_V_6, i32 %xi0_s_M_elems_V_6, i32 %mro0_s_M_elems_V_7, i32 %xi0_s_M_elems_V_7, i32 %mro1_s_M_elems_V_0, i32 %xi1_s_M_elems_V_0, i32 %mro1_s_M_elems_V_1, i32 %xi1_s_M_elems_V_1, i32 %mro1_s_M_elems_V_2, i32 %xi1_s_M_elems_V_2, i32 %mro1_s_M_elems_V_3, i32 %xi1_s_M_elems_V_3, i32 %mro1_s_M_elems_V_4, i32 %xi1_s_M_elems_V_4, i32 %mro1_s_M_elems_V_5, i32 %xi1_s_M_elems_V_5, i32 %mro1_s_M_elems_V_6, i32 %xi1_s_M_elems_V_6, i32 %mro1_s_M_elems_V_7, i32 %xi1_s_M_elems_V_7, i32 %mro2_s_M_elems_V_0, i32 %xi2_s_M_elems_V_0, i32 %mro2_s_M_elems_V_1, i32 %xi2_s_M_elems_V_1, i32 %mro2_s_M_elems_V_2, i32 %xi2_s_M_elems_V_2, i32 %mro2_s_M_elems_V_3, i32 %xi2_s_M_elems_V_3, i32 %mro2_s_M_elems_V_4, i32 %xi2_s_M_elems_V_4, i32 %mro2_s_M_elems_V_5, i32 %xi2_s_M_elems_V_5, i32 %mro2_s_M_elems_V_6, i32 %xi2_s_M_elems_V_6, i32 %mro2_s_M_elems_V_7, i32 %xi2_s_M_elems_V_7, i32 %mro3_s_M_elems_V_0, i32 %xi3_s_M_elems_V_0, i32 %mro3_s_M_elems_V_1, i32 %xi3_s_M_elems_V_1, i32 %mro3_s_M_elems_V_2, i32 %xi3_s_M_elems_V_2, i32 %mro3_s_M_elems_V_3, i32 %xi3_s_M_elems_V_3, i32 %mro3_s_M_elems_V_4, i32 %xi3_s_M_elems_V_4, i32 %mro3_s_M_elems_V_5, i32 %xi3_s_M_elems_V_5, i32 %mro3_s_M_elems_V_6, i32 %xi3_s_M_elems_V_6, i32 %mro3_s_M_elems_V_7, i32 %xi3_s_M_elems_V_7" [src/awq_macro.cpp:146]   --->   Operation 492 'fence' 'fence_ln146' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 493 [1/1] (0.00ns)   --->   "%fence_ln154 = fence void @_ssdm_op_Fence, i32 %xi3_s_M_elems_V_1, i32 %xi0_s_M_elems_V_2, i32 %xi0_s_M_elems_V_1, i32 %xi3_s_M_elems_V_6, i32 %xi1_s_M_elems_V_6, i32 %xi1_s_M_elems_V_5, i32 %xi3_s_M_elems_V_0, i32 %xi3_s_M_elems_V_3, i32 %xi0_s_M_elems_V_6, i32 %xi0_s_M_elems_V_5, i32 %xi2_s_M_elems_V_0, i32 %xi1_s_M_elems_V_4, i32 %xi1_s_M_elems_V_3, i32 %xi1_s_M_elems_V_0, i32 %xi3_s_M_elems_V_2, i32 %xi2_s_M_elems_V_4, i32 %xi2_s_M_elems_V_3, i32 %xi0_s_M_elems_V_4, i32 %xi0_s_M_elems_V_3, i32 %xi2_s_M_elems_V_2, i32 %xi2_s_M_elems_V_1, i32 %xi0_s_M_elems_V_7, i32 %xi0_s_M_elems_V_0, i32 %xi3_s_M_elems_V_4, i32 %xi1_s_M_elems_V_2, i32 %xi1_s_M_elems_V_1, i32 %xi1_s_M_elems_V_7, i32 %xi2_s_M_elems_V_6, i32 %xi2_s_M_elems_V_5, i32 %xi2_s_M_elems_V_7, i32 %xi3_s_M_elems_V_7, i32 %xi3_s_M_elems_V_5, i32 %mro2_s_M_elems_V_3, i32 %mro2_s_M_elems_V_7, i32 %mro2_s_M_elems_V_2, i32 %mro2_s_M_elems_V_6, i32 %mro2_s_M_elems_V_1, i32 %mro2_s_M_elems_V_5, i32 %mro2_s_M_elems_V_0, i32 %mro2_s_M_elems_V_4, i32 %mro1_s_M_elems_V_3, i32 %mro1_s_M_elems_V_7, i32 %mro1_s_M_elems_V_2, i32 %mro1_s_M_elems_V_6, i32 %mro1_s_M_elems_V_1, i32 %mro1_s_M_elems_V_5, i32 %mro1_s_M_elems_V_0, i32 %mro1_s_M_elems_V_4, i32 %mro0_s_M_elems_V_3, i32 %mro0_s_M_elems_V_7, i32 %mro0_s_M_elems_V_2, i32 %mro0_s_M_elems_V_6, i32 %mro0_s_M_elems_V_1, i32 %mro0_s_M_elems_V_5, i32 %mro0_s_M_elems_V_0, i32 %mro0_s_M_elems_V_4, i32 4294967295, i32 %mro3_s_M_elems_V_3, i32 %mro3_s_M_elems_V_7, i32 %mro3_s_M_elems_V_2, i32 %mro3_s_M_elems_V_6, i32 %mro3_s_M_elems_V_1, i32 %mro3_s_M_elems_V_5, i32 %mro3_s_M_elems_V_0, i32 %mro3_s_M_elems_V_4" [src/awq_macro.cpp:154]   --->   Operation 493 'fence' 'fence_ln154' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 494 [2/2] (0.00ns)   --->   "%call_ln139 = call void @Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26, i32 %p_0_0_3679_partselect, i32 %p_0_0_2678_partselect, i32 %p_0_0_1677_partselect, i32 %pzero_val_3, i32 %mro3_s_M_elems_V_3, i32 %mro3_s_M_elems_V_2, i32 %mro3_s_M_elems_V_1, i32 %mro3_s_M_elems_V_0, i32 %mro3_s_M_elems_V_4, i32 %mro3_s_M_elems_V_5, i32 %mro3_s_M_elems_V_6, i32 %mro3_s_M_elems_V_7" [src/awq_macro.cpp:139]   --->   Operation 494 'call' 'call_ln139' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 1.64>
ST_11 : Operation 495 [1/2] (1.64ns)   --->   "%call_ln139 = call void @Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26, i32 %p_0_0_3679_partselect, i32 %p_0_0_2678_partselect, i32 %p_0_0_1677_partselect, i32 %pzero_val_3, i32 %mro3_s_M_elems_V_3, i32 %mro3_s_M_elems_V_2, i32 %mro3_s_M_elems_V_1, i32 %mro3_s_M_elems_V_0, i32 %mro3_s_M_elems_V_4, i32 %mro3_s_M_elems_V_5, i32 %mro3_s_M_elems_V_6, i32 %mro3_s_M_elems_V_7" [src/awq_macro.cpp:139]   --->   Operation 495 'call' 'call_ln139' <Predicate = true> <Delay = 1.64> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 0.72>
ST_12 : Operation 496 [1/1] (0.00ns)   --->   "%p_loc_load = load i32 %p_loc"   --->   Operation 496 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 497 [1/1] (0.00ns)   --->   "%p_loc32_load = load i32 %p_loc32"   --->   Operation 497 'load' 'p_loc32_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 498 [1/1] (0.00ns)   --->   "%p_loc33_load = load i32 %p_loc33"   --->   Operation 498 'load' 'p_loc33_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 499 [1/1] (0.00ns)   --->   "%p_loc34_load = load i32 %p_loc34"   --->   Operation 499 'load' 'p_loc34_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 500 [1/1] (0.00ns)   --->   "%p_loc35_load = load i32 %p_loc35"   --->   Operation 500 'load' 'p_loc35_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 501 [1/1] (0.00ns)   --->   "%p_loc36_load = load i32 %p_loc36"   --->   Operation 501 'load' 'p_loc36_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 502 [1/1] (0.00ns)   --->   "%p_loc37_load = load i32 %p_loc37"   --->   Operation 502 'load' 'p_loc37_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 503 [1/1] (0.00ns)   --->   "%p_loc38_load = load i32 %p_loc38"   --->   Operation 503 'load' 'p_loc38_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 504 [1/1] (0.00ns)   --->   "%p_loc48_load = load i32 %p_loc48"   --->   Operation 504 'load' 'p_loc48_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 505 [1/1] (0.00ns)   --->   "%p_loc49_load = load i32 %p_loc49"   --->   Operation 505 'load' 'p_loc49_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 506 [1/1] (0.00ns)   --->   "%p_loc50_load = load i32 %p_loc50"   --->   Operation 506 'load' 'p_loc50_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 507 [1/1] (0.00ns)   --->   "%p_loc51_load = load i32 %p_loc51"   --->   Operation 507 'load' 'p_loc51_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 508 [1/1] (0.00ns)   --->   "%p_loc52_load = load i32 %p_loc52"   --->   Operation 508 'load' 'p_loc52_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 509 [1/1] (0.00ns)   --->   "%p_loc53_load = load i32 %p_loc53"   --->   Operation 509 'load' 'p_loc53_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 510 [1/1] (0.00ns)   --->   "%p_loc54_load = load i32 %p_loc54"   --->   Operation 510 'load' 'p_loc54_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 511 [1/1] (0.00ns)   --->   "%p_loc55_load = load i32 %p_loc55"   --->   Operation 511 'load' 'p_loc55_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 512 [1/1] (0.00ns)   --->   "%p_loc66_load = load i32 %p_loc66"   --->   Operation 512 'load' 'p_loc66_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 513 [1/1] (0.00ns)   --->   "%p_loc67_load = load i32 %p_loc67"   --->   Operation 513 'load' 'p_loc67_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 514 [1/1] (0.00ns)   --->   "%p_loc68_load = load i32 %p_loc68"   --->   Operation 514 'load' 'p_loc68_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 515 [1/1] (0.00ns)   --->   "%p_loc69_load = load i32 %p_loc69"   --->   Operation 515 'load' 'p_loc69_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 516 [1/1] (0.00ns)   --->   "%p_loc70_load = load i32 %p_loc70"   --->   Operation 516 'load' 'p_loc70_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 517 [1/1] (0.00ns)   --->   "%p_loc71_load = load i32 %p_loc71"   --->   Operation 517 'load' 'p_loc71_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 518 [1/1] (0.00ns)   --->   "%p_loc72_load = load i32 %p_loc72"   --->   Operation 518 'load' 'p_loc72_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 519 [1/1] (0.00ns)   --->   "%p_loc73_load = load i32 %p_loc73"   --->   Operation 519 'load' 'p_loc73_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 520 [1/1] (0.00ns)   --->   "%p_loc84_load = load i32 %p_loc84"   --->   Operation 520 'load' 'p_loc84_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 521 [1/1] (0.00ns)   --->   "%p_loc85_load = load i32 %p_loc85"   --->   Operation 521 'load' 'p_loc85_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 522 [1/1] (0.00ns)   --->   "%p_loc86_load = load i32 %p_loc86"   --->   Operation 522 'load' 'p_loc86_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 523 [1/1] (0.00ns)   --->   "%p_loc87_load = load i32 %p_loc87"   --->   Operation 523 'load' 'p_loc87_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 524 [1/1] (0.00ns)   --->   "%p_loc88_load = load i32 %p_loc88"   --->   Operation 524 'load' 'p_loc88_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 525 [1/1] (0.00ns)   --->   "%p_loc89_load = load i32 %p_loc89"   --->   Operation 525 'load' 'p_loc89_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 526 [1/1] (0.00ns)   --->   "%p_loc90_load = load i32 %p_loc90"   --->   Operation 526 'load' 'p_loc90_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 527 [1/1] (0.00ns)   --->   "%p_loc91_load = load i32 %p_loc91"   --->   Operation 527 'load' 'p_loc91_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 528 [1/1] (0.00ns)   --->   "%fence_ln99 = fence void @_ssdm_op_Fence, i32 %mro3_s_M_elems_V_3, i32 %mro3_s_M_elems_V_7, i32 %mro3_s_M_elems_V_2, i32 %mro3_s_M_elems_V_6, i32 %mro3_s_M_elems_V_1, i32 %mro3_s_M_elems_V_5, i32 %mro3_s_M_elems_V_0, i32 %mro3_s_M_elems_V_4, i32 4294967295, i32 %mro0_s_M_elems_V_0, i32 %xi0_s_M_elems_V_0, i32 %mro0_s_M_elems_V_1, i32 %xi0_s_M_elems_V_1, i32 %mro0_s_M_elems_V_2, i32 %xi0_s_M_elems_V_2, i32 %mro0_s_M_elems_V_3, i32 %xi0_s_M_elems_V_3, i32 %mro0_s_M_elems_V_4, i32 %xi0_s_M_elems_V_4, i32 %mro0_s_M_elems_V_5, i32 %xi0_s_M_elems_V_5, i32 %mro0_s_M_elems_V_6, i32 %xi0_s_M_elems_V_6, i32 %mro0_s_M_elems_V_7, i32 %xi0_s_M_elems_V_7, i32 %mro1_s_M_elems_V_0, i32 %xi1_s_M_elems_V_0, i32 %mro1_s_M_elems_V_1, i32 %xi1_s_M_elems_V_1, i32 %mro1_s_M_elems_V_2, i32 %xi1_s_M_elems_V_2, i32 %mro1_s_M_elems_V_3, i32 %xi1_s_M_elems_V_3, i32 %mro1_s_M_elems_V_4, i32 %xi1_s_M_elems_V_4, i32 %mro1_s_M_elems_V_5, i32 %xi1_s_M_elems_V_5, i32 %mro1_s_M_elems_V_6, i32 %xi1_s_M_elems_V_6, i32 %mro1_s_M_elems_V_7, i32 %xi1_s_M_elems_V_7, i32 %mro2_s_M_elems_V_0, i32 %xi2_s_M_elems_V_0, i32 %mro2_s_M_elems_V_1, i32 %xi2_s_M_elems_V_1, i32 %mro2_s_M_elems_V_2, i32 %xi2_s_M_elems_V_2, i32 %mro2_s_M_elems_V_3, i32 %xi2_s_M_elems_V_3, i32 %mro2_s_M_elems_V_4, i32 %xi2_s_M_elems_V_4, i32 %mro2_s_M_elems_V_5, i32 %xi2_s_M_elems_V_5, i32 %mro2_s_M_elems_V_6, i32 %xi2_s_M_elems_V_6, i32 %mro2_s_M_elems_V_7, i32 %xi2_s_M_elems_V_7, i32 %mro3_s_M_elems_V_0, i32 %xi3_s_M_elems_V_0, i32 %mro3_s_M_elems_V_1, i32 %xi3_s_M_elems_V_1, i32 %mro3_s_M_elems_V_2, i32 %xi3_s_M_elems_V_2, i32 %mro3_s_M_elems_V_3, i32 %xi3_s_M_elems_V_3, i32 %mro3_s_M_elems_V_4, i32 %xi3_s_M_elems_V_4, i32 %mro3_s_M_elems_V_5, i32 %xi3_s_M_elems_V_5, i32 %mro3_s_M_elems_V_6, i32 %xi3_s_M_elems_V_6, i32 %mro3_s_M_elems_V_7, i32 %xi3_s_M_elems_V_7" [src/awq_macro.cpp:99]   --->   Operation 528 'fence' 'fence_ln99' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 529 [2/2] (0.72ns)   --->   "%call_ln331 = call void @compute_mac, i32 %xi0_s_M_elems_V_0, i32 %xi0_s_M_elems_V_1, i32 %xi0_s_M_elems_V_2, i32 %xi0_s_M_elems_V_3, i32 %xi0_s_M_elems_V_4, i32 %xi0_s_M_elems_V_5, i32 %xi0_s_M_elems_V_6, i32 %xi0_s_M_elems_V_7, i32 %mro0_s_M_elems_V_0, i32 %mro0_s_M_elems_V_1, i32 %mro0_s_M_elems_V_2, i32 %mro0_s_M_elems_V_3, i32 %mro0_s_M_elems_V_4, i32 %mro0_s_M_elems_V_5, i32 %mro0_s_M_elems_V_6, i32 %mro0_s_M_elems_V_7, i4 %qzeros0, i4 %qzeros0_1, i4 %qzeros0_2, i4 %qzeros0_3, i4 %qzeros0_4, i4 %qzeros0_5, i4 %qzeros0_6, i4 %qzeros0_7, i32 %p_loc34_load, i32 %p_loc33_load, i32 %p_loc36_load, i32 %p_loc35_load, i32 %p_loc38_load, i32 %p_loc37_load, i32 %p_loc32_load, i32 %p_loc_load, i32 %pout_local0_0_copy, i32 %pout_local0_1_copy, i32 %pout_local0_2_copy, i32 %pout_local0_3_copy, i32 %pout_local0_4_copy, i32 %pout_local0_5_copy, i32 %pout_local0_6_copy, i32 %pout_local0_7_copy" [src/awq_macro.cpp:331]   --->   Operation 529 'call' 'call_ln331' <Predicate = true> <Delay = 0.72> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 530 [2/2] (0.72ns)   --->   "%call_ln332 = call void @compute_mac, i32 %xi1_s_M_elems_V_0, i32 %xi1_s_M_elems_V_1, i32 %xi1_s_M_elems_V_2, i32 %xi1_s_M_elems_V_3, i32 %xi1_s_M_elems_V_4, i32 %xi1_s_M_elems_V_5, i32 %xi1_s_M_elems_V_6, i32 %xi1_s_M_elems_V_7, i32 %mro1_s_M_elems_V_0, i32 %mro1_s_M_elems_V_1, i32 %mro1_s_M_elems_V_2, i32 %mro1_s_M_elems_V_3, i32 %mro1_s_M_elems_V_4, i32 %mro1_s_M_elems_V_5, i32 %mro1_s_M_elems_V_6, i32 %mro1_s_M_elems_V_7, i4 %qzeros1, i4 %qzeros1_1, i4 %qzeros1_2, i4 %qzeros1_3, i4 %qzeros1_4, i4 %qzeros1_5, i4 %qzeros1_6, i4 %qzeros1_7, i32 %p_loc51_load, i32 %p_loc50_load, i32 %p_loc53_load, i32 %p_loc52_load, i32 %p_loc55_load, i32 %p_loc54_load, i32 %p_loc49_load, i32 %p_loc48_load, i32 %pout_local1_0_copy, i32 %pout_local1_1_copy, i32 %pout_local1_2_copy, i32 %pout_local1_3_copy, i32 %pout_local1_4_copy, i32 %pout_local1_5_copy, i32 %pout_local1_6_copy, i32 %pout_local1_7_copy" [src/awq_macro.cpp:332]   --->   Operation 530 'call' 'call_ln332' <Predicate = true> <Delay = 0.72> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 531 [2/2] (0.72ns)   --->   "%call_ln333 = call void @compute_mac, i32 %xi2_s_M_elems_V_0, i32 %xi2_s_M_elems_V_1, i32 %xi2_s_M_elems_V_2, i32 %xi2_s_M_elems_V_3, i32 %xi2_s_M_elems_V_4, i32 %xi2_s_M_elems_V_5, i32 %xi2_s_M_elems_V_6, i32 %xi2_s_M_elems_V_7, i32 %mro2_s_M_elems_V_0, i32 %mro2_s_M_elems_V_1, i32 %mro2_s_M_elems_V_2, i32 %mro2_s_M_elems_V_3, i32 %mro2_s_M_elems_V_4, i32 %mro2_s_M_elems_V_5, i32 %mro2_s_M_elems_V_6, i32 %mro2_s_M_elems_V_7, i4 %qzeros2, i4 %qzeros2_1, i4 %qzeros2_2, i4 %qzeros2_3, i4 %qzeros2_4, i4 %qzeros2_5, i4 %qzeros2_6, i4 %qzeros2_7, i32 %p_loc69_load, i32 %p_loc68_load, i32 %p_loc71_load, i32 %p_loc70_load, i32 %p_loc73_load, i32 %p_loc72_load, i32 %p_loc67_load, i32 %p_loc66_load, i32 %pout_local2_0_copy, i32 %pout_local2_1_copy, i32 %pout_local2_2_copy, i32 %pout_local2_3_copy, i32 %pout_local2_4_copy, i32 %pout_local2_5_copy, i32 %pout_local2_6_copy, i32 %pout_local2_7_copy" [src/awq_macro.cpp:333]   --->   Operation 531 'call' 'call_ln333' <Predicate = true> <Delay = 0.72> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 532 [2/2] (0.72ns)   --->   "%call_ln334 = call void @compute_mac, i32 %xi3_s_M_elems_V_0, i32 %xi3_s_M_elems_V_1, i32 %xi3_s_M_elems_V_2, i32 %xi3_s_M_elems_V_3, i32 %xi3_s_M_elems_V_4, i32 %xi3_s_M_elems_V_5, i32 %xi3_s_M_elems_V_6, i32 %xi3_s_M_elems_V_7, i32 %mro3_s_M_elems_V_0, i32 %mro3_s_M_elems_V_1, i32 %mro3_s_M_elems_V_2, i32 %mro3_s_M_elems_V_3, i32 %mro3_s_M_elems_V_4, i32 %mro3_s_M_elems_V_5, i32 %mro3_s_M_elems_V_6, i32 %mro3_s_M_elems_V_7, i4 %qzeros3, i4 %qzeros3_1, i4 %qzeros3_2, i4 %qzeros3_3, i4 %qzeros3_4, i4 %qzeros3_5, i4 %qzeros3_6, i4 %qzeros3_7, i32 %p_loc87_load, i32 %p_loc86_load, i32 %p_loc89_load, i32 %p_loc88_load, i32 %p_loc91_load, i32 %p_loc90_load, i32 %p_loc85_load, i32 %p_loc84_load, i32 %pout_local3_0_copy, i32 %pout_local3_1_copy, i32 %pout_local3_2_copy, i32 %pout_local3_3_copy, i32 %pout_local3_4_copy, i32 %pout_local3_5_copy, i32 %pout_local3_6_copy, i32 %pout_local3_7_copy" [src/awq_macro.cpp:334]   --->   Operation 532 'call' 'call_ln334' <Predicate = true> <Delay = 0.72> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 533 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %p_loc84_load, i32 %qscale3_7_promoted"   --->   Operation 533 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 534 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %p_loc85_load, i32 %qscale3_6_promoted"   --->   Operation 534 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 535 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %p_loc86_load, i32 %qscale3_1_promoted"   --->   Operation 535 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 536 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %p_loc87_load, i32 %qscale3_0_promoted"   --->   Operation 536 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 537 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %p_loc88_load, i32 %qscale3_3_promoted"   --->   Operation 537 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 538 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %p_loc89_load, i32 %qscale3_2_promoted"   --->   Operation 538 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 539 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %p_loc90_load, i32 %qscale3_5_promoted"   --->   Operation 539 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 540 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %p_loc91_load, i32 %qscale3_4_promoted"   --->   Operation 540 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 541 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %p_loc66_load, i32 %qscale2_7_promoted"   --->   Operation 541 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 542 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %p_loc67_load, i32 %qscale2_6_promoted"   --->   Operation 542 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 543 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %p_loc68_load, i32 %qscale2_1_promoted"   --->   Operation 543 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 544 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %p_loc69_load, i32 %qscale2_0_promoted"   --->   Operation 544 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 545 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %p_loc70_load, i32 %qscale2_3_promoted"   --->   Operation 545 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 546 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %p_loc71_load, i32 %qscale2_2_promoted"   --->   Operation 546 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 547 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %p_loc72_load, i32 %qscale2_5_promoted"   --->   Operation 547 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 548 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %p_loc73_load, i32 %qscale2_4_promoted"   --->   Operation 548 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 549 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %p_loc48_load, i32 %qscale1_7_promoted"   --->   Operation 549 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 550 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %p_loc49_load, i32 %qscale1_6_promoted"   --->   Operation 550 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 551 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %p_loc50_load, i32 %qscale1_1_promoted"   --->   Operation 551 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 552 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %p_loc51_load, i32 %qscale1_0_promoted"   --->   Operation 552 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 553 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %p_loc52_load, i32 %qscale1_3_promoted"   --->   Operation 553 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 554 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %p_loc53_load, i32 %qscale1_2_promoted"   --->   Operation 554 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 555 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %p_loc54_load, i32 %qscale1_5_promoted"   --->   Operation 555 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 556 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %p_loc55_load, i32 %qscale1_4_promoted"   --->   Operation 556 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 557 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %p_loc_load, i32 %qscale0_7_promoted"   --->   Operation 557 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 558 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %p_loc32_load, i32 %qscale0_6_promoted"   --->   Operation 558 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 559 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %p_loc33_load, i32 %qscale0_1_promoted"   --->   Operation 559 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 560 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %p_loc34_load, i32 %qscale0_0_promoted"   --->   Operation 560 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 561 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %p_loc35_load, i32 %qscale0_3_promoted"   --->   Operation 561 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 562 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %p_loc36_load, i32 %qscale0_2_promoted"   --->   Operation 562 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 563 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %p_loc37_load, i32 %qscale0_5_promoted"   --->   Operation 563 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 564 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %p_loc38_load, i32 %qscale0_4_promoted"   --->   Operation 564 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 2.94>
ST_13 : Operation 565 [1/1] (0.00ns)   --->   "%speclooptripcount_ln325 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 14, i64 14, i64 14" [src/awq_macro.cpp:325]   --->   Operation 565 'speclooptripcount' 'speclooptripcount_ln325' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 566 [1/1] (0.00ns)   --->   "%specloopname_ln324 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [src/awq_macro.cpp:324]   --->   Operation 566 'specloopname' 'specloopname_ln324' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 567 [1/2] (2.94ns)   --->   "%call_ln331 = call void @compute_mac, i32 %xi0_s_M_elems_V_0, i32 %xi0_s_M_elems_V_1, i32 %xi0_s_M_elems_V_2, i32 %xi0_s_M_elems_V_3, i32 %xi0_s_M_elems_V_4, i32 %xi0_s_M_elems_V_5, i32 %xi0_s_M_elems_V_6, i32 %xi0_s_M_elems_V_7, i32 %mro0_s_M_elems_V_0, i32 %mro0_s_M_elems_V_1, i32 %mro0_s_M_elems_V_2, i32 %mro0_s_M_elems_V_3, i32 %mro0_s_M_elems_V_4, i32 %mro0_s_M_elems_V_5, i32 %mro0_s_M_elems_V_6, i32 %mro0_s_M_elems_V_7, i4 %qzeros0, i4 %qzeros0_1, i4 %qzeros0_2, i4 %qzeros0_3, i4 %qzeros0_4, i4 %qzeros0_5, i4 %qzeros0_6, i4 %qzeros0_7, i32 %p_loc34_load, i32 %p_loc33_load, i32 %p_loc36_load, i32 %p_loc35_load, i32 %p_loc38_load, i32 %p_loc37_load, i32 %p_loc32_load, i32 %p_loc_load, i32 %pout_local0_0_copy, i32 %pout_local0_1_copy, i32 %pout_local0_2_copy, i32 %pout_local0_3_copy, i32 %pout_local0_4_copy, i32 %pout_local0_5_copy, i32 %pout_local0_6_copy, i32 %pout_local0_7_copy" [src/awq_macro.cpp:331]   --->   Operation 567 'call' 'call_ln331' <Predicate = true> <Delay = 2.94> <CoreType = "Generic">   --->   Generic Core
ST_13 : Operation 568 [1/2] (2.94ns)   --->   "%call_ln332 = call void @compute_mac, i32 %xi1_s_M_elems_V_0, i32 %xi1_s_M_elems_V_1, i32 %xi1_s_M_elems_V_2, i32 %xi1_s_M_elems_V_3, i32 %xi1_s_M_elems_V_4, i32 %xi1_s_M_elems_V_5, i32 %xi1_s_M_elems_V_6, i32 %xi1_s_M_elems_V_7, i32 %mro1_s_M_elems_V_0, i32 %mro1_s_M_elems_V_1, i32 %mro1_s_M_elems_V_2, i32 %mro1_s_M_elems_V_3, i32 %mro1_s_M_elems_V_4, i32 %mro1_s_M_elems_V_5, i32 %mro1_s_M_elems_V_6, i32 %mro1_s_M_elems_V_7, i4 %qzeros1, i4 %qzeros1_1, i4 %qzeros1_2, i4 %qzeros1_3, i4 %qzeros1_4, i4 %qzeros1_5, i4 %qzeros1_6, i4 %qzeros1_7, i32 %p_loc51_load, i32 %p_loc50_load, i32 %p_loc53_load, i32 %p_loc52_load, i32 %p_loc55_load, i32 %p_loc54_load, i32 %p_loc49_load, i32 %p_loc48_load, i32 %pout_local1_0_copy, i32 %pout_local1_1_copy, i32 %pout_local1_2_copy, i32 %pout_local1_3_copy, i32 %pout_local1_4_copy, i32 %pout_local1_5_copy, i32 %pout_local1_6_copy, i32 %pout_local1_7_copy" [src/awq_macro.cpp:332]   --->   Operation 568 'call' 'call_ln332' <Predicate = true> <Delay = 2.94> <CoreType = "Generic">   --->   Generic Core
ST_13 : Operation 569 [1/2] (2.94ns)   --->   "%call_ln333 = call void @compute_mac, i32 %xi2_s_M_elems_V_0, i32 %xi2_s_M_elems_V_1, i32 %xi2_s_M_elems_V_2, i32 %xi2_s_M_elems_V_3, i32 %xi2_s_M_elems_V_4, i32 %xi2_s_M_elems_V_5, i32 %xi2_s_M_elems_V_6, i32 %xi2_s_M_elems_V_7, i32 %mro2_s_M_elems_V_0, i32 %mro2_s_M_elems_V_1, i32 %mro2_s_M_elems_V_2, i32 %mro2_s_M_elems_V_3, i32 %mro2_s_M_elems_V_4, i32 %mro2_s_M_elems_V_5, i32 %mro2_s_M_elems_V_6, i32 %mro2_s_M_elems_V_7, i4 %qzeros2, i4 %qzeros2_1, i4 %qzeros2_2, i4 %qzeros2_3, i4 %qzeros2_4, i4 %qzeros2_5, i4 %qzeros2_6, i4 %qzeros2_7, i32 %p_loc69_load, i32 %p_loc68_load, i32 %p_loc71_load, i32 %p_loc70_load, i32 %p_loc73_load, i32 %p_loc72_load, i32 %p_loc67_load, i32 %p_loc66_load, i32 %pout_local2_0_copy, i32 %pout_local2_1_copy, i32 %pout_local2_2_copy, i32 %pout_local2_3_copy, i32 %pout_local2_4_copy, i32 %pout_local2_5_copy, i32 %pout_local2_6_copy, i32 %pout_local2_7_copy" [src/awq_macro.cpp:333]   --->   Operation 569 'call' 'call_ln333' <Predicate = true> <Delay = 2.94> <CoreType = "Generic">   --->   Generic Core
ST_13 : Operation 570 [1/2] (2.94ns)   --->   "%call_ln334 = call void @compute_mac, i32 %xi3_s_M_elems_V_0, i32 %xi3_s_M_elems_V_1, i32 %xi3_s_M_elems_V_2, i32 %xi3_s_M_elems_V_3, i32 %xi3_s_M_elems_V_4, i32 %xi3_s_M_elems_V_5, i32 %xi3_s_M_elems_V_6, i32 %xi3_s_M_elems_V_7, i32 %mro3_s_M_elems_V_0, i32 %mro3_s_M_elems_V_1, i32 %mro3_s_M_elems_V_2, i32 %mro3_s_M_elems_V_3, i32 %mro3_s_M_elems_V_4, i32 %mro3_s_M_elems_V_5, i32 %mro3_s_M_elems_V_6, i32 %mro3_s_M_elems_V_7, i4 %qzeros3, i4 %qzeros3_1, i4 %qzeros3_2, i4 %qzeros3_3, i4 %qzeros3_4, i4 %qzeros3_5, i4 %qzeros3_6, i4 %qzeros3_7, i32 %p_loc87_load, i32 %p_loc86_load, i32 %p_loc89_load, i32 %p_loc88_load, i32 %p_loc91_load, i32 %p_loc90_load, i32 %p_loc85_load, i32 %p_loc84_load, i32 %pout_local3_0_copy, i32 %pout_local3_1_copy, i32 %pout_local3_2_copy, i32 %pout_local3_3_copy, i32 %pout_local3_4_copy, i32 %pout_local3_5_copy, i32 %pout_local3_6_copy, i32 %pout_local3_7_copy" [src/awq_macro.cpp:334]   --->   Operation 570 'call' 'call_ln334' <Predicate = true> <Delay = 2.94> <CoreType = "Generic">   --->   Generic Core
ST_13 : Operation 571 [1/1] (0.00ns)   --->   "%br_ln324 = br void %for.cond28" [src/awq_macro.cpp:324]   --->   Operation 571 'br' 'br_ln324' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.825ns
The critical path consists of the following:
	wire read operation ('p_read_33') on port 'p_read122' [136]  (1.825 ns)

 <State 2>: 1.280ns
The critical path consists of the following:
	'load' operation 16 bit ('i', src/awq_macro.cpp:324) on local variable 'mrow', src/awq_macro.cpp:135 [423]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln324', src/awq_macro.cpp:324) [424]  (0.853 ns)
	'call' operation 0 bit ('call_ln0') to 'Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1' [465]  (0.427 ns)

 <State 3>: 1.643ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln326', src/awq_macro.cpp:326) to 'read_xi_to_stream' [462]  (1.643 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 1.643ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln139', src/awq_macro.cpp:139) to 'Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2' [476]  (1.643 ns)

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 1.643ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln139', src/awq_macro.cpp:139) to 'Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22' [494]  (1.643 ns)

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 1.643ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln139', src/awq_macro.cpp:139) to 'Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24' [513]  (1.643 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 1.643ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln139', src/awq_macro.cpp:139) to 'Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26' [534]  (1.643 ns)

 <State 12>: 0.721ns
The critical path consists of the following:
	'load' operation 32 bit ('p_loc_load') on local variable 'p_loc' [466]  (0.000 ns)
	'call' operation 0 bit ('call_ln331', src/awq_macro.cpp:331) to 'compute_mac' [547]  (0.721 ns)

 <State 13>: 2.948ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln331', src/awq_macro.cpp:331) to 'compute_mac' [547]  (2.948 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
