
*** Running vivado
    with args -log top_synth.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_synth.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_synth.tcl -notrace
Command: synth_design -top top_synth -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1360 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 427.133 ; gain = 96.363
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_synth' [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:23]
INFO: [Synth 8-6157] synthesizing module 'ctr_delay_macrocell' [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_level.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter_14bits' [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/counter_14bits.v:23]
	Parameter DELAY bound to: 2'b00 
	Parameter COUNTER bound to: 2'b01 
	Parameter POS_EDGE_MODE bound to: 2'b10 
	Parameter NEG_EDGE_MODE bound to: 2'b01 
	Parameter HIGH_LVLRST_MODE bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/counter_14bits.v:114]
INFO: [Synth 8-6155] done synthesizing module 'counter_14bits' (1#1) [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/counter_14bits.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter_8bits' [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/counter_8bits.v:22]
	Parameter DELAY bound to: 2'b00 
	Parameter COUNTER bound to: 2'b01 
	Parameter POS_EDGE_MODE bound to: 2'b10 
	Parameter NEG_EDGE_MODE bound to: 2'b01 
	Parameter HIGH_LVLRST_MODE bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/counter_8bits.v:113]
INFO: [Synth 8-6155] done synthesizing module 'counter_8bits' (2#1) [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/counter_8bits.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ctr_delay_macrocell' (3#1) [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_level.v:23]
WARNING: [Synth 8-350] instance 'U_ctr_delay_macrocell' of module 'ctr_delay_macrocell' requires 150 connections, but only 8 given [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:44]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.runs/synth_1/.Xil/Vivado-10680-DESKTOP-4H7CRNK/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (4#1) [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.runs/synth_1/.Xil/Vivado-10680-DESKTOP-4H7CRNK/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'U_ctr_delay_macrocell'. This will prevent further optimization [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'your_instance_name'. This will prevent further optimization [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:44]
INFO: [Synth 8-6155] done synthesizing module 'top_synth' (5#1) [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 482.383 ; gain = 151.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_rcosc_div4_ctr0 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_rcosc_div24_ctr0 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_rcosc_div64_ctr0 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_lfosc_ctr0 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_ring_osc_ctr0 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_matrix_ctr0 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_rst_ctr1 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_rcosc_ctr1 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_rcosc_div4_ctr1 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_rcosc_div24_ctr1 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_rcosc_div64_ctr1 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_lfosc_ctr1 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_ring_osc_ctr1 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_matrix_ctr1 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_clk_source_sel_ctr1[2] to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_clk_source_sel_ctr1[1] to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_clk_source_sel_ctr1[0] to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_rst_ctr2 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_rcosc_ctr2 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_rcosc_div4_ctr2 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_rcosc_div24_ctr2 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_rcosc_div64_ctr2 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_lfosc_ctr2 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_ring_osc_ctr2 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_matrix_ctr2 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_clk_source_sel_ctr2[2] to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_clk_source_sel_ctr2[1] to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_clk_source_sel_ctr2[0] to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_rst_ctr3 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_rcosc_ctr3 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_rcosc_div4_ctr3 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_rcosc_div24_ctr3 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_rcosc_div64_ctr3 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_lfosc_ctr3 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_ring_osc_ctr3 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_matrix_ctr3 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_clk_source_sel_ctr3[2] to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_clk_source_sel_ctr3[1] to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_clk_source_sel_ctr3[0] to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_rst_ctr4 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_rcosc_ctr4 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_rcosc_div4_ctr4 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_rcosc_div24_ctr4 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_rcosc_div64_ctr4 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_lfosc_ctr4 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_ring_osc_ctr4 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_matrix_ctr4 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_clk_source_sel_ctr4[2] to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_clk_source_sel_ctr4[1] to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_clk_source_sel_ctr4[0] to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_rst_ctr5 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_rcosc_ctr5 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_rcosc_div4_ctr5 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_rcosc_div24_ctr5 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_rcosc_div64_ctr5 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_lfosc_ctr5 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_ring_osc_ctr5 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_matrix_ctr5 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_clk_source_sel_ctr5[2] to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_clk_source_sel_ctr5[1] to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_clk_source_sel_ctr5[0] to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_rst_ctr6 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_rcosc_ctr6 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_rcosc_div4_ctr6 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_rcosc_div24_ctr6 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_rcosc_div64_ctr6 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_lfosc_ctr6 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_ring_osc_ctr6 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_matrix_ctr6 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_clk_source_sel_ctr6[2] to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_clk_source_sel_ctr6[1] to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_clk_source_sel_ctr6[0] to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_rst_ctr7 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_rcosc_ctr7 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_rcosc_div4_ctr7 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_rcosc_div24_ctr7 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_rcosc_div64_ctr7 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_lfosc_ctr7 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_ring_osc_ctr7 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_matrix_ctr7 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_clk_source_sel_ctr7[2] to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_clk_source_sel_ctr7[1] to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_clk_source_sel_ctr7[0] to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_rst_ctr8 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_rcosc_ctr8 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_rcosc_div4_ctr8 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_rcosc_div24_ctr8 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_rcosc_div64_ctr8 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_lfosc_ctr8 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_ring_osc_ctr8 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_matrix_ctr8 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_clk_source_sel_ctr8[2] to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_clk_source_sel_ctr8[1] to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_clk_source_sel_ctr8[0] to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_rst_ctr9 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_rcosc_ctr9 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_rcosc_div4_ctr9 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_rcosc_div24_ctr9 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_rcosc_div64_ctr9 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
WARNING: [Synth 8-3295] tying undriven pin U_ctr_delay_macrocell:i_ck_lfosc_ctr9 to constant 0 [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/top_synth.v:31]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 482.383 ; gain = 151.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 482.383 ; gain = 151.613
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'your_instance_name'
Finished Parsing XDC File [c:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'your_instance_name'
Parsing XDC File [C:/Users/ASUS/Desktop/FPGA/adc_v3/adc_v3.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc]
Finished Parsing XDC File [C:/Users/ASUS/Desktop/FPGA/adc_v3/adc_v3.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ASUS/Desktop/FPGA/adc_v3/adc_v3.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_synth_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_synth_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 808.527 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 808.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 808.527 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 808.527 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 808.527 ; gain = 477.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 808.527 ; gain = 477.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for your_instance_name. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 808.527 ; gain = 477.758
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "ctr_current_val" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_ctr_end" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctr_current_val" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_ctr_end" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'o_counter_out_reg' [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/counter_14bits.v:117]
WARNING: [Synth 8-327] inferring latch for variable 'o_counter_out_reg' [C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.srcs/sources_1/new/counter_8bits.v:116]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 808.527 ; gain = 477.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 12    
+---Registers : 
	                8 Bit    Registers := 12    
	                1 Bit    Registers := 30    
+---Muxes : 
	   4 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 150   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module counter_14bits 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module counter_8bits 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (CTR_DLY_6/o_counter_out_reg) is unused and will be removed from module ctr_delay_macrocell.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 808.527 ; gain = 477.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 808.527 ; gain = 477.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 822.547 ; gain = 491.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 825.395 ; gain = 494.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 825.395 ; gain = 494.625
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 825.395 ; gain = 494.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 825.395 ; gain = 494.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 825.395 ; gain = 494.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 825.395 ; gain = 494.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 825.395 ; gain = 494.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |ila_0  |     1|
|2     |CARRY4 |    60|
|3     |LUT1   |    30|
|4     |LUT2   |    52|
|5     |LUT3   |    34|
|6     |LUT4   |   257|
|7     |LUT5   |    22|
|8     |LUT6   |    54|
|9     |MUXF7  |    19|
|10    |FDRE   |   228|
|11    |FDSE   |    10|
|12    |LD     |     9|
|13    |IBUF   |     2|
|14    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+------------------------+--------------------+------+
|      |Instance                |Module              |Cells |
+------+------------------------+--------------------+------+
|1     |top                     |                    |   778|
|2     |  U_ctr_delay_macrocell |ctr_delay_macrocell |   774|
|3     |    CTR_DLY_0           |counter_14bits      |    89|
|4     |    CTR_DLY_1           |counter_14bits_0    |    89|
|5     |    CTR_DLY_2           |counter_14bits_1    |    89|
|6     |    CTR_DLY_3           |counter_14bits_2    |    89|
|7     |    CTR_DLY_4           |counter_8bits       |    71|
|8     |    CTR_DLY_5           |counter_8bits_3     |    71|
|9     |    CTR_DLY_6           |counter_8bits_4     |    63|
|10    |    CTR_DLY_7           |counter_8bits_5     |    71|
|11    |    CTR_DLY_8           |counter_8bits_6     |    71|
|12    |    CTR_DLY_9           |counter_8bits_7     |    71|
+------+------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 825.395 ; gain = 494.625
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 232 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 825.395 ; gain = 168.480
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 825.395 ; gain = 494.625
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 88 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 9 inverter(s) to 9 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 825.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  LD => LDCE (inverted pins: G): 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 825.395 ; gain = 496.359
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 825.395 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ASUS/Desktop/FPGA/DialogSemi/DialogSemi.runs/synth_1/top_synth.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_synth_utilization_synth.rpt -pb top_synth_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul  3 01:14:13 2020...
