Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue May 25 09:33:46 2021
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (70)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (35)
5. checking no_input_delay (86)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (70)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: GPIO_SWITCH[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GPIO_SWITCH[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GPIO_SWITCH[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_RESET_OUT/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (35)
-------------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (86)
-------------------------------
 There are 86 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.344     -625.798                   1479                65353        0.048        0.000                      0                65353        1.100        0.000                       0                 28316  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
CLK_10M          {0.000 50.000}       100.000         10.000          
CLK_200M         {0.000 2.500}        5.000           200.000         
  CLK_125M_1     {0.000 4.000}        8.000           125.000         
  PLL_CLKFB_2    {0.000 2.500}        5.000           200.000         
  PLL_CLKFB_3    {0.000 2.500}        5.000           200.000         
GMII_RX_CLK      {0.000 4.000}        8.000           125.000         
GMII_TX_CLK      {0.000 20.000}       40.000          25.000          
SYSCLK_200MP_IN  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_10M               96.008        0.000                      0                  131        0.145        0.000                      0                  131       49.600        0.000                       0                    69  
CLK_200M              -1.911     -486.685                   1365                63364        0.048        0.000                      0                63364        1.100        0.000                       0                 27622  
  CLK_125M_1           5.522        0.000                      0                  415        0.092        0.000                      0                  415        3.358        0.000                       0                   284  
  PLL_CLKFB_2                                                                                                                                                      3.929        0.000                       0                     2  
  PLL_CLKFB_3                                                                                                                                                      3.929        0.000                       0                     2  
GMII_RX_CLK            0.524        0.000                      0                  619        0.085        0.000                      0                  619        3.600        0.000                       0                   336  
SYSCLK_200MP_IN                                                                                                                                                    3.592        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_200M          CLK_10M                -0.121       -0.623                      8                   67        0.061        0.000                      0                   67  
input port clock  CLK_200M                3.331        0.000                      0                    2        0.453        0.000                      0                    2  
CLK_10M           CLK_200M               -0.612      -18.082                     59                 2544        0.529        0.000                      0                 2544  
CLK_125M_1        CLK_200M               -4.344      -12.983                      3                    3        1.767        0.000                      0                    3  
GMII_RX_CLK       CLK_200M               -2.986      -34.772                     12                   12        1.412        0.000                      0                   12  
CLK_200M          CLK_125M_1             -3.209      -54.360                     23                   23        0.614        0.000                      0                   23  
GMII_RX_CLK       CLK_125M_1              5.451        0.000                      0                   19        0.050        0.000                      0                   19  
CLK_200M          GMII_RX_CLK            -2.428      -18.293                      9                    9        0.130        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLK_200M           CLK_200M                 2.122        0.000                      0                  781        0.336        0.000                      0                  781  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_10M
  To Clock:  CLK_10M

Setup :            0  Failing Endpoints,  Worst Slack       96.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.008ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.303ns  (logic 0.832ns (25.190%)  route 2.471ns (74.810%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 102.526 - 100.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.393     2.949    CLK_10M_BUFG
    SLICE_X65Y148        FDRE                                         r  irMrsyncTime_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y148        FDRE (Prop_fdre_C_Q)         0.223     3.172 r  irMrsyncTime_reg[2]/Q
                         net (fo=2, routed)           0.587     3.759    LOC_REG/irMrsyncTime_reg[2]
    SLICE_X64Y150        LUT6 (Prop_lut6_I1_O)        0.043     3.802 r  LOC_REG/irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     3.802    LOC_REG/irTestMrsync_i_14_n_0
    SLICE_X64Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.061 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.061    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X64Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.114 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.114    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X64Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.239 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.416     4.654    nolabel_line175/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X62Y150        LUT2 (Prop_lut2_I1_O)        0.129     4.783 r  nolabel_line175/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.468     6.252    nolabel_line175_n_9
    SLICE_X65Y153        FDRE                                         r  irMrsyncTime_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.090   102.526    CLK_10M_BUFG
    SLICE_X65Y153        FDRE                                         r  irMrsyncTime_reg[20]/C
                         clock pessimism              0.133   102.659    
                         clock uncertainty           -0.095   102.564    
    SLICE_X65Y153        FDRE (Setup_fdre_C_R)       -0.304   102.260    irMrsyncTime_reg[20]
  -------------------------------------------------------------------
                         required time                        102.260    
                         arrival time                          -6.252    
  -------------------------------------------------------------------
                         slack                                 96.008    

Slack (MET) :             96.008ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.303ns  (logic 0.832ns (25.190%)  route 2.471ns (74.810%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 102.526 - 100.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.393     2.949    CLK_10M_BUFG
    SLICE_X65Y148        FDRE                                         r  irMrsyncTime_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y148        FDRE (Prop_fdre_C_Q)         0.223     3.172 r  irMrsyncTime_reg[2]/Q
                         net (fo=2, routed)           0.587     3.759    LOC_REG/irMrsyncTime_reg[2]
    SLICE_X64Y150        LUT6 (Prop_lut6_I1_O)        0.043     3.802 r  LOC_REG/irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     3.802    LOC_REG/irTestMrsync_i_14_n_0
    SLICE_X64Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.061 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.061    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X64Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.114 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.114    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X64Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.239 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.416     4.654    nolabel_line175/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X62Y150        LUT2 (Prop_lut2_I1_O)        0.129     4.783 r  nolabel_line175/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.468     6.252    nolabel_line175_n_9
    SLICE_X65Y153        FDRE                                         r  irMrsyncTime_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.090   102.526    CLK_10M_BUFG
    SLICE_X65Y153        FDRE                                         r  irMrsyncTime_reg[21]/C
                         clock pessimism              0.133   102.659    
                         clock uncertainty           -0.095   102.564    
    SLICE_X65Y153        FDRE (Setup_fdre_C_R)       -0.304   102.260    irMrsyncTime_reg[21]
  -------------------------------------------------------------------
                         required time                        102.260    
                         arrival time                          -6.252    
  -------------------------------------------------------------------
                         slack                                 96.008    

Slack (MET) :             96.008ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.303ns  (logic 0.832ns (25.190%)  route 2.471ns (74.810%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 102.526 - 100.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.393     2.949    CLK_10M_BUFG
    SLICE_X65Y148        FDRE                                         r  irMrsyncTime_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y148        FDRE (Prop_fdre_C_Q)         0.223     3.172 r  irMrsyncTime_reg[2]/Q
                         net (fo=2, routed)           0.587     3.759    LOC_REG/irMrsyncTime_reg[2]
    SLICE_X64Y150        LUT6 (Prop_lut6_I1_O)        0.043     3.802 r  LOC_REG/irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     3.802    LOC_REG/irTestMrsync_i_14_n_0
    SLICE_X64Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.061 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.061    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X64Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.114 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.114    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X64Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.239 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.416     4.654    nolabel_line175/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X62Y150        LUT2 (Prop_lut2_I1_O)        0.129     4.783 r  nolabel_line175/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.468     6.252    nolabel_line175_n_9
    SLICE_X65Y153        FDRE                                         r  irMrsyncTime_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.090   102.526    CLK_10M_BUFG
    SLICE_X65Y153        FDRE                                         r  irMrsyncTime_reg[22]/C
                         clock pessimism              0.133   102.659    
                         clock uncertainty           -0.095   102.564    
    SLICE_X65Y153        FDRE (Setup_fdre_C_R)       -0.304   102.260    irMrsyncTime_reg[22]
  -------------------------------------------------------------------
                         required time                        102.260    
                         arrival time                          -6.252    
  -------------------------------------------------------------------
                         slack                                 96.008    

Slack (MET) :             96.008ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.303ns  (logic 0.832ns (25.190%)  route 2.471ns (74.810%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 102.526 - 100.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.393     2.949    CLK_10M_BUFG
    SLICE_X65Y148        FDRE                                         r  irMrsyncTime_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y148        FDRE (Prop_fdre_C_Q)         0.223     3.172 r  irMrsyncTime_reg[2]/Q
                         net (fo=2, routed)           0.587     3.759    LOC_REG/irMrsyncTime_reg[2]
    SLICE_X64Y150        LUT6 (Prop_lut6_I1_O)        0.043     3.802 r  LOC_REG/irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     3.802    LOC_REG/irTestMrsync_i_14_n_0
    SLICE_X64Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.061 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.061    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X64Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.114 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.114    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X64Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.239 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.416     4.654    nolabel_line175/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X62Y150        LUT2 (Prop_lut2_I1_O)        0.129     4.783 r  nolabel_line175/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.468     6.252    nolabel_line175_n_9
    SLICE_X65Y153        FDRE                                         r  irMrsyncTime_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.090   102.526    CLK_10M_BUFG
    SLICE_X65Y153        FDRE                                         r  irMrsyncTime_reg[23]/C
                         clock pessimism              0.133   102.659    
                         clock uncertainty           -0.095   102.564    
    SLICE_X65Y153        FDRE (Setup_fdre_C_R)       -0.304   102.260    irMrsyncTime_reg[23]
  -------------------------------------------------------------------
                         required time                        102.260    
                         arrival time                          -6.252    
  -------------------------------------------------------------------
                         slack                                 96.008    

Slack (MET) :             96.094ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.217ns  (logic 0.832ns (25.859%)  route 2.385ns (74.141%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 102.526 - 100.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.393     2.949    CLK_10M_BUFG
    SLICE_X65Y148        FDRE                                         r  irMrsyncTime_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y148        FDRE (Prop_fdre_C_Q)         0.223     3.172 r  irMrsyncTime_reg[2]/Q
                         net (fo=2, routed)           0.587     3.759    LOC_REG/irMrsyncTime_reg[2]
    SLICE_X64Y150        LUT6 (Prop_lut6_I1_O)        0.043     3.802 r  LOC_REG/irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     3.802    LOC_REG/irTestMrsync_i_14_n_0
    SLICE_X64Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.061 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.061    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X64Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.114 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.114    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X64Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.239 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.416     4.654    nolabel_line175/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X62Y150        LUT2 (Prop_lut2_I1_O)        0.129     4.783 r  nolabel_line175/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.383     6.166    nolabel_line175_n_9
    SLICE_X65Y152        FDRE                                         r  irMrsyncTime_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.090   102.526    CLK_10M_BUFG
    SLICE_X65Y152        FDRE                                         r  irMrsyncTime_reg[16]/C
                         clock pessimism              0.133   102.659    
                         clock uncertainty           -0.095   102.564    
    SLICE_X65Y152        FDRE (Setup_fdre_C_R)       -0.304   102.260    irMrsyncTime_reg[16]
  -------------------------------------------------------------------
                         required time                        102.260    
                         arrival time                          -6.166    
  -------------------------------------------------------------------
                         slack                                 96.094    

Slack (MET) :             96.094ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.217ns  (logic 0.832ns (25.859%)  route 2.385ns (74.141%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 102.526 - 100.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.393     2.949    CLK_10M_BUFG
    SLICE_X65Y148        FDRE                                         r  irMrsyncTime_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y148        FDRE (Prop_fdre_C_Q)         0.223     3.172 r  irMrsyncTime_reg[2]/Q
                         net (fo=2, routed)           0.587     3.759    LOC_REG/irMrsyncTime_reg[2]
    SLICE_X64Y150        LUT6 (Prop_lut6_I1_O)        0.043     3.802 r  LOC_REG/irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     3.802    LOC_REG/irTestMrsync_i_14_n_0
    SLICE_X64Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.061 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.061    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X64Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.114 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.114    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X64Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.239 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.416     4.654    nolabel_line175/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X62Y150        LUT2 (Prop_lut2_I1_O)        0.129     4.783 r  nolabel_line175/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.383     6.166    nolabel_line175_n_9
    SLICE_X65Y152        FDRE                                         r  irMrsyncTime_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.090   102.526    CLK_10M_BUFG
    SLICE_X65Y152        FDRE                                         r  irMrsyncTime_reg[17]/C
                         clock pessimism              0.133   102.659    
                         clock uncertainty           -0.095   102.564    
    SLICE_X65Y152        FDRE (Setup_fdre_C_R)       -0.304   102.260    irMrsyncTime_reg[17]
  -------------------------------------------------------------------
                         required time                        102.260    
                         arrival time                          -6.166    
  -------------------------------------------------------------------
                         slack                                 96.094    

Slack (MET) :             96.094ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.217ns  (logic 0.832ns (25.859%)  route 2.385ns (74.141%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 102.526 - 100.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.393     2.949    CLK_10M_BUFG
    SLICE_X65Y148        FDRE                                         r  irMrsyncTime_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y148        FDRE (Prop_fdre_C_Q)         0.223     3.172 r  irMrsyncTime_reg[2]/Q
                         net (fo=2, routed)           0.587     3.759    LOC_REG/irMrsyncTime_reg[2]
    SLICE_X64Y150        LUT6 (Prop_lut6_I1_O)        0.043     3.802 r  LOC_REG/irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     3.802    LOC_REG/irTestMrsync_i_14_n_0
    SLICE_X64Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.061 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.061    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X64Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.114 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.114    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X64Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.239 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.416     4.654    nolabel_line175/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X62Y150        LUT2 (Prop_lut2_I1_O)        0.129     4.783 r  nolabel_line175/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.383     6.166    nolabel_line175_n_9
    SLICE_X65Y152        FDRE                                         r  irMrsyncTime_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.090   102.526    CLK_10M_BUFG
    SLICE_X65Y152        FDRE                                         r  irMrsyncTime_reg[18]/C
                         clock pessimism              0.133   102.659    
                         clock uncertainty           -0.095   102.564    
    SLICE_X65Y152        FDRE (Setup_fdre_C_R)       -0.304   102.260    irMrsyncTime_reg[18]
  -------------------------------------------------------------------
                         required time                        102.260    
                         arrival time                          -6.166    
  -------------------------------------------------------------------
                         slack                                 96.094    

Slack (MET) :             96.094ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.217ns  (logic 0.832ns (25.859%)  route 2.385ns (74.141%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 102.526 - 100.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.393     2.949    CLK_10M_BUFG
    SLICE_X65Y148        FDRE                                         r  irMrsyncTime_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y148        FDRE (Prop_fdre_C_Q)         0.223     3.172 r  irMrsyncTime_reg[2]/Q
                         net (fo=2, routed)           0.587     3.759    LOC_REG/irMrsyncTime_reg[2]
    SLICE_X64Y150        LUT6 (Prop_lut6_I1_O)        0.043     3.802 r  LOC_REG/irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     3.802    LOC_REG/irTestMrsync_i_14_n_0
    SLICE_X64Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.061 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.061    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X64Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.114 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.114    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X64Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.239 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.416     4.654    nolabel_line175/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X62Y150        LUT2 (Prop_lut2_I1_O)        0.129     4.783 r  nolabel_line175/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.383     6.166    nolabel_line175_n_9
    SLICE_X65Y152        FDRE                                         r  irMrsyncTime_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.090   102.526    CLK_10M_BUFG
    SLICE_X65Y152        FDRE                                         r  irMrsyncTime_reg[19]/C
                         clock pessimism              0.133   102.659    
                         clock uncertainty           -0.095   102.564    
    SLICE_X65Y152        FDRE (Setup_fdre_C_R)       -0.304   102.260    irMrsyncTime_reg[19]
  -------------------------------------------------------------------
                         required time                        102.260    
                         arrival time                          -6.166    
  -------------------------------------------------------------------
                         slack                                 96.094    

Slack (MET) :             96.183ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.128ns  (logic 0.832ns (26.599%)  route 2.296ns (73.401%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 102.526 - 100.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.393     2.949    CLK_10M_BUFG
    SLICE_X65Y148        FDRE                                         r  irMrsyncTime_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y148        FDRE (Prop_fdre_C_Q)         0.223     3.172 r  irMrsyncTime_reg[2]/Q
                         net (fo=2, routed)           0.587     3.759    LOC_REG/irMrsyncTime_reg[2]
    SLICE_X64Y150        LUT6 (Prop_lut6_I1_O)        0.043     3.802 r  LOC_REG/irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     3.802    LOC_REG/irTestMrsync_i_14_n_0
    SLICE_X64Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.061 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.061    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X64Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.114 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.114    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X64Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.239 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.416     4.654    nolabel_line175/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X62Y150        LUT2 (Prop_lut2_I1_O)        0.129     4.783 r  nolabel_line175/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.293     6.077    nolabel_line175_n_9
    SLICE_X65Y151        FDRE                                         r  irMrsyncTime_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.090   102.526    CLK_10M_BUFG
    SLICE_X65Y151        FDRE                                         r  irMrsyncTime_reg[12]/C
                         clock pessimism              0.133   102.659    
                         clock uncertainty           -0.095   102.564    
    SLICE_X65Y151        FDRE (Setup_fdre_C_R)       -0.304   102.260    irMrsyncTime_reg[12]
  -------------------------------------------------------------------
                         required time                        102.260    
                         arrival time                          -6.077    
  -------------------------------------------------------------------
                         slack                                 96.183    

Slack (MET) :             96.183ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.128ns  (logic 0.832ns (26.599%)  route 2.296ns (73.401%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 102.526 - 100.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.393     2.949    CLK_10M_BUFG
    SLICE_X65Y148        FDRE                                         r  irMrsyncTime_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y148        FDRE (Prop_fdre_C_Q)         0.223     3.172 r  irMrsyncTime_reg[2]/Q
                         net (fo=2, routed)           0.587     3.759    LOC_REG/irMrsyncTime_reg[2]
    SLICE_X64Y150        LUT6 (Prop_lut6_I1_O)        0.043     3.802 r  LOC_REG/irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     3.802    LOC_REG/irTestMrsync_i_14_n_0
    SLICE_X64Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.061 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.061    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X64Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.114 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.114    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X64Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.239 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.416     4.654    nolabel_line175/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X62Y150        LUT2 (Prop_lut2_I1_O)        0.129     4.783 r  nolabel_line175/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.293     6.077    nolabel_line175_n_9
    SLICE_X65Y151        FDRE                                         r  irMrsyncTime_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.090   102.526    CLK_10M_BUFG
    SLICE_X65Y151        FDRE                                         r  irMrsyncTime_reg[13]/C
                         clock pessimism              0.133   102.659    
                         clock uncertainty           -0.095   102.564    
    SLICE_X65Y151        FDRE (Setup_fdre_C_R)       -0.304   102.260    irMrsyncTime_reg[13]
  -------------------------------------------------------------------
                         required time                        102.260    
                         arrival time                          -6.077    
  -------------------------------------------------------------------
                         slack                                 96.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.253ns (71.272%)  route 0.102ns (28.728%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.429ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.595     1.213    CLK_10M_BUFG
    SLICE_X65Y149        FDRE                                         r  irMrsyncTime_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y149        FDRE (Prop_fdre_C_Q)         0.100     1.313 r  irMrsyncTime_reg[7]/Q
                         net (fo=2, routed)           0.101     1.414    irMrsyncTime_reg[7]
    SLICE_X65Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.526 r  irMrsyncTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.527    irMrsyncTime_reg[4]_i_1_n_0
    SLICE_X65Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.568 r  irMrsyncTime_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.568    irMrsyncTime_reg[8]_i_1_n_7
    SLICE_X65Y150        FDRE                                         r  irMrsyncTime_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.742     1.429    CLK_10M_BUFG
    SLICE_X65Y150        FDRE                                         r  irMrsyncTime_reg[8]/C
                         clock pessimism             -0.077     1.352    
    SLICE_X65Y150        FDRE (Hold_fdre_C_D)         0.071     1.423    irMrsyncTime_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 irSpillTime_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.253ns (69.778%)  route 0.110ns (30.222%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.430ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.596     1.214    CLK_10M_BUFG
    SLICE_X57Y149        FDRE                                         r  irSpillTime_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y149        FDRE (Prop_fdre_C_Q)         0.100     1.314 r  irSpillTime_reg[23]/Q
                         net (fo=3, routed)           0.109     1.423    irSpillTime_reg[23]
    SLICE_X57Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.535 r  irSpillTime_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.536    irSpillTime_reg[20]_i_1_n_0
    SLICE_X57Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.577 r  irSpillTime_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.577    irSpillTime_reg[24]_i_1_n_7
    SLICE_X57Y150        FDRE                                         r  irSpillTime_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.743     1.430    CLK_10M_BUFG
    SLICE_X57Y150        FDRE                                         r  irSpillTime_reg[24]/C
                         clock pessimism             -0.077     1.353    
    SLICE_X57Y150        FDRE (Hold_fdre_C_D)         0.071     1.424    irSpillTime_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.264ns (72.135%)  route 0.102ns (27.865%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.429ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.595     1.213    CLK_10M_BUFG
    SLICE_X65Y149        FDRE                                         r  irMrsyncTime_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y149        FDRE (Prop_fdre_C_Q)         0.100     1.313 r  irMrsyncTime_reg[7]/Q
                         net (fo=2, routed)           0.101     1.414    irMrsyncTime_reg[7]
    SLICE_X65Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.526 r  irMrsyncTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.527    irMrsyncTime_reg[4]_i_1_n_0
    SLICE_X65Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     1.579 r  irMrsyncTime_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.579    irMrsyncTime_reg[8]_i_1_n_5
    SLICE_X65Y150        FDRE                                         r  irMrsyncTime_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.742     1.429    CLK_10M_BUFG
    SLICE_X65Y150        FDRE                                         r  irMrsyncTime_reg[10]/C
                         clock pessimism             -0.077     1.352    
    SLICE_X65Y150        FDRE (Hold_fdre_C_D)         0.071     1.423    irMrsyncTime_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 irSpillTime_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.264ns (70.668%)  route 0.110ns (29.332%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.430ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.596     1.214    CLK_10M_BUFG
    SLICE_X57Y149        FDRE                                         r  irSpillTime_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y149        FDRE (Prop_fdre_C_Q)         0.100     1.314 r  irSpillTime_reg[23]/Q
                         net (fo=3, routed)           0.109     1.423    irSpillTime_reg[23]
    SLICE_X57Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.535 r  irSpillTime_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.536    irSpillTime_reg[20]_i_1_n_0
    SLICE_X57Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     1.588 r  irSpillTime_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.588    irSpillTime_reg[24]_i_1_n_5
    SLICE_X57Y150        FDRE                                         r  irSpillTime_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.743     1.430    CLK_10M_BUFG
    SLICE_X57Y150        FDRE                                         r  irSpillTime_reg[26]/C
                         clock pessimism             -0.077     1.353    
    SLICE_X57Y150        FDRE (Hold_fdre_C_D)         0.071     1.424    irSpillTime_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.272ns (72.731%)  route 0.102ns (27.269%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.429ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.595     1.213    CLK_10M_BUFG
    SLICE_X65Y149        FDRE                                         r  irMrsyncTime_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y149        FDRE (Prop_fdre_C_Q)         0.100     1.313 r  irMrsyncTime_reg[7]/Q
                         net (fo=2, routed)           0.101     1.414    irMrsyncTime_reg[7]
    SLICE_X65Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.526 r  irMrsyncTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.527    irMrsyncTime_reg[4]_i_1_n_0
    SLICE_X65Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     1.587 r  irMrsyncTime_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.587    irMrsyncTime_reg[8]_i_1_n_6
    SLICE_X65Y150        FDRE                                         r  irMrsyncTime_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.742     1.429    CLK_10M_BUFG
    SLICE_X65Y150        FDRE                                         r  irMrsyncTime_reg[9]/C
                         clock pessimism             -0.077     1.352    
    SLICE_X65Y150        FDRE (Hold_fdre_C_D)         0.071     1.423    irMrsyncTime_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.277ns (73.091%)  route 0.102ns (26.909%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.429ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.595     1.213    CLK_10M_BUFG
    SLICE_X65Y149        FDRE                                         r  irMrsyncTime_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y149        FDRE (Prop_fdre_C_Q)         0.100     1.313 r  irMrsyncTime_reg[7]/Q
                         net (fo=2, routed)           0.101     1.414    irMrsyncTime_reg[7]
    SLICE_X65Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.526 r  irMrsyncTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.527    irMrsyncTime_reg[4]_i_1_n_0
    SLICE_X65Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     1.592 r  irMrsyncTime_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.592    irMrsyncTime_reg[8]_i_1_n_4
    SLICE_X65Y150        FDRE                                         r  irMrsyncTime_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.742     1.429    CLK_10M_BUFG
    SLICE_X65Y150        FDRE                                         r  irMrsyncTime_reg[11]/C
                         clock pessimism             -0.077     1.352    
    SLICE_X65Y150        FDRE (Hold_fdre_C_D)         0.071     1.423    irMrsyncTime_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.278ns (73.162%)  route 0.102ns (26.838%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.429ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.595     1.213    CLK_10M_BUFG
    SLICE_X65Y149        FDRE                                         r  irMrsyncTime_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y149        FDRE (Prop_fdre_C_Q)         0.100     1.313 r  irMrsyncTime_reg[7]/Q
                         net (fo=2, routed)           0.101     1.414    irMrsyncTime_reg[7]
    SLICE_X65Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.526 r  irMrsyncTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.527    irMrsyncTime_reg[4]_i_1_n_0
    SLICE_X65Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.552 r  irMrsyncTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.552    irMrsyncTime_reg[8]_i_1_n_0
    SLICE_X65Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.593 r  irMrsyncTime_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.593    irMrsyncTime_reg[12]_i_1_n_7
    SLICE_X65Y151        FDRE                                         r  irMrsyncTime_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.742     1.429    CLK_10M_BUFG
    SLICE_X65Y151        FDRE                                         r  irMrsyncTime_reg[12]/C
                         clock pessimism             -0.077     1.352    
    SLICE_X65Y151        FDRE (Hold_fdre_C_D)         0.071     1.423    irMrsyncTime_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 irSpillTime_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.272ns (71.283%)  route 0.110ns (28.717%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.430ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.596     1.214    CLK_10M_BUFG
    SLICE_X57Y149        FDRE                                         r  irSpillTime_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y149        FDRE (Prop_fdre_C_Q)         0.100     1.314 r  irSpillTime_reg[23]/Q
                         net (fo=3, routed)           0.109     1.423    irSpillTime_reg[23]
    SLICE_X57Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.535 r  irSpillTime_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.536    irSpillTime_reg[20]_i_1_n_0
    SLICE_X57Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     1.596 r  irSpillTime_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.596    irSpillTime_reg[24]_i_1_n_6
    SLICE_X57Y150        FDRE                                         r  irSpillTime_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.743     1.430    CLK_10M_BUFG
    SLICE_X57Y150        FDRE                                         r  irSpillTime_reg[25]/C
                         clock pessimism             -0.077     1.353    
    SLICE_X57Y150        FDRE (Hold_fdre_C_D)         0.071     1.424    irSpillTime_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 irSpillTime_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.277ns (71.654%)  route 0.110ns (28.346%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.430ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.596     1.214    CLK_10M_BUFG
    SLICE_X57Y149        FDRE                                         r  irSpillTime_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y149        FDRE (Prop_fdre_C_Q)         0.100     1.314 r  irSpillTime_reg[23]/Q
                         net (fo=3, routed)           0.109     1.423    irSpillTime_reg[23]
    SLICE_X57Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.535 r  irSpillTime_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.536    irSpillTime_reg[20]_i_1_n_0
    SLICE_X57Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     1.601 r  irSpillTime_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.601    irSpillTime_reg[24]_i_1_n_4
    SLICE_X57Y150        FDRE                                         r  irSpillTime_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.743     1.430    CLK_10M_BUFG
    SLICE_X57Y150        FDRE                                         r  irSpillTime_reg[27]/C
                         clock pessimism             -0.077     1.353    
    SLICE_X57Y150        FDRE (Hold_fdre_C_D)         0.071     1.424    irSpillTime_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 irSpillTime_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.278ns (71.727%)  route 0.110ns (28.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.430ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.596     1.214    CLK_10M_BUFG
    SLICE_X57Y149        FDRE                                         r  irSpillTime_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y149        FDRE (Prop_fdre_C_Q)         0.100     1.314 r  irSpillTime_reg[23]/Q
                         net (fo=3, routed)           0.109     1.423    irSpillTime_reg[23]
    SLICE_X57Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.535 r  irSpillTime_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.536    irSpillTime_reg[20]_i_1_n_0
    SLICE_X57Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.561 r  irSpillTime_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.561    irSpillTime_reg[24]_i_1_n_0
    SLICE_X57Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.602 r  irSpillTime_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.602    irSpillTime_reg[28]_i_1_n_7
    SLICE_X57Y151        FDRE                                         r  irSpillTime_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.743     1.430    CLK_10M_BUFG
    SLICE_X57Y151        FDRE                                         r  irSpillTime_reg[28]/C
                         clock pessimism             -0.077     1.353    
    SLICE_X57Y151        FDRE (Hold_fdre_C_D)         0.071     1.424    irSpillTime_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10M
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { PLLE2_DEBUG/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.409         100.000     98.591     BUFGCTRL_X0Y3   CLK_10M_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.071         100.000     98.929     PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKOUT1
Min Period        n/a     FDRE/C             n/a            0.750         100.000     99.250     SLICE_X68Y149   irTestSpill_reg[1]/C
Min Period        n/a     FDSE/C             n/a            0.700         100.000     99.300     SLICE_X65Y148   irMrsyncTime_reg[0]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X65Y150   irMrsyncTime_reg[10]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X65Y150   irMrsyncTime_reg[11]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X65Y151   irMrsyncTime_reg[12]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X65Y151   irMrsyncTime_reg[13]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X65Y151   irMrsyncTime_reg[14]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X65Y151   irMrsyncTime_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.400         50.000      49.600     SLICE_X68Y149   irTestSpill_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         50.000      49.600     SLICE_X68Y149   irTestSpill_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.350         50.000      49.650     SLICE_X65Y148   irMrsyncTime_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X65Y148   irMrsyncTime_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X65Y153   irMrsyncTime_reg[20]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X65Y153   irMrsyncTime_reg[21]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X65Y153   irMrsyncTime_reg[22]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X65Y153   irMrsyncTime_reg[23]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X65Y154   irMrsyncTime_reg[24]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X65Y154   irMrsyncTime_reg[25]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X65Y150   irMrsyncTime_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X65Y150   irMrsyncTime_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X65Y151   irMrsyncTime_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X65Y151   irMrsyncTime_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X65Y151   irMrsyncTime_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X65Y151   irMrsyncTime_reg[15]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X65Y152   irMrsyncTime_reg[16]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X65Y152   irMrsyncTime_reg[17]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X65Y152   irMrsyncTime_reg[18]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X65Y152   irMrsyncTime_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  CLK_200M

Setup :         1365  Failing Endpoints,  Worst Slack       -1.911ns,  Total Violation     -486.685ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.911ns  (required time - arrival time)
  Source:                 LOC_REG/x02_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[58].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.902ns  (logic 0.266ns (3.854%)  route 6.636ns (96.146%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 6.476 - 5.000 ) 
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.220     1.220    LOC_REG/CLK_200M
    SLICE_X60Y158        FDCE                                         r  LOC_REG/x02_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y158        FDCE (Prop_fdce_C_Q)         0.223     1.443 f  LOC_REG/x02_Reg_reg[0]/Q
                         net (fo=225, routed)         6.334     7.777    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[58].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X106Y52        LUT2 (Prop_lut2_I1_O)        0.043     7.820 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[58].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_330_LOPT_REMAP/O
                         net (fo=1, routed)           0.302     8.122    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[58].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_277
    RAMB36_X3Y10         RAMB36E1                                     r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[58].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.476     6.476    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[58].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[58].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.013     6.489    
                         clock uncertainty           -0.035     6.454    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.243     6.211    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[58].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.211    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                 -1.911    

Slack (VIOLATED) :        -1.875ns  (required time - arrival time)
  Source:                 LOC_REG/x02_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[24].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 0.266ns (3.843%)  route 6.655ns (96.157%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 6.531 - 5.000 ) 
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.220     1.220    LOC_REG/CLK_200M
    SLICE_X60Y158        FDCE                                         r  LOC_REG/x02_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y158        FDCE (Prop_fdce_C_Q)         0.223     1.443 f  LOC_REG/x02_Reg_reg[0]/Q
                         net (fo=225, routed)         6.446     7.889    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[24].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X133Y92        LUT2 (Prop_lut2_I1_O)        0.043     7.932 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[24].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_552_LOPT_REMAP/O
                         net (fo=1, routed)           0.209     8.141    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[24].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_388
    RAMB36_X5Y18         RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[24].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.531     6.531    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[24].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y18         RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[24].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.013     6.544    
                         clock uncertainty           -0.035     6.509    
    RAMB36_X5Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.243     6.266    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[24].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -8.141    
  -------------------------------------------------------------------
                         slack                                 -1.875    

Slack (VIOLATED) :        -1.819ns  (required time - arrival time)
  Source:                 LOC_REG/x02_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.767ns  (logic 0.270ns (3.990%)  route 6.497ns (96.010%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 6.524 - 5.000 ) 
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.220     1.220    LOC_REG/CLK_200M
    SLICE_X60Y158        FDCE                                         r  LOC_REG/x02_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y158        FDCE (Prop_fdce_C_Q)         0.223     1.443 f  LOC_REG/x02_Reg_reg[0]/Q
                         net (fo=225, routed)         6.118     7.561    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X132Y85        LUT2 (Prop_lut2_I1_O)        0.047     7.608 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_264_LOPT_REMAP/O
                         net (fo=1, routed)           0.378     7.987    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_244
    RAMB36_X5Y16         RAMB36E1                                     r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.524     6.524    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y16         RAMB36E1                                     r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.013     6.537    
                         clock uncertainty           -0.035     6.502    
    RAMB36_X5Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.334     6.168    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.168    
                         arrival time                          -7.987    
  -------------------------------------------------------------------
                         slack                                 -1.819    

Slack (VIOLATED) :        -1.762ns  (required time - arrival time)
  Source:                 LOC_REG/x02_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[5].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.712ns  (logic 0.272ns (4.052%)  route 6.440ns (95.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 6.528 - 5.000 ) 
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.220     1.220    LOC_REG/CLK_200M
    SLICE_X60Y158        FDCE                                         r  LOC_REG/x02_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y158        FDCE (Prop_fdce_C_Q)         0.223     1.443 f  LOC_REG/x02_Reg_reg[0]/Q
                         net (fo=225, routed)         6.141     7.584    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[5].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X123Y50        LUT2 (Prop_lut2_I1_O)        0.049     7.633 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[5].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_334_LOPT_REMAP/O
                         net (fo=1, routed)           0.299     7.932    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[5].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_279
    RAMB36_X4Y10         RAMB36E1                                     r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[5].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.528     6.528    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[5].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y10         RAMB36E1                                     r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[5].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.013     6.541    
                         clock uncertainty           -0.035     6.506    
    RAMB36_X4Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.336     6.170    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[5].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.170    
                         arrival time                          -7.932    
  -------------------------------------------------------------------
                         slack                                 -1.762    

Slack (VIOLATED) :        -1.758ns  (required time - arrival time)
  Source:                 LOC_REG/x02_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[30].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.793ns  (logic 0.266ns (3.916%)  route 6.527ns (96.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 6.520 - 5.000 ) 
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.220     1.220    LOC_REG/CLK_200M
    SLICE_X60Y158        FDCE                                         r  LOC_REG/x02_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y158        FDCE (Prop_fdce_C_Q)         0.223     1.443 f  LOC_REG/x02_Reg_reg[0]/Q
                         net (fo=225, routed)         6.195     7.638    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[30].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X143Y77        LUT2 (Prop_lut2_I1_O)        0.043     7.681 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[30].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_270_LOPT_REMAP/O
                         net (fo=1, routed)           0.332     8.013    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[30].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_247
    RAMB36_X6Y15         RAMB36E1                                     r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[30].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.520     6.520    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[30].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X6Y15         RAMB36E1                                     r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[30].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.013     6.533    
                         clock uncertainty           -0.035     6.498    
    RAMB36_X6Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.243     6.255    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[30].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.255    
                         arrival time                          -8.013    
  -------------------------------------------------------------------
                         slack                                 -1.758    

Slack (VIOLATED) :        -1.757ns  (required time - arrival time)
  Source:                 top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/regEOD0_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/doRESET_reg/D
                            (rising edge-triggered cell FDSE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.715ns  (logic 0.330ns (4.914%)  route 6.385ns (95.086%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.335ns = ( 6.335 - 5.000 ) 
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.390     1.390    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/CLK_200M
    SLICE_X79Y149        FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/regEOD0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y149        FDRE (Prop_fdre_C_Q)         0.204     1.594 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/regEOD0_reg/Q
                         net (fo=148, routed)         6.385     7.979    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/regEOD0
    SLICE_X129Y104       LUT3 (Prop_lut3_I1_O)        0.126     8.105 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/doRESET_i_1__27/O
                         net (fo=1, routed)           0.000     8.105    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/doRESET_i_1__27_n_0
    SLICE_X129Y104       FDSE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/doRESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.335     6.335    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/CLK_200M
    SLICE_X129Y104       FDSE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/doRESET_reg/C
                         clock pessimism              0.015     6.350    
                         clock uncertainty           -0.035     6.315    
    SLICE_X129Y104       FDSE (Setup_fdse_C_D)        0.034     6.349    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/doRESET_reg
  -------------------------------------------------------------------
                         required time                          6.349    
                         arrival time                          -8.105    
  -------------------------------------------------------------------
                         slack                                 -1.757    

Slack (VIOLATED) :        -1.731ns  (required time - arrival time)
  Source:                 LOC_REG/x02_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/CHECK_EOD[0].regRST_reg[0]_replica_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.918ns  (logic 0.266ns (3.845%)  route 6.652ns (96.155%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 6.449 - 5.000 ) 
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.220     1.220    LOC_REG/CLK_200M
    SLICE_X60Y158        FDCE                                         r  LOC_REG/x02_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y158        FDCE (Prop_fdce_C_Q)         0.223     1.443 r  LOC_REG/x02_Reg_reg[0]/Q
                         net (fo=225, routed)         0.832     2.275    nolabel_line175/lopt
    SLICE_X51Y173        LUT2 (Prop_lut2_I1_O)        0.043     2.318 r  nolabel_line175/CHANNEL_BLK[0].regEN_i_1__1/O
                         net (fo=531, routed)         5.820     8.138    top_mcs/irWrite_reg[5]
    SLICE_X119Y66        FDRE                                         r  top_mcs/CHECK_EOD[0].regRST_reg[0]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.449     6.449    top_mcs/CLK_200M
    SLICE_X119Y66        FDRE                                         r  top_mcs/CHECK_EOD[0].regRST_reg[0]_replica_2/C
                         clock pessimism              0.013     6.462    
                         clock uncertainty           -0.035     6.427    
    SLICE_X119Y66        FDRE (Setup_fdre_C_D)       -0.019     6.408    top_mcs/CHECK_EOD[0].regRST_reg[0]_replica_2
  -------------------------------------------------------------------
                         required time                          6.408    
                         arrival time                          -8.138    
  -------------------------------------------------------------------
                         slack                                 -1.731    

Slack (VIOLATED) :        -1.721ns  (required time - arrival time)
  Source:                 LOC_REG/x02_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[19].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.764ns  (logic 0.266ns (3.933%)  route 6.498ns (96.067%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 6.528 - 5.000 ) 
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.220     1.220    LOC_REG/CLK_200M
    SLICE_X60Y158        FDCE                                         r  LOC_REG/x02_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y158        FDCE (Prop_fdce_C_Q)         0.223     1.443 f  LOC_REG/x02_Reg_reg[0]/Q
                         net (fo=225, routed)         6.118     7.561    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[19].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X132Y85        LUT2 (Prop_lut2_I1_O)        0.043     7.604 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[19].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_244_LOPT_REMAP/O
                         net (fo=1, routed)           0.380     7.984    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[19].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_234
    RAMB36_X5Y17         RAMB36E1                                     r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[19].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.528     6.528    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[19].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y17         RAMB36E1                                     r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[19].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.013     6.541    
                         clock uncertainty           -0.035     6.506    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.243     6.263    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[19].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.263    
                         arrival time                          -7.984    
  -------------------------------------------------------------------
                         slack                                 -1.721    

Slack (VIOLATED) :        -1.618ns  (required time - arrival time)
  Source:                 LOC_REG/x02_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[29].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.565ns  (logic 0.274ns (4.174%)  route 6.291ns (95.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.523ns = ( 6.523 - 5.000 ) 
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.220     1.220    LOC_REG/CLK_200M
    SLICE_X60Y158        FDCE                                         r  LOC_REG/x02_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y158        FDCE (Prop_fdce_C_Q)         0.223     1.443 f  LOC_REG/x02_Reg_reg[0]/Q
                         net (fo=225, routed)         5.902     7.345    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[29].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X132Y75        LUT2 (Prop_lut2_I1_O)        0.051     7.396 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[29].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_266_LOPT_REMAP/O
                         net (fo=1, routed)           0.389     7.785    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[29].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_245
    RAMB36_X5Y14         RAMB36E1                                     r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[29].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.523     6.523    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[29].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y14         RAMB36E1                                     r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[29].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.013     6.536    
                         clock uncertainty           -0.035     6.501    
    RAMB36_X5Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.334     6.167    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[29].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.167    
                         arrival time                          -7.785    
  -------------------------------------------------------------------
                         slack                                 -1.618    

Slack (VIOLATED) :        -1.617ns  (required time - arrival time)
  Source:                 top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/regEOD0_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[63].shift_cntr/doRESET_reg/D
                            (rising edge-triggered cell FDSE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.508ns  (logic 0.330ns (5.071%)  route 6.178ns (94.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.267ns = ( 6.267 - 5.000 ) 
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.390     1.390    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/CLK_200M
    SLICE_X79Y149        FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/regEOD0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y149        FDRE (Prop_fdre_C_Q)         0.204     1.594 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/regEOD0_reg/Q
                         net (fo=148, routed)         6.178     7.772    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[63].shift_cntr/regEOD0
    SLICE_X88Y114        LUT3 (Prop_lut3_I1_O)        0.126     7.898 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[63].shift_cntr/doRESET_i_1__62/O
                         net (fo=1, routed)           0.000     7.898    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[63].shift_cntr/doRESET_i_1__62_n_0
    SLICE_X88Y114        FDSE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[63].shift_cntr/doRESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.267     6.267    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[63].shift_cntr/CLK_200M
    SLICE_X88Y114        FDSE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[63].shift_cntr/doRESET_reg/C
                         clock pessimism              0.015     6.282    
                         clock uncertainty           -0.035     6.247    
    SLICE_X88Y114        FDSE (Setup_fdse_C_D)        0.034     6.281    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[63].shift_cntr/doRESET_reg
  -------------------------------------------------------------------
                         required time                          6.281    
                         arrival time                          -7.898    
  -------------------------------------------------------------------
                         slack                                 -1.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[16].shift_cntr/dlyCNTR2CLK_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[16].shift_cntr/dlyCNTR3CLK_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.148ns (47.146%)  route 0.166ns (52.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.744ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.553     0.553    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[16].shift_cntr/CLK_200M
    SLICE_X102Y199       FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[16].shift_cntr/dlyCNTR2CLK_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y199       FDRE (Prop_fdre_C_Q)         0.118     0.671 r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[16].shift_cntr/dlyCNTR2CLK_reg[9]/Q
                         net (fo=1, routed)           0.166     0.837    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[16].shift_cntr/dlyCNTR2CLK[9]
    SLICE_X103Y200       LUT3 (Prop_lut3_I1_O)        0.030     0.867 r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[16].shift_cntr/dlyCNTR3CLK[9]_i_1__89/O
                         net (fo=1, routed)           0.000     0.867    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[16].shift_cntr/p_0_in[9]
    SLICE_X103Y200       FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[16].shift_cntr/dlyCNTR3CLK_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.744     0.744    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[16].shift_cntr/CLK_200M
    SLICE_X103Y200       FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[16].shift_cntr/dlyCNTR3CLK_reg[9]/C
                         clock pessimism              0.000     0.744    
    SLICE_X103Y200       FDRE (Hold_fdre_C_D)         0.075     0.819    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[16].shift_cntr/dlyCNTR3CLK_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[26].shift_cntr/dlyCNTR3CLK_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[26].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.865%)  route 0.149ns (62.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.696ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.696     0.696    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[26].shift_cntr/CLK_200M
    SLICE_X133Y97        FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[26].shift_cntr/dlyCNTR3CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y97        FDRE (Prop_fdre_C_Q)         0.091     0.787 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[26].shift_cntr/dlyCNTR3CLK_reg[1]/Q
                         net (fo=1, routed)           0.149     0.936    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[26].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X5Y19         RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[26].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.967     0.967    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[26].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y19         RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[26].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.227     0.740    
    RAMB36_X5Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.145     0.885    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[26].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[59].shift_cntr/dlyCNTR3CLK_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[59].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.100ns (32.413%)  route 0.209ns (67.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.577     0.577    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[59].shift_cntr/CLK_200M
    SLICE_X37Y187        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[59].shift_cntr/dlyCNTR3CLK_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y187        FDRE (Prop_fdre_C_Q)         0.100     0.677 r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[59].shift_cntr/dlyCNTR3CLK_reg[6]/Q
                         net (fo=1, routed)           0.209     0.886    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[59].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X1Y37         RAMB36E1                                     r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[59].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.817     0.817    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[59].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y37         RAMB36E1                                     r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[59].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.168     0.649    
    RAMB36_X1Y37         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.832    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[59].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/dlyCNTR1CLK_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/dlyCNTR2CLK_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.100ns (33.862%)  route 0.195ns (66.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.735ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.545     0.545    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/CLK_200M
    SLICE_X51Y199        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/dlyCNTR1CLK_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y199        FDRE (Prop_fdre_C_Q)         0.100     0.645 r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/dlyCNTR1CLK_reg[7]/Q
                         net (fo=1, routed)           0.195     0.840    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/dlyCNTR1CLK[7]
    SLICE_X51Y200        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/dlyCNTR2CLK_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.735     0.735    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/CLK_200M
    SLICE_X51Y200        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/dlyCNTR2CLK_reg[7]/C
                         clock pessimism              0.000     0.735    
    SLICE_X51Y200        FDRE (Hold_fdre_C_D)         0.047     0.782    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/dlyCNTR2CLK_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[58].shift_cntr/dlyCNTR3CLK_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[58].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.100ns (34.651%)  route 0.189ns (65.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.771ns
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.540     0.540    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[58].shift_cntr/CLK_200M
    SLICE_X51Y185        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[58].shift_cntr/dlyCNTR3CLK_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y185        FDRE (Prop_fdre_C_Q)         0.100     0.640 r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[58].shift_cntr/dlyCNTR3CLK_reg[0]/Q
                         net (fo=1, routed)           0.189     0.829    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[58].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y37         RAMB36E1                                     r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[58].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.771     0.771    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[58].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y37         RAMB36E1                                     r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[58].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.185     0.586    
    RAMB36_X2Y37         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.769    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[58].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/dlyCNTR3CLK_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.100ns (34.651%)  route 0.189ns (65.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.642     0.642    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/CLK_200M
    SLICE_X133Y141       FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/dlyCNTR3CLK_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y141       FDRE (Prop_fdre_C_Q)         0.100     0.742 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/dlyCNTR3CLK_reg[6]/Q
                         net (fo=1, routed)           0.189     0.931    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X5Y28         RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.894     0.894    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y28         RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.207     0.687    
    RAMB36_X5Y28         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.870    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/SiTCP/ECIF_RX/exchngRegD_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/SiTCP/ECIF_RX/Mshreg_exchngRegF_7/D
                            (rising edge-triggered cell SRL16E clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.288%)  route 0.101ns (52.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.675ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.675     0.675    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X1Y140         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP/ECIF_RX/exchngRegD_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.091     0.766 r  nolabel_line175/SiTCP/SiTCP/SiTCP/ECIF_RX/exchngRegD_7/Q
                         net (fo=2, routed)           0.101     0.867    nolabel_line175/SiTCP/SiTCP/SiTCP/ECIF_RX/exchngRegD[7]
    SLICE_X2Y139         SRL16E                                       r  nolabel_line175/SiTCP/SiTCP/SiTCP/ECIF_RX/Mshreg_exchngRegF_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.894     0.894    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X2Y139         SRL16E                                       r  nolabel_line175/SiTCP/SiTCP/SiTCP/ECIF_RX/Mshreg_exchngRegF_7/CLK
                         clock pessimism             -0.206     0.688    
    SLICE_X2Y139         SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     0.806    nolabel_line175/SiTCP/SiTCP/SiTCP/ECIF_RX/Mshreg_exchngRegF_7
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[9].shift_cntr/dlyCNTR3CLK_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[9].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.107ns (28.271%)  route 0.271ns (71.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.773ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.595     0.595    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[9].shift_cntr/CLK_200M
    SLICE_X54Y146        FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[9].shift_cntr/dlyCNTR3CLK_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.107     0.702 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[9].shift_cntr/dlyCNTR3CLK_reg[7]/Q
                         net (fo=1, routed)           0.271     0.973    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[9].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X2Y30         RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[9].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.773     0.773    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[9].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y30         RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[9].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.008     0.765    
    RAMB36_X2Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.147     0.912    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[9].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[26].shift_cntr/dlyCNTR2CLK_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[26].shift_cntr/dlyCNTR3CLK_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.175ns (41.430%)  route 0.247ns (58.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.645     0.645    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[26].shift_cntr/CLK_200M
    SLICE_X134Y100       FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[26].shift_cntr/dlyCNTR2CLK_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y100       FDRE (Prop_fdre_C_Q)         0.107     0.752 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[26].shift_cntr/dlyCNTR2CLK_reg[9]/Q
                         net (fo=1, routed)           0.247     0.999    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[26].shift_cntr/dlyCNTR2CLK[9]
    SLICE_X134Y97        LUT3 (Prop_lut3_I1_O)        0.068     1.067 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[26].shift_cntr/dlyCNTR3CLK[9]_i_1__25/O
                         net (fo=1, routed)           0.000     1.067    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[26].shift_cntr/p_0_in[9]
    SLICE_X134Y97        FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[26].shift_cntr/dlyCNTR3CLK_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.937     0.937    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[26].shift_cntr/CLK_200M
    SLICE_X134Y97        FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[26].shift_cntr/dlyCNTR3CLK_reg[9]/C
                         clock pessimism             -0.028     0.909    
    SLICE_X134Y97        FDRE (Hold_fdre_C_D)         0.096     1.005    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[26].shift_cntr/dlyCNTR3CLK_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/dlyCNTR3CLK_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.100ns (34.651%)  route 0.189ns (65.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.640     0.640    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/CLK_200M
    SLICE_X133Y112       FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/dlyCNTR3CLK_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y112       FDRE (Prop_fdre_C_Q)         0.100     0.740 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/dlyCNTR3CLK_reg[0]/Q
                         net (fo=1, routed)           0.189     0.929    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X5Y22         RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.889     0.889    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y22         RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.207     0.682    
    RAMB36_X5Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.865    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { nolabel_line175/BUFG0/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB18_X1Y55    nolabel_line175/SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB18_X1Y54    nolabel_line175/SiTCP/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X0Y42    nolabel_line175/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X0Y42    nolabel_line175/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X0Y35    nolabel_line175/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X0Y35    nolabel_line175/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X1Y32    nolabel_line175/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X1Y32    nolabel_line175/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X0Y33    nolabel_line175/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X0Y33    nolabel_line175/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y0  nolabel_line175/PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  nolabel_line175/PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  nolabel_line175/PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y143   nolabel_line175/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM5/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y143   nolabel_line175/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM6/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y143   nolabel_line175/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM7/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y143   nolabel_line175/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM8/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X20Y144   nolabel_line175/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X20Y144   nolabel_line175/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  nolabel_line175/PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  nolabel_line175/PLLE2_BASE/CLKIN1
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X20Y144   nolabel_line175/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X20Y144   nolabel_line175/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X20Y144   nolabel_line175/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X20Y144   nolabel_line175/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X20Y144   nolabel_line175/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X20Y144   nolabel_line175/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM3/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M_1
  To Clock:  CLK_125M_1

Setup :            0  Failing Endpoints,  Worst Slack        5.522ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        1.684ns  (logic 0.223ns (13.242%)  route 1.461ns (86.758%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.563ns = ( 13.563 - 8.000 ) 
    Source Clock Delay      (SCD):    6.116ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.959     1.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.520     6.116    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y134         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.223     6.339 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_5/Q
                         net (fo=2, routed)           1.461     7.800    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData[5]
    OLOGIC_X0Y180        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.796     9.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.277    13.563    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y180        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
                         clock pessimism              0.323    13.886    
                         clock uncertainty           -0.064    13.822    
    OLOGIC_X0Y180        FDRE (Setup_fdre_C_D)       -0.500    13.322    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5
  -------------------------------------------------------------------
                         required time                         13.322    
                         arrival time                          -7.800    
  -------------------------------------------------------------------
                         slack                                  5.522    

Slack (MET) :             5.529ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        1.679ns  (logic 0.223ns (13.282%)  route 1.456ns (86.718%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.565ns = ( 13.565 - 8.000 ) 
    Source Clock Delay      (SCD):    6.116ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.959     1.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.520     6.116    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y134         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.223     6.339 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_6/Q
                         net (fo=2, routed)           1.456     7.795    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData[6]
    OLOGIC_X0Y182        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.796     9.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.279    13.565    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y182        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
                         clock pessimism              0.323    13.888    
                         clock uncertainty           -0.064    13.824    
    OLOGIC_X0Y182        FDRE (Setup_fdre_C_D)       -0.500    13.324    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6
  -------------------------------------------------------------------
                         required time                         13.324    
                         arrival time                          -7.795    
  -------------------------------------------------------------------
                         slack                                  5.529    

Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.223ns (13.864%)  route 1.385ns (86.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.563ns = ( 13.563 - 8.000 ) 
    Source Clock Delay      (SCD):    6.116ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.959     1.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.520     6.116    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y134         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDRE (Prop_fdre_C_Q)         0.223     6.339 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_4/Q
                         net (fo=2, routed)           1.385     7.724    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData[4]
    OLOGIC_X0Y179        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.796     9.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.277    13.563    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y179        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
                         clock pessimism              0.323    13.886    
                         clock uncertainty           -0.064    13.822    
    OLOGIC_X0Y179        FDRE (Setup_fdre_C_D)       -0.500    13.322    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4
  -------------------------------------------------------------------
                         required time                         13.322    
                         arrival time                          -7.724    
  -------------------------------------------------------------------
                         slack                                  5.597    

Slack (MET) :             5.601ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memRe/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 0.478ns (24.702%)  route 1.457ns (75.298%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.638ns = ( 13.638 - 8.000 ) 
    Source Clock Delay      (SCD):    6.108ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.959     1.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.512     6.108    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y128         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memRe/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDCE (Prop_fdce_C_Q)         0.204     6.312 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memRe/Q
                         net (fo=15, routed)          0.596     6.908    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memRe
    SLICE_X6Y129         LUT4 (Prop_lut4_I2_O)        0.136     7.044 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk_memRe_AND_40_o1/O
                         net (fo=2, routed)           0.416     7.461    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk_memRe_AND_40_o
    SLICE_X6Y128         LUT4 (Prop_lut4_I2_O)        0.138     7.599 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_gate_700/O
                         net (fo=1, routed)           0.444     8.043    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_sig_454
    RAMB18_X0Y53         RAMB18E1                                     r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.796     9.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.352    13.638    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y53         RAMB18E1                                     r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.398    14.036    
                         clock uncertainty           -0.064    13.972    
    RAMB18_X0Y53         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    13.644    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         13.644    
                         arrival time                          -8.043    
  -------------------------------------------------------------------
                         slack                                  5.601    

Slack (MET) :             5.604ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 0.382ns (19.907%)  route 1.537ns (80.093%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.637ns = ( 13.637 - 8.000 ) 
    Source Clock Delay      (SCD):    6.111ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.959     1.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.515     6.111    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y129         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDCE (Prop_fdce_C_Q)         0.204     6.315 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/Q
                         net (fo=13, routed)          0.741     7.056    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel[3]
    SLICE_X4Y125         LUT2 (Prop_lut2_I0_O)        0.124     7.180 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot/O
                         net (fo=3, routed)           0.349     7.529    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot
    SLICE_X5Y125         LUT4 (Prop_lut4_I2_O)        0.054     7.583 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_gate_706/O
                         net (fo=1, routed)           0.447     8.030    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_sig_457
    RAMB18_X0Y49         RAMB18E1                                     r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.796     9.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.351    13.637    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y49         RAMB18E1                                     r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.398    14.035    
                         clock uncertainty           -0.064    13.971    
    RAMB18_X0Y49         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.337    13.634    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         13.634    
                         arrival time                          -8.030    
  -------------------------------------------------------------------
                         slack                                  5.604    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.371ns (18.858%)  route 1.596ns (81.142%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.638ns = ( 13.638 - 8.000 ) 
    Source Clock Delay      (SCD):    6.111ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.959     1.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.515     6.111    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y129         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDCE (Prop_fdce_C_Q)         0.204     6.315 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/Q
                         net (fo=13, routed)          0.741     7.056    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel[3]
    SLICE_X4Y125         LUT2 (Prop_lut2_I0_O)        0.124     7.180 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot/O
                         net (fo=3, routed)           0.377     7.557    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot
    SLICE_X5Y125         LUT4 (Prop_lut4_I2_O)        0.043     7.600 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_gate_708/O
                         net (fo=1, routed)           0.478     8.078    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_sig_458
    RAMB18_X0Y52         RAMB18E1                                     r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.796     9.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.352    13.638    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y52         RAMB18E1                                     r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.398    14.036    
                         clock uncertainty           -0.064    13.972    
    RAMB18_X0Y52         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.243    13.729    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         13.729    
                         arrival time                          -8.078    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             5.656ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.223ns (14.338%)  route 1.332ns (85.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.568ns = ( 13.568 - 8.000 ) 
    Source Clock Delay      (SCD):    6.116ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.959     1.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.520     6.116    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y134         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDRE (Prop_fdre_C_Q)         0.223     6.339 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_7/Q
                         net (fo=2, routed)           1.332     7.671    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData[7]
    OLOGIC_X0Y183        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.796     9.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.282    13.568    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y183        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
                         clock pessimism              0.323    13.891    
                         clock uncertainty           -0.064    13.827    
    OLOGIC_X0Y183        FDRE (Setup_fdre_C_D)       -0.500    13.327    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7
  -------------------------------------------------------------------
                         required time                         13.327    
                         arrival time                          -7.671    
  -------------------------------------------------------------------
                         slack                                  5.656    

Slack (MET) :             5.816ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 0.223ns (16.051%)  route 1.166ns (83.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.562ns = ( 13.562 - 8.000 ) 
    Source Clock Delay      (SCD):    6.116ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.959     1.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.520     6.116    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y134         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDRE (Prop_fdre_C_Q)         0.223     6.339 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_3/Q
                         net (fo=1, routed)           1.166     7.505    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData[3]
    OLOGIC_X0Y171        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.796     9.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.276    13.562    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y171        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
                         clock pessimism              0.323    13.885    
                         clock uncertainty           -0.064    13.821    
    OLOGIC_X0Y171        FDRE (Setup_fdre_C_D)       -0.500    13.321    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3
  -------------------------------------------------------------------
                         required time                         13.321    
                         arrival time                          -7.505    
  -------------------------------------------------------------------
                         slack                                  5.816    

Slack (MET) :             5.903ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.995ns (48.270%)  route 1.066ns (51.730%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.616ns = ( 13.616 - 8.000 ) 
    Source Clock Delay      (SCD):    6.058ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.959     1.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.462     6.058    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y132         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y132         FDCE (Prop_fdce_C_Q)         0.204     6.262 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/Q
                         net (fo=48, routed)          0.699     6.961    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd[1]
    SLICE_X10Y129        LUT1 (Prop_lut1_I0_O)        0.126     7.087 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Eqn_011_INV_0/O
                         net (fo=1, routed)           0.367     7.454    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Eqn_0_mand
    SLICE_X9Y129         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     7.741 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.741    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[3]
    SLICE_X9Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.794 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.794    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[7]
    SLICE_X9Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.847 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.847    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[11]
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.900 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.900    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[15]
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.953 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<16>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.953    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy[19]
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.119 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<20>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.119    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Result[21]
    SLICE_X9Y134         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.796     9.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.330    13.616    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y134         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21/C
                         clock pessimism              0.421    14.037    
                         clock uncertainty           -0.064    13.973    
    SLICE_X9Y134         FDCE (Setup_fdce_C_D)        0.049    14.022    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21
  -------------------------------------------------------------------
                         required time                         14.022    
                         arrival time                          -8.119    
  -------------------------------------------------------------------
                         slack                                  5.903    

Slack (MET) :             5.904ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/C
                            (rising edge-triggered cell FDSE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.223ns (17.056%)  route 1.084ns (82.944%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.565ns = ( 13.565 - 8.000 ) 
    Source Clock Delay      (SCD):    6.112ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.959     1.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.516     6.112    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y130         FDSE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDSE (Prop_fdse_C_Q)         0.223     6.335 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/Q
                         net (fo=12, routed)          1.084     7.419    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn[1]
    OLOGIC_X0Y167        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.796     9.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.279    13.565    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y167        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
                         clock pessimism              0.323    13.888    
                         clock uncertainty           -0.064    13.824    
    OLOGIC_X0Y167        FDRE (Setup_fdre_C_D)       -0.500    13.324    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN
  -------------------------------------------------------------------
                         required time                         13.324    
                         arrival time                          -7.419    
  -------------------------------------------------------------------
                         slack                                  5.904    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_5/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.118ns (34.864%)  route 0.220ns (65.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.218ns
    Source Clock Delay      (SCD):    2.618ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.767     0.767    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.630     2.618    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y125         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y125         FDCE (Prop_fdce_C_Q)         0.118     2.736 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_5/Q
                         net (fo=5, routed)           0.220     2.956    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[5]
    RAMB18_X0Y49         RAMB18E1                                     r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.037     1.037    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.882     3.218    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y49         RAMB18E1                                     r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.536     2.682    
    RAMB18_X0Y49         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     2.865    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.865    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_7/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.118ns (35.758%)  route 0.212ns (64.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.223ns
    Source Clock Delay      (SCD):    2.621ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.767     0.767    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.633     2.621    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y128         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y128         FDCE (Prop_fdce_C_Q)         0.118     2.739 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_7/Q
                         net (fo=3, routed)           0.212     2.951    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa[7]
    RAMB18_X0Y53         RAMB18E1                                     r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.037     1.037    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.887     3.223    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y53         RAMB18E1                                     r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.555     2.668    
    RAMB18_X0Y53         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.851    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.851    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.118ns (35.683%)  route 0.213ns (64.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.218ns
    Source Clock Delay      (SCD):    2.618ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.767     0.767    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.630     2.618    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y124         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y124         FDCE (Prop_fdce_C_Q)         0.118     2.736 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_1/Q
                         net (fo=5, routed)           0.213     2.949    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[1]
    RAMB18_X0Y49         RAMB18E1                                     r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.037     1.037    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.882     3.218    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y49         RAMB18E1                                     r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.555     2.663    
    RAMB18_X0Y49         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     2.846    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.846    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.219ns
    Source Clock Delay      (SCD):    2.653ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.767     0.767    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.665     2.653    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y127         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.100     2.753 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_1/Q
                         net (fo=1, routed)           0.055     2.808    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orData[1]
    SLICE_X3Y127         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.037     1.037    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.883     3.219    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y127         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1/C
                         clock pessimism             -0.566     2.653    
    SLICE_X3Y127         FDRE (Hold_fdre_C_D)         0.047     2.700    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1
  -------------------------------------------------------------------
                         required time                         -2.700    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.219ns
    Source Clock Delay      (SCD):    2.653ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.767     0.767    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.665     2.653    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y127         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.100     2.753 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_5/Q
                         net (fo=1, routed)           0.055     2.808    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orData[5]
    SLICE_X3Y127         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.037     1.037    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.883     3.219    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y127         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_5/C
                         clock pessimism             -0.566     2.653    
    SLICE_X3Y127         FDRE (Hold_fdre_C_D)         0.047     2.700    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_5
  -------------------------------------------------------------------
                         required time                         -2.700    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.219ns
    Source Clock Delay      (SCD):    2.653ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.767     0.767    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.665     2.653    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y127         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.100     2.753 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_4/Q
                         net (fo=1, routed)           0.055     2.808    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orData[4]
    SLICE_X3Y127         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.037     1.037    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.883     3.219    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y127         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4/C
                         clock pessimism             -0.566     2.653    
    SLICE_X3Y127         FDRE (Hold_fdre_C_D)         0.044     2.697    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4
  -------------------------------------------------------------------
                         required time                         -2.697    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.118ns (33.355%)  route 0.236ns (66.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.221ns
    Source Clock Delay      (SCD):    2.618ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.767     0.767    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.630     2.618    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y125         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y125         FDCE (Prop_fdce_C_Q)         0.118     2.736 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/Q
                         net (fo=5, routed)           0.236     2.972    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[6]
    RAMB18_X0Y52         RAMB18E1                                     r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.037     1.037    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.885     3.221    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y52         RAMB18E1                                     r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.555     2.666    
    RAMB18_X0Y52         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     2.849    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.849    
                         arrival time                           2.972    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.122%)  route 0.100ns (49.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.218ns
    Source Clock Delay      (SCD):    2.653ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.767     0.767    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.665     2.653    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y127         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.100     2.753 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_7/Q
                         net (fo=1, routed)           0.100     2.853    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orData[7]
    SLICE_X5Y127         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.037     1.037    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.882     3.218    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y127         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_7/C
                         clock pessimism             -0.536     2.682    
    SLICE_X5Y127         FDRE (Hold_fdre_C_D)         0.044     2.726    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_7
  -------------------------------------------------------------------
                         required time                         -2.726    
                         arrival time                           2.853    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdLastAddr/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/lastRd/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.187ns
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.767     0.767    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.632     2.620    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y122         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdLastAddr/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDRE (Prop_fdre_C_Q)         0.118     2.738 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdLastAddr/Q
                         net (fo=1, routed)           0.055     2.793    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdLastAddr
    SLICE_X8Y122         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/lastRd/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.037     1.037    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.851     3.187    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y122         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/lastRd/C
                         clock pessimism             -0.567     2.620    
    SLICE_X8Y122         FDRE (Hold_fdre_C_D)         0.042     2.662    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/lastRd
  -------------------------------------------------------------------
                         required time                         -2.662    
                         arrival time                           2.793    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/rdReq/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.128ns (62.702%)  route 0.076ns (37.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.219ns
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.767     0.767    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.664     2.652    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y128         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/rdReq/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDCE (Prop_fdce_C_Q)         0.100     2.752 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/rdReq/Q
                         net (fo=6, routed)           0.076     2.828    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/rdReq
    SLICE_X5Y128         LUT3 (Prop_lut3_I0_O)        0.028     2.856 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/gmiiCrs_ipgOk_MUX_148_o1/O
                         net (fo=1, routed)           0.000     2.856    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/gmiiCrs_ipgOk_MUX_148_o
    SLICE_X5Y128         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.037     1.037    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.883     3.219    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y128         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk/C
                         clock pessimism             -0.556     2.663    
    SLICE_X5Y128         FDCE (Hold_fdce_C_D)         0.061     2.724    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk
  -------------------------------------------------------------------
                         required time                         -2.724    
                         arrival time                           2.856    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_125M_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { nolabel_line175/PLLE2_BASE/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X0Y53    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y49    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y52    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y53    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y1   nolabel_line175/GMIIBUFG/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.071         8.000       6.929      PLLE2_ADV_X1Y0  nolabel_line175/PLLE2_BASE/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y181   nolabel_line175/IOB_GTX/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y168   nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y164   nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y170   nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  nolabel_line175/PLLE2_BASE/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y128    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y128    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X9Y116    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X9Y132    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X10Y129   nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X3Y127    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X3Y127    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X3Y127    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X5Y127    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X4Y125    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsEnb/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y128    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y128    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X11Y125   nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X11Y125   nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X11Y125   nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_4/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X12Y123   nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_10/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X12Y123   nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_4/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X12Y123   nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_5/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X8Y124    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_0/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X8Y124    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_1/C



---------------------------------------------------------------------------------------------------
From Clock:  PLL_CLKFB_2
  To Clock:  PLL_CLKFB_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PLL_CLKFB_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_DEBUG/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PLL_CLKFB_3
  To Clock:  PLL_CLKFB_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PLL_CLKFB_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { nolabel_line175/PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y0  nolabel_line175/PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y0  nolabel_line175/PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y0  nolabel_line175/PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0  nolabel_line175/PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  GMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.524ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 GMII_RXD[3]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.320ns  (logic 1.255ns (19.851%)  route 5.065ns (80.149%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 12.398 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U28                                               0.000     5.500 r  GMII_RXD[3] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[3]
    U28                  IBUF (Prop_ibuf_I_O)         1.255     6.755 r  GMII_RXD_IBUF[3]_inst/O
                         net (fo=1, routed)           5.065    11.820    nolabel_line175/SiTCP/SiTCP/GMII_RXD[3]
    SLICE_X11Y126        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.323    12.398    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X11Y126        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/C
                         clock pessimism              0.000    12.398    
                         clock uncertainty           -0.035    12.363    
    SLICE_X11Y126        FDRE (Setup_fdre_C_D)       -0.019    12.344    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3
  -------------------------------------------------------------------
                         required time                         12.344    
                         arrival time                         -11.820    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 GMII_RXD[4]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.290ns  (logic 1.203ns (19.127%)  route 5.087ns (80.873%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 12.457 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R19                                               0.000     5.500 r  GMII_RXD[4] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[4]
    R19                  IBUF (Prop_ibuf_I_O)         1.203     6.703 r  GMII_RXD_IBUF[4]_inst/O
                         net (fo=1, routed)           5.087    11.790    nolabel_line175/SiTCP/SiTCP/GMII_RXD[4]
    SLICE_X7Y131         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.382    12.457    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y131         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/C
                         clock pessimism              0.000    12.457    
                         clock uncertainty           -0.035    12.422    
    SLICE_X7Y131         FDRE (Setup_fdre_C_D)       -0.022    12.400    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4
  -------------------------------------------------------------------
                         required time                         12.400    
                         arrival time                         -11.790    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.685ns  (required time - arrival time)
  Source:                 GMII_RX_ER
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.207ns  (logic 1.240ns (19.971%)  route 4.967ns (80.029%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 12.458 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    V26                                               0.000     5.500 r  GMII_RX_ER (IN)
                         net (fo=0)                   0.000     5.500    GMII_RX_ER
    V26                  IBUF (Prop_ibuf_I_O)         1.240     6.740 r  GMII_RX_ER_IBUF_inst/O
                         net (fo=1, routed)           4.967    11.707    nolabel_line175/SiTCP/SiTCP/GMII_RX_ER
    SLICE_X0Y119         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.383    12.458    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y119         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/C
                         clock pessimism              0.000    12.458    
                         clock uncertainty           -0.035    12.423    
    SLICE_X0Y119         FDRE (Setup_fdre_C_D)       -0.031    12.392    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                         -11.707    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 GMII_RXD[2]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.215ns  (logic 1.239ns (19.940%)  route 4.975ns (80.060%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 12.453 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T25                                               0.000     5.500 r  GMII_RXD[2] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[2]
    T25                  IBUF (Prop_ibuf_I_O)         1.239     6.739 r  GMII_RXD_IBUF[2]_inst/O
                         net (fo=1, routed)           4.975    11.715    nolabel_line175/SiTCP/SiTCP/GMII_RXD[2]
    SLICE_X0Y126         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.378    12.453    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y126         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/C
                         clock pessimism              0.000    12.453    
                         clock uncertainty           -0.035    12.418    
    SLICE_X0Y126         FDRE (Setup_fdre_C_D)       -0.010    12.408    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2
  -------------------------------------------------------------------
                         required time                         12.408    
                         arrival time                         -11.715    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 GMII_RXD[0]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.150ns  (logic 1.274ns (20.708%)  route 4.876ns (79.292%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 12.458 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U30                                               0.000     5.500 r  GMII_RXD[0] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[0]
    U30                  IBUF (Prop_ibuf_I_O)         1.274     6.774 r  GMII_RXD_IBUF[0]_inst/O
                         net (fo=1, routed)           4.876    11.650    nolabel_line175/SiTCP/SiTCP/GMII_RXD[0]
    SLICE_X0Y119         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.383    12.458    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y119         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/C
                         clock pessimism              0.000    12.458    
                         clock uncertainty           -0.035    12.423    
    SLICE_X0Y119         FDRE (Setup_fdre_C_D)       -0.022    12.401    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0
  -------------------------------------------------------------------
                         required time                         12.401    
                         arrival time                         -11.650    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.966ns  (required time - arrival time)
  Source:                 GMII_RX_DV
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 0.818ns (21.924%)  route 2.912ns (78.076%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.235ns = ( 10.235 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R28                                               0.000     5.500 r  GMII_RX_DV (IN)
                         net (fo=0)                   0.000     5.500    GMII_RX_DV
    R28                  IBUF (Prop_ibuf_I_O)         0.818     6.318 r  GMII_RX_DV_IBUF_inst/O
                         net (fo=1, routed)           2.912     9.230    nolabel_line175/SiTCP/SiTCP/GMII_RX_DV
    SLICE_X0Y126         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.664    10.235    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y126         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/C
                         clock pessimism              0.000    10.235    
                         clock uncertainty           -0.035    10.200    
    SLICE_X0Y126         FDRE (Setup_fdre_C_D)       -0.004    10.196    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV
  -------------------------------------------------------------------
                         required time                         10.196    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 GMII_RXD[6]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 0.807ns (21.761%)  route 2.901ns (78.239%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.235ns = ( 10.235 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T26                                               0.000     5.500 r  GMII_RXD[6] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[6]
    T26                  IBUF (Prop_ibuf_I_O)         0.807     6.307 r  GMII_RXD_IBUF[6]_inst/O
                         net (fo=1, routed)           2.901     9.208    nolabel_line175/SiTCP/SiTCP/GMII_RXD[6]
    SLICE_X0Y126         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.664    10.235    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y126         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/C
                         clock pessimism              0.000    10.235    
                         clock uncertainty           -0.035    10.200    
    SLICE_X0Y126         FDRE (Setup_fdre_C_D)        0.009    10.209    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6
  -------------------------------------------------------------------
                         required time                         10.209    
                         arrival time                          -9.208    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.011ns  (required time - arrival time)
  Source:                 GMII_RXD[7]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 0.822ns (22.198%)  route 2.881ns (77.802%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.235ns = ( 10.235 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T28                                               0.000     5.500 r  GMII_RXD[7] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[7]
    T28                  IBUF (Prop_ibuf_I_O)         0.822     6.322 r  GMII_RXD_IBUF[7]_inst/O
                         net (fo=1, routed)           2.881     9.203    nolabel_line175/SiTCP/SiTCP/GMII_RXD[7]
    SLICE_X0Y126         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.664    10.235    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y126         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/C
                         clock pessimism              0.000    10.235    
                         clock uncertainty           -0.035    10.200    
    SLICE_X0Y126         FDRE (Setup_fdre_C_D)        0.014    10.214    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7
  -------------------------------------------------------------------
                         required time                         10.214    
                         arrival time                          -9.203    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 GMII_RXD[1]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.613ns  (logic 0.793ns (21.954%)  route 2.820ns (78.046%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.202ns = ( 10.202 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U25                                               0.000     5.500 r  GMII_RXD[1] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[1]
    U25                  IBUF (Prop_ibuf_I_O)         0.793     6.293 r  GMII_RXD_IBUF[1]_inst/O
                         net (fo=1, routed)           2.820     9.113    nolabel_line175/SiTCP/SiTCP/GMII_RXD[1]
    SLICE_X11Y126        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.631    10.202    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X11Y126        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/C
                         clock pessimism              0.000    10.202    
                         clock uncertainty           -0.035    10.167    
    SLICE_X11Y126        FDRE (Setup_fdre_C_D)        0.014    10.181    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1
  -------------------------------------------------------------------
                         required time                         10.181    
                         arrival time                          -9.113    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 GMII_RXD[5]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 0.810ns (22.457%)  route 2.797ns (77.543%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.235ns = ( 10.235 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T27                                               0.000     5.500 r  GMII_RXD[5] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[5]
    T27                  IBUF (Prop_ibuf_I_O)         0.810     6.310 r  GMII_RXD_IBUF[5]_inst/O
                         net (fo=1, routed)           2.797     9.107    nolabel_line175/SiTCP/SiTCP/GMII_RXD[5]
    SLICE_X0Y126         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.664    10.235    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y126         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/C
                         clock pessimism              0.000    10.235    
                         clock uncertainty           -0.035    10.200    
    SLICE_X0Y126         FDRE (Setup_fdre_C_D)        0.007    10.207    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5
  -------------------------------------------------------------------
                         required time                         10.207    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                  1.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_11/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_11/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.660ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.631     2.202    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X17Y122        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y122        FDRE (Prop_fdre_C_Q)         0.100     2.302 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_11/Q
                         net (fo=1, routed)           0.055     2.357    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[11]
    SLICE_X16Y122        LUT3 (Prop_lut3_I1_O)        0.028     2.385 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/Mmux_wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT31/O
                         net (fo=1, routed)           0.000     2.385    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT[11]
    SLICE_X16Y122        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_11/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.850     2.660    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y122        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_11/C
                         clock pessimism             -0.447     2.213    
    SLICE_X16Y122        FDRE (Hold_fdre_C_D)         0.087     2.300    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_11
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm_13/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.100ns (60.953%)  route 0.064ns (39.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.665ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.636     2.207    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X11Y131        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y131        FDRE (Prop_fdre_C_Q)         0.100     2.307 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm_13/Q
                         net (fo=2, routed)           0.064     2.371    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm[13]
    SLICE_X10Y131        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.855     2.665    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y131        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
                         clock pessimism             -0.447     2.218    
    SLICE_X10Y131        FDRE (Hold_fdre_C_D)         0.059     2.277    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/typeLenLd/C
                            (rising edge-triggered cell FDSE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/macCntrlEnb/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.168%)  route 0.071ns (35.832%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.637     2.208    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X17Y133        FDSE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/typeLenLd/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y133        FDSE (Prop_fdse_C_Q)         0.100     2.308 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/typeLenLd/Q
                         net (fo=5, routed)           0.071     2.380    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/typeLenLd
    SLICE_X16Y133        LUT4 (Prop_lut4_I0_O)        0.028     2.408 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/macCntrlEnb_rstpot/O
                         net (fo=1, routed)           0.000     2.408    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/macCntrlEnb_rstpot
    SLICE_X16Y133        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/macCntrlEnb/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.856     2.666    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y133        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/macCntrlEnb/C
                         clock pessimism             -0.447     2.219    
    SLICE_X16Y133        FDRE (Hold_fdre_C_D)         0.087     2.306    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/macCntrlEnb
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_9/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_9/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.660ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.631     2.202    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X17Y122        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y122        FDRE (Prop_fdre_C_Q)         0.100     2.302 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_9/Q
                         net (fo=1, routed)           0.081     2.383    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[9]
    SLICE_X16Y122        LUT3 (Prop_lut3_I1_O)        0.028     2.411 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/Mmux_wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT121/O
                         net (fo=1, routed)           0.000     2.411    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT[9]
    SLICE_X16Y122        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_9/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.850     2.660    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y122        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_9/C
                         clock pessimism             -0.447     2.213    
    SLICE_X16Y122        FDRE (Hold_fdre_C_D)         0.087     2.300    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_9
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.629     2.200    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X17Y124        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y124        FDRE (Prop_fdre_C_Q)         0.100     2.300 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_7/Q
                         net (fo=1, routed)           0.081     2.381    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData[7]
    SLICE_X16Y124        LUT3 (Prop_lut3_I1_O)        0.028     2.409 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/Mmux_n0122101/O
                         net (fo=1, routed)           0.000     2.409    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/n0122[7]
    SLICE_X16Y124        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.847     2.657    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y124        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_7/C
                         clock pessimism             -0.446     2.211    
    SLICE_X16Y124        FDRE (Hold_fdre_C_D)         0.087     2.298    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_7
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_8/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.629     2.200    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X17Y125        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y125        FDRE (Prop_fdre_C_Q)         0.100     2.300 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_8/Q
                         net (fo=1, routed)           0.081     2.381    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData[8]
    SLICE_X16Y125        LUT3 (Prop_lut3_I1_O)        0.028     2.409 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/Mmux_n0122111/O
                         net (fo=1, routed)           0.000     2.409    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/n0122[8]
    SLICE_X16Y125        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.847     2.657    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y125        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_8/C
                         clock pessimism             -0.446     2.211    
    SLICE_X16Y125        FDRE (Hold_fdre_C_D)         0.087     2.298    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_8
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.050%)  route 0.056ns (35.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.691ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.664     2.235    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y126         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.100     2.335 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/Q
                         net (fo=1, routed)           0.056     2.391    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/irMiiRxData[2]
    SLICE_X0Y126         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.881     2.691    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y126         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_2/C
                         clock pessimism             -0.456     2.235    
    SLICE_X0Y126         FDRE (Hold_fdre_C_D)         0.044     2.279    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_2
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.799%)  route 0.083ns (39.201%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.630     2.201    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X17Y123        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y123        FDRE (Prop_fdre_C_Q)         0.100     2.301 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_3/Q
                         net (fo=1, routed)           0.083     2.384    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[3]
    SLICE_X16Y123        LUT3 (Prop_lut3_I1_O)        0.028     2.412 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/Mmux_wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT61/O
                         net (fo=1, routed)           0.000     2.412    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT[3]
    SLICE_X16Y123        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.848     2.658    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y123        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_3/C
                         clock pessimism             -0.446     2.212    
    SLICE_X16Y123        FDRE (Hold_fdre_C_D)         0.087     2.299    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_3
  -------------------------------------------------------------------
                         required time                         -2.299    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxFlowMac_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowCmpOk/D
                            (rising edge-triggered cell FDSE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.799%)  route 0.083ns (39.201%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.664ns
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.635     2.206    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X19Y131        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxFlowMac_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y131        FDRE (Prop_fdre_C_Q)         0.100     2.306 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxFlowMac_1/Q
                         net (fo=1, routed)           0.083     2.389    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxFlowMac[1]
    SLICE_X18Y131        LUT5 (Prop_lut5_I4_O)        0.028     2.417 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowCmpOk_muxFlowMac[7]_AND_114_o3/O
                         net (fo=1, routed)           0.000     2.417    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowCmpOk_muxFlowMac[7]_AND_114_o
    SLICE_X18Y131        FDSE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowCmpOk/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.854     2.664    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X18Y131        FDSE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowCmpOk/C
                         clock pessimism             -0.447     2.217    
    SLICE_X18Y131        FDSE (Hold_fdse_C_D)         0.087     2.304    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowCmpOk
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/cmpLdArpIp/C
                            (rising edge-triggered cell FDSE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/arpIpAddrCmpOk/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.699%)  route 0.090ns (41.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.662ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.633     2.204    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X21Y130        FDSE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/cmpLdArpIp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y130        FDSE (Prop_fdse_C_Q)         0.100     2.304 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/cmpLdArpIp/Q
                         net (fo=2, routed)           0.090     2.394    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/cmpLdArpIp
    SLICE_X20Y130        LUT6 (Prop_lut6_I1_O)        0.028     2.422 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/arpIpAddrCmpOk_rstpot1/O
                         net (fo=1, routed)           0.000     2.422    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/arpIpAddrCmpOk_rstpot1
    SLICE_X20Y130        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/arpIpAddrCmpOk/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.852     2.662    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X20Y130        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/arpIpAddrCmpOk/C
                         clock pessimism             -0.447     2.215    
    SLICE_X20Y130        FDRE (Hold_fdre_C_D)         0.087     2.302    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/arpIpAddrCmpOk
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GMII_RX_CLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { GMII_RX_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y27   nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y2  GMII_RX_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X19Y129  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X19Y129  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X19Y124  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X16Y133  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_4/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X17Y131  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_5/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X16Y133  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_6/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X15Y133  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_7/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X17Y123  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_0/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X19Y129  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X19Y129  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X15Y133  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X0Y126   nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X15Y133  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxPrlVal/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X15Y129  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxU4Rcvd/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X0Y126   nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_2/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X19Y124  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X19Y124  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X16Y133  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_4/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X18Y122  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X18Y122  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X21Y123  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X21Y123  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X19Y129  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X19Y129  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X19Y129  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X19Y129  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X17Y126  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/lastWe/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X17Y126  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/lastWe/C



---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_200MP_IN
  To Clock:  SYSCLK_200MP_IN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYSCLK_200MP_IN
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK_200MP_IN }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            1.409         5.000       3.592      BUFGCTRL_X0Y0  nolabel_line175/BUFG0/I



---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  CLK_10M

Setup :            8  Failing Endpoints,  Worst Slack       -0.121ns,  Total Violation       -0.623ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.121ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.937ns  (logic 0.722ns (12.161%)  route 5.215ns (87.839%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 102.526 - 100.000 ) 
    Source Clock Delay      (SCD):    1.221ns = ( 96.221 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.221    96.221    LOC_REG/CLK_200M
    SLICE_X62Y150        FDCE                                         r  LOC_REG/x28_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y150        FDCE (Prop_fdce_C_Q)         0.259    96.480 r  LOC_REG/x28_Reg_reg[3]/Q
                         net (fo=2, routed)           3.331    99.811    LOC_REG/TEST_MRSYNC_FRQ_0[27]
    SLICE_X64Y152        LUT6 (Prop_lut6_I5_O)        0.043    99.854 r  LOC_REG/irTestMrsync_i_4/O
                         net (fo=1, routed)           0.000    99.854    LOC_REG/irTestMrsync_i_4_n_0
    SLICE_X64Y152        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.291   100.145 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.416   100.561    nolabel_line175/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X62Y150        LUT2 (Prop_lut2_I1_O)        0.129   100.690 r  nolabel_line175/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.468   102.158    nolabel_line175_n_9
    SLICE_X65Y153        FDRE                                         r  irMrsyncTime_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.090   102.526    CLK_10M_BUFG
    SLICE_X65Y153        FDRE                                         r  irMrsyncTime_reg[20]/C
                         clock pessimism              0.000   102.526    
                         clock uncertainty           -0.185   102.341    
    SLICE_X65Y153        FDRE (Setup_fdre_C_R)       -0.304   102.037    irMrsyncTime_reg[20]
  -------------------------------------------------------------------
                         required time                        102.037    
                         arrival time                        -102.158    
  -------------------------------------------------------------------
                         slack                                 -0.121    

Slack (VIOLATED) :        -0.121ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.937ns  (logic 0.722ns (12.161%)  route 5.215ns (87.839%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 102.526 - 100.000 ) 
    Source Clock Delay      (SCD):    1.221ns = ( 96.221 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.221    96.221    LOC_REG/CLK_200M
    SLICE_X62Y150        FDCE                                         r  LOC_REG/x28_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y150        FDCE (Prop_fdce_C_Q)         0.259    96.480 r  LOC_REG/x28_Reg_reg[3]/Q
                         net (fo=2, routed)           3.331    99.811    LOC_REG/TEST_MRSYNC_FRQ_0[27]
    SLICE_X64Y152        LUT6 (Prop_lut6_I5_O)        0.043    99.854 r  LOC_REG/irTestMrsync_i_4/O
                         net (fo=1, routed)           0.000    99.854    LOC_REG/irTestMrsync_i_4_n_0
    SLICE_X64Y152        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.291   100.145 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.416   100.561    nolabel_line175/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X62Y150        LUT2 (Prop_lut2_I1_O)        0.129   100.690 r  nolabel_line175/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.468   102.158    nolabel_line175_n_9
    SLICE_X65Y153        FDRE                                         r  irMrsyncTime_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.090   102.526    CLK_10M_BUFG
    SLICE_X65Y153        FDRE                                         r  irMrsyncTime_reg[21]/C
                         clock pessimism              0.000   102.526    
                         clock uncertainty           -0.185   102.341    
    SLICE_X65Y153        FDRE (Setup_fdre_C_R)       -0.304   102.037    irMrsyncTime_reg[21]
  -------------------------------------------------------------------
                         required time                        102.037    
                         arrival time                        -102.158    
  -------------------------------------------------------------------
                         slack                                 -0.121    

Slack (VIOLATED) :        -0.121ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.937ns  (logic 0.722ns (12.161%)  route 5.215ns (87.839%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 102.526 - 100.000 ) 
    Source Clock Delay      (SCD):    1.221ns = ( 96.221 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.221    96.221    LOC_REG/CLK_200M
    SLICE_X62Y150        FDCE                                         r  LOC_REG/x28_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y150        FDCE (Prop_fdce_C_Q)         0.259    96.480 r  LOC_REG/x28_Reg_reg[3]/Q
                         net (fo=2, routed)           3.331    99.811    LOC_REG/TEST_MRSYNC_FRQ_0[27]
    SLICE_X64Y152        LUT6 (Prop_lut6_I5_O)        0.043    99.854 r  LOC_REG/irTestMrsync_i_4/O
                         net (fo=1, routed)           0.000    99.854    LOC_REG/irTestMrsync_i_4_n_0
    SLICE_X64Y152        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.291   100.145 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.416   100.561    nolabel_line175/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X62Y150        LUT2 (Prop_lut2_I1_O)        0.129   100.690 r  nolabel_line175/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.468   102.158    nolabel_line175_n_9
    SLICE_X65Y153        FDRE                                         r  irMrsyncTime_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.090   102.526    CLK_10M_BUFG
    SLICE_X65Y153        FDRE                                         r  irMrsyncTime_reg[22]/C
                         clock pessimism              0.000   102.526    
                         clock uncertainty           -0.185   102.341    
    SLICE_X65Y153        FDRE (Setup_fdre_C_R)       -0.304   102.037    irMrsyncTime_reg[22]
  -------------------------------------------------------------------
                         required time                        102.037    
                         arrival time                        -102.158    
  -------------------------------------------------------------------
                         slack                                 -0.121    

Slack (VIOLATED) :        -0.121ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.937ns  (logic 0.722ns (12.161%)  route 5.215ns (87.839%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 102.526 - 100.000 ) 
    Source Clock Delay      (SCD):    1.221ns = ( 96.221 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.221    96.221    LOC_REG/CLK_200M
    SLICE_X62Y150        FDCE                                         r  LOC_REG/x28_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y150        FDCE (Prop_fdce_C_Q)         0.259    96.480 r  LOC_REG/x28_Reg_reg[3]/Q
                         net (fo=2, routed)           3.331    99.811    LOC_REG/TEST_MRSYNC_FRQ_0[27]
    SLICE_X64Y152        LUT6 (Prop_lut6_I5_O)        0.043    99.854 r  LOC_REG/irTestMrsync_i_4/O
                         net (fo=1, routed)           0.000    99.854    LOC_REG/irTestMrsync_i_4_n_0
    SLICE_X64Y152        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.291   100.145 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.416   100.561    nolabel_line175/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X62Y150        LUT2 (Prop_lut2_I1_O)        0.129   100.690 r  nolabel_line175/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.468   102.158    nolabel_line175_n_9
    SLICE_X65Y153        FDRE                                         r  irMrsyncTime_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.090   102.526    CLK_10M_BUFG
    SLICE_X65Y153        FDRE                                         r  irMrsyncTime_reg[23]/C
                         clock pessimism              0.000   102.526    
                         clock uncertainty           -0.185   102.341    
    SLICE_X65Y153        FDRE (Setup_fdre_C_R)       -0.304   102.037    irMrsyncTime_reg[23]
  -------------------------------------------------------------------
                         required time                        102.037    
                         arrival time                        -102.158    
  -------------------------------------------------------------------
                         slack                                 -0.121    

Slack (VIOLATED) :        -0.035ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.851ns  (logic 0.722ns (12.339%)  route 5.129ns (87.661%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 102.526 - 100.000 ) 
    Source Clock Delay      (SCD):    1.221ns = ( 96.221 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.221    96.221    LOC_REG/CLK_200M
    SLICE_X62Y150        FDCE                                         r  LOC_REG/x28_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y150        FDCE (Prop_fdce_C_Q)         0.259    96.480 r  LOC_REG/x28_Reg_reg[3]/Q
                         net (fo=2, routed)           3.331    99.811    LOC_REG/TEST_MRSYNC_FRQ_0[27]
    SLICE_X64Y152        LUT6 (Prop_lut6_I5_O)        0.043    99.854 r  LOC_REG/irTestMrsync_i_4/O
                         net (fo=1, routed)           0.000    99.854    LOC_REG/irTestMrsync_i_4_n_0
    SLICE_X64Y152        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.291   100.145 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.416   100.561    nolabel_line175/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X62Y150        LUT2 (Prop_lut2_I1_O)        0.129   100.690 r  nolabel_line175/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.383   102.072    nolabel_line175_n_9
    SLICE_X65Y152        FDRE                                         r  irMrsyncTime_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.090   102.526    CLK_10M_BUFG
    SLICE_X65Y152        FDRE                                         r  irMrsyncTime_reg[16]/C
                         clock pessimism              0.000   102.526    
                         clock uncertainty           -0.185   102.341    
    SLICE_X65Y152        FDRE (Setup_fdre_C_R)       -0.304   102.037    irMrsyncTime_reg[16]
  -------------------------------------------------------------------
                         required time                        102.037    
                         arrival time                        -102.072    
  -------------------------------------------------------------------
                         slack                                 -0.035    

Slack (VIOLATED) :        -0.035ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.851ns  (logic 0.722ns (12.339%)  route 5.129ns (87.661%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 102.526 - 100.000 ) 
    Source Clock Delay      (SCD):    1.221ns = ( 96.221 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.221    96.221    LOC_REG/CLK_200M
    SLICE_X62Y150        FDCE                                         r  LOC_REG/x28_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y150        FDCE (Prop_fdce_C_Q)         0.259    96.480 r  LOC_REG/x28_Reg_reg[3]/Q
                         net (fo=2, routed)           3.331    99.811    LOC_REG/TEST_MRSYNC_FRQ_0[27]
    SLICE_X64Y152        LUT6 (Prop_lut6_I5_O)        0.043    99.854 r  LOC_REG/irTestMrsync_i_4/O
                         net (fo=1, routed)           0.000    99.854    LOC_REG/irTestMrsync_i_4_n_0
    SLICE_X64Y152        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.291   100.145 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.416   100.561    nolabel_line175/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X62Y150        LUT2 (Prop_lut2_I1_O)        0.129   100.690 r  nolabel_line175/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.383   102.072    nolabel_line175_n_9
    SLICE_X65Y152        FDRE                                         r  irMrsyncTime_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.090   102.526    CLK_10M_BUFG
    SLICE_X65Y152        FDRE                                         r  irMrsyncTime_reg[17]/C
                         clock pessimism              0.000   102.526    
                         clock uncertainty           -0.185   102.341    
    SLICE_X65Y152        FDRE (Setup_fdre_C_R)       -0.304   102.037    irMrsyncTime_reg[17]
  -------------------------------------------------------------------
                         required time                        102.037    
                         arrival time                        -102.072    
  -------------------------------------------------------------------
                         slack                                 -0.035    

Slack (VIOLATED) :        -0.035ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.851ns  (logic 0.722ns (12.339%)  route 5.129ns (87.661%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 102.526 - 100.000 ) 
    Source Clock Delay      (SCD):    1.221ns = ( 96.221 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.221    96.221    LOC_REG/CLK_200M
    SLICE_X62Y150        FDCE                                         r  LOC_REG/x28_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y150        FDCE (Prop_fdce_C_Q)         0.259    96.480 r  LOC_REG/x28_Reg_reg[3]/Q
                         net (fo=2, routed)           3.331    99.811    LOC_REG/TEST_MRSYNC_FRQ_0[27]
    SLICE_X64Y152        LUT6 (Prop_lut6_I5_O)        0.043    99.854 r  LOC_REG/irTestMrsync_i_4/O
                         net (fo=1, routed)           0.000    99.854    LOC_REG/irTestMrsync_i_4_n_0
    SLICE_X64Y152        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.291   100.145 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.416   100.561    nolabel_line175/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X62Y150        LUT2 (Prop_lut2_I1_O)        0.129   100.690 r  nolabel_line175/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.383   102.072    nolabel_line175_n_9
    SLICE_X65Y152        FDRE                                         r  irMrsyncTime_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.090   102.526    CLK_10M_BUFG
    SLICE_X65Y152        FDRE                                         r  irMrsyncTime_reg[18]/C
                         clock pessimism              0.000   102.526    
                         clock uncertainty           -0.185   102.341    
    SLICE_X65Y152        FDRE (Setup_fdre_C_R)       -0.304   102.037    irMrsyncTime_reg[18]
  -------------------------------------------------------------------
                         required time                        102.037    
                         arrival time                        -102.072    
  -------------------------------------------------------------------
                         slack                                 -0.035    

Slack (VIOLATED) :        -0.035ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.851ns  (logic 0.722ns (12.339%)  route 5.129ns (87.661%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 102.526 - 100.000 ) 
    Source Clock Delay      (SCD):    1.221ns = ( 96.221 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.221    96.221    LOC_REG/CLK_200M
    SLICE_X62Y150        FDCE                                         r  LOC_REG/x28_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y150        FDCE (Prop_fdce_C_Q)         0.259    96.480 r  LOC_REG/x28_Reg_reg[3]/Q
                         net (fo=2, routed)           3.331    99.811    LOC_REG/TEST_MRSYNC_FRQ_0[27]
    SLICE_X64Y152        LUT6 (Prop_lut6_I5_O)        0.043    99.854 r  LOC_REG/irTestMrsync_i_4/O
                         net (fo=1, routed)           0.000    99.854    LOC_REG/irTestMrsync_i_4_n_0
    SLICE_X64Y152        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.291   100.145 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.416   100.561    nolabel_line175/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X62Y150        LUT2 (Prop_lut2_I1_O)        0.129   100.690 r  nolabel_line175/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.383   102.072    nolabel_line175_n_9
    SLICE_X65Y152        FDRE                                         r  irMrsyncTime_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.090   102.526    CLK_10M_BUFG
    SLICE_X65Y152        FDRE                                         r  irMrsyncTime_reg[19]/C
                         clock pessimism              0.000   102.526    
                         clock uncertainty           -0.185   102.341    
    SLICE_X65Y152        FDRE (Setup_fdre_C_R)       -0.304   102.037    irMrsyncTime_reg[19]
  -------------------------------------------------------------------
                         required time                        102.037    
                         arrival time                        -102.072    
  -------------------------------------------------------------------
                         slack                                 -0.035    

Slack (MET) :             0.054ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.762ns  (logic 0.722ns (12.530%)  route 5.040ns (87.470%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 102.526 - 100.000 ) 
    Source Clock Delay      (SCD):    1.221ns = ( 96.221 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.221    96.221    LOC_REG/CLK_200M
    SLICE_X62Y150        FDCE                                         r  LOC_REG/x28_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y150        FDCE (Prop_fdce_C_Q)         0.259    96.480 r  LOC_REG/x28_Reg_reg[3]/Q
                         net (fo=2, routed)           3.331    99.811    LOC_REG/TEST_MRSYNC_FRQ_0[27]
    SLICE_X64Y152        LUT6 (Prop_lut6_I5_O)        0.043    99.854 r  LOC_REG/irTestMrsync_i_4/O
                         net (fo=1, routed)           0.000    99.854    LOC_REG/irTestMrsync_i_4_n_0
    SLICE_X64Y152        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.291   100.145 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.416   100.561    nolabel_line175/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X62Y150        LUT2 (Prop_lut2_I1_O)        0.129   100.690 r  nolabel_line175/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.293   101.983    nolabel_line175_n_9
    SLICE_X65Y151        FDRE                                         r  irMrsyncTime_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.090   102.526    CLK_10M_BUFG
    SLICE_X65Y151        FDRE                                         r  irMrsyncTime_reg[12]/C
                         clock pessimism              0.000   102.526    
                         clock uncertainty           -0.185   102.341    
    SLICE_X65Y151        FDRE (Setup_fdre_C_R)       -0.304   102.037    irMrsyncTime_reg[12]
  -------------------------------------------------------------------
                         required time                        102.037    
                         arrival time                        -101.983    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.762ns  (logic 0.722ns (12.530%)  route 5.040ns (87.470%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 102.526 - 100.000 ) 
    Source Clock Delay      (SCD):    1.221ns = ( 96.221 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.221    96.221    LOC_REG/CLK_200M
    SLICE_X62Y150        FDCE                                         r  LOC_REG/x28_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y150        FDCE (Prop_fdce_C_Q)         0.259    96.480 r  LOC_REG/x28_Reg_reg[3]/Q
                         net (fo=2, routed)           3.331    99.811    LOC_REG/TEST_MRSYNC_FRQ_0[27]
    SLICE_X64Y152        LUT6 (Prop_lut6_I5_O)        0.043    99.854 r  LOC_REG/irTestMrsync_i_4/O
                         net (fo=1, routed)           0.000    99.854    LOC_REG/irTestMrsync_i_4_n_0
    SLICE_X64Y152        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.291   100.145 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.416   100.561    nolabel_line175/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X62Y150        LUT2 (Prop_lut2_I1_O)        0.129   100.690 r  nolabel_line175/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.293   101.983    nolabel_line175_n_9
    SLICE_X65Y151        FDRE                                         r  irMrsyncTime_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.090   102.526    CLK_10M_BUFG
    SLICE_X65Y151        FDRE                                         r  irMrsyncTime_reg[13]/C
                         clock pessimism              0.000   102.526    
                         clock uncertainty           -0.185   102.341    
    SLICE_X65Y151        FDRE (Setup_fdre_C_R)       -0.304   102.037    irMrsyncTime_reg[13]
  -------------------------------------------------------------------
                         required time                        102.037    
                         arrival time                        -101.983    
  -------------------------------------------------------------------
                         slack                                  0.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 LOC_REG/x29_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irTestMrsync_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.522ns (27.192%)  route 1.398ns (72.808%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        1.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.777ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.259     1.259    LOC_REG/CLK_200M
    SLICE_X66Y149        FDCE                                         r  LOC_REG/x29_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y149        FDCE (Prop_fdce_C_Q)         0.189     1.448 r  LOC_REG/x29_Reg_reg[4]/Q
                         net (fo=2, routed)           1.398     2.846    LOC_REG/TEST_MRSYNC_FRQ_0[20]
    SLICE_X64Y151        LUT6 (Prop_lut6_I0_O)        0.100     2.946 r  LOC_REG/irTestMrsync_i_8/O
                         net (fo=1, routed)           0.000     2.946    LOC_REG/irTestMrsync_i_8_n_0
    SLICE_X64Y151        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.147     3.093 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.093    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X64Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.086     3.179 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.000     3.179    irMrsyncTime0
    SLICE_X64Y152        FDRE                                         r  irTestMrsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.221     2.777    CLK_10M_BUFG
    SLICE_X64Y152        FDRE                                         r  irTestMrsync_reg/C
                         clock pessimism              0.000     2.777    
                         clock uncertainty            0.185     2.962    
    SLICE_X64Y152        FDRE (Hold_fdre_C_D)         0.156     3.118    irTestMrsync_reg
  -------------------------------------------------------------------
                         required time                         -3.118    
                         arrival time                           3.179    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 LOC_REG/x24_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irTestSpill_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.728ns (31.531%)  route 1.581ns (68.469%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.949ns
    Source Clock Delay      (SCD):    1.091ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.091     1.091    LOC_REG/CLK_200M
    SLICE_X59Y151        FDCE                                         r  LOC_REG/x24_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y151        FDCE (Prop_fdce_C_Q)         0.178     1.269 r  LOC_REG/x24_Reg_reg[4]/Q
                         net (fo=2, routed)           0.549     1.818    LOC_REG/x24_Reg[4]
    SLICE_X58Y152        LUT2 (Prop_lut2_I1_O)        0.036     1.854 r  LOC_REG/irTestSpill[1]_i_37/O
                         net (fo=1, routed)           0.000     1.854    LOC_REG/irTestSpill[1]_i_37_n_0
    SLICE_X58Y152        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.090     1.944 r  LOC_REG/irTestSpill_reg[1]_i_22/O[0]
                         net (fo=1, routed)           0.295     2.240    irSpillTime1[28]
    SLICE_X59Y149        LUT6 (Prop_lut6_I2_O)        0.100     2.340 r  irTestSpill[1]_i_10/O
                         net (fo=1, routed)           0.000     2.340    LOC_REG/irTestSpill_reg[1]_2[1]
    SLICE_X59Y149        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.219     2.559 f  LOC_REG/irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=3, routed)           0.736     3.295    LOC_REG/CO[0]
    SLICE_X68Y149        LUT4 (Prop_lut4_I2_O)        0.105     3.400 r  LOC_REG/irTestSpill[0]_i_1/O
                         net (fo=1, routed)           0.000     3.400    LOC_REG_n_6
    SLICE_X68Y149        FDRE                                         r  irTestSpill_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.393     2.949    CLK_10M_BUFG
    SLICE_X68Y149        FDRE                                         r  irTestSpill_reg[0]/C
                         clock pessimism              0.000     2.949    
                         clock uncertainty            0.185     3.134    
    SLICE_X68Y149        FDRE (Hold_fdre_C_D)         0.154     3.288    irTestSpill_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.288    
                         arrival time                           3.400    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 LOC_REG/x24_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irTestSpill_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 0.736ns (31.768%)  route 1.581ns (68.232%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.949ns
    Source Clock Delay      (SCD):    1.091ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.091     1.091    LOC_REG/CLK_200M
    SLICE_X59Y151        FDCE                                         r  LOC_REG/x24_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y151        FDCE (Prop_fdce_C_Q)         0.178     1.269 r  LOC_REG/x24_Reg_reg[4]/Q
                         net (fo=2, routed)           0.549     1.818    LOC_REG/x24_Reg[4]
    SLICE_X58Y152        LUT2 (Prop_lut2_I1_O)        0.036     1.854 r  LOC_REG/irTestSpill[1]_i_37/O
                         net (fo=1, routed)           0.000     1.854    LOC_REG/irTestSpill[1]_i_37_n_0
    SLICE_X58Y152        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.090     1.944 r  LOC_REG/irTestSpill_reg[1]_i_22/O[0]
                         net (fo=1, routed)           0.295     2.240    irSpillTime1[28]
    SLICE_X59Y149        LUT6 (Prop_lut6_I2_O)        0.100     2.340 r  irTestSpill[1]_i_10/O
                         net (fo=1, routed)           0.000     2.340    LOC_REG/irTestSpill_reg[1]_2[1]
    SLICE_X59Y149        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.219     2.559 r  LOC_REG/irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=3, routed)           0.736     3.295    LOC_REG/CO[0]
    SLICE_X68Y149        LUT5 (Prop_lut5_I2_O)        0.113     3.408 r  LOC_REG/irTestSpill[1]_i_1/O
                         net (fo=1, routed)           0.000     3.408    LOC_REG_n_4
    SLICE_X68Y149        FDRE                                         r  irTestSpill_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.393     2.949    CLK_10M_BUFG
    SLICE_X68Y149        FDRE                                         r  irTestSpill_reg[1]/C
                         clock pessimism              0.000     2.949    
                         clock uncertainty            0.185     3.134    
    SLICE_X68Y149        FDRE (Hold_fdre_C_D)         0.160     3.294    irTestSpill_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.294    
                         arrival time                           3.408    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 LOC_REG/x24_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.438ns (26.687%)  route 1.203ns (73.313%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT6=1)
  Clock Path Skew:        0.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.544     0.544    LOC_REG/CLK_200M
    SLICE_X59Y151        FDCE                                         r  LOC_REG/x24_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y151        FDCE (Prop_fdce_C_Q)         0.100     0.644 r  LOC_REG/x24_Reg_reg[4]/Q
                         net (fo=2, routed)           0.330     0.974    LOC_REG/x24_Reg[4]
    SLICE_X58Y152        LUT2 (Prop_lut2_I1_O)        0.028     1.002 r  LOC_REG/irTestSpill[1]_i_37/O
                         net (fo=1, routed)           0.000     1.002    LOC_REG/irTestSpill[1]_i_37_n_0
    SLICE_X58Y152        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     1.052 r  LOC_REG/irTestSpill_reg[1]_i_22/O[0]
                         net (fo=1, routed)           0.174     1.227    irSpillTime1[28]
    SLICE_X59Y149        LUT6 (Prop_lut6_I2_O)        0.066     1.293 r  irTestSpill[1]_i_10/O
                         net (fo=1, routed)           0.000     1.293    LOC_REG/irTestSpill_reg[1]_2[1]
    SLICE_X59Y149        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.123     1.416 r  LOC_REG/irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=3, routed)           0.218     1.634    nolabel_line175/SiTCP/CO[0]
    SLICE_X62Y150        LUT2 (Prop_lut2_I1_O)        0.071     1.705 r  nolabel_line175/SiTCP/irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.480     2.185    nolabel_line175_n_8
    SLICE_X57Y149        FDRE                                         r  irSpillTime_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.815     1.502    CLK_10M_BUFG
    SLICE_X57Y149        FDRE                                         r  irSpillTime_reg[20]/C
                         clock pessimism              0.000     1.502    
                         clock uncertainty            0.185     1.687    
    SLICE_X57Y149        FDRE (Hold_fdre_C_R)        -0.054     1.633    irSpillTime_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 LOC_REG/x24_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.438ns (26.687%)  route 1.203ns (73.313%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT6=1)
  Clock Path Skew:        0.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.544     0.544    LOC_REG/CLK_200M
    SLICE_X59Y151        FDCE                                         r  LOC_REG/x24_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y151        FDCE (Prop_fdce_C_Q)         0.100     0.644 r  LOC_REG/x24_Reg_reg[4]/Q
                         net (fo=2, routed)           0.330     0.974    LOC_REG/x24_Reg[4]
    SLICE_X58Y152        LUT2 (Prop_lut2_I1_O)        0.028     1.002 r  LOC_REG/irTestSpill[1]_i_37/O
                         net (fo=1, routed)           0.000     1.002    LOC_REG/irTestSpill[1]_i_37_n_0
    SLICE_X58Y152        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     1.052 r  LOC_REG/irTestSpill_reg[1]_i_22/O[0]
                         net (fo=1, routed)           0.174     1.227    irSpillTime1[28]
    SLICE_X59Y149        LUT6 (Prop_lut6_I2_O)        0.066     1.293 r  irTestSpill[1]_i_10/O
                         net (fo=1, routed)           0.000     1.293    LOC_REG/irTestSpill_reg[1]_2[1]
    SLICE_X59Y149        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.123     1.416 r  LOC_REG/irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=3, routed)           0.218     1.634    nolabel_line175/SiTCP/CO[0]
    SLICE_X62Y150        LUT2 (Prop_lut2_I1_O)        0.071     1.705 r  nolabel_line175/SiTCP/irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.480     2.185    nolabel_line175_n_8
    SLICE_X57Y149        FDRE                                         r  irSpillTime_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.815     1.502    CLK_10M_BUFG
    SLICE_X57Y149        FDRE                                         r  irSpillTime_reg[21]/C
                         clock pessimism              0.000     1.502    
                         clock uncertainty            0.185     1.687    
    SLICE_X57Y149        FDRE (Hold_fdre_C_R)        -0.054     1.633    irSpillTime_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 LOC_REG/x24_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.438ns (26.687%)  route 1.203ns (73.313%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT6=1)
  Clock Path Skew:        0.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.544     0.544    LOC_REG/CLK_200M
    SLICE_X59Y151        FDCE                                         r  LOC_REG/x24_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y151        FDCE (Prop_fdce_C_Q)         0.100     0.644 r  LOC_REG/x24_Reg_reg[4]/Q
                         net (fo=2, routed)           0.330     0.974    LOC_REG/x24_Reg[4]
    SLICE_X58Y152        LUT2 (Prop_lut2_I1_O)        0.028     1.002 r  LOC_REG/irTestSpill[1]_i_37/O
                         net (fo=1, routed)           0.000     1.002    LOC_REG/irTestSpill[1]_i_37_n_0
    SLICE_X58Y152        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     1.052 r  LOC_REG/irTestSpill_reg[1]_i_22/O[0]
                         net (fo=1, routed)           0.174     1.227    irSpillTime1[28]
    SLICE_X59Y149        LUT6 (Prop_lut6_I2_O)        0.066     1.293 r  irTestSpill[1]_i_10/O
                         net (fo=1, routed)           0.000     1.293    LOC_REG/irTestSpill_reg[1]_2[1]
    SLICE_X59Y149        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.123     1.416 r  LOC_REG/irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=3, routed)           0.218     1.634    nolabel_line175/SiTCP/CO[0]
    SLICE_X62Y150        LUT2 (Prop_lut2_I1_O)        0.071     1.705 r  nolabel_line175/SiTCP/irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.480     2.185    nolabel_line175_n_8
    SLICE_X57Y149        FDRE                                         r  irSpillTime_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.815     1.502    CLK_10M_BUFG
    SLICE_X57Y149        FDRE                                         r  irSpillTime_reg[22]/C
                         clock pessimism              0.000     1.502    
                         clock uncertainty            0.185     1.687    
    SLICE_X57Y149        FDRE (Hold_fdre_C_R)        -0.054     1.633    irSpillTime_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 LOC_REG/x24_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.438ns (26.687%)  route 1.203ns (73.313%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT6=1)
  Clock Path Skew:        0.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.544     0.544    LOC_REG/CLK_200M
    SLICE_X59Y151        FDCE                                         r  LOC_REG/x24_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y151        FDCE (Prop_fdce_C_Q)         0.100     0.644 r  LOC_REG/x24_Reg_reg[4]/Q
                         net (fo=2, routed)           0.330     0.974    LOC_REG/x24_Reg[4]
    SLICE_X58Y152        LUT2 (Prop_lut2_I1_O)        0.028     1.002 r  LOC_REG/irTestSpill[1]_i_37/O
                         net (fo=1, routed)           0.000     1.002    LOC_REG/irTestSpill[1]_i_37_n_0
    SLICE_X58Y152        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     1.052 r  LOC_REG/irTestSpill_reg[1]_i_22/O[0]
                         net (fo=1, routed)           0.174     1.227    irSpillTime1[28]
    SLICE_X59Y149        LUT6 (Prop_lut6_I2_O)        0.066     1.293 r  irTestSpill[1]_i_10/O
                         net (fo=1, routed)           0.000     1.293    LOC_REG/irTestSpill_reg[1]_2[1]
    SLICE_X59Y149        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.123     1.416 r  LOC_REG/irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=3, routed)           0.218     1.634    nolabel_line175/SiTCP/CO[0]
    SLICE_X62Y150        LUT2 (Prop_lut2_I1_O)        0.071     1.705 r  nolabel_line175/SiTCP/irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.480     2.185    nolabel_line175_n_8
    SLICE_X57Y149        FDRE                                         r  irSpillTime_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.815     1.502    CLK_10M_BUFG
    SLICE_X57Y149        FDRE                                         r  irSpillTime_reg[23]/C
                         clock pessimism              0.000     1.502    
                         clock uncertainty            0.185     1.687    
    SLICE_X57Y149        FDRE (Hold_fdre_C_R)        -0.054     1.633    irSpillTime_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 LOC_REG/x24_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.438ns (26.553%)  route 1.212ns (73.447%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT6=1)
  Clock Path Skew:        0.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.544     0.544    LOC_REG/CLK_200M
    SLICE_X59Y151        FDCE                                         r  LOC_REG/x24_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y151        FDCE (Prop_fdce_C_Q)         0.100     0.644 r  LOC_REG/x24_Reg_reg[4]/Q
                         net (fo=2, routed)           0.330     0.974    LOC_REG/x24_Reg[4]
    SLICE_X58Y152        LUT2 (Prop_lut2_I1_O)        0.028     1.002 r  LOC_REG/irTestSpill[1]_i_37/O
                         net (fo=1, routed)           0.000     1.002    LOC_REG/irTestSpill[1]_i_37_n_0
    SLICE_X58Y152        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     1.052 r  LOC_REG/irTestSpill_reg[1]_i_22/O[0]
                         net (fo=1, routed)           0.174     1.227    irSpillTime1[28]
    SLICE_X59Y149        LUT6 (Prop_lut6_I2_O)        0.066     1.293 r  irTestSpill[1]_i_10/O
                         net (fo=1, routed)           0.000     1.293    LOC_REG/irTestSpill_reg[1]_2[1]
    SLICE_X59Y149        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.123     1.416 r  LOC_REG/irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=3, routed)           0.218     1.634    nolabel_line175/SiTCP/CO[0]
    SLICE_X62Y150        LUT2 (Prop_lut2_I1_O)        0.071     1.705 r  nolabel_line175/SiTCP/irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.488     2.194    nolabel_line175_n_8
    SLICE_X57Y146        FDRE                                         r  irSpillTime_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.814     1.501    CLK_10M_BUFG
    SLICE_X57Y146        FDRE                                         r  irSpillTime_reg[10]/C
                         clock pessimism              0.000     1.501    
                         clock uncertainty            0.185     1.686    
    SLICE_X57Y146        FDRE (Hold_fdre_C_R)        -0.054     1.632    irSpillTime_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 LOC_REG/x24_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.438ns (26.553%)  route 1.212ns (73.447%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT6=1)
  Clock Path Skew:        0.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.544     0.544    LOC_REG/CLK_200M
    SLICE_X59Y151        FDCE                                         r  LOC_REG/x24_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y151        FDCE (Prop_fdce_C_Q)         0.100     0.644 r  LOC_REG/x24_Reg_reg[4]/Q
                         net (fo=2, routed)           0.330     0.974    LOC_REG/x24_Reg[4]
    SLICE_X58Y152        LUT2 (Prop_lut2_I1_O)        0.028     1.002 r  LOC_REG/irTestSpill[1]_i_37/O
                         net (fo=1, routed)           0.000     1.002    LOC_REG/irTestSpill[1]_i_37_n_0
    SLICE_X58Y152        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     1.052 r  LOC_REG/irTestSpill_reg[1]_i_22/O[0]
                         net (fo=1, routed)           0.174     1.227    irSpillTime1[28]
    SLICE_X59Y149        LUT6 (Prop_lut6_I2_O)        0.066     1.293 r  irTestSpill[1]_i_10/O
                         net (fo=1, routed)           0.000     1.293    LOC_REG/irTestSpill_reg[1]_2[1]
    SLICE_X59Y149        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.123     1.416 r  LOC_REG/irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=3, routed)           0.218     1.634    nolabel_line175/SiTCP/CO[0]
    SLICE_X62Y150        LUT2 (Prop_lut2_I1_O)        0.071     1.705 r  nolabel_line175/SiTCP/irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.488     2.194    nolabel_line175_n_8
    SLICE_X57Y146        FDRE                                         r  irSpillTime_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.814     1.501    CLK_10M_BUFG
    SLICE_X57Y146        FDRE                                         r  irSpillTime_reg[11]/C
                         clock pessimism              0.000     1.501    
                         clock uncertainty            0.185     1.686    
    SLICE_X57Y146        FDRE (Hold_fdre_C_R)        -0.054     1.632    irSpillTime_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 LOC_REG/x24_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.438ns (26.553%)  route 1.212ns (73.447%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT6=1)
  Clock Path Skew:        0.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.544     0.544    LOC_REG/CLK_200M
    SLICE_X59Y151        FDCE                                         r  LOC_REG/x24_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y151        FDCE (Prop_fdce_C_Q)         0.100     0.644 r  LOC_REG/x24_Reg_reg[4]/Q
                         net (fo=2, routed)           0.330     0.974    LOC_REG/x24_Reg[4]
    SLICE_X58Y152        LUT2 (Prop_lut2_I1_O)        0.028     1.002 r  LOC_REG/irTestSpill[1]_i_37/O
                         net (fo=1, routed)           0.000     1.002    LOC_REG/irTestSpill[1]_i_37_n_0
    SLICE_X58Y152        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     1.052 r  LOC_REG/irTestSpill_reg[1]_i_22/O[0]
                         net (fo=1, routed)           0.174     1.227    irSpillTime1[28]
    SLICE_X59Y149        LUT6 (Prop_lut6_I2_O)        0.066     1.293 r  irTestSpill[1]_i_10/O
                         net (fo=1, routed)           0.000     1.293    LOC_REG/irTestSpill_reg[1]_2[1]
    SLICE_X59Y149        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.123     1.416 r  LOC_REG/irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=3, routed)           0.218     1.634    nolabel_line175/SiTCP/CO[0]
    SLICE_X62Y150        LUT2 (Prop_lut2_I1_O)        0.071     1.705 r  nolabel_line175/SiTCP/irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.488     2.194    nolabel_line175_n_8
    SLICE_X57Y146        FDRE                                         r  irSpillTime_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.814     1.501    CLK_10M_BUFG
    SLICE_X57Y146        FDRE                                         r  irSpillTime_reg[8]/C
                         clock pessimism              0.000     1.501    
                         clock uncertainty            0.185     1.686    
    SLICE_X57Y146        FDRE (Hold_fdre_C_R)        -0.054     1.632    irSpillTime_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.562    





---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack        3.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.453ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.331ns  (required time - arrival time)
  Source:                 I2C_SDA
                            (input port)
  Destination:            nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        8.073ns  (logic 8.073ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Clock Path Skew:        1.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L21                                               0.000     0.000 r  I2C_SDA (INOUT)
                         net (fo=2, unset)            0.000     0.000    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IO
    L21                  IBUF (Prop_ibuf_I_O)         1.230     1.230 r  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IBUF/O
                         net (fo=1, routed)           0.000     1.230    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IB_SDA
    ILOGIC_X0Y192        ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      6.843     8.073 r  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     8.073    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/OPT_ZHD_N_IIC_SDA_IF
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.284    11.284    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/CLK_IN
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/C
                         clock pessimism              0.000    11.284    
                         clock uncertainty           -0.025    11.259    
    ILOGIC_X0Y192        FDRE (Setup_fdre_C_D)        0.145    11.404    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF
  -------------------------------------------------------------------
                         required time                         11.404    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.331    

Slack (MET) :             8.733ns  (required time - arrival time)
  Source:                 GMII_MDIO
                            (input port)
  Destination:            nolabel_line175/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.393ns  (logic 1.259ns (52.616%)  route 1.134ns (47.384%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.153ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  GMII_MDIO (INOUT)
                         net (fo=1, unset)            0.000     0.000    GMII_MDIO_IOBUF_inst/IO
    J21                  IBUF (Prop_ibuf_I_O)         1.259     1.259 r  GMII_MDIO_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.134     2.393    nolabel_line175/SiTCP/SiTCP/GMII_MDIO_IN
    SLICE_X10Y173        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.153    11.153    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X10Y173        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/C
                         clock pessimism              0.000    11.153    
                         clock uncertainty           -0.025    11.128    
    SLICE_X10Y173        FDRE (Setup_fdre_C_D)       -0.002    11.126    nolabel_line175/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn
  -------------------------------------------------------------------
                         required time                         11.126    
                         arrival time                          -2.393    
  -------------------------------------------------------------------
                         slack                                  8.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 GMII_MDIO
                            (input port)
  Destination:            nolabel_line175/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.292ns  (logic 0.649ns (50.239%)  route 0.643ns (49.761%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.777ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  GMII_MDIO (INOUT)
                         net (fo=1, unset)            0.000     0.000    GMII_MDIO_IOBUF_inst/IO
    J21                  IBUF (Prop_ibuf_I_O)         0.649     0.649 r  GMII_MDIO_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.643     1.292    nolabel_line175/SiTCP/SiTCP/GMII_MDIO_IN
    SLICE_X10Y173        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.777     0.777    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X10Y173        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/C
                         clock pessimism              0.000     0.777    
                         clock uncertainty            0.025     0.802    
    SLICE_X10Y173        FDRE (Hold_fdre_C_D)         0.037     0.839    nolabel_line175/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             2.348ns  (arrival time - required time)
  Source:                 I2C_SDA
                            (input port)
  Destination:            nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        3.380ns  (logic 3.380ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L21                                               0.000     0.000 r  I2C_SDA (INOUT)
                         net (fo=2, unset)            0.000     0.000    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IO
    L21                  IBUF (Prop_ibuf_I_O)         0.620     0.620 r  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IBUF/O
                         net (fo=1, routed)           0.000     0.620    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IB_SDA
    ILOGIC_X0Y192        ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      2.760     3.380 r  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     3.380    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/OPT_ZHD_N_IIC_SDA_IF
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.853     0.853    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/CLK_IN
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/C
                         clock pessimism              0.000     0.853    
                         clock uncertainty            0.025     0.878    
    ILOGIC_X0Y192        FDRE (Hold_fdre_C_D)         0.154     1.032    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           3.380    
  -------------------------------------------------------------------
                         slack                                  2.348    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_10M
  To Clock:  CLK_200M

Setup :           59  Failing Endpoints,  Worst Slack       -0.612ns,  Total Violation      -18.082ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.529ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.612ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/RELCNTR_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.266ns  (logic 0.328ns (10.044%)  route 2.938ns (89.956%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.091ns = ( 6.091 - 5.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.393     2.949    CLK_10M_BUFG
    SLICE_X68Y149        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y149        FDRE (Prop_fdre_C_Q)         0.204     3.153 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.384     3.537    LOC_REG/TEST_PSPILL
    SLICE_X68Y149        LUT6 (Prop_lut6_I2_O)        0.124     3.661 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        2.553     6.215    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X101Y204       FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/RELCNTR_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.091     6.091    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/CLK_200M
    SLICE_X101Y204       FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/RELCNTR_reg[0]/C
                         clock pessimism              0.000     6.091    
                         clock uncertainty           -0.185     5.906    
    SLICE_X101Y204       FDRE (Setup_fdre_C_R)       -0.304     5.602    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/RELCNTR_reg[0]
  -------------------------------------------------------------------
                         required time                          5.602    
                         arrival time                          -6.215    
  -------------------------------------------------------------------
                         slack                                 -0.612    

Slack (VIOLATED) :        -0.582ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[10].shift_cntr/RELCNTR_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 0.328ns (10.147%)  route 2.904ns (89.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.088ns = ( 6.088 - 5.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.393     2.949    CLK_10M_BUFG
    SLICE_X68Y149        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y149        FDRE (Prop_fdre_C_Q)         0.204     3.153 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.384     3.537    LOC_REG/TEST_PSPILL
    SLICE_X68Y149        LUT6 (Prop_lut6_I2_O)        0.124     3.661 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        2.520     6.181    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[10].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X99Y206        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[10].shift_cntr/RELCNTR_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.088     6.088    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[10].shift_cntr/CLK_200M
    SLICE_X99Y206        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[10].shift_cntr/RELCNTR_reg[3]/C
                         clock pessimism              0.000     6.088    
                         clock uncertainty           -0.185     5.903    
    SLICE_X99Y206        FDRE (Setup_fdre_C_R)       -0.304     5.599    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[10].shift_cntr/RELCNTR_reg[3]
  -------------------------------------------------------------------
                         required time                          5.599    
                         arrival time                          -6.181    
  -------------------------------------------------------------------
                         slack                                 -0.582    

Slack (VIOLATED) :        -0.582ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[10].shift_cntr/RELCNTR_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 0.328ns (10.147%)  route 2.904ns (89.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.088ns = ( 6.088 - 5.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.393     2.949    CLK_10M_BUFG
    SLICE_X68Y149        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y149        FDRE (Prop_fdre_C_Q)         0.204     3.153 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.384     3.537    LOC_REG/TEST_PSPILL
    SLICE_X68Y149        LUT6 (Prop_lut6_I2_O)        0.124     3.661 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        2.520     6.181    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[10].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X99Y206        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[10].shift_cntr/RELCNTR_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.088     6.088    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[10].shift_cntr/CLK_200M
    SLICE_X99Y206        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[10].shift_cntr/RELCNTR_reg[4]/C
                         clock pessimism              0.000     6.088    
                         clock uncertainty           -0.185     5.903    
    SLICE_X99Y206        FDRE (Setup_fdre_C_R)       -0.304     5.599    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[10].shift_cntr/RELCNTR_reg[4]
  -------------------------------------------------------------------
                         required time                          5.599    
                         arrival time                          -6.181    
  -------------------------------------------------------------------
                         slack                                 -0.582    

Slack (VIOLATED) :        -0.581ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[53].shift_cntr/RELCNTR_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.328ns (10.023%)  route 2.945ns (89.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.106ns = ( 6.106 - 5.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.393     2.949    CLK_10M_BUFG
    SLICE_X68Y149        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y149        FDRE (Prop_fdre_C_Q)         0.204     3.153 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.384     3.537    LOC_REG/TEST_PSPILL
    SLICE_X68Y149        LUT6 (Prop_lut6_I2_O)        0.124     3.661 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        2.561     6.222    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[53].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X106Y165       FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[53].shift_cntr/RELCNTR_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.106     6.106    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[53].shift_cntr/CLK_200M
    SLICE_X106Y165       FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[53].shift_cntr/RELCNTR_reg[1]/C
                         clock pessimism              0.000     6.106    
                         clock uncertainty           -0.185     5.921    
    SLICE_X106Y165       FDRE (Setup_fdre_C_R)       -0.281     5.640    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[53].shift_cntr/RELCNTR_reg[1]
  -------------------------------------------------------------------
                         required time                          5.640    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                 -0.581    

Slack (VIOLATED) :        -0.581ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[53].shift_cntr/RELCNTR_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.328ns (10.023%)  route 2.945ns (89.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.106ns = ( 6.106 - 5.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.393     2.949    CLK_10M_BUFG
    SLICE_X68Y149        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y149        FDRE (Prop_fdre_C_Q)         0.204     3.153 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.384     3.537    LOC_REG/TEST_PSPILL
    SLICE_X68Y149        LUT6 (Prop_lut6_I2_O)        0.124     3.661 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        2.561     6.222    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[53].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X106Y165       FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[53].shift_cntr/RELCNTR_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.106     6.106    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[53].shift_cntr/CLK_200M
    SLICE_X106Y165       FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[53].shift_cntr/RELCNTR_reg[2]/C
                         clock pessimism              0.000     6.106    
                         clock uncertainty           -0.185     5.921    
    SLICE_X106Y165       FDRE (Setup_fdre_C_R)       -0.281     5.640    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[53].shift_cntr/RELCNTR_reg[2]
  -------------------------------------------------------------------
                         required time                          5.640    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                 -0.581    

Slack (VIOLATED) :        -0.546ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/RELCNTR_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.186ns  (logic 0.328ns (10.294%)  route 2.858ns (89.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.078ns = ( 6.078 - 5.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.393     2.949    CLK_10M_BUFG
    SLICE_X68Y149        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y149        FDRE (Prop_fdre_C_Q)         0.204     3.153 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.384     3.537    LOC_REG/TEST_PSPILL
    SLICE_X68Y149        LUT6 (Prop_lut6_I2_O)        0.124     3.661 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        2.474     6.135    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/RELCNTR_reg[0]_0[0]
    SLICE_X51Y172        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/RELCNTR_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.078     6.078    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/CLK_200M
    SLICE_X51Y172        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/RELCNTR_reg[1]/C
                         clock pessimism              0.000     6.078    
                         clock uncertainty           -0.185     5.893    
    SLICE_X51Y172        FDRE (Setup_fdre_C_R)       -0.304     5.589    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/RELCNTR_reg[1]
  -------------------------------------------------------------------
                         required time                          5.589    
                         arrival time                          -6.135    
  -------------------------------------------------------------------
                         slack                                 -0.546    

Slack (VIOLATED) :        -0.546ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/RELCNTR_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.186ns  (logic 0.328ns (10.294%)  route 2.858ns (89.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.078ns = ( 6.078 - 5.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.393     2.949    CLK_10M_BUFG
    SLICE_X68Y149        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y149        FDRE (Prop_fdre_C_Q)         0.204     3.153 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.384     3.537    LOC_REG/TEST_PSPILL
    SLICE_X68Y149        LUT6 (Prop_lut6_I2_O)        0.124     3.661 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        2.474     6.135    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/RELCNTR_reg[0]_0[0]
    SLICE_X51Y172        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/RELCNTR_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.078     6.078    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/CLK_200M
    SLICE_X51Y172        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/RELCNTR_reg[2]/C
                         clock pessimism              0.000     6.078    
                         clock uncertainty           -0.185     5.893    
    SLICE_X51Y172        FDRE (Setup_fdre_C_R)       -0.304     5.589    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/RELCNTR_reg[2]
  -------------------------------------------------------------------
                         required time                          5.589    
                         arrival time                          -6.135    
  -------------------------------------------------------------------
                         slack                                 -0.546    

Slack (VIOLATED) :        -0.546ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/RELCNTR_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.186ns  (logic 0.328ns (10.294%)  route 2.858ns (89.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.078ns = ( 6.078 - 5.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.393     2.949    CLK_10M_BUFG
    SLICE_X68Y149        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y149        FDRE (Prop_fdre_C_Q)         0.204     3.153 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.384     3.537    LOC_REG/TEST_PSPILL
    SLICE_X68Y149        LUT6 (Prop_lut6_I2_O)        0.124     3.661 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        2.474     6.135    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/RELCNTR_reg[0]_0[0]
    SLICE_X51Y172        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/RELCNTR_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.078     6.078    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/CLK_200M
    SLICE_X51Y172        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/RELCNTR_reg[3]/C
                         clock pessimism              0.000     6.078    
                         clock uncertainty           -0.185     5.893    
    SLICE_X51Y172        FDRE (Setup_fdre_C_R)       -0.304     5.589    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/RELCNTR_reg[3]
  -------------------------------------------------------------------
                         required time                          5.589    
                         arrival time                          -6.135    
  -------------------------------------------------------------------
                         slack                                 -0.546    

Slack (VIOLATED) :        -0.546ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/RELCNTR_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.186ns  (logic 0.328ns (10.294%)  route 2.858ns (89.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.078ns = ( 6.078 - 5.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.393     2.949    CLK_10M_BUFG
    SLICE_X68Y149        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y149        FDRE (Prop_fdre_C_Q)         0.204     3.153 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.384     3.537    LOC_REG/TEST_PSPILL
    SLICE_X68Y149        LUT6 (Prop_lut6_I2_O)        0.124     3.661 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        2.474     6.135    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/RELCNTR_reg[0]_0[0]
    SLICE_X51Y172        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/RELCNTR_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.078     6.078    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/CLK_200M
    SLICE_X51Y172        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/RELCNTR_reg[4]/C
                         clock pessimism              0.000     6.078    
                         clock uncertainty           -0.185     5.893    
    SLICE_X51Y172        FDRE (Setup_fdre_C_R)       -0.304     5.589    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/RELCNTR_reg[4]
  -------------------------------------------------------------------
                         required time                          5.589    
                         arrival time                          -6.135    
  -------------------------------------------------------------------
                         slack                                 -0.546    

Slack (VIOLATED) :        -0.546ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/RELCNTR_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.186ns  (logic 0.328ns (10.294%)  route 2.858ns (89.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.078ns = ( 6.078 - 5.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.393     2.949    CLK_10M_BUFG
    SLICE_X68Y149        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y149        FDRE (Prop_fdre_C_Q)         0.204     3.153 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.384     3.537    LOC_REG/TEST_PSPILL
    SLICE_X68Y149        LUT6 (Prop_lut6_I2_O)        0.124     3.661 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        2.474     6.135    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/RELCNTR_reg[0]_0[0]
    SLICE_X51Y172        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/RELCNTR_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.078     6.078    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/CLK_200M
    SLICE_X51Y172        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/RELCNTR_reg[5]/C
                         clock pessimism              0.000     6.078    
                         clock uncertainty           -0.185     5.893    
    SLICE_X51Y172        FDRE (Setup_fdre_C_R)       -0.304     5.589    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/RELCNTR_reg[5]
  -------------------------------------------------------------------
                         required time                          5.589    
                         arrival time                          -6.135    
  -------------------------------------------------------------------
                         slack                                 -0.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 irTestMrsync_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncPulse_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.091%)  route 0.227ns (63.909%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.742ns
    Source Clock Delay      (SCD):    1.161ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.543     1.161    CLK_10M_BUFG
    SLICE_X64Y152        FDRE                                         r  irTestMrsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y152        FDRE (Prop_fdre_C_Q)         0.100     1.261 r  irTestMrsync_reg/Q
                         net (fo=1, routed)           0.227     1.488    nolabel_line175/SiTCP/irTestMrsync
    SLICE_X63Y151        LUT2 (Prop_lut2_I0_O)        0.028     1.516 r  nolabel_line175/SiTCP/irMrsyncPulse[0]_i_1/O
                         net (fo=1, routed)           0.000     1.516    nolabel_line175_n_7
    SLICE_X63Y151        FDRE                                         r  irMrsyncPulse_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.742     0.742    CLK_200M
    SLICE_X63Y151        FDRE                                         r  irMrsyncPulse_reg[0]/C
                         clock pessimism              0.000     0.742    
                         clock uncertainty            0.185     0.927    
    SLICE_X63Y151        FDRE (Hold_fdre_C_D)         0.060     0.987    irMrsyncPulse_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/get_spillInfo/SPL_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.155ns (32.369%)  route 0.324ns (67.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.594     1.212    CLK_10M_BUFG
    SLICE_X68Y149        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y149        FDRE (Prop_fdre_C_Q)         0.091     1.303 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.106     1.409    LOC_REG/TEST_PSPILL
    SLICE_X68Y149        LUT3 (Prop_lut3_I0_O)        0.064     1.473 r  LOC_REG/SPL_REG[0]_i_1/O
                         net (fo=5, routed)           0.218     1.691    top_mcs/get_spillInfo/D[0]
    SLICE_X68Y148        FDRE                                         r  top_mcs/get_spillInfo/SPL_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.814     0.814    top_mcs/get_spillInfo/CLK_200M
    SLICE_X68Y148        FDRE                                         r  top_mcs/get_spillInfo/SPL_REG_reg[0]/C
                         clock pessimism              0.000     0.814    
                         clock uncertainty            0.185     0.999    
    SLICE_X68Y148        FDRE (Hold_fdre_C_D)         0.040     1.039    top_mcs/get_spillInfo/SPL_REG_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/ENABLE_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.183ns (31.943%)  route 0.390ns (68.057%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.594     1.212    CLK_10M_BUFG
    SLICE_X68Y149        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y149        FDRE (Prop_fdre_C_Q)         0.091     1.303 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.106     1.409    LOC_REG/TEST_PSPILL
    SLICE_X68Y149        LUT3 (Prop_lut3_I0_O)        0.064     1.473 r  LOC_REG/SPL_REG[0]_i_1/O
                         net (fo=5, routed)           0.284     1.757    top_mcs/D[0]
    SLICE_X75Y149        LUT4 (Prop_lut4_I1_O)        0.028     1.785 r  top_mcs/ENABLE_i_1/O
                         net (fo=1, routed)           0.000     1.785    top_mcs/ENABLE_i_1_n_0
    SLICE_X75Y149        FDRE                                         r  top_mcs/ENABLE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.812     0.812    top_mcs/CLK_200M
    SLICE_X75Y149        FDRE                                         r  top_mcs/ENABLE_reg/C
                         clock pessimism              0.000     0.812    
                         clock uncertainty            0.185     0.997    
    SLICE_X75Y149        FDRE (Hold_fdre_C_D)         0.060     1.057    top_mcs/ENABLE_reg
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/regNSYNC_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.183ns (34.698%)  route 0.344ns (65.302%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.594     1.212    CLK_10M_BUFG
    SLICE_X68Y149        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y149        FDRE (Prop_fdre_C_Q)         0.091     1.303 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.106     1.409    LOC_REG/TEST_PSPILL
    SLICE_X68Y149        LUT3 (Prop_lut3_I0_O)        0.064     1.473 r  LOC_REG/SPL_REG[0]_i_1/O
                         net (fo=5, routed)           0.092     1.565    LOC_REG/D[0]
    SLICE_X68Y149        LUT2 (Prop_lut2_I0_O)        0.028     1.593 r  LOC_REG/regNSYNC[31]_i_1/O
                         net (fo=33, routed)          0.146     1.739    top_mcs/E[0]
    SLICE_X72Y149        FDRE                                         r  top_mcs/regNSYNC_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.813     0.813    top_mcs/CLK_200M
    SLICE_X72Y149        FDRE                                         r  top_mcs/regNSYNC_reg[1]/C
                         clock pessimism              0.000     0.813    
                         clock uncertainty            0.185     0.998    
    SLICE_X72Y149        FDRE (Hold_fdre_C_CE)        0.010     1.008    top_mcs/regNSYNC_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/regNSYNC_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.183ns (34.698%)  route 0.344ns (65.302%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.594     1.212    CLK_10M_BUFG
    SLICE_X68Y149        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y149        FDRE (Prop_fdre_C_Q)         0.091     1.303 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.106     1.409    LOC_REG/TEST_PSPILL
    SLICE_X68Y149        LUT3 (Prop_lut3_I0_O)        0.064     1.473 r  LOC_REG/SPL_REG[0]_i_1/O
                         net (fo=5, routed)           0.092     1.565    LOC_REG/D[0]
    SLICE_X68Y149        LUT2 (Prop_lut2_I0_O)        0.028     1.593 r  LOC_REG/regNSYNC[31]_i_1/O
                         net (fo=33, routed)          0.146     1.739    top_mcs/E[0]
    SLICE_X72Y149        FDRE                                         r  top_mcs/regNSYNC_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.813     0.813    top_mcs/CLK_200M
    SLICE_X72Y149        FDRE                                         r  top_mcs/regNSYNC_reg[3]/C
                         clock pessimism              0.000     0.813    
                         clock uncertainty            0.185     0.998    
    SLICE_X72Y149        FDRE (Hold_fdre_C_CE)        0.010     1.008    top_mcs/regNSYNC_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/regNSYNC_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.183ns (34.698%)  route 0.344ns (65.302%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.594     1.212    CLK_10M_BUFG
    SLICE_X68Y149        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y149        FDRE (Prop_fdre_C_Q)         0.091     1.303 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.106     1.409    LOC_REG/TEST_PSPILL
    SLICE_X68Y149        LUT3 (Prop_lut3_I0_O)        0.064     1.473 r  LOC_REG/SPL_REG[0]_i_1/O
                         net (fo=5, routed)           0.092     1.565    LOC_REG/D[0]
    SLICE_X68Y149        LUT2 (Prop_lut2_I0_O)        0.028     1.593 r  LOC_REG/regNSYNC[31]_i_1/O
                         net (fo=33, routed)          0.146     1.739    top_mcs/E[0]
    SLICE_X72Y149        FDRE                                         r  top_mcs/regNSYNC_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.813     0.813    top_mcs/CLK_200M
    SLICE_X72Y149        FDRE                                         r  top_mcs/regNSYNC_reg[4]/C
                         clock pessimism              0.000     0.813    
                         clock uncertainty            0.185     0.998    
    SLICE_X72Y149        FDRE (Hold_fdre_C_CE)        0.010     1.008    top_mcs/regNSYNC_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/regNSYNC_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.183ns (34.698%)  route 0.344ns (65.302%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.594     1.212    CLK_10M_BUFG
    SLICE_X68Y149        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y149        FDRE (Prop_fdre_C_Q)         0.091     1.303 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.106     1.409    LOC_REG/TEST_PSPILL
    SLICE_X68Y149        LUT3 (Prop_lut3_I0_O)        0.064     1.473 r  LOC_REG/SPL_REG[0]_i_1/O
                         net (fo=5, routed)           0.092     1.565    LOC_REG/D[0]
    SLICE_X68Y149        LUT2 (Prop_lut2_I0_O)        0.028     1.593 r  LOC_REG/regNSYNC[31]_i_1/O
                         net (fo=33, routed)          0.146     1.739    top_mcs/E[0]
    SLICE_X72Y149        FDRE                                         r  top_mcs/regNSYNC_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.813     0.813    top_mcs/CLK_200M
    SLICE_X72Y149        FDRE                                         r  top_mcs/regNSYNC_reg[5]/C
                         clock pessimism              0.000     0.813    
                         clock uncertainty            0.185     0.998    
    SLICE_X72Y149        FDRE (Hold_fdre_C_CE)        0.010     1.008    top_mcs/regNSYNC_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/regNSYNC_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.183ns (34.698%)  route 0.344ns (65.302%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.594     1.212    CLK_10M_BUFG
    SLICE_X68Y149        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y149        FDRE (Prop_fdre_C_Q)         0.091     1.303 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.106     1.409    LOC_REG/TEST_PSPILL
    SLICE_X68Y149        LUT3 (Prop_lut3_I0_O)        0.064     1.473 r  LOC_REG/SPL_REG[0]_i_1/O
                         net (fo=5, routed)           0.092     1.565    LOC_REG/D[0]
    SLICE_X68Y149        LUT2 (Prop_lut2_I0_O)        0.028     1.593 r  LOC_REG/regNSYNC[31]_i_1/O
                         net (fo=33, routed)          0.146     1.739    top_mcs/E[0]
    SLICE_X72Y149        FDRE                                         r  top_mcs/regNSYNC_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.813     0.813    top_mcs/CLK_200M
    SLICE_X72Y149        FDRE                                         r  top_mcs/regNSYNC_reg[8]/C
                         clock pessimism              0.000     0.813    
                         clock uncertainty            0.185     0.998    
    SLICE_X72Y149        FDRE (Hold_fdre_C_CE)        0.010     1.008    top_mcs/regNSYNC_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/regNSYNC_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.183ns (34.698%)  route 0.344ns (65.302%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.594     1.212    CLK_10M_BUFG
    SLICE_X68Y149        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y149        FDRE (Prop_fdre_C_Q)         0.091     1.303 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.106     1.409    LOC_REG/TEST_PSPILL
    SLICE_X68Y149        LUT3 (Prop_lut3_I0_O)        0.064     1.473 r  LOC_REG/SPL_REG[0]_i_1/O
                         net (fo=5, routed)           0.092     1.565    LOC_REG/D[0]
    SLICE_X68Y149        LUT2 (Prop_lut2_I0_O)        0.028     1.593 r  LOC_REG/regNSYNC[31]_i_1/O
                         net (fo=33, routed)          0.146     1.739    top_mcs/E[0]
    SLICE_X72Y149        FDRE                                         r  top_mcs/regNSYNC_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.813     0.813    top_mcs/CLK_200M
    SLICE_X72Y149        FDRE                                         r  top_mcs/regNSYNC_reg[9]/C
                         clock pessimism              0.000     0.813    
                         clock uncertainty            0.185     0.998    
    SLICE_X72Y149        FDRE (Hold_fdre_C_CE)        0.010     1.008    top_mcs/regNSYNC_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/NMRSYNC_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.188ns (33.548%)  route 0.372ns (66.452%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.594     1.212    CLK_10M_BUFG
    SLICE_X68Y149        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y149        FDRE (Prop_fdre_C_Q)         0.091     1.303 f  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.106     1.409    LOC_REG/TEST_PSPILL
    SLICE_X68Y149        LUT3 (Prop_lut3_I0_O)        0.064     1.473 f  LOC_REG/SPL_REG[0]_i_1/O
                         net (fo=5, routed)           0.092     1.565    nolabel_line175/D[0]
    SLICE_X68Y149        LUT3 (Prop_lut3_I2_O)        0.033     1.598 r  nolabel_line175/NMRSYNC[0]_i_1/O
                         net (fo=32, routed)          0.174     1.772    top_mcs/NMRSYNC_reg[31]_0
    SLICE_X71Y148        FDRE                                         r  top_mcs/NMRSYNC_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.813     0.813    top_mcs/CLK_200M
    SLICE_X71Y148        FDRE                                         r  top_mcs/NMRSYNC_reg[4]/C
                         clock pessimism              0.000     0.813    
                         clock uncertainty            0.185     0.998    
    SLICE_X71Y148        FDRE (Hold_fdre_C_R)        -0.055     0.943    top_mcs/NMRSYNC_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.830    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M_1
  To Clock:  CLK_200M

Setup :            3  Failing Endpoints,  Worst Slack       -4.344ns,  Total Violation      -12.983ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.767ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.344ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - CLK_125M_1 rise@24.000ns)
  Data Path Delay:        0.453ns  (logic 0.259ns (57.191%)  route 0.194ns (42.809%))
  Logic Levels:           0  
  Clock Path Skew:        -4.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.381ns = ( 26.381 - 25.000 ) 
    Source Clock Delay      (SCD):    6.108ns = ( 30.108 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    24.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.959    25.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    26.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467    28.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    28.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.512    30.108    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y128         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y128         FDRE (Prop_fdre_C_Q)         0.259    30.367 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.194    30.561    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X5Y129         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.381    26.381    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X5Y129         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000    26.381    
                         clock uncertainty           -0.154    26.227    
    SLICE_X5Y129         FDCE (Setup_fdce_C_D)       -0.010    26.217    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         26.217    
                         arrival time                         -30.561    
  -------------------------------------------------------------------
                         slack                                 -4.344    

Slack (VIOLATED) :        -4.331ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - CLK_125M_1 rise@24.000ns)
  Data Path Delay:        0.427ns  (logic 0.223ns (52.258%)  route 0.204ns (47.742%))
  Logic Levels:           0  
  Clock Path Skew:        -4.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.381ns = ( 26.381 - 25.000 ) 
    Source Clock Delay      (SCD):    6.112ns = ( 30.112 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    24.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.959    25.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    26.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467    28.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    28.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.516    30.112    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y131         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y131         FDRE (Prop_fdre_C_Q)         0.223    30.335 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.204    30.539    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X5Y129         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.381    26.381    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X5Y129         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000    26.381    
                         clock uncertainty           -0.154    26.227    
    SLICE_X5Y129         FDCE (Setup_fdce_C_D)       -0.019    26.208    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         26.208    
                         arrival time                         -30.539    
  -------------------------------------------------------------------
                         slack                                 -4.331    

Slack (VIOLATED) :        -4.308ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - CLK_125M_1 rise@24.000ns)
  Data Path Delay:        0.419ns  (logic 0.223ns (53.244%)  route 0.196ns (46.756%))
  Logic Levels:           0  
  Clock Path Skew:        -4.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.381ns = ( 26.381 - 25.000 ) 
    Source Clock Delay      (SCD):    6.108ns = ( 30.108 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    24.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.959    25.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    26.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467    28.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    28.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.512    30.108    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y128         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDCE (Prop_fdce_C_Q)         0.223    30.331 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.196    30.527    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X5Y129         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.381    26.381    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X5Y129         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000    26.381    
                         clock uncertainty           -0.154    26.227    
    SLICE_X5Y129         FDCE (Setup_fdce_C_D)       -0.008    26.219    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         26.219    
                         arrival time                         -30.527    
  -------------------------------------------------------------------
                         slack                                 -4.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.767ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.043%)  route 0.100ns (49.957%))
  Logic Levels:           0  
  Clock Path Skew:        -1.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.767     0.767    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.664     2.652    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y128         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDCE (Prop_fdce_C_Q)         0.100     2.752 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.100     2.852    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X5Y129         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.884     0.884    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X5Y129         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000     0.884    
                         clock uncertainty            0.154     1.038    
    SLICE_X5Y129         FDCE (Hold_fdce_C_D)         0.047     1.085    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           2.852    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.776ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.328%)  route 0.103ns (50.672%))
  Logic Levels:           0  
  Clock Path Skew:        -1.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.767     0.767    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.667     2.655    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y131         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y131         FDRE (Prop_fdre_C_Q)         0.100     2.755 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.103     2.858    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X5Y129         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.884     0.884    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X5Y129         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000     0.884    
                         clock uncertainty            0.154     1.038    
    SLICE_X5Y129         FDCE (Hold_fdce_C_D)         0.044     1.082    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           2.858    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.779ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.118ns (55.694%)  route 0.094ns (44.306%))
  Logic Levels:           0  
  Clock Path Skew:        -1.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.767     0.767    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.664     2.652    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y128         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y128         FDRE (Prop_fdre_C_Q)         0.118     2.770 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.094     2.864    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X5Y129         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.884     0.884    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X5Y129         FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000     0.884    
                         clock uncertainty            0.154     1.038    
    SLICE_X5Y129         FDCE (Hold_fdce_C_D)         0.047     1.085    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  1.779    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  CLK_200M

Setup :           12  Failing Endpoints,  Worst Slack       -2.986ns,  Total Violation      -34.772ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.412ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.986ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.514ns  (logic 0.223ns (43.380%)  route 0.291ns (56.620%))
  Logic Levels:           0  
  Clock Path Skew:        -3.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.322ns = ( 26.322 - 25.000 ) 
    Source Clock Delay      (SCD):    4.769ns = ( 28.769 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.452    28.769    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X19Y124        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y124        FDCE (Prop_fdce_C_Q)         0.223    28.992 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/Q
                         net (fo=1, routed)           0.291    29.283    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[1]
    SLICE_X14Y123        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.322    26.322    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X14Y123        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/C
                         clock pessimism              0.000    26.322    
                         clock uncertainty           -0.035    26.287    
    SLICE_X14Y123        FDRE (Setup_fdre_C_D)        0.011    26.298    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1
  -------------------------------------------------------------------
                         required time                         26.298    
                         arrival time                         -29.283    
  -------------------------------------------------------------------
                         slack                                 -2.986    

Slack (VIOLATED) :        -2.967ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.394ns  (logic 0.204ns (51.789%)  route 0.190ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        -3.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.322ns = ( 26.322 - 25.000 ) 
    Source Clock Delay      (SCD):    4.769ns = ( 28.769 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.452    28.769    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X19Y124        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y124        FDCE (Prop_fdce_C_Q)         0.204    28.973 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/Q
                         net (fo=1, routed)           0.190    29.163    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[9]
    SLICE_X19Y123        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.322    26.322    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X19Y123        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/C
                         clock pessimism              0.000    26.322    
                         clock uncertainty           -0.035    26.287    
    SLICE_X19Y123        FDRE (Setup_fdre_C_D)       -0.091    26.196    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9
  -------------------------------------------------------------------
                         required time                         26.196    
                         arrival time                         -29.163    
  -------------------------------------------------------------------
                         slack                                 -2.967    

Slack (VIOLATED) :        -2.957ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.453ns  (logic 0.259ns (57.191%)  route 0.194ns (42.809%))
  Logic Levels:           0  
  Clock Path Skew:        -3.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.322ns = ( 26.322 - 25.000 ) 
    Source Clock Delay      (SCD):    4.772ns = ( 28.772 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.455    28.772    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X18Y122        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y122        FDCE (Prop_fdce_C_Q)         0.259    29.031 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/Q
                         net (fo=1, routed)           0.194    29.225    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[11]
    SLICE_X19Y123        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.322    26.322    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X19Y123        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/C
                         clock pessimism              0.000    26.322    
                         clock uncertainty           -0.035    26.287    
    SLICE_X19Y123        FDRE (Setup_fdre_C_D)       -0.019    26.268    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11
  -------------------------------------------------------------------
                         required time                         26.268    
                         arrival time                         -29.225    
  -------------------------------------------------------------------
                         slack                                 -2.957    

Slack (VIOLATED) :        -2.933ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.439ns  (logic 0.259ns (59.040%)  route 0.180ns (40.960%))
  Logic Levels:           0  
  Clock Path Skew:        -3.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.322ns = ( 26.322 - 25.000 ) 
    Source Clock Delay      (SCD):    4.772ns = ( 28.772 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.455    28.772    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X18Y122        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y122        FDCE (Prop_fdce_C_Q)         0.259    29.031 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/Q
                         net (fo=1, routed)           0.180    29.211    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[2]
    SLICE_X19Y123        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.322    26.322    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X19Y123        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/C
                         clock pessimism              0.000    26.322    
                         clock uncertainty           -0.035    26.287    
    SLICE_X19Y123        FDRE (Setup_fdre_C_D)       -0.009    26.278    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2
  -------------------------------------------------------------------
                         required time                         26.278    
                         arrival time                         -29.211    
  -------------------------------------------------------------------
                         slack                                 -2.933    

Slack (VIOLATED) :        -2.906ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.414ns  (logic 0.223ns (53.882%)  route 0.191ns (46.119%))
  Logic Levels:           0  
  Clock Path Skew:        -3.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.322ns = ( 26.322 - 25.000 ) 
    Source Clock Delay      (SCD):    4.769ns = ( 28.769 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.452    28.769    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X21Y123        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y123        FDCE (Prop_fdce_C_Q)         0.223    28.992 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/Q
                         net (fo=1, routed)           0.191    29.183    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[3]
    SLICE_X21Y122        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.322    26.322    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X21Y122        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/C
                         clock pessimism              0.000    26.322    
                         clock uncertainty           -0.035    26.287    
    SLICE_X21Y122        FDRE (Setup_fdre_C_D)       -0.010    26.277    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3
  -------------------------------------------------------------------
                         required time                         26.277    
                         arrival time                         -29.183    
  -------------------------------------------------------------------
                         slack                                 -2.906    

Slack (VIOLATED) :        -2.904ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.414ns  (logic 0.223ns (53.882%)  route 0.191ns (46.119%))
  Logic Levels:           0  
  Clock Path Skew:        -3.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.322ns = ( 26.322 - 25.000 ) 
    Source Clock Delay      (SCD):    4.769ns = ( 28.769 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.452    28.769    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X19Y124        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y124        FDCE (Prop_fdce_C_Q)         0.223    28.992 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/Q
                         net (fo=1, routed)           0.191    29.183    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[0]
    SLICE_X19Y123        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.322    26.322    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X19Y123        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/C
                         clock pessimism              0.000    26.322    
                         clock uncertainty           -0.035    26.287    
    SLICE_X19Y123        FDRE (Setup_fdre_C_D)       -0.008    26.279    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0
  -------------------------------------------------------------------
                         required time                         26.279    
                         arrival time                         -29.183    
  -------------------------------------------------------------------
                         slack                                 -2.904    

Slack (VIOLATED) :        -2.904ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.414ns  (logic 0.223ns (53.882%)  route 0.191ns (46.119%))
  Logic Levels:           0  
  Clock Path Skew:        -3.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.322ns = ( 26.322 - 25.000 ) 
    Source Clock Delay      (SCD):    4.769ns = ( 28.769 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.452    28.769    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X19Y124        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y124        FDCE (Prop_fdce_C_Q)         0.223    28.992 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/Q
                         net (fo=1, routed)           0.191    29.183    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[7]
    SLICE_X19Y123        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.322    26.322    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X19Y123        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/C
                         clock pessimism              0.000    26.322    
                         clock uncertainty           -0.035    26.287    
    SLICE_X19Y123        FDRE (Setup_fdre_C_D)       -0.008    26.279    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7
  -------------------------------------------------------------------
                         required time                         26.279    
                         arrival time                         -29.183    
  -------------------------------------------------------------------
                         slack                                 -2.904    

Slack (VIOLATED) :        -2.897ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.406ns  (logic 0.223ns (54.969%)  route 0.183ns (45.031%))
  Logic Levels:           0  
  Clock Path Skew:        -3.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.322ns = ( 26.322 - 25.000 ) 
    Source Clock Delay      (SCD):    4.769ns = ( 28.769 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.452    28.769    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X19Y124        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y124        FDCE (Prop_fdce_C_Q)         0.223    28.992 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/Q
                         net (fo=1, routed)           0.183    29.175    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[10]
    SLICE_X19Y123        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.322    26.322    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X19Y123        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/C
                         clock pessimism              0.000    26.322    
                         clock uncertainty           -0.035    26.287    
    SLICE_X19Y123        FDRE (Setup_fdre_C_D)       -0.009    26.278    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10
  -------------------------------------------------------------------
                         required time                         26.278    
                         arrival time                         -29.175    
  -------------------------------------------------------------------
                         slack                                 -2.897    

Slack (VIOLATED) :        -2.868ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.314ns  (logic 0.204ns (65.045%)  route 0.110ns (34.955%))
  Logic Levels:           0  
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.326ns = ( 26.326 - 25.000 ) 
    Source Clock Delay      (SCD):    4.775ns = ( 28.775 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.458    28.775    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X19Y129        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y129        FDCE (Prop_fdce_C_Q)         0.204    28.979 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/Q
                         net (fo=1, routed)           0.110    29.089    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[4]
    SLICE_X18Y129        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.326    26.326    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X18Y129        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/C
                         clock pessimism              0.000    26.326    
                         clock uncertainty           -0.035    26.291    
    SLICE_X18Y129        FDRE (Setup_fdre_C_D)       -0.070    26.221    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4
  -------------------------------------------------------------------
                         required time                         26.221    
                         arrival time                         -29.089    
  -------------------------------------------------------------------
                         slack                                 -2.868    

Slack (VIOLATED) :        -2.865ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.314ns  (logic 0.204ns (64.990%)  route 0.110ns (35.010%))
  Logic Levels:           0  
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.326ns = ( 26.326 - 25.000 ) 
    Source Clock Delay      (SCD):    4.775ns = ( 28.775 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.458    28.775    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X19Y129        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y129        FDCE (Prop_fdce_C_Q)         0.204    28.979 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/Q
                         net (fo=1, routed)           0.110    29.089    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[8]
    SLICE_X18Y129        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.326    26.326    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X18Y129        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/C
                         clock pessimism              0.000    26.326    
                         clock uncertainty           -0.035    26.291    
    SLICE_X18Y129        FDRE (Setup_fdre_C_D)       -0.067    26.224    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8
  -------------------------------------------------------------------
                         required time                         26.224    
                         arrival time                         -29.089    
  -------------------------------------------------------------------
                         slack                                 -2.865    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.412ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.712%)  route 0.055ns (35.288%))
  Logic Levels:           0  
  Clock Path Skew:        -1.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.633     2.204    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X19Y129        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y129        FDCE (Prop_fdce_C_Q)         0.100     2.304 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/Q
                         net (fo=1, routed)           0.055     2.359    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[5]
    SLICE_X18Y129        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.852     0.852    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X18Y129        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/C
                         clock pessimism              0.000     0.852    
                         clock uncertainty            0.035     0.887    
    SLICE_X18Y129        FDRE (Hold_fdre_C_D)         0.059     0.946    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  1.412    

Slack (MET) :             1.412ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.712%)  route 0.055ns (35.288%))
  Logic Levels:           0  
  Clock Path Skew:        -1.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.633     2.204    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X19Y129        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y129        FDCE (Prop_fdce_C_Q)         0.100     2.304 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/Q
                         net (fo=1, routed)           0.055     2.359    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[6]
    SLICE_X18Y129        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.852     0.852    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X18Y129        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/C
                         clock pessimism              0.000     0.852    
                         clock uncertainty            0.035     0.887    
    SLICE_X18Y129        FDRE (Hold_fdre_C_D)         0.059     0.946    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  1.412    

Slack (MET) :             1.453ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.805%)  route 0.054ns (37.195%))
  Logic Levels:           0  
  Clock Path Skew:        -1.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.633     2.204    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X19Y129        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y129        FDCE (Prop_fdce_C_Q)         0.091     2.295 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/Q
                         net (fo=1, routed)           0.054     2.349    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[8]
    SLICE_X18Y129        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.852     0.852    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X18Y129        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/C
                         clock pessimism              0.000     0.852    
                         clock uncertainty            0.035     0.887    
    SLICE_X18Y129        FDRE (Hold_fdre_C_D)         0.009     0.896    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  1.453    

Slack (MET) :             1.455ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.919%)  route 0.054ns (37.081%))
  Logic Levels:           0  
  Clock Path Skew:        -1.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.633     2.204    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X19Y129        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y129        FDCE (Prop_fdce_C_Q)         0.091     2.295 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/Q
                         net (fo=1, routed)           0.054     2.349    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[4]
    SLICE_X18Y129        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.852     0.852    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X18Y129        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/C
                         clock pessimism              0.000     0.852    
                         clock uncertainty            0.035     0.887    
    SLICE_X18Y129        FDRE (Hold_fdre_C_D)         0.006     0.893    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             1.463ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        -1.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.629     2.200    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X19Y124        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y124        FDCE (Prop_fdce_C_Q)         0.100     2.300 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/Q
                         net (fo=1, routed)           0.095     2.395    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[7]
    SLICE_X19Y123        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.848     0.848    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X19Y123        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/C
                         clock pessimism              0.000     0.848    
                         clock uncertainty            0.035     0.883    
    SLICE_X19Y123        FDRE (Hold_fdre_C_D)         0.049     0.932    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.464ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        -1.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.629     2.200    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X21Y123        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y123        FDCE (Prop_fdce_C_Q)         0.100     2.300 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/Q
                         net (fo=1, routed)           0.095     2.395    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[3]
    SLICE_X21Y122        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.849     0.849    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X21Y122        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/C
                         clock pessimism              0.000     0.849    
                         clock uncertainty            0.035     0.884    
    SLICE_X21Y122        FDRE (Hold_fdre_C_D)         0.047     0.931    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  1.464    

Slack (MET) :             1.465ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        -1.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.629     2.200    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X19Y124        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y124        FDCE (Prop_fdce_C_Q)         0.100     2.300 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/Q
                         net (fo=1, routed)           0.095     2.395    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[0]
    SLICE_X19Y123        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.848     0.848    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X19Y123        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/C
                         clock pessimism              0.000     0.848    
                         clock uncertainty            0.035     0.883    
    SLICE_X19Y123        FDRE (Hold_fdre_C_D)         0.047     0.930    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.477ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.100ns (51.898%)  route 0.093ns (48.102%))
  Logic Levels:           0  
  Clock Path Skew:        -1.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.629     2.200    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X19Y124        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y124        FDCE (Prop_fdce_C_Q)         0.100     2.300 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/Q
                         net (fo=1, routed)           0.093     2.393    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[10]
    SLICE_X19Y123        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.848     0.848    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X19Y123        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/C
                         clock pessimism              0.000     0.848    
                         clock uncertainty            0.035     0.883    
    SLICE_X19Y123        FDRE (Hold_fdre_C_D)         0.033     0.916    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.489ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           0  
  Clock Path Skew:        -1.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.631     2.202    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X18Y122        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y122        FDCE (Prop_fdce_C_Q)         0.118     2.320 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/Q
                         net (fo=1, routed)           0.096     2.416    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[11]
    SLICE_X19Y123        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.848     0.848    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X19Y123        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/C
                         clock pessimism              0.000     0.848    
                         clock uncertainty            0.035     0.883    
    SLICE_X19Y123        FDRE (Hold_fdre_C_D)         0.044     0.927    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           2.416    
  -------------------------------------------------------------------
                         slack                                  1.489    

Slack (MET) :             1.491ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.213%)  route 0.094ns (50.787%))
  Logic Levels:           0  
  Clock Path Skew:        -1.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.629     2.200    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X19Y124        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y124        FDCE (Prop_fdce_C_Q)         0.091     2.291 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/Q
                         net (fo=1, routed)           0.094     2.385    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[9]
    SLICE_X19Y123        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.848     0.848    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X19Y123        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/C
                         clock pessimism              0.000     0.848    
                         clock uncertainty            0.035     0.883    
    SLICE_X19Y123        FDRE (Hold_fdre_C_D)         0.011     0.894    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  1.491    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  CLK_125M_1

Setup :           23  Failing Endpoints,  Worst Slack       -3.209ns,  Total Violation      -54.360ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.614ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.209ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        8.191ns  (logic 0.259ns (3.162%)  route 7.932ns (96.838%))
  Logic Levels:           0  
  Clock Path Skew:        4.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.611ns = ( 21.611 - 16.000 ) 
    Source Clock Delay      (SCD):    1.456ns = ( 16.456 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.456    16.456    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X12Y122        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y122        FDRE (Prop_fdre_C_Q)         0.259    16.715 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/Q
                         net (fo=1, routed)           7.932    24.647    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[9]
    SLICE_X11Y121        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.796    17.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.325    21.611    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y121        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/C
                         clock pessimism              0.000    21.611    
                         clock uncertainty           -0.154    21.457    
    SLICE_X11Y121        FDRE (Setup_fdre_C_D)       -0.019    21.438    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         21.438    
                         arrival time                         -24.647    
  -------------------------------------------------------------------
                         slack                                 -3.209    

Slack (VIOLATED) :        -2.701ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.677ns  (logic 0.223ns (2.905%)  route 7.454ns (97.095%))
  Logic Levels:           0  
  Clock Path Skew:        4.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.608ns = ( 21.608 - 16.000 ) 
    Source Clock Delay      (SCD):    1.456ns = ( 16.456 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.456    16.456    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X15Y122        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y122        FDRE (Prop_fdre_C_Q)         0.223    16.679 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/Q
                         net (fo=1, routed)           7.454    24.133    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[4]
    SLICE_X15Y123        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.796    17.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.322    21.608    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y123        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/C
                         clock pessimism              0.000    21.608    
                         clock uncertainty           -0.154    21.454    
    SLICE_X15Y123        FDRE (Setup_fdre_C_D)       -0.022    21.432    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         21.432    
                         arrival time                         -24.133    
  -------------------------------------------------------------------
                         slack                                 -2.701    

Slack (VIOLATED) :        -2.597ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.501ns  (logic 0.204ns (2.719%)  route 7.297ns (97.281%))
  Logic Levels:           0  
  Clock Path Skew:        4.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.608ns = ( 21.608 - 16.000 ) 
    Source Clock Delay      (SCD):    1.459ns = ( 16.459 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.459    16.459    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X9Y120         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDRE (Prop_fdre_C_Q)         0.204    16.663 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/Q
                         net (fo=1, routed)           7.297    23.960    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[8]
    SLICE_X9Y126         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.796    17.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.322    21.608    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y126         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/C
                         clock pessimism              0.000    21.608    
                         clock uncertainty           -0.154    21.454    
    SLICE_X9Y126         FDRE (Setup_fdre_C_D)       -0.090    21.364    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         21.364    
                         arrival time                         -23.960    
  -------------------------------------------------------------------
                         slack                                 -2.597    

Slack (VIOLATED) :        -2.588ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.568ns  (logic 0.259ns (3.423%)  route 7.309ns (96.577%))
  Logic Levels:           0  
  Clock Path Skew:        4.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.609ns = ( 21.609 - 16.000 ) 
    Source Clock Delay      (SCD):    1.456ns = ( 16.456 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.456    16.456    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X14Y122        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDRE (Prop_fdre_C_Q)         0.259    16.715 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/Q
                         net (fo=1, routed)           7.309    24.024    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[7]
    SLICE_X13Y122        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.796    17.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.323    21.609    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y122        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/C
                         clock pessimism              0.000    21.609    
                         clock uncertainty           -0.154    21.455    
    SLICE_X13Y122        FDRE (Setup_fdre_C_D)       -0.019    21.436    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         21.436    
                         arrival time                         -24.024    
  -------------------------------------------------------------------
                         slack                                 -2.588    

Slack (VIOLATED) :        -2.536ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.435ns  (logic 0.236ns (3.174%)  route 7.199ns (96.826%))
  Logic Levels:           0  
  Clock Path Skew:        4.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.609ns = ( 21.609 - 16.000 ) 
    Source Clock Delay      (SCD):    1.456ns = ( 16.456 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.456    16.456    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X12Y122        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y122        FDRE (Prop_fdre_C_Q)         0.236    16.692 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/Q
                         net (fo=1, routed)           7.199    23.891    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[1]
    SLICE_X13Y122        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.796    17.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.323    21.609    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y122        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/C
                         clock pessimism              0.000    21.609    
                         clock uncertainty           -0.154    21.455    
    SLICE_X13Y122        FDRE (Setup_fdre_C_D)       -0.099    21.356    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         21.356    
                         arrival time                         -23.891    
  -------------------------------------------------------------------
                         slack                                 -2.536    

Slack (VIOLATED) :        -2.467ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.372ns  (logic 0.204ns (2.767%)  route 7.168ns (97.233%))
  Logic Levels:           0  
  Clock Path Skew:        4.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.611ns = ( 21.611 - 16.000 ) 
    Source Clock Delay      (SCD):    1.459ns = ( 16.459 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.459    16.459    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X9Y120         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDRE (Prop_fdre_C_Q)         0.204    16.663 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/Q
                         net (fo=1, routed)           7.168    23.831    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[6]
    SLICE_X11Y121        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.796    17.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.325    21.611    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y121        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/C
                         clock pessimism              0.000    21.611    
                         clock uncertainty           -0.154    21.457    
    SLICE_X11Y121        FDRE (Setup_fdre_C_D)       -0.093    21.364    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         21.364    
                         arrival time                         -23.831    
  -------------------------------------------------------------------
                         slack                                 -2.467    

Slack (VIOLATED) :        -2.428ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.345ns  (logic 0.236ns (3.213%)  route 7.109ns (96.787%))
  Logic Levels:           0  
  Clock Path Skew:        4.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.608ns = ( 21.608 - 16.000 ) 
    Source Clock Delay      (SCD):    1.456ns = ( 16.456 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.456    16.456    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X12Y122        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y122        FDRE (Prop_fdre_C_Q)         0.236    16.692 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/Q
                         net (fo=1, routed)           7.109    23.801    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[4]
    SLICE_X12Y123        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.796    17.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.322    21.608    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y123        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/C
                         clock pessimism              0.000    21.608    
                         clock uncertainty           -0.154    21.454    
    SLICE_X12Y123        FDRE (Setup_fdre_C_D)       -0.081    21.373    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         21.373    
                         arrival time                         -23.801    
  -------------------------------------------------------------------
                         slack                                 -2.428    

Slack (VIOLATED) :        -2.398ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.400ns  (logic 0.259ns (3.500%)  route 7.141ns (96.500%))
  Logic Levels:           0  
  Clock Path Skew:        4.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.608ns = ( 21.608 - 16.000 ) 
    Source Clock Delay      (SCD):    1.456ns = ( 16.456 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.456    16.456    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X12Y122        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y122        FDRE (Prop_fdre_C_Q)         0.259    16.715 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/Q
                         net (fo=1, routed)           7.141    23.856    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[5]
    SLICE_X12Y123        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.796    17.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.322    21.608    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y123        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/C
                         clock pessimism              0.000    21.608    
                         clock uncertainty           -0.154    21.454    
    SLICE_X12Y123        FDRE (Setup_fdre_C_D)        0.004    21.458    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         21.458    
                         arrival time                         -23.856    
  -------------------------------------------------------------------
                         slack                                 -2.398    

Slack (VIOLATED) :        -2.383ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.392ns  (logic 0.259ns (3.504%)  route 7.133ns (96.496%))
  Logic Levels:           0  
  Clock Path Skew:        4.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.608ns = ( 21.608 - 16.000 ) 
    Source Clock Delay      (SCD):    1.456ns = ( 16.456 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.456    16.456    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X12Y122        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y122        FDRE (Prop_fdre_C_Q)         0.259    16.715 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/Q
                         net (fo=1, routed)           7.133    23.848    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[10]
    SLICE_X12Y123        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.796    17.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.322    21.608    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y123        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/C
                         clock pessimism              0.000    21.608    
                         clock uncertainty           -0.154    21.454    
    SLICE_X12Y123        FDRE (Setup_fdre_C_D)        0.011    21.465    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         21.465    
                         arrival time                         -23.848    
  -------------------------------------------------------------------
                         slack                                 -2.383    

Slack (VIOLATED) :        -2.370ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.264ns  (logic 0.236ns (3.249%)  route 7.028ns (96.751%))
  Logic Levels:           0  
  Clock Path Skew:        4.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.610ns = ( 21.610 - 16.000 ) 
    Source Clock Delay      (SCD):    1.457ns = ( 16.457 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.457    16.457    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X8Y121         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE (Prop_fdre_C_Q)         0.236    16.693 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/Q
                         net (fo=1, routed)           7.028    23.721    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[2]
    SLICE_X9Y121         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.796    17.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.324    21.610    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y121         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/C
                         clock pessimism              0.000    21.610    
                         clock uncertainty           -0.154    21.456    
    SLICE_X9Y121         FDRE (Setup_fdre_C_D)       -0.104    21.352    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2
  -------------------------------------------------------------------
                         required time                         21.352    
                         arrival time                         -23.721    
  -------------------------------------------------------------------
                         slack                                 -2.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 0.242ns (4.285%)  route 5.406ns (95.715%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.050ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.323     1.323    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X10Y126        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y126        FDRE (Prop_fdre_C_Q)         0.206     1.529 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/Q
                         net (fo=1, routed)           5.406     6.935    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1
    SLICE_X9Y126         LUT2 (Prop_lut2_I0_O)        0.036     6.971 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/out21/O
                         net (fo=1, routed)           0.000     6.971    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq[1]_reduce_or_55_o
    SLICE_X9Y126         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.959     1.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.454     6.050    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y126         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
                         clock pessimism              0.000     6.050    
                         clock uncertainty            0.154     6.204    
    SLICE_X9Y126         FDRE (Hold_fdre_C_D)         0.153     6.357    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0
  -------------------------------------------------------------------
                         required time                         -6.357    
                         arrival time                           6.971    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 0.206ns (3.600%)  route 5.517ns (96.400%))
  Logic Levels:           0  
  Clock Path Skew:        4.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.052ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.322     1.322    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X14Y123        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y123        FDRE (Prop_fdre_C_Q)         0.206     1.528 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/Q
                         net (fo=1, routed)           5.517     7.045    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[7]
    SLICE_X13Y122        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.959     1.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.456     6.052    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y122        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/C
                         clock pessimism              0.000     6.052    
                         clock uncertainty            0.154     6.206    
    SLICE_X13Y122        FDRE (Hold_fdre_C_D)         0.110     6.316    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         -6.316    
                         arrival time                           7.045    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.754ns  (logic 0.162ns (2.815%)  route 5.592ns (97.185%))
  Logic Levels:           0  
  Clock Path Skew:        4.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.059ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.327     1.327    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X9Y119         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         FDRE (Prop_fdre_C_Q)         0.162     1.489 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/Q
                         net (fo=1, routed)           5.592     7.081    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[3]
    SLICE_X9Y116         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.959     1.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.463     6.059    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y116         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/C
                         clock pessimism              0.000     6.059    
                         clock uncertainty            0.154     6.213    
    SLICE_X9Y116         FDRE (Hold_fdre_C_D)         0.039     6.252    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         -6.252    
                         arrival time                           7.081    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.756ns  (logic 0.189ns (3.283%)  route 5.567ns (96.717%))
  Logic Levels:           0  
  Clock Path Skew:        4.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.050ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.323     1.323    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X10Y126        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y126        FDRE (Prop_fdre_C_Q)         0.189     1.512 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/Q
                         net (fo=1, routed)           5.567     7.079    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[8]
    SLICE_X9Y126         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.959     1.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.454     6.050    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y126         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/C
                         clock pessimism              0.000     6.050    
                         clock uncertainty            0.154     6.204    
    SLICE_X9Y126         FDRE (Hold_fdre_C_D)         0.033     6.237    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         -6.237    
                         arrival time                           7.079    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 0.189ns (3.220%)  route 5.681ns (96.780%))
  Logic Levels:           0  
  Clock Path Skew:        4.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.053ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.324     1.324    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X8Y121         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE (Prop_fdre_C_Q)         0.189     1.513 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/Q
                         net (fo=1, routed)           5.681     7.194    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[0]
    SLICE_X9Y121         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.959     1.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.457     6.053    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y121         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/C
                         clock pessimism              0.000     6.053    
                         clock uncertainty            0.154     6.207    
    SLICE_X9Y121         FDRE (Hold_fdre_C_D)         0.041     6.248    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         -6.248    
                         arrival time                           7.194    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.107ns (2.923%)  route 3.553ns (97.077%))
  Logic Levels:           0  
  Clock Path Skew:        2.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.186ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.632     0.632    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X12Y122        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y122        FDRE (Prop_fdre_C_Q)         0.107     0.739 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/Q
                         net (fo=1, routed)           3.553     4.292    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[1]
    SLICE_X13Y122        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.037     1.037    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.850     3.186    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y122        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/C
                         clock pessimism              0.000     3.186    
                         clock uncertainty            0.154     3.340    
    SLICE_X13Y122        FDRE (Hold_fdre_C_D)         0.005     3.345    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         -3.345    
                         arrival time                           4.292    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.952ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.669ns  (logic 0.091ns (2.480%)  route 3.578ns (97.520%))
  Logic Levels:           0  
  Clock Path Skew:        2.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.188ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.634     0.634    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X9Y120         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDRE (Prop_fdre_C_Q)         0.091     0.725 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/Q
                         net (fo=1, routed)           3.578     4.303    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[6]
    SLICE_X11Y121        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.037     1.037    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.852     3.188    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y121        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/C
                         clock pessimism              0.000     3.188    
                         clock uncertainty            0.154     3.342    
    SLICE_X11Y121        FDRE (Hold_fdre_C_D)         0.009     3.351    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         -3.351    
                         arrival time                           4.303    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.963ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.946ns  (logic 0.206ns (3.464%)  route 5.740ns (96.536%))
  Logic Levels:           0  
  Clock Path Skew:        4.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.050ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.322     1.322    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X14Y123        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y123        FDRE (Prop_fdre_C_Q)         0.206     1.528 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/Q
                         net (fo=1, routed)           5.740     7.268    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[5]
    SLICE_X15Y123        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.959     1.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.454     6.050    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y123        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/C
                         clock pessimism              0.000     6.050    
                         clock uncertainty            0.154     6.204    
    SLICE_X15Y123        FDRE (Hold_fdre_C_D)         0.101     6.305    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         -6.305    
                         arrival time                           7.268    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.983ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.971ns  (logic 0.206ns (3.450%)  route 5.765ns (96.550%))
  Logic Levels:           0  
  Clock Path Skew:        4.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.052ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.323     1.323    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X12Y122        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y122        FDRE (Prop_fdre_C_Q)         0.206     1.529 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/Q
                         net (fo=1, routed)           5.765     7.294    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[1]
    SLICE_X13Y122        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.959     1.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.456     6.052    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y122        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/C
                         clock pessimism              0.000     6.052    
                         clock uncertainty            0.154     6.206    
    SLICE_X13Y122        FDRE (Hold_fdre_C_D)         0.105     6.311    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         -6.311    
                         arrival time                           7.294    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             1.028ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.744ns  (logic 0.091ns (2.430%)  route 3.653ns (97.570%))
  Logic Levels:           0  
  Clock Path Skew:        2.551ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.185ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.634     0.634    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X9Y120         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDRE (Prop_fdre_C_Q)         0.091     0.725 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/Q
                         net (fo=1, routed)           3.653     4.378    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[8]
    SLICE_X9Y126         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.037     1.037    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.849     3.185    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y126         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/C
                         clock pessimism              0.000     3.185    
                         clock uncertainty            0.154     3.339    
    SLICE_X9Y126         FDRE (Hold_fdre_C_D)         0.011     3.350    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         -3.350    
                         arrival time                           4.378    
  -------------------------------------------------------------------
                         slack                                  1.028    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  CLK_125M_1

Setup :            0  Failing Endpoints,  Worst Slack        5.451ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.451ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.812ns (24.536%)  route 2.497ns (75.464%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        0.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.616ns = ( 13.616 - 8.000 ) 
    Source Clock Delay      (SCD):    4.777ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.460     4.777    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y130        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDRE (Prop_fdre_C_Q)         0.259     5.036 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           2.497     7.534    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X8Y130         LUT3 (Prop_lut3_I1_O)        0.043     7.577 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<2>/O
                         net (fo=1, routed)           0.000     7.577    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[2]
    SLICE_X8Y130         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     7.760 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.760    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X8Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.814 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.814    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X8Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.868 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.868    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X8Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.922 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.922    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X8Y134         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.087 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.087    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[17]
    SLICE_X8Y134         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.796     9.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.330    13.616    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y134         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/C
                         clock pessimism              0.000    13.616    
                         clock uncertainty           -0.154    13.462    
    SLICE_X8Y134         FDRE (Setup_fdre_C_D)        0.076    13.538    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17
  -------------------------------------------------------------------
                         required time                         13.538    
                         arrival time                          -8.087    
  -------------------------------------------------------------------
                         slack                                  5.451    

Slack (MET) :             5.504ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.255ns  (logic 0.758ns (23.285%)  route 2.497ns (76.715%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.615ns = ( 13.615 - 8.000 ) 
    Source Clock Delay      (SCD):    4.777ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.460     4.777    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y130        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDRE (Prop_fdre_C_Q)         0.259     5.036 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           2.497     7.534    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X8Y130         LUT3 (Prop_lut3_I1_O)        0.043     7.577 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<2>/O
                         net (fo=1, routed)           0.000     7.577    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[2]
    SLICE_X8Y130         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     7.760 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.760    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X8Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.814 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.814    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X8Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.868 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.868    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X8Y133         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.033 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.033    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X8Y133         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.796     9.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.329    13.615    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y133         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.000    13.615    
                         clock uncertainty           -0.154    13.461    
    SLICE_X8Y133         FDRE (Setup_fdre_C_D)        0.076    13.537    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         13.537    
                         arrival time                          -8.033    
  -------------------------------------------------------------------
                         slack                                  5.504    

Slack (MET) :             5.508ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 0.755ns (23.214%)  route 2.497ns (76.786%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        0.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.616ns = ( 13.616 - 8.000 ) 
    Source Clock Delay      (SCD):    4.777ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.460     4.777    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y130        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDRE (Prop_fdre_C_Q)         0.259     5.036 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           2.497     7.534    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X8Y130         LUT3 (Prop_lut3_I1_O)        0.043     7.577 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<2>/O
                         net (fo=1, routed)           0.000     7.577    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[2]
    SLICE_X8Y130         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     7.760 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.760    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X8Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.814 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.814    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X8Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.868 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.868    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X8Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.922 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.922    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X8Y134         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     8.030 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.030    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[16]
    SLICE_X8Y134         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.796     9.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.330    13.616    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y134         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                         clock pessimism              0.000    13.616    
                         clock uncertainty           -0.154    13.462    
    SLICE_X8Y134         FDRE (Setup_fdre_C_D)        0.076    13.538    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16
  -------------------------------------------------------------------
                         required time                         13.538    
                         arrival time                          -8.030    
  -------------------------------------------------------------------
                         slack                                  5.508    

Slack (MET) :             5.518ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 0.744ns (22.953%)  route 2.497ns (77.047%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.615ns = ( 13.615 - 8.000 ) 
    Source Clock Delay      (SCD):    4.777ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.460     4.777    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y130        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDRE (Prop_fdre_C_Q)         0.259     5.036 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           2.497     7.534    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X8Y130         LUT3 (Prop_lut3_I1_O)        0.043     7.577 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<2>/O
                         net (fo=1, routed)           0.000     7.577    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[2]
    SLICE_X8Y130         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     7.760 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.760    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X8Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.814 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.814    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X8Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.868 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.868    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X8Y133         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     8.019 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     8.019    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X8Y133         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.796     9.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.329    13.615    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y133         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000    13.615    
                         clock uncertainty           -0.154    13.461    
    SLICE_X8Y133         FDRE (Setup_fdre_C_D)        0.076    13.537    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         13.537    
                         arrival time                          -8.019    
  -------------------------------------------------------------------
                         slack                                  5.518    

Slack (MET) :             5.557ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 0.705ns (22.015%)  route 2.497ns (77.985%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.615ns = ( 13.615 - 8.000 ) 
    Source Clock Delay      (SCD):    4.777ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.460     4.777    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y130        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDRE (Prop_fdre_C_Q)         0.259     5.036 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           2.497     7.534    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X8Y130         LUT3 (Prop_lut3_I1_O)        0.043     7.577 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<2>/O
                         net (fo=1, routed)           0.000     7.577    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[2]
    SLICE_X8Y130         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     7.760 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.760    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X8Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.814 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.814    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X8Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.868 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.868    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X8Y133         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     7.980 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     7.980    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X8Y133         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.796     9.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.329    13.615    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y133         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000    13.615    
                         clock uncertainty           -0.154    13.461    
    SLICE_X8Y133         FDRE (Setup_fdre_C_D)        0.076    13.537    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         13.537    
                         arrival time                          -7.980    
  -------------------------------------------------------------------
                         slack                                  5.557    

Slack (MET) :             5.557ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.201ns  (logic 0.704ns (21.991%)  route 2.497ns (78.009%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 13.614 - 8.000 ) 
    Source Clock Delay      (SCD):    4.777ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.460     4.777    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y130        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDRE (Prop_fdre_C_Q)         0.259     5.036 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           2.497     7.534    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X8Y130         LUT3 (Prop_lut3_I1_O)        0.043     7.577 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<2>/O
                         net (fo=1, routed)           0.000     7.577    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[2]
    SLICE_X8Y130         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     7.760 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.760    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X8Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.814 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.814    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X8Y132         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     7.979 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.979    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X8Y132         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.796     9.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.328    13.614    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y132         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000    13.614    
                         clock uncertainty           -0.154    13.460    
    SLICE_X8Y132         FDRE (Setup_fdre_C_D)        0.076    13.536    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         13.536    
                         arrival time                          -7.979    
  -------------------------------------------------------------------
                         slack                                  5.557    

Slack (MET) :             5.561ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.701ns (21.917%)  route 2.497ns (78.083%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.615ns = ( 13.615 - 8.000 ) 
    Source Clock Delay      (SCD):    4.777ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.460     4.777    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y130        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDRE (Prop_fdre_C_Q)         0.259     5.036 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           2.497     7.534    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X8Y130         LUT3 (Prop_lut3_I1_O)        0.043     7.577 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<2>/O
                         net (fo=1, routed)           0.000     7.577    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[2]
    SLICE_X8Y130         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     7.760 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.760    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X8Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.814 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.814    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X8Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.868 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.868    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X8Y133         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     7.976 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     7.976    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[12]
    SLICE_X8Y133         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.796     9.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.329    13.615    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y133         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/C
                         clock pessimism              0.000    13.615    
                         clock uncertainty           -0.154    13.461    
    SLICE_X8Y133         FDRE (Setup_fdre_C_D)        0.076    13.537    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12
  -------------------------------------------------------------------
                         required time                         13.537    
                         arrival time                          -7.976    
  -------------------------------------------------------------------
                         slack                                  5.561    

Slack (MET) :             5.571ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 0.690ns (21.648%)  route 2.497ns (78.352%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 13.614 - 8.000 ) 
    Source Clock Delay      (SCD):    4.777ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.460     4.777    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y130        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDRE (Prop_fdre_C_Q)         0.259     5.036 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           2.497     7.534    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X8Y130         LUT3 (Prop_lut3_I1_O)        0.043     7.577 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<2>/O
                         net (fo=1, routed)           0.000     7.577    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[2]
    SLICE_X8Y130         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     7.760 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.760    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X8Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.814 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.814    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X8Y132         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     7.965 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     7.965    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X8Y132         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.796     9.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.328    13.614    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y132         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000    13.614    
                         clock uncertainty           -0.154    13.460    
    SLICE_X8Y132         FDRE (Setup_fdre_C_D)        0.076    13.536    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         13.536    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  5.571    

Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 0.651ns (20.677%)  route 2.497ns (79.323%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 13.614 - 8.000 ) 
    Source Clock Delay      (SCD):    4.777ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.460     4.777    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y130        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDRE (Prop_fdre_C_Q)         0.259     5.036 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           2.497     7.534    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X8Y130         LUT3 (Prop_lut3_I1_O)        0.043     7.577 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<2>/O
                         net (fo=1, routed)           0.000     7.577    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[2]
    SLICE_X8Y130         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     7.760 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.760    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X8Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.814 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.814    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X8Y132         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     7.926 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     7.926    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X8Y132         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.796     9.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.328    13.614    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y132         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000    13.614    
                         clock uncertainty           -0.154    13.460    
    SLICE_X8Y132         FDRE (Setup_fdre_C_D)        0.076    13.536    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         13.536    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                  5.610    

Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.650ns (20.652%)  route 2.497ns (79.348%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.613ns = ( 13.613 - 8.000 ) 
    Source Clock Delay      (SCD):    4.777ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.460     4.777    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y130        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDRE (Prop_fdre_C_Q)         0.259     5.036 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           2.497     7.534    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X8Y130         LUT3 (Prop_lut3_I1_O)        0.043     7.577 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<2>/O
                         net (fo=1, routed)           0.000     7.577    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[2]
    SLICE_X8Y130         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     7.760 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.760    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X8Y131         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     7.925 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.925    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[5]
    SLICE_X8Y131         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.796     9.796    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.327    13.613    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y131         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/C
                         clock pessimism              0.000    13.613    
                         clock uncertainty           -0.154    13.459    
    SLICE_X8Y131         FDRE (Setup_fdre_C_D)        0.076    13.535    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5
  -------------------------------------------------------------------
                         required time                         13.535    
                         arrival time                          -7.925    
  -------------------------------------------------------------------
                         slack                                  5.610    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.328ns (15.944%)  route 1.729ns (84.056%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.059ns
    Source Clock Delay      (SCD):    4.403ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.328     4.403    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y131        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y131        FDRE (Prop_fdre_C_Q)         0.206     4.609 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/Q
                         net (fo=2, routed)           1.729     6.338    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[15]
    SLICE_X8Y133         LUT3 (Prop_lut3_I2_O)        0.036     6.374 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<15>/O
                         net (fo=1, routed)           0.000     6.374    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[15]
    SLICE_X8Y133         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.086     6.460 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.460    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X8Y133         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.959     1.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.463     6.059    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y133         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000     6.059    
                         clock uncertainty            0.154     6.213    
    SLICE_X8Y133         FDRE (Hold_fdre_C_D)         0.197     6.410    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         -6.410    
                         arrival time                           6.460    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_12/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.091ns  (logic 0.325ns (15.541%)  route 1.766ns (84.459%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.059ns
    Source Clock Delay      (SCD):    4.403ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.328     4.403    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y131        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y131        FDRE (Prop_fdre_C_Q)         0.206     4.609 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_12/Q
                         net (fo=2, routed)           1.766     6.375    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[12]
    SLICE_X8Y133         LUT3 (Prop_lut3_I1_O)        0.036     6.411 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<13>/O
                         net (fo=1, routed)           0.000     6.411    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[13]
    SLICE_X8Y133         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.083     6.494 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.494    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X8Y133         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.959     1.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.463     6.059    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y133         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.000     6.059    
                         clock uncertainty            0.154     6.213    
    SLICE_X8Y133         FDRE (Hold_fdre_C_D)         0.197     6.410    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         -6.410    
                         arrival time                           6.494    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_11/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.315ns  (logic 0.192ns (14.600%)  route 1.123ns (85.400%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.192ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.637     2.208    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y132        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y132        FDRE (Prop_fdre_C_Q)         0.118     2.326 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_11/Q
                         net (fo=2, routed)           1.123     3.449    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[11]
    SLICE_X8Y132         LUT3 (Prop_lut3_I2_O)        0.028     3.477 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<11>/O
                         net (fo=1, routed)           0.000     3.477    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[11]
    SLICE_X8Y132         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     3.523 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     3.523    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X8Y132         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.037     1.037    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.856     3.192    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y132         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000     3.192    
                         clock uncertainty            0.154     3.346    
    SLICE_X8Y132         FDRE (Hold_fdre_C_D)         0.092     3.438    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         -3.438    
                         arrival time                           3.523    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.315ns  (logic 0.192ns (14.600%)  route 1.123ns (85.400%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.190ns
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.635     2.206    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y130        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDRE (Prop_fdre_C_Q)         0.118     2.324 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/Q
                         net (fo=2, routed)           1.123     3.447    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[2]
    SLICE_X8Y130         LUT3 (Prop_lut3_I1_O)        0.028     3.475 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<3>/O
                         net (fo=1, routed)           0.000     3.475    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[3]
    SLICE_X8Y130         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     3.521 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     3.521    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[3]
    SLICE_X8Y130         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.037     1.037    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.854     3.190    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y130         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/C
                         clock pessimism              0.000     3.190    
                         clock uncertainty            0.154     3.344    
    SLICE_X8Y130         FDRE (Hold_fdre_C_D)         0.092     3.436    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3
  -------------------------------------------------------------------
                         required time                         -3.436    
                         arrival time                           3.521    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_12/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.332ns (15.816%)  route 1.767ns (84.184%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.059ns
    Source Clock Delay      (SCD):    4.403ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.328     4.403    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y131        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y131        FDRE (Prop_fdre_C_Q)         0.206     4.609 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_12/Q
                         net (fo=2, routed)           1.767     6.376    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[12]
    SLICE_X8Y133         LUT3 (Prop_lut3_I2_O)        0.036     6.412 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<12>/O
                         net (fo=1, routed)           0.000     6.412    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[12]
    SLICE_X8Y133         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.090     6.502 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.502    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[12]
    SLICE_X8Y133         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.959     1.959    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         1.463     6.059    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y133         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/C
                         clock pessimism              0.000     6.059    
                         clock uncertainty            0.154     6.213    
    SLICE_X8Y133         FDRE (Hold_fdre_C_D)         0.197     6.410    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12
  -------------------------------------------------------------------
                         required time                         -6.410    
                         arrival time                           6.502    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.220ns (16.566%)  route 1.108ns (83.434%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.192ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.636     2.207    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y131        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y131        FDRE (Prop_fdre_C_Q)         0.107     2.314 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/Q
                         net (fo=2, routed)           1.108     3.422    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[9]
    SLICE_X8Y132         LUT3 (Prop_lut3_I2_O)        0.066     3.488 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<9>/O
                         net (fo=1, routed)           0.000     3.488    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[9]
    SLICE_X8Y132         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     3.535 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     3.535    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X8Y132         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.037     1.037    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.856     3.192    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y132         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000     3.192    
                         clock uncertainty            0.154     3.346    
    SLICE_X8Y132         FDRE (Hold_fdre_C_D)         0.092     3.438    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         -3.438    
                         arrival time                           3.535    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 0.220ns (16.553%)  route 1.109ns (83.447%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.192ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.636     2.207    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y131        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y131        FDRE (Prop_fdre_C_Q)         0.107     2.314 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/Q
                         net (fo=2, routed)           1.109     3.423    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[9]
    SLICE_X8Y132         LUT3 (Prop_lut3_I1_O)        0.066     3.489 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<10>/O
                         net (fo=1, routed)           0.000     3.489    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[10]
    SLICE_X8Y132         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     3.536 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     3.536    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X8Y132         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.037     1.037    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.856     3.192    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y132         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000     3.192    
                         clock uncertainty            0.154     3.346    
    SLICE_X8Y132         FDRE (Hold_fdre_C_D)         0.092     3.438    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         -3.438    
                         arrival time                           3.536    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.332ns  (logic 0.196ns (14.719%)  route 1.136ns (85.281%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.191ns
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.635     2.206    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y130        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDRE (Prop_fdre_C_Q)         0.118     2.324 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           1.136     3.460    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X8Y131         LUT3 (Prop_lut3_I1_O)        0.028     3.488 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     3.488    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X8Y131         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     3.538 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     3.538    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[4]
    SLICE_X8Y131         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.037     1.037    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.855     3.191    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y131         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4/C
                         clock pessimism              0.000     3.191    
                         clock uncertainty            0.154     3.345    
    SLICE_X8Y131         FDRE (Hold_fdre_C_D)         0.092     3.437    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4
  -------------------------------------------------------------------
                         required time                         -3.437    
                         arrival time                           3.538    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.332ns  (logic 0.193ns (14.489%)  route 1.139ns (85.511%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.190ns
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.635     2.206    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y130        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDRE (Prop_fdre_C_Q)         0.118     2.324 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/Q
                         net (fo=2, routed)           1.139     3.463    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[2]
    SLICE_X8Y130         LUT3 (Prop_lut3_I2_O)        0.028     3.491 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<2>/O
                         net (fo=1, routed)           0.000     3.491    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[2]
    SLICE_X8Y130         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     3.538 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     3.538    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[2]
    SLICE_X8Y130         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.037     1.037    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.854     3.190    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y130         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/C
                         clock pessimism              0.000     3.190    
                         clock uncertainty            0.154     3.344    
    SLICE_X8Y130         FDRE (Hold_fdre_C_D)         0.092     3.436    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2
  -------------------------------------------------------------------
                         required time                         -3.436    
                         arrival time                           3.538    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.193ns (14.483%)  route 1.140ns (85.517%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.190ns
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.635     2.206    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y130        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDRE (Prop_fdre_C_Q)         0.118     2.324 f  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           1.140     3.464    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X8Y130         LUT3 (Prop_lut3_I1_O)        0.028     3.492 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     3.492    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X8Y130         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     3.539 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     3.539    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[1]
    SLICE_X8Y130         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.037     1.037    nolabel_line175/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line175/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line175/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line175/GMIIBUFG/O
                         net (fo=282, routed)         0.854     3.190    nolabel_line175/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y130         FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/C
                         clock pessimism              0.000     3.190    
                         clock uncertainty            0.154     3.344    
    SLICE_X8Y130         FDRE (Hold_fdre_C_D)         0.092     3.436    nolabel_line175/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1
  -------------------------------------------------------------------
                         required time                         -3.436    
                         arrival time                           3.539    
  -------------------------------------------------------------------
                         slack                                  0.103    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  GMII_RX_CLK

Setup :            9  Failing Endpoints,  Worst Slack       -2.428ns,  Total Violation      -18.293ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.428ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_3/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.365ns  (logic 0.266ns (4.179%)  route 6.099ns (95.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 20.404 - 16.000 ) 
    Source Clock Delay      (SCD):    1.466ns = ( 16.466 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.466    16.466    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X19Y136        FDPE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y136        FDPE (Prop_fdpe_C_Q)         0.223    16.689 r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_3/Q
                         net (fo=4, routed)           6.099    22.788    nolabel_line175/SiTCP/SiTCP/IP_ADDR_IN[11]
    SLICE_X19Y133        LUT6 (Prop_lut6_I5_O)        0.043    22.831 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT41/O
                         net (fo=1, routed)           0.000    22.831    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[3]
    SLICE_X19Y133        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.329    20.404    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X19Y133        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/C
                         clock pessimism              0.000    20.404    
                         clock uncertainty           -0.035    20.369    
    SLICE_X19Y133        FDRE (Setup_fdre_C_D)        0.034    20.403    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3
  -------------------------------------------------------------------
                         required time                         20.403    
                         arrival time                         -22.831    
  -------------------------------------------------------------------
                         slack                                 -2.428    

Slack (VIOLATED) :        -2.405ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_4/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.345ns  (logic 0.330ns (5.201%)  route 6.015ns (94.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 20.404 - 16.000 ) 
    Source Clock Delay      (SCD):    1.461ns = ( 16.461 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.461    16.461    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X21Y133        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y133        FDCE (Prop_fdce_C_Q)         0.204    16.665 r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_4/Q
                         net (fo=4, routed)           6.015    22.680    nolabel_line175/SiTCP/SiTCP/IP_ADDR_IN[20]
    SLICE_X19Y133        LUT6 (Prop_lut6_I3_O)        0.126    22.806 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT51/O
                         net (fo=1, routed)           0.000    22.806    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[4]
    SLICE_X19Y133        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.329    20.404    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X19Y133        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/C
                         clock pessimism              0.000    20.404    
                         clock uncertainty           -0.035    20.369    
    SLICE_X19Y133        FDRE (Setup_fdre_C_D)        0.033    20.402    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4
  -------------------------------------------------------------------
                         required time                         20.402    
                         arrival time                         -22.806    
  -------------------------------------------------------------------
                         slack                                 -2.405    

Slack (VIOLATED) :        -2.400ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.314ns  (logic 0.259ns (4.102%)  route 6.055ns (95.898%))
  Logic Levels:           0  
  Clock Path Skew:        2.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 20.404 - 16.000 ) 
    Source Clock Delay      (SCD):    1.466ns = ( 16.466 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.466    16.466    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X20Y137        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y137        FDCE (Prop_fdce_C_Q)         0.259    16.725 r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/Q
                         net (fo=3, routed)           6.055    22.780    nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data[3]
    SLICE_X18Y133        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.329    20.404    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X18Y133        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/C
                         clock pessimism              0.000    20.404    
                         clock uncertainty           -0.035    20.369    
    SLICE_X18Y133        FDRE (Setup_fdre_C_D)        0.011    20.380    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb
  -------------------------------------------------------------------
                         required time                         20.380    
                         arrival time                         -22.780    
  -------------------------------------------------------------------
                         slack                                 -2.400    

Slack (VIOLATED) :        -2.308ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.277ns  (logic 0.266ns (4.238%)  route 6.011ns (95.762%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 20.406 - 16.000 ) 
    Source Clock Delay      (SCD):    1.466ns = ( 16.466 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.466    16.466    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X19Y136        FDPE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y136        FDPE (Prop_fdpe_C_Q)         0.223    16.689 r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_1/Q
                         net (fo=4, routed)           6.011    22.700    nolabel_line175/SiTCP/SiTCP/IP_ADDR_IN[9]
    SLICE_X18Y135        LUT6 (Prop_lut6_I5_O)        0.043    22.743 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT21/O
                         net (fo=1, routed)           0.000    22.743    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[1]
    SLICE_X18Y135        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.331    20.406    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X18Y135        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/C
                         clock pessimism              0.000    20.406    
                         clock uncertainty           -0.035    20.371    
    SLICE_X18Y135        FDRE (Setup_fdre_C_D)        0.064    20.435    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1
  -------------------------------------------------------------------
                         required time                         20.435    
                         arrival time                         -22.743    
  -------------------------------------------------------------------
                         slack                                 -2.308    

Slack (VIOLATED) :        -2.286ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_7/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.231ns  (logic 0.266ns (4.269%)  route 5.965ns (95.731%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 20.406 - 16.000 ) 
    Source Clock Delay      (SCD):    1.460ns = ( 16.460 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.460    16.460    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X21Y132        FDPE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y132        FDPE (Prop_fdpe_C_Q)         0.223    16.683 r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_7/Q
                         net (fo=4, routed)           5.965    22.648    nolabel_line175/SiTCP/SiTCP/IP_ADDR_IN[31]
    SLICE_X19Y135        LUT6 (Prop_lut6_I4_O)        0.043    22.691 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT81/O
                         net (fo=1, routed)           0.000    22.691    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[7]
    SLICE_X19Y135        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.331    20.406    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X19Y135        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/C
                         clock pessimism              0.000    20.406    
                         clock uncertainty           -0.035    20.371    
    SLICE_X19Y135        FDRE (Setup_fdre_C_D)        0.034    20.405    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7
  -------------------------------------------------------------------
                         required time                         20.405    
                         arrival time                         -22.691    
  -------------------------------------------------------------------
                         slack                                 -2.286    

Slack (VIOLATED) :        -2.283ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_5/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.257ns  (logic 0.266ns (4.251%)  route 5.991ns (95.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 20.404 - 16.000 ) 
    Source Clock Delay      (SCD):    1.460ns = ( 16.460 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.460    16.460    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X21Y132        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y132        FDCE (Prop_fdce_C_Q)         0.223    16.683 r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_5/Q
                         net (fo=4, routed)           5.991    22.674    nolabel_line175/SiTCP/SiTCP/IP_ADDR_IN[29]
    SLICE_X16Y133        LUT6 (Prop_lut6_I4_O)        0.043    22.717 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT61/O
                         net (fo=1, routed)           0.000    22.717    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[5]
    SLICE_X16Y133        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.329    20.404    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y133        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/C
                         clock pessimism              0.000    20.404    
                         clock uncertainty           -0.035    20.369    
    SLICE_X16Y133        FDRE (Setup_fdre_C_D)        0.065    20.434    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5
  -------------------------------------------------------------------
                         required time                         20.434    
                         arrival time                         -22.717    
  -------------------------------------------------------------------
                         slack                                 -2.283    

Slack (VIOLATED) :        -2.153ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_2/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.123ns  (logic 0.266ns (4.345%)  route 5.857ns (95.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 20.406 - 16.000 ) 
    Source Clock Delay      (SCD):    1.466ns = ( 16.466 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.466    16.466    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X19Y136        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y136        FDCE (Prop_fdce_C_Q)         0.223    16.689 r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_2/Q
                         net (fo=4, routed)           5.857    22.546    nolabel_line175/SiTCP/SiTCP/IP_ADDR_IN[10]
    SLICE_X18Y135        LUT6 (Prop_lut6_I5_O)        0.043    22.589 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT31/O
                         net (fo=1, routed)           0.000    22.589    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[2]
    SLICE_X18Y135        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.331    20.406    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X18Y135        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/C
                         clock pessimism              0.000    20.406    
                         clock uncertainty           -0.035    20.371    
    SLICE_X18Y135        FDRE (Setup_fdre_C_D)        0.065    20.436    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2
  -------------------------------------------------------------------
                         required time                         20.436    
                         arrival time                         -22.589    
  -------------------------------------------------------------------
                         slack                                 -2.153    

Slack (VIOLATED) :        -1.136ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_0/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        3.509ns  (logic 0.182ns (5.186%)  route 3.327ns (94.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 18.208 - 16.000 ) 
    Source Clock Delay      (SCD):    0.854ns = ( 15.854 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.854    15.854    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X20Y132        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y132        FDCE (Prop_fdce_C_Q)         0.147    16.001 r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_0/Q
                         net (fo=4, routed)           3.327    19.328    nolabel_line175/SiTCP/SiTCP/IP_ADDR_IN[24]
    SLICE_X16Y133        LUT6 (Prop_lut6_I4_O)        0.035    19.363 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT11/O
                         net (fo=1, routed)           0.000    19.363    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[0]
    SLICE_X16Y133        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641    16.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904    17.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.637    18.208    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y133        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/C
                         clock pessimism              0.000    18.208    
                         clock uncertainty           -0.035    18.173    
    SLICE_X16Y133        FDRE (Setup_fdre_C_D)        0.054    18.227    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0
  -------------------------------------------------------------------
                         required time                         18.227    
                         arrival time                         -19.363    
  -------------------------------------------------------------------
                         slack                                 -1.136    

Slack (VIOLATED) :        -0.893ns  (required time - arrival time)
  Source:                 nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_6/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        3.244ns  (logic 0.159ns (4.901%)  route 3.085ns (95.099%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 18.208 - 16.000 ) 
    Source Clock Delay      (SCD):    0.854ns = ( 15.854 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.854    15.854    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X21Y132        FDPE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y132        FDPE (Prop_fdpe_C_Q)         0.124    15.978 r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_6/Q
                         net (fo=4, routed)           3.085    19.063    nolabel_line175/SiTCP/SiTCP/IP_ADDR_IN[30]
    SLICE_X19Y133        LUT6 (Prop_lut6_I4_O)        0.035    19.098 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT71/O
                         net (fo=1, routed)           0.000    19.098    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[6]
    SLICE_X19Y133        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641    16.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904    17.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.637    18.208    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X19Y133        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/C
                         clock pessimism              0.000    18.208    
                         clock uncertainty           -0.035    18.173    
    SLICE_X19Y133        FDRE (Setup_fdre_C_D)        0.032    18.205    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6
  -------------------------------------------------------------------
                         required time                         18.205    
                         arrival time                         -19.098    
  -------------------------------------------------------------------
                         slack                                 -0.893    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_6/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.262ns (6.955%)  route 3.505ns (93.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.332     1.332    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X19Y136        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y136        FDCE (Prop_fdce_C_Q)         0.162     1.494 r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_6/Q
                         net (fo=4, routed)           3.505     4.999    nolabel_line175/SiTCP/SiTCP/IP_ADDR_IN[14]
    SLICE_X19Y133        LUT6 (Prop_lut6_I5_O)        0.100     5.099 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT71/O
                         net (fo=1, routed)           0.000     5.099    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[6]
    SLICE_X19Y133        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.462     4.779    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X19Y133        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/C
                         clock pessimism              0.000     4.779    
                         clock uncertainty            0.035     4.815    
    SLICE_X19Y133        FDRE (Hold_fdre_C_D)         0.154     4.969    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6
  -------------------------------------------------------------------
                         required time                         -4.969    
                         arrival time                           5.099    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_7/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.003ns  (logic 0.293ns (7.320%)  route 3.710ns (92.680%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.328     1.328    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X20Y133        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y133        FDCE (Prop_fdce_C_Q)         0.189     1.517 r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_7/Q
                         net (fo=4, routed)           3.710     5.227    nolabel_line175/SiTCP/SiTCP/IP_ADDR_IN[7]
    SLICE_X19Y135        LUT6 (Prop_lut6_I2_O)        0.104     5.331 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT81/O
                         net (fo=1, routed)           0.000     5.331    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[7]
    SLICE_X19Y135        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.464     4.781    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X19Y135        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/C
                         clock pessimism              0.000     4.781    
                         clock uncertainty            0.035     4.817    
    SLICE_X19Y135        FDRE (Hold_fdre_C_D)         0.154     4.971    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7
  -------------------------------------------------------------------
                         required time                         -4.971    
                         arrival time                           5.331    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.069ns  (logic 0.242ns (5.947%)  route 3.827ns (94.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.328     1.328    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X20Y133        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y133        FDCE (Prop_fdce_C_Q)         0.206     1.534 r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_1/Q
                         net (fo=4, routed)           3.827     5.361    nolabel_line175/SiTCP/SiTCP/IP_ADDR_IN[1]
    SLICE_X18Y135        LUT6 (Prop_lut6_I2_O)        0.036     5.397 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT21/O
                         net (fo=1, routed)           0.000     5.397    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[1]
    SLICE_X18Y135        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.464     4.781    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X18Y135        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/C
                         clock pessimism              0.000     4.781    
                         clock uncertainty            0.035     4.817    
    SLICE_X18Y135        FDRE (Hold_fdre_C_D)         0.188     5.005    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1
  -------------------------------------------------------------------
                         required time                         -5.005    
                         arrival time                           5.397    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_4/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.214ns (5.244%)  route 3.867ns (94.756%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.327     1.327    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X21Y132        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y132        FDCE (Prop_fdce_C_Q)         0.178     1.505 r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_4/Q
                         net (fo=4, routed)           3.867     5.372    nolabel_line175/SiTCP/SiTCP/IP_ADDR_IN[28]
    SLICE_X19Y133        LUT6 (Prop_lut6_I4_O)        0.036     5.408 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT51/O
                         net (fo=1, routed)           0.000     5.408    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[4]
    SLICE_X19Y133        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.462     4.779    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X19Y133        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/C
                         clock pessimism              0.000     4.779    
                         clock uncertainty            0.035     4.815    
    SLICE_X19Y133        FDRE (Hold_fdre_C_D)         0.153     4.968    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4
  -------------------------------------------------------------------
                         required time                         -4.968    
                         arrival time                           5.408    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_5/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 0.262ns (6.314%)  route 3.887ns (93.686%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.328     1.328    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X21Y133        FDPE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y133        FDPE (Prop_fdpe_C_Q)         0.162     1.490 r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_5/Q
                         net (fo=4, routed)           3.887     5.377    nolabel_line175/SiTCP/SiTCP/IP_ADDR_IN[21]
    SLICE_X16Y133        LUT6 (Prop_lut6_I3_O)        0.100     5.477 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT61/O
                         net (fo=1, routed)           0.000     5.477    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[5]
    SLICE_X16Y133        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.462     4.779    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y133        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/C
                         clock pessimism              0.000     4.779    
                         clock uncertainty            0.035     4.815    
    SLICE_X16Y133        FDRE (Hold_fdre_C_D)         0.189     5.004    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5
  -------------------------------------------------------------------
                         required time                         -5.004    
                         arrival time                           5.477    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_2/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 0.242ns (5.825%)  route 3.912ns (94.175%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.327     1.327    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X20Y132        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y132        FDCE (Prop_fdce_C_Q)         0.206     1.533 r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_2/Q
                         net (fo=4, routed)           3.912     5.445    nolabel_line175/SiTCP/SiTCP/IP_ADDR_IN[26]
    SLICE_X18Y135        LUT6 (Prop_lut6_I4_O)        0.036     5.481 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT31/O
                         net (fo=1, routed)           0.000     5.481    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[2]
    SLICE_X18Y135        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.464     4.781    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X18Y135        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/C
                         clock pessimism              0.000     4.781    
                         clock uncertainty            0.035     4.817    
    SLICE_X18Y135        FDRE (Hold_fdre_C_D)         0.189     5.006    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2
  -------------------------------------------------------------------
                         required time                         -5.006    
                         arrival time                           5.481    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 0.242ns (5.862%)  route 3.887ns (94.138%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.328     1.328    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X20Y133        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y133        FDCE (Prop_fdce_C_Q)         0.206     1.534 r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_3/Q
                         net (fo=4, routed)           3.887     5.421    nolabel_line175/SiTCP/SiTCP/IP_ADDR_IN[3]
    SLICE_X19Y133        LUT6 (Prop_lut6_I2_O)        0.036     5.457 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT41/O
                         net (fo=1, routed)           0.000     5.457    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[3]
    SLICE_X19Y133        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.462     4.779    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X19Y133        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/C
                         clock pessimism              0.000     4.779    
                         clock uncertainty            0.035     4.815    
    SLICE_X19Y133        FDRE (Hold_fdre_C_D)         0.154     4.969    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3
  -------------------------------------------------------------------
                         required time                         -4.969    
                         arrival time                           5.457    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_0/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 0.214ns (5.126%)  route 3.961ns (94.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.328     1.328    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X21Y133        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y133        FDCE (Prop_fdce_C_Q)         0.178     1.506 r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_0/Q
                         net (fo=4, routed)           3.961     5.467    nolabel_line175/SiTCP/SiTCP/IP_ADDR_IN[16]
    SLICE_X16Y133        LUT6 (Prop_lut6_I3_O)        0.036     5.503 r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT11/O
                         net (fo=1, routed)           0.000     5.503    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[0]
    SLICE_X16Y133        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.462     4.779    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y133        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/C
                         clock pessimism              0.000     4.779    
                         clock uncertainty            0.035     4.815    
    SLICE_X16Y133        FDRE (Hold_fdre_C_D)         0.188     5.003    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0
  -------------------------------------------------------------------
                         required time                         -5.003    
                         arrival time                           5.503    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             1.304ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.118ns (3.461%)  route 3.292ns (96.539%))
  Logic Levels:           0  
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.638     0.638    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X20Y137        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y137        FDCE (Prop_fdce_C_Q)         0.118     0.756 r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/Q
                         net (fo=3, routed)           3.292     4.048    nolabel_line175/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data[3]
    SLICE_X18Y133        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.856     2.666    nolabel_line175/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X18Y133        FDRE                                         r  nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/C
                         clock pessimism              0.000     2.666    
                         clock uncertainty            0.035     2.702    
    SLICE_X18Y133        FDRE (Hold_fdre_C_D)         0.042     2.744    nolabel_line175/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb
  -------------------------------------------------------------------
                         required time                         -2.744    
                         arrival time                           4.048    
  -------------------------------------------------------------------
                         slack                                  1.304    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_200M
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack        2.122ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.122ns  (required time - arrival time)
  Source:                 nolabel_line175/SYS_RSTn_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_BSY_OUT_reg/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.731ns  (logic 0.274ns (10.034%)  route 2.457ns (89.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.382ns = ( 6.382 - 5.000 ) 
    Source Clock Delay      (SCD):    1.204ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.204     1.204    nolabel_line175/CLK_200M
    SLICE_X51Y173        FDCE                                         r  nolabel_line175/SYS_RSTn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y173        FDCE (Prop_fdce_C_Q)         0.223     1.427 r  nolabel_line175/SYS_RSTn_reg/Q
                         net (fo=224, routed)         1.633     3.060    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn
    SLICE_X10Y125        LUT1 (Prop_lut1_I0_O)        0.051     3.111 f  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/ENB_SDA_i_2/O
                         net (fo=261, routed)         0.824     3.935    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/RESET_IN
    SLICE_X1Y120         FDCE                                         f  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_BSY_OUT_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.382     6.382    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/CLK_IN
    SLICE_X1Y120         FDCE                                         r  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_BSY_OUT_reg/C
                         clock pessimism              0.013     6.395    
                         clock uncertainty           -0.035     6.360    
    SLICE_X1Y120         FDCE (Recov_fdce_C_CLR)     -0.303     6.057    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_BSY_OUT_reg
  -------------------------------------------------------------------
                         required time                          6.057    
                         arrival time                          -3.935    
  -------------------------------------------------------------------
                         slack                                  2.122    

Slack (MET) :             2.122ns  (required time - arrival time)
  Source:                 nolabel_line175/SYS_RSTn_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_RAK_OUT_reg/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.731ns  (logic 0.274ns (10.034%)  route 2.457ns (89.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.382ns = ( 6.382 - 5.000 ) 
    Source Clock Delay      (SCD):    1.204ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.204     1.204    nolabel_line175/CLK_200M
    SLICE_X51Y173        FDCE                                         r  nolabel_line175/SYS_RSTn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y173        FDCE (Prop_fdce_C_Q)         0.223     1.427 r  nolabel_line175/SYS_RSTn_reg/Q
                         net (fo=224, routed)         1.633     3.060    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn
    SLICE_X10Y125        LUT1 (Prop_lut1_I0_O)        0.051     3.111 f  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/ENB_SDA_i_2/O
                         net (fo=261, routed)         0.824     3.935    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/RESET_IN
    SLICE_X1Y120         FDCE                                         f  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_RAK_OUT_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.382     6.382    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/CLK_IN
    SLICE_X1Y120         FDCE                                         r  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_RAK_OUT_reg/C
                         clock pessimism              0.013     6.395    
                         clock uncertainty           -0.035     6.360    
    SLICE_X1Y120         FDCE (Recov_fdce_C_CLR)     -0.303     6.057    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_RAK_OUT_reg
  -------------------------------------------------------------------
                         required time                          6.057    
                         arrival time                          -3.935    
  -------------------------------------------------------------------
                         slack                                  2.122    

Slack (MET) :             2.122ns  (required time - arrival time)
  Source:                 nolabel_line175/SYS_RSTn_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_READ_PEND_reg/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.731ns  (logic 0.274ns (10.034%)  route 2.457ns (89.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.382ns = ( 6.382 - 5.000 ) 
    Source Clock Delay      (SCD):    1.204ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.204     1.204    nolabel_line175/CLK_200M
    SLICE_X51Y173        FDCE                                         r  nolabel_line175/SYS_RSTn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y173        FDCE (Prop_fdce_C_Q)         0.223     1.427 r  nolabel_line175/SYS_RSTn_reg/Q
                         net (fo=224, routed)         1.633     3.060    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn
    SLICE_X10Y125        LUT1 (Prop_lut1_I0_O)        0.051     3.111 f  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/ENB_SDA_i_2/O
                         net (fo=261, routed)         0.824     3.935    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/RESET_IN
    SLICE_X1Y120         FDCE                                         f  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_READ_PEND_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.382     6.382    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/CLK_IN
    SLICE_X1Y120         FDCE                                         r  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_READ_PEND_reg/C
                         clock pessimism              0.013     6.395    
                         clock uncertainty           -0.035     6.360    
    SLICE_X1Y120         FDCE (Recov_fdce_C_CLR)     -0.303     6.057    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_READ_PEND_reg
  -------------------------------------------------------------------
                         required time                          6.057    
                         arrival time                          -3.935    
  -------------------------------------------------------------------
                         slack                                  2.122    

Slack (MET) :             2.122ns  (required time - arrival time)
  Source:                 nolabel_line175/SYS_RSTn_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_NOA_reg/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.731ns  (logic 0.274ns (10.034%)  route 2.457ns (89.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.382ns = ( 6.382 - 5.000 ) 
    Source Clock Delay      (SCD):    1.204ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.204     1.204    nolabel_line175/CLK_200M
    SLICE_X51Y173        FDCE                                         r  nolabel_line175/SYS_RSTn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y173        FDCE (Prop_fdce_C_Q)         0.223     1.427 r  nolabel_line175/SYS_RSTn_reg/Q
                         net (fo=224, routed)         1.633     3.060    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn
    SLICE_X10Y125        LUT1 (Prop_lut1_I0_O)        0.051     3.111 f  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/ENB_SDA_i_2/O
                         net (fo=261, routed)         0.824     3.935    nolabel_line175/AT93C46_IIC/PCA9548_SW/SYS_RST
    SLICE_X1Y120         FDCE                                         f  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_NOA_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.382     6.382    nolabel_line175/AT93C46_IIC/PCA9548_SW/CLK_IN
    SLICE_X1Y120         FDCE                                         r  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_NOA_reg/C
                         clock pessimism              0.013     6.395    
                         clock uncertainty           -0.035     6.360    
    SLICE_X1Y120         FDCE (Recov_fdce_C_CLR)     -0.303     6.057    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_NOA_reg
  -------------------------------------------------------------------
                         required time                          6.057    
                         arrival time                          -3.935    
  -------------------------------------------------------------------
                         slack                                  2.122    

Slack (MET) :             2.122ns  (required time - arrival time)
  Source:                 nolabel_line175/SYS_RSTn_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/AT93C46_IIC/PCA9548_SW/INI_CNT_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.731ns  (logic 0.274ns (10.034%)  route 2.457ns (89.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.382ns = ( 6.382 - 5.000 ) 
    Source Clock Delay      (SCD):    1.204ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.204     1.204    nolabel_line175/CLK_200M
    SLICE_X51Y173        FDCE                                         r  nolabel_line175/SYS_RSTn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y173        FDCE (Prop_fdce_C_Q)         0.223     1.427 r  nolabel_line175/SYS_RSTn_reg/Q
                         net (fo=224, routed)         1.633     3.060    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn
    SLICE_X10Y125        LUT1 (Prop_lut1_I0_O)        0.051     3.111 f  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/ENB_SDA_i_2/O
                         net (fo=261, routed)         0.824     3.935    nolabel_line175/AT93C46_IIC/PCA9548_SW/SYS_RST
    SLICE_X1Y120         FDCE                                         f  nolabel_line175/AT93C46_IIC/PCA9548_SW/INI_CNT_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.382     6.382    nolabel_line175/AT93C46_IIC/PCA9548_SW/CLK_IN
    SLICE_X1Y120         FDCE                                         r  nolabel_line175/AT93C46_IIC/PCA9548_SW/INI_CNT_reg[0]/C
                         clock pessimism              0.013     6.395    
                         clock uncertainty           -0.035     6.360    
    SLICE_X1Y120         FDCE (Recov_fdce_C_CLR)     -0.303     6.057    nolabel_line175/AT93C46_IIC/PCA9548_SW/INI_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                          6.057    
                         arrival time                          -3.935    
  -------------------------------------------------------------------
                         slack                                  2.122    

Slack (MET) :             2.147ns  (required time - arrival time)
  Source:                 nolabel_line175/SYS_RSTn_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_NUM_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 0.274ns (10.141%)  route 2.428ns (89.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.378ns = ( 6.378 - 5.000 ) 
    Source Clock Delay      (SCD):    1.204ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.204     1.204    nolabel_line175/CLK_200M
    SLICE_X51Y173        FDCE                                         r  nolabel_line175/SYS_RSTn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y173        FDCE (Prop_fdce_C_Q)         0.223     1.427 r  nolabel_line175/SYS_RSTn_reg/Q
                         net (fo=224, routed)         1.633     3.060    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn
    SLICE_X10Y125        LUT1 (Prop_lut1_I0_O)        0.051     3.111 f  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/ENB_SDA_i_2/O
                         net (fo=261, routed)         0.795     3.906    nolabel_line175/AT93C46_IIC/PCA9548_SW/SYS_RST
    SLICE_X5Y122         FDCE                                         f  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_NUM_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.378     6.378    nolabel_line175/AT93C46_IIC/PCA9548_SW/CLK_IN
    SLICE_X5Y122         FDCE                                         r  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_NUM_reg[0]/C
                         clock pessimism              0.013     6.391    
                         clock uncertainty           -0.035     6.356    
    SLICE_X5Y122         FDCE (Recov_fdce_C_CLR)     -0.303     6.053    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_NUM_reg[0]
  -------------------------------------------------------------------
                         required time                          6.053    
                         arrival time                          -3.906    
  -------------------------------------------------------------------
                         slack                                  2.147    

Slack (MET) :             2.147ns  (required time - arrival time)
  Source:                 nolabel_line175/SYS_RSTn_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_NUM_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 0.274ns (10.141%)  route 2.428ns (89.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.378ns = ( 6.378 - 5.000 ) 
    Source Clock Delay      (SCD):    1.204ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.204     1.204    nolabel_line175/CLK_200M
    SLICE_X51Y173        FDCE                                         r  nolabel_line175/SYS_RSTn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y173        FDCE (Prop_fdce_C_Q)         0.223     1.427 r  nolabel_line175/SYS_RSTn_reg/Q
                         net (fo=224, routed)         1.633     3.060    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn
    SLICE_X10Y125        LUT1 (Prop_lut1_I0_O)        0.051     3.111 f  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/ENB_SDA_i_2/O
                         net (fo=261, routed)         0.795     3.906    nolabel_line175/AT93C46_IIC/PCA9548_SW/SYS_RST
    SLICE_X5Y122         FDCE                                         f  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_NUM_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.378     6.378    nolabel_line175/AT93C46_IIC/PCA9548_SW/CLK_IN
    SLICE_X5Y122         FDCE                                         r  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_NUM_reg[2]/C
                         clock pessimism              0.013     6.391    
                         clock uncertainty           -0.035     6.356    
    SLICE_X5Y122         FDCE (Recov_fdce_C_CLR)     -0.303     6.053    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_NUM_reg[2]
  -------------------------------------------------------------------
                         required time                          6.053    
                         arrival time                          -3.906    
  -------------------------------------------------------------------
                         slack                                  2.147    

Slack (MET) :             2.147ns  (required time - arrival time)
  Source:                 nolabel_line175/SYS_RSTn_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_NUM_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 0.274ns (10.141%)  route 2.428ns (89.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.378ns = ( 6.378 - 5.000 ) 
    Source Clock Delay      (SCD):    1.204ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.204     1.204    nolabel_line175/CLK_200M
    SLICE_X51Y173        FDCE                                         r  nolabel_line175/SYS_RSTn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y173        FDCE (Prop_fdce_C_Q)         0.223     1.427 r  nolabel_line175/SYS_RSTn_reg/Q
                         net (fo=224, routed)         1.633     3.060    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn
    SLICE_X10Y125        LUT1 (Prop_lut1_I0_O)        0.051     3.111 f  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/ENB_SDA_i_2/O
                         net (fo=261, routed)         0.795     3.906    nolabel_line175/AT93C46_IIC/PCA9548_SW/SYS_RST
    SLICE_X5Y122         FDCE                                         f  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_NUM_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.378     6.378    nolabel_line175/AT93C46_IIC/PCA9548_SW/CLK_IN
    SLICE_X5Y122         FDCE                                         r  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_NUM_reg[4]/C
                         clock pessimism              0.013     6.391    
                         clock uncertainty           -0.035     6.356    
    SLICE_X5Y122         FDCE (Recov_fdce_C_CLR)     -0.303     6.053    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_NUM_reg[4]
  -------------------------------------------------------------------
                         required time                          6.053    
                         arrival time                          -3.906    
  -------------------------------------------------------------------
                         slack                                  2.147    

Slack (MET) :             2.147ns  (required time - arrival time)
  Source:                 nolabel_line175/SYS_RSTn_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_NUM_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 0.274ns (10.141%)  route 2.428ns (89.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.378ns = ( 6.378 - 5.000 ) 
    Source Clock Delay      (SCD):    1.204ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.204     1.204    nolabel_line175/CLK_200M
    SLICE_X51Y173        FDCE                                         r  nolabel_line175/SYS_RSTn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y173        FDCE (Prop_fdce_C_Q)         0.223     1.427 r  nolabel_line175/SYS_RSTn_reg/Q
                         net (fo=224, routed)         1.633     3.060    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn
    SLICE_X10Y125        LUT1 (Prop_lut1_I0_O)        0.051     3.111 f  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/ENB_SDA_i_2/O
                         net (fo=261, routed)         0.795     3.906    nolabel_line175/AT93C46_IIC/PCA9548_SW/SYS_RST
    SLICE_X5Y122         FDCE                                         f  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_NUM_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.378     6.378    nolabel_line175/AT93C46_IIC/PCA9548_SW/CLK_IN
    SLICE_X5Y122         FDCE                                         r  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_NUM_reg[6]/C
                         clock pessimism              0.013     6.391    
                         clock uncertainty           -0.035     6.356    
    SLICE_X5Y122         FDCE (Recov_fdce_C_CLR)     -0.303     6.053    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_NUM_reg[6]
  -------------------------------------------------------------------
                         required time                          6.053    
                         arrival time                          -3.906    
  -------------------------------------------------------------------
                         slack                                  2.147    

Slack (MET) :             2.149ns  (required time - arrival time)
  Source:                 nolabel_line175/SYS_RSTn_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/DAT_CNT_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.274ns (10.151%)  route 2.425ns (89.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.378ns = ( 6.378 - 5.000 ) 
    Source Clock Delay      (SCD):    1.204ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.204     1.204    nolabel_line175/CLK_200M
    SLICE_X51Y173        FDCE                                         r  nolabel_line175/SYS_RSTn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y173        FDCE (Prop_fdce_C_Q)         0.223     1.427 r  nolabel_line175/SYS_RSTn_reg/Q
                         net (fo=224, routed)         1.633     3.060    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn
    SLICE_X10Y125        LUT1 (Prop_lut1_I0_O)        0.051     3.111 f  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/ENB_SDA_i_2/O
                         net (fo=261, routed)         0.793     3.903    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn_reg
    SLICE_X3Y123         FDCE                                         f  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/DAT_CNT_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       1.378     6.378    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/CLK_IN
    SLICE_X3Y123         FDCE                                         r  nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/DAT_CNT_reg[5]/C
                         clock pessimism              0.013     6.391    
                         clock uncertainty           -0.035     6.356    
    SLICE_X3Y123         FDCE (Recov_fdce_C_CLR)     -0.303     6.053    nolabel_line175/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/DAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                          6.053    
                         arrival time                          -3.903    
  -------------------------------------------------------------------
                         slack                                  2.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/wrWaitTim_1/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.091ns (32.383%)  route 0.190ns (67.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.626     0.626    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X43Y134        FDPE                                         r  nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y134        FDPE (Prop_fdpe_C_Q)         0.091     0.717 f  nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.190     0.907    nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X38Y137        FDCE                                         f  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/wrWaitTim_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.847     0.847    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X38Y137        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/wrWaitTim_1/C
                         clock pessimism             -0.188     0.659    
    SLICE_X38Y137        FDCE (Remov_fdce_C_CLR)     -0.088     0.571    nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/wrWaitTim_1
  -------------------------------------------------------------------
                         required time                         -0.571    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/wrWaitTim_2/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.091ns (32.383%)  route 0.190ns (67.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.626     0.626    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X43Y134        FDPE                                         r  nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y134        FDPE (Prop_fdpe_C_Q)         0.091     0.717 f  nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.190     0.907    nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X38Y137        FDCE                                         f  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/wrWaitTim_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.847     0.847    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X38Y137        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/wrWaitTim_2/C
                         clock pessimism             -0.188     0.659    
    SLICE_X38Y137        FDCE (Remov_fdce_C_CLR)     -0.088     0.571    nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/wrWaitTim_2
  -------------------------------------------------------------------
                         required time                         -0.571    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/wrWaitTim_4/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.091ns (32.383%)  route 0.190ns (67.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.626     0.626    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X43Y134        FDPE                                         r  nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y134        FDPE (Prop_fdpe_C_Q)         0.091     0.717 f  nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.190     0.907    nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X38Y137        FDCE                                         f  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/wrWaitTim_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.847     0.847    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X38Y137        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/wrWaitTim_4/C
                         clock pessimism             -0.188     0.659    
    SLICE_X38Y137        FDCE (Remov_fdce_C_CLR)     -0.088     0.571    nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/wrWaitTim_4
  -------------------------------------------------------------------
                         required time                         -0.571    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/wrWaitTim_3/PRE
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.091ns (32.383%)  route 0.190ns (67.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.626     0.626    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X43Y134        FDPE                                         r  nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y134        FDPE (Prop_fdpe_C_Q)         0.091     0.717 f  nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.190     0.907    nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X38Y137        FDPE                                         f  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/wrWaitTim_3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.847     0.847    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X38Y137        FDPE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/wrWaitTim_3/C
                         clock pessimism             -0.188     0.659    
    SLICE_X38Y137        FDPE (Remov_fdpe_C_PRE)     -0.090     0.569    nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/wrWaitTim_3
  -------------------------------------------------------------------
                         required time                         -0.569    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepDi_14/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.091ns (37.219%)  route 0.154ns (62.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.626     0.626    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X43Y134        FDPE                                         r  nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y134        FDPE (Prop_fdpe_C_Q)         0.091     0.717 f  nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.154     0.871    nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X43Y136        FDCE                                         f  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepDi_14/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.844     0.844    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X43Y136        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepDi_14/C
                         clock pessimism             -0.205     0.639    
    SLICE_X43Y136        FDCE (Remov_fdce_C_CLR)     -0.107     0.532    nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepDi_14
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepDi_15/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.091ns (37.219%)  route 0.154ns (62.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.626     0.626    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X43Y134        FDPE                                         r  nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y134        FDPE (Prop_fdpe_C_Q)         0.091     0.717 f  nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.154     0.871    nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X43Y136        FDCE                                         f  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepDi_15/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.844     0.844    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X43Y136        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepDi_15/C
                         clock pessimism             -0.205     0.639    
    SLICE_X43Y136        FDCE (Remov_fdce_C_CLR)     -0.107     0.532    nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepDi_15
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepDi_16/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.091ns (37.219%)  route 0.154ns (62.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.626     0.626    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X43Y134        FDPE                                         r  nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y134        FDPE (Prop_fdpe_C_Q)         0.091     0.717 f  nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.154     0.871    nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X43Y136        FDCE                                         f  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepDi_16/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.844     0.844    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X43Y136        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepDi_16/C
                         clock pessimism             -0.205     0.639    
    SLICE_X43Y136        FDCE (Remov_fdce_C_CLR)     -0.107     0.532    nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepDi_16
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepDi_17/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.091ns (37.219%)  route 0.154ns (62.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.626     0.626    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X43Y134        FDPE                                         r  nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y134        FDPE (Prop_fdpe_C_Q)         0.091     0.717 f  nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.154     0.871    nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X43Y136        FDCE                                         f  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepDi_17/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.844     0.844    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X43Y136        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepDi_17/C
                         clock pessimism             -0.205     0.639    
    SLICE_X43Y136        FDCE (Remov_fdce_C_CLR)     -0.107     0.532    nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepDi_17
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_4/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.091ns (33.341%)  route 0.182ns (66.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.626     0.626    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X43Y134        FDPE                                         r  nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y134        FDPE (Prop_fdpe_C_Q)         0.091     0.717 f  nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.182     0.899    nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X42Y132        FDCE                                         f  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.841     0.841    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X42Y132        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_4/C
                         clock pessimism             -0.205     0.636    
    SLICE_X42Y132        FDCE (Remov_fdce_C_CLR)     -0.088     0.548    nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_4
  -------------------------------------------------------------------
                         required time                         -0.548    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_5/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.091ns (33.341%)  route 0.182ns (66.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.626     0.626    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X43Y134        FDPE                                         r  nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y134        FDPE (Prop_fdpe_C_Q)         0.091     0.717 f  nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.182     0.899    nolabel_line175/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X42Y132        FDCE                                         f  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line175/BUFG0/O
                         net (fo=27622, routed)       0.841     0.841    nolabel_line175/SiTCP/SiTCP/CLK
    SLICE_X42Y132        FDCE                                         r  nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_5/C
                         clock pessimism             -0.205     0.636    
    SLICE_X42Y132        FDCE (Remov_fdce_C_CLR)     -0.088     0.548    nolabel_line175/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_5
  -------------------------------------------------------------------
                         required time                         -0.548    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.351    





