// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ViT_act_compute_attn_matmul_v_7 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        attn_softmax_info_stream_dout,
        attn_softmax_info_stream_num_data_valid,
        attn_softmax_info_stream_fifo_cap,
        attn_softmax_info_stream_empty_n,
        attn_softmax_info_stream_read,
        qxk_out_stream_dout,
        qxk_out_stream_num_data_valid,
        qxk_out_stream_fifo_cap,
        qxk_out_stream_empty_n,
        qxk_out_stream_read,
        v_stream_dout,
        v_stream_num_data_valid,
        v_stream_fifo_cap,
        v_stream_empty_n,
        v_stream_read,
        attn_matmul_v_stream_din,
        attn_matmul_v_stream_num_data_valid,
        attn_matmul_v_stream_fifo_cap,
        attn_matmul_v_stream_full_n,
        attn_matmul_v_stream_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] attn_softmax_info_stream_dout;
input  [1:0] attn_softmax_info_stream_num_data_valid;
input  [1:0] attn_softmax_info_stream_fifo_cap;
input   attn_softmax_info_stream_empty_n;
output   attn_softmax_info_stream_read;
input  [511:0] qxk_out_stream_dout;
input  [1:0] qxk_out_stream_num_data_valid;
input  [1:0] qxk_out_stream_fifo_cap;
input   qxk_out_stream_empty_n;
output   qxk_out_stream_read;
input  [255:0] v_stream_dout;
input  [1:0] v_stream_num_data_valid;
input  [1:0] v_stream_fifo_cap;
input   v_stream_empty_n;
output   v_stream_read;
output  [255:0] attn_matmul_v_stream_din;
input  [1:0] attn_matmul_v_stream_num_data_valid;
input  [1:0] attn_matmul_v_stream_fifo_cap;
input   attn_matmul_v_stream_full_n;
output   attn_matmul_v_stream_write;

reg ap_idle;
reg attn_softmax_info_stream_read;
reg qxk_out_stream_read;
reg v_stream_read;
reg[255:0] attn_matmul_v_stream_din;
reg attn_matmul_v_stream_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_idle_pp0;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] icmp_ln442_reg_3907;
reg   [0:0] select_ln434_2_reg_3882;
reg    ap_predicate_op131_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] icmp_ln442_reg_3907_pp0_iter1_reg;
reg    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
reg    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
reg   [0:0] select_ln434_1_reg_3878;
reg   [0:0] select_ln434_1_reg_3878_pp0_iter9_reg;
reg   [0:0] select_ln434_7_reg_3891;
reg   [0:0] select_ln434_7_reg_3891_pp0_iter9_reg;
reg    ap_predicate_op579_write_state11;
reg    ap_block_state11_pp0_stage0_iter10;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln432_fu_724_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    attn_matmul_v_stream_blk_n;
wire    ap_block_pp0_stage0;
reg    qxk_out_stream_blk_n;
reg    attn_softmax_info_stream_blk_n;
reg    v_stream_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] cmp97_fu_688_p2;
reg   [0:0] cmp97_reg_3828;
reg   [0:0] cmp97_reg_3828_pp0_iter1_reg;
reg   [0:0] cmp97_reg_3828_pp0_iter2_reg;
reg   [0:0] cmp97_reg_3828_pp0_iter3_reg;
reg   [0:0] cmp97_reg_3828_pp0_iter4_reg;
reg   [0:0] cmp97_reg_3828_pp0_iter5_reg;
reg   [0:0] cmp97_reg_3828_pp0_iter6_reg;
reg   [0:0] cmp97_reg_3828_pp0_iter7_reg;
wire   [0:0] cmp97_2_fu_700_p2;
reg   [0:0] cmp97_2_reg_3833;
reg   [0:0] cmp97_2_reg_3833_pp0_iter1_reg;
reg   [0:0] cmp97_2_reg_3833_pp0_iter2_reg;
reg   [0:0] cmp97_2_reg_3833_pp0_iter3_reg;
reg   [0:0] cmp97_2_reg_3833_pp0_iter4_reg;
reg   [0:0] cmp97_2_reg_3833_pp0_iter5_reg;
reg   [0:0] cmp97_2_reg_3833_pp0_iter6_reg;
reg   [0:0] cmp97_2_reg_3833_pp0_iter7_reg;
wire   [0:0] cmp97_3_fu_706_p2;
reg   [0:0] cmp97_3_reg_3838;
reg   [0:0] cmp97_3_reg_3838_pp0_iter1_reg;
reg   [0:0] cmp97_3_reg_3838_pp0_iter2_reg;
reg   [0:0] cmp97_3_reg_3838_pp0_iter3_reg;
reg   [0:0] cmp97_3_reg_3838_pp0_iter4_reg;
reg   [0:0] cmp97_3_reg_3838_pp0_iter5_reg;
reg   [0:0] cmp97_3_reg_3838_pp0_iter6_reg;
reg   [0:0] cmp97_3_reg_3838_pp0_iter7_reg;
wire   [0:0] icmp_ln434_fu_751_p2;
reg   [0:0] icmp_ln434_reg_3847;
reg   [0:0] icmp_ln434_reg_3847_pp0_iter1_reg;
reg   [0:0] icmp_ln434_reg_3847_pp0_iter2_reg;
reg   [0:0] icmp_ln434_reg_3847_pp0_iter3_reg;
reg   [0:0] icmp_ln434_reg_3847_pp0_iter4_reg;
reg   [0:0] icmp_ln434_reg_3847_pp0_iter5_reg;
reg   [0:0] icmp_ln434_reg_3847_pp0_iter6_reg;
reg   [0:0] icmp_ln434_reg_3847_pp0_iter7_reg;
wire   [0:0] xor_ln432_fu_791_p2;
reg   [0:0] xor_ln432_reg_3852;
reg   [0:0] xor_ln432_reg_3852_pp0_iter1_reg;
reg   [0:0] xor_ln432_reg_3852_pp0_iter2_reg;
reg   [0:0] xor_ln432_reg_3852_pp0_iter3_reg;
reg   [0:0] xor_ln432_reg_3852_pp0_iter4_reg;
reg   [0:0] xor_ln432_reg_3852_pp0_iter5_reg;
reg   [0:0] xor_ln432_reg_3852_pp0_iter6_reg;
reg   [0:0] xor_ln432_reg_3852_pp0_iter7_reg;
wire   [0:0] and_ln432_4_fu_849_p2;
reg   [0:0] and_ln432_4_reg_3858;
reg   [0:0] and_ln432_4_reg_3858_pp0_iter1_reg;
reg   [0:0] and_ln432_4_reg_3858_pp0_iter2_reg;
reg   [0:0] and_ln432_4_reg_3858_pp0_iter3_reg;
reg   [0:0] and_ln432_4_reg_3858_pp0_iter4_reg;
reg   [0:0] and_ln432_4_reg_3858_pp0_iter5_reg;
reg   [0:0] and_ln432_4_reg_3858_pp0_iter6_reg;
reg   [0:0] and_ln432_4_reg_3858_pp0_iter7_reg;
wire   [7:0] indvars_iv_next1136_fu_863_p2;
reg   [7:0] indvars_iv_next1136_reg_3865;
reg   [7:0] indvars_iv_next1136_reg_3865_pp0_iter1_reg;
reg   [7:0] indvars_iv_next1136_reg_3865_pp0_iter2_reg;
reg   [7:0] indvars_iv_next1136_reg_3865_pp0_iter3_reg;
reg   [7:0] indvars_iv_next1136_reg_3865_pp0_iter4_reg;
reg   [7:0] indvars_iv_next1136_reg_3865_pp0_iter5_reg;
reg   [7:0] indvars_iv_next1136_reg_3865_pp0_iter6_reg;
reg   [7:0] indvars_iv_next1136_reg_3865_pp0_iter7_reg;
wire   [4:0] select_ln434_fu_875_p3;
reg   [4:0] select_ln434_reg_3872;
reg   [4:0] select_ln434_reg_3872_pp0_iter1_reg;
reg   [4:0] select_ln434_reg_3872_pp0_iter2_reg;
reg   [4:0] select_ln434_reg_3872_pp0_iter3_reg;
reg   [4:0] select_ln434_reg_3872_pp0_iter4_reg;
reg   [4:0] select_ln434_reg_3872_pp0_iter5_reg;
reg   [4:0] select_ln434_reg_3872_pp0_iter6_reg;
reg   [4:0] select_ln434_reg_3872_pp0_iter7_reg;
reg   [4:0] select_ln434_reg_3872_pp0_iter8_reg;
wire   [0:0] select_ln434_1_fu_899_p3;
reg   [0:0] select_ln434_1_reg_3878_pp0_iter1_reg;
reg   [0:0] select_ln434_1_reg_3878_pp0_iter2_reg;
reg   [0:0] select_ln434_1_reg_3878_pp0_iter3_reg;
reg   [0:0] select_ln434_1_reg_3878_pp0_iter4_reg;
reg   [0:0] select_ln434_1_reg_3878_pp0_iter5_reg;
reg   [0:0] select_ln434_1_reg_3878_pp0_iter6_reg;
reg   [0:0] select_ln434_1_reg_3878_pp0_iter7_reg;
reg   [0:0] select_ln434_1_reg_3878_pp0_iter8_reg;
wire   [0:0] select_ln434_2_fu_935_p3;
wire   [0:0] select_ln434_4_fu_949_p3;
reg   [0:0] select_ln434_4_reg_3886;
reg   [0:0] select_ln434_4_reg_3886_pp0_iter1_reg;
reg   [0:0] select_ln434_4_reg_3886_pp0_iter2_reg;
reg   [0:0] select_ln434_4_reg_3886_pp0_iter3_reg;
reg   [0:0] select_ln434_4_reg_3886_pp0_iter4_reg;
reg   [0:0] select_ln434_4_reg_3886_pp0_iter5_reg;
reg   [0:0] select_ln434_4_reg_3886_pp0_iter6_reg;
reg   [0:0] select_ln434_4_reg_3886_pp0_iter7_reg;
reg   [0:0] select_ln434_4_reg_3886_pp0_iter8_reg;
wire   [0:0] select_ln434_7_fu_969_p3;
reg   [0:0] select_ln434_7_reg_3891_pp0_iter1_reg;
reg   [0:0] select_ln434_7_reg_3891_pp0_iter2_reg;
reg   [0:0] select_ln434_7_reg_3891_pp0_iter3_reg;
reg   [0:0] select_ln434_7_reg_3891_pp0_iter4_reg;
reg   [0:0] select_ln434_7_reg_3891_pp0_iter5_reg;
reg   [0:0] select_ln434_7_reg_3891_pp0_iter6_reg;
reg   [0:0] select_ln434_7_reg_3891_pp0_iter7_reg;
reg   [0:0] select_ln434_7_reg_3891_pp0_iter8_reg;
wire   [1:0] select_ln434_8_fu_981_p3;
reg   [1:0] select_ln434_8_reg_3895;
reg   [1:0] select_ln434_8_reg_3895_pp0_iter1_reg;
reg   [1:0] select_ln434_8_reg_3895_pp0_iter2_reg;
reg   [1:0] select_ln434_8_reg_3895_pp0_iter3_reg;
reg   [1:0] select_ln434_8_reg_3895_pp0_iter4_reg;
reg   [1:0] select_ln434_8_reg_3895_pp0_iter5_reg;
reg   [1:0] select_ln434_8_reg_3895_pp0_iter6_reg;
reg   [1:0] select_ln434_8_reg_3895_pp0_iter7_reg;
reg   [1:0] select_ln434_8_reg_3895_pp0_iter8_reg;
wire   [0:0] icmp_ln442_fu_997_p2;
reg   [0:0] icmp_ln442_reg_3907_pp0_iter2_reg;
reg   [0:0] icmp_ln442_reg_3907_pp0_iter3_reg;
reg   [0:0] icmp_ln442_reg_3907_pp0_iter4_reg;
reg   [0:0] icmp_ln442_reg_3907_pp0_iter5_reg;
reg   [0:0] icmp_ln442_reg_3907_pp0_iter6_reg;
reg   [0:0] icmp_ln442_reg_3907_pp0_iter7_reg;
wire   [31:0] softmax_sum_recip_V_fu_1199_p1;
reg   [31:0] softmax_sum_recip_V_reg_3911;
reg   [31:0] softmax_sum_recip_V_reg_3911_pp0_iter3_reg;
reg   [31:0] softmax_sum_recip_V_reg_3911_pp0_iter4_reg;
reg   [31:0] softmax_sum_recip_V_reg_3911_pp0_iter5_reg;
reg   [31:0] softmax_sum_recip_V_reg_3911_pp0_iter6_reg;
reg  signed [31:0] softmax_sum_recip_V_reg_3911_pp0_iter7_reg;
reg   [31:0] softmax_sum_recip_V_1_reg_3916;
reg   [31:0] softmax_sum_recip_V_1_reg_3916_pp0_iter3_reg;
reg   [31:0] softmax_sum_recip_V_1_reg_3916_pp0_iter4_reg;
reg   [31:0] softmax_sum_recip_V_1_reg_3916_pp0_iter5_reg;
reg   [31:0] softmax_sum_recip_V_1_reg_3916_pp0_iter6_reg;
reg  signed [31:0] softmax_sum_recip_V_1_reg_3916_pp0_iter7_reg;
reg   [31:0] softmax_sum_recip_V_2_reg_3921;
reg   [31:0] softmax_sum_recip_V_2_reg_3921_pp0_iter3_reg;
reg   [31:0] softmax_sum_recip_V_2_reg_3921_pp0_iter4_reg;
reg   [31:0] softmax_sum_recip_V_2_reg_3921_pp0_iter5_reg;
reg   [31:0] softmax_sum_recip_V_2_reg_3921_pp0_iter6_reg;
reg  signed [31:0] softmax_sum_recip_V_2_reg_3921_pp0_iter7_reg;
wire   [31:0] softmax_sum_recip_V_3_fu_1274_p1;
reg   [31:0] softmax_sum_recip_V_3_reg_3926;
reg   [31:0] softmax_sum_recip_V_3_reg_3926_pp0_iter3_reg;
reg   [31:0] softmax_sum_recip_V_3_reg_3926_pp0_iter4_reg;
reg   [31:0] softmax_sum_recip_V_3_reg_3926_pp0_iter5_reg;
reg   [31:0] softmax_sum_recip_V_3_reg_3926_pp0_iter6_reg;
reg  signed [31:0] softmax_sum_recip_V_3_reg_3926_pp0_iter7_reg;
reg   [31:0] softmax_sum_recip_V_4_reg_3931;
reg   [31:0] softmax_sum_recip_V_4_reg_3931_pp0_iter3_reg;
reg   [31:0] softmax_sum_recip_V_4_reg_3931_pp0_iter4_reg;
reg   [31:0] softmax_sum_recip_V_4_reg_3931_pp0_iter5_reg;
reg   [31:0] softmax_sum_recip_V_4_reg_3931_pp0_iter6_reg;
reg  signed [31:0] softmax_sum_recip_V_4_reg_3931_pp0_iter7_reg;
reg   [31:0] softmax_sum_recip_V_5_reg_3936;
reg   [31:0] softmax_sum_recip_V_5_reg_3936_pp0_iter3_reg;
reg   [31:0] softmax_sum_recip_V_5_reg_3936_pp0_iter4_reg;
reg   [31:0] softmax_sum_recip_V_5_reg_3936_pp0_iter5_reg;
reg   [31:0] softmax_sum_recip_V_5_reg_3936_pp0_iter6_reg;
reg  signed [31:0] softmax_sum_recip_V_5_reg_3936_pp0_iter7_reg;
wire   [31:0] softmax_sum_recip_V_6_fu_1349_p1;
reg   [31:0] softmax_sum_recip_V_6_reg_3941;
reg   [31:0] softmax_sum_recip_V_6_reg_3941_pp0_iter3_reg;
reg   [31:0] softmax_sum_recip_V_6_reg_3941_pp0_iter4_reg;
reg   [31:0] softmax_sum_recip_V_6_reg_3941_pp0_iter5_reg;
reg   [31:0] softmax_sum_recip_V_6_reg_3941_pp0_iter6_reg;
reg  signed [31:0] softmax_sum_recip_V_6_reg_3941_pp0_iter7_reg;
reg   [31:0] softmax_sum_recip_V_7_reg_3946;
reg   [31:0] softmax_sum_recip_V_7_reg_3946_pp0_iter3_reg;
reg   [31:0] softmax_sum_recip_V_7_reg_3946_pp0_iter4_reg;
reg   [31:0] softmax_sum_recip_V_7_reg_3946_pp0_iter5_reg;
reg   [31:0] softmax_sum_recip_V_7_reg_3946_pp0_iter6_reg;
reg  signed [31:0] softmax_sum_recip_V_7_reg_3946_pp0_iter7_reg;
reg   [31:0] softmax_sum_recip_V_8_reg_3951;
reg   [31:0] softmax_sum_recip_V_8_reg_3951_pp0_iter3_reg;
reg   [31:0] softmax_sum_recip_V_8_reg_3951_pp0_iter4_reg;
reg   [31:0] softmax_sum_recip_V_8_reg_3951_pp0_iter5_reg;
reg   [31:0] softmax_sum_recip_V_8_reg_3951_pp0_iter6_reg;
reg  signed [31:0] softmax_sum_recip_V_8_reg_3951_pp0_iter7_reg;
wire   [31:0] softmax_sum_recip_V_9_fu_1424_p1;
reg   [31:0] softmax_sum_recip_V_9_reg_3956;
reg   [31:0] softmax_sum_recip_V_9_reg_3956_pp0_iter3_reg;
reg   [31:0] softmax_sum_recip_V_9_reg_3956_pp0_iter4_reg;
reg   [31:0] softmax_sum_recip_V_9_reg_3956_pp0_iter5_reg;
reg   [31:0] softmax_sum_recip_V_9_reg_3956_pp0_iter6_reg;
reg  signed [31:0] softmax_sum_recip_V_9_reg_3956_pp0_iter7_reg;
reg   [31:0] softmax_sum_recip_V_10_reg_3961;
reg   [31:0] softmax_sum_recip_V_10_reg_3961_pp0_iter3_reg;
reg   [31:0] softmax_sum_recip_V_10_reg_3961_pp0_iter4_reg;
reg   [31:0] softmax_sum_recip_V_10_reg_3961_pp0_iter5_reg;
reg   [31:0] softmax_sum_recip_V_10_reg_3961_pp0_iter6_reg;
reg  signed [31:0] softmax_sum_recip_V_10_reg_3961_pp0_iter7_reg;
reg   [31:0] softmax_sum_recip_V_11_reg_3966;
reg   [31:0] softmax_sum_recip_V_11_reg_3966_pp0_iter3_reg;
reg   [31:0] softmax_sum_recip_V_11_reg_3966_pp0_iter4_reg;
reg   [31:0] softmax_sum_recip_V_11_reg_3966_pp0_iter5_reg;
reg   [31:0] softmax_sum_recip_V_11_reg_3966_pp0_iter6_reg;
reg  signed [31:0] softmax_sum_recip_V_11_reg_3966_pp0_iter7_reg;
wire   [30:0] grp_exp_32_10_s_fu_385_ap_return;
reg   [30:0] r_V_reg_3971;
wire   [30:0] grp_exp_32_10_s_fu_402_ap_return;
reg   [30:0] r_V_642_reg_3976;
wire   [30:0] grp_exp_32_10_s_fu_419_ap_return;
reg   [30:0] r_V_644_reg_3981;
wire   [30:0] grp_exp_32_10_s_fu_436_ap_return;
reg   [30:0] r_V_646_reg_3986;
wire   [30:0] grp_exp_32_10_s_fu_453_ap_return;
reg   [30:0] r_V_648_reg_3991;
wire   [30:0] grp_exp_32_10_s_fu_470_ap_return;
reg   [30:0] r_V_650_reg_3996;
wire   [30:0] grp_exp_32_10_s_fu_487_ap_return;
reg   [30:0] r_V_652_reg_4001;
wire   [30:0] grp_exp_32_10_s_fu_504_ap_return;
reg   [30:0] r_V_654_reg_4006;
wire   [30:0] grp_exp_32_10_s_fu_521_ap_return;
reg   [30:0] r_V_656_reg_4011;
wire   [30:0] grp_exp_32_10_s_fu_538_ap_return;
reg   [30:0] r_V_658_reg_4016;
wire   [30:0] grp_exp_32_10_s_fu_555_ap_return;
reg   [30:0] r_V_660_reg_4021;
wire   [30:0] grp_exp_32_10_s_fu_572_ap_return;
reg   [30:0] r_V_662_reg_4026;
wire   [0:0] select_ln434_3_fu_1516_p3;
reg   [0:0] select_ln434_3_reg_4031;
wire   [0:0] select_ln434_5_fu_1528_p3;
reg   [0:0] select_ln434_5_reg_4036;
wire   [0:0] select_ln434_6_fu_1540_p3;
reg   [0:0] select_ln434_6_reg_4041;
wire   [31:0] r_V_664_fu_1878_p1;
reg   [31:0] r_V_664_reg_4046;
reg   [31:0] r_V_5_reg_4051;
reg   [31:0] r_V_6_reg_4056;
reg   [31:0] r_V_7_reg_4061;
reg   [31:0] r_V_1_reg_4066;
reg   [31:0] r_V_2_reg_4071;
reg   [31:0] r_V_3_reg_4076;
reg   [31:0] r_V_4_reg_4081;
reg   [4:0] acc_blocks_0_addr_reg_4086;
reg   [4:0] acc_blocks_1_addr_reg_4092;
reg   [4:0] acc_blocks_2_addr_reg_4098;
reg   [4:0] acc_blocks_3_addr_reg_4104;
wire   [255:0] acc_block_1_fu_2327_p3;
reg   [255:0] acc_block_1_reg_4110;
wire   [31:0] tmp_208_fu_3573_p6;
reg   [31:0] tmp_208_reg_4115;
wire   [31:0] tmp_209_fu_3586_p6;
reg   [31:0] tmp_209_reg_4120;
wire   [31:0] tmp_210_fu_3599_p6;
reg   [31:0] tmp_210_reg_4125;
wire   [31:0] tmp_211_fu_3612_p6;
reg   [31:0] tmp_211_reg_4130;
wire   [31:0] tmp_212_fu_3625_p6;
reg   [31:0] tmp_212_reg_4135;
wire   [31:0] tmp_213_fu_3638_p6;
reg   [31:0] tmp_213_reg_4140;
wire   [31:0] tmp_214_fu_3651_p6;
reg   [31:0] tmp_214_reg_4145;
wire   [31:0] tmp_215_fu_3664_p6;
reg   [31:0] tmp_215_reg_4150;
reg    acc_blocks_0_ce0;
reg    acc_blocks_0_we0;
wire   [4:0] acc_blocks_0_address1;
reg    acc_blocks_0_ce1;
wire   [255:0] acc_blocks_0_q1;
reg    acc_blocks_1_ce0;
reg    acc_blocks_1_we0;
wire   [4:0] acc_blocks_1_address1;
reg    acc_blocks_1_ce1;
wire   [255:0] acc_blocks_1_q1;
reg    acc_blocks_2_ce0;
reg    acc_blocks_2_we0;
wire   [4:0] acc_blocks_2_address1;
reg    acc_blocks_2_ce1;
wire   [255:0] acc_blocks_2_q1;
reg    acc_blocks_3_ce0;
reg    acc_blocks_3_we0;
wire   [4:0] acc_blocks_3_address1;
reg    acc_blocks_3_ce1;
wire   [255:0] acc_blocks_3_q1;
wire    grp_exp_32_10_s_fu_385_ap_start;
wire    grp_exp_32_10_s_fu_385_ap_done;
wire    grp_exp_32_10_s_fu_385_ap_idle;
wire    grp_exp_32_10_s_fu_385_ap_ready;
reg    grp_exp_32_10_s_fu_385_ap_ce;
wire   [31:0] grp_exp_32_10_s_fu_385_x;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call20;
reg    ap_block_state2_pp0_stage0_iter1_ignore_call20;
reg    ap_block_state3_pp0_stage0_iter2_ignore_call20;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call20;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call20;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call20;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call20;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call20;
reg    ap_block_state9_pp0_stage0_iter8_ignore_call20;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call20;
reg    ap_block_state11_pp0_stage0_iter10_ignore_call20;
reg    ap_block_pp0_stage0_11001_ignoreCallOp161;
wire    grp_exp_32_10_s_fu_402_ap_start;
wire    grp_exp_32_10_s_fu_402_ap_done;
wire    grp_exp_32_10_s_fu_402_ap_idle;
wire    grp_exp_32_10_s_fu_402_ap_ready;
reg    grp_exp_32_10_s_fu_402_ap_ce;
wire   [31:0] grp_exp_32_10_s_fu_402_x;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call28;
reg    ap_block_state2_pp0_stage0_iter1_ignore_call28;
reg    ap_block_state3_pp0_stage0_iter2_ignore_call28;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call28;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call28;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call28;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call28;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call28;
reg    ap_block_state9_pp0_stage0_iter8_ignore_call28;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call28;
reg    ap_block_state11_pp0_stage0_iter10_ignore_call28;
reg    ap_block_pp0_stage0_11001_ignoreCallOp165;
wire    grp_exp_32_10_s_fu_419_ap_start;
wire    grp_exp_32_10_s_fu_419_ap_done;
wire    grp_exp_32_10_s_fu_419_ap_idle;
wire    grp_exp_32_10_s_fu_419_ap_ready;
reg    grp_exp_32_10_s_fu_419_ap_ce;
wire   [31:0] grp_exp_32_10_s_fu_419_x;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call36;
reg    ap_block_state2_pp0_stage0_iter1_ignore_call36;
reg    ap_block_state3_pp0_stage0_iter2_ignore_call36;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call36;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call36;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call36;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call36;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call36;
reg    ap_block_state9_pp0_stage0_iter8_ignore_call36;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call36;
reg    ap_block_state11_pp0_stage0_iter10_ignore_call36;
reg    ap_block_pp0_stage0_11001_ignoreCallOp169;
wire    grp_exp_32_10_s_fu_436_ap_start;
wire    grp_exp_32_10_s_fu_436_ap_done;
wire    grp_exp_32_10_s_fu_436_ap_idle;
wire    grp_exp_32_10_s_fu_436_ap_ready;
reg    grp_exp_32_10_s_fu_436_ap_ce;
wire   [31:0] grp_exp_32_10_s_fu_436_x;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call44;
reg    ap_block_state2_pp0_stage0_iter1_ignore_call44;
reg    ap_block_state3_pp0_stage0_iter2_ignore_call44;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call44;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call44;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call44;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call44;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call44;
reg    ap_block_state9_pp0_stage0_iter8_ignore_call44;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call44;
reg    ap_block_state11_pp0_stage0_iter10_ignore_call44;
reg    ap_block_pp0_stage0_11001_ignoreCallOp173;
wire    grp_exp_32_10_s_fu_453_ap_start;
wire    grp_exp_32_10_s_fu_453_ap_done;
wire    grp_exp_32_10_s_fu_453_ap_idle;
wire    grp_exp_32_10_s_fu_453_ap_ready;
reg    grp_exp_32_10_s_fu_453_ap_ce;
wire   [31:0] grp_exp_32_10_s_fu_453_x;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call52;
reg    ap_block_state2_pp0_stage0_iter1_ignore_call52;
reg    ap_block_state3_pp0_stage0_iter2_ignore_call52;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call52;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call52;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call52;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call52;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call52;
reg    ap_block_state9_pp0_stage0_iter8_ignore_call52;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call52;
reg    ap_block_state11_pp0_stage0_iter10_ignore_call52;
reg    ap_block_pp0_stage0_11001_ignoreCallOp177;
wire    grp_exp_32_10_s_fu_470_ap_start;
wire    grp_exp_32_10_s_fu_470_ap_done;
wire    grp_exp_32_10_s_fu_470_ap_idle;
wire    grp_exp_32_10_s_fu_470_ap_ready;
reg    grp_exp_32_10_s_fu_470_ap_ce;
wire   [31:0] grp_exp_32_10_s_fu_470_x;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call60;
reg    ap_block_state2_pp0_stage0_iter1_ignore_call60;
reg    ap_block_state3_pp0_stage0_iter2_ignore_call60;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call60;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call60;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call60;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call60;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call60;
reg    ap_block_state9_pp0_stage0_iter8_ignore_call60;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call60;
reg    ap_block_state11_pp0_stage0_iter10_ignore_call60;
reg    ap_block_pp0_stage0_11001_ignoreCallOp181;
wire    grp_exp_32_10_s_fu_487_ap_start;
wire    grp_exp_32_10_s_fu_487_ap_done;
wire    grp_exp_32_10_s_fu_487_ap_idle;
wire    grp_exp_32_10_s_fu_487_ap_ready;
reg    grp_exp_32_10_s_fu_487_ap_ce;
wire   [31:0] grp_exp_32_10_s_fu_487_x;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call68;
reg    ap_block_state2_pp0_stage0_iter1_ignore_call68;
reg    ap_block_state3_pp0_stage0_iter2_ignore_call68;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call68;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call68;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call68;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call68;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call68;
reg    ap_block_state9_pp0_stage0_iter8_ignore_call68;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call68;
reg    ap_block_state11_pp0_stage0_iter10_ignore_call68;
reg    ap_block_pp0_stage0_11001_ignoreCallOp185;
wire    grp_exp_32_10_s_fu_504_ap_start;
wire    grp_exp_32_10_s_fu_504_ap_done;
wire    grp_exp_32_10_s_fu_504_ap_idle;
wire    grp_exp_32_10_s_fu_504_ap_ready;
reg    grp_exp_32_10_s_fu_504_ap_ce;
wire   [31:0] grp_exp_32_10_s_fu_504_x;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call76;
reg    ap_block_state2_pp0_stage0_iter1_ignore_call76;
reg    ap_block_state3_pp0_stage0_iter2_ignore_call76;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call76;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call76;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call76;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call76;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call76;
reg    ap_block_state9_pp0_stage0_iter8_ignore_call76;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call76;
reg    ap_block_state11_pp0_stage0_iter10_ignore_call76;
reg    ap_block_pp0_stage0_11001_ignoreCallOp189;
wire    grp_exp_32_10_s_fu_521_ap_start;
wire    grp_exp_32_10_s_fu_521_ap_done;
wire    grp_exp_32_10_s_fu_521_ap_idle;
wire    grp_exp_32_10_s_fu_521_ap_ready;
reg    grp_exp_32_10_s_fu_521_ap_ce;
wire   [31:0] grp_exp_32_10_s_fu_521_x;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call84;
reg    ap_block_state2_pp0_stage0_iter1_ignore_call84;
reg    ap_block_state3_pp0_stage0_iter2_ignore_call84;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call84;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call84;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call84;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call84;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call84;
reg    ap_block_state9_pp0_stage0_iter8_ignore_call84;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call84;
reg    ap_block_state11_pp0_stage0_iter10_ignore_call84;
reg    ap_block_pp0_stage0_11001_ignoreCallOp193;
wire    grp_exp_32_10_s_fu_538_ap_start;
wire    grp_exp_32_10_s_fu_538_ap_done;
wire    grp_exp_32_10_s_fu_538_ap_idle;
wire    grp_exp_32_10_s_fu_538_ap_ready;
reg    grp_exp_32_10_s_fu_538_ap_ce;
wire   [31:0] grp_exp_32_10_s_fu_538_x;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call92;
reg    ap_block_state2_pp0_stage0_iter1_ignore_call92;
reg    ap_block_state3_pp0_stage0_iter2_ignore_call92;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call92;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call92;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call92;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call92;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call92;
reg    ap_block_state9_pp0_stage0_iter8_ignore_call92;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call92;
reg    ap_block_state11_pp0_stage0_iter10_ignore_call92;
reg    ap_block_pp0_stage0_11001_ignoreCallOp197;
wire    grp_exp_32_10_s_fu_555_ap_start;
wire    grp_exp_32_10_s_fu_555_ap_done;
wire    grp_exp_32_10_s_fu_555_ap_idle;
wire    grp_exp_32_10_s_fu_555_ap_ready;
reg    grp_exp_32_10_s_fu_555_ap_ce;
wire   [31:0] grp_exp_32_10_s_fu_555_x;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call100;
reg    ap_block_state2_pp0_stage0_iter1_ignore_call100;
reg    ap_block_state3_pp0_stage0_iter2_ignore_call100;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call100;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call100;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call100;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call100;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call100;
reg    ap_block_state9_pp0_stage0_iter8_ignore_call100;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call100;
reg    ap_block_state11_pp0_stage0_iter10_ignore_call100;
reg    ap_block_pp0_stage0_11001_ignoreCallOp201;
wire    grp_exp_32_10_s_fu_572_ap_start;
wire    grp_exp_32_10_s_fu_572_ap_done;
wire    grp_exp_32_10_s_fu_572_ap_idle;
wire    grp_exp_32_10_s_fu_572_ap_ready;
reg    grp_exp_32_10_s_fu_572_ap_ce;
wire   [31:0] grp_exp_32_10_s_fu_572_x;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call108;
reg    ap_block_state2_pp0_stage0_iter1_ignore_call108;
reg    ap_block_state3_pp0_stage0_iter2_ignore_call108;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call108;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call108;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call108;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call108;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call108;
reg    ap_block_state9_pp0_stage0_iter8_ignore_call108;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call108;
reg    ap_block_state11_pp0_stage0_iter10_ignore_call108;
reg    ap_block_pp0_stage0_11001_ignoreCallOp205;
reg    grp_exp_32_10_s_fu_385_ap_start_reg;
reg    grp_exp_32_10_s_fu_402_ap_start_reg;
reg    grp_exp_32_10_s_fu_419_ap_start_reg;
reg    grp_exp_32_10_s_fu_436_ap_start_reg;
reg    grp_exp_32_10_s_fu_453_ap_start_reg;
reg    grp_exp_32_10_s_fu_470_ap_start_reg;
reg    grp_exp_32_10_s_fu_487_ap_start_reg;
reg    grp_exp_32_10_s_fu_504_ap_start_reg;
reg    grp_exp_32_10_s_fu_521_ap_start_reg;
reg    grp_exp_32_10_s_fu_538_ap_start_reg;
reg    grp_exp_32_10_s_fu_555_ap_start_reg;
reg    grp_exp_32_10_s_fu_572_ap_start_reg;
wire   [63:0] zext_ln436_fu_1547_p1;
reg   [4:0] dim_block_fu_192;
wire   [4:0] add_ln436_fu_1003_p2;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_dim_block_load;
reg   [7:0] v_patch_fu_196;
wire   [7:0] select_ln434_9_fu_989_p3;
reg   [7:0] ap_sig_allocacmp_v_patch_1;
reg   [12:0] indvar_flatten_fu_200;
wire   [12:0] select_ln434_10_fu_1015_p3;
reg   [12:0] ap_sig_allocacmp_indvar_flatten_load;
reg   [5:0] attn_patch_block_fu_204;
wire   [5:0] select_ln432_6_fu_855_p3;
reg   [5:0] ap_sig_allocacmp_attn_patch_block_1;
reg   [7:0] attn_patch_base_fu_208;
wire   [7:0] select_ln432_1_fu_765_p3;
reg   [7:0] ap_sig_allocacmp_attn_patch_base_2;
reg   [16:0] indvar_flatten69_fu_212;
wire   [16:0] add_ln432_1_fu_730_p2;
reg   [16:0] ap_sig_allocacmp_indvar_flatten69_load;
reg   [255:0] attn_softmax_info_0_2_fu_216;
reg   [255:0] attn_softmax_info_1_2_fu_220;
reg   [255:0] attn_softmax_info_2_2_fu_224;
reg   [255:0] attn_softmax_info_3_2_fu_228;
reg   [31:0] attn_V_fu_232;
reg   [31:0] attn_V_1_fu_236;
reg   [31:0] attn_V_2_fu_240;
reg   [31:0] attn_V_3_fu_244;
reg   [31:0] attn_V_4_fu_248;
reg   [31:0] attn_V_5_fu_252;
reg   [31:0] attn_V_6_fu_256;
reg   [31:0] attn_V_7_fu_260;
reg   [31:0] attn_V_8_fu_264;
reg   [31:0] attn_V_9_fu_268;
reg   [31:0] attn_V_10_fu_272;
reg   [31:0] attn_V_11_fu_276;
wire   [255:0] or_ln493_s_fu_3677_p9;
reg    ap_block_pp0_stage0_01001;
wire   [255:0] acc_block_3_fu_2715_p3;
wire   [255:0] acc_block_5_fu_3103_p3;
wire   [255:0] acc_block_7_fu_3491_p3;
wire   [8:0] zext_ln434_fu_644_p1;
wire   [8:0] zext_ln432_fu_634_p1;
wire   [5:0] tmp_fu_660_p4;
wire   [8:0] empty_fu_648_p2;
wire   [0:0] icmp_fu_670_p2;
wire   [0:0] cmp39_not_fu_676_p2;
wire   [0:0] cmp118_not_fu_712_p2;
wire   [0:0] cmp120_not_fu_638_p2;
wire   [7:0] add_ln432_fu_739_p2;
wire   [5:0] attn_patch_block_3_fu_745_p2;
wire   [0:0] cmp120_not_mid1_fu_777_p2;
wire   [0:0] cmp113_fu_654_p2;
wire   [0:0] cmp39_not_mid149_fu_803_p2;
wire   [0:0] brmerge_fu_682_p2;
wire   [0:0] cmp97_1_fu_694_p2;
wire   [0:0] brmerge639_fu_718_p2;
wire   [1:0] empty_221_fu_831_p1;
wire   [0:0] icmp_ln436_fu_843_p2;
wire   [7:0] select_ln432_fu_757_p3;
wire   [0:0] or_ln434_fu_869_p2;
wire   [8:0] zext_ln434_1_fu_883_p1;
wire   [8:0] zext_ln432_1_fu_773_p1;
wire   [0:0] cmp113_mid1_fu_893_p2;
wire   [0:0] and_ln432_fu_797_p2;
wire   [5:0] tmp_473_fu_907_p4;
wire   [8:0] p_mid1_fu_887_p2;
wire   [0:0] icmp115_fu_917_p2;
wire   [0:0] cmp39_not_mid1_fu_923_p2;
wire   [0:0] brmerge_mid1_fu_929_p2;
wire   [0:0] select_ln432_3_fu_809_p3;
wire   [0:0] cmp97_1_mid1_fu_943_p2;
wire   [0:0] and_ln432_1_fu_817_p2;
wire   [0:0] cmp118_not_mid1_fu_957_p2;
wire   [0:0] select_ln432_2_fu_783_p3;
wire   [0:0] brmerge639_mid1_fu_963_p2;
wire   [0:0] select_ln432_4_fu_823_p3;
wire   [1:0] empty_222_fu_977_p1;
wire   [1:0] select_ln432_5_fu_835_p3;
wire   [12:0] add_ln434_fu_1009_p2;
wire   [31:0] trunc_ln452_fu_1085_p1;
wire   [31:0] softmax_bias_V_fu_1203_p4;
wire   [31:0] trunc_ln452_2_fu_1089_p4;
wire   [31:0] softmax_bias_V_1_fu_1230_p4;
wire   [31:0] trunc_ln452_3_fu_1099_p4;
wire   [31:0] softmax_bias_V_2_fu_1257_p4;
wire   [31:0] trunc_ln452_4_fu_1109_p4;
wire   [31:0] softmax_bias_V_3_fu_1278_p4;
wire   [31:0] trunc_ln452_5_fu_1119_p4;
wire   [31:0] softmax_bias_V_4_fu_1305_p4;
wire   [31:0] trunc_ln452_6_fu_1129_p4;
wire   [31:0] softmax_bias_V_5_fu_1332_p4;
wire   [31:0] trunc_ln452_7_fu_1139_p4;
wire   [31:0] softmax_bias_V_6_fu_1353_p4;
wire   [31:0] trunc_ln452_8_fu_1149_p4;
wire   [31:0] softmax_bias_V_7_fu_1380_p4;
wire   [31:0] trunc_ln452_9_fu_1159_p4;
wire   [31:0] softmax_bias_V_8_fu_1407_p4;
wire   [31:0] trunc_ln452_s_fu_1169_p4;
wire   [31:0] softmax_bias_V_9_fu_1428_p4;
wire   [31:0] trunc_ln452_1_fu_1179_p4;
wire   [31:0] softmax_bias_V_10_fu_1455_p4;
wire   [31:0] trunc_ln452_10_fu_1189_p4;
wire   [31:0] softmax_bias_V_11_fu_1482_p4;
wire   [0:0] cmp97_mid1_fu_1511_p2;
wire   [0:0] or_ln432_fu_1499_p2;
wire   [0:0] cmp97_2_mid1_fu_1523_p2;
wire   [0:0] and_ln432_2_fu_1503_p2;
wire   [0:0] cmp97_3_mid1_fu_1535_p2;
wire   [0:0] and_ln432_3_fu_1507_p2;
wire   [30:0] r_V_641_fu_1560_p0;
wire   [53:0] r_V_641_fu_1560_p2;
wire   [30:0] r_V_643_fu_1582_p0;
wire   [53:0] r_V_643_fu_1582_p2;
wire   [30:0] r_V_645_fu_1604_p0;
wire   [53:0] r_V_645_fu_1604_p2;
wire   [30:0] r_V_647_fu_1626_p0;
wire   [53:0] r_V_647_fu_1626_p2;
wire   [30:0] r_V_649_fu_1648_p0;
wire   [53:0] r_V_649_fu_1648_p2;
wire   [30:0] r_V_651_fu_1670_p0;
wire   [53:0] r_V_651_fu_1670_p2;
wire   [30:0] r_V_653_fu_1692_p0;
wire   [53:0] r_V_653_fu_1692_p2;
wire   [30:0] r_V_655_fu_1714_p0;
wire   [53:0] r_V_655_fu_1714_p2;
wire   [30:0] r_V_657_fu_1736_p0;
wire   [53:0] r_V_657_fu_1736_p2;
wire   [30:0] r_V_659_fu_1758_p0;
wire   [53:0] r_V_659_fu_1758_p2;
wire   [30:0] r_V_661_fu_1780_p0;
wire   [53:0] r_V_661_fu_1780_p2;
wire   [30:0] r_V_663_fu_1802_p0;
wire   [53:0] r_V_663_fu_1802_p2;
wire   [1:0] tmp_205_fu_2000_p4;
wire   [31:0] tmp_205_fu_2000_p5;
wire  signed [31:0] r_V_665_fu_2016_p0;
wire  signed [53:0] sext_ln1273_424_fu_2012_p1;
wire  signed [31:0] r_V_665_fu_2016_p1;
wire  signed [53:0] sext_ln1270_fu_1988_p1;
wire   [53:0] r_V_665_fu_2016_p2;
wire  signed [31:0] r_V_666_fu_2035_p0;
wire  signed [31:0] r_V_666_fu_2035_p1;
wire  signed [53:0] sext_ln1270_77_fu_2032_p1;
wire   [53:0] r_V_666_fu_2035_p2;
wire  signed [31:0] r_V_667_fu_2054_p0;
wire  signed [31:0] r_V_667_fu_2054_p1;
wire  signed [53:0] sext_ln1270_78_fu_2051_p1;
wire   [53:0] r_V_667_fu_2054_p2;
wire  signed [31:0] r_V_668_fu_2073_p0;
wire  signed [31:0] r_V_668_fu_2073_p1;
wire  signed [53:0] sext_ln1270_79_fu_2070_p1;
wire   [53:0] r_V_668_fu_2073_p2;
wire  signed [31:0] r_V_669_fu_2092_p0;
wire  signed [31:0] r_V_669_fu_2092_p1;
wire  signed [53:0] sext_ln1270_80_fu_2089_p1;
wire   [53:0] r_V_669_fu_2092_p2;
wire  signed [31:0] r_V_670_fu_2111_p0;
wire  signed [31:0] r_V_670_fu_2111_p1;
wire  signed [53:0] sext_ln1270_81_fu_2108_p1;
wire   [53:0] r_V_670_fu_2111_p2;
wire  signed [31:0] r_V_671_fu_2130_p0;
wire  signed [31:0] r_V_671_fu_2130_p1;
wire  signed [53:0] sext_ln1270_82_fu_2127_p1;
wire   [53:0] r_V_671_fu_2130_p2;
wire  signed [31:0] r_V_672_fu_2149_p0;
wire  signed [31:0] r_V_672_fu_2149_p1;
wire  signed [53:0] sext_ln1270_83_fu_2146_p1;
wire   [53:0] r_V_672_fu_2149_p2;
wire   [31:0] trunc_ln818_6_fu_2155_p4;
wire   [31:0] trunc_ln818_5_fu_2136_p4;
wire   [31:0] trunc_ln818_4_fu_2117_p4;
wire   [31:0] trunc_ln818_3_fu_2098_p4;
wire   [31:0] trunc_ln818_2_fu_2079_p4;
wire   [31:0] trunc_ln818_1_fu_2060_p4;
wire   [31:0] trunc_ln818_s_fu_2041_p4;
wire   [31:0] trunc_ln3_fu_2022_p4;
wire   [31:0] trunc_ln813_fu_2185_p1;
wire   [31:0] trunc_ln813_s_fu_2195_p4;
wire   [31:0] trunc_ln813_7_fu_2211_p4;
wire   [31:0] trunc_ln813_8_fu_2227_p4;
wire   [31:0] trunc_ln813_9_fu_2243_p4;
wire   [31:0] trunc_ln813_1_fu_2259_p4;
wire   [31:0] trunc_ln813_2_fu_2275_p4;
wire   [31:0] trunc_ln813_3_fu_2291_p4;
wire   [31:0] add_ln813_33_fu_2301_p2;
wire   [31:0] add_ln813_32_fu_2285_p2;
wire   [31:0] add_ln813_31_fu_2269_p2;
wire   [31:0] add_ln813_30_fu_2253_p2;
wire   [31:0] add_ln813_29_fu_2237_p2;
wire   [31:0] add_ln813_28_fu_2221_p2;
wire   [31:0] add_ln813_27_fu_2205_p2;
wire   [31:0] add_ln813_fu_2189_p2;
wire   [255:0] or_ln477_6_fu_2165_p9;
wire   [255:0] or_ln813_s_fu_2307_p9;
wire   [1:0] tmp_s_fu_2409_p4;
wire   [31:0] tmp_s_fu_2409_p5;
wire  signed [31:0] r_V_673_fu_2425_p0;
wire  signed [53:0] sext_ln1273_425_fu_2421_p1;
wire  signed [31:0] r_V_673_fu_2425_p1;
wire   [53:0] r_V_673_fu_2425_p2;
wire  signed [31:0] r_V_674_fu_2441_p0;
wire  signed [31:0] r_V_674_fu_2441_p1;
wire   [53:0] r_V_674_fu_2441_p2;
wire  signed [31:0] r_V_675_fu_2457_p0;
wire  signed [31:0] r_V_675_fu_2457_p1;
wire   [53:0] r_V_675_fu_2457_p2;
wire  signed [31:0] r_V_676_fu_2473_p0;
wire  signed [31:0] r_V_676_fu_2473_p1;
wire   [53:0] r_V_676_fu_2473_p2;
wire  signed [31:0] r_V_677_fu_2489_p0;
wire  signed [31:0] r_V_677_fu_2489_p1;
wire   [53:0] r_V_677_fu_2489_p2;
wire  signed [31:0] r_V_678_fu_2505_p0;
wire  signed [31:0] r_V_678_fu_2505_p1;
wire   [53:0] r_V_678_fu_2505_p2;
wire  signed [31:0] r_V_679_fu_2521_p0;
wire  signed [31:0] r_V_679_fu_2521_p1;
wire   [53:0] r_V_679_fu_2521_p2;
wire  signed [31:0] r_V_680_fu_2537_p0;
wire  signed [31:0] r_V_680_fu_2537_p1;
wire   [53:0] r_V_680_fu_2537_p2;
wire   [31:0] trunc_ln818_14_fu_2543_p4;
wire   [31:0] trunc_ln818_13_fu_2527_p4;
wire   [31:0] trunc_ln818_12_fu_2511_p4;
wire   [31:0] trunc_ln818_11_fu_2495_p4;
wire   [31:0] trunc_ln818_10_fu_2479_p4;
wire   [31:0] trunc_ln818_9_fu_2463_p4;
wire   [31:0] trunc_ln818_8_fu_2447_p4;
wire   [31:0] trunc_ln818_7_fu_2431_p4;
wire   [31:0] trunc_ln813_12_fu_2573_p1;
wire   [31:0] trunc_ln813_4_fu_2583_p4;
wire   [31:0] trunc_ln813_5_fu_2599_p4;
wire   [31:0] trunc_ln813_6_fu_2615_p4;
wire   [31:0] trunc_ln813_10_fu_2631_p4;
wire   [31:0] trunc_ln813_11_fu_2647_p4;
wire   [31:0] trunc_ln813_13_fu_2663_p4;
wire   [31:0] trunc_ln813_14_fu_2679_p4;
wire   [31:0] add_ln813_41_fu_2689_p2;
wire   [31:0] add_ln813_40_fu_2673_p2;
wire   [31:0] add_ln813_39_fu_2657_p2;
wire   [31:0] add_ln813_38_fu_2641_p2;
wire   [31:0] add_ln813_37_fu_2625_p2;
wire   [31:0] add_ln813_36_fu_2609_p2;
wire   [31:0] add_ln813_35_fu_2593_p2;
wire   [31:0] add_ln813_34_fu_2577_p2;
wire   [255:0] or_ln477_s_fu_2553_p9;
wire   [255:0] or_ln813_1_fu_2695_p9;
wire   [1:0] tmp_206_fu_2797_p4;
wire   [31:0] tmp_206_fu_2797_p5;
wire  signed [31:0] r_V_681_fu_2813_p0;
wire  signed [53:0] sext_ln1273_426_fu_2809_p1;
wire  signed [31:0] r_V_681_fu_2813_p1;
wire   [53:0] r_V_681_fu_2813_p2;
wire  signed [31:0] r_V_682_fu_2829_p0;
wire  signed [31:0] r_V_682_fu_2829_p1;
wire   [53:0] r_V_682_fu_2829_p2;
wire  signed [31:0] r_V_683_fu_2845_p0;
wire  signed [31:0] r_V_683_fu_2845_p1;
wire   [53:0] r_V_683_fu_2845_p2;
wire  signed [31:0] r_V_684_fu_2861_p0;
wire  signed [31:0] r_V_684_fu_2861_p1;
wire   [53:0] r_V_684_fu_2861_p2;
wire  signed [31:0] r_V_685_fu_2877_p0;
wire  signed [31:0] r_V_685_fu_2877_p1;
wire   [53:0] r_V_685_fu_2877_p2;
wire  signed [31:0] r_V_686_fu_2893_p0;
wire  signed [31:0] r_V_686_fu_2893_p1;
wire   [53:0] r_V_686_fu_2893_p2;
wire  signed [31:0] r_V_687_fu_2909_p0;
wire  signed [31:0] r_V_687_fu_2909_p1;
wire   [53:0] r_V_687_fu_2909_p2;
wire  signed [31:0] r_V_688_fu_2925_p0;
wire  signed [31:0] r_V_688_fu_2925_p1;
wire   [53:0] r_V_688_fu_2925_p2;
wire   [31:0] trunc_ln818_22_fu_2931_p4;
wire   [31:0] trunc_ln818_21_fu_2915_p4;
wire   [31:0] trunc_ln818_20_fu_2899_p4;
wire   [31:0] trunc_ln818_19_fu_2883_p4;
wire   [31:0] trunc_ln818_18_fu_2867_p4;
wire   [31:0] trunc_ln818_17_fu_2851_p4;
wire   [31:0] trunc_ln818_16_fu_2835_p4;
wire   [31:0] trunc_ln818_15_fu_2819_p4;
wire   [31:0] trunc_ln813_15_fu_2961_p1;
wire   [31:0] trunc_ln813_16_fu_2971_p4;
wire   [31:0] trunc_ln813_17_fu_2987_p4;
wire   [31:0] trunc_ln813_18_fu_3003_p4;
wire   [31:0] trunc_ln813_19_fu_3019_p4;
wire   [31:0] trunc_ln813_20_fu_3035_p4;
wire   [31:0] trunc_ln813_21_fu_3051_p4;
wire   [31:0] trunc_ln813_22_fu_3067_p4;
wire   [31:0] add_ln813_49_fu_3077_p2;
wire   [31:0] add_ln813_48_fu_3061_p2;
wire   [31:0] add_ln813_47_fu_3045_p2;
wire   [31:0] add_ln813_46_fu_3029_p2;
wire   [31:0] add_ln813_45_fu_3013_p2;
wire   [31:0] add_ln813_44_fu_2997_p2;
wire   [31:0] add_ln813_43_fu_2981_p2;
wire   [31:0] add_ln813_42_fu_2965_p2;
wire   [255:0] or_ln477_1_fu_2941_p9;
wire   [255:0] or_ln813_2_fu_3083_p9;
wire   [1:0] tmp_207_fu_3185_p4;
wire   [31:0] tmp_207_fu_3185_p5;
wire  signed [31:0] r_V_689_fu_3201_p0;
wire  signed [53:0] sext_ln1273_427_fu_3197_p1;
wire  signed [31:0] r_V_689_fu_3201_p1;
wire   [53:0] r_V_689_fu_3201_p2;
wire  signed [31:0] r_V_690_fu_3217_p0;
wire  signed [31:0] r_V_690_fu_3217_p1;
wire   [53:0] r_V_690_fu_3217_p2;
wire  signed [31:0] r_V_691_fu_3233_p0;
wire  signed [31:0] r_V_691_fu_3233_p1;
wire   [53:0] r_V_691_fu_3233_p2;
wire  signed [31:0] r_V_692_fu_3249_p0;
wire  signed [31:0] r_V_692_fu_3249_p1;
wire   [53:0] r_V_692_fu_3249_p2;
wire  signed [31:0] r_V_693_fu_3265_p0;
wire  signed [31:0] r_V_693_fu_3265_p1;
wire   [53:0] r_V_693_fu_3265_p2;
wire  signed [31:0] r_V_694_fu_3281_p0;
wire  signed [31:0] r_V_694_fu_3281_p1;
wire   [53:0] r_V_694_fu_3281_p2;
wire  signed [31:0] r_V_695_fu_3297_p0;
wire  signed [31:0] r_V_695_fu_3297_p1;
wire   [53:0] r_V_695_fu_3297_p2;
wire  signed [31:0] r_V_696_fu_3313_p0;
wire  signed [31:0] r_V_696_fu_3313_p1;
wire   [53:0] r_V_696_fu_3313_p2;
wire   [31:0] trunc_ln818_30_fu_3319_p4;
wire   [31:0] trunc_ln818_29_fu_3303_p4;
wire   [31:0] trunc_ln818_28_fu_3287_p4;
wire   [31:0] trunc_ln818_27_fu_3271_p4;
wire   [31:0] trunc_ln818_26_fu_3255_p4;
wire   [31:0] trunc_ln818_25_fu_3239_p4;
wire   [31:0] trunc_ln818_24_fu_3223_p4;
wire   [31:0] trunc_ln818_23_fu_3207_p4;
wire   [31:0] trunc_ln813_23_fu_3349_p1;
wire   [31:0] trunc_ln813_24_fu_3359_p4;
wire   [31:0] trunc_ln813_25_fu_3375_p4;
wire   [31:0] trunc_ln813_26_fu_3391_p4;
wire   [31:0] trunc_ln813_27_fu_3407_p4;
wire   [31:0] trunc_ln813_28_fu_3423_p4;
wire   [31:0] trunc_ln813_29_fu_3439_p4;
wire   [31:0] trunc_ln813_30_fu_3455_p4;
wire   [31:0] add_ln813_57_fu_3465_p2;
wire   [31:0] add_ln813_56_fu_3449_p2;
wire   [31:0] add_ln813_55_fu_3433_p2;
wire   [31:0] add_ln813_54_fu_3417_p2;
wire   [31:0] add_ln813_53_fu_3401_p2;
wire   [31:0] add_ln813_52_fu_3385_p2;
wire   [31:0] add_ln813_51_fu_3369_p2;
wire   [31:0] add_ln813_50_fu_3353_p2;
wire   [255:0] or_ln477_2_fu_3329_p9;
wire   [255:0] or_ln813_3_fu_3471_p9;
wire   [31:0] tmp_208_fu_3573_p1;
wire   [31:0] tmp_208_fu_3573_p2;
wire   [31:0] tmp_208_fu_3573_p3;
wire   [31:0] tmp_208_fu_3573_p4;
wire   [31:0] tmp_209_fu_3586_p1;
wire   [31:0] tmp_209_fu_3586_p2;
wire   [31:0] tmp_209_fu_3586_p3;
wire   [31:0] tmp_209_fu_3586_p4;
wire   [31:0] tmp_210_fu_3599_p1;
wire   [31:0] tmp_210_fu_3599_p2;
wire   [31:0] tmp_210_fu_3599_p3;
wire   [31:0] tmp_210_fu_3599_p4;
wire   [31:0] tmp_211_fu_3612_p1;
wire   [31:0] tmp_211_fu_3612_p2;
wire   [31:0] tmp_211_fu_3612_p3;
wire   [31:0] tmp_211_fu_3612_p4;
wire   [31:0] tmp_212_fu_3625_p1;
wire   [31:0] tmp_212_fu_3625_p2;
wire   [31:0] tmp_212_fu_3625_p3;
wire   [31:0] tmp_212_fu_3625_p4;
wire   [31:0] tmp_213_fu_3638_p1;
wire   [31:0] tmp_213_fu_3638_p2;
wire   [31:0] tmp_213_fu_3638_p3;
wire   [31:0] tmp_213_fu_3638_p4;
wire   [31:0] tmp_214_fu_3651_p1;
wire   [31:0] tmp_214_fu_3651_p2;
wire   [31:0] tmp_214_fu_3651_p3;
wire   [31:0] tmp_214_fu_3651_p4;
wire   [31:0] tmp_215_fu_3664_p1;
wire   [31:0] tmp_215_fu_3664_p2;
wire   [31:0] tmp_215_fu_3664_p3;
wire   [31:0] tmp_215_fu_3664_p4;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [53:0] r_V_641_fu_1560_p00;
wire   [53:0] r_V_643_fu_1582_p00;
wire   [53:0] r_V_645_fu_1604_p00;
wire   [53:0] r_V_647_fu_1626_p00;
wire   [53:0] r_V_649_fu_1648_p00;
wire   [53:0] r_V_651_fu_1670_p00;
wire   [53:0] r_V_653_fu_1692_p00;
wire   [53:0] r_V_655_fu_1714_p00;
wire   [53:0] r_V_657_fu_1736_p00;
wire   [53:0] r_V_659_fu_1758_p00;
wire   [53:0] r_V_661_fu_1780_p00;
wire   [53:0] r_V_663_fu_1802_p00;
reg    ap_condition_1251;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 grp_exp_32_10_s_fu_385_ap_start_reg = 1'b0;
#0 grp_exp_32_10_s_fu_402_ap_start_reg = 1'b0;
#0 grp_exp_32_10_s_fu_419_ap_start_reg = 1'b0;
#0 grp_exp_32_10_s_fu_436_ap_start_reg = 1'b0;
#0 grp_exp_32_10_s_fu_453_ap_start_reg = 1'b0;
#0 grp_exp_32_10_s_fu_470_ap_start_reg = 1'b0;
#0 grp_exp_32_10_s_fu_487_ap_start_reg = 1'b0;
#0 grp_exp_32_10_s_fu_504_ap_start_reg = 1'b0;
#0 grp_exp_32_10_s_fu_521_ap_start_reg = 1'b0;
#0 grp_exp_32_10_s_fu_538_ap_start_reg = 1'b0;
#0 grp_exp_32_10_s_fu_555_ap_start_reg = 1'b0;
#0 grp_exp_32_10_s_fu_572_ap_start_reg = 1'b0;
end

ViT_act_compute_attn_matmul_v_7_acc_blocks_0_RAM_AUTO_1R1W #(
    .DataWidth( 256 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
acc_blocks_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(acc_blocks_0_addr_reg_4086),
    .ce0(acc_blocks_0_ce0),
    .we0(acc_blocks_0_we0),
    .d0(acc_block_1_fu_2327_p3),
    .address1(acc_blocks_0_address1),
    .ce1(acc_blocks_0_ce1),
    .q1(acc_blocks_0_q1)
);

ViT_act_compute_attn_matmul_v_7_acc_blocks_0_RAM_AUTO_1R1W #(
    .DataWidth( 256 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
acc_blocks_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(acc_blocks_1_addr_reg_4092),
    .ce0(acc_blocks_1_ce0),
    .we0(acc_blocks_1_we0),
    .d0(acc_block_3_fu_2715_p3),
    .address1(acc_blocks_1_address1),
    .ce1(acc_blocks_1_ce1),
    .q1(acc_blocks_1_q1)
);

ViT_act_compute_attn_matmul_v_7_acc_blocks_0_RAM_AUTO_1R1W #(
    .DataWidth( 256 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
acc_blocks_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(acc_blocks_2_addr_reg_4098),
    .ce0(acc_blocks_2_ce0),
    .we0(acc_blocks_2_we0),
    .d0(acc_block_5_fu_3103_p3),
    .address1(acc_blocks_2_address1),
    .ce1(acc_blocks_2_ce1),
    .q1(acc_blocks_2_q1)
);

ViT_act_compute_attn_matmul_v_7_acc_blocks_0_RAM_AUTO_1R1W #(
    .DataWidth( 256 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
acc_blocks_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(acc_blocks_3_addr_reg_4104),
    .ce0(acc_blocks_3_ce0),
    .we0(acc_blocks_3_we0),
    .d0(acc_block_7_fu_3491_p3),
    .address1(acc_blocks_3_address1),
    .ce1(acc_blocks_3_ce1),
    .q1(acc_blocks_3_q1)
);

ViT_act_exp_32_10_s grp_exp_32_10_s_fu_385(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_exp_32_10_s_fu_385_ap_start),
    .ap_done(grp_exp_32_10_s_fu_385_ap_done),
    .ap_idle(grp_exp_32_10_s_fu_385_ap_idle),
    .ap_ready(grp_exp_32_10_s_fu_385_ap_ready),
    .ap_ce(grp_exp_32_10_s_fu_385_ap_ce),
    .x(grp_exp_32_10_s_fu_385_x),
    .ap_return(grp_exp_32_10_s_fu_385_ap_return)
);

ViT_act_exp_32_10_s grp_exp_32_10_s_fu_402(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_exp_32_10_s_fu_402_ap_start),
    .ap_done(grp_exp_32_10_s_fu_402_ap_done),
    .ap_idle(grp_exp_32_10_s_fu_402_ap_idle),
    .ap_ready(grp_exp_32_10_s_fu_402_ap_ready),
    .ap_ce(grp_exp_32_10_s_fu_402_ap_ce),
    .x(grp_exp_32_10_s_fu_402_x),
    .ap_return(grp_exp_32_10_s_fu_402_ap_return)
);

ViT_act_exp_32_10_s grp_exp_32_10_s_fu_419(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_exp_32_10_s_fu_419_ap_start),
    .ap_done(grp_exp_32_10_s_fu_419_ap_done),
    .ap_idle(grp_exp_32_10_s_fu_419_ap_idle),
    .ap_ready(grp_exp_32_10_s_fu_419_ap_ready),
    .ap_ce(grp_exp_32_10_s_fu_419_ap_ce),
    .x(grp_exp_32_10_s_fu_419_x),
    .ap_return(grp_exp_32_10_s_fu_419_ap_return)
);

ViT_act_exp_32_10_s grp_exp_32_10_s_fu_436(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_exp_32_10_s_fu_436_ap_start),
    .ap_done(grp_exp_32_10_s_fu_436_ap_done),
    .ap_idle(grp_exp_32_10_s_fu_436_ap_idle),
    .ap_ready(grp_exp_32_10_s_fu_436_ap_ready),
    .ap_ce(grp_exp_32_10_s_fu_436_ap_ce),
    .x(grp_exp_32_10_s_fu_436_x),
    .ap_return(grp_exp_32_10_s_fu_436_ap_return)
);

ViT_act_exp_32_10_s grp_exp_32_10_s_fu_453(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_exp_32_10_s_fu_453_ap_start),
    .ap_done(grp_exp_32_10_s_fu_453_ap_done),
    .ap_idle(grp_exp_32_10_s_fu_453_ap_idle),
    .ap_ready(grp_exp_32_10_s_fu_453_ap_ready),
    .ap_ce(grp_exp_32_10_s_fu_453_ap_ce),
    .x(grp_exp_32_10_s_fu_453_x),
    .ap_return(grp_exp_32_10_s_fu_453_ap_return)
);

ViT_act_exp_32_10_s grp_exp_32_10_s_fu_470(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_exp_32_10_s_fu_470_ap_start),
    .ap_done(grp_exp_32_10_s_fu_470_ap_done),
    .ap_idle(grp_exp_32_10_s_fu_470_ap_idle),
    .ap_ready(grp_exp_32_10_s_fu_470_ap_ready),
    .ap_ce(grp_exp_32_10_s_fu_470_ap_ce),
    .x(grp_exp_32_10_s_fu_470_x),
    .ap_return(grp_exp_32_10_s_fu_470_ap_return)
);

ViT_act_exp_32_10_s grp_exp_32_10_s_fu_487(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_exp_32_10_s_fu_487_ap_start),
    .ap_done(grp_exp_32_10_s_fu_487_ap_done),
    .ap_idle(grp_exp_32_10_s_fu_487_ap_idle),
    .ap_ready(grp_exp_32_10_s_fu_487_ap_ready),
    .ap_ce(grp_exp_32_10_s_fu_487_ap_ce),
    .x(grp_exp_32_10_s_fu_487_x),
    .ap_return(grp_exp_32_10_s_fu_487_ap_return)
);

ViT_act_exp_32_10_s grp_exp_32_10_s_fu_504(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_exp_32_10_s_fu_504_ap_start),
    .ap_done(grp_exp_32_10_s_fu_504_ap_done),
    .ap_idle(grp_exp_32_10_s_fu_504_ap_idle),
    .ap_ready(grp_exp_32_10_s_fu_504_ap_ready),
    .ap_ce(grp_exp_32_10_s_fu_504_ap_ce),
    .x(grp_exp_32_10_s_fu_504_x),
    .ap_return(grp_exp_32_10_s_fu_504_ap_return)
);

ViT_act_exp_32_10_s grp_exp_32_10_s_fu_521(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_exp_32_10_s_fu_521_ap_start),
    .ap_done(grp_exp_32_10_s_fu_521_ap_done),
    .ap_idle(grp_exp_32_10_s_fu_521_ap_idle),
    .ap_ready(grp_exp_32_10_s_fu_521_ap_ready),
    .ap_ce(grp_exp_32_10_s_fu_521_ap_ce),
    .x(grp_exp_32_10_s_fu_521_x),
    .ap_return(grp_exp_32_10_s_fu_521_ap_return)
);

ViT_act_exp_32_10_s grp_exp_32_10_s_fu_538(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_exp_32_10_s_fu_538_ap_start),
    .ap_done(grp_exp_32_10_s_fu_538_ap_done),
    .ap_idle(grp_exp_32_10_s_fu_538_ap_idle),
    .ap_ready(grp_exp_32_10_s_fu_538_ap_ready),
    .ap_ce(grp_exp_32_10_s_fu_538_ap_ce),
    .x(grp_exp_32_10_s_fu_538_x),
    .ap_return(grp_exp_32_10_s_fu_538_ap_return)
);

ViT_act_exp_32_10_s grp_exp_32_10_s_fu_555(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_exp_32_10_s_fu_555_ap_start),
    .ap_done(grp_exp_32_10_s_fu_555_ap_done),
    .ap_idle(grp_exp_32_10_s_fu_555_ap_idle),
    .ap_ready(grp_exp_32_10_s_fu_555_ap_ready),
    .ap_ce(grp_exp_32_10_s_fu_555_ap_ce),
    .x(grp_exp_32_10_s_fu_555_x),
    .ap_return(grp_exp_32_10_s_fu_555_ap_return)
);

ViT_act_exp_32_10_s grp_exp_32_10_s_fu_572(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_exp_32_10_s_fu_572_ap_start),
    .ap_done(grp_exp_32_10_s_fu_572_ap_done),
    .ap_idle(grp_exp_32_10_s_fu_572_ap_idle),
    .ap_ready(grp_exp_32_10_s_fu_572_ap_ready),
    .ap_ce(grp_exp_32_10_s_fu_572_ap_ce),
    .x(grp_exp_32_10_s_fu_572_x),
    .ap_return(grp_exp_32_10_s_fu_572_ap_return)
);

ViT_act_mul_31ns_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_31ns_32s_54_1_1_U981(
    .din0(r_V_641_fu_1560_p0),
    .din1(softmax_sum_recip_V_reg_3911_pp0_iter7_reg),
    .dout(r_V_641_fu_1560_p2)
);

ViT_act_mul_31ns_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_31ns_32s_54_1_1_U982(
    .din0(r_V_643_fu_1582_p0),
    .din1(softmax_sum_recip_V_1_reg_3916_pp0_iter7_reg),
    .dout(r_V_643_fu_1582_p2)
);

ViT_act_mul_31ns_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_31ns_32s_54_1_1_U983(
    .din0(r_V_645_fu_1604_p0),
    .din1(softmax_sum_recip_V_2_reg_3921_pp0_iter7_reg),
    .dout(r_V_645_fu_1604_p2)
);

ViT_act_mul_31ns_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_31ns_32s_54_1_1_U984(
    .din0(r_V_647_fu_1626_p0),
    .din1(softmax_sum_recip_V_3_reg_3926_pp0_iter7_reg),
    .dout(r_V_647_fu_1626_p2)
);

ViT_act_mul_31ns_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_31ns_32s_54_1_1_U985(
    .din0(r_V_649_fu_1648_p0),
    .din1(softmax_sum_recip_V_4_reg_3931_pp0_iter7_reg),
    .dout(r_V_649_fu_1648_p2)
);

ViT_act_mul_31ns_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_31ns_32s_54_1_1_U986(
    .din0(r_V_651_fu_1670_p0),
    .din1(softmax_sum_recip_V_5_reg_3936_pp0_iter7_reg),
    .dout(r_V_651_fu_1670_p2)
);

ViT_act_mul_31ns_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_31ns_32s_54_1_1_U987(
    .din0(r_V_653_fu_1692_p0),
    .din1(softmax_sum_recip_V_6_reg_3941_pp0_iter7_reg),
    .dout(r_V_653_fu_1692_p2)
);

ViT_act_mul_31ns_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_31ns_32s_54_1_1_U988(
    .din0(r_V_655_fu_1714_p0),
    .din1(softmax_sum_recip_V_7_reg_3946_pp0_iter7_reg),
    .dout(r_V_655_fu_1714_p2)
);

ViT_act_mul_31ns_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_31ns_32s_54_1_1_U989(
    .din0(r_V_657_fu_1736_p0),
    .din1(softmax_sum_recip_V_8_reg_3951_pp0_iter7_reg),
    .dout(r_V_657_fu_1736_p2)
);

ViT_act_mul_31ns_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_31ns_32s_54_1_1_U990(
    .din0(r_V_659_fu_1758_p0),
    .din1(softmax_sum_recip_V_9_reg_3956_pp0_iter7_reg),
    .dout(r_V_659_fu_1758_p2)
);

ViT_act_mul_31ns_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_31ns_32s_54_1_1_U991(
    .din0(r_V_661_fu_1780_p0),
    .din1(softmax_sum_recip_V_10_reg_3961_pp0_iter7_reg),
    .dout(r_V_661_fu_1780_p2)
);

ViT_act_mul_31ns_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_31ns_32s_54_1_1_U992(
    .din0(r_V_663_fu_1802_p0),
    .din1(softmax_sum_recip_V_11_reg_3966_pp0_iter7_reg),
    .dout(r_V_663_fu_1802_p2)
);

ViT_act_mux_32_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_32_32_1_1_U993(
    .din0(attn_V_fu_232),
    .din1(attn_V_1_fu_236),
    .din2(attn_V_2_fu_240),
    .din3(tmp_205_fu_2000_p4),
    .dout(tmp_205_fu_2000_p5)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U994(
    .din0(r_V_665_fu_2016_p0),
    .din1(r_V_665_fu_2016_p1),
    .dout(r_V_665_fu_2016_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U995(
    .din0(r_V_666_fu_2035_p0),
    .din1(r_V_666_fu_2035_p1),
    .dout(r_V_666_fu_2035_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U996(
    .din0(r_V_667_fu_2054_p0),
    .din1(r_V_667_fu_2054_p1),
    .dout(r_V_667_fu_2054_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U997(
    .din0(r_V_668_fu_2073_p0),
    .din1(r_V_668_fu_2073_p1),
    .dout(r_V_668_fu_2073_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U998(
    .din0(r_V_669_fu_2092_p0),
    .din1(r_V_669_fu_2092_p1),
    .dout(r_V_669_fu_2092_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U999(
    .din0(r_V_670_fu_2111_p0),
    .din1(r_V_670_fu_2111_p1),
    .dout(r_V_670_fu_2111_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U1000(
    .din0(r_V_671_fu_2130_p0),
    .din1(r_V_671_fu_2130_p1),
    .dout(r_V_671_fu_2130_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U1001(
    .din0(r_V_672_fu_2149_p0),
    .din1(r_V_672_fu_2149_p1),
    .dout(r_V_672_fu_2149_p2)
);

ViT_act_mux_32_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_32_32_1_1_U1002(
    .din0(attn_V_3_fu_244),
    .din1(attn_V_4_fu_248),
    .din2(attn_V_5_fu_252),
    .din3(tmp_s_fu_2409_p4),
    .dout(tmp_s_fu_2409_p5)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U1003(
    .din0(r_V_673_fu_2425_p0),
    .din1(r_V_673_fu_2425_p1),
    .dout(r_V_673_fu_2425_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U1004(
    .din0(r_V_674_fu_2441_p0),
    .din1(r_V_674_fu_2441_p1),
    .dout(r_V_674_fu_2441_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U1005(
    .din0(r_V_675_fu_2457_p0),
    .din1(r_V_675_fu_2457_p1),
    .dout(r_V_675_fu_2457_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U1006(
    .din0(r_V_676_fu_2473_p0),
    .din1(r_V_676_fu_2473_p1),
    .dout(r_V_676_fu_2473_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U1007(
    .din0(r_V_677_fu_2489_p0),
    .din1(r_V_677_fu_2489_p1),
    .dout(r_V_677_fu_2489_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U1008(
    .din0(r_V_678_fu_2505_p0),
    .din1(r_V_678_fu_2505_p1),
    .dout(r_V_678_fu_2505_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U1009(
    .din0(r_V_679_fu_2521_p0),
    .din1(r_V_679_fu_2521_p1),
    .dout(r_V_679_fu_2521_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U1010(
    .din0(r_V_680_fu_2537_p0),
    .din1(r_V_680_fu_2537_p1),
    .dout(r_V_680_fu_2537_p2)
);

ViT_act_mux_32_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_32_32_1_1_U1011(
    .din0(attn_V_6_fu_256),
    .din1(attn_V_7_fu_260),
    .din2(attn_V_8_fu_264),
    .din3(tmp_206_fu_2797_p4),
    .dout(tmp_206_fu_2797_p5)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U1012(
    .din0(r_V_681_fu_2813_p0),
    .din1(r_V_681_fu_2813_p1),
    .dout(r_V_681_fu_2813_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U1013(
    .din0(r_V_682_fu_2829_p0),
    .din1(r_V_682_fu_2829_p1),
    .dout(r_V_682_fu_2829_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U1014(
    .din0(r_V_683_fu_2845_p0),
    .din1(r_V_683_fu_2845_p1),
    .dout(r_V_683_fu_2845_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U1015(
    .din0(r_V_684_fu_2861_p0),
    .din1(r_V_684_fu_2861_p1),
    .dout(r_V_684_fu_2861_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U1016(
    .din0(r_V_685_fu_2877_p0),
    .din1(r_V_685_fu_2877_p1),
    .dout(r_V_685_fu_2877_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U1017(
    .din0(r_V_686_fu_2893_p0),
    .din1(r_V_686_fu_2893_p1),
    .dout(r_V_686_fu_2893_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U1018(
    .din0(r_V_687_fu_2909_p0),
    .din1(r_V_687_fu_2909_p1),
    .dout(r_V_687_fu_2909_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U1019(
    .din0(r_V_688_fu_2925_p0),
    .din1(r_V_688_fu_2925_p1),
    .dout(r_V_688_fu_2925_p2)
);

ViT_act_mux_32_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_32_32_1_1_U1020(
    .din0(attn_V_9_fu_268),
    .din1(attn_V_10_fu_272),
    .din2(attn_V_11_fu_276),
    .din3(tmp_207_fu_3185_p4),
    .dout(tmp_207_fu_3185_p5)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U1021(
    .din0(r_V_689_fu_3201_p0),
    .din1(r_V_689_fu_3201_p1),
    .dout(r_V_689_fu_3201_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U1022(
    .din0(r_V_690_fu_3217_p0),
    .din1(r_V_690_fu_3217_p1),
    .dout(r_V_690_fu_3217_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U1023(
    .din0(r_V_691_fu_3233_p0),
    .din1(r_V_691_fu_3233_p1),
    .dout(r_V_691_fu_3233_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U1024(
    .din0(r_V_692_fu_3249_p0),
    .din1(r_V_692_fu_3249_p1),
    .dout(r_V_692_fu_3249_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U1025(
    .din0(r_V_693_fu_3265_p0),
    .din1(r_V_693_fu_3265_p1),
    .dout(r_V_693_fu_3265_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U1026(
    .din0(r_V_694_fu_3281_p0),
    .din1(r_V_694_fu_3281_p1),
    .dout(r_V_694_fu_3281_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U1027(
    .din0(r_V_695_fu_3297_p0),
    .din1(r_V_695_fu_3297_p1),
    .dout(r_V_695_fu_3297_p2)
);

ViT_act_mul_32s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_32s_32s_54_1_1_U1028(
    .din0(r_V_696_fu_3313_p0),
    .din1(r_V_696_fu_3313_p1),
    .dout(r_V_696_fu_3313_p2)
);

ViT_act_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U1029(
    .din0(tmp_208_fu_3573_p1),
    .din1(tmp_208_fu_3573_p2),
    .din2(tmp_208_fu_3573_p3),
    .din3(tmp_208_fu_3573_p4),
    .din4(select_ln434_8_reg_3895_pp0_iter8_reg),
    .dout(tmp_208_fu_3573_p6)
);

ViT_act_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U1030(
    .din0(tmp_209_fu_3586_p1),
    .din1(tmp_209_fu_3586_p2),
    .din2(tmp_209_fu_3586_p3),
    .din3(tmp_209_fu_3586_p4),
    .din4(select_ln434_8_reg_3895_pp0_iter8_reg),
    .dout(tmp_209_fu_3586_p6)
);

ViT_act_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U1031(
    .din0(tmp_210_fu_3599_p1),
    .din1(tmp_210_fu_3599_p2),
    .din2(tmp_210_fu_3599_p3),
    .din3(tmp_210_fu_3599_p4),
    .din4(select_ln434_8_reg_3895_pp0_iter8_reg),
    .dout(tmp_210_fu_3599_p6)
);

ViT_act_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U1032(
    .din0(tmp_211_fu_3612_p1),
    .din1(tmp_211_fu_3612_p2),
    .din2(tmp_211_fu_3612_p3),
    .din3(tmp_211_fu_3612_p4),
    .din4(select_ln434_8_reg_3895_pp0_iter8_reg),
    .dout(tmp_211_fu_3612_p6)
);

ViT_act_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U1033(
    .din0(tmp_212_fu_3625_p1),
    .din1(tmp_212_fu_3625_p2),
    .din2(tmp_212_fu_3625_p3),
    .din3(tmp_212_fu_3625_p4),
    .din4(select_ln434_8_reg_3895_pp0_iter8_reg),
    .dout(tmp_212_fu_3625_p6)
);

ViT_act_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U1034(
    .din0(tmp_213_fu_3638_p1),
    .din1(tmp_213_fu_3638_p2),
    .din2(tmp_213_fu_3638_p3),
    .din3(tmp_213_fu_3638_p4),
    .din4(select_ln434_8_reg_3895_pp0_iter8_reg),
    .dout(tmp_213_fu_3638_p6)
);

ViT_act_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U1035(
    .din0(tmp_214_fu_3651_p1),
    .din1(tmp_214_fu_3651_p2),
    .din2(tmp_214_fu_3651_p3),
    .din3(tmp_214_fu_3651_p4),
    .din4(select_ln434_8_reg_3895_pp0_iter8_reg),
    .dout(tmp_214_fu_3651_p6)
);

ViT_act_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U1036(
    .din0(tmp_215_fu_3664_p1),
    .din1(tmp_215_fu_3664_p2),
    .din2(tmp_215_fu_3664_p3),
    .din3(tmp_215_fu_3664_p4),
    .din4(select_ln434_8_reg_3895_pp0_iter8_reg),
    .dout(tmp_215_fu_3664_p6)
);

ViT_act_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter9_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_exp_32_10_s_fu_385_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln442_reg_3907 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_exp_32_10_s_fu_385_ap_start_reg <= 1'b1;
        end else if ((grp_exp_32_10_s_fu_385_ap_ready == 1'b1)) begin
            grp_exp_32_10_s_fu_385_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_exp_32_10_s_fu_402_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln442_reg_3907 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_exp_32_10_s_fu_402_ap_start_reg <= 1'b1;
        end else if ((grp_exp_32_10_s_fu_402_ap_ready == 1'b1)) begin
            grp_exp_32_10_s_fu_402_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_exp_32_10_s_fu_419_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln442_reg_3907 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_exp_32_10_s_fu_419_ap_start_reg <= 1'b1;
        end else if ((grp_exp_32_10_s_fu_419_ap_ready == 1'b1)) begin
            grp_exp_32_10_s_fu_419_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_exp_32_10_s_fu_436_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln442_reg_3907 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_exp_32_10_s_fu_436_ap_start_reg <= 1'b1;
        end else if ((grp_exp_32_10_s_fu_436_ap_ready == 1'b1)) begin
            grp_exp_32_10_s_fu_436_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_exp_32_10_s_fu_453_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln442_reg_3907 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_exp_32_10_s_fu_453_ap_start_reg <= 1'b1;
        end else if ((grp_exp_32_10_s_fu_453_ap_ready == 1'b1)) begin
            grp_exp_32_10_s_fu_453_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_exp_32_10_s_fu_470_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln442_reg_3907 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_exp_32_10_s_fu_470_ap_start_reg <= 1'b1;
        end else if ((grp_exp_32_10_s_fu_470_ap_ready == 1'b1)) begin
            grp_exp_32_10_s_fu_470_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_exp_32_10_s_fu_487_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln442_reg_3907 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_exp_32_10_s_fu_487_ap_start_reg <= 1'b1;
        end else if ((grp_exp_32_10_s_fu_487_ap_ready == 1'b1)) begin
            grp_exp_32_10_s_fu_487_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_exp_32_10_s_fu_504_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln442_reg_3907 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_exp_32_10_s_fu_504_ap_start_reg <= 1'b1;
        end else if ((grp_exp_32_10_s_fu_504_ap_ready == 1'b1)) begin
            grp_exp_32_10_s_fu_504_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_exp_32_10_s_fu_521_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln442_reg_3907 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_exp_32_10_s_fu_521_ap_start_reg <= 1'b1;
        end else if ((grp_exp_32_10_s_fu_521_ap_ready == 1'b1)) begin
            grp_exp_32_10_s_fu_521_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_exp_32_10_s_fu_538_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln442_reg_3907 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_exp_32_10_s_fu_538_ap_start_reg <= 1'b1;
        end else if ((grp_exp_32_10_s_fu_538_ap_ready == 1'b1)) begin
            grp_exp_32_10_s_fu_538_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_exp_32_10_s_fu_555_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln442_reg_3907 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_exp_32_10_s_fu_555_ap_start_reg <= 1'b1;
        end else if ((grp_exp_32_10_s_fu_555_ap_ready == 1'b1)) begin
            grp_exp_32_10_s_fu_555_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_exp_32_10_s_fu_572_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln442_reg_3907 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_exp_32_10_s_fu_572_ap_start_reg <= 1'b1;
        end else if ((grp_exp_32_10_s_fu_572_ap_ready == 1'b1)) begin
            grp_exp_32_10_s_fu_572_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1251)) begin
        if ((icmp_ln432_fu_724_p2 == 1'd0)) begin
            attn_patch_base_fu_208 <= select_ln432_1_fu_765_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            attn_patch_base_fu_208 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1251)) begin
        if ((icmp_ln432_fu_724_p2 == 1'd0)) begin
            attn_patch_block_fu_204 <= select_ln432_6_fu_855_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            attn_patch_block_fu_204 <= 6'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1251)) begin
        if ((icmp_ln432_fu_724_p2 == 1'd0)) begin
            dim_block_fu_192 <= add_ln436_fu_1003_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            dim_block_fu_192 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1251)) begin
        if ((icmp_ln432_fu_724_p2 == 1'd0)) begin
            indvar_flatten69_fu_212 <= add_ln432_1_fu_730_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten69_fu_212 <= 17'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1251)) begin
        if ((icmp_ln432_fu_724_p2 == 1'd0)) begin
            indvar_flatten_fu_200 <= select_ln434_10_fu_1015_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_200 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1251)) begin
        if ((icmp_ln432_fu_724_p2 == 1'd0)) begin
            v_patch_fu_196 <= select_ln434_9_fu_989_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            v_patch_fu_196 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        acc_block_1_reg_4110 <= acc_block_1_fu_2327_p3;
        acc_blocks_0_addr_reg_4086 <= zext_ln436_fu_1547_p1;
        acc_blocks_1_addr_reg_4092 <= zext_ln436_fu_1547_p1;
        acc_blocks_2_addr_reg_4098 <= zext_ln436_fu_1547_p1;
        acc_blocks_3_addr_reg_4104 <= zext_ln436_fu_1547_p1;
        and_ln432_4_reg_3858_pp0_iter2_reg <= and_ln432_4_reg_3858_pp0_iter1_reg;
        and_ln432_4_reg_3858_pp0_iter3_reg <= and_ln432_4_reg_3858_pp0_iter2_reg;
        and_ln432_4_reg_3858_pp0_iter4_reg <= and_ln432_4_reg_3858_pp0_iter3_reg;
        and_ln432_4_reg_3858_pp0_iter5_reg <= and_ln432_4_reg_3858_pp0_iter4_reg;
        and_ln432_4_reg_3858_pp0_iter6_reg <= and_ln432_4_reg_3858_pp0_iter5_reg;
        and_ln432_4_reg_3858_pp0_iter7_reg <= and_ln432_4_reg_3858_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        cmp97_2_reg_3833_pp0_iter2_reg <= cmp97_2_reg_3833_pp0_iter1_reg;
        cmp97_2_reg_3833_pp0_iter3_reg <= cmp97_2_reg_3833_pp0_iter2_reg;
        cmp97_2_reg_3833_pp0_iter4_reg <= cmp97_2_reg_3833_pp0_iter3_reg;
        cmp97_2_reg_3833_pp0_iter5_reg <= cmp97_2_reg_3833_pp0_iter4_reg;
        cmp97_2_reg_3833_pp0_iter6_reg <= cmp97_2_reg_3833_pp0_iter5_reg;
        cmp97_2_reg_3833_pp0_iter7_reg <= cmp97_2_reg_3833_pp0_iter6_reg;
        cmp97_3_reg_3838_pp0_iter2_reg <= cmp97_3_reg_3838_pp0_iter1_reg;
        cmp97_3_reg_3838_pp0_iter3_reg <= cmp97_3_reg_3838_pp0_iter2_reg;
        cmp97_3_reg_3838_pp0_iter4_reg <= cmp97_3_reg_3838_pp0_iter3_reg;
        cmp97_3_reg_3838_pp0_iter5_reg <= cmp97_3_reg_3838_pp0_iter4_reg;
        cmp97_3_reg_3838_pp0_iter6_reg <= cmp97_3_reg_3838_pp0_iter5_reg;
        cmp97_3_reg_3838_pp0_iter7_reg <= cmp97_3_reg_3838_pp0_iter6_reg;
        cmp97_reg_3828_pp0_iter2_reg <= cmp97_reg_3828_pp0_iter1_reg;
        cmp97_reg_3828_pp0_iter3_reg <= cmp97_reg_3828_pp0_iter2_reg;
        cmp97_reg_3828_pp0_iter4_reg <= cmp97_reg_3828_pp0_iter3_reg;
        cmp97_reg_3828_pp0_iter5_reg <= cmp97_reg_3828_pp0_iter4_reg;
        cmp97_reg_3828_pp0_iter6_reg <= cmp97_reg_3828_pp0_iter5_reg;
        cmp97_reg_3828_pp0_iter7_reg <= cmp97_reg_3828_pp0_iter6_reg;
        icmp_ln434_reg_3847_pp0_iter2_reg <= icmp_ln434_reg_3847_pp0_iter1_reg;
        icmp_ln434_reg_3847_pp0_iter3_reg <= icmp_ln434_reg_3847_pp0_iter2_reg;
        icmp_ln434_reg_3847_pp0_iter4_reg <= icmp_ln434_reg_3847_pp0_iter3_reg;
        icmp_ln434_reg_3847_pp0_iter5_reg <= icmp_ln434_reg_3847_pp0_iter4_reg;
        icmp_ln434_reg_3847_pp0_iter6_reg <= icmp_ln434_reg_3847_pp0_iter5_reg;
        icmp_ln434_reg_3847_pp0_iter7_reg <= icmp_ln434_reg_3847_pp0_iter6_reg;
        icmp_ln442_reg_3907_pp0_iter2_reg <= icmp_ln442_reg_3907_pp0_iter1_reg;
        icmp_ln442_reg_3907_pp0_iter3_reg <= icmp_ln442_reg_3907_pp0_iter2_reg;
        icmp_ln442_reg_3907_pp0_iter4_reg <= icmp_ln442_reg_3907_pp0_iter3_reg;
        icmp_ln442_reg_3907_pp0_iter5_reg <= icmp_ln442_reg_3907_pp0_iter4_reg;
        icmp_ln442_reg_3907_pp0_iter6_reg <= icmp_ln442_reg_3907_pp0_iter5_reg;
        icmp_ln442_reg_3907_pp0_iter7_reg <= icmp_ln442_reg_3907_pp0_iter6_reg;
        indvars_iv_next1136_reg_3865_pp0_iter2_reg <= indvars_iv_next1136_reg_3865_pp0_iter1_reg;
        indvars_iv_next1136_reg_3865_pp0_iter3_reg <= indvars_iv_next1136_reg_3865_pp0_iter2_reg;
        indvars_iv_next1136_reg_3865_pp0_iter4_reg <= indvars_iv_next1136_reg_3865_pp0_iter3_reg;
        indvars_iv_next1136_reg_3865_pp0_iter5_reg <= indvars_iv_next1136_reg_3865_pp0_iter4_reg;
        indvars_iv_next1136_reg_3865_pp0_iter6_reg <= indvars_iv_next1136_reg_3865_pp0_iter5_reg;
        indvars_iv_next1136_reg_3865_pp0_iter7_reg <= indvars_iv_next1136_reg_3865_pp0_iter6_reg;
        r_V_1_reg_4066 <= {{v_stream_dout[95:64]}};
        r_V_2_reg_4071 <= {{v_stream_dout[127:96]}};
        r_V_3_reg_4076 <= {{v_stream_dout[159:128]}};
        r_V_4_reg_4081 <= {{v_stream_dout[191:160]}};
        r_V_5_reg_4051 <= {{v_stream_dout[223:192]}};
        r_V_664_reg_4046 <= r_V_664_fu_1878_p1;
        r_V_6_reg_4056 <= {{v_stream_dout[255:224]}};
        r_V_7_reg_4061 <= {{v_stream_dout[63:32]}};
        select_ln434_1_reg_3878_pp0_iter2_reg <= select_ln434_1_reg_3878_pp0_iter1_reg;
        select_ln434_1_reg_3878_pp0_iter3_reg <= select_ln434_1_reg_3878_pp0_iter2_reg;
        select_ln434_1_reg_3878_pp0_iter4_reg <= select_ln434_1_reg_3878_pp0_iter3_reg;
        select_ln434_1_reg_3878_pp0_iter5_reg <= select_ln434_1_reg_3878_pp0_iter4_reg;
        select_ln434_1_reg_3878_pp0_iter6_reg <= select_ln434_1_reg_3878_pp0_iter5_reg;
        select_ln434_1_reg_3878_pp0_iter7_reg <= select_ln434_1_reg_3878_pp0_iter6_reg;
        select_ln434_1_reg_3878_pp0_iter8_reg <= select_ln434_1_reg_3878_pp0_iter7_reg;
        select_ln434_1_reg_3878_pp0_iter9_reg <= select_ln434_1_reg_3878_pp0_iter8_reg;
        select_ln434_3_reg_4031 <= select_ln434_3_fu_1516_p3;
        select_ln434_4_reg_3886_pp0_iter2_reg <= select_ln434_4_reg_3886_pp0_iter1_reg;
        select_ln434_4_reg_3886_pp0_iter3_reg <= select_ln434_4_reg_3886_pp0_iter2_reg;
        select_ln434_4_reg_3886_pp0_iter4_reg <= select_ln434_4_reg_3886_pp0_iter3_reg;
        select_ln434_4_reg_3886_pp0_iter5_reg <= select_ln434_4_reg_3886_pp0_iter4_reg;
        select_ln434_4_reg_3886_pp0_iter6_reg <= select_ln434_4_reg_3886_pp0_iter5_reg;
        select_ln434_4_reg_3886_pp0_iter7_reg <= select_ln434_4_reg_3886_pp0_iter6_reg;
        select_ln434_4_reg_3886_pp0_iter8_reg <= select_ln434_4_reg_3886_pp0_iter7_reg;
        select_ln434_5_reg_4036 <= select_ln434_5_fu_1528_p3;
        select_ln434_6_reg_4041 <= select_ln434_6_fu_1540_p3;
        select_ln434_7_reg_3891_pp0_iter2_reg <= select_ln434_7_reg_3891_pp0_iter1_reg;
        select_ln434_7_reg_3891_pp0_iter3_reg <= select_ln434_7_reg_3891_pp0_iter2_reg;
        select_ln434_7_reg_3891_pp0_iter4_reg <= select_ln434_7_reg_3891_pp0_iter3_reg;
        select_ln434_7_reg_3891_pp0_iter5_reg <= select_ln434_7_reg_3891_pp0_iter4_reg;
        select_ln434_7_reg_3891_pp0_iter6_reg <= select_ln434_7_reg_3891_pp0_iter5_reg;
        select_ln434_7_reg_3891_pp0_iter7_reg <= select_ln434_7_reg_3891_pp0_iter6_reg;
        select_ln434_7_reg_3891_pp0_iter8_reg <= select_ln434_7_reg_3891_pp0_iter7_reg;
        select_ln434_7_reg_3891_pp0_iter9_reg <= select_ln434_7_reg_3891_pp0_iter8_reg;
        select_ln434_8_reg_3895_pp0_iter2_reg <= select_ln434_8_reg_3895_pp0_iter1_reg;
        select_ln434_8_reg_3895_pp0_iter3_reg <= select_ln434_8_reg_3895_pp0_iter2_reg;
        select_ln434_8_reg_3895_pp0_iter4_reg <= select_ln434_8_reg_3895_pp0_iter3_reg;
        select_ln434_8_reg_3895_pp0_iter5_reg <= select_ln434_8_reg_3895_pp0_iter4_reg;
        select_ln434_8_reg_3895_pp0_iter6_reg <= select_ln434_8_reg_3895_pp0_iter5_reg;
        select_ln434_8_reg_3895_pp0_iter7_reg <= select_ln434_8_reg_3895_pp0_iter6_reg;
        select_ln434_8_reg_3895_pp0_iter8_reg <= select_ln434_8_reg_3895_pp0_iter7_reg;
        select_ln434_reg_3872_pp0_iter2_reg <= select_ln434_reg_3872_pp0_iter1_reg;
        select_ln434_reg_3872_pp0_iter3_reg <= select_ln434_reg_3872_pp0_iter2_reg;
        select_ln434_reg_3872_pp0_iter4_reg <= select_ln434_reg_3872_pp0_iter3_reg;
        select_ln434_reg_3872_pp0_iter5_reg <= select_ln434_reg_3872_pp0_iter4_reg;
        select_ln434_reg_3872_pp0_iter6_reg <= select_ln434_reg_3872_pp0_iter5_reg;
        select_ln434_reg_3872_pp0_iter7_reg <= select_ln434_reg_3872_pp0_iter6_reg;
        select_ln434_reg_3872_pp0_iter8_reg <= select_ln434_reg_3872_pp0_iter7_reg;
        softmax_sum_recip_V_10_reg_3961_pp0_iter3_reg <= softmax_sum_recip_V_10_reg_3961;
        softmax_sum_recip_V_10_reg_3961_pp0_iter4_reg <= softmax_sum_recip_V_10_reg_3961_pp0_iter3_reg;
        softmax_sum_recip_V_10_reg_3961_pp0_iter5_reg <= softmax_sum_recip_V_10_reg_3961_pp0_iter4_reg;
        softmax_sum_recip_V_10_reg_3961_pp0_iter6_reg <= softmax_sum_recip_V_10_reg_3961_pp0_iter5_reg;
        softmax_sum_recip_V_10_reg_3961_pp0_iter7_reg <= softmax_sum_recip_V_10_reg_3961_pp0_iter6_reg;
        softmax_sum_recip_V_11_reg_3966_pp0_iter3_reg <= softmax_sum_recip_V_11_reg_3966;
        softmax_sum_recip_V_11_reg_3966_pp0_iter4_reg <= softmax_sum_recip_V_11_reg_3966_pp0_iter3_reg;
        softmax_sum_recip_V_11_reg_3966_pp0_iter5_reg <= softmax_sum_recip_V_11_reg_3966_pp0_iter4_reg;
        softmax_sum_recip_V_11_reg_3966_pp0_iter6_reg <= softmax_sum_recip_V_11_reg_3966_pp0_iter5_reg;
        softmax_sum_recip_V_11_reg_3966_pp0_iter7_reg <= softmax_sum_recip_V_11_reg_3966_pp0_iter6_reg;
        softmax_sum_recip_V_1_reg_3916_pp0_iter3_reg <= softmax_sum_recip_V_1_reg_3916;
        softmax_sum_recip_V_1_reg_3916_pp0_iter4_reg <= softmax_sum_recip_V_1_reg_3916_pp0_iter3_reg;
        softmax_sum_recip_V_1_reg_3916_pp0_iter5_reg <= softmax_sum_recip_V_1_reg_3916_pp0_iter4_reg;
        softmax_sum_recip_V_1_reg_3916_pp0_iter6_reg <= softmax_sum_recip_V_1_reg_3916_pp0_iter5_reg;
        softmax_sum_recip_V_1_reg_3916_pp0_iter7_reg <= softmax_sum_recip_V_1_reg_3916_pp0_iter6_reg;
        softmax_sum_recip_V_2_reg_3921_pp0_iter3_reg <= softmax_sum_recip_V_2_reg_3921;
        softmax_sum_recip_V_2_reg_3921_pp0_iter4_reg <= softmax_sum_recip_V_2_reg_3921_pp0_iter3_reg;
        softmax_sum_recip_V_2_reg_3921_pp0_iter5_reg <= softmax_sum_recip_V_2_reg_3921_pp0_iter4_reg;
        softmax_sum_recip_V_2_reg_3921_pp0_iter6_reg <= softmax_sum_recip_V_2_reg_3921_pp0_iter5_reg;
        softmax_sum_recip_V_2_reg_3921_pp0_iter7_reg <= softmax_sum_recip_V_2_reg_3921_pp0_iter6_reg;
        softmax_sum_recip_V_3_reg_3926_pp0_iter3_reg <= softmax_sum_recip_V_3_reg_3926;
        softmax_sum_recip_V_3_reg_3926_pp0_iter4_reg <= softmax_sum_recip_V_3_reg_3926_pp0_iter3_reg;
        softmax_sum_recip_V_3_reg_3926_pp0_iter5_reg <= softmax_sum_recip_V_3_reg_3926_pp0_iter4_reg;
        softmax_sum_recip_V_3_reg_3926_pp0_iter6_reg <= softmax_sum_recip_V_3_reg_3926_pp0_iter5_reg;
        softmax_sum_recip_V_3_reg_3926_pp0_iter7_reg <= softmax_sum_recip_V_3_reg_3926_pp0_iter6_reg;
        softmax_sum_recip_V_4_reg_3931_pp0_iter3_reg <= softmax_sum_recip_V_4_reg_3931;
        softmax_sum_recip_V_4_reg_3931_pp0_iter4_reg <= softmax_sum_recip_V_4_reg_3931_pp0_iter3_reg;
        softmax_sum_recip_V_4_reg_3931_pp0_iter5_reg <= softmax_sum_recip_V_4_reg_3931_pp0_iter4_reg;
        softmax_sum_recip_V_4_reg_3931_pp0_iter6_reg <= softmax_sum_recip_V_4_reg_3931_pp0_iter5_reg;
        softmax_sum_recip_V_4_reg_3931_pp0_iter7_reg <= softmax_sum_recip_V_4_reg_3931_pp0_iter6_reg;
        softmax_sum_recip_V_5_reg_3936_pp0_iter3_reg <= softmax_sum_recip_V_5_reg_3936;
        softmax_sum_recip_V_5_reg_3936_pp0_iter4_reg <= softmax_sum_recip_V_5_reg_3936_pp0_iter3_reg;
        softmax_sum_recip_V_5_reg_3936_pp0_iter5_reg <= softmax_sum_recip_V_5_reg_3936_pp0_iter4_reg;
        softmax_sum_recip_V_5_reg_3936_pp0_iter6_reg <= softmax_sum_recip_V_5_reg_3936_pp0_iter5_reg;
        softmax_sum_recip_V_5_reg_3936_pp0_iter7_reg <= softmax_sum_recip_V_5_reg_3936_pp0_iter6_reg;
        softmax_sum_recip_V_6_reg_3941_pp0_iter3_reg <= softmax_sum_recip_V_6_reg_3941;
        softmax_sum_recip_V_6_reg_3941_pp0_iter4_reg <= softmax_sum_recip_V_6_reg_3941_pp0_iter3_reg;
        softmax_sum_recip_V_6_reg_3941_pp0_iter5_reg <= softmax_sum_recip_V_6_reg_3941_pp0_iter4_reg;
        softmax_sum_recip_V_6_reg_3941_pp0_iter6_reg <= softmax_sum_recip_V_6_reg_3941_pp0_iter5_reg;
        softmax_sum_recip_V_6_reg_3941_pp0_iter7_reg <= softmax_sum_recip_V_6_reg_3941_pp0_iter6_reg;
        softmax_sum_recip_V_7_reg_3946_pp0_iter3_reg <= softmax_sum_recip_V_7_reg_3946;
        softmax_sum_recip_V_7_reg_3946_pp0_iter4_reg <= softmax_sum_recip_V_7_reg_3946_pp0_iter3_reg;
        softmax_sum_recip_V_7_reg_3946_pp0_iter5_reg <= softmax_sum_recip_V_7_reg_3946_pp0_iter4_reg;
        softmax_sum_recip_V_7_reg_3946_pp0_iter6_reg <= softmax_sum_recip_V_7_reg_3946_pp0_iter5_reg;
        softmax_sum_recip_V_7_reg_3946_pp0_iter7_reg <= softmax_sum_recip_V_7_reg_3946_pp0_iter6_reg;
        softmax_sum_recip_V_8_reg_3951_pp0_iter3_reg <= softmax_sum_recip_V_8_reg_3951;
        softmax_sum_recip_V_8_reg_3951_pp0_iter4_reg <= softmax_sum_recip_V_8_reg_3951_pp0_iter3_reg;
        softmax_sum_recip_V_8_reg_3951_pp0_iter5_reg <= softmax_sum_recip_V_8_reg_3951_pp0_iter4_reg;
        softmax_sum_recip_V_8_reg_3951_pp0_iter6_reg <= softmax_sum_recip_V_8_reg_3951_pp0_iter5_reg;
        softmax_sum_recip_V_8_reg_3951_pp0_iter7_reg <= softmax_sum_recip_V_8_reg_3951_pp0_iter6_reg;
        softmax_sum_recip_V_9_reg_3956_pp0_iter3_reg <= softmax_sum_recip_V_9_reg_3956;
        softmax_sum_recip_V_9_reg_3956_pp0_iter4_reg <= softmax_sum_recip_V_9_reg_3956_pp0_iter3_reg;
        softmax_sum_recip_V_9_reg_3956_pp0_iter5_reg <= softmax_sum_recip_V_9_reg_3956_pp0_iter4_reg;
        softmax_sum_recip_V_9_reg_3956_pp0_iter6_reg <= softmax_sum_recip_V_9_reg_3956_pp0_iter5_reg;
        softmax_sum_recip_V_9_reg_3956_pp0_iter7_reg <= softmax_sum_recip_V_9_reg_3956_pp0_iter6_reg;
        softmax_sum_recip_V_reg_3911_pp0_iter3_reg <= softmax_sum_recip_V_reg_3911;
        softmax_sum_recip_V_reg_3911_pp0_iter4_reg <= softmax_sum_recip_V_reg_3911_pp0_iter3_reg;
        softmax_sum_recip_V_reg_3911_pp0_iter5_reg <= softmax_sum_recip_V_reg_3911_pp0_iter4_reg;
        softmax_sum_recip_V_reg_3911_pp0_iter6_reg <= softmax_sum_recip_V_reg_3911_pp0_iter5_reg;
        softmax_sum_recip_V_reg_3911_pp0_iter7_reg <= softmax_sum_recip_V_reg_3911_pp0_iter6_reg;
        xor_ln432_reg_3852_pp0_iter2_reg <= xor_ln432_reg_3852_pp0_iter1_reg;
        xor_ln432_reg_3852_pp0_iter3_reg <= xor_ln432_reg_3852_pp0_iter2_reg;
        xor_ln432_reg_3852_pp0_iter4_reg <= xor_ln432_reg_3852_pp0_iter3_reg;
        xor_ln432_reg_3852_pp0_iter5_reg <= xor_ln432_reg_3852_pp0_iter4_reg;
        xor_ln432_reg_3852_pp0_iter6_reg <= xor_ln432_reg_3852_pp0_iter5_reg;
        xor_ln432_reg_3852_pp0_iter7_reg <= xor_ln432_reg_3852_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln432_fu_724_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln432_4_reg_3858 <= and_ln432_4_fu_849_p2;
        icmp_ln434_reg_3847 <= icmp_ln434_fu_751_p2;
        icmp_ln442_reg_3907 <= icmp_ln442_fu_997_p2;
        indvars_iv_next1136_reg_3865 <= indvars_iv_next1136_fu_863_p2;
        select_ln434_1_reg_3878 <= select_ln434_1_fu_899_p3;
        select_ln434_2_reg_3882 <= select_ln434_2_fu_935_p3;
        select_ln434_4_reg_3886 <= select_ln434_4_fu_949_p3;
        select_ln434_7_reg_3891 <= select_ln434_7_fu_969_p3;
        select_ln434_8_reg_3895 <= select_ln434_8_fu_981_p3;
        select_ln434_reg_3872 <= select_ln434_fu_875_p3;
        xor_ln432_reg_3852 <= xor_ln432_fu_791_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln432_4_reg_3858_pp0_iter1_reg <= and_ln432_4_reg_3858;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        cmp97_2_reg_3833 <= cmp97_2_fu_700_p2;
        cmp97_2_reg_3833_pp0_iter1_reg <= cmp97_2_reg_3833;
        cmp97_3_reg_3838 <= cmp97_3_fu_706_p2;
        cmp97_3_reg_3838_pp0_iter1_reg <= cmp97_3_reg_3838;
        cmp97_reg_3828 <= cmp97_fu_688_p2;
        cmp97_reg_3828_pp0_iter1_reg <= cmp97_reg_3828;
        icmp_ln434_reg_3847_pp0_iter1_reg <= icmp_ln434_reg_3847;
        icmp_ln442_reg_3907_pp0_iter1_reg <= icmp_ln442_reg_3907;
        indvars_iv_next1136_reg_3865_pp0_iter1_reg <= indvars_iv_next1136_reg_3865;
        select_ln434_1_reg_3878_pp0_iter1_reg <= select_ln434_1_reg_3878;
        select_ln434_4_reg_3886_pp0_iter1_reg <= select_ln434_4_reg_3886;
        select_ln434_7_reg_3891_pp0_iter1_reg <= select_ln434_7_reg_3891;
        select_ln434_8_reg_3895_pp0_iter1_reg <= select_ln434_8_reg_3895;
        select_ln434_reg_3872_pp0_iter1_reg <= select_ln434_reg_3872;
        xor_ln432_reg_3852_pp0_iter1_reg <= xor_ln432_reg_3852;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln442_reg_3907_pp0_iter7_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        attn_V_10_fu_272 <= {{r_V_661_fu_1780_p2[53:22]}};
        attn_V_11_fu_276 <= {{r_V_663_fu_1802_p2[53:22]}};
        attn_V_1_fu_236 <= {{r_V_643_fu_1582_p2[53:22]}};
        attn_V_2_fu_240 <= {{r_V_645_fu_1604_p2[53:22]}};
        attn_V_3_fu_244 <= {{r_V_647_fu_1626_p2[53:22]}};
        attn_V_4_fu_248 <= {{r_V_649_fu_1648_p2[53:22]}};
        attn_V_5_fu_252 <= {{r_V_651_fu_1670_p2[53:22]}};
        attn_V_6_fu_256 <= {{r_V_653_fu_1692_p2[53:22]}};
        attn_V_7_fu_260 <= {{r_V_655_fu_1714_p2[53:22]}};
        attn_V_8_fu_264 <= {{r_V_657_fu_1736_p2[53:22]}};
        attn_V_9_fu_268 <= {{r_V_659_fu_1758_p2[53:22]}};
        attn_V_fu_232 <= {{r_V_641_fu_1560_p2[53:22]}};
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln434_2_reg_3882 == 1'd0) & (icmp_ln442_reg_3907 == 1'd1) & (select_ln434_8_reg_3895 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        attn_softmax_info_0_2_fu_216 <= attn_softmax_info_stream_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln434_2_reg_3882 == 1'd0) & (icmp_ln442_reg_3907 == 1'd1) & (select_ln434_8_reg_3895 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        attn_softmax_info_1_2_fu_220 <= attn_softmax_info_stream_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln434_2_reg_3882 == 1'd0) & (icmp_ln442_reg_3907 == 1'd1) & (select_ln434_8_reg_3895 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        attn_softmax_info_2_2_fu_224 <= attn_softmax_info_stream_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln434_2_reg_3882 == 1'd0) & (icmp_ln442_reg_3907 == 1'd1) & (select_ln434_8_reg_3895 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        attn_softmax_info_3_2_fu_228 <= attn_softmax_info_stream_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln442_reg_3907_pp0_iter6_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_642_reg_3976 <= grp_exp_32_10_s_fu_402_ap_return;
        r_V_644_reg_3981 <= grp_exp_32_10_s_fu_419_ap_return;
        r_V_646_reg_3986 <= grp_exp_32_10_s_fu_436_ap_return;
        r_V_648_reg_3991 <= grp_exp_32_10_s_fu_453_ap_return;
        r_V_650_reg_3996 <= grp_exp_32_10_s_fu_470_ap_return;
        r_V_652_reg_4001 <= grp_exp_32_10_s_fu_487_ap_return;
        r_V_654_reg_4006 <= grp_exp_32_10_s_fu_504_ap_return;
        r_V_656_reg_4011 <= grp_exp_32_10_s_fu_521_ap_return;
        r_V_658_reg_4016 <= grp_exp_32_10_s_fu_538_ap_return;
        r_V_660_reg_4021 <= grp_exp_32_10_s_fu_555_ap_return;
        r_V_662_reg_4026 <= grp_exp_32_10_s_fu_572_ap_return;
        r_V_reg_3971 <= grp_exp_32_10_s_fu_385_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln442_reg_3907_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        softmax_sum_recip_V_10_reg_3961 <= {{attn_softmax_info_3_2_fu_228[95:64]}};
        softmax_sum_recip_V_11_reg_3966 <= {{attn_softmax_info_3_2_fu_228[159:128]}};
        softmax_sum_recip_V_1_reg_3916 <= {{attn_softmax_info_0_2_fu_216[95:64]}};
        softmax_sum_recip_V_2_reg_3921 <= {{attn_softmax_info_0_2_fu_216[159:128]}};
        softmax_sum_recip_V_3_reg_3926 <= softmax_sum_recip_V_3_fu_1274_p1;
        softmax_sum_recip_V_4_reg_3931 <= {{attn_softmax_info_1_2_fu_220[95:64]}};
        softmax_sum_recip_V_5_reg_3936 <= {{attn_softmax_info_1_2_fu_220[159:128]}};
        softmax_sum_recip_V_6_reg_3941 <= softmax_sum_recip_V_6_fu_1349_p1;
        softmax_sum_recip_V_7_reg_3946 <= {{attn_softmax_info_2_2_fu_224[95:64]}};
        softmax_sum_recip_V_8_reg_3951 <= {{attn_softmax_info_2_2_fu_224[159:128]}};
        softmax_sum_recip_V_9_reg_3956 <= softmax_sum_recip_V_9_fu_1424_p1;
        softmax_sum_recip_V_reg_3911 <= softmax_sum_recip_V_fu_1199_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln434_7_reg_3891_pp0_iter8_reg == 1'd0) & (select_ln434_1_reg_3878_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_208_reg_4115 <= tmp_208_fu_3573_p6;
        tmp_209_reg_4120 <= tmp_209_fu_3586_p6;
        tmp_210_reg_4125 <= tmp_210_fu_3599_p6;
        tmp_211_reg_4130 <= tmp_211_fu_3612_p6;
        tmp_212_reg_4135 <= tmp_212_fu_3625_p6;
        tmp_213_reg_4140 <= tmp_213_fu_3638_p6;
        tmp_214_reg_4145 <= tmp_214_fu_3651_p6;
        tmp_215_reg_4150 <= tmp_215_fu_3664_p6;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_blocks_0_ce0 = 1'b1;
    end else begin
        acc_blocks_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_blocks_0_ce1 = 1'b1;
    end else begin
        acc_blocks_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_blocks_0_we0 = 1'b1;
    end else begin
        acc_blocks_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_blocks_1_ce0 = 1'b1;
    end else begin
        acc_blocks_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_blocks_1_ce1 = 1'b1;
    end else begin
        acc_blocks_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_blocks_1_we0 = 1'b1;
    end else begin
        acc_blocks_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_blocks_2_ce0 = 1'b1;
    end else begin
        acc_blocks_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_blocks_2_ce1 = 1'b1;
    end else begin
        acc_blocks_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_blocks_2_we0 = 1'b1;
    end else begin
        acc_blocks_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_blocks_3_ce0 = 1'b1;
    end else begin
        acc_blocks_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_blocks_3_ce1 = 1'b1;
    end else begin
        acc_blocks_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_blocks_3_we0 = 1'b1;
    end else begin
        acc_blocks_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln432_fu_724_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter9_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_attn_patch_base_2 = 8'd0;
    end else begin
        ap_sig_allocacmp_attn_patch_base_2 = attn_patch_base_fu_208;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_attn_patch_block_1 = 6'd0;
    end else begin
        ap_sig_allocacmp_attn_patch_block_1 = attn_patch_block_fu_204;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_dim_block_load = 5'd0;
    end else begin
        ap_sig_allocacmp_dim_block_load = dim_block_fu_192;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten69_load = 17'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten69_load = indvar_flatten69_fu_212;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten_load = 13'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_200;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_v_patch_1 = 8'd0;
    end else begin
        ap_sig_allocacmp_v_patch_1 = v_patch_fu_196;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (select_ln434_1_reg_3878_pp0_iter9_reg == 1'd1)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op579_write_state11 == 1'b1)))) begin
        attn_matmul_v_stream_blk_n = attn_matmul_v_stream_full_n;
    end else begin
        attn_matmul_v_stream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((select_ln434_1_reg_3878_pp0_iter9_reg == 1'd1)) begin
            attn_matmul_v_stream_din = acc_block_1_reg_4110;
        end else if ((ap_predicate_op579_write_state11 == 1'b1)) begin
            attn_matmul_v_stream_din = or_ln493_s_fu_3677_p9;
        end else begin
            attn_matmul_v_stream_din = 'bx;
        end
    end else begin
        attn_matmul_v_stream_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln434_1_reg_3878_pp0_iter9_reg == 1'd1)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op579_write_state11 == 1'b1)))) begin
        attn_matmul_v_stream_write = 1'b1;
    end else begin
        attn_matmul_v_stream_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op131_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        attn_softmax_info_stream_blk_n = attn_softmax_info_stream_empty_n;
    end else begin
        attn_softmax_info_stream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op131_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        attn_softmax_info_stream_read = 1'b1;
    end else begin
        attn_softmax_info_stream_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp161))) begin
        grp_exp_32_10_s_fu_385_ap_ce = 1'b1;
    end else begin
        grp_exp_32_10_s_fu_385_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp165))) begin
        grp_exp_32_10_s_fu_402_ap_ce = 1'b1;
    end else begin
        grp_exp_32_10_s_fu_402_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp169))) begin
        grp_exp_32_10_s_fu_419_ap_ce = 1'b1;
    end else begin
        grp_exp_32_10_s_fu_419_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp173))) begin
        grp_exp_32_10_s_fu_436_ap_ce = 1'b1;
    end else begin
        grp_exp_32_10_s_fu_436_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp177))) begin
        grp_exp_32_10_s_fu_453_ap_ce = 1'b1;
    end else begin
        grp_exp_32_10_s_fu_453_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp181))) begin
        grp_exp_32_10_s_fu_470_ap_ce = 1'b1;
    end else begin
        grp_exp_32_10_s_fu_470_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp185))) begin
        grp_exp_32_10_s_fu_487_ap_ce = 1'b1;
    end else begin
        grp_exp_32_10_s_fu_487_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp189))) begin
        grp_exp_32_10_s_fu_504_ap_ce = 1'b1;
    end else begin
        grp_exp_32_10_s_fu_504_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp193))) begin
        grp_exp_32_10_s_fu_521_ap_ce = 1'b1;
    end else begin
        grp_exp_32_10_s_fu_521_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp197))) begin
        grp_exp_32_10_s_fu_538_ap_ce = 1'b1;
    end else begin
        grp_exp_32_10_s_fu_538_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp201))) begin
        grp_exp_32_10_s_fu_555_ap_ce = 1'b1;
    end else begin
        grp_exp_32_10_s_fu_555_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp205))) begin
        grp_exp_32_10_s_fu_572_ap_ce = 1'b1;
    end else begin
        grp_exp_32_10_s_fu_572_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln442_reg_3907_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        qxk_out_stream_blk_n = qxk_out_stream_empty_n;
    end else begin
        qxk_out_stream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln442_reg_3907_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        qxk_out_stream_read = 1'b1;
    end else begin
        qxk_out_stream_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        v_stream_blk_n = v_stream_empty_n;
    end else begin
        v_stream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        v_stream_read = 1'b1;
    end else begin
        v_stream_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_block_1_fu_2327_p3 = ((select_ln434_3_reg_4031[0:0] == 1'b1) ? or_ln477_6_fu_2165_p9 : or_ln813_s_fu_2307_p9);

assign acc_block_3_fu_2715_p3 = ((select_ln434_4_reg_3886_pp0_iter8_reg[0:0] == 1'b1) ? or_ln477_s_fu_2553_p9 : or_ln813_1_fu_2695_p9);

assign acc_block_5_fu_3103_p3 = ((select_ln434_5_reg_4036[0:0] == 1'b1) ? or_ln477_1_fu_2941_p9 : or_ln813_2_fu_3083_p9);

assign acc_block_7_fu_3491_p3 = ((select_ln434_6_reg_4041[0:0] == 1'b1) ? or_ln477_2_fu_3329_p9 : or_ln813_3_fu_3471_p9);

assign acc_blocks_0_address1 = zext_ln436_fu_1547_p1;

assign acc_blocks_1_address1 = zext_ln436_fu_1547_p1;

assign acc_blocks_2_address1 = zext_ln436_fu_1547_p1;

assign acc_blocks_3_address1 = zext_ln436_fu_1547_p1;

assign add_ln432_1_fu_730_p2 = (ap_sig_allocacmp_indvar_flatten69_load + 17'd1);

assign add_ln432_fu_739_p2 = (ap_sig_allocacmp_attn_patch_base_2 + 8'd4);

assign add_ln434_fu_1009_p2 = (ap_sig_allocacmp_indvar_flatten_load + 13'd1);

assign add_ln436_fu_1003_p2 = (select_ln434_fu_875_p3 + 5'd1);

assign add_ln813_27_fu_2205_p2 = (trunc_ln813_s_fu_2195_p4 + trunc_ln818_s_fu_2041_p4);

assign add_ln813_28_fu_2221_p2 = (trunc_ln813_7_fu_2211_p4 + trunc_ln818_1_fu_2060_p4);

assign add_ln813_29_fu_2237_p2 = (trunc_ln813_8_fu_2227_p4 + trunc_ln818_2_fu_2079_p4);

assign add_ln813_30_fu_2253_p2 = (trunc_ln813_9_fu_2243_p4 + trunc_ln818_3_fu_2098_p4);

assign add_ln813_31_fu_2269_p2 = (trunc_ln813_1_fu_2259_p4 + trunc_ln818_4_fu_2117_p4);

assign add_ln813_32_fu_2285_p2 = (trunc_ln813_2_fu_2275_p4 + trunc_ln818_5_fu_2136_p4);

assign add_ln813_33_fu_2301_p2 = (trunc_ln813_3_fu_2291_p4 + trunc_ln818_6_fu_2155_p4);

assign add_ln813_34_fu_2577_p2 = (trunc_ln813_12_fu_2573_p1 + trunc_ln818_7_fu_2431_p4);

assign add_ln813_35_fu_2593_p2 = (trunc_ln813_4_fu_2583_p4 + trunc_ln818_8_fu_2447_p4);

assign add_ln813_36_fu_2609_p2 = (trunc_ln813_5_fu_2599_p4 + trunc_ln818_9_fu_2463_p4);

assign add_ln813_37_fu_2625_p2 = (trunc_ln813_6_fu_2615_p4 + trunc_ln818_10_fu_2479_p4);

assign add_ln813_38_fu_2641_p2 = (trunc_ln813_10_fu_2631_p4 + trunc_ln818_11_fu_2495_p4);

assign add_ln813_39_fu_2657_p2 = (trunc_ln813_11_fu_2647_p4 + trunc_ln818_12_fu_2511_p4);

assign add_ln813_40_fu_2673_p2 = (trunc_ln813_13_fu_2663_p4 + trunc_ln818_13_fu_2527_p4);

assign add_ln813_41_fu_2689_p2 = (trunc_ln813_14_fu_2679_p4 + trunc_ln818_14_fu_2543_p4);

assign add_ln813_42_fu_2965_p2 = (trunc_ln813_15_fu_2961_p1 + trunc_ln818_15_fu_2819_p4);

assign add_ln813_43_fu_2981_p2 = (trunc_ln813_16_fu_2971_p4 + trunc_ln818_16_fu_2835_p4);

assign add_ln813_44_fu_2997_p2 = (trunc_ln813_17_fu_2987_p4 + trunc_ln818_17_fu_2851_p4);

assign add_ln813_45_fu_3013_p2 = (trunc_ln813_18_fu_3003_p4 + trunc_ln818_18_fu_2867_p4);

assign add_ln813_46_fu_3029_p2 = (trunc_ln813_19_fu_3019_p4 + trunc_ln818_19_fu_2883_p4);

assign add_ln813_47_fu_3045_p2 = (trunc_ln813_20_fu_3035_p4 + trunc_ln818_20_fu_2899_p4);

assign add_ln813_48_fu_3061_p2 = (trunc_ln813_21_fu_3051_p4 + trunc_ln818_21_fu_2915_p4);

assign add_ln813_49_fu_3077_p2 = (trunc_ln813_22_fu_3067_p4 + trunc_ln818_22_fu_2931_p4);

assign add_ln813_50_fu_3353_p2 = (trunc_ln813_23_fu_3349_p1 + trunc_ln818_23_fu_3207_p4);

assign add_ln813_51_fu_3369_p2 = (trunc_ln813_24_fu_3359_p4 + trunc_ln818_24_fu_3223_p4);

assign add_ln813_52_fu_3385_p2 = (trunc_ln813_25_fu_3375_p4 + trunc_ln818_25_fu_3239_p4);

assign add_ln813_53_fu_3401_p2 = (trunc_ln813_26_fu_3391_p4 + trunc_ln818_26_fu_3255_p4);

assign add_ln813_54_fu_3417_p2 = (trunc_ln813_27_fu_3407_p4 + trunc_ln818_27_fu_3271_p4);

assign add_ln813_55_fu_3433_p2 = (trunc_ln813_28_fu_3423_p4 + trunc_ln818_28_fu_3287_p4);

assign add_ln813_56_fu_3449_p2 = (trunc_ln813_29_fu_3439_p4 + trunc_ln818_29_fu_3303_p4);

assign add_ln813_57_fu_3465_p2 = (trunc_ln813_30_fu_3455_p4 + trunc_ln818_30_fu_3319_p4);

assign add_ln813_fu_2189_p2 = (trunc_ln813_fu_2185_p1 + trunc_ln3_fu_2022_p4);

assign and_ln432_1_fu_817_p2 = (xor_ln432_fu_791_p2 & cmp97_1_fu_694_p2);

assign and_ln432_2_fu_1503_p2 = (xor_ln432_reg_3852_pp0_iter7_reg & cmp97_2_reg_3833_pp0_iter7_reg);

assign and_ln432_3_fu_1507_p2 = (xor_ln432_reg_3852_pp0_iter7_reg & cmp97_3_reg_3838_pp0_iter7_reg);

assign and_ln432_4_fu_849_p2 = (xor_ln432_fu_791_p2 & icmp_ln436_fu_843_p2);

assign and_ln432_fu_797_p2 = (xor_ln432_fu_791_p2 & cmp113_fu_654_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((icmp_ln442_reg_3907_pp0_iter1_reg == 1'd1) & (qxk_out_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op131_read_state2 == 1'b1) & (attn_softmax_info_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (((select_ln434_1_reg_3878_pp0_iter9_reg == 1'd1) & (attn_matmul_v_stream_full_n == 1'b0)) | ((ap_predicate_op579_write_state11 == 1'b1) & (attn_matmul_v_stream_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (v_stream_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((icmp_ln442_reg_3907_pp0_iter1_reg == 1'd1) & (qxk_out_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op131_read_state2 == 1'b1) & (attn_softmax_info_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (((select_ln434_1_reg_3878_pp0_iter9_reg == 1'd1) & (attn_matmul_v_stream_full_n == 1'b0)) | ((ap_predicate_op579_write_state11 == 1'b1) & (attn_matmul_v_stream_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (v_stream_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp161 = ((ap_done_reg == 1'b1) | ((icmp_ln442_reg_3907_pp0_iter1_reg == 1'd1) & (qxk_out_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op131_read_state2 == 1'b1) & (attn_softmax_info_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (((select_ln434_1_reg_3878_pp0_iter9_reg == 1'd1) & (attn_matmul_v_stream_full_n == 1'b0)) | ((ap_predicate_op579_write_state11 == 1'b1) & (attn_matmul_v_stream_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (v_stream_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp165 = ((ap_done_reg == 1'b1) | ((icmp_ln442_reg_3907_pp0_iter1_reg == 1'd1) & (qxk_out_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op131_read_state2 == 1'b1) & (attn_softmax_info_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (((select_ln434_1_reg_3878_pp0_iter9_reg == 1'd1) & (attn_matmul_v_stream_full_n == 1'b0)) | ((ap_predicate_op579_write_state11 == 1'b1) & (attn_matmul_v_stream_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (v_stream_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp169 = ((ap_done_reg == 1'b1) | ((icmp_ln442_reg_3907_pp0_iter1_reg == 1'd1) & (qxk_out_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op131_read_state2 == 1'b1) & (attn_softmax_info_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (((select_ln434_1_reg_3878_pp0_iter9_reg == 1'd1) & (attn_matmul_v_stream_full_n == 1'b0)) | ((ap_predicate_op579_write_state11 == 1'b1) & (attn_matmul_v_stream_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (v_stream_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp173 = ((ap_done_reg == 1'b1) | ((icmp_ln442_reg_3907_pp0_iter1_reg == 1'd1) & (qxk_out_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op131_read_state2 == 1'b1) & (attn_softmax_info_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (((select_ln434_1_reg_3878_pp0_iter9_reg == 1'd1) & (attn_matmul_v_stream_full_n == 1'b0)) | ((ap_predicate_op579_write_state11 == 1'b1) & (attn_matmul_v_stream_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (v_stream_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp177 = ((ap_done_reg == 1'b1) | ((icmp_ln442_reg_3907_pp0_iter1_reg == 1'd1) & (qxk_out_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op131_read_state2 == 1'b1) & (attn_softmax_info_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (((select_ln434_1_reg_3878_pp0_iter9_reg == 1'd1) & (attn_matmul_v_stream_full_n == 1'b0)) | ((ap_predicate_op579_write_state11 == 1'b1) & (attn_matmul_v_stream_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (v_stream_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp181 = ((ap_done_reg == 1'b1) | ((icmp_ln442_reg_3907_pp0_iter1_reg == 1'd1) & (qxk_out_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op131_read_state2 == 1'b1) & (attn_softmax_info_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (((select_ln434_1_reg_3878_pp0_iter9_reg == 1'd1) & (attn_matmul_v_stream_full_n == 1'b0)) | ((ap_predicate_op579_write_state11 == 1'b1) & (attn_matmul_v_stream_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (v_stream_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp185 = ((ap_done_reg == 1'b1) | ((icmp_ln442_reg_3907_pp0_iter1_reg == 1'd1) & (qxk_out_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op131_read_state2 == 1'b1) & (attn_softmax_info_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (((select_ln434_1_reg_3878_pp0_iter9_reg == 1'd1) & (attn_matmul_v_stream_full_n == 1'b0)) | ((ap_predicate_op579_write_state11 == 1'b1) & (attn_matmul_v_stream_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (v_stream_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp189 = ((ap_done_reg == 1'b1) | ((icmp_ln442_reg_3907_pp0_iter1_reg == 1'd1) & (qxk_out_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op131_read_state2 == 1'b1) & (attn_softmax_info_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (((select_ln434_1_reg_3878_pp0_iter9_reg == 1'd1) & (attn_matmul_v_stream_full_n == 1'b0)) | ((ap_predicate_op579_write_state11 == 1'b1) & (attn_matmul_v_stream_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (v_stream_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp193 = ((ap_done_reg == 1'b1) | ((icmp_ln442_reg_3907_pp0_iter1_reg == 1'd1) & (qxk_out_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op131_read_state2 == 1'b1) & (attn_softmax_info_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (((select_ln434_1_reg_3878_pp0_iter9_reg == 1'd1) & (attn_matmul_v_stream_full_n == 1'b0)) | ((ap_predicate_op579_write_state11 == 1'b1) & (attn_matmul_v_stream_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (v_stream_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp197 = ((ap_done_reg == 1'b1) | ((icmp_ln442_reg_3907_pp0_iter1_reg == 1'd1) & (qxk_out_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op131_read_state2 == 1'b1) & (attn_softmax_info_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (((select_ln434_1_reg_3878_pp0_iter9_reg == 1'd1) & (attn_matmul_v_stream_full_n == 1'b0)) | ((ap_predicate_op579_write_state11 == 1'b1) & (attn_matmul_v_stream_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (v_stream_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp201 = ((ap_done_reg == 1'b1) | ((icmp_ln442_reg_3907_pp0_iter1_reg == 1'd1) & (qxk_out_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op131_read_state2 == 1'b1) & (attn_softmax_info_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (((select_ln434_1_reg_3878_pp0_iter9_reg == 1'd1) & (attn_matmul_v_stream_full_n == 1'b0)) | ((ap_predicate_op579_write_state11 == 1'b1) & (attn_matmul_v_stream_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (v_stream_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp205 = ((ap_done_reg == 1'b1) | ((icmp_ln442_reg_3907_pp0_iter1_reg == 1'd1) & (qxk_out_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op131_read_state2 == 1'b1) & (attn_softmax_info_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (((select_ln434_1_reg_3878_pp0_iter9_reg == 1'd1) & (attn_matmul_v_stream_full_n == 1'b0)) | ((ap_predicate_op579_write_state11 == 1'b1) & (attn_matmul_v_stream_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (v_stream_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((icmp_ln442_reg_3907_pp0_iter1_reg == 1'd1) & (qxk_out_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op131_read_state2 == 1'b1) & (attn_softmax_info_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (((select_ln434_1_reg_3878_pp0_iter9_reg == 1'd1) & (attn_matmul_v_stream_full_n == 1'b0)) | ((ap_predicate_op579_write_state11 == 1'b1) & (attn_matmul_v_stream_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (v_stream_empty_n == 1'b0)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call108 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call52 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call76 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call92 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state11_pp0_stage0_iter10 = (((select_ln434_1_reg_3878_pp0_iter9_reg == 1'd1) & (attn_matmul_v_stream_full_n == 1'b0)) | ((ap_predicate_op579_write_state11 == 1'b1) & (attn_matmul_v_stream_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state11_pp0_stage0_iter10_ignore_call100 = (((select_ln434_1_reg_3878_pp0_iter9_reg == 1'd1) & (attn_matmul_v_stream_full_n == 1'b0)) | ((ap_predicate_op579_write_state11 == 1'b1) & (attn_matmul_v_stream_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state11_pp0_stage0_iter10_ignore_call108 = (((select_ln434_1_reg_3878_pp0_iter9_reg == 1'd1) & (attn_matmul_v_stream_full_n == 1'b0)) | ((ap_predicate_op579_write_state11 == 1'b1) & (attn_matmul_v_stream_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state11_pp0_stage0_iter10_ignore_call20 = (((select_ln434_1_reg_3878_pp0_iter9_reg == 1'd1) & (attn_matmul_v_stream_full_n == 1'b0)) | ((ap_predicate_op579_write_state11 == 1'b1) & (attn_matmul_v_stream_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state11_pp0_stage0_iter10_ignore_call28 = (((select_ln434_1_reg_3878_pp0_iter9_reg == 1'd1) & (attn_matmul_v_stream_full_n == 1'b0)) | ((ap_predicate_op579_write_state11 == 1'b1) & (attn_matmul_v_stream_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state11_pp0_stage0_iter10_ignore_call36 = (((select_ln434_1_reg_3878_pp0_iter9_reg == 1'd1) & (attn_matmul_v_stream_full_n == 1'b0)) | ((ap_predicate_op579_write_state11 == 1'b1) & (attn_matmul_v_stream_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state11_pp0_stage0_iter10_ignore_call44 = (((select_ln434_1_reg_3878_pp0_iter9_reg == 1'd1) & (attn_matmul_v_stream_full_n == 1'b0)) | ((ap_predicate_op579_write_state11 == 1'b1) & (attn_matmul_v_stream_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state11_pp0_stage0_iter10_ignore_call52 = (((select_ln434_1_reg_3878_pp0_iter9_reg == 1'd1) & (attn_matmul_v_stream_full_n == 1'b0)) | ((ap_predicate_op579_write_state11 == 1'b1) & (attn_matmul_v_stream_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state11_pp0_stage0_iter10_ignore_call60 = (((select_ln434_1_reg_3878_pp0_iter9_reg == 1'd1) & (attn_matmul_v_stream_full_n == 1'b0)) | ((ap_predicate_op579_write_state11 == 1'b1) & (attn_matmul_v_stream_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state11_pp0_stage0_iter10_ignore_call68 = (((select_ln434_1_reg_3878_pp0_iter9_reg == 1'd1) & (attn_matmul_v_stream_full_n == 1'b0)) | ((ap_predicate_op579_write_state11 == 1'b1) & (attn_matmul_v_stream_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state11_pp0_stage0_iter10_ignore_call76 = (((select_ln434_1_reg_3878_pp0_iter9_reg == 1'd1) & (attn_matmul_v_stream_full_n == 1'b0)) | ((ap_predicate_op579_write_state11 == 1'b1) & (attn_matmul_v_stream_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state11_pp0_stage0_iter10_ignore_call84 = (((select_ln434_1_reg_3878_pp0_iter9_reg == 1'd1) & (attn_matmul_v_stream_full_n == 1'b0)) | ((ap_predicate_op579_write_state11 == 1'b1) & (attn_matmul_v_stream_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state11_pp0_stage0_iter10_ignore_call92 = (((select_ln434_1_reg_3878_pp0_iter9_reg == 1'd1) & (attn_matmul_v_stream_full_n == 1'b0)) | ((ap_predicate_op579_write_state11 == 1'b1) & (attn_matmul_v_stream_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call100 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call108 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call20 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call28 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call36 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call44 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call52 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call60 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call68 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call76 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call84 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call92 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op131_read_state2 == 1'b1) & (attn_softmax_info_stream_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1_ignore_call100 = ((ap_predicate_op131_read_state2 == 1'b1) & (attn_softmax_info_stream_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1_ignore_call108 = ((ap_predicate_op131_read_state2 == 1'b1) & (attn_softmax_info_stream_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1_ignore_call20 = ((ap_predicate_op131_read_state2 == 1'b1) & (attn_softmax_info_stream_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1_ignore_call28 = ((ap_predicate_op131_read_state2 == 1'b1) & (attn_softmax_info_stream_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1_ignore_call36 = ((ap_predicate_op131_read_state2 == 1'b1) & (attn_softmax_info_stream_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1_ignore_call44 = ((ap_predicate_op131_read_state2 == 1'b1) & (attn_softmax_info_stream_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1_ignore_call52 = ((ap_predicate_op131_read_state2 == 1'b1) & (attn_softmax_info_stream_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1_ignore_call60 = ((ap_predicate_op131_read_state2 == 1'b1) & (attn_softmax_info_stream_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1_ignore_call68 = ((ap_predicate_op131_read_state2 == 1'b1) & (attn_softmax_info_stream_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1_ignore_call76 = ((ap_predicate_op131_read_state2 == 1'b1) & (attn_softmax_info_stream_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1_ignore_call84 = ((ap_predicate_op131_read_state2 == 1'b1) & (attn_softmax_info_stream_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1_ignore_call92 = ((ap_predicate_op131_read_state2 == 1'b1) & (attn_softmax_info_stream_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((icmp_ln442_reg_3907_pp0_iter1_reg == 1'd1) & (qxk_out_stream_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2_ignore_call100 = ((icmp_ln442_reg_3907_pp0_iter1_reg == 1'd1) & (qxk_out_stream_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2_ignore_call108 = ((icmp_ln442_reg_3907_pp0_iter1_reg == 1'd1) & (qxk_out_stream_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2_ignore_call20 = ((icmp_ln442_reg_3907_pp0_iter1_reg == 1'd1) & (qxk_out_stream_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2_ignore_call28 = ((icmp_ln442_reg_3907_pp0_iter1_reg == 1'd1) & (qxk_out_stream_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2_ignore_call36 = ((icmp_ln442_reg_3907_pp0_iter1_reg == 1'd1) & (qxk_out_stream_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2_ignore_call44 = ((icmp_ln442_reg_3907_pp0_iter1_reg == 1'd1) & (qxk_out_stream_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2_ignore_call52 = ((icmp_ln442_reg_3907_pp0_iter1_reg == 1'd1) & (qxk_out_stream_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2_ignore_call60 = ((icmp_ln442_reg_3907_pp0_iter1_reg == 1'd1) & (qxk_out_stream_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2_ignore_call68 = ((icmp_ln442_reg_3907_pp0_iter1_reg == 1'd1) & (qxk_out_stream_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2_ignore_call76 = ((icmp_ln442_reg_3907_pp0_iter1_reg == 1'd1) & (qxk_out_stream_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2_ignore_call84 = ((icmp_ln442_reg_3907_pp0_iter1_reg == 1'd1) & (qxk_out_stream_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2_ignore_call92 = ((icmp_ln442_reg_3907_pp0_iter1_reg == 1'd1) & (qxk_out_stream_empty_n == 1'b0));
end

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call108 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call52 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call76 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call92 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call108 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call52 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call76 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call92 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call108 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call52 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call76 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call92 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call108 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call52 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call76 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call92 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call108 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call52 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call76 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call92 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state9_pp0_stage0_iter8 = (v_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state9_pp0_stage0_iter8_ignore_call100 = (v_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state9_pp0_stage0_iter8_ignore_call108 = (v_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state9_pp0_stage0_iter8_ignore_call20 = (v_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state9_pp0_stage0_iter8_ignore_call28 = (v_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state9_pp0_stage0_iter8_ignore_call36 = (v_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state9_pp0_stage0_iter8_ignore_call44 = (v_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state9_pp0_stage0_iter8_ignore_call52 = (v_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state9_pp0_stage0_iter8_ignore_call60 = (v_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state9_pp0_stage0_iter8_ignore_call68 = (v_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state9_pp0_stage0_iter8_ignore_call76 = (v_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state9_pp0_stage0_iter8_ignore_call84 = (v_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state9_pp0_stage0_iter8_ignore_call92 = (v_stream_empty_n == 1'b0);
end

always @ (*) begin
    ap_condition_1251 = ((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

always @ (*) begin
    ap_predicate_op131_read_state2 = ((select_ln434_2_reg_3882 == 1'd0) & (icmp_ln442_reg_3907 == 1'd1));
end

always @ (*) begin
    ap_predicate_op579_write_state11 = ((select_ln434_7_reg_3891_pp0_iter9_reg == 1'd0) & (select_ln434_1_reg_3878_pp0_iter9_reg == 1'd0));
end

assign attn_patch_block_3_fu_745_p2 = (ap_sig_allocacmp_attn_patch_block_1 + 6'd1);

assign brmerge639_fu_718_p2 = (cmp120_not_fu_638_p2 | cmp118_not_fu_712_p2);

assign brmerge639_mid1_fu_963_p2 = (select_ln432_2_fu_783_p3 | cmp118_not_mid1_fu_957_p2);

assign brmerge_fu_682_p2 = (icmp_fu_670_p2 | cmp39_not_fu_676_p2);

assign brmerge_mid1_fu_929_p2 = (icmp115_fu_917_p2 | cmp39_not_mid1_fu_923_p2);

assign cmp113_fu_654_p2 = ((ap_sig_allocacmp_v_patch_1 == 8'd128) ? 1'b1 : 1'b0);

assign cmp113_mid1_fu_893_p2 = ((indvars_iv_next1136_fu_863_p2 == 8'd128) ? 1'b1 : 1'b0);

assign cmp118_not_fu_712_p2 = ((ap_sig_allocacmp_v_patch_1 > 8'd2) ? 1'b1 : 1'b0);

assign cmp118_not_mid1_fu_957_p2 = ((indvars_iv_next1136_fu_863_p2 > 8'd2) ? 1'b1 : 1'b0);

assign cmp120_not_fu_638_p2 = ((ap_sig_allocacmp_attn_patch_block_1 == 6'd0) ? 1'b1 : 1'b0);

assign cmp120_not_mid1_fu_777_p2 = ((attn_patch_block_3_fu_745_p2 == 6'd0) ? 1'b1 : 1'b0);

assign cmp39_not_fu_676_p2 = ((empty_fu_648_p2 > 9'd128) ? 1'b1 : 1'b0);

assign cmp39_not_mid149_fu_803_p2 = ((add_ln432_fu_739_p2 > 8'd128) ? 1'b1 : 1'b0);

assign cmp39_not_mid1_fu_923_p2 = ((p_mid1_fu_887_p2 > 9'd128) ? 1'b1 : 1'b0);

assign cmp97_1_fu_694_p2 = ((ap_sig_allocacmp_v_patch_1 == 8'd1) ? 1'b1 : 1'b0);

assign cmp97_1_mid1_fu_943_p2 = ((select_ln432_fu_757_p3 == 8'd0) ? 1'b1 : 1'b0);

assign cmp97_2_fu_700_p2 = ((ap_sig_allocacmp_v_patch_1 == 8'd2) ? 1'b1 : 1'b0);

assign cmp97_2_mid1_fu_1523_p2 = ((indvars_iv_next1136_reg_3865_pp0_iter7_reg == 8'd2) ? 1'b1 : 1'b0);

assign cmp97_3_fu_706_p2 = ((ap_sig_allocacmp_v_patch_1 == 8'd3) ? 1'b1 : 1'b0);

assign cmp97_3_mid1_fu_1535_p2 = ((indvars_iv_next1136_reg_3865_pp0_iter7_reg == 8'd3) ? 1'b1 : 1'b0);

assign cmp97_fu_688_p2 = ((ap_sig_allocacmp_v_patch_1 == 8'd0) ? 1'b1 : 1'b0);

assign cmp97_mid1_fu_1511_p2 = ((indvars_iv_next1136_reg_3865_pp0_iter7_reg == 8'd0) ? 1'b1 : 1'b0);

assign empty_221_fu_831_p1 = ap_sig_allocacmp_v_patch_1[1:0];

assign empty_222_fu_977_p1 = indvars_iv_next1136_fu_863_p2[1:0];

assign empty_fu_648_p2 = (zext_ln434_fu_644_p1 + zext_ln432_fu_634_p1);

assign grp_exp_32_10_s_fu_385_ap_start = grp_exp_32_10_s_fu_385_ap_start_reg;

assign grp_exp_32_10_s_fu_385_x = (trunc_ln452_fu_1085_p1 - softmax_bias_V_fu_1203_p4);

assign grp_exp_32_10_s_fu_402_ap_start = grp_exp_32_10_s_fu_402_ap_start_reg;

assign grp_exp_32_10_s_fu_402_x = (trunc_ln452_2_fu_1089_p4 - softmax_bias_V_1_fu_1230_p4);

assign grp_exp_32_10_s_fu_419_ap_start = grp_exp_32_10_s_fu_419_ap_start_reg;

assign grp_exp_32_10_s_fu_419_x = (trunc_ln452_3_fu_1099_p4 - softmax_bias_V_2_fu_1257_p4);

assign grp_exp_32_10_s_fu_436_ap_start = grp_exp_32_10_s_fu_436_ap_start_reg;

assign grp_exp_32_10_s_fu_436_x = (trunc_ln452_4_fu_1109_p4 - softmax_bias_V_3_fu_1278_p4);

assign grp_exp_32_10_s_fu_453_ap_start = grp_exp_32_10_s_fu_453_ap_start_reg;

assign grp_exp_32_10_s_fu_453_x = (trunc_ln452_5_fu_1119_p4 - softmax_bias_V_4_fu_1305_p4);

assign grp_exp_32_10_s_fu_470_ap_start = grp_exp_32_10_s_fu_470_ap_start_reg;

assign grp_exp_32_10_s_fu_470_x = (trunc_ln452_6_fu_1129_p4 - softmax_bias_V_5_fu_1332_p4);

assign grp_exp_32_10_s_fu_487_ap_start = grp_exp_32_10_s_fu_487_ap_start_reg;

assign grp_exp_32_10_s_fu_487_x = (trunc_ln452_7_fu_1139_p4 - softmax_bias_V_6_fu_1353_p4);

assign grp_exp_32_10_s_fu_504_ap_start = grp_exp_32_10_s_fu_504_ap_start_reg;

assign grp_exp_32_10_s_fu_504_x = (trunc_ln452_8_fu_1149_p4 - softmax_bias_V_7_fu_1380_p4);

assign grp_exp_32_10_s_fu_521_ap_start = grp_exp_32_10_s_fu_521_ap_start_reg;

assign grp_exp_32_10_s_fu_521_x = (trunc_ln452_9_fu_1159_p4 - softmax_bias_V_8_fu_1407_p4);

assign grp_exp_32_10_s_fu_538_ap_start = grp_exp_32_10_s_fu_538_ap_start_reg;

assign grp_exp_32_10_s_fu_538_x = (trunc_ln452_s_fu_1169_p4 - softmax_bias_V_9_fu_1428_p4);

assign grp_exp_32_10_s_fu_555_ap_start = grp_exp_32_10_s_fu_555_ap_start_reg;

assign grp_exp_32_10_s_fu_555_x = (trunc_ln452_1_fu_1179_p4 - softmax_bias_V_10_fu_1455_p4);

assign grp_exp_32_10_s_fu_572_ap_start = grp_exp_32_10_s_fu_572_ap_start_reg;

assign grp_exp_32_10_s_fu_572_x = (trunc_ln452_10_fu_1189_p4 - softmax_bias_V_11_fu_1482_p4);

assign icmp115_fu_917_p2 = ((tmp_473_fu_907_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_fu_670_p2 = ((tmp_fu_660_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln432_fu_724_p2 = ((ap_sig_allocacmp_indvar_flatten69_load == 17'd102168) ? 1'b1 : 1'b0);

assign icmp_ln434_fu_751_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 13'd3096) ? 1'b1 : 1'b0);

assign icmp_ln436_fu_843_p2 = ((ap_sig_allocacmp_dim_block_load == 5'd24) ? 1'b1 : 1'b0);

assign icmp_ln442_fu_997_p2 = ((select_ln434_fu_875_p3 == 5'd0) ? 1'b1 : 1'b0);

assign indvars_iv_next1136_fu_863_p2 = (select_ln432_fu_757_p3 + 8'd1);

assign or_ln432_fu_1499_p2 = (icmp_ln434_reg_3847_pp0_iter7_reg | cmp97_reg_3828_pp0_iter7_reg);

assign or_ln434_fu_869_p2 = (icmp_ln434_fu_751_p2 | and_ln432_4_fu_849_p2);

assign or_ln477_1_fu_2941_p9 = {{{{{{{{trunc_ln818_22_fu_2931_p4}, {trunc_ln818_21_fu_2915_p4}}, {trunc_ln818_20_fu_2899_p4}}, {trunc_ln818_19_fu_2883_p4}}, {trunc_ln818_18_fu_2867_p4}}, {trunc_ln818_17_fu_2851_p4}}, {trunc_ln818_16_fu_2835_p4}}, {trunc_ln818_15_fu_2819_p4}};

assign or_ln477_2_fu_3329_p9 = {{{{{{{{trunc_ln818_30_fu_3319_p4}, {trunc_ln818_29_fu_3303_p4}}, {trunc_ln818_28_fu_3287_p4}}, {trunc_ln818_27_fu_3271_p4}}, {trunc_ln818_26_fu_3255_p4}}, {trunc_ln818_25_fu_3239_p4}}, {trunc_ln818_24_fu_3223_p4}}, {trunc_ln818_23_fu_3207_p4}};

assign or_ln477_6_fu_2165_p9 = {{{{{{{{trunc_ln818_6_fu_2155_p4}, {trunc_ln818_5_fu_2136_p4}}, {trunc_ln818_4_fu_2117_p4}}, {trunc_ln818_3_fu_2098_p4}}, {trunc_ln818_2_fu_2079_p4}}, {trunc_ln818_1_fu_2060_p4}}, {trunc_ln818_s_fu_2041_p4}}, {trunc_ln3_fu_2022_p4}};

assign or_ln477_s_fu_2553_p9 = {{{{{{{{trunc_ln818_14_fu_2543_p4}, {trunc_ln818_13_fu_2527_p4}}, {trunc_ln818_12_fu_2511_p4}}, {trunc_ln818_11_fu_2495_p4}}, {trunc_ln818_10_fu_2479_p4}}, {trunc_ln818_9_fu_2463_p4}}, {trunc_ln818_8_fu_2447_p4}}, {trunc_ln818_7_fu_2431_p4}};

assign or_ln493_s_fu_3677_p9 = {{{{{{{{tmp_215_reg_4150}, {tmp_214_reg_4145}}, {tmp_213_reg_4140}}, {tmp_212_reg_4135}}, {tmp_211_reg_4130}}, {tmp_210_reg_4125}}, {tmp_209_reg_4120}}, {tmp_208_reg_4115}};

assign or_ln813_1_fu_2695_p9 = {{{{{{{{add_ln813_41_fu_2689_p2}, {add_ln813_40_fu_2673_p2}}, {add_ln813_39_fu_2657_p2}}, {add_ln813_38_fu_2641_p2}}, {add_ln813_37_fu_2625_p2}}, {add_ln813_36_fu_2609_p2}}, {add_ln813_35_fu_2593_p2}}, {add_ln813_34_fu_2577_p2}};

assign or_ln813_2_fu_3083_p9 = {{{{{{{{add_ln813_49_fu_3077_p2}, {add_ln813_48_fu_3061_p2}}, {add_ln813_47_fu_3045_p2}}, {add_ln813_46_fu_3029_p2}}, {add_ln813_45_fu_3013_p2}}, {add_ln813_44_fu_2997_p2}}, {add_ln813_43_fu_2981_p2}}, {add_ln813_42_fu_2965_p2}};

assign or_ln813_3_fu_3471_p9 = {{{{{{{{add_ln813_57_fu_3465_p2}, {add_ln813_56_fu_3449_p2}}, {add_ln813_55_fu_3433_p2}}, {add_ln813_54_fu_3417_p2}}, {add_ln813_53_fu_3401_p2}}, {add_ln813_52_fu_3385_p2}}, {add_ln813_51_fu_3369_p2}}, {add_ln813_50_fu_3353_p2}};

assign or_ln813_s_fu_2307_p9 = {{{{{{{{add_ln813_33_fu_2301_p2}, {add_ln813_32_fu_2285_p2}}, {add_ln813_31_fu_2269_p2}}, {add_ln813_30_fu_2253_p2}}, {add_ln813_29_fu_2237_p2}}, {add_ln813_28_fu_2221_p2}}, {add_ln813_27_fu_2205_p2}}, {add_ln813_fu_2189_p2}};

assign p_mid1_fu_887_p2 = (zext_ln434_1_fu_883_p1 + zext_ln432_1_fu_773_p1);

assign r_V_641_fu_1560_p0 = r_V_641_fu_1560_p00;

assign r_V_641_fu_1560_p00 = r_V_reg_3971;

assign r_V_643_fu_1582_p0 = r_V_643_fu_1582_p00;

assign r_V_643_fu_1582_p00 = r_V_642_reg_3976;

assign r_V_645_fu_1604_p0 = r_V_645_fu_1604_p00;

assign r_V_645_fu_1604_p00 = r_V_644_reg_3981;

assign r_V_647_fu_1626_p0 = r_V_647_fu_1626_p00;

assign r_V_647_fu_1626_p00 = r_V_646_reg_3986;

assign r_V_649_fu_1648_p0 = r_V_649_fu_1648_p00;

assign r_V_649_fu_1648_p00 = r_V_648_reg_3991;

assign r_V_651_fu_1670_p0 = r_V_651_fu_1670_p00;

assign r_V_651_fu_1670_p00 = r_V_650_reg_3996;

assign r_V_653_fu_1692_p0 = r_V_653_fu_1692_p00;

assign r_V_653_fu_1692_p00 = r_V_652_reg_4001;

assign r_V_655_fu_1714_p0 = r_V_655_fu_1714_p00;

assign r_V_655_fu_1714_p00 = r_V_654_reg_4006;

assign r_V_657_fu_1736_p0 = r_V_657_fu_1736_p00;

assign r_V_657_fu_1736_p00 = r_V_656_reg_4011;

assign r_V_659_fu_1758_p0 = r_V_659_fu_1758_p00;

assign r_V_659_fu_1758_p00 = r_V_658_reg_4016;

assign r_V_661_fu_1780_p0 = r_V_661_fu_1780_p00;

assign r_V_661_fu_1780_p00 = r_V_660_reg_4021;

assign r_V_663_fu_1802_p0 = r_V_663_fu_1802_p00;

assign r_V_663_fu_1802_p00 = r_V_662_reg_4026;

assign r_V_664_fu_1878_p1 = v_stream_dout[31:0];

assign r_V_665_fu_2016_p0 = sext_ln1273_424_fu_2012_p1;

assign r_V_665_fu_2016_p1 = sext_ln1270_fu_1988_p1;

assign r_V_666_fu_2035_p0 = sext_ln1273_424_fu_2012_p1;

assign r_V_666_fu_2035_p1 = sext_ln1270_77_fu_2032_p1;

assign r_V_667_fu_2054_p0 = sext_ln1273_424_fu_2012_p1;

assign r_V_667_fu_2054_p1 = sext_ln1270_78_fu_2051_p1;

assign r_V_668_fu_2073_p0 = sext_ln1273_424_fu_2012_p1;

assign r_V_668_fu_2073_p1 = sext_ln1270_79_fu_2070_p1;

assign r_V_669_fu_2092_p0 = sext_ln1273_424_fu_2012_p1;

assign r_V_669_fu_2092_p1 = sext_ln1270_80_fu_2089_p1;

assign r_V_670_fu_2111_p0 = sext_ln1273_424_fu_2012_p1;

assign r_V_670_fu_2111_p1 = sext_ln1270_81_fu_2108_p1;

assign r_V_671_fu_2130_p0 = sext_ln1273_424_fu_2012_p1;

assign r_V_671_fu_2130_p1 = sext_ln1270_82_fu_2127_p1;

assign r_V_672_fu_2149_p0 = sext_ln1273_424_fu_2012_p1;

assign r_V_672_fu_2149_p1 = sext_ln1270_83_fu_2146_p1;

assign r_V_673_fu_2425_p0 = sext_ln1273_425_fu_2421_p1;

assign r_V_673_fu_2425_p1 = sext_ln1270_fu_1988_p1;

assign r_V_674_fu_2441_p0 = sext_ln1273_425_fu_2421_p1;

assign r_V_674_fu_2441_p1 = sext_ln1270_77_fu_2032_p1;

assign r_V_675_fu_2457_p0 = sext_ln1273_425_fu_2421_p1;

assign r_V_675_fu_2457_p1 = sext_ln1270_78_fu_2051_p1;

assign r_V_676_fu_2473_p0 = sext_ln1273_425_fu_2421_p1;

assign r_V_676_fu_2473_p1 = sext_ln1270_79_fu_2070_p1;

assign r_V_677_fu_2489_p0 = sext_ln1273_425_fu_2421_p1;

assign r_V_677_fu_2489_p1 = sext_ln1270_80_fu_2089_p1;

assign r_V_678_fu_2505_p0 = sext_ln1273_425_fu_2421_p1;

assign r_V_678_fu_2505_p1 = sext_ln1270_81_fu_2108_p1;

assign r_V_679_fu_2521_p0 = sext_ln1273_425_fu_2421_p1;

assign r_V_679_fu_2521_p1 = sext_ln1270_82_fu_2127_p1;

assign r_V_680_fu_2537_p0 = sext_ln1273_425_fu_2421_p1;

assign r_V_680_fu_2537_p1 = sext_ln1270_83_fu_2146_p1;

assign r_V_681_fu_2813_p0 = sext_ln1273_426_fu_2809_p1;

assign r_V_681_fu_2813_p1 = sext_ln1270_fu_1988_p1;

assign r_V_682_fu_2829_p0 = sext_ln1273_426_fu_2809_p1;

assign r_V_682_fu_2829_p1 = sext_ln1270_77_fu_2032_p1;

assign r_V_683_fu_2845_p0 = sext_ln1273_426_fu_2809_p1;

assign r_V_683_fu_2845_p1 = sext_ln1270_78_fu_2051_p1;

assign r_V_684_fu_2861_p0 = sext_ln1273_426_fu_2809_p1;

assign r_V_684_fu_2861_p1 = sext_ln1270_79_fu_2070_p1;

assign r_V_685_fu_2877_p0 = sext_ln1273_426_fu_2809_p1;

assign r_V_685_fu_2877_p1 = sext_ln1270_80_fu_2089_p1;

assign r_V_686_fu_2893_p0 = sext_ln1273_426_fu_2809_p1;

assign r_V_686_fu_2893_p1 = sext_ln1270_81_fu_2108_p1;

assign r_V_687_fu_2909_p0 = sext_ln1273_426_fu_2809_p1;

assign r_V_687_fu_2909_p1 = sext_ln1270_82_fu_2127_p1;

assign r_V_688_fu_2925_p0 = sext_ln1273_426_fu_2809_p1;

assign r_V_688_fu_2925_p1 = sext_ln1270_83_fu_2146_p1;

assign r_V_689_fu_3201_p0 = sext_ln1273_427_fu_3197_p1;

assign r_V_689_fu_3201_p1 = sext_ln1270_fu_1988_p1;

assign r_V_690_fu_3217_p0 = sext_ln1273_427_fu_3197_p1;

assign r_V_690_fu_3217_p1 = sext_ln1270_77_fu_2032_p1;

assign r_V_691_fu_3233_p0 = sext_ln1273_427_fu_3197_p1;

assign r_V_691_fu_3233_p1 = sext_ln1270_78_fu_2051_p1;

assign r_V_692_fu_3249_p0 = sext_ln1273_427_fu_3197_p1;

assign r_V_692_fu_3249_p1 = sext_ln1270_79_fu_2070_p1;

assign r_V_693_fu_3265_p0 = sext_ln1273_427_fu_3197_p1;

assign r_V_693_fu_3265_p1 = sext_ln1270_80_fu_2089_p1;

assign r_V_694_fu_3281_p0 = sext_ln1273_427_fu_3197_p1;

assign r_V_694_fu_3281_p1 = sext_ln1270_81_fu_2108_p1;

assign r_V_695_fu_3297_p0 = sext_ln1273_427_fu_3197_p1;

assign r_V_695_fu_3297_p1 = sext_ln1270_82_fu_2127_p1;

assign r_V_696_fu_3313_p0 = sext_ln1273_427_fu_3197_p1;

assign r_V_696_fu_3313_p1 = sext_ln1270_83_fu_2146_p1;

assign select_ln432_1_fu_765_p3 = ((icmp_ln434_fu_751_p2[0:0] == 1'b1) ? add_ln432_fu_739_p2 : ap_sig_allocacmp_attn_patch_base_2);

assign select_ln432_2_fu_783_p3 = ((icmp_ln434_fu_751_p2[0:0] == 1'b1) ? cmp120_not_mid1_fu_777_p2 : cmp120_not_fu_638_p2);

assign select_ln432_3_fu_809_p3 = ((icmp_ln434_fu_751_p2[0:0] == 1'b1) ? cmp39_not_mid149_fu_803_p2 : brmerge_fu_682_p2);

assign select_ln432_4_fu_823_p3 = ((icmp_ln434_fu_751_p2[0:0] == 1'b1) ? cmp120_not_mid1_fu_777_p2 : brmerge639_fu_718_p2);

assign select_ln432_5_fu_835_p3 = ((icmp_ln434_fu_751_p2[0:0] == 1'b1) ? 2'd0 : empty_221_fu_831_p1);

assign select_ln432_6_fu_855_p3 = ((icmp_ln434_fu_751_p2[0:0] == 1'b1) ? attn_patch_block_3_fu_745_p2 : ap_sig_allocacmp_attn_patch_block_1);

assign select_ln432_fu_757_p3 = ((icmp_ln434_fu_751_p2[0:0] == 1'b1) ? 8'd0 : ap_sig_allocacmp_v_patch_1);

assign select_ln434_10_fu_1015_p3 = ((icmp_ln434_fu_751_p2[0:0] == 1'b1) ? 13'd1 : add_ln434_fu_1009_p2);

assign select_ln434_1_fu_899_p3 = ((and_ln432_4_fu_849_p2[0:0] == 1'b1) ? cmp113_mid1_fu_893_p2 : and_ln432_fu_797_p2);

assign select_ln434_2_fu_935_p3 = ((and_ln432_4_fu_849_p2[0:0] == 1'b1) ? brmerge_mid1_fu_929_p2 : select_ln432_3_fu_809_p3);

assign select_ln434_3_fu_1516_p3 = ((and_ln432_4_reg_3858_pp0_iter7_reg[0:0] == 1'b1) ? cmp97_mid1_fu_1511_p2 : or_ln432_fu_1499_p2);

assign select_ln434_4_fu_949_p3 = ((and_ln432_4_fu_849_p2[0:0] == 1'b1) ? cmp97_1_mid1_fu_943_p2 : and_ln432_1_fu_817_p2);

assign select_ln434_5_fu_1528_p3 = ((and_ln432_4_reg_3858_pp0_iter7_reg[0:0] == 1'b1) ? cmp97_2_mid1_fu_1523_p2 : and_ln432_2_fu_1503_p2);

assign select_ln434_6_fu_1540_p3 = ((and_ln432_4_reg_3858_pp0_iter7_reg[0:0] == 1'b1) ? cmp97_3_mid1_fu_1535_p2 : and_ln432_3_fu_1507_p2);

assign select_ln434_7_fu_969_p3 = ((and_ln432_4_fu_849_p2[0:0] == 1'b1) ? brmerge639_mid1_fu_963_p2 : select_ln432_4_fu_823_p3);

assign select_ln434_8_fu_981_p3 = ((and_ln432_4_fu_849_p2[0:0] == 1'b1) ? empty_222_fu_977_p1 : select_ln432_5_fu_835_p3);

assign select_ln434_9_fu_989_p3 = ((and_ln432_4_fu_849_p2[0:0] == 1'b1) ? indvars_iv_next1136_fu_863_p2 : select_ln432_fu_757_p3);

assign select_ln434_fu_875_p3 = ((or_ln434_fu_869_p2[0:0] == 1'b1) ? 5'd0 : ap_sig_allocacmp_dim_block_load);

assign sext_ln1270_77_fu_2032_p1 = $signed(r_V_7_reg_4061);

assign sext_ln1270_78_fu_2051_p1 = $signed(r_V_1_reg_4066);

assign sext_ln1270_79_fu_2070_p1 = $signed(r_V_2_reg_4071);

assign sext_ln1270_80_fu_2089_p1 = $signed(r_V_3_reg_4076);

assign sext_ln1270_81_fu_2108_p1 = $signed(r_V_4_reg_4081);

assign sext_ln1270_82_fu_2127_p1 = $signed(r_V_5_reg_4051);

assign sext_ln1270_83_fu_2146_p1 = $signed(r_V_6_reg_4056);

assign sext_ln1270_fu_1988_p1 = $signed(r_V_664_reg_4046);

assign sext_ln1273_424_fu_2012_p1 = $signed(tmp_205_fu_2000_p5);

assign sext_ln1273_425_fu_2421_p1 = $signed(tmp_s_fu_2409_p5);

assign sext_ln1273_426_fu_2809_p1 = $signed(tmp_206_fu_2797_p5);

assign sext_ln1273_427_fu_3197_p1 = $signed(tmp_207_fu_3185_p5);

assign softmax_bias_V_10_fu_1455_p4 = {{attn_softmax_info_3_2_fu_228[127:96]}};

assign softmax_bias_V_11_fu_1482_p4 = {{attn_softmax_info_3_2_fu_228[191:160]}};

assign softmax_bias_V_1_fu_1230_p4 = {{attn_softmax_info_0_2_fu_216[127:96]}};

assign softmax_bias_V_2_fu_1257_p4 = {{attn_softmax_info_0_2_fu_216[191:160]}};

assign softmax_bias_V_3_fu_1278_p4 = {{attn_softmax_info_1_2_fu_220[63:32]}};

assign softmax_bias_V_4_fu_1305_p4 = {{attn_softmax_info_1_2_fu_220[127:96]}};

assign softmax_bias_V_5_fu_1332_p4 = {{attn_softmax_info_1_2_fu_220[191:160]}};

assign softmax_bias_V_6_fu_1353_p4 = {{attn_softmax_info_2_2_fu_224[63:32]}};

assign softmax_bias_V_7_fu_1380_p4 = {{attn_softmax_info_2_2_fu_224[127:96]}};

assign softmax_bias_V_8_fu_1407_p4 = {{attn_softmax_info_2_2_fu_224[191:160]}};

assign softmax_bias_V_9_fu_1428_p4 = {{attn_softmax_info_3_2_fu_228[63:32]}};

assign softmax_bias_V_fu_1203_p4 = {{attn_softmax_info_0_2_fu_216[63:32]}};

assign softmax_sum_recip_V_3_fu_1274_p1 = attn_softmax_info_1_2_fu_220[31:0];

assign softmax_sum_recip_V_6_fu_1349_p1 = attn_softmax_info_2_2_fu_224[31:0];

assign softmax_sum_recip_V_9_fu_1424_p1 = attn_softmax_info_3_2_fu_228[31:0];

assign softmax_sum_recip_V_fu_1199_p1 = attn_softmax_info_0_2_fu_216[31:0];

assign tmp_205_fu_2000_p4 = {{select_ln434_reg_3872_pp0_iter8_reg[4:3]}};

assign tmp_206_fu_2797_p4 = {{select_ln434_reg_3872_pp0_iter8_reg[4:3]}};

assign tmp_207_fu_3185_p4 = {{select_ln434_reg_3872_pp0_iter8_reg[4:3]}};

assign tmp_208_fu_3573_p1 = acc_block_3_fu_2715_p3[31:0];

assign tmp_208_fu_3573_p2 = acc_block_5_fu_3103_p3[31:0];

assign tmp_208_fu_3573_p3 = acc_block_7_fu_3491_p3[31:0];

assign tmp_208_fu_3573_p4 = acc_block_1_fu_2327_p3[31:0];

assign tmp_209_fu_3586_p1 = {{acc_block_3_fu_2715_p3[63:32]}};

assign tmp_209_fu_3586_p2 = {{acc_block_5_fu_3103_p3[63:32]}};

assign tmp_209_fu_3586_p3 = {{acc_block_7_fu_3491_p3[63:32]}};

assign tmp_209_fu_3586_p4 = {{acc_block_1_fu_2327_p3[63:32]}};

assign tmp_210_fu_3599_p1 = {{acc_block_3_fu_2715_p3[95:64]}};

assign tmp_210_fu_3599_p2 = {{acc_block_5_fu_3103_p3[95:64]}};

assign tmp_210_fu_3599_p3 = {{acc_block_7_fu_3491_p3[95:64]}};

assign tmp_210_fu_3599_p4 = {{acc_block_1_fu_2327_p3[95:64]}};

assign tmp_211_fu_3612_p1 = {{acc_block_3_fu_2715_p3[127:96]}};

assign tmp_211_fu_3612_p2 = {{acc_block_5_fu_3103_p3[127:96]}};

assign tmp_211_fu_3612_p3 = {{acc_block_7_fu_3491_p3[127:96]}};

assign tmp_211_fu_3612_p4 = {{acc_block_1_fu_2327_p3[127:96]}};

assign tmp_212_fu_3625_p1 = {{acc_block_3_fu_2715_p3[159:128]}};

assign tmp_212_fu_3625_p2 = {{acc_block_5_fu_3103_p3[159:128]}};

assign tmp_212_fu_3625_p3 = {{acc_block_7_fu_3491_p3[159:128]}};

assign tmp_212_fu_3625_p4 = {{acc_block_1_fu_2327_p3[159:128]}};

assign tmp_213_fu_3638_p1 = {{acc_block_3_fu_2715_p3[191:160]}};

assign tmp_213_fu_3638_p2 = {{acc_block_5_fu_3103_p3[191:160]}};

assign tmp_213_fu_3638_p3 = {{acc_block_7_fu_3491_p3[191:160]}};

assign tmp_213_fu_3638_p4 = {{acc_block_1_fu_2327_p3[191:160]}};

assign tmp_214_fu_3651_p1 = {{acc_block_3_fu_2715_p3[223:192]}};

assign tmp_214_fu_3651_p2 = {{acc_block_5_fu_3103_p3[223:192]}};

assign tmp_214_fu_3651_p3 = {{acc_block_7_fu_3491_p3[223:192]}};

assign tmp_214_fu_3651_p4 = {{acc_block_1_fu_2327_p3[223:192]}};

assign tmp_215_fu_3664_p1 = {{acc_block_3_fu_2715_p3[255:224]}};

assign tmp_215_fu_3664_p2 = {{acc_block_5_fu_3103_p3[255:224]}};

assign tmp_215_fu_3664_p3 = {{acc_block_7_fu_3491_p3[255:224]}};

assign tmp_215_fu_3664_p4 = {{acc_block_1_fu_2327_p3[255:224]}};

assign tmp_473_fu_907_p4 = {{indvars_iv_next1136_fu_863_p2[7:2]}};

assign tmp_fu_660_p4 = {{ap_sig_allocacmp_v_patch_1[7:2]}};

assign tmp_s_fu_2409_p4 = {{select_ln434_reg_3872_pp0_iter8_reg[4:3]}};

assign trunc_ln3_fu_2022_p4 = {{r_V_665_fu_2016_p2[53:22]}};

assign trunc_ln452_10_fu_1189_p4 = {{qxk_out_stream_dout[479:448]}};

assign trunc_ln452_1_fu_1179_p4 = {{qxk_out_stream_dout[447:416]}};

assign trunc_ln452_2_fu_1089_p4 = {{qxk_out_stream_dout[63:32]}};

assign trunc_ln452_3_fu_1099_p4 = {{qxk_out_stream_dout[95:64]}};

assign trunc_ln452_4_fu_1109_p4 = {{qxk_out_stream_dout[159:128]}};

assign trunc_ln452_5_fu_1119_p4 = {{qxk_out_stream_dout[191:160]}};

assign trunc_ln452_6_fu_1129_p4 = {{qxk_out_stream_dout[223:192]}};

assign trunc_ln452_7_fu_1139_p4 = {{qxk_out_stream_dout[287:256]}};

assign trunc_ln452_8_fu_1149_p4 = {{qxk_out_stream_dout[319:288]}};

assign trunc_ln452_9_fu_1159_p4 = {{qxk_out_stream_dout[351:320]}};

assign trunc_ln452_fu_1085_p1 = qxk_out_stream_dout[31:0];

assign trunc_ln452_s_fu_1169_p4 = {{qxk_out_stream_dout[415:384]}};

assign trunc_ln813_10_fu_2631_p4 = {{acc_blocks_1_q1[159:128]}};

assign trunc_ln813_11_fu_2647_p4 = {{acc_blocks_1_q1[191:160]}};

assign trunc_ln813_12_fu_2573_p1 = acc_blocks_1_q1[31:0];

assign trunc_ln813_13_fu_2663_p4 = {{acc_blocks_1_q1[223:192]}};

assign trunc_ln813_14_fu_2679_p4 = {{acc_blocks_1_q1[255:224]}};

assign trunc_ln813_15_fu_2961_p1 = acc_blocks_2_q1[31:0];

assign trunc_ln813_16_fu_2971_p4 = {{acc_blocks_2_q1[63:32]}};

assign trunc_ln813_17_fu_2987_p4 = {{acc_blocks_2_q1[95:64]}};

assign trunc_ln813_18_fu_3003_p4 = {{acc_blocks_2_q1[127:96]}};

assign trunc_ln813_19_fu_3019_p4 = {{acc_blocks_2_q1[159:128]}};

assign trunc_ln813_1_fu_2259_p4 = {{acc_blocks_0_q1[191:160]}};

assign trunc_ln813_20_fu_3035_p4 = {{acc_blocks_2_q1[191:160]}};

assign trunc_ln813_21_fu_3051_p4 = {{acc_blocks_2_q1[223:192]}};

assign trunc_ln813_22_fu_3067_p4 = {{acc_blocks_2_q1[255:224]}};

assign trunc_ln813_23_fu_3349_p1 = acc_blocks_3_q1[31:0];

assign trunc_ln813_24_fu_3359_p4 = {{acc_blocks_3_q1[63:32]}};

assign trunc_ln813_25_fu_3375_p4 = {{acc_blocks_3_q1[95:64]}};

assign trunc_ln813_26_fu_3391_p4 = {{acc_blocks_3_q1[127:96]}};

assign trunc_ln813_27_fu_3407_p4 = {{acc_blocks_3_q1[159:128]}};

assign trunc_ln813_28_fu_3423_p4 = {{acc_blocks_3_q1[191:160]}};

assign trunc_ln813_29_fu_3439_p4 = {{acc_blocks_3_q1[223:192]}};

assign trunc_ln813_2_fu_2275_p4 = {{acc_blocks_0_q1[223:192]}};

assign trunc_ln813_30_fu_3455_p4 = {{acc_blocks_3_q1[255:224]}};

assign trunc_ln813_3_fu_2291_p4 = {{acc_blocks_0_q1[255:224]}};

assign trunc_ln813_4_fu_2583_p4 = {{acc_blocks_1_q1[63:32]}};

assign trunc_ln813_5_fu_2599_p4 = {{acc_blocks_1_q1[95:64]}};

assign trunc_ln813_6_fu_2615_p4 = {{acc_blocks_1_q1[127:96]}};

assign trunc_ln813_7_fu_2211_p4 = {{acc_blocks_0_q1[95:64]}};

assign trunc_ln813_8_fu_2227_p4 = {{acc_blocks_0_q1[127:96]}};

assign trunc_ln813_9_fu_2243_p4 = {{acc_blocks_0_q1[159:128]}};

assign trunc_ln813_fu_2185_p1 = acc_blocks_0_q1[31:0];

assign trunc_ln813_s_fu_2195_p4 = {{acc_blocks_0_q1[63:32]}};

assign trunc_ln818_10_fu_2479_p4 = {{r_V_676_fu_2473_p2[53:22]}};

assign trunc_ln818_11_fu_2495_p4 = {{r_V_677_fu_2489_p2[53:22]}};

assign trunc_ln818_12_fu_2511_p4 = {{r_V_678_fu_2505_p2[53:22]}};

assign trunc_ln818_13_fu_2527_p4 = {{r_V_679_fu_2521_p2[53:22]}};

assign trunc_ln818_14_fu_2543_p4 = {{r_V_680_fu_2537_p2[53:22]}};

assign trunc_ln818_15_fu_2819_p4 = {{r_V_681_fu_2813_p2[53:22]}};

assign trunc_ln818_16_fu_2835_p4 = {{r_V_682_fu_2829_p2[53:22]}};

assign trunc_ln818_17_fu_2851_p4 = {{r_V_683_fu_2845_p2[53:22]}};

assign trunc_ln818_18_fu_2867_p4 = {{r_V_684_fu_2861_p2[53:22]}};

assign trunc_ln818_19_fu_2883_p4 = {{r_V_685_fu_2877_p2[53:22]}};

assign trunc_ln818_1_fu_2060_p4 = {{r_V_667_fu_2054_p2[53:22]}};

assign trunc_ln818_20_fu_2899_p4 = {{r_V_686_fu_2893_p2[53:22]}};

assign trunc_ln818_21_fu_2915_p4 = {{r_V_687_fu_2909_p2[53:22]}};

assign trunc_ln818_22_fu_2931_p4 = {{r_V_688_fu_2925_p2[53:22]}};

assign trunc_ln818_23_fu_3207_p4 = {{r_V_689_fu_3201_p2[53:22]}};

assign trunc_ln818_24_fu_3223_p4 = {{r_V_690_fu_3217_p2[53:22]}};

assign trunc_ln818_25_fu_3239_p4 = {{r_V_691_fu_3233_p2[53:22]}};

assign trunc_ln818_26_fu_3255_p4 = {{r_V_692_fu_3249_p2[53:22]}};

assign trunc_ln818_27_fu_3271_p4 = {{r_V_693_fu_3265_p2[53:22]}};

assign trunc_ln818_28_fu_3287_p4 = {{r_V_694_fu_3281_p2[53:22]}};

assign trunc_ln818_29_fu_3303_p4 = {{r_V_695_fu_3297_p2[53:22]}};

assign trunc_ln818_2_fu_2079_p4 = {{r_V_668_fu_2073_p2[53:22]}};

assign trunc_ln818_30_fu_3319_p4 = {{r_V_696_fu_3313_p2[53:22]}};

assign trunc_ln818_3_fu_2098_p4 = {{r_V_669_fu_2092_p2[53:22]}};

assign trunc_ln818_4_fu_2117_p4 = {{r_V_670_fu_2111_p2[53:22]}};

assign trunc_ln818_5_fu_2136_p4 = {{r_V_671_fu_2130_p2[53:22]}};

assign trunc_ln818_6_fu_2155_p4 = {{r_V_672_fu_2149_p2[53:22]}};

assign trunc_ln818_7_fu_2431_p4 = {{r_V_673_fu_2425_p2[53:22]}};

assign trunc_ln818_8_fu_2447_p4 = {{r_V_674_fu_2441_p2[53:22]}};

assign trunc_ln818_9_fu_2463_p4 = {{r_V_675_fu_2457_p2[53:22]}};

assign trunc_ln818_s_fu_2041_p4 = {{r_V_666_fu_2035_p2[53:22]}};

assign xor_ln432_fu_791_p2 = (icmp_ln434_fu_751_p2 ^ 1'd1);

assign zext_ln432_1_fu_773_p1 = select_ln432_1_fu_765_p3;

assign zext_ln432_fu_634_p1 = ap_sig_allocacmp_attn_patch_base_2;

assign zext_ln434_1_fu_883_p1 = indvars_iv_next1136_fu_863_p2;

assign zext_ln434_fu_644_p1 = ap_sig_allocacmp_v_patch_1;

assign zext_ln436_fu_1547_p1 = select_ln434_reg_3872_pp0_iter7_reg;

endmodule //ViT_act_compute_attn_matmul_v_7
