# ABOUT
- This directory contains all `System Verilog` RTL, describing the main accelerator core.