Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Jan 16 15:27:08 2025
| Host         : LAPTOP-I4I07TAE running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file digilent_arty_s7_timing.rpt
| Design       : digilent_arty_s7
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (50)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (50)
--------------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.375        0.000                      0                 7905        0.022        0.000                      0                 7905        0.264        0.000                       0                  3029  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
clk100                        {0.000 5.000}        10.000          100.000         
  soc_builder_basesoc_pll_fb  {0.000 5.000}        10.000          100.000         
  soc_crg_clkout0             {0.000 5.000}        10.000          100.000         
  soc_crg_clkout2             {0.000 1.250}        2.500           400.000         
  soc_crg_clkout3             {0.625 1.875}        2.500           400.000         
  soc_crg_clkout4             {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                              8.356        0.000                      0                    7        0.122        0.000                      0                    7        3.000        0.000                       0                    10  
  soc_builder_basesoc_pll_fb                                                                                                                                                    8.751        0.000                       0                     2  
  soc_crg_clkout0                   0.375        0.000                      0                 7884        0.022        0.000                      0                 7884        3.750        0.000                       0                  2926  
  soc_crg_clkout2                                                                                                                                                               0.345        0.000                       0                    77  
  soc_crg_clkout3                                                                                                                                                               0.345        0.000                       0                     4  
  soc_crg_clkout4                   1.254        0.000                      0                   14        0.122        0.000                      0                   14        0.264        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        8.356ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.356ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.419ns (34.328%)  route 0.802ns (65.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns = ( 15.170 - 10.000 ) 
    Source Clock Delay      (SCD):    5.839ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.253     5.170    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.294 r  clk100_inst/O
                         net (fo=9, routed)           0.545     5.839    soc_crg_clkin
    SLICE_X41Y47         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.419     6.258 r  FDCE_6/Q
                         net (fo=1, routed)           0.802     7.059    soc_builder_basesoc_reset6
    SLICE_X43Y46         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.868    14.635    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.100    14.735 r  clk100_inst/O
                         net (fo=9, routed)           0.435    15.170    soc_crg_clkin
    SLICE_X43Y46         FDCE                                         r  FDCE_7/C
                         clock pessimism              0.559    15.729    
                         clock uncertainty           -0.035    15.693    
    SLICE_X43Y46         FDCE (Setup_fdce_C_D)       -0.278    15.415    FDCE_7
  -------------------------------------------------------------------
                         required time                         15.415    
                         arrival time                          -7.059    
  -------------------------------------------------------------------
                         slack                                  8.356    

Slack (MET) :             8.582ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.456ns (35.353%)  route 0.834ns (64.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.206ns = ( 15.206 - 10.000 ) 
    Source Clock Delay      (SCD):    5.839ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.253     5.170    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.294 r  clk100_inst/O
                         net (fo=9, routed)           0.545     5.839    soc_crg_clkin
    SLICE_X41Y47         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.456     6.295 r  FDCE_2/Q
                         net (fo=1, routed)           0.834     7.128    soc_builder_basesoc_reset2
    SLICE_X41Y47         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.868    14.635    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.100    14.735 r  clk100_inst/O
                         net (fo=9, routed)           0.471    15.206    soc_crg_clkin
    SLICE_X41Y47         FDCE                                         r  FDCE_3/C
                         clock pessimism              0.633    15.839    
                         clock uncertainty           -0.035    15.803    
    SLICE_X41Y47         FDCE (Setup_fdce_C_D)       -0.093    15.710    FDCE_3
  -------------------------------------------------------------------
                         required time                         15.710    
                         arrival time                          -7.128    
  -------------------------------------------------------------------
                         slack                                  8.582    

Slack (MET) :             8.806ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.456ns (41.414%)  route 0.645ns (58.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.206ns = ( 15.206 - 10.000 ) 
    Source Clock Delay      (SCD):    5.839ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.253     5.170    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.294 r  clk100_inst/O
                         net (fo=9, routed)           0.545     5.839    soc_crg_clkin
    SLICE_X41Y47         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.456     6.295 r  FDCE_3/Q
                         net (fo=1, routed)           0.645     6.940    soc_builder_basesoc_reset3
    SLICE_X41Y47         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.868    14.635    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.100    14.735 r  clk100_inst/O
                         net (fo=9, routed)           0.471    15.206    soc_crg_clkin
    SLICE_X41Y47         FDCE                                         r  FDCE_4/C
                         clock pessimism              0.633    15.839    
                         clock uncertainty           -0.035    15.803    
    SLICE_X41Y47         FDCE (Setup_fdce_C_D)       -0.058    15.745    FDCE_4
  -------------------------------------------------------------------
                         required time                         15.745    
                         arrival time                          -6.940    
  -------------------------------------------------------------------
                         slack                                  8.806    

Slack (MET) :             8.948ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.419ns (52.275%)  route 0.383ns (47.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.206ns = ( 15.206 - 10.000 ) 
    Source Clock Delay      (SCD):    5.839ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.253     5.170    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.294 r  clk100_inst/O
                         net (fo=9, routed)           0.545     5.839    soc_crg_clkin
    SLICE_X41Y47         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.419     6.258 r  FDCE_5/Q
                         net (fo=1, routed)           0.383     6.640    soc_builder_basesoc_reset5
    SLICE_X41Y47         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.868    14.635    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.100    14.735 r  clk100_inst/O
                         net (fo=9, routed)           0.471    15.206    soc_crg_clkin
    SLICE_X41Y47         FDCE                                         r  FDCE_6/C
                         clock pessimism              0.633    15.839    
                         clock uncertainty           -0.035    15.803    
    SLICE_X41Y47         FDCE (Setup_fdce_C_D)       -0.215    15.588    FDCE_6
  -------------------------------------------------------------------
                         required time                         15.588    
                         arrival time                          -6.640    
  -------------------------------------------------------------------
                         slack                                  8.948    

Slack (MET) :             9.067ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.456ns (54.600%)  route 0.379ns (45.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.206ns = ( 15.206 - 10.000 ) 
    Source Clock Delay      (SCD):    5.839ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.253     5.170    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.294 r  clk100_inst/O
                         net (fo=9, routed)           0.545     5.839    soc_crg_clkin
    SLICE_X41Y47         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.456     6.295 r  FDCE_4/Q
                         net (fo=1, routed)           0.379     6.674    soc_builder_basesoc_reset4
    SLICE_X41Y47         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.868    14.635    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.100    14.735 r  clk100_inst/O
                         net (fo=9, routed)           0.471    15.206    soc_crg_clkin
    SLICE_X41Y47         FDCE                                         r  FDCE_5/C
                         clock pessimism              0.633    15.839    
                         clock uncertainty           -0.035    15.803    
    SLICE_X41Y47         FDCE (Setup_fdce_C_D)       -0.062    15.741    FDCE_5
  -------------------------------------------------------------------
                         required time                         15.741    
                         arrival time                          -6.674    
  -------------------------------------------------------------------
                         slack                                  9.067    

Slack (MET) :             9.123ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.419ns (73.072%)  route 0.154ns (26.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.206ns = ( 15.206 - 10.000 ) 
    Source Clock Delay      (SCD):    5.839ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.253     5.170    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.294 r  clk100_inst/O
                         net (fo=9, routed)           0.545     5.839    soc_crg_clkin
    SLICE_X41Y47         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.419     6.258 r  FDCE_1/Q
                         net (fo=1, routed)           0.154     6.412    soc_builder_basesoc_reset1
    SLICE_X41Y47         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.868    14.635    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.100    14.735 r  clk100_inst/O
                         net (fo=9, routed)           0.471    15.206    soc_crg_clkin
    SLICE_X41Y47         FDCE                                         r  FDCE_2/C
                         clock pessimism              0.633    15.839    
                         clock uncertainty           -0.035    15.803    
    SLICE_X41Y47         FDCE (Setup_fdce_C_D)       -0.268    15.535    FDCE_2
  -------------------------------------------------------------------
                         required time                         15.535    
                         arrival time                          -6.412    
  -------------------------------------------------------------------
                         slack                                  9.123    

Slack (MET) :             9.272ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.206ns = ( 15.206 - 10.000 ) 
    Source Clock Delay      (SCD):    5.839ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.253     5.170    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.294 r  clk100_inst/O
                         net (fo=9, routed)           0.545     5.839    soc_crg_clkin
    SLICE_X41Y47         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.456     6.295 r  FDCE/Q
                         net (fo=1, routed)           0.190     6.485    soc_builder_basesoc_reset0
    SLICE_X41Y47         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.868    14.635    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.100    14.735 r  clk100_inst/O
                         net (fo=9, routed)           0.471    15.206    soc_crg_clkin
    SLICE_X41Y47         FDCE                                         r  FDCE_1/C
                         clock pessimism              0.633    15.839    
                         clock uncertainty           -0.035    15.803    
    SLICE_X41Y47         FDCE (Setup_fdce_C_D)       -0.047    15.756    FDCE_1
  -------------------------------------------------------------------
                         required time                         15.756    
                         arrival time                          -6.485    
  -------------------------------------------------------------------
                         slack                                  9.272    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.480ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.760     1.737    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.782 r  clk100_inst/O
                         net (fo=9, routed)           0.209     1.991    soc_crg_clkin
    SLICE_X41Y47         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.141     2.132 r  FDCE/Q
                         net (fo=1, routed)           0.056     2.187    soc_builder_basesoc_reset0
    SLICE_X41Y47         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.120     2.184    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.056     2.240 r  clk100_inst/O
                         net (fo=9, routed)           0.240     2.480    soc_crg_clkin
    SLICE_X41Y47         FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.489     1.991    
    SLICE_X41Y47         FDCE (Hold_fdce_C_D)         0.075     2.066    FDCE_1
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.480ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.760     1.737    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.782 r  clk100_inst/O
                         net (fo=9, routed)           0.209     1.991    soc_crg_clkin
    SLICE_X41Y47         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.141     2.132 r  FDCE_4/Q
                         net (fo=1, routed)           0.116     2.248    soc_builder_basesoc_reset4
    SLICE_X41Y47         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.120     2.184    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.056     2.240 r  clk100_inst/O
                         net (fo=9, routed)           0.240     2.480    soc_crg_clkin
    SLICE_X41Y47         FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.489     1.991    
    SLICE_X41Y47         FDCE (Hold_fdce_C_D)         0.071     2.062    FDCE_5
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.480ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.760     1.737    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.782 r  clk100_inst/O
                         net (fo=9, routed)           0.209     1.991    soc_crg_clkin
    SLICE_X41Y47         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.128     2.119 r  FDCE_1/Q
                         net (fo=1, routed)           0.053     2.172    soc_builder_basesoc_reset1
    SLICE_X41Y47         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.120     2.184    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.056     2.240 r  clk100_inst/O
                         net (fo=9, routed)           0.240     2.480    soc_crg_clkin
    SLICE_X41Y47         FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.489     1.991    
    SLICE_X41Y47         FDCE (Hold_fdce_C_D)        -0.007     1.984    FDCE_2
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.480ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.760     1.737    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.782 r  clk100_inst/O
                         net (fo=9, routed)           0.209     1.991    soc_crg_clkin
    SLICE_X41Y47         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.128     2.119 r  FDCE_5/Q
                         net (fo=1, routed)           0.120     2.238    soc_builder_basesoc_reset5
    SLICE_X41Y47         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.120     2.184    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.056     2.240 r  clk100_inst/O
                         net (fo=9, routed)           0.240     2.480    soc_crg_clkin
    SLICE_X41Y47         FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.489     1.991    
    SLICE_X41Y47         FDCE (Hold_fdce_C_D)         0.023     2.014    FDCE_6
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.392%)  route 0.236ns (62.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.480ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.760     1.737    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.782 r  clk100_inst/O
                         net (fo=9, routed)           0.209     1.991    soc_crg_clkin
    SLICE_X41Y47         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.141     2.132 r  FDCE_3/Q
                         net (fo=1, routed)           0.236     2.368    soc_builder_basesoc_reset3
    SLICE_X41Y47         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.120     2.184    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.056     2.240 r  clk100_inst/O
                         net (fo=9, routed)           0.240     2.480    soc_crg_clkin
    SLICE_X41Y47         FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.489     1.991    
    SLICE_X41Y47         FDCE (Hold_fdce_C_D)         0.072     2.063    FDCE_4
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.196%)  route 0.270ns (67.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.760     1.737    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.782 r  clk100_inst/O
                         net (fo=9, routed)           0.209     1.991    soc_crg_clkin
    SLICE_X41Y47         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.128     2.119 r  FDCE_6/Q
                         net (fo=1, routed)           0.270     2.388    soc_builder_basesoc_reset6
    SLICE_X43Y46         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.120     2.184    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.056     2.240 r  clk100_inst/O
                         net (fo=9, routed)           0.247     2.487    soc_crg_clkin
    SLICE_X43Y46         FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.458     2.029    
    SLICE_X43Y46         FDCE (Hold_fdce_C_D)         0.008     2.037    FDCE_7
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.141ns (29.632%)  route 0.335ns (70.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.480ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.760     1.737    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.782 r  clk100_inst/O
                         net (fo=9, routed)           0.209     1.991    soc_crg_clkin
    SLICE_X41Y47         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.141     2.132 r  FDCE_2/Q
                         net (fo=1, routed)           0.335     2.466    soc_builder_basesoc_reset2
    SLICE_X41Y47         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.120     2.184    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.056     2.240 r  clk100_inst/O
                         net (fo=9, routed)           0.240     2.480    soc_crg_clkin
    SLICE_X41Y47         FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.489     1.991    
    SLICE_X41Y47         FDCE (Hold_fdce_C_D)         0.047     2.038    FDCE_3
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  0.429    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4   clk100_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X41Y47    FDCE/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X41Y47    FDCE_1/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X41Y47    FDCE_2/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X41Y47    FDCE_3/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X41Y47    FDCE_4/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X41Y47    FDCE_5/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X41Y47    FDCE_6/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X43Y46    FDCE_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X43Y46    FDCE_7/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X43Y46    FDCE_7/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X41Y47    FDCE/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X41Y47    FDCE_1/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X41Y47    FDCE_2/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X41Y47    FDCE_3/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X41Y47    FDCE_4/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X41Y47    FDCE_5/C
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X41Y47    FDCE/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X41Y47    FDCE_1/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X41Y47    FDCE_2/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X41Y47    FDCE_3/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X41Y47    FDCE_4/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X41Y47    FDCE_5/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X41Y47    FDCE_6/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X41Y47    FDCE/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_builder_basesoc_pll_fb
  To Clock:  soc_builder_basesoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_builder_basesoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout0
  To Clock:  soc_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.375ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 serv_rf_top/cpu/bufreg/data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cfu_1/smallsum_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.592ns  (logic 5.440ns (56.716%)  route 4.152ns (43.284%))
  Logic Levels:           14  (CARRY4=8 LUT2=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.220ns = ( 19.220 - 10.000 ) 
    Source Clock Delay      (SCD):    10.191ns
    Clock Pessimism Removal (CPR):    0.932ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.253     5.170    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.294 r  clk100_inst/O
                         net (fo=9, routed)           1.491     6.785    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.873 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.529    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.625 r  BUFG/O
                         net (fo=2924, routed)        1.566    10.191    serv_rf_top/cpu/bufreg/out
    SLICE_X44Y41         FDRE                                         r  serv_rf_top/cpu/bufreg/data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.456    10.647 r  serv_rf_top/cpu/bufreg/data_reg[18]/Q
                         net (fo=15, routed)          1.007    11.654    serv_rf_top/cpu/bufreg2/bigsum_reg[11]_i_20[16]
    SLICE_X46Y45         LUT2 (Prop_lut2_I1_O)        0.150    11.804 r  serv_rf_top/cpu/bufreg2/bigsum[11]_i_48/O
                         net (fo=1, routed)           0.581    12.385    serv_rf_top/cpu/bufreg/bigsum_reg[11]_i_21_0
    SLICE_X44Y45         LUT6 (Prop_lut6_I1_O)        0.328    12.713 r  serv_rf_top/cpu/bufreg/bigsum[11]_i_42/O
                         net (fo=1, routed)           0.000    12.713    serv_rf_top/cpu/bufreg/bigsum[11]_i_42_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.245 r  serv_rf_top/cpu/bufreg/bigsum_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.245    serv_rf_top/cpu/bufreg/bigsum_reg[11]_i_21_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.579 r  serv_rf_top/cpu/bufreg/bigsum_reg[11]_i_20/O[1]
                         net (fo=3, routed)           0.748    14.326    serv_rf_top/cpu/bufreg/bigsum_reg[11]_i_20_n_6
    SLICE_X43Y45         LUT5 (Prop_lut5_I0_O)        0.303    14.629 r  serv_rf_top/cpu/bufreg/bigsum[11]_i_13/O
                         net (fo=1, routed)           0.000    14.629    serv_rf_top/cpu/bufreg/bigsum[11]_i_13_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.030 r  serv_rf_top/cpu/bufreg/bigsum_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.030    serv_rf_top/cpu/bufreg/bigsum_reg[11]_i_3_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.252 r  serv_rf_top/cpu/bufreg/bigsum_reg[11]_i_8/O[0]
                         net (fo=2, routed)           0.725    15.977    cfu_1/C[11]
    SLICE_X40Y44         LUT2 (Prop_lut2_I0_O)        0.299    16.276 r  cfu_1/bigsum[11]_i_4/O
                         net (fo=1, routed)           0.000    16.276    cfu_1/bigsum[11]_i_4_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.677 r  cfu_1/bigsum_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.677    cfu_1_n_13
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.948 r  bigsum_reg[31]_i_2/CO[0]
                         net (fo=2, routed)           0.606    17.554    bigsum_reg[31]_i_2_n_3
    SLICE_X42Y45         LUT2 (Prop_lut2_I1_O)        0.373    17.927 r  smallsum[31]_i_7/O
                         net (fo=1, routed)           0.000    17.927    serv_rf_top/cpu/bufreg2/smallsum_reg[31]_0[0]
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    18.385 r  serv_rf_top/cpu/bufreg2/smallsum_reg[31]_i_3/CO[1]
                         net (fo=1, routed)           0.486    18.871    cfu_1/smallsum_reg[31]_0[0]
    SLICE_X43Y43         LUT2 (Prop_lut2_I1_O)        0.332    19.203 r  cfu_1/smallsum[31]_i_5/O
                         net (fo=1, routed)           0.000    19.203    serv_rf_top/cpu/bufreg2/smallsum_reg[31]_1[1]
    SLICE_X43Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.783 r  serv_rf_top/cpu/bufreg2/smallsum_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    19.783    cfu_1/smallsum_reg[31]_1[14]
    SLICE_X43Y43         FDRE                                         r  cfu_1/smallsum_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.868    14.635    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.100    14.735 r  clk100_inst/O
                         net (fo=9, routed)           1.287    16.022    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.105 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.682    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.773 r  BUFG/O
                         net (fo=2924, routed)        1.447    19.220    cfu_1/out
    SLICE_X43Y43         FDRE                                         r  cfu_1/smallsum_reg[31]/C
                         clock pessimism              0.932    20.152    
                         clock uncertainty           -0.057    20.095    
    SLICE_X43Y43         FDRE (Setup_fdre_C_D)        0.062    20.157    cfu_1/smallsum_reg[31]
  -------------------------------------------------------------------
                         required time                         20.157    
                         arrival time                         -19.783    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            serv_rf_top/cpu/bufreg2/dat_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.862ns  (logic 4.176ns (47.120%)  route 4.686ns (52.880%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.225ns = ( 19.225 - 10.000 ) 
    Source Clock Delay      (SCD):    10.229ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.253     5.170    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.294 r  clk100_inst/O
                         net (fo=9, routed)           1.491     6.785    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.873 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.529    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.625 r  BUFG/O
                         net (fo=2924, routed)        1.605    10.229    sys_clk
    RAMB18_X1Y13         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454    12.683 r  tag_mem_reg/DOADO[3]
                         net (fo=9, routed)           1.398    14.081    serv_rf_top/cpu/bufreg/DOADO[3]
    SLICE_X47Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.205 r  serv_rf_top/cpu/bufreg/tag_mem_reg_i_41/O
                         net (fo=1, routed)           0.000    14.205    serv_rf_top/cpu/bufreg/tag_mem_reg_i_41_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.755 r  serv_rf_top/cpu/bufreg/tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.755    serv_rf_top/cpu/bufreg/tag_mem_reg_i_34_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.983 r  serv_rf_top/cpu/bufreg/tag_mem_reg_i_31/CO[2]
                         net (fo=6, routed)           0.538    15.521    serv_rf_top/cpu/immdec/imm31_reg_0[0]
    SLICE_X47Y38         LUT6 (Prop_lut6_I4_O)        0.313    15.834 f  serv_rf_top/cpu/immdec/funct3[2]_i_3/O
                         net (fo=3, routed)           0.653    16.487    cfu_1/dat_reg[2]_0
    SLICE_X44Y38         LUT3 (Prop_lut3_I1_O)        0.149    16.636 f  cfu_1/dat[31]_i_4/O
                         net (fo=34, routed)          1.076    17.712    serv_rf_top/cpu/decode/dat_reg[31]
    SLICE_X40Y46         LUT5 (Prop_lut5_I1_O)        0.358    18.070 r  serv_rf_top/cpu/decode/dat[31]_i_1/O
                         net (fo=32, routed)          1.021    19.092    serv_rf_top/cpu/bufreg2/E[0]
    SLICE_X49Y49         FDRE                                         r  serv_rf_top/cpu/bufreg2/dat_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.868    14.635    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.100    14.735 r  clk100_inst/O
                         net (fo=9, routed)           1.287    16.022    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.105 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.682    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.773 r  BUFG/O
                         net (fo=2924, routed)        1.452    19.225    serv_rf_top/cpu/bufreg2/out
    SLICE_X49Y49         FDRE                                         r  serv_rf_top/cpu/bufreg2/dat_reg[26]/C
                         clock pessimism              0.946    20.171    
                         clock uncertainty           -0.057    20.114    
    SLICE_X49Y49         FDRE (Setup_fdre_C_CE)      -0.407    19.707    serv_rf_top/cpu/bufreg2/dat_reg[26]
  -------------------------------------------------------------------
                         required time                         19.707    
                         arrival time                         -19.092    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            serv_rf_top/cpu/bufreg2/dat_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.862ns  (logic 4.176ns (47.120%)  route 4.686ns (52.880%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.225ns = ( 19.225 - 10.000 ) 
    Source Clock Delay      (SCD):    10.229ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.253     5.170    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.294 r  clk100_inst/O
                         net (fo=9, routed)           1.491     6.785    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.873 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.529    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.625 r  BUFG/O
                         net (fo=2924, routed)        1.605    10.229    sys_clk
    RAMB18_X1Y13         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454    12.683 r  tag_mem_reg/DOADO[3]
                         net (fo=9, routed)           1.398    14.081    serv_rf_top/cpu/bufreg/DOADO[3]
    SLICE_X47Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.205 r  serv_rf_top/cpu/bufreg/tag_mem_reg_i_41/O
                         net (fo=1, routed)           0.000    14.205    serv_rf_top/cpu/bufreg/tag_mem_reg_i_41_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.755 r  serv_rf_top/cpu/bufreg/tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.755    serv_rf_top/cpu/bufreg/tag_mem_reg_i_34_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.983 r  serv_rf_top/cpu/bufreg/tag_mem_reg_i_31/CO[2]
                         net (fo=6, routed)           0.538    15.521    serv_rf_top/cpu/immdec/imm31_reg_0[0]
    SLICE_X47Y38         LUT6 (Prop_lut6_I4_O)        0.313    15.834 f  serv_rf_top/cpu/immdec/funct3[2]_i_3/O
                         net (fo=3, routed)           0.653    16.487    cfu_1/dat_reg[2]_0
    SLICE_X44Y38         LUT3 (Prop_lut3_I1_O)        0.149    16.636 f  cfu_1/dat[31]_i_4/O
                         net (fo=34, routed)          1.076    17.712    serv_rf_top/cpu/decode/dat_reg[31]
    SLICE_X40Y46         LUT5 (Prop_lut5_I1_O)        0.358    18.070 r  serv_rf_top/cpu/decode/dat[31]_i_1/O
                         net (fo=32, routed)          1.021    19.092    serv_rf_top/cpu/bufreg2/E[0]
    SLICE_X49Y49         FDRE                                         r  serv_rf_top/cpu/bufreg2/dat_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.868    14.635    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.100    14.735 r  clk100_inst/O
                         net (fo=9, routed)           1.287    16.022    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.105 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.682    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.773 r  BUFG/O
                         net (fo=2924, routed)        1.452    19.225    serv_rf_top/cpu/bufreg2/out
    SLICE_X49Y49         FDRE                                         r  serv_rf_top/cpu/bufreg2/dat_reg[28]/C
                         clock pessimism              0.946    20.171    
                         clock uncertainty           -0.057    20.114    
    SLICE_X49Y49         FDRE (Setup_fdre_C_CE)      -0.407    19.707    serv_rf_top/cpu/bufreg2/dat_reg[28]
  -------------------------------------------------------------------
                         required time                         19.707    
                         arrival time                         -19.092    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            serv_rf_top/cpu/bufreg2/dat_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.862ns  (logic 4.176ns (47.120%)  route 4.686ns (52.880%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.225ns = ( 19.225 - 10.000 ) 
    Source Clock Delay      (SCD):    10.229ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.253     5.170    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.294 r  clk100_inst/O
                         net (fo=9, routed)           1.491     6.785    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.873 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.529    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.625 r  BUFG/O
                         net (fo=2924, routed)        1.605    10.229    sys_clk
    RAMB18_X1Y13         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454    12.683 r  tag_mem_reg/DOADO[3]
                         net (fo=9, routed)           1.398    14.081    serv_rf_top/cpu/bufreg/DOADO[3]
    SLICE_X47Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.205 r  serv_rf_top/cpu/bufreg/tag_mem_reg_i_41/O
                         net (fo=1, routed)           0.000    14.205    serv_rf_top/cpu/bufreg/tag_mem_reg_i_41_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.755 r  serv_rf_top/cpu/bufreg/tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.755    serv_rf_top/cpu/bufreg/tag_mem_reg_i_34_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.983 r  serv_rf_top/cpu/bufreg/tag_mem_reg_i_31/CO[2]
                         net (fo=6, routed)           0.538    15.521    serv_rf_top/cpu/immdec/imm31_reg_0[0]
    SLICE_X47Y38         LUT6 (Prop_lut6_I4_O)        0.313    15.834 f  serv_rf_top/cpu/immdec/funct3[2]_i_3/O
                         net (fo=3, routed)           0.653    16.487    cfu_1/dat_reg[2]_0
    SLICE_X44Y38         LUT3 (Prop_lut3_I1_O)        0.149    16.636 f  cfu_1/dat[31]_i_4/O
                         net (fo=34, routed)          1.076    17.712    serv_rf_top/cpu/decode/dat_reg[31]
    SLICE_X40Y46         LUT5 (Prop_lut5_I1_O)        0.358    18.070 r  serv_rf_top/cpu/decode/dat[31]_i_1/O
                         net (fo=32, routed)          1.021    19.092    serv_rf_top/cpu/bufreg2/E[0]
    SLICE_X49Y49         FDRE                                         r  serv_rf_top/cpu/bufreg2/dat_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.868    14.635    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.100    14.735 r  clk100_inst/O
                         net (fo=9, routed)           1.287    16.022    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.105 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.682    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.773 r  BUFG/O
                         net (fo=2924, routed)        1.452    19.225    serv_rf_top/cpu/bufreg2/out
    SLICE_X49Y49         FDRE                                         r  serv_rf_top/cpu/bufreg2/dat_reg[29]/C
                         clock pessimism              0.946    20.171    
                         clock uncertainty           -0.057    20.114    
    SLICE_X49Y49         FDRE (Setup_fdre_C_CE)      -0.407    19.707    serv_rf_top/cpu/bufreg2/dat_reg[29]
  -------------------------------------------------------------------
                         required time                         19.707    
                         arrival time                         -19.092    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            serv_rf_top/rf_ram_if/rcnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.744ns  (logic 4.398ns (50.299%)  route 4.346ns (49.701%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.218ns = ( 19.218 - 10.000 ) 
    Source Clock Delay      (SCD):    10.229ns
    Clock Pessimism Removal (CPR):    0.932ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.253     5.170    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.294 r  clk100_inst/O
                         net (fo=9, routed)           1.491     6.785    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.873 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.529    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.625 r  BUFG/O
                         net (fo=2924, routed)        1.605    10.229    sys_clk
    RAMB18_X1Y13         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454    12.683 r  tag_mem_reg/DOADO[3]
                         net (fo=9, routed)           1.398    14.081    serv_rf_top/cpu/bufreg/DOADO[3]
    SLICE_X47Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.205 r  serv_rf_top/cpu/bufreg/tag_mem_reg_i_41/O
                         net (fo=1, routed)           0.000    14.205    serv_rf_top/cpu/bufreg/tag_mem_reg_i_41_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.755 r  serv_rf_top/cpu/bufreg/tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.755    serv_rf_top/cpu/bufreg/tag_mem_reg_i_34_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.983 r  serv_rf_top/cpu/bufreg/tag_mem_reg_i_31/CO[2]
                         net (fo=6, routed)           0.538    15.521    serv_rf_top/cpu/immdec/imm31_reg_0[0]
    SLICE_X47Y38         LUT6 (Prop_lut6_I4_O)        0.313    15.834 f  serv_rf_top/cpu/immdec/funct3[2]_i_3/O
                         net (fo=3, routed)           0.653    16.487    cfu_1/dat_reg[2]_0
    SLICE_X44Y38         LUT3 (Prop_lut3_I1_O)        0.149    16.636 f  cfu_1/dat[31]_i_4/O
                         net (fo=34, routed)          0.372    17.008    serv_rf_top/cpu/decode/dat_reg[31]
    SLICE_X43Y38         LUT6 (Prop_lut6_I3_O)        0.332    17.340 r  serv_rf_top/cpu/decode/rcnt[4]_i_4/O
                         net (fo=1, routed)           0.442    17.782    serv_rf_top/cpu/state/rcnt_reg[0]
    SLICE_X37Y38         LUT4 (Prop_lut4_I0_O)        0.124    17.906 r  serv_rf_top/cpu/state/rcnt[4]_i_3/O
                         net (fo=3, routed)           0.613    18.519    serv_rf_top/cpu/state/rcnt[4]_i_3_n_0
    SLICE_X41Y39         LUT4 (Prop_lut4_I0_O)        0.124    18.643 r  serv_rf_top/cpu/state/rcnt[4]_i_1/O
                         net (fo=4, routed)           0.330    18.973    serv_rf_top/rf_ram_if/rcnt[0]
    SLICE_X43Y39         FDRE                                         r  serv_rf_top/rf_ram_if/rcnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.868    14.635    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.100    14.735 r  clk100_inst/O
                         net (fo=9, routed)           1.287    16.022    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.105 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.682    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.773 r  BUFG/O
                         net (fo=2924, routed)        1.445    19.218    serv_rf_top/rf_ram_if/out
    SLICE_X43Y39         FDRE                                         r  serv_rf_top/rf_ram_if/rcnt_reg[0]/C
                         clock pessimism              0.932    20.150    
                         clock uncertainty           -0.057    20.093    
    SLICE_X43Y39         FDRE (Setup_fdre_C_R)       -0.429    19.664    serv_rf_top/rf_ram_if/rcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         19.664    
                         arrival time                         -18.973    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            serv_rf_top/rf_ram_if/rcnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.744ns  (logic 4.398ns (50.299%)  route 4.346ns (49.701%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.218ns = ( 19.218 - 10.000 ) 
    Source Clock Delay      (SCD):    10.229ns
    Clock Pessimism Removal (CPR):    0.932ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.253     5.170    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.294 r  clk100_inst/O
                         net (fo=9, routed)           1.491     6.785    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.873 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.529    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.625 r  BUFG/O
                         net (fo=2924, routed)        1.605    10.229    sys_clk
    RAMB18_X1Y13         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454    12.683 r  tag_mem_reg/DOADO[3]
                         net (fo=9, routed)           1.398    14.081    serv_rf_top/cpu/bufreg/DOADO[3]
    SLICE_X47Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.205 r  serv_rf_top/cpu/bufreg/tag_mem_reg_i_41/O
                         net (fo=1, routed)           0.000    14.205    serv_rf_top/cpu/bufreg/tag_mem_reg_i_41_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.755 r  serv_rf_top/cpu/bufreg/tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.755    serv_rf_top/cpu/bufreg/tag_mem_reg_i_34_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.983 r  serv_rf_top/cpu/bufreg/tag_mem_reg_i_31/CO[2]
                         net (fo=6, routed)           0.538    15.521    serv_rf_top/cpu/immdec/imm31_reg_0[0]
    SLICE_X47Y38         LUT6 (Prop_lut6_I4_O)        0.313    15.834 f  serv_rf_top/cpu/immdec/funct3[2]_i_3/O
                         net (fo=3, routed)           0.653    16.487    cfu_1/dat_reg[2]_0
    SLICE_X44Y38         LUT3 (Prop_lut3_I1_O)        0.149    16.636 f  cfu_1/dat[31]_i_4/O
                         net (fo=34, routed)          0.372    17.008    serv_rf_top/cpu/decode/dat_reg[31]
    SLICE_X43Y38         LUT6 (Prop_lut6_I3_O)        0.332    17.340 r  serv_rf_top/cpu/decode/rcnt[4]_i_4/O
                         net (fo=1, routed)           0.442    17.782    serv_rf_top/cpu/state/rcnt_reg[0]
    SLICE_X37Y38         LUT4 (Prop_lut4_I0_O)        0.124    17.906 r  serv_rf_top/cpu/state/rcnt[4]_i_3/O
                         net (fo=3, routed)           0.613    18.519    serv_rf_top/cpu/state/rcnt[4]_i_3_n_0
    SLICE_X41Y39         LUT4 (Prop_lut4_I0_O)        0.124    18.643 r  serv_rf_top/cpu/state/rcnt[4]_i_1/O
                         net (fo=4, routed)           0.330    18.973    serv_rf_top/rf_ram_if/rcnt[0]
    SLICE_X43Y39         FDRE                                         r  serv_rf_top/rf_ram_if/rcnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.868    14.635    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.100    14.735 r  clk100_inst/O
                         net (fo=9, routed)           1.287    16.022    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.105 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.682    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.773 r  BUFG/O
                         net (fo=2924, routed)        1.445    19.218    serv_rf_top/rf_ram_if/out
    SLICE_X43Y39         FDRE                                         r  serv_rf_top/rf_ram_if/rcnt_reg[2]/C
                         clock pessimism              0.932    20.150    
                         clock uncertainty           -0.057    20.093    
    SLICE_X43Y39         FDRE (Setup_fdre_C_R)       -0.429    19.664    serv_rf_top/rf_ram_if/rcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         19.664    
                         arrival time                         -18.973    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            serv_rf_top/rf_ram_if/rcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.744ns  (logic 4.398ns (50.299%)  route 4.346ns (49.701%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.218ns = ( 19.218 - 10.000 ) 
    Source Clock Delay      (SCD):    10.229ns
    Clock Pessimism Removal (CPR):    0.932ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.253     5.170    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.294 r  clk100_inst/O
                         net (fo=9, routed)           1.491     6.785    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.873 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.529    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.625 r  BUFG/O
                         net (fo=2924, routed)        1.605    10.229    sys_clk
    RAMB18_X1Y13         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454    12.683 r  tag_mem_reg/DOADO[3]
                         net (fo=9, routed)           1.398    14.081    serv_rf_top/cpu/bufreg/DOADO[3]
    SLICE_X47Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.205 r  serv_rf_top/cpu/bufreg/tag_mem_reg_i_41/O
                         net (fo=1, routed)           0.000    14.205    serv_rf_top/cpu/bufreg/tag_mem_reg_i_41_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.755 r  serv_rf_top/cpu/bufreg/tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.755    serv_rf_top/cpu/bufreg/tag_mem_reg_i_34_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.983 r  serv_rf_top/cpu/bufreg/tag_mem_reg_i_31/CO[2]
                         net (fo=6, routed)           0.538    15.521    serv_rf_top/cpu/immdec/imm31_reg_0[0]
    SLICE_X47Y38         LUT6 (Prop_lut6_I4_O)        0.313    15.834 f  serv_rf_top/cpu/immdec/funct3[2]_i_3/O
                         net (fo=3, routed)           0.653    16.487    cfu_1/dat_reg[2]_0
    SLICE_X44Y38         LUT3 (Prop_lut3_I1_O)        0.149    16.636 f  cfu_1/dat[31]_i_4/O
                         net (fo=34, routed)          0.372    17.008    serv_rf_top/cpu/decode/dat_reg[31]
    SLICE_X43Y38         LUT6 (Prop_lut6_I3_O)        0.332    17.340 r  serv_rf_top/cpu/decode/rcnt[4]_i_4/O
                         net (fo=1, routed)           0.442    17.782    serv_rf_top/cpu/state/rcnt_reg[0]
    SLICE_X37Y38         LUT4 (Prop_lut4_I0_O)        0.124    17.906 r  serv_rf_top/cpu/state/rcnt[4]_i_3/O
                         net (fo=3, routed)           0.613    18.519    serv_rf_top/cpu/state/rcnt[4]_i_3_n_0
    SLICE_X41Y39         LUT4 (Prop_lut4_I0_O)        0.124    18.643 r  serv_rf_top/cpu/state/rcnt[4]_i_1/O
                         net (fo=4, routed)           0.330    18.973    serv_rf_top/rf_ram_if/rcnt[0]
    SLICE_X43Y39         FDRE                                         r  serv_rf_top/rf_ram_if/rcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.868    14.635    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.100    14.735 r  clk100_inst/O
                         net (fo=9, routed)           1.287    16.022    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.105 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.682    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.773 r  BUFG/O
                         net (fo=2924, routed)        1.445    19.218    serv_rf_top/rf_ram_if/out
    SLICE_X43Y39         FDRE                                         r  serv_rf_top/rf_ram_if/rcnt_reg[3]/C
                         clock pessimism              0.932    20.150    
                         clock uncertainty           -0.057    20.093    
    SLICE_X43Y39         FDRE (Setup_fdre_C_R)       -0.429    19.664    serv_rf_top/rf_ram_if/rcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         19.664    
                         arrival time                         -18.973    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            serv_rf_top/rf_ram_if/rcnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.744ns  (logic 4.398ns (50.299%)  route 4.346ns (49.701%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.218ns = ( 19.218 - 10.000 ) 
    Source Clock Delay      (SCD):    10.229ns
    Clock Pessimism Removal (CPR):    0.932ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.253     5.170    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.294 r  clk100_inst/O
                         net (fo=9, routed)           1.491     6.785    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.873 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.529    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.625 r  BUFG/O
                         net (fo=2924, routed)        1.605    10.229    sys_clk
    RAMB18_X1Y13         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454    12.683 r  tag_mem_reg/DOADO[3]
                         net (fo=9, routed)           1.398    14.081    serv_rf_top/cpu/bufreg/DOADO[3]
    SLICE_X47Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.205 r  serv_rf_top/cpu/bufreg/tag_mem_reg_i_41/O
                         net (fo=1, routed)           0.000    14.205    serv_rf_top/cpu/bufreg/tag_mem_reg_i_41_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.755 r  serv_rf_top/cpu/bufreg/tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.755    serv_rf_top/cpu/bufreg/tag_mem_reg_i_34_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.983 r  serv_rf_top/cpu/bufreg/tag_mem_reg_i_31/CO[2]
                         net (fo=6, routed)           0.538    15.521    serv_rf_top/cpu/immdec/imm31_reg_0[0]
    SLICE_X47Y38         LUT6 (Prop_lut6_I4_O)        0.313    15.834 f  serv_rf_top/cpu/immdec/funct3[2]_i_3/O
                         net (fo=3, routed)           0.653    16.487    cfu_1/dat_reg[2]_0
    SLICE_X44Y38         LUT3 (Prop_lut3_I1_O)        0.149    16.636 f  cfu_1/dat[31]_i_4/O
                         net (fo=34, routed)          0.372    17.008    serv_rf_top/cpu/decode/dat_reg[31]
    SLICE_X43Y38         LUT6 (Prop_lut6_I3_O)        0.332    17.340 r  serv_rf_top/cpu/decode/rcnt[4]_i_4/O
                         net (fo=1, routed)           0.442    17.782    serv_rf_top/cpu/state/rcnt_reg[0]
    SLICE_X37Y38         LUT4 (Prop_lut4_I0_O)        0.124    17.906 r  serv_rf_top/cpu/state/rcnt[4]_i_3/O
                         net (fo=3, routed)           0.613    18.519    serv_rf_top/cpu/state/rcnt[4]_i_3_n_0
    SLICE_X41Y39         LUT4 (Prop_lut4_I0_O)        0.124    18.643 r  serv_rf_top/cpu/state/rcnt[4]_i_1/O
                         net (fo=4, routed)           0.330    18.973    serv_rf_top/rf_ram_if/rcnt[0]
    SLICE_X43Y39         FDRE                                         r  serv_rf_top/rf_ram_if/rcnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.868    14.635    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.100    14.735 r  clk100_inst/O
                         net (fo=9, routed)           1.287    16.022    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.105 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.682    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.773 r  BUFG/O
                         net (fo=2924, routed)        1.445    19.218    serv_rf_top/rf_ram_if/out
    SLICE_X43Y39         FDRE                                         r  serv_rf_top/rf_ram_if/rcnt_reg[4]/C
                         clock pessimism              0.932    20.150    
                         clock uncertainty           -0.057    20.093    
    SLICE_X43Y39         FDRE (Setup_fdre_C_R)       -0.429    19.664    serv_rf_top/rf_ram_if/rcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         19.664    
                         arrival time                         -18.973    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.706ns  (required time - arrival time)
  Source:                 serv_rf_top/cpu/bufreg/data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cfu_1/smallsum_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.261ns  (logic 5.086ns (54.917%)  route 4.175ns (45.083%))
  Logic Levels:           14  (CARRY4=9 LUT2=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.220ns = ( 19.220 - 10.000 ) 
    Source Clock Delay      (SCD):    10.190ns
    Clock Pessimism Removal (CPR):    0.932ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.253     5.170    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.294 r  clk100_inst/O
                         net (fo=9, routed)           1.491     6.785    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.873 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.529    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.625 r  BUFG/O
                         net (fo=2924, routed)        1.565    10.190    serv_rf_top/cpu/bufreg/out
    SLICE_X45Y39         FDRE                                         r  serv_rf_top/cpu/bufreg/data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y39         FDRE (Prop_fdre_C_Q)         0.456    10.646 r  serv_rf_top/cpu/bufreg/data_reg[16]/Q
                         net (fo=16, routed)          1.233    11.879    serv_rf_top/cpu/bufreg2/bigsum_reg[11]_i_20[14]
    SLICE_X46Y44         LUT4 (Prop_lut4_I3_O)        0.124    12.003 r  serv_rf_top/cpu/bufreg2/bigsum[3]_i_8/O
                         net (fo=1, routed)           0.490    12.492    serv_rf_top/cpu/bufreg/bigsum_reg[3][0]
    SLICE_X44Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.890 r  serv_rf_top/cpu/bufreg/bigsum_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.890    serv_rf_top/cpu/bufreg/bigsum_reg[3]_i_2_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.224 r  serv_rf_top/cpu/bufreg/bigsum_reg[11]_i_21/O[1]
                         net (fo=3, routed)           0.677    13.901    serv_rf_top/cpu/bufreg/bigsum_reg[11]_i_21_n_6
    SLICE_X43Y44         LUT5 (Prop_lut5_I0_O)        0.303    14.204 r  serv_rf_top/cpu/bufreg/bigsum[7]_i_10/O
                         net (fo=1, routed)           0.000    14.204    serv_rf_top/cpu/bufreg/bigsum[7]_i_10_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.605 r  serv_rf_top/cpu/bufreg/bigsum_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.605    serv_rf_top/cpu/bufreg/bigsum_reg[7]_i_2_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.827 r  serv_rf_top/cpu/bufreg/bigsum_reg[11]_i_3/O[0]
                         net (fo=2, routed)           0.585    15.412    cfu_1/C[7]
    SLICE_X40Y43         LUT2 (Prop_lut2_I0_O)        0.299    15.711 r  cfu_1/bigsum[7]_i_3/O
                         net (fo=1, routed)           0.000    15.711    cfu_1/bigsum[7]_i_3_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.112 r  cfu_1/bigsum_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.112    cfu_1/bigsum_reg[7]_i_1_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    16.347 r  cfu_1/bigsum_reg[11]_i_1/O[0]
                         net (fo=4, routed)           0.589    16.936    bigsum0[8]
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.299    17.235 r  smallsum[31]_i_10/O
                         net (fo=1, routed)           0.000    17.235    serv_rf_top/cpu/bufreg2/smallsum_reg[31][1]
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    17.813 r  serv_rf_top/cpu/bufreg2/smallsum_reg[31]_i_4/O[2]
                         net (fo=3, routed)           0.602    18.415    cfu_1/C__0[8]
    SLICE_X43Y42         LUT2 (Prop_lut2_I0_O)        0.301    18.716 r  cfu_1/smallsum[11]_i_3/O
                         net (fo=1, routed)           0.000    18.716    serv_rf_top/cpu/bufreg2/smallsum_reg[11]_0[3]
    SLICE_X43Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.117 r  serv_rf_top/cpu/bufreg2/smallsum_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.117    serv_rf_top/cpu/bufreg2/smallsum_reg[11]_i_1_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.451 r  serv_rf_top/cpu/bufreg2/smallsum_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    19.451    cfu_1/smallsum_reg[31]_1[13]
    SLICE_X43Y43         FDRE                                         r  cfu_1/smallsum_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.868    14.635    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.100    14.735 r  clk100_inst/O
                         net (fo=9, routed)           1.287    16.022    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.105 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.682    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.773 r  BUFG/O
                         net (fo=2924, routed)        1.447    19.220    cfu_1/out
    SLICE_X43Y43         FDRE                                         r  cfu_1/smallsum_reg[13]/C
                         clock pessimism              0.932    20.152    
                         clock uncertainty           -0.057    20.095    
    SLICE_X43Y43         FDRE (Setup_fdre_C_D)        0.062    20.157    cfu_1/smallsum_reg[13]
  -------------------------------------------------------------------
                         required time                         20.157    
                         arrival time                         -19.451    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 soc_sdram_zqcs_timer_count1_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_sdram_bankmachine6_twtpcon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.487ns  (logic 2.098ns (24.720%)  route 6.389ns (75.279%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.219ns = ( 19.219 - 10.000 ) 
    Source Clock Delay      (SCD):    10.255ns
    Clock Pessimism Removal (CPR):    0.932ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.253     5.170    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.294 r  clk100_inst/O
                         net (fo=9, routed)           1.491     6.785    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.873 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.529    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.625 r  BUFG/O
                         net (fo=2924, routed)        1.630    10.255    sys_clk
    SLICE_X59Y34         FDSE                                         r  soc_sdram_zqcs_timer_count1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y34         FDSE (Prop_fdse_C_Q)         0.456    10.711 r  soc_sdram_zqcs_timer_count1_reg[13]/Q
                         net (fo=3, routed)           0.821    11.532    soc_sdram_zqcs_timer_count1_reg[13]
    SLICE_X60Y33         LUT4 (Prop_lut4_I1_O)        0.124    11.656 r  soc_builder_basesoc_bankmachine1_state[3]_i_17/O
                         net (fo=1, routed)           0.556    12.212    soc_builder_basesoc_bankmachine1_state[3]_i_17_n_0
    SLICE_X58Y34         LUT5 (Prop_lut5_I4_O)        0.124    12.336 f  soc_builder_basesoc_bankmachine1_state[3]_i_13/O
                         net (fo=1, routed)           0.446    12.782    soc_builder_basesoc_bankmachine1_state[3]_i_13_n_0
    SLICE_X60Y33         LUT6 (Prop_lut6_I4_O)        0.124    12.906 r  soc_builder_basesoc_bankmachine1_state[3]_i_6/O
                         net (fo=86, routed)          1.269    14.175    soc_builder_basesoc_bankmachine1_state[3]_i_6_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.299 f  soc_sdram_bankmachine5_twtpcon_ready_i_3/O
                         net (fo=3, routed)           0.875    15.173    soc_sdram_bankmachine5_twtpcon_ready_i_3_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I3_O)        0.124    15.297 f  soc_sdram_trrdcon_count_i_6/O
                         net (fo=1, routed)           0.000    15.297    soc_sdram_trrdcon_count_i_6_n_0
    SLICE_X40Y33         MUXF7 (Prop_muxf7_I1_O)      0.217    15.514 f  soc_sdram_trrdcon_count_reg_i_2/O
                         net (fo=12, routed)          0.536    16.050    soc_sdram_trrdcon_count_reg_i_2_n_0
    SLICE_X40Y33         LUT5 (Prop_lut5_I2_O)        0.328    16.378 f  soc_sdram_trrdcon_count_i_4/O
                         net (fo=37, routed)          0.643    17.021    soc_sdram_trrdcon_count_i_4_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I2_O)        0.327    17.348 r  soc_sdram_bankmachine6_twtpcon_ready_i_3/O
                         net (fo=5, routed)           0.853    18.201    soc_sdram_bankmachine6_twtpcon_valid
    SLICE_X49Y36         LUT2 (Prop_lut2_I1_O)        0.150    18.351 r  soc_sdram_bankmachine6_twtpcon_ready_i_1/O
                         net (fo=1, routed)           0.391    18.742    soc_sdram_bankmachine6_twtpcon_ready_i_1_n_0
    SLICE_X49Y36         FDRE                                         r  soc_sdram_bankmachine6_twtpcon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.868    14.635    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.100    14.735 r  clk100_inst/O
                         net (fo=9, routed)           1.287    16.022    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.105 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.682    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.773 r  BUFG/O
                         net (fo=2924, routed)        1.446    19.219    sys_clk
    SLICE_X49Y36         FDRE                                         r  soc_sdram_bankmachine6_twtpcon_ready_reg/C
                         clock pessimism              0.932    20.151    
                         clock uncertainty           -0.057    20.094    
    SLICE_X49Y36         FDRE (Setup_fdre_C_R)       -0.637    19.457    soc_sdram_bankmachine6_twtpcon_ready_reg
  -------------------------------------------------------------------
                         required time                         19.457    
                         arrival time                         -18.742    
  -------------------------------------------------------------------
                         slack                                  0.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 soc_scratch_storage_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_builder_csr_bankarray_interface0_bank_bus_dat_r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.245%)  route 0.200ns (51.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.462ns
    Source Clock Delay      (SCD):    3.592ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.760     1.737    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.782 r  clk100_inst/O
                         net (fo=9, routed)           0.668     2.450    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.500 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     3.001    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.027 r  BUFG/O
                         net (fo=2924, routed)        0.565     3.592    sys_clk
    SLICE_X53Y50         FDRE                                         r  soc_scratch_storage_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.141     3.733 r  soc_scratch_storage_reg[23]/Q
                         net (fo=1, routed)           0.200     3.932    soc_scratch_storage[23]
    SLICE_X53Y49         LUT6 (Prop_lut6_I5_O)        0.045     3.977 r  soc_builder_csr_bankarray_interface0_bank_bus_dat_r[23]_i_1/O
                         net (fo=1, routed)           0.000     3.977    soc_builder_csr_bankarray_interface0_bank_bus_dat_r[23]_i_1_n_0
    SLICE_X53Y49         FDRE                                         r  soc_builder_csr_bankarray_interface0_bank_bus_dat_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.120     2.184    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.056     2.240 r  clk100_inst/O
                         net (fo=9, routed)           0.757     2.997    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.050 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.596    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.625 r  BUFG/O
                         net (fo=2924, routed)        0.838     4.462    sys_clk
    SLICE_X53Y49         FDRE                                         r  soc_builder_csr_bankarray_interface0_bank_bus_dat_r_reg[23]/C
                         clock pessimism             -0.598     3.865    
    SLICE_X53Y49         FDRE (Hold_fdre_C_D)         0.091     3.956    soc_builder_csr_bankarray_interface0_bank_bus_dat_r_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.956    
                         arrival time                           3.977    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.461ns
    Source Clock Delay      (SCD):    3.593ns
    Clock Pessimism Removal (CPR):    0.856ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.760     1.737    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.782 r  clk100_inst/O
                         net (fo=9, routed)           0.668     2.450    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.500 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     3.001    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.027 r  BUFG/O
                         net (fo=2924, routed)        0.566     3.593    sys_clk
    SLICE_X53Y44         FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.141     3.734 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.940    storage_reg_0_15_0_5/ADDRD0
    SLICE_X52Y44         RAMD32                                       r  storage_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.120     2.184    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.056     2.240 r  clk100_inst/O
                         net (fo=9, routed)           0.757     2.997    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.050 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.596    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.625 r  BUFG/O
                         net (fo=2924, routed)        0.837     4.461    storage_reg_0_15_0_5/WCLK
    SLICE_X52Y44         RAMD32                                       r  storage_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.856     3.606    
    SLICE_X52Y44         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.916    storage_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -3.916    
                         arrival time                           3.940    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.461ns
    Source Clock Delay      (SCD):    3.593ns
    Clock Pessimism Removal (CPR):    0.856ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.760     1.737    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.782 r  clk100_inst/O
                         net (fo=9, routed)           0.668     2.450    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.500 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     3.001    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.027 r  BUFG/O
                         net (fo=2924, routed)        0.566     3.593    sys_clk
    SLICE_X53Y44         FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.141     3.734 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.940    storage_reg_0_15_0_5/ADDRD0
    SLICE_X52Y44         RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.120     2.184    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.056     2.240 r  clk100_inst/O
                         net (fo=9, routed)           0.757     2.997    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.050 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.596    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.625 r  BUFG/O
                         net (fo=2924, routed)        0.837     4.461    storage_reg_0_15_0_5/WCLK
    SLICE_X52Y44         RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.856     3.606    
    SLICE_X52Y44         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.916    storage_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.916    
                         arrival time                           3.940    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.461ns
    Source Clock Delay      (SCD):    3.593ns
    Clock Pessimism Removal (CPR):    0.856ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.760     1.737    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.782 r  clk100_inst/O
                         net (fo=9, routed)           0.668     2.450    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.500 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     3.001    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.027 r  BUFG/O
                         net (fo=2924, routed)        0.566     3.593    sys_clk
    SLICE_X53Y44         FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.141     3.734 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.940    storage_reg_0_15_0_5/ADDRD0
    SLICE_X52Y44         RAMD32                                       r  storage_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.120     2.184    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.056     2.240 r  clk100_inst/O
                         net (fo=9, routed)           0.757     2.997    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.050 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.596    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.625 r  BUFG/O
                         net (fo=2924, routed)        0.837     4.461    storage_reg_0_15_0_5/WCLK
    SLICE_X52Y44         RAMD32                                       r  storage_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.856     3.606    
    SLICE_X52Y44         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.916    storage_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -3.916    
                         arrival time                           3.940    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.461ns
    Source Clock Delay      (SCD):    3.593ns
    Clock Pessimism Removal (CPR):    0.856ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.760     1.737    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.782 r  clk100_inst/O
                         net (fo=9, routed)           0.668     2.450    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.500 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     3.001    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.027 r  BUFG/O
                         net (fo=2924, routed)        0.566     3.593    sys_clk
    SLICE_X53Y44         FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.141     3.734 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.940    storage_reg_0_15_0_5/ADDRD0
    SLICE_X52Y44         RAMD32                                       r  storage_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.120     2.184    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.056     2.240 r  clk100_inst/O
                         net (fo=9, routed)           0.757     2.997    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.050 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.596    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.625 r  BUFG/O
                         net (fo=2924, routed)        0.837     4.461    storage_reg_0_15_0_5/WCLK
    SLICE_X52Y44         RAMD32                                       r  storage_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.856     3.606    
    SLICE_X52Y44         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.916    storage_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.916    
                         arrival time                           3.940    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.461ns
    Source Clock Delay      (SCD):    3.593ns
    Clock Pessimism Removal (CPR):    0.856ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.760     1.737    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.782 r  clk100_inst/O
                         net (fo=9, routed)           0.668     2.450    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.500 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     3.001    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.027 r  BUFG/O
                         net (fo=2924, routed)        0.566     3.593    sys_clk
    SLICE_X53Y44         FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.141     3.734 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.940    storage_reg_0_15_0_5/ADDRD0
    SLICE_X52Y44         RAMD32                                       r  storage_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.120     2.184    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.056     2.240 r  clk100_inst/O
                         net (fo=9, routed)           0.757     2.997    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.050 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.596    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.625 r  BUFG/O
                         net (fo=2924, routed)        0.837     4.461    storage_reg_0_15_0_5/WCLK
    SLICE_X52Y44         RAMD32                                       r  storage_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.856     3.606    
    SLICE_X52Y44         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.916    storage_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -3.916    
                         arrival time                           3.940    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.461ns
    Source Clock Delay      (SCD):    3.593ns
    Clock Pessimism Removal (CPR):    0.856ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.760     1.737    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.782 r  clk100_inst/O
                         net (fo=9, routed)           0.668     2.450    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.500 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     3.001    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.027 r  BUFG/O
                         net (fo=2924, routed)        0.566     3.593    sys_clk
    SLICE_X53Y44         FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.141     3.734 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.940    storage_reg_0_15_0_5/ADDRD0
    SLICE_X52Y44         RAMD32                                       r  storage_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.120     2.184    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.056     2.240 r  clk100_inst/O
                         net (fo=9, routed)           0.757     2.997    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.050 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.596    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.625 r  BUFG/O
                         net (fo=2924, routed)        0.837     4.461    storage_reg_0_15_0_5/WCLK
    SLICE_X52Y44         RAMD32                                       r  storage_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.856     3.606    
    SLICE_X52Y44         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.916    storage_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.916    
                         arrival time                           3.940    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.461ns
    Source Clock Delay      (SCD):    3.593ns
    Clock Pessimism Removal (CPR):    0.856ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.760     1.737    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.782 r  clk100_inst/O
                         net (fo=9, routed)           0.668     2.450    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.500 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     3.001    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.027 r  BUFG/O
                         net (fo=2924, routed)        0.566     3.593    sys_clk
    SLICE_X53Y44         FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.141     3.734 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.940    storage_reg_0_15_0_5/ADDRD0
    SLICE_X52Y44         RAMS32                                       r  storage_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.120     2.184    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.056     2.240 r  clk100_inst/O
                         net (fo=9, routed)           0.757     2.997    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.050 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.596    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.625 r  BUFG/O
                         net (fo=2924, routed)        0.837     4.461    storage_reg_0_15_0_5/WCLK
    SLICE_X52Y44         RAMS32                                       r  storage_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.856     3.606    
    SLICE_X52Y44         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.916    storage_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -3.916    
                         arrival time                           3.940    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.461ns
    Source Clock Delay      (SCD):    3.593ns
    Clock Pessimism Removal (CPR):    0.856ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.760     1.737    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.782 r  clk100_inst/O
                         net (fo=9, routed)           0.668     2.450    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.500 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     3.001    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.027 r  BUFG/O
                         net (fo=2924, routed)        0.566     3.593    sys_clk
    SLICE_X53Y44         FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.141     3.734 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.940    storage_reg_0_15_0_5/ADDRD0
    SLICE_X52Y44         RAMS32                                       r  storage_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.120     2.184    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.056     2.240 r  clk100_inst/O
                         net (fo=9, routed)           0.757     2.997    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.050 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.596    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.625 r  BUFG/O
                         net (fo=2924, routed)        0.837     4.461    storage_reg_0_15_0_5/WCLK
    SLICE_X52Y44         RAMS32                                       r  storage_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.856     3.606    
    SLICE_X52Y44         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.916    storage_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.916    
                         arrival time                           3.940    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.457ns
    Source Clock Delay      (SCD):    3.590ns
    Clock Pessimism Removal (CPR):    0.855ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.760     1.737    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.782 r  clk100_inst/O
                         net (fo=9, routed)           0.668     2.450    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.500 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     3.001    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.027 r  BUFG/O
                         net (fo=2924, routed)        0.563     3.590    sys_clk
    SLICE_X47Y40         FDRE                                         r  soc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDRE (Prop_fdre_C_Q)         0.141     3.731 r  soc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     3.949    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X46Y40         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.120     2.184    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.056     2.240 r  clk100_inst/O
                         net (fo=9, routed)           0.757     2.997    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.050 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.596    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.625 r  BUFG/O
                         net (fo=2924, routed)        0.833     4.457    storage_1_reg_0_15_0_5/WCLK
    SLICE_X46Y40         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.855     3.603    
    SLICE_X46Y40         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.913    storage_1_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -3.913    
                         arrival time                           3.949    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y19    serv_rf_top/rf_ram/memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y19    data_mem_grain14_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y12    data_mem_grain8_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y10    data_mem_grain15_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6     rom_dat0_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11    rom_dat0_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10    sram_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y11    data_mem_grain1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y8     data_mem_grain9_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5     rom_dat0_reg_3/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y31    storage_6_reg_0_7_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y31    storage_6_reg_0_7_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y31    storage_6_reg_0_7_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y31    storage_6_reg_0_7_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y31    storage_6_reg_0_7_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y31    storage_6_reg_0_7_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y31    storage_6_reg_0_7_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y31    storage_6_reg_0_7_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y28    storage_7_reg_0_7_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y28    storage_7_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y32    storage_6_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y32    storage_6_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y32    storage_6_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y32    storage_6_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y32    storage_6_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y32    storage_6_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y32    storage_6_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y32    storage_6_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y40    storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y40    storage_1_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout2
  To Clock:  soc_crg_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout2
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y14    OSERDESE2_4/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y30    OSERDESE2_40/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y35    OSERDESE2_41/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y27    OSERDESE2_42/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y34    OSERDESE2_43/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y28    OSERDESE2_44/CLK
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y46    ISERDESE2_1/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout3
  To Clock:  soc_crg_clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout3
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3   BUFG_3/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_25/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_26/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout4
  To Clock:  soc_crg_clkout4

Setup :            0  Failing Endpoints,  Worst Slack        1.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.280ns
    Source Clock Delay      (SCD):    10.249ns
    Clock Pessimism Removal (CPR):    0.969ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.253     5.170    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.294 r  clk100_inst/O
                         net (fo=9, routed)           1.491     6.785    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.873 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.529    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.625 r  BUFG_4/O
                         net (fo=8, routed)           1.624    10.249    idelay_clk
    SLICE_X65Y28         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDPE (Prop_fdpe_C_Q)         0.456    10.705 r  FDPE_8/Q
                         net (fo=1, routed)           0.190    10.895    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X65Y28         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R2                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     2.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     4.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     4.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.868     6.635    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.100     6.735 r  clk100_inst/O
                         net (fo=9, routed)           1.287     8.022    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     8.105 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576     9.682    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.773 r  BUFG_4/O
                         net (fo=8, routed)           1.507    11.280    idelay_clk
    SLICE_X65Y28         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.969    12.249    
                         clock uncertainty           -0.053    12.196    
    SLICE_X65Y28         FDPE (Setup_fdpe_C_D)       -0.047    12.149    FDPE_9
  -------------------------------------------------------------------
                         required time                         12.149    
                         arrival time                         -10.895    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             2.513ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 0.718ns (32.206%)  route 1.511ns (67.794%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.277ns = ( 14.277 - 5.000 ) 
    Source Clock Delay      (SCD):    10.245ns
    Clock Pessimism Removal (CPR):    0.968ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.253     5.170    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.294 r  clk100_inst/O
                         net (fo=9, routed)           1.491     6.785    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.873 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.529    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.625 r  BUFG_4/O
                         net (fo=8, routed)           1.620    10.245    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.419    10.664 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.899    11.563    soc_crg_reset_counter[1]
    SLICE_X65Y26         LUT4 (Prop_lut4_I0_O)        0.299    11.862 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.612    12.474    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.868     9.635    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.100     9.735 r  clk100_inst/O
                         net (fo=9, routed)           1.287    11.022    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.105 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.682    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.773 r  BUFG_4/O
                         net (fo=8, routed)           1.504    14.277    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.968    15.245    
                         clock uncertainty           -0.053    15.192    
    SLICE_X65Y26         FDSE (Setup_fdse_C_CE)      -0.205    14.987    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                         -12.474    
  -------------------------------------------------------------------
                         slack                                  2.513    

Slack (MET) :             2.513ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 0.718ns (32.206%)  route 1.511ns (67.794%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.277ns = ( 14.277 - 5.000 ) 
    Source Clock Delay      (SCD):    10.245ns
    Clock Pessimism Removal (CPR):    0.968ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.253     5.170    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.294 r  clk100_inst/O
                         net (fo=9, routed)           1.491     6.785    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.873 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.529    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.625 r  BUFG_4/O
                         net (fo=8, routed)           1.620    10.245    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.419    10.664 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.899    11.563    soc_crg_reset_counter[1]
    SLICE_X65Y26         LUT4 (Prop_lut4_I0_O)        0.299    11.862 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.612    12.474    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.868     9.635    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.100     9.735 r  clk100_inst/O
                         net (fo=9, routed)           1.287    11.022    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.105 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.682    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.773 r  BUFG_4/O
                         net (fo=8, routed)           1.504    14.277    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.968    15.245    
                         clock uncertainty           -0.053    15.192    
    SLICE_X65Y26         FDSE (Setup_fdse_C_CE)      -0.205    14.987    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                         -12.474    
  -------------------------------------------------------------------
                         slack                                  2.513    

Slack (MET) :             2.513ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 0.718ns (32.206%)  route 1.511ns (67.794%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.277ns = ( 14.277 - 5.000 ) 
    Source Clock Delay      (SCD):    10.245ns
    Clock Pessimism Removal (CPR):    0.968ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.253     5.170    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.294 r  clk100_inst/O
                         net (fo=9, routed)           1.491     6.785    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.873 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.529    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.625 r  BUFG_4/O
                         net (fo=8, routed)           1.620    10.245    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.419    10.664 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.899    11.563    soc_crg_reset_counter[1]
    SLICE_X65Y26         LUT4 (Prop_lut4_I0_O)        0.299    11.862 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.612    12.474    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.868     9.635    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.100     9.735 r  clk100_inst/O
                         net (fo=9, routed)           1.287    11.022    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.105 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.682    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.773 r  BUFG_4/O
                         net (fo=8, routed)           1.504    14.277    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.968    15.245    
                         clock uncertainty           -0.053    15.192    
    SLICE_X65Y26         FDSE (Setup_fdse_C_CE)      -0.205    14.987    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                         -12.474    
  -------------------------------------------------------------------
                         slack                                  2.513    

Slack (MET) :             2.513ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 0.718ns (32.206%)  route 1.511ns (67.794%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.277ns = ( 14.277 - 5.000 ) 
    Source Clock Delay      (SCD):    10.245ns
    Clock Pessimism Removal (CPR):    0.968ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.253     5.170    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.294 r  clk100_inst/O
                         net (fo=9, routed)           1.491     6.785    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.873 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.529    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.625 r  BUFG_4/O
                         net (fo=8, routed)           1.620    10.245    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.419    10.664 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.899    11.563    soc_crg_reset_counter[1]
    SLICE_X65Y26         LUT4 (Prop_lut4_I0_O)        0.299    11.862 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.612    12.474    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.868     9.635    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.100     9.735 r  clk100_inst/O
                         net (fo=9, routed)           1.287    11.022    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.105 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.682    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.773 r  BUFG_4/O
                         net (fo=8, routed)           1.504    14.277    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.968    15.245    
                         clock uncertainty           -0.053    15.192    
    SLICE_X65Y26         FDSE (Setup_fdse_C_CE)      -0.205    14.987    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                         -12.474    
  -------------------------------------------------------------------
                         slack                                  2.513    

Slack (MET) :             3.062ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 0.580ns (30.258%)  route 1.337ns (69.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.277ns = ( 14.277 - 5.000 ) 
    Source Clock Delay      (SCD):    10.245ns
    Clock Pessimism Removal (CPR):    0.968ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.253     5.170    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.294 r  clk100_inst/O
                         net (fo=9, routed)           1.491     6.785    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.873 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.529    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.625 r  BUFG_4/O
                         net (fo=8, routed)           1.620    10.245    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.456    10.701 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.337    12.038    soc_crg_reset_counter[0]
    SLICE_X65Y26         LUT3 (Prop_lut3_I1_O)        0.124    12.162 r  soc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    12.162    soc_crg_reset_counter[2]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.868     9.635    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.100     9.735 r  clk100_inst/O
                         net (fo=9, routed)           1.287    11.022    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.105 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.682    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.773 r  BUFG_4/O
                         net (fo=8, routed)           1.504    14.277    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.968    15.245    
                         clock uncertainty           -0.053    15.192    
    SLICE_X65Y26         FDSE (Setup_fdse_C_D)        0.031    15.223    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.223    
                         arrival time                         -12.162    
  -------------------------------------------------------------------
                         slack                                  3.062    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.912ns  (logic 0.580ns (30.338%)  route 1.332ns (69.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.277ns = ( 14.277 - 5.000 ) 
    Source Clock Delay      (SCD):    10.245ns
    Clock Pessimism Removal (CPR):    0.968ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.253     5.170    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.294 r  clk100_inst/O
                         net (fo=9, routed)           1.491     6.785    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.873 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.529    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.625 r  BUFG_4/O
                         net (fo=8, routed)           1.620    10.245    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.456    10.701 f  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.332    12.033    soc_crg_reset_counter[0]
    SLICE_X65Y26         LUT1 (Prop_lut1_I0_O)        0.124    12.157 r  soc_crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    12.157    soc_crg_reset_counter0[0]
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.868     9.635    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.100     9.735 r  clk100_inst/O
                         net (fo=9, routed)           1.287    11.022    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.105 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.682    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.773 r  BUFG_4/O
                         net (fo=8, routed)           1.504    14.277    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.968    15.245    
                         clock uncertainty           -0.053    15.192    
    SLICE_X65Y26         FDSE (Setup_fdse_C_D)        0.029    15.221    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                         -12.157    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.078ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 0.608ns (31.263%)  route 1.337ns (68.738%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.277ns = ( 14.277 - 5.000 ) 
    Source Clock Delay      (SCD):    10.245ns
    Clock Pessimism Removal (CPR):    0.968ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.253     5.170    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.294 r  clk100_inst/O
                         net (fo=9, routed)           1.491     6.785    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.873 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.529    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.625 r  BUFG_4/O
                         net (fo=8, routed)           1.620    10.245    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.456    10.701 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.337    12.038    soc_crg_reset_counter[0]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.152    12.190 r  soc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    12.190    soc_crg_reset_counter[3]_i_2_n_0
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.868     9.635    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.100     9.735 r  clk100_inst/O
                         net (fo=9, routed)           1.287    11.022    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.105 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.682    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.773 r  BUFG_4/O
                         net (fo=8, routed)           1.504    14.277    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.968    15.245    
                         clock uncertainty           -0.053    15.192    
    SLICE_X65Y26         FDSE (Setup_fdse_C_D)        0.075    15.267    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                         -12.190    
  -------------------------------------------------------------------
                         slack                                  3.078    

Slack (MET) :             3.085ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.606ns (31.272%)  route 1.332ns (68.728%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.277ns = ( 14.277 - 5.000 ) 
    Source Clock Delay      (SCD):    10.245ns
    Clock Pessimism Removal (CPR):    0.968ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.253     5.170    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.294 r  clk100_inst/O
                         net (fo=9, routed)           1.491     6.785    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.873 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.529    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.625 r  BUFG_4/O
                         net (fo=8, routed)           1.620    10.245    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.456    10.701 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.332    12.033    soc_crg_reset_counter[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.150    12.183 r  soc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    12.183    soc_crg_reset_counter[1]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.868     9.635    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.100     9.735 r  clk100_inst/O
                         net (fo=9, routed)           1.287    11.022    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.105 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.682    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.773 r  BUFG_4/O
                         net (fo=8, routed)           1.504    14.277    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.968    15.245    
                         clock uncertainty           -0.053    15.192    
    SLICE_X65Y26         FDSE (Setup_fdse_C_D)        0.075    15.267    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                         -12.183    
  -------------------------------------------------------------------
                         slack                                  3.085    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.718ns (38.530%)  route 1.145ns (61.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.275ns = ( 14.275 - 5.000 ) 
    Source Clock Delay      (SCD):    10.245ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.253     5.170    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.294 r  clk100_inst/O
                         net (fo=9, routed)           1.491     6.785    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.873 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.529    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.625 r  BUFG_4/O
                         net (fo=8, routed)           1.620    10.245    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.419    10.664 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.145    11.809    soc_crg_reset_counter[1]
    SLICE_X65Y25         LUT6 (Prop_lut6_I0_O)        0.299    12.108 r  soc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000    12.108    soc_crg_ic_reset_i_1_n_0
    SLICE_X65Y25         FDRE                                         r  soc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.868     9.635    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.100     9.735 r  clk100_inst/O
                         net (fo=9, routed)           1.287    11.022    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.105 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.682    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.773 r  BUFG_4/O
                         net (fo=8, routed)           1.502    14.275    idelay_clk
    SLICE_X65Y25         FDRE                                         r  soc_crg_ic_reset_reg/C
                         clock pessimism              0.946    15.221    
                         clock uncertainty           -0.053    15.168    
    SLICE_X65Y25         FDRE (Setup_fdre_C_D)        0.029    15.197    soc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                         -12.108    
  -------------------------------------------------------------------
                         slack                                  3.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.478ns
    Source Clock Delay      (SCD):    3.612ns
    Clock Pessimism Removal (CPR):    0.867ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.760     1.737    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.782 r  clk100_inst/O
                         net (fo=9, routed)           0.668     2.450    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.500 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     3.001    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.027 r  BUFG_4/O
                         net (fo=8, routed)           0.585     3.612    idelay_clk
    SLICE_X65Y28         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDPE (Prop_fdpe_C_Q)         0.141     3.753 r  FDPE_8/Q
                         net (fo=1, routed)           0.056     3.809    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X65Y28         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.120     2.184    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.056     2.240 r  clk100_inst/O
                         net (fo=9, routed)           0.757     2.997    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.050 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.596    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.625 r  BUFG_4/O
                         net (fo=8, routed)           0.854     4.478    idelay_clk
    SLICE_X65Y28         FDPE                                         r  FDPE_9/C
                         clock pessimism             -0.867     3.612    
    SLICE_X65Y28         FDPE (Hold_fdpe_C_D)         0.075     3.687    FDPE_9
  -------------------------------------------------------------------
                         required time                         -3.687    
                         arrival time                           3.809    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.033%)  route 0.158ns (45.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.474ns
    Source Clock Delay      (SCD):    3.610ns
    Clock Pessimism Removal (CPR):    0.853ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.760     1.737    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.782 r  clk100_inst/O
                         net (fo=9, routed)           0.668     2.450    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.500 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     3.001    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.027 r  BUFG_4/O
                         net (fo=8, routed)           0.583     3.610    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.141     3.751 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.158     3.909    soc_crg_reset_counter[0]
    SLICE_X65Y25         LUT6 (Prop_lut6_I1_O)        0.045     3.954 r  soc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     3.954    soc_crg_ic_reset_i_1_n_0
    SLICE_X65Y25         FDRE                                         r  soc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.120     2.184    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.056     2.240 r  clk100_inst/O
                         net (fo=9, routed)           0.757     2.997    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.050 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.596    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.625 r  BUFG_4/O
                         net (fo=8, routed)           0.850     4.474    idelay_clk
    SLICE_X65Y25         FDRE                                         r  soc_crg_ic_reset_reg/C
                         clock pessimism             -0.853     3.622    
    SLICE_X65Y25         FDRE (Hold_fdre_C_D)         0.091     3.713    soc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -3.713    
                         arrival time                           3.954    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.231ns (55.243%)  route 0.187ns (44.757%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.475ns
    Source Clock Delay      (SCD):    3.610ns
    Clock Pessimism Removal (CPR):    0.866ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.760     1.737    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.782 r  clk100_inst/O
                         net (fo=9, routed)           0.668     2.450    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.500 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     3.001    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.027 r  BUFG_4/O
                         net (fo=8, routed)           0.583     3.610    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.128     3.738 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.187     3.925    soc_crg_reset_counter[1]
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.103     4.028 r  soc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     4.028    soc_crg_reset_counter[3]_i_2_n_0
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.120     2.184    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.056     2.240 r  clk100_inst/O
                         net (fo=9, routed)           0.757     2.997    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.050 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.596    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.625 r  BUFG_4/O
                         net (fo=8, routed)           0.851     4.475    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.866     3.610    
    SLICE_X65Y26         FDSE (Hold_fdse_C_D)         0.107     3.717    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.717    
                         arrival time                           4.028    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.227ns (54.810%)  route 0.187ns (45.190%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.475ns
    Source Clock Delay      (SCD):    3.610ns
    Clock Pessimism Removal (CPR):    0.866ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.760     1.737    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.782 r  clk100_inst/O
                         net (fo=9, routed)           0.668     2.450    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.500 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     3.001    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.027 r  BUFG_4/O
                         net (fo=8, routed)           0.583     3.610    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.128     3.738 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.187     3.925    soc_crg_reset_counter[1]
    SLICE_X65Y26         LUT3 (Prop_lut3_I0_O)        0.099     4.024 r  soc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     4.024    soc_crg_reset_counter[2]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.120     2.184    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.056     2.240 r  clk100_inst/O
                         net (fo=9, routed)           0.757     2.997    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.050 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.596    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.625 r  BUFG_4/O
                         net (fo=8, routed)           0.851     4.475    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.866     3.610    
    SLICE_X65Y26         FDSE (Hold_fdse_C_D)         0.092     3.702    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.702    
                         arrival time                           4.024    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.955%)  route 0.192ns (60.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.475ns
    Source Clock Delay      (SCD):    3.612ns
    Clock Pessimism Removal (CPR):    0.853ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.760     1.737    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.782 r  clk100_inst/O
                         net (fo=9, routed)           0.668     2.450    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.500 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     3.001    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.027 r  BUFG_4/O
                         net (fo=8, routed)           0.585     3.612    idelay_clk
    SLICE_X65Y28         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDPE (Prop_fdpe_C_Q)         0.128     3.740 r  FDPE_9/Q
                         net (fo=5, routed)           0.192     3.932    idelay_rst
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.120     2.184    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.056     2.240 r  clk100_inst/O
                         net (fo=9, routed)           0.757     2.997    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.050 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.596    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.625 r  BUFG_4/O
                         net (fo=8, routed)           0.851     4.475    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.853     3.623    
    SLICE_X65Y26         FDSE (Hold_fdse_C_S)        -0.072     3.551    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.551    
                         arrival time                           3.932    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.955%)  route 0.192ns (60.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.475ns
    Source Clock Delay      (SCD):    3.612ns
    Clock Pessimism Removal (CPR):    0.853ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.760     1.737    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.782 r  clk100_inst/O
                         net (fo=9, routed)           0.668     2.450    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.500 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     3.001    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.027 r  BUFG_4/O
                         net (fo=8, routed)           0.585     3.612    idelay_clk
    SLICE_X65Y28         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDPE (Prop_fdpe_C_Q)         0.128     3.740 r  FDPE_9/Q
                         net (fo=5, routed)           0.192     3.932    idelay_rst
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.120     2.184    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.056     2.240 r  clk100_inst/O
                         net (fo=9, routed)           0.757     2.997    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.050 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.596    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.625 r  BUFG_4/O
                         net (fo=8, routed)           0.851     4.475    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.853     3.623    
    SLICE_X65Y26         FDSE (Hold_fdse_C_S)        -0.072     3.551    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.551    
                         arrival time                           3.932    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.955%)  route 0.192ns (60.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.475ns
    Source Clock Delay      (SCD):    3.612ns
    Clock Pessimism Removal (CPR):    0.853ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.760     1.737    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.782 r  clk100_inst/O
                         net (fo=9, routed)           0.668     2.450    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.500 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     3.001    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.027 r  BUFG_4/O
                         net (fo=8, routed)           0.585     3.612    idelay_clk
    SLICE_X65Y28         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDPE (Prop_fdpe_C_Q)         0.128     3.740 r  FDPE_9/Q
                         net (fo=5, routed)           0.192     3.932    idelay_rst
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.120     2.184    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.056     2.240 r  clk100_inst/O
                         net (fo=9, routed)           0.757     2.997    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.050 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.596    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.625 r  BUFG_4/O
                         net (fo=8, routed)           0.851     4.475    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.853     3.623    
    SLICE_X65Y26         FDSE (Hold_fdse_C_S)        -0.072     3.551    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.551    
                         arrival time                           3.932    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.955%)  route 0.192ns (60.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.475ns
    Source Clock Delay      (SCD):    3.612ns
    Clock Pessimism Removal (CPR):    0.853ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.760     1.737    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.782 r  clk100_inst/O
                         net (fo=9, routed)           0.668     2.450    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.500 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     3.001    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.027 r  BUFG_4/O
                         net (fo=8, routed)           0.585     3.612    idelay_clk
    SLICE_X65Y28         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDPE (Prop_fdpe_C_Q)         0.128     3.740 r  FDPE_9/Q
                         net (fo=5, routed)           0.192     3.932    idelay_rst
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.120     2.184    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.056     2.240 r  clk100_inst/O
                         net (fo=9, routed)           0.757     2.997    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.050 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.596    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.625 r  BUFG_4/O
                         net (fo=8, routed)           0.851     4.475    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.853     3.623    
    SLICE_X65Y26         FDSE (Hold_fdse_C_S)        -0.072     3.551    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.551    
                         arrival time                           3.932    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.226ns (41.154%)  route 0.323ns (58.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.475ns
    Source Clock Delay      (SCD):    3.610ns
    Clock Pessimism Removal (CPR):    0.866ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.760     1.737    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.782 r  clk100_inst/O
                         net (fo=9, routed)           0.668     2.450    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.500 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     3.001    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.027 r  BUFG_4/O
                         net (fo=8, routed)           0.583     3.610    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.128     3.738 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.323     4.061    soc_crg_reset_counter[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.098     4.159 r  soc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     4.159    soc_crg_reset_counter[1]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.120     2.184    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.056     2.240 r  clk100_inst/O
                         net (fo=9, routed)           0.757     2.997    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.050 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.596    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.625 r  BUFG_4/O
                         net (fo=8, routed)           0.851     4.475    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.866     3.610    
    SLICE_X65Y26         FDSE (Hold_fdse_C_D)         0.107     3.717    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.717    
                         arrival time                           4.159    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.226ns (41.837%)  route 0.314ns (58.163%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.475ns
    Source Clock Delay      (SCD):    3.610ns
    Clock Pessimism Removal (CPR):    0.866ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.760     1.737    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.782 r  clk100_inst/O
                         net (fo=9, routed)           0.668     2.450    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.500 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     3.001    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.027 r  BUFG_4/O
                         net (fo=8, routed)           0.583     3.610    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.128     3.738 r  soc_crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.116     3.854    soc_crg_reset_counter[3]
    SLICE_X65Y26         LUT4 (Prop_lut4_I3_O)        0.098     3.952 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.198     4.150    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.120     2.184    clk100_IBUF_BUFG
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.056     2.240 r  clk100_inst/O
                         net (fo=9, routed)           0.757     2.997    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.050 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.596    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.625 r  BUFG_4/O
                         net (fo=8, routed)           0.851     4.475    idelay_clk
    SLICE_X65Y26         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.866     3.610    
    SLICE_X65Y26         FDSE (Hold_fdse_C_CE)       -0.039     3.571    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.571    
                         arrival time                           4.150    
  -------------------------------------------------------------------
                         slack                                  0.579    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout4
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKOUT4 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_4/I
Min Period        n/a     PLLE2_ADV/CLKOUT4  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0   PLLE2_ADV/CLKOUT4
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y28     FDPE_8/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y28     FDPE_9/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X65Y25     soc_crg_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y26     soc_crg_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y26     soc_crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y26     soc_crg_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y26     soc_crg_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT4  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0   PLLE2_ADV/CLKOUT4
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y28     FDPE_8/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y28     FDPE_8/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y28     FDPE_9/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y28     FDPE_9/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     soc_crg_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     soc_crg_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     soc_crg_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     soc_crg_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     soc_crg_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     soc_crg_reset_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     soc_crg_ic_reset_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y28     FDPE_8/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y28     FDPE_8/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y28     FDPE_9/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y28     FDPE_9/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     soc_crg_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     soc_crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     soc_crg_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     soc_crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     soc_crg_reset_counter_reg[1]/C



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+
Reference | Input        | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal        |
Clock     | Port         | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock           |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+
clk100    | cpu_reset    | FDCE           | -        |    -0.092 (r) | FAST    |     2.181 (r) | SLOW    |                 |
clk100    | serial_rx    | FDRE           | -        |    -1.759 (r) | FAST    |     6.656 (r) | SLOW    | soc_crg_clkout0 |
clk100    | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -2.966 (r) | FAST    |     8.891 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -2.894 (f) | FAST    |     8.891 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -2.963 (r) | FAST    |     8.888 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -2.891 (f) | FAST    |     8.888 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -2.976 (r) | FAST    |     8.900 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -2.904 (f) | FAST    |     8.900 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -2.976 (r) | FAST    |     8.900 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -2.904 (f) | FAST    |     8.900 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -2.964 (r) | FAST    |     8.889 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -2.892 (f) | FAST    |     8.889 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -2.993 (r) | FAST    |     8.917 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -2.921 (f) | FAST    |     8.917 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -2.993 (r) | FAST    |     8.917 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -2.921 (f) | FAST    |     8.917 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -2.966 (r) | FAST    |     8.890 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -2.894 (f) | FAST    |     8.890 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -2.971 (r) | FAST    |     8.889 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -2.899 (f) | FAST    |     8.889 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -2.967 (r) | FAST    |     8.884 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -2.895 (f) | FAST    |     8.884 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -2.968 (r) | FAST    |     8.890 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -2.896 (f) | FAST    |     8.890 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -2.969 (r) | FAST    |     8.886 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -2.897 (f) | FAST    |     8.886 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -2.954 (r) | FAST    |     8.877 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -2.882 (f) | FAST    |     8.877 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -2.953 (r) | FAST    |     8.871 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -2.881 (f) | FAST    |     8.871 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -2.970 (r) | FAST    |     8.892 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -2.898 (f) | FAST    |     8.892 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -2.959 (r) | FAST    |     8.877 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -2.887 (f) | FAST    |     8.877 (f) | SLOW    | soc_crg_clkout2 |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+


Output Ports Clock-to-out

----------+----------------+----------------+-------+----------------+---------+----------------+---------+-----------------+
Reference | Output         | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal        |
Clock     | Port           | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock           |
----------+----------------+----------------+-------+----------------+---------+----------------+---------+-----------------+
clk100    | ddram_dq[0]    | FDRE           | -     |     16.326 (r) | SLOW    |      5.059 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[1]    | FDRE           | -     |     16.627 (r) | SLOW    |      5.187 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[2]    | FDRE           | -     |     16.478 (r) | SLOW    |      5.120 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[3]    | FDRE           | -     |     15.570 (r) | SLOW    |      4.714 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[4]    | FDRE           | -     |     16.032 (r) | SLOW    |      4.935 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[5]    | FDRE           | -     |     15.730 (r) | SLOW    |      4.772 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[6]    | FDRE           | -     |     15.880 (r) | SLOW    |      4.837 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[7]    | FDRE           | -     |     15.872 (r) | SLOW    |      4.858 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[8]    | FDRE           | -     |     15.289 (r) | SLOW    |      4.606 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[9]    | FDRE           | -     |     15.714 (r) | SLOW    |      4.760 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[10]   | FDRE           | -     |     14.977 (r) | SLOW    |      4.464 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[11]   | FDRE           | -     |     15.429 (r) | SLOW    |      4.664 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[12]   | FDRE           | -     |     15.277 (r) | SLOW    |      4.608 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[13]   | FDRE           | -     |     15.429 (r) | SLOW    |      4.681 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[14]   | FDRE           | -     |     15.127 (r) | SLOW    |      4.528 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[15]   | FDRE           | -     |     15.420 (r) | SLOW    |      4.661 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_n[0] | FDRE           | -     |     15.410 (r) | SLOW    |      4.634 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_n[1] | FDRE           | -     |     14.990 (r) | SLOW    |      4.470 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_p[0] | FDRE           | -     |     15.411 (r) | SLOW    |      4.636 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_p[1] | FDRE           | -     |     14.991 (r) | SLOW    |      4.472 (r) | FAST    | soc_crg_clkout0 |
clk100    | serial_tx      | FDSE           | -     |     18.550 (r) | SLOW    |      6.403 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led0      | FDRE           | -     |     19.677 (r) | SLOW    |      6.412 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led1      | FDRE           | -     |     18.841 (r) | SLOW    |      6.266 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led2      | FDRE           | -     |     18.871 (r) | SLOW    |      6.206 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led3      | FDRE           | -     |     18.664 (r) | SLOW    |      6.199 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_a[0]     | OSERDESE2 (IO) | -     |     12.425 (r) | SLOW    |      4.178 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[1]     | OSERDESE2 (IO) | -     |     12.436 (r) | SLOW    |      4.183 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[2]     | OSERDESE2 (IO) | -     |     12.437 (r) | SLOW    |      4.186 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[3]     | OSERDESE2 (IO) | -     |     12.442 (r) | SLOW    |      4.190 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[4]     | OSERDESE2 (IO) | -     |     12.431 (r) | SLOW    |      4.179 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[5]     | OSERDESE2 (IO) | -     |     12.430 (r) | SLOW    |      4.175 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[6]     | OSERDESE2 (IO) | -     |     12.444 (r) | SLOW    |      4.190 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[7]     | OSERDESE2 (IO) | -     |     12.413 (r) | SLOW    |      4.159 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[8]     | OSERDESE2 (IO) | -     |     12.427 (r) | SLOW    |      4.173 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[9]     | OSERDESE2 (IO) | -     |     12.449 (r) | SLOW    |      4.195 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[10]    | OSERDESE2 (IO) | -     |     12.422 (r) | SLOW    |      4.168 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[11]    | OSERDESE2 (IO) | -     |     12.413 (r) | SLOW    |      4.159 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[12]    | OSERDESE2 (IO) | -     |     12.428 (r) | SLOW    |      4.174 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[13]    | OSERDESE2 (IO) | -     |     12.430 (r) | SLOW    |      4.175 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ba[0]    | OSERDESE2 (IO) | -     |     12.446 (r) | SLOW    |      4.194 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ba[1]    | OSERDESE2 (IO) | -     |     12.426 (r) | SLOW    |      4.178 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ba[2]    | OSERDESE2 (IO) | -     |     12.430 (r) | SLOW    |      4.182 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_cas_n    | OSERDESE2 (IO) | -     |     12.437 (r) | SLOW    |      4.186 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_cke      | OSERDESE2 (IO) | -     |     12.414 (r) | SLOW    |      4.167 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_clk_n    | OSERDESE2 (IO) | -     |     12.494 (r) | SLOW    |      4.161 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_clk_p    | OSERDESE2 (IO) | -     |     12.500 (r) | SLOW    |      4.166 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_cs_n     | OSERDESE2 (IO) | -     |     12.414 (r) | SLOW    |      4.167 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dm[0]    | OSERDESE2 (IO) | -     |     12.435 (r) | SLOW    |      4.181 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dm[1]    | OSERDESE2 (IO) | -     |     12.445 (r) | SLOW    |      4.193 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[0]    | OSERDESE2 (IO) | -     |     13.341 (r) | SLOW    |      3.872 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[1]    | OSERDESE2 (IO) | -     |     13.341 (r) | SLOW    |      3.875 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[2]    | OSERDESE2 (IO) | -     |     13.342 (r) | SLOW    |      3.865 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[3]    | OSERDESE2 (IO) | -     |     13.339 (r) | SLOW    |      3.860 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[4]    | OSERDESE2 (IO) | -     |     13.340 (r) | SLOW    |      3.872 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[5]    | OSERDESE2 (IO) | -     |     13.339 (r) | SLOW    |      3.843 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[6]    | OSERDESE2 (IO) | -     |     13.339 (r) | SLOW    |      3.843 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[7]    | OSERDESE2 (IO) | -     |     13.340 (r) | SLOW    |      3.871 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[8]    | OSERDESE2 (IO) | -     |     13.328 (r) | SLOW    |      3.855 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[9]    | OSERDESE2 (IO) | -     |     13.325 (r) | SLOW    |      3.855 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[10]   | OSERDESE2 (IO) | -     |     13.335 (r) | SLOW    |      3.864 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[11]   | OSERDESE2 (IO) | -     |     13.328 (r) | SLOW    |      3.858 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[12]   | OSERDESE2 (IO) | -     |     13.336 (r) | SLOW    |      3.878 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[13]   | OSERDESE2 (IO) | -     |     13.327 (r) | SLOW    |      3.871 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[14]   | OSERDESE2 (IO) | -     |     13.335 (r) | SLOW    |      3.863 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[15]   | OSERDESE2 (IO) | -     |     13.327 (r) | SLOW    |      3.865 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_odt      | OSERDESE2 (IO) | -     |     12.418 (r) | SLOW    |      4.165 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ras_n    | OSERDESE2 (IO) | -     |     12.423 (r) | SLOW    |      4.175 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_reset_n  | OSERDESE2 (IO) | -     |     12.415 (r) | SLOW    |      4.161 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_we_n     | OSERDESE2 (IO) | -     |     12.407 (r) | SLOW    |      4.153 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dqs_n[0] | OSERDESE2 (IO) | -     |     13.964 (r) | SLOW    |      4.486 (r) | FAST    | soc_crg_clkout3 |
clk100    | ddram_dqs_n[1] | OSERDESE2 (IO) | -     |     13.957 (r) | SLOW    |      4.490 (r) | FAST    | soc_crg_clkout3 |
clk100    | ddram_dqs_p[0] | OSERDESE2 (IO) | -     |     13.965 (r) | SLOW    |      4.488 (r) | FAST    | soc_crg_clkout3 |
clk100    | ddram_dqs_p[1] | OSERDESE2 (IO) | -     |     13.958 (r) | SLOW    |      4.493 (r) | FAST    | soc_crg_clkout3 |
----------+----------------+----------------+-------+----------------+---------+----------------+---------+-----------------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100 | clk100      |         9.625 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 6.035 ns
Ideal Clock Offset to Actual Clock: 5.899 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -2.966 (r) | FAST    |   8.891 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -2.894 (f) | FAST    |   8.891 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -2.963 (r) | FAST    |   8.888 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -2.891 (f) | FAST    |   8.888 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -2.976 (r) | FAST    |   8.900 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -2.904 (f) | FAST    |   8.900 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -2.976 (r) | FAST    |   8.900 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -2.904 (f) | FAST    |   8.900 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -2.964 (r) | FAST    |   8.889 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -2.892 (f) | FAST    |   8.889 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -2.993 (r) | FAST    |   8.917 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -2.921 (f) | FAST    |   8.917 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -2.993 (r) | FAST    |   8.917 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -2.921 (f) | FAST    |   8.917 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -2.966 (r) | FAST    |   8.890 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -2.894 (f) | FAST    |   8.890 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -2.971 (r) | FAST    |   8.889 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -2.899 (f) | FAST    |   8.889 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -2.967 (r) | FAST    |   8.884 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -2.895 (f) | FAST    |   8.884 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -2.968 (r) | FAST    |   8.890 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -2.896 (f) | FAST    |   8.890 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -2.969 (r) | FAST    |   8.886 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -2.897 (f) | FAST    |   8.886 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -2.954 (r) | FAST    |   8.877 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -2.882 (f) | FAST    |   8.877 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -2.953 (r) | FAST    |   8.871 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -2.881 (f) | FAST    |   8.871 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -2.970 (r) | FAST    |   8.892 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -2.898 (f) | FAST    |   8.892 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -2.959 (r) | FAST    |   8.877 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -2.887 (f) | FAST    |   8.877 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -2.881 (f) | FAST    |   8.917 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.037 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_a[0]         |   12.425 (r) | SLOW    |   4.178 (r) | FAST    |    0.019 |
ddram_a[1]         |   12.436 (r) | SLOW    |   4.183 (r) | FAST    |    0.025 |
ddram_a[2]         |   12.437 (r) | SLOW    |   4.186 (r) | FAST    |    0.028 |
ddram_a[3]         |   12.442 (r) | SLOW    |   4.190 (r) | FAST    |    0.032 |
ddram_a[4]         |   12.431 (r) | SLOW    |   4.179 (r) | FAST    |    0.020 |
ddram_a[5]         |   12.430 (r) | SLOW    |   4.175 (r) | FAST    |    0.017 |
ddram_a[6]         |   12.444 (r) | SLOW    |   4.190 (r) | FAST    |    0.032 |
ddram_a[7]         |   12.413 (r) | SLOW    |   4.159 (r) | FAST    |    0.000 |
ddram_a[8]         |   12.427 (r) | SLOW    |   4.173 (r) | FAST    |    0.014 |
ddram_a[9]         |   12.449 (r) | SLOW    |   4.195 (r) | FAST    |    0.037 |
ddram_a[10]        |   12.422 (r) | SLOW    |   4.168 (r) | FAST    |    0.010 |
ddram_a[11]        |   12.413 (r) | SLOW    |   4.159 (r) | FAST    |    0.000 |
ddram_a[12]        |   12.428 (r) | SLOW    |   4.174 (r) | FAST    |    0.015 |
ddram_a[13]        |   12.430 (r) | SLOW    |   4.175 (r) | FAST    |    0.017 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.449 (r) | SLOW    |   4.159 (r) | FAST    |    0.037 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.020 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_ba[0]        |   12.446 (r) | SLOW    |   4.194 (r) | FAST    |    0.020 |
ddram_ba[1]        |   12.426 (r) | SLOW    |   4.178 (r) | FAST    |    0.000 |
ddram_ba[2]        |   12.430 (r) | SLOW    |   4.182 (r) | FAST    |    0.004 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.446 (r) | SLOW    |   4.178 (r) | FAST    |    0.020 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.012 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dm[0]        |   12.435 (r) | SLOW    |   4.181 (r) | FAST    |    0.000 |
ddram_dm[1]        |   12.445 (r) | SLOW    |   4.193 (r) | FAST    |    0.012 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.445 (r) | SLOW    |   4.181 (r) | FAST    |    0.012 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 1.650 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dq[0]        |   16.326 (r) | SLOW    |   3.872 (r) | FAST    |    1.348 |
ddram_dq[1]        |   16.627 (r) | SLOW    |   3.875 (r) | FAST    |    1.650 |
ddram_dq[2]        |   16.478 (r) | SLOW    |   3.865 (r) | FAST    |    1.501 |
ddram_dq[3]        |   15.570 (r) | SLOW    |   3.860 (r) | FAST    |    0.593 |
ddram_dq[4]        |   16.032 (r) | SLOW    |   3.872 (r) | FAST    |    1.055 |
ddram_dq[5]        |   15.730 (r) | SLOW    |   3.843 (r) | FAST    |    0.753 |
ddram_dq[6]        |   15.880 (r) | SLOW    |   3.843 (r) | FAST    |    0.903 |
ddram_dq[7]        |   15.872 (r) | SLOW    |   3.871 (r) | FAST    |    0.895 |
ddram_dq[8]        |   15.289 (r) | SLOW    |   3.855 (r) | FAST    |    0.312 |
ddram_dq[9]        |   15.714 (r) | SLOW    |   3.855 (r) | FAST    |    0.736 |
ddram_dq[10]       |   14.977 (r) | SLOW    |   3.864 (r) | FAST    |    0.021 |
ddram_dq[11]       |   15.429 (r) | SLOW    |   3.858 (r) | FAST    |    0.452 |
ddram_dq[12]       |   15.277 (r) | SLOW    |   3.878 (r) | FAST    |    0.300 |
ddram_dq[13]       |   15.429 (r) | SLOW    |   3.871 (r) | FAST    |    0.452 |
ddram_dq[14]       |   15.127 (r) | SLOW    |   3.863 (r) | FAST    |    0.150 |
ddram_dq[15]       |   15.420 (r) | SLOW    |   3.865 (r) | FAST    |    0.442 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   16.627 (r) | SLOW    |   3.843 (r) | FAST    |    1.650 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.422 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   15.410 (r) | SLOW    |   4.486 (r) | FAST    |    0.421 |
ddram_dqs_n[1]     |   14.990 (r) | SLOW    |   4.470 (r) | FAST    |    0.000 |
ddram_dqs_p[0]     |   15.411 (r) | SLOW    |   4.488 (r) | FAST    |    0.422 |
ddram_dqs_p[1]     |   14.991 (r) | SLOW    |   4.472 (r) | FAST    |    0.002 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   15.411 (r) | SLOW    |   4.470 (r) | FAST    |    0.422 |
-------------------+--------------+---------+-------------+---------+----------+




