Library {
  Name			  "xbsMemory_r3"
  Version		  5.0
  SaveDefaultBlockParams  on
  LibraryLinkDisplay	  "none"
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeReport	  off
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  Created		  "Thu Jan 30 15:47:43 2003"
  Creator		  "mcmillan"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "mcmillan"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Fri Aug 06 11:20:08 2004"
  ModelVersionFormat	  "1.%<AutoIncrement:50>"
  ConfigurationManager	  "None"
  SimParamPage		  "Solver"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  ExtModeMexFile	  "ext_comm"
  ExtModeBatchMode	  off
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  SimulationMode	  "normal"
  ConsistencyChecking	  "none"
  ArrayBoundsChecking	  "none"
  AlgebraicLoopMsg	  "warning"
  BlockPriorityViolationMsg "warning"
  MinStepSizeMsg	  "warning"
  InheritedTsInSrcMsg	  "warning"
  DiscreteInheritContinuousMsg "warning"
  MultiTaskRateTransMsg	  "error"
  SingleTaskRateTransMsg  "none"
  CheckForMatrixSingularity "none"
  IntegerOverflowMsg	  "warning"
  Int32ToFloatConvMsg	  "warning"
  ParameterDowncastMsg	  "error"
  ParameterOverflowMsg	  "error"
  ParameterPrecisionLossMsg "warning"
  UnderSpecifiedDataTypeMsg "none"
  UnnecessaryDatatypeConvMsg "none"
  VectorMatrixConversionMsg "none"
  InvalidFcnCallConnMsg	  "error"
  SignalLabelMismatchMsg  "none"
  UnconnectedInputMsg	  "warning"
  UnconnectedOutputMsg	  "warning"
  UnconnectedLineMsg	  "warning"
  SfunCompatibilityCheckMsg "none"
  ProdHWDeviceType	  "Microprocessor"
  ProdHWWordLengths	  "8,16,32,32"
  RTWMakeCommand	  "make_rtw"
  RTWGenerateCodeOnly	  off
  RTWRetainRTWFile	  off
  TLCProfiler		  off
  TLCDebug		  off
  TLCCoverage		  off
  TLCAssertion		  off
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      PortCounts	      "[]"
      SFunctionModules	      "''"
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "xbsMemory_r3"
    Location		    [283, 189, 790, 682]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "99"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      Reference
      Name		      "Addressable Shift Register"
      Ports		      [2, 1]
      Position		      [55, 137, 105, 188]
      FontSize		      10
      SourceBlock	      "xbsIndex_r3/Addressable Shift Register"
      SourceType	      "Xilinx Addressable Shift Register"
      infer_latency	      on
      depth		      "2"
      initVector	      "[0]"
      explicit_period	      off
      period		      "1"
      accept_only_valid	      off
      en		      off
      dbl_ovrd		      off
      show_param	      off
      use_rpm		      off
      gen_core		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Delay"
      Ports		      [1, 1]
      Position		      [175, 142, 220, 188]
      FontSize		      10
      SourceBlock	      "xbsIndex_r3/Delay"
      SourceType	      "Xilinx Delay Block"
      latency		      "1"
      reg_retiming	      off
      explicit_period	      off
      period		      "1"
      en		      off
      accept_only_valid	      off
      init_zero		      on
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Dual Port RAM"
      Ports		      [6, 2]
      Position		      [280, 119, 345, 206]
      FontSize		      10
      SourceBlock	      "xbsIndex_r3/Dual Port RAM"
      SourceType	      "Xilinx Dual Port Random Access Memory"
      depth		      "16"
      initVector	      "sin(pi*(0:15)/16)"
      write_mode_A	      "Read After Write"
      write_mode_B	      "Read After Write"
      latency		      "1"
      mem_collision	      off
      init_zero		      on
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
      rst_a		      off
      init_a		      "0"
      rst_b		      off
      init_b		      "0"
      show_param	      off
      distributed_mem	      off
      use_rpm		      off
      gen_core		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "FIFO"
      Ports		      [3, 4]
      Position		      [395, 120, 455, 210]
      FontSize		      10
      SourceBlock	      "xbsIndex_r3/FIFO"
      SourceType	      "Xilinx Synchronous FIFO"
      depth		      "16"
      percent_nbits	      "1"
      store_only_valid	      on
      init_zero		      on
      explicit_period	      off
      period		      "1"
      rst		      off
      en		      off
      dbl_ovrd		      off
      show_param	      off
      mem_type		      "Block RAM"
      gen_core		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "LFSR"
      Ports		      [0, 1]
      Position		      [55, 280, 110, 330]
      FontSize		      10
      SourceBlock	      "xbsIndex_r3/LFSR"
      SourceType	      "Xilinx Linear Feedback Shift Register"
      lfsr_type		      "Fibonacci"
      gate_type		      "XOR"
      output_type	      off
      n_bits		      "6"
      bin_pt		      "4"
      arith_type	      "Unsigned"
      polynomial	      "'11'"
      rst_value		      "'3F'"
      reloadable_seed	      off
      input_type	      off
      explicit_period	      on
      period		      "1"
      rst		      off
      en		      off
      dbl_ovrd		      off
      show_param	      off
      useSRL16s		      off
      use_rpm		      off
      gen_core		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "ROM"
      Ports		      [1, 1]
      Position		      [170, 279, 220, 331]
      FontSize		      10
      SourceBlock	      "xbsIndex_r3/ROM"
      SourceType	      "Xilinx Single Port Read-Only Memory"
      depth		      "16"
      initVector	      "sin(pi*(0:15)/16)"
      arith_type	      "Signed  (2's comp)"
      n_bits		      "8"
      bin_pt		      "6"
      latency		      "1"
      init_zero		      on
      explicit_period	      off
      period		      "1"
      rst		      off
      init_reg		      "0"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      distributed_mem	      off
      use_rpm		      off
      gen_core		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Register"
      Ports		      [1, 1]
      Position		      [290, 281, 335, 329]
      FontSize		      10
      SourceBlock	      "xbsIndex_r3/Register"
      SourceType	      "Xilinx Register Block"
      init		      "0"
      reg_only_valid	      off
      explicit_period	      off
      period		      "1"
      rst		      off
      en		      off
      out_en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Shared Memory"
      Ports		      [3, 1]
      Position		      [395, 267, 460, 333]
      AttributesFormatString  "<< %<shared_memory_name> >>"
      SourceBlock	      "xbsIndex_r3/Shared Memory"
      SourceType	      "Xilinx Shared Memory Random Access Memory"
      shared_memory_name      "'Foo'"
      depth		      "16"
      arith_type	      "Unsigned"
      n_bits		      "0"
      bin_pt		      "0"
      ownership		      "Locally Owned and Initialized"
      initVector	      "sin(pi*(0:15)/16)"
      implementation	      "Block Memory"
      mutex		      "Unprotected"
      mode		      "Read and Write"
      write_mode	      "Read After Write"
      time_out		      "0"
      explicit_period	      off
      period		      "1"
      use_rpm		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Single Port RAM"
      Ports		      [3, 1]
      Position		      [230, 384, 295, 436]
      FontSize		      10
      SourceBlock	      "xbsIndex_r3/Single Port RAM"
      SourceType	      "Xilinx Single Port Random Access Memory"
      depth		      "16"
      initVector	      "sin(pi*(0:15)/16)"
      write_mode	      "Read After Write"
      latency		      "1"
      init_zero		      on
      explicit_period	      off
      period		      "1"
      rst		      off
      init_reg		      "0"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      distributed_mem	      off
      use_rpm		      off
      gen_core		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Annotation {
      Name		      "Xilinx Blockset v6.3\n(c) 2004 Xilinx, Inc.\n\n"
"Memory Library"
      Position		      [257, 59]
      FontSize		      12
    }
  }
}
