<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___r_c_c___a_p_b1___a_p_b2___clock___source" xml:lang="en-US">
<title>RCC_APB1_APB2_Clock_Source</title>
<indexterm><primary>RCC_APB1_APB2_Clock_Source</primary></indexterm>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___r_c_c___a_p_b1___a_p_b2___clock___source_1ga8e3fcdef0e5d77bb61a52420fe1e9fbc">RCC_HCLK_DIV1</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac8f6562bb2ecf65055a2f42cbb48ef11">RCC_CFGR_PPRE1_DIV1</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___a_p_b1___a_p_b2___clock___source_1ga4d2ebcf280d85e8449a5fb7b994b5169">RCC_HCLK_DIV2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf832ad6844c907d9bb37c1536defcb0d">RCC_CFGR_PPRE1_DIV2</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___a_p_b1___a_p_b2___clock___source_1ga85b5f4fd936e22a3f4df5ed756f6e083">RCC_HCLK_DIV4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0e340725f46e9462d9b02a079b9fa8ae">RCC_CFGR_PPRE1_DIV4</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___a_p_b1___a_p_b2___clock___source_1gadb18bc60e2c639cb59244bedb54f7bb3">RCC_HCLK_DIV8</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9ddd6d657837e1971bb86e3bf1c15e72">RCC_CFGR_PPRE1_DIV8</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___a_p_b1___a_p_b2___clock___source_1ga27ac27d48360121bc2dc68b99dc8845d">RCC_HCLK_DIV16</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5c38ba326bde7c7a18c4f7f2aacf823f">RCC_CFGR_PPRE1_DIV16</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___a_p_b1___a_p_b2___clock___source_1gab70f1257ea47c1da4def8e351af4d9f2">IS_RCC_PCLK</link>(PCLK)</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>
</section>
<section>
<title>Macro Definition Documentation</title>
<anchor xml:id="_group___r_c_c___a_p_b1___a_p_b2___clock___source_1gab70f1257ea47c1da4def8e351af4d9f2"/><section>
    <title>IS_RCC_PCLK</title>
<indexterm><primary>IS_RCC_PCLK</primary><secondary>RCC_APB1_APB2_Clock_Source</secondary></indexterm>
<indexterm><primary>RCC_APB1_APB2_Clock_Source</primary><secondary>IS_RCC_PCLK</secondary></indexterm>
<para><computeroutput>#define IS_RCC_PCLK( PCLK)</computeroutput></para><emphasis role="strong">Value:</emphasis><programlisting linenumbering="unnumbered">&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;(((PCLK)&#32;==&#32;<link linkend="_group___r_c_c___a_p_b1___a_p_b2___clock___source_1ga8e3fcdef0e5d77bb61a52420fe1e9fbc">RCC_HCLK_DIV1</link>)&#32;||&#32;((PCLK)&#32;==&#32;<link linkend="_group___r_c_c___a_p_b1___a_p_b2___clock___source_1ga4d2ebcf280d85e8449a5fb7b994b5169">RCC_HCLK_DIV2</link>)&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((PCLK)&#32;==&#32;<link linkend="_group___r_c_c___a_p_b1___a_p_b2___clock___source_1ga85b5f4fd936e22a3f4df5ed756f6e083">RCC_HCLK_DIV4</link>)&#32;||&#32;((PCLK)&#32;==&#32;<link linkend="_group___r_c_c___a_p_b1___a_p_b2___clock___source_1gadb18bc60e2c639cb59244bedb54f7bb3">RCC_HCLK_DIV8</link>)&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((PCLK)&#32;==&#32;<link linkend="_group___r_c_c___a_p_b1___a_p_b2___clock___source_1ga27ac27d48360121bc2dc68b99dc8845d">RCC_HCLK_DIV16</link>))
</programlisting><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00361">361</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c___a_p_b1___a_p_b2___clock___source_1ga8e3fcdef0e5d77bb61a52420fe1e9fbc"/><section>
    <title>RCC_HCLK_DIV1</title>
<indexterm><primary>RCC_HCLK_DIV1</primary><secondary>RCC_APB1_APB2_Clock_Source</secondary></indexterm>
<indexterm><primary>RCC_APB1_APB2_Clock_Source</primary><secondary>RCC_HCLK_DIV1</secondary></indexterm>
<para><computeroutput>#define RCC_HCLK_DIV1   <link linkend="_group___peripheral___registers___bits___definition_1gac8f6562bb2ecf65055a2f42cbb48ef11">RCC_CFGR_PPRE1_DIV1</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00355">355</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c___a_p_b1___a_p_b2___clock___source_1ga27ac27d48360121bc2dc68b99dc8845d"/><section>
    <title>RCC_HCLK_DIV16</title>
<indexterm><primary>RCC_HCLK_DIV16</primary><secondary>RCC_APB1_APB2_Clock_Source</secondary></indexterm>
<indexterm><primary>RCC_APB1_APB2_Clock_Source</primary><secondary>RCC_HCLK_DIV16</secondary></indexterm>
<para><computeroutput>#define RCC_HCLK_DIV16   <link linkend="_group___peripheral___registers___bits___definition_1ga5c38ba326bde7c7a18c4f7f2aacf823f">RCC_CFGR_PPRE1_DIV16</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00359">359</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c___a_p_b1___a_p_b2___clock___source_1ga4d2ebcf280d85e8449a5fb7b994b5169"/><section>
    <title>RCC_HCLK_DIV2</title>
<indexterm><primary>RCC_HCLK_DIV2</primary><secondary>RCC_APB1_APB2_Clock_Source</secondary></indexterm>
<indexterm><primary>RCC_APB1_APB2_Clock_Source</primary><secondary>RCC_HCLK_DIV2</secondary></indexterm>
<para><computeroutput>#define RCC_HCLK_DIV2   <link linkend="_group___peripheral___registers___bits___definition_1gaf832ad6844c907d9bb37c1536defcb0d">RCC_CFGR_PPRE1_DIV2</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00356">356</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c___a_p_b1___a_p_b2___clock___source_1ga85b5f4fd936e22a3f4df5ed756f6e083"/><section>
    <title>RCC_HCLK_DIV4</title>
<indexterm><primary>RCC_HCLK_DIV4</primary><secondary>RCC_APB1_APB2_Clock_Source</secondary></indexterm>
<indexterm><primary>RCC_APB1_APB2_Clock_Source</primary><secondary>RCC_HCLK_DIV4</secondary></indexterm>
<para><computeroutput>#define RCC_HCLK_DIV4   <link linkend="_group___peripheral___registers___bits___definition_1ga0e340725f46e9462d9b02a079b9fa8ae">RCC_CFGR_PPRE1_DIV4</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00357">357</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c___a_p_b1___a_p_b2___clock___source_1gadb18bc60e2c639cb59244bedb54f7bb3"/><section>
    <title>RCC_HCLK_DIV8</title>
<indexterm><primary>RCC_HCLK_DIV8</primary><secondary>RCC_APB1_APB2_Clock_Source</secondary></indexterm>
<indexterm><primary>RCC_APB1_APB2_Clock_Source</primary><secondary>RCC_HCLK_DIV8</secondary></indexterm>
<para><computeroutput>#define RCC_HCLK_DIV8   <link linkend="_group___peripheral___registers___bits___definition_1ga9ddd6d657837e1971bb86e3bf1c15e72">RCC_CFGR_PPRE1_DIV8</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00358">358</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
</section>
</section>
