# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do AccessControlSystem_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/ISEL/LIC/Serial Receiver/CounterUpDown3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:15 on Jun 16,2023
# vcom -reportprogress 300 -93 -work work C:/ISEL/LIC/Serial Receiver/CounterUpDown3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ContadorUpDown3
# -- Compiling architecture logic of ContadorUpDown3
# End time: 15:10:16 on Jun 16,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/ISEL/LIC/Serial Receiver/shiftReg5.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:16 on Jun 16,2023
# vcom -reportprogress 300 -93 -work work C:/ISEL/LIC/Serial Receiver/shiftReg5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shiftReg5
# -- Compiling architecture logic of shiftReg5
# End time: 15:10:16 on Jun 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/ISEL/LIC/Serial Receiver/SerialControl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:16 on Jun 16,2023
# vcom -reportprogress 300 -93 -work work C:/ISEL/LIC/Serial Receiver/SerialControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SerialControl
# -- Compiling architecture behavioral of SerialControl
# End time: 15:10:16 on Jun 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/ISEL/LIC/DoorController/DoorController.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:16 on Jun 16,2023
# vcom -reportprogress 300 -93 -work work C:/ISEL/LIC/DoorController/DoorController.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DoorController
# -- Compiling architecture behavioral of DoorController
# End time: 15:10:16 on Jun 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/ISEL/LIC/SDC/serialReceiverDC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:16 on Jun 16,2023
# vcom -reportprogress 300 -93 -work work C:/ISEL/LIC/SDC/serialReceiverDC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity serialReceiverDC
# -- Compiling architecture serialReceiver_arch of serialReceiverDC
# End time: 15:10:16 on Jun 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/ISEL/LIC/SDC/SDC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:16 on Jun 16,2023
# vcom -reportprogress 300 -93 -work work C:/ISEL/LIC/SDC/SDC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SDC
# -- Compiling architecture logic of SDC
# End time: 15:10:16 on Jun 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/ISEL/LIC/KeyScan/FFD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:16 on Jun 16,2023
# vcom -reportprogress 300 -93 -work work C:/ISEL/LIC/KeyScan/FFD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FFD
# -- Compiling architecture logicFunction of FFD
# End time: 15:10:16 on Jun 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.sdc
# vsim work.sdc 
# Start time: 15:10:22 on Jun 16,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.sdc(logic)
# Loading work.serialreceiverdc(serialreceiver_arch)
# Loading work.serialcontrol(behavioral)
# Loading work.contadorupdown3(logic)
# Loading work.ffd(logicfunction)
# Loading work.shiftreg5(logic)
# Loading work.doorcontroller(behavioral)
add wave -position insertpoint  \
sim:/sdc/Dout \
sim:/sdc/MCLK \
sim:/sdc/OnOff \
sim:/sdc/Psensor \
sim:/sdc/SCLK \
sim:/sdc/SDX \
sim:/sdc/Sclose \
sim:/sdc/Sopen \
sim:/sdc/busy \
sim:/sdc/not_SS \
sim:/sdc/rst \
sim:/sdc/sDXval \
sim:/sdc/sDin \
sim:/sdc/sDiv \
sim:/sdc/sDone
add wave -position insertpoint  \
sim:/sdc/USerialReceiver/serialControl1/CurrentState
force -freeze sim:/sdc/MCLK 1 0, 0 {50 ps} -r 100
force -freeze sim:/sdc/Psensor 0 0
force -freeze sim:/sdc/SCLK 1 0, 0 {50 ps} -r 100
force -freeze sim:/sdc/not_SS 0 0
force -freeze sim:/sdc/rst 1 0
force -freeze sim:/sdc/SDX 1 0
run
force -freeze sim:/sdc/Sclose 1 0
force -freeze sim:/sdc/Sopen 0 0
run
force -freeze sim:/sdc/not_SS 1 0
force -freeze sim:/sdc/rst 0 0
run
run
run
run
run
run
run
force -freeze sim:/sdc/not_SS 0 0
run
run
run
run
run
run
run
# End time: 17:04:22 on Jun 16,2023, Elapsed time: 1:54:00
# Errors: 0, Warnings: 0
