
Cable_Monitor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008a64  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002c28  08008c14  08008c14  00018c14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b83c  0800b83c  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800b83c  0800b83c  0001b83c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b844  0800b844  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b844  0800b844  0001b844  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b848  0800b848  0001b848  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800b84c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000624  200001e4  0800ba30  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000808  0800ba30  00020808  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY
 13 .debug_info   00013e95  00000000  00000000  00020257  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003551  00000000  00000000  000340ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001458  00000000  00000000  00037640  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f98  00000000  00000000  00038a98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000264b1  00000000  00000000  00039a30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018107  00000000  00000000  0005fee1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ddf36  00000000  00000000  00077fe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005994  00000000  00000000  00155f20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000009b  00000000  00000000  0015b8b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08008bfc 	.word	0x08008bfc

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001e8 	.word	0x200001e8
 80001ec:	08008bfc 	.word	0x08008bfc

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b970 	b.w	8000588 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	460d      	mov	r5, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	460f      	mov	r7, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4694      	mov	ip, r2
 80002d4:	d965      	bls.n	80003a2 <__udivmoddi4+0xe2>
 80002d6:	fab2 f382 	clz	r3, r2
 80002da:	b143      	cbz	r3, 80002ee <__udivmoddi4+0x2e>
 80002dc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002e0:	f1c3 0220 	rsb	r2, r3, #32
 80002e4:	409f      	lsls	r7, r3
 80002e6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ea:	4317      	orrs	r7, r2
 80002ec:	409c      	lsls	r4, r3
 80002ee:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002f2:	fa1f f58c 	uxth.w	r5, ip
 80002f6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002fa:	0c22      	lsrs	r2, r4, #16
 80002fc:	fb0e 7711 	mls	r7, lr, r1, r7
 8000300:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000304:	fb01 f005 	mul.w	r0, r1, r5
 8000308:	4290      	cmp	r0, r2
 800030a:	d90a      	bls.n	8000322 <__udivmoddi4+0x62>
 800030c:	eb1c 0202 	adds.w	r2, ip, r2
 8000310:	f101 37ff 	add.w	r7, r1, #4294967295
 8000314:	f080 811c 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000318:	4290      	cmp	r0, r2
 800031a:	f240 8119 	bls.w	8000550 <__udivmoddi4+0x290>
 800031e:	3902      	subs	r1, #2
 8000320:	4462      	add	r2, ip
 8000322:	1a12      	subs	r2, r2, r0
 8000324:	b2a4      	uxth	r4, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000332:	fb00 f505 	mul.w	r5, r0, r5
 8000336:	42a5      	cmp	r5, r4
 8000338:	d90a      	bls.n	8000350 <__udivmoddi4+0x90>
 800033a:	eb1c 0404 	adds.w	r4, ip, r4
 800033e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000342:	f080 8107 	bcs.w	8000554 <__udivmoddi4+0x294>
 8000346:	42a5      	cmp	r5, r4
 8000348:	f240 8104 	bls.w	8000554 <__udivmoddi4+0x294>
 800034c:	4464      	add	r4, ip
 800034e:	3802      	subs	r0, #2
 8000350:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000354:	1b64      	subs	r4, r4, r5
 8000356:	2100      	movs	r1, #0
 8000358:	b11e      	cbz	r6, 8000362 <__udivmoddi4+0xa2>
 800035a:	40dc      	lsrs	r4, r3
 800035c:	2300      	movs	r3, #0
 800035e:	e9c6 4300 	strd	r4, r3, [r6]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0xbc>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80ed 	beq.w	800054a <__udivmoddi4+0x28a>
 8000370:	2100      	movs	r1, #0
 8000372:	e9c6 0500 	strd	r0, r5, [r6]
 8000376:	4608      	mov	r0, r1
 8000378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037c:	fab3 f183 	clz	r1, r3
 8000380:	2900      	cmp	r1, #0
 8000382:	d149      	bne.n	8000418 <__udivmoddi4+0x158>
 8000384:	42ab      	cmp	r3, r5
 8000386:	d302      	bcc.n	800038e <__udivmoddi4+0xce>
 8000388:	4282      	cmp	r2, r0
 800038a:	f200 80f8 	bhi.w	800057e <__udivmoddi4+0x2be>
 800038e:	1a84      	subs	r4, r0, r2
 8000390:	eb65 0203 	sbc.w	r2, r5, r3
 8000394:	2001      	movs	r0, #1
 8000396:	4617      	mov	r7, r2
 8000398:	2e00      	cmp	r6, #0
 800039a:	d0e2      	beq.n	8000362 <__udivmoddi4+0xa2>
 800039c:	e9c6 4700 	strd	r4, r7, [r6]
 80003a0:	e7df      	b.n	8000362 <__udivmoddi4+0xa2>
 80003a2:	b902      	cbnz	r2, 80003a6 <__udivmoddi4+0xe6>
 80003a4:	deff      	udf	#255	; 0xff
 80003a6:	fab2 f382 	clz	r3, r2
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	f040 8090 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b0:	1a8a      	subs	r2, r1, r2
 80003b2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003b6:	fa1f fe8c 	uxth.w	lr, ip
 80003ba:	2101      	movs	r1, #1
 80003bc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003c0:	fb07 2015 	mls	r0, r7, r5, r2
 80003c4:	0c22      	lsrs	r2, r4, #16
 80003c6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ca:	fb0e f005 	mul.w	r0, lr, r5
 80003ce:	4290      	cmp	r0, r2
 80003d0:	d908      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d2:	eb1c 0202 	adds.w	r2, ip, r2
 80003d6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4290      	cmp	r0, r2
 80003de:	f200 80cb 	bhi.w	8000578 <__udivmoddi4+0x2b8>
 80003e2:	4645      	mov	r5, r8
 80003e4:	1a12      	subs	r2, r2, r0
 80003e6:	b2a4      	uxth	r4, r4
 80003e8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003ec:	fb07 2210 	mls	r2, r7, r0, r2
 80003f0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003f4:	fb0e fe00 	mul.w	lr, lr, r0
 80003f8:	45a6      	cmp	lr, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x14e>
 80003fc:	eb1c 0404 	adds.w	r4, ip, r4
 8000400:	f100 32ff 	add.w	r2, r0, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x14c>
 8000406:	45a6      	cmp	lr, r4
 8000408:	f200 80bb 	bhi.w	8000582 <__udivmoddi4+0x2c2>
 800040c:	4610      	mov	r0, r2
 800040e:	eba4 040e 	sub.w	r4, r4, lr
 8000412:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000416:	e79f      	b.n	8000358 <__udivmoddi4+0x98>
 8000418:	f1c1 0720 	rsb	r7, r1, #32
 800041c:	408b      	lsls	r3, r1
 800041e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000422:	ea4c 0c03 	orr.w	ip, ip, r3
 8000426:	fa05 f401 	lsl.w	r4, r5, r1
 800042a:	fa20 f307 	lsr.w	r3, r0, r7
 800042e:	40fd      	lsrs	r5, r7
 8000430:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000434:	4323      	orrs	r3, r4
 8000436:	fbb5 f8f9 	udiv	r8, r5, r9
 800043a:	fa1f fe8c 	uxth.w	lr, ip
 800043e:	fb09 5518 	mls	r5, r9, r8, r5
 8000442:	0c1c      	lsrs	r4, r3, #16
 8000444:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000448:	fb08 f50e 	mul.w	r5, r8, lr
 800044c:	42a5      	cmp	r5, r4
 800044e:	fa02 f201 	lsl.w	r2, r2, r1
 8000452:	fa00 f001 	lsl.w	r0, r0, r1
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1c 0404 	adds.w	r4, ip, r4
 800045c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000460:	f080 8088 	bcs.w	8000574 <__udivmoddi4+0x2b4>
 8000464:	42a5      	cmp	r5, r4
 8000466:	f240 8085 	bls.w	8000574 <__udivmoddi4+0x2b4>
 800046a:	f1a8 0802 	sub.w	r8, r8, #2
 800046e:	4464      	add	r4, ip
 8000470:	1b64      	subs	r4, r4, r5
 8000472:	b29d      	uxth	r5, r3
 8000474:	fbb4 f3f9 	udiv	r3, r4, r9
 8000478:	fb09 4413 	mls	r4, r9, r3, r4
 800047c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000480:	fb03 fe0e 	mul.w	lr, r3, lr
 8000484:	45a6      	cmp	lr, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1c 0404 	adds.w	r4, ip, r4
 800048c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000490:	d26c      	bcs.n	800056c <__udivmoddi4+0x2ac>
 8000492:	45a6      	cmp	lr, r4
 8000494:	d96a      	bls.n	800056c <__udivmoddi4+0x2ac>
 8000496:	3b02      	subs	r3, #2
 8000498:	4464      	add	r4, ip
 800049a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800049e:	fba3 9502 	umull	r9, r5, r3, r2
 80004a2:	eba4 040e 	sub.w	r4, r4, lr
 80004a6:	42ac      	cmp	r4, r5
 80004a8:	46c8      	mov	r8, r9
 80004aa:	46ae      	mov	lr, r5
 80004ac:	d356      	bcc.n	800055c <__udivmoddi4+0x29c>
 80004ae:	d053      	beq.n	8000558 <__udivmoddi4+0x298>
 80004b0:	b156      	cbz	r6, 80004c8 <__udivmoddi4+0x208>
 80004b2:	ebb0 0208 	subs.w	r2, r0, r8
 80004b6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ba:	fa04 f707 	lsl.w	r7, r4, r7
 80004be:	40ca      	lsrs	r2, r1
 80004c0:	40cc      	lsrs	r4, r1
 80004c2:	4317      	orrs	r7, r2
 80004c4:	e9c6 7400 	strd	r7, r4, [r6]
 80004c8:	4618      	mov	r0, r3
 80004ca:	2100      	movs	r1, #0
 80004cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004d0:	f1c3 0120 	rsb	r1, r3, #32
 80004d4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004d8:	fa20 f201 	lsr.w	r2, r0, r1
 80004dc:	fa25 f101 	lsr.w	r1, r5, r1
 80004e0:	409d      	lsls	r5, r3
 80004e2:	432a      	orrs	r2, r5
 80004e4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e8:	fa1f fe8c 	uxth.w	lr, ip
 80004ec:	fbb1 f0f7 	udiv	r0, r1, r7
 80004f0:	fb07 1510 	mls	r5, r7, r0, r1
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004fa:	fb00 f50e 	mul.w	r5, r0, lr
 80004fe:	428d      	cmp	r5, r1
 8000500:	fa04 f403 	lsl.w	r4, r4, r3
 8000504:	d908      	bls.n	8000518 <__udivmoddi4+0x258>
 8000506:	eb1c 0101 	adds.w	r1, ip, r1
 800050a:	f100 38ff 	add.w	r8, r0, #4294967295
 800050e:	d22f      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000510:	428d      	cmp	r5, r1
 8000512:	d92d      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000514:	3802      	subs	r0, #2
 8000516:	4461      	add	r1, ip
 8000518:	1b49      	subs	r1, r1, r5
 800051a:	b292      	uxth	r2, r2
 800051c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000520:	fb07 1115 	mls	r1, r7, r5, r1
 8000524:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000528:	fb05 f10e 	mul.w	r1, r5, lr
 800052c:	4291      	cmp	r1, r2
 800052e:	d908      	bls.n	8000542 <__udivmoddi4+0x282>
 8000530:	eb1c 0202 	adds.w	r2, ip, r2
 8000534:	f105 38ff 	add.w	r8, r5, #4294967295
 8000538:	d216      	bcs.n	8000568 <__udivmoddi4+0x2a8>
 800053a:	4291      	cmp	r1, r2
 800053c:	d914      	bls.n	8000568 <__udivmoddi4+0x2a8>
 800053e:	3d02      	subs	r5, #2
 8000540:	4462      	add	r2, ip
 8000542:	1a52      	subs	r2, r2, r1
 8000544:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000548:	e738      	b.n	80003bc <__udivmoddi4+0xfc>
 800054a:	4631      	mov	r1, r6
 800054c:	4630      	mov	r0, r6
 800054e:	e708      	b.n	8000362 <__udivmoddi4+0xa2>
 8000550:	4639      	mov	r1, r7
 8000552:	e6e6      	b.n	8000322 <__udivmoddi4+0x62>
 8000554:	4610      	mov	r0, r2
 8000556:	e6fb      	b.n	8000350 <__udivmoddi4+0x90>
 8000558:	4548      	cmp	r0, r9
 800055a:	d2a9      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 800055c:	ebb9 0802 	subs.w	r8, r9, r2
 8000560:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000564:	3b01      	subs	r3, #1
 8000566:	e7a3      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000568:	4645      	mov	r5, r8
 800056a:	e7ea      	b.n	8000542 <__udivmoddi4+0x282>
 800056c:	462b      	mov	r3, r5
 800056e:	e794      	b.n	800049a <__udivmoddi4+0x1da>
 8000570:	4640      	mov	r0, r8
 8000572:	e7d1      	b.n	8000518 <__udivmoddi4+0x258>
 8000574:	46d0      	mov	r8, sl
 8000576:	e77b      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000578:	3d02      	subs	r5, #2
 800057a:	4462      	add	r2, ip
 800057c:	e732      	b.n	80003e4 <__udivmoddi4+0x124>
 800057e:	4608      	mov	r0, r1
 8000580:	e70a      	b.n	8000398 <__udivmoddi4+0xd8>
 8000582:	4464      	add	r4, ip
 8000584:	3802      	subs	r0, #2
 8000586:	e742      	b.n	800040e <__udivmoddi4+0x14e>

08000588 <__aeabi_idiv0>:
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop

0800058c <GPIO_Init>:
 * @brief Configure the GPIO for the USER pushbutton
 *
 * The USER pushbutton is connected to PA0.
 *****************************************************************************/
void GPIO_Init(void)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b086      	sub	sp, #24
 8000590:	af00      	add	r7, sp, #0
	GPIOE-> OSPEEDR |= 0x400;
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5, GPIO_PIN_SET);*/

	// Initialize the GPIO pins
	GPIO_InitTypeDef GPIO_InitStruct;
	__HAL_RCC_GPIOE_CLK_ENABLE(); // Enable the GPIO E clock
 8000592:	2300      	movs	r3, #0
 8000594:	603b      	str	r3, [r7, #0]
 8000596:	4b1e      	ldr	r3, [pc, #120]	; (8000610 <GPIO_Init+0x84>)
 8000598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800059a:	4a1d      	ldr	r2, [pc, #116]	; (8000610 <GPIO_Init+0x84>)
 800059c:	f043 0310 	orr.w	r3, r3, #16
 80005a0:	6313      	str	r3, [r2, #48]	; 0x30
 80005a2:	4b1b      	ldr	r3, [pc, #108]	; (8000610 <GPIO_Init+0x84>)
 80005a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005a6:	f003 0310 	and.w	r3, r3, #16
 80005aa:	603b      	str	r3, [r7, #0]
 80005ac:	683b      	ldr	r3, [r7, #0]

	// Configure PE3 in input mode
	GPIO_InitStruct.Pin = PIN_PE3;
 80005ae:	2308      	movs	r3, #8
 80005b0:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005b2:	2300      	movs	r3, #0
 80005b4:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80005b6:	2302      	movs	r3, #2
 80005b8:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80005ba:	1d3b      	adds	r3, r7, #4
 80005bc:	4619      	mov	r1, r3
 80005be:	4815      	ldr	r0, [pc, #84]	; (8000614 <GPIO_Init+0x88>)
 80005c0:	f004 face 	bl	8004b60 <HAL_GPIO_Init>

	// Configure PE5 in output push-pull mode
	GPIO_InitStruct.Pin = PIN_PE5;
 80005c4:	2320      	movs	r3, #32
 80005c6:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005c8:	2301      	movs	r3, #1
 80005ca:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005cc:	2300      	movs	r3, #0
 80005ce:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005d0:	2300      	movs	r3, #0
 80005d2:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80005d4:	1d3b      	adds	r3, r7, #4
 80005d6:	4619      	mov	r1, r3
 80005d8:	480e      	ldr	r0, [pc, #56]	; (8000614 <GPIO_Init+0x88>)
 80005da:	f004 fac1 	bl	8004b60 <HAL_GPIO_Init>

	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5, GPIO_PIN_SET);
 80005de:	2201      	movs	r2, #1
 80005e0:	2120      	movs	r1, #32
 80005e2:	480c      	ldr	r0, [pc, #48]	; (8000614 <GPIO_Init+0x88>)
 80005e4:	f004 fc80 	bl	8004ee8 <HAL_GPIO_WritePin>
	while (HAL_GPIO_ReadPin(GPIOE, PIN_PE3) == GPIO_PIN_SET)
 80005e8:	e002      	b.n	80005f0 <GPIO_Init+0x64>
	{
	  HAL_Delay(100);
 80005ea:	2064      	movs	r0, #100	; 0x64
 80005ec:	f003 fd2e 	bl	800404c <HAL_Delay>
	while (HAL_GPIO_ReadPin(GPIOE, PIN_PE3) == GPIO_PIN_SET)
 80005f0:	2108      	movs	r1, #8
 80005f2:	4808      	ldr	r0, [pc, #32]	; (8000614 <GPIO_Init+0x88>)
 80005f4:	f004 fc60 	bl	8004eb8 <HAL_GPIO_ReadPin>
 80005f8:	4603      	mov	r3, r0
 80005fa:	2b01      	cmp	r3, #1
 80005fc:	d0f5      	beq.n	80005ea <GPIO_Init+0x5e>
	}
	HAL_Delay(3000);
 80005fe:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000602:	f003 fd23 	bl	800404c <HAL_Delay>
}
 8000606:	bf00      	nop
 8000608:	3718      	adds	r7, #24
 800060a:	46bd      	mov	sp, r7
 800060c:	bd80      	pop	{r7, pc}
 800060e:	bf00      	nop
 8000610:	40023800 	.word	0x40023800
 8000614:	40021000 	.word	0x40021000

08000618 <main>:
 * @brief  Main function
 * @return not used because main ends in an infinite loop
 *
 * Initialization and infinite while loop
 *****************************************************************************/
int main(void) {
 8000618:	b598      	push	{r3, r4, r7, lr}
 800061a:	af00      	add	r7, sp, #0
	HAL_Init();							// Initialize the system
 800061c:	f003 fc9c 	bl	8003f58 <HAL_Init>

	SystemClock_Config();				// Configure system clocks
 8000620:	f000 f8b4 	bl	800078c <SystemClock_Config>

	GPIO_Init();						// Init PE5 and set it to HIGH
 8000624:	f7ff ffb2 	bl	800058c <GPIO_Init>

#ifdef FLIPPED_LCD
	BSP_LCD_Init_Flipped();				// Initialize the LCD for flipped orientation
#else
	BSP_LCD_Init();						// Initialize the LCD display
 8000628:	f002 fbec 	bl	8002e04 <BSP_LCD_Init>
#endif
	BSP_LCD_LayerDefaultInit(LCD_FOREGROUND_LAYER, LCD_FRAME_BUFFER);
 800062c:	f04f 4150 	mov.w	r1, #3489660928	; 0xd0000000
 8000630:	2001      	movs	r0, #1
 8000632:	f002 fc69 	bl	8002f08 <BSP_LCD_LayerDefaultInit>
	BSP_LCD_SelectLayer(LCD_FOREGROUND_LAYER);
 8000636:	2001      	movs	r0, #1
 8000638:	f002 fcca 	bl	8002fd0 <BSP_LCD_SelectLayer>
	BSP_LCD_DisplayOn();
 800063c:	f002 ff9a 	bl	8003574 <BSP_LCD_DisplayOn>
	BSP_LCD_Clear(LCD_COLOR_WHITE);
 8000640:	f04f 30ff 	mov.w	r0, #4294967295
 8000644:	f002 fd20 	bl	8003088 <BSP_LCD_Clear>

	BSP_TS_Init(BSP_LCD_GetXSize(), BSP_LCD_GetYSize());	// Touchscreen
 8000648:	f002 fc46 	bl	8002ed8 <BSP_LCD_GetXSize>
 800064c:	4603      	mov	r3, r0
 800064e:	b29c      	uxth	r4, r3
 8000650:	f002 fc4e 	bl	8002ef0 <BSP_LCD_GetYSize>
 8000654:	4603      	mov	r3, r0
 8000656:	b29b      	uxth	r3, r3
 8000658:	4619      	mov	r1, r3
 800065a:	4620      	mov	r0, r4
 800065c:	f003 fb78 	bl	8003d50 <BSP_TS_Init>
	/* Uncomment next line to enable touchscreen interrupt */
	// BSP_TS_ITConfig();					// Enable Touchscreen interrupt

	PB_init();							// Initialize the user pushbutton
 8000660:	f001 fa86 	bl	8001b70 <PB_init>
	PB_enableIRQ();						// Enable interrupt on user pushbutton
 8000664:	f001 faa4 	bl	8001bb0 <PB_enableIRQ>

	BSP_LED_Init(LED3);					// Toggles in while loop
 8000668:	2000      	movs	r0, #0
 800066a:	f001 ffb3 	bl	80025d4 <BSP_LED_Init>
	BSP_LED_Init(LED4);					// Is toggled by user button
 800066e:	2001      	movs	r0, #1
 8000670:	f001 ffb0 	bl	80025d4 <BSP_LED_Init>

	MENU_draw();						// Draw the menu
 8000674:	f001 f8a8 	bl	80017c8 <MENU_draw>
	MENU_hint();						// Show hint at startup
 8000678:	f001 f954 	bl	8001924 <MENU_hint>

	gyro_disable();						// Disable gyro, use those analog inputs
 800067c:	f000 f904 	bl	8000888 <gyro_disable>

	MEAS_GPIO_analog_init();			// Configure GPIOs in analog mode
 8000680:	f000 f9c2 	bl	8000a08 <MEAS_GPIO_analog_init>
	MEAS_timer_init();					// Configure the timer
 8000684:	f000 fade 	bl	8000c44 <MEAS_timer_init>
	


	/* Infinite while loop */
	while (1) {							// Infinitely loop in main function
		BSP_LED_Toggle(LED3);			// Visual feedback when running
 8000688:	2000      	movs	r0, #0
 800068a:	f002 f82b 	bl	80026e4 <BSP_LED_Toggle>

		if (MEAS_data_ready) {			// Show data if new data available
 800068e:	4b3c      	ldr	r3, [pc, #240]	; (8000780 <main+0x168>)
 8000690:	781b      	ldrb	r3, [r3, #0]
 8000692:	2b00      	cmp	r3, #0
 8000694:	d004      	beq.n	80006a0 <main+0x88>
			MEAS_data_ready = false;
 8000696:	4b3a      	ldr	r3, [pc, #232]	; (8000780 <main+0x168>)
 8000698:	2200      	movs	r2, #0
 800069a:	701a      	strb	r2, [r3, #0]
			MEAS_show_data();
 800069c:	f000 ffa4 	bl	80015e8 <MEAS_show_data>
		}

		if (PB_pressed()) {				// Check if user pushbutton was pressed
 80006a0:	f001 fab8 	bl	8001c14 <PB_pressed>
 80006a4:	4603      	mov	r3, r0
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d01d      	beq.n	80006e6 <main+0xce>
			DAC_active = !DAC_active;	// Toggle DAC on/off
 80006aa:	4b36      	ldr	r3, [pc, #216]	; (8000784 <main+0x16c>)
 80006ac:	781b      	ldrb	r3, [r3, #0]
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	bf14      	ite	ne
 80006b2:	2301      	movne	r3, #1
 80006b4:	2300      	moveq	r3, #0
 80006b6:	b2db      	uxtb	r3, r3
 80006b8:	f083 0301 	eor.w	r3, r3, #1
 80006bc:	b2db      	uxtb	r3, r3
 80006be:	f003 0301 	and.w	r3, r3, #1
 80006c2:	b2da      	uxtb	r2, r3
 80006c4:	4b2f      	ldr	r3, [pc, #188]	; (8000784 <main+0x16c>)
 80006c6:	701a      	strb	r2, [r3, #0]
			if (DAC_active) {
 80006c8:	4b2e      	ldr	r3, [pc, #184]	; (8000784 <main+0x16c>)
 80006ca:	781b      	ldrb	r3, [r3, #0]
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d005      	beq.n	80006dc <main+0xc4>
				DAC_init();
 80006d0:	f000 f9fe 	bl	8000ad0 <DAC_init>
				BSP_LED_On(LED4);
 80006d4:	2001      	movs	r0, #1
 80006d6:	f001 ffd1 	bl	800267c <BSP_LED_On>
 80006da:	e004      	b.n	80006e6 <main+0xce>
			} else {
				DAC_reset();
 80006dc:	f000 f9e2 	bl	8000aa4 <DAC_reset>
				BSP_LED_Off(LED4);
 80006e0:	2001      	movs	r0, #1
 80006e2:	f001 ffe5 	bl	80026b0 <BSP_LED_Off>
			}
		}

		// Check if Device should power off (PE3)
		if (HAL_GPIO_ReadPin(GPIOE, PIN_PE3) == GPIO_PIN_SET)
 80006e6:	2108      	movs	r1, #8
 80006e8:	4827      	ldr	r0, [pc, #156]	; (8000788 <main+0x170>)
 80006ea:	f004 fbe5 	bl	8004eb8 <HAL_GPIO_ReadPin>
 80006ee:	4603      	mov	r3, r0
 80006f0:	2b01      	cmp	r3, #1
 80006f2:	d108      	bne.n	8000706 <main+0xee>
		{
		  // Set PE5 low
		  HAL_GPIO_WritePin(GPIOE, PIN_PE5, GPIO_PIN_RESET);
 80006f4:	2200      	movs	r2, #0
 80006f6:	2120      	movs	r1, #32
 80006f8:	4823      	ldr	r0, [pc, #140]	; (8000788 <main+0x170>)
 80006fa:	f004 fbf5 	bl	8004ee8 <HAL_GPIO_WritePin>

		  // Delay for 3 seconds
		  HAL_Delay(3000);
 80006fe:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000702:	f003 fca3 	bl	800404c <HAL_Delay>
		}

		/* Comment next line if touchscreen interrupt is enabled */
		MENU_check_transition();
 8000706:	f001 f97b 	bl	8001a00 <MENU_check_transition>

		switch (MENU_get_transition()) {	// Handle user menu choice
 800070a:	f001 f967 	bl	80019dc <MENU_get_transition>
 800070e:	4603      	mov	r3, r0
 8000710:	2b06      	cmp	r3, #6
 8000712:	d82f      	bhi.n	8000774 <main+0x15c>
 8000714:	a201      	add	r2, pc, #4	; (adr r2, 800071c <main+0x104>)
 8000716:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800071a:	bf00      	nop
 800071c:	08000739 	.word	0x08000739
 8000720:	08000743 	.word	0x08000743
 8000724:	0800074d 	.word	0x0800074d
 8000728:	08000757 	.word	0x08000757
 800072c:	08000761 	.word	0x08000761
 8000730:	0800076b 	.word	0x0800076b
 8000734:	08000775 	.word	0x08000775
		case MENU_NONE:					// No transition => do nothing
			break;
		case MENU_ZERO:
			ADC3_IN4_single_init();
 8000738:	f000 fa26 	bl	8000b88 <ADC3_IN4_single_init>
			ADC3_IN4_single_read();
 800073c:	f000 fa4a 	bl	8000bd4 <ADC3_IN4_single_read>
			break;
 8000740:	e019      	b.n	8000776 <main+0x15e>
		case MENU_ONE:
			ADC3_IN4_timer_init();
 8000742:	f000 fab5 	bl	8000cb0 <ADC3_IN4_timer_init>
			ADC3_IN4_timer_start();
 8000746:	f000 faeb 	bl	8000d20 <ADC3_IN4_timer_start>
			break;
 800074a:	e014      	b.n	8000776 <main+0x15e>
		case MENU_TWO:
			ADC3_IN4_DMA_init();
 800074c:	f000 fb02 	bl	8000d54 <ADC3_IN4_DMA_init>
			ADC3_IN4_DMA_start();
 8000750:	f000 fb8e 	bl	8000e70 <ADC3_IN4_DMA_start>
			break;
 8000754:	e00f      	b.n	8000776 <main+0x15e>
		case MENU_THREE:
			ADC1_IN13_ADC2_IN5_dual_init();
 8000756:	f000 fbad 	bl	8000eb4 <ADC1_IN13_ADC2_IN5_dual_init>
			ADC1_IN13_ADC2_IN5_dual_start();
 800075a:	f000 fc55 	bl	8001008 <ADC1_IN13_ADC2_IN5_dual_start>
			break;
 800075e:	e00a      	b.n	8000776 <main+0x15e>
		case MENU_FOUR:
			ADC2_IN13_IN5_scan_init();
 8000760:	f000 fc7c 	bl	800105c <ADC2_IN13_IN5_scan_init>
			ADC2_IN13_IN5_scan_start();
 8000764:	f000 fd1a 	bl	800119c <ADC2_IN13_IN5_scan_start>
			break;
 8000768:	e005      	b.n	8000776 <main+0x15e>
		case MENU_FIVE:
			ADC3_IN13_IN4_scan_init();
 800076a:	f000 fd39 	bl	80011e0 <ADC3_IN13_IN4_scan_init>
			ADC3_IN13_IN4_scan_start();
 800076e:	f000 fdd7 	bl	8001320 <ADC3_IN13_IN4_scan_start>
			break;
 8000772:	e000      	b.n	8000776 <main+0x15e>
		default:						// Should never occur
			break;
 8000774:	bf00      	nop
		}

		HAL_Delay(200);					// Wait or sleep
 8000776:	20c8      	movs	r0, #200	; 0xc8
 8000778:	f003 fc68 	bl	800404c <HAL_Delay>
		BSP_LED_Toggle(LED3);			// Visual feedback when running
 800077c:	e784      	b.n	8000688 <main+0x70>
 800077e:	bf00      	nop
 8000780:	20000200 	.word	0x20000200
 8000784:	20000201 	.word	0x20000201
 8000788:	40021000 	.word	0x40021000

0800078c <SystemClock_Config>:

/** ***************************************************************************
 * @brief System Clock Configuration
 *
 *****************************************************************************/
static void SystemClock_Config(void){
 800078c:	b580      	push	{r7, lr}
 800078e:	b0a0      	sub	sp, #128	; 0x80
 8000790:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000792:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000796:	2230      	movs	r2, #48	; 0x30
 8000798:	2100      	movs	r1, #0
 800079a:	4618      	mov	r0, r3
 800079c:	f007 fda2 	bl	80082e4 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007a0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80007a4:	2200      	movs	r2, #0
 80007a6:	601a      	str	r2, [r3, #0]
 80007a8:	605a      	str	r2, [r3, #4]
 80007aa:	609a      	str	r2, [r3, #8]
 80007ac:	60da      	str	r2, [r3, #12]
 80007ae:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80007b0:	f107 030c 	add.w	r3, r7, #12
 80007b4:	2230      	movs	r2, #48	; 0x30
 80007b6:	2100      	movs	r1, #0
 80007b8:	4618      	mov	r0, r3
 80007ba:	f007 fd93 	bl	80082e4 <memset>
	/* Configure the main internal regulator output voltage */
	__HAL_RCC_PWR_CLK_ENABLE();
 80007be:	2300      	movs	r3, #0
 80007c0:	60bb      	str	r3, [r7, #8]
 80007c2:	4b2e      	ldr	r3, [pc, #184]	; (800087c <SystemClock_Config+0xf0>)
 80007c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007c6:	4a2d      	ldr	r2, [pc, #180]	; (800087c <SystemClock_Config+0xf0>)
 80007c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007cc:	6413      	str	r3, [r2, #64]	; 0x40
 80007ce:	4b2b      	ldr	r3, [pc, #172]	; (800087c <SystemClock_Config+0xf0>)
 80007d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007d6:	60bb      	str	r3, [r7, #8]
 80007d8:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007da:	2300      	movs	r3, #0
 80007dc:	607b      	str	r3, [r7, #4]
 80007de:	4b28      	ldr	r3, [pc, #160]	; (8000880 <SystemClock_Config+0xf4>)
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	4a27      	ldr	r2, [pc, #156]	; (8000880 <SystemClock_Config+0xf4>)
 80007e4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80007e8:	6013      	str	r3, [r2, #0]
 80007ea:	4b25      	ldr	r3, [pc, #148]	; (8000880 <SystemClock_Config+0xf4>)
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80007f2:	607b      	str	r3, [r7, #4]
 80007f4:	687b      	ldr	r3, [r7, #4]
	/* Initialize High Speed External Oscillator and PLL circuits */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007f6:	2301      	movs	r3, #1
 80007f8:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007fa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80007fe:	657b      	str	r3, [r7, #84]	; 0x54
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000800:	2302      	movs	r3, #2
 8000802:	66bb      	str	r3, [r7, #104]	; 0x68
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000804:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000808:	66fb      	str	r3, [r7, #108]	; 0x6c
	RCC_OscInitStruct.PLL.PLLM = 8;
 800080a:	2308      	movs	r3, #8
 800080c:	673b      	str	r3, [r7, #112]	; 0x70
	RCC_OscInitStruct.PLL.PLLN = 336;
 800080e:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000812:	677b      	str	r3, [r7, #116]	; 0x74
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000814:	2302      	movs	r3, #2
 8000816:	67bb      	str	r3, [r7, #120]	; 0x78
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8000818:	2307      	movs	r3, #7
 800081a:	67fb      	str	r3, [r7, #124]	; 0x7c
	HAL_RCC_OscConfig(&RCC_OscInitStruct);
 800081c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000820:	4618      	mov	r0, r3
 8000822:	f005 fe7d 	bl	8006520 <HAL_RCC_OscConfig>
	/* Initialize gates and clock dividers for CPU, AHB and APB busses */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000826:	230f      	movs	r3, #15
 8000828:	63fb      	str	r3, [r7, #60]	; 0x3c
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800082a:	2302      	movs	r3, #2
 800082c:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800082e:	2300      	movs	r3, #0
 8000830:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000832:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000836:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000838:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800083c:	64fb      	str	r3, [r7, #76]	; 0x4c
	HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5);
 800083e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000842:	2105      	movs	r1, #5
 8000844:	4618      	mov	r0, r3
 8000846:	f006 f8d9 	bl	80069fc <HAL_RCC_ClockConfig>
	/* Initialize PLL and clock divider for the LCD */
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800084a:	2308      	movs	r3, #8
 800084c:	60fb      	str	r3, [r7, #12]
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 800084e:	23c0      	movs	r3, #192	; 0xc0
 8000850:	61fb      	str	r3, [r7, #28]
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 8000852:	2304      	movs	r3, #4
 8000854:	627b      	str	r3, [r7, #36]	; 0x24
	PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8000856:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800085a:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 800085c:	f107 030c 	add.w	r3, r7, #12
 8000860:	4618      	mov	r0, r3
 8000862:	f006 fad7 	bl	8006e14 <HAL_RCCEx_PeriphCLKConfig>
	/* Set clock prescaler for ADCs */
	ADC->CCR |= ADC_CCR_ADCPRE_0;
 8000866:	4b07      	ldr	r3, [pc, #28]	; (8000884 <SystemClock_Config+0xf8>)
 8000868:	685b      	ldr	r3, [r3, #4]
 800086a:	4a06      	ldr	r2, [pc, #24]	; (8000884 <SystemClock_Config+0xf8>)
 800086c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000870:	6053      	str	r3, [r2, #4]
}
 8000872:	bf00      	nop
 8000874:	3780      	adds	r7, #128	; 0x80
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	40023800 	.word	0x40023800
 8000880:	40007000 	.word	0x40007000
 8000884:	40012300 	.word	0x40012300

08000888 <gyro_disable>:
 * @n PF8 is also reconfigured.
 * @n An other solution would be to remove the GYRO
 * from the microcontroller board by unsoldering it.
 *****************************************************************************/
static void gyro_disable(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b082      	sub	sp, #8
 800088c:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOC_CLK_ENABLE();		// Enable Clock for GPIO port C
 800088e:	2300      	movs	r3, #0
 8000890:	607b      	str	r3, [r7, #4]
 8000892:	4b2a      	ldr	r3, [pc, #168]	; (800093c <gyro_disable+0xb4>)
 8000894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000896:	4a29      	ldr	r2, [pc, #164]	; (800093c <gyro_disable+0xb4>)
 8000898:	f043 0304 	orr.w	r3, r3, #4
 800089c:	6313      	str	r3, [r2, #48]	; 0x30
 800089e:	4b27      	ldr	r3, [pc, #156]	; (800093c <gyro_disable+0xb4>)
 80008a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008a2:	f003 0304 	and.w	r3, r3, #4
 80008a6:	607b      	str	r3, [r7, #4]
 80008a8:	687b      	ldr	r3, [r7, #4]
	/* Disable PC1 and PF8 first */
	GPIOC->MODER &= ~GPIO_MODER_MODER1_Msk;	// Reset mode for PC1
 80008aa:	4b25      	ldr	r3, [pc, #148]	; (8000940 <gyro_disable+0xb8>)
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	4a24      	ldr	r2, [pc, #144]	; (8000940 <gyro_disable+0xb8>)
 80008b0:	f023 030c 	bic.w	r3, r3, #12
 80008b4:	6013      	str	r3, [r2, #0]
	GPIOC->MODER |= 1UL << GPIO_MODER_MODER1_Pos;	// Set PC1 as output
 80008b6:	4b22      	ldr	r3, [pc, #136]	; (8000940 <gyro_disable+0xb8>)
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	4a21      	ldr	r2, [pc, #132]	; (8000940 <gyro_disable+0xb8>)
 80008bc:	f043 0304 	orr.w	r3, r3, #4
 80008c0:	6013      	str	r3, [r2, #0]
	GPIOC->BSRR |= GPIO_BSRR_BR1;		// Set GYRO (CS) to 0 for a short time
 80008c2:	4b1f      	ldr	r3, [pc, #124]	; (8000940 <gyro_disable+0xb8>)
 80008c4:	699b      	ldr	r3, [r3, #24]
 80008c6:	4a1e      	ldr	r2, [pc, #120]	; (8000940 <gyro_disable+0xb8>)
 80008c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008cc:	6193      	str	r3, [r2, #24]
	HAL_Delay(10);						// Wait some time
 80008ce:	200a      	movs	r0, #10
 80008d0:	f003 fbbc 	bl	800404c <HAL_Delay>
	GPIOC->MODER |= 3UL << GPIO_MODER_MODER1_Pos;	// Analog PC1 = ADC123_IN11
 80008d4:	4b1a      	ldr	r3, [pc, #104]	; (8000940 <gyro_disable+0xb8>)
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	4a19      	ldr	r2, [pc, #100]	; (8000940 <gyro_disable+0xb8>)
 80008da:	f043 030c 	orr.w	r3, r3, #12
 80008de:	6013      	str	r3, [r2, #0]
	__HAL_RCC_GPIOF_CLK_ENABLE();		// Enable Clock for GPIO port F
 80008e0:	2300      	movs	r3, #0
 80008e2:	603b      	str	r3, [r7, #0]
 80008e4:	4b15      	ldr	r3, [pc, #84]	; (800093c <gyro_disable+0xb4>)
 80008e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008e8:	4a14      	ldr	r2, [pc, #80]	; (800093c <gyro_disable+0xb4>)
 80008ea:	f043 0320 	orr.w	r3, r3, #32
 80008ee:	6313      	str	r3, [r2, #48]	; 0x30
 80008f0:	4b12      	ldr	r3, [pc, #72]	; (800093c <gyro_disable+0xb4>)
 80008f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008f4:	f003 0320 	and.w	r3, r3, #32
 80008f8:	603b      	str	r3, [r7, #0]
 80008fa:	683b      	ldr	r3, [r7, #0]
	GPIOF->OSPEEDR &= ~GPIO_OSPEEDR_OSPEED8_Msk;	// Reset speed of PF8
 80008fc:	4b11      	ldr	r3, [pc, #68]	; (8000944 <gyro_disable+0xbc>)
 80008fe:	689b      	ldr	r3, [r3, #8]
 8000900:	4a10      	ldr	r2, [pc, #64]	; (8000944 <gyro_disable+0xbc>)
 8000902:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8000906:	6093      	str	r3, [r2, #8]
	GPIOF->AFR[1] &= ~GPIO_AFRH_AFSEL8_Msk;	// Reset alternate function of PF8
 8000908:	4b0e      	ldr	r3, [pc, #56]	; (8000944 <gyro_disable+0xbc>)
 800090a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800090c:	4a0d      	ldr	r2, [pc, #52]	; (8000944 <gyro_disable+0xbc>)
 800090e:	f023 030f 	bic.w	r3, r3, #15
 8000912:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOF->PUPDR &= ~GPIO_PUPDR_PUPD8_Msk;	// Reset pulup/down of PF8
 8000914:	4b0b      	ldr	r3, [pc, #44]	; (8000944 <gyro_disable+0xbc>)
 8000916:	68db      	ldr	r3, [r3, #12]
 8000918:	4a0a      	ldr	r2, [pc, #40]	; (8000944 <gyro_disable+0xbc>)
 800091a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800091e:	60d3      	str	r3, [r2, #12]
	HAL_Delay(10);						// Wait some time
 8000920:	200a      	movs	r0, #10
 8000922:	f003 fb93 	bl	800404c <HAL_Delay>
	GPIOF->MODER |= 3UL << GPIO_MODER_MODER8_Pos; // Analog mode PF8 = ADC3_IN4
 8000926:	4b07      	ldr	r3, [pc, #28]	; (8000944 <gyro_disable+0xbc>)
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	4a06      	ldr	r2, [pc, #24]	; (8000944 <gyro_disable+0xbc>)
 800092c:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 8000930:	6013      	str	r3, [r2, #0]
}
 8000932:	bf00      	nop
 8000934:	3708      	adds	r7, #8
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	40023800 	.word	0x40023800
 8000940:	40020800 	.word	0x40020800
 8000944:	40021400 	.word	0x40021400

08000948 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000948:	b480      	push	{r7}
 800094a:	b083      	sub	sp, #12
 800094c:	af00      	add	r7, sp, #0
 800094e:	4603      	mov	r3, r0
 8000950:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000952:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000956:	2b00      	cmp	r3, #0
 8000958:	db0b      	blt.n	8000972 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800095a:	79fb      	ldrb	r3, [r7, #7]
 800095c:	f003 021f 	and.w	r2, r3, #31
 8000960:	4907      	ldr	r1, [pc, #28]	; (8000980 <__NVIC_EnableIRQ+0x38>)
 8000962:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000966:	095b      	lsrs	r3, r3, #5
 8000968:	2001      	movs	r0, #1
 800096a:	fa00 f202 	lsl.w	r2, r0, r2
 800096e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000972:	bf00      	nop
 8000974:	370c      	adds	r7, #12
 8000976:	46bd      	mov	sp, r7
 8000978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097c:	4770      	bx	lr
 800097e:	bf00      	nop
 8000980:	e000e100 	.word	0xe000e100

08000984 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8000984:	b480      	push	{r7}
 8000986:	b083      	sub	sp, #12
 8000988:	af00      	add	r7, sp, #0
 800098a:	4603      	mov	r3, r0
 800098c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800098e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000992:	2b00      	cmp	r3, #0
 8000994:	db12      	blt.n	80009bc <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000996:	79fb      	ldrb	r3, [r7, #7]
 8000998:	f003 021f 	and.w	r2, r3, #31
 800099c:	490a      	ldr	r1, [pc, #40]	; (80009c8 <__NVIC_DisableIRQ+0x44>)
 800099e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009a2:	095b      	lsrs	r3, r3, #5
 80009a4:	2001      	movs	r0, #1
 80009a6:	fa00 f202 	lsl.w	r2, r0, r2
 80009aa:	3320      	adds	r3, #32
 80009ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80009b0:	f3bf 8f4f 	dsb	sy
}
 80009b4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80009b6:	f3bf 8f6f 	isb	sy
}
 80009ba:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80009bc:	bf00      	nop
 80009be:	370c      	adds	r7, #12
 80009c0:	46bd      	mov	sp, r7
 80009c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c6:	4770      	bx	lr
 80009c8:	e000e100 	.word	0xe000e100

080009cc <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80009cc:	b480      	push	{r7}
 80009ce:	b083      	sub	sp, #12
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	4603      	mov	r3, r0
 80009d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009da:	2b00      	cmp	r3, #0
 80009dc:	db0c      	blt.n	80009f8 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80009de:	79fb      	ldrb	r3, [r7, #7]
 80009e0:	f003 021f 	and.w	r2, r3, #31
 80009e4:	4907      	ldr	r1, [pc, #28]	; (8000a04 <__NVIC_ClearPendingIRQ+0x38>)
 80009e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009ea:	095b      	lsrs	r3, r3, #5
 80009ec:	2001      	movs	r0, #1
 80009ee:	fa00 f202 	lsl.w	r2, r0, r2
 80009f2:	3360      	adds	r3, #96	; 0x60
 80009f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80009f8:	bf00      	nop
 80009fa:	370c      	adds	r7, #12
 80009fc:	46bd      	mov	sp, r7
 80009fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a02:	4770      	bx	lr
 8000a04:	e000e100 	.word	0xe000e100

08000a08 <MEAS_GPIO_analog_init>:
 * - ADC123_IN13 = GPIO PC3
 * - ADC12_IN5 = GPIO PA5
 * - DAC_OUT2 = GPIO PA5 (= same GPIO as ADC12_IN5)
 *****************************************************************************/
void MEAS_GPIO_analog_init(void)
{
 8000a08:	b480      	push	{r7}
 8000a0a:	b085      	sub	sp, #20
 8000a0c:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOF_CLK_ENABLE();		// Enable Clock for GPIO port F
 8000a0e:	2300      	movs	r3, #0
 8000a10:	60fb      	str	r3, [r7, #12]
 8000a12:	4b20      	ldr	r3, [pc, #128]	; (8000a94 <MEAS_GPIO_analog_init+0x8c>)
 8000a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a16:	4a1f      	ldr	r2, [pc, #124]	; (8000a94 <MEAS_GPIO_analog_init+0x8c>)
 8000a18:	f043 0320 	orr.w	r3, r3, #32
 8000a1c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a1e:	4b1d      	ldr	r3, [pc, #116]	; (8000a94 <MEAS_GPIO_analog_init+0x8c>)
 8000a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a22:	f003 0320 	and.w	r3, r3, #32
 8000a26:	60fb      	str	r3, [r7, #12]
 8000a28:	68fb      	ldr	r3, [r7, #12]
	GPIOF->MODER |= (3UL << GPIO_MODER_MODER6_Pos);	// Analog PF6 = ADC3_IN4
 8000a2a:	4b1b      	ldr	r3, [pc, #108]	; (8000a98 <MEAS_GPIO_analog_init+0x90>)
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	4a1a      	ldr	r2, [pc, #104]	; (8000a98 <MEAS_GPIO_analog_init+0x90>)
 8000a30:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8000a34:	6013      	str	r3, [r2, #0]
	__HAL_RCC_GPIOC_CLK_ENABLE();		// Enable Clock for GPIO port C
 8000a36:	2300      	movs	r3, #0
 8000a38:	60bb      	str	r3, [r7, #8]
 8000a3a:	4b16      	ldr	r3, [pc, #88]	; (8000a94 <MEAS_GPIO_analog_init+0x8c>)
 8000a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a3e:	4a15      	ldr	r2, [pc, #84]	; (8000a94 <MEAS_GPIO_analog_init+0x8c>)
 8000a40:	f043 0304 	orr.w	r3, r3, #4
 8000a44:	6313      	str	r3, [r2, #48]	; 0x30
 8000a46:	4b13      	ldr	r3, [pc, #76]	; (8000a94 <MEAS_GPIO_analog_init+0x8c>)
 8000a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a4a:	f003 0304 	and.w	r3, r3, #4
 8000a4e:	60bb      	str	r3, [r7, #8]
 8000a50:	68bb      	ldr	r3, [r7, #8]
	GPIOC->MODER |= (3UL << GPIO_MODER_MODER3_Pos);	// Analog PC3 = ADC123_IN13
 8000a52:	4b12      	ldr	r3, [pc, #72]	; (8000a9c <MEAS_GPIO_analog_init+0x94>)
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	4a11      	ldr	r2, [pc, #68]	; (8000a9c <MEAS_GPIO_analog_init+0x94>)
 8000a58:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8000a5c:	6013      	str	r3, [r2, #0]
	__HAL_RCC_GPIOA_CLK_ENABLE();		// Enable Clock for GPIO port A
 8000a5e:	2300      	movs	r3, #0
 8000a60:	607b      	str	r3, [r7, #4]
 8000a62:	4b0c      	ldr	r3, [pc, #48]	; (8000a94 <MEAS_GPIO_analog_init+0x8c>)
 8000a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a66:	4a0b      	ldr	r2, [pc, #44]	; (8000a94 <MEAS_GPIO_analog_init+0x8c>)
 8000a68:	f043 0301 	orr.w	r3, r3, #1
 8000a6c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a6e:	4b09      	ldr	r3, [pc, #36]	; (8000a94 <MEAS_GPIO_analog_init+0x8c>)
 8000a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a72:	f003 0301 	and.w	r3, r3, #1
 8000a76:	607b      	str	r3, [r7, #4]
 8000a78:	687b      	ldr	r3, [r7, #4]
	GPIOA->MODER |= (3UL << GPIO_MODER_MODER5_Pos);	// Analog PA5 ADC12_IN5
 8000a7a:	4b09      	ldr	r3, [pc, #36]	; (8000aa0 <MEAS_GPIO_analog_init+0x98>)
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	4a08      	ldr	r2, [pc, #32]	; (8000aa0 <MEAS_GPIO_analog_init+0x98>)
 8000a80:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 8000a84:	6013      	str	r3, [r2, #0]
}
 8000a86:	bf00      	nop
 8000a88:	3714      	adds	r7, #20
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a90:	4770      	bx	lr
 8000a92:	bf00      	nop
 8000a94:	40023800 	.word	0x40023800
 8000a98:	40021400 	.word	0x40021400
 8000a9c:	40020800 	.word	0x40020800
 8000aa0:	40020000 	.word	0x40020000

08000aa4 <DAC_reset>:
/** ***************************************************************************
 * @brief Resets the DAC
 *
 * when it is no longer used.
 *****************************************************************************/
void DAC_reset(void) {
 8000aa4:	b480      	push	{r7}
 8000aa6:	af00      	add	r7, sp, #0
	RCC->APB1RSTR |= RCC_APB1RSTR_DACRST;	// Reset the DAC
 8000aa8:	4b08      	ldr	r3, [pc, #32]	; (8000acc <DAC_reset+0x28>)
 8000aaa:	6a1b      	ldr	r3, [r3, #32]
 8000aac:	4a07      	ldr	r2, [pc, #28]	; (8000acc <DAC_reset+0x28>)
 8000aae:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000ab2:	6213      	str	r3, [r2, #32]
	RCC->APB1RSTR &= ~RCC_APB1RSTR_DACRST;	// Release reset of the DAC
 8000ab4:	4b05      	ldr	r3, [pc, #20]	; (8000acc <DAC_reset+0x28>)
 8000ab6:	6a1b      	ldr	r3, [r3, #32]
 8000ab8:	4a04      	ldr	r2, [pc, #16]	; (8000acc <DAC_reset+0x28>)
 8000aba:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8000abe:	6213      	str	r3, [r2, #32]
}
 8000ac0:	bf00      	nop
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop
 8000acc:	40023800 	.word	0x40023800

08000ad0 <DAC_init>:
 * The output used is DAC_OUT2 = GPIO PA5
 * @n As DAC_OUT2 = GPIO PA5 (= same GPIO as ADC12_IN5)
 * it is possible to monitor the output voltage DAC_OUT2 by the input ADC12_IN5.
 *****************************************************************************/
void DAC_init(void)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	b083      	sub	sp, #12
 8000ad4:	af00      	add	r7, sp, #0
	__HAL_RCC_DAC_CLK_ENABLE();			// Enable Clock for DAC
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	607b      	str	r3, [r7, #4]
 8000ada:	4b0c      	ldr	r3, [pc, #48]	; (8000b0c <DAC_init+0x3c>)
 8000adc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ade:	4a0b      	ldr	r2, [pc, #44]	; (8000b0c <DAC_init+0x3c>)
 8000ae0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000ae4:	6413      	str	r3, [r2, #64]	; 0x40
 8000ae6:	4b09      	ldr	r3, [pc, #36]	; (8000b0c <DAC_init+0x3c>)
 8000ae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aea:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000aee:	607b      	str	r3, [r7, #4]
 8000af0:	687b      	ldr	r3, [r7, #4]
	DAC->CR |= DAC_CR_EN2;				// Enable DAC output 2
 8000af2:	4b07      	ldr	r3, [pc, #28]	; (8000b10 <DAC_init+0x40>)
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	4a06      	ldr	r2, [pc, #24]	; (8000b10 <DAC_init+0x40>)
 8000af8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000afc:	6013      	str	r3, [r2, #0]
}
 8000afe:	bf00      	nop
 8000b00:	370c      	adds	r7, #12
 8000b02:	46bd      	mov	sp, r7
 8000b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b08:	4770      	bx	lr
 8000b0a:	bf00      	nop
 8000b0c:	40023800 	.word	0x40023800
 8000b10:	40007400 	.word	0x40007400

08000b14 <DAC_increment>:

/** ***************************************************************************
 * @brief Increment the DAC value and write it to the output
 *
 *****************************************************************************/
void DAC_increment(void) {
 8000b14:	b480      	push	{r7}
 8000b16:	af00      	add	r7, sp, #0
	DAC_sample += 20;				// Increment DAC output
 8000b18:	4b0a      	ldr	r3, [pc, #40]	; (8000b44 <DAC_increment+0x30>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	3314      	adds	r3, #20
 8000b1e:	4a09      	ldr	r2, [pc, #36]	; (8000b44 <DAC_increment+0x30>)
 8000b20:	6013      	str	r3, [r2, #0]
	if (DAC_sample >= (1UL << ADC_DAC_RES)) { DAC_sample = 0; }	// Go to 0
 8000b22:	4b08      	ldr	r3, [pc, #32]	; (8000b44 <DAC_increment+0x30>)
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000b2a:	d302      	bcc.n	8000b32 <DAC_increment+0x1e>
 8000b2c:	4b05      	ldr	r3, [pc, #20]	; (8000b44 <DAC_increment+0x30>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	601a      	str	r2, [r3, #0]
	DAC->DHR12R2 = DAC_sample;		// Write new DAC output value
 8000b32:	4a05      	ldr	r2, [pc, #20]	; (8000b48 <DAC_increment+0x34>)
 8000b34:	4b03      	ldr	r3, [pc, #12]	; (8000b44 <DAC_increment+0x30>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	6153      	str	r3, [r2, #20]
}
 8000b3a:	bf00      	nop
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b42:	4770      	bx	lr
 8000b44:	200003e8 	.word	0x200003e8
 8000b48:	40007400 	.word	0x40007400

08000b4c <ADC_reset>:
/** ***************************************************************************
 * @brief Resets the ADCs and the timer
 *
 * to make sure the different demos do not interfere.
 *****************************************************************************/
void ADC_reset(void) {
 8000b4c:	b480      	push	{r7}
 8000b4e:	af00      	add	r7, sp, #0
	RCC->APB2RSTR |= RCC_APB2RSTR_ADCRST;	// Reset ADCs
 8000b50:	4b0c      	ldr	r3, [pc, #48]	; (8000b84 <ADC_reset+0x38>)
 8000b52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b54:	4a0b      	ldr	r2, [pc, #44]	; (8000b84 <ADC_reset+0x38>)
 8000b56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b5a:	6253      	str	r3, [r2, #36]	; 0x24
	RCC->APB2RSTR &= ~RCC_APB2RSTR_ADCRST;	// Release reset of ADCs
 8000b5c:	4b09      	ldr	r3, [pc, #36]	; (8000b84 <ADC_reset+0x38>)
 8000b5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b60:	4a08      	ldr	r2, [pc, #32]	; (8000b84 <ADC_reset+0x38>)
 8000b62:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000b66:	6253      	str	r3, [r2, #36]	; 0x24
	TIM2->CR1 &= ~TIM_CR1_CEN;				// Disable timer
 8000b68:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000b72:	f023 0301 	bic.w	r3, r3, #1
 8000b76:	6013      	str	r3, [r2, #0]
}
 8000b78:	bf00      	nop
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b80:	4770      	bx	lr
 8000b82:	bf00      	nop
 8000b84:	40023800 	.word	0x40023800

08000b88 <ADC3_IN4_single_init>:
 * @brief Initialize the ADC in single conversion mode
 *
 * The input is ADC3_IN4 = GPIO PF6
 *****************************************************************************/
void ADC3_IN4_single_init(void)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	b083      	sub	sp, #12
 8000b8c:	af00      	add	r7, sp, #0
	MEAS_input_count = 1;				// Only 1 input is converted
 8000b8e:	4b0e      	ldr	r3, [pc, #56]	; (8000bc8 <ADC3_IN4_single_init+0x40>)
 8000b90:	2201      	movs	r2, #1
 8000b92:	601a      	str	r2, [r3, #0]
	__HAL_RCC_ADC3_CLK_ENABLE();		// Enable Clock for ADC3
 8000b94:	2300      	movs	r3, #0
 8000b96:	607b      	str	r3, [r7, #4]
 8000b98:	4b0c      	ldr	r3, [pc, #48]	; (8000bcc <ADC3_IN4_single_init+0x44>)
 8000b9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b9c:	4a0b      	ldr	r2, [pc, #44]	; (8000bcc <ADC3_IN4_single_init+0x44>)
 8000b9e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000ba2:	6453      	str	r3, [r2, #68]	; 0x44
 8000ba4:	4b09      	ldr	r3, [pc, #36]	; (8000bcc <ADC3_IN4_single_init+0x44>)
 8000ba6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ba8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000bac:	607b      	str	r3, [r7, #4]
 8000bae:	687b      	ldr	r3, [r7, #4]
	ADC3->SQR3 |= (4UL << ADC_SQR3_SQ1_Pos);	// Input 4 = first conversion
 8000bb0:	4b07      	ldr	r3, [pc, #28]	; (8000bd0 <ADC3_IN4_single_init+0x48>)
 8000bb2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000bb4:	4a06      	ldr	r2, [pc, #24]	; (8000bd0 <ADC3_IN4_single_init+0x48>)
 8000bb6:	f043 0304 	orr.w	r3, r3, #4
 8000bba:	6353      	str	r3, [r2, #52]	; 0x34
}
 8000bbc:	bf00      	nop
 8000bbe:	370c      	adds	r7, #12
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc6:	4770      	bx	lr
 8000bc8:	20000000 	.word	0x20000000
 8000bcc:	40023800 	.word	0x40023800
 8000bd0:	40012200 	.word	0x40012200

08000bd4 <ADC3_IN4_single_read>:
 * @brief Read one single value of the ADC in single conversion mode
 *
 * Start the conversion, wait in a while loop for end of conversion, read data.
 *****************************************************************************/
void ADC3_IN4_single_read(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	af00      	add	r7, sp, #0
	ADC3->CR2 |= ADC_CR2_ADON;			// Enable ADC3
 8000bd8:	4b16      	ldr	r3, [pc, #88]	; (8000c34 <ADC3_IN4_single_read+0x60>)
 8000bda:	689b      	ldr	r3, [r3, #8]
 8000bdc:	4a15      	ldr	r2, [pc, #84]	; (8000c34 <ADC3_IN4_single_read+0x60>)
 8000bde:	f043 0301 	orr.w	r3, r3, #1
 8000be2:	6093      	str	r3, [r2, #8]
	HAL_Delay(1);						// ADC needs some time to stabilize
 8000be4:	2001      	movs	r0, #1
 8000be6:	f003 fa31 	bl	800404c <HAL_Delay>
	ADC3->CR2 |= ADC_CR2_SWSTART;
 8000bea:	4b12      	ldr	r3, [pc, #72]	; (8000c34 <ADC3_IN4_single_read+0x60>)
 8000bec:	689b      	ldr	r3, [r3, #8]
 8000bee:	4a11      	ldr	r2, [pc, #68]	; (8000c34 <ADC3_IN4_single_read+0x60>)
 8000bf0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8000bf4:	6093      	str	r3, [r2, #8]
	while (!(ADC3->SR & ADC_SR_EOC)) { ; }	// Wait for end of conversion
 8000bf6:	bf00      	nop
 8000bf8:	4b0e      	ldr	r3, [pc, #56]	; (8000c34 <ADC3_IN4_single_read+0x60>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	f003 0302 	and.w	r3, r3, #2
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d0f9      	beq.n	8000bf8 <ADC3_IN4_single_read+0x24>
	ADC_samples[0] = ADC3->DR;			// Read the converted value
 8000c04:	4b0b      	ldr	r3, [pc, #44]	; (8000c34 <ADC3_IN4_single_read+0x60>)
 8000c06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c08:	4a0b      	ldr	r2, [pc, #44]	; (8000c38 <ADC3_IN4_single_read+0x64>)
 8000c0a:	6013      	str	r3, [r2, #0]
	ADC3->CR2 &= ~ADC_CR2_ADON;			// Disable ADC3
 8000c0c:	4b09      	ldr	r3, [pc, #36]	; (8000c34 <ADC3_IN4_single_read+0x60>)
 8000c0e:	689b      	ldr	r3, [r3, #8]
 8000c10:	4a08      	ldr	r2, [pc, #32]	; (8000c34 <ADC3_IN4_single_read+0x60>)
 8000c12:	f023 0301 	bic.w	r3, r3, #1
 8000c16:	6093      	str	r3, [r2, #8]
	if (DAC_active) {
 8000c18:	4b08      	ldr	r3, [pc, #32]	; (8000c3c <ADC3_IN4_single_read+0x68>)
 8000c1a:	781b      	ldrb	r3, [r3, #0]
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d001      	beq.n	8000c24 <ADC3_IN4_single_read+0x50>
		DAC_increment();
 8000c20:	f7ff ff78 	bl	8000b14 <DAC_increment>
	}
	ADC_reset();
 8000c24:	f7ff ff92 	bl	8000b4c <ADC_reset>
	MEAS_data_ready = true;
 8000c28:	4b05      	ldr	r3, [pc, #20]	; (8000c40 <ADC3_IN4_single_read+0x6c>)
 8000c2a:	2201      	movs	r2, #1
 8000c2c:	701a      	strb	r2, [r3, #0]
}
 8000c2e:	bf00      	nop
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	40012200 	.word	0x40012200
 8000c38:	20000208 	.word	0x20000208
 8000c3c:	20000201 	.word	0x20000201
 8000c40:	20000200 	.word	0x20000200

08000c44 <MEAS_timer_init>:
 * @brief Configure the timer to trigger the ADC(s)
 *
 * @note For debugging purposes the timer interrupt might be useful.
 *****************************************************************************/
void MEAS_timer_init(void)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b082      	sub	sp, #8
 8000c48:	af00      	add	r7, sp, #0
	__HAL_RCC_TIM2_CLK_ENABLE();		// Enable Clock for TIM2
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	607b      	str	r3, [r7, #4]
 8000c4e:	4b17      	ldr	r3, [pc, #92]	; (8000cac <MEAS_timer_init+0x68>)
 8000c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c52:	4a16      	ldr	r2, [pc, #88]	; (8000cac <MEAS_timer_init+0x68>)
 8000c54:	f043 0301 	orr.w	r3, r3, #1
 8000c58:	6413      	str	r3, [r2, #64]	; 0x40
 8000c5a:	4b14      	ldr	r3, [pc, #80]	; (8000cac <MEAS_timer_init+0x68>)
 8000c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c5e:	f003 0301 	and.w	r3, r3, #1
 8000c62:	607b      	str	r3, [r7, #4]
 8000c64:	687b      	ldr	r3, [r7, #4]
	TIM2->PSC = TIM_PRESCALE;			// Prescaler for clock freq. = 1MHz
 8000c66:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000c6a:	f243 62af 	movw	r2, #13999	; 0x36af
 8000c6e:	629a      	str	r2, [r3, #40]	; 0x28
	TIM2->ARR = TIM_TOP;				// Auto reload = counter top value
 8000c70:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000c74:	2209      	movs	r2, #9
 8000c76:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM2->CR2 |= TIM_CR2_MMS_1; 		// TRGO on update
 8000c78:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000c7c:	685b      	ldr	r3, [r3, #4]
 8000c7e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000c82:	f043 0320 	orr.w	r3, r3, #32
 8000c86:	6053      	str	r3, [r2, #4]
	/* If timer interrupt is not needed, comment the following lines */
	TIM2->DIER |= TIM_DIER_UIE;			// Enable update interrupt
 8000c88:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000c8c:	68db      	ldr	r3, [r3, #12]
 8000c8e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000c92:	f043 0301 	orr.w	r3, r3, #1
 8000c96:	60d3      	str	r3, [r2, #12]
	NVIC_ClearPendingIRQ(TIM2_IRQn);	// Clear pending interrupt on line 0
 8000c98:	201c      	movs	r0, #28
 8000c9a:	f7ff fe97 	bl	80009cc <__NVIC_ClearPendingIRQ>
	NVIC_EnableIRQ(TIM2_IRQn);			// Enable interrupt line 0 in the NVIC
 8000c9e:	201c      	movs	r0, #28
 8000ca0:	f7ff fe52 	bl	8000948 <__NVIC_EnableIRQ>
}
 8000ca4:	bf00      	nop
 8000ca6:	3708      	adds	r7, #8
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	bd80      	pop	{r7, pc}
 8000cac:	40023800 	.word	0x40023800

08000cb0 <ADC3_IN4_timer_init>:
 * and the timer starts the ADC directly without CPU intervention.
 * @n The ADC is configured for end of conversion interrupt.
 * @n The input is ADC3_IN4 = GPIO PF6
 *****************************************************************************/
void ADC3_IN4_timer_init(void)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	b083      	sub	sp, #12
 8000cb4:	af00      	add	r7, sp, #0
	MEAS_input_count = 1;				// Only 1 input is converted
 8000cb6:	4b17      	ldr	r3, [pc, #92]	; (8000d14 <ADC3_IN4_timer_init+0x64>)
 8000cb8:	2201      	movs	r2, #1
 8000cba:	601a      	str	r2, [r3, #0]
	__HAL_RCC_ADC3_CLK_ENABLE();		// Enable Clock for ADC3
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	607b      	str	r3, [r7, #4]
 8000cc0:	4b15      	ldr	r3, [pc, #84]	; (8000d18 <ADC3_IN4_timer_init+0x68>)
 8000cc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cc4:	4a14      	ldr	r2, [pc, #80]	; (8000d18 <ADC3_IN4_timer_init+0x68>)
 8000cc6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000cca:	6453      	str	r3, [r2, #68]	; 0x44
 8000ccc:	4b12      	ldr	r3, [pc, #72]	; (8000d18 <ADC3_IN4_timer_init+0x68>)
 8000cce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cd0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000cd4:	607b      	str	r3, [r7, #4]
 8000cd6:	687b      	ldr	r3, [r7, #4]
	ADC3->SQR3 |= (4UL << ADC_SQR3_SQ1_Pos);	// Input 4 = first conversion
 8000cd8:	4b10      	ldr	r3, [pc, #64]	; (8000d1c <ADC3_IN4_timer_init+0x6c>)
 8000cda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000cdc:	4a0f      	ldr	r2, [pc, #60]	; (8000d1c <ADC3_IN4_timer_init+0x6c>)
 8000cde:	f043 0304 	orr.w	r3, r3, #4
 8000ce2:	6353      	str	r3, [r2, #52]	; 0x34
	ADC3->CR1 |= ADC_CR1_EOCIE;			// Enable end of conversion interrupt
 8000ce4:	4b0d      	ldr	r3, [pc, #52]	; (8000d1c <ADC3_IN4_timer_init+0x6c>)
 8000ce6:	685b      	ldr	r3, [r3, #4]
 8000ce8:	4a0c      	ldr	r2, [pc, #48]	; (8000d1c <ADC3_IN4_timer_init+0x6c>)
 8000cea:	f043 0320 	orr.w	r3, r3, #32
 8000cee:	6053      	str	r3, [r2, #4]
	ADC3->CR2 |= (1UL << ADC_CR2_EXTEN_Pos);	// En. ext. trigger on rising e.
 8000cf0:	4b0a      	ldr	r3, [pc, #40]	; (8000d1c <ADC3_IN4_timer_init+0x6c>)
 8000cf2:	689b      	ldr	r3, [r3, #8]
 8000cf4:	4a09      	ldr	r2, [pc, #36]	; (8000d1c <ADC3_IN4_timer_init+0x6c>)
 8000cf6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000cfa:	6093      	str	r3, [r2, #8]
	ADC3->CR2 |= (6UL << ADC_CR2_EXTSEL_Pos);	// Timer 2 TRGO event
 8000cfc:	4b07      	ldr	r3, [pc, #28]	; (8000d1c <ADC3_IN4_timer_init+0x6c>)
 8000cfe:	689b      	ldr	r3, [r3, #8]
 8000d00:	4a06      	ldr	r2, [pc, #24]	; (8000d1c <ADC3_IN4_timer_init+0x6c>)
 8000d02:	f043 63c0 	orr.w	r3, r3, #100663296	; 0x6000000
 8000d06:	6093      	str	r3, [r2, #8]

}
 8000d08:	bf00      	nop
 8000d0a:	370c      	adds	r7, #12
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d12:	4770      	bx	lr
 8000d14:	20000000 	.word	0x20000000
 8000d18:	40023800 	.word	0x40023800
 8000d1c:	40012200 	.word	0x40012200

08000d20 <ADC3_IN4_timer_start>:
 *
 * The ADC isues an end of conversion interrupt.
 * The converted value can be read in the associated interrupt handler.
 *****************************************************************************/
void ADC3_IN4_timer_start(void)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	af00      	add	r7, sp, #0
	NVIC_ClearPendingIRQ(ADC_IRQn);		// Clear pending interrupt on line 0
 8000d24:	2012      	movs	r0, #18
 8000d26:	f7ff fe51 	bl	80009cc <__NVIC_ClearPendingIRQ>
	NVIC_EnableIRQ(ADC_IRQn);			// Enable interrupt line 0 in the NVIC
 8000d2a:	2012      	movs	r0, #18
 8000d2c:	f7ff fe0c 	bl	8000948 <__NVIC_EnableIRQ>
	ADC3->CR2 |= ADC_CR2_ADON;			// Enable ADC3
 8000d30:	4b07      	ldr	r3, [pc, #28]	; (8000d50 <ADC3_IN4_timer_start+0x30>)
 8000d32:	689b      	ldr	r3, [r3, #8]
 8000d34:	4a06      	ldr	r2, [pc, #24]	; (8000d50 <ADC3_IN4_timer_start+0x30>)
 8000d36:	f043 0301 	orr.w	r3, r3, #1
 8000d3a:	6093      	str	r3, [r2, #8]
	TIM2->CR1 |= TIM_CR1_CEN;			// Enable timer
 8000d3c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000d46:	f043 0301 	orr.w	r3, r3, #1
 8000d4a:	6013      	str	r3, [r2, #0]
}
 8000d4c:	bf00      	nop
 8000d4e:	bd80      	pop	{r7, pc}
 8000d50:	40012200 	.word	0x40012200

08000d54 <ADC3_IN4_DMA_init>:
 * to memory without CPU intervention.
 * @n The DMA triggers the transfer complete interrupt when all data is ready.
 * @n The input is ADC3_IN4 = GPIO PF6
 *****************************************************************************/
void ADC3_IN4_DMA_init(void)
{
 8000d54:	b480      	push	{r7}
 8000d56:	b083      	sub	sp, #12
 8000d58:	af00      	add	r7, sp, #0
	MEAS_input_count = 1;				// Only 1 input is converted
 8000d5a:	4b3e      	ldr	r3, [pc, #248]	; (8000e54 <ADC3_IN4_DMA_init+0x100>)
 8000d5c:	2201      	movs	r2, #1
 8000d5e:	601a      	str	r2, [r3, #0]
	__HAL_RCC_ADC3_CLK_ENABLE();		// Enable Clock for ADC3
 8000d60:	2300      	movs	r3, #0
 8000d62:	607b      	str	r3, [r7, #4]
 8000d64:	4b3c      	ldr	r3, [pc, #240]	; (8000e58 <ADC3_IN4_DMA_init+0x104>)
 8000d66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d68:	4a3b      	ldr	r2, [pc, #236]	; (8000e58 <ADC3_IN4_DMA_init+0x104>)
 8000d6a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d6e:	6453      	str	r3, [r2, #68]	; 0x44
 8000d70:	4b39      	ldr	r3, [pc, #228]	; (8000e58 <ADC3_IN4_DMA_init+0x104>)
 8000d72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000d78:	607b      	str	r3, [r7, #4]
 8000d7a:	687b      	ldr	r3, [r7, #4]
	ADC3->SQR3 |= (4UL << ADC_SQR3_SQ1_Pos);	// Input 4 = first conversion
 8000d7c:	4b37      	ldr	r3, [pc, #220]	; (8000e5c <ADC3_IN4_DMA_init+0x108>)
 8000d7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d80:	4a36      	ldr	r2, [pc, #216]	; (8000e5c <ADC3_IN4_DMA_init+0x108>)
 8000d82:	f043 0304 	orr.w	r3, r3, #4
 8000d86:	6353      	str	r3, [r2, #52]	; 0x34
	ADC3->CR2 |= (1UL << ADC_CR2_EXTEN_Pos);	// En. ext. trigger on rising e.
 8000d88:	4b34      	ldr	r3, [pc, #208]	; (8000e5c <ADC3_IN4_DMA_init+0x108>)
 8000d8a:	689b      	ldr	r3, [r3, #8]
 8000d8c:	4a33      	ldr	r2, [pc, #204]	; (8000e5c <ADC3_IN4_DMA_init+0x108>)
 8000d8e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d92:	6093      	str	r3, [r2, #8]
	ADC3->CR2 |= (6UL << ADC_CR2_EXTSEL_Pos);	// Timer 2 TRGO event
 8000d94:	4b31      	ldr	r3, [pc, #196]	; (8000e5c <ADC3_IN4_DMA_init+0x108>)
 8000d96:	689b      	ldr	r3, [r3, #8]
 8000d98:	4a30      	ldr	r2, [pc, #192]	; (8000e5c <ADC3_IN4_DMA_init+0x108>)
 8000d9a:	f043 63c0 	orr.w	r3, r3, #100663296	; 0x6000000
 8000d9e:	6093      	str	r3, [r2, #8]
	ADC3->CR2 |= ADC_CR2_DMA;			// Enable DMA mode
 8000da0:	4b2e      	ldr	r3, [pc, #184]	; (8000e5c <ADC3_IN4_DMA_init+0x108>)
 8000da2:	689b      	ldr	r3, [r3, #8]
 8000da4:	4a2d      	ldr	r2, [pc, #180]	; (8000e5c <ADC3_IN4_DMA_init+0x108>)
 8000da6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000daa:	6093      	str	r3, [r2, #8]
	__HAL_RCC_DMA2_CLK_ENABLE();		// Enable Clock for DMA2
 8000dac:	2300      	movs	r3, #0
 8000dae:	603b      	str	r3, [r7, #0]
 8000db0:	4b29      	ldr	r3, [pc, #164]	; (8000e58 <ADC3_IN4_DMA_init+0x104>)
 8000db2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000db4:	4a28      	ldr	r2, [pc, #160]	; (8000e58 <ADC3_IN4_DMA_init+0x104>)
 8000db6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000dba:	6313      	str	r3, [r2, #48]	; 0x30
 8000dbc:	4b26      	ldr	r3, [pc, #152]	; (8000e58 <ADC3_IN4_DMA_init+0x104>)
 8000dbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dc0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000dc4:	603b      	str	r3, [r7, #0]
 8000dc6:	683b      	ldr	r3, [r7, #0]
	DMA2_Stream1->CR &= ~DMA_SxCR_EN;	// Disable the DMA stream 1
 8000dc8:	4b25      	ldr	r3, [pc, #148]	; (8000e60 <ADC3_IN4_DMA_init+0x10c>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	4a24      	ldr	r2, [pc, #144]	; (8000e60 <ADC3_IN4_DMA_init+0x10c>)
 8000dce:	f023 0301 	bic.w	r3, r3, #1
 8000dd2:	6013      	str	r3, [r2, #0]
	while (DMA2_Stream1->CR & DMA_SxCR_EN) { ; }	// Wait for DMA to finish
 8000dd4:	bf00      	nop
 8000dd6:	4b22      	ldr	r3, [pc, #136]	; (8000e60 <ADC3_IN4_DMA_init+0x10c>)
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	f003 0301 	and.w	r3, r3, #1
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d1f9      	bne.n	8000dd6 <ADC3_IN4_DMA_init+0x82>
	DMA2->LIFCR |= DMA_LIFCR_CTCIF1;	// Clear transfer complete interrupt fl.
 8000de2:	4b20      	ldr	r3, [pc, #128]	; (8000e64 <ADC3_IN4_DMA_init+0x110>)
 8000de4:	689b      	ldr	r3, [r3, #8]
 8000de6:	4a1f      	ldr	r2, [pc, #124]	; (8000e64 <ADC3_IN4_DMA_init+0x110>)
 8000de8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000dec:	6093      	str	r3, [r2, #8]
	DMA2_Stream1->CR |= (2UL << DMA_SxCR_CHSEL_Pos);	// Select channel 2
 8000dee:	4b1c      	ldr	r3, [pc, #112]	; (8000e60 <ADC3_IN4_DMA_init+0x10c>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	4a1b      	ldr	r2, [pc, #108]	; (8000e60 <ADC3_IN4_DMA_init+0x10c>)
 8000df4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000df8:	6013      	str	r3, [r2, #0]
	DMA2_Stream1->CR |= DMA_SxCR_PL_1;		// Priority high
 8000dfa:	4b19      	ldr	r3, [pc, #100]	; (8000e60 <ADC3_IN4_DMA_init+0x10c>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	4a18      	ldr	r2, [pc, #96]	; (8000e60 <ADC3_IN4_DMA_init+0x10c>)
 8000e00:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e04:	6013      	str	r3, [r2, #0]
	DMA2_Stream1->CR |= DMA_SxCR_MSIZE_1;	// Memory data size = 32 bit
 8000e06:	4b16      	ldr	r3, [pc, #88]	; (8000e60 <ADC3_IN4_DMA_init+0x10c>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	4a15      	ldr	r2, [pc, #84]	; (8000e60 <ADC3_IN4_DMA_init+0x10c>)
 8000e0c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e10:	6013      	str	r3, [r2, #0]
	DMA2_Stream1->CR |= DMA_SxCR_PSIZE_1;	// Peripheral data size = 32 bit
 8000e12:	4b13      	ldr	r3, [pc, #76]	; (8000e60 <ADC3_IN4_DMA_init+0x10c>)
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	4a12      	ldr	r2, [pc, #72]	; (8000e60 <ADC3_IN4_DMA_init+0x10c>)
 8000e18:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000e1c:	6013      	str	r3, [r2, #0]
	DMA2_Stream1->CR |= DMA_SxCR_MINC;	// Increment memory address pointer
 8000e1e:	4b10      	ldr	r3, [pc, #64]	; (8000e60 <ADC3_IN4_DMA_init+0x10c>)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	4a0f      	ldr	r2, [pc, #60]	; (8000e60 <ADC3_IN4_DMA_init+0x10c>)
 8000e24:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e28:	6013      	str	r3, [r2, #0]
	DMA2_Stream1->CR |= DMA_SxCR_TCIE;	// Transfer complete interrupt enable
 8000e2a:	4b0d      	ldr	r3, [pc, #52]	; (8000e60 <ADC3_IN4_DMA_init+0x10c>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	4a0c      	ldr	r2, [pc, #48]	; (8000e60 <ADC3_IN4_DMA_init+0x10c>)
 8000e30:	f043 0310 	orr.w	r3, r3, #16
 8000e34:	6013      	str	r3, [r2, #0]
	DMA2_Stream1->NDTR = ADC_NUMS;		// Number of data items to transfer
 8000e36:	4b0a      	ldr	r3, [pc, #40]	; (8000e60 <ADC3_IN4_DMA_init+0x10c>)
 8000e38:	223c      	movs	r2, #60	; 0x3c
 8000e3a:	605a      	str	r2, [r3, #4]
	DMA2_Stream1->PAR = (uint32_t)&ADC3->DR;	// Peripheral register address
 8000e3c:	4b08      	ldr	r3, [pc, #32]	; (8000e60 <ADC3_IN4_DMA_init+0x10c>)
 8000e3e:	4a0a      	ldr	r2, [pc, #40]	; (8000e68 <ADC3_IN4_DMA_init+0x114>)
 8000e40:	609a      	str	r2, [r3, #8]
	DMA2_Stream1->M0AR = (uint32_t)ADC_samples;	// Buffer memory loc. address
 8000e42:	4b07      	ldr	r3, [pc, #28]	; (8000e60 <ADC3_IN4_DMA_init+0x10c>)
 8000e44:	4a09      	ldr	r2, [pc, #36]	; (8000e6c <ADC3_IN4_DMA_init+0x118>)
 8000e46:	60da      	str	r2, [r3, #12]
}
 8000e48:	bf00      	nop
 8000e4a:	370c      	adds	r7, #12
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e52:	4770      	bx	lr
 8000e54:	20000000 	.word	0x20000000
 8000e58:	40023800 	.word	0x40023800
 8000e5c:	40012200 	.word	0x40012200
 8000e60:	40026428 	.word	0x40026428
 8000e64:	40026400 	.word	0x40026400
 8000e68:	4001224c 	.word	0x4001224c
 8000e6c:	20000208 	.word	0x20000208

08000e70 <ADC3_IN4_DMA_start>:
/** ***************************************************************************
 * @brief Start DMA, ADC and timer
 *
 *****************************************************************************/
void ADC3_IN4_DMA_start(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	af00      	add	r7, sp, #0
	DMA2_Stream1->CR |= DMA_SxCR_EN;	// Enable DMA
 8000e74:	4b0d      	ldr	r3, [pc, #52]	; (8000eac <ADC3_IN4_DMA_start+0x3c>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	4a0c      	ldr	r2, [pc, #48]	; (8000eac <ADC3_IN4_DMA_start+0x3c>)
 8000e7a:	f043 0301 	orr.w	r3, r3, #1
 8000e7e:	6013      	str	r3, [r2, #0]
	NVIC_ClearPendingIRQ(DMA2_Stream1_IRQn);	// Clear pending DMA interrupt
 8000e80:	2039      	movs	r0, #57	; 0x39
 8000e82:	f7ff fda3 	bl	80009cc <__NVIC_ClearPendingIRQ>
	NVIC_EnableIRQ(DMA2_Stream1_IRQn);	// Enable DMA interrupt in the NVIC
 8000e86:	2039      	movs	r0, #57	; 0x39
 8000e88:	f7ff fd5e 	bl	8000948 <__NVIC_EnableIRQ>
	ADC3->CR2 |= ADC_CR2_ADON;			// Enable ADC3
 8000e8c:	4b08      	ldr	r3, [pc, #32]	; (8000eb0 <ADC3_IN4_DMA_start+0x40>)
 8000e8e:	689b      	ldr	r3, [r3, #8]
 8000e90:	4a07      	ldr	r2, [pc, #28]	; (8000eb0 <ADC3_IN4_DMA_start+0x40>)
 8000e92:	f043 0301 	orr.w	r3, r3, #1
 8000e96:	6093      	str	r3, [r2, #8]
	TIM2->CR1 |= TIM_CR1_CEN;			// Enable timer
 8000e98:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000ea2:	f043 0301 	orr.w	r3, r3, #1
 8000ea6:	6013      	str	r3, [r2, #0]
}
 8000ea8:	bf00      	nop
 8000eaa:	bd80      	pop	{r7, pc}
 8000eac:	40026428 	.word	0x40026428
 8000eb0:	40012200 	.word	0x40012200

08000eb4 <ADC1_IN13_ADC2_IN5_dual_init>:
 * @n The DMA triggers the transfer complete interrupt when all data is ready.
 * @n The input used with ADC1 is ADC123_IN13 = GPIO PC3
 * @n The input used with ADC2 is ADC12_IN5 = GPIO PA5
 *****************************************************************************/
void ADC1_IN13_ADC2_IN5_dual_init(void)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	b085      	sub	sp, #20
 8000eb8:	af00      	add	r7, sp, #0
	MEAS_input_count = 2;				// 2 inputs are converted
 8000eba:	4b4a      	ldr	r3, [pc, #296]	; (8000fe4 <ADC1_IN13_ADC2_IN5_dual_init+0x130>)
 8000ebc:	2202      	movs	r2, #2
 8000ebe:	601a      	str	r2, [r3, #0]
	__HAL_RCC_ADC1_CLK_ENABLE();		// Enable Clock for ADC1
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	60fb      	str	r3, [r7, #12]
 8000ec4:	4b48      	ldr	r3, [pc, #288]	; (8000fe8 <ADC1_IN13_ADC2_IN5_dual_init+0x134>)
 8000ec6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ec8:	4a47      	ldr	r2, [pc, #284]	; (8000fe8 <ADC1_IN13_ADC2_IN5_dual_init+0x134>)
 8000eca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ece:	6453      	str	r3, [r2, #68]	; 0x44
 8000ed0:	4b45      	ldr	r3, [pc, #276]	; (8000fe8 <ADC1_IN13_ADC2_IN5_dual_init+0x134>)
 8000ed2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ed4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ed8:	60fb      	str	r3, [r7, #12]
 8000eda:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_ADC2_CLK_ENABLE();		// Enable Clock for ADC2
 8000edc:	2300      	movs	r3, #0
 8000ede:	60bb      	str	r3, [r7, #8]
 8000ee0:	4b41      	ldr	r3, [pc, #260]	; (8000fe8 <ADC1_IN13_ADC2_IN5_dual_init+0x134>)
 8000ee2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ee4:	4a40      	ldr	r2, [pc, #256]	; (8000fe8 <ADC1_IN13_ADC2_IN5_dual_init+0x134>)
 8000ee6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000eea:	6453      	str	r3, [r2, #68]	; 0x44
 8000eec:	4b3e      	ldr	r3, [pc, #248]	; (8000fe8 <ADC1_IN13_ADC2_IN5_dual_init+0x134>)
 8000eee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ef0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000ef4:	60bb      	str	r3, [r7, #8]
 8000ef6:	68bb      	ldr	r3, [r7, #8]
	ADC->CCR |= ADC_CCR_DMA_1;			// Enable DMA mode 2 = dual DMA
 8000ef8:	4b3c      	ldr	r3, [pc, #240]	; (8000fec <ADC1_IN13_ADC2_IN5_dual_init+0x138>)
 8000efa:	685b      	ldr	r3, [r3, #4]
 8000efc:	4a3b      	ldr	r2, [pc, #236]	; (8000fec <ADC1_IN13_ADC2_IN5_dual_init+0x138>)
 8000efe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000f02:	6053      	str	r3, [r2, #4]
	ADC->CCR |= ADC_CCR_MULTI_1 | ADC_CCR_MULTI_2; // ADC1 and ADC2 simultan.
 8000f04:	4b39      	ldr	r3, [pc, #228]	; (8000fec <ADC1_IN13_ADC2_IN5_dual_init+0x138>)
 8000f06:	685b      	ldr	r3, [r3, #4]
 8000f08:	4a38      	ldr	r2, [pc, #224]	; (8000fec <ADC1_IN13_ADC2_IN5_dual_init+0x138>)
 8000f0a:	f043 0306 	orr.w	r3, r3, #6
 8000f0e:	6053      	str	r3, [r2, #4]
	ADC1->CR2 |= (1UL << ADC_CR2_EXTEN_Pos);	// En. ext. trigger on rising e.
 8000f10:	4b37      	ldr	r3, [pc, #220]	; (8000ff0 <ADC1_IN13_ADC2_IN5_dual_init+0x13c>)
 8000f12:	689b      	ldr	r3, [r3, #8]
 8000f14:	4a36      	ldr	r2, [pc, #216]	; (8000ff0 <ADC1_IN13_ADC2_IN5_dual_init+0x13c>)
 8000f16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f1a:	6093      	str	r3, [r2, #8]
	ADC1->CR2 |= (6UL << ADC_CR2_EXTSEL_Pos);	// Timer 2 TRGO event
 8000f1c:	4b34      	ldr	r3, [pc, #208]	; (8000ff0 <ADC1_IN13_ADC2_IN5_dual_init+0x13c>)
 8000f1e:	689b      	ldr	r3, [r3, #8]
 8000f20:	4a33      	ldr	r2, [pc, #204]	; (8000ff0 <ADC1_IN13_ADC2_IN5_dual_init+0x13c>)
 8000f22:	f043 63c0 	orr.w	r3, r3, #100663296	; 0x6000000
 8000f26:	6093      	str	r3, [r2, #8]
	ADC1->SQR3 |= (13UL << ADC_SQR3_SQ1_Pos);	// Input 13 = first conversion
 8000f28:	4b31      	ldr	r3, [pc, #196]	; (8000ff0 <ADC1_IN13_ADC2_IN5_dual_init+0x13c>)
 8000f2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f2c:	4a30      	ldr	r2, [pc, #192]	; (8000ff0 <ADC1_IN13_ADC2_IN5_dual_init+0x13c>)
 8000f2e:	f043 030d 	orr.w	r3, r3, #13
 8000f32:	6353      	str	r3, [r2, #52]	; 0x34
	ADC2->SQR3 |= (5UL << ADC_SQR3_SQ1_Pos);	// Input 5 = first conversion
 8000f34:	4b2f      	ldr	r3, [pc, #188]	; (8000ff4 <ADC1_IN13_ADC2_IN5_dual_init+0x140>)
 8000f36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f38:	4a2e      	ldr	r2, [pc, #184]	; (8000ff4 <ADC1_IN13_ADC2_IN5_dual_init+0x140>)
 8000f3a:	f043 0305 	orr.w	r3, r3, #5
 8000f3e:	6353      	str	r3, [r2, #52]	; 0x34
	__HAL_RCC_DMA2_CLK_ENABLE();		// Enable Clock for DMA2
 8000f40:	2300      	movs	r3, #0
 8000f42:	607b      	str	r3, [r7, #4]
 8000f44:	4b28      	ldr	r3, [pc, #160]	; (8000fe8 <ADC1_IN13_ADC2_IN5_dual_init+0x134>)
 8000f46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f48:	4a27      	ldr	r2, [pc, #156]	; (8000fe8 <ADC1_IN13_ADC2_IN5_dual_init+0x134>)
 8000f4a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000f4e:	6313      	str	r3, [r2, #48]	; 0x30
 8000f50:	4b25      	ldr	r3, [pc, #148]	; (8000fe8 <ADC1_IN13_ADC2_IN5_dual_init+0x134>)
 8000f52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f54:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000f58:	607b      	str	r3, [r7, #4]
 8000f5a:	687b      	ldr	r3, [r7, #4]
	DMA2_Stream4->CR &= ~DMA_SxCR_EN;	// Disable the DMA stream 4
 8000f5c:	4b26      	ldr	r3, [pc, #152]	; (8000ff8 <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	4a25      	ldr	r2, [pc, #148]	; (8000ff8 <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000f62:	f023 0301 	bic.w	r3, r3, #1
 8000f66:	6013      	str	r3, [r2, #0]
	while (DMA2_Stream4->CR & DMA_SxCR_EN) { ; }	// Wait for DMA to finish
 8000f68:	bf00      	nop
 8000f6a:	4b23      	ldr	r3, [pc, #140]	; (8000ff8 <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	f003 0301 	and.w	r3, r3, #1
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d1f9      	bne.n	8000f6a <ADC1_IN13_ADC2_IN5_dual_init+0xb6>
	DMA2->HIFCR |= DMA_HIFCR_CTCIF4;	// Clear transfer complete interrupt fl.
 8000f76:	4b21      	ldr	r3, [pc, #132]	; (8000ffc <ADC1_IN13_ADC2_IN5_dual_init+0x148>)
 8000f78:	68db      	ldr	r3, [r3, #12]
 8000f7a:	4a20      	ldr	r2, [pc, #128]	; (8000ffc <ADC1_IN13_ADC2_IN5_dual_init+0x148>)
 8000f7c:	f043 0320 	orr.w	r3, r3, #32
 8000f80:	60d3      	str	r3, [r2, #12]
	DMA2_Stream4->CR |= (0UL << DMA_SxCR_CHSEL_Pos);	// Select channel 0
 8000f82:	4b1d      	ldr	r3, [pc, #116]	; (8000ff8 <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000f84:	4a1c      	ldr	r2, [pc, #112]	; (8000ff8 <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->CR |= DMA_SxCR_PL_1;		// Priority high
 8000f8a:	4b1b      	ldr	r3, [pc, #108]	; (8000ff8 <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	4a1a      	ldr	r2, [pc, #104]	; (8000ff8 <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000f90:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f94:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->CR |= DMA_SxCR_MSIZE_1;	// Memory data size = 32 bit
 8000f96:	4b18      	ldr	r3, [pc, #96]	; (8000ff8 <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	4a17      	ldr	r2, [pc, #92]	; (8000ff8 <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000f9c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000fa0:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->CR |= DMA_SxCR_PSIZE_1;	// Peripheral data size = 32 bit
 8000fa2:	4b15      	ldr	r3, [pc, #84]	; (8000ff8 <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	4a14      	ldr	r2, [pc, #80]	; (8000ff8 <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000fa8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000fac:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->CR |= DMA_SxCR_MINC;	// Increment memory address pointer
 8000fae:	4b12      	ldr	r3, [pc, #72]	; (8000ff8 <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	4a11      	ldr	r2, [pc, #68]	; (8000ff8 <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000fb4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000fb8:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->CR |= DMA_SxCR_TCIE;	// Transfer complete interrupt enable
 8000fba:	4b0f      	ldr	r3, [pc, #60]	; (8000ff8 <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	4a0e      	ldr	r2, [pc, #56]	; (8000ff8 <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000fc0:	f043 0310 	orr.w	r3, r3, #16
 8000fc4:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->NDTR = ADC_NUMS;		// Number of data items to transfer
 8000fc6:	4b0c      	ldr	r3, [pc, #48]	; (8000ff8 <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000fc8:	223c      	movs	r2, #60	; 0x3c
 8000fca:	605a      	str	r2, [r3, #4]
	DMA2_Stream4->PAR = (uint32_t)&ADC->CDR;	// Peripheral register address
 8000fcc:	4b0a      	ldr	r3, [pc, #40]	; (8000ff8 <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000fce:	4a0c      	ldr	r2, [pc, #48]	; (8001000 <ADC1_IN13_ADC2_IN5_dual_init+0x14c>)
 8000fd0:	609a      	str	r2, [r3, #8]
	DMA2_Stream4->M0AR = (uint32_t)ADC_samples;	// Buffer memory loc. address
 8000fd2:	4b09      	ldr	r3, [pc, #36]	; (8000ff8 <ADC1_IN13_ADC2_IN5_dual_init+0x144>)
 8000fd4:	4a0b      	ldr	r2, [pc, #44]	; (8001004 <ADC1_IN13_ADC2_IN5_dual_init+0x150>)
 8000fd6:	60da      	str	r2, [r3, #12]
}
 8000fd8:	bf00      	nop
 8000fda:	3714      	adds	r7, #20
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe2:	4770      	bx	lr
 8000fe4:	20000000 	.word	0x20000000
 8000fe8:	40023800 	.word	0x40023800
 8000fec:	40012300 	.word	0x40012300
 8000ff0:	40012000 	.word	0x40012000
 8000ff4:	40012100 	.word	0x40012100
 8000ff8:	40026470 	.word	0x40026470
 8000ffc:	40026400 	.word	0x40026400
 8001000:	40012308 	.word	0x40012308
 8001004:	20000208 	.word	0x20000208

08001008 <ADC1_IN13_ADC2_IN5_dual_start>:
/** ***************************************************************************
 * @brief Start DMA, ADC and timer
 *
 *****************************************************************************/
void ADC1_IN13_ADC2_IN5_dual_start(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	af00      	add	r7, sp, #0
	DMA2_Stream4->CR |= DMA_SxCR_EN;	// Enable DMA
 800100c:	4b10      	ldr	r3, [pc, #64]	; (8001050 <ADC1_IN13_ADC2_IN5_dual_start+0x48>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	4a0f      	ldr	r2, [pc, #60]	; (8001050 <ADC1_IN13_ADC2_IN5_dual_start+0x48>)
 8001012:	f043 0301 	orr.w	r3, r3, #1
 8001016:	6013      	str	r3, [r2, #0]
	NVIC_ClearPendingIRQ(DMA2_Stream4_IRQn);	// Clear pending DMA interrupt
 8001018:	203c      	movs	r0, #60	; 0x3c
 800101a:	f7ff fcd7 	bl	80009cc <__NVIC_ClearPendingIRQ>
	NVIC_EnableIRQ(DMA2_Stream4_IRQn);	// Enable DMA interrupt in the NVIC
 800101e:	203c      	movs	r0, #60	; 0x3c
 8001020:	f7ff fc92 	bl	8000948 <__NVIC_EnableIRQ>
	ADC1->CR2 |= ADC_CR2_ADON;			// Enable ADC1
 8001024:	4b0b      	ldr	r3, [pc, #44]	; (8001054 <ADC1_IN13_ADC2_IN5_dual_start+0x4c>)
 8001026:	689b      	ldr	r3, [r3, #8]
 8001028:	4a0a      	ldr	r2, [pc, #40]	; (8001054 <ADC1_IN13_ADC2_IN5_dual_start+0x4c>)
 800102a:	f043 0301 	orr.w	r3, r3, #1
 800102e:	6093      	str	r3, [r2, #8]
	ADC2->CR2 |= ADC_CR2_ADON;			// Enable ADC2
 8001030:	4b09      	ldr	r3, [pc, #36]	; (8001058 <ADC1_IN13_ADC2_IN5_dual_start+0x50>)
 8001032:	689b      	ldr	r3, [r3, #8]
 8001034:	4a08      	ldr	r2, [pc, #32]	; (8001058 <ADC1_IN13_ADC2_IN5_dual_start+0x50>)
 8001036:	f043 0301 	orr.w	r3, r3, #1
 800103a:	6093      	str	r3, [r2, #8]
	TIM2->CR1 |= TIM_CR1_CEN;			// Enable timer
 800103c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001046:	f043 0301 	orr.w	r3, r3, #1
 800104a:	6013      	str	r3, [r2, #0]
}
 800104c:	bf00      	nop
 800104e:	bd80      	pop	{r7, pc}
 8001050:	40026470 	.word	0x40026470
 8001054:	40012000 	.word	0x40012000
 8001058:	40012100 	.word	0x40012100

0800105c <ADC2_IN13_IN5_scan_init>:
 * @n As each conversion triggers the DMA, the number of transfers is doubled.
 * @n The DMA triggers the transfer complete interrupt when all data is ready.
 * @n The inputs used are ADC123_IN13 = GPIO PC3 and ADC12_IN5 = GPIO PA5
 *****************************************************************************/
void ADC2_IN13_IN5_scan_init(void)
{
 800105c:	b480      	push	{r7}
 800105e:	b083      	sub	sp, #12
 8001060:	af00      	add	r7, sp, #0
	MEAS_input_count = 2;				// 2 inputs are converted
 8001062:	4b47      	ldr	r3, [pc, #284]	; (8001180 <ADC2_IN13_IN5_scan_init+0x124>)
 8001064:	2202      	movs	r2, #2
 8001066:	601a      	str	r2, [r3, #0]
	__HAL_RCC_ADC2_CLK_ENABLE();		// Enable Clock for ADC2
 8001068:	2300      	movs	r3, #0
 800106a:	607b      	str	r3, [r7, #4]
 800106c:	4b45      	ldr	r3, [pc, #276]	; (8001184 <ADC2_IN13_IN5_scan_init+0x128>)
 800106e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001070:	4a44      	ldr	r2, [pc, #272]	; (8001184 <ADC2_IN13_IN5_scan_init+0x128>)
 8001072:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001076:	6453      	str	r3, [r2, #68]	; 0x44
 8001078:	4b42      	ldr	r3, [pc, #264]	; (8001184 <ADC2_IN13_IN5_scan_init+0x128>)
 800107a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800107c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001080:	607b      	str	r3, [r7, #4]
 8001082:	687b      	ldr	r3, [r7, #4]
	ADC2->SQR1 |= (1UL << ADC_SQR1_L_Pos);			// Convert 2 inputs
 8001084:	4b40      	ldr	r3, [pc, #256]	; (8001188 <ADC2_IN13_IN5_scan_init+0x12c>)
 8001086:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001088:	4a3f      	ldr	r2, [pc, #252]	; (8001188 <ADC2_IN13_IN5_scan_init+0x12c>)
 800108a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800108e:	62d3      	str	r3, [r2, #44]	; 0x2c
	ADC2->SQR3 |= (13UL << ADC_SQR3_SQ1_Pos);	// Input 13 = first conversion
 8001090:	4b3d      	ldr	r3, [pc, #244]	; (8001188 <ADC2_IN13_IN5_scan_init+0x12c>)
 8001092:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001094:	4a3c      	ldr	r2, [pc, #240]	; (8001188 <ADC2_IN13_IN5_scan_init+0x12c>)
 8001096:	f043 030d 	orr.w	r3, r3, #13
 800109a:	6353      	str	r3, [r2, #52]	; 0x34
	ADC2->SQR3 |= (5UL << ADC_SQR3_SQ2_Pos);	// Input 5 = second conversion
 800109c:	4b3a      	ldr	r3, [pc, #232]	; (8001188 <ADC2_IN13_IN5_scan_init+0x12c>)
 800109e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010a0:	4a39      	ldr	r2, [pc, #228]	; (8001188 <ADC2_IN13_IN5_scan_init+0x12c>)
 80010a2:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 80010a6:	6353      	str	r3, [r2, #52]	; 0x34
	ADC2->CR1 |= ADC_CR1_SCAN;			// Enable scan mode
 80010a8:	4b37      	ldr	r3, [pc, #220]	; (8001188 <ADC2_IN13_IN5_scan_init+0x12c>)
 80010aa:	685b      	ldr	r3, [r3, #4]
 80010ac:	4a36      	ldr	r2, [pc, #216]	; (8001188 <ADC2_IN13_IN5_scan_init+0x12c>)
 80010ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010b2:	6053      	str	r3, [r2, #4]
	ADC2->CR2 |= (1UL << ADC_CR2_EXTEN_Pos);	// En. ext. trigger on rising e.
 80010b4:	4b34      	ldr	r3, [pc, #208]	; (8001188 <ADC2_IN13_IN5_scan_init+0x12c>)
 80010b6:	689b      	ldr	r3, [r3, #8]
 80010b8:	4a33      	ldr	r2, [pc, #204]	; (8001188 <ADC2_IN13_IN5_scan_init+0x12c>)
 80010ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010be:	6093      	str	r3, [r2, #8]
	ADC2->CR2 |= (6UL << ADC_CR2_EXTSEL_Pos);	// Timer 2 TRGO event
 80010c0:	4b31      	ldr	r3, [pc, #196]	; (8001188 <ADC2_IN13_IN5_scan_init+0x12c>)
 80010c2:	689b      	ldr	r3, [r3, #8]
 80010c4:	4a30      	ldr	r2, [pc, #192]	; (8001188 <ADC2_IN13_IN5_scan_init+0x12c>)
 80010c6:	f043 63c0 	orr.w	r3, r3, #100663296	; 0x6000000
 80010ca:	6093      	str	r3, [r2, #8]
	ADC2->CR2 |= ADC_CR2_DMA;			// Enable DMA mode
 80010cc:	4b2e      	ldr	r3, [pc, #184]	; (8001188 <ADC2_IN13_IN5_scan_init+0x12c>)
 80010ce:	689b      	ldr	r3, [r3, #8]
 80010d0:	4a2d      	ldr	r2, [pc, #180]	; (8001188 <ADC2_IN13_IN5_scan_init+0x12c>)
 80010d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010d6:	6093      	str	r3, [r2, #8]
	__HAL_RCC_DMA2_CLK_ENABLE();		// Enable Clock for DMA2
 80010d8:	2300      	movs	r3, #0
 80010da:	603b      	str	r3, [r7, #0]
 80010dc:	4b29      	ldr	r3, [pc, #164]	; (8001184 <ADC2_IN13_IN5_scan_init+0x128>)
 80010de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010e0:	4a28      	ldr	r2, [pc, #160]	; (8001184 <ADC2_IN13_IN5_scan_init+0x128>)
 80010e2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80010e6:	6313      	str	r3, [r2, #48]	; 0x30
 80010e8:	4b26      	ldr	r3, [pc, #152]	; (8001184 <ADC2_IN13_IN5_scan_init+0x128>)
 80010ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80010f0:	603b      	str	r3, [r7, #0]
 80010f2:	683b      	ldr	r3, [r7, #0]
	DMA2_Stream3->CR &= ~DMA_SxCR_EN;	// Disable the DMA stream 3
 80010f4:	4b25      	ldr	r3, [pc, #148]	; (800118c <ADC2_IN13_IN5_scan_init+0x130>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	4a24      	ldr	r2, [pc, #144]	; (800118c <ADC2_IN13_IN5_scan_init+0x130>)
 80010fa:	f023 0301 	bic.w	r3, r3, #1
 80010fe:	6013      	str	r3, [r2, #0]
	while (DMA2_Stream3->CR & DMA_SxCR_EN) { ; }	// Wait for DMA to finish
 8001100:	bf00      	nop
 8001102:	4b22      	ldr	r3, [pc, #136]	; (800118c <ADC2_IN13_IN5_scan_init+0x130>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	f003 0301 	and.w	r3, r3, #1
 800110a:	2b00      	cmp	r3, #0
 800110c:	d1f9      	bne.n	8001102 <ADC2_IN13_IN5_scan_init+0xa6>
	DMA2->LIFCR |= DMA_LIFCR_CTCIF3;	// Clear transfer complete interrupt fl.
 800110e:	4b20      	ldr	r3, [pc, #128]	; (8001190 <ADC2_IN13_IN5_scan_init+0x134>)
 8001110:	689b      	ldr	r3, [r3, #8]
 8001112:	4a1f      	ldr	r2, [pc, #124]	; (8001190 <ADC2_IN13_IN5_scan_init+0x134>)
 8001114:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001118:	6093      	str	r3, [r2, #8]
	DMA2_Stream3->CR |= (1UL << DMA_SxCR_CHSEL_Pos);	// Select channel 1
 800111a:	4b1c      	ldr	r3, [pc, #112]	; (800118c <ADC2_IN13_IN5_scan_init+0x130>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	4a1b      	ldr	r2, [pc, #108]	; (800118c <ADC2_IN13_IN5_scan_init+0x130>)
 8001120:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001124:	6013      	str	r3, [r2, #0]
	DMA2_Stream3->CR |= DMA_SxCR_PL_1;		// Priority high
 8001126:	4b19      	ldr	r3, [pc, #100]	; (800118c <ADC2_IN13_IN5_scan_init+0x130>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	4a18      	ldr	r2, [pc, #96]	; (800118c <ADC2_IN13_IN5_scan_init+0x130>)
 800112c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001130:	6013      	str	r3, [r2, #0]
	DMA2_Stream3->CR |= DMA_SxCR_MSIZE_1;	// Memory data size = 32 bit
 8001132:	4b16      	ldr	r3, [pc, #88]	; (800118c <ADC2_IN13_IN5_scan_init+0x130>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	4a15      	ldr	r2, [pc, #84]	; (800118c <ADC2_IN13_IN5_scan_init+0x130>)
 8001138:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800113c:	6013      	str	r3, [r2, #0]
	DMA2_Stream3->CR |= DMA_SxCR_PSIZE_1;	// Peripheral data size = 32 bit
 800113e:	4b13      	ldr	r3, [pc, #76]	; (800118c <ADC2_IN13_IN5_scan_init+0x130>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	4a12      	ldr	r2, [pc, #72]	; (800118c <ADC2_IN13_IN5_scan_init+0x130>)
 8001144:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001148:	6013      	str	r3, [r2, #0]
	DMA2_Stream3->CR |= DMA_SxCR_MINC;	// Increment memory address pointer
 800114a:	4b10      	ldr	r3, [pc, #64]	; (800118c <ADC2_IN13_IN5_scan_init+0x130>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	4a0f      	ldr	r2, [pc, #60]	; (800118c <ADC2_IN13_IN5_scan_init+0x130>)
 8001150:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001154:	6013      	str	r3, [r2, #0]
	DMA2_Stream3->CR |= DMA_SxCR_TCIE;	// Transfer complete interrupt enable
 8001156:	4b0d      	ldr	r3, [pc, #52]	; (800118c <ADC2_IN13_IN5_scan_init+0x130>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	4a0c      	ldr	r2, [pc, #48]	; (800118c <ADC2_IN13_IN5_scan_init+0x130>)
 800115c:	f043 0310 	orr.w	r3, r3, #16
 8001160:	6013      	str	r3, [r2, #0]
	DMA2_Stream3->NDTR = 2*ADC_NUMS;	// Number of data items to transfer
 8001162:	4b0a      	ldr	r3, [pc, #40]	; (800118c <ADC2_IN13_IN5_scan_init+0x130>)
 8001164:	2278      	movs	r2, #120	; 0x78
 8001166:	605a      	str	r2, [r3, #4]
	DMA2_Stream3->PAR = (uint32_t)&ADC2->DR;	// Peripheral register address
 8001168:	4b08      	ldr	r3, [pc, #32]	; (800118c <ADC2_IN13_IN5_scan_init+0x130>)
 800116a:	4a0a      	ldr	r2, [pc, #40]	; (8001194 <ADC2_IN13_IN5_scan_init+0x138>)
 800116c:	609a      	str	r2, [r3, #8]
	DMA2_Stream3->M0AR = (uint32_t)ADC_samples;	// Buffer memory loc. address
 800116e:	4b07      	ldr	r3, [pc, #28]	; (800118c <ADC2_IN13_IN5_scan_init+0x130>)
 8001170:	4a09      	ldr	r2, [pc, #36]	; (8001198 <ADC2_IN13_IN5_scan_init+0x13c>)
 8001172:	60da      	str	r2, [r3, #12]
}
 8001174:	bf00      	nop
 8001176:	370c      	adds	r7, #12
 8001178:	46bd      	mov	sp, r7
 800117a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117e:	4770      	bx	lr
 8001180:	20000000 	.word	0x20000000
 8001184:	40023800 	.word	0x40023800
 8001188:	40012100 	.word	0x40012100
 800118c:	40026458 	.word	0x40026458
 8001190:	40026400 	.word	0x40026400
 8001194:	4001214c 	.word	0x4001214c
 8001198:	20000208 	.word	0x20000208

0800119c <ADC2_IN13_IN5_scan_start>:
/** ***************************************************************************
 * @brief Start DMA, ADC and timer
 *
 *****************************************************************************/
void ADC2_IN13_IN5_scan_start(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
	DMA2_Stream3->CR |= DMA_SxCR_EN;	// Enable DMA
 80011a0:	4b0d      	ldr	r3, [pc, #52]	; (80011d8 <ADC2_IN13_IN5_scan_start+0x3c>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	4a0c      	ldr	r2, [pc, #48]	; (80011d8 <ADC2_IN13_IN5_scan_start+0x3c>)
 80011a6:	f043 0301 	orr.w	r3, r3, #1
 80011aa:	6013      	str	r3, [r2, #0]
	NVIC_ClearPendingIRQ(DMA2_Stream3_IRQn);	// Clear pending DMA interrupt
 80011ac:	203b      	movs	r0, #59	; 0x3b
 80011ae:	f7ff fc0d 	bl	80009cc <__NVIC_ClearPendingIRQ>
	NVIC_EnableIRQ(DMA2_Stream3_IRQn);	// Enable DMA interrupt in the NVIC
 80011b2:	203b      	movs	r0, #59	; 0x3b
 80011b4:	f7ff fbc8 	bl	8000948 <__NVIC_EnableIRQ>
	ADC2->CR2 |= ADC_CR2_ADON;			// Enable ADC2
 80011b8:	4b08      	ldr	r3, [pc, #32]	; (80011dc <ADC2_IN13_IN5_scan_start+0x40>)
 80011ba:	689b      	ldr	r3, [r3, #8]
 80011bc:	4a07      	ldr	r2, [pc, #28]	; (80011dc <ADC2_IN13_IN5_scan_start+0x40>)
 80011be:	f043 0301 	orr.w	r3, r3, #1
 80011c2:	6093      	str	r3, [r2, #8]
	TIM2->CR1 |= TIM_CR1_CEN;			// Enable timer
 80011c4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80011ce:	f043 0301 	orr.w	r3, r3, #1
 80011d2:	6013      	str	r3, [r2, #0]
}
 80011d4:	bf00      	nop
 80011d6:	bd80      	pop	{r7, pc}
 80011d8:	40026458 	.word	0x40026458
 80011dc:	40012100 	.word	0x40012100

080011e0 <ADC3_IN13_IN4_scan_init>:
 * @n As each conversion triggers the DMA, the number of transfers is doubled.
 * @n The DMA triggers the transfer complete interrupt when all data is ready.
 * @n The inputs used are ADC123_IN13 = GPIO PC3 and ADC3_IN4 = GPIO PF6
 *****************************************************************************/
void ADC3_IN13_IN4_scan_init(void)
{
 80011e0:	b480      	push	{r7}
 80011e2:	b083      	sub	sp, #12
 80011e4:	af00      	add	r7, sp, #0
	MEAS_input_count = 2;				// 2 inputs are converted
 80011e6:	4b47      	ldr	r3, [pc, #284]	; (8001304 <ADC3_IN13_IN4_scan_init+0x124>)
 80011e8:	2202      	movs	r2, #2
 80011ea:	601a      	str	r2, [r3, #0]
	__HAL_RCC_ADC3_CLK_ENABLE();		// Enable Clock for ADC3
 80011ec:	2300      	movs	r3, #0
 80011ee:	607b      	str	r3, [r7, #4]
 80011f0:	4b45      	ldr	r3, [pc, #276]	; (8001308 <ADC3_IN13_IN4_scan_init+0x128>)
 80011f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011f4:	4a44      	ldr	r2, [pc, #272]	; (8001308 <ADC3_IN13_IN4_scan_init+0x128>)
 80011f6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80011fa:	6453      	str	r3, [r2, #68]	; 0x44
 80011fc:	4b42      	ldr	r3, [pc, #264]	; (8001308 <ADC3_IN13_IN4_scan_init+0x128>)
 80011fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001200:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001204:	607b      	str	r3, [r7, #4]
 8001206:	687b      	ldr	r3, [r7, #4]
	ADC3->SQR1 |= (1UL << ADC_SQR1_L_Pos);		// Convert 2 inputs
 8001208:	4b40      	ldr	r3, [pc, #256]	; (800130c <ADC3_IN13_IN4_scan_init+0x12c>)
 800120a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800120c:	4a3f      	ldr	r2, [pc, #252]	; (800130c <ADC3_IN13_IN4_scan_init+0x12c>)
 800120e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001212:	62d3      	str	r3, [r2, #44]	; 0x2c
	ADC3->SQR3 |= (13UL << ADC_SQR3_SQ1_Pos);	// Input 13 = first conversion
 8001214:	4b3d      	ldr	r3, [pc, #244]	; (800130c <ADC3_IN13_IN4_scan_init+0x12c>)
 8001216:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001218:	4a3c      	ldr	r2, [pc, #240]	; (800130c <ADC3_IN13_IN4_scan_init+0x12c>)
 800121a:	f043 030d 	orr.w	r3, r3, #13
 800121e:	6353      	str	r3, [r2, #52]	; 0x34
	ADC3->SQR3 |= (4UL << ADC_SQR3_SQ2_Pos);	// Input 4 = second conversion
 8001220:	4b3a      	ldr	r3, [pc, #232]	; (800130c <ADC3_IN13_IN4_scan_init+0x12c>)
 8001222:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001224:	4a39      	ldr	r2, [pc, #228]	; (800130c <ADC3_IN13_IN4_scan_init+0x12c>)
 8001226:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800122a:	6353      	str	r3, [r2, #52]	; 0x34
	ADC3->CR1 |= ADC_CR1_SCAN;			// Enable scan mode
 800122c:	4b37      	ldr	r3, [pc, #220]	; (800130c <ADC3_IN13_IN4_scan_init+0x12c>)
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	4a36      	ldr	r2, [pc, #216]	; (800130c <ADC3_IN13_IN4_scan_init+0x12c>)
 8001232:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001236:	6053      	str	r3, [r2, #4]
	ADC3->CR2 |= (1UL << ADC_CR2_EXTEN_Pos);	// En. ext. trigger on rising e.
 8001238:	4b34      	ldr	r3, [pc, #208]	; (800130c <ADC3_IN13_IN4_scan_init+0x12c>)
 800123a:	689b      	ldr	r3, [r3, #8]
 800123c:	4a33      	ldr	r2, [pc, #204]	; (800130c <ADC3_IN13_IN4_scan_init+0x12c>)
 800123e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001242:	6093      	str	r3, [r2, #8]
	ADC3->CR2 |= (6UL << ADC_CR2_EXTSEL_Pos);	// Timer 2 TRGO event
 8001244:	4b31      	ldr	r3, [pc, #196]	; (800130c <ADC3_IN13_IN4_scan_init+0x12c>)
 8001246:	689b      	ldr	r3, [r3, #8]
 8001248:	4a30      	ldr	r2, [pc, #192]	; (800130c <ADC3_IN13_IN4_scan_init+0x12c>)
 800124a:	f043 63c0 	orr.w	r3, r3, #100663296	; 0x6000000
 800124e:	6093      	str	r3, [r2, #8]
	ADC3->CR2 |= ADC_CR2_DMA;			// Enable DMA mode
 8001250:	4b2e      	ldr	r3, [pc, #184]	; (800130c <ADC3_IN13_IN4_scan_init+0x12c>)
 8001252:	689b      	ldr	r3, [r3, #8]
 8001254:	4a2d      	ldr	r2, [pc, #180]	; (800130c <ADC3_IN13_IN4_scan_init+0x12c>)
 8001256:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800125a:	6093      	str	r3, [r2, #8]
	__HAL_RCC_DMA2_CLK_ENABLE();		// Enable Clock for DMA2
 800125c:	2300      	movs	r3, #0
 800125e:	603b      	str	r3, [r7, #0]
 8001260:	4b29      	ldr	r3, [pc, #164]	; (8001308 <ADC3_IN13_IN4_scan_init+0x128>)
 8001262:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001264:	4a28      	ldr	r2, [pc, #160]	; (8001308 <ADC3_IN13_IN4_scan_init+0x128>)
 8001266:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800126a:	6313      	str	r3, [r2, #48]	; 0x30
 800126c:	4b26      	ldr	r3, [pc, #152]	; (8001308 <ADC3_IN13_IN4_scan_init+0x128>)
 800126e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001270:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001274:	603b      	str	r3, [r7, #0]
 8001276:	683b      	ldr	r3, [r7, #0]
	DMA2_Stream1->CR &= ~DMA_SxCR_EN;	// Disable the DMA stream 1
 8001278:	4b25      	ldr	r3, [pc, #148]	; (8001310 <ADC3_IN13_IN4_scan_init+0x130>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	4a24      	ldr	r2, [pc, #144]	; (8001310 <ADC3_IN13_IN4_scan_init+0x130>)
 800127e:	f023 0301 	bic.w	r3, r3, #1
 8001282:	6013      	str	r3, [r2, #0]
	while (DMA2_Stream1->CR & DMA_SxCR_EN) { ; }	// Wait for DMA to finish
 8001284:	bf00      	nop
 8001286:	4b22      	ldr	r3, [pc, #136]	; (8001310 <ADC3_IN13_IN4_scan_init+0x130>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f003 0301 	and.w	r3, r3, #1
 800128e:	2b00      	cmp	r3, #0
 8001290:	d1f9      	bne.n	8001286 <ADC3_IN13_IN4_scan_init+0xa6>
	DMA2->LIFCR |= DMA_LIFCR_CTCIF1;	// Clear transfer complete interrupt fl.
 8001292:	4b20      	ldr	r3, [pc, #128]	; (8001314 <ADC3_IN13_IN4_scan_init+0x134>)
 8001294:	689b      	ldr	r3, [r3, #8]
 8001296:	4a1f      	ldr	r2, [pc, #124]	; (8001314 <ADC3_IN13_IN4_scan_init+0x134>)
 8001298:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800129c:	6093      	str	r3, [r2, #8]
	DMA2_Stream1->CR |= (2UL << DMA_SxCR_CHSEL_Pos);	// Select channel 2
 800129e:	4b1c      	ldr	r3, [pc, #112]	; (8001310 <ADC3_IN13_IN4_scan_init+0x130>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	4a1b      	ldr	r2, [pc, #108]	; (8001310 <ADC3_IN13_IN4_scan_init+0x130>)
 80012a4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80012a8:	6013      	str	r3, [r2, #0]
	DMA2_Stream1->CR |= DMA_SxCR_PL_1;		// Priority high
 80012aa:	4b19      	ldr	r3, [pc, #100]	; (8001310 <ADC3_IN13_IN4_scan_init+0x130>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	4a18      	ldr	r2, [pc, #96]	; (8001310 <ADC3_IN13_IN4_scan_init+0x130>)
 80012b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012b4:	6013      	str	r3, [r2, #0]
	DMA2_Stream1->CR |= DMA_SxCR_MSIZE_1;	// Memory data size = 32 bit
 80012b6:	4b16      	ldr	r3, [pc, #88]	; (8001310 <ADC3_IN13_IN4_scan_init+0x130>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	4a15      	ldr	r2, [pc, #84]	; (8001310 <ADC3_IN13_IN4_scan_init+0x130>)
 80012bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012c0:	6013      	str	r3, [r2, #0]
	DMA2_Stream1->CR |= DMA_SxCR_PSIZE_1;	// Peripheral data size = 32 bit
 80012c2:	4b13      	ldr	r3, [pc, #76]	; (8001310 <ADC3_IN13_IN4_scan_init+0x130>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	4a12      	ldr	r2, [pc, #72]	; (8001310 <ADC3_IN13_IN4_scan_init+0x130>)
 80012c8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80012cc:	6013      	str	r3, [r2, #0]
	DMA2_Stream1->CR |= DMA_SxCR_MINC;	// Increment memory address pointer
 80012ce:	4b10      	ldr	r3, [pc, #64]	; (8001310 <ADC3_IN13_IN4_scan_init+0x130>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	4a0f      	ldr	r2, [pc, #60]	; (8001310 <ADC3_IN13_IN4_scan_init+0x130>)
 80012d4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80012d8:	6013      	str	r3, [r2, #0]
	DMA2_Stream1->CR |= DMA_SxCR_TCIE;	// Transfer complete interrupt enable
 80012da:	4b0d      	ldr	r3, [pc, #52]	; (8001310 <ADC3_IN13_IN4_scan_init+0x130>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	4a0c      	ldr	r2, [pc, #48]	; (8001310 <ADC3_IN13_IN4_scan_init+0x130>)
 80012e0:	f043 0310 	orr.w	r3, r3, #16
 80012e4:	6013      	str	r3, [r2, #0]
	DMA2_Stream1->NDTR = 2*ADC_NUMS;	// Number of data items to transfer
 80012e6:	4b0a      	ldr	r3, [pc, #40]	; (8001310 <ADC3_IN13_IN4_scan_init+0x130>)
 80012e8:	2278      	movs	r2, #120	; 0x78
 80012ea:	605a      	str	r2, [r3, #4]
	DMA2_Stream1->PAR = (uint32_t)&ADC3->DR;	// Peripheral register address
 80012ec:	4b08      	ldr	r3, [pc, #32]	; (8001310 <ADC3_IN13_IN4_scan_init+0x130>)
 80012ee:	4a0a      	ldr	r2, [pc, #40]	; (8001318 <ADC3_IN13_IN4_scan_init+0x138>)
 80012f0:	609a      	str	r2, [r3, #8]
	DMA2_Stream1->M0AR = (uint32_t)ADC_samples;	// Buffer memory loc. address
 80012f2:	4b07      	ldr	r3, [pc, #28]	; (8001310 <ADC3_IN13_IN4_scan_init+0x130>)
 80012f4:	4a09      	ldr	r2, [pc, #36]	; (800131c <ADC3_IN13_IN4_scan_init+0x13c>)
 80012f6:	60da      	str	r2, [r3, #12]

}
 80012f8:	bf00      	nop
 80012fa:	370c      	adds	r7, #12
 80012fc:	46bd      	mov	sp, r7
 80012fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001302:	4770      	bx	lr
 8001304:	20000000 	.word	0x20000000
 8001308:	40023800 	.word	0x40023800
 800130c:	40012200 	.word	0x40012200
 8001310:	40026428 	.word	0x40026428
 8001314:	40026400 	.word	0x40026400
 8001318:	4001224c 	.word	0x4001224c
 800131c:	20000208 	.word	0x20000208

08001320 <ADC3_IN13_IN4_scan_start>:
/** ***************************************************************************
 * @brief Start DMA, ADC and timer
 *
 *****************************************************************************/
void ADC3_IN13_IN4_scan_start(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	af00      	add	r7, sp, #0
	DMA2_Stream1->CR |= DMA_SxCR_EN;	// Enable DMA
 8001324:	4b0d      	ldr	r3, [pc, #52]	; (800135c <ADC3_IN13_IN4_scan_start+0x3c>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4a0c      	ldr	r2, [pc, #48]	; (800135c <ADC3_IN13_IN4_scan_start+0x3c>)
 800132a:	f043 0301 	orr.w	r3, r3, #1
 800132e:	6013      	str	r3, [r2, #0]
	NVIC_ClearPendingIRQ(DMA2_Stream1_IRQn);	// Clear pending DMA interrupt
 8001330:	2039      	movs	r0, #57	; 0x39
 8001332:	f7ff fb4b 	bl	80009cc <__NVIC_ClearPendingIRQ>
	NVIC_EnableIRQ(DMA2_Stream1_IRQn);	// Enable DMA interrupt in the NVIC
 8001336:	2039      	movs	r0, #57	; 0x39
 8001338:	f7ff fb06 	bl	8000948 <__NVIC_EnableIRQ>
	ADC3->CR2 |= ADC_CR2_ADON;			// Enable ADC3
 800133c:	4b08      	ldr	r3, [pc, #32]	; (8001360 <ADC3_IN13_IN4_scan_start+0x40>)
 800133e:	689b      	ldr	r3, [r3, #8]
 8001340:	4a07      	ldr	r2, [pc, #28]	; (8001360 <ADC3_IN13_IN4_scan_start+0x40>)
 8001342:	f043 0301 	orr.w	r3, r3, #1
 8001346:	6093      	str	r3, [r2, #8]
	TIM2->CR1 |= TIM_CR1_CEN;			// Enable timer
 8001348:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001352:	f043 0301 	orr.w	r3, r3, #1
 8001356:	6013      	str	r3, [r2, #0]
}
 8001358:	bf00      	nop
 800135a:	bd80      	pop	{r7, pc}
 800135c:	40026428 	.word	0x40026428
 8001360:	40012200 	.word	0x40012200

08001364 <TIM2_IRQHandler>:
 *
 * @note This interrupt handler was only used for debugging purposes
 * and to increment the DAC value.
 *****************************************************************************/
void TIM2_IRQHandler(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	af00      	add	r7, sp, #0
	TIM2->SR &= ~TIM_SR_UIF;			// Clear pending interrupt flag
 8001368:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800136c:	691b      	ldr	r3, [r3, #16]
 800136e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001372:	f023 0301 	bic.w	r3, r3, #1
 8001376:	6113      	str	r3, [r2, #16]
	if (DAC_active) {
 8001378:	4b03      	ldr	r3, [pc, #12]	; (8001388 <TIM2_IRQHandler+0x24>)
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d001      	beq.n	8001384 <TIM2_IRQHandler+0x20>
		DAC_increment();
 8001380:	f7ff fbc8 	bl	8000b14 <DAC_increment>
	}
}
 8001384:	bf00      	nop
 8001386:	bd80      	pop	{r7, pc}
 8001388:	20000201 	.word	0x20000201

0800138c <ADC_IRQHandler>:
 *
 * Reads one sample from the ADC3 DataRegister and transfers it to a buffer.
 * @n Stops when ADC_NUMS samples have been read.
 *****************************************************************************/
void ADC_IRQHandler(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	af00      	add	r7, sp, #0
	if (ADC3->SR & ADC_SR_EOC) {		// Check if ADC3 end of conversion
 8001390:	4b14      	ldr	r3, [pc, #80]	; (80013e4 <ADC_IRQHandler+0x58>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	f003 0302 	and.w	r3, r3, #2
 8001398:	2b00      	cmp	r3, #0
 800139a:	d020      	beq.n	80013de <ADC_IRQHandler+0x52>
		ADC_samples[ADC_sample_count++] = ADC3->DR;	// Read input channel 1 only
 800139c:	4911      	ldr	r1, [pc, #68]	; (80013e4 <ADC_IRQHandler+0x58>)
 800139e:	4b12      	ldr	r3, [pc, #72]	; (80013e8 <ADC_IRQHandler+0x5c>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	1c5a      	adds	r2, r3, #1
 80013a4:	4810      	ldr	r0, [pc, #64]	; (80013e8 <ADC_IRQHandler+0x5c>)
 80013a6:	6002      	str	r2, [r0, #0]
 80013a8:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 80013aa:	4910      	ldr	r1, [pc, #64]	; (80013ec <ADC_IRQHandler+0x60>)
 80013ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		if (ADC_sample_count >= ADC_NUMS) {		// Buffer full
 80013b0:	4b0d      	ldr	r3, [pc, #52]	; (80013e8 <ADC_IRQHandler+0x5c>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	2b3b      	cmp	r3, #59	; 0x3b
 80013b6:	d912      	bls.n	80013de <ADC_IRQHandler+0x52>
			TIM2->CR1 &= ~TIM_CR1_CEN;	// Disable timer
 80013b8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80013c2:	f023 0301 	bic.w	r3, r3, #1
 80013c6:	6013      	str	r3, [r2, #0]
			ADC3->CR2 &= ~ADC_CR2_ADON;	// Disable ADC3
 80013c8:	4b06      	ldr	r3, [pc, #24]	; (80013e4 <ADC_IRQHandler+0x58>)
 80013ca:	689b      	ldr	r3, [r3, #8]
 80013cc:	4a05      	ldr	r2, [pc, #20]	; (80013e4 <ADC_IRQHandler+0x58>)
 80013ce:	f023 0301 	bic.w	r3, r3, #1
 80013d2:	6093      	str	r3, [r2, #8]
			ADC_reset();
 80013d4:	f7ff fbba 	bl	8000b4c <ADC_reset>
			MEAS_data_ready = true;
 80013d8:	4b05      	ldr	r3, [pc, #20]	; (80013f0 <ADC_IRQHandler+0x64>)
 80013da:	2201      	movs	r2, #1
 80013dc:	701a      	strb	r2, [r3, #0]
		}

	}
}
 80013de:	bf00      	nop
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	40012200 	.word	0x40012200
 80013e8:	20000204 	.word	0x20000204
 80013ec:	20000208 	.word	0x20000208
 80013f0:	20000200 	.word	0x20000200

080013f4 <DMA2_Stream1_IRQHandler>:
 *
 * The samples from the ADC3 have been transfered to memory by the DMA2 Stream1
 * and are ready for processing.
 *****************************************************************************/
void DMA2_Stream1_IRQHandler(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	af00      	add	r7, sp, #0
	if (DMA2->LISR & DMA_LISR_TCIF1) {	// Stream1 transfer compl. interrupt f.
 80013f8:	4b1c      	ldr	r3, [pc, #112]	; (800146c <DMA2_Stream1_IRQHandler+0x78>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001400:	2b00      	cmp	r3, #0
 8001402:	d031      	beq.n	8001468 <DMA2_Stream1_IRQHandler+0x74>
		NVIC_DisableIRQ(DMA2_Stream1_IRQn);	// Disable DMA interrupt in the NVIC
 8001404:	2039      	movs	r0, #57	; 0x39
 8001406:	f7ff fabd 	bl	8000984 <__NVIC_DisableIRQ>
		NVIC_ClearPendingIRQ(DMA2_Stream1_IRQn);// Clear pending DMA interrupt
 800140a:	2039      	movs	r0, #57	; 0x39
 800140c:	f7ff fade 	bl	80009cc <__NVIC_ClearPendingIRQ>
		DMA2_Stream1->CR &= ~DMA_SxCR_EN;	// Disable the DMA
 8001410:	4b17      	ldr	r3, [pc, #92]	; (8001470 <DMA2_Stream1_IRQHandler+0x7c>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	4a16      	ldr	r2, [pc, #88]	; (8001470 <DMA2_Stream1_IRQHandler+0x7c>)
 8001416:	f023 0301 	bic.w	r3, r3, #1
 800141a:	6013      	str	r3, [r2, #0]
		while (DMA2_Stream1->CR & DMA_SxCR_EN) { ; }	// Wait for DMA to finish
 800141c:	bf00      	nop
 800141e:	4b14      	ldr	r3, [pc, #80]	; (8001470 <DMA2_Stream1_IRQHandler+0x7c>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f003 0301 	and.w	r3, r3, #1
 8001426:	2b00      	cmp	r3, #0
 8001428:	d1f9      	bne.n	800141e <DMA2_Stream1_IRQHandler+0x2a>
		DMA2->LIFCR |= DMA_LIFCR_CTCIF1;// Clear transfer complete interrupt fl.
 800142a:	4b10      	ldr	r3, [pc, #64]	; (800146c <DMA2_Stream1_IRQHandler+0x78>)
 800142c:	689b      	ldr	r3, [r3, #8]
 800142e:	4a0f      	ldr	r2, [pc, #60]	; (800146c <DMA2_Stream1_IRQHandler+0x78>)
 8001430:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001434:	6093      	str	r3, [r2, #8]
		TIM2->CR1 &= ~TIM_CR1_CEN;		// Disable timer
 8001436:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001440:	f023 0301 	bic.w	r3, r3, #1
 8001444:	6013      	str	r3, [r2, #0]
		ADC3->CR2 &= ~ADC_CR2_ADON;		// Disable ADC3
 8001446:	4b0b      	ldr	r3, [pc, #44]	; (8001474 <DMA2_Stream1_IRQHandler+0x80>)
 8001448:	689b      	ldr	r3, [r3, #8]
 800144a:	4a0a      	ldr	r2, [pc, #40]	; (8001474 <DMA2_Stream1_IRQHandler+0x80>)
 800144c:	f023 0301 	bic.w	r3, r3, #1
 8001450:	6093      	str	r3, [r2, #8]
		ADC3->CR2 &= ~ADC_CR2_DMA;		// Disable DMA mode
 8001452:	4b08      	ldr	r3, [pc, #32]	; (8001474 <DMA2_Stream1_IRQHandler+0x80>)
 8001454:	689b      	ldr	r3, [r3, #8]
 8001456:	4a07      	ldr	r2, [pc, #28]	; (8001474 <DMA2_Stream1_IRQHandler+0x80>)
 8001458:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800145c:	6093      	str	r3, [r2, #8]
		ADC_reset();
 800145e:	f7ff fb75 	bl	8000b4c <ADC_reset>
		MEAS_data_ready = true;
 8001462:	4b05      	ldr	r3, [pc, #20]	; (8001478 <DMA2_Stream1_IRQHandler+0x84>)
 8001464:	2201      	movs	r2, #1
 8001466:	701a      	strb	r2, [r3, #0]
	}
}
 8001468:	bf00      	nop
 800146a:	bd80      	pop	{r7, pc}
 800146c:	40026400 	.word	0x40026400
 8001470:	40026428 	.word	0x40026428
 8001474:	40012200 	.word	0x40012200
 8001478:	20000200 	.word	0x20000200

0800147c <DMA2_Stream3_IRQHandler>:
 *
 * The samples from the ADC3 have been transfered to memory by the DMA2 Stream1
 * and are ready for processing.
 *****************************************************************************/
void DMA2_Stream3_IRQHandler(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	af00      	add	r7, sp, #0
	if (DMA2->LISR & DMA_LISR_TCIF3) {	// Stream3 transfer compl. interrupt f.
 8001480:	4b1c      	ldr	r3, [pc, #112]	; (80014f4 <DMA2_Stream3_IRQHandler+0x78>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001488:	2b00      	cmp	r3, #0
 800148a:	d031      	beq.n	80014f0 <DMA2_Stream3_IRQHandler+0x74>
		NVIC_DisableIRQ(DMA2_Stream3_IRQn);	// Disable DMA interrupt in the NVIC
 800148c:	203b      	movs	r0, #59	; 0x3b
 800148e:	f7ff fa79 	bl	8000984 <__NVIC_DisableIRQ>
		NVIC_ClearPendingIRQ(DMA2_Stream3_IRQn);// Clear pending DMA interrupt
 8001492:	203b      	movs	r0, #59	; 0x3b
 8001494:	f7ff fa9a 	bl	80009cc <__NVIC_ClearPendingIRQ>
		DMA2_Stream3->CR &= ~DMA_SxCR_EN;	// Disable the DMA
 8001498:	4b17      	ldr	r3, [pc, #92]	; (80014f8 <DMA2_Stream3_IRQHandler+0x7c>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	4a16      	ldr	r2, [pc, #88]	; (80014f8 <DMA2_Stream3_IRQHandler+0x7c>)
 800149e:	f023 0301 	bic.w	r3, r3, #1
 80014a2:	6013      	str	r3, [r2, #0]
		while (DMA2_Stream3->CR & DMA_SxCR_EN) { ; }	// Wait for DMA to finish
 80014a4:	bf00      	nop
 80014a6:	4b14      	ldr	r3, [pc, #80]	; (80014f8 <DMA2_Stream3_IRQHandler+0x7c>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f003 0301 	and.w	r3, r3, #1
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d1f9      	bne.n	80014a6 <DMA2_Stream3_IRQHandler+0x2a>
		DMA2->LIFCR |= DMA_LIFCR_CTCIF3;// Clear transfer complete interrupt fl.
 80014b2:	4b10      	ldr	r3, [pc, #64]	; (80014f4 <DMA2_Stream3_IRQHandler+0x78>)
 80014b4:	689b      	ldr	r3, [r3, #8]
 80014b6:	4a0f      	ldr	r2, [pc, #60]	; (80014f4 <DMA2_Stream3_IRQHandler+0x78>)
 80014b8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80014bc:	6093      	str	r3, [r2, #8]
		TIM2->CR1 &= ~TIM_CR1_CEN;		// Disable timer
 80014be:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80014c8:	f023 0301 	bic.w	r3, r3, #1
 80014cc:	6013      	str	r3, [r2, #0]
		ADC2->CR2 &= ~ADC_CR2_ADON;		// Disable ADC2
 80014ce:	4b0b      	ldr	r3, [pc, #44]	; (80014fc <DMA2_Stream3_IRQHandler+0x80>)
 80014d0:	689b      	ldr	r3, [r3, #8]
 80014d2:	4a0a      	ldr	r2, [pc, #40]	; (80014fc <DMA2_Stream3_IRQHandler+0x80>)
 80014d4:	f023 0301 	bic.w	r3, r3, #1
 80014d8:	6093      	str	r3, [r2, #8]
		ADC2->CR2 &= ~ADC_CR2_DMA;		// Disable DMA mode
 80014da:	4b08      	ldr	r3, [pc, #32]	; (80014fc <DMA2_Stream3_IRQHandler+0x80>)
 80014dc:	689b      	ldr	r3, [r3, #8]
 80014de:	4a07      	ldr	r2, [pc, #28]	; (80014fc <DMA2_Stream3_IRQHandler+0x80>)
 80014e0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80014e4:	6093      	str	r3, [r2, #8]
		ADC_reset();
 80014e6:	f7ff fb31 	bl	8000b4c <ADC_reset>
		MEAS_data_ready = true;
 80014ea:	4b05      	ldr	r3, [pc, #20]	; (8001500 <DMA2_Stream3_IRQHandler+0x84>)
 80014ec:	2201      	movs	r2, #1
 80014ee:	701a      	strb	r2, [r3, #0]
	}
}
 80014f0:	bf00      	nop
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	40026400 	.word	0x40026400
 80014f8:	40026458 	.word	0x40026458
 80014fc:	40012100 	.word	0x40012100
 8001500:	20000200 	.word	0x20000200

08001504 <DMA2_Stream4_IRQHandler>:
 * @note In dual ADC mode two values are combined (packed) in a single uint32_t
 * ADC_CDR[31:0] = ADC2_DR[15:0] | ADC1_DR[15:0]
 * and are therefore extracted before further processing.
 *****************************************************************************/
void DMA2_Stream4_IRQHandler(void)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b082      	sub	sp, #8
 8001508:	af00      	add	r7, sp, #0
	if (DMA2->HISR & DMA_HISR_TCIF4) {	// Stream4 transfer compl. interrupt f.
 800150a:	4b30      	ldr	r3, [pc, #192]	; (80015cc <DMA2_Stream4_IRQHandler+0xc8>)
 800150c:	685b      	ldr	r3, [r3, #4]
 800150e:	f003 0320 	and.w	r3, r3, #32
 8001512:	2b00      	cmp	r3, #0
 8001514:	d055      	beq.n	80015c2 <DMA2_Stream4_IRQHandler+0xbe>
		NVIC_DisableIRQ(DMA2_Stream4_IRQn);	// Disable DMA interrupt in the NVIC
 8001516:	203c      	movs	r0, #60	; 0x3c
 8001518:	f7ff fa34 	bl	8000984 <__NVIC_DisableIRQ>
		NVIC_ClearPendingIRQ(DMA2_Stream4_IRQn);// Clear pending DMA interrupt
 800151c:	203c      	movs	r0, #60	; 0x3c
 800151e:	f7ff fa55 	bl	80009cc <__NVIC_ClearPendingIRQ>
		DMA2_Stream4->CR &= ~DMA_SxCR_EN;	// Disable the DMA
 8001522:	4b2b      	ldr	r3, [pc, #172]	; (80015d0 <DMA2_Stream4_IRQHandler+0xcc>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	4a2a      	ldr	r2, [pc, #168]	; (80015d0 <DMA2_Stream4_IRQHandler+0xcc>)
 8001528:	f023 0301 	bic.w	r3, r3, #1
 800152c:	6013      	str	r3, [r2, #0]
		while (DMA2_Stream4->CR & DMA_SxCR_EN) { ; }	// Wait for DMA to finish
 800152e:	bf00      	nop
 8001530:	4b27      	ldr	r3, [pc, #156]	; (80015d0 <DMA2_Stream4_IRQHandler+0xcc>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	f003 0301 	and.w	r3, r3, #1
 8001538:	2b00      	cmp	r3, #0
 800153a:	d1f9      	bne.n	8001530 <DMA2_Stream4_IRQHandler+0x2c>
		DMA2->HIFCR |= DMA_HIFCR_CTCIF4;// Clear transfer complete interrupt fl.
 800153c:	4b23      	ldr	r3, [pc, #140]	; (80015cc <DMA2_Stream4_IRQHandler+0xc8>)
 800153e:	68db      	ldr	r3, [r3, #12]
 8001540:	4a22      	ldr	r2, [pc, #136]	; (80015cc <DMA2_Stream4_IRQHandler+0xc8>)
 8001542:	f043 0320 	orr.w	r3, r3, #32
 8001546:	60d3      	str	r3, [r2, #12]
		TIM2->CR1 &= ~TIM_CR1_CEN;		// Disable timer
 8001548:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001552:	f023 0301 	bic.w	r3, r3, #1
 8001556:	6013      	str	r3, [r2, #0]
		ADC1->CR2 &= ~ADC_CR2_ADON;		// Disable ADC1
 8001558:	4b1e      	ldr	r3, [pc, #120]	; (80015d4 <DMA2_Stream4_IRQHandler+0xd0>)
 800155a:	689b      	ldr	r3, [r3, #8]
 800155c:	4a1d      	ldr	r2, [pc, #116]	; (80015d4 <DMA2_Stream4_IRQHandler+0xd0>)
 800155e:	f023 0301 	bic.w	r3, r3, #1
 8001562:	6093      	str	r3, [r2, #8]
		ADC2->CR2 &= ~ADC_CR2_ADON;		// Disable ADC2
 8001564:	4b1c      	ldr	r3, [pc, #112]	; (80015d8 <DMA2_Stream4_IRQHandler+0xd4>)
 8001566:	689b      	ldr	r3, [r3, #8]
 8001568:	4a1b      	ldr	r2, [pc, #108]	; (80015d8 <DMA2_Stream4_IRQHandler+0xd4>)
 800156a:	f023 0301 	bic.w	r3, r3, #1
 800156e:	6093      	str	r3, [r2, #8]
		ADC->CCR &= ~ADC_CCR_DMA_1;		// Disable DMA mode
 8001570:	4b1a      	ldr	r3, [pc, #104]	; (80015dc <DMA2_Stream4_IRQHandler+0xd8>)
 8001572:	685b      	ldr	r3, [r3, #4]
 8001574:	4a19      	ldr	r2, [pc, #100]	; (80015dc <DMA2_Stream4_IRQHandler+0xd8>)
 8001576:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800157a:	6053      	str	r3, [r2, #4]
		/* Extract combined samples */
		for (int32_t i = ADC_NUMS-1; i >= 0; i--){
 800157c:	233b      	movs	r3, #59	; 0x3b
 800157e:	607b      	str	r3, [r7, #4]
 8001580:	e017      	b.n	80015b2 <DMA2_Stream4_IRQHandler+0xae>
			ADC_samples[2*i+1] = (ADC_samples[i] >> 16);
 8001582:	4a17      	ldr	r2, [pc, #92]	; (80015e0 <DMA2_Stream4_IRQHandler+0xdc>)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	005b      	lsls	r3, r3, #1
 800158e:	3301      	adds	r3, #1
 8001590:	0c12      	lsrs	r2, r2, #16
 8001592:	4913      	ldr	r1, [pc, #76]	; (80015e0 <DMA2_Stream4_IRQHandler+0xdc>)
 8001594:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			ADC_samples[2*i]   = (ADC_samples[i] & 0xffff);
 8001598:	4a11      	ldr	r2, [pc, #68]	; (80015e0 <DMA2_Stream4_IRQHandler+0xdc>)
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	005b      	lsls	r3, r3, #1
 80015a4:	b292      	uxth	r2, r2
 80015a6:	490e      	ldr	r1, [pc, #56]	; (80015e0 <DMA2_Stream4_IRQHandler+0xdc>)
 80015a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for (int32_t i = ADC_NUMS-1; i >= 0; i--){
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	3b01      	subs	r3, #1
 80015b0:	607b      	str	r3, [r7, #4]
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	dae4      	bge.n	8001582 <DMA2_Stream4_IRQHandler+0x7e>
		}
		ADC_reset();
 80015b8:	f7ff fac8 	bl	8000b4c <ADC_reset>
		MEAS_data_ready = true;
 80015bc:	4b09      	ldr	r3, [pc, #36]	; (80015e4 <DMA2_Stream4_IRQHandler+0xe0>)
 80015be:	2201      	movs	r2, #1
 80015c0:	701a      	strb	r2, [r3, #0]
	}
}
 80015c2:	bf00      	nop
 80015c4:	3708      	adds	r7, #8
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	40026400 	.word	0x40026400
 80015d0:	40026470 	.word	0x40026470
 80015d4:	40012000 	.word	0x40012000
 80015d8:	40012100 	.word	0x40012100
 80015dc:	40012300 	.word	0x40012300
 80015e0:	20000208 	.word	0x20000208
 80015e4:	20000200 	.word	0x20000200

080015e8 <MEAS_show_data>:
 * The code of this function was put into the same file for debugging purposes
 * and should be moved to a separate file in the final version
 * because displaying is not related to measuring.
 *****************************************************************************/
void MEAS_show_data(void)
{
 80015e8:	b590      	push	{r4, r7, lr}
 80015ea:	b08d      	sub	sp, #52	; 0x34
 80015ec:	af00      	add	r7, sp, #0
	const uint32_t Y_OFFSET = 260;
 80015ee:	f44f 7382 	mov.w	r3, #260	; 0x104
 80015f2:	61fb      	str	r3, [r7, #28]
	const uint32_t X_SIZE = 240;
 80015f4:	23f0      	movs	r3, #240	; 0xf0
 80015f6:	61bb      	str	r3, [r7, #24]
	const uint32_t f = (1 << ADC_DAC_RES) / Y_OFFSET + 1;	// Scaling factor
 80015f8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80015fc:	69fb      	ldr	r3, [r7, #28]
 80015fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001602:	3301      	adds	r3, #1
 8001604:	617b      	str	r3, [r7, #20]
	uint32_t data;
	uint32_t data_last;
	/* Clear the display */
	BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8001606:	f04f 30ff 	mov.w	r0, #4294967295
 800160a:	f001 fcf1 	bl	8002ff0 <BSP_LCD_SetTextColor>
	BSP_LCD_FillRect(0, 0, X_SIZE, Y_OFFSET+1);
 800160e:	69bb      	ldr	r3, [r7, #24]
 8001610:	b29a      	uxth	r2, r3
 8001612:	69fb      	ldr	r3, [r7, #28]
 8001614:	b29b      	uxth	r3, r3
 8001616:	3301      	adds	r3, #1
 8001618:	b29b      	uxth	r3, r3
 800161a:	2100      	movs	r1, #0
 800161c:	2000      	movs	r0, #0
 800161e:	f001 ff27 	bl	8003470 <BSP_LCD_FillRect>
	/* Write first 2 samples as numbers */
	BSP_LCD_SetFont(&Font24);
 8001622:	4861      	ldr	r0, [pc, #388]	; (80017a8 <MEAS_show_data+0x1c0>)
 8001624:	f001 fd16 	bl	8003054 <BSP_LCD_SetFont>
	BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8001628:	f04f 30ff 	mov.w	r0, #4294967295
 800162c:	f001 fcf8 	bl	8003020 <BSP_LCD_SetBackColor>
	BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8001630:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8001634:	f001 fcdc 	bl	8002ff0 <BSP_LCD_SetTextColor>
	char text[16];
	snprintf(text, 15, "1. sample %4d", (int)(ADC_samples[0]));
 8001638:	4b5c      	ldr	r3, [pc, #368]	; (80017ac <MEAS_show_data+0x1c4>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4638      	mov	r0, r7
 800163e:	4a5c      	ldr	r2, [pc, #368]	; (80017b0 <MEAS_show_data+0x1c8>)
 8001640:	210f      	movs	r1, #15
 8001642:	f006 fe1b 	bl	800827c <sniprintf>
	BSP_LCD_DisplayStringAt(0, 50, (uint8_t *)text, LEFT_MODE);
 8001646:	463a      	mov	r2, r7
 8001648:	2303      	movs	r3, #3
 800164a:	2132      	movs	r1, #50	; 0x32
 800164c:	2000      	movs	r0, #0
 800164e:	f001 fd87 	bl	8003160 <BSP_LCD_DisplayStringAt>
	snprintf(text, 15, "2. sample %4d", (int)(ADC_samples[1]));
 8001652:	4b56      	ldr	r3, [pc, #344]	; (80017ac <MEAS_show_data+0x1c4>)
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	4638      	mov	r0, r7
 8001658:	4a56      	ldr	r2, [pc, #344]	; (80017b4 <MEAS_show_data+0x1cc>)
 800165a:	210f      	movs	r1, #15
 800165c:	f006 fe0e 	bl	800827c <sniprintf>
	BSP_LCD_DisplayStringAt(0, 80, (uint8_t *)text, LEFT_MODE);
 8001660:	463a      	mov	r2, r7
 8001662:	2303      	movs	r3, #3
 8001664:	2150      	movs	r1, #80	; 0x50
 8001666:	2000      	movs	r0, #0
 8001668:	f001 fd7a 	bl	8003160 <BSP_LCD_DisplayStringAt>
	/* Draw the  values of input channel 1 as a curve */
	BSP_LCD_SetTextColor(LCD_COLOR_BLUE);
 800166c:	4852      	ldr	r0, [pc, #328]	; (80017b8 <MEAS_show_data+0x1d0>)
 800166e:	f001 fcbf 	bl	8002ff0 <BSP_LCD_SetTextColor>
	data = ADC_samples[MEAS_input_count*0] / f;
 8001672:	4b4e      	ldr	r3, [pc, #312]	; (80017ac <MEAS_show_data+0x1c4>)
 8001674:	681a      	ldr	r2, [r3, #0]
 8001676:	697b      	ldr	r3, [r7, #20]
 8001678:	fbb2 f3f3 	udiv	r3, r2, r3
 800167c:	62fb      	str	r3, [r7, #44]	; 0x2c
	for (uint32_t i = 1; i < ADC_NUMS; i++){
 800167e:	2301      	movs	r3, #1
 8001680:	62bb      	str	r3, [r7, #40]	; 0x28
 8001682:	e02e      	b.n	80016e2 <MEAS_show_data+0xfa>
		data_last = data;
 8001684:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001686:	613b      	str	r3, [r7, #16]
		data = (ADC_samples[MEAS_input_count*i]) / f;
 8001688:	4b4c      	ldr	r3, [pc, #304]	; (80017bc <MEAS_show_data+0x1d4>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800168e:	fb02 f303 	mul.w	r3, r2, r3
 8001692:	4a46      	ldr	r2, [pc, #280]	; (80017ac <MEAS_show_data+0x1c4>)
 8001694:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001698:	697b      	ldr	r3, [r7, #20]
 800169a:	fbb2 f3f3 	udiv	r3, r2, r3
 800169e:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (data > Y_OFFSET) { data = Y_OFFSET; }// Limit value, prevent crash
 80016a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80016a2:	69fb      	ldr	r3, [r7, #28]
 80016a4:	429a      	cmp	r2, r3
 80016a6:	d901      	bls.n	80016ac <MEAS_show_data+0xc4>
 80016a8:	69fb      	ldr	r3, [r7, #28]
 80016aa:	62fb      	str	r3, [r7, #44]	; 0x2c
		BSP_LCD_DrawLine(4*(i-1), Y_OFFSET-data_last, 4*i, Y_OFFSET-data);
 80016ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80016ae:	3b01      	subs	r3, #1
 80016b0:	b29b      	uxth	r3, r3
 80016b2:	009b      	lsls	r3, r3, #2
 80016b4:	b298      	uxth	r0, r3
 80016b6:	69fb      	ldr	r3, [r7, #28]
 80016b8:	b29a      	uxth	r2, r3
 80016ba:	693b      	ldr	r3, [r7, #16]
 80016bc:	b29b      	uxth	r3, r3
 80016be:	1ad3      	subs	r3, r2, r3
 80016c0:	b299      	uxth	r1, r3
 80016c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80016c4:	b29b      	uxth	r3, r3
 80016c6:	009b      	lsls	r3, r3, #2
 80016c8:	b29c      	uxth	r4, r3
 80016ca:	69fb      	ldr	r3, [r7, #28]
 80016cc:	b29a      	uxth	r2, r3
 80016ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016d0:	b29b      	uxth	r3, r3
 80016d2:	1ad3      	subs	r3, r2, r3
 80016d4:	b29b      	uxth	r3, r3
 80016d6:	4622      	mov	r2, r4
 80016d8:	f001 fe00 	bl	80032dc <BSP_LCD_DrawLine>
	for (uint32_t i = 1; i < ADC_NUMS; i++){
 80016dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80016de:	3301      	adds	r3, #1
 80016e0:	62bb      	str	r3, [r7, #40]	; 0x28
 80016e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80016e4:	2b3b      	cmp	r3, #59	; 0x3b
 80016e6:	d9cd      	bls.n	8001684 <MEAS_show_data+0x9c>
	}
	/* Draw the  values of input channel 2 (if present) as a curve */
	if (MEAS_input_count == 2) {
 80016e8:	4b34      	ldr	r3, [pc, #208]	; (80017bc <MEAS_show_data+0x1d4>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	2b02      	cmp	r3, #2
 80016ee:	d13e      	bne.n	800176e <MEAS_show_data+0x186>
		BSP_LCD_SetTextColor(LCD_COLOR_RED);
 80016f0:	4833      	ldr	r0, [pc, #204]	; (80017c0 <MEAS_show_data+0x1d8>)
 80016f2:	f001 fc7d 	bl	8002ff0 <BSP_LCD_SetTextColor>
		data = ADC_samples[MEAS_input_count*0+1] / f;
 80016f6:	4b2d      	ldr	r3, [pc, #180]	; (80017ac <MEAS_show_data+0x1c4>)
 80016f8:	685a      	ldr	r2, [r3, #4]
 80016fa:	697b      	ldr	r3, [r7, #20]
 80016fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001700:	62fb      	str	r3, [r7, #44]	; 0x2c
		for (uint32_t i = 1; i < ADC_NUMS; i++){
 8001702:	2301      	movs	r3, #1
 8001704:	627b      	str	r3, [r7, #36]	; 0x24
 8001706:	e02f      	b.n	8001768 <MEAS_show_data+0x180>
			data_last = data;
 8001708:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800170a:	613b      	str	r3, [r7, #16]
			data = (ADC_samples[MEAS_input_count*i+1]) / f;
 800170c:	4b2b      	ldr	r3, [pc, #172]	; (80017bc <MEAS_show_data+0x1d4>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001712:	fb02 f303 	mul.w	r3, r2, r3
 8001716:	3301      	adds	r3, #1
 8001718:	4a24      	ldr	r2, [pc, #144]	; (80017ac <MEAS_show_data+0x1c4>)
 800171a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800171e:	697b      	ldr	r3, [r7, #20]
 8001720:	fbb2 f3f3 	udiv	r3, r2, r3
 8001724:	62fb      	str	r3, [r7, #44]	; 0x2c
			if (data > Y_OFFSET) { data = Y_OFFSET; }// Limit value, prevent crash
 8001726:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001728:	69fb      	ldr	r3, [r7, #28]
 800172a:	429a      	cmp	r2, r3
 800172c:	d901      	bls.n	8001732 <MEAS_show_data+0x14a>
 800172e:	69fb      	ldr	r3, [r7, #28]
 8001730:	62fb      	str	r3, [r7, #44]	; 0x2c
			BSP_LCD_DrawLine(4*(i-1), Y_OFFSET-data_last, 4*i, Y_OFFSET-data);
 8001732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001734:	3b01      	subs	r3, #1
 8001736:	b29b      	uxth	r3, r3
 8001738:	009b      	lsls	r3, r3, #2
 800173a:	b298      	uxth	r0, r3
 800173c:	69fb      	ldr	r3, [r7, #28]
 800173e:	b29a      	uxth	r2, r3
 8001740:	693b      	ldr	r3, [r7, #16]
 8001742:	b29b      	uxth	r3, r3
 8001744:	1ad3      	subs	r3, r2, r3
 8001746:	b299      	uxth	r1, r3
 8001748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800174a:	b29b      	uxth	r3, r3
 800174c:	009b      	lsls	r3, r3, #2
 800174e:	b29c      	uxth	r4, r3
 8001750:	69fb      	ldr	r3, [r7, #28]
 8001752:	b29a      	uxth	r2, r3
 8001754:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001756:	b29b      	uxth	r3, r3
 8001758:	1ad3      	subs	r3, r2, r3
 800175a:	b29b      	uxth	r3, r3
 800175c:	4622      	mov	r2, r4
 800175e:	f001 fdbd 	bl	80032dc <BSP_LCD_DrawLine>
		for (uint32_t i = 1; i < ADC_NUMS; i++){
 8001762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001764:	3301      	adds	r3, #1
 8001766:	627b      	str	r3, [r7, #36]	; 0x24
 8001768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800176a:	2b3b      	cmp	r3, #59	; 0x3b
 800176c:	d9cc      	bls.n	8001708 <MEAS_show_data+0x120>
		}
	}
	/* Clear buffer and flag */
	for (uint32_t i = 0; i < ADC_NUMS; i++){
 800176e:	2300      	movs	r3, #0
 8001770:	623b      	str	r3, [r7, #32]
 8001772:	e00f      	b.n	8001794 <MEAS_show_data+0x1ac>
		ADC_samples[2*i] = 0;
 8001774:	6a3b      	ldr	r3, [r7, #32]
 8001776:	005b      	lsls	r3, r3, #1
 8001778:	4a0c      	ldr	r2, [pc, #48]	; (80017ac <MEAS_show_data+0x1c4>)
 800177a:	2100      	movs	r1, #0
 800177c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		ADC_samples[2*i+1] = 0;
 8001780:	6a3b      	ldr	r3, [r7, #32]
 8001782:	005b      	lsls	r3, r3, #1
 8001784:	3301      	adds	r3, #1
 8001786:	4a09      	ldr	r2, [pc, #36]	; (80017ac <MEAS_show_data+0x1c4>)
 8001788:	2100      	movs	r1, #0
 800178a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (uint32_t i = 0; i < ADC_NUMS; i++){
 800178e:	6a3b      	ldr	r3, [r7, #32]
 8001790:	3301      	adds	r3, #1
 8001792:	623b      	str	r3, [r7, #32]
 8001794:	6a3b      	ldr	r3, [r7, #32]
 8001796:	2b3b      	cmp	r3, #59	; 0x3b
 8001798:	d9ec      	bls.n	8001774 <MEAS_show_data+0x18c>
	}
	ADC_sample_count = 0;
 800179a:	4b0a      	ldr	r3, [pc, #40]	; (80017c4 <MEAS_show_data+0x1dc>)
 800179c:	2200      	movs	r2, #0
 800179e:	601a      	str	r2, [r3, #0]
}
 80017a0:	bf00      	nop
 80017a2:	3734      	adds	r7, #52	; 0x34
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd90      	pop	{r4, r7, pc}
 80017a8:	20000170 	.word	0x20000170
 80017ac:	20000208 	.word	0x20000208
 80017b0:	08008c14 	.word	0x08008c14
 80017b4:	08008c24 	.word	0x08008c24
 80017b8:	ff0000ff 	.word	0xff0000ff
 80017bc:	20000000 	.word	0x20000000
 80017c0:	ffff0000 	.word	0xffff0000
 80017c4:	20000204 	.word	0x20000204

080017c8 <MENU_draw>:
 * Each menu entry has two lines.
 * Text and background colors are applied.
 * @n These attributes are defined in the variable MENU_draw[].
 *****************************************************************************/
void MENU_draw(void)
{
 80017c8:	b590      	push	{r4, r7, lr}
 80017ca:	b087      	sub	sp, #28
 80017cc:	af00      	add	r7, sp, #0
	BSP_LCD_SetFont(MENU_FONT);
 80017ce:	4852      	ldr	r0, [pc, #328]	; (8001918 <MENU_draw+0x150>)
 80017d0:	f001 fc40 	bl	8003054 <BSP_LCD_SetFont>
	uint32_t x, y, m, w, h;
	y = MENU_Y;
 80017d4:	f001 fb8c 	bl	8002ef0 <BSP_LCD_GetYSize>
 80017d8:	4603      	mov	r3, r0
 80017da:	3b28      	subs	r3, #40	; 0x28
 80017dc:	613b      	str	r3, [r7, #16]
	m = MENU_MARGIN;
 80017de:	2302      	movs	r3, #2
 80017e0:	60fb      	str	r3, [r7, #12]
	w = BSP_LCD_GetXSize()/MENU_ENTRY_COUNT;
 80017e2:	f001 fb79 	bl	8002ed8 <BSP_LCD_GetXSize>
 80017e6:	4603      	mov	r3, r0
 80017e8:	4a4c      	ldr	r2, [pc, #304]	; (800191c <MENU_draw+0x154>)
 80017ea:	fba2 2303 	umull	r2, r3, r2, r3
 80017ee:	089b      	lsrs	r3, r3, #2
 80017f0:	60bb      	str	r3, [r7, #8]
	h = MENU_HEIGHT;
 80017f2:	2328      	movs	r3, #40	; 0x28
 80017f4:	607b      	str	r3, [r7, #4]
	for (uint32_t i = 0; i < MENU_ENTRY_COUNT; i++) {
 80017f6:	2300      	movs	r3, #0
 80017f8:	617b      	str	r3, [r7, #20]
 80017fa:	e084      	b.n	8001906 <MENU_draw+0x13e>
		x = i*w;
 80017fc:	697b      	ldr	r3, [r7, #20]
 80017fe:	68ba      	ldr	r2, [r7, #8]
 8001800:	fb02 f303 	mul.w	r3, r2, r3
 8001804:	603b      	str	r3, [r7, #0]
		BSP_LCD_SetTextColor(MENU_entry[i].back_color);
 8001806:	4946      	ldr	r1, [pc, #280]	; (8001920 <MENU_draw+0x158>)
 8001808:	697a      	ldr	r2, [r7, #20]
 800180a:	4613      	mov	r3, r2
 800180c:	009b      	lsls	r3, r3, #2
 800180e:	4413      	add	r3, r2
 8001810:	00db      	lsls	r3, r3, #3
 8001812:	440b      	add	r3, r1
 8001814:	3324      	adds	r3, #36	; 0x24
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4618      	mov	r0, r3
 800181a:	f001 fbe9 	bl	8002ff0 <BSP_LCD_SetTextColor>
		BSP_LCD_FillRect(x+m, y+m, w-2*m, h-2*m);
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	b29a      	uxth	r2, r3
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	b29b      	uxth	r3, r3
 8001826:	4413      	add	r3, r2
 8001828:	b298      	uxth	r0, r3
 800182a:	693b      	ldr	r3, [r7, #16]
 800182c:	b29a      	uxth	r2, r3
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	b29b      	uxth	r3, r3
 8001832:	4413      	add	r3, r2
 8001834:	b299      	uxth	r1, r3
 8001836:	68bb      	ldr	r3, [r7, #8]
 8001838:	b29a      	uxth	r2, r3
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	b29b      	uxth	r3, r3
 800183e:	005b      	lsls	r3, r3, #1
 8001840:	b29b      	uxth	r3, r3
 8001842:	1ad3      	subs	r3, r2, r3
 8001844:	b29c      	uxth	r4, r3
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	b29a      	uxth	r2, r3
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	b29b      	uxth	r3, r3
 800184e:	005b      	lsls	r3, r3, #1
 8001850:	b29b      	uxth	r3, r3
 8001852:	1ad3      	subs	r3, r2, r3
 8001854:	b29b      	uxth	r3, r3
 8001856:	4622      	mov	r2, r4
 8001858:	f001 fe0a 	bl	8003470 <BSP_LCD_FillRect>
		BSP_LCD_SetBackColor(MENU_entry[i].back_color);
 800185c:	4930      	ldr	r1, [pc, #192]	; (8001920 <MENU_draw+0x158>)
 800185e:	697a      	ldr	r2, [r7, #20]
 8001860:	4613      	mov	r3, r2
 8001862:	009b      	lsls	r3, r3, #2
 8001864:	4413      	add	r3, r2
 8001866:	00db      	lsls	r3, r3, #3
 8001868:	440b      	add	r3, r1
 800186a:	3324      	adds	r3, #36	; 0x24
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	4618      	mov	r0, r3
 8001870:	f001 fbd6 	bl	8003020 <BSP_LCD_SetBackColor>
		BSP_LCD_SetTextColor(MENU_entry[i].text_color);
 8001874:	492a      	ldr	r1, [pc, #168]	; (8001920 <MENU_draw+0x158>)
 8001876:	697a      	ldr	r2, [r7, #20]
 8001878:	4613      	mov	r3, r2
 800187a:	009b      	lsls	r3, r3, #2
 800187c:	4413      	add	r3, r2
 800187e:	00db      	lsls	r3, r3, #3
 8001880:	440b      	add	r3, r1
 8001882:	3320      	adds	r3, #32
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4618      	mov	r0, r3
 8001888:	f001 fbb2 	bl	8002ff0 <BSP_LCD_SetTextColor>
		BSP_LCD_DisplayStringAt(x+3*m, y+3*m,
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	b29b      	uxth	r3, r3
 8001890:	461a      	mov	r2, r3
 8001892:	0052      	lsls	r2, r2, #1
 8001894:	4413      	add	r3, r2
 8001896:	b29a      	uxth	r2, r3
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	b29b      	uxth	r3, r3
 800189c:	4413      	add	r3, r2
 800189e:	b298      	uxth	r0, r3
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	b29b      	uxth	r3, r3
 80018a4:	461a      	mov	r2, r3
 80018a6:	0052      	lsls	r2, r2, #1
 80018a8:	4413      	add	r3, r2
 80018aa:	b29a      	uxth	r2, r3
 80018ac:	693b      	ldr	r3, [r7, #16]
 80018ae:	b29b      	uxth	r3, r3
 80018b0:	4413      	add	r3, r2
 80018b2:	b299      	uxth	r1, r3
				(uint8_t *)MENU_entry[i].line1, LEFT_MODE);
 80018b4:	697a      	ldr	r2, [r7, #20]
 80018b6:	4613      	mov	r3, r2
 80018b8:	009b      	lsls	r3, r3, #2
 80018ba:	4413      	add	r3, r2
 80018bc:	00db      	lsls	r3, r3, #3
 80018be:	4a18      	ldr	r2, [pc, #96]	; (8001920 <MENU_draw+0x158>)
 80018c0:	441a      	add	r2, r3
		BSP_LCD_DisplayStringAt(x+3*m, y+3*m,
 80018c2:	2303      	movs	r3, #3
 80018c4:	f001 fc4c 	bl	8003160 <BSP_LCD_DisplayStringAt>
		BSP_LCD_DisplayStringAt(x+3*m, y+h/2,
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	b29b      	uxth	r3, r3
 80018cc:	461a      	mov	r2, r3
 80018ce:	0052      	lsls	r2, r2, #1
 80018d0:	4413      	add	r3, r2
 80018d2:	b29a      	uxth	r2, r3
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	b29b      	uxth	r3, r3
 80018d8:	4413      	add	r3, r2
 80018da:	b298      	uxth	r0, r3
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	085b      	lsrs	r3, r3, #1
 80018e0:	b29a      	uxth	r2, r3
 80018e2:	693b      	ldr	r3, [r7, #16]
 80018e4:	b29b      	uxth	r3, r3
 80018e6:	4413      	add	r3, r2
 80018e8:	b299      	uxth	r1, r3
				(uint8_t *)MENU_entry[i].line2, LEFT_MODE);
 80018ea:	697a      	ldr	r2, [r7, #20]
 80018ec:	4613      	mov	r3, r2
 80018ee:	009b      	lsls	r3, r3, #2
 80018f0:	4413      	add	r3, r2
 80018f2:	00db      	lsls	r3, r3, #3
 80018f4:	3310      	adds	r3, #16
 80018f6:	4a0a      	ldr	r2, [pc, #40]	; (8001920 <MENU_draw+0x158>)
 80018f8:	441a      	add	r2, r3
		BSP_LCD_DisplayStringAt(x+3*m, y+h/2,
 80018fa:	2303      	movs	r3, #3
 80018fc:	f001 fc30 	bl	8003160 <BSP_LCD_DisplayStringAt>
	for (uint32_t i = 0; i < MENU_ENTRY_COUNT; i++) {
 8001900:	697b      	ldr	r3, [r7, #20]
 8001902:	3301      	adds	r3, #1
 8001904:	617b      	str	r3, [r7, #20]
 8001906:	697b      	ldr	r3, [r7, #20]
 8001908:	2b05      	cmp	r3, #5
 800190a:	f67f af77 	bls.w	80017fc <MENU_draw+0x34>
	}
}
 800190e:	bf00      	nop
 8001910:	bf00      	nop
 8001912:	371c      	adds	r7, #28
 8001914:	46bd      	mov	sp, r7
 8001916:	bd90      	pop	{r4, r7, pc}
 8001918:	20000180 	.word	0x20000180
 800191c:	aaaaaaab 	.word	0xaaaaaaab
 8001920:	20000008 	.word	0x20000008

08001924 <MENU_hint>:
/** ***************************************************************************
 * @brief Shows a hint at startup.
 *
 *****************************************************************************/
void MENU_hint(void)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	af00      	add	r7, sp, #0
	BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8001928:	f04f 30ff 	mov.w	r0, #4294967295
 800192c:	f001 fb78 	bl	8003020 <BSP_LCD_SetBackColor>
	BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8001930:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8001934:	f001 fb5c 	bl	8002ff0 <BSP_LCD_SetTextColor>
	BSP_LCD_SetFont(&Font24);
 8001938:	481d      	ldr	r0, [pc, #116]	; (80019b0 <MENU_hint+0x8c>)
 800193a:	f001 fb8b 	bl	8003054 <BSP_LCD_SetFont>
	BSP_LCD_DisplayStringAt(0,10, (uint8_t *)"Cable-Monitor", CENTER_MODE);
 800193e:	2301      	movs	r3, #1
 8001940:	4a1c      	ldr	r2, [pc, #112]	; (80019b4 <MENU_hint+0x90>)
 8001942:	210a      	movs	r1, #10
 8001944:	2000      	movs	r0, #0
 8001946:	f001 fc0b 	bl	8003160 <BSP_LCD_DisplayStringAt>
	BSP_LCD_SetFont(&Font12);
 800194a:	481b      	ldr	r0, [pc, #108]	; (80019b8 <MENU_hint+0x94>)
 800194c:	f001 fb82 	bl	8003054 <BSP_LCD_SetFont>
	BSP_LCD_DisplayStringAt(0,30, (uint8_t *) "by Alejandro & Timo", CENTER_MODE);
 8001950:	2301      	movs	r3, #1
 8001952:	4a1a      	ldr	r2, [pc, #104]	; (80019bc <MENU_hint+0x98>)
 8001954:	211e      	movs	r1, #30
 8001956:	2000      	movs	r0, #0
 8001958:	f001 fc02 	bl	8003160 <BSP_LCD_DisplayStringAt>
	BSP_LCD_SetFont(&Font16);
 800195c:	4818      	ldr	r0, [pc, #96]	; (80019c0 <MENU_hint+0x9c>)
 800195e:	f001 fb79 	bl	8003054 <BSP_LCD_SetFont>
	BSP_LCD_DisplayStringAt(5, 60, (uint8_t *)"Touch a menu item", LEFT_MODE);
 8001962:	2303      	movs	r3, #3
 8001964:	4a17      	ldr	r2, [pc, #92]	; (80019c4 <MENU_hint+0xa0>)
 8001966:	213c      	movs	r1, #60	; 0x3c
 8001968:	2005      	movs	r0, #5
 800196a:	f001 fbf9 	bl	8003160 <BSP_LCD_DisplayStringAt>
	BSP_LCD_DisplayStringAt(5, 80, (uint8_t *)"to start an ADC demo", LEFT_MODE);
 800196e:	2303      	movs	r3, #3
 8001970:	4a15      	ldr	r2, [pc, #84]	; (80019c8 <MENU_hint+0xa4>)
 8001972:	2150      	movs	r1, #80	; 0x50
 8001974:	2005      	movs	r0, #5
 8001976:	f001 fbf3 	bl	8003160 <BSP_LCD_DisplayStringAt>
	BSP_LCD_DisplayStringAt(5, 110, (uint8_t *)"Switch DAC on/off", LEFT_MODE);
 800197a:	2303      	movs	r3, #3
 800197c:	4a13      	ldr	r2, [pc, #76]	; (80019cc <MENU_hint+0xa8>)
 800197e:	216e      	movs	r1, #110	; 0x6e
 8001980:	2005      	movs	r0, #5
 8001982:	f001 fbed 	bl	8003160 <BSP_LCD_DisplayStringAt>
	BSP_LCD_DisplayStringAt(5, 130, (uint8_t *)"with blue pushbutton", LEFT_MODE);
 8001986:	2303      	movs	r3, #3
 8001988:	4a11      	ldr	r2, [pc, #68]	; (80019d0 <MENU_hint+0xac>)
 800198a:	2182      	movs	r1, #130	; 0x82
 800198c:	2005      	movs	r0, #5
 800198e:	f001 fbe7 	bl	8003160 <BSP_LCD_DisplayStringAt>
	BSP_LCD_DisplayStringAt(5, 160, (uint8_t *)"(c) hhrt@zhaw.ch", LEFT_MODE);
 8001992:	2303      	movs	r3, #3
 8001994:	4a0f      	ldr	r2, [pc, #60]	; (80019d4 <MENU_hint+0xb0>)
 8001996:	21a0      	movs	r1, #160	; 0xa0
 8001998:	2005      	movs	r0, #5
 800199a:	f001 fbe1 	bl	8003160 <BSP_LCD_DisplayStringAt>
	BSP_LCD_DisplayStringAt(5, 160, (uint8_t *)"Version 02.11.2022", LEFT_MODE);
 800199e:	2303      	movs	r3, #3
 80019a0:	4a0d      	ldr	r2, [pc, #52]	; (80019d8 <MENU_hint+0xb4>)
 80019a2:	21a0      	movs	r1, #160	; 0xa0
 80019a4:	2005      	movs	r0, #5
 80019a6:	f001 fbdb 	bl	8003160 <BSP_LCD_DisplayStringAt>
}
 80019aa:	bf00      	nop
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	20000170 	.word	0x20000170
 80019b4:	08008c34 	.word	0x08008c34
 80019b8:	20000180 	.word	0x20000180
 80019bc:	08008c44 	.word	0x08008c44
 80019c0:	20000178 	.word	0x20000178
 80019c4:	08008c58 	.word	0x08008c58
 80019c8:	08008c6c 	.word	0x08008c6c
 80019cc:	08008c84 	.word	0x08008c84
 80019d0:	08008c98 	.word	0x08008c98
 80019d4:	08008cb0 	.word	0x08008cb0
 80019d8:	08008cc4 	.word	0x08008cc4

080019dc <MENU_get_transition>:
 * MENU_transition is used as a flag.
 * When the value is read by calling MENU_get_transition()
 * this flag is cleared, respectively set to MENU_NONE.
 *****************************************************************************/
MENU_item_t MENU_get_transition(void)
{
 80019dc:	b480      	push	{r7}
 80019de:	b083      	sub	sp, #12
 80019e0:	af00      	add	r7, sp, #0
	MENU_item_t item = MENU_transition;
 80019e2:	4b06      	ldr	r3, [pc, #24]	; (80019fc <MENU_get_transition+0x20>)
 80019e4:	781b      	ldrb	r3, [r3, #0]
 80019e6:	71fb      	strb	r3, [r7, #7]
	MENU_transition = MENU_NONE;
 80019e8:	4b04      	ldr	r3, [pc, #16]	; (80019fc <MENU_get_transition+0x20>)
 80019ea:	2206      	movs	r2, #6
 80019ec:	701a      	strb	r2, [r3, #0]
	return item;
 80019ee:	79fb      	ldrb	r3, [r7, #7]
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	370c      	adds	r7, #12
 80019f4:	46bd      	mov	sp, r7
 80019f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fa:	4770      	bx	lr
 80019fc:	20000004 	.word	0x20000004

08001a00 <MENU_check_transition>:
 * @note  Evalboard revision E (blue PCB) has an inverted y-axis
 * in the touch controller compared to the display.
 * Uncomment or comment the <b>\#define EVAL_REV_E</b> in main.h accordingly.
 *****************************************************************************/
void MENU_check_transition(void)
{
 8001a00:	b598      	push	{r3, r4, r7, lr}
 8001a02:	af00      	add	r7, sp, #0
	static MENU_item_t item_old = MENU_NONE;
	static MENU_item_t item_new = MENU_NONE;
	static TS_StateTypeDef  TS_State;	// State of the touch controller
	BSP_TS_GetState(&TS_State);			// Get the state
 8001a04:	4826      	ldr	r0, [pc, #152]	; (8001aa0 <MENU_check_transition+0xa0>)
 8001a06:	f002 f9e9 	bl	8003ddc <BSP_TS_GetState>


// Evalboard revision E (blue) has an inverted y-axis in the touch controller
#ifdef EVAL_REV_E
	TS_State.Y = BSP_LCD_GetYSize() - TS_State.Y;	// Invert the y-axis
 8001a0a:	f001 fa71 	bl	8002ef0 <BSP_LCD_GetYSize>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	b29a      	uxth	r2, r3
 8001a12:	4b23      	ldr	r3, [pc, #140]	; (8001aa0 <MENU_check_transition+0xa0>)
 8001a14:	889b      	ldrh	r3, [r3, #4]
 8001a16:	1ad3      	subs	r3, r2, r3
 8001a18:	b29a      	uxth	r2, r3
 8001a1a:	4b21      	ldr	r3, [pc, #132]	; (8001aa0 <MENU_check_transition+0xa0>)
 8001a1c:	809a      	strh	r2, [r3, #4]
	TS_State.Y = BSP_LCD_GetYSize() - TS_State.Y;	// Invert the y-axis
#endif
#ifdef EVAL_REV_E
#endif
*/
	if (TS_State.TouchDetected) {		// If a touch was detected
 8001a1e:	4b20      	ldr	r3, [pc, #128]	; (8001aa0 <MENU_check_transition+0xa0>)
 8001a20:	881b      	ldrh	r3, [r3, #0]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d039      	beq.n	8001a9a <MENU_check_transition+0x9a>
		/* Do only if last transition not pending anymore */
		if (MENU_NONE == MENU_transition) {
 8001a26:	4b1f      	ldr	r3, [pc, #124]	; (8001aa4 <MENU_check_transition+0xa4>)
 8001a28:	781b      	ldrb	r3, [r3, #0]
 8001a2a:	2b06      	cmp	r3, #6
 8001a2c:	d135      	bne.n	8001a9a <MENU_check_transition+0x9a>
			item_old = item_new;		// Store old item
 8001a2e:	4b1e      	ldr	r3, [pc, #120]	; (8001aa8 <MENU_check_transition+0xa8>)
 8001a30:	781a      	ldrb	r2, [r3, #0]
 8001a32:	4b1e      	ldr	r3, [pc, #120]	; (8001aac <MENU_check_transition+0xac>)
 8001a34:	701a      	strb	r2, [r3, #0]
			/* If touched within the menu bar? */
			if ((MENU_Y < TS_State.Y) && (MENU_Y+MENU_HEIGHT > TS_State.Y)) {
 8001a36:	f001 fa5b 	bl	8002ef0 <BSP_LCD_GetYSize>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	3b28      	subs	r3, #40	; 0x28
 8001a3e:	4a18      	ldr	r2, [pc, #96]	; (8001aa0 <MENU_check_transition+0xa0>)
 8001a40:	8892      	ldrh	r2, [r2, #4]
 8001a42:	4293      	cmp	r3, r2
 8001a44:	d229      	bcs.n	8001a9a <MENU_check_transition+0x9a>
 8001a46:	f001 fa53 	bl	8002ef0 <BSP_LCD_GetYSize>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	4a14      	ldr	r2, [pc, #80]	; (8001aa0 <MENU_check_transition+0xa0>)
 8001a4e:	8892      	ldrh	r2, [r2, #4]
 8001a50:	4293      	cmp	r3, r2
 8001a52:	d922      	bls.n	8001a9a <MENU_check_transition+0x9a>
				item_new = TS_State.X	// Calculate new item
 8001a54:	4b12      	ldr	r3, [pc, #72]	; (8001aa0 <MENU_check_transition+0xa0>)
 8001a56:	885b      	ldrh	r3, [r3, #2]
 8001a58:	461c      	mov	r4, r3
						/ (BSP_LCD_GetXSize()/MENU_ENTRY_COUNT);
 8001a5a:	f001 fa3d 	bl	8002ed8 <BSP_LCD_GetXSize>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	4a13      	ldr	r2, [pc, #76]	; (8001ab0 <MENU_check_transition+0xb0>)
 8001a62:	fba2 2303 	umull	r2, r3, r2, r3
 8001a66:	089b      	lsrs	r3, r3, #2
 8001a68:	fbb4 f3f3 	udiv	r3, r4, r3
 8001a6c:	b2da      	uxtb	r2, r3
				item_new = TS_State.X	// Calculate new item
 8001a6e:	4b0e      	ldr	r3, [pc, #56]	; (8001aa8 <MENU_check_transition+0xa8>)
 8001a70:	701a      	strb	r2, [r3, #0]
				if ((0 > item_new) || (MENU_ENTRY_COUNT <= item_new)) {
 8001a72:	4b0d      	ldr	r3, [pc, #52]	; (8001aa8 <MENU_check_transition+0xa8>)
 8001a74:	781b      	ldrb	r3, [r3, #0]
 8001a76:	2b05      	cmp	r3, #5
 8001a78:	d902      	bls.n	8001a80 <MENU_check_transition+0x80>
					item_new = MENU_NONE;	// Out of bounds
 8001a7a:	4b0b      	ldr	r3, [pc, #44]	; (8001aa8 <MENU_check_transition+0xa8>)
 8001a7c:	2206      	movs	r2, #6
 8001a7e:	701a      	strb	r2, [r3, #0]
				}
				if (item_new == item_old) {	// 2 times the same menu item
 8001a80:	4b09      	ldr	r3, [pc, #36]	; (8001aa8 <MENU_check_transition+0xa8>)
 8001a82:	781a      	ldrb	r2, [r3, #0]
 8001a84:	4b09      	ldr	r3, [pc, #36]	; (8001aac <MENU_check_transition+0xac>)
 8001a86:	781b      	ldrb	r3, [r3, #0]
 8001a88:	429a      	cmp	r2, r3
 8001a8a:	d106      	bne.n	8001a9a <MENU_check_transition+0x9a>
					item_new = MENU_NONE;
 8001a8c:	4b06      	ldr	r3, [pc, #24]	; (8001aa8 <MENU_check_transition+0xa8>)
 8001a8e:	2206      	movs	r2, #6
 8001a90:	701a      	strb	r2, [r3, #0]
					MENU_transition = item_old;
 8001a92:	4b06      	ldr	r3, [pc, #24]	; (8001aac <MENU_check_transition+0xac>)
 8001a94:	781a      	ldrb	r2, [r3, #0]
 8001a96:	4b03      	ldr	r3, [pc, #12]	; (8001aa4 <MENU_check_transition+0xa4>)
 8001a98:	701a      	strb	r2, [r3, #0]
				}
			}
		}
	}
}
 8001a9a:	bf00      	nop
 8001a9c:	bd98      	pop	{r3, r4, r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	200003ec 	.word	0x200003ec
 8001aa4:	20000004 	.word	0x20000004
 8001aa8:	200000f8 	.word	0x200000f8
 8001aac:	200000f9 	.word	0x200000f9
 8001ab0:	aaaaaaab 	.word	0xaaaaaaab

08001ab4 <EXTI15_10_IRQHandler>:
 *
 * The touchscreen interrupt is connected to PA15.
 * @n The interrupt handler for external line 15 to 10 is called.
 *****************************************************************************/
void EXTI15_10_IRQHandler(void)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	af00      	add	r7, sp, #0
	if (EXTI->PR & EXTI_PR_PR15) {		// Check if interrupt on touchscreen
 8001ab8:	4b0e      	ldr	r3, [pc, #56]	; (8001af4 <EXTI15_10_IRQHandler+0x40>)
 8001aba:	695b      	ldr	r3, [r3, #20]
 8001abc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d014      	beq.n	8001aee <EXTI15_10_IRQHandler+0x3a>
		EXTI->PR |= EXTI_PR_PR15;		// Clear pending interrupt on line 15
 8001ac4:	4b0b      	ldr	r3, [pc, #44]	; (8001af4 <EXTI15_10_IRQHandler+0x40>)
 8001ac6:	695b      	ldr	r3, [r3, #20]
 8001ac8:	4a0a      	ldr	r2, [pc, #40]	; (8001af4 <EXTI15_10_IRQHandler+0x40>)
 8001aca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001ace:	6153      	str	r3, [r2, #20]
		if (BSP_TS_ITGetStatus()) {		// Get interrupt status
 8001ad0:	f002 f978 	bl	8003dc4 <BSP_TS_ITGetStatus>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d003      	beq.n	8001ae2 <EXTI15_10_IRQHandler+0x2e>
			BSP_TS_ITClear();				// Clear touchscreen controller int.
 8001ada:	f002 fa31 	bl	8003f40 <BSP_TS_ITClear>
			MENU_check_transition();
 8001ade:	f7ff ff8f 	bl	8001a00 <MENU_check_transition>
		}
		EXTI->PR |= EXTI_PR_PR15;		// Clear pending interrupt on line 15
 8001ae2:	4b04      	ldr	r3, [pc, #16]	; (8001af4 <EXTI15_10_IRQHandler+0x40>)
 8001ae4:	695b      	ldr	r3, [r3, #20]
 8001ae6:	4a03      	ldr	r2, [pc, #12]	; (8001af4 <EXTI15_10_IRQHandler+0x40>)
 8001ae8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001aec:	6153      	str	r3, [r2, #20]
	}
}
 8001aee:	bf00      	nop
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	40013c00 	.word	0x40013c00

08001af8 <__NVIC_EnableIRQ>:
{
 8001af8:	b480      	push	{r7}
 8001afa:	b083      	sub	sp, #12
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	4603      	mov	r3, r0
 8001b00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	db0b      	blt.n	8001b22 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b0a:	79fb      	ldrb	r3, [r7, #7]
 8001b0c:	f003 021f 	and.w	r2, r3, #31
 8001b10:	4907      	ldr	r1, [pc, #28]	; (8001b30 <__NVIC_EnableIRQ+0x38>)
 8001b12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b16:	095b      	lsrs	r3, r3, #5
 8001b18:	2001      	movs	r0, #1
 8001b1a:	fa00 f202 	lsl.w	r2, r0, r2
 8001b1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001b22:	bf00      	nop
 8001b24:	370c      	adds	r7, #12
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr
 8001b2e:	bf00      	nop
 8001b30:	e000e100 	.word	0xe000e100

08001b34 <__NVIC_ClearPendingIRQ>:
{
 8001b34:	b480      	push	{r7}
 8001b36:	b083      	sub	sp, #12
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	db0c      	blt.n	8001b60 <__NVIC_ClearPendingIRQ+0x2c>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b46:	79fb      	ldrb	r3, [r7, #7]
 8001b48:	f003 021f 	and.w	r2, r3, #31
 8001b4c:	4907      	ldr	r1, [pc, #28]	; (8001b6c <__NVIC_ClearPendingIRQ+0x38>)
 8001b4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b52:	095b      	lsrs	r3, r3, #5
 8001b54:	2001      	movs	r0, #1
 8001b56:	fa00 f202 	lsl.w	r2, r0, r2
 8001b5a:	3360      	adds	r3, #96	; 0x60
 8001b5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001b60:	bf00      	nop
 8001b62:	370c      	adds	r7, #12
 8001b64:	46bd      	mov	sp, r7
 8001b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6a:	4770      	bx	lr
 8001b6c:	e000e100 	.word	0xe000e100

08001b70 <PB_init>:
 * @brief Configure the GPIO for the USER pushbutton
 *
 * The USER pushbutton is connected to PA0.
 *****************************************************************************/
void PB_init(void)
{
 8001b70:	b480      	push	{r7}
 8001b72:	b083      	sub	sp, #12
 8001b74:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOA_CLK_ENABLE();		// Enable Clock for GPIO port A
 8001b76:	2300      	movs	r3, #0
 8001b78:	607b      	str	r3, [r7, #4]
 8001b7a:	4b0b      	ldr	r3, [pc, #44]	; (8001ba8 <PB_init+0x38>)
 8001b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b7e:	4a0a      	ldr	r2, [pc, #40]	; (8001ba8 <PB_init+0x38>)
 8001b80:	f043 0301 	orr.w	r3, r3, #1
 8001b84:	6313      	str	r3, [r2, #48]	; 0x30
 8001b86:	4b08      	ldr	r3, [pc, #32]	; (8001ba8 <PB_init+0x38>)
 8001b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b8a:	f003 0301 	and.w	r3, r3, #1
 8001b8e:	607b      	str	r3, [r7, #4]
 8001b90:	687b      	ldr	r3, [r7, #4]
	GPIOA->MODER |= (0u << GPIO_MODER_MODER0_Pos);	// Pin 0 of port A = input
 8001b92:	4b06      	ldr	r3, [pc, #24]	; (8001bac <PB_init+0x3c>)
 8001b94:	4a05      	ldr	r2, [pc, #20]	; (8001bac <PB_init+0x3c>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	6013      	str	r3, [r2, #0]
}
 8001b9a:	bf00      	nop
 8001b9c:	370c      	adds	r7, #12
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr
 8001ba6:	bf00      	nop
 8001ba8:	40023800 	.word	0x40023800
 8001bac:	40020000 	.word	0x40020000

08001bb0 <PB_enableIRQ>:
 * @brief Configure interrupt on rising edge for the USER pushbutton
 *
 * The USER pushbutton is connected to PA0.
 *****************************************************************************/
void PB_enableIRQ(void)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b082      	sub	sp, #8
 8001bb4:	af00      	add	r7, sp, #0
	__HAL_RCC_SYSCFG_CLK_ENABLE();		// Enable Clock for system config
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	607b      	str	r3, [r7, #4]
 8001bba:	4b13      	ldr	r3, [pc, #76]	; (8001c08 <PB_enableIRQ+0x58>)
 8001bbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bbe:	4a12      	ldr	r2, [pc, #72]	; (8001c08 <PB_enableIRQ+0x58>)
 8001bc0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001bc4:	6453      	str	r3, [r2, #68]	; 0x44
 8001bc6:	4b10      	ldr	r3, [pc, #64]	; (8001c08 <PB_enableIRQ+0x58>)
 8001bc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001bce:	607b      	str	r3, [r7, #4]
 8001bd0:	687b      	ldr	r3, [r7, #4]
	SYSCFG->EXTICR[0] |= SYSCFG_EXTICR1_EXTI0_PA;	// EXTI multiplexer
 8001bd2:	4b0e      	ldr	r3, [pc, #56]	; (8001c0c <PB_enableIRQ+0x5c>)
 8001bd4:	4a0d      	ldr	r2, [pc, #52]	; (8001c0c <PB_enableIRQ+0x5c>)
 8001bd6:	689b      	ldr	r3, [r3, #8]
 8001bd8:	6093      	str	r3, [r2, #8]
	EXTI->RTSR |= EXTI_RTSR_TR0;		// Rising Trigger Select on int. line 0
 8001bda:	4b0d      	ldr	r3, [pc, #52]	; (8001c10 <PB_enableIRQ+0x60>)
 8001bdc:	689b      	ldr	r3, [r3, #8]
 8001bde:	4a0c      	ldr	r2, [pc, #48]	; (8001c10 <PB_enableIRQ+0x60>)
 8001be0:	f043 0301 	orr.w	r3, r3, #1
 8001be4:	6093      	str	r3, [r2, #8]
	EXTI->IMR |= EXTI_IMR_MR0;			// Interrupt Mask enable on int. line 0
 8001be6:	4b0a      	ldr	r3, [pc, #40]	; (8001c10 <PB_enableIRQ+0x60>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	4a09      	ldr	r2, [pc, #36]	; (8001c10 <PB_enableIRQ+0x60>)
 8001bec:	f043 0301 	orr.w	r3, r3, #1
 8001bf0:	6013      	str	r3, [r2, #0]
	NVIC_ClearPendingIRQ(EXTI0_IRQn);	// Clear pending interrupt on line 0
 8001bf2:	2006      	movs	r0, #6
 8001bf4:	f7ff ff9e 	bl	8001b34 <__NVIC_ClearPendingIRQ>
	NVIC_EnableIRQ(EXTI0_IRQn);			// Enable interrupt line 0 in the NVIC
 8001bf8:	2006      	movs	r0, #6
 8001bfa:	f7ff ff7d 	bl	8001af8 <__NVIC_EnableIRQ>
}
 8001bfe:	bf00      	nop
 8001c00:	3708      	adds	r7, #8
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	40023800 	.word	0x40023800
 8001c0c:	40013800 	.word	0x40013800
 8001c10:	40013c00 	.word	0x40013c00

08001c14 <PB_pressed>:
 * @brief Was the pushbutton pressed?
 *
 * @return true if pushbutton was pressed
 *****************************************************************************/
bool PB_pressed(void)
{
 8001c14:	b480      	push	{r7}
 8001c16:	b083      	sub	sp, #12
 8001c18:	af00      	add	r7, sp, #0
	bool pressed = PB_pressed_flag;		// Read/store value of flag
 8001c1a:	4b06      	ldr	r3, [pc, #24]	; (8001c34 <PB_pressed+0x20>)
 8001c1c:	781b      	ldrb	r3, [r3, #0]
 8001c1e:	71fb      	strb	r3, [r7, #7]
	PB_pressed_flag = false;			// Reset flag
 8001c20:	4b04      	ldr	r3, [pc, #16]	; (8001c34 <PB_pressed+0x20>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	701a      	strb	r2, [r3, #0]
	return pressed;
 8001c26:	79fb      	ldrb	r3, [r7, #7]
}
 8001c28:	4618      	mov	r0, r3
 8001c2a:	370c      	adds	r7, #12
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c32:	4770      	bx	lr
 8001c34:	200003f4 	.word	0x200003f4

08001c38 <EXTI0_IRQHandler>:
 *
 * The interrupt handler for external line 0 is called.
 * @n The USER pushbutton is connected to PA0.
 *****************************************************************************/
void EXTI0_IRQHandler(void)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0
	if (EXTI->PR & EXTI_PR_PR0) {		// Check if interrupt on line 0
 8001c3c:	4b09      	ldr	r3, [pc, #36]	; (8001c64 <EXTI0_IRQHandler+0x2c>)
 8001c3e:	695b      	ldr	r3, [r3, #20]
 8001c40:	f003 0301 	and.w	r3, r3, #1
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d008      	beq.n	8001c5a <EXTI0_IRQHandler+0x22>
		EXTI->PR |= EXTI_PR_PR0;		// Clear pending interrupt on line 0
 8001c48:	4b06      	ldr	r3, [pc, #24]	; (8001c64 <EXTI0_IRQHandler+0x2c>)
 8001c4a:	695b      	ldr	r3, [r3, #20]
 8001c4c:	4a05      	ldr	r2, [pc, #20]	; (8001c64 <EXTI0_IRQHandler+0x2c>)
 8001c4e:	f043 0301 	orr.w	r3, r3, #1
 8001c52:	6153      	str	r3, [r2, #20]
		PB_pressed_flag = true;			// Set flag
 8001c54:	4b04      	ldr	r3, [pc, #16]	; (8001c68 <EXTI0_IRQHandler+0x30>)
 8001c56:	2201      	movs	r2, #1
 8001c58:	701a      	strb	r2, [r3, #0]
	}
}
 8001c5a:	bf00      	nop
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c62:	4770      	bx	lr
 8001c64:	40013c00 	.word	0x40013c00
 8001c68:	200003f4 	.word	0x200003f4

08001c6c <NMI_Handler>:
 * @brief  This function handles NMI exception.
 * @param  None
 * @retval None
 */
void NMI_Handler(void)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	af00      	add	r7, sp, #0
}
 8001c70:	bf00      	nop
 8001c72:	46bd      	mov	sp, r7
 8001c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c78:	4770      	bx	lr

08001c7a <HardFault_Handler>:
 * @brief  This function handles Hard Fault exception.
 * @param  None
 * @retval None
 */
void HardFault_Handler(void)
{
 8001c7a:	b480      	push	{r7}
 8001c7c:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Hard Fault exception occurs */
	while (1)
 8001c7e:	e7fe      	b.n	8001c7e <HardFault_Handler+0x4>

08001c80 <MemManage_Handler>:
 * @brief  This function handles Memory Manage exception.
 * @param  None
 * @retval None
 */
void MemManage_Handler(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Memory Manage exception occurs */
	while (1)
 8001c84:	e7fe      	b.n	8001c84 <MemManage_Handler+0x4>

08001c86 <BusFault_Handler>:
 * @brief  This function handles Bus Fault exception.
 * @param  None
 * @retval None
 */
void BusFault_Handler(void)
{
 8001c86:	b480      	push	{r7}
 8001c88:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Bus Fault exception occurs */
	while (1)
 8001c8a:	e7fe      	b.n	8001c8a <BusFault_Handler+0x4>

08001c8c <UsageFault_Handler>:
 * @brief  This function handles Usage Fault exception.
 * @param  None
 * @retval None
 */
void UsageFault_Handler(void)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Usage Fault exception occurs */
	while (1)
 8001c90:	e7fe      	b.n	8001c90 <UsageFault_Handler+0x4>

08001c92 <SVC_Handler>:
 * @brief  This function handles SVCall exception.
 * @param  None
 * @retval None
 */
void SVC_Handler(void)
{
 8001c92:	b480      	push	{r7}
 8001c94:	af00      	add	r7, sp, #0
}
 8001c96:	bf00      	nop
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9e:	4770      	bx	lr

08001ca0 <DebugMon_Handler>:
 * @brief  This function handles Debug Monitor exception.
 * @param  None
 * @retval None
 */
void DebugMon_Handler(void)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	af00      	add	r7, sp, #0
}
 8001ca4:	bf00      	nop
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cac:	4770      	bx	lr

08001cae <PendSV_Handler>:
 * @brief  This function handles PendSVC exception.
 * @param  None
 * @retval None
 */
void PendSV_Handler(void)
{
 8001cae:	b480      	push	{r7}
 8001cb0:	af00      	add	r7, sp, #0
}
 8001cb2:	bf00      	nop
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr

08001cbc <SysTick_Handler>:
 * @brief  This function handles SysTick Handler.
 * @param  None
 * @retval None
 */
void SysTick_Handler(void)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	af00      	add	r7, sp, #0
	HAL_IncTick();
 8001cc0:	f002 f9a4 	bl	800400c <HAL_IncTick>
}
 8001cc4:	bf00      	nop
 8001cc6:	bd80      	pop	{r7, pc}

08001cc8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ccc:	4b16      	ldr	r3, [pc, #88]	; (8001d28 <SystemInit+0x60>)
 8001cce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001cd2:	4a15      	ldr	r2, [pc, #84]	; (8001d28 <SystemInit+0x60>)
 8001cd4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001cd8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001cdc:	4b13      	ldr	r3, [pc, #76]	; (8001d2c <SystemInit+0x64>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	4a12      	ldr	r2, [pc, #72]	; (8001d2c <SystemInit+0x64>)
 8001ce2:	f043 0301 	orr.w	r3, r3, #1
 8001ce6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001ce8:	4b10      	ldr	r3, [pc, #64]	; (8001d2c <SystemInit+0x64>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001cee:	4b0f      	ldr	r3, [pc, #60]	; (8001d2c <SystemInit+0x64>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4a0e      	ldr	r2, [pc, #56]	; (8001d2c <SystemInit+0x64>)
 8001cf4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001cf8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001cfc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001cfe:	4b0b      	ldr	r3, [pc, #44]	; (8001d2c <SystemInit+0x64>)
 8001d00:	4a0b      	ldr	r2, [pc, #44]	; (8001d30 <SystemInit+0x68>)
 8001d02:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001d04:	4b09      	ldr	r3, [pc, #36]	; (8001d2c <SystemInit+0x64>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a08      	ldr	r2, [pc, #32]	; (8001d2c <SystemInit+0x64>)
 8001d0a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d0e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001d10:	4b06      	ldr	r3, [pc, #24]	; (8001d2c <SystemInit+0x64>)
 8001d12:	2200      	movs	r2, #0
 8001d14:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001d16:	4b04      	ldr	r3, [pc, #16]	; (8001d28 <SystemInit+0x60>)
 8001d18:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001d1c:	609a      	str	r2, [r3, #8]
#endif
}
 8001d1e:	bf00      	nop
 8001d20:	46bd      	mov	sp, r7
 8001d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d26:	4770      	bx	lr
 8001d28:	e000ed00 	.word	0xe000ed00
 8001d2c:	40023800 	.word	0x40023800
 8001d30:	24003010 	.word	0x24003010

08001d34 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001d34:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001d6c <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001d38:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001d3a:	e003      	b.n	8001d44 <LoopCopyDataInit>

08001d3c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001d3c:	4b0c      	ldr	r3, [pc, #48]	; (8001d70 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001d3e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001d40:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001d42:	3104      	adds	r1, #4

08001d44 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001d44:	480b      	ldr	r0, [pc, #44]	; (8001d74 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001d46:	4b0c      	ldr	r3, [pc, #48]	; (8001d78 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001d48:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001d4a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001d4c:	d3f6      	bcc.n	8001d3c <CopyDataInit>
  ldr  r2, =_sbss
 8001d4e:	4a0b      	ldr	r2, [pc, #44]	; (8001d7c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001d50:	e002      	b.n	8001d58 <LoopFillZerobss>

08001d52 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001d52:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001d54:	f842 3b04 	str.w	r3, [r2], #4

08001d58 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001d58:	4b09      	ldr	r3, [pc, #36]	; (8001d80 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001d5a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001d5c:	d3f9      	bcc.n	8001d52 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001d5e:	f7ff ffb3 	bl	8001cc8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d62:	f006 fac7 	bl	80082f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d66:	f7fe fc57 	bl	8000618 <main>
  bx  lr    
 8001d6a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001d6c:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8001d70:	0800b84c 	.word	0x0800b84c
  ldr  r0, =_sdata
 8001d74:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001d78:	200001e4 	.word	0x200001e4
  ldr  r2, =_sbss
 8001d7c:	200001e4 	.word	0x200001e4
  ldr  r3, = _ebss
 8001d80:	20000808 	.word	0x20000808

08001d84 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d84:	e7fe      	b.n	8001d84 <CAN1_RX0_IRQHandler>

08001d86 <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 8001d86:	b580      	push	{r7, lr}
 8001d88:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8001d8a:	f000 feed 	bl	8002b68 <LCD_IO_Init>
  
  /* Configure LCD */
  ili9341_WriteReg(0xCA);
 8001d8e:	20ca      	movs	r0, #202	; 0xca
 8001d90:	f000 f95d 	bl	800204e <ili9341_WriteReg>
  ili9341_WriteData(0xC3);
 8001d94:	20c3      	movs	r0, #195	; 0xc3
 8001d96:	f000 f967 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x08);
 8001d9a:	2008      	movs	r0, #8
 8001d9c:	f000 f964 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x50);
 8001da0:	2050      	movs	r0, #80	; 0x50
 8001da2:	f000 f961 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERB);
 8001da6:	20cf      	movs	r0, #207	; 0xcf
 8001da8:	f000 f951 	bl	800204e <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001dac:	2000      	movs	r0, #0
 8001dae:	f000 f95b 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0xC1);
 8001db2:	20c1      	movs	r0, #193	; 0xc1
 8001db4:	f000 f958 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x30);
 8001db8:	2030      	movs	r0, #48	; 0x30
 8001dba:	f000 f955 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER_SEQ);
 8001dbe:	20ed      	movs	r0, #237	; 0xed
 8001dc0:	f000 f945 	bl	800204e <ili9341_WriteReg>
  ili9341_WriteData(0x64);
 8001dc4:	2064      	movs	r0, #100	; 0x64
 8001dc6:	f000 f94f 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x03);
 8001dca:	2003      	movs	r0, #3
 8001dcc:	f000 f94c 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x12);
 8001dd0:	2012      	movs	r0, #18
 8001dd2:	f000 f949 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x81);
 8001dd6:	2081      	movs	r0, #129	; 0x81
 8001dd8:	f000 f946 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCA);
 8001ddc:	20e8      	movs	r0, #232	; 0xe8
 8001dde:	f000 f936 	bl	800204e <ili9341_WriteReg>
  ili9341_WriteData(0x85);
 8001de2:	2085      	movs	r0, #133	; 0x85
 8001de4:	f000 f940 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001de8:	2000      	movs	r0, #0
 8001dea:	f000 f93d 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8001dee:	2078      	movs	r0, #120	; 0x78
 8001df0:	f000 f93a 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERA);
 8001df4:	20cb      	movs	r0, #203	; 0xcb
 8001df6:	f000 f92a 	bl	800204e <ili9341_WriteReg>
  ili9341_WriteData(0x39);
 8001dfa:	2039      	movs	r0, #57	; 0x39
 8001dfc:	f000 f934 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x2C);
 8001e00:	202c      	movs	r0, #44	; 0x2c
 8001e02:	f000 f931 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001e06:	2000      	movs	r0, #0
 8001e08:	f000 f92e 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x34);
 8001e0c:	2034      	movs	r0, #52	; 0x34
 8001e0e:	f000 f92b 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x02);
 8001e12:	2002      	movs	r0, #2
 8001e14:	f000 f928 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteReg(LCD_PRC);
 8001e18:	20f7      	movs	r0, #247	; 0xf7
 8001e1a:	f000 f918 	bl	800204e <ili9341_WriteReg>
  ili9341_WriteData(0x20);
 8001e1e:	2020      	movs	r0, #32
 8001e20:	f000 f922 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCB);
 8001e24:	20ea      	movs	r0, #234	; 0xea
 8001e26:	f000 f912 	bl	800204e <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001e2a:	2000      	movs	r0, #0
 8001e2c:	f000 f91c 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001e30:	2000      	movs	r0, #0
 8001e32:	f000 f919 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteReg(LCD_FRMCTR1);
 8001e36:	20b1      	movs	r0, #177	; 0xb1
 8001e38:	f000 f909 	bl	800204e <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001e3c:	2000      	movs	r0, #0
 8001e3e:	f000 f913 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8001e42:	201b      	movs	r0, #27
 8001e44:	f000 f910 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8001e48:	20b6      	movs	r0, #182	; 0xb6
 8001e4a:	f000 f900 	bl	800204e <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8001e4e:	200a      	movs	r0, #10
 8001e50:	f000 f90a 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0xA2);
 8001e54:	20a2      	movs	r0, #162	; 0xa2
 8001e56:	f000 f907 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER1);
 8001e5a:	20c0      	movs	r0, #192	; 0xc0
 8001e5c:	f000 f8f7 	bl	800204e <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8001e60:	2010      	movs	r0, #16
 8001e62:	f000 f901 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER2);
 8001e66:	20c1      	movs	r0, #193	; 0xc1
 8001e68:	f000 f8f1 	bl	800204e <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8001e6c:	2010      	movs	r0, #16
 8001e6e:	f000 f8fb 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM1);
 8001e72:	20c5      	movs	r0, #197	; 0xc5
 8001e74:	f000 f8eb 	bl	800204e <ili9341_WriteReg>
  ili9341_WriteData(0x45);
 8001e78:	2045      	movs	r0, #69	; 0x45
 8001e7a:	f000 f8f5 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x15);
 8001e7e:	2015      	movs	r0, #21
 8001e80:	f000 f8f2 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM2);
 8001e84:	20c7      	movs	r0, #199	; 0xc7
 8001e86:	f000 f8e2 	bl	800204e <ili9341_WriteReg>
  ili9341_WriteData(0x90);
 8001e8a:	2090      	movs	r0, #144	; 0x90
 8001e8c:	f000 f8ec 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteReg(LCD_MAC);
 8001e90:	2036      	movs	r0, #54	; 0x36
 8001e92:	f000 f8dc 	bl	800204e <ili9341_WriteReg>
  ili9341_WriteData(0xC8);
 8001e96:	20c8      	movs	r0, #200	; 0xc8
 8001e98:	f000 f8e6 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteReg(LCD_3GAMMA_EN);
 8001e9c:	20f2      	movs	r0, #242	; 0xf2
 8001e9e:	f000 f8d6 	bl	800204e <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001ea2:	2000      	movs	r0, #0
 8001ea4:	f000 f8e0 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteReg(LCD_RGB_INTERFACE);
 8001ea8:	20b0      	movs	r0, #176	; 0xb0
 8001eaa:	f000 f8d0 	bl	800204e <ili9341_WriteReg>
  ili9341_WriteData(0xC2);
 8001eae:	20c2      	movs	r0, #194	; 0xc2
 8001eb0:	f000 f8da 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8001eb4:	20b6      	movs	r0, #182	; 0xb6
 8001eb6:	f000 f8ca 	bl	800204e <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8001eba:	200a      	movs	r0, #10
 8001ebc:	f000 f8d4 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0xA7);
 8001ec0:	20a7      	movs	r0, #167	; 0xa7
 8001ec2:	f000 f8d1 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x27);
 8001ec6:	2027      	movs	r0, #39	; 0x27
 8001ec8:	f000 f8ce 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8001ecc:	2004      	movs	r0, #4
 8001ece:	f000 f8cb 	bl	8002068 <ili9341_WriteData>
  
  /* Colomn address set */
  ili9341_WriteReg(LCD_COLUMN_ADDR);
 8001ed2:	202a      	movs	r0, #42	; 0x2a
 8001ed4:	f000 f8bb 	bl	800204e <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001ed8:	2000      	movs	r0, #0
 8001eda:	f000 f8c5 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001ede:	2000      	movs	r0, #0
 8001ee0:	f000 f8c2 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001ee4:	2000      	movs	r0, #0
 8001ee6:	f000 f8bf 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0xEF);
 8001eea:	20ef      	movs	r0, #239	; 0xef
 8001eec:	f000 f8bc 	bl	8002068 <ili9341_WriteData>
  /* Page address set */
  ili9341_WriteReg(LCD_PAGE_ADDR);
 8001ef0:	202b      	movs	r0, #43	; 0x2b
 8001ef2:	f000 f8ac 	bl	800204e <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001ef6:	2000      	movs	r0, #0
 8001ef8:	f000 f8b6 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001efc:	2000      	movs	r0, #0
 8001efe:	f000 f8b3 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x01);
 8001f02:	2001      	movs	r0, #1
 8001f04:	f000 f8b0 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x3F);
 8001f08:	203f      	movs	r0, #63	; 0x3f
 8001f0a:	f000 f8ad 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteReg(LCD_INTERFACE);
 8001f0e:	20f6      	movs	r0, #246	; 0xf6
 8001f10:	f000 f89d 	bl	800204e <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8001f14:	2001      	movs	r0, #1
 8001f16:	f000 f8a7 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001f1a:	2000      	movs	r0, #0
 8001f1c:	f000 f8a4 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x06);
 8001f20:	2006      	movs	r0, #6
 8001f22:	f000 f8a1 	bl	8002068 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_GRAM);
 8001f26:	202c      	movs	r0, #44	; 0x2c
 8001f28:	f000 f891 	bl	800204e <ili9341_WriteReg>
  LCD_Delay(200);
 8001f2c:	20c8      	movs	r0, #200	; 0xc8
 8001f2e:	f000 ff09 	bl	8002d44 <LCD_Delay>
  
  ili9341_WriteReg(LCD_GAMMA);
 8001f32:	2026      	movs	r0, #38	; 0x26
 8001f34:	f000 f88b 	bl	800204e <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8001f38:	2001      	movs	r0, #1
 8001f3a:	f000 f895 	bl	8002068 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_PGAMMA);
 8001f3e:	20e0      	movs	r0, #224	; 0xe0
 8001f40:	f000 f885 	bl	800204e <ili9341_WriteReg>
  ili9341_WriteData(0x0F);
 8001f44:	200f      	movs	r0, #15
 8001f46:	f000 f88f 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x29);
 8001f4a:	2029      	movs	r0, #41	; 0x29
 8001f4c:	f000 f88c 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x24);
 8001f50:	2024      	movs	r0, #36	; 0x24
 8001f52:	f000 f889 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8001f56:	200c      	movs	r0, #12
 8001f58:	f000 f886 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x0E);
 8001f5c:	200e      	movs	r0, #14
 8001f5e:	f000 f883 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8001f62:	2009      	movs	r0, #9
 8001f64:	f000 f880 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x4E);
 8001f68:	204e      	movs	r0, #78	; 0x4e
 8001f6a:	f000 f87d 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8001f6e:	2078      	movs	r0, #120	; 0x78
 8001f70:	f000 f87a 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x3C);
 8001f74:	203c      	movs	r0, #60	; 0x3c
 8001f76:	f000 f877 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8001f7a:	2009      	movs	r0, #9
 8001f7c:	f000 f874 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x13);
 8001f80:	2013      	movs	r0, #19
 8001f82:	f000 f871 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8001f86:	2005      	movs	r0, #5
 8001f88:	f000 f86e 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x17);
 8001f8c:	2017      	movs	r0, #23
 8001f8e:	f000 f86b 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8001f92:	2011      	movs	r0, #17
 8001f94:	f000 f868 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001f98:	2000      	movs	r0, #0
 8001f9a:	f000 f865 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteReg(LCD_NGAMMA);
 8001f9e:	20e1      	movs	r0, #225	; 0xe1
 8001fa0:	f000 f855 	bl	800204e <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001fa4:	2000      	movs	r0, #0
 8001fa6:	f000 f85f 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x16);
 8001faa:	2016      	movs	r0, #22
 8001fac:	f000 f85c 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8001fb0:	201b      	movs	r0, #27
 8001fb2:	f000 f859 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8001fb6:	2004      	movs	r0, #4
 8001fb8:	f000 f856 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8001fbc:	2011      	movs	r0, #17
 8001fbe:	f000 f853 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x07);
 8001fc2:	2007      	movs	r0, #7
 8001fc4:	f000 f850 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x31);
 8001fc8:	2031      	movs	r0, #49	; 0x31
 8001fca:	f000 f84d 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x33);
 8001fce:	2033      	movs	r0, #51	; 0x33
 8001fd0:	f000 f84a 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x42);
 8001fd4:	2042      	movs	r0, #66	; 0x42
 8001fd6:	f000 f847 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8001fda:	2005      	movs	r0, #5
 8001fdc:	f000 f844 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8001fe0:	200c      	movs	r0, #12
 8001fe2:	f000 f841 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x0A);
 8001fe6:	200a      	movs	r0, #10
 8001fe8:	f000 f83e 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x28);
 8001fec:	2028      	movs	r0, #40	; 0x28
 8001fee:	f000 f83b 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x2F);
 8001ff2:	202f      	movs	r0, #47	; 0x2f
 8001ff4:	f000 f838 	bl	8002068 <ili9341_WriteData>
  ili9341_WriteData(0x0F);
 8001ff8:	200f      	movs	r0, #15
 8001ffa:	f000 f835 	bl	8002068 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_SLEEP_OUT);
 8001ffe:	2011      	movs	r0, #17
 8002000:	f000 f825 	bl	800204e <ili9341_WriteReg>
  LCD_Delay(200);
 8002004:	20c8      	movs	r0, #200	; 0xc8
 8002006:	f000 fe9d 	bl	8002d44 <LCD_Delay>
  ili9341_WriteReg(LCD_DISPLAY_ON);
 800200a:	2029      	movs	r0, #41	; 0x29
 800200c:	f000 f81f 	bl	800204e <ili9341_WriteReg>
  /* GRAM start writing */
  ili9341_WriteReg(LCD_GRAM);
 8002010:	202c      	movs	r0, #44	; 0x2c
 8002012:	f000 f81c 	bl	800204e <ili9341_WriteReg>
}
 8002016:	bf00      	nop
 8002018:	bd80      	pop	{r7, pc}

0800201a <ili9341_ReadID>:
  * @brief  Disables the Display.
  * @param  None
  * @retval LCD Register Value.
  */
uint16_t ili9341_ReadID(void)
{
 800201a:	b580      	push	{r7, lr}
 800201c:	af00      	add	r7, sp, #0
  LCD_IO_Init();
 800201e:	f000 fda3 	bl	8002b68 <LCD_IO_Init>
  return ((uint16_t)ili9341_ReadData(LCD_READ_ID4, LCD_READ_ID4_SIZE));
 8002022:	2103      	movs	r1, #3
 8002024:	20d3      	movs	r0, #211	; 0xd3
 8002026:	f000 f82c 	bl	8002082 <ili9341_ReadData>
 800202a:	4603      	mov	r3, r0
 800202c:	b29b      	uxth	r3, r3
}
 800202e:	4618      	mov	r0, r3
 8002030:	bd80      	pop	{r7, pc}

08002032 <ili9341_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOn(void)
{
 8002032:	b580      	push	{r7, lr}
 8002034:	af00      	add	r7, sp, #0
  /* Display On */
  ili9341_WriteReg(LCD_DISPLAY_ON);
 8002036:	2029      	movs	r0, #41	; 0x29
 8002038:	f000 f809 	bl	800204e <ili9341_WriteReg>
}
 800203c:	bf00      	nop
 800203e:	bd80      	pop	{r7, pc}

08002040 <ili9341_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOff(void)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	af00      	add	r7, sp, #0
  /* Display Off */
  ili9341_WriteReg(LCD_DISPLAY_OFF);
 8002044:	2028      	movs	r0, #40	; 0x28
 8002046:	f000 f802 	bl	800204e <ili9341_WriteReg>
}
 800204a:	bf00      	nop
 800204c:	bd80      	pop	{r7, pc}

0800204e <ili9341_WriteReg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
 800204e:	b580      	push	{r7, lr}
 8002050:	b082      	sub	sp, #8
 8002052:	af00      	add	r7, sp, #0
 8002054:	4603      	mov	r3, r0
 8002056:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 8002058:	79fb      	ldrb	r3, [r7, #7]
 800205a:	4618      	mov	r0, r3
 800205c:	f000 fe1e 	bl	8002c9c <LCD_IO_WriteReg>
}
 8002060:	bf00      	nop
 8002062:	3708      	adds	r7, #8
 8002064:	46bd      	mov	sp, r7
 8002066:	bd80      	pop	{r7, pc}

08002068 <ili9341_WriteData>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b082      	sub	sp, #8
 800206c:	af00      	add	r7, sp, #0
 800206e:	4603      	mov	r3, r0
 8002070:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 8002072:	88fb      	ldrh	r3, [r7, #6]
 8002074:	4618      	mov	r0, r3
 8002076:	f000 fdef 	bl	8002c58 <LCD_IO_WriteData>
}
 800207a:	bf00      	nop
 800207c:	3708      	adds	r7, #8
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}

08002082 <ili9341_ReadData>:
  * @param  RegValue: Address of the register to read
  * @param  ReadSize: Number of bytes to read
  * @retval LCD Register Value.
  */
uint32_t ili9341_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 8002082:	b580      	push	{r7, lr}
 8002084:	b082      	sub	sp, #8
 8002086:	af00      	add	r7, sp, #0
 8002088:	4603      	mov	r3, r0
 800208a:	460a      	mov	r2, r1
 800208c:	80fb      	strh	r3, [r7, #6]
 800208e:	4613      	mov	r3, r2
 8002090:	717b      	strb	r3, [r7, #5]
  /* Read a max of 4 bytes */
  return (LCD_IO_ReadData(RegValue, ReadSize));
 8002092:	797a      	ldrb	r2, [r7, #5]
 8002094:	88fb      	ldrh	r3, [r7, #6]
 8002096:	4611      	mov	r1, r2
 8002098:	4618      	mov	r0, r3
 800209a:	f000 fe21 	bl	8002ce0 <LCD_IO_ReadData>
 800209e:	4603      	mov	r3, r0
}
 80020a0:	4618      	mov	r0, r3
 80020a2:	3708      	adds	r7, #8
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}

080020a8 <ili9341_GetLcdPixelWidth>:
  * @brief  Get LCD PIXEL WIDTH.
  * @param  None
  * @retval LCD PIXEL WIDTH.
  */
uint16_t ili9341_GetLcdPixelWidth(void)
{
 80020a8:	b480      	push	{r7}
 80020aa:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL WIDTH */
  return ILI9341_LCD_PIXEL_WIDTH;
 80020ac:	23f0      	movs	r3, #240	; 0xf0
}
 80020ae:	4618      	mov	r0, r3
 80020b0:	46bd      	mov	sp, r7
 80020b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b6:	4770      	bx	lr

080020b8 <ili9341_GetLcdPixelHeight>:
  * @brief  Get LCD PIXEL HEIGHT.
  * @param  None
  * @retval LCD PIXEL HEIGHT.
  */
uint16_t ili9341_GetLcdPixelHeight(void)
{
 80020b8:	b480      	push	{r7}
 80020ba:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL HEIGHT */
  return ILI9341_LCD_PIXEL_HEIGHT;
 80020bc:	f44f 73a0 	mov.w	r3, #320	; 0x140
}
 80020c0:	4618      	mov	r0, r3
 80020c2:	46bd      	mov	sp, r7
 80020c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c8:	4770      	bx	lr
	...

080020cc <stmpe811_Init>:
  * @brief  Initialize the stmpe811 and configure the needed hardware resources
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void stmpe811_Init(uint16_t DeviceAddr)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b084      	sub	sp, #16
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	4603      	mov	r3, r0
 80020d4:	80fb      	strh	r3, [r7, #6]
  uint8_t instance;
  uint8_t empty;
  
  /* Check if device instance already exists */
  instance = stmpe811_GetInstance(DeviceAddr);
 80020d6:	88fb      	ldrh	r3, [r7, #6]
 80020d8:	4618      	mov	r0, r3
 80020da:	f000 fa59 	bl	8002590 <stmpe811_GetInstance>
 80020de:	4603      	mov	r3, r0
 80020e0:	73fb      	strb	r3, [r7, #15]
  
  /* To prevent double initialization */
  if(instance == 0xFF)
 80020e2:	7bfb      	ldrb	r3, [r7, #15]
 80020e4:	2bff      	cmp	r3, #255	; 0xff
 80020e6:	d112      	bne.n	800210e <stmpe811_Init+0x42>
  {
    /* Look for empty instance */
    empty = stmpe811_GetInstance(0);
 80020e8:	2000      	movs	r0, #0
 80020ea:	f000 fa51 	bl	8002590 <stmpe811_GetInstance>
 80020ee:	4603      	mov	r3, r0
 80020f0:	73bb      	strb	r3, [r7, #14]
    
    if(empty < STMPE811_MAX_INSTANCE)
 80020f2:	7bbb      	ldrb	r3, [r7, #14]
 80020f4:	2b01      	cmp	r3, #1
 80020f6:	d80a      	bhi.n	800210e <stmpe811_Init+0x42>
    {
      /* Register the current device instance */
      stmpe811[empty] = DeviceAddr;
 80020f8:	7bbb      	ldrb	r3, [r7, #14]
 80020fa:	88fa      	ldrh	r2, [r7, #6]
 80020fc:	b2d1      	uxtb	r1, r2
 80020fe:	4a06      	ldr	r2, [pc, #24]	; (8002118 <stmpe811_Init+0x4c>)
 8002100:	54d1      	strb	r1, [r2, r3]
      
      /* Initialize IO BUS layer */
      IOE_Init(); 
 8002102:	f000 fe2a 	bl	8002d5a <IOE_Init>
      
      /* Generate stmpe811 Software reset */
      stmpe811_Reset(DeviceAddr);
 8002106:	88fb      	ldrh	r3, [r7, #6]
 8002108:	4618      	mov	r0, r3
 800210a:	f000 f807 	bl	800211c <stmpe811_Reset>
    }
  }
}
 800210e:	bf00      	nop
 8002110:	3710      	adds	r7, #16
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	200003f8 	.word	0x200003f8

0800211c <stmpe811_Reset>:
  * @brief  Reset the stmpe811 by Software.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */
void stmpe811_Reset(uint16_t DeviceAddr)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b082      	sub	sp, #8
 8002120:	af00      	add	r7, sp, #0
 8002122:	4603      	mov	r3, r0
 8002124:	80fb      	strh	r3, [r7, #6]
  /* Power Down the stmpe811 */  
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL1, 2);
 8002126:	88fb      	ldrh	r3, [r7, #6]
 8002128:	b2db      	uxtb	r3, r3
 800212a:	2202      	movs	r2, #2
 800212c:	2103      	movs	r1, #3
 800212e:	4618      	mov	r0, r3
 8002130:	f000 fe1f 	bl	8002d72 <IOE_Write>

  /* Wait for a delay to ensure registers erasing */
  IOE_Delay(10); 
 8002134:	200a      	movs	r0, #10
 8002136:	f000 fe59 	bl	8002dec <IOE_Delay>
  
  /* Power On the Codec after the power off => all registers are reinitialized */
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL1, 0);
 800213a:	88fb      	ldrh	r3, [r7, #6]
 800213c:	b2db      	uxtb	r3, r3
 800213e:	2200      	movs	r2, #0
 8002140:	2103      	movs	r1, #3
 8002142:	4618      	mov	r0, r3
 8002144:	f000 fe15 	bl	8002d72 <IOE_Write>
  
  /* Wait for a delay to ensure registers erasing */
  IOE_Delay(2); 
 8002148:	2002      	movs	r0, #2
 800214a:	f000 fe4f 	bl	8002dec <IOE_Delay>
}
 800214e:	bf00      	nop
 8002150:	3708      	adds	r7, #8
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}

08002156 <stmpe811_ReadID>:
  * @brief  Read the stmpe811 IO Expander device ID.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval The Device ID (two bytes).
  */
uint16_t stmpe811_ReadID(uint16_t DeviceAddr)
{
 8002156:	b590      	push	{r4, r7, lr}
 8002158:	b083      	sub	sp, #12
 800215a:	af00      	add	r7, sp, #0
 800215c:	4603      	mov	r3, r0
 800215e:	80fb      	strh	r3, [r7, #6]
  /* Initialize IO BUS layer */
  IOE_Init(); 
 8002160:	f000 fdfb 	bl	8002d5a <IOE_Init>
  
  /* Return the device ID value */
  return ((IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_LSB) << 8) |\
 8002164:	88fb      	ldrh	r3, [r7, #6]
 8002166:	b2db      	uxtb	r3, r3
 8002168:	2100      	movs	r1, #0
 800216a:	4618      	mov	r0, r3
 800216c:	f000 fe14 	bl	8002d98 <IOE_Read>
 8002170:	4603      	mov	r3, r0
 8002172:	021b      	lsls	r3, r3, #8
 8002174:	b21c      	sxth	r4, r3
          (IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_MSB)));
 8002176:	88fb      	ldrh	r3, [r7, #6]
 8002178:	b2db      	uxtb	r3, r3
 800217a:	2101      	movs	r1, #1
 800217c:	4618      	mov	r0, r3
 800217e:	f000 fe0b 	bl	8002d98 <IOE_Read>
 8002182:	4603      	mov	r3, r0
 8002184:	b21b      	sxth	r3, r3
  return ((IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_LSB) << 8) |\
 8002186:	4323      	orrs	r3, r4
 8002188:	b21b      	sxth	r3, r3
 800218a:	b29b      	uxth	r3, r3
}
 800218c:	4618      	mov	r0, r3
 800218e:	370c      	adds	r7, #12
 8002190:	46bd      	mov	sp, r7
 8002192:	bd90      	pop	{r4, r7, pc}

08002194 <stmpe811_EnableGlobalIT>:
  * @brief  Enable the Global interrupt.
  * @param  DeviceAddr: Device address on communication Bus.       
  * @retval None
  */
void stmpe811_EnableGlobalIT(uint16_t DeviceAddr)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b084      	sub	sp, #16
 8002198:	af00      	add	r7, sp, #0
 800219a:	4603      	mov	r3, r0
 800219c:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp = 0;
 800219e:	2300      	movs	r3, #0
 80021a0:	73fb      	strb	r3, [r7, #15]
  
  /* Read the Interrupt Control register  */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_CTRL);
 80021a2:	88fb      	ldrh	r3, [r7, #6]
 80021a4:	b2db      	uxtb	r3, r3
 80021a6:	2109      	movs	r1, #9
 80021a8:	4618      	mov	r0, r3
 80021aa:	f000 fdf5 	bl	8002d98 <IOE_Read>
 80021ae:	4603      	mov	r3, r0
 80021b0:	73fb      	strb	r3, [r7, #15]
  
  /* Set the global interrupts to be Enabled */    
  tmp |= (uint8_t)STMPE811_GIT_EN;
 80021b2:	7bfb      	ldrb	r3, [r7, #15]
 80021b4:	f043 0301 	orr.w	r3, r3, #1
 80021b8:	73fb      	strb	r3, [r7, #15]
  
  /* Write Back the Interrupt Control register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_CTRL, tmp); 
 80021ba:	88fb      	ldrh	r3, [r7, #6]
 80021bc:	b2db      	uxtb	r3, r3
 80021be:	7bfa      	ldrb	r2, [r7, #15]
 80021c0:	2109      	movs	r1, #9
 80021c2:	4618      	mov	r0, r3
 80021c4:	f000 fdd5 	bl	8002d72 <IOE_Write>
}
 80021c8:	bf00      	nop
 80021ca:	3710      	adds	r7, #16
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}

080021d0 <stmpe811_DisableGlobalIT>:
  * @brief  Disable the Global interrupt.
  * @param  DeviceAddr: Device address on communication Bus.      
  * @retval None
  */
void stmpe811_DisableGlobalIT(uint16_t DeviceAddr)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b084      	sub	sp, #16
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	4603      	mov	r3, r0
 80021d8:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp = 0;
 80021da:	2300      	movs	r3, #0
 80021dc:	73fb      	strb	r3, [r7, #15]
  
  /* Read the Interrupt Control register  */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_CTRL);
 80021de:	88fb      	ldrh	r3, [r7, #6]
 80021e0:	b2db      	uxtb	r3, r3
 80021e2:	2109      	movs	r1, #9
 80021e4:	4618      	mov	r0, r3
 80021e6:	f000 fdd7 	bl	8002d98 <IOE_Read>
 80021ea:	4603      	mov	r3, r0
 80021ec:	73fb      	strb	r3, [r7, #15]

  /* Set the global interrupts to be Disabled */    
  tmp &= ~(uint8_t)STMPE811_GIT_EN;
 80021ee:	7bfb      	ldrb	r3, [r7, #15]
 80021f0:	f023 0301 	bic.w	r3, r3, #1
 80021f4:	73fb      	strb	r3, [r7, #15]
 
  /* Write Back the Interrupt Control register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_CTRL, tmp);
 80021f6:	88fb      	ldrh	r3, [r7, #6]
 80021f8:	b2db      	uxtb	r3, r3
 80021fa:	7bfa      	ldrb	r2, [r7, #15]
 80021fc:	2109      	movs	r1, #9
 80021fe:	4618      	mov	r0, r3
 8002200:	f000 fdb7 	bl	8002d72 <IOE_Write>
    
}
 8002204:	bf00      	nop
 8002206:	3710      	adds	r7, #16
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}

0800220c <stmpe811_EnableITSource>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt  
  * @retval None
  */
void stmpe811_EnableITSource(uint16_t DeviceAddr, uint8_t Source)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b084      	sub	sp, #16
 8002210:	af00      	add	r7, sp, #0
 8002212:	4603      	mov	r3, r0
 8002214:	460a      	mov	r2, r1
 8002216:	80fb      	strh	r3, [r7, #6]
 8002218:	4613      	mov	r3, r2
 800221a:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 800221c:	2300      	movs	r3, #0
 800221e:	73fb      	strb	r3, [r7, #15]
  
  /* Get the current value of the INT_EN register */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_EN);
 8002220:	88fb      	ldrh	r3, [r7, #6]
 8002222:	b2db      	uxtb	r3, r3
 8002224:	210a      	movs	r1, #10
 8002226:	4618      	mov	r0, r3
 8002228:	f000 fdb6 	bl	8002d98 <IOE_Read>
 800222c:	4603      	mov	r3, r0
 800222e:	73fb      	strb	r3, [r7, #15]

  /* Set the interrupts to be Enabled */    
  tmp |= Source; 
 8002230:	7bfa      	ldrb	r2, [r7, #15]
 8002232:	797b      	ldrb	r3, [r7, #5]
 8002234:	4313      	orrs	r3, r2
 8002236:	73fb      	strb	r3, [r7, #15]
  
  /* Set the register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_EN, tmp);   
 8002238:	88fb      	ldrh	r3, [r7, #6]
 800223a:	b2db      	uxtb	r3, r3
 800223c:	7bfa      	ldrb	r2, [r7, #15]
 800223e:	210a      	movs	r1, #10
 8002240:	4618      	mov	r0, r3
 8002242:	f000 fd96 	bl	8002d72 <IOE_Write>
}
 8002246:	bf00      	nop
 8002248:	3710      	adds	r7, #16
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}

0800224e <stmpe811_DisableITSource>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt  
  * @retval None
  */
void stmpe811_DisableITSource(uint16_t DeviceAddr, uint8_t Source)
{
 800224e:	b580      	push	{r7, lr}
 8002250:	b084      	sub	sp, #16
 8002252:	af00      	add	r7, sp, #0
 8002254:	4603      	mov	r3, r0
 8002256:	460a      	mov	r2, r1
 8002258:	80fb      	strh	r3, [r7, #6]
 800225a:	4613      	mov	r3, r2
 800225c:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 800225e:	2300      	movs	r3, #0
 8002260:	73fb      	strb	r3, [r7, #15]
  
  /* Get the current value of the INT_EN register */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_EN);
 8002262:	88fb      	ldrh	r3, [r7, #6]
 8002264:	b2db      	uxtb	r3, r3
 8002266:	210a      	movs	r1, #10
 8002268:	4618      	mov	r0, r3
 800226a:	f000 fd95 	bl	8002d98 <IOE_Read>
 800226e:	4603      	mov	r3, r0
 8002270:	73fb      	strb	r3, [r7, #15]

  /* Set the interrupts to be Enabled */    
  tmp &= ~Source; 
 8002272:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8002276:	43db      	mvns	r3, r3
 8002278:	b25a      	sxtb	r2, r3
 800227a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800227e:	4013      	ands	r3, r2
 8002280:	b25b      	sxtb	r3, r3
 8002282:	73fb      	strb	r3, [r7, #15]
  
  /* Set the register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_EN, tmp);   
 8002284:	88fb      	ldrh	r3, [r7, #6]
 8002286:	b2db      	uxtb	r3, r3
 8002288:	7bfa      	ldrb	r2, [r7, #15]
 800228a:	210a      	movs	r1, #10
 800228c:	4618      	mov	r0, r3
 800228e:	f000 fd70 	bl	8002d72 <IOE_Write>
}
 8002292:	bf00      	nop
 8002294:	3710      	adds	r7, #16
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}

0800229a <stmpe811_ReadGITStatus>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt      
  * @retval The checked Global interrupt source status.
  */
uint8_t stmpe811_ReadGITStatus(uint16_t DeviceAddr, uint8_t Source)
{
 800229a:	b580      	push	{r7, lr}
 800229c:	b082      	sub	sp, #8
 800229e:	af00      	add	r7, sp, #0
 80022a0:	4603      	mov	r3, r0
 80022a2:	460a      	mov	r2, r1
 80022a4:	80fb      	strh	r3, [r7, #6]
 80022a6:	4613      	mov	r3, r2
 80022a8:	717b      	strb	r3, [r7, #5]
  /* Return the global IT source status */
  return((IOE_Read(DeviceAddr, STMPE811_REG_INT_STA) & Source));
 80022aa:	88fb      	ldrh	r3, [r7, #6]
 80022ac:	b2db      	uxtb	r3, r3
 80022ae:	210b      	movs	r1, #11
 80022b0:	4618      	mov	r0, r3
 80022b2:	f000 fd71 	bl	8002d98 <IOE_Read>
 80022b6:	4603      	mov	r3, r0
 80022b8:	461a      	mov	r2, r3
 80022ba:	797b      	ldrb	r3, [r7, #5]
 80022bc:	4013      	ands	r3, r2
 80022be:	b2db      	uxtb	r3, r3
}
 80022c0:	4618      	mov	r0, r3
 80022c2:	3708      	adds	r7, #8
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}

080022c8 <stmpe811_ClearGlobalIT>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt 
  * @retval None
  */
void stmpe811_ClearGlobalIT(uint16_t DeviceAddr, uint8_t Source)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b082      	sub	sp, #8
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	4603      	mov	r3, r0
 80022d0:	460a      	mov	r2, r1
 80022d2:	80fb      	strh	r3, [r7, #6]
 80022d4:	4613      	mov	r3, r2
 80022d6:	717b      	strb	r3, [r7, #5]
  /* Write 1 to the bits that have to be cleared */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_STA, Source);
 80022d8:	88fb      	ldrh	r3, [r7, #6]
 80022da:	b2db      	uxtb	r3, r3
 80022dc:	797a      	ldrb	r2, [r7, #5]
 80022de:	210b      	movs	r1, #11
 80022e0:	4618      	mov	r0, r3
 80022e2:	f000 fd46 	bl	8002d72 <IOE_Write>
}
 80022e6:	bf00      	nop
 80022e8:	3708      	adds	r7, #8
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}

080022ee <stmpe811_IO_EnableAF>:
  *         combination of the following values:
  *   @arg  STMPE811_PIN_x: Where x can be from 0 to 7.       
  * @retval None
  */
void stmpe811_IO_EnableAF(uint16_t DeviceAddr, uint32_t IO_Pin)
{
 80022ee:	b580      	push	{r7, lr}
 80022f0:	b084      	sub	sp, #16
 80022f2:	af00      	add	r7, sp, #0
 80022f4:	4603      	mov	r3, r0
 80022f6:	6039      	str	r1, [r7, #0]
 80022f8:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp = 0;
 80022fa:	2300      	movs	r3, #0
 80022fc:	73fb      	strb	r3, [r7, #15]
  
  /* Get the current register value */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_IO_AF);
 80022fe:	88fb      	ldrh	r3, [r7, #6]
 8002300:	b2db      	uxtb	r3, r3
 8002302:	2117      	movs	r1, #23
 8002304:	4618      	mov	r0, r3
 8002306:	f000 fd47 	bl	8002d98 <IOE_Read>
 800230a:	4603      	mov	r3, r0
 800230c:	73fb      	strb	r3, [r7, #15]

  /* Enable the selected pins alternate function */   
  tmp &= ~(uint8_t)IO_Pin;   
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	b25b      	sxtb	r3, r3
 8002312:	43db      	mvns	r3, r3
 8002314:	b25a      	sxtb	r2, r3
 8002316:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800231a:	4013      	ands	r3, r2
 800231c:	b25b      	sxtb	r3, r3
 800231e:	73fb      	strb	r3, [r7, #15]
  
  /* Write back the new register value */
  IOE_Write(DeviceAddr, STMPE811_REG_IO_AF, tmp); 
 8002320:	88fb      	ldrh	r3, [r7, #6]
 8002322:	b2db      	uxtb	r3, r3
 8002324:	7bfa      	ldrb	r2, [r7, #15]
 8002326:	2117      	movs	r1, #23
 8002328:	4618      	mov	r0, r3
 800232a:	f000 fd22 	bl	8002d72 <IOE_Write>
}
 800232e:	bf00      	nop
 8002330:	3710      	adds	r7, #16
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}

08002336 <stmpe811_TS_Start>:
  * @brief  Configures the touch Screen Controller (Single point detection)
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None.
  */
void stmpe811_TS_Start(uint16_t DeviceAddr)
{
 8002336:	b580      	push	{r7, lr}
 8002338:	b084      	sub	sp, #16
 800233a:	af00      	add	r7, sp, #0
 800233c:	4603      	mov	r3, r0
 800233e:	80fb      	strh	r3, [r7, #6]
  uint8_t mode;
  
  /* Get the current register value */
  mode = IOE_Read(DeviceAddr, STMPE811_REG_SYS_CTRL2);
 8002340:	88fb      	ldrh	r3, [r7, #6]
 8002342:	b2db      	uxtb	r3, r3
 8002344:	2104      	movs	r1, #4
 8002346:	4618      	mov	r0, r3
 8002348:	f000 fd26 	bl	8002d98 <IOE_Read>
 800234c:	4603      	mov	r3, r0
 800234e:	73fb      	strb	r3, [r7, #15]
  
  /* Set the Functionalities to be Enabled */    
  mode &= ~(STMPE811_IO_FCT);  
 8002350:	7bfb      	ldrb	r3, [r7, #15]
 8002352:	f023 0304 	bic.w	r3, r3, #4
 8002356:	73fb      	strb	r3, [r7, #15]
  
  /* Write the new register value */  
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL2, mode); 
 8002358:	88fb      	ldrh	r3, [r7, #6]
 800235a:	b2db      	uxtb	r3, r3
 800235c:	7bfa      	ldrb	r2, [r7, #15]
 800235e:	2104      	movs	r1, #4
 8002360:	4618      	mov	r0, r3
 8002362:	f000 fd06 	bl	8002d72 <IOE_Write>

  /* Select TSC pins in TSC alternate mode */  
  stmpe811_IO_EnableAF(DeviceAddr, STMPE811_TOUCH_IO_ALL);
 8002366:	88fb      	ldrh	r3, [r7, #6]
 8002368:	21f0      	movs	r1, #240	; 0xf0
 800236a:	4618      	mov	r0, r3
 800236c:	f7ff ffbf 	bl	80022ee <stmpe811_IO_EnableAF>
  
  /* Set the Functionalities to be Enabled */    
  mode &= ~(STMPE811_TS_FCT | STMPE811_ADC_FCT);  
 8002370:	7bfb      	ldrb	r3, [r7, #15]
 8002372:	f023 0303 	bic.w	r3, r3, #3
 8002376:	73fb      	strb	r3, [r7, #15]
  
  /* Set the new register value */  
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL2, mode); 
 8002378:	88fb      	ldrh	r3, [r7, #6]
 800237a:	b2db      	uxtb	r3, r3
 800237c:	7bfa      	ldrb	r2, [r7, #15]
 800237e:	2104      	movs	r1, #4
 8002380:	4618      	mov	r0, r3
 8002382:	f000 fcf6 	bl	8002d72 <IOE_Write>
  
  /* Select Sample Time, bit number and ADC Reference */
  IOE_Write(DeviceAddr, STMPE811_REG_ADC_CTRL1, 0x49);
 8002386:	88fb      	ldrh	r3, [r7, #6]
 8002388:	b2db      	uxtb	r3, r3
 800238a:	2249      	movs	r2, #73	; 0x49
 800238c:	2120      	movs	r1, #32
 800238e:	4618      	mov	r0, r3
 8002390:	f000 fcef 	bl	8002d72 <IOE_Write>
  
  /* Wait for 2 ms */
  IOE_Delay(2); 
 8002394:	2002      	movs	r0, #2
 8002396:	f000 fd29 	bl	8002dec <IOE_Delay>
  
  /* Select the ADC clock speed: 3.25 MHz */
  IOE_Write(DeviceAddr, STMPE811_REG_ADC_CTRL2, 0x01);
 800239a:	88fb      	ldrh	r3, [r7, #6]
 800239c:	b2db      	uxtb	r3, r3
 800239e:	2201      	movs	r2, #1
 80023a0:	2121      	movs	r1, #33	; 0x21
 80023a2:	4618      	mov	r0, r3
 80023a4:	f000 fce5 	bl	8002d72 <IOE_Write>
  /* Configuration: 
     - Touch average control    : 4 samples
     - Touch delay time         : 500 uS
     - Panel driver setting time: 500 uS 
  */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_CFG, 0x9A); 
 80023a8:	88fb      	ldrh	r3, [r7, #6]
 80023aa:	b2db      	uxtb	r3, r3
 80023ac:	229a      	movs	r2, #154	; 0x9a
 80023ae:	2141      	movs	r1, #65	; 0x41
 80023b0:	4618      	mov	r0, r3
 80023b2:	f000 fcde 	bl	8002d72 <IOE_Write>
  
  /* Configure the Touch FIFO threshold: single point reading */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_TH, 0x01);
 80023b6:	88fb      	ldrh	r3, [r7, #6]
 80023b8:	b2db      	uxtb	r3, r3
 80023ba:	2201      	movs	r2, #1
 80023bc:	214a      	movs	r1, #74	; 0x4a
 80023be:	4618      	mov	r0, r3
 80023c0:	f000 fcd7 	bl	8002d72 <IOE_Write>
  
  /* Clear the FIFO memory content. */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 80023c4:	88fb      	ldrh	r3, [r7, #6]
 80023c6:	b2db      	uxtb	r3, r3
 80023c8:	2201      	movs	r2, #1
 80023ca:	214b      	movs	r1, #75	; 0x4b
 80023cc:	4618      	mov	r0, r3
 80023ce:	f000 fcd0 	bl	8002d72 <IOE_Write>
  
  /* Put the FIFO back into operation mode  */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 80023d2:	88fb      	ldrh	r3, [r7, #6]
 80023d4:	b2db      	uxtb	r3, r3
 80023d6:	2200      	movs	r2, #0
 80023d8:	214b      	movs	r1, #75	; 0x4b
 80023da:	4618      	mov	r0, r3
 80023dc:	f000 fcc9 	bl	8002d72 <IOE_Write>
  
  /* Set the range and accuracy pf the pressure measurement (Z) : 
     - Fractional part :7 
     - Whole part      :1 
  */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_FRACT_XYZ, 0x01);
 80023e0:	88fb      	ldrh	r3, [r7, #6]
 80023e2:	b2db      	uxtb	r3, r3
 80023e4:	2201      	movs	r2, #1
 80023e6:	2156      	movs	r1, #86	; 0x56
 80023e8:	4618      	mov	r0, r3
 80023ea:	f000 fcc2 	bl	8002d72 <IOE_Write>
  
  /* Set the driving capability (limit) of the device for TSC pins: 50mA */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_I_DRIVE, 0x01);
 80023ee:	88fb      	ldrh	r3, [r7, #6]
 80023f0:	b2db      	uxtb	r3, r3
 80023f2:	2201      	movs	r2, #1
 80023f4:	2158      	movs	r1, #88	; 0x58
 80023f6:	4618      	mov	r0, r3
 80023f8:	f000 fcbb 	bl	8002d72 <IOE_Write>
  
  /* Touch screen control configuration (enable TSC):
     - No window tracking index
     - XYZ acquisition mode
   */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_CTRL, 0x01);
 80023fc:	88fb      	ldrh	r3, [r7, #6]
 80023fe:	b2db      	uxtb	r3, r3
 8002400:	2201      	movs	r2, #1
 8002402:	2140      	movs	r1, #64	; 0x40
 8002404:	4618      	mov	r0, r3
 8002406:	f000 fcb4 	bl	8002d72 <IOE_Write>
  
  /*  Clear all the status pending bits if any */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_STA, 0xFF);
 800240a:	88fb      	ldrh	r3, [r7, #6]
 800240c:	b2db      	uxtb	r3, r3
 800240e:	22ff      	movs	r2, #255	; 0xff
 8002410:	210b      	movs	r1, #11
 8002412:	4618      	mov	r0, r3
 8002414:	f000 fcad 	bl	8002d72 <IOE_Write>

  /* Wait for 2 ms delay */
  IOE_Delay(2); 
 8002418:	2002      	movs	r0, #2
 800241a:	f000 fce7 	bl	8002dec <IOE_Delay>
}
 800241e:	bf00      	nop
 8002420:	3710      	adds	r7, #16
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}

08002426 <stmpe811_TS_DetectTouch>:
  * @brief  Return if there is touch detected or not.
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Touch detected state.
  */
uint8_t stmpe811_TS_DetectTouch(uint16_t DeviceAddr)
{
 8002426:	b580      	push	{r7, lr}
 8002428:	b084      	sub	sp, #16
 800242a:	af00      	add	r7, sp, #0
 800242c:	4603      	mov	r3, r0
 800242e:	80fb      	strh	r3, [r7, #6]
  uint8_t state;
  uint8_t ret = 0;
 8002430:	2300      	movs	r3, #0
 8002432:	73fb      	strb	r3, [r7, #15]
  
  state = ((IOE_Read(DeviceAddr, STMPE811_REG_TSC_CTRL) & (uint8_t)STMPE811_TS_CTRL_STATUS) == (uint8_t)0x80);
 8002434:	88fb      	ldrh	r3, [r7, #6]
 8002436:	b2db      	uxtb	r3, r3
 8002438:	2140      	movs	r1, #64	; 0x40
 800243a:	4618      	mov	r0, r3
 800243c:	f000 fcac 	bl	8002d98 <IOE_Read>
 8002440:	4603      	mov	r3, r0
 8002442:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002446:	2b80      	cmp	r3, #128	; 0x80
 8002448:	bf0c      	ite	eq
 800244a:	2301      	moveq	r3, #1
 800244c:	2300      	movne	r3, #0
 800244e:	b2db      	uxtb	r3, r3
 8002450:	73bb      	strb	r3, [r7, #14]
  
  if(state > 0)
 8002452:	7bbb      	ldrb	r3, [r7, #14]
 8002454:	2b00      	cmp	r3, #0
 8002456:	d00b      	beq.n	8002470 <stmpe811_TS_DetectTouch+0x4a>
  {
    if(IOE_Read(DeviceAddr, STMPE811_REG_FIFO_SIZE) > 0)
 8002458:	88fb      	ldrh	r3, [r7, #6]
 800245a:	b2db      	uxtb	r3, r3
 800245c:	214c      	movs	r1, #76	; 0x4c
 800245e:	4618      	mov	r0, r3
 8002460:	f000 fc9a 	bl	8002d98 <IOE_Read>
 8002464:	4603      	mov	r3, r0
 8002466:	2b00      	cmp	r3, #0
 8002468:	d010      	beq.n	800248c <stmpe811_TS_DetectTouch+0x66>
    {
      ret = 1;
 800246a:	2301      	movs	r3, #1
 800246c:	73fb      	strb	r3, [r7, #15]
 800246e:	e00d      	b.n	800248c <stmpe811_TS_DetectTouch+0x66>
    }
  }
  else
  {
    /* Reset FIFO */
    IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 8002470:	88fb      	ldrh	r3, [r7, #6]
 8002472:	b2db      	uxtb	r3, r3
 8002474:	2201      	movs	r2, #1
 8002476:	214b      	movs	r1, #75	; 0x4b
 8002478:	4618      	mov	r0, r3
 800247a:	f000 fc7a 	bl	8002d72 <IOE_Write>
    /* Enable the FIFO again */
    IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 800247e:	88fb      	ldrh	r3, [r7, #6]
 8002480:	b2db      	uxtb	r3, r3
 8002482:	2200      	movs	r2, #0
 8002484:	214b      	movs	r1, #75	; 0x4b
 8002486:	4618      	mov	r0, r3
 8002488:	f000 fc73 	bl	8002d72 <IOE_Write>
  }
  
  return ret;
 800248c:	7bfb      	ldrb	r3, [r7, #15]
}
 800248e:	4618      	mov	r0, r3
 8002490:	3710      	adds	r7, #16
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}

08002496 <stmpe811_TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value   
  * @retval None.
  */
void stmpe811_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 8002496:	b580      	push	{r7, lr}
 8002498:	b086      	sub	sp, #24
 800249a:	af00      	add	r7, sp, #0
 800249c:	4603      	mov	r3, r0
 800249e:	60b9      	str	r1, [r7, #8]
 80024a0:	607a      	str	r2, [r7, #4]
 80024a2:	81fb      	strh	r3, [r7, #14]
  uint8_t  dataXYZ[4];
  uint32_t uldataXYZ;
  
  IOE_ReadMultiple(DeviceAddr, STMPE811_REG_TSC_DATA_NON_INC, dataXYZ, sizeof(dataXYZ)) ;
 80024a4:	89fb      	ldrh	r3, [r7, #14]
 80024a6:	b2d8      	uxtb	r0, r3
 80024a8:	f107 0210 	add.w	r2, r7, #16
 80024ac:	2304      	movs	r3, #4
 80024ae:	21d7      	movs	r1, #215	; 0xd7
 80024b0:	f000 fc85 	bl	8002dbe <IOE_ReadMultiple>
  
  /* Calculate positions values */
  uldataXYZ = (dataXYZ[0] << 24)|(dataXYZ[1] << 16)|(dataXYZ[2] << 8)|(dataXYZ[3] << 0);     
 80024b4:	7c3b      	ldrb	r3, [r7, #16]
 80024b6:	061a      	lsls	r2, r3, #24
 80024b8:	7c7b      	ldrb	r3, [r7, #17]
 80024ba:	041b      	lsls	r3, r3, #16
 80024bc:	431a      	orrs	r2, r3
 80024be:	7cbb      	ldrb	r3, [r7, #18]
 80024c0:	021b      	lsls	r3, r3, #8
 80024c2:	4313      	orrs	r3, r2
 80024c4:	7cfa      	ldrb	r2, [r7, #19]
 80024c6:	4313      	orrs	r3, r2
 80024c8:	617b      	str	r3, [r7, #20]
  *X = (uldataXYZ >> 20) & 0x00000FFF;     
 80024ca:	697b      	ldr	r3, [r7, #20]
 80024cc:	0d1b      	lsrs	r3, r3, #20
 80024ce:	b29a      	uxth	r2, r3
 80024d0:	68bb      	ldr	r3, [r7, #8]
 80024d2:	801a      	strh	r2, [r3, #0]
  *Y = (uldataXYZ >>  8) & 0x00000FFF;     
 80024d4:	697b      	ldr	r3, [r7, #20]
 80024d6:	0a1b      	lsrs	r3, r3, #8
 80024d8:	b29b      	uxth	r3, r3
 80024da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024de:	b29a      	uxth	r2, r3
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	801a      	strh	r2, [r3, #0]
  
  /* Reset FIFO */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 80024e4:	89fb      	ldrh	r3, [r7, #14]
 80024e6:	b2db      	uxtb	r3, r3
 80024e8:	2201      	movs	r2, #1
 80024ea:	214b      	movs	r1, #75	; 0x4b
 80024ec:	4618      	mov	r0, r3
 80024ee:	f000 fc40 	bl	8002d72 <IOE_Write>
  /* Enable the FIFO again */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 80024f2:	89fb      	ldrh	r3, [r7, #14]
 80024f4:	b2db      	uxtb	r3, r3
 80024f6:	2200      	movs	r2, #0
 80024f8:	214b      	movs	r1, #75	; 0x4b
 80024fa:	4618      	mov	r0, r3
 80024fc:	f000 fc39 	bl	8002d72 <IOE_Write>
}
 8002500:	bf00      	nop
 8002502:	3718      	adds	r7, #24
 8002504:	46bd      	mov	sp, r7
 8002506:	bd80      	pop	{r7, pc}

08002508 <stmpe811_TS_EnableIT>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */
void stmpe811_TS_EnableIT(uint16_t DeviceAddr)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b082      	sub	sp, #8
 800250c:	af00      	add	r7, sp, #0
 800250e:	4603      	mov	r3, r0
 8002510:	80fb      	strh	r3, [r7, #6]
  IOE_ITConfig();
 8002512:	f000 fc28 	bl	8002d66 <IOE_ITConfig>
  
  /* Enable global TS IT source */
  stmpe811_EnableITSource(DeviceAddr, STMPE811_TS_IT); 
 8002516:	88fb      	ldrh	r3, [r7, #6]
 8002518:	211f      	movs	r1, #31
 800251a:	4618      	mov	r0, r3
 800251c:	f7ff fe76 	bl	800220c <stmpe811_EnableITSource>
  
  /* Enable global interrupt */
  stmpe811_EnableGlobalIT(DeviceAddr);
 8002520:	88fb      	ldrh	r3, [r7, #6]
 8002522:	4618      	mov	r0, r3
 8002524:	f7ff fe36 	bl	8002194 <stmpe811_EnableGlobalIT>
}
 8002528:	bf00      	nop
 800252a:	3708      	adds	r7, #8
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}

08002530 <stmpe811_TS_DisableIT>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.    
  * @retval None
  */
void stmpe811_TS_DisableIT(uint16_t DeviceAddr)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b082      	sub	sp, #8
 8002534:	af00      	add	r7, sp, #0
 8002536:	4603      	mov	r3, r0
 8002538:	80fb      	strh	r3, [r7, #6]
  /* Disable global interrupt */
  stmpe811_DisableGlobalIT(DeviceAddr);
 800253a:	88fb      	ldrh	r3, [r7, #6]
 800253c:	4618      	mov	r0, r3
 800253e:	f7ff fe47 	bl	80021d0 <stmpe811_DisableGlobalIT>
  
  /* Disable global TS IT source */
  stmpe811_DisableITSource(DeviceAddr, STMPE811_TS_IT); 
 8002542:	88fb      	ldrh	r3, [r7, #6]
 8002544:	211f      	movs	r1, #31
 8002546:	4618      	mov	r0, r3
 8002548:	f7ff fe81 	bl	800224e <stmpe811_DisableITSource>
}
 800254c:	bf00      	nop
 800254e:	3708      	adds	r7, #8
 8002550:	46bd      	mov	sp, r7
 8002552:	bd80      	pop	{r7, pc}

08002554 <stmpe811_TS_ITStatus>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.    
  * @retval TS interrupts status
  */
uint8_t stmpe811_TS_ITStatus(uint16_t DeviceAddr)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b082      	sub	sp, #8
 8002558:	af00      	add	r7, sp, #0
 800255a:	4603      	mov	r3, r0
 800255c:	80fb      	strh	r3, [r7, #6]
  /* Return TS interrupts status */
  return(stmpe811_ReadGITStatus(DeviceAddr, STMPE811_TS_IT));
 800255e:	88fb      	ldrh	r3, [r7, #6]
 8002560:	211f      	movs	r1, #31
 8002562:	4618      	mov	r0, r3
 8002564:	f7ff fe99 	bl	800229a <stmpe811_ReadGITStatus>
 8002568:	4603      	mov	r3, r0
}
 800256a:	4618      	mov	r0, r3
 800256c:	3708      	adds	r7, #8
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}

08002572 <stmpe811_TS_ClearIT>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */
void stmpe811_TS_ClearIT(uint16_t DeviceAddr)
{
 8002572:	b580      	push	{r7, lr}
 8002574:	b082      	sub	sp, #8
 8002576:	af00      	add	r7, sp, #0
 8002578:	4603      	mov	r3, r0
 800257a:	80fb      	strh	r3, [r7, #6]
  /* Clear the global TS IT source */
  stmpe811_ClearGlobalIT(DeviceAddr, STMPE811_TS_IT);
 800257c:	88fb      	ldrh	r3, [r7, #6]
 800257e:	211f      	movs	r1, #31
 8002580:	4618      	mov	r0, r3
 8002582:	f7ff fea1 	bl	80022c8 <stmpe811_ClearGlobalIT>
}
 8002586:	bf00      	nop
 8002588:	3708      	adds	r7, #8
 800258a:	46bd      	mov	sp, r7
 800258c:	bd80      	pop	{r7, pc}
	...

08002590 <stmpe811_GetInstance>:
  *         and return its index  
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Index of the device instance if registered, 0xFF if not.
  */
static uint8_t stmpe811_GetInstance(uint16_t DeviceAddr)
{
 8002590:	b480      	push	{r7}
 8002592:	b085      	sub	sp, #20
 8002594:	af00      	add	r7, sp, #0
 8002596:	4603      	mov	r3, r0
 8002598:	80fb      	strh	r3, [r7, #6]
  uint8_t idx = 0;
 800259a:	2300      	movs	r3, #0
 800259c:	73fb      	strb	r3, [r7, #15]
  
  /* Check all the registered instances */
  for(idx = 0; idx < STMPE811_MAX_INSTANCE ; idx ++)
 800259e:	2300      	movs	r3, #0
 80025a0:	73fb      	strb	r3, [r7, #15]
 80025a2:	e00b      	b.n	80025bc <stmpe811_GetInstance+0x2c>
  {
    if(stmpe811[idx] == DeviceAddr)
 80025a4:	7bfb      	ldrb	r3, [r7, #15]
 80025a6:	4a0a      	ldr	r2, [pc, #40]	; (80025d0 <stmpe811_GetInstance+0x40>)
 80025a8:	5cd3      	ldrb	r3, [r2, r3]
 80025aa:	b29b      	uxth	r3, r3
 80025ac:	88fa      	ldrh	r2, [r7, #6]
 80025ae:	429a      	cmp	r2, r3
 80025b0:	d101      	bne.n	80025b6 <stmpe811_GetInstance+0x26>
    {
      return idx; 
 80025b2:	7bfb      	ldrb	r3, [r7, #15]
 80025b4:	e006      	b.n	80025c4 <stmpe811_GetInstance+0x34>
  for(idx = 0; idx < STMPE811_MAX_INSTANCE ; idx ++)
 80025b6:	7bfb      	ldrb	r3, [r7, #15]
 80025b8:	3301      	adds	r3, #1
 80025ba:	73fb      	strb	r3, [r7, #15]
 80025bc:	7bfb      	ldrb	r3, [r7, #15]
 80025be:	2b01      	cmp	r3, #1
 80025c0:	d9f0      	bls.n	80025a4 <stmpe811_GetInstance+0x14>
    }
  }
  
  return 0xFF;
 80025c2:	23ff      	movs	r3, #255	; 0xff
}
 80025c4:	4618      	mov	r0, r3
 80025c6:	3714      	adds	r7, #20
 80025c8:	46bd      	mov	sp, r7
 80025ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ce:	4770      	bx	lr
 80025d0:	200003f8 	.word	0x200003f8

080025d4 <BSP_LED_Init>:
  *   This parameter can be one of following parameters:
  *     @arg LED3
  *     @arg LED4
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b08a      	sub	sp, #40	; 0x28
 80025d8:	af00      	add	r7, sp, #0
 80025da:	4603      	mov	r3, r0
 80025dc:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 80025de:	79fb      	ldrb	r3, [r7, #7]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d10e      	bne.n	8002602 <BSP_LED_Init+0x2e>
 80025e4:	2300      	movs	r3, #0
 80025e6:	613b      	str	r3, [r7, #16]
 80025e8:	4b21      	ldr	r3, [pc, #132]	; (8002670 <BSP_LED_Init+0x9c>)
 80025ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ec:	4a20      	ldr	r2, [pc, #128]	; (8002670 <BSP_LED_Init+0x9c>)
 80025ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80025f2:	6313      	str	r3, [r2, #48]	; 0x30
 80025f4:	4b1e      	ldr	r3, [pc, #120]	; (8002670 <BSP_LED_Init+0x9c>)
 80025f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025fc:	613b      	str	r3, [r7, #16]
 80025fe:	693b      	ldr	r3, [r7, #16]
 8002600:	e010      	b.n	8002624 <BSP_LED_Init+0x50>
 8002602:	79fb      	ldrb	r3, [r7, #7]
 8002604:	2b01      	cmp	r3, #1
 8002606:	d10d      	bne.n	8002624 <BSP_LED_Init+0x50>
 8002608:	2300      	movs	r3, #0
 800260a:	60fb      	str	r3, [r7, #12]
 800260c:	4b18      	ldr	r3, [pc, #96]	; (8002670 <BSP_LED_Init+0x9c>)
 800260e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002610:	4a17      	ldr	r2, [pc, #92]	; (8002670 <BSP_LED_Init+0x9c>)
 8002612:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002616:	6313      	str	r3, [r2, #48]	; 0x30
 8002618:	4b15      	ldr	r3, [pc, #84]	; (8002670 <BSP_LED_Init+0x9c>)
 800261a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800261c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002620:	60fb      	str	r3, [r7, #12]
 8002622:	68fb      	ldr	r3, [r7, #12]

  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 8002624:	79fb      	ldrb	r3, [r7, #7]
 8002626:	4a13      	ldr	r2, [pc, #76]	; (8002674 <BSP_LED_Init+0xa0>)
 8002628:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800262c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800262e:	2301      	movs	r3, #1
 8002630:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002632:	2301      	movs	r3, #1
 8002634:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8002636:	2302      	movs	r3, #2
 8002638:	623b      	str	r3, [r7, #32]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 800263a:	79fb      	ldrb	r3, [r7, #7]
 800263c:	4a0e      	ldr	r2, [pc, #56]	; (8002678 <BSP_LED_Init+0xa4>)
 800263e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002642:	f107 0214 	add.w	r2, r7, #20
 8002646:	4611      	mov	r1, r2
 8002648:	4618      	mov	r0, r3
 800264a:	f002 fa89 	bl	8004b60 <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 800264e:	79fb      	ldrb	r3, [r7, #7]
 8002650:	4a09      	ldr	r2, [pc, #36]	; (8002678 <BSP_LED_Init+0xa4>)
 8002652:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002656:	79fb      	ldrb	r3, [r7, #7]
 8002658:	4a06      	ldr	r2, [pc, #24]	; (8002674 <BSP_LED_Init+0xa0>)
 800265a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800265e:	2200      	movs	r2, #0
 8002660:	4619      	mov	r1, r3
 8002662:	f002 fc41 	bl	8004ee8 <HAL_GPIO_WritePin>
}
 8002666:	bf00      	nop
 8002668:	3728      	adds	r7, #40	; 0x28
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}
 800266e:	bf00      	nop
 8002670:	40023800 	.word	0x40023800
 8002674:	08008cf0 	.word	0x08008cf0
 8002678:	20000160 	.word	0x20000160

0800267c <BSP_LED_On>:
  *   This parameter can be one of following parameters:
  *     @arg LED3
  *     @arg LED4 
  */
void BSP_LED_On(Led_TypeDef Led)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b082      	sub	sp, #8
 8002680:	af00      	add	r7, sp, #0
 8002682:	4603      	mov	r3, r0
 8002684:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET); 
 8002686:	79fb      	ldrb	r3, [r7, #7]
 8002688:	4a07      	ldr	r2, [pc, #28]	; (80026a8 <BSP_LED_On+0x2c>)
 800268a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800268e:	79fb      	ldrb	r3, [r7, #7]
 8002690:	4a06      	ldr	r2, [pc, #24]	; (80026ac <BSP_LED_On+0x30>)
 8002692:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002696:	2201      	movs	r2, #1
 8002698:	4619      	mov	r1, r3
 800269a:	f002 fc25 	bl	8004ee8 <HAL_GPIO_WritePin>
}
 800269e:	bf00      	nop
 80026a0:	3708      	adds	r7, #8
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd80      	pop	{r7, pc}
 80026a6:	bf00      	nop
 80026a8:	20000160 	.word	0x20000160
 80026ac:	08008cf0 	.word	0x08008cf0

080026b0 <BSP_LED_Off>:
  *   This parameter can be one of following parameters:
  *     @arg LED3
  *     @arg LED4
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b082      	sub	sp, #8
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	4603      	mov	r3, r0
 80026b8:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 80026ba:	79fb      	ldrb	r3, [r7, #7]
 80026bc:	4a07      	ldr	r2, [pc, #28]	; (80026dc <BSP_LED_Off+0x2c>)
 80026be:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80026c2:	79fb      	ldrb	r3, [r7, #7]
 80026c4:	4a06      	ldr	r2, [pc, #24]	; (80026e0 <BSP_LED_Off+0x30>)
 80026c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80026ca:	2200      	movs	r2, #0
 80026cc:	4619      	mov	r1, r3
 80026ce:	f002 fc0b 	bl	8004ee8 <HAL_GPIO_WritePin>
}
 80026d2:	bf00      	nop
 80026d4:	3708      	adds	r7, #8
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}
 80026da:	bf00      	nop
 80026dc:	20000160 	.word	0x20000160
 80026e0:	08008cf0 	.word	0x08008cf0

080026e4 <BSP_LED_Toggle>:
  *   This parameter can be one of following parameters:
  *     @arg LED3
  *     @arg LED4  
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b082      	sub	sp, #8
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	4603      	mov	r3, r0
 80026ec:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 80026ee:	79fb      	ldrb	r3, [r7, #7]
 80026f0:	4a07      	ldr	r2, [pc, #28]	; (8002710 <BSP_LED_Toggle+0x2c>)
 80026f2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80026f6:	79fb      	ldrb	r3, [r7, #7]
 80026f8:	4906      	ldr	r1, [pc, #24]	; (8002714 <BSP_LED_Toggle+0x30>)
 80026fa:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80026fe:	4619      	mov	r1, r3
 8002700:	4610      	mov	r0, r2
 8002702:	f002 fc0a 	bl	8004f1a <HAL_GPIO_TogglePin>
}
 8002706:	bf00      	nop
 8002708:	3708      	adds	r7, #8
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}
 800270e:	bf00      	nop
 8002710:	20000160 	.word	0x20000160
 8002714:	08008cf0 	.word	0x08008cf0

08002718 <I2Cx_MspInit>:
/**
  * @brief  I2Cx MSP Initialization
  * @param  hi2c: I2C handle
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *hi2c)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b08a      	sub	sp, #40	; 0x28
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
  
  I2C_HandleTypeDef* pI2cHandle;
  pI2cHandle = &I2cHandle;
#endif /* EE_M24LR64 */

  if (hi2c->Instance == DISCOVERY_I2Cx)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4a33      	ldr	r2, [pc, #204]	; (80027f4 <I2Cx_MspInit+0xdc>)
 8002726:	4293      	cmp	r3, r2
 8002728:	d15f      	bne.n	80027ea <I2Cx_MspInit+0xd2>
  {
    /* Configure the GPIOs ---------------------------------------------------*/ 
    /* Enable GPIO clock */
    DISCOVERY_I2Cx_SDA_GPIO_CLK_ENABLE();
 800272a:	2300      	movs	r3, #0
 800272c:	613b      	str	r3, [r7, #16]
 800272e:	4b32      	ldr	r3, [pc, #200]	; (80027f8 <I2Cx_MspInit+0xe0>)
 8002730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002732:	4a31      	ldr	r2, [pc, #196]	; (80027f8 <I2Cx_MspInit+0xe0>)
 8002734:	f043 0304 	orr.w	r3, r3, #4
 8002738:	6313      	str	r3, [r2, #48]	; 0x30
 800273a:	4b2f      	ldr	r3, [pc, #188]	; (80027f8 <I2Cx_MspInit+0xe0>)
 800273c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800273e:	f003 0304 	and.w	r3, r3, #4
 8002742:	613b      	str	r3, [r7, #16]
 8002744:	693b      	ldr	r3, [r7, #16]
    DISCOVERY_I2Cx_SCL_GPIO_CLK_ENABLE();
 8002746:	2300      	movs	r3, #0
 8002748:	60fb      	str	r3, [r7, #12]
 800274a:	4b2b      	ldr	r3, [pc, #172]	; (80027f8 <I2Cx_MspInit+0xe0>)
 800274c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800274e:	4a2a      	ldr	r2, [pc, #168]	; (80027f8 <I2Cx_MspInit+0xe0>)
 8002750:	f043 0301 	orr.w	r3, r3, #1
 8002754:	6313      	str	r3, [r2, #48]	; 0x30
 8002756:	4b28      	ldr	r3, [pc, #160]	; (80027f8 <I2Cx_MspInit+0xe0>)
 8002758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800275a:	f003 0301 	and.w	r3, r3, #1
 800275e:	60fb      	str	r3, [r7, #12]
 8002760:	68fb      	ldr	r3, [r7, #12]
      
    /* Configure I2C Tx as alternate function  */
    GPIO_InitStruct.Pin       = DISCOVERY_I2Cx_SCL_PIN;
 8002762:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002766:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_OD;
 8002768:	2312      	movs	r3, #18
 800276a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull      = GPIO_NOPULL;
 800276c:	2300      	movs	r3, #0
 800276e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed     = GPIO_SPEED_FAST;
 8002770:	2302      	movs	r3, #2
 8002772:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8002774:	2304      	movs	r3, #4
 8002776:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_GPIO_PORT, &GPIO_InitStruct);
 8002778:	f107 0314 	add.w	r3, r7, #20
 800277c:	4619      	mov	r1, r3
 800277e:	481f      	ldr	r0, [pc, #124]	; (80027fc <I2Cx_MspInit+0xe4>)
 8002780:	f002 f9ee 	bl	8004b60 <HAL_GPIO_Init>
      
    /* Configure I2C Rx as alternate function  */
    GPIO_InitStruct.Pin = DISCOVERY_I2Cx_SDA_PIN;
 8002784:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002788:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(DISCOVERY_I2Cx_SDA_GPIO_PORT, &GPIO_InitStruct);
 800278a:	f107 0314 	add.w	r3, r7, #20
 800278e:	4619      	mov	r1, r3
 8002790:	481b      	ldr	r0, [pc, #108]	; (8002800 <I2Cx_MspInit+0xe8>)
 8002792:	f002 f9e5 	bl	8004b60 <HAL_GPIO_Init>
    
    
    /* Configure the Discovery I2Cx peripheral -------------------------------*/ 
    /* Enable I2C3 clock */
    DISCOVERY_I2Cx_CLOCK_ENABLE();
 8002796:	2300      	movs	r3, #0
 8002798:	60bb      	str	r3, [r7, #8]
 800279a:	4b17      	ldr	r3, [pc, #92]	; (80027f8 <I2Cx_MspInit+0xe0>)
 800279c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800279e:	4a16      	ldr	r2, [pc, #88]	; (80027f8 <I2Cx_MspInit+0xe0>)
 80027a0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80027a4:	6413      	str	r3, [r2, #64]	; 0x40
 80027a6:	4b14      	ldr	r3, [pc, #80]	; (80027f8 <I2Cx_MspInit+0xe0>)
 80027a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027aa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80027ae:	60bb      	str	r3, [r7, #8]
 80027b0:	68bb      	ldr	r3, [r7, #8]
    
    /* Force the I2C Peripheral Clock Reset */  
    DISCOVERY_I2Cx_FORCE_RESET();
 80027b2:	4b11      	ldr	r3, [pc, #68]	; (80027f8 <I2Cx_MspInit+0xe0>)
 80027b4:	6a1b      	ldr	r3, [r3, #32]
 80027b6:	4a10      	ldr	r2, [pc, #64]	; (80027f8 <I2Cx_MspInit+0xe0>)
 80027b8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80027bc:	6213      	str	r3, [r2, #32]
      
    /* Release the I2C Peripheral Clock Reset */  
    DISCOVERY_I2Cx_RELEASE_RESET(); 
 80027be:	4b0e      	ldr	r3, [pc, #56]	; (80027f8 <I2Cx_MspInit+0xe0>)
 80027c0:	6a1b      	ldr	r3, [r3, #32]
 80027c2:	4a0d      	ldr	r2, [pc, #52]	; (80027f8 <I2Cx_MspInit+0xe0>)
 80027c4:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80027c8:	6213      	str	r3, [r2, #32]
    
    /* Enable and set Discovery I2Cx Interrupt to the lowest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 80027ca:	2200      	movs	r2, #0
 80027cc:	210f      	movs	r1, #15
 80027ce:	2048      	movs	r0, #72	; 0x48
 80027d0:	f001 fd3b 	bl	800424a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 80027d4:	2048      	movs	r0, #72	; 0x48
 80027d6:	f001 fd54 	bl	8004282 <HAL_NVIC_EnableIRQ>
    
    /* Enable and set Discovery I2Cx Interrupt to the lowest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 80027da:	2200      	movs	r2, #0
 80027dc:	210f      	movs	r1, #15
 80027de:	2049      	movs	r0, #73	; 0x49
 80027e0:	f001 fd33 	bl	800424a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);  
 80027e4:	2049      	movs	r0, #73	; 0x49
 80027e6:	f001 fd4c 	bl	8004282 <HAL_NVIC_EnableIRQ>
    /* Configure and enable I2C DMA RX Channel interrupt */
    HAL_NVIC_SetPriority((IRQn_Type)(EEPROM_I2C_DMA_RX_IRQn), EEPROM_I2C_DMA_PREPRIO, 0);
    HAL_NVIC_EnableIRQ((IRQn_Type)(EEPROM_I2C_DMA_RX_IRQn));
#endif /* EE_M24LR64 */
  }
}
 80027ea:	bf00      	nop
 80027ec:	3728      	adds	r7, #40	; 0x28
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}
 80027f2:	bf00      	nop
 80027f4:	40005c00 	.word	0x40005c00
 80027f8:	40023800 	.word	0x40023800
 80027fc:	40020000 	.word	0x40020000
 8002800:	40020800 	.word	0x40020800

08002804 <I2Cx_Init>:

/**
  * @brief  I2Cx Bus initialization.
  */
static void I2Cx_Init(void)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 8002808:	4814      	ldr	r0, [pc, #80]	; (800285c <I2Cx_Init+0x58>)
 800280a:	f003 f849 	bl	80058a0 <HAL_I2C_GetState>
 800280e:	4603      	mov	r3, r0
 8002810:	2b00      	cmp	r3, #0
 8002812:	d121      	bne.n	8002858 <I2Cx_Init+0x54>
  {
    I2cHandle.Instance              = DISCOVERY_I2Cx;
 8002814:	4b11      	ldr	r3, [pc, #68]	; (800285c <I2Cx_Init+0x58>)
 8002816:	4a12      	ldr	r2, [pc, #72]	; (8002860 <I2Cx_Init+0x5c>)
 8002818:	601a      	str	r2, [r3, #0]
    I2cHandle.Init.ClockSpeed       = BSP_I2C_SPEED;
 800281a:	4b10      	ldr	r3, [pc, #64]	; (800285c <I2Cx_Init+0x58>)
 800281c:	4a11      	ldr	r2, [pc, #68]	; (8002864 <I2Cx_Init+0x60>)
 800281e:	605a      	str	r2, [r3, #4]
    I2cHandle.Init.DutyCycle        = I2C_DUTYCYCLE_2;
 8002820:	4b0e      	ldr	r3, [pc, #56]	; (800285c <I2Cx_Init+0x58>)
 8002822:	2200      	movs	r2, #0
 8002824:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.OwnAddress1      = 0;
 8002826:	4b0d      	ldr	r3, [pc, #52]	; (800285c <I2Cx_Init+0x58>)
 8002828:	2200      	movs	r2, #0
 800282a:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 800282c:	4b0b      	ldr	r3, [pc, #44]	; (800285c <I2Cx_Init+0x58>)
 800282e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002832:	611a      	str	r2, [r3, #16]
    I2cHandle.Init.DualAddressMode  = I2C_DUALADDRESS_DISABLED;
 8002834:	4b09      	ldr	r3, [pc, #36]	; (800285c <I2Cx_Init+0x58>)
 8002836:	2200      	movs	r2, #0
 8002838:	615a      	str	r2, [r3, #20]
    I2cHandle.Init.OwnAddress2      = 0;
 800283a:	4b08      	ldr	r3, [pc, #32]	; (800285c <I2Cx_Init+0x58>)
 800283c:	2200      	movs	r2, #0
 800283e:	619a      	str	r2, [r3, #24]
    I2cHandle.Init.GeneralCallMode  = I2C_GENERALCALL_DISABLED;
 8002840:	4b06      	ldr	r3, [pc, #24]	; (800285c <I2Cx_Init+0x58>)
 8002842:	2200      	movs	r2, #0
 8002844:	61da      	str	r2, [r3, #28]
    I2cHandle.Init.NoStretchMode    = I2C_NOSTRETCH_DISABLED;  
 8002846:	4b05      	ldr	r3, [pc, #20]	; (800285c <I2Cx_Init+0x58>)
 8002848:	2200      	movs	r2, #0
 800284a:	621a      	str	r2, [r3, #32]
    
    /* Init the I2C */
    I2Cx_MspInit(&I2cHandle);
 800284c:	4803      	ldr	r0, [pc, #12]	; (800285c <I2Cx_Init+0x58>)
 800284e:	f7ff ff63 	bl	8002718 <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 8002852:	4802      	ldr	r0, [pc, #8]	; (800285c <I2Cx_Init+0x58>)
 8002854:	f002 fb7c 	bl	8004f50 <HAL_I2C_Init>
  }
}
 8002858:	bf00      	nop
 800285a:	bd80      	pop	{r7, pc}
 800285c:	200003fc 	.word	0x200003fc
 8002860:	40005c00 	.word	0x40005c00
 8002864:	000186a0 	.word	0x000186a0

08002868 <I2Cx_ITConfig>:

/**
  * @brief  Configures Interruption pin for I2C communication.
  */
static void I2Cx_ITConfig(void)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b086      	sub	sp, #24
 800286c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;
    
  /* Enable the GPIO EXTI Clock */
  STMPE811_INT_CLK_ENABLE();
 800286e:	2300      	movs	r3, #0
 8002870:	603b      	str	r3, [r7, #0]
 8002872:	4b13      	ldr	r3, [pc, #76]	; (80028c0 <I2Cx_ITConfig+0x58>)
 8002874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002876:	4a12      	ldr	r2, [pc, #72]	; (80028c0 <I2Cx_ITConfig+0x58>)
 8002878:	f043 0301 	orr.w	r3, r3, #1
 800287c:	6313      	str	r3, [r2, #48]	; 0x30
 800287e:	4b10      	ldr	r3, [pc, #64]	; (80028c0 <I2Cx_ITConfig+0x58>)
 8002880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002882:	f003 0301 	and.w	r3, r3, #1
 8002886:	603b      	str	r3, [r7, #0]
 8002888:	683b      	ldr	r3, [r7, #0]
  
  GPIO_InitStruct.Pin   = STMPE811_INT_PIN;
 800288a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800288e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull  = GPIO_PULLUP;
 8002890:	2301      	movs	r3, #1
 8002892:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 8002894:	2300      	movs	r3, #0
 8002896:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode  = GPIO_MODE_IT_FALLING;
 8002898:	4b0a      	ldr	r3, [pc, #40]	; (80028c4 <I2Cx_ITConfig+0x5c>)
 800289a:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(STMPE811_INT_GPIO_PORT, &GPIO_InitStruct);
 800289c:	1d3b      	adds	r3, r7, #4
 800289e:	4619      	mov	r1, r3
 80028a0:	4809      	ldr	r0, [pc, #36]	; (80028c8 <I2Cx_ITConfig+0x60>)
 80028a2:	f002 f95d 	bl	8004b60 <HAL_GPIO_Init>
    
  /* Enable and set GPIO EXTI Interrupt to the highest priority */
  HAL_NVIC_SetPriority((IRQn_Type)(STMPE811_INT_EXTI), 0x0F, 0x00);
 80028a6:	2200      	movs	r2, #0
 80028a8:	210f      	movs	r1, #15
 80028aa:	2028      	movs	r0, #40	; 0x28
 80028ac:	f001 fccd 	bl	800424a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ((IRQn_Type)(STMPE811_INT_EXTI));
 80028b0:	2028      	movs	r0, #40	; 0x28
 80028b2:	f001 fce6 	bl	8004282 <HAL_NVIC_EnableIRQ>
}
 80028b6:	bf00      	nop
 80028b8:	3718      	adds	r7, #24
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bd80      	pop	{r7, pc}
 80028be:	bf00      	nop
 80028c0:	40023800 	.word	0x40023800
 80028c4:	10210000 	.word	0x10210000
 80028c8:	40020000 	.word	0x40020000

080028cc <I2Cx_WriteData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @param  Value: The target register value to be written 
  */
static void I2Cx_WriteData(uint8_t Addr, uint8_t Reg, uint8_t Value)
  {
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b088      	sub	sp, #32
 80028d0:	af04      	add	r7, sp, #16
 80028d2:	4603      	mov	r3, r0
 80028d4:	71fb      	strb	r3, [r7, #7]
 80028d6:	460b      	mov	r3, r1
 80028d8:	71bb      	strb	r3, [r7, #6]
 80028da:	4613      	mov	r3, r2
 80028dc:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 80028de:	2300      	movs	r3, #0
 80028e0:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout); 
 80028e2:	79fb      	ldrb	r3, [r7, #7]
 80028e4:	b299      	uxth	r1, r3
 80028e6:	79bb      	ldrb	r3, [r7, #6]
 80028e8:	b29a      	uxth	r2, r3
 80028ea:	4b0b      	ldr	r3, [pc, #44]	; (8002918 <I2Cx_WriteData+0x4c>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	9302      	str	r3, [sp, #8]
 80028f0:	2301      	movs	r3, #1
 80028f2:	9301      	str	r3, [sp, #4]
 80028f4:	1d7b      	adds	r3, r7, #5
 80028f6:	9300      	str	r3, [sp, #0]
 80028f8:	2301      	movs	r3, #1
 80028fa:	4808      	ldr	r0, [pc, #32]	; (800291c <I2Cx_WriteData+0x50>)
 80028fc:	f002 fcb0 	bl	8005260 <HAL_I2C_Mem_Write>
 8002900:	4603      	mov	r3, r0
 8002902:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8002904:	7bfb      	ldrb	r3, [r7, #15]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d001      	beq.n	800290e <I2Cx_WriteData+0x42>
  {
    /* Re-Initialize the BUS */
    I2Cx_Error();
 800290a:	f000 f863 	bl	80029d4 <I2Cx_Error>
  }        
}
 800290e:	bf00      	nop
 8002910:	3710      	adds	r7, #16
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}
 8002916:	bf00      	nop
 8002918:	20000168 	.word	0x20000168
 800291c:	200003fc 	.word	0x200003fc

08002920 <I2Cx_ReadData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @retval Data read at register address
  */
static uint8_t I2Cx_ReadData(uint8_t Addr, uint8_t Reg)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b088      	sub	sp, #32
 8002924:	af04      	add	r7, sp, #16
 8002926:	4603      	mov	r3, r0
 8002928:	460a      	mov	r2, r1
 800292a:	71fb      	strb	r3, [r7, #7]
 800292c:	4613      	mov	r3, r2
 800292e:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002930:	2300      	movs	r3, #0
 8002932:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 8002934:	2300      	movs	r3, #0
 8002936:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, I2cxTimeout);
 8002938:	79fb      	ldrb	r3, [r7, #7]
 800293a:	b299      	uxth	r1, r3
 800293c:	79bb      	ldrb	r3, [r7, #6]
 800293e:	b29a      	uxth	r2, r3
 8002940:	4b0b      	ldr	r3, [pc, #44]	; (8002970 <I2Cx_ReadData+0x50>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	9302      	str	r3, [sp, #8]
 8002946:	2301      	movs	r3, #1
 8002948:	9301      	str	r3, [sp, #4]
 800294a:	f107 030e 	add.w	r3, r7, #14
 800294e:	9300      	str	r3, [sp, #0]
 8002950:	2301      	movs	r3, #1
 8002952:	4808      	ldr	r0, [pc, #32]	; (8002974 <I2Cx_ReadData+0x54>)
 8002954:	f002 fd7e 	bl	8005454 <HAL_I2C_Mem_Read>
 8002958:	4603      	mov	r3, r0
 800295a:	73fb      	strb	r3, [r7, #15]
 
  /* Check the communication status */
  if(status != HAL_OK)
 800295c:	7bfb      	ldrb	r3, [r7, #15]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d001      	beq.n	8002966 <I2Cx_ReadData+0x46>
  {
    /* Re-Initialize the BUS */
    I2Cx_Error();
 8002962:	f000 f837 	bl	80029d4 <I2Cx_Error>
  
  }
  return value;
 8002966:	7bbb      	ldrb	r3, [r7, #14]
}
 8002968:	4618      	mov	r0, r3
 800296a:	3710      	adds	r7, #16
 800296c:	46bd      	mov	sp, r7
 800296e:	bd80      	pop	{r7, pc}
 8002970:	20000168 	.word	0x20000168
 8002974:	200003fc 	.word	0x200003fc

08002978 <I2Cx_ReadBuffer>:
  * @param  pBuffer: pointer to read data buffer
  * @param  Length: length of the data
  * @retval 0 if no problems to read multiple data
  */
static uint8_t I2Cx_ReadBuffer(uint8_t Addr, uint8_t Reg, uint8_t *pBuffer, uint16_t Length)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b088      	sub	sp, #32
 800297c:	af04      	add	r7, sp, #16
 800297e:	603a      	str	r2, [r7, #0]
 8002980:	461a      	mov	r2, r3
 8002982:	4603      	mov	r3, r0
 8002984:	71fb      	strb	r3, [r7, #7]
 8002986:	460b      	mov	r3, r1
 8002988:	71bb      	strb	r3, [r7, #6]
 800298a:	4613      	mov	r3, r2
 800298c:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800298e:	2300      	movs	r3, #0
 8002990:	73fb      	strb	r3, [r7, #15]

  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, pBuffer, Length, I2cxTimeout);
 8002992:	79fb      	ldrb	r3, [r7, #7]
 8002994:	b299      	uxth	r1, r3
 8002996:	79bb      	ldrb	r3, [r7, #6]
 8002998:	b29a      	uxth	r2, r3
 800299a:	4b0c      	ldr	r3, [pc, #48]	; (80029cc <I2Cx_ReadBuffer+0x54>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	9302      	str	r3, [sp, #8]
 80029a0:	88bb      	ldrh	r3, [r7, #4]
 80029a2:	9301      	str	r3, [sp, #4]
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	9300      	str	r3, [sp, #0]
 80029a8:	2301      	movs	r3, #1
 80029aa:	4809      	ldr	r0, [pc, #36]	; (80029d0 <I2Cx_ReadBuffer+0x58>)
 80029ac:	f002 fd52 	bl	8005454 <HAL_I2C_Mem_Read>
 80029b0:	4603      	mov	r3, r0
 80029b2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status == HAL_OK)
 80029b4:	7bfb      	ldrb	r3, [r7, #15]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d101      	bne.n	80029be <I2Cx_ReadBuffer+0x46>
  {
    return 0;
 80029ba:	2300      	movs	r3, #0
 80029bc:	e002      	b.n	80029c4 <I2Cx_ReadBuffer+0x4c>
  }
  else
  {
    /* Re-Initialize the BUS */
    I2Cx_Error();
 80029be:	f000 f809 	bl	80029d4 <I2Cx_Error>

    return 1;
 80029c2:	2301      	movs	r3, #1
  }
}
 80029c4:	4618      	mov	r0, r3
 80029c6:	3710      	adds	r7, #16
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bd80      	pop	{r7, pc}
 80029cc:	20000168 	.word	0x20000168
 80029d0:	200003fc 	.word	0x200003fc

080029d4 <I2Cx_Error>:

/**
  * @brief  I2Cx error treatment function
  */
static void I2Cx_Error(void)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_I2C_DeInit(&I2cHandle);
 80029d8:	4803      	ldr	r0, [pc, #12]	; (80029e8 <I2Cx_Error+0x14>)
 80029da:	f002 fbfd 	bl	80051d8 <HAL_I2C_DeInit>
  
  /* Re-Initialize the SPI communication BUS */
  I2Cx_Init();
 80029de:	f7ff ff11 	bl	8002804 <I2Cx_Init>
}
 80029e2:	bf00      	nop
 80029e4:	bd80      	pop	{r7, pc}
 80029e6:	bf00      	nop
 80029e8:	200003fc 	.word	0x200003fc

080029ec <SPIx_Init>:

/**
  * @brief  SPIx Bus initialization
  */
static void SPIx_Init(void)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 80029f0:	4819      	ldr	r0, [pc, #100]	; (8002a58 <SPIx_Init+0x6c>)
 80029f2:	f005 f9e2 	bl	8007dba <HAL_SPI_GetState>
 80029f6:	4603      	mov	r3, r0
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d12b      	bne.n	8002a54 <SPIx_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPIx;
 80029fc:	4b16      	ldr	r3, [pc, #88]	; (8002a58 <SPIx_Init+0x6c>)
 80029fe:	4a17      	ldr	r2, [pc, #92]	; (8002a5c <SPIx_Init+0x70>)
 8002a00:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz 
    */  
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002a02:	4b15      	ldr	r3, [pc, #84]	; (8002a58 <SPIx_Init+0x6c>)
 8002a04:	2218      	movs	r2, #24
 8002a06:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8002a08:	4b13      	ldr	r3, [pc, #76]	; (8002a58 <SPIx_Init+0x6c>)
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 8002a0e:	4b12      	ldr	r3, [pc, #72]	; (8002a58 <SPIx_Init+0x6c>)
 8002a10:	2200      	movs	r2, #0
 8002a12:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 8002a14:	4b10      	ldr	r3, [pc, #64]	; (8002a58 <SPIx_Init+0x6c>)
 8002a16:	2200      	movs	r2, #0
 8002a18:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8002a1a:	4b0f      	ldr	r3, [pc, #60]	; (8002a58 <SPIx_Init+0x6c>)
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	629a      	str	r2, [r3, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 8002a20:	4b0d      	ldr	r3, [pc, #52]	; (8002a58 <SPIx_Init+0x6c>)
 8002a22:	2207      	movs	r2, #7
 8002a24:	62da      	str	r2, [r3, #44]	; 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 8002a26:	4b0c      	ldr	r3, [pc, #48]	; (8002a58 <SPIx_Init+0x6c>)
 8002a28:	2200      	movs	r2, #0
 8002a2a:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 8002a2c:	4b0a      	ldr	r3, [pc, #40]	; (8002a58 <SPIx_Init+0x6c>)
 8002a2e:	2200      	movs	r2, #0
 8002a30:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 8002a32:	4b09      	ldr	r3, [pc, #36]	; (8002a58 <SPIx_Init+0x6c>)
 8002a34:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002a38:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 8002a3a:	4b07      	ldr	r3, [pc, #28]	; (8002a58 <SPIx_Init+0x6c>)
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	625a      	str	r2, [r3, #36]	; 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 8002a40:	4b05      	ldr	r3, [pc, #20]	; (8002a58 <SPIx_Init+0x6c>)
 8002a42:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002a46:	605a      	str	r2, [r3, #4]
  
    SPIx_MspInit(&SpiHandle);
 8002a48:	4803      	ldr	r0, [pc, #12]	; (8002a58 <SPIx_Init+0x6c>)
 8002a4a:	f000 f853 	bl	8002af4 <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 8002a4e:	4802      	ldr	r0, [pc, #8]	; (8002a58 <SPIx_Init+0x6c>)
 8002a50:	f004 fc29 	bl	80072a6 <HAL_SPI_Init>
  } 
}
 8002a54:	bf00      	nop
 8002a56:	bd80      	pop	{r7, pc}
 8002a58:	20000450 	.word	0x20000450
 8002a5c:	40015000 	.word	0x40015000

08002a60 <SPIx_Read>:
  * @brief  Reads 4 bytes from device.
  * @param  ReadSize: Number of bytes to read (max 4 bytes)
  * @retval Value read on the SPI
  */
static uint32_t SPIx_Read(uint8_t ReadSize)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b084      	sub	sp, #16
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	4603      	mov	r3, r0
 8002a68:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	73fb      	strb	r3, [r7, #15]
  uint32_t readvalue;
  
  status = HAL_SPI_Receive(&SpiHandle, (uint8_t*) &readvalue, ReadSize, SpixTimeout);
 8002a6e:	79fb      	ldrb	r3, [r7, #7]
 8002a70:	b29a      	uxth	r2, r3
 8002a72:	4b09      	ldr	r3, [pc, #36]	; (8002a98 <SPIx_Read+0x38>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f107 0108 	add.w	r1, r7, #8
 8002a7a:	4808      	ldr	r0, [pc, #32]	; (8002a9c <SPIx_Read+0x3c>)
 8002a7c:	f004 fe10 	bl	80076a0 <HAL_SPI_Receive>
 8002a80:	4603      	mov	r3, r0
 8002a82:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8002a84:	7bfb      	ldrb	r3, [r7, #15]
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d001      	beq.n	8002a8e <SPIx_Read+0x2e>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 8002a8a:	f000 f827 	bl	8002adc <SPIx_Error>
  }
  
  return readvalue;
 8002a8e:	68bb      	ldr	r3, [r7, #8]
}
 8002a90:	4618      	mov	r0, r3
 8002a92:	3710      	adds	r7, #16
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bd80      	pop	{r7, pc}
 8002a98:	2000016c 	.word	0x2000016c
 8002a9c:	20000450 	.word	0x20000450

08002aa0 <SPIx_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPIx_Write(uint16_t Value)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b084      	sub	sp, #16
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002aaa:	2300      	movs	r3, #0
 8002aac:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpixTimeout);
 8002aae:	4b09      	ldr	r3, [pc, #36]	; (8002ad4 <SPIx_Write+0x34>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	1db9      	adds	r1, r7, #6
 8002ab4:	2201      	movs	r2, #1
 8002ab6:	4808      	ldr	r0, [pc, #32]	; (8002ad8 <SPIx_Write+0x38>)
 8002ab8:	f004 fc9c 	bl	80073f4 <HAL_SPI_Transmit>
 8002abc:	4603      	mov	r3, r0
 8002abe:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8002ac0:	7bfb      	ldrb	r3, [r7, #15]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d001      	beq.n	8002aca <SPIx_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 8002ac6:	f000 f809 	bl	8002adc <SPIx_Error>
  }
}
 8002aca:	bf00      	nop
 8002acc:	3710      	adds	r7, #16
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}
 8002ad2:	bf00      	nop
 8002ad4:	2000016c 	.word	0x2000016c
 8002ad8:	20000450 	.word	0x20000450

08002adc <SPIx_Error>:

/**
  * @brief  SPIx error treatment function.
  */
static void SPIx_Error(void)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8002ae0:	4803      	ldr	r0, [pc, #12]	; (8002af0 <SPIx_Error+0x14>)
 8002ae2:	f004 fc4b 	bl	800737c <HAL_SPI_DeInit>
  
  /* Re- Initialize the SPI communication BUS */
  SPIx_Init();
 8002ae6:	f7ff ff81 	bl	80029ec <SPIx_Init>
}
 8002aea:	bf00      	nop
 8002aec:	bd80      	pop	{r7, pc}
 8002aee:	bf00      	nop
 8002af0:	20000450 	.word	0x20000450

08002af4 <SPIx_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b08a      	sub	sp, #40	; 0x28
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 8002afc:	2300      	movs	r3, #0
 8002afe:	613b      	str	r3, [r7, #16]
 8002b00:	4b17      	ldr	r3, [pc, #92]	; (8002b60 <SPIx_MspInit+0x6c>)
 8002b02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b04:	4a16      	ldr	r2, [pc, #88]	; (8002b60 <SPIx_MspInit+0x6c>)
 8002b06:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002b0a:	6453      	str	r3, [r2, #68]	; 0x44
 8002b0c:	4b14      	ldr	r3, [pc, #80]	; (8002b60 <SPIx_MspInit+0x6c>)
 8002b0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b10:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b14:	613b      	str	r3, [r7, #16]
 8002b16:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 8002b18:	2300      	movs	r3, #0
 8002b1a:	60fb      	str	r3, [r7, #12]
 8002b1c:	4b10      	ldr	r3, [pc, #64]	; (8002b60 <SPIx_MspInit+0x6c>)
 8002b1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b20:	4a0f      	ldr	r2, [pc, #60]	; (8002b60 <SPIx_MspInit+0x6c>)
 8002b22:	f043 0320 	orr.w	r3, r3, #32
 8002b26:	6313      	str	r3, [r2, #48]	; 0x30
 8002b28:	4b0d      	ldr	r3, [pc, #52]	; (8002b60 <SPIx_MspInit+0x6c>)
 8002b2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b2c:	f003 0320 	and.w	r3, r3, #32
 8002b30:	60fb      	str	r3, [r7, #12]
 8002b32:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */    
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 8002b34:	f44f 7360 	mov.w	r3, #896	; 0x380
 8002b38:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 8002b3a:	2302      	movs	r3, #2
 8002b3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 8002b3e:	2302      	movs	r3, #2
 8002b40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 8002b42:	2301      	movs	r3, #1
 8002b44:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 8002b46:	2305      	movs	r3, #5
 8002b48:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 8002b4a:	f107 0314 	add.w	r3, r7, #20
 8002b4e:	4619      	mov	r1, r3
 8002b50:	4804      	ldr	r0, [pc, #16]	; (8002b64 <SPIx_MspInit+0x70>)
 8002b52:	f002 f805 	bl	8004b60 <HAL_GPIO_Init>
}
 8002b56:	bf00      	nop
 8002b58:	3728      	adds	r7, #40	; 0x28
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bd80      	pop	{r7, pc}
 8002b5e:	bf00      	nop
 8002b60:	40023800 	.word	0x40023800
 8002b64:	40021400 	.word	0x40021400

08002b68 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b088      	sub	sp, #32
 8002b6c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  if(Is_LCD_IO_Initialized == 0)
 8002b6e:	4b36      	ldr	r3, [pc, #216]	; (8002c48 <LCD_IO_Init+0xe0>)
 8002b70:	781b      	ldrb	r3, [r3, #0]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d164      	bne.n	8002c40 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1; 
 8002b76:	4b34      	ldr	r3, [pc, #208]	; (8002c48 <LCD_IO_Init+0xe0>)
 8002b78:	2201      	movs	r2, #1
 8002b7a:	701a      	strb	r2, [r3, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	60bb      	str	r3, [r7, #8]
 8002b80:	4b32      	ldr	r3, [pc, #200]	; (8002c4c <LCD_IO_Init+0xe4>)
 8002b82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b84:	4a31      	ldr	r2, [pc, #196]	; (8002c4c <LCD_IO_Init+0xe4>)
 8002b86:	f043 0308 	orr.w	r3, r3, #8
 8002b8a:	6313      	str	r3, [r2, #48]	; 0x30
 8002b8c:	4b2f      	ldr	r3, [pc, #188]	; (8002c4c <LCD_IO_Init+0xe4>)
 8002b8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b90:	f003 0308 	and.w	r3, r3, #8
 8002b94:	60bb      	str	r3, [r7, #8]
 8002b96:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 8002b98:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002b9c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8002ba6:	2302      	movs	r3, #2
 8002ba8:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 8002baa:	f107 030c 	add.w	r3, r7, #12
 8002bae:	4619      	mov	r1, r3
 8002bb0:	4827      	ldr	r0, [pc, #156]	; (8002c50 <LCD_IO_Init+0xe8>)
 8002bb2:	f001 ffd5 	bl	8004b60 <HAL_GPIO_Init>
    
    LCD_RDX_GPIO_CLK_ENABLE();
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	607b      	str	r3, [r7, #4]
 8002bba:	4b24      	ldr	r3, [pc, #144]	; (8002c4c <LCD_IO_Init+0xe4>)
 8002bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bbe:	4a23      	ldr	r2, [pc, #140]	; (8002c4c <LCD_IO_Init+0xe4>)
 8002bc0:	f043 0308 	orr.w	r3, r3, #8
 8002bc4:	6313      	str	r3, [r2, #48]	; 0x30
 8002bc6:	4b21      	ldr	r3, [pc, #132]	; (8002c4c <LCD_IO_Init+0xe4>)
 8002bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bca:	f003 0308 	and.w	r3, r3, #8
 8002bce:	607b      	str	r3, [r7, #4]
 8002bd0:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 8002bd2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002bd6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002bd8:	2301      	movs	r3, #1
 8002bda:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8002be0:	2302      	movs	r3, #2
 8002be2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8002be4:	f107 030c 	add.w	r3, r7, #12
 8002be8:	4619      	mov	r1, r3
 8002bea:	4819      	ldr	r0, [pc, #100]	; (8002c50 <LCD_IO_Init+0xe8>)
 8002bec:	f001 ffb8 	bl	8004b60 <HAL_GPIO_Init>
    
    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	603b      	str	r3, [r7, #0]
 8002bf4:	4b15      	ldr	r3, [pc, #84]	; (8002c4c <LCD_IO_Init+0xe4>)
 8002bf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bf8:	4a14      	ldr	r2, [pc, #80]	; (8002c4c <LCD_IO_Init+0xe4>)
 8002bfa:	f043 0304 	orr.w	r3, r3, #4
 8002bfe:	6313      	str	r3, [r2, #48]	; 0x30
 8002c00:	4b12      	ldr	r3, [pc, #72]	; (8002c4c <LCD_IO_Init+0xe4>)
 8002c02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c04:	f003 0304 	and.w	r3, r3, #4
 8002c08:	603b      	str	r3, [r7, #0]
 8002c0a:	683b      	ldr	r3, [r7, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8002c0c:	2304      	movs	r3, #4
 8002c0e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002c10:	2301      	movs	r3, #1
 8002c12:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8002c14:	2300      	movs	r3, #0
 8002c16:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8002c18:	2302      	movs	r3, #2
 8002c1a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8002c1c:	f107 030c 	add.w	r3, r7, #12
 8002c20:	4619      	mov	r1, r3
 8002c22:	480c      	ldr	r0, [pc, #48]	; (8002c54 <LCD_IO_Init+0xec>)
 8002c24:	f001 ff9c 	bl	8004b60 <HAL_GPIO_Init>
    
    /* Set or Reset the control line */
    LCD_CS_LOW();
 8002c28:	2200      	movs	r2, #0
 8002c2a:	2104      	movs	r1, #4
 8002c2c:	4809      	ldr	r0, [pc, #36]	; (8002c54 <LCD_IO_Init+0xec>)
 8002c2e:	f002 f95b 	bl	8004ee8 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 8002c32:	2201      	movs	r2, #1
 8002c34:	2104      	movs	r1, #4
 8002c36:	4807      	ldr	r0, [pc, #28]	; (8002c54 <LCD_IO_Init+0xec>)
 8002c38:	f002 f956 	bl	8004ee8 <HAL_GPIO_WritePin>
    
    SPIx_Init();
 8002c3c:	f7ff fed6 	bl	80029ec <SPIx_Init>
  }
}
 8002c40:	bf00      	nop
 8002c42:	3720      	adds	r7, #32
 8002c44:	46bd      	mov	sp, r7
 8002c46:	bd80      	pop	{r7, pc}
 8002c48:	200004a8 	.word	0x200004a8
 8002c4c:	40023800 	.word	0x40023800
 8002c50:	40020c00 	.word	0x40020c00
 8002c54:	40020800 	.word	0x40020800

08002c58 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue) 
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b082      	sub	sp, #8
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	4603      	mov	r3, r0
 8002c60:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8002c62:	2201      	movs	r2, #1
 8002c64:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002c68:	480a      	ldr	r0, [pc, #40]	; (8002c94 <LCD_IO_WriteData+0x3c>)
 8002c6a:	f002 f93d 	bl	8004ee8 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send data */  
  LCD_CS_LOW();
 8002c6e:	2200      	movs	r2, #0
 8002c70:	2104      	movs	r1, #4
 8002c72:	4809      	ldr	r0, [pc, #36]	; (8002c98 <LCD_IO_WriteData+0x40>)
 8002c74:	f002 f938 	bl	8004ee8 <HAL_GPIO_WritePin>
  SPIx_Write(RegValue);
 8002c78:	88fb      	ldrh	r3, [r7, #6]
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	f7ff ff10 	bl	8002aa0 <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8002c80:	2201      	movs	r2, #1
 8002c82:	2104      	movs	r1, #4
 8002c84:	4804      	ldr	r0, [pc, #16]	; (8002c98 <LCD_IO_WriteData+0x40>)
 8002c86:	f002 f92f 	bl	8004ee8 <HAL_GPIO_WritePin>
}
 8002c8a:	bf00      	nop
 8002c8c:	3708      	adds	r7, #8
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}
 8002c92:	bf00      	nop
 8002c94:	40020c00 	.word	0x40020c00
 8002c98:	40020800 	.word	0x40020800

08002c9c <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg) 
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b082      	sub	sp, #8
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002cac:	480a      	ldr	r0, [pc, #40]	; (8002cd8 <LCD_IO_WriteReg+0x3c>)
 8002cae:	f002 f91b 	bl	8004ee8 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	2104      	movs	r1, #4
 8002cb6:	4809      	ldr	r0, [pc, #36]	; (8002cdc <LCD_IO_WriteReg+0x40>)
 8002cb8:	f002 f916 	bl	8004ee8 <HAL_GPIO_WritePin>
  SPIx_Write(Reg);
 8002cbc:	79fb      	ldrb	r3, [r7, #7]
 8002cbe:	b29b      	uxth	r3, r3
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	f7ff feed 	bl	8002aa0 <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8002cc6:	2201      	movs	r2, #1
 8002cc8:	2104      	movs	r1, #4
 8002cca:	4804      	ldr	r0, [pc, #16]	; (8002cdc <LCD_IO_WriteReg+0x40>)
 8002ccc:	f002 f90c 	bl	8004ee8 <HAL_GPIO_WritePin>
}
 8002cd0:	bf00      	nop
 8002cd2:	3708      	adds	r7, #8
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bd80      	pop	{r7, pc}
 8002cd8:	40020c00 	.word	0x40020c00
 8002cdc:	40020800 	.word	0x40020800

08002ce0 <LCD_IO_ReadData>:
  * @param  RegValue Address of the register to read
  * @param  ReadSize Number of bytes to read
  * @retval Content of the register value
  */
uint32_t LCD_IO_ReadData(uint16_t RegValue, uint8_t ReadSize) 
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b084      	sub	sp, #16
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	460a      	mov	r2, r1
 8002cea:	80fb      	strh	r3, [r7, #6]
 8002cec:	4613      	mov	r3, r2
 8002cee:	717b      	strb	r3, [r7, #5]
  uint32_t readvalue = 0;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	60fb      	str	r3, [r7, #12]

  /* Select: Chip Select low */
  LCD_CS_LOW();
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	2104      	movs	r1, #4
 8002cf8:	4810      	ldr	r0, [pc, #64]	; (8002d3c <LCD_IO_ReadData+0x5c>)
 8002cfa:	f002 f8f5 	bl	8004ee8 <HAL_GPIO_WritePin>

  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8002cfe:	2200      	movs	r2, #0
 8002d00:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002d04:	480e      	ldr	r0, [pc, #56]	; (8002d40 <LCD_IO_ReadData+0x60>)
 8002d06:	f002 f8ef 	bl	8004ee8 <HAL_GPIO_WritePin>
  
  SPIx_Write(RegValue);
 8002d0a:	88fb      	ldrh	r3, [r7, #6]
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	f7ff fec7 	bl	8002aa0 <SPIx_Write>
  
  readvalue = SPIx_Read(ReadSize);
 8002d12:	797b      	ldrb	r3, [r7, #5]
 8002d14:	4618      	mov	r0, r3
 8002d16:	f7ff fea3 	bl	8002a60 <SPIx_Read>
 8002d1a:	60f8      	str	r0, [r7, #12]

  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8002d1c:	2201      	movs	r2, #1
 8002d1e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002d22:	4807      	ldr	r0, [pc, #28]	; (8002d40 <LCD_IO_ReadData+0x60>)
 8002d24:	f002 f8e0 	bl	8004ee8 <HAL_GPIO_WritePin>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8002d28:	2201      	movs	r2, #1
 8002d2a:	2104      	movs	r1, #4
 8002d2c:	4803      	ldr	r0, [pc, #12]	; (8002d3c <LCD_IO_ReadData+0x5c>)
 8002d2e:	f002 f8db 	bl	8004ee8 <HAL_GPIO_WritePin>
  
  return readvalue;
 8002d32:	68fb      	ldr	r3, [r7, #12]
}
 8002d34:	4618      	mov	r0, r3
 8002d36:	3710      	adds	r7, #16
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	bd80      	pop	{r7, pc}
 8002d3c:	40020800 	.word	0x40020800
 8002d40:	40020c00 	.word	0x40020c00

08002d44 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b082      	sub	sp, #8
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8002d4c:	6878      	ldr	r0, [r7, #4]
 8002d4e:	f001 f97d 	bl	800404c <HAL_Delay>
}
 8002d52:	bf00      	nop
 8002d54:	3708      	adds	r7, #8
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}

08002d5a <IOE_Init>:

/**
  * @brief  IOE Low Level Initialization.
  */
void IOE_Init(void) 
{
 8002d5a:	b580      	push	{r7, lr}
 8002d5c:	af00      	add	r7, sp, #0
  I2Cx_Init();
 8002d5e:	f7ff fd51 	bl	8002804 <I2Cx_Init>
}
 8002d62:	bf00      	nop
 8002d64:	bd80      	pop	{r7, pc}

08002d66 <IOE_ITConfig>:

/**
  * @brief  IOE Low Level Interrupt configuration.
  */
void IOE_ITConfig(void)
{
 8002d66:	b580      	push	{r7, lr}
 8002d68:	af00      	add	r7, sp, #0
  I2Cx_ITConfig();
 8002d6a:	f7ff fd7d 	bl	8002868 <I2Cx_ITConfig>
}
 8002d6e:	bf00      	nop
 8002d70:	bd80      	pop	{r7, pc}

08002d72 <IOE_Write>:
  * @param  Addr: I2C Address
  * @param  Reg: Reg Address 
  * @param  Value: Data to be written
  */
void IOE_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8002d72:	b580      	push	{r7, lr}
 8002d74:	b082      	sub	sp, #8
 8002d76:	af00      	add	r7, sp, #0
 8002d78:	4603      	mov	r3, r0
 8002d7a:	71fb      	strb	r3, [r7, #7]
 8002d7c:	460b      	mov	r3, r1
 8002d7e:	71bb      	strb	r3, [r7, #6]
 8002d80:	4613      	mov	r3, r2
 8002d82:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteData(Addr, Reg, Value);
 8002d84:	797a      	ldrb	r2, [r7, #5]
 8002d86:	79b9      	ldrb	r1, [r7, #6]
 8002d88:	79fb      	ldrb	r3, [r7, #7]
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	f7ff fd9e 	bl	80028cc <I2Cx_WriteData>
}
 8002d90:	bf00      	nop
 8002d92:	3708      	adds	r7, #8
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}

08002d98 <IOE_Read>:
  * @param  Addr: I2C Address
  * @param  Reg: Reg Address 
  * @retval The read data
  */
uint8_t IOE_Read(uint8_t Addr, uint8_t Reg)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b082      	sub	sp, #8
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	4603      	mov	r3, r0
 8002da0:	460a      	mov	r2, r1
 8002da2:	71fb      	strb	r3, [r7, #7]
 8002da4:	4613      	mov	r3, r2
 8002da6:	71bb      	strb	r3, [r7, #6]
  return I2Cx_ReadData(Addr, Reg);
 8002da8:	79ba      	ldrb	r2, [r7, #6]
 8002daa:	79fb      	ldrb	r3, [r7, #7]
 8002dac:	4611      	mov	r1, r2
 8002dae:	4618      	mov	r0, r3
 8002db0:	f7ff fdb6 	bl	8002920 <I2Cx_ReadData>
 8002db4:	4603      	mov	r3, r0
}
 8002db6:	4618      	mov	r0, r3
 8002db8:	3708      	adds	r7, #8
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bd80      	pop	{r7, pc}

08002dbe <IOE_ReadMultiple>:
  * @param  pBuffer: pointer to data buffer
  * @param  Length: length of the data
  * @retval 0 if no problems to read multiple data
  */
uint16_t IOE_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *pBuffer, uint16_t Length)
{
 8002dbe:	b580      	push	{r7, lr}
 8002dc0:	b082      	sub	sp, #8
 8002dc2:	af00      	add	r7, sp, #0
 8002dc4:	603a      	str	r2, [r7, #0]
 8002dc6:	461a      	mov	r2, r3
 8002dc8:	4603      	mov	r3, r0
 8002dca:	71fb      	strb	r3, [r7, #7]
 8002dcc:	460b      	mov	r3, r1
 8002dce:	71bb      	strb	r3, [r7, #6]
 8002dd0:	4613      	mov	r3, r2
 8002dd2:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadBuffer(Addr, Reg, pBuffer, Length);
 8002dd4:	88bb      	ldrh	r3, [r7, #4]
 8002dd6:	79b9      	ldrb	r1, [r7, #6]
 8002dd8:	79f8      	ldrb	r0, [r7, #7]
 8002dda:	683a      	ldr	r2, [r7, #0]
 8002ddc:	f7ff fdcc 	bl	8002978 <I2Cx_ReadBuffer>
 8002de0:	4603      	mov	r3, r0
 8002de2:	b29b      	uxth	r3, r3
}
 8002de4:	4618      	mov	r0, r3
 8002de6:	3708      	adds	r7, #8
 8002de8:	46bd      	mov	sp, r7
 8002dea:	bd80      	pop	{r7, pc}

08002dec <IOE_Delay>:
/**
  * @brief  IOE Delay.
  * @param  Delay in ms
  */
void IOE_Delay(uint32_t Delay)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b082      	sub	sp, #8
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8002df4:	6878      	ldr	r0, [r7, #4]
 8002df6:	f001 f929 	bl	800404c <HAL_Delay>
}
 8002dfa:	bf00      	nop
 8002dfc:	3708      	adds	r7, #8
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}
	...

08002e04 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{ 
 8002e04:	b580      	push	{r7, lr}
 8002e06:	af00      	add	r7, sp, #0
  /* PIN EXTC is not connected to VDD and then LCD_READ_ID4 is not accessible. */
  /* In this case, ReadID function is bypassed.*/  
  /*if(ili9341_drv.ReadID() == ILI9341_ID)*/

    /* LTDC Configuration ----------------------------------------------------*/
    LtdcHandler.Instance = LTDC;
 8002e08:	4b2d      	ldr	r3, [pc, #180]	; (8002ec0 <BSP_LCD_Init+0xbc>)
 8002e0a:	4a2e      	ldr	r2, [pc, #184]	; (8002ec4 <BSP_LCD_Init+0xc0>)
 8002e0c:	601a      	str	r2, [r3, #0]
          ActiveH=320 (323-2-2+1)
          VFP=4 (327-320-2-2+1)
      */
    
    /* Configure horizontal synchronization width */
    LtdcHandler.Init.HorizontalSync = ILI9341_HSYNC;
 8002e0e:	4b2c      	ldr	r3, [pc, #176]	; (8002ec0 <BSP_LCD_Init+0xbc>)
 8002e10:	2209      	movs	r2, #9
 8002e12:	615a      	str	r2, [r3, #20]
    /* Configure vertical synchronization height */
    LtdcHandler.Init.VerticalSync = ILI9341_VSYNC;
 8002e14:	4b2a      	ldr	r3, [pc, #168]	; (8002ec0 <BSP_LCD_Init+0xbc>)
 8002e16:	2201      	movs	r2, #1
 8002e18:	619a      	str	r2, [r3, #24]
    /* Configure accumulated horizontal back porch */
    LtdcHandler.Init.AccumulatedHBP = ILI9341_HBP;
 8002e1a:	4b29      	ldr	r3, [pc, #164]	; (8002ec0 <BSP_LCD_Init+0xbc>)
 8002e1c:	221d      	movs	r2, #29
 8002e1e:	61da      	str	r2, [r3, #28]
    /* Configure accumulated vertical back porch */
    LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
 8002e20:	4b27      	ldr	r3, [pc, #156]	; (8002ec0 <BSP_LCD_Init+0xbc>)
 8002e22:	2203      	movs	r2, #3
 8002e24:	621a      	str	r2, [r3, #32]
    /* Configure accumulated active width */
    LtdcHandler.Init.AccumulatedActiveW = 269;
 8002e26:	4b26      	ldr	r3, [pc, #152]	; (8002ec0 <BSP_LCD_Init+0xbc>)
 8002e28:	f240 120d 	movw	r2, #269	; 0x10d
 8002e2c:	625a      	str	r2, [r3, #36]	; 0x24
    /* Configure accumulated active height */
    LtdcHandler.Init.AccumulatedActiveH = 323;
 8002e2e:	4b24      	ldr	r3, [pc, #144]	; (8002ec0 <BSP_LCD_Init+0xbc>)
 8002e30:	f240 1243 	movw	r2, #323	; 0x143
 8002e34:	629a      	str	r2, [r3, #40]	; 0x28
    /* Configure total width */
    LtdcHandler.Init.TotalWidth = 279;
 8002e36:	4b22      	ldr	r3, [pc, #136]	; (8002ec0 <BSP_LCD_Init+0xbc>)
 8002e38:	f240 1217 	movw	r2, #279	; 0x117
 8002e3c:	62da      	str	r2, [r3, #44]	; 0x2c
    /* Configure total height */
    LtdcHandler.Init.TotalHeigh = 327;
 8002e3e:	4b20      	ldr	r3, [pc, #128]	; (8002ec0 <BSP_LCD_Init+0xbc>)
 8002e40:	f240 1247 	movw	r2, #327	; 0x147
 8002e44:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Configure R,G,B component values for LCD background color */
    LtdcHandler.Init.Backcolor.Red= 0;
 8002e46:	4b1e      	ldr	r3, [pc, #120]	; (8002ec0 <BSP_LCD_Init+0xbc>)
 8002e48:	2200      	movs	r2, #0
 8002e4a:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
    LtdcHandler.Init.Backcolor.Blue= 0;
 8002e4e:	4b1c      	ldr	r3, [pc, #112]	; (8002ec0 <BSP_LCD_Init+0xbc>)
 8002e50:	2200      	movs	r2, #0
 8002e52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    LtdcHandler.Init.Backcolor.Green= 0;
 8002e56:	4b1a      	ldr	r3, [pc, #104]	; (8002ec0 <BSP_LCD_Init+0xbc>)
 8002e58:	2200      	movs	r2, #0
 8002e5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    /* LCD clock configuration */
    /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
    /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
    /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
    /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8002e5e:	4b1a      	ldr	r3, [pc, #104]	; (8002ec8 <BSP_LCD_Init+0xc4>)
 8002e60:	2208      	movs	r2, #8
 8002e62:	601a      	str	r2, [r3, #0]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8002e64:	4b18      	ldr	r3, [pc, #96]	; (8002ec8 <BSP_LCD_Init+0xc4>)
 8002e66:	22c0      	movs	r2, #192	; 0xc0
 8002e68:	611a      	str	r2, [r3, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 8002e6a:	4b17      	ldr	r3, [pc, #92]	; (8002ec8 <BSP_LCD_Init+0xc4>)
 8002e6c:	2204      	movs	r2, #4
 8002e6e:	619a      	str	r2, [r3, #24]
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8002e70:	4b15      	ldr	r3, [pc, #84]	; (8002ec8 <BSP_LCD_Init+0xc4>)
 8002e72:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002e76:	625a      	str	r2, [r3, #36]	; 0x24
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct); 
 8002e78:	4813      	ldr	r0, [pc, #76]	; (8002ec8 <BSP_LCD_Init+0xc4>)
 8002e7a:	f003 ffcb 	bl	8006e14 <HAL_RCCEx_PeriphCLKConfig>
    
    /* Polarity */
    LtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8002e7e:	4b10      	ldr	r3, [pc, #64]	; (8002ec0 <BSP_LCD_Init+0xbc>)
 8002e80:	2200      	movs	r2, #0
 8002e82:	605a      	str	r2, [r3, #4]
    LtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8002e84:	4b0e      	ldr	r3, [pc, #56]	; (8002ec0 <BSP_LCD_Init+0xbc>)
 8002e86:	2200      	movs	r2, #0
 8002e88:	609a      	str	r2, [r3, #8]
    LtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8002e8a:	4b0d      	ldr	r3, [pc, #52]	; (8002ec0 <BSP_LCD_Init+0xbc>)
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	60da      	str	r2, [r3, #12]
    LtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8002e90:	4b0b      	ldr	r3, [pc, #44]	; (8002ec0 <BSP_LCD_Init+0xbc>)
 8002e92:	2200      	movs	r2, #0
 8002e94:	611a      	str	r2, [r3, #16]
    
    BSP_LCD_MspInit();
 8002e96:	f000 fb7d 	bl	8003594 <BSP_LCD_MspInit>
    HAL_LTDC_Init(&LtdcHandler); 
 8002e9a:	4809      	ldr	r0, [pc, #36]	; (8002ec0 <BSP_LCD_Init+0xbc>)
 8002e9c:	f003 f866 	bl	8005f6c <HAL_LTDC_Init>
    
    /* Select the device */
    LcdDrv = &ili9341_drv;
 8002ea0:	4b0a      	ldr	r3, [pc, #40]	; (8002ecc <BSP_LCD_Init+0xc8>)
 8002ea2:	4a0b      	ldr	r2, [pc, #44]	; (8002ed0 <BSP_LCD_Init+0xcc>)
 8002ea4:	601a      	str	r2, [r3, #0]

    /* LCD Init */	 
    LcdDrv->Init();
 8002ea6:	4b09      	ldr	r3, [pc, #36]	; (8002ecc <BSP_LCD_Init+0xc8>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	4798      	blx	r3

    /* Initialize the SDRAM */
    BSP_SDRAM_Init();
 8002eae:	f000 fd85 	bl	80039bc <BSP_SDRAM_Init>

    /* Initialize the font */
    BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8002eb2:	4808      	ldr	r0, [pc, #32]	; (8002ed4 <BSP_LCD_Init+0xd0>)
 8002eb4:	f000 f8ce 	bl	8003054 <BSP_LCD_SetFont>

  return LCD_OK;
 8002eb8:	2300      	movs	r3, #0
}  
 8002eba:	4618      	mov	r0, r3
 8002ebc:	bd80      	pop	{r7, pc}
 8002ebe:	bf00      	nop
 8002ec0:	200004ac 	.word	0x200004ac
 8002ec4:	40016800 	.word	0x40016800
 8002ec8:	20000594 	.word	0x20000594
 8002ecc:	200005e0 	.word	0x200005e0
 8002ed0:	20000100 	.word	0x20000100
 8002ed4:	20000170 	.word	0x20000170

08002ed8 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelWidth();
 8002edc:	4b03      	ldr	r3, [pc, #12]	; (8002eec <BSP_LCD_GetXSize+0x14>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ee2:	4798      	blx	r3
 8002ee4:	4603      	mov	r3, r0
}
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	bd80      	pop	{r7, pc}
 8002eea:	bf00      	nop
 8002eec:	200005e0 	.word	0x200005e0

08002ef0 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.  
  * @retval The used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelHeight();
 8002ef4:	4b03      	ldr	r3, [pc, #12]	; (8002f04 <BSP_LCD_GetYSize+0x14>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002efa:	4798      	blx	r3
 8002efc:	4603      	mov	r3, r0
}
 8002efe:	4618      	mov	r0, r3
 8002f00:	bd80      	pop	{r7, pc}
 8002f02:	bf00      	nop
 8002f04:	200005e0 	.word	0x200005e0

08002f08 <BSP_LCD_LayerDefaultInit>:
  * @brief  Initializes the LCD layers.
  * @param  LayerIndex: the layer foreground or background. 
  * @param  FB_Address: the layer frame buffer.
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b090      	sub	sp, #64	; 0x40
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	4603      	mov	r3, r0
 8002f10:	6039      	str	r1, [r7, #0]
 8002f12:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef   Layercfg;

 /* Layer Init */
  Layercfg.WindowX0 = 0;
 8002f14:	2300      	movs	r3, #0
 8002f16:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 8002f18:	f7ff ffde 	bl	8002ed8 <BSP_LCD_GetXSize>
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 8002f20:	2300      	movs	r3, #0
 8002f22:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 8002f24:	f7ff ffe4 	bl	8002ef0 <BSP_LCD_GetYSize>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	633b      	str	r3, [r7, #48]	; 0x30
  Layercfg.Alpha = 255;
 8002f34:	23ff      	movs	r3, #255	; 0xff
 8002f36:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 8002f38:	2300      	movs	r3, #0
 8002f3a:	627b      	str	r3, [r7, #36]	; 0x24
  Layercfg.Backcolor.Blue = 0;
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  Layercfg.Backcolor.Green = 0;
 8002f42:	2300      	movs	r3, #0
 8002f44:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  Layercfg.Backcolor.Red = 0;
 8002f48:	2300      	movs	r3, #0
 8002f4a:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8002f4e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002f52:	62bb      	str	r3, [r7, #40]	; 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8002f54:	2307      	movs	r3, #7
 8002f56:	62fb      	str	r3, [r7, #44]	; 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 8002f58:	f7ff ffbe 	bl	8002ed8 <BSP_LCD_GetXSize>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	637b      	str	r3, [r7, #52]	; 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 8002f60:	f7ff ffc6 	bl	8002ef0 <BSP_LCD_GetYSize>
 8002f64:	4603      	mov	r3, r0
 8002f66:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex); 
 8002f68:	88fa      	ldrh	r2, [r7, #6]
 8002f6a:	f107 030c 	add.w	r3, r7, #12
 8002f6e:	4619      	mov	r1, r3
 8002f70:	4814      	ldr	r0, [pc, #80]	; (8002fc4 <BSP_LCD_LayerDefaultInit+0xbc>)
 8002f72:	f003 f8d5 	bl	8006120 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8002f76:	88fa      	ldrh	r2, [r7, #6]
 8002f78:	4913      	ldr	r1, [pc, #76]	; (8002fc8 <BSP_LCD_LayerDefaultInit+0xc0>)
 8002f7a:	4613      	mov	r3, r2
 8002f7c:	005b      	lsls	r3, r3, #1
 8002f7e:	4413      	add	r3, r2
 8002f80:	009b      	lsls	r3, r3, #2
 8002f82:	440b      	add	r3, r1
 8002f84:	3304      	adds	r3, #4
 8002f86:	f04f 32ff 	mov.w	r2, #4294967295
 8002f8a:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 8002f8c:	88fa      	ldrh	r2, [r7, #6]
 8002f8e:	490e      	ldr	r1, [pc, #56]	; (8002fc8 <BSP_LCD_LayerDefaultInit+0xc0>)
 8002f90:	4613      	mov	r3, r2
 8002f92:	005b      	lsls	r3, r3, #1
 8002f94:	4413      	add	r3, r2
 8002f96:	009b      	lsls	r3, r3, #2
 8002f98:	440b      	add	r3, r1
 8002f9a:	3308      	adds	r3, #8
 8002f9c:	4a0b      	ldr	r2, [pc, #44]	; (8002fcc <BSP_LCD_LayerDefaultInit+0xc4>)
 8002f9e:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 8002fa0:	88fa      	ldrh	r2, [r7, #6]
 8002fa2:	4909      	ldr	r1, [pc, #36]	; (8002fc8 <BSP_LCD_LayerDefaultInit+0xc0>)
 8002fa4:	4613      	mov	r3, r2
 8002fa6:	005b      	lsls	r3, r3, #1
 8002fa8:	4413      	add	r3, r2
 8002faa:	009b      	lsls	r3, r3, #2
 8002fac:	440b      	add	r3, r1
 8002fae:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 8002fb2:	601a      	str	r2, [r3, #0]

  /* Dithering activation */
  HAL_LTDC_EnableDither(&LtdcHandler);
 8002fb4:	4803      	ldr	r0, [pc, #12]	; (8002fc4 <BSP_LCD_LayerDefaultInit+0xbc>)
 8002fb6:	f003 f8f1 	bl	800619c <HAL_LTDC_EnableDither>
}
 8002fba:	bf00      	nop
 8002fbc:	3740      	adds	r7, #64	; 0x40
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}
 8002fc2:	bf00      	nop
 8002fc4:	200004ac 	.word	0x200004ac
 8002fc8:	200005c8 	.word	0x200005c8
 8002fcc:	20000170 	.word	0x20000170

08002fd0 <BSP_LCD_SelectLayer>:
/**
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: the Layer foreground or background.
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b083      	sub	sp, #12
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 8002fd8:	4a04      	ldr	r2, [pc, #16]	; (8002fec <BSP_LCD_SelectLayer+0x1c>)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6013      	str	r3, [r2, #0]
}
 8002fde:	bf00      	nop
 8002fe0:	370c      	adds	r7, #12
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe8:	4770      	bx	lr
 8002fea:	bf00      	nop
 8002fec:	200005c4 	.word	0x200005c4

08002ff0 <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the Text color.
  * @param  Color: the Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	b083      	sub	sp, #12
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8002ff8:	4b07      	ldr	r3, [pc, #28]	; (8003018 <BSP_LCD_SetTextColor+0x28>)
 8002ffa:	681a      	ldr	r2, [r3, #0]
 8002ffc:	4907      	ldr	r1, [pc, #28]	; (800301c <BSP_LCD_SetTextColor+0x2c>)
 8002ffe:	4613      	mov	r3, r2
 8003000:	005b      	lsls	r3, r3, #1
 8003002:	4413      	add	r3, r2
 8003004:	009b      	lsls	r3, r3, #2
 8003006:	440b      	add	r3, r1
 8003008:	687a      	ldr	r2, [r7, #4]
 800300a:	601a      	str	r2, [r3, #0]
}
 800300c:	bf00      	nop
 800300e:	370c      	adds	r7, #12
 8003010:	46bd      	mov	sp, r7
 8003012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003016:	4770      	bx	lr
 8003018:	200005c4 	.word	0x200005c4
 800301c:	200005c8 	.word	0x200005c8

08003020 <BSP_LCD_SetBackColor>:
/**
  * @brief  Sets the Background color.
  * @param  Color: the layer Background color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 8003020:	b480      	push	{r7}
 8003022:	b083      	sub	sp, #12
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8003028:	4b08      	ldr	r3, [pc, #32]	; (800304c <BSP_LCD_SetBackColor+0x2c>)
 800302a:	681a      	ldr	r2, [r3, #0]
 800302c:	4908      	ldr	r1, [pc, #32]	; (8003050 <BSP_LCD_SetBackColor+0x30>)
 800302e:	4613      	mov	r3, r2
 8003030:	005b      	lsls	r3, r3, #1
 8003032:	4413      	add	r3, r2
 8003034:	009b      	lsls	r3, r3, #2
 8003036:	440b      	add	r3, r1
 8003038:	3304      	adds	r3, #4
 800303a:	687a      	ldr	r2, [r7, #4]
 800303c:	601a      	str	r2, [r3, #0]
}
 800303e:	bf00      	nop
 8003040:	370c      	adds	r7, #12
 8003042:	46bd      	mov	sp, r7
 8003044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003048:	4770      	bx	lr
 800304a:	bf00      	nop
 800304c:	200005c4 	.word	0x200005c4
 8003050:	200005c8 	.word	0x200005c8

08003054 <BSP_LCD_SetFont>:
/**
  * @brief  Sets the Text Font.
  * @param  pFonts: the layer font to be used
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
 8003054:	b480      	push	{r7}
 8003056:	b083      	sub	sp, #12
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = pFonts;
 800305c:	4b08      	ldr	r3, [pc, #32]	; (8003080 <BSP_LCD_SetFont+0x2c>)
 800305e:	681a      	ldr	r2, [r3, #0]
 8003060:	4908      	ldr	r1, [pc, #32]	; (8003084 <BSP_LCD_SetFont+0x30>)
 8003062:	4613      	mov	r3, r2
 8003064:	005b      	lsls	r3, r3, #1
 8003066:	4413      	add	r3, r2
 8003068:	009b      	lsls	r3, r3, #2
 800306a:	440b      	add	r3, r1
 800306c:	3308      	adds	r3, #8
 800306e:	687a      	ldr	r2, [r7, #4]
 8003070:	601a      	str	r2, [r3, #0]
}
 8003072:	bf00      	nop
 8003074:	370c      	adds	r7, #12
 8003076:	46bd      	mov	sp, r7
 8003078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307c:	4770      	bx	lr
 800307e:	bf00      	nop
 8003080:	200005c4 	.word	0x200005c4
 8003084:	200005c8 	.word	0x200005c8

08003088 <BSP_LCD_Clear>:
/**
  * @brief  Clears the hole LCD.
  * @param  Color: the color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 8003088:	b5f0      	push	{r4, r5, r6, r7, lr}
 800308a:	b085      	sub	sp, #20
 800308c:	af02      	add	r7, sp, #8
 800308e:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8003090:	4b0f      	ldr	r3, [pc, #60]	; (80030d0 <BSP_LCD_Clear+0x48>)
 8003092:	681c      	ldr	r4, [r3, #0]
 8003094:	4b0e      	ldr	r3, [pc, #56]	; (80030d0 <BSP_LCD_Clear+0x48>)
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	4a0e      	ldr	r2, [pc, #56]	; (80030d4 <BSP_LCD_Clear+0x4c>)
 800309a:	2134      	movs	r1, #52	; 0x34
 800309c:	fb01 f303 	mul.w	r3, r1, r3
 80030a0:	4413      	add	r3, r2
 80030a2:	335c      	adds	r3, #92	; 0x5c
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	461e      	mov	r6, r3
 80030a8:	f7ff ff16 	bl	8002ed8 <BSP_LCD_GetXSize>
 80030ac:	4605      	mov	r5, r0
 80030ae:	f7ff ff1f 	bl	8002ef0 <BSP_LCD_GetYSize>
 80030b2:	4602      	mov	r2, r0
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	9301      	str	r3, [sp, #4]
 80030b8:	2300      	movs	r3, #0
 80030ba:	9300      	str	r3, [sp, #0]
 80030bc:	4613      	mov	r3, r2
 80030be:	462a      	mov	r2, r5
 80030c0:	4631      	mov	r1, r6
 80030c2:	4620      	mov	r0, r4
 80030c4:	f000 fc42 	bl	800394c <FillBuffer>
}
 80030c8:	bf00      	nop
 80030ca:	370c      	adds	r7, #12
 80030cc:	46bd      	mov	sp, r7
 80030ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80030d0:	200005c4 	.word	0x200005c4
 80030d4:	200004ac 	.word	0x200004ac

080030d8 <BSP_LCD_DisplayChar>:
  * @param  Xpos: start column address
  * @param  Ypos: the Line where to display the character shape
  * @param  Ascii: character ascii code, must be between 0x20 and 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 80030d8:	b590      	push	{r4, r7, lr}
 80030da:	b083      	sub	sp, #12
 80030dc:	af00      	add	r7, sp, #0
 80030de:	4603      	mov	r3, r0
 80030e0:	80fb      	strh	r3, [r7, #6]
 80030e2:	460b      	mov	r3, r1
 80030e4:	80bb      	strh	r3, [r7, #4]
 80030e6:	4613      	mov	r3, r2
 80030e8:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 80030ea:	4b1b      	ldr	r3, [pc, #108]	; (8003158 <BSP_LCD_DisplayChar+0x80>)
 80030ec:	681a      	ldr	r2, [r3, #0]
 80030ee:	491b      	ldr	r1, [pc, #108]	; (800315c <BSP_LCD_DisplayChar+0x84>)
 80030f0:	4613      	mov	r3, r2
 80030f2:	005b      	lsls	r3, r3, #1
 80030f4:	4413      	add	r3, r2
 80030f6:	009b      	lsls	r3, r3, #2
 80030f8:	440b      	add	r3, r1
 80030fa:	3308      	adds	r3, #8
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	6819      	ldr	r1, [r3, #0]
 8003100:	78fb      	ldrb	r3, [r7, #3]
 8003102:	f1a3 0020 	sub.w	r0, r3, #32
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8003106:	4b14      	ldr	r3, [pc, #80]	; (8003158 <BSP_LCD_DisplayChar+0x80>)
 8003108:	681a      	ldr	r2, [r3, #0]
 800310a:	4c14      	ldr	r4, [pc, #80]	; (800315c <BSP_LCD_DisplayChar+0x84>)
 800310c:	4613      	mov	r3, r2
 800310e:	005b      	lsls	r3, r3, #1
 8003110:	4413      	add	r3, r2
 8003112:	009b      	lsls	r3, r3, #2
 8003114:	4423      	add	r3, r4
 8003116:	3308      	adds	r3, #8
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 800311c:	fb03 f000 	mul.w	r0, r3, r0
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8003120:	4b0d      	ldr	r3, [pc, #52]	; (8003158 <BSP_LCD_DisplayChar+0x80>)
 8003122:	681a      	ldr	r2, [r3, #0]
 8003124:	4c0d      	ldr	r4, [pc, #52]	; (800315c <BSP_LCD_DisplayChar+0x84>)
 8003126:	4613      	mov	r3, r2
 8003128:	005b      	lsls	r3, r3, #1
 800312a:	4413      	add	r3, r2
 800312c:	009b      	lsls	r3, r3, #2
 800312e:	4423      	add	r3, r4
 8003130:	3308      	adds	r3, #8
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	889b      	ldrh	r3, [r3, #4]
 8003136:	3307      	adds	r3, #7
 8003138:	2b00      	cmp	r3, #0
 800313a:	da00      	bge.n	800313e <BSP_LCD_DisplayChar+0x66>
 800313c:	3307      	adds	r3, #7
 800313e:	10db      	asrs	r3, r3, #3
 8003140:	fb00 f303 	mul.w	r3, r0, r3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8003144:	18ca      	adds	r2, r1, r3
 8003146:	88b9      	ldrh	r1, [r7, #4]
 8003148:	88fb      	ldrh	r3, [r7, #6]
 800314a:	4618      	mov	r0, r3
 800314c:	f000 fb44 	bl	80037d8 <DrawChar>
}
 8003150:	bf00      	nop
 8003152:	370c      	adds	r7, #12
 8003154:	46bd      	mov	sp, r7
 8003156:	bd90      	pop	{r4, r7, pc}
 8003158:	200005c4 	.word	0x200005c4
 800315c:	200005c8 	.word	0x200005c8

08003160 <BSP_LCD_DisplayStringAt>:
  *                @arg CENTER_MODE 
  *                @arg RIGHT_MODE
  *                @arg LEFT_MODE   
  */
void BSP_LCD_DisplayStringAt(uint16_t X, uint16_t Y, uint8_t *pText, Text_AlignModeTypdef mode)
{
 8003160:	b5b0      	push	{r4, r5, r7, lr}
 8003162:	b088      	sub	sp, #32
 8003164:	af00      	add	r7, sp, #0
 8003166:	60ba      	str	r2, [r7, #8]
 8003168:	461a      	mov	r2, r3
 800316a:	4603      	mov	r3, r0
 800316c:	81fb      	strh	r3, [r7, #14]
 800316e:	460b      	mov	r3, r1
 8003170:	81bb      	strh	r3, [r7, #12]
 8003172:	4613      	mov	r3, r2
 8003174:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 8003176:	2301      	movs	r3, #1
 8003178:	83fb      	strh	r3, [r7, #30]
 800317a:	2300      	movs	r3, #0
 800317c:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 800317e:	2300      	movs	r3, #0
 8003180:	61bb      	str	r3, [r7, #24]
 8003182:	2300      	movs	r3, #0
 8003184:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = pText;
 8003186:	68bb      	ldr	r3, [r7, #8]
 8003188:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 800318a:	e002      	b.n	8003192 <BSP_LCD_DisplayStringAt+0x32>
 800318c:	69bb      	ldr	r3, [r7, #24]
 800318e:	3301      	adds	r3, #1
 8003190:	61bb      	str	r3, [r7, #24]
 8003192:	697b      	ldr	r3, [r7, #20]
 8003194:	1c5a      	adds	r2, r3, #1
 8003196:	617a      	str	r2, [r7, #20]
 8003198:	781b      	ldrb	r3, [r3, #0]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d1f6      	bne.n	800318c <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 800319e:	f7ff fe9b 	bl	8002ed8 <BSP_LCD_GetXSize>
 80031a2:	4601      	mov	r1, r0
 80031a4:	4b4b      	ldr	r3, [pc, #300]	; (80032d4 <BSP_LCD_DisplayStringAt+0x174>)
 80031a6:	681a      	ldr	r2, [r3, #0]
 80031a8:	484b      	ldr	r0, [pc, #300]	; (80032d8 <BSP_LCD_DisplayStringAt+0x178>)
 80031aa:	4613      	mov	r3, r2
 80031ac:	005b      	lsls	r3, r3, #1
 80031ae:	4413      	add	r3, r2
 80031b0:	009b      	lsls	r3, r3, #2
 80031b2:	4403      	add	r3, r0
 80031b4:	3308      	adds	r3, #8
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	889b      	ldrh	r3, [r3, #4]
 80031ba:	fbb1 f3f3 	udiv	r3, r1, r3
 80031be:	613b      	str	r3, [r7, #16]
  
  switch (mode)
 80031c0:	79fb      	ldrb	r3, [r7, #7]
 80031c2:	2b03      	cmp	r3, #3
 80031c4:	d01c      	beq.n	8003200 <BSP_LCD_DisplayStringAt+0xa0>
 80031c6:	2b03      	cmp	r3, #3
 80031c8:	dc33      	bgt.n	8003232 <BSP_LCD_DisplayStringAt+0xd2>
 80031ca:	2b01      	cmp	r3, #1
 80031cc:	d002      	beq.n	80031d4 <BSP_LCD_DisplayStringAt+0x74>
 80031ce:	2b02      	cmp	r3, #2
 80031d0:	d019      	beq.n	8003206 <BSP_LCD_DisplayStringAt+0xa6>
 80031d2:	e02e      	b.n	8003232 <BSP_LCD_DisplayStringAt+0xd2>
  {
  case CENTER_MODE:
    {
      refcolumn = X+ ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 80031d4:	693a      	ldr	r2, [r7, #16]
 80031d6:	69bb      	ldr	r3, [r7, #24]
 80031d8:	1ad1      	subs	r1, r2, r3
 80031da:	4b3e      	ldr	r3, [pc, #248]	; (80032d4 <BSP_LCD_DisplayStringAt+0x174>)
 80031dc:	681a      	ldr	r2, [r3, #0]
 80031de:	483e      	ldr	r0, [pc, #248]	; (80032d8 <BSP_LCD_DisplayStringAt+0x178>)
 80031e0:	4613      	mov	r3, r2
 80031e2:	005b      	lsls	r3, r3, #1
 80031e4:	4413      	add	r3, r2
 80031e6:	009b      	lsls	r3, r3, #2
 80031e8:	4403      	add	r3, r0
 80031ea:	3308      	adds	r3, #8
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	889b      	ldrh	r3, [r3, #4]
 80031f0:	fb01 f303 	mul.w	r3, r1, r3
 80031f4:	085b      	lsrs	r3, r3, #1
 80031f6:	b29a      	uxth	r2, r3
 80031f8:	89fb      	ldrh	r3, [r7, #14]
 80031fa:	4413      	add	r3, r2
 80031fc:	83fb      	strh	r3, [r7, #30]
      break;
 80031fe:	e01b      	b.n	8003238 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case LEFT_MODE:
    {
      refcolumn = X;
 8003200:	89fb      	ldrh	r3, [r7, #14]
 8003202:	83fb      	strh	r3, [r7, #30]
      break;
 8003204:	e018      	b.n	8003238 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case RIGHT_MODE:
    {
      refcolumn = X + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 8003206:	693a      	ldr	r2, [r7, #16]
 8003208:	69bb      	ldr	r3, [r7, #24]
 800320a:	1ad3      	subs	r3, r2, r3
 800320c:	b299      	uxth	r1, r3
 800320e:	4b31      	ldr	r3, [pc, #196]	; (80032d4 <BSP_LCD_DisplayStringAt+0x174>)
 8003210:	681a      	ldr	r2, [r3, #0]
 8003212:	4831      	ldr	r0, [pc, #196]	; (80032d8 <BSP_LCD_DisplayStringAt+0x178>)
 8003214:	4613      	mov	r3, r2
 8003216:	005b      	lsls	r3, r3, #1
 8003218:	4413      	add	r3, r2
 800321a:	009b      	lsls	r3, r3, #2
 800321c:	4403      	add	r3, r0
 800321e:	3308      	adds	r3, #8
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	889b      	ldrh	r3, [r3, #4]
 8003224:	fb11 f303 	smulbb	r3, r1, r3
 8003228:	b29a      	uxth	r2, r3
 800322a:	89fb      	ldrh	r3, [r7, #14]
 800322c:	4413      	add	r3, r2
 800322e:	83fb      	strh	r3, [r7, #30]
      break;
 8003230:	e002      	b.n	8003238 <BSP_LCD_DisplayStringAt+0xd8>
    }
  default:
    {
      refcolumn = X;
 8003232:	89fb      	ldrh	r3, [r7, #14]
 8003234:	83fb      	strh	r3, [r7, #30]
      break;
 8003236:	bf00      	nop
    }
  }

  /* Send the string character by character on LCD */
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8003238:	e01a      	b.n	8003270 <BSP_LCD_DisplayStringAt+0x110>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Y, *pText);
 800323a:	68bb      	ldr	r3, [r7, #8]
 800323c:	781a      	ldrb	r2, [r3, #0]
 800323e:	89b9      	ldrh	r1, [r7, #12]
 8003240:	8bfb      	ldrh	r3, [r7, #30]
 8003242:	4618      	mov	r0, r3
 8003244:	f7ff ff48 	bl	80030d8 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 8003248:	4b22      	ldr	r3, [pc, #136]	; (80032d4 <BSP_LCD_DisplayStringAt+0x174>)
 800324a:	681a      	ldr	r2, [r3, #0]
 800324c:	4922      	ldr	r1, [pc, #136]	; (80032d8 <BSP_LCD_DisplayStringAt+0x178>)
 800324e:	4613      	mov	r3, r2
 8003250:	005b      	lsls	r3, r3, #1
 8003252:	4413      	add	r3, r2
 8003254:	009b      	lsls	r3, r3, #2
 8003256:	440b      	add	r3, r1
 8003258:	3308      	adds	r3, #8
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	889a      	ldrh	r2, [r3, #4]
 800325e:	8bfb      	ldrh	r3, [r7, #30]
 8003260:	4413      	add	r3, r2
 8003262:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    pText++;
 8003264:	68bb      	ldr	r3, [r7, #8]
 8003266:	3301      	adds	r3, #1
 8003268:	60bb      	str	r3, [r7, #8]
    i++;
 800326a:	8bbb      	ldrh	r3, [r7, #28]
 800326c:	3301      	adds	r3, #1
 800326e:	83bb      	strh	r3, [r7, #28]
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8003270:	68bb      	ldr	r3, [r7, #8]
 8003272:	781b      	ldrb	r3, [r3, #0]
 8003274:	2b00      	cmp	r3, #0
 8003276:	bf14      	ite	ne
 8003278:	2301      	movne	r3, #1
 800327a:	2300      	moveq	r3, #0
 800327c:	b2dc      	uxtb	r4, r3
 800327e:	f7ff fe2b 	bl	8002ed8 <BSP_LCD_GetXSize>
 8003282:	8bb9      	ldrh	r1, [r7, #28]
 8003284:	4b13      	ldr	r3, [pc, #76]	; (80032d4 <BSP_LCD_DisplayStringAt+0x174>)
 8003286:	681a      	ldr	r2, [r3, #0]
 8003288:	4d13      	ldr	r5, [pc, #76]	; (80032d8 <BSP_LCD_DisplayStringAt+0x178>)
 800328a:	4613      	mov	r3, r2
 800328c:	005b      	lsls	r3, r3, #1
 800328e:	4413      	add	r3, r2
 8003290:	009b      	lsls	r3, r3, #2
 8003292:	442b      	add	r3, r5
 8003294:	3308      	adds	r3, #8
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	889b      	ldrh	r3, [r3, #4]
 800329a:	fb01 f303 	mul.w	r3, r1, r3
 800329e:	1ac3      	subs	r3, r0, r3
 80032a0:	b299      	uxth	r1, r3
 80032a2:	4b0c      	ldr	r3, [pc, #48]	; (80032d4 <BSP_LCD_DisplayStringAt+0x174>)
 80032a4:	681a      	ldr	r2, [r3, #0]
 80032a6:	480c      	ldr	r0, [pc, #48]	; (80032d8 <BSP_LCD_DisplayStringAt+0x178>)
 80032a8:	4613      	mov	r3, r2
 80032aa:	005b      	lsls	r3, r3, #1
 80032ac:	4413      	add	r3, r2
 80032ae:	009b      	lsls	r3, r3, #2
 80032b0:	4403      	add	r3, r0
 80032b2:	3308      	adds	r3, #8
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	889b      	ldrh	r3, [r3, #4]
 80032b8:	4299      	cmp	r1, r3
 80032ba:	bf2c      	ite	cs
 80032bc:	2301      	movcs	r3, #1
 80032be:	2300      	movcc	r3, #0
 80032c0:	b2db      	uxtb	r3, r3
 80032c2:	4023      	ands	r3, r4
 80032c4:	b2db      	uxtb	r3, r3
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d1b7      	bne.n	800323a <BSP_LCD_DisplayStringAt+0xda>
  }  
}
 80032ca:	bf00      	nop
 80032cc:	bf00      	nop
 80032ce:	3720      	adds	r7, #32
 80032d0:	46bd      	mov	sp, r7
 80032d2:	bdb0      	pop	{r4, r5, r7, pc}
 80032d4:	200005c4 	.word	0x200005c4
 80032d8:	200005c8 	.word	0x200005c8

080032dc <BSP_LCD_DrawLine>:
  * @param  Y1: the point 1 Y position
  * @param  X2: the point 2 X position
  * @param  Y2: the point 2 Y position
  */
void BSP_LCD_DrawLine(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 80032dc:	b590      	push	{r4, r7, lr}
 80032de:	b08b      	sub	sp, #44	; 0x2c
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	4604      	mov	r4, r0
 80032e4:	4608      	mov	r0, r1
 80032e6:	4611      	mov	r1, r2
 80032e8:	461a      	mov	r2, r3
 80032ea:	4623      	mov	r3, r4
 80032ec:	80fb      	strh	r3, [r7, #6]
 80032ee:	4603      	mov	r3, r0
 80032f0:	80bb      	strh	r3, [r7, #4]
 80032f2:	460b      	mov	r3, r1
 80032f4:	807b      	strh	r3, [r7, #2]
 80032f6:	4613      	mov	r3, r2
 80032f8:	803b      	strh	r3, [r7, #0]
  int16_t deltax = 0, deltay = 0, x = 0, y = 0, xinc1 = 0, xinc2 = 0, 
 80032fa:	2300      	movs	r3, #0
 80032fc:	823b      	strh	r3, [r7, #16]
 80032fe:	2300      	movs	r3, #0
 8003300:	81fb      	strh	r3, [r7, #14]
 8003302:	2300      	movs	r3, #0
 8003304:	84fb      	strh	r3, [r7, #38]	; 0x26
 8003306:	2300      	movs	r3, #0
 8003308:	84bb      	strh	r3, [r7, #36]	; 0x24
 800330a:	2300      	movs	r3, #0
 800330c:	847b      	strh	r3, [r7, #34]	; 0x22
 800330e:	2300      	movs	r3, #0
 8003310:	843b      	strh	r3, [r7, #32]
  yinc1 = 0, yinc2 = 0, den = 0, num = 0, numadd = 0, numpixels = 0, 
 8003312:	2300      	movs	r3, #0
 8003314:	83fb      	strh	r3, [r7, #30]
 8003316:	2300      	movs	r3, #0
 8003318:	83bb      	strh	r3, [r7, #28]
 800331a:	2300      	movs	r3, #0
 800331c:	837b      	strh	r3, [r7, #26]
 800331e:	2300      	movs	r3, #0
 8003320:	833b      	strh	r3, [r7, #24]
 8003322:	2300      	movs	r3, #0
 8003324:	82fb      	strh	r3, [r7, #22]
 8003326:	2300      	movs	r3, #0
 8003328:	82bb      	strh	r3, [r7, #20]
  curpixel = 0;
 800332a:	2300      	movs	r3, #0
 800332c:	827b      	strh	r3, [r7, #18]
  
  deltax = ABS(X2 - X1);        /* The difference between the x's */
 800332e:	887a      	ldrh	r2, [r7, #2]
 8003330:	88fb      	ldrh	r3, [r7, #6]
 8003332:	1ad3      	subs	r3, r2, r3
 8003334:	2b00      	cmp	r3, #0
 8003336:	bfb8      	it	lt
 8003338:	425b      	neglt	r3, r3
 800333a:	823b      	strh	r3, [r7, #16]
  deltay = ABS(Y2 - Y1);        /* The difference between the y's */
 800333c:	883a      	ldrh	r2, [r7, #0]
 800333e:	88bb      	ldrh	r3, [r7, #4]
 8003340:	1ad3      	subs	r3, r2, r3
 8003342:	2b00      	cmp	r3, #0
 8003344:	bfb8      	it	lt
 8003346:	425b      	neglt	r3, r3
 8003348:	81fb      	strh	r3, [r7, #14]
  x = X1;                       /* Start x off at the first pixel */
 800334a:	88fb      	ldrh	r3, [r7, #6]
 800334c:	84fb      	strh	r3, [r7, #38]	; 0x26
  y = Y1;                       /* Start y off at the first pixel */
 800334e:	88bb      	ldrh	r3, [r7, #4]
 8003350:	84bb      	strh	r3, [r7, #36]	; 0x24
  
  if (X2 >= X1)                 /* The x-values are increasing */
 8003352:	887a      	ldrh	r2, [r7, #2]
 8003354:	88fb      	ldrh	r3, [r7, #6]
 8003356:	429a      	cmp	r2, r3
 8003358:	d304      	bcc.n	8003364 <BSP_LCD_DrawLine+0x88>
  {
    xinc1 = 1;
 800335a:	2301      	movs	r3, #1
 800335c:	847b      	strh	r3, [r7, #34]	; 0x22
    xinc2 = 1;
 800335e:	2301      	movs	r3, #1
 8003360:	843b      	strh	r3, [r7, #32]
 8003362:	e005      	b.n	8003370 <BSP_LCD_DrawLine+0x94>
  }
  else                          /* The x-values are decreasing */
  {
    xinc1 = -1;
 8003364:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003368:	847b      	strh	r3, [r7, #34]	; 0x22
    xinc2 = -1;
 800336a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800336e:	843b      	strh	r3, [r7, #32]
  }
  
  if (Y2 >= Y1)                 /* The y-values are increasing */
 8003370:	883a      	ldrh	r2, [r7, #0]
 8003372:	88bb      	ldrh	r3, [r7, #4]
 8003374:	429a      	cmp	r2, r3
 8003376:	d304      	bcc.n	8003382 <BSP_LCD_DrawLine+0xa6>
  {
    yinc1 = 1;
 8003378:	2301      	movs	r3, #1
 800337a:	83fb      	strh	r3, [r7, #30]
    yinc2 = 1;
 800337c:	2301      	movs	r3, #1
 800337e:	83bb      	strh	r3, [r7, #28]
 8003380:	e005      	b.n	800338e <BSP_LCD_DrawLine+0xb2>
  }
  else                          /* The y-values are decreasing */
  {
    yinc1 = -1;
 8003382:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003386:	83fb      	strh	r3, [r7, #30]
    yinc2 = -1;
 8003388:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800338c:	83bb      	strh	r3, [r7, #28]
  }
  
  if (deltax >= deltay)         /* There is at least one x-value for every y-value */
 800338e:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8003392:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003396:	429a      	cmp	r2, r3
 8003398:	db10      	blt.n	80033bc <BSP_LCD_DrawLine+0xe0>
  {
    xinc1 = 0;                  /* Don't change the x when numerator >= denominator */
 800339a:	2300      	movs	r3, #0
 800339c:	847b      	strh	r3, [r7, #34]	; 0x22
    yinc2 = 0;                  /* Don't change the y for every iteration */
 800339e:	2300      	movs	r3, #0
 80033a0:	83bb      	strh	r3, [r7, #28]
    den = deltax;
 80033a2:	8a3b      	ldrh	r3, [r7, #16]
 80033a4:	837b      	strh	r3, [r7, #26]
    num = deltax / 2;
 80033a6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80033aa:	0fda      	lsrs	r2, r3, #31
 80033ac:	4413      	add	r3, r2
 80033ae:	105b      	asrs	r3, r3, #1
 80033b0:	833b      	strh	r3, [r7, #24]
    numadd = deltay;
 80033b2:	89fb      	ldrh	r3, [r7, #14]
 80033b4:	82fb      	strh	r3, [r7, #22]
    numpixels = deltax;         /* There are more x-values than y-values */
 80033b6:	8a3b      	ldrh	r3, [r7, #16]
 80033b8:	82bb      	strh	r3, [r7, #20]
 80033ba:	e00f      	b.n	80033dc <BSP_LCD_DrawLine+0x100>
  }
  else                          /* There is at least one y-value for every x-value */
  {
    xinc2 = 0;                  /* Don't change the x for every iteration */
 80033bc:	2300      	movs	r3, #0
 80033be:	843b      	strh	r3, [r7, #32]
    yinc1 = 0;                  /* Don't change the y when numerator >= denominator */
 80033c0:	2300      	movs	r3, #0
 80033c2:	83fb      	strh	r3, [r7, #30]
    den = deltay;
 80033c4:	89fb      	ldrh	r3, [r7, #14]
 80033c6:	837b      	strh	r3, [r7, #26]
    num = deltay / 2;
 80033c8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80033cc:	0fda      	lsrs	r2, r3, #31
 80033ce:	4413      	add	r3, r2
 80033d0:	105b      	asrs	r3, r3, #1
 80033d2:	833b      	strh	r3, [r7, #24]
    numadd = deltax;
 80033d4:	8a3b      	ldrh	r3, [r7, #16]
 80033d6:	82fb      	strh	r3, [r7, #22]
    numpixels = deltay;         /* There are more y-values than x-values */
 80033d8:	89fb      	ldrh	r3, [r7, #14]
 80033da:	82bb      	strh	r3, [r7, #20]
  }
  
  for (curpixel = 0; curpixel <= numpixels; curpixel++)
 80033dc:	2300      	movs	r3, #0
 80033de:	827b      	strh	r3, [r7, #18]
 80033e0:	e037      	b.n	8003452 <BSP_LCD_DrawLine+0x176>
  {
    BSP_LCD_DrawPixel(x, y, DrawProp[ActiveLayer].TextColor);   /* Draw the current pixel */
 80033e2:	8cf8      	ldrh	r0, [r7, #38]	; 0x26
 80033e4:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 80033e6:	4b20      	ldr	r3, [pc, #128]	; (8003468 <BSP_LCD_DrawLine+0x18c>)
 80033e8:	681a      	ldr	r2, [r3, #0]
 80033ea:	4c20      	ldr	r4, [pc, #128]	; (800346c <BSP_LCD_DrawLine+0x190>)
 80033ec:	4613      	mov	r3, r2
 80033ee:	005b      	lsls	r3, r3, #1
 80033f0:	4413      	add	r3, r2
 80033f2:	009b      	lsls	r3, r3, #2
 80033f4:	4423      	add	r3, r4
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	461a      	mov	r2, r3
 80033fa:	f000 f9a1 	bl	8003740 <BSP_LCD_DrawPixel>
    num += numadd;                            /* Increase the numerator by the top of the fraction */
 80033fe:	8b3a      	ldrh	r2, [r7, #24]
 8003400:	8afb      	ldrh	r3, [r7, #22]
 8003402:	4413      	add	r3, r2
 8003404:	b29b      	uxth	r3, r3
 8003406:	833b      	strh	r3, [r7, #24]
    if (num >= den)                           /* Check if numerator >= denominator */
 8003408:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 800340c:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8003410:	429a      	cmp	r2, r3
 8003412:	db0e      	blt.n	8003432 <BSP_LCD_DrawLine+0x156>
    {
      num -= den;                             /* Calculate the new numerator value */
 8003414:	8b3a      	ldrh	r2, [r7, #24]
 8003416:	8b7b      	ldrh	r3, [r7, #26]
 8003418:	1ad3      	subs	r3, r2, r3
 800341a:	b29b      	uxth	r3, r3
 800341c:	833b      	strh	r3, [r7, #24]
      x += xinc1;                             /* Change the x as appropriate */
 800341e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8003420:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003422:	4413      	add	r3, r2
 8003424:	b29b      	uxth	r3, r3
 8003426:	84fb      	strh	r3, [r7, #38]	; 0x26
      y += yinc1;                             /* Change the y as appropriate */
 8003428:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800342a:	8bfb      	ldrh	r3, [r7, #30]
 800342c:	4413      	add	r3, r2
 800342e:	b29b      	uxth	r3, r3
 8003430:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    x += xinc2;                               /* Change the x as appropriate */
 8003432:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8003434:	8c3b      	ldrh	r3, [r7, #32]
 8003436:	4413      	add	r3, r2
 8003438:	b29b      	uxth	r3, r3
 800343a:	84fb      	strh	r3, [r7, #38]	; 0x26
    y += yinc2;                               /* Change the y as appropriate */
 800343c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800343e:	8bbb      	ldrh	r3, [r7, #28]
 8003440:	4413      	add	r3, r2
 8003442:	b29b      	uxth	r3, r3
 8003444:	84bb      	strh	r3, [r7, #36]	; 0x24
  for (curpixel = 0; curpixel <= numpixels; curpixel++)
 8003446:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800344a:	b29b      	uxth	r3, r3
 800344c:	3301      	adds	r3, #1
 800344e:	b29b      	uxth	r3, r3
 8003450:	827b      	strh	r3, [r7, #18]
 8003452:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8003456:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800345a:	429a      	cmp	r2, r3
 800345c:	ddc1      	ble.n	80033e2 <BSP_LCD_DrawLine+0x106>
  }
}
 800345e:	bf00      	nop
 8003460:	bf00      	nop
 8003462:	372c      	adds	r7, #44	; 0x2c
 8003464:	46bd      	mov	sp, r7
 8003466:	bd90      	pop	{r4, r7, pc}
 8003468:	200005c4 	.word	0x200005c4
 800346c:	200005c8 	.word	0x200005c8

08003470 <BSP_LCD_FillRect>:
  * @param  Height: rectangle height
  * @param  Width: rectangle width
  * @attention when flippedLcd is true, the LCD orientation is rotated by 180°
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8003470:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003474:	b086      	sub	sp, #24
 8003476:	af02      	add	r7, sp, #8
 8003478:	4604      	mov	r4, r0
 800347a:	4608      	mov	r0, r1
 800347c:	4611      	mov	r1, r2
 800347e:	461a      	mov	r2, r3
 8003480:	4623      	mov	r3, r4
 8003482:	80fb      	strh	r3, [r7, #6]
 8003484:	4603      	mov	r3, r0
 8003486:	80bb      	strh	r3, [r7, #4]
 8003488:	460b      	mov	r3, r1
 800348a:	807b      	strh	r3, [r7, #2]
 800348c:	4613      	mov	r3, r2
 800348e:	803b      	strh	r3, [r7, #0]
  uint32_t xaddress = 0;
 8003490:	2300      	movs	r3, #0
 8003492:	60fb      	str	r3, [r7, #12]

  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8003494:	4b33      	ldr	r3, [pc, #204]	; (8003564 <BSP_LCD_FillRect+0xf4>)
 8003496:	681a      	ldr	r2, [r3, #0]
 8003498:	4933      	ldr	r1, [pc, #204]	; (8003568 <BSP_LCD_FillRect+0xf8>)
 800349a:	4613      	mov	r3, r2
 800349c:	005b      	lsls	r3, r3, #1
 800349e:	4413      	add	r3, r2
 80034a0:	009b      	lsls	r3, r3, #2
 80034a2:	440b      	add	r3, r1
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4618      	mov	r0, r3
 80034a8:	f7ff fda2 	bl	8002ff0 <BSP_LCD_SetTextColor>

  /* Get the rectangle start address */

  if (flippedLcd)
 80034ac:	4b2f      	ldr	r3, [pc, #188]	; (800356c <BSP_LCD_FillRect+0xfc>)
 80034ae:	781b      	ldrb	r3, [r3, #0]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d022      	beq.n	80034fa <BSP_LCD_FillRect+0x8a>
  {
	  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4 * (-BSP_LCD_GetXSize()*(Ypos+Height) - (Xpos+Width) +BSP_LCD_GetXSize()*BSP_LCD_GetYSize()); //Rotate by 180°
 80034b4:	4b2b      	ldr	r3, [pc, #172]	; (8003564 <BSP_LCD_FillRect+0xf4>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4a2d      	ldr	r2, [pc, #180]	; (8003570 <BSP_LCD_FillRect+0x100>)
 80034ba:	2134      	movs	r1, #52	; 0x34
 80034bc:	fb01 f303 	mul.w	r3, r1, r3
 80034c0:	4413      	add	r3, r2
 80034c2:	335c      	adds	r3, #92	; 0x5c
 80034c4:	681c      	ldr	r4, [r3, #0]
 80034c6:	f7ff fd07 	bl	8002ed8 <BSP_LCD_GetXSize>
 80034ca:	4603      	mov	r3, r0
 80034cc:	425b      	negs	r3, r3
 80034ce:	88b9      	ldrh	r1, [r7, #4]
 80034d0:	883a      	ldrh	r2, [r7, #0]
 80034d2:	440a      	add	r2, r1
 80034d4:	fb02 f503 	mul.w	r5, r2, r3
 80034d8:	f7ff fcfe 	bl	8002ed8 <BSP_LCD_GetXSize>
 80034dc:	4606      	mov	r6, r0
 80034de:	f7ff fd07 	bl	8002ef0 <BSP_LCD_GetYSize>
 80034e2:	4603      	mov	r3, r0
 80034e4:	fb06 f303 	mul.w	r3, r6, r3
 80034e8:	442b      	add	r3, r5
 80034ea:	88f9      	ldrh	r1, [r7, #6]
 80034ec:	887a      	ldrh	r2, [r7, #2]
 80034ee:	440a      	add	r2, r1
 80034f0:	1a9b      	subs	r3, r3, r2
 80034f2:	009b      	lsls	r3, r3, #2
 80034f4:	4423      	add	r3, r4
 80034f6:	60fb      	str	r3, [r7, #12]
 80034f8:	e013      	b.n	8003522 <BSP_LCD_FillRect+0xb2>
   }
  else {
	  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 80034fa:	4b1a      	ldr	r3, [pc, #104]	; (8003564 <BSP_LCD_FillRect+0xf4>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	4a1c      	ldr	r2, [pc, #112]	; (8003570 <BSP_LCD_FillRect+0x100>)
 8003500:	2134      	movs	r1, #52	; 0x34
 8003502:	fb01 f303 	mul.w	r3, r1, r3
 8003506:	4413      	add	r3, r2
 8003508:	335c      	adds	r3, #92	; 0x5c
 800350a:	681c      	ldr	r4, [r3, #0]
 800350c:	f7ff fce4 	bl	8002ed8 <BSP_LCD_GetXSize>
 8003510:	4602      	mov	r2, r0
 8003512:	88bb      	ldrh	r3, [r7, #4]
 8003514:	fb03 f202 	mul.w	r2, r3, r2
 8003518:	88fb      	ldrh	r3, [r7, #6]
 800351a:	4413      	add	r3, r2
 800351c:	009b      	lsls	r3, r3, #2
 800351e:	4423      	add	r3, r4
 8003520:	60fb      	str	r3, [r7, #12]
  }

  /* Fill the rectangle */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 8003522:	4b10      	ldr	r3, [pc, #64]	; (8003564 <BSP_LCD_FillRect+0xf4>)
 8003524:	681c      	ldr	r4, [r3, #0]
 8003526:	68fd      	ldr	r5, [r7, #12]
 8003528:	887e      	ldrh	r6, [r7, #2]
 800352a:	f8b7 8000 	ldrh.w	r8, [r7]
 800352e:	f7ff fcd3 	bl	8002ed8 <BSP_LCD_GetXSize>
 8003532:	4602      	mov	r2, r0
 8003534:	887b      	ldrh	r3, [r7, #2]
 8003536:	1ad1      	subs	r1, r2, r3
 8003538:	4b0a      	ldr	r3, [pc, #40]	; (8003564 <BSP_LCD_FillRect+0xf4>)
 800353a:	681a      	ldr	r2, [r3, #0]
 800353c:	480a      	ldr	r0, [pc, #40]	; (8003568 <BSP_LCD_FillRect+0xf8>)
 800353e:	4613      	mov	r3, r2
 8003540:	005b      	lsls	r3, r3, #1
 8003542:	4413      	add	r3, r2
 8003544:	009b      	lsls	r3, r3, #2
 8003546:	4403      	add	r3, r0
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	9301      	str	r3, [sp, #4]
 800354c:	9100      	str	r1, [sp, #0]
 800354e:	4643      	mov	r3, r8
 8003550:	4632      	mov	r2, r6
 8003552:	4629      	mov	r1, r5
 8003554:	4620      	mov	r0, r4
 8003556:	f000 f9f9 	bl	800394c <FillBuffer>
}
 800355a:	bf00      	nop
 800355c:	3710      	adds	r7, #16
 800355e:	46bd      	mov	sp, r7
 8003560:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003564:	200005c4 	.word	0x200005c4
 8003568:	200005c8 	.word	0x200005c8
 800356c:	200005e4 	.word	0x200005e4
 8003570:	200004ac 	.word	0x200004ac

08003574 <BSP_LCD_DisplayOn>:

/**
  * @brief  Enables the Display.
  */
void BSP_LCD_DisplayOn(void)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	af00      	add	r7, sp, #0
  if(LcdDrv->DisplayOn != NULL)
 8003578:	4b05      	ldr	r3, [pc, #20]	; (8003590 <BSP_LCD_DisplayOn+0x1c>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	689b      	ldr	r3, [r3, #8]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d003      	beq.n	800358a <BSP_LCD_DisplayOn+0x16>
  {
    LcdDrv->DisplayOn();
 8003582:	4b03      	ldr	r3, [pc, #12]	; (8003590 <BSP_LCD_DisplayOn+0x1c>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	689b      	ldr	r3, [r3, #8]
 8003588:	4798      	blx	r3
  }
}
 800358a:	bf00      	nop
 800358c:	bd80      	pop	{r7, pc}
 800358e:	bf00      	nop
 8003590:	200005e0 	.word	0x200005e0

08003594 <BSP_LCD_MspInit>:

/**
  * @brief  Initializes the LTDC MSP.
  */
__weak void BSP_LCD_MspInit(void)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b08e      	sub	sp, #56	; 0x38
 8003598:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable the LTDC and DMA2D Clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 800359a:	2300      	movs	r3, #0
 800359c:	623b      	str	r3, [r7, #32]
 800359e:	4b61      	ldr	r3, [pc, #388]	; (8003724 <BSP_LCD_MspInit+0x190>)
 80035a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035a2:	4a60      	ldr	r2, [pc, #384]	; (8003724 <BSP_LCD_MspInit+0x190>)
 80035a4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80035a8:	6453      	str	r3, [r2, #68]	; 0x44
 80035aa:	4b5e      	ldr	r3, [pc, #376]	; (8003724 <BSP_LCD_MspInit+0x190>)
 80035ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035ae:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80035b2:	623b      	str	r3, [r7, #32]
 80035b4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_DMA2D_CLK_ENABLE(); 
 80035b6:	2300      	movs	r3, #0
 80035b8:	61fb      	str	r3, [r7, #28]
 80035ba:	4b5a      	ldr	r3, [pc, #360]	; (8003724 <BSP_LCD_MspInit+0x190>)
 80035bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035be:	4a59      	ldr	r2, [pc, #356]	; (8003724 <BSP_LCD_MspInit+0x190>)
 80035c0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80035c4:	6313      	str	r3, [r2, #48]	; 0x30
 80035c6:	4b57      	ldr	r3, [pc, #348]	; (8003724 <BSP_LCD_MspInit+0x190>)
 80035c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035ca:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80035ce:	61fb      	str	r3, [r7, #28]
 80035d0:	69fb      	ldr	r3, [r7, #28]
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80035d2:	2300      	movs	r3, #0
 80035d4:	61bb      	str	r3, [r7, #24]
 80035d6:	4b53      	ldr	r3, [pc, #332]	; (8003724 <BSP_LCD_MspInit+0x190>)
 80035d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035da:	4a52      	ldr	r2, [pc, #328]	; (8003724 <BSP_LCD_MspInit+0x190>)
 80035dc:	f043 0301 	orr.w	r3, r3, #1
 80035e0:	6313      	str	r3, [r2, #48]	; 0x30
 80035e2:	4b50      	ldr	r3, [pc, #320]	; (8003724 <BSP_LCD_MspInit+0x190>)
 80035e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035e6:	f003 0301 	and.w	r3, r3, #1
 80035ea:	61bb      	str	r3, [r7, #24]
 80035ec:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80035ee:	2300      	movs	r3, #0
 80035f0:	617b      	str	r3, [r7, #20]
 80035f2:	4b4c      	ldr	r3, [pc, #304]	; (8003724 <BSP_LCD_MspInit+0x190>)
 80035f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035f6:	4a4b      	ldr	r2, [pc, #300]	; (8003724 <BSP_LCD_MspInit+0x190>)
 80035f8:	f043 0302 	orr.w	r3, r3, #2
 80035fc:	6313      	str	r3, [r2, #48]	; 0x30
 80035fe:	4b49      	ldr	r3, [pc, #292]	; (8003724 <BSP_LCD_MspInit+0x190>)
 8003600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003602:	f003 0302 	and.w	r3, r3, #2
 8003606:	617b      	str	r3, [r7, #20]
 8003608:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800360a:	2300      	movs	r3, #0
 800360c:	613b      	str	r3, [r7, #16]
 800360e:	4b45      	ldr	r3, [pc, #276]	; (8003724 <BSP_LCD_MspInit+0x190>)
 8003610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003612:	4a44      	ldr	r2, [pc, #272]	; (8003724 <BSP_LCD_MspInit+0x190>)
 8003614:	f043 0304 	orr.w	r3, r3, #4
 8003618:	6313      	str	r3, [r2, #48]	; 0x30
 800361a:	4b42      	ldr	r3, [pc, #264]	; (8003724 <BSP_LCD_MspInit+0x190>)
 800361c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800361e:	f003 0304 	and.w	r3, r3, #4
 8003622:	613b      	str	r3, [r7, #16]
 8003624:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003626:	2300      	movs	r3, #0
 8003628:	60fb      	str	r3, [r7, #12]
 800362a:	4b3e      	ldr	r3, [pc, #248]	; (8003724 <BSP_LCD_MspInit+0x190>)
 800362c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800362e:	4a3d      	ldr	r2, [pc, #244]	; (8003724 <BSP_LCD_MspInit+0x190>)
 8003630:	f043 0308 	orr.w	r3, r3, #8
 8003634:	6313      	str	r3, [r2, #48]	; 0x30
 8003636:	4b3b      	ldr	r3, [pc, #236]	; (8003724 <BSP_LCD_MspInit+0x190>)
 8003638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800363a:	f003 0308 	and.w	r3, r3, #8
 800363e:	60fb      	str	r3, [r7, #12]
 8003640:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003642:	2300      	movs	r3, #0
 8003644:	60bb      	str	r3, [r7, #8]
 8003646:	4b37      	ldr	r3, [pc, #220]	; (8003724 <BSP_LCD_MspInit+0x190>)
 8003648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800364a:	4a36      	ldr	r2, [pc, #216]	; (8003724 <BSP_LCD_MspInit+0x190>)
 800364c:	f043 0320 	orr.w	r3, r3, #32
 8003650:	6313      	str	r3, [r2, #48]	; 0x30
 8003652:	4b34      	ldr	r3, [pc, #208]	; (8003724 <BSP_LCD_MspInit+0x190>)
 8003654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003656:	f003 0320 	and.w	r3, r3, #32
 800365a:	60bb      	str	r3, [r7, #8]
 800365c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800365e:	2300      	movs	r3, #0
 8003660:	607b      	str	r3, [r7, #4]
 8003662:	4b30      	ldr	r3, [pc, #192]	; (8003724 <BSP_LCD_MspInit+0x190>)
 8003664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003666:	4a2f      	ldr	r2, [pc, #188]	; (8003724 <BSP_LCD_MspInit+0x190>)
 8003668:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800366c:	6313      	str	r3, [r2, #48]	; 0x30
 800366e:	4b2d      	ldr	r3, [pc, #180]	; (8003724 <BSP_LCD_MspInit+0x190>)
 8003670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003672:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003676:	607b      	str	r3, [r7, #4]
 8003678:	687b      	ldr	r3, [r7, #4]
            |  LCD_TFT CLK   <-> PG.07  | LCD_TFT DE   <->  PF.10 |
             -----------------------------------------------------
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 800367a:	f641 0358 	movw	r3, #6232	; 0x1858
 800367e:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8003680:	2302      	movs	r3, #2
 8003682:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8003684:	2300      	movs	r3, #0
 8003686:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8003688:	2302      	movs	r3, #2
 800368a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 800368c:	230e      	movs	r3, #14
 800368e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8003690:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003694:	4619      	mov	r1, r3
 8003696:	4824      	ldr	r0, [pc, #144]	; (8003728 <BSP_LCD_MspInit+0x194>)
 8003698:	f001 fa62 	bl	8004b60 <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 800369c:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 80036a0:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 80036a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80036a6:	4619      	mov	r1, r3
 80036a8:	4820      	ldr	r0, [pc, #128]	; (800372c <BSP_LCD_MspInit+0x198>)
 80036aa:	f001 fa59 	bl	8004b60 <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 80036ae:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 80036b2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 80036b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80036b8:	4619      	mov	r1, r3
 80036ba:	481d      	ldr	r0, [pc, #116]	; (8003730 <BSP_LCD_MspInit+0x19c>)
 80036bc:	f001 fa50 	bl	8004b60 <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 80036c0:	2348      	movs	r3, #72	; 0x48
 80036c2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 80036c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80036c8:	4619      	mov	r1, r3
 80036ca:	481a      	ldr	r0, [pc, #104]	; (8003734 <BSP_LCD_MspInit+0x1a0>)
 80036cc:	f001 fa48 	bl	8004b60 <HAL_GPIO_Init>
  
 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 80036d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80036d4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);     
 80036d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80036da:	4619      	mov	r1, r3
 80036dc:	4816      	ldr	r0, [pc, #88]	; (8003738 <BSP_LCD_MspInit+0x1a4>)
 80036de:	f001 fa3f 	bl	8004b60 <HAL_GPIO_Init>

 /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 80036e2:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 80036e6:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 80036e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80036ec:	4619      	mov	r1, r3
 80036ee:	4813      	ldr	r0, [pc, #76]	; (800373c <BSP_LCD_MspInit+0x1a8>)
 80036f0:	f001 fa36 	bl	8004b60 <HAL_GPIO_Init>
 
  /* GPIOB configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 80036f4:	2303      	movs	r3, #3
 80036f6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 80036f8:	2309      	movs	r3, #9
 80036fa:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 80036fc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003700:	4619      	mov	r1, r3
 8003702:	480a      	ldr	r0, [pc, #40]	; (800372c <BSP_LCD_MspInit+0x198>)
 8003704:	f001 fa2c 	bl	8004b60 <HAL_GPIO_Init>

  /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8003708:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800370c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 800370e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003712:	4619      	mov	r1, r3
 8003714:	4809      	ldr	r0, [pc, #36]	; (800373c <BSP_LCD_MspInit+0x1a8>)
 8003716:	f001 fa23 	bl	8004b60 <HAL_GPIO_Init>
}
 800371a:	bf00      	nop
 800371c:	3738      	adds	r7, #56	; 0x38
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}
 8003722:	bf00      	nop
 8003724:	40023800 	.word	0x40023800
 8003728:	40020000 	.word	0x40020000
 800372c:	40020400 	.word	0x40020400
 8003730:	40020800 	.word	0x40020800
 8003734:	40020c00 	.word	0x40020c00
 8003738:	40021400 	.word	0x40021400
 800373c:	40021800 	.word	0x40021800

08003740 <BSP_LCD_DrawPixel>:
  * @param  Ypos: the Y position
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  * @attention when flippedLcd is true, the LCD orientation is rotated by 180°
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 8003740:	b5b0      	push	{r4, r5, r7, lr}
 8003742:	b082      	sub	sp, #8
 8003744:	af00      	add	r7, sp, #0
 8003746:	4603      	mov	r3, r0
 8003748:	603a      	str	r2, [r7, #0]
 800374a:	80fb      	strh	r3, [r7, #6]
 800374c:	460b      	mov	r3, r1
 800374e:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  if (flippedLcd){
 8003750:	4b1e      	ldr	r3, [pc, #120]	; (80037cc <BSP_LCD_DrawPixel+0x8c>)
 8003752:	781b      	ldrb	r3, [r3, #0]
 8003754:	2b00      	cmp	r3, #0
 8003756:	d01f      	beq.n	8003798 <BSP_LCD_DrawPixel+0x58>
	  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + 4 * (BSP_LCD_GetXSize()*BSP_LCD_GetYSize() - Xpos - BSP_LCD_GetXSize() * Ypos)) = RGB_Code; //Rotate all Pixels by 180°
 8003758:	4b1d      	ldr	r3, [pc, #116]	; (80037d0 <BSP_LCD_DrawPixel+0x90>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4a1d      	ldr	r2, [pc, #116]	; (80037d4 <BSP_LCD_DrawPixel+0x94>)
 800375e:	2134      	movs	r1, #52	; 0x34
 8003760:	fb01 f303 	mul.w	r3, r1, r3
 8003764:	4413      	add	r3, r2
 8003766:	335c      	adds	r3, #92	; 0x5c
 8003768:	681c      	ldr	r4, [r3, #0]
 800376a:	f7ff fbb5 	bl	8002ed8 <BSP_LCD_GetXSize>
 800376e:	4605      	mov	r5, r0
 8003770:	f7ff fbbe 	bl	8002ef0 <BSP_LCD_GetYSize>
 8003774:	4603      	mov	r3, r0
 8003776:	fb03 f205 	mul.w	r2, r3, r5
 800377a:	88fb      	ldrh	r3, [r7, #6]
 800377c:	1ad5      	subs	r5, r2, r3
 800377e:	f7ff fbab 	bl	8002ed8 <BSP_LCD_GetXSize>
 8003782:	4602      	mov	r2, r0
 8003784:	88bb      	ldrh	r3, [r7, #4]
 8003786:	fb02 f303 	mul.w	r3, r2, r3
 800378a:	1aeb      	subs	r3, r5, r3
 800378c:	009b      	lsls	r3, r3, #2
 800378e:	4423      	add	r3, r4
 8003790:	461a      	mov	r2, r3
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	6013      	str	r3, [r2, #0]
  }
  else {
	  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
  }
}
 8003796:	e015      	b.n	80037c4 <BSP_LCD_DrawPixel+0x84>
	  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8003798:	4b0d      	ldr	r3, [pc, #52]	; (80037d0 <BSP_LCD_DrawPixel+0x90>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4a0d      	ldr	r2, [pc, #52]	; (80037d4 <BSP_LCD_DrawPixel+0x94>)
 800379e:	2134      	movs	r1, #52	; 0x34
 80037a0:	fb01 f303 	mul.w	r3, r1, r3
 80037a4:	4413      	add	r3, r2
 80037a6:	335c      	adds	r3, #92	; 0x5c
 80037a8:	681c      	ldr	r4, [r3, #0]
 80037aa:	88bd      	ldrh	r5, [r7, #4]
 80037ac:	f7ff fb94 	bl	8002ed8 <BSP_LCD_GetXSize>
 80037b0:	4603      	mov	r3, r0
 80037b2:	fb03 f205 	mul.w	r2, r3, r5
 80037b6:	88fb      	ldrh	r3, [r7, #6]
 80037b8:	4413      	add	r3, r2
 80037ba:	009b      	lsls	r3, r3, #2
 80037bc:	4423      	add	r3, r4
 80037be:	461a      	mov	r2, r3
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	6013      	str	r3, [r2, #0]
}
 80037c4:	bf00      	nop
 80037c6:	3708      	adds	r7, #8
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bdb0      	pop	{r4, r5, r7, pc}
 80037cc:	200005e4 	.word	0x200005e4
 80037d0:	200005c4 	.word	0x200005c4
 80037d4:	200004ac 	.word	0x200004ac

080037d8 <DrawChar>:
  * @param  Xpos: the Line where to display the character shape
  * @param  Ypos: start column address
  * @param  c: pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b088      	sub	sp, #32
 80037dc:	af00      	add	r7, sp, #0
 80037de:	4603      	mov	r3, r0
 80037e0:	603a      	str	r2, [r7, #0]
 80037e2:	80fb      	strh	r3, [r7, #6]
 80037e4:	460b      	mov	r3, r1
 80037e6:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 80037e8:	2300      	movs	r3, #0
 80037ea:	61fb      	str	r3, [r7, #28]
 80037ec:	2300      	movs	r3, #0
 80037ee:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t offset;
  uint8_t *pchar;
  uint32_t line=0;
 80037f0:	2300      	movs	r3, #0
 80037f2:	617b      	str	r3, [r7, #20]

  height = DrawProp[ActiveLayer].pFont->Height;
 80037f4:	4b53      	ldr	r3, [pc, #332]	; (8003944 <DrawChar+0x16c>)
 80037f6:	681a      	ldr	r2, [r3, #0]
 80037f8:	4953      	ldr	r1, [pc, #332]	; (8003948 <DrawChar+0x170>)
 80037fa:	4613      	mov	r3, r2
 80037fc:	005b      	lsls	r3, r3, #1
 80037fe:	4413      	add	r3, r2
 8003800:	009b      	lsls	r3, r3, #2
 8003802:	440b      	add	r3, r1
 8003804:	3308      	adds	r3, #8
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	88db      	ldrh	r3, [r3, #6]
 800380a:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 800380c:	4b4d      	ldr	r3, [pc, #308]	; (8003944 <DrawChar+0x16c>)
 800380e:	681a      	ldr	r2, [r3, #0]
 8003810:	494d      	ldr	r1, [pc, #308]	; (8003948 <DrawChar+0x170>)
 8003812:	4613      	mov	r3, r2
 8003814:	005b      	lsls	r3, r3, #1
 8003816:	4413      	add	r3, r2
 8003818:	009b      	lsls	r3, r3, #2
 800381a:	440b      	add	r3, r1
 800381c:	3308      	adds	r3, #8
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	889b      	ldrh	r3, [r3, #4]
 8003822:	823b      	strh	r3, [r7, #16]

  offset = 8 *((width + 7)/8) -  width ;
 8003824:	8a3b      	ldrh	r3, [r7, #16]
 8003826:	3307      	adds	r3, #7
 8003828:	2b00      	cmp	r3, #0
 800382a:	da00      	bge.n	800382e <DrawChar+0x56>
 800382c:	3307      	adds	r3, #7
 800382e:	10db      	asrs	r3, r3, #3
 8003830:	b2db      	uxtb	r3, r3
 8003832:	00db      	lsls	r3, r3, #3
 8003834:	b2da      	uxtb	r2, r3
 8003836:	8a3b      	ldrh	r3, [r7, #16]
 8003838:	b2db      	uxtb	r3, r3
 800383a:	1ad3      	subs	r3, r2, r3
 800383c:	73fb      	strb	r3, [r7, #15]

  for(i = 0; i < height; i++)
 800383e:	2300      	movs	r3, #0
 8003840:	61fb      	str	r3, [r7, #28]
 8003842:	e076      	b.n	8003932 <DrawChar+0x15a>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8003844:	8a3b      	ldrh	r3, [r7, #16]
 8003846:	3307      	adds	r3, #7
 8003848:	2b00      	cmp	r3, #0
 800384a:	da00      	bge.n	800384e <DrawChar+0x76>
 800384c:	3307      	adds	r3, #7
 800384e:	10db      	asrs	r3, r3, #3
 8003850:	461a      	mov	r2, r3
 8003852:	69fb      	ldr	r3, [r7, #28]
 8003854:	fb02 f303 	mul.w	r3, r2, r3
 8003858:	683a      	ldr	r2, [r7, #0]
 800385a:	4413      	add	r3, r2
 800385c:	60bb      	str	r3, [r7, #8]

    switch(((width + 7)/8))
 800385e:	8a3b      	ldrh	r3, [r7, #16]
 8003860:	3307      	adds	r3, #7
 8003862:	2b00      	cmp	r3, #0
 8003864:	da00      	bge.n	8003868 <DrawChar+0x90>
 8003866:	3307      	adds	r3, #7
 8003868:	10db      	asrs	r3, r3, #3
 800386a:	2b01      	cmp	r3, #1
 800386c:	d002      	beq.n	8003874 <DrawChar+0x9c>
 800386e:	2b02      	cmp	r3, #2
 8003870:	d004      	beq.n	800387c <DrawChar+0xa4>
 8003872:	e00c      	b.n	800388e <DrawChar+0xb6>
    {
    case 1:
      line =  pchar[0];      
 8003874:	68bb      	ldr	r3, [r7, #8]
 8003876:	781b      	ldrb	r3, [r3, #0]
 8003878:	617b      	str	r3, [r7, #20]
      break;
 800387a:	e016      	b.n	80038aa <DrawChar+0xd2>
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 800387c:	68bb      	ldr	r3, [r7, #8]
 800387e:	781b      	ldrb	r3, [r3, #0]
 8003880:	021b      	lsls	r3, r3, #8
 8003882:	68ba      	ldr	r2, [r7, #8]
 8003884:	3201      	adds	r2, #1
 8003886:	7812      	ldrb	r2, [r2, #0]
 8003888:	4313      	orrs	r3, r2
 800388a:	617b      	str	r3, [r7, #20]
      break;
 800388c:	e00d      	b.n	80038aa <DrawChar+0xd2>

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 800388e:	68bb      	ldr	r3, [r7, #8]
 8003890:	781b      	ldrb	r3, [r3, #0]
 8003892:	041a      	lsls	r2, r3, #16
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	3301      	adds	r3, #1
 8003898:	781b      	ldrb	r3, [r3, #0]
 800389a:	021b      	lsls	r3, r3, #8
 800389c:	4313      	orrs	r3, r2
 800389e:	68ba      	ldr	r2, [r7, #8]
 80038a0:	3202      	adds	r2, #2
 80038a2:	7812      	ldrb	r2, [r2, #0]
 80038a4:	4313      	orrs	r3, r2
 80038a6:	617b      	str	r3, [r7, #20]
      break;
 80038a8:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 80038aa:	2300      	movs	r3, #0
 80038ac:	61bb      	str	r3, [r7, #24]
 80038ae:	e036      	b.n	800391e <DrawChar+0x146>
    {
      if(line & (1 << (width- j + offset- 1))) 
 80038b0:	8a3a      	ldrh	r2, [r7, #16]
 80038b2:	69bb      	ldr	r3, [r7, #24]
 80038b4:	1ad2      	subs	r2, r2, r3
 80038b6:	7bfb      	ldrb	r3, [r7, #15]
 80038b8:	4413      	add	r3, r2
 80038ba:	3b01      	subs	r3, #1
 80038bc:	2201      	movs	r2, #1
 80038be:	fa02 f303 	lsl.w	r3, r2, r3
 80038c2:	461a      	mov	r2, r3
 80038c4:	697b      	ldr	r3, [r7, #20]
 80038c6:	4013      	ands	r3, r2
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d012      	beq.n	80038f2 <DrawChar+0x11a>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 80038cc:	69bb      	ldr	r3, [r7, #24]
 80038ce:	b29a      	uxth	r2, r3
 80038d0:	88fb      	ldrh	r3, [r7, #6]
 80038d2:	4413      	add	r3, r2
 80038d4:	b298      	uxth	r0, r3
 80038d6:	4b1b      	ldr	r3, [pc, #108]	; (8003944 <DrawChar+0x16c>)
 80038d8:	681a      	ldr	r2, [r3, #0]
 80038da:	491b      	ldr	r1, [pc, #108]	; (8003948 <DrawChar+0x170>)
 80038dc:	4613      	mov	r3, r2
 80038de:	005b      	lsls	r3, r3, #1
 80038e0:	4413      	add	r3, r2
 80038e2:	009b      	lsls	r3, r3, #2
 80038e4:	440b      	add	r3, r1
 80038e6:	681a      	ldr	r2, [r3, #0]
 80038e8:	88bb      	ldrh	r3, [r7, #4]
 80038ea:	4619      	mov	r1, r3
 80038ec:	f7ff ff28 	bl	8003740 <BSP_LCD_DrawPixel>
 80038f0:	e012      	b.n	8003918 <DrawChar+0x140>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 80038f2:	69bb      	ldr	r3, [r7, #24]
 80038f4:	b29a      	uxth	r2, r3
 80038f6:	88fb      	ldrh	r3, [r7, #6]
 80038f8:	4413      	add	r3, r2
 80038fa:	b298      	uxth	r0, r3
 80038fc:	4b11      	ldr	r3, [pc, #68]	; (8003944 <DrawChar+0x16c>)
 80038fe:	681a      	ldr	r2, [r3, #0]
 8003900:	4911      	ldr	r1, [pc, #68]	; (8003948 <DrawChar+0x170>)
 8003902:	4613      	mov	r3, r2
 8003904:	005b      	lsls	r3, r3, #1
 8003906:	4413      	add	r3, r2
 8003908:	009b      	lsls	r3, r3, #2
 800390a:	440b      	add	r3, r1
 800390c:	3304      	adds	r3, #4
 800390e:	681a      	ldr	r2, [r3, #0]
 8003910:	88bb      	ldrh	r3, [r7, #4]
 8003912:	4619      	mov	r1, r3
 8003914:	f7ff ff14 	bl	8003740 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8003918:	69bb      	ldr	r3, [r7, #24]
 800391a:	3301      	adds	r3, #1
 800391c:	61bb      	str	r3, [r7, #24]
 800391e:	8a3b      	ldrh	r3, [r7, #16]
 8003920:	69ba      	ldr	r2, [r7, #24]
 8003922:	429a      	cmp	r2, r3
 8003924:	d3c4      	bcc.n	80038b0 <DrawChar+0xd8>
      } 
    }
    Ypos++;
 8003926:	88bb      	ldrh	r3, [r7, #4]
 8003928:	3301      	adds	r3, #1
 800392a:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 800392c:	69fb      	ldr	r3, [r7, #28]
 800392e:	3301      	adds	r3, #1
 8003930:	61fb      	str	r3, [r7, #28]
 8003932:	8a7b      	ldrh	r3, [r7, #18]
 8003934:	69fa      	ldr	r2, [r7, #28]
 8003936:	429a      	cmp	r2, r3
 8003938:	d384      	bcc.n	8003844 <DrawChar+0x6c>
  }
}
 800393a:	bf00      	nop
 800393c:	bf00      	nop
 800393e:	3720      	adds	r7, #32
 8003940:	46bd      	mov	sp, r7
 8003942:	bd80      	pop	{r7, pc}
 8003944:	200005c4 	.word	0x200005c4
 8003948:	200005c8 	.word	0x200005c8

0800394c <FillBuffer>:
  * @param  ySize: buffer height
  * @param  OffLine: offset
  * @param  ColorIndex: color Index  
  */
static void FillBuffer(uint32_t LayerIndex, void * pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b086      	sub	sp, #24
 8003950:	af02      	add	r7, sp, #8
 8003952:	60f8      	str	r0, [r7, #12]
 8003954:	60b9      	str	r1, [r7, #8]
 8003956:	607a      	str	r2, [r7, #4]
 8003958:	603b      	str	r3, [r7, #0]
  
  /* Register to memory mode with ARGB8888 as color Mode */ 
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
 800395a:	4b16      	ldr	r3, [pc, #88]	; (80039b4 <FillBuffer+0x68>)
 800395c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8003960:	605a      	str	r2, [r3, #4]
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8003962:	4b14      	ldr	r3, [pc, #80]	; (80039b4 <FillBuffer+0x68>)
 8003964:	2200      	movs	r2, #0
 8003966:	609a      	str	r2, [r3, #8]
  Dma2dHandler.Init.OutputOffset = OffLine;      
 8003968:	4a12      	ldr	r2, [pc, #72]	; (80039b4 <FillBuffer+0x68>)
 800396a:	69bb      	ldr	r3, [r7, #24]
 800396c:	60d3      	str	r3, [r2, #12]
  
  Dma2dHandler.Instance = DMA2D; 
 800396e:	4b11      	ldr	r3, [pc, #68]	; (80039b4 <FillBuffer+0x68>)
 8003970:	4a11      	ldr	r2, [pc, #68]	; (80039b8 <FillBuffer+0x6c>)
 8003972:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK) 
 8003974:	480f      	ldr	r0, [pc, #60]	; (80039b4 <FillBuffer+0x68>)
 8003976:	f000 fe5d 	bl	8004634 <HAL_DMA2D_Init>
 800397a:	4603      	mov	r3, r0
 800397c:	2b00      	cmp	r3, #0
 800397e:	d115      	bne.n	80039ac <FillBuffer+0x60>
  {
    if(HAL_DMA2D_ConfigLayer(&Dma2dHandler, LayerIndex) == HAL_OK) 
 8003980:	68f9      	ldr	r1, [r7, #12]
 8003982:	480c      	ldr	r0, [pc, #48]	; (80039b4 <FillBuffer+0x68>)
 8003984:	f000 ffbe 	bl	8004904 <HAL_DMA2D_ConfigLayer>
 8003988:	4603      	mov	r3, r0
 800398a:	2b00      	cmp	r3, #0
 800398c:	d10e      	bne.n	80039ac <FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&Dma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 800398e:	68ba      	ldr	r2, [r7, #8]
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	9300      	str	r3, [sp, #0]
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	69f9      	ldr	r1, [r7, #28]
 8003998:	4806      	ldr	r0, [pc, #24]	; (80039b4 <FillBuffer+0x68>)
 800399a:	f000 fe9e 	bl	80046da <HAL_DMA2D_Start>
 800399e:	4603      	mov	r3, r0
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d103      	bne.n	80039ac <FillBuffer+0x60>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 80039a4:	210a      	movs	r1, #10
 80039a6:	4803      	ldr	r0, [pc, #12]	; (80039b4 <FillBuffer+0x68>)
 80039a8:	f000 fec2 	bl	8004730 <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 80039ac:	bf00      	nop
 80039ae:	3710      	adds	r7, #16
 80039b0:	46bd      	mov	sp, r7
 80039b2:	bd80      	pop	{r7, pc}
 80039b4:	20000554 	.word	0x20000554
 80039b8:	4002b000 	.word	0x4002b000

080039bc <BSP_SDRAM_Init>:

/**
  * @brief  Initializes the SDRAM device.
  */
uint8_t BSP_SDRAM_Init(void)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;

  /* SDRAM device configuration */
  SdramHandle.Instance = FMC_SDRAM_DEVICE;
 80039c0:	4b29      	ldr	r3, [pc, #164]	; (8003a68 <BSP_SDRAM_Init+0xac>)
 80039c2:	4a2a      	ldr	r2, [pc, #168]	; (8003a6c <BSP_SDRAM_Init+0xb0>)
 80039c4:	601a      	str	r2, [r3, #0]

  /* FMC Configuration -------------------------------------------------------*/
  /* FMC SDRAM Bank configuration */
  /* Timing configuration for 90 Mhz of SD clock frequency (180Mhz/2) */
  /* TMRD: 2 Clock cycles */
  Timing.LoadToActiveDelay    = 2;
 80039c6:	4b2a      	ldr	r3, [pc, #168]	; (8003a70 <BSP_SDRAM_Init+0xb4>)
 80039c8:	2202      	movs	r2, #2
 80039ca:	601a      	str	r2, [r3, #0]
  /* TXSR: min=70ns (7x11.11ns) */
  Timing.ExitSelfRefreshDelay = 7;
 80039cc:	4b28      	ldr	r3, [pc, #160]	; (8003a70 <BSP_SDRAM_Init+0xb4>)
 80039ce:	2207      	movs	r2, #7
 80039d0:	605a      	str	r2, [r3, #4]
  /* TRAS: min=42ns (4x11.11ns) max=120k (ns) */
  Timing.SelfRefreshTime      = 4;
 80039d2:	4b27      	ldr	r3, [pc, #156]	; (8003a70 <BSP_SDRAM_Init+0xb4>)
 80039d4:	2204      	movs	r2, #4
 80039d6:	609a      	str	r2, [r3, #8]
  /* TRC:  min=70 (7x11.11ns) */
  Timing.RowCycleDelay        = 7;
 80039d8:	4b25      	ldr	r3, [pc, #148]	; (8003a70 <BSP_SDRAM_Init+0xb4>)
 80039da:	2207      	movs	r2, #7
 80039dc:	60da      	str	r2, [r3, #12]
  /* TWR:  min=1+ 7ns (1+1x11.11ns) */
  Timing.WriteRecoveryTime    = 2;
 80039de:	4b24      	ldr	r3, [pc, #144]	; (8003a70 <BSP_SDRAM_Init+0xb4>)
 80039e0:	2202      	movs	r2, #2
 80039e2:	611a      	str	r2, [r3, #16]
  /* TRP:  20ns => 2x11.11ns*/
  Timing.RPDelay              = 2;
 80039e4:	4b22      	ldr	r3, [pc, #136]	; (8003a70 <BSP_SDRAM_Init+0xb4>)
 80039e6:	2202      	movs	r2, #2
 80039e8:	615a      	str	r2, [r3, #20]
  /* TRCD: 20ns => 2x11.11ns */
  Timing.RCDDelay             = 2;
 80039ea:	4b21      	ldr	r3, [pc, #132]	; (8003a70 <BSP_SDRAM_Init+0xb4>)
 80039ec:	2202      	movs	r2, #2
 80039ee:	619a      	str	r2, [r3, #24]
  
  /* FMC SDRAM control configuration */
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
 80039f0:	4b1d      	ldr	r3, [pc, #116]	; (8003a68 <BSP_SDRAM_Init+0xac>)
 80039f2:	2201      	movs	r2, #1
 80039f4:	605a      	str	r2, [r3, #4]
  /* Row addressing: [7:0] */
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 80039f6:	4b1c      	ldr	r3, [pc, #112]	; (8003a68 <BSP_SDRAM_Init+0xac>)
 80039f8:	2200      	movs	r2, #0
 80039fa:	609a      	str	r2, [r3, #8]
  /* Column addressing: [11:0] */
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 80039fc:	4b1a      	ldr	r3, [pc, #104]	; (8003a68 <BSP_SDRAM_Init+0xac>)
 80039fe:	2204      	movs	r2, #4
 8003a00:	60da      	str	r2, [r3, #12]
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8003a02:	4b19      	ldr	r3, [pc, #100]	; (8003a68 <BSP_SDRAM_Init+0xac>)
 8003a04:	2210      	movs	r2, #16
 8003a06:	611a      	str	r2, [r3, #16]
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8003a08:	4b17      	ldr	r3, [pc, #92]	; (8003a68 <BSP_SDRAM_Init+0xac>)
 8003a0a:	2240      	movs	r2, #64	; 0x40
 8003a0c:	615a      	str	r2, [r3, #20]
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
 8003a0e:	4b16      	ldr	r3, [pc, #88]	; (8003a68 <BSP_SDRAM_Init+0xac>)
 8003a10:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8003a14:	619a      	str	r2, [r3, #24]
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8003a16:	4b14      	ldr	r3, [pc, #80]	; (8003a68 <BSP_SDRAM_Init+0xac>)
 8003a18:	2200      	movs	r2, #0
 8003a1a:	61da      	str	r2, [r3, #28]
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8003a1c:	4b12      	ldr	r3, [pc, #72]	; (8003a68 <BSP_SDRAM_Init+0xac>)
 8003a1e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003a22:	621a      	str	r2, [r3, #32]
  SdramHandle.Init.ReadBurst          = SDRAM_READBURST;
 8003a24:	4b10      	ldr	r3, [pc, #64]	; (8003a68 <BSP_SDRAM_Init+0xac>)
 8003a26:	2200      	movs	r2, #0
 8003a28:	625a      	str	r2, [r3, #36]	; 0x24
  SdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
 8003a2a:	4b0f      	ldr	r3, [pc, #60]	; (8003a68 <BSP_SDRAM_Init+0xac>)
 8003a2c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003a30:	629a      	str	r2, [r3, #40]	; 0x28
                    
  /* SDRAM controller initialization */
  /* __weak function can be surcharged by the application code */
  BSP_SDRAM_MspInit(&SdramHandle, (void *)NULL);
 8003a32:	2100      	movs	r1, #0
 8003a34:	480c      	ldr	r0, [pc, #48]	; (8003a68 <BSP_SDRAM_Init+0xac>)
 8003a36:	f000 f87f 	bl	8003b38 <BSP_SDRAM_MspInit>
  if(HAL_SDRAM_Init(&SdramHandle, &Timing) != HAL_OK)
 8003a3a:	490d      	ldr	r1, [pc, #52]	; (8003a70 <BSP_SDRAM_Init+0xb4>)
 8003a3c:	480a      	ldr	r0, [pc, #40]	; (8003a68 <BSP_SDRAM_Init+0xac>)
 8003a3e:	f003 fba9 	bl	8007194 <HAL_SDRAM_Init>
 8003a42:	4603      	mov	r3, r0
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d003      	beq.n	8003a50 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8003a48:	4b0a      	ldr	r3, [pc, #40]	; (8003a74 <BSP_SDRAM_Init+0xb8>)
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	701a      	strb	r2, [r3, #0]
 8003a4e:	e002      	b.n	8003a56 <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8003a50:	4b08      	ldr	r3, [pc, #32]	; (8003a74 <BSP_SDRAM_Init+0xb8>)
 8003a52:	2200      	movs	r2, #0
 8003a54:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8003a56:	f240 506a 	movw	r0, #1386	; 0x56a
 8003a5a:	f000 f80d 	bl	8003a78 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 8003a5e:	4b05      	ldr	r3, [pc, #20]	; (8003a74 <BSP_SDRAM_Init+0xb8>)
 8003a60:	781b      	ldrb	r3, [r3, #0]
}
 8003a62:	4618      	mov	r0, r3
 8003a64:	bd80      	pop	{r7, pc}
 8003a66:	bf00      	nop
 8003a68:	200005e8 	.word	0x200005e8
 8003a6c:	a0000140 	.word	0xa0000140
 8003a70:	2000061c 	.word	0x2000061c
 8003a74:	20000188 	.word	0x20000188

08003a78 <BSP_SDRAM_Initialization_sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b084      	sub	sp, #16
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd =0;
 8003a80:	2300      	movs	r3, #0
 8003a82:	60fb      	str	r3, [r7, #12]
  
  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 8003a84:	4b2a      	ldr	r3, [pc, #168]	; (8003b30 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003a86:	2201      	movs	r2, #1
 8003a88:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003a8a:	4b29      	ldr	r3, [pc, #164]	; (8003b30 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003a8c:	2208      	movs	r2, #8
 8003a8e:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8003a90:	4b27      	ldr	r3, [pc, #156]	; (8003b30 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003a92:	2201      	movs	r2, #1
 8003a94:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8003a96:	4b26      	ldr	r3, [pc, #152]	; (8003b30 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003a98:	2200      	movs	r2, #0
 8003a9a:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8003a9c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003aa0:	4923      	ldr	r1, [pc, #140]	; (8003b30 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003aa2:	4824      	ldr	r0, [pc, #144]	; (8003b34 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003aa4:	f003 fbb4 	bl	8007210 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8003aa8:	2001      	movs	r0, #1
 8003aaa:	f000 facf 	bl	800404c <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
 8003aae:	4b20      	ldr	r3, [pc, #128]	; (8003b30 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003ab0:	2202      	movs	r2, #2
 8003ab2:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003ab4:	4b1e      	ldr	r3, [pc, #120]	; (8003b30 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003ab6:	2208      	movs	r2, #8
 8003ab8:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8003aba:	4b1d      	ldr	r3, [pc, #116]	; (8003b30 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003abc:	2201      	movs	r2, #1
 8003abe:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8003ac0:	4b1b      	ldr	r3, [pc, #108]	; (8003b30 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);  
 8003ac6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003aca:	4919      	ldr	r1, [pc, #100]	; (8003b30 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003acc:	4819      	ldr	r0, [pc, #100]	; (8003b34 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003ace:	f003 fb9f 	bl	8007210 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8003ad2:	4b17      	ldr	r3, [pc, #92]	; (8003b30 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003ad4:	2203      	movs	r2, #3
 8003ad6:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003ad8:	4b15      	ldr	r3, [pc, #84]	; (8003b30 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003ada:	2208      	movs	r2, #8
 8003adc:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 4;
 8003ade:	4b14      	ldr	r3, [pc, #80]	; (8003b30 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003ae0:	2204      	movs	r2, #4
 8003ae2:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8003ae4:	4b12      	ldr	r3, [pc, #72]	; (8003b30 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8003aea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003aee:	4910      	ldr	r1, [pc, #64]	; (8003b30 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003af0:	4810      	ldr	r0, [pc, #64]	; (8003b34 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003af2:	f003 fb8d 	bl	8007210 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 8003af6:	f44f 730c 	mov.w	r3, #560	; 0x230
 8003afa:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
                     SDRAM_MODEREG_CAS_LATENCY_3           |
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
 8003afc:	4b0c      	ldr	r3, [pc, #48]	; (8003b30 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003afe:	2204      	movs	r2, #4
 8003b00:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003b02:	4b0b      	ldr	r3, [pc, #44]	; (8003b30 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003b04:	2208      	movs	r2, #8
 8003b06:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8003b08:	4b09      	ldr	r3, [pc, #36]	; (8003b30 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = tmpmrd;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	4a07      	ldr	r2, [pc, #28]	; (8003b30 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003b12:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8003b14:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003b18:	4905      	ldr	r1, [pc, #20]	; (8003b30 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003b1a:	4806      	ldr	r0, [pc, #24]	; (8003b34 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003b1c:	f003 fb78 	bl	8007210 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&SdramHandle, RefreshCount); 
 8003b20:	6879      	ldr	r1, [r7, #4]
 8003b22:	4804      	ldr	r0, [pc, #16]	; (8003b34 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003b24:	f003 fb9f 	bl	8007266 <HAL_SDRAM_ProgramRefreshRate>
}
 8003b28:	bf00      	nop
 8003b2a:	3710      	adds	r7, #16
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	bd80      	pop	{r7, pc}
 8003b30:	20000638 	.word	0x20000638
 8003b34:	200005e8 	.word	0x200005e8

08003b38 <BSP_SDRAM_MspInit>:
  * @note   This function can be surcharged by application code.
  * @param  hsdram: pointer on SDRAM handle
  * @param  Params: pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b090      	sub	sp, #64	; 0x40
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
 8003b40:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dmaHandle;
  GPIO_InitTypeDef GPIO_InitStructure;

  if(hsdram != (SDRAM_HandleTypeDef  *)NULL)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	f000 80ec 	beq.w	8003d22 <BSP_SDRAM_MspInit+0x1ea>
  {
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	62bb      	str	r3, [r7, #40]	; 0x28
 8003b4e:	4b77      	ldr	r3, [pc, #476]	; (8003d2c <BSP_SDRAM_MspInit+0x1f4>)
 8003b50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b52:	4a76      	ldr	r2, [pc, #472]	; (8003d2c <BSP_SDRAM_MspInit+0x1f4>)
 8003b54:	f043 0301 	orr.w	r3, r3, #1
 8003b58:	6393      	str	r3, [r2, #56]	; 0x38
 8003b5a:	4b74      	ldr	r3, [pc, #464]	; (8003d2c <BSP_SDRAM_MspInit+0x1f4>)
 8003b5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b5e:	f003 0301 	and.w	r3, r3, #1
 8003b62:	62bb      	str	r3, [r7, #40]	; 0x28
 8003b64:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 8003b66:	2300      	movs	r3, #0
 8003b68:	627b      	str	r3, [r7, #36]	; 0x24
 8003b6a:	4b70      	ldr	r3, [pc, #448]	; (8003d2c <BSP_SDRAM_MspInit+0x1f4>)
 8003b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b6e:	4a6f      	ldr	r2, [pc, #444]	; (8003d2c <BSP_SDRAM_MspInit+0x1f4>)
 8003b70:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003b74:	6313      	str	r3, [r2, #48]	; 0x30
 8003b76:	4b6d      	ldr	r3, [pc, #436]	; (8003d2c <BSP_SDRAM_MspInit+0x1f4>)
 8003b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b7a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b7e:	627b      	str	r3, [r7, #36]	; 0x24
 8003b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b82:	2300      	movs	r3, #0
 8003b84:	623b      	str	r3, [r7, #32]
 8003b86:	4b69      	ldr	r3, [pc, #420]	; (8003d2c <BSP_SDRAM_MspInit+0x1f4>)
 8003b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b8a:	4a68      	ldr	r2, [pc, #416]	; (8003d2c <BSP_SDRAM_MspInit+0x1f4>)
 8003b8c:	f043 0302 	orr.w	r3, r3, #2
 8003b90:	6313      	str	r3, [r2, #48]	; 0x30
 8003b92:	4b66      	ldr	r3, [pc, #408]	; (8003d2c <BSP_SDRAM_MspInit+0x1f4>)
 8003b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b96:	f003 0302 	and.w	r3, r3, #2
 8003b9a:	623b      	str	r3, [r7, #32]
 8003b9c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	61fb      	str	r3, [r7, #28]
 8003ba2:	4b62      	ldr	r3, [pc, #392]	; (8003d2c <BSP_SDRAM_MspInit+0x1f4>)
 8003ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ba6:	4a61      	ldr	r2, [pc, #388]	; (8003d2c <BSP_SDRAM_MspInit+0x1f4>)
 8003ba8:	f043 0304 	orr.w	r3, r3, #4
 8003bac:	6313      	str	r3, [r2, #48]	; 0x30
 8003bae:	4b5f      	ldr	r3, [pc, #380]	; (8003d2c <BSP_SDRAM_MspInit+0x1f4>)
 8003bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bb2:	f003 0304 	and.w	r3, r3, #4
 8003bb6:	61fb      	str	r3, [r7, #28]
 8003bb8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003bba:	2300      	movs	r3, #0
 8003bbc:	61bb      	str	r3, [r7, #24]
 8003bbe:	4b5b      	ldr	r3, [pc, #364]	; (8003d2c <BSP_SDRAM_MspInit+0x1f4>)
 8003bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bc2:	4a5a      	ldr	r2, [pc, #360]	; (8003d2c <BSP_SDRAM_MspInit+0x1f4>)
 8003bc4:	f043 0308 	orr.w	r3, r3, #8
 8003bc8:	6313      	str	r3, [r2, #48]	; 0x30
 8003bca:	4b58      	ldr	r3, [pc, #352]	; (8003d2c <BSP_SDRAM_MspInit+0x1f4>)
 8003bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bce:	f003 0308 	and.w	r3, r3, #8
 8003bd2:	61bb      	str	r3, [r7, #24]
 8003bd4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	617b      	str	r3, [r7, #20]
 8003bda:	4b54      	ldr	r3, [pc, #336]	; (8003d2c <BSP_SDRAM_MspInit+0x1f4>)
 8003bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bde:	4a53      	ldr	r2, [pc, #332]	; (8003d2c <BSP_SDRAM_MspInit+0x1f4>)
 8003be0:	f043 0310 	orr.w	r3, r3, #16
 8003be4:	6313      	str	r3, [r2, #48]	; 0x30
 8003be6:	4b51      	ldr	r3, [pc, #324]	; (8003d2c <BSP_SDRAM_MspInit+0x1f4>)
 8003be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bea:	f003 0310 	and.w	r3, r3, #16
 8003bee:	617b      	str	r3, [r7, #20]
 8003bf0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	613b      	str	r3, [r7, #16]
 8003bf6:	4b4d      	ldr	r3, [pc, #308]	; (8003d2c <BSP_SDRAM_MspInit+0x1f4>)
 8003bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bfa:	4a4c      	ldr	r2, [pc, #304]	; (8003d2c <BSP_SDRAM_MspInit+0x1f4>)
 8003bfc:	f043 0320 	orr.w	r3, r3, #32
 8003c00:	6313      	str	r3, [r2, #48]	; 0x30
 8003c02:	4b4a      	ldr	r3, [pc, #296]	; (8003d2c <BSP_SDRAM_MspInit+0x1f4>)
 8003c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c06:	f003 0320 	and.w	r3, r3, #32
 8003c0a:	613b      	str	r3, [r7, #16]
 8003c0c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003c0e:	2300      	movs	r3, #0
 8003c10:	60fb      	str	r3, [r7, #12]
 8003c12:	4b46      	ldr	r3, [pc, #280]	; (8003d2c <BSP_SDRAM_MspInit+0x1f4>)
 8003c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c16:	4a45      	ldr	r2, [pc, #276]	; (8003d2c <BSP_SDRAM_MspInit+0x1f4>)
 8003c18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003c1c:	6313      	str	r3, [r2, #48]	; 0x30
 8003c1e:	4b43      	ldr	r3, [pc, #268]	; (8003d2c <BSP_SDRAM_MspInit+0x1f4>)
 8003c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c26:	60fb      	str	r3, [r7, #12]
 8003c28:	68fb      	ldr	r3, [r7, #12]
 +-------------------+  
  
*/
  
  /* Common GPIO configuration */
  GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
 8003c2a:	2302      	movs	r3, #2
 8003c2c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8003c2e:	2302      	movs	r3, #2
 8003c30:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8003c32:	2300      	movs	r3, #0
 8003c34:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStructure.Alternate = GPIO_AF12_FMC;
 8003c36:	230c      	movs	r3, #12
 8003c38:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 8003c3a:	2360      	movs	r3, #96	; 0x60
 8003c3c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);  
 8003c3e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003c42:	4619      	mov	r1, r3
 8003c44:	483a      	ldr	r0, [pc, #232]	; (8003d30 <BSP_SDRAM_MspInit+0x1f8>)
 8003c46:	f000 ff8b 	bl	8004b60 <HAL_GPIO_Init>

  /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0;      
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);  
 8003c4e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003c52:	4619      	mov	r1, r3
 8003c54:	4837      	ldr	r0, [pc, #220]	; (8003d34 <BSP_SDRAM_MspInit+0x1fc>)
 8003c56:	f000 ff83 	bl	8004b60 <HAL_GPIO_Init>
  
  /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
 8003c5a:	f24c 7303 	movw	r3, #50947	; 0xc703
 8003c5e:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                           GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8003c60:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003c64:	4619      	mov	r1, r3
 8003c66:	4834      	ldr	r0, [pc, #208]	; (8003d38 <BSP_SDRAM_MspInit+0x200>)
 8003c68:	f000 ff7a 	bl	8004b60 <HAL_GPIO_Init>

  /* GPIOE configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
 8003c6c:	f64f 7383 	movw	r3, #65411	; 0xff83
 8003c70:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 8003c72:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003c76:	4619      	mov	r1, r3
 8003c78:	4830      	ldr	r0, [pc, #192]	; (8003d3c <BSP_SDRAM_MspInit+0x204>)
 8003c7a:	f000 ff71 	bl	8004b60 <HAL_GPIO_Init>

  /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 | 
 8003c7e:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8003c82:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_3  | GPIO_PIN_4 | GPIO_PIN_5 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8003c84:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003c88:	4619      	mov	r1, r3
 8003c8a:	482d      	ldr	r0, [pc, #180]	; (8003d40 <BSP_SDRAM_MspInit+0x208>)
 8003c8c:	f000 ff68 	bl	8004b60 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
 8003c90:	f248 1333 	movw	r3, #33075	; 0x8133
 8003c94:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8003c96:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003c9a:	4619      	mov	r1, r3
 8003c9c:	4829      	ldr	r0, [pc, #164]	; (8003d44 <BSP_SDRAM_MspInit+0x20c>)
 8003c9e:	f000 ff5f 	bl	8004b60 <HAL_GPIO_Init>

  /* Configure common DMA parameters */
  dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8003ca2:	4b29      	ldr	r3, [pc, #164]	; (8003d48 <BSP_SDRAM_MspInit+0x210>)
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	605a      	str	r2, [r3, #4]
  dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8003ca8:	4b27      	ldr	r3, [pc, #156]	; (8003d48 <BSP_SDRAM_MspInit+0x210>)
 8003caa:	2280      	movs	r2, #128	; 0x80
 8003cac:	609a      	str	r2, [r3, #8]
  dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8003cae:	4b26      	ldr	r3, [pc, #152]	; (8003d48 <BSP_SDRAM_MspInit+0x210>)
 8003cb0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003cb4:	60da      	str	r2, [r3, #12]
  dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
 8003cb6:	4b24      	ldr	r3, [pc, #144]	; (8003d48 <BSP_SDRAM_MspInit+0x210>)
 8003cb8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003cbc:	611a      	str	r2, [r3, #16]
  dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003cbe:	4b22      	ldr	r3, [pc, #136]	; (8003d48 <BSP_SDRAM_MspInit+0x210>)
 8003cc0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003cc4:	615a      	str	r2, [r3, #20]
  dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8003cc6:	4b20      	ldr	r3, [pc, #128]	; (8003d48 <BSP_SDRAM_MspInit+0x210>)
 8003cc8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003ccc:	619a      	str	r2, [r3, #24]
  dmaHandle.Init.Mode                = DMA_NORMAL;
 8003cce:	4b1e      	ldr	r3, [pc, #120]	; (8003d48 <BSP_SDRAM_MspInit+0x210>)
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	61da      	str	r2, [r3, #28]
  dmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
 8003cd4:	4b1c      	ldr	r3, [pc, #112]	; (8003d48 <BSP_SDRAM_MspInit+0x210>)
 8003cd6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003cda:	621a      	str	r2, [r3, #32]
  dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 8003cdc:	4b1a      	ldr	r3, [pc, #104]	; (8003d48 <BSP_SDRAM_MspInit+0x210>)
 8003cde:	2200      	movs	r2, #0
 8003ce0:	625a      	str	r2, [r3, #36]	; 0x24
  dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8003ce2:	4b19      	ldr	r3, [pc, #100]	; (8003d48 <BSP_SDRAM_MspInit+0x210>)
 8003ce4:	2203      	movs	r2, #3
 8003ce6:	629a      	str	r2, [r3, #40]	; 0x28
  dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8003ce8:	4b17      	ldr	r3, [pc, #92]	; (8003d48 <BSP_SDRAM_MspInit+0x210>)
 8003cea:	2200      	movs	r2, #0
 8003cec:	62da      	str	r2, [r3, #44]	; 0x2c
  dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8003cee:	4b16      	ldr	r3, [pc, #88]	; (8003d48 <BSP_SDRAM_MspInit+0x210>)
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	631a      	str	r2, [r3, #48]	; 0x30
  
  dmaHandle.Instance = SDRAM_DMAx_STREAM;
 8003cf4:	4b14      	ldr	r3, [pc, #80]	; (8003d48 <BSP_SDRAM_MspInit+0x210>)
 8003cf6:	4a15      	ldr	r2, [pc, #84]	; (8003d4c <BSP_SDRAM_MspInit+0x214>)
 8003cf8:	601a      	str	r2, [r3, #0]
  
  /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dmaHandle);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	4a12      	ldr	r2, [pc, #72]	; (8003d48 <BSP_SDRAM_MspInit+0x210>)
 8003cfe:	631a      	str	r2, [r3, #48]	; 0x30
 8003d00:	4a11      	ldr	r2, [pc, #68]	; (8003d48 <BSP_SDRAM_MspInit+0x210>)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dmaHandle);
 8003d06:	4810      	ldr	r0, [pc, #64]	; (8003d48 <BSP_SDRAM_MspInit+0x210>)
 8003d08:	f000 fb84 	bl	8004414 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dmaHandle); 
 8003d0c:	480e      	ldr	r0, [pc, #56]	; (8003d48 <BSP_SDRAM_MspInit+0x210>)
 8003d0e:	f000 fad3 	bl	80042b8 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 8003d12:	2200      	movs	r2, #0
 8003d14:	210f      	movs	r1, #15
 8003d16:	2038      	movs	r0, #56	; 0x38
 8003d18:	f000 fa97 	bl	800424a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8003d1c:	2038      	movs	r0, #56	; 0x38
 8003d1e:	f000 fab0 	bl	8004282 <HAL_NVIC_EnableIRQ>
  } /* of if(hsdram != (SDRAM_HandleTypeDef  *)NULL) */
}
 8003d22:	bf00      	nop
 8003d24:	3740      	adds	r7, #64	; 0x40
 8003d26:	46bd      	mov	sp, r7
 8003d28:	bd80      	pop	{r7, pc}
 8003d2a:	bf00      	nop
 8003d2c:	40023800 	.word	0x40023800
 8003d30:	40020400 	.word	0x40020400
 8003d34:	40020800 	.word	0x40020800
 8003d38:	40020c00 	.word	0x40020c00
 8003d3c:	40021000 	.word	0x40021000
 8003d40:	40021400 	.word	0x40021400
 8003d44:	40021800 	.word	0x40021800
 8003d48:	20000648 	.word	0x20000648
 8003d4c:	40026410 	.word	0x40026410

08003d50 <BSP_TS_Init>:
  * @param  XSize: The maximum X size of the TS area on LCD
  * @param  YSize: The maximum Y size of the TS area on LCD  
  * @retval TS_OK: if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t XSize, uint16_t YSize)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b084      	sub	sp, #16
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	4603      	mov	r3, r0
 8003d58:	460a      	mov	r2, r1
 8003d5a:	80fb      	strh	r3, [r7, #6]
 8003d5c:	4613      	mov	r3, r2
 8003d5e:	80bb      	strh	r3, [r7, #4]
  uint8_t ret = TS_ERROR;
 8003d60:	2301      	movs	r3, #1
 8003d62:	73fb      	strb	r3, [r7, #15]

  /* Initialize x and y positions boundaries */
  TsXBoundary = XSize;
 8003d64:	4a13      	ldr	r2, [pc, #76]	; (8003db4 <BSP_TS_Init+0x64>)
 8003d66:	88fb      	ldrh	r3, [r7, #6]
 8003d68:	8013      	strh	r3, [r2, #0]
  TsYBoundary = YSize;
 8003d6a:	4a13      	ldr	r2, [pc, #76]	; (8003db8 <BSP_TS_Init+0x68>)
 8003d6c:	88bb      	ldrh	r3, [r7, #4]
 8003d6e:	8013      	strh	r3, [r2, #0]

  /* Read ID and verify if the IO expander is ready */
  if(stmpe811_ts_drv.ReadID(TS_I2C_ADDRESS) == STMPE811_ID)
 8003d70:	4b12      	ldr	r3, [pc, #72]	; (8003dbc <BSP_TS_Init+0x6c>)
 8003d72:	685b      	ldr	r3, [r3, #4]
 8003d74:	2082      	movs	r0, #130	; 0x82
 8003d76:	4798      	blx	r3
 8003d78:	4603      	mov	r3, r0
 8003d7a:	461a      	mov	r2, r3
 8003d7c:	f640 0311 	movw	r3, #2065	; 0x811
 8003d80:	429a      	cmp	r2, r3
 8003d82:	d104      	bne.n	8003d8e <BSP_TS_Init+0x3e>
  {
    /* Initialize the TS driver structure */
    TsDrv = &stmpe811_ts_drv;
 8003d84:	4b0e      	ldr	r3, [pc, #56]	; (8003dc0 <BSP_TS_Init+0x70>)
 8003d86:	4a0d      	ldr	r2, [pc, #52]	; (8003dbc <BSP_TS_Init+0x6c>)
 8003d88:	601a      	str	r2, [r3, #0]

    ret = TS_OK;
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	73fb      	strb	r3, [r7, #15]
  }

  if(ret == TS_OK)
 8003d8e:	7bfb      	ldrb	r3, [r7, #15]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d109      	bne.n	8003da8 <BSP_TS_Init+0x58>
  {
    /* Initialize the LL TS Driver */
    TsDrv->Init(TS_I2C_ADDRESS);
 8003d94:	4b0a      	ldr	r3, [pc, #40]	; (8003dc0 <BSP_TS_Init+0x70>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	2082      	movs	r0, #130	; 0x82
 8003d9c:	4798      	blx	r3
    TsDrv->Start(TS_I2C_ADDRESS);
 8003d9e:	4b08      	ldr	r3, [pc, #32]	; (8003dc0 <BSP_TS_Init+0x70>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	68db      	ldr	r3, [r3, #12]
 8003da4:	2082      	movs	r0, #130	; 0x82
 8003da6:	4798      	blx	r3
  }

  return ret;
 8003da8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003daa:	4618      	mov	r0, r3
 8003dac:	3710      	adds	r7, #16
 8003dae:	46bd      	mov	sp, r7
 8003db0:	bd80      	pop	{r7, pc}
 8003db2:	bf00      	nop
 8003db4:	200006ac 	.word	0x200006ac
 8003db8:	200006ae 	.word	0x200006ae
 8003dbc:	20000138 	.word	0x20000138
 8003dc0:	200006a8 	.word	0x200006a8

08003dc4 <BSP_TS_ITGetStatus>:
/**
  * @brief  Gets the TS IT status.
  * @retval Interrupt status.
  */  
uint8_t BSP_TS_ITGetStatus(void)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	af00      	add	r7, sp, #0
  /* Return the TS IT status */
  return (TsDrv->GetITStatus(TS_I2C_ADDRESS));
 8003dc8:	4b03      	ldr	r3, [pc, #12]	; (8003dd8 <BSP_TS_ITGetStatus+0x14>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	6a1b      	ldr	r3, [r3, #32]
 8003dce:	2082      	movs	r0, #130	; 0x82
 8003dd0:	4798      	blx	r3
 8003dd2:	4603      	mov	r3, r0
}
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	bd80      	pop	{r7, pc}
 8003dd8:	200006a8 	.word	0x200006a8

08003ddc <BSP_TS_GetState>:
/**
  * @brief  Returns status and positions of the touch screen.
  * @param  TsState: Pointer to touch screen current state structure
  */
void BSP_TS_GetState(TS_StateTypeDef* TsState)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b086      	sub	sp, #24
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
  static uint32_t _x = 0, _y = 0;
  uint16_t xDiff, yDiff , x , y, xr, yr;
  
  TsState->TouchDetected = TsDrv->DetectTouch(TS_I2C_ADDRESS);
 8003de4:	4b4f      	ldr	r3, [pc, #316]	; (8003f24 <BSP_TS_GetState+0x148>)
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	691b      	ldr	r3, [r3, #16]
 8003dea:	2082      	movs	r0, #130	; 0x82
 8003dec:	4798      	blx	r3
 8003dee:	4603      	mov	r3, r0
 8003df0:	b29a      	uxth	r2, r3
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	801a      	strh	r2, [r3, #0]
  
  if(TsState->TouchDetected)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	881b      	ldrh	r3, [r3, #0]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	f000 808d 	beq.w	8003f1a <BSP_TS_GetState+0x13e>
  {
    TsDrv->GetXY(TS_I2C_ADDRESS, &x, &y);
 8003e00:	4b48      	ldr	r3, [pc, #288]	; (8003f24 <BSP_TS_GetState+0x148>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	695b      	ldr	r3, [r3, #20]
 8003e06:	f107 020c 	add.w	r2, r7, #12
 8003e0a:	f107 010e 	add.w	r1, r7, #14
 8003e0e:	2082      	movs	r0, #130	; 0x82
 8003e10:	4798      	blx	r3
    
    /* Y value first correction */
    y -= 360;  
 8003e12:	89bb      	ldrh	r3, [r7, #12]
 8003e14:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8003e18:	b29b      	uxth	r3, r3
 8003e1a:	81bb      	strh	r3, [r7, #12]
    
    /* Y value second correction */
    yr = y / 11;
 8003e1c:	89bb      	ldrh	r3, [r7, #12]
 8003e1e:	4a42      	ldr	r2, [pc, #264]	; (8003f28 <BSP_TS_GetState+0x14c>)
 8003e20:	fba2 2303 	umull	r2, r3, r2, r3
 8003e24:	08db      	lsrs	r3, r3, #3
 8003e26:	82bb      	strh	r3, [r7, #20]
    
    /* Return y position value */
    if(yr <= 0)
 8003e28:	8abb      	ldrh	r3, [r7, #20]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d102      	bne.n	8003e34 <BSP_TS_GetState+0x58>
    {
      yr = 0;
 8003e2e:	2300      	movs	r3, #0
 8003e30:	82bb      	strh	r3, [r7, #20]
 8003e32:	e008      	b.n	8003e46 <BSP_TS_GetState+0x6a>
    }
    else if (yr > TsYBoundary)
 8003e34:	4b3d      	ldr	r3, [pc, #244]	; (8003f2c <BSP_TS_GetState+0x150>)
 8003e36:	881b      	ldrh	r3, [r3, #0]
 8003e38:	8aba      	ldrh	r2, [r7, #20]
 8003e3a:	429a      	cmp	r2, r3
 8003e3c:	d903      	bls.n	8003e46 <BSP_TS_GetState+0x6a>
    {
      yr = TsYBoundary - 1;
 8003e3e:	4b3b      	ldr	r3, [pc, #236]	; (8003f2c <BSP_TS_GetState+0x150>)
 8003e40:	881b      	ldrh	r3, [r3, #0]
 8003e42:	3b01      	subs	r3, #1
 8003e44:	82bb      	strh	r3, [r7, #20]
    }
    else
    {}
    y = yr;
 8003e46:	8abb      	ldrh	r3, [r7, #20]
 8003e48:	81bb      	strh	r3, [r7, #12]
    
    /* X value first correction */
    if(x <= 3000)
 8003e4a:	89fb      	ldrh	r3, [r7, #14]
 8003e4c:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8003e50:	4293      	cmp	r3, r2
 8003e52:	d806      	bhi.n	8003e62 <BSP_TS_GetState+0x86>
    {
      x = 3870 - x;
 8003e54:	89fb      	ldrh	r3, [r7, #14]
 8003e56:	f5c3 6371 	rsb	r3, r3, #3856	; 0xf10
 8003e5a:	330e      	adds	r3, #14
 8003e5c:	b29b      	uxth	r3, r3
 8003e5e:	81fb      	strh	r3, [r7, #14]
 8003e60:	e005      	b.n	8003e6e <BSP_TS_GetState+0x92>
    }
    else
    {
      x = 3800 - x;
 8003e62:	89fb      	ldrh	r3, [r7, #14]
 8003e64:	f5c3 636d 	rsb	r3, r3, #3792	; 0xed0
 8003e68:	3308      	adds	r3, #8
 8003e6a:	b29b      	uxth	r3, r3
 8003e6c:	81fb      	strh	r3, [r7, #14]
    }
    
    /* X value second correction */  
    xr = x / 15;
 8003e6e:	89fb      	ldrh	r3, [r7, #14]
 8003e70:	4a2f      	ldr	r2, [pc, #188]	; (8003f30 <BSP_TS_GetState+0x154>)
 8003e72:	fba2 2303 	umull	r2, r3, r2, r3
 8003e76:	08db      	lsrs	r3, r3, #3
 8003e78:	82fb      	strh	r3, [r7, #22]
    
    /* Return X position value */
    if(xr <= 0)
 8003e7a:	8afb      	ldrh	r3, [r7, #22]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d102      	bne.n	8003e86 <BSP_TS_GetState+0xaa>
    {
      xr = 0;
 8003e80:	2300      	movs	r3, #0
 8003e82:	82fb      	strh	r3, [r7, #22]
 8003e84:	e008      	b.n	8003e98 <BSP_TS_GetState+0xbc>
    }
    else if (xr > TsXBoundary)
 8003e86:	4b2b      	ldr	r3, [pc, #172]	; (8003f34 <BSP_TS_GetState+0x158>)
 8003e88:	881b      	ldrh	r3, [r3, #0]
 8003e8a:	8afa      	ldrh	r2, [r7, #22]
 8003e8c:	429a      	cmp	r2, r3
 8003e8e:	d903      	bls.n	8003e98 <BSP_TS_GetState+0xbc>
    {
      xr = TsXBoundary - 1;
 8003e90:	4b28      	ldr	r3, [pc, #160]	; (8003f34 <BSP_TS_GetState+0x158>)
 8003e92:	881b      	ldrh	r3, [r3, #0]
 8003e94:	3b01      	subs	r3, #1
 8003e96:	82fb      	strh	r3, [r7, #22]
    }
    else 
    {}
    
    x = xr;
 8003e98:	8afb      	ldrh	r3, [r7, #22]
 8003e9a:	81fb      	strh	r3, [r7, #14]
    xDiff = x > _x? (x - _x): (_x - x);
 8003e9c:	89fb      	ldrh	r3, [r7, #14]
 8003e9e:	461a      	mov	r2, r3
 8003ea0:	4b25      	ldr	r3, [pc, #148]	; (8003f38 <BSP_TS_GetState+0x15c>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	429a      	cmp	r2, r3
 8003ea6:	d906      	bls.n	8003eb6 <BSP_TS_GetState+0xda>
 8003ea8:	89fa      	ldrh	r2, [r7, #14]
 8003eaa:	4b23      	ldr	r3, [pc, #140]	; (8003f38 <BSP_TS_GetState+0x15c>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	b29b      	uxth	r3, r3
 8003eb0:	1ad3      	subs	r3, r2, r3
 8003eb2:	b29b      	uxth	r3, r3
 8003eb4:	e005      	b.n	8003ec2 <BSP_TS_GetState+0xe6>
 8003eb6:	4b20      	ldr	r3, [pc, #128]	; (8003f38 <BSP_TS_GetState+0x15c>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	b29a      	uxth	r2, r3
 8003ebc:	89fb      	ldrh	r3, [r7, #14]
 8003ebe:	1ad3      	subs	r3, r2, r3
 8003ec0:	b29b      	uxth	r3, r3
 8003ec2:	827b      	strh	r3, [r7, #18]
    yDiff = y > _y? (y - _y): (_y - y); 
 8003ec4:	89bb      	ldrh	r3, [r7, #12]
 8003ec6:	461a      	mov	r2, r3
 8003ec8:	4b1c      	ldr	r3, [pc, #112]	; (8003f3c <BSP_TS_GetState+0x160>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	429a      	cmp	r2, r3
 8003ece:	d906      	bls.n	8003ede <BSP_TS_GetState+0x102>
 8003ed0:	89ba      	ldrh	r2, [r7, #12]
 8003ed2:	4b1a      	ldr	r3, [pc, #104]	; (8003f3c <BSP_TS_GetState+0x160>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	b29b      	uxth	r3, r3
 8003ed8:	1ad3      	subs	r3, r2, r3
 8003eda:	b29b      	uxth	r3, r3
 8003edc:	e005      	b.n	8003eea <BSP_TS_GetState+0x10e>
 8003ede:	4b17      	ldr	r3, [pc, #92]	; (8003f3c <BSP_TS_GetState+0x160>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	b29a      	uxth	r2, r3
 8003ee4:	89bb      	ldrh	r3, [r7, #12]
 8003ee6:	1ad3      	subs	r3, r2, r3
 8003ee8:	b29b      	uxth	r3, r3
 8003eea:	823b      	strh	r3, [r7, #16]
    
    if (xDiff + yDiff > 5)
 8003eec:	8a7a      	ldrh	r2, [r7, #18]
 8003eee:	8a3b      	ldrh	r3, [r7, #16]
 8003ef0:	4413      	add	r3, r2
 8003ef2:	2b05      	cmp	r3, #5
 8003ef4:	dd07      	ble.n	8003f06 <BSP_TS_GetState+0x12a>
    {
      _x = x;
 8003ef6:	89fb      	ldrh	r3, [r7, #14]
 8003ef8:	461a      	mov	r2, r3
 8003efa:	4b0f      	ldr	r3, [pc, #60]	; (8003f38 <BSP_TS_GetState+0x15c>)
 8003efc:	601a      	str	r2, [r3, #0]
      _y = y; 
 8003efe:	89bb      	ldrh	r3, [r7, #12]
 8003f00:	461a      	mov	r2, r3
 8003f02:	4b0e      	ldr	r3, [pc, #56]	; (8003f3c <BSP_TS_GetState+0x160>)
 8003f04:	601a      	str	r2, [r3, #0]
    }
    
    /* Update the X position */
    TsState->X = _x;
 8003f06:	4b0c      	ldr	r3, [pc, #48]	; (8003f38 <BSP_TS_GetState+0x15c>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	b29a      	uxth	r2, r3
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	805a      	strh	r2, [r3, #2]
    
    /* Update the Y position */  
    TsState->Y = _y;
 8003f10:	4b0a      	ldr	r3, [pc, #40]	; (8003f3c <BSP_TS_GetState+0x160>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	b29a      	uxth	r2, r3
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	809a      	strh	r2, [r3, #4]
  }
}
 8003f1a:	bf00      	nop
 8003f1c:	3718      	adds	r7, #24
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bd80      	pop	{r7, pc}
 8003f22:	bf00      	nop
 8003f24:	200006a8 	.word	0x200006a8
 8003f28:	ba2e8ba3 	.word	0xba2e8ba3
 8003f2c:	200006ae 	.word	0x200006ae
 8003f30:	88888889 	.word	0x88888889
 8003f34:	200006ac 	.word	0x200006ac
 8003f38:	200006b0 	.word	0x200006b0
 8003f3c:	200006b4 	.word	0x200006b4

08003f40 <BSP_TS_ITClear>:

/**
  * @brief  Clears all touch screen interrupts.
  */  
void BSP_TS_ITClear(void)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	af00      	add	r7, sp, #0
  /* Clear TS IT pending bits */
  TsDrv->ClearIT(TS_I2C_ADDRESS); 
 8003f44:	4b03      	ldr	r3, [pc, #12]	; (8003f54 <BSP_TS_ITClear+0x14>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	69db      	ldr	r3, [r3, #28]
 8003f4a:	2082      	movs	r0, #130	; 0x82
 8003f4c:	4798      	blx	r3
}
 8003f4e:	bf00      	nop
 8003f50:	bd80      	pop	{r7, pc}
 8003f52:	bf00      	nop
 8003f54:	200006a8 	.word	0x200006a8

08003f58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003f5c:	4b0e      	ldr	r3, [pc, #56]	; (8003f98 <HAL_Init+0x40>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4a0d      	ldr	r2, [pc, #52]	; (8003f98 <HAL_Init+0x40>)
 8003f62:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003f66:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003f68:	4b0b      	ldr	r3, [pc, #44]	; (8003f98 <HAL_Init+0x40>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4a0a      	ldr	r2, [pc, #40]	; (8003f98 <HAL_Init+0x40>)
 8003f6e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003f72:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003f74:	4b08      	ldr	r3, [pc, #32]	; (8003f98 <HAL_Init+0x40>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	4a07      	ldr	r2, [pc, #28]	; (8003f98 <HAL_Init+0x40>)
 8003f7a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f7e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003f80:	2003      	movs	r0, #3
 8003f82:	f000 f957 	bl	8004234 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003f86:	200f      	movs	r0, #15
 8003f88:	f000 f810 	bl	8003fac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003f8c:	f000 f806 	bl	8003f9c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003f90:	2300      	movs	r3, #0
}
 8003f92:	4618      	mov	r0, r3
 8003f94:	bd80      	pop	{r7, pc}
 8003f96:	bf00      	nop
 8003f98:	40023c00 	.word	0x40023c00

08003f9c <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 8003f9c:	b480      	push	{r7}
 8003f9e:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8003fa0:	bf00      	nop
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa8:	4770      	bx	lr
	...

08003fac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b082      	sub	sp, #8
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003fb4:	4b12      	ldr	r3, [pc, #72]	; (8004000 <HAL_InitTick+0x54>)
 8003fb6:	681a      	ldr	r2, [r3, #0]
 8003fb8:	4b12      	ldr	r3, [pc, #72]	; (8004004 <HAL_InitTick+0x58>)
 8003fba:	781b      	ldrb	r3, [r3, #0]
 8003fbc:	4619      	mov	r1, r3
 8003fbe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003fc2:	fbb3 f3f1 	udiv	r3, r3, r1
 8003fc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fca:	4618      	mov	r0, r3
 8003fcc:	f000 f967 	bl	800429e <HAL_SYSTICK_Config>
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d001      	beq.n	8003fda <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	e00e      	b.n	8003ff8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2b0f      	cmp	r3, #15
 8003fde:	d80a      	bhi.n	8003ff6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	6879      	ldr	r1, [r7, #4]
 8003fe4:	f04f 30ff 	mov.w	r0, #4294967295
 8003fe8:	f000 f92f 	bl	800424a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003fec:	4a06      	ldr	r2, [pc, #24]	; (8004008 <HAL_InitTick+0x5c>)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	e000      	b.n	8003ff8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003ff6:	2301      	movs	r3, #1
}
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	3708      	adds	r7, #8
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bd80      	pop	{r7, pc}
 8004000:	200000fc 	.word	0x200000fc
 8004004:	20000190 	.word	0x20000190
 8004008:	2000018c 	.word	0x2000018c

0800400c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800400c:	b480      	push	{r7}
 800400e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004010:	4b06      	ldr	r3, [pc, #24]	; (800402c <HAL_IncTick+0x20>)
 8004012:	781b      	ldrb	r3, [r3, #0]
 8004014:	461a      	mov	r2, r3
 8004016:	4b06      	ldr	r3, [pc, #24]	; (8004030 <HAL_IncTick+0x24>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4413      	add	r3, r2
 800401c:	4a04      	ldr	r2, [pc, #16]	; (8004030 <HAL_IncTick+0x24>)
 800401e:	6013      	str	r3, [r2, #0]
}
 8004020:	bf00      	nop
 8004022:	46bd      	mov	sp, r7
 8004024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004028:	4770      	bx	lr
 800402a:	bf00      	nop
 800402c:	20000190 	.word	0x20000190
 8004030:	200006b8 	.word	0x200006b8

08004034 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004034:	b480      	push	{r7}
 8004036:	af00      	add	r7, sp, #0
  return uwTick;
 8004038:	4b03      	ldr	r3, [pc, #12]	; (8004048 <HAL_GetTick+0x14>)
 800403a:	681b      	ldr	r3, [r3, #0]
}
 800403c:	4618      	mov	r0, r3
 800403e:	46bd      	mov	sp, r7
 8004040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004044:	4770      	bx	lr
 8004046:	bf00      	nop
 8004048:	200006b8 	.word	0x200006b8

0800404c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800404c:	b580      	push	{r7, lr}
 800404e:	b084      	sub	sp, #16
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004054:	f7ff ffee 	bl	8004034 <HAL_GetTick>
 8004058:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004064:	d005      	beq.n	8004072 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004066:	4b0a      	ldr	r3, [pc, #40]	; (8004090 <HAL_Delay+0x44>)
 8004068:	781b      	ldrb	r3, [r3, #0]
 800406a:	461a      	mov	r2, r3
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	4413      	add	r3, r2
 8004070:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004072:	bf00      	nop
 8004074:	f7ff ffde 	bl	8004034 <HAL_GetTick>
 8004078:	4602      	mov	r2, r0
 800407a:	68bb      	ldr	r3, [r7, #8]
 800407c:	1ad3      	subs	r3, r2, r3
 800407e:	68fa      	ldr	r2, [r7, #12]
 8004080:	429a      	cmp	r2, r3
 8004082:	d8f7      	bhi.n	8004074 <HAL_Delay+0x28>
  {
  }
}
 8004084:	bf00      	nop
 8004086:	bf00      	nop
 8004088:	3710      	adds	r7, #16
 800408a:	46bd      	mov	sp, r7
 800408c:	bd80      	pop	{r7, pc}
 800408e:	bf00      	nop
 8004090:	20000190 	.word	0x20000190

08004094 <__NVIC_SetPriorityGrouping>:
{
 8004094:	b480      	push	{r7}
 8004096:	b085      	sub	sp, #20
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	f003 0307 	and.w	r3, r3, #7
 80040a2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80040a4:	4b0c      	ldr	r3, [pc, #48]	; (80040d8 <__NVIC_SetPriorityGrouping+0x44>)
 80040a6:	68db      	ldr	r3, [r3, #12]
 80040a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80040aa:	68ba      	ldr	r2, [r7, #8]
 80040ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80040b0:	4013      	ands	r3, r2
 80040b2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80040b8:	68bb      	ldr	r3, [r7, #8]
 80040ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80040bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80040c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80040c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80040c6:	4a04      	ldr	r2, [pc, #16]	; (80040d8 <__NVIC_SetPriorityGrouping+0x44>)
 80040c8:	68bb      	ldr	r3, [r7, #8]
 80040ca:	60d3      	str	r3, [r2, #12]
}
 80040cc:	bf00      	nop
 80040ce:	3714      	adds	r7, #20
 80040d0:	46bd      	mov	sp, r7
 80040d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d6:	4770      	bx	lr
 80040d8:	e000ed00 	.word	0xe000ed00

080040dc <__NVIC_GetPriorityGrouping>:
{
 80040dc:	b480      	push	{r7}
 80040de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80040e0:	4b04      	ldr	r3, [pc, #16]	; (80040f4 <__NVIC_GetPriorityGrouping+0x18>)
 80040e2:	68db      	ldr	r3, [r3, #12]
 80040e4:	0a1b      	lsrs	r3, r3, #8
 80040e6:	f003 0307 	and.w	r3, r3, #7
}
 80040ea:	4618      	mov	r0, r3
 80040ec:	46bd      	mov	sp, r7
 80040ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f2:	4770      	bx	lr
 80040f4:	e000ed00 	.word	0xe000ed00

080040f8 <__NVIC_EnableIRQ>:
{
 80040f8:	b480      	push	{r7}
 80040fa:	b083      	sub	sp, #12
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	4603      	mov	r3, r0
 8004100:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004102:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004106:	2b00      	cmp	r3, #0
 8004108:	db0b      	blt.n	8004122 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800410a:	79fb      	ldrb	r3, [r7, #7]
 800410c:	f003 021f 	and.w	r2, r3, #31
 8004110:	4907      	ldr	r1, [pc, #28]	; (8004130 <__NVIC_EnableIRQ+0x38>)
 8004112:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004116:	095b      	lsrs	r3, r3, #5
 8004118:	2001      	movs	r0, #1
 800411a:	fa00 f202 	lsl.w	r2, r0, r2
 800411e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004122:	bf00      	nop
 8004124:	370c      	adds	r7, #12
 8004126:	46bd      	mov	sp, r7
 8004128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412c:	4770      	bx	lr
 800412e:	bf00      	nop
 8004130:	e000e100 	.word	0xe000e100

08004134 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004134:	b480      	push	{r7}
 8004136:	b083      	sub	sp, #12
 8004138:	af00      	add	r7, sp, #0
 800413a:	4603      	mov	r3, r0
 800413c:	6039      	str	r1, [r7, #0]
 800413e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004140:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004144:	2b00      	cmp	r3, #0
 8004146:	db0a      	blt.n	800415e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	b2da      	uxtb	r2, r3
 800414c:	490c      	ldr	r1, [pc, #48]	; (8004180 <__NVIC_SetPriority+0x4c>)
 800414e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004152:	0112      	lsls	r2, r2, #4
 8004154:	b2d2      	uxtb	r2, r2
 8004156:	440b      	add	r3, r1
 8004158:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800415c:	e00a      	b.n	8004174 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	b2da      	uxtb	r2, r3
 8004162:	4908      	ldr	r1, [pc, #32]	; (8004184 <__NVIC_SetPriority+0x50>)
 8004164:	79fb      	ldrb	r3, [r7, #7]
 8004166:	f003 030f 	and.w	r3, r3, #15
 800416a:	3b04      	subs	r3, #4
 800416c:	0112      	lsls	r2, r2, #4
 800416e:	b2d2      	uxtb	r2, r2
 8004170:	440b      	add	r3, r1
 8004172:	761a      	strb	r2, [r3, #24]
}
 8004174:	bf00      	nop
 8004176:	370c      	adds	r7, #12
 8004178:	46bd      	mov	sp, r7
 800417a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417e:	4770      	bx	lr
 8004180:	e000e100 	.word	0xe000e100
 8004184:	e000ed00 	.word	0xe000ed00

08004188 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004188:	b480      	push	{r7}
 800418a:	b089      	sub	sp, #36	; 0x24
 800418c:	af00      	add	r7, sp, #0
 800418e:	60f8      	str	r0, [r7, #12]
 8004190:	60b9      	str	r1, [r7, #8]
 8004192:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	f003 0307 	and.w	r3, r3, #7
 800419a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800419c:	69fb      	ldr	r3, [r7, #28]
 800419e:	f1c3 0307 	rsb	r3, r3, #7
 80041a2:	2b04      	cmp	r3, #4
 80041a4:	bf28      	it	cs
 80041a6:	2304      	movcs	r3, #4
 80041a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80041aa:	69fb      	ldr	r3, [r7, #28]
 80041ac:	3304      	adds	r3, #4
 80041ae:	2b06      	cmp	r3, #6
 80041b0:	d902      	bls.n	80041b8 <NVIC_EncodePriority+0x30>
 80041b2:	69fb      	ldr	r3, [r7, #28]
 80041b4:	3b03      	subs	r3, #3
 80041b6:	e000      	b.n	80041ba <NVIC_EncodePriority+0x32>
 80041b8:	2300      	movs	r3, #0
 80041ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80041bc:	f04f 32ff 	mov.w	r2, #4294967295
 80041c0:	69bb      	ldr	r3, [r7, #24]
 80041c2:	fa02 f303 	lsl.w	r3, r2, r3
 80041c6:	43da      	mvns	r2, r3
 80041c8:	68bb      	ldr	r3, [r7, #8]
 80041ca:	401a      	ands	r2, r3
 80041cc:	697b      	ldr	r3, [r7, #20]
 80041ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80041d0:	f04f 31ff 	mov.w	r1, #4294967295
 80041d4:	697b      	ldr	r3, [r7, #20]
 80041d6:	fa01 f303 	lsl.w	r3, r1, r3
 80041da:	43d9      	mvns	r1, r3
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80041e0:	4313      	orrs	r3, r2
         );
}
 80041e2:	4618      	mov	r0, r3
 80041e4:	3724      	adds	r7, #36	; 0x24
 80041e6:	46bd      	mov	sp, r7
 80041e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ec:	4770      	bx	lr
	...

080041f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b082      	sub	sp, #8
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	3b01      	subs	r3, #1
 80041fc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004200:	d301      	bcc.n	8004206 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004202:	2301      	movs	r3, #1
 8004204:	e00f      	b.n	8004226 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004206:	4a0a      	ldr	r2, [pc, #40]	; (8004230 <SysTick_Config+0x40>)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	3b01      	subs	r3, #1
 800420c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800420e:	210f      	movs	r1, #15
 8004210:	f04f 30ff 	mov.w	r0, #4294967295
 8004214:	f7ff ff8e 	bl	8004134 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004218:	4b05      	ldr	r3, [pc, #20]	; (8004230 <SysTick_Config+0x40>)
 800421a:	2200      	movs	r2, #0
 800421c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800421e:	4b04      	ldr	r3, [pc, #16]	; (8004230 <SysTick_Config+0x40>)
 8004220:	2207      	movs	r2, #7
 8004222:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004224:	2300      	movs	r3, #0
}
 8004226:	4618      	mov	r0, r3
 8004228:	3708      	adds	r7, #8
 800422a:	46bd      	mov	sp, r7
 800422c:	bd80      	pop	{r7, pc}
 800422e:	bf00      	nop
 8004230:	e000e010 	.word	0xe000e010

08004234 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b082      	sub	sp, #8
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800423c:	6878      	ldr	r0, [r7, #4]
 800423e:	f7ff ff29 	bl	8004094 <__NVIC_SetPriorityGrouping>
}
 8004242:	bf00      	nop
 8004244:	3708      	adds	r7, #8
 8004246:	46bd      	mov	sp, r7
 8004248:	bd80      	pop	{r7, pc}

0800424a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800424a:	b580      	push	{r7, lr}
 800424c:	b086      	sub	sp, #24
 800424e:	af00      	add	r7, sp, #0
 8004250:	4603      	mov	r3, r0
 8004252:	60b9      	str	r1, [r7, #8]
 8004254:	607a      	str	r2, [r7, #4]
 8004256:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004258:	2300      	movs	r3, #0
 800425a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800425c:	f7ff ff3e 	bl	80040dc <__NVIC_GetPriorityGrouping>
 8004260:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004262:	687a      	ldr	r2, [r7, #4]
 8004264:	68b9      	ldr	r1, [r7, #8]
 8004266:	6978      	ldr	r0, [r7, #20]
 8004268:	f7ff ff8e 	bl	8004188 <NVIC_EncodePriority>
 800426c:	4602      	mov	r2, r0
 800426e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004272:	4611      	mov	r1, r2
 8004274:	4618      	mov	r0, r3
 8004276:	f7ff ff5d 	bl	8004134 <__NVIC_SetPriority>
}
 800427a:	bf00      	nop
 800427c:	3718      	adds	r7, #24
 800427e:	46bd      	mov	sp, r7
 8004280:	bd80      	pop	{r7, pc}

08004282 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004282:	b580      	push	{r7, lr}
 8004284:	b082      	sub	sp, #8
 8004286:	af00      	add	r7, sp, #0
 8004288:	4603      	mov	r3, r0
 800428a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800428c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004290:	4618      	mov	r0, r3
 8004292:	f7ff ff31 	bl	80040f8 <__NVIC_EnableIRQ>
}
 8004296:	bf00      	nop
 8004298:	3708      	adds	r7, #8
 800429a:	46bd      	mov	sp, r7
 800429c:	bd80      	pop	{r7, pc}

0800429e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800429e:	b580      	push	{r7, lr}
 80042a0:	b082      	sub	sp, #8
 80042a2:	af00      	add	r7, sp, #0
 80042a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80042a6:	6878      	ldr	r0, [r7, #4]
 80042a8:	f7ff ffa2 	bl	80041f0 <SysTick_Config>
 80042ac:	4603      	mov	r3, r0
}
 80042ae:	4618      	mov	r0, r3
 80042b0:	3708      	adds	r7, #8
 80042b2:	46bd      	mov	sp, r7
 80042b4:	bd80      	pop	{r7, pc}
	...

080042b8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b086      	sub	sp, #24
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80042c0:	2300      	movs	r3, #0
 80042c2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80042c4:	f7ff feb6 	bl	8004034 <HAL_GetTick>
 80042c8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d101      	bne.n	80042d4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80042d0:	2301      	movs	r3, #1
 80042d2:	e099      	b.n	8004408 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2200      	movs	r2, #0
 80042d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2202      	movs	r2, #2
 80042e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	681a      	ldr	r2, [r3, #0]
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f022 0201 	bic.w	r2, r2, #1
 80042f2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80042f4:	e00f      	b.n	8004316 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80042f6:	f7ff fe9d 	bl	8004034 <HAL_GetTick>
 80042fa:	4602      	mov	r2, r0
 80042fc:	693b      	ldr	r3, [r7, #16]
 80042fe:	1ad3      	subs	r3, r2, r3
 8004300:	2b05      	cmp	r3, #5
 8004302:	d908      	bls.n	8004316 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2220      	movs	r2, #32
 8004308:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2203      	movs	r2, #3
 800430e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004312:	2303      	movs	r3, #3
 8004314:	e078      	b.n	8004408 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f003 0301 	and.w	r3, r3, #1
 8004320:	2b00      	cmp	r3, #0
 8004322:	d1e8      	bne.n	80042f6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800432c:	697a      	ldr	r2, [r7, #20]
 800432e:	4b38      	ldr	r3, [pc, #224]	; (8004410 <HAL_DMA_Init+0x158>)
 8004330:	4013      	ands	r3, r2
 8004332:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	685a      	ldr	r2, [r3, #4]
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	689b      	ldr	r3, [r3, #8]
 800433c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004342:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	691b      	ldr	r3, [r3, #16]
 8004348:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800434e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	699b      	ldr	r3, [r3, #24]
 8004354:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800435a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6a1b      	ldr	r3, [r3, #32]
 8004360:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004362:	697a      	ldr	r2, [r7, #20]
 8004364:	4313      	orrs	r3, r2
 8004366:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800436c:	2b04      	cmp	r3, #4
 800436e:	d107      	bne.n	8004380 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004378:	4313      	orrs	r3, r2
 800437a:	697a      	ldr	r2, [r7, #20]
 800437c:	4313      	orrs	r3, r2
 800437e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	697a      	ldr	r2, [r7, #20]
 8004386:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	695b      	ldr	r3, [r3, #20]
 800438e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004390:	697b      	ldr	r3, [r7, #20]
 8004392:	f023 0307 	bic.w	r3, r3, #7
 8004396:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800439c:	697a      	ldr	r2, [r7, #20]
 800439e:	4313      	orrs	r3, r2
 80043a0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043a6:	2b04      	cmp	r3, #4
 80043a8:	d117      	bne.n	80043da <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043ae:	697a      	ldr	r2, [r7, #20]
 80043b0:	4313      	orrs	r3, r2
 80043b2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d00e      	beq.n	80043da <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80043bc:	6878      	ldr	r0, [r7, #4]
 80043be:	f000 f8bd 	bl	800453c <DMA_CheckFifoParam>
 80043c2:	4603      	mov	r3, r0
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d008      	beq.n	80043da <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2240      	movs	r2, #64	; 0x40
 80043cc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2201      	movs	r2, #1
 80043d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80043d6:	2301      	movs	r3, #1
 80043d8:	e016      	b.n	8004408 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	697a      	ldr	r2, [r7, #20]
 80043e0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80043e2:	6878      	ldr	r0, [r7, #4]
 80043e4:	f000 f874 	bl	80044d0 <DMA_CalcBaseAndBitshift>
 80043e8:	4603      	mov	r3, r0
 80043ea:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043f0:	223f      	movs	r2, #63	; 0x3f
 80043f2:	409a      	lsls	r2, r3
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2200      	movs	r2, #0
 80043fc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2201      	movs	r2, #1
 8004402:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004406:	2300      	movs	r3, #0
}
 8004408:	4618      	mov	r0, r3
 800440a:	3718      	adds	r7, #24
 800440c:	46bd      	mov	sp, r7
 800440e:	bd80      	pop	{r7, pc}
 8004410:	f010803f 	.word	0xf010803f

08004414 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b084      	sub	sp, #16
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d101      	bne.n	8004426 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8004422:	2301      	movs	r3, #1
 8004424:	e050      	b.n	80044c8 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800442c:	b2db      	uxtb	r3, r3
 800442e:	2b02      	cmp	r3, #2
 8004430:	d101      	bne.n	8004436 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8004432:	2302      	movs	r3, #2
 8004434:	e048      	b.n	80044c8 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	681a      	ldr	r2, [r3, #0]
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f022 0201 	bic.w	r2, r2, #1
 8004444:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	2200      	movs	r2, #0
 800444c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	2200      	movs	r2, #0
 8004454:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	2200      	movs	r2, #0
 800445c:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	2200      	movs	r2, #0
 8004464:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	2200      	movs	r2, #0
 800446c:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	2221      	movs	r2, #33	; 0x21
 8004474:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004476:	6878      	ldr	r0, [r7, #4]
 8004478:	f000 f82a 	bl	80044d0 <DMA_CalcBaseAndBitshift>
 800447c:	4603      	mov	r3, r0
 800447e:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2200      	movs	r2, #0
 8004484:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2200      	movs	r2, #0
 800448a:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2200      	movs	r2, #0
 8004490:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2200      	movs	r2, #0
 8004496:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2200      	movs	r2, #0
 800449c:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2200      	movs	r2, #0
 80044a2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044a8:	223f      	movs	r2, #63	; 0x3f
 80044aa:	409a      	lsls	r2, r3
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2200      	movs	r2, #0
 80044b4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2200      	movs	r2, #0
 80044ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2200      	movs	r2, #0
 80044c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80044c6:	2300      	movs	r3, #0
}
 80044c8:	4618      	mov	r0, r3
 80044ca:	3710      	adds	r7, #16
 80044cc:	46bd      	mov	sp, r7
 80044ce:	bd80      	pop	{r7, pc}

080044d0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80044d0:	b480      	push	{r7}
 80044d2:	b085      	sub	sp, #20
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	b2db      	uxtb	r3, r3
 80044de:	3b10      	subs	r3, #16
 80044e0:	4a14      	ldr	r2, [pc, #80]	; (8004534 <DMA_CalcBaseAndBitshift+0x64>)
 80044e2:	fba2 2303 	umull	r2, r3, r2, r3
 80044e6:	091b      	lsrs	r3, r3, #4
 80044e8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80044ea:	4a13      	ldr	r2, [pc, #76]	; (8004538 <DMA_CalcBaseAndBitshift+0x68>)
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	4413      	add	r3, r2
 80044f0:	781b      	ldrb	r3, [r3, #0]
 80044f2:	461a      	mov	r2, r3
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	2b03      	cmp	r3, #3
 80044fc:	d909      	bls.n	8004512 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004506:	f023 0303 	bic.w	r3, r3, #3
 800450a:	1d1a      	adds	r2, r3, #4
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	659a      	str	r2, [r3, #88]	; 0x58
 8004510:	e007      	b.n	8004522 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800451a:	f023 0303 	bic.w	r3, r3, #3
 800451e:	687a      	ldr	r2, [r7, #4]
 8004520:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004526:	4618      	mov	r0, r3
 8004528:	3714      	adds	r7, #20
 800452a:	46bd      	mov	sp, r7
 800452c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004530:	4770      	bx	lr
 8004532:	bf00      	nop
 8004534:	aaaaaaab 	.word	0xaaaaaaab
 8004538:	0800b800 	.word	0x0800b800

0800453c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800453c:	b480      	push	{r7}
 800453e:	b085      	sub	sp, #20
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004544:	2300      	movs	r3, #0
 8004546:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800454c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	699b      	ldr	r3, [r3, #24]
 8004552:	2b00      	cmp	r3, #0
 8004554:	d11f      	bne.n	8004596 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004556:	68bb      	ldr	r3, [r7, #8]
 8004558:	2b03      	cmp	r3, #3
 800455a:	d856      	bhi.n	800460a <DMA_CheckFifoParam+0xce>
 800455c:	a201      	add	r2, pc, #4	; (adr r2, 8004564 <DMA_CheckFifoParam+0x28>)
 800455e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004562:	bf00      	nop
 8004564:	08004575 	.word	0x08004575
 8004568:	08004587 	.word	0x08004587
 800456c:	08004575 	.word	0x08004575
 8004570:	0800460b 	.word	0x0800460b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004578:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800457c:	2b00      	cmp	r3, #0
 800457e:	d046      	beq.n	800460e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004580:	2301      	movs	r3, #1
 8004582:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004584:	e043      	b.n	800460e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800458a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800458e:	d140      	bne.n	8004612 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004590:	2301      	movs	r3, #1
 8004592:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004594:	e03d      	b.n	8004612 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	699b      	ldr	r3, [r3, #24]
 800459a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800459e:	d121      	bne.n	80045e4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80045a0:	68bb      	ldr	r3, [r7, #8]
 80045a2:	2b03      	cmp	r3, #3
 80045a4:	d837      	bhi.n	8004616 <DMA_CheckFifoParam+0xda>
 80045a6:	a201      	add	r2, pc, #4	; (adr r2, 80045ac <DMA_CheckFifoParam+0x70>)
 80045a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045ac:	080045bd 	.word	0x080045bd
 80045b0:	080045c3 	.word	0x080045c3
 80045b4:	080045bd 	.word	0x080045bd
 80045b8:	080045d5 	.word	0x080045d5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80045bc:	2301      	movs	r3, #1
 80045be:	73fb      	strb	r3, [r7, #15]
      break;
 80045c0:	e030      	b.n	8004624 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045c6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d025      	beq.n	800461a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80045ce:	2301      	movs	r3, #1
 80045d0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045d2:	e022      	b.n	800461a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045d8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80045dc:	d11f      	bne.n	800461e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80045de:	2301      	movs	r3, #1
 80045e0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80045e2:	e01c      	b.n	800461e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80045e4:	68bb      	ldr	r3, [r7, #8]
 80045e6:	2b02      	cmp	r3, #2
 80045e8:	d903      	bls.n	80045f2 <DMA_CheckFifoParam+0xb6>
 80045ea:	68bb      	ldr	r3, [r7, #8]
 80045ec:	2b03      	cmp	r3, #3
 80045ee:	d003      	beq.n	80045f8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80045f0:	e018      	b.n	8004624 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	73fb      	strb	r3, [r7, #15]
      break;
 80045f6:	e015      	b.n	8004624 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045fc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004600:	2b00      	cmp	r3, #0
 8004602:	d00e      	beq.n	8004622 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004604:	2301      	movs	r3, #1
 8004606:	73fb      	strb	r3, [r7, #15]
      break;
 8004608:	e00b      	b.n	8004622 <DMA_CheckFifoParam+0xe6>
      break;
 800460a:	bf00      	nop
 800460c:	e00a      	b.n	8004624 <DMA_CheckFifoParam+0xe8>
      break;
 800460e:	bf00      	nop
 8004610:	e008      	b.n	8004624 <DMA_CheckFifoParam+0xe8>
      break;
 8004612:	bf00      	nop
 8004614:	e006      	b.n	8004624 <DMA_CheckFifoParam+0xe8>
      break;
 8004616:	bf00      	nop
 8004618:	e004      	b.n	8004624 <DMA_CheckFifoParam+0xe8>
      break;
 800461a:	bf00      	nop
 800461c:	e002      	b.n	8004624 <DMA_CheckFifoParam+0xe8>
      break;   
 800461e:	bf00      	nop
 8004620:	e000      	b.n	8004624 <DMA_CheckFifoParam+0xe8>
      break;
 8004622:	bf00      	nop
    }
  } 
  
  return status; 
 8004624:	7bfb      	ldrb	r3, [r7, #15]
}
 8004626:	4618      	mov	r0, r3
 8004628:	3714      	adds	r7, #20
 800462a:	46bd      	mov	sp, r7
 800462c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004630:	4770      	bx	lr
 8004632:	bf00      	nop

08004634 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b082      	sub	sp, #8
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if(hdma2d == NULL)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d101      	bne.n	8004646 <HAL_DMA2D_Init+0x12>
  {
     return HAL_ERROR;
 8004642:	2301      	movs	r3, #1
 8004644:	e03b      	b.n	80046be <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800464c:	b2db      	uxtb	r3, r3
 800464e:	2b00      	cmp	r3, #0
 8004650:	d106      	bne.n	8004660 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2200      	movs	r2, #0
 8004656:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 800465a:	6878      	ldr	r0, [r7, #4]
 800465c:	f000 f833 	bl	80046c6 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2202      	movs	r2, #2
 8004664:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	685a      	ldr	r2, [r3, #4]
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	430a      	orrs	r2, r1
 800467c:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004684:	f023 0107 	bic.w	r1, r3, #7
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	689a      	ldr	r2, [r3, #8]
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	430a      	orrs	r2, r1
 8004692:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800469a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800469e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80046a2:	687a      	ldr	r2, [r7, #4]
 80046a4:	68d1      	ldr	r1, [r2, #12]
 80046a6:	687a      	ldr	r2, [r7, #4]
 80046a8:	6812      	ldr	r2, [r2, #0]
 80046aa:	430b      	orrs	r3, r1
 80046ac:	6413      	str	r3, [r2, #64]	; 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2200      	movs	r2, #0
 80046b2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2201      	movs	r2, #1
 80046b8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 80046bc:	2300      	movs	r3, #0
}
 80046be:	4618      	mov	r0, r3
 80046c0:	3708      	adds	r7, #8
 80046c2:	46bd      	mov	sp, r7
 80046c4:	bd80      	pop	{r7, pc}

080046c6 <HAL_DMA2D_MspInit>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 80046c6:	b480      	push	{r7}
 80046c8:	b083      	sub	sp, #12
 80046ca:	af00      	add	r7, sp, #0
 80046cc:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_MspInit can be implemented in the user file.
   */
}
 80046ce:	bf00      	nop
 80046d0:	370c      	adds	r7, #12
 80046d2:	46bd      	mov	sp, r7
 80046d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d8:	4770      	bx	lr

080046da <HAL_DMA2D_Start>:
  * @param  Width      The width of data to be transferred from source to destination (expressed in number of pixels per line).
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,  uint32_t Height)
{
 80046da:	b580      	push	{r7, lr}
 80046dc:	b086      	sub	sp, #24
 80046de:	af02      	add	r7, sp, #8
 80046e0:	60f8      	str	r0, [r7, #12]
 80046e2:	60b9      	str	r1, [r7, #8]
 80046e4:	607a      	str	r2, [r7, #4]
 80046e6:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80046ee:	2b01      	cmp	r3, #1
 80046f0:	d101      	bne.n	80046f6 <HAL_DMA2D_Start+0x1c>
 80046f2:	2302      	movs	r3, #2
 80046f4:	e018      	b.n	8004728 <HAL_DMA2D_Start+0x4e>
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	2201      	movs	r2, #1
 80046fa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	2202      	movs	r2, #2
 8004702:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8004706:	69bb      	ldr	r3, [r7, #24]
 8004708:	9300      	str	r3, [sp, #0]
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	687a      	ldr	r2, [r7, #4]
 800470e:	68b9      	ldr	r1, [r7, #8]
 8004710:	68f8      	ldr	r0, [r7, #12]
 8004712:	f000 f989 	bl	8004a28 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	681a      	ldr	r2, [r3, #0]
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f042 0201 	orr.w	r2, r2, #1
 8004724:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8004726:	2300      	movs	r3, #0
}
 8004728:	4618      	mov	r0, r3
 800472a:	3710      	adds	r7, #16
 800472c:	46bd      	mov	sp, r7
 800472e:	bd80      	pop	{r7, pc}

08004730 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8004730:	b580      	push	{r7, lr}
 8004732:	b086      	sub	sp, #24
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
 8004738:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 800473a:	2300      	movs	r3, #0
 800473c:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f003 0301 	and.w	r3, r3, #1
 8004748:	2b00      	cmp	r3, #0
 800474a:	d056      	beq.n	80047fa <HAL_DMA2D_PollForTransfer+0xca>
  {
   /* Get tick */
   tickstart = HAL_GetTick();
 800474c:	f7ff fc72 	bl	8004034 <HAL_GetTick>
 8004750:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8004752:	e04b      	b.n	80047ec <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	685b      	ldr	r3, [r3, #4]
 800475a:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8004762:	2b00      	cmp	r3, #0
 8004764:	d023      	beq.n	80047ae <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	f003 0320 	and.w	r3, r3, #32
 800476c:	2b00      	cmp	r3, #0
 800476e:	d005      	beq.n	800477c <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004774:	f043 0202 	orr.w	r2, r3, #2
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	f003 0301 	and.w	r3, r3, #1
 8004782:	2b00      	cmp	r3, #0
 8004784:	d005      	beq.n	8004792 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800478a:	f043 0201 	orr.w	r2, r3, #1
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	2221      	movs	r2, #33	; 0x21
 8004798:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2204      	movs	r2, #4
 800479e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2200      	movs	r2, #0
 80047a6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 80047aa:	2301      	movs	r3, #1
 80047ac:	e0a5      	b.n	80048fa <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047b4:	d01a      	beq.n	80047ec <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 80047b6:	f7ff fc3d 	bl	8004034 <HAL_GetTick>
 80047ba:	4602      	mov	r2, r0
 80047bc:	697b      	ldr	r3, [r7, #20]
 80047be:	1ad3      	subs	r3, r2, r3
 80047c0:	683a      	ldr	r2, [r7, #0]
 80047c2:	429a      	cmp	r2, r3
 80047c4:	d302      	bcc.n	80047cc <HAL_DMA2D_PollForTransfer+0x9c>
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d10f      	bne.n	80047ec <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047d0:	f043 0220 	orr.w	r2, r3, #32
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2203      	movs	r2, #3
 80047dc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2200      	movs	r2, #0
 80047e4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 80047e8:	2303      	movs	r3, #3
 80047ea:	e086      	b.n	80048fa <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	685b      	ldr	r3, [r3, #4]
 80047f2:	f003 0302 	and.w	r3, r3, #2
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d0ac      	beq.n	8004754 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	69db      	ldr	r3, [r3, #28]
 8004800:	f003 0320 	and.w	r3, r3, #32
 8004804:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800480c:	f003 0320 	and.w	r3, r3, #32
 8004810:	693a      	ldr	r2, [r7, #16]
 8004812:	4313      	orrs	r3, r2
 8004814:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8004816:	693b      	ldr	r3, [r7, #16]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d061      	beq.n	80048e0 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 800481c:	f7ff fc0a 	bl	8004034 <HAL_GetTick>
 8004820:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8004822:	e056      	b.n	80048d2 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	685b      	ldr	r3, [r3, #4]
 800482a:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE|DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	f003 0329 	and.w	r3, r3, #41	; 0x29
 8004832:	2b00      	cmp	r3, #0
 8004834:	d02e      	beq.n	8004894 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	f003 0308 	and.w	r3, r3, #8
 800483c:	2b00      	cmp	r3, #0
 800483e:	d005      	beq.n	800484c <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004844:	f043 0204 	orr.w	r2, r3, #4
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	f003 0320 	and.w	r3, r3, #32
 8004852:	2b00      	cmp	r3, #0
 8004854:	d005      	beq.n	8004862 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800485a:	f043 0202 	orr.w	r2, r3, #2
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	f003 0301 	and.w	r3, r3, #1
 8004868:	2b00      	cmp	r3, #0
 800486a:	d005      	beq.n	8004878 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004870:	f043 0201 	orr.w	r2, r3, #1
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	2229      	movs	r2, #41	; 0x29
 800487e:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2204      	movs	r2, #4
 8004884:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2200      	movs	r2, #0
 800488c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8004890:	2301      	movs	r3, #1
 8004892:	e032      	b.n	80048fa <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	f1b3 3fff 	cmp.w	r3, #4294967295
 800489a:	d01a      	beq.n	80048d2 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 800489c:	f7ff fbca 	bl	8004034 <HAL_GetTick>
 80048a0:	4602      	mov	r2, r0
 80048a2:	697b      	ldr	r3, [r7, #20]
 80048a4:	1ad3      	subs	r3, r2, r3
 80048a6:	683a      	ldr	r2, [r7, #0]
 80048a8:	429a      	cmp	r2, r3
 80048aa:	d302      	bcc.n	80048b2 <HAL_DMA2D_PollForTransfer+0x182>
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d10f      	bne.n	80048d2 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048b6:	f043 0220 	orr.w	r2, r3, #32
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2203      	movs	r2, #3
 80048c2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	2200      	movs	r2, #0
 80048ca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 80048ce:	2303      	movs	r3, #3
 80048d0:	e013      	b.n	80048fa <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	685b      	ldr	r3, [r3, #4]
 80048d8:	f003 0310 	and.w	r3, r3, #16
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d0a1      	beq.n	8004824 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	2212      	movs	r2, #18
 80048e6:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2201      	movs	r2, #1
 80048ec:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2200      	movs	r2, #0
 80048f4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80048f8:	2300      	movs	r3, #0
}
 80048fa:	4618      	mov	r0, r3
 80048fc:	3718      	adds	r7, #24
 80048fe:	46bd      	mov	sp, r7
 8004900:	bd80      	pop	{r7, pc}
	...

08004904 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8004904:	b480      	push	{r7}
 8004906:	b087      	sub	sp, #28
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
 800490c:	6039      	str	r1, [r7, #0]
  uint32_t regMask, regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if(hdma2d->Init.Mode != DMA2D_R2M)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800491c:	2b01      	cmp	r3, #1
 800491e:	d101      	bne.n	8004924 <HAL_DMA2D_ConfigLayer+0x20>
 8004920:	2302      	movs	r3, #2
 8004922:	e079      	b.n	8004a18 <HAL_DMA2D_ConfigLayer+0x114>
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2201      	movs	r2, #1
 8004928:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2202      	movs	r2, #2
 8004930:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	011b      	lsls	r3, r3, #4
 8004938:	3318      	adds	r3, #24
 800493a:	687a      	ldr	r2, [r7, #4]
 800493c:	4413      	add	r3, r2
 800493e:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8004940:	693b      	ldr	r3, [r7, #16]
 8004942:	685a      	ldr	r2, [r3, #4]
 8004944:	693b      	ldr	r3, [r7, #16]
 8004946:	689b      	ldr	r3, [r3, #8]
 8004948:	041b      	lsls	r3, r3, #16
 800494a:	4313      	orrs	r3, r2
 800494c:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 800494e:	4b35      	ldr	r3, [pc, #212]	; (8004a24 <HAL_DMA2D_ConfigLayer+0x120>)
 8004950:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004952:	693b      	ldr	r3, [r7, #16]
 8004954:	685b      	ldr	r3, [r3, #4]
 8004956:	2b0a      	cmp	r3, #10
 8004958:	d003      	beq.n	8004962 <HAL_DMA2D_ConfigLayer+0x5e>
 800495a:	693b      	ldr	r3, [r7, #16]
 800495c:	685b      	ldr	r3, [r3, #4]
 800495e:	2b09      	cmp	r3, #9
 8004960:	d107      	bne.n	8004972 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8004962:	693b      	ldr	r3, [r7, #16]
 8004964:	68db      	ldr	r3, [r3, #12]
 8004966:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800496a:	697a      	ldr	r2, [r7, #20]
 800496c:	4313      	orrs	r3, r2
 800496e:	617b      	str	r3, [r7, #20]
 8004970:	e005      	b.n	800497e <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |=  (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8004972:	693b      	ldr	r3, [r7, #16]
 8004974:	68db      	ldr	r3, [r3, #12]
 8004976:	061b      	lsls	r3, r3, #24
 8004978:	697a      	ldr	r2, [r7, #20]
 800497a:	4313      	orrs	r3, r2
 800497c:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if(LayerIdx == DMA2D_BACKGROUND_LAYER)
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	2b00      	cmp	r3, #0
 8004982:	d120      	bne.n	80049c6 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	43db      	mvns	r3, r3
 800498e:	ea02 0103 	and.w	r1, r2, r3
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	697a      	ldr	r2, [r7, #20]
 8004998:	430a      	orrs	r2, r1
 800499a:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	693a      	ldr	r2, [r7, #16]
 80049a2:	6812      	ldr	r2, [r2, #0]
 80049a4:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80049a6:	693b      	ldr	r3, [r7, #16]
 80049a8:	685b      	ldr	r3, [r3, #4]
 80049aa:	2b0a      	cmp	r3, #10
 80049ac:	d003      	beq.n	80049b6 <HAL_DMA2D_ConfigLayer+0xb2>
 80049ae:	693b      	ldr	r3, [r7, #16]
 80049b0:	685b      	ldr	r3, [r3, #4]
 80049b2:	2b09      	cmp	r3, #9
 80049b4:	d127      	bne.n	8004a06 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 80049b6:	693b      	ldr	r3, [r7, #16]
 80049b8:	68da      	ldr	r2, [r3, #12]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 80049c2:	629a      	str	r2, [r3, #40]	; 0x28
 80049c4:	e01f      	b.n	8004a06 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


     /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	69da      	ldr	r2, [r3, #28]
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	43db      	mvns	r3, r3
 80049d0:	ea02 0103 	and.w	r1, r2, r3
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	697a      	ldr	r2, [r7, #20]
 80049da:	430a      	orrs	r2, r1
 80049dc:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	693a      	ldr	r2, [r7, #16]
 80049e4:	6812      	ldr	r2, [r2, #0]
 80049e6:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80049e8:	693b      	ldr	r3, [r7, #16]
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	2b0a      	cmp	r3, #10
 80049ee:	d003      	beq.n	80049f8 <HAL_DMA2D_ConfigLayer+0xf4>
 80049f0:	693b      	ldr	r3, [r7, #16]
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	2b09      	cmp	r3, #9
 80049f6:	d106      	bne.n	8004a06 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));
 80049f8:	693b      	ldr	r3, [r7, #16]
 80049fa:	68da      	ldr	r2, [r3, #12]
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8004a04:	621a      	str	r2, [r3, #32]
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2201      	movs	r2, #1
 8004a0a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2200      	movs	r2, #0
 8004a12:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8004a16:	2300      	movs	r3, #0
}
 8004a18:	4618      	mov	r0, r3
 8004a1a:	371c      	adds	r7, #28
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a22:	4770      	bx	lr
 8004a24:	ff03000f 	.word	0xff03000f

08004a28 <DMA2D_SetConfig>:
  * @param  Width      The width of data to be transferred from source to destination.
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height)
{
 8004a28:	b480      	push	{r7}
 8004a2a:	b08b      	sub	sp, #44	; 0x2c
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	60f8      	str	r0, [r7, #12]
 8004a30:	60b9      	str	r1, [r7, #8]
 8004a32:	607a      	str	r2, [r7, #4]
 8004a34:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos)));
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a3c:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	041a      	lsls	r2, r3, #16
 8004a44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a46:	431a      	orrs	r2, r3
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	430a      	orrs	r2, r1
 8004a4e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	687a      	ldr	r2, [r7, #4]
 8004a56:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	685b      	ldr	r3, [r3, #4]
 8004a5c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004a60:	d174      	bne.n	8004b4c <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8004a62:	68bb      	ldr	r3, [r7, #8]
 8004a64:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004a68:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8004a6a:	68bb      	ldr	r3, [r7, #8]
 8004a6c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004a70:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8004a72:	68bb      	ldr	r3, [r7, #8]
 8004a74:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8004a78:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8004a7a:	68bb      	ldr	r3, [r7, #8]
 8004a7c:	b2db      	uxtb	r3, r3
 8004a7e:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	689b      	ldr	r3, [r3, #8]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d108      	bne.n	8004a9a <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1| tmp4);
 8004a88:	69ba      	ldr	r2, [r7, #24]
 8004a8a:	69fb      	ldr	r3, [r7, #28]
 8004a8c:	431a      	orrs	r2, r3
 8004a8e:	6a3b      	ldr	r3, [r7, #32]
 8004a90:	4313      	orrs	r3, r2
 8004a92:	697a      	ldr	r2, [r7, #20]
 8004a94:	4313      	orrs	r3, r2
 8004a96:	627b      	str	r3, [r7, #36]	; 0x24
 8004a98:	e053      	b.n	8004b42 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	689b      	ldr	r3, [r3, #8]
 8004a9e:	2b01      	cmp	r3, #1
 8004aa0:	d106      	bne.n	8004ab0 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8004aa2:	69ba      	ldr	r2, [r7, #24]
 8004aa4:	69fb      	ldr	r3, [r7, #28]
 8004aa6:	4313      	orrs	r3, r2
 8004aa8:	697a      	ldr	r2, [r7, #20]
 8004aaa:	4313      	orrs	r3, r2
 8004aac:	627b      	str	r3, [r7, #36]	; 0x24
 8004aae:	e048      	b.n	8004b42 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	689b      	ldr	r3, [r3, #8]
 8004ab4:	2b02      	cmp	r3, #2
 8004ab6:	d111      	bne.n	8004adc <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8004ab8:	69fb      	ldr	r3, [r7, #28]
 8004aba:	0cdb      	lsrs	r3, r3, #19
 8004abc:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8004abe:	69bb      	ldr	r3, [r7, #24]
 8004ac0:	0a9b      	lsrs	r3, r3, #10
 8004ac2:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 8004ac4:	697b      	ldr	r3, [r7, #20]
 8004ac6:	08db      	lsrs	r3, r3, #3
 8004ac8:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8004aca:	69bb      	ldr	r3, [r7, #24]
 8004acc:	015a      	lsls	r2, r3, #5
 8004ace:	69fb      	ldr	r3, [r7, #28]
 8004ad0:	02db      	lsls	r3, r3, #11
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	697a      	ldr	r2, [r7, #20]
 8004ad6:	4313      	orrs	r3, r2
 8004ad8:	627b      	str	r3, [r7, #36]	; 0x24
 8004ada:	e032      	b.n	8004b42 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	689b      	ldr	r3, [r3, #8]
 8004ae0:	2b03      	cmp	r3, #3
 8004ae2:	d117      	bne.n	8004b14 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8004ae4:	6a3b      	ldr	r3, [r7, #32]
 8004ae6:	0fdb      	lsrs	r3, r3, #31
 8004ae8:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8004aea:	69fb      	ldr	r3, [r7, #28]
 8004aec:	0cdb      	lsrs	r3, r3, #19
 8004aee:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8004af0:	69bb      	ldr	r3, [r7, #24]
 8004af2:	0adb      	lsrs	r3, r3, #11
 8004af4:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 8004af6:	697b      	ldr	r3, [r7, #20]
 8004af8:	08db      	lsrs	r3, r3, #3
 8004afa:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8004afc:	69bb      	ldr	r3, [r7, #24]
 8004afe:	015a      	lsls	r2, r3, #5
 8004b00:	69fb      	ldr	r3, [r7, #28]
 8004b02:	029b      	lsls	r3, r3, #10
 8004b04:	431a      	orrs	r2, r3
 8004b06:	6a3b      	ldr	r3, [r7, #32]
 8004b08:	03db      	lsls	r3, r3, #15
 8004b0a:	4313      	orrs	r3, r2
 8004b0c:	697a      	ldr	r2, [r7, #20]
 8004b0e:	4313      	orrs	r3, r2
 8004b10:	627b      	str	r3, [r7, #36]	; 0x24
 8004b12:	e016      	b.n	8004b42 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8004b14:	6a3b      	ldr	r3, [r7, #32]
 8004b16:	0f1b      	lsrs	r3, r3, #28
 8004b18:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8004b1a:	69fb      	ldr	r3, [r7, #28]
 8004b1c:	0d1b      	lsrs	r3, r3, #20
 8004b1e:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8004b20:	69bb      	ldr	r3, [r7, #24]
 8004b22:	0b1b      	lsrs	r3, r3, #12
 8004b24:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U );
 8004b26:	697b      	ldr	r3, [r7, #20]
 8004b28:	091b      	lsrs	r3, r3, #4
 8004b2a:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8004b2c:	69bb      	ldr	r3, [r7, #24]
 8004b2e:	011a      	lsls	r2, r3, #4
 8004b30:	69fb      	ldr	r3, [r7, #28]
 8004b32:	021b      	lsls	r3, r3, #8
 8004b34:	431a      	orrs	r2, r3
 8004b36:	6a3b      	ldr	r3, [r7, #32]
 8004b38:	031b      	lsls	r3, r3, #12
 8004b3a:	4313      	orrs	r3, r2
 8004b3c:	697a      	ldr	r2, [r7, #20]
 8004b3e:	4313      	orrs	r3, r2
 8004b40:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b48:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8004b4a:	e003      	b.n	8004b54 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	68ba      	ldr	r2, [r7, #8]
 8004b52:	60da      	str	r2, [r3, #12]
}
 8004b54:	bf00      	nop
 8004b56:	372c      	adds	r7, #44	; 0x2c
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5e:	4770      	bx	lr

08004b60 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004b60:	b480      	push	{r7}
 8004b62:	b089      	sub	sp, #36	; 0x24
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
 8004b68:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004b6e:	2300      	movs	r3, #0
 8004b70:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004b72:	2300      	movs	r3, #0
 8004b74:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004b76:	2300      	movs	r3, #0
 8004b78:	61fb      	str	r3, [r7, #28]
 8004b7a:	e177      	b.n	8004e6c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004b7c:	2201      	movs	r2, #1
 8004b7e:	69fb      	ldr	r3, [r7, #28]
 8004b80:	fa02 f303 	lsl.w	r3, r2, r3
 8004b84:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	697a      	ldr	r2, [r7, #20]
 8004b8c:	4013      	ands	r3, r2
 8004b8e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004b90:	693a      	ldr	r2, [r7, #16]
 8004b92:	697b      	ldr	r3, [r7, #20]
 8004b94:	429a      	cmp	r2, r3
 8004b96:	f040 8166 	bne.w	8004e66 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	685b      	ldr	r3, [r3, #4]
 8004b9e:	2b01      	cmp	r3, #1
 8004ba0:	d00b      	beq.n	8004bba <HAL_GPIO_Init+0x5a>
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	685b      	ldr	r3, [r3, #4]
 8004ba6:	2b02      	cmp	r3, #2
 8004ba8:	d007      	beq.n	8004bba <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004bae:	2b11      	cmp	r3, #17
 8004bb0:	d003      	beq.n	8004bba <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	685b      	ldr	r3, [r3, #4]
 8004bb6:	2b12      	cmp	r3, #18
 8004bb8:	d130      	bne.n	8004c1c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	689b      	ldr	r3, [r3, #8]
 8004bbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004bc0:	69fb      	ldr	r3, [r7, #28]
 8004bc2:	005b      	lsls	r3, r3, #1
 8004bc4:	2203      	movs	r2, #3
 8004bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8004bca:	43db      	mvns	r3, r3
 8004bcc:	69ba      	ldr	r2, [r7, #24]
 8004bce:	4013      	ands	r3, r2
 8004bd0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	68da      	ldr	r2, [r3, #12]
 8004bd6:	69fb      	ldr	r3, [r7, #28]
 8004bd8:	005b      	lsls	r3, r3, #1
 8004bda:	fa02 f303 	lsl.w	r3, r2, r3
 8004bde:	69ba      	ldr	r2, [r7, #24]
 8004be0:	4313      	orrs	r3, r2
 8004be2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	69ba      	ldr	r2, [r7, #24]
 8004be8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	685b      	ldr	r3, [r3, #4]
 8004bee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004bf0:	2201      	movs	r2, #1
 8004bf2:	69fb      	ldr	r3, [r7, #28]
 8004bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8004bf8:	43db      	mvns	r3, r3
 8004bfa:	69ba      	ldr	r2, [r7, #24]
 8004bfc:	4013      	ands	r3, r2
 8004bfe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	685b      	ldr	r3, [r3, #4]
 8004c04:	091b      	lsrs	r3, r3, #4
 8004c06:	f003 0201 	and.w	r2, r3, #1
 8004c0a:	69fb      	ldr	r3, [r7, #28]
 8004c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c10:	69ba      	ldr	r2, [r7, #24]
 8004c12:	4313      	orrs	r3, r2
 8004c14:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	69ba      	ldr	r2, [r7, #24]
 8004c1a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	68db      	ldr	r3, [r3, #12]
 8004c20:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004c22:	69fb      	ldr	r3, [r7, #28]
 8004c24:	005b      	lsls	r3, r3, #1
 8004c26:	2203      	movs	r2, #3
 8004c28:	fa02 f303 	lsl.w	r3, r2, r3
 8004c2c:	43db      	mvns	r3, r3
 8004c2e:	69ba      	ldr	r2, [r7, #24]
 8004c30:	4013      	ands	r3, r2
 8004c32:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	689a      	ldr	r2, [r3, #8]
 8004c38:	69fb      	ldr	r3, [r7, #28]
 8004c3a:	005b      	lsls	r3, r3, #1
 8004c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c40:	69ba      	ldr	r2, [r7, #24]
 8004c42:	4313      	orrs	r3, r2
 8004c44:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	69ba      	ldr	r2, [r7, #24]
 8004c4a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	685b      	ldr	r3, [r3, #4]
 8004c50:	2b02      	cmp	r3, #2
 8004c52:	d003      	beq.n	8004c5c <HAL_GPIO_Init+0xfc>
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	2b12      	cmp	r3, #18
 8004c5a:	d123      	bne.n	8004ca4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004c5c:	69fb      	ldr	r3, [r7, #28]
 8004c5e:	08da      	lsrs	r2, r3, #3
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	3208      	adds	r2, #8
 8004c64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004c68:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004c6a:	69fb      	ldr	r3, [r7, #28]
 8004c6c:	f003 0307 	and.w	r3, r3, #7
 8004c70:	009b      	lsls	r3, r3, #2
 8004c72:	220f      	movs	r2, #15
 8004c74:	fa02 f303 	lsl.w	r3, r2, r3
 8004c78:	43db      	mvns	r3, r3
 8004c7a:	69ba      	ldr	r2, [r7, #24]
 8004c7c:	4013      	ands	r3, r2
 8004c7e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	691a      	ldr	r2, [r3, #16]
 8004c84:	69fb      	ldr	r3, [r7, #28]
 8004c86:	f003 0307 	and.w	r3, r3, #7
 8004c8a:	009b      	lsls	r3, r3, #2
 8004c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c90:	69ba      	ldr	r2, [r7, #24]
 8004c92:	4313      	orrs	r3, r2
 8004c94:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004c96:	69fb      	ldr	r3, [r7, #28]
 8004c98:	08da      	lsrs	r2, r3, #3
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	3208      	adds	r2, #8
 8004c9e:	69b9      	ldr	r1, [r7, #24]
 8004ca0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004caa:	69fb      	ldr	r3, [r7, #28]
 8004cac:	005b      	lsls	r3, r3, #1
 8004cae:	2203      	movs	r2, #3
 8004cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8004cb4:	43db      	mvns	r3, r3
 8004cb6:	69ba      	ldr	r2, [r7, #24]
 8004cb8:	4013      	ands	r3, r2
 8004cba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	685b      	ldr	r3, [r3, #4]
 8004cc0:	f003 0203 	and.w	r2, r3, #3
 8004cc4:	69fb      	ldr	r3, [r7, #28]
 8004cc6:	005b      	lsls	r3, r3, #1
 8004cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8004ccc:	69ba      	ldr	r2, [r7, #24]
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	69ba      	ldr	r2, [r7, #24]
 8004cd6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	f000 80c0 	beq.w	8004e66 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	60fb      	str	r3, [r7, #12]
 8004cea:	4b66      	ldr	r3, [pc, #408]	; (8004e84 <HAL_GPIO_Init+0x324>)
 8004cec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cee:	4a65      	ldr	r2, [pc, #404]	; (8004e84 <HAL_GPIO_Init+0x324>)
 8004cf0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004cf4:	6453      	str	r3, [r2, #68]	; 0x44
 8004cf6:	4b63      	ldr	r3, [pc, #396]	; (8004e84 <HAL_GPIO_Init+0x324>)
 8004cf8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cfa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004cfe:	60fb      	str	r3, [r7, #12]
 8004d00:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004d02:	4a61      	ldr	r2, [pc, #388]	; (8004e88 <HAL_GPIO_Init+0x328>)
 8004d04:	69fb      	ldr	r3, [r7, #28]
 8004d06:	089b      	lsrs	r3, r3, #2
 8004d08:	3302      	adds	r3, #2
 8004d0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004d10:	69fb      	ldr	r3, [r7, #28]
 8004d12:	f003 0303 	and.w	r3, r3, #3
 8004d16:	009b      	lsls	r3, r3, #2
 8004d18:	220f      	movs	r2, #15
 8004d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d1e:	43db      	mvns	r3, r3
 8004d20:	69ba      	ldr	r2, [r7, #24]
 8004d22:	4013      	ands	r3, r2
 8004d24:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	4a58      	ldr	r2, [pc, #352]	; (8004e8c <HAL_GPIO_Init+0x32c>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d037      	beq.n	8004d9e <HAL_GPIO_Init+0x23e>
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	4a57      	ldr	r2, [pc, #348]	; (8004e90 <HAL_GPIO_Init+0x330>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d031      	beq.n	8004d9a <HAL_GPIO_Init+0x23a>
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	4a56      	ldr	r2, [pc, #344]	; (8004e94 <HAL_GPIO_Init+0x334>)
 8004d3a:	4293      	cmp	r3, r2
 8004d3c:	d02b      	beq.n	8004d96 <HAL_GPIO_Init+0x236>
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	4a55      	ldr	r2, [pc, #340]	; (8004e98 <HAL_GPIO_Init+0x338>)
 8004d42:	4293      	cmp	r3, r2
 8004d44:	d025      	beq.n	8004d92 <HAL_GPIO_Init+0x232>
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	4a54      	ldr	r2, [pc, #336]	; (8004e9c <HAL_GPIO_Init+0x33c>)
 8004d4a:	4293      	cmp	r3, r2
 8004d4c:	d01f      	beq.n	8004d8e <HAL_GPIO_Init+0x22e>
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	4a53      	ldr	r2, [pc, #332]	; (8004ea0 <HAL_GPIO_Init+0x340>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d019      	beq.n	8004d8a <HAL_GPIO_Init+0x22a>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	4a52      	ldr	r2, [pc, #328]	; (8004ea4 <HAL_GPIO_Init+0x344>)
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d013      	beq.n	8004d86 <HAL_GPIO_Init+0x226>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	4a51      	ldr	r2, [pc, #324]	; (8004ea8 <HAL_GPIO_Init+0x348>)
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d00d      	beq.n	8004d82 <HAL_GPIO_Init+0x222>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	4a50      	ldr	r2, [pc, #320]	; (8004eac <HAL_GPIO_Init+0x34c>)
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d007      	beq.n	8004d7e <HAL_GPIO_Init+0x21e>
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	4a4f      	ldr	r2, [pc, #316]	; (8004eb0 <HAL_GPIO_Init+0x350>)
 8004d72:	4293      	cmp	r3, r2
 8004d74:	d101      	bne.n	8004d7a <HAL_GPIO_Init+0x21a>
 8004d76:	2309      	movs	r3, #9
 8004d78:	e012      	b.n	8004da0 <HAL_GPIO_Init+0x240>
 8004d7a:	230a      	movs	r3, #10
 8004d7c:	e010      	b.n	8004da0 <HAL_GPIO_Init+0x240>
 8004d7e:	2308      	movs	r3, #8
 8004d80:	e00e      	b.n	8004da0 <HAL_GPIO_Init+0x240>
 8004d82:	2307      	movs	r3, #7
 8004d84:	e00c      	b.n	8004da0 <HAL_GPIO_Init+0x240>
 8004d86:	2306      	movs	r3, #6
 8004d88:	e00a      	b.n	8004da0 <HAL_GPIO_Init+0x240>
 8004d8a:	2305      	movs	r3, #5
 8004d8c:	e008      	b.n	8004da0 <HAL_GPIO_Init+0x240>
 8004d8e:	2304      	movs	r3, #4
 8004d90:	e006      	b.n	8004da0 <HAL_GPIO_Init+0x240>
 8004d92:	2303      	movs	r3, #3
 8004d94:	e004      	b.n	8004da0 <HAL_GPIO_Init+0x240>
 8004d96:	2302      	movs	r3, #2
 8004d98:	e002      	b.n	8004da0 <HAL_GPIO_Init+0x240>
 8004d9a:	2301      	movs	r3, #1
 8004d9c:	e000      	b.n	8004da0 <HAL_GPIO_Init+0x240>
 8004d9e:	2300      	movs	r3, #0
 8004da0:	69fa      	ldr	r2, [r7, #28]
 8004da2:	f002 0203 	and.w	r2, r2, #3
 8004da6:	0092      	lsls	r2, r2, #2
 8004da8:	4093      	lsls	r3, r2
 8004daa:	69ba      	ldr	r2, [r7, #24]
 8004dac:	4313      	orrs	r3, r2
 8004dae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004db0:	4935      	ldr	r1, [pc, #212]	; (8004e88 <HAL_GPIO_Init+0x328>)
 8004db2:	69fb      	ldr	r3, [r7, #28]
 8004db4:	089b      	lsrs	r3, r3, #2
 8004db6:	3302      	adds	r3, #2
 8004db8:	69ba      	ldr	r2, [r7, #24]
 8004dba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004dbe:	4b3d      	ldr	r3, [pc, #244]	; (8004eb4 <HAL_GPIO_Init+0x354>)
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004dc4:	693b      	ldr	r3, [r7, #16]
 8004dc6:	43db      	mvns	r3, r3
 8004dc8:	69ba      	ldr	r2, [r7, #24]
 8004dca:	4013      	ands	r3, r2
 8004dcc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	685b      	ldr	r3, [r3, #4]
 8004dd2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d003      	beq.n	8004de2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004dda:	69ba      	ldr	r2, [r7, #24]
 8004ddc:	693b      	ldr	r3, [r7, #16]
 8004dde:	4313      	orrs	r3, r2
 8004de0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004de2:	4a34      	ldr	r2, [pc, #208]	; (8004eb4 <HAL_GPIO_Init+0x354>)
 8004de4:	69bb      	ldr	r3, [r7, #24]
 8004de6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004de8:	4b32      	ldr	r3, [pc, #200]	; (8004eb4 <HAL_GPIO_Init+0x354>)
 8004dea:	685b      	ldr	r3, [r3, #4]
 8004dec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004dee:	693b      	ldr	r3, [r7, #16]
 8004df0:	43db      	mvns	r3, r3
 8004df2:	69ba      	ldr	r2, [r7, #24]
 8004df4:	4013      	ands	r3, r2
 8004df6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004df8:	683b      	ldr	r3, [r7, #0]
 8004dfa:	685b      	ldr	r3, [r3, #4]
 8004dfc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d003      	beq.n	8004e0c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004e04:	69ba      	ldr	r2, [r7, #24]
 8004e06:	693b      	ldr	r3, [r7, #16]
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004e0c:	4a29      	ldr	r2, [pc, #164]	; (8004eb4 <HAL_GPIO_Init+0x354>)
 8004e0e:	69bb      	ldr	r3, [r7, #24]
 8004e10:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004e12:	4b28      	ldr	r3, [pc, #160]	; (8004eb4 <HAL_GPIO_Init+0x354>)
 8004e14:	689b      	ldr	r3, [r3, #8]
 8004e16:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e18:	693b      	ldr	r3, [r7, #16]
 8004e1a:	43db      	mvns	r3, r3
 8004e1c:	69ba      	ldr	r2, [r7, #24]
 8004e1e:	4013      	ands	r3, r2
 8004e20:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	685b      	ldr	r3, [r3, #4]
 8004e26:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d003      	beq.n	8004e36 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004e2e:	69ba      	ldr	r2, [r7, #24]
 8004e30:	693b      	ldr	r3, [r7, #16]
 8004e32:	4313      	orrs	r3, r2
 8004e34:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004e36:	4a1f      	ldr	r2, [pc, #124]	; (8004eb4 <HAL_GPIO_Init+0x354>)
 8004e38:	69bb      	ldr	r3, [r7, #24]
 8004e3a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004e3c:	4b1d      	ldr	r3, [pc, #116]	; (8004eb4 <HAL_GPIO_Init+0x354>)
 8004e3e:	68db      	ldr	r3, [r3, #12]
 8004e40:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e42:	693b      	ldr	r3, [r7, #16]
 8004e44:	43db      	mvns	r3, r3
 8004e46:	69ba      	ldr	r2, [r7, #24]
 8004e48:	4013      	ands	r3, r2
 8004e4a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	685b      	ldr	r3, [r3, #4]
 8004e50:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d003      	beq.n	8004e60 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004e58:	69ba      	ldr	r2, [r7, #24]
 8004e5a:	693b      	ldr	r3, [r7, #16]
 8004e5c:	4313      	orrs	r3, r2
 8004e5e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004e60:	4a14      	ldr	r2, [pc, #80]	; (8004eb4 <HAL_GPIO_Init+0x354>)
 8004e62:	69bb      	ldr	r3, [r7, #24]
 8004e64:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004e66:	69fb      	ldr	r3, [r7, #28]
 8004e68:	3301      	adds	r3, #1
 8004e6a:	61fb      	str	r3, [r7, #28]
 8004e6c:	69fb      	ldr	r3, [r7, #28]
 8004e6e:	2b0f      	cmp	r3, #15
 8004e70:	f67f ae84 	bls.w	8004b7c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004e74:	bf00      	nop
 8004e76:	bf00      	nop
 8004e78:	3724      	adds	r7, #36	; 0x24
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e80:	4770      	bx	lr
 8004e82:	bf00      	nop
 8004e84:	40023800 	.word	0x40023800
 8004e88:	40013800 	.word	0x40013800
 8004e8c:	40020000 	.word	0x40020000
 8004e90:	40020400 	.word	0x40020400
 8004e94:	40020800 	.word	0x40020800
 8004e98:	40020c00 	.word	0x40020c00
 8004e9c:	40021000 	.word	0x40021000
 8004ea0:	40021400 	.word	0x40021400
 8004ea4:	40021800 	.word	0x40021800
 8004ea8:	40021c00 	.word	0x40021c00
 8004eac:	40022000 	.word	0x40022000
 8004eb0:	40022400 	.word	0x40022400
 8004eb4:	40013c00 	.word	0x40013c00

08004eb8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004eb8:	b480      	push	{r7}
 8004eba:	b085      	sub	sp, #20
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
 8004ec0:	460b      	mov	r3, r1
 8004ec2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	691a      	ldr	r2, [r3, #16]
 8004ec8:	887b      	ldrh	r3, [r7, #2]
 8004eca:	4013      	ands	r3, r2
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d002      	beq.n	8004ed6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004ed0:	2301      	movs	r3, #1
 8004ed2:	73fb      	strb	r3, [r7, #15]
 8004ed4:	e001      	b.n	8004eda <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004eda:	7bfb      	ldrb	r3, [r7, #15]
}
 8004edc:	4618      	mov	r0, r3
 8004ede:	3714      	adds	r7, #20
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee6:	4770      	bx	lr

08004ee8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004ee8:	b480      	push	{r7}
 8004eea:	b083      	sub	sp, #12
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
 8004ef0:	460b      	mov	r3, r1
 8004ef2:	807b      	strh	r3, [r7, #2]
 8004ef4:	4613      	mov	r3, r2
 8004ef6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004ef8:	787b      	ldrb	r3, [r7, #1]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d003      	beq.n	8004f06 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004efe:	887a      	ldrh	r2, [r7, #2]
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004f04:	e003      	b.n	8004f0e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004f06:	887b      	ldrh	r3, [r7, #2]
 8004f08:	041a      	lsls	r2, r3, #16
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	619a      	str	r2, [r3, #24]
}
 8004f0e:	bf00      	nop
 8004f10:	370c      	adds	r7, #12
 8004f12:	46bd      	mov	sp, r7
 8004f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f18:	4770      	bx	lr

08004f1a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004f1a:	b480      	push	{r7}
 8004f1c:	b083      	sub	sp, #12
 8004f1e:	af00      	add	r7, sp, #0
 8004f20:	6078      	str	r0, [r7, #4]
 8004f22:	460b      	mov	r3, r1
 8004f24:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	695a      	ldr	r2, [r3, #20]
 8004f2a:	887b      	ldrh	r3, [r7, #2]
 8004f2c:	401a      	ands	r2, r3
 8004f2e:	887b      	ldrh	r3, [r7, #2]
 8004f30:	429a      	cmp	r2, r3
 8004f32:	d104      	bne.n	8004f3e <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8004f34:	887b      	ldrh	r3, [r7, #2]
 8004f36:	041a      	lsls	r2, r3, #16
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8004f3c:	e002      	b.n	8004f44 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8004f3e:	887a      	ldrh	r2, [r7, #2]
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	619a      	str	r2, [r3, #24]
}
 8004f44:	bf00      	nop
 8004f46:	370c      	adds	r7, #12
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4e:	4770      	bx	lr

08004f50 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b084      	sub	sp, #16
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d101      	bne.n	8004f62 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004f5e:	2301      	movs	r3, #1
 8004f60:	e12b      	b.n	80051ba <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f68:	b2db      	uxtb	r3, r3
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d106      	bne.n	8004f7c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	2200      	movs	r2, #0
 8004f72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004f76:	6878      	ldr	r0, [r7, #4]
 8004f78:	f000 f95d 	bl	8005236 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2224      	movs	r2, #36	; 0x24
 8004f80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	681a      	ldr	r2, [r3, #0]
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f022 0201 	bic.w	r2, r2, #1
 8004f92:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	681a      	ldr	r2, [r3, #0]
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004fa2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	681a      	ldr	r2, [r3, #0]
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004fb2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004fb4:	f001 ff1a 	bl	8006dec <HAL_RCC_GetPCLK1Freq>
 8004fb8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	685b      	ldr	r3, [r3, #4]
 8004fbe:	4a81      	ldr	r2, [pc, #516]	; (80051c4 <HAL_I2C_Init+0x274>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d807      	bhi.n	8004fd4 <HAL_I2C_Init+0x84>
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	4a80      	ldr	r2, [pc, #512]	; (80051c8 <HAL_I2C_Init+0x278>)
 8004fc8:	4293      	cmp	r3, r2
 8004fca:	bf94      	ite	ls
 8004fcc:	2301      	movls	r3, #1
 8004fce:	2300      	movhi	r3, #0
 8004fd0:	b2db      	uxtb	r3, r3
 8004fd2:	e006      	b.n	8004fe2 <HAL_I2C_Init+0x92>
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	4a7d      	ldr	r2, [pc, #500]	; (80051cc <HAL_I2C_Init+0x27c>)
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	bf94      	ite	ls
 8004fdc:	2301      	movls	r3, #1
 8004fde:	2300      	movhi	r3, #0
 8004fe0:	b2db      	uxtb	r3, r3
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d001      	beq.n	8004fea <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	e0e7      	b.n	80051ba <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	4a78      	ldr	r2, [pc, #480]	; (80051d0 <HAL_I2C_Init+0x280>)
 8004fee:	fba2 2303 	umull	r2, r3, r2, r3
 8004ff2:	0c9b      	lsrs	r3, r3, #18
 8004ff4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	685b      	ldr	r3, [r3, #4]
 8004ffc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	68ba      	ldr	r2, [r7, #8]
 8005006:	430a      	orrs	r2, r1
 8005008:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	6a1b      	ldr	r3, [r3, #32]
 8005010:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	685b      	ldr	r3, [r3, #4]
 8005018:	4a6a      	ldr	r2, [pc, #424]	; (80051c4 <HAL_I2C_Init+0x274>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d802      	bhi.n	8005024 <HAL_I2C_Init+0xd4>
 800501e:	68bb      	ldr	r3, [r7, #8]
 8005020:	3301      	adds	r3, #1
 8005022:	e009      	b.n	8005038 <HAL_I2C_Init+0xe8>
 8005024:	68bb      	ldr	r3, [r7, #8]
 8005026:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800502a:	fb02 f303 	mul.w	r3, r2, r3
 800502e:	4a69      	ldr	r2, [pc, #420]	; (80051d4 <HAL_I2C_Init+0x284>)
 8005030:	fba2 2303 	umull	r2, r3, r2, r3
 8005034:	099b      	lsrs	r3, r3, #6
 8005036:	3301      	adds	r3, #1
 8005038:	687a      	ldr	r2, [r7, #4]
 800503a:	6812      	ldr	r2, [r2, #0]
 800503c:	430b      	orrs	r3, r1
 800503e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	69db      	ldr	r3, [r3, #28]
 8005046:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800504a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	685b      	ldr	r3, [r3, #4]
 8005052:	495c      	ldr	r1, [pc, #368]	; (80051c4 <HAL_I2C_Init+0x274>)
 8005054:	428b      	cmp	r3, r1
 8005056:	d819      	bhi.n	800508c <HAL_I2C_Init+0x13c>
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	1e59      	subs	r1, r3, #1
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	685b      	ldr	r3, [r3, #4]
 8005060:	005b      	lsls	r3, r3, #1
 8005062:	fbb1 f3f3 	udiv	r3, r1, r3
 8005066:	1c59      	adds	r1, r3, #1
 8005068:	f640 73fc 	movw	r3, #4092	; 0xffc
 800506c:	400b      	ands	r3, r1
 800506e:	2b00      	cmp	r3, #0
 8005070:	d00a      	beq.n	8005088 <HAL_I2C_Init+0x138>
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	1e59      	subs	r1, r3, #1
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	685b      	ldr	r3, [r3, #4]
 800507a:	005b      	lsls	r3, r3, #1
 800507c:	fbb1 f3f3 	udiv	r3, r1, r3
 8005080:	3301      	adds	r3, #1
 8005082:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005086:	e051      	b.n	800512c <HAL_I2C_Init+0x1dc>
 8005088:	2304      	movs	r3, #4
 800508a:	e04f      	b.n	800512c <HAL_I2C_Init+0x1dc>
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	689b      	ldr	r3, [r3, #8]
 8005090:	2b00      	cmp	r3, #0
 8005092:	d111      	bne.n	80050b8 <HAL_I2C_Init+0x168>
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	1e58      	subs	r0, r3, #1
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	6859      	ldr	r1, [r3, #4]
 800509c:	460b      	mov	r3, r1
 800509e:	005b      	lsls	r3, r3, #1
 80050a0:	440b      	add	r3, r1
 80050a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80050a6:	3301      	adds	r3, #1
 80050a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	bf0c      	ite	eq
 80050b0:	2301      	moveq	r3, #1
 80050b2:	2300      	movne	r3, #0
 80050b4:	b2db      	uxtb	r3, r3
 80050b6:	e012      	b.n	80050de <HAL_I2C_Init+0x18e>
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	1e58      	subs	r0, r3, #1
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6859      	ldr	r1, [r3, #4]
 80050c0:	460b      	mov	r3, r1
 80050c2:	009b      	lsls	r3, r3, #2
 80050c4:	440b      	add	r3, r1
 80050c6:	0099      	lsls	r1, r3, #2
 80050c8:	440b      	add	r3, r1
 80050ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80050ce:	3301      	adds	r3, #1
 80050d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	bf0c      	ite	eq
 80050d8:	2301      	moveq	r3, #1
 80050da:	2300      	movne	r3, #0
 80050dc:	b2db      	uxtb	r3, r3
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d001      	beq.n	80050e6 <HAL_I2C_Init+0x196>
 80050e2:	2301      	movs	r3, #1
 80050e4:	e022      	b.n	800512c <HAL_I2C_Init+0x1dc>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	689b      	ldr	r3, [r3, #8]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d10e      	bne.n	800510c <HAL_I2C_Init+0x1bc>
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	1e58      	subs	r0, r3, #1
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6859      	ldr	r1, [r3, #4]
 80050f6:	460b      	mov	r3, r1
 80050f8:	005b      	lsls	r3, r3, #1
 80050fa:	440b      	add	r3, r1
 80050fc:	fbb0 f3f3 	udiv	r3, r0, r3
 8005100:	3301      	adds	r3, #1
 8005102:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005106:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800510a:	e00f      	b.n	800512c <HAL_I2C_Init+0x1dc>
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	1e58      	subs	r0, r3, #1
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6859      	ldr	r1, [r3, #4]
 8005114:	460b      	mov	r3, r1
 8005116:	009b      	lsls	r3, r3, #2
 8005118:	440b      	add	r3, r1
 800511a:	0099      	lsls	r1, r3, #2
 800511c:	440b      	add	r3, r1
 800511e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005122:	3301      	adds	r3, #1
 8005124:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005128:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800512c:	6879      	ldr	r1, [r7, #4]
 800512e:	6809      	ldr	r1, [r1, #0]
 8005130:	4313      	orrs	r3, r2
 8005132:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	69da      	ldr	r2, [r3, #28]
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6a1b      	ldr	r3, [r3, #32]
 8005146:	431a      	orrs	r2, r3
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	430a      	orrs	r2, r1
 800514e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	689b      	ldr	r3, [r3, #8]
 8005156:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800515a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800515e:	687a      	ldr	r2, [r7, #4]
 8005160:	6911      	ldr	r1, [r2, #16]
 8005162:	687a      	ldr	r2, [r7, #4]
 8005164:	68d2      	ldr	r2, [r2, #12]
 8005166:	4311      	orrs	r1, r2
 8005168:	687a      	ldr	r2, [r7, #4]
 800516a:	6812      	ldr	r2, [r2, #0]
 800516c:	430b      	orrs	r3, r1
 800516e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	68db      	ldr	r3, [r3, #12]
 8005176:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	695a      	ldr	r2, [r3, #20]
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	699b      	ldr	r3, [r3, #24]
 8005182:	431a      	orrs	r2, r3
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	430a      	orrs	r2, r1
 800518a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	681a      	ldr	r2, [r3, #0]
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f042 0201 	orr.w	r2, r2, #1
 800519a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2200      	movs	r2, #0
 80051a0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2220      	movs	r2, #32
 80051a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	2200      	movs	r2, #0
 80051ae:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2200      	movs	r2, #0
 80051b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80051b8:	2300      	movs	r3, #0
}
 80051ba:	4618      	mov	r0, r3
 80051bc:	3710      	adds	r7, #16
 80051be:	46bd      	mov	sp, r7
 80051c0:	bd80      	pop	{r7, pc}
 80051c2:	bf00      	nop
 80051c4:	000186a0 	.word	0x000186a0
 80051c8:	001e847f 	.word	0x001e847f
 80051cc:	003d08ff 	.word	0x003d08ff
 80051d0:	431bde83 	.word	0x431bde83
 80051d4:	10624dd3 	.word	0x10624dd3

080051d8 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b082      	sub	sp, #8
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d101      	bne.n	80051ea <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80051e6:	2301      	movs	r3, #1
 80051e8:	e021      	b.n	800522e <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	2224      	movs	r2, #36	; 0x24
 80051ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	681a      	ldr	r2, [r3, #0]
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f022 0201 	bic.w	r2, r2, #1
 8005200:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8005202:	6878      	ldr	r0, [r7, #4]
 8005204:	f000 f821 	bl	800524a <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2200      	movs	r2, #0
 800520c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	2200      	movs	r2, #0
 8005212:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	2200      	movs	r2, #0
 800521a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2200      	movs	r2, #0
 8005220:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2200      	movs	r2, #0
 8005228:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800522c:	2300      	movs	r3, #0
}
 800522e:	4618      	mov	r0, r3
 8005230:	3708      	adds	r7, #8
 8005232:	46bd      	mov	sp, r7
 8005234:	bd80      	pop	{r7, pc}

08005236 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8005236:	b480      	push	{r7}
 8005238:	b083      	sub	sp, #12
 800523a:	af00      	add	r7, sp, #0
 800523c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 800523e:	bf00      	nop
 8005240:	370c      	adds	r7, #12
 8005242:	46bd      	mov	sp, r7
 8005244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005248:	4770      	bx	lr

0800524a <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 800524a:	b480      	push	{r7}
 800524c:	b083      	sub	sp, #12
 800524e:	af00      	add	r7, sp, #0
 8005250:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 8005252:	bf00      	nop
 8005254:	370c      	adds	r7, #12
 8005256:	46bd      	mov	sp, r7
 8005258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525c:	4770      	bx	lr
	...

08005260 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b088      	sub	sp, #32
 8005264:	af02      	add	r7, sp, #8
 8005266:	60f8      	str	r0, [r7, #12]
 8005268:	4608      	mov	r0, r1
 800526a:	4611      	mov	r1, r2
 800526c:	461a      	mov	r2, r3
 800526e:	4603      	mov	r3, r0
 8005270:	817b      	strh	r3, [r7, #10]
 8005272:	460b      	mov	r3, r1
 8005274:	813b      	strh	r3, [r7, #8]
 8005276:	4613      	mov	r3, r2
 8005278:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800527a:	f7fe fedb 	bl	8004034 <HAL_GetTick>
 800527e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005286:	b2db      	uxtb	r3, r3
 8005288:	2b20      	cmp	r3, #32
 800528a:	f040 80d9 	bne.w	8005440 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800528e:	697b      	ldr	r3, [r7, #20]
 8005290:	9300      	str	r3, [sp, #0]
 8005292:	2319      	movs	r3, #25
 8005294:	2201      	movs	r2, #1
 8005296:	496d      	ldr	r1, [pc, #436]	; (800544c <HAL_I2C_Mem_Write+0x1ec>)
 8005298:	68f8      	ldr	r0, [r7, #12]
 800529a:	f000 fc89 	bl	8005bb0 <I2C_WaitOnFlagUntilTimeout>
 800529e:	4603      	mov	r3, r0
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d001      	beq.n	80052a8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80052a4:	2302      	movs	r3, #2
 80052a6:	e0cc      	b.n	8005442 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052ae:	2b01      	cmp	r3, #1
 80052b0:	d101      	bne.n	80052b6 <HAL_I2C_Mem_Write+0x56>
 80052b2:	2302      	movs	r3, #2
 80052b4:	e0c5      	b.n	8005442 <HAL_I2C_Mem_Write+0x1e2>
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	2201      	movs	r2, #1
 80052ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f003 0301 	and.w	r3, r3, #1
 80052c8:	2b01      	cmp	r3, #1
 80052ca:	d007      	beq.n	80052dc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	681a      	ldr	r2, [r3, #0]
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f042 0201 	orr.w	r2, r2, #1
 80052da:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	681a      	ldr	r2, [r3, #0]
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80052ea:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	2221      	movs	r2, #33	; 0x21
 80052f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	2240      	movs	r2, #64	; 0x40
 80052f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	2200      	movs	r2, #0
 8005300:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	6a3a      	ldr	r2, [r7, #32]
 8005306:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800530c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005312:	b29a      	uxth	r2, r3
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	4a4d      	ldr	r2, [pc, #308]	; (8005450 <HAL_I2C_Mem_Write+0x1f0>)
 800531c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800531e:	88f8      	ldrh	r0, [r7, #6]
 8005320:	893a      	ldrh	r2, [r7, #8]
 8005322:	8979      	ldrh	r1, [r7, #10]
 8005324:	697b      	ldr	r3, [r7, #20]
 8005326:	9301      	str	r3, [sp, #4]
 8005328:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800532a:	9300      	str	r3, [sp, #0]
 800532c:	4603      	mov	r3, r0
 800532e:	68f8      	ldr	r0, [r7, #12]
 8005330:	f000 fac4 	bl	80058bc <I2C_RequestMemoryWrite>
 8005334:	4603      	mov	r3, r0
 8005336:	2b00      	cmp	r3, #0
 8005338:	d052      	beq.n	80053e0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800533a:	2301      	movs	r3, #1
 800533c:	e081      	b.n	8005442 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800533e:	697a      	ldr	r2, [r7, #20]
 8005340:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005342:	68f8      	ldr	r0, [r7, #12]
 8005344:	f000 fd0a 	bl	8005d5c <I2C_WaitOnTXEFlagUntilTimeout>
 8005348:	4603      	mov	r3, r0
 800534a:	2b00      	cmp	r3, #0
 800534c:	d00d      	beq.n	800536a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005352:	2b04      	cmp	r3, #4
 8005354:	d107      	bne.n	8005366 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	681a      	ldr	r2, [r3, #0]
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005364:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005366:	2301      	movs	r3, #1
 8005368:	e06b      	b.n	8005442 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800536e:	781a      	ldrb	r2, [r3, #0]
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800537a:	1c5a      	adds	r2, r3, #1
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005384:	3b01      	subs	r3, #1
 8005386:	b29a      	uxth	r2, r3
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005390:	b29b      	uxth	r3, r3
 8005392:	3b01      	subs	r3, #1
 8005394:	b29a      	uxth	r2, r3
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	695b      	ldr	r3, [r3, #20]
 80053a0:	f003 0304 	and.w	r3, r3, #4
 80053a4:	2b04      	cmp	r3, #4
 80053a6:	d11b      	bne.n	80053e0 <HAL_I2C_Mem_Write+0x180>
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d017      	beq.n	80053e0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053b4:	781a      	ldrb	r2, [r3, #0]
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053c0:	1c5a      	adds	r2, r3, #1
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053ca:	3b01      	subs	r3, #1
 80053cc:	b29a      	uxth	r2, r3
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053d6:	b29b      	uxth	r3, r3
 80053d8:	3b01      	subs	r3, #1
 80053da:	b29a      	uxth	r2, r3
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d1aa      	bne.n	800533e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80053e8:	697a      	ldr	r2, [r7, #20]
 80053ea:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80053ec:	68f8      	ldr	r0, [r7, #12]
 80053ee:	f000 fcf6 	bl	8005dde <I2C_WaitOnBTFFlagUntilTimeout>
 80053f2:	4603      	mov	r3, r0
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d00d      	beq.n	8005414 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053fc:	2b04      	cmp	r3, #4
 80053fe:	d107      	bne.n	8005410 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	681a      	ldr	r2, [r3, #0]
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800540e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005410:	2301      	movs	r3, #1
 8005412:	e016      	b.n	8005442 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	681a      	ldr	r2, [r3, #0]
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005422:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	2220      	movs	r2, #32
 8005428:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	2200      	movs	r2, #0
 8005430:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	2200      	movs	r2, #0
 8005438:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800543c:	2300      	movs	r3, #0
 800543e:	e000      	b.n	8005442 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005440:	2302      	movs	r3, #2
  }
}
 8005442:	4618      	mov	r0, r3
 8005444:	3718      	adds	r7, #24
 8005446:	46bd      	mov	sp, r7
 8005448:	bd80      	pop	{r7, pc}
 800544a:	bf00      	nop
 800544c:	00100002 	.word	0x00100002
 8005450:	ffff0000 	.word	0xffff0000

08005454 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005454:	b580      	push	{r7, lr}
 8005456:	b08c      	sub	sp, #48	; 0x30
 8005458:	af02      	add	r7, sp, #8
 800545a:	60f8      	str	r0, [r7, #12]
 800545c:	4608      	mov	r0, r1
 800545e:	4611      	mov	r1, r2
 8005460:	461a      	mov	r2, r3
 8005462:	4603      	mov	r3, r0
 8005464:	817b      	strh	r3, [r7, #10]
 8005466:	460b      	mov	r3, r1
 8005468:	813b      	strh	r3, [r7, #8]
 800546a:	4613      	mov	r3, r2
 800546c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800546e:	f7fe fde1 	bl	8004034 <HAL_GetTick>
 8005472:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800547a:	b2db      	uxtb	r3, r3
 800547c:	2b20      	cmp	r3, #32
 800547e:	f040 8208 	bne.w	8005892 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005484:	9300      	str	r3, [sp, #0]
 8005486:	2319      	movs	r3, #25
 8005488:	2201      	movs	r2, #1
 800548a:	497b      	ldr	r1, [pc, #492]	; (8005678 <HAL_I2C_Mem_Read+0x224>)
 800548c:	68f8      	ldr	r0, [r7, #12]
 800548e:	f000 fb8f 	bl	8005bb0 <I2C_WaitOnFlagUntilTimeout>
 8005492:	4603      	mov	r3, r0
 8005494:	2b00      	cmp	r3, #0
 8005496:	d001      	beq.n	800549c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005498:	2302      	movs	r3, #2
 800549a:	e1fb      	b.n	8005894 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80054a2:	2b01      	cmp	r3, #1
 80054a4:	d101      	bne.n	80054aa <HAL_I2C_Mem_Read+0x56>
 80054a6:	2302      	movs	r3, #2
 80054a8:	e1f4      	b.n	8005894 <HAL_I2C_Mem_Read+0x440>
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	2201      	movs	r2, #1
 80054ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f003 0301 	and.w	r3, r3, #1
 80054bc:	2b01      	cmp	r3, #1
 80054be:	d007      	beq.n	80054d0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	681a      	ldr	r2, [r3, #0]
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f042 0201 	orr.w	r2, r2, #1
 80054ce:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	681a      	ldr	r2, [r3, #0]
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80054de:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	2222      	movs	r2, #34	; 0x22
 80054e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	2240      	movs	r2, #64	; 0x40
 80054ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	2200      	movs	r2, #0
 80054f4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80054fa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8005500:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005506:	b29a      	uxth	r2, r3
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	4a5b      	ldr	r2, [pc, #364]	; (800567c <HAL_I2C_Mem_Read+0x228>)
 8005510:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005512:	88f8      	ldrh	r0, [r7, #6]
 8005514:	893a      	ldrh	r2, [r7, #8]
 8005516:	8979      	ldrh	r1, [r7, #10]
 8005518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800551a:	9301      	str	r3, [sp, #4]
 800551c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800551e:	9300      	str	r3, [sp, #0]
 8005520:	4603      	mov	r3, r0
 8005522:	68f8      	ldr	r0, [r7, #12]
 8005524:	f000 fa5e 	bl	80059e4 <I2C_RequestMemoryRead>
 8005528:	4603      	mov	r3, r0
 800552a:	2b00      	cmp	r3, #0
 800552c:	d001      	beq.n	8005532 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800552e:	2301      	movs	r3, #1
 8005530:	e1b0      	b.n	8005894 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005536:	2b00      	cmp	r3, #0
 8005538:	d113      	bne.n	8005562 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800553a:	2300      	movs	r3, #0
 800553c:	623b      	str	r3, [r7, #32]
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	695b      	ldr	r3, [r3, #20]
 8005544:	623b      	str	r3, [r7, #32]
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	699b      	ldr	r3, [r3, #24]
 800554c:	623b      	str	r3, [r7, #32]
 800554e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	681a      	ldr	r2, [r3, #0]
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800555e:	601a      	str	r2, [r3, #0]
 8005560:	e184      	b.n	800586c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005566:	2b01      	cmp	r3, #1
 8005568:	d11b      	bne.n	80055a2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	681a      	ldr	r2, [r3, #0]
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005578:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800557a:	2300      	movs	r3, #0
 800557c:	61fb      	str	r3, [r7, #28]
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	695b      	ldr	r3, [r3, #20]
 8005584:	61fb      	str	r3, [r7, #28]
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	699b      	ldr	r3, [r3, #24]
 800558c:	61fb      	str	r3, [r7, #28]
 800558e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	681a      	ldr	r2, [r3, #0]
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800559e:	601a      	str	r2, [r3, #0]
 80055a0:	e164      	b.n	800586c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055a6:	2b02      	cmp	r3, #2
 80055a8:	d11b      	bne.n	80055e2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	681a      	ldr	r2, [r3, #0]
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80055b8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	681a      	ldr	r2, [r3, #0]
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80055c8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80055ca:	2300      	movs	r3, #0
 80055cc:	61bb      	str	r3, [r7, #24]
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	695b      	ldr	r3, [r3, #20]
 80055d4:	61bb      	str	r3, [r7, #24]
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	699b      	ldr	r3, [r3, #24]
 80055dc:	61bb      	str	r3, [r7, #24]
 80055de:	69bb      	ldr	r3, [r7, #24]
 80055e0:	e144      	b.n	800586c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80055e2:	2300      	movs	r3, #0
 80055e4:	617b      	str	r3, [r7, #20]
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	695b      	ldr	r3, [r3, #20]
 80055ec:	617b      	str	r3, [r7, #20]
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	699b      	ldr	r3, [r3, #24]
 80055f4:	617b      	str	r3, [r7, #20]
 80055f6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80055f8:	e138      	b.n	800586c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055fe:	2b03      	cmp	r3, #3
 8005600:	f200 80f1 	bhi.w	80057e6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005608:	2b01      	cmp	r3, #1
 800560a:	d123      	bne.n	8005654 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800560c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800560e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005610:	68f8      	ldr	r0, [r7, #12]
 8005612:	f000 fc25 	bl	8005e60 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005616:	4603      	mov	r3, r0
 8005618:	2b00      	cmp	r3, #0
 800561a:	d001      	beq.n	8005620 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800561c:	2301      	movs	r3, #1
 800561e:	e139      	b.n	8005894 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	691a      	ldr	r2, [r3, #16]
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800562a:	b2d2      	uxtb	r2, r2
 800562c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005632:	1c5a      	adds	r2, r3, #1
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800563c:	3b01      	subs	r3, #1
 800563e:	b29a      	uxth	r2, r3
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005648:	b29b      	uxth	r3, r3
 800564a:	3b01      	subs	r3, #1
 800564c:	b29a      	uxth	r2, r3
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005652:	e10b      	b.n	800586c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005658:	2b02      	cmp	r3, #2
 800565a:	d14e      	bne.n	80056fa <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800565c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800565e:	9300      	str	r3, [sp, #0]
 8005660:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005662:	2200      	movs	r2, #0
 8005664:	4906      	ldr	r1, [pc, #24]	; (8005680 <HAL_I2C_Mem_Read+0x22c>)
 8005666:	68f8      	ldr	r0, [r7, #12]
 8005668:	f000 faa2 	bl	8005bb0 <I2C_WaitOnFlagUntilTimeout>
 800566c:	4603      	mov	r3, r0
 800566e:	2b00      	cmp	r3, #0
 8005670:	d008      	beq.n	8005684 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8005672:	2301      	movs	r3, #1
 8005674:	e10e      	b.n	8005894 <HAL_I2C_Mem_Read+0x440>
 8005676:	bf00      	nop
 8005678:	00100002 	.word	0x00100002
 800567c:	ffff0000 	.word	0xffff0000
 8005680:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	681a      	ldr	r2, [r3, #0]
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005692:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	691a      	ldr	r2, [r3, #16]
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800569e:	b2d2      	uxtb	r2, r2
 80056a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056a6:	1c5a      	adds	r2, r3, #1
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056b0:	3b01      	subs	r3, #1
 80056b2:	b29a      	uxth	r2, r3
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056bc:	b29b      	uxth	r3, r3
 80056be:	3b01      	subs	r3, #1
 80056c0:	b29a      	uxth	r2, r3
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	691a      	ldr	r2, [r3, #16]
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056d0:	b2d2      	uxtb	r2, r2
 80056d2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056d8:	1c5a      	adds	r2, r3, #1
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056e2:	3b01      	subs	r3, #1
 80056e4:	b29a      	uxth	r2, r3
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056ee:	b29b      	uxth	r3, r3
 80056f0:	3b01      	subs	r3, #1
 80056f2:	b29a      	uxth	r2, r3
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80056f8:	e0b8      	b.n	800586c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80056fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056fc:	9300      	str	r3, [sp, #0]
 80056fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005700:	2200      	movs	r2, #0
 8005702:	4966      	ldr	r1, [pc, #408]	; (800589c <HAL_I2C_Mem_Read+0x448>)
 8005704:	68f8      	ldr	r0, [r7, #12]
 8005706:	f000 fa53 	bl	8005bb0 <I2C_WaitOnFlagUntilTimeout>
 800570a:	4603      	mov	r3, r0
 800570c:	2b00      	cmp	r3, #0
 800570e:	d001      	beq.n	8005714 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005710:	2301      	movs	r3, #1
 8005712:	e0bf      	b.n	8005894 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	681a      	ldr	r2, [r3, #0]
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005722:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	691a      	ldr	r2, [r3, #16]
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800572e:	b2d2      	uxtb	r2, r2
 8005730:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005736:	1c5a      	adds	r2, r3, #1
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005740:	3b01      	subs	r3, #1
 8005742:	b29a      	uxth	r2, r3
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800574c:	b29b      	uxth	r3, r3
 800574e:	3b01      	subs	r3, #1
 8005750:	b29a      	uxth	r2, r3
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005758:	9300      	str	r3, [sp, #0]
 800575a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800575c:	2200      	movs	r2, #0
 800575e:	494f      	ldr	r1, [pc, #316]	; (800589c <HAL_I2C_Mem_Read+0x448>)
 8005760:	68f8      	ldr	r0, [r7, #12]
 8005762:	f000 fa25 	bl	8005bb0 <I2C_WaitOnFlagUntilTimeout>
 8005766:	4603      	mov	r3, r0
 8005768:	2b00      	cmp	r3, #0
 800576a:	d001      	beq.n	8005770 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800576c:	2301      	movs	r3, #1
 800576e:	e091      	b.n	8005894 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	681a      	ldr	r2, [r3, #0]
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800577e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	691a      	ldr	r2, [r3, #16]
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800578a:	b2d2      	uxtb	r2, r2
 800578c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005792:	1c5a      	adds	r2, r3, #1
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800579c:	3b01      	subs	r3, #1
 800579e:	b29a      	uxth	r2, r3
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057a8:	b29b      	uxth	r3, r3
 80057aa:	3b01      	subs	r3, #1
 80057ac:	b29a      	uxth	r2, r3
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	691a      	ldr	r2, [r3, #16]
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057bc:	b2d2      	uxtb	r2, r2
 80057be:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057c4:	1c5a      	adds	r2, r3, #1
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057ce:	3b01      	subs	r3, #1
 80057d0:	b29a      	uxth	r2, r3
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057da:	b29b      	uxth	r3, r3
 80057dc:	3b01      	subs	r3, #1
 80057de:	b29a      	uxth	r2, r3
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80057e4:	e042      	b.n	800586c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80057e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80057e8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80057ea:	68f8      	ldr	r0, [r7, #12]
 80057ec:	f000 fb38 	bl	8005e60 <I2C_WaitOnRXNEFlagUntilTimeout>
 80057f0:	4603      	mov	r3, r0
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d001      	beq.n	80057fa <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80057f6:	2301      	movs	r3, #1
 80057f8:	e04c      	b.n	8005894 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	691a      	ldr	r2, [r3, #16]
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005804:	b2d2      	uxtb	r2, r2
 8005806:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800580c:	1c5a      	adds	r2, r3, #1
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005816:	3b01      	subs	r3, #1
 8005818:	b29a      	uxth	r2, r3
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005822:	b29b      	uxth	r3, r3
 8005824:	3b01      	subs	r3, #1
 8005826:	b29a      	uxth	r2, r3
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	695b      	ldr	r3, [r3, #20]
 8005832:	f003 0304 	and.w	r3, r3, #4
 8005836:	2b04      	cmp	r3, #4
 8005838:	d118      	bne.n	800586c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	691a      	ldr	r2, [r3, #16]
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005844:	b2d2      	uxtb	r2, r2
 8005846:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800584c:	1c5a      	adds	r2, r3, #1
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005856:	3b01      	subs	r3, #1
 8005858:	b29a      	uxth	r2, r3
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005862:	b29b      	uxth	r3, r3
 8005864:	3b01      	subs	r3, #1
 8005866:	b29a      	uxth	r2, r3
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005870:	2b00      	cmp	r3, #0
 8005872:	f47f aec2 	bne.w	80055fa <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	2220      	movs	r2, #32
 800587a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	2200      	movs	r2, #0
 8005882:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	2200      	movs	r2, #0
 800588a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800588e:	2300      	movs	r3, #0
 8005890:	e000      	b.n	8005894 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8005892:	2302      	movs	r3, #2
  }
}
 8005894:	4618      	mov	r0, r3
 8005896:	3728      	adds	r7, #40	; 0x28
 8005898:	46bd      	mov	sp, r7
 800589a:	bd80      	pop	{r7, pc}
 800589c:	00010004 	.word	0x00010004

080058a0 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80058a0:	b480      	push	{r7}
 80058a2:	b083      	sub	sp, #12
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058ae:	b2db      	uxtb	r3, r3
}
 80058b0:	4618      	mov	r0, r3
 80058b2:	370c      	adds	r7, #12
 80058b4:	46bd      	mov	sp, r7
 80058b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ba:	4770      	bx	lr

080058bc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b088      	sub	sp, #32
 80058c0:	af02      	add	r7, sp, #8
 80058c2:	60f8      	str	r0, [r7, #12]
 80058c4:	4608      	mov	r0, r1
 80058c6:	4611      	mov	r1, r2
 80058c8:	461a      	mov	r2, r3
 80058ca:	4603      	mov	r3, r0
 80058cc:	817b      	strh	r3, [r7, #10]
 80058ce:	460b      	mov	r3, r1
 80058d0:	813b      	strh	r3, [r7, #8]
 80058d2:	4613      	mov	r3, r2
 80058d4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	681a      	ldr	r2, [r3, #0]
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80058e4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80058e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058e8:	9300      	str	r3, [sp, #0]
 80058ea:	6a3b      	ldr	r3, [r7, #32]
 80058ec:	2200      	movs	r2, #0
 80058ee:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80058f2:	68f8      	ldr	r0, [r7, #12]
 80058f4:	f000 f95c 	bl	8005bb0 <I2C_WaitOnFlagUntilTimeout>
 80058f8:	4603      	mov	r3, r0
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d00c      	beq.n	8005918 <I2C_RequestMemoryWrite+0x5c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005908:	2b00      	cmp	r3, #0
 800590a:	d003      	beq.n	8005914 <I2C_RequestMemoryWrite+0x58>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005912:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005914:	2303      	movs	r3, #3
 8005916:	e05f      	b.n	80059d8 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005918:	897b      	ldrh	r3, [r7, #10]
 800591a:	b2db      	uxtb	r3, r3
 800591c:	461a      	mov	r2, r3
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005926:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005928:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800592a:	6a3a      	ldr	r2, [r7, #32]
 800592c:	492c      	ldr	r1, [pc, #176]	; (80059e0 <I2C_RequestMemoryWrite+0x124>)
 800592e:	68f8      	ldr	r0, [r7, #12]
 8005930:	f000 f995 	bl	8005c5e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005934:	4603      	mov	r3, r0
 8005936:	2b00      	cmp	r3, #0
 8005938:	d001      	beq.n	800593e <I2C_RequestMemoryWrite+0x82>
  {
    return HAL_ERROR;
 800593a:	2301      	movs	r3, #1
 800593c:	e04c      	b.n	80059d8 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800593e:	2300      	movs	r3, #0
 8005940:	617b      	str	r3, [r7, #20]
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	695b      	ldr	r3, [r3, #20]
 8005948:	617b      	str	r3, [r7, #20]
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	699b      	ldr	r3, [r3, #24]
 8005950:	617b      	str	r3, [r7, #20]
 8005952:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005954:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005956:	6a39      	ldr	r1, [r7, #32]
 8005958:	68f8      	ldr	r0, [r7, #12]
 800595a:	f000 f9ff 	bl	8005d5c <I2C_WaitOnTXEFlagUntilTimeout>
 800595e:	4603      	mov	r3, r0
 8005960:	2b00      	cmp	r3, #0
 8005962:	d00d      	beq.n	8005980 <I2C_RequestMemoryWrite+0xc4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005968:	2b04      	cmp	r3, #4
 800596a:	d107      	bne.n	800597c <I2C_RequestMemoryWrite+0xc0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	681a      	ldr	r2, [r3, #0]
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800597a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800597c:	2301      	movs	r3, #1
 800597e:	e02b      	b.n	80059d8 <I2C_RequestMemoryWrite+0x11c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005980:	88fb      	ldrh	r3, [r7, #6]
 8005982:	2b01      	cmp	r3, #1
 8005984:	d105      	bne.n	8005992 <I2C_RequestMemoryWrite+0xd6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005986:	893b      	ldrh	r3, [r7, #8]
 8005988:	b2da      	uxtb	r2, r3
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	611a      	str	r2, [r3, #16]
 8005990:	e021      	b.n	80059d6 <I2C_RequestMemoryWrite+0x11a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005992:	893b      	ldrh	r3, [r7, #8]
 8005994:	0a1b      	lsrs	r3, r3, #8
 8005996:	b29b      	uxth	r3, r3
 8005998:	b2da      	uxtb	r2, r3
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80059a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059a2:	6a39      	ldr	r1, [r7, #32]
 80059a4:	68f8      	ldr	r0, [r7, #12]
 80059a6:	f000 f9d9 	bl	8005d5c <I2C_WaitOnTXEFlagUntilTimeout>
 80059aa:	4603      	mov	r3, r0
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d00d      	beq.n	80059cc <I2C_RequestMemoryWrite+0x110>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059b4:	2b04      	cmp	r3, #4
 80059b6:	d107      	bne.n	80059c8 <I2C_RequestMemoryWrite+0x10c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	681a      	ldr	r2, [r3, #0]
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059c6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80059c8:	2301      	movs	r3, #1
 80059ca:	e005      	b.n	80059d8 <I2C_RequestMemoryWrite+0x11c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80059cc:	893b      	ldrh	r3, [r7, #8]
 80059ce:	b2da      	uxtb	r2, r3
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80059d6:	2300      	movs	r3, #0
}
 80059d8:	4618      	mov	r0, r3
 80059da:	3718      	adds	r7, #24
 80059dc:	46bd      	mov	sp, r7
 80059de:	bd80      	pop	{r7, pc}
 80059e0:	00010002 	.word	0x00010002

080059e4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b088      	sub	sp, #32
 80059e8:	af02      	add	r7, sp, #8
 80059ea:	60f8      	str	r0, [r7, #12]
 80059ec:	4608      	mov	r0, r1
 80059ee:	4611      	mov	r1, r2
 80059f0:	461a      	mov	r2, r3
 80059f2:	4603      	mov	r3, r0
 80059f4:	817b      	strh	r3, [r7, #10]
 80059f6:	460b      	mov	r3, r1
 80059f8:	813b      	strh	r3, [r7, #8]
 80059fa:	4613      	mov	r3, r2
 80059fc:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	681a      	ldr	r2, [r3, #0]
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005a0c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	681a      	ldr	r2, [r3, #0]
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005a1c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a20:	9300      	str	r3, [sp, #0]
 8005a22:	6a3b      	ldr	r3, [r7, #32]
 8005a24:	2200      	movs	r2, #0
 8005a26:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005a2a:	68f8      	ldr	r0, [r7, #12]
 8005a2c:	f000 f8c0 	bl	8005bb0 <I2C_WaitOnFlagUntilTimeout>
 8005a30:	4603      	mov	r3, r0
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d00c      	beq.n	8005a50 <I2C_RequestMemoryRead+0x6c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d003      	beq.n	8005a4c <I2C_RequestMemoryRead+0x68>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005a4a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005a4c:	2303      	movs	r3, #3
 8005a4e:	e0a9      	b.n	8005ba4 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005a50:	897b      	ldrh	r3, [r7, #10]
 8005a52:	b2db      	uxtb	r3, r3
 8005a54:	461a      	mov	r2, r3
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005a5e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005a60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a62:	6a3a      	ldr	r2, [r7, #32]
 8005a64:	4951      	ldr	r1, [pc, #324]	; (8005bac <I2C_RequestMemoryRead+0x1c8>)
 8005a66:	68f8      	ldr	r0, [r7, #12]
 8005a68:	f000 f8f9 	bl	8005c5e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005a6c:	4603      	mov	r3, r0
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d001      	beq.n	8005a76 <I2C_RequestMemoryRead+0x92>
  {
    return HAL_ERROR;
 8005a72:	2301      	movs	r3, #1
 8005a74:	e096      	b.n	8005ba4 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a76:	2300      	movs	r3, #0
 8005a78:	617b      	str	r3, [r7, #20]
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	695b      	ldr	r3, [r3, #20]
 8005a80:	617b      	str	r3, [r7, #20]
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	699b      	ldr	r3, [r3, #24]
 8005a88:	617b      	str	r3, [r7, #20]
 8005a8a:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005a8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a8e:	6a39      	ldr	r1, [r7, #32]
 8005a90:	68f8      	ldr	r0, [r7, #12]
 8005a92:	f000 f963 	bl	8005d5c <I2C_WaitOnTXEFlagUntilTimeout>
 8005a96:	4603      	mov	r3, r0
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d00d      	beq.n	8005ab8 <I2C_RequestMemoryRead+0xd4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aa0:	2b04      	cmp	r3, #4
 8005aa2:	d107      	bne.n	8005ab4 <I2C_RequestMemoryRead+0xd0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	681a      	ldr	r2, [r3, #0]
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ab2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005ab4:	2301      	movs	r3, #1
 8005ab6:	e075      	b.n	8005ba4 <I2C_RequestMemoryRead+0x1c0>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005ab8:	88fb      	ldrh	r3, [r7, #6]
 8005aba:	2b01      	cmp	r3, #1
 8005abc:	d105      	bne.n	8005aca <I2C_RequestMemoryRead+0xe6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005abe:	893b      	ldrh	r3, [r7, #8]
 8005ac0:	b2da      	uxtb	r2, r3
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	611a      	str	r2, [r3, #16]
 8005ac8:	e021      	b.n	8005b0e <I2C_RequestMemoryRead+0x12a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005aca:	893b      	ldrh	r3, [r7, #8]
 8005acc:	0a1b      	lsrs	r3, r3, #8
 8005ace:	b29b      	uxth	r3, r3
 8005ad0:	b2da      	uxtb	r2, r3
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005ad8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ada:	6a39      	ldr	r1, [r7, #32]
 8005adc:	68f8      	ldr	r0, [r7, #12]
 8005ade:	f000 f93d 	bl	8005d5c <I2C_WaitOnTXEFlagUntilTimeout>
 8005ae2:	4603      	mov	r3, r0
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d00d      	beq.n	8005b04 <I2C_RequestMemoryRead+0x120>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aec:	2b04      	cmp	r3, #4
 8005aee:	d107      	bne.n	8005b00 <I2C_RequestMemoryRead+0x11c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	681a      	ldr	r2, [r3, #0]
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005afe:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005b00:	2301      	movs	r3, #1
 8005b02:	e04f      	b.n	8005ba4 <I2C_RequestMemoryRead+0x1c0>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005b04:	893b      	ldrh	r3, [r7, #8]
 8005b06:	b2da      	uxtb	r2, r3
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005b0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b10:	6a39      	ldr	r1, [r7, #32]
 8005b12:	68f8      	ldr	r0, [r7, #12]
 8005b14:	f000 f922 	bl	8005d5c <I2C_WaitOnTXEFlagUntilTimeout>
 8005b18:	4603      	mov	r3, r0
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d00d      	beq.n	8005b3a <I2C_RequestMemoryRead+0x156>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b22:	2b04      	cmp	r3, #4
 8005b24:	d107      	bne.n	8005b36 <I2C_RequestMemoryRead+0x152>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	681a      	ldr	r2, [r3, #0]
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b34:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005b36:	2301      	movs	r3, #1
 8005b38:	e034      	b.n	8005ba4 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	681a      	ldr	r2, [r3, #0]
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005b48:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b4c:	9300      	str	r3, [sp, #0]
 8005b4e:	6a3b      	ldr	r3, [r7, #32]
 8005b50:	2200      	movs	r2, #0
 8005b52:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005b56:	68f8      	ldr	r0, [r7, #12]
 8005b58:	f000 f82a 	bl	8005bb0 <I2C_WaitOnFlagUntilTimeout>
 8005b5c:	4603      	mov	r3, r0
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d00c      	beq.n	8005b7c <I2C_RequestMemoryRead+0x198>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d003      	beq.n	8005b78 <I2C_RequestMemoryRead+0x194>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005b76:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005b78:	2303      	movs	r3, #3
 8005b7a:	e013      	b.n	8005ba4 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005b7c:	897b      	ldrh	r3, [r7, #10]
 8005b7e:	b2db      	uxtb	r3, r3
 8005b80:	f043 0301 	orr.w	r3, r3, #1
 8005b84:	b2da      	uxtb	r2, r3
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005b8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b8e:	6a3a      	ldr	r2, [r7, #32]
 8005b90:	4906      	ldr	r1, [pc, #24]	; (8005bac <I2C_RequestMemoryRead+0x1c8>)
 8005b92:	68f8      	ldr	r0, [r7, #12]
 8005b94:	f000 f863 	bl	8005c5e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005b98:	4603      	mov	r3, r0
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d001      	beq.n	8005ba2 <I2C_RequestMemoryRead+0x1be>
  {
    return HAL_ERROR;
 8005b9e:	2301      	movs	r3, #1
 8005ba0:	e000      	b.n	8005ba4 <I2C_RequestMemoryRead+0x1c0>
  }

  return HAL_OK;
 8005ba2:	2300      	movs	r3, #0
}
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	3718      	adds	r7, #24
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	bd80      	pop	{r7, pc}
 8005bac:	00010002 	.word	0x00010002

08005bb0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b084      	sub	sp, #16
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	60f8      	str	r0, [r7, #12]
 8005bb8:	60b9      	str	r1, [r7, #8]
 8005bba:	603b      	str	r3, [r7, #0]
 8005bbc:	4613      	mov	r3, r2
 8005bbe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005bc0:	e025      	b.n	8005c0e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005bc2:	683b      	ldr	r3, [r7, #0]
 8005bc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bc8:	d021      	beq.n	8005c0e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bca:	f7fe fa33 	bl	8004034 <HAL_GetTick>
 8005bce:	4602      	mov	r2, r0
 8005bd0:	69bb      	ldr	r3, [r7, #24]
 8005bd2:	1ad3      	subs	r3, r2, r3
 8005bd4:	683a      	ldr	r2, [r7, #0]
 8005bd6:	429a      	cmp	r2, r3
 8005bd8:	d302      	bcc.n	8005be0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d116      	bne.n	8005c0e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	2200      	movs	r2, #0
 8005be4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	2220      	movs	r2, #32
 8005bea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bfa:	f043 0220 	orr.w	r2, r3, #32
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	2200      	movs	r2, #0
 8005c06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005c0a:	2301      	movs	r3, #1
 8005c0c:	e023      	b.n	8005c56 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005c0e:	68bb      	ldr	r3, [r7, #8]
 8005c10:	0c1b      	lsrs	r3, r3, #16
 8005c12:	b2db      	uxtb	r3, r3
 8005c14:	2b01      	cmp	r3, #1
 8005c16:	d10d      	bne.n	8005c34 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	695b      	ldr	r3, [r3, #20]
 8005c1e:	43da      	mvns	r2, r3
 8005c20:	68bb      	ldr	r3, [r7, #8]
 8005c22:	4013      	ands	r3, r2
 8005c24:	b29b      	uxth	r3, r3
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	bf0c      	ite	eq
 8005c2a:	2301      	moveq	r3, #1
 8005c2c:	2300      	movne	r3, #0
 8005c2e:	b2db      	uxtb	r3, r3
 8005c30:	461a      	mov	r2, r3
 8005c32:	e00c      	b.n	8005c4e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	699b      	ldr	r3, [r3, #24]
 8005c3a:	43da      	mvns	r2, r3
 8005c3c:	68bb      	ldr	r3, [r7, #8]
 8005c3e:	4013      	ands	r3, r2
 8005c40:	b29b      	uxth	r3, r3
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	bf0c      	ite	eq
 8005c46:	2301      	moveq	r3, #1
 8005c48:	2300      	movne	r3, #0
 8005c4a:	b2db      	uxtb	r3, r3
 8005c4c:	461a      	mov	r2, r3
 8005c4e:	79fb      	ldrb	r3, [r7, #7]
 8005c50:	429a      	cmp	r2, r3
 8005c52:	d0b6      	beq.n	8005bc2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005c54:	2300      	movs	r3, #0
}
 8005c56:	4618      	mov	r0, r3
 8005c58:	3710      	adds	r7, #16
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	bd80      	pop	{r7, pc}

08005c5e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005c5e:	b580      	push	{r7, lr}
 8005c60:	b084      	sub	sp, #16
 8005c62:	af00      	add	r7, sp, #0
 8005c64:	60f8      	str	r0, [r7, #12]
 8005c66:	60b9      	str	r1, [r7, #8]
 8005c68:	607a      	str	r2, [r7, #4]
 8005c6a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005c6c:	e051      	b.n	8005d12 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	695b      	ldr	r3, [r3, #20]
 8005c74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c7c:	d123      	bne.n	8005cc6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	681a      	ldr	r2, [r3, #0]
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c8c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005c96:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	2220      	movs	r2, #32
 8005ca2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	2200      	movs	r2, #0
 8005caa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cb2:	f043 0204 	orr.w	r2, r3, #4
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005cc2:	2301      	movs	r3, #1
 8005cc4:	e046      	b.n	8005d54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ccc:	d021      	beq.n	8005d12 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005cce:	f7fe f9b1 	bl	8004034 <HAL_GetTick>
 8005cd2:	4602      	mov	r2, r0
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	1ad3      	subs	r3, r2, r3
 8005cd8:	687a      	ldr	r2, [r7, #4]
 8005cda:	429a      	cmp	r2, r3
 8005cdc:	d302      	bcc.n	8005ce4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d116      	bne.n	8005d12 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	2220      	movs	r2, #32
 8005cee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cfe:	f043 0220 	orr.w	r2, r3, #32
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	2200      	movs	r2, #0
 8005d0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005d0e:	2301      	movs	r3, #1
 8005d10:	e020      	b.n	8005d54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005d12:	68bb      	ldr	r3, [r7, #8]
 8005d14:	0c1b      	lsrs	r3, r3, #16
 8005d16:	b2db      	uxtb	r3, r3
 8005d18:	2b01      	cmp	r3, #1
 8005d1a:	d10c      	bne.n	8005d36 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	695b      	ldr	r3, [r3, #20]
 8005d22:	43da      	mvns	r2, r3
 8005d24:	68bb      	ldr	r3, [r7, #8]
 8005d26:	4013      	ands	r3, r2
 8005d28:	b29b      	uxth	r3, r3
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	bf14      	ite	ne
 8005d2e:	2301      	movne	r3, #1
 8005d30:	2300      	moveq	r3, #0
 8005d32:	b2db      	uxtb	r3, r3
 8005d34:	e00b      	b.n	8005d4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	699b      	ldr	r3, [r3, #24]
 8005d3c:	43da      	mvns	r2, r3
 8005d3e:	68bb      	ldr	r3, [r7, #8]
 8005d40:	4013      	ands	r3, r2
 8005d42:	b29b      	uxth	r3, r3
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	bf14      	ite	ne
 8005d48:	2301      	movne	r3, #1
 8005d4a:	2300      	moveq	r3, #0
 8005d4c:	b2db      	uxtb	r3, r3
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d18d      	bne.n	8005c6e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005d52:	2300      	movs	r3, #0
}
 8005d54:	4618      	mov	r0, r3
 8005d56:	3710      	adds	r7, #16
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	bd80      	pop	{r7, pc}

08005d5c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b084      	sub	sp, #16
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	60f8      	str	r0, [r7, #12]
 8005d64:	60b9      	str	r1, [r7, #8]
 8005d66:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005d68:	e02d      	b.n	8005dc6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005d6a:	68f8      	ldr	r0, [r7, #12]
 8005d6c:	f000 f8ce 	bl	8005f0c <I2C_IsAcknowledgeFailed>
 8005d70:	4603      	mov	r3, r0
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d001      	beq.n	8005d7a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005d76:	2301      	movs	r3, #1
 8005d78:	e02d      	b.n	8005dd6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d7a:	68bb      	ldr	r3, [r7, #8]
 8005d7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d80:	d021      	beq.n	8005dc6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d82:	f7fe f957 	bl	8004034 <HAL_GetTick>
 8005d86:	4602      	mov	r2, r0
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	1ad3      	subs	r3, r2, r3
 8005d8c:	68ba      	ldr	r2, [r7, #8]
 8005d8e:	429a      	cmp	r2, r3
 8005d90:	d302      	bcc.n	8005d98 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005d92:	68bb      	ldr	r3, [r7, #8]
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d116      	bne.n	8005dc6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	2220      	movs	r2, #32
 8005da2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	2200      	movs	r2, #0
 8005daa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005db2:	f043 0220 	orr.w	r2, r3, #32
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005dc2:	2301      	movs	r3, #1
 8005dc4:	e007      	b.n	8005dd6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	695b      	ldr	r3, [r3, #20]
 8005dcc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005dd0:	2b80      	cmp	r3, #128	; 0x80
 8005dd2:	d1ca      	bne.n	8005d6a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005dd4:	2300      	movs	r3, #0
}
 8005dd6:	4618      	mov	r0, r3
 8005dd8:	3710      	adds	r7, #16
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	bd80      	pop	{r7, pc}

08005dde <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005dde:	b580      	push	{r7, lr}
 8005de0:	b084      	sub	sp, #16
 8005de2:	af00      	add	r7, sp, #0
 8005de4:	60f8      	str	r0, [r7, #12]
 8005de6:	60b9      	str	r1, [r7, #8]
 8005de8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005dea:	e02d      	b.n	8005e48 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005dec:	68f8      	ldr	r0, [r7, #12]
 8005dee:	f000 f88d 	bl	8005f0c <I2C_IsAcknowledgeFailed>
 8005df2:	4603      	mov	r3, r0
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d001      	beq.n	8005dfc <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005df8:	2301      	movs	r3, #1
 8005dfa:	e02d      	b.n	8005e58 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005dfc:	68bb      	ldr	r3, [r7, #8]
 8005dfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e02:	d021      	beq.n	8005e48 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e04:	f7fe f916 	bl	8004034 <HAL_GetTick>
 8005e08:	4602      	mov	r2, r0
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	1ad3      	subs	r3, r2, r3
 8005e0e:	68ba      	ldr	r2, [r7, #8]
 8005e10:	429a      	cmp	r2, r3
 8005e12:	d302      	bcc.n	8005e1a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005e14:	68bb      	ldr	r3, [r7, #8]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d116      	bne.n	8005e48 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	2220      	movs	r2, #32
 8005e24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e34:	f043 0220 	orr.w	r2, r3, #32
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	2200      	movs	r2, #0
 8005e40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005e44:	2301      	movs	r3, #1
 8005e46:	e007      	b.n	8005e58 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	695b      	ldr	r3, [r3, #20]
 8005e4e:	f003 0304 	and.w	r3, r3, #4
 8005e52:	2b04      	cmp	r3, #4
 8005e54:	d1ca      	bne.n	8005dec <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005e56:	2300      	movs	r3, #0
}
 8005e58:	4618      	mov	r0, r3
 8005e5a:	3710      	adds	r7, #16
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	bd80      	pop	{r7, pc}

08005e60 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b084      	sub	sp, #16
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	60f8      	str	r0, [r7, #12]
 8005e68:	60b9      	str	r1, [r7, #8]
 8005e6a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005e6c:	e042      	b.n	8005ef4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	695b      	ldr	r3, [r3, #20]
 8005e74:	f003 0310 	and.w	r3, r3, #16
 8005e78:	2b10      	cmp	r3, #16
 8005e7a:	d119      	bne.n	8005eb0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	f06f 0210 	mvn.w	r2, #16
 8005e84:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	2200      	movs	r2, #0
 8005e8a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	2220      	movs	r2, #32
 8005e90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	2200      	movs	r2, #0
 8005e98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005eac:	2301      	movs	r3, #1
 8005eae:	e029      	b.n	8005f04 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005eb0:	f7fe f8c0 	bl	8004034 <HAL_GetTick>
 8005eb4:	4602      	mov	r2, r0
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	1ad3      	subs	r3, r2, r3
 8005eba:	68ba      	ldr	r2, [r7, #8]
 8005ebc:	429a      	cmp	r2, r3
 8005ebe:	d302      	bcc.n	8005ec6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005ec0:	68bb      	ldr	r3, [r7, #8]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d116      	bne.n	8005ef4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	2200      	movs	r2, #0
 8005eca:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	2220      	movs	r2, #32
 8005ed0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ee0:	f043 0220 	orr.w	r2, r3, #32
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	2200      	movs	r2, #0
 8005eec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005ef0:	2301      	movs	r3, #1
 8005ef2:	e007      	b.n	8005f04 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	695b      	ldr	r3, [r3, #20]
 8005efa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005efe:	2b40      	cmp	r3, #64	; 0x40
 8005f00:	d1b5      	bne.n	8005e6e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005f02:	2300      	movs	r3, #0
}
 8005f04:	4618      	mov	r0, r3
 8005f06:	3710      	adds	r7, #16
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	bd80      	pop	{r7, pc}

08005f0c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005f0c:	b480      	push	{r7}
 8005f0e:	b083      	sub	sp, #12
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	695b      	ldr	r3, [r3, #20]
 8005f1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f22:	d11b      	bne.n	8005f5c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005f2c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2200      	movs	r2, #0
 8005f32:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2220      	movs	r2, #32
 8005f38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2200      	movs	r2, #0
 8005f40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f48:	f043 0204 	orr.w	r2, r3, #4
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2200      	movs	r2, #0
 8005f54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005f58:	2301      	movs	r3, #1
 8005f5a:	e000      	b.n	8005f5e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005f5c:	2300      	movs	r3, #0
}
 8005f5e:	4618      	mov	r0, r3
 8005f60:	370c      	adds	r7, #12
 8005f62:	46bd      	mov	sp, r7
 8005f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f68:	4770      	bx	lr
	...

08005f6c <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8005f6c:	b580      	push	{r7, lr}
 8005f6e:	b084      	sub	sp, #16
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d101      	bne.n	8005f7e <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8005f7a:	2301      	movs	r3, #1
 8005f7c:	e0bf      	b.n	80060fe <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8005f84:	b2db      	uxtb	r3, r3
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d106      	bne.n	8005f98 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8005f92:	6878      	ldr	r0, [r7, #4]
 8005f94:	f000 f8ba 	bl	800610c <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	2202      	movs	r2, #2
 8005f9c:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	699a      	ldr	r2, [r3, #24]
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8005fae:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	6999      	ldr	r1, [r3, #24]
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	685a      	ldr	r2, [r3, #4]
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	689b      	ldr	r3, [r3, #8]
 8005fbe:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005fc4:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	691b      	ldr	r3, [r3, #16]
 8005fca:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	430a      	orrs	r2, r1
 8005fd2:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	6899      	ldr	r1, [r3, #8]
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681a      	ldr	r2, [r3, #0]
 8005fde:	4b4a      	ldr	r3, [pc, #296]	; (8006108 <HAL_LTDC_Init+0x19c>)
 8005fe0:	400b      	ands	r3, r1
 8005fe2:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	695b      	ldr	r3, [r3, #20]
 8005fe8:	041b      	lsls	r3, r3, #16
 8005fea:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	6899      	ldr	r1, [r3, #8]
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	699a      	ldr	r2, [r3, #24]
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	431a      	orrs	r2, r3
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	430a      	orrs	r2, r1
 8006000:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	68d9      	ldr	r1, [r3, #12]
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681a      	ldr	r2, [r3, #0]
 800600c:	4b3e      	ldr	r3, [pc, #248]	; (8006108 <HAL_LTDC_Init+0x19c>)
 800600e:	400b      	ands	r3, r1
 8006010:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	69db      	ldr	r3, [r3, #28]
 8006016:	041b      	lsls	r3, r3, #16
 8006018:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	68d9      	ldr	r1, [r3, #12]
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	6a1a      	ldr	r2, [r3, #32]
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	431a      	orrs	r2, r3
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	430a      	orrs	r2, r1
 800602e:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	6919      	ldr	r1, [r3, #16]
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681a      	ldr	r2, [r3, #0]
 800603a:	4b33      	ldr	r3, [pc, #204]	; (8006108 <HAL_LTDC_Init+0x19c>)
 800603c:	400b      	ands	r3, r1
 800603e:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006044:	041b      	lsls	r3, r3, #16
 8006046:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	6919      	ldr	r1, [r3, #16]
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	431a      	orrs	r2, r3
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	430a      	orrs	r2, r1
 800605c:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	6959      	ldr	r1, [r3, #20]
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681a      	ldr	r2, [r3, #0]
 8006068:	4b27      	ldr	r3, [pc, #156]	; (8006108 <HAL_LTDC_Init+0x19c>)
 800606a:	400b      	ands	r3, r1
 800606c:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006072:	041b      	lsls	r3, r3, #16
 8006074:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	6959      	ldr	r1, [r3, #20]
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	431a      	orrs	r2, r3
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	430a      	orrs	r2, r1
 800608a:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006092:	021b      	lsls	r3, r3, #8
 8006094:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800609c:	041b      	lsls	r3, r3, #16
 800609e:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 80060ae:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80060b6:	68ba      	ldr	r2, [r7, #8]
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	4313      	orrs	r3, r2
 80060bc:	687a      	ldr	r2, [r7, #4]
 80060be:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 80060c2:	431a      	orrs	r2, r3
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	430a      	orrs	r2, r1
 80060ca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	f042 0206 	orr.w	r2, r2, #6
 80060da:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	699a      	ldr	r2, [r3, #24]
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f042 0201 	orr.w	r2, r2, #1
 80060ea:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2200      	movs	r2, #0
 80060f0:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	2201      	movs	r2, #1
 80060f8:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 80060fc:	2300      	movs	r3, #0
}
 80060fe:	4618      	mov	r0, r3
 8006100:	3710      	adds	r7, #16
 8006102:	46bd      	mov	sp, r7
 8006104:	bd80      	pop	{r7, pc}
 8006106:	bf00      	nop
 8006108:	f000f800 	.word	0xf000f800

0800610c <HAL_LTDC_MspInit>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_MspInit(LTDC_HandleTypeDef *hltdc)
{
 800610c:	b480      	push	{r7}
 800610e:	b083      	sub	sp, #12
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_MspInit could be implemented in the user file
   */
}
 8006114:	bf00      	nop
 8006116:	370c      	adds	r7, #12
 8006118:	46bd      	mov	sp, r7
 800611a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611e:	4770      	bx	lr

08006120 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8006120:	b5b0      	push	{r4, r5, r7, lr}
 8006122:	b084      	sub	sp, #16
 8006124:	af00      	add	r7, sp, #0
 8006126:	60f8      	str	r0, [r7, #12]
 8006128:	60b9      	str	r1, [r7, #8]
 800612a:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8006132:	2b01      	cmp	r3, #1
 8006134:	d101      	bne.n	800613a <HAL_LTDC_ConfigLayer+0x1a>
 8006136:	2302      	movs	r3, #2
 8006138:	e02c      	b.n	8006194 <HAL_LTDC_ConfigLayer+0x74>
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	2201      	movs	r2, #1
 800613e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	2202      	movs	r2, #2
 8006146:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 800614a:	68fa      	ldr	r2, [r7, #12]
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2134      	movs	r1, #52	; 0x34
 8006150:	fb01 f303 	mul.w	r3, r1, r3
 8006154:	4413      	add	r3, r2
 8006156:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800615a:	68bb      	ldr	r3, [r7, #8]
 800615c:	4614      	mov	r4, r2
 800615e:	461d      	mov	r5, r3
 8006160:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006162:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006164:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006166:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006168:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800616a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800616c:	682b      	ldr	r3, [r5, #0]
 800616e:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8006170:	687a      	ldr	r2, [r7, #4]
 8006172:	68b9      	ldr	r1, [r7, #8]
 8006174:	68f8      	ldr	r0, [r7, #12]
 8006176:	f000 f83b 	bl	80061f0 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	2201      	movs	r2, #1
 8006180:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	2201      	movs	r2, #1
 8006186:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	2200      	movs	r2, #0
 800618e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8006192:	2300      	movs	r3, #0
}
 8006194:	4618      	mov	r0, r3
 8006196:	3710      	adds	r7, #16
 8006198:	46bd      	mov	sp, r7
 800619a:	bdb0      	pop	{r4, r5, r7, pc}

0800619c <HAL_LTDC_EnableDither>:
  *                the configuration information for the LTDC.
  * @retval  HAL status
  */

HAL_StatusTypeDef HAL_LTDC_EnableDither(LTDC_HandleTypeDef *hltdc)
{
 800619c:	b480      	push	{r7}
 800619e:	b083      	sub	sp, #12
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hltdc);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 80061aa:	2b01      	cmp	r3, #1
 80061ac:	d101      	bne.n	80061b2 <HAL_LTDC_EnableDither+0x16>
 80061ae:	2302      	movs	r3, #2
 80061b0:	e016      	b.n	80061e0 <HAL_LTDC_EnableDither+0x44>
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	2201      	movs	r2, #1
 80061b6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	2202      	movs	r2, #2
 80061be:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Enable Dither by setting DTEN bit */
  LTDC->GCR |= (uint32_t)LTDC_GCR_DEN;
 80061c2:	4b0a      	ldr	r3, [pc, #40]	; (80061ec <HAL_LTDC_EnableDither+0x50>)
 80061c4:	699b      	ldr	r3, [r3, #24]
 80061c6:	4a09      	ldr	r2, [pc, #36]	; (80061ec <HAL_LTDC_EnableDither+0x50>)
 80061c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80061cc:	6193      	str	r3, [r2, #24]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	2201      	movs	r2, #1
 80061d2:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	2200      	movs	r2, #0
 80061da:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 80061de:	2300      	movs	r3, #0
}
 80061e0:	4618      	mov	r0, r3
 80061e2:	370c      	adds	r7, #12
 80061e4:	46bd      	mov	sp, r7
 80061e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ea:	4770      	bx	lr
 80061ec:	40016800 	.word	0x40016800

080061f0 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80061f0:	b480      	push	{r7}
 80061f2:	b089      	sub	sp, #36	; 0x24
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	60f8      	str	r0, [r7, #12]
 80061f8:	60b9      	str	r1, [r7, #8]
 80061fa:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80061fc:	68bb      	ldr	r3, [r7, #8]
 80061fe:	685a      	ldr	r2, [r3, #4]
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	68db      	ldr	r3, [r3, #12]
 8006206:	0c1b      	lsrs	r3, r3, #16
 8006208:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800620c:	4413      	add	r3, r2
 800620e:	041b      	lsls	r3, r3, #16
 8006210:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	461a      	mov	r2, r3
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	01db      	lsls	r3, r3, #7
 800621c:	4413      	add	r3, r2
 800621e:	3384      	adds	r3, #132	; 0x84
 8006220:	685b      	ldr	r3, [r3, #4]
 8006222:	68fa      	ldr	r2, [r7, #12]
 8006224:	6812      	ldr	r2, [r2, #0]
 8006226:	4611      	mov	r1, r2
 8006228:	687a      	ldr	r2, [r7, #4]
 800622a:	01d2      	lsls	r2, r2, #7
 800622c:	440a      	add	r2, r1
 800622e:	3284      	adds	r2, #132	; 0x84
 8006230:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8006234:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8006236:	68bb      	ldr	r3, [r7, #8]
 8006238:	681a      	ldr	r2, [r3, #0]
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	68db      	ldr	r3, [r3, #12]
 8006240:	0c1b      	lsrs	r3, r3, #16
 8006242:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006246:	4413      	add	r3, r2
 8006248:	1c5a      	adds	r2, r3, #1
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	4619      	mov	r1, r3
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	01db      	lsls	r3, r3, #7
 8006254:	440b      	add	r3, r1
 8006256:	3384      	adds	r3, #132	; 0x84
 8006258:	4619      	mov	r1, r3
 800625a:	69fb      	ldr	r3, [r7, #28]
 800625c:	4313      	orrs	r3, r2
 800625e:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8006260:	68bb      	ldr	r3, [r7, #8]
 8006262:	68da      	ldr	r2, [r3, #12]
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	68db      	ldr	r3, [r3, #12]
 800626a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800626e:	4413      	add	r3, r2
 8006270:	041b      	lsls	r3, r3, #16
 8006272:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	461a      	mov	r2, r3
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	01db      	lsls	r3, r3, #7
 800627e:	4413      	add	r3, r2
 8006280:	3384      	adds	r3, #132	; 0x84
 8006282:	689b      	ldr	r3, [r3, #8]
 8006284:	68fa      	ldr	r2, [r7, #12]
 8006286:	6812      	ldr	r2, [r2, #0]
 8006288:	4611      	mov	r1, r2
 800628a:	687a      	ldr	r2, [r7, #4]
 800628c:	01d2      	lsls	r2, r2, #7
 800628e:	440a      	add	r2, r1
 8006290:	3284      	adds	r2, #132	; 0x84
 8006292:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8006296:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8006298:	68bb      	ldr	r3, [r7, #8]
 800629a:	689a      	ldr	r2, [r3, #8]
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	68db      	ldr	r3, [r3, #12]
 80062a2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80062a6:	4413      	add	r3, r2
 80062a8:	1c5a      	adds	r2, r3, #1
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	4619      	mov	r1, r3
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	01db      	lsls	r3, r3, #7
 80062b4:	440b      	add	r3, r1
 80062b6:	3384      	adds	r3, #132	; 0x84
 80062b8:	4619      	mov	r1, r3
 80062ba:	69fb      	ldr	r3, [r7, #28]
 80062bc:	4313      	orrs	r3, r2
 80062be:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	461a      	mov	r2, r3
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	01db      	lsls	r3, r3, #7
 80062ca:	4413      	add	r3, r2
 80062cc:	3384      	adds	r3, #132	; 0x84
 80062ce:	691b      	ldr	r3, [r3, #16]
 80062d0:	68fa      	ldr	r2, [r7, #12]
 80062d2:	6812      	ldr	r2, [r2, #0]
 80062d4:	4611      	mov	r1, r2
 80062d6:	687a      	ldr	r2, [r7, #4]
 80062d8:	01d2      	lsls	r2, r2, #7
 80062da:	440a      	add	r2, r1
 80062dc:	3284      	adds	r2, #132	; 0x84
 80062de:	f023 0307 	bic.w	r3, r3, #7
 80062e2:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	461a      	mov	r2, r3
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	01db      	lsls	r3, r3, #7
 80062ee:	4413      	add	r3, r2
 80062f0:	3384      	adds	r3, #132	; 0x84
 80062f2:	461a      	mov	r2, r3
 80062f4:	68bb      	ldr	r3, [r7, #8]
 80062f6:	691b      	ldr	r3, [r3, #16]
 80062f8:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 80062fa:	68bb      	ldr	r3, [r7, #8]
 80062fc:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8006300:	021b      	lsls	r3, r3, #8
 8006302:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8006304:	68bb      	ldr	r3, [r7, #8]
 8006306:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800630a:	041b      	lsls	r3, r3, #16
 800630c:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800630e:	68bb      	ldr	r3, [r7, #8]
 8006310:	699b      	ldr	r3, [r3, #24]
 8006312:	061b      	lsls	r3, r3, #24
 8006314:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	461a      	mov	r2, r3
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	01db      	lsls	r3, r3, #7
 8006320:	4413      	add	r3, r2
 8006322:	3384      	adds	r3, #132	; 0x84
 8006324:	699b      	ldr	r3, [r3, #24]
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	461a      	mov	r2, r3
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	01db      	lsls	r3, r3, #7
 8006330:	4413      	add	r3, r2
 8006332:	3384      	adds	r3, #132	; 0x84
 8006334:	461a      	mov	r2, r3
 8006336:	2300      	movs	r3, #0
 8006338:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 800633a:	68bb      	ldr	r3, [r7, #8]
 800633c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006340:	461a      	mov	r2, r3
 8006342:	69fb      	ldr	r3, [r7, #28]
 8006344:	431a      	orrs	r2, r3
 8006346:	69bb      	ldr	r3, [r7, #24]
 8006348:	431a      	orrs	r2, r3
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	4619      	mov	r1, r3
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	01db      	lsls	r3, r3, #7
 8006354:	440b      	add	r3, r1
 8006356:	3384      	adds	r3, #132	; 0x84
 8006358:	4619      	mov	r1, r3
 800635a:	697b      	ldr	r3, [r7, #20]
 800635c:	4313      	orrs	r3, r2
 800635e:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	461a      	mov	r2, r3
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	01db      	lsls	r3, r3, #7
 800636a:	4413      	add	r3, r2
 800636c:	3384      	adds	r3, #132	; 0x84
 800636e:	695b      	ldr	r3, [r3, #20]
 8006370:	68fa      	ldr	r2, [r7, #12]
 8006372:	6812      	ldr	r2, [r2, #0]
 8006374:	4611      	mov	r1, r2
 8006376:	687a      	ldr	r2, [r7, #4]
 8006378:	01d2      	lsls	r2, r2, #7
 800637a:	440a      	add	r2, r1
 800637c:	3284      	adds	r2, #132	; 0x84
 800637e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006382:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	461a      	mov	r2, r3
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	01db      	lsls	r3, r3, #7
 800638e:	4413      	add	r3, r2
 8006390:	3384      	adds	r3, #132	; 0x84
 8006392:	461a      	mov	r2, r3
 8006394:	68bb      	ldr	r3, [r7, #8]
 8006396:	695b      	ldr	r3, [r3, #20]
 8006398:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	461a      	mov	r2, r3
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	01db      	lsls	r3, r3, #7
 80063a4:	4413      	add	r3, r2
 80063a6:	3384      	adds	r3, #132	; 0x84
 80063a8:	69db      	ldr	r3, [r3, #28]
 80063aa:	68fa      	ldr	r2, [r7, #12]
 80063ac:	6812      	ldr	r2, [r2, #0]
 80063ae:	4611      	mov	r1, r2
 80063b0:	687a      	ldr	r2, [r7, #4]
 80063b2:	01d2      	lsls	r2, r2, #7
 80063b4:	440a      	add	r2, r1
 80063b6:	3284      	adds	r2, #132	; 0x84
 80063b8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80063bc:	f023 0307 	bic.w	r3, r3, #7
 80063c0:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80063c2:	68bb      	ldr	r3, [r7, #8]
 80063c4:	69da      	ldr	r2, [r3, #28]
 80063c6:	68bb      	ldr	r3, [r7, #8]
 80063c8:	6a1b      	ldr	r3, [r3, #32]
 80063ca:	68f9      	ldr	r1, [r7, #12]
 80063cc:	6809      	ldr	r1, [r1, #0]
 80063ce:	4608      	mov	r0, r1
 80063d0:	6879      	ldr	r1, [r7, #4]
 80063d2:	01c9      	lsls	r1, r1, #7
 80063d4:	4401      	add	r1, r0
 80063d6:	3184      	adds	r1, #132	; 0x84
 80063d8:	4313      	orrs	r3, r2
 80063da:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	461a      	mov	r2, r3
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	01db      	lsls	r3, r3, #7
 80063e6:	4413      	add	r3, r2
 80063e8:	3384      	adds	r3, #132	; 0x84
 80063ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	461a      	mov	r2, r3
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	01db      	lsls	r3, r3, #7
 80063f6:	4413      	add	r3, r2
 80063f8:	3384      	adds	r3, #132	; 0x84
 80063fa:	461a      	mov	r2, r3
 80063fc:	2300      	movs	r3, #0
 80063fe:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	461a      	mov	r2, r3
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	01db      	lsls	r3, r3, #7
 800640a:	4413      	add	r3, r2
 800640c:	3384      	adds	r3, #132	; 0x84
 800640e:	461a      	mov	r2, r3
 8006410:	68bb      	ldr	r3, [r7, #8]
 8006412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006414:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8006416:	68bb      	ldr	r3, [r7, #8]
 8006418:	691b      	ldr	r3, [r3, #16]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d102      	bne.n	8006424 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 800641e:	2304      	movs	r3, #4
 8006420:	61fb      	str	r3, [r7, #28]
 8006422:	e01b      	b.n	800645c <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8006424:	68bb      	ldr	r3, [r7, #8]
 8006426:	691b      	ldr	r3, [r3, #16]
 8006428:	2b01      	cmp	r3, #1
 800642a:	d102      	bne.n	8006432 <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 800642c:	2303      	movs	r3, #3
 800642e:	61fb      	str	r3, [r7, #28]
 8006430:	e014      	b.n	800645c <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8006432:	68bb      	ldr	r3, [r7, #8]
 8006434:	691b      	ldr	r3, [r3, #16]
 8006436:	2b04      	cmp	r3, #4
 8006438:	d00b      	beq.n	8006452 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800643a:	68bb      	ldr	r3, [r7, #8]
 800643c:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800643e:	2b02      	cmp	r3, #2
 8006440:	d007      	beq.n	8006452 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8006442:	68bb      	ldr	r3, [r7, #8]
 8006444:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8006446:	2b03      	cmp	r3, #3
 8006448:	d003      	beq.n	8006452 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 800644a:	68bb      	ldr	r3, [r7, #8]
 800644c:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800644e:	2b07      	cmp	r3, #7
 8006450:	d102      	bne.n	8006458 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 8006452:	2302      	movs	r3, #2
 8006454:	61fb      	str	r3, [r7, #28]
 8006456:	e001      	b.n	800645c <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8006458:	2301      	movs	r3, #1
 800645a:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	461a      	mov	r2, r3
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	01db      	lsls	r3, r3, #7
 8006466:	4413      	add	r3, r2
 8006468:	3384      	adds	r3, #132	; 0x84
 800646a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800646c:	68fa      	ldr	r2, [r7, #12]
 800646e:	6812      	ldr	r2, [r2, #0]
 8006470:	4611      	mov	r1, r2
 8006472:	687a      	ldr	r2, [r7, #4]
 8006474:	01d2      	lsls	r2, r2, #7
 8006476:	440a      	add	r2, r1
 8006478:	3284      	adds	r2, #132	; 0x84
 800647a:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 800647e:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8006480:	68bb      	ldr	r3, [r7, #8]
 8006482:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006484:	69fa      	ldr	r2, [r7, #28]
 8006486:	fb02 f303 	mul.w	r3, r2, r3
 800648a:	041a      	lsls	r2, r3, #16
 800648c:	68bb      	ldr	r3, [r7, #8]
 800648e:	6859      	ldr	r1, [r3, #4]
 8006490:	68bb      	ldr	r3, [r7, #8]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	1acb      	subs	r3, r1, r3
 8006496:	69f9      	ldr	r1, [r7, #28]
 8006498:	fb01 f303 	mul.w	r3, r1, r3
 800649c:	3303      	adds	r3, #3
 800649e:	68f9      	ldr	r1, [r7, #12]
 80064a0:	6809      	ldr	r1, [r1, #0]
 80064a2:	4608      	mov	r0, r1
 80064a4:	6879      	ldr	r1, [r7, #4]
 80064a6:	01c9      	lsls	r1, r1, #7
 80064a8:	4401      	add	r1, r0
 80064aa:	3184      	adds	r1, #132	; 0x84
 80064ac:	4313      	orrs	r3, r2
 80064ae:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	461a      	mov	r2, r3
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	01db      	lsls	r3, r3, #7
 80064ba:	4413      	add	r3, r2
 80064bc:	3384      	adds	r3, #132	; 0x84
 80064be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064c0:	68fa      	ldr	r2, [r7, #12]
 80064c2:	6812      	ldr	r2, [r2, #0]
 80064c4:	4611      	mov	r1, r2
 80064c6:	687a      	ldr	r2, [r7, #4]
 80064c8:	01d2      	lsls	r2, r2, #7
 80064ca:	440a      	add	r2, r1
 80064cc:	3284      	adds	r2, #132	; 0x84
 80064ce:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80064d2:	f023 0307 	bic.w	r3, r3, #7
 80064d6:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	461a      	mov	r2, r3
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	01db      	lsls	r3, r3, #7
 80064e2:	4413      	add	r3, r2
 80064e4:	3384      	adds	r3, #132	; 0x84
 80064e6:	461a      	mov	r2, r3
 80064e8:	68bb      	ldr	r3, [r7, #8]
 80064ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064ec:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	461a      	mov	r2, r3
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	01db      	lsls	r3, r3, #7
 80064f8:	4413      	add	r3, r2
 80064fa:	3384      	adds	r3, #132	; 0x84
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	68fa      	ldr	r2, [r7, #12]
 8006500:	6812      	ldr	r2, [r2, #0]
 8006502:	4611      	mov	r1, r2
 8006504:	687a      	ldr	r2, [r7, #4]
 8006506:	01d2      	lsls	r2, r2, #7
 8006508:	440a      	add	r2, r1
 800650a:	3284      	adds	r2, #132	; 0x84
 800650c:	f043 0301 	orr.w	r3, r3, #1
 8006510:	6013      	str	r3, [r2, #0]
}
 8006512:	bf00      	nop
 8006514:	3724      	adds	r7, #36	; 0x24
 8006516:	46bd      	mov	sp, r7
 8006518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651c:	4770      	bx	lr
	...

08006520 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006520:	b580      	push	{r7, lr}
 8006522:	b086      	sub	sp, #24
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2b00      	cmp	r3, #0
 800652c:	d101      	bne.n	8006532 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800652e:	2301      	movs	r3, #1
 8006530:	e25e      	b.n	80069f0 <HAL_RCC_OscConfig+0x4d0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f003 0301 	and.w	r3, r3, #1
 800653a:	2b00      	cmp	r3, #0
 800653c:	d075      	beq.n	800662a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800653e:	4b88      	ldr	r3, [pc, #544]	; (8006760 <HAL_RCC_OscConfig+0x240>)
 8006540:	689b      	ldr	r3, [r3, #8]
 8006542:	f003 030c 	and.w	r3, r3, #12
 8006546:	2b04      	cmp	r3, #4
 8006548:	d00c      	beq.n	8006564 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800654a:	4b85      	ldr	r3, [pc, #532]	; (8006760 <HAL_RCC_OscConfig+0x240>)
 800654c:	689b      	ldr	r3, [r3, #8]
 800654e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006552:	2b08      	cmp	r3, #8
 8006554:	d112      	bne.n	800657c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006556:	4b82      	ldr	r3, [pc, #520]	; (8006760 <HAL_RCC_OscConfig+0x240>)
 8006558:	685b      	ldr	r3, [r3, #4]
 800655a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800655e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006562:	d10b      	bne.n	800657c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006564:	4b7e      	ldr	r3, [pc, #504]	; (8006760 <HAL_RCC_OscConfig+0x240>)
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800656c:	2b00      	cmp	r3, #0
 800656e:	d05b      	beq.n	8006628 <HAL_RCC_OscConfig+0x108>
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	685b      	ldr	r3, [r3, #4]
 8006574:	2b00      	cmp	r3, #0
 8006576:	d157      	bne.n	8006628 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006578:	2301      	movs	r3, #1
 800657a:	e239      	b.n	80069f0 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	685b      	ldr	r3, [r3, #4]
 8006580:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006584:	d106      	bne.n	8006594 <HAL_RCC_OscConfig+0x74>
 8006586:	4b76      	ldr	r3, [pc, #472]	; (8006760 <HAL_RCC_OscConfig+0x240>)
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	4a75      	ldr	r2, [pc, #468]	; (8006760 <HAL_RCC_OscConfig+0x240>)
 800658c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006590:	6013      	str	r3, [r2, #0]
 8006592:	e01d      	b.n	80065d0 <HAL_RCC_OscConfig+0xb0>
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	685b      	ldr	r3, [r3, #4]
 8006598:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800659c:	d10c      	bne.n	80065b8 <HAL_RCC_OscConfig+0x98>
 800659e:	4b70      	ldr	r3, [pc, #448]	; (8006760 <HAL_RCC_OscConfig+0x240>)
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	4a6f      	ldr	r2, [pc, #444]	; (8006760 <HAL_RCC_OscConfig+0x240>)
 80065a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80065a8:	6013      	str	r3, [r2, #0]
 80065aa:	4b6d      	ldr	r3, [pc, #436]	; (8006760 <HAL_RCC_OscConfig+0x240>)
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	4a6c      	ldr	r2, [pc, #432]	; (8006760 <HAL_RCC_OscConfig+0x240>)
 80065b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80065b4:	6013      	str	r3, [r2, #0]
 80065b6:	e00b      	b.n	80065d0 <HAL_RCC_OscConfig+0xb0>
 80065b8:	4b69      	ldr	r3, [pc, #420]	; (8006760 <HAL_RCC_OscConfig+0x240>)
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	4a68      	ldr	r2, [pc, #416]	; (8006760 <HAL_RCC_OscConfig+0x240>)
 80065be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80065c2:	6013      	str	r3, [r2, #0]
 80065c4:	4b66      	ldr	r3, [pc, #408]	; (8006760 <HAL_RCC_OscConfig+0x240>)
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	4a65      	ldr	r2, [pc, #404]	; (8006760 <HAL_RCC_OscConfig+0x240>)
 80065ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80065ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	685b      	ldr	r3, [r3, #4]
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d013      	beq.n	8006600 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065d8:	f7fd fd2c 	bl	8004034 <HAL_GetTick>
 80065dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80065de:	e008      	b.n	80065f2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80065e0:	f7fd fd28 	bl	8004034 <HAL_GetTick>
 80065e4:	4602      	mov	r2, r0
 80065e6:	693b      	ldr	r3, [r7, #16]
 80065e8:	1ad3      	subs	r3, r2, r3
 80065ea:	2b64      	cmp	r3, #100	; 0x64
 80065ec:	d901      	bls.n	80065f2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80065ee:	2303      	movs	r3, #3
 80065f0:	e1fe      	b.n	80069f0 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80065f2:	4b5b      	ldr	r3, [pc, #364]	; (8006760 <HAL_RCC_OscConfig+0x240>)
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d0f0      	beq.n	80065e0 <HAL_RCC_OscConfig+0xc0>
 80065fe:	e014      	b.n	800662a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006600:	f7fd fd18 	bl	8004034 <HAL_GetTick>
 8006604:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006606:	e008      	b.n	800661a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006608:	f7fd fd14 	bl	8004034 <HAL_GetTick>
 800660c:	4602      	mov	r2, r0
 800660e:	693b      	ldr	r3, [r7, #16]
 8006610:	1ad3      	subs	r3, r2, r3
 8006612:	2b64      	cmp	r3, #100	; 0x64
 8006614:	d901      	bls.n	800661a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006616:	2303      	movs	r3, #3
 8006618:	e1ea      	b.n	80069f0 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800661a:	4b51      	ldr	r3, [pc, #324]	; (8006760 <HAL_RCC_OscConfig+0x240>)
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006622:	2b00      	cmp	r3, #0
 8006624:	d1f0      	bne.n	8006608 <HAL_RCC_OscConfig+0xe8>
 8006626:	e000      	b.n	800662a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006628:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f003 0302 	and.w	r3, r3, #2
 8006632:	2b00      	cmp	r3, #0
 8006634:	d063      	beq.n	80066fe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006636:	4b4a      	ldr	r3, [pc, #296]	; (8006760 <HAL_RCC_OscConfig+0x240>)
 8006638:	689b      	ldr	r3, [r3, #8]
 800663a:	f003 030c 	and.w	r3, r3, #12
 800663e:	2b00      	cmp	r3, #0
 8006640:	d00b      	beq.n	800665a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006642:	4b47      	ldr	r3, [pc, #284]	; (8006760 <HAL_RCC_OscConfig+0x240>)
 8006644:	689b      	ldr	r3, [r3, #8]
 8006646:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800664a:	2b08      	cmp	r3, #8
 800664c:	d11c      	bne.n	8006688 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800664e:	4b44      	ldr	r3, [pc, #272]	; (8006760 <HAL_RCC_OscConfig+0x240>)
 8006650:	685b      	ldr	r3, [r3, #4]
 8006652:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006656:	2b00      	cmp	r3, #0
 8006658:	d116      	bne.n	8006688 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800665a:	4b41      	ldr	r3, [pc, #260]	; (8006760 <HAL_RCC_OscConfig+0x240>)
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	f003 0302 	and.w	r3, r3, #2
 8006662:	2b00      	cmp	r3, #0
 8006664:	d005      	beq.n	8006672 <HAL_RCC_OscConfig+0x152>
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	68db      	ldr	r3, [r3, #12]
 800666a:	2b01      	cmp	r3, #1
 800666c:	d001      	beq.n	8006672 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800666e:	2301      	movs	r3, #1
 8006670:	e1be      	b.n	80069f0 <HAL_RCC_OscConfig+0x4d0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006672:	4b3b      	ldr	r3, [pc, #236]	; (8006760 <HAL_RCC_OscConfig+0x240>)
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	691b      	ldr	r3, [r3, #16]
 800667e:	00db      	lsls	r3, r3, #3
 8006680:	4937      	ldr	r1, [pc, #220]	; (8006760 <HAL_RCC_OscConfig+0x240>)
 8006682:	4313      	orrs	r3, r2
 8006684:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006686:	e03a      	b.n	80066fe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	68db      	ldr	r3, [r3, #12]
 800668c:	2b00      	cmp	r3, #0
 800668e:	d020      	beq.n	80066d2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006690:	4b34      	ldr	r3, [pc, #208]	; (8006764 <HAL_RCC_OscConfig+0x244>)
 8006692:	2201      	movs	r2, #1
 8006694:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006696:	f7fd fccd 	bl	8004034 <HAL_GetTick>
 800669a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800669c:	e008      	b.n	80066b0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800669e:	f7fd fcc9 	bl	8004034 <HAL_GetTick>
 80066a2:	4602      	mov	r2, r0
 80066a4:	693b      	ldr	r3, [r7, #16]
 80066a6:	1ad3      	subs	r3, r2, r3
 80066a8:	2b02      	cmp	r3, #2
 80066aa:	d901      	bls.n	80066b0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80066ac:	2303      	movs	r3, #3
 80066ae:	e19f      	b.n	80069f0 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80066b0:	4b2b      	ldr	r3, [pc, #172]	; (8006760 <HAL_RCC_OscConfig+0x240>)
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f003 0302 	and.w	r3, r3, #2
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d0f0      	beq.n	800669e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80066bc:	4b28      	ldr	r3, [pc, #160]	; (8006760 <HAL_RCC_OscConfig+0x240>)
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	691b      	ldr	r3, [r3, #16]
 80066c8:	00db      	lsls	r3, r3, #3
 80066ca:	4925      	ldr	r1, [pc, #148]	; (8006760 <HAL_RCC_OscConfig+0x240>)
 80066cc:	4313      	orrs	r3, r2
 80066ce:	600b      	str	r3, [r1, #0]
 80066d0:	e015      	b.n	80066fe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80066d2:	4b24      	ldr	r3, [pc, #144]	; (8006764 <HAL_RCC_OscConfig+0x244>)
 80066d4:	2200      	movs	r2, #0
 80066d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066d8:	f7fd fcac 	bl	8004034 <HAL_GetTick>
 80066dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80066de:	e008      	b.n	80066f2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80066e0:	f7fd fca8 	bl	8004034 <HAL_GetTick>
 80066e4:	4602      	mov	r2, r0
 80066e6:	693b      	ldr	r3, [r7, #16]
 80066e8:	1ad3      	subs	r3, r2, r3
 80066ea:	2b02      	cmp	r3, #2
 80066ec:	d901      	bls.n	80066f2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80066ee:	2303      	movs	r3, #3
 80066f0:	e17e      	b.n	80069f0 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80066f2:	4b1b      	ldr	r3, [pc, #108]	; (8006760 <HAL_RCC_OscConfig+0x240>)
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f003 0302 	and.w	r3, r3, #2
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d1f0      	bne.n	80066e0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f003 0308 	and.w	r3, r3, #8
 8006706:	2b00      	cmp	r3, #0
 8006708:	d036      	beq.n	8006778 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	695b      	ldr	r3, [r3, #20]
 800670e:	2b00      	cmp	r3, #0
 8006710:	d016      	beq.n	8006740 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006712:	4b15      	ldr	r3, [pc, #84]	; (8006768 <HAL_RCC_OscConfig+0x248>)
 8006714:	2201      	movs	r2, #1
 8006716:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006718:	f7fd fc8c 	bl	8004034 <HAL_GetTick>
 800671c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800671e:	e008      	b.n	8006732 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006720:	f7fd fc88 	bl	8004034 <HAL_GetTick>
 8006724:	4602      	mov	r2, r0
 8006726:	693b      	ldr	r3, [r7, #16]
 8006728:	1ad3      	subs	r3, r2, r3
 800672a:	2b02      	cmp	r3, #2
 800672c:	d901      	bls.n	8006732 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800672e:	2303      	movs	r3, #3
 8006730:	e15e      	b.n	80069f0 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006732:	4b0b      	ldr	r3, [pc, #44]	; (8006760 <HAL_RCC_OscConfig+0x240>)
 8006734:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006736:	f003 0302 	and.w	r3, r3, #2
 800673a:	2b00      	cmp	r3, #0
 800673c:	d0f0      	beq.n	8006720 <HAL_RCC_OscConfig+0x200>
 800673e:	e01b      	b.n	8006778 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006740:	4b09      	ldr	r3, [pc, #36]	; (8006768 <HAL_RCC_OscConfig+0x248>)
 8006742:	2200      	movs	r2, #0
 8006744:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006746:	f7fd fc75 	bl	8004034 <HAL_GetTick>
 800674a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800674c:	e00e      	b.n	800676c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800674e:	f7fd fc71 	bl	8004034 <HAL_GetTick>
 8006752:	4602      	mov	r2, r0
 8006754:	693b      	ldr	r3, [r7, #16]
 8006756:	1ad3      	subs	r3, r2, r3
 8006758:	2b02      	cmp	r3, #2
 800675a:	d907      	bls.n	800676c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800675c:	2303      	movs	r3, #3
 800675e:	e147      	b.n	80069f0 <HAL_RCC_OscConfig+0x4d0>
 8006760:	40023800 	.word	0x40023800
 8006764:	42470000 	.word	0x42470000
 8006768:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800676c:	4b88      	ldr	r3, [pc, #544]	; (8006990 <HAL_RCC_OscConfig+0x470>)
 800676e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006770:	f003 0302 	and.w	r3, r3, #2
 8006774:	2b00      	cmp	r3, #0
 8006776:	d1ea      	bne.n	800674e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	f003 0304 	and.w	r3, r3, #4
 8006780:	2b00      	cmp	r3, #0
 8006782:	f000 8097 	beq.w	80068b4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006786:	2300      	movs	r3, #0
 8006788:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800678a:	4b81      	ldr	r3, [pc, #516]	; (8006990 <HAL_RCC_OscConfig+0x470>)
 800678c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800678e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006792:	2b00      	cmp	r3, #0
 8006794:	d10f      	bne.n	80067b6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006796:	2300      	movs	r3, #0
 8006798:	60bb      	str	r3, [r7, #8]
 800679a:	4b7d      	ldr	r3, [pc, #500]	; (8006990 <HAL_RCC_OscConfig+0x470>)
 800679c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800679e:	4a7c      	ldr	r2, [pc, #496]	; (8006990 <HAL_RCC_OscConfig+0x470>)
 80067a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80067a4:	6413      	str	r3, [r2, #64]	; 0x40
 80067a6:	4b7a      	ldr	r3, [pc, #488]	; (8006990 <HAL_RCC_OscConfig+0x470>)
 80067a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80067ae:	60bb      	str	r3, [r7, #8]
 80067b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80067b2:	2301      	movs	r3, #1
 80067b4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80067b6:	4b77      	ldr	r3, [pc, #476]	; (8006994 <HAL_RCC_OscConfig+0x474>)
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d118      	bne.n	80067f4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80067c2:	4b74      	ldr	r3, [pc, #464]	; (8006994 <HAL_RCC_OscConfig+0x474>)
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	4a73      	ldr	r2, [pc, #460]	; (8006994 <HAL_RCC_OscConfig+0x474>)
 80067c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80067cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80067ce:	f7fd fc31 	bl	8004034 <HAL_GetTick>
 80067d2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80067d4:	e008      	b.n	80067e8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80067d6:	f7fd fc2d 	bl	8004034 <HAL_GetTick>
 80067da:	4602      	mov	r2, r0
 80067dc:	693b      	ldr	r3, [r7, #16]
 80067de:	1ad3      	subs	r3, r2, r3
 80067e0:	2b02      	cmp	r3, #2
 80067e2:	d901      	bls.n	80067e8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80067e4:	2303      	movs	r3, #3
 80067e6:	e103      	b.n	80069f0 <HAL_RCC_OscConfig+0x4d0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80067e8:	4b6a      	ldr	r3, [pc, #424]	; (8006994 <HAL_RCC_OscConfig+0x474>)
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d0f0      	beq.n	80067d6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	689b      	ldr	r3, [r3, #8]
 80067f8:	2b01      	cmp	r3, #1
 80067fa:	d106      	bne.n	800680a <HAL_RCC_OscConfig+0x2ea>
 80067fc:	4b64      	ldr	r3, [pc, #400]	; (8006990 <HAL_RCC_OscConfig+0x470>)
 80067fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006800:	4a63      	ldr	r2, [pc, #396]	; (8006990 <HAL_RCC_OscConfig+0x470>)
 8006802:	f043 0301 	orr.w	r3, r3, #1
 8006806:	6713      	str	r3, [r2, #112]	; 0x70
 8006808:	e01c      	b.n	8006844 <HAL_RCC_OscConfig+0x324>
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	689b      	ldr	r3, [r3, #8]
 800680e:	2b05      	cmp	r3, #5
 8006810:	d10c      	bne.n	800682c <HAL_RCC_OscConfig+0x30c>
 8006812:	4b5f      	ldr	r3, [pc, #380]	; (8006990 <HAL_RCC_OscConfig+0x470>)
 8006814:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006816:	4a5e      	ldr	r2, [pc, #376]	; (8006990 <HAL_RCC_OscConfig+0x470>)
 8006818:	f043 0304 	orr.w	r3, r3, #4
 800681c:	6713      	str	r3, [r2, #112]	; 0x70
 800681e:	4b5c      	ldr	r3, [pc, #368]	; (8006990 <HAL_RCC_OscConfig+0x470>)
 8006820:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006822:	4a5b      	ldr	r2, [pc, #364]	; (8006990 <HAL_RCC_OscConfig+0x470>)
 8006824:	f043 0301 	orr.w	r3, r3, #1
 8006828:	6713      	str	r3, [r2, #112]	; 0x70
 800682a:	e00b      	b.n	8006844 <HAL_RCC_OscConfig+0x324>
 800682c:	4b58      	ldr	r3, [pc, #352]	; (8006990 <HAL_RCC_OscConfig+0x470>)
 800682e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006830:	4a57      	ldr	r2, [pc, #348]	; (8006990 <HAL_RCC_OscConfig+0x470>)
 8006832:	f023 0301 	bic.w	r3, r3, #1
 8006836:	6713      	str	r3, [r2, #112]	; 0x70
 8006838:	4b55      	ldr	r3, [pc, #340]	; (8006990 <HAL_RCC_OscConfig+0x470>)
 800683a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800683c:	4a54      	ldr	r2, [pc, #336]	; (8006990 <HAL_RCC_OscConfig+0x470>)
 800683e:	f023 0304 	bic.w	r3, r3, #4
 8006842:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	689b      	ldr	r3, [r3, #8]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d015      	beq.n	8006878 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800684c:	f7fd fbf2 	bl	8004034 <HAL_GetTick>
 8006850:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006852:	e00a      	b.n	800686a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006854:	f7fd fbee 	bl	8004034 <HAL_GetTick>
 8006858:	4602      	mov	r2, r0
 800685a:	693b      	ldr	r3, [r7, #16]
 800685c:	1ad3      	subs	r3, r2, r3
 800685e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006862:	4293      	cmp	r3, r2
 8006864:	d901      	bls.n	800686a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006866:	2303      	movs	r3, #3
 8006868:	e0c2      	b.n	80069f0 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800686a:	4b49      	ldr	r3, [pc, #292]	; (8006990 <HAL_RCC_OscConfig+0x470>)
 800686c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800686e:	f003 0302 	and.w	r3, r3, #2
 8006872:	2b00      	cmp	r3, #0
 8006874:	d0ee      	beq.n	8006854 <HAL_RCC_OscConfig+0x334>
 8006876:	e014      	b.n	80068a2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006878:	f7fd fbdc 	bl	8004034 <HAL_GetTick>
 800687c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800687e:	e00a      	b.n	8006896 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006880:	f7fd fbd8 	bl	8004034 <HAL_GetTick>
 8006884:	4602      	mov	r2, r0
 8006886:	693b      	ldr	r3, [r7, #16]
 8006888:	1ad3      	subs	r3, r2, r3
 800688a:	f241 3288 	movw	r2, #5000	; 0x1388
 800688e:	4293      	cmp	r3, r2
 8006890:	d901      	bls.n	8006896 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006892:	2303      	movs	r3, #3
 8006894:	e0ac      	b.n	80069f0 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006896:	4b3e      	ldr	r3, [pc, #248]	; (8006990 <HAL_RCC_OscConfig+0x470>)
 8006898:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800689a:	f003 0302 	and.w	r3, r3, #2
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d1ee      	bne.n	8006880 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80068a2:	7dfb      	ldrb	r3, [r7, #23]
 80068a4:	2b01      	cmp	r3, #1
 80068a6:	d105      	bne.n	80068b4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80068a8:	4b39      	ldr	r3, [pc, #228]	; (8006990 <HAL_RCC_OscConfig+0x470>)
 80068aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068ac:	4a38      	ldr	r2, [pc, #224]	; (8006990 <HAL_RCC_OscConfig+0x470>)
 80068ae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80068b2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	699b      	ldr	r3, [r3, #24]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	f000 8098 	beq.w	80069ee <HAL_RCC_OscConfig+0x4ce>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80068be:	4b34      	ldr	r3, [pc, #208]	; (8006990 <HAL_RCC_OscConfig+0x470>)
 80068c0:	689b      	ldr	r3, [r3, #8]
 80068c2:	f003 030c 	and.w	r3, r3, #12
 80068c6:	2b08      	cmp	r3, #8
 80068c8:	d05c      	beq.n	8006984 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	699b      	ldr	r3, [r3, #24]
 80068ce:	2b02      	cmp	r3, #2
 80068d0:	d141      	bne.n	8006956 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80068d2:	4b31      	ldr	r3, [pc, #196]	; (8006998 <HAL_RCC_OscConfig+0x478>)
 80068d4:	2200      	movs	r2, #0
 80068d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068d8:	f7fd fbac 	bl	8004034 <HAL_GetTick>
 80068dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80068de:	e008      	b.n	80068f2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80068e0:	f7fd fba8 	bl	8004034 <HAL_GetTick>
 80068e4:	4602      	mov	r2, r0
 80068e6:	693b      	ldr	r3, [r7, #16]
 80068e8:	1ad3      	subs	r3, r2, r3
 80068ea:	2b02      	cmp	r3, #2
 80068ec:	d901      	bls.n	80068f2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80068ee:	2303      	movs	r3, #3
 80068f0:	e07e      	b.n	80069f0 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80068f2:	4b27      	ldr	r3, [pc, #156]	; (8006990 <HAL_RCC_OscConfig+0x470>)
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d1f0      	bne.n	80068e0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	69da      	ldr	r2, [r3, #28]
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	6a1b      	ldr	r3, [r3, #32]
 8006906:	431a      	orrs	r2, r3
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800690c:	019b      	lsls	r3, r3, #6
 800690e:	431a      	orrs	r2, r3
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006914:	085b      	lsrs	r3, r3, #1
 8006916:	3b01      	subs	r3, #1
 8006918:	041b      	lsls	r3, r3, #16
 800691a:	431a      	orrs	r2, r3
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006920:	061b      	lsls	r3, r3, #24
 8006922:	491b      	ldr	r1, [pc, #108]	; (8006990 <HAL_RCC_OscConfig+0x470>)
 8006924:	4313      	orrs	r3, r2
 8006926:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006928:	4b1b      	ldr	r3, [pc, #108]	; (8006998 <HAL_RCC_OscConfig+0x478>)
 800692a:	2201      	movs	r2, #1
 800692c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800692e:	f7fd fb81 	bl	8004034 <HAL_GetTick>
 8006932:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006934:	e008      	b.n	8006948 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006936:	f7fd fb7d 	bl	8004034 <HAL_GetTick>
 800693a:	4602      	mov	r2, r0
 800693c:	693b      	ldr	r3, [r7, #16]
 800693e:	1ad3      	subs	r3, r2, r3
 8006940:	2b02      	cmp	r3, #2
 8006942:	d901      	bls.n	8006948 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006944:	2303      	movs	r3, #3
 8006946:	e053      	b.n	80069f0 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006948:	4b11      	ldr	r3, [pc, #68]	; (8006990 <HAL_RCC_OscConfig+0x470>)
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006950:	2b00      	cmp	r3, #0
 8006952:	d0f0      	beq.n	8006936 <HAL_RCC_OscConfig+0x416>
 8006954:	e04b      	b.n	80069ee <HAL_RCC_OscConfig+0x4ce>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006956:	4b10      	ldr	r3, [pc, #64]	; (8006998 <HAL_RCC_OscConfig+0x478>)
 8006958:	2200      	movs	r2, #0
 800695a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800695c:	f7fd fb6a 	bl	8004034 <HAL_GetTick>
 8006960:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006962:	e008      	b.n	8006976 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006964:	f7fd fb66 	bl	8004034 <HAL_GetTick>
 8006968:	4602      	mov	r2, r0
 800696a:	693b      	ldr	r3, [r7, #16]
 800696c:	1ad3      	subs	r3, r2, r3
 800696e:	2b02      	cmp	r3, #2
 8006970:	d901      	bls.n	8006976 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006972:	2303      	movs	r3, #3
 8006974:	e03c      	b.n	80069f0 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006976:	4b06      	ldr	r3, [pc, #24]	; (8006990 <HAL_RCC_OscConfig+0x470>)
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800697e:	2b00      	cmp	r3, #0
 8006980:	d1f0      	bne.n	8006964 <HAL_RCC_OscConfig+0x444>
 8006982:	e034      	b.n	80069ee <HAL_RCC_OscConfig+0x4ce>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	699b      	ldr	r3, [r3, #24]
 8006988:	2b01      	cmp	r3, #1
 800698a:	d107      	bne.n	800699c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800698c:	2301      	movs	r3, #1
 800698e:	e02f      	b.n	80069f0 <HAL_RCC_OscConfig+0x4d0>
 8006990:	40023800 	.word	0x40023800
 8006994:	40007000 	.word	0x40007000
 8006998:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800699c:	4b16      	ldr	r3, [pc, #88]	; (80069f8 <HAL_RCC_OscConfig+0x4d8>)
 800699e:	685b      	ldr	r3, [r3, #4]
 80069a0:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	69db      	ldr	r3, [r3, #28]
 80069ac:	429a      	cmp	r2, r3
 80069ae:	d11c      	bne.n	80069ea <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80069ba:	429a      	cmp	r2, r3
 80069bc:	d115      	bne.n	80069ea <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80069be:	68fa      	ldr	r2, [r7, #12]
 80069c0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80069c4:	4013      	ands	r3, r2
 80069c6:	687a      	ldr	r2, [r7, #4]
 80069c8:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80069ca:	4293      	cmp	r3, r2
 80069cc:	d10d      	bne.n	80069ea <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80069d8:	429a      	cmp	r2, r3
 80069da:	d106      	bne.n	80069ea <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80069e6:	429a      	cmp	r2, r3
 80069e8:	d001      	beq.n	80069ee <HAL_RCC_OscConfig+0x4ce>
        {
          return HAL_ERROR;
 80069ea:	2301      	movs	r3, #1
 80069ec:	e000      	b.n	80069f0 <HAL_RCC_OscConfig+0x4d0>
        }
      }
    }
  }
  return HAL_OK;
 80069ee:	2300      	movs	r3, #0
}
 80069f0:	4618      	mov	r0, r3
 80069f2:	3718      	adds	r7, #24
 80069f4:	46bd      	mov	sp, r7
 80069f6:	bd80      	pop	{r7, pc}
 80069f8:	40023800 	.word	0x40023800

080069fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80069fc:	b580      	push	{r7, lr}
 80069fe:	b084      	sub	sp, #16
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
 8006a04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d101      	bne.n	8006a10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006a0c:	2301      	movs	r3, #1
 8006a0e:	e0cc      	b.n	8006baa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006a10:	4b68      	ldr	r3, [pc, #416]	; (8006bb4 <HAL_RCC_ClockConfig+0x1b8>)
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	f003 030f 	and.w	r3, r3, #15
 8006a18:	683a      	ldr	r2, [r7, #0]
 8006a1a:	429a      	cmp	r2, r3
 8006a1c:	d90c      	bls.n	8006a38 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a1e:	4b65      	ldr	r3, [pc, #404]	; (8006bb4 <HAL_RCC_ClockConfig+0x1b8>)
 8006a20:	683a      	ldr	r2, [r7, #0]
 8006a22:	b2d2      	uxtb	r2, r2
 8006a24:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a26:	4b63      	ldr	r3, [pc, #396]	; (8006bb4 <HAL_RCC_ClockConfig+0x1b8>)
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	f003 030f 	and.w	r3, r3, #15
 8006a2e:	683a      	ldr	r2, [r7, #0]
 8006a30:	429a      	cmp	r2, r3
 8006a32:	d001      	beq.n	8006a38 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006a34:	2301      	movs	r3, #1
 8006a36:	e0b8      	b.n	8006baa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f003 0302 	and.w	r3, r3, #2
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d020      	beq.n	8006a86 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f003 0304 	and.w	r3, r3, #4
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d005      	beq.n	8006a5c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006a50:	4b59      	ldr	r3, [pc, #356]	; (8006bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8006a52:	689b      	ldr	r3, [r3, #8]
 8006a54:	4a58      	ldr	r2, [pc, #352]	; (8006bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8006a56:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006a5a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	f003 0308 	and.w	r3, r3, #8
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d005      	beq.n	8006a74 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006a68:	4b53      	ldr	r3, [pc, #332]	; (8006bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8006a6a:	689b      	ldr	r3, [r3, #8]
 8006a6c:	4a52      	ldr	r2, [pc, #328]	; (8006bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8006a6e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006a72:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006a74:	4b50      	ldr	r3, [pc, #320]	; (8006bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8006a76:	689b      	ldr	r3, [r3, #8]
 8006a78:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	689b      	ldr	r3, [r3, #8]
 8006a80:	494d      	ldr	r1, [pc, #308]	; (8006bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8006a82:	4313      	orrs	r3, r2
 8006a84:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	f003 0301 	and.w	r3, r3, #1
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d044      	beq.n	8006b1c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	685b      	ldr	r3, [r3, #4]
 8006a96:	2b01      	cmp	r3, #1
 8006a98:	d107      	bne.n	8006aaa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006a9a:	4b47      	ldr	r3, [pc, #284]	; (8006bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d119      	bne.n	8006ada <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006aa6:	2301      	movs	r3, #1
 8006aa8:	e07f      	b.n	8006baa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	685b      	ldr	r3, [r3, #4]
 8006aae:	2b02      	cmp	r3, #2
 8006ab0:	d003      	beq.n	8006aba <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006ab6:	2b03      	cmp	r3, #3
 8006ab8:	d107      	bne.n	8006aca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006aba:	4b3f      	ldr	r3, [pc, #252]	; (8006bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d109      	bne.n	8006ada <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006ac6:	2301      	movs	r3, #1
 8006ac8:	e06f      	b.n	8006baa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006aca:	4b3b      	ldr	r3, [pc, #236]	; (8006bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	f003 0302 	and.w	r3, r3, #2
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d101      	bne.n	8006ada <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006ad6:	2301      	movs	r3, #1
 8006ad8:	e067      	b.n	8006baa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006ada:	4b37      	ldr	r3, [pc, #220]	; (8006bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8006adc:	689b      	ldr	r3, [r3, #8]
 8006ade:	f023 0203 	bic.w	r2, r3, #3
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	685b      	ldr	r3, [r3, #4]
 8006ae6:	4934      	ldr	r1, [pc, #208]	; (8006bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8006ae8:	4313      	orrs	r3, r2
 8006aea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006aec:	f7fd faa2 	bl	8004034 <HAL_GetTick>
 8006af0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006af2:	e00a      	b.n	8006b0a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006af4:	f7fd fa9e 	bl	8004034 <HAL_GetTick>
 8006af8:	4602      	mov	r2, r0
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	1ad3      	subs	r3, r2, r3
 8006afe:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b02:	4293      	cmp	r3, r2
 8006b04:	d901      	bls.n	8006b0a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006b06:	2303      	movs	r3, #3
 8006b08:	e04f      	b.n	8006baa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b0a:	4b2b      	ldr	r3, [pc, #172]	; (8006bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8006b0c:	689b      	ldr	r3, [r3, #8]
 8006b0e:	f003 020c 	and.w	r2, r3, #12
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	685b      	ldr	r3, [r3, #4]
 8006b16:	009b      	lsls	r3, r3, #2
 8006b18:	429a      	cmp	r2, r3
 8006b1a:	d1eb      	bne.n	8006af4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006b1c:	4b25      	ldr	r3, [pc, #148]	; (8006bb4 <HAL_RCC_ClockConfig+0x1b8>)
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	f003 030f 	and.w	r3, r3, #15
 8006b24:	683a      	ldr	r2, [r7, #0]
 8006b26:	429a      	cmp	r2, r3
 8006b28:	d20c      	bcs.n	8006b44 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b2a:	4b22      	ldr	r3, [pc, #136]	; (8006bb4 <HAL_RCC_ClockConfig+0x1b8>)
 8006b2c:	683a      	ldr	r2, [r7, #0]
 8006b2e:	b2d2      	uxtb	r2, r2
 8006b30:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b32:	4b20      	ldr	r3, [pc, #128]	; (8006bb4 <HAL_RCC_ClockConfig+0x1b8>)
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	f003 030f 	and.w	r3, r3, #15
 8006b3a:	683a      	ldr	r2, [r7, #0]
 8006b3c:	429a      	cmp	r2, r3
 8006b3e:	d001      	beq.n	8006b44 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006b40:	2301      	movs	r3, #1
 8006b42:	e032      	b.n	8006baa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f003 0304 	and.w	r3, r3, #4
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d008      	beq.n	8006b62 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006b50:	4b19      	ldr	r3, [pc, #100]	; (8006bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8006b52:	689b      	ldr	r3, [r3, #8]
 8006b54:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	68db      	ldr	r3, [r3, #12]
 8006b5c:	4916      	ldr	r1, [pc, #88]	; (8006bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8006b5e:	4313      	orrs	r3, r2
 8006b60:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f003 0308 	and.w	r3, r3, #8
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d009      	beq.n	8006b82 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006b6e:	4b12      	ldr	r3, [pc, #72]	; (8006bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8006b70:	689b      	ldr	r3, [r3, #8]
 8006b72:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	691b      	ldr	r3, [r3, #16]
 8006b7a:	00db      	lsls	r3, r3, #3
 8006b7c:	490e      	ldr	r1, [pc, #56]	; (8006bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8006b7e:	4313      	orrs	r3, r2
 8006b80:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006b82:	f000 f821 	bl	8006bc8 <HAL_RCC_GetSysClockFreq>
 8006b86:	4602      	mov	r2, r0
 8006b88:	4b0b      	ldr	r3, [pc, #44]	; (8006bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8006b8a:	689b      	ldr	r3, [r3, #8]
 8006b8c:	091b      	lsrs	r3, r3, #4
 8006b8e:	f003 030f 	and.w	r3, r3, #15
 8006b92:	490a      	ldr	r1, [pc, #40]	; (8006bbc <HAL_RCC_ClockConfig+0x1c0>)
 8006b94:	5ccb      	ldrb	r3, [r1, r3]
 8006b96:	fa22 f303 	lsr.w	r3, r2, r3
 8006b9a:	4a09      	ldr	r2, [pc, #36]	; (8006bc0 <HAL_RCC_ClockConfig+0x1c4>)
 8006b9c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006b9e:	4b09      	ldr	r3, [pc, #36]	; (8006bc4 <HAL_RCC_ClockConfig+0x1c8>)
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	4618      	mov	r0, r3
 8006ba4:	f7fd fa02 	bl	8003fac <HAL_InitTick>

  return HAL_OK;
 8006ba8:	2300      	movs	r3, #0
}
 8006baa:	4618      	mov	r0, r3
 8006bac:	3710      	adds	r7, #16
 8006bae:	46bd      	mov	sp, r7
 8006bb0:	bd80      	pop	{r7, pc}
 8006bb2:	bf00      	nop
 8006bb4:	40023c00 	.word	0x40023c00
 8006bb8:	40023800 	.word	0x40023800
 8006bbc:	08008cd8 	.word	0x08008cd8
 8006bc0:	200000fc 	.word	0x200000fc
 8006bc4:	2000018c 	.word	0x2000018c

08006bc8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006bc8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006bcc:	b094      	sub	sp, #80	; 0x50
 8006bce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006bd0:	2300      	movs	r3, #0
 8006bd2:	647b      	str	r3, [r7, #68]	; 0x44
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006bd8:	2300      	movs	r3, #0
 8006bda:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8006bdc:	2300      	movs	r3, #0
 8006bde:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006be0:	4b79      	ldr	r3, [pc, #484]	; (8006dc8 <HAL_RCC_GetSysClockFreq+0x200>)
 8006be2:	689b      	ldr	r3, [r3, #8]
 8006be4:	f003 030c 	and.w	r3, r3, #12
 8006be8:	2b08      	cmp	r3, #8
 8006bea:	d00d      	beq.n	8006c08 <HAL_RCC_GetSysClockFreq+0x40>
 8006bec:	2b08      	cmp	r3, #8
 8006bee:	f200 80e1 	bhi.w	8006db4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d002      	beq.n	8006bfc <HAL_RCC_GetSysClockFreq+0x34>
 8006bf6:	2b04      	cmp	r3, #4
 8006bf8:	d003      	beq.n	8006c02 <HAL_RCC_GetSysClockFreq+0x3a>
 8006bfa:	e0db      	b.n	8006db4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006bfc:	4b73      	ldr	r3, [pc, #460]	; (8006dcc <HAL_RCC_GetSysClockFreq+0x204>)
 8006bfe:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8006c00:	e0db      	b.n	8006dba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006c02:	4b73      	ldr	r3, [pc, #460]	; (8006dd0 <HAL_RCC_GetSysClockFreq+0x208>)
 8006c04:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006c06:	e0d8      	b.n	8006dba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006c08:	4b6f      	ldr	r3, [pc, #444]	; (8006dc8 <HAL_RCC_GetSysClockFreq+0x200>)
 8006c0a:	685b      	ldr	r3, [r3, #4]
 8006c0c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006c10:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006c12:	4b6d      	ldr	r3, [pc, #436]	; (8006dc8 <HAL_RCC_GetSysClockFreq+0x200>)
 8006c14:	685b      	ldr	r3, [r3, #4]
 8006c16:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d063      	beq.n	8006ce6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006c1e:	4b6a      	ldr	r3, [pc, #424]	; (8006dc8 <HAL_RCC_GetSysClockFreq+0x200>)
 8006c20:	685b      	ldr	r3, [r3, #4]
 8006c22:	099b      	lsrs	r3, r3, #6
 8006c24:	2200      	movs	r2, #0
 8006c26:	63bb      	str	r3, [r7, #56]	; 0x38
 8006c28:	63fa      	str	r2, [r7, #60]	; 0x3c
 8006c2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c30:	633b      	str	r3, [r7, #48]	; 0x30
 8006c32:	2300      	movs	r3, #0
 8006c34:	637b      	str	r3, [r7, #52]	; 0x34
 8006c36:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8006c3a:	4622      	mov	r2, r4
 8006c3c:	462b      	mov	r3, r5
 8006c3e:	f04f 0000 	mov.w	r0, #0
 8006c42:	f04f 0100 	mov.w	r1, #0
 8006c46:	0159      	lsls	r1, r3, #5
 8006c48:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006c4c:	0150      	lsls	r0, r2, #5
 8006c4e:	4602      	mov	r2, r0
 8006c50:	460b      	mov	r3, r1
 8006c52:	4621      	mov	r1, r4
 8006c54:	1a51      	subs	r1, r2, r1
 8006c56:	6139      	str	r1, [r7, #16]
 8006c58:	4629      	mov	r1, r5
 8006c5a:	eb63 0301 	sbc.w	r3, r3, r1
 8006c5e:	617b      	str	r3, [r7, #20]
 8006c60:	f04f 0200 	mov.w	r2, #0
 8006c64:	f04f 0300 	mov.w	r3, #0
 8006c68:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006c6c:	4659      	mov	r1, fp
 8006c6e:	018b      	lsls	r3, r1, #6
 8006c70:	4651      	mov	r1, sl
 8006c72:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006c76:	4651      	mov	r1, sl
 8006c78:	018a      	lsls	r2, r1, #6
 8006c7a:	4651      	mov	r1, sl
 8006c7c:	ebb2 0801 	subs.w	r8, r2, r1
 8006c80:	4659      	mov	r1, fp
 8006c82:	eb63 0901 	sbc.w	r9, r3, r1
 8006c86:	f04f 0200 	mov.w	r2, #0
 8006c8a:	f04f 0300 	mov.w	r3, #0
 8006c8e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006c92:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006c96:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006c9a:	4690      	mov	r8, r2
 8006c9c:	4699      	mov	r9, r3
 8006c9e:	4623      	mov	r3, r4
 8006ca0:	eb18 0303 	adds.w	r3, r8, r3
 8006ca4:	60bb      	str	r3, [r7, #8]
 8006ca6:	462b      	mov	r3, r5
 8006ca8:	eb49 0303 	adc.w	r3, r9, r3
 8006cac:	60fb      	str	r3, [r7, #12]
 8006cae:	f04f 0200 	mov.w	r2, #0
 8006cb2:	f04f 0300 	mov.w	r3, #0
 8006cb6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006cba:	4629      	mov	r1, r5
 8006cbc:	024b      	lsls	r3, r1, #9
 8006cbe:	4621      	mov	r1, r4
 8006cc0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006cc4:	4621      	mov	r1, r4
 8006cc6:	024a      	lsls	r2, r1, #9
 8006cc8:	4610      	mov	r0, r2
 8006cca:	4619      	mov	r1, r3
 8006ccc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006cce:	2200      	movs	r2, #0
 8006cd0:	62bb      	str	r3, [r7, #40]	; 0x28
 8006cd2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006cd4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006cd8:	f7f9 fada 	bl	8000290 <__aeabi_uldivmod>
 8006cdc:	4602      	mov	r2, r0
 8006cde:	460b      	mov	r3, r1
 8006ce0:	4613      	mov	r3, r2
 8006ce2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006ce4:	e058      	b.n	8006d98 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006ce6:	4b38      	ldr	r3, [pc, #224]	; (8006dc8 <HAL_RCC_GetSysClockFreq+0x200>)
 8006ce8:	685b      	ldr	r3, [r3, #4]
 8006cea:	099b      	lsrs	r3, r3, #6
 8006cec:	2200      	movs	r2, #0
 8006cee:	4618      	mov	r0, r3
 8006cf0:	4611      	mov	r1, r2
 8006cf2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006cf6:	623b      	str	r3, [r7, #32]
 8006cf8:	2300      	movs	r3, #0
 8006cfa:	627b      	str	r3, [r7, #36]	; 0x24
 8006cfc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006d00:	4642      	mov	r2, r8
 8006d02:	464b      	mov	r3, r9
 8006d04:	f04f 0000 	mov.w	r0, #0
 8006d08:	f04f 0100 	mov.w	r1, #0
 8006d0c:	0159      	lsls	r1, r3, #5
 8006d0e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006d12:	0150      	lsls	r0, r2, #5
 8006d14:	4602      	mov	r2, r0
 8006d16:	460b      	mov	r3, r1
 8006d18:	4641      	mov	r1, r8
 8006d1a:	ebb2 0a01 	subs.w	sl, r2, r1
 8006d1e:	4649      	mov	r1, r9
 8006d20:	eb63 0b01 	sbc.w	fp, r3, r1
 8006d24:	f04f 0200 	mov.w	r2, #0
 8006d28:	f04f 0300 	mov.w	r3, #0
 8006d2c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006d30:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006d34:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006d38:	ebb2 040a 	subs.w	r4, r2, sl
 8006d3c:	eb63 050b 	sbc.w	r5, r3, fp
 8006d40:	f04f 0200 	mov.w	r2, #0
 8006d44:	f04f 0300 	mov.w	r3, #0
 8006d48:	00eb      	lsls	r3, r5, #3
 8006d4a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006d4e:	00e2      	lsls	r2, r4, #3
 8006d50:	4614      	mov	r4, r2
 8006d52:	461d      	mov	r5, r3
 8006d54:	4643      	mov	r3, r8
 8006d56:	18e3      	adds	r3, r4, r3
 8006d58:	603b      	str	r3, [r7, #0]
 8006d5a:	464b      	mov	r3, r9
 8006d5c:	eb45 0303 	adc.w	r3, r5, r3
 8006d60:	607b      	str	r3, [r7, #4]
 8006d62:	f04f 0200 	mov.w	r2, #0
 8006d66:	f04f 0300 	mov.w	r3, #0
 8006d6a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006d6e:	4629      	mov	r1, r5
 8006d70:	028b      	lsls	r3, r1, #10
 8006d72:	4621      	mov	r1, r4
 8006d74:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006d78:	4621      	mov	r1, r4
 8006d7a:	028a      	lsls	r2, r1, #10
 8006d7c:	4610      	mov	r0, r2
 8006d7e:	4619      	mov	r1, r3
 8006d80:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006d82:	2200      	movs	r2, #0
 8006d84:	61bb      	str	r3, [r7, #24]
 8006d86:	61fa      	str	r2, [r7, #28]
 8006d88:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006d8c:	f7f9 fa80 	bl	8000290 <__aeabi_uldivmod>
 8006d90:	4602      	mov	r2, r0
 8006d92:	460b      	mov	r3, r1
 8006d94:	4613      	mov	r3, r2
 8006d96:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006d98:	4b0b      	ldr	r3, [pc, #44]	; (8006dc8 <HAL_RCC_GetSysClockFreq+0x200>)
 8006d9a:	685b      	ldr	r3, [r3, #4]
 8006d9c:	0c1b      	lsrs	r3, r3, #16
 8006d9e:	f003 0303 	and.w	r3, r3, #3
 8006da2:	3301      	adds	r3, #1
 8006da4:	005b      	lsls	r3, r3, #1
 8006da6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8006da8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006daa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006dac:	fbb2 f3f3 	udiv	r3, r2, r3
 8006db0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006db2:	e002      	b.n	8006dba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006db4:	4b05      	ldr	r3, [pc, #20]	; (8006dcc <HAL_RCC_GetSysClockFreq+0x204>)
 8006db6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006db8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006dba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8006dbc:	4618      	mov	r0, r3
 8006dbe:	3750      	adds	r7, #80	; 0x50
 8006dc0:	46bd      	mov	sp, r7
 8006dc2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006dc6:	bf00      	nop
 8006dc8:	40023800 	.word	0x40023800
 8006dcc:	00f42400 	.word	0x00f42400
 8006dd0:	007a1200 	.word	0x007a1200

08006dd4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006dd4:	b480      	push	{r7}
 8006dd6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006dd8:	4b03      	ldr	r3, [pc, #12]	; (8006de8 <HAL_RCC_GetHCLKFreq+0x14>)
 8006dda:	681b      	ldr	r3, [r3, #0]
}
 8006ddc:	4618      	mov	r0, r3
 8006dde:	46bd      	mov	sp, r7
 8006de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de4:	4770      	bx	lr
 8006de6:	bf00      	nop
 8006de8:	200000fc 	.word	0x200000fc

08006dec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006dec:	b580      	push	{r7, lr}
 8006dee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006df0:	f7ff fff0 	bl	8006dd4 <HAL_RCC_GetHCLKFreq>
 8006df4:	4602      	mov	r2, r0
 8006df6:	4b05      	ldr	r3, [pc, #20]	; (8006e0c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006df8:	689b      	ldr	r3, [r3, #8]
 8006dfa:	0a9b      	lsrs	r3, r3, #10
 8006dfc:	f003 0307 	and.w	r3, r3, #7
 8006e00:	4903      	ldr	r1, [pc, #12]	; (8006e10 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006e02:	5ccb      	ldrb	r3, [r1, r3]
 8006e04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006e08:	4618      	mov	r0, r3
 8006e0a:	bd80      	pop	{r7, pc}
 8006e0c:	40023800 	.word	0x40023800
 8006e10:	08008ce8 	.word	0x08008ce8

08006e14 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b086      	sub	sp, #24
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006e20:	2300      	movs	r3, #0
 8006e22:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	f003 0301 	and.w	r3, r3, #1
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d10b      	bne.n	8006e48 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d105      	bne.n	8006e48 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d075      	beq.n	8006f34 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006e48:	4b91      	ldr	r3, [pc, #580]	; (8007090 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8006e4a:	2200      	movs	r2, #0
 8006e4c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006e4e:	f7fd f8f1 	bl	8004034 <HAL_GetTick>
 8006e52:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006e54:	e008      	b.n	8006e68 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006e56:	f7fd f8ed 	bl	8004034 <HAL_GetTick>
 8006e5a:	4602      	mov	r2, r0
 8006e5c:	697b      	ldr	r3, [r7, #20]
 8006e5e:	1ad3      	subs	r3, r2, r3
 8006e60:	2b02      	cmp	r3, #2
 8006e62:	d901      	bls.n	8006e68 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006e64:	2303      	movs	r3, #3
 8006e66:	e189      	b.n	800717c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006e68:	4b8a      	ldr	r3, [pc, #552]	; (8007094 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d1f0      	bne.n	8006e56 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	f003 0301 	and.w	r3, r3, #1
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d009      	beq.n	8006e94 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	685b      	ldr	r3, [r3, #4]
 8006e84:	019a      	lsls	r2, r3, #6
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	689b      	ldr	r3, [r3, #8]
 8006e8a:	071b      	lsls	r3, r3, #28
 8006e8c:	4981      	ldr	r1, [pc, #516]	; (8007094 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006e8e:	4313      	orrs	r3, r2
 8006e90:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	f003 0302 	and.w	r3, r3, #2
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d01f      	beq.n	8006ee0 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006ea0:	4b7c      	ldr	r3, [pc, #496]	; (8007094 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006ea2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006ea6:	0f1b      	lsrs	r3, r3, #28
 8006ea8:	f003 0307 	and.w	r3, r3, #7
 8006eac:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	685b      	ldr	r3, [r3, #4]
 8006eb2:	019a      	lsls	r2, r3, #6
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	68db      	ldr	r3, [r3, #12]
 8006eb8:	061b      	lsls	r3, r3, #24
 8006eba:	431a      	orrs	r2, r3
 8006ebc:	693b      	ldr	r3, [r7, #16]
 8006ebe:	071b      	lsls	r3, r3, #28
 8006ec0:	4974      	ldr	r1, [pc, #464]	; (8007094 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006ec2:	4313      	orrs	r3, r2
 8006ec4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006ec8:	4b72      	ldr	r3, [pc, #456]	; (8007094 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006eca:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006ece:	f023 021f 	bic.w	r2, r3, #31
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	69db      	ldr	r3, [r3, #28]
 8006ed6:	3b01      	subs	r3, #1
 8006ed8:	496e      	ldr	r1, [pc, #440]	; (8007094 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006eda:	4313      	orrs	r3, r2
 8006edc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d00d      	beq.n	8006f08 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	685b      	ldr	r3, [r3, #4]
 8006ef0:	019a      	lsls	r2, r3, #6
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	68db      	ldr	r3, [r3, #12]
 8006ef6:	061b      	lsls	r3, r3, #24
 8006ef8:	431a      	orrs	r2, r3
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	689b      	ldr	r3, [r3, #8]
 8006efe:	071b      	lsls	r3, r3, #28
 8006f00:	4964      	ldr	r1, [pc, #400]	; (8007094 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006f02:	4313      	orrs	r3, r2
 8006f04:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006f08:	4b61      	ldr	r3, [pc, #388]	; (8007090 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8006f0a:	2201      	movs	r2, #1
 8006f0c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006f0e:	f7fd f891 	bl	8004034 <HAL_GetTick>
 8006f12:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006f14:	e008      	b.n	8006f28 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006f16:	f7fd f88d 	bl	8004034 <HAL_GetTick>
 8006f1a:	4602      	mov	r2, r0
 8006f1c:	697b      	ldr	r3, [r7, #20]
 8006f1e:	1ad3      	subs	r3, r2, r3
 8006f20:	2b02      	cmp	r3, #2
 8006f22:	d901      	bls.n	8006f28 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006f24:	2303      	movs	r3, #3
 8006f26:	e129      	b.n	800717c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006f28:	4b5a      	ldr	r3, [pc, #360]	; (8007094 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d0f0      	beq.n	8006f16 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	f003 0304 	and.w	r3, r3, #4
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d105      	bne.n	8006f4c <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d079      	beq.n	8007040 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006f4c:	4b52      	ldr	r3, [pc, #328]	; (8007098 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8006f4e:	2200      	movs	r2, #0
 8006f50:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006f52:	f7fd f86f 	bl	8004034 <HAL_GetTick>
 8006f56:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006f58:	e008      	b.n	8006f6c <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8006f5a:	f7fd f86b 	bl	8004034 <HAL_GetTick>
 8006f5e:	4602      	mov	r2, r0
 8006f60:	697b      	ldr	r3, [r7, #20]
 8006f62:	1ad3      	subs	r3, r2, r3
 8006f64:	2b02      	cmp	r3, #2
 8006f66:	d901      	bls.n	8006f6c <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006f68:	2303      	movs	r3, #3
 8006f6a:	e107      	b.n	800717c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006f6c:	4b49      	ldr	r3, [pc, #292]	; (8007094 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006f74:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006f78:	d0ef      	beq.n	8006f5a <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	f003 0304 	and.w	r3, r3, #4
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d020      	beq.n	8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006f86:	4b43      	ldr	r3, [pc, #268]	; (8007094 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006f88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f8c:	0f1b      	lsrs	r3, r3, #28
 8006f8e:	f003 0307 	and.w	r3, r3, #7
 8006f92:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	691b      	ldr	r3, [r3, #16]
 8006f98:	019a      	lsls	r2, r3, #6
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	695b      	ldr	r3, [r3, #20]
 8006f9e:	061b      	lsls	r3, r3, #24
 8006fa0:	431a      	orrs	r2, r3
 8006fa2:	693b      	ldr	r3, [r7, #16]
 8006fa4:	071b      	lsls	r3, r3, #28
 8006fa6:	493b      	ldr	r1, [pc, #236]	; (8007094 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006fa8:	4313      	orrs	r3, r2
 8006faa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006fae:	4b39      	ldr	r3, [pc, #228]	; (8007094 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006fb0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006fb4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	6a1b      	ldr	r3, [r3, #32]
 8006fbc:	3b01      	subs	r3, #1
 8006fbe:	021b      	lsls	r3, r3, #8
 8006fc0:	4934      	ldr	r1, [pc, #208]	; (8007094 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006fc2:	4313      	orrs	r3, r2
 8006fc4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	f003 0308 	and.w	r3, r3, #8
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d01e      	beq.n	8007012 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006fd4:	4b2f      	ldr	r3, [pc, #188]	; (8007094 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006fd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006fda:	0e1b      	lsrs	r3, r3, #24
 8006fdc:	f003 030f 	and.w	r3, r3, #15
 8006fe0:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	691b      	ldr	r3, [r3, #16]
 8006fe6:	019a      	lsls	r2, r3, #6
 8006fe8:	693b      	ldr	r3, [r7, #16]
 8006fea:	061b      	lsls	r3, r3, #24
 8006fec:	431a      	orrs	r2, r3
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	699b      	ldr	r3, [r3, #24]
 8006ff2:	071b      	lsls	r3, r3, #28
 8006ff4:	4927      	ldr	r1, [pc, #156]	; (8007094 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006ff6:	4313      	orrs	r3, r2
 8006ff8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006ffc:	4b25      	ldr	r3, [pc, #148]	; (8007094 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006ffe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007002:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800700a:	4922      	ldr	r1, [pc, #136]	; (8007094 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800700c:	4313      	orrs	r3, r2
 800700e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007012:	4b21      	ldr	r3, [pc, #132]	; (8007098 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8007014:	2201      	movs	r2, #1
 8007016:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007018:	f7fd f80c 	bl	8004034 <HAL_GetTick>
 800701c:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800701e:	e008      	b.n	8007032 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8007020:	f7fd f808 	bl	8004034 <HAL_GetTick>
 8007024:	4602      	mov	r2, r0
 8007026:	697b      	ldr	r3, [r7, #20]
 8007028:	1ad3      	subs	r3, r2, r3
 800702a:	2b02      	cmp	r3, #2
 800702c:	d901      	bls.n	8007032 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800702e:	2303      	movs	r3, #3
 8007030:	e0a4      	b.n	800717c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007032:	4b18      	ldr	r3, [pc, #96]	; (8007094 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800703a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800703e:	d1ef      	bne.n	8007020 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	f003 0320 	and.w	r3, r3, #32
 8007048:	2b00      	cmp	r3, #0
 800704a:	f000 808b 	beq.w	8007164 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800704e:	2300      	movs	r3, #0
 8007050:	60fb      	str	r3, [r7, #12]
 8007052:	4b10      	ldr	r3, [pc, #64]	; (8007094 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007056:	4a0f      	ldr	r2, [pc, #60]	; (8007094 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007058:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800705c:	6413      	str	r3, [r2, #64]	; 0x40
 800705e:	4b0d      	ldr	r3, [pc, #52]	; (8007094 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007062:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007066:	60fb      	str	r3, [r7, #12]
 8007068:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800706a:	4b0c      	ldr	r3, [pc, #48]	; (800709c <HAL_RCCEx_PeriphCLKConfig+0x288>)
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	4a0b      	ldr	r2, [pc, #44]	; (800709c <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8007070:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007074:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007076:	f7fc ffdd 	bl	8004034 <HAL_GetTick>
 800707a:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800707c:	e010      	b.n	80070a0 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800707e:	f7fc ffd9 	bl	8004034 <HAL_GetTick>
 8007082:	4602      	mov	r2, r0
 8007084:	697b      	ldr	r3, [r7, #20]
 8007086:	1ad3      	subs	r3, r2, r3
 8007088:	2b02      	cmp	r3, #2
 800708a:	d909      	bls.n	80070a0 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 800708c:	2303      	movs	r3, #3
 800708e:	e075      	b.n	800717c <HAL_RCCEx_PeriphCLKConfig+0x368>
 8007090:	42470068 	.word	0x42470068
 8007094:	40023800 	.word	0x40023800
 8007098:	42470070 	.word	0x42470070
 800709c:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80070a0:	4b38      	ldr	r3, [pc, #224]	; (8007184 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d0e8      	beq.n	800707e <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80070ac:	4b36      	ldr	r3, [pc, #216]	; (8007188 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80070ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80070b0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80070b4:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80070b6:	693b      	ldr	r3, [r7, #16]
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d02f      	beq.n	800711c <HAL_RCCEx_PeriphCLKConfig+0x308>
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070c0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80070c4:	693a      	ldr	r2, [r7, #16]
 80070c6:	429a      	cmp	r2, r3
 80070c8:	d028      	beq.n	800711c <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80070ca:	4b2f      	ldr	r3, [pc, #188]	; (8007188 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80070cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80070ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80070d2:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80070d4:	4b2d      	ldr	r3, [pc, #180]	; (800718c <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80070d6:	2201      	movs	r2, #1
 80070d8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80070da:	4b2c      	ldr	r3, [pc, #176]	; (800718c <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80070dc:	2200      	movs	r2, #0
 80070de:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80070e0:	4a29      	ldr	r2, [pc, #164]	; (8007188 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80070e2:	693b      	ldr	r3, [r7, #16]
 80070e4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80070e6:	4b28      	ldr	r3, [pc, #160]	; (8007188 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80070e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80070ea:	f003 0301 	and.w	r3, r3, #1
 80070ee:	2b01      	cmp	r3, #1
 80070f0:	d114      	bne.n	800711c <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80070f2:	f7fc ff9f 	bl	8004034 <HAL_GetTick>
 80070f6:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80070f8:	e00a      	b.n	8007110 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80070fa:	f7fc ff9b 	bl	8004034 <HAL_GetTick>
 80070fe:	4602      	mov	r2, r0
 8007100:	697b      	ldr	r3, [r7, #20]
 8007102:	1ad3      	subs	r3, r2, r3
 8007104:	f241 3288 	movw	r2, #5000	; 0x1388
 8007108:	4293      	cmp	r3, r2
 800710a:	d901      	bls.n	8007110 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 800710c:	2303      	movs	r3, #3
 800710e:	e035      	b.n	800717c <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007110:	4b1d      	ldr	r3, [pc, #116]	; (8007188 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007112:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007114:	f003 0302 	and.w	r3, r3, #2
 8007118:	2b00      	cmp	r3, #0
 800711a:	d0ee      	beq.n	80070fa <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007120:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007124:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007128:	d10d      	bne.n	8007146 <HAL_RCCEx_PeriphCLKConfig+0x332>
 800712a:	4b17      	ldr	r3, [pc, #92]	; (8007188 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800712c:	689b      	ldr	r3, [r3, #8]
 800712e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007136:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800713a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800713e:	4912      	ldr	r1, [pc, #72]	; (8007188 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007140:	4313      	orrs	r3, r2
 8007142:	608b      	str	r3, [r1, #8]
 8007144:	e005      	b.n	8007152 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8007146:	4b10      	ldr	r3, [pc, #64]	; (8007188 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007148:	689b      	ldr	r3, [r3, #8]
 800714a:	4a0f      	ldr	r2, [pc, #60]	; (8007188 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800714c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8007150:	6093      	str	r3, [r2, #8]
 8007152:	4b0d      	ldr	r3, [pc, #52]	; (8007188 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007154:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800715a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800715e:	490a      	ldr	r1, [pc, #40]	; (8007188 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007160:	4313      	orrs	r3, r2
 8007162:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f003 0310 	and.w	r3, r3, #16
 800716c:	2b00      	cmp	r3, #0
 800716e:	d004      	beq.n	800717a <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8007176:	4b06      	ldr	r3, [pc, #24]	; (8007190 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8007178:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800717a:	2300      	movs	r3, #0
}
 800717c:	4618      	mov	r0, r3
 800717e:	3718      	adds	r7, #24
 8007180:	46bd      	mov	sp, r7
 8007182:	bd80      	pop	{r7, pc}
 8007184:	40007000 	.word	0x40007000
 8007188:	40023800 	.word	0x40023800
 800718c:	42470e40 	.word	0x42470e40
 8007190:	424711e0 	.word	0x424711e0

08007194 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 8007194:	b580      	push	{r7, lr}
 8007196:	b082      	sub	sp, #8
 8007198:	af00      	add	r7, sp, #0
 800719a:	6078      	str	r0, [r7, #4]
 800719c:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d101      	bne.n	80071a8 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 80071a4:	2301      	movs	r3, #1
 80071a6:	e025      	b.n	80071f4 <HAL_SDRAM_Init+0x60>
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80071ae:	b2db      	uxtb	r3, r3
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d106      	bne.n	80071c2 <HAL_SDRAM_Init+0x2e>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2200      	movs	r2, #0
 80071b8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 80071bc:	6878      	ldr	r0, [r7, #4]
 80071be:	f000 f81d 	bl	80071fc <HAL_SDRAM_MspInit>
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	2202      	movs	r2, #2
 80071c6:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681a      	ldr	r2, [r3, #0]
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	3304      	adds	r3, #4
 80071d2:	4619      	mov	r1, r3
 80071d4:	4610      	mov	r0, r2
 80071d6:	f000 ff0f 	bl	8007ff8 <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	6818      	ldr	r0, [r3, #0]
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	685b      	ldr	r3, [r3, #4]
 80071e2:	461a      	mov	r2, r3
 80071e4:	6839      	ldr	r1, [r7, #0]
 80071e6:	f000 ff7a 	bl	80080de <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	2201      	movs	r2, #1
 80071ee:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;
 80071f2:	2300      	movs	r3, #0
}
 80071f4:	4618      	mov	r0, r3
 80071f6:	3708      	adds	r7, #8
 80071f8:	46bd      	mov	sp, r7
 80071fa:	bd80      	pop	{r7, pc}

080071fc <HAL_SDRAM_MspInit>:
  * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
  *                the configuration information for SDRAM module.
  * @retval None
  */
__weak void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef *hsdram)
{
 80071fc:	b480      	push	{r7}
 80071fe:	b083      	sub	sp, #12
 8007200:	af00      	add	r7, sp, #0
 8007202:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hsdram);
  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_SDRAM_MspInit could be implemented in the user file
   */ 
}
 8007204:	bf00      	nop
 8007206:	370c      	adds	r7, #12
 8007208:	46bd      	mov	sp, r7
 800720a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800720e:	4770      	bx	lr

08007210 <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8007210:	b580      	push	{r7, lr}
 8007212:	b084      	sub	sp, #16
 8007214:	af00      	add	r7, sp, #0
 8007216:	60f8      	str	r0, [r7, #12]
 8007218:	60b9      	str	r1, [r7, #8]
 800721a:	607a      	str	r2, [r7, #4]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8007222:	b2db      	uxtb	r3, r3
 8007224:	2b02      	cmp	r3, #2
 8007226:	d101      	bne.n	800722c <HAL_SDRAM_SendCommand+0x1c>
  {
    return HAL_BUSY;
 8007228:	2302      	movs	r3, #2
 800722a:	e018      	b.n	800725e <HAL_SDRAM_SendCommand+0x4e>
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	2202      	movs	r2, #2
 8007230:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	687a      	ldr	r2, [r7, #4]
 800723a:	68b9      	ldr	r1, [r7, #8]
 800723c:	4618      	mov	r0, r3
 800723e:	f000 ffcd 	bl	80081dc <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8007242:	68bb      	ldr	r3, [r7, #8]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	2b02      	cmp	r3, #2
 8007248:	d104      	bne.n	8007254 <HAL_SDRAM_SendCommand+0x44>
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	2205      	movs	r2, #5
 800724e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 8007252:	e003      	b.n	800725c <HAL_SDRAM_SendCommand+0x4c>
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	2201      	movs	r2, #1
 8007258:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  }
  
  return HAL_OK;  
 800725c:	2300      	movs	r3, #0
}
 800725e:	4618      	mov	r0, r3
 8007260:	3710      	adds	r7, #16
 8007262:	46bd      	mov	sp, r7
 8007264:	bd80      	pop	{r7, pc}

08007266 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8007266:	b580      	push	{r7, lr}
 8007268:	b082      	sub	sp, #8
 800726a:	af00      	add	r7, sp, #0
 800726c:	6078      	str	r0, [r7, #4]
 800726e:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8007276:	b2db      	uxtb	r3, r3
 8007278:	2b02      	cmp	r3, #2
 800727a:	d101      	bne.n	8007280 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 800727c:	2302      	movs	r3, #2
 800727e:	e00e      	b.n	800729e <HAL_SDRAM_ProgramRefreshRate+0x38>
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2202      	movs	r2, #2
 8007284:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	6839      	ldr	r1, [r7, #0]
 800728e:	4618      	mov	r0, r3
 8007290:	f000 ffe0 	bl	8008254 <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2201      	movs	r2, #1
 8007298:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;   
 800729c:	2300      	movs	r3, #0
}
 800729e:	4618      	mov	r0, r3
 80072a0:	3708      	adds	r7, #8
 80072a2:	46bd      	mov	sp, r7
 80072a4:	bd80      	pop	{r7, pc}

080072a6 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80072a6:	b580      	push	{r7, lr}
 80072a8:	b082      	sub	sp, #8
 80072aa:	af00      	add	r7, sp, #0
 80072ac:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d101      	bne.n	80072b8 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80072b4:	2301      	movs	r3, #1
 80072b6:	e05d      	b.n	8007374 <HAL_SPI_Init+0xce>
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80072be:	b2db      	uxtb	r3, r3
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d106      	bne.n	80072d2 <HAL_SPI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	2200      	movs	r2, #0
 80072c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80072cc:	6878      	ldr	r0, [r7, #4]
 80072ce:	f000 f87d 	bl	80073cc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	2202      	movs	r2, #2
 80072d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	681a      	ldr	r2, [r3, #0]
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80072e8:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	685a      	ldr	r2, [r3, #4]
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	689b      	ldr	r3, [r3, #8]
 80072f2:	431a      	orrs	r2, r3
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	68db      	ldr	r3, [r3, #12]
 80072f8:	431a      	orrs	r2, r3
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	691b      	ldr	r3, [r3, #16]
 80072fe:	431a      	orrs	r2, r3
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	695b      	ldr	r3, [r3, #20]
 8007304:	431a      	orrs	r2, r3
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	699b      	ldr	r3, [r3, #24]
 800730a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800730e:	431a      	orrs	r2, r3
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	69db      	ldr	r3, [r3, #28]
 8007314:	431a      	orrs	r2, r3
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	6a1b      	ldr	r3, [r3, #32]
 800731a:	ea42 0103 	orr.w	r1, r2, r3
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	430a      	orrs	r2, r1
 8007328:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	699b      	ldr	r3, [r3, #24]
 800732e:	0c1b      	lsrs	r3, r3, #16
 8007330:	f003 0104 	and.w	r1, r3, #4
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	430a      	orrs	r2, r1
 800733e:	605a      	str	r2, [r3, #4]

#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007344:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007348:	d104      	bne.n	8007354 <HAL_SPI_Init+0xae>
  {
    WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	687a      	ldr	r2, [r7, #4]
 8007350:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8007352:	611a      	str	r2, [r3, #16]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	69da      	ldr	r2, [r3, #28]
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007362:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	2200      	movs	r2, #0
 8007368:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	2201      	movs	r2, #1
 800736e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007372:	2300      	movs	r3, #0
}
 8007374:	4618      	mov	r0, r3
 8007376:	3708      	adds	r7, #8
 8007378:	46bd      	mov	sp, r7
 800737a:	bd80      	pop	{r7, pc}

0800737c <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 800737c:	b580      	push	{r7, lr}
 800737e:	b082      	sub	sp, #8
 8007380:	af00      	add	r7, sp, #0
 8007382:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	2b00      	cmp	r3, #0
 8007388:	d101      	bne.n	800738e <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 800738a:	2301      	movs	r3, #1
 800738c:	e01a      	b.n	80073c4 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	2202      	movs	r2, #2
 8007392:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	681a      	ldr	r2, [r3, #0]
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80073a4:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 80073a6:	6878      	ldr	r0, [r7, #4]
 80073a8:	f000 f81a 	bl	80073e0 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2200      	movs	r2, #0
 80073b0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	2200      	movs	r2, #0
 80073b6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	2200      	movs	r2, #0
 80073be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80073c2:	2300      	movs	r3, #0
}
 80073c4:	4618      	mov	r0, r3
 80073c6:	3708      	adds	r7, #8
 80073c8:	46bd      	mov	sp, r7
 80073ca:	bd80      	pop	{r7, pc}

080073cc <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 80073cc:	b480      	push	{r7}
 80073ce:	b083      	sub	sp, #12
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 80073d4:	bf00      	nop
 80073d6:	370c      	adds	r7, #12
 80073d8:	46bd      	mov	sp, r7
 80073da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073de:	4770      	bx	lr

080073e0 <HAL_SPI_MspDeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi)
{
 80073e0:	b480      	push	{r7}
 80073e2:	b083      	sub	sp, #12
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspDeInit should be implemented in the user file
   */
}
 80073e8:	bf00      	nop
 80073ea:	370c      	adds	r7, #12
 80073ec:	46bd      	mov	sp, r7
 80073ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f2:	4770      	bx	lr

080073f4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80073f4:	b580      	push	{r7, lr}
 80073f6:	b088      	sub	sp, #32
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	60f8      	str	r0, [r7, #12]
 80073fc:	60b9      	str	r1, [r7, #8]
 80073fe:	603b      	str	r3, [r7, #0]
 8007400:	4613      	mov	r3, r2
 8007402:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007404:	2300      	movs	r3, #0
 8007406:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800740e:	2b01      	cmp	r3, #1
 8007410:	d101      	bne.n	8007416 <HAL_SPI_Transmit+0x22>
 8007412:	2302      	movs	r3, #2
 8007414:	e140      	b.n	8007698 <HAL_SPI_Transmit+0x2a4>
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	2201      	movs	r2, #1
 800741a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800741e:	f7fc fe09 	bl	8004034 <HAL_GetTick>
 8007422:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007424:	88fb      	ldrh	r3, [r7, #6]
 8007426:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800742e:	b2db      	uxtb	r3, r3
 8007430:	2b01      	cmp	r3, #1
 8007432:	d002      	beq.n	800743a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007434:	2302      	movs	r3, #2
 8007436:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007438:	e125      	b.n	8007686 <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 800743a:	68bb      	ldr	r3, [r7, #8]
 800743c:	2b00      	cmp	r3, #0
 800743e:	d002      	beq.n	8007446 <HAL_SPI_Transmit+0x52>
 8007440:	88fb      	ldrh	r3, [r7, #6]
 8007442:	2b00      	cmp	r3, #0
 8007444:	d102      	bne.n	800744c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007446:	2301      	movs	r3, #1
 8007448:	77fb      	strb	r3, [r7, #31]
    goto error;
 800744a:	e11c      	b.n	8007686 <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	2203      	movs	r2, #3
 8007450:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	2200      	movs	r2, #0
 8007458:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	68ba      	ldr	r2, [r7, #8]
 800745e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	88fa      	ldrh	r2, [r7, #6]
 8007464:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	88fa      	ldrh	r2, [r7, #6]
 800746a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	2200      	movs	r2, #0
 8007470:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	2200      	movs	r2, #0
 8007476:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	2200      	movs	r2, #0
 800747c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	2200      	movs	r2, #0
 8007482:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	2200      	movs	r2, #0
 8007488:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	689b      	ldr	r3, [r3, #8]
 800748e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007492:	d107      	bne.n	80074a4 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	681a      	ldr	r2, [r3, #0]
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80074a2:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80074ac:	d10f      	bne.n	80074ce <HAL_SPI_Transmit+0xda>
  {
    SPI_RESET_CRC(hspi);
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	681a      	ldr	r2, [r3, #0]
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80074bc:	601a      	str	r2, [r3, #0]
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	681a      	ldr	r2, [r3, #0]
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80074cc:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074d8:	2b40      	cmp	r3, #64	; 0x40
 80074da:	d007      	beq.n	80074ec <HAL_SPI_Transmit+0xf8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	681a      	ldr	r2, [r3, #0]
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80074ea:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	68db      	ldr	r3, [r3, #12]
 80074f0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80074f4:	d14b      	bne.n	800758e <HAL_SPI_Transmit+0x19a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	685b      	ldr	r3, [r3, #4]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d002      	beq.n	8007504 <HAL_SPI_Transmit+0x110>
 80074fe:	8afb      	ldrh	r3, [r7, #22]
 8007500:	2b01      	cmp	r3, #1
 8007502:	d13e      	bne.n	8007582 <HAL_SPI_Transmit+0x18e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007508:	881a      	ldrh	r2, [r3, #0]
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007514:	1c9a      	adds	r2, r3, #2
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800751e:	b29b      	uxth	r3, r3
 8007520:	3b01      	subs	r3, #1
 8007522:	b29a      	uxth	r2, r3
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007528:	e02b      	b.n	8007582 <HAL_SPI_Transmit+0x18e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	689b      	ldr	r3, [r3, #8]
 8007530:	f003 0302 	and.w	r3, r3, #2
 8007534:	2b02      	cmp	r3, #2
 8007536:	d112      	bne.n	800755e <HAL_SPI_Transmit+0x16a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800753c:	881a      	ldrh	r2, [r3, #0]
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007548:	1c9a      	adds	r2, r3, #2
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007552:	b29b      	uxth	r3, r3
 8007554:	3b01      	subs	r3, #1
 8007556:	b29a      	uxth	r2, r3
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	86da      	strh	r2, [r3, #54]	; 0x36
 800755c:	e011      	b.n	8007582 <HAL_SPI_Transmit+0x18e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800755e:	f7fc fd69 	bl	8004034 <HAL_GetTick>
 8007562:	4602      	mov	r2, r0
 8007564:	69bb      	ldr	r3, [r7, #24]
 8007566:	1ad3      	subs	r3, r2, r3
 8007568:	683a      	ldr	r2, [r7, #0]
 800756a:	429a      	cmp	r2, r3
 800756c:	d803      	bhi.n	8007576 <HAL_SPI_Transmit+0x182>
 800756e:	683b      	ldr	r3, [r7, #0]
 8007570:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007574:	d102      	bne.n	800757c <HAL_SPI_Transmit+0x188>
 8007576:	683b      	ldr	r3, [r7, #0]
 8007578:	2b00      	cmp	r3, #0
 800757a:	d102      	bne.n	8007582 <HAL_SPI_Transmit+0x18e>
        {
          errorcode = HAL_TIMEOUT;
 800757c:	2303      	movs	r3, #3
 800757e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007580:	e081      	b.n	8007686 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007586:	b29b      	uxth	r3, r3
 8007588:	2b00      	cmp	r3, #0
 800758a:	d1ce      	bne.n	800752a <HAL_SPI_Transmit+0x136>
 800758c:	e04c      	b.n	8007628 <HAL_SPI_Transmit+0x234>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	685b      	ldr	r3, [r3, #4]
 8007592:	2b00      	cmp	r3, #0
 8007594:	d002      	beq.n	800759c <HAL_SPI_Transmit+0x1a8>
 8007596:	8afb      	ldrh	r3, [r7, #22]
 8007598:	2b01      	cmp	r3, #1
 800759a:	d140      	bne.n	800761e <HAL_SPI_Transmit+0x22a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	330c      	adds	r3, #12
 80075a6:	7812      	ldrb	r2, [r2, #0]
 80075a8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075ae:	1c5a      	adds	r2, r3, #1
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80075b8:	b29b      	uxth	r3, r3
 80075ba:	3b01      	subs	r3, #1
 80075bc:	b29a      	uxth	r2, r3
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80075c2:	e02c      	b.n	800761e <HAL_SPI_Transmit+0x22a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	689b      	ldr	r3, [r3, #8]
 80075ca:	f003 0302 	and.w	r3, r3, #2
 80075ce:	2b02      	cmp	r3, #2
 80075d0:	d113      	bne.n	80075fa <HAL_SPI_Transmit+0x206>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	330c      	adds	r3, #12
 80075dc:	7812      	ldrb	r2, [r2, #0]
 80075de:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075e4:	1c5a      	adds	r2, r3, #1
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80075ee:	b29b      	uxth	r3, r3
 80075f0:	3b01      	subs	r3, #1
 80075f2:	b29a      	uxth	r2, r3
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	86da      	strh	r2, [r3, #54]	; 0x36
 80075f8:	e011      	b.n	800761e <HAL_SPI_Transmit+0x22a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80075fa:	f7fc fd1b 	bl	8004034 <HAL_GetTick>
 80075fe:	4602      	mov	r2, r0
 8007600:	69bb      	ldr	r3, [r7, #24]
 8007602:	1ad3      	subs	r3, r2, r3
 8007604:	683a      	ldr	r2, [r7, #0]
 8007606:	429a      	cmp	r2, r3
 8007608:	d803      	bhi.n	8007612 <HAL_SPI_Transmit+0x21e>
 800760a:	683b      	ldr	r3, [r7, #0]
 800760c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007610:	d102      	bne.n	8007618 <HAL_SPI_Transmit+0x224>
 8007612:	683b      	ldr	r3, [r7, #0]
 8007614:	2b00      	cmp	r3, #0
 8007616:	d102      	bne.n	800761e <HAL_SPI_Transmit+0x22a>
        {
          errorcode = HAL_TIMEOUT;
 8007618:	2303      	movs	r3, #3
 800761a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800761c:	e033      	b.n	8007686 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007622:	b29b      	uxth	r3, r3
 8007624:	2b00      	cmp	r3, #0
 8007626:	d1cd      	bne.n	80075c4 <HAL_SPI_Transmit+0x1d0>
      }
    }
  }
#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800762c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007630:	d107      	bne.n	8007642 <HAL_SPI_Transmit+0x24e>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	681a      	ldr	r2, [r3, #0]
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007640:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007642:	69ba      	ldr	r2, [r7, #24]
 8007644:	6839      	ldr	r1, [r7, #0]
 8007646:	68f8      	ldr	r0, [r7, #12]
 8007648:	f000 fc94 	bl	8007f74 <SPI_EndRxTxTransaction>
 800764c:	4603      	mov	r3, r0
 800764e:	2b00      	cmp	r3, #0
 8007650:	d002      	beq.n	8007658 <HAL_SPI_Transmit+0x264>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	2220      	movs	r2, #32
 8007656:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	689b      	ldr	r3, [r3, #8]
 800765c:	2b00      	cmp	r3, #0
 800765e:	d10a      	bne.n	8007676 <HAL_SPI_Transmit+0x282>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007660:	2300      	movs	r3, #0
 8007662:	613b      	str	r3, [r7, #16]
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	68db      	ldr	r3, [r3, #12]
 800766a:	613b      	str	r3, [r7, #16]
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	689b      	ldr	r3, [r3, #8]
 8007672:	613b      	str	r3, [r7, #16]
 8007674:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800767a:	2b00      	cmp	r3, #0
 800767c:	d002      	beq.n	8007684 <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 800767e:	2301      	movs	r3, #1
 8007680:	77fb      	strb	r3, [r7, #31]
 8007682:	e000      	b.n	8007686 <HAL_SPI_Transmit+0x292>
  }

error:
 8007684:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	2201      	movs	r2, #1
 800768a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	2200      	movs	r2, #0
 8007692:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007696:	7ffb      	ldrb	r3, [r7, #31]
}
 8007698:	4618      	mov	r0, r3
 800769a:	3720      	adds	r7, #32
 800769c:	46bd      	mov	sp, r7
 800769e:	bd80      	pop	{r7, pc}

080076a0 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80076a0:	b580      	push	{r7, lr}
 80076a2:	b088      	sub	sp, #32
 80076a4:	af02      	add	r7, sp, #8
 80076a6:	60f8      	str	r0, [r7, #12]
 80076a8:	60b9      	str	r1, [r7, #8]
 80076aa:	603b      	str	r3, [r7, #0]
 80076ac:	4613      	mov	r3, r2
 80076ae:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80076b0:	2300      	movs	r3, #0
 80076b2:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	685b      	ldr	r3, [r3, #4]
 80076b8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80076bc:	d112      	bne.n	80076e4 <HAL_SPI_Receive+0x44>
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	689b      	ldr	r3, [r3, #8]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d10e      	bne.n	80076e4 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	2204      	movs	r2, #4
 80076ca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80076ce:	88fa      	ldrh	r2, [r7, #6]
 80076d0:	683b      	ldr	r3, [r7, #0]
 80076d2:	9300      	str	r3, [sp, #0]
 80076d4:	4613      	mov	r3, r2
 80076d6:	68ba      	ldr	r2, [r7, #8]
 80076d8:	68b9      	ldr	r1, [r7, #8]
 80076da:	68f8      	ldr	r0, [r7, #12]
 80076dc:	f000 f95f 	bl	800799e <HAL_SPI_TransmitReceive>
 80076e0:	4603      	mov	r3, r0
 80076e2:	e158      	b.n	8007996 <HAL_SPI_Receive+0x2f6>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80076ea:	2b01      	cmp	r3, #1
 80076ec:	d101      	bne.n	80076f2 <HAL_SPI_Receive+0x52>
 80076ee:	2302      	movs	r3, #2
 80076f0:	e151      	b.n	8007996 <HAL_SPI_Receive+0x2f6>
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	2201      	movs	r2, #1
 80076f6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80076fa:	f7fc fc9b 	bl	8004034 <HAL_GetTick>
 80076fe:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007706:	b2db      	uxtb	r3, r3
 8007708:	2b01      	cmp	r3, #1
 800770a:	d002      	beq.n	8007712 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800770c:	2302      	movs	r3, #2
 800770e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007710:	e138      	b.n	8007984 <HAL_SPI_Receive+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8007712:	68bb      	ldr	r3, [r7, #8]
 8007714:	2b00      	cmp	r3, #0
 8007716:	d002      	beq.n	800771e <HAL_SPI_Receive+0x7e>
 8007718:	88fb      	ldrh	r3, [r7, #6]
 800771a:	2b00      	cmp	r3, #0
 800771c:	d102      	bne.n	8007724 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800771e:	2301      	movs	r3, #1
 8007720:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007722:	e12f      	b.n	8007984 <HAL_SPI_Receive+0x2e4>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	2204      	movs	r2, #4
 8007728:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	2200      	movs	r2, #0
 8007730:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	68ba      	ldr	r2, [r7, #8]
 8007736:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	88fa      	ldrh	r2, [r7, #6]
 800773c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	88fa      	ldrh	r2, [r7, #6]
 8007742:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	2200      	movs	r2, #0
 8007748:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	2200      	movs	r2, #0
 800774e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	2200      	movs	r2, #0
 8007754:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	2200      	movs	r2, #0
 800775a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	2200      	movs	r2, #0
 8007760:	645a      	str	r2, [r3, #68]	; 0x44

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007766:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800776a:	d116      	bne.n	800779a <HAL_SPI_Receive+0xfa>
  {
    SPI_RESET_CRC(hspi);
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	681a      	ldr	r2, [r3, #0]
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800777a:	601a      	str	r2, [r3, #0]
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	681a      	ldr	r2, [r3, #0]
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800778a:	601a      	str	r2, [r3, #0]
    /* this is done to handle the CRCNEXT before the latest data */
    hspi->RxXferCount--;
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007790:	b29b      	uxth	r3, r3
 8007792:	3b01      	subs	r3, #1
 8007794:	b29a      	uxth	r2, r3
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	87da      	strh	r2, [r3, #62]	; 0x3e
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	689b      	ldr	r3, [r3, #8]
 800779e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80077a2:	d107      	bne.n	80077b4 <HAL_SPI_Receive+0x114>
  {
    SPI_1LINE_RX(hspi);
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	681a      	ldr	r2, [r3, #0]
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80077b2:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077be:	2b40      	cmp	r3, #64	; 0x40
 80077c0:	d007      	beq.n	80077d2 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	681a      	ldr	r2, [r3, #0]
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80077d0:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	68db      	ldr	r3, [r3, #12]
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d162      	bne.n	80078a0 <HAL_SPI_Receive+0x200>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80077da:	e02e      	b.n	800783a <HAL_SPI_Receive+0x19a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	689b      	ldr	r3, [r3, #8]
 80077e2:	f003 0301 	and.w	r3, r3, #1
 80077e6:	2b01      	cmp	r3, #1
 80077e8:	d115      	bne.n	8007816 <HAL_SPI_Receive+0x176>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	f103 020c 	add.w	r2, r3, #12
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077f6:	7812      	ldrb	r2, [r2, #0]
 80077f8:	b2d2      	uxtb	r2, r2
 80077fa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007800:	1c5a      	adds	r2, r3, #1
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800780a:	b29b      	uxth	r3, r3
 800780c:	3b01      	subs	r3, #1
 800780e:	b29a      	uxth	r2, r3
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007814:	e011      	b.n	800783a <HAL_SPI_Receive+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007816:	f7fc fc0d 	bl	8004034 <HAL_GetTick>
 800781a:	4602      	mov	r2, r0
 800781c:	693b      	ldr	r3, [r7, #16]
 800781e:	1ad3      	subs	r3, r2, r3
 8007820:	683a      	ldr	r2, [r7, #0]
 8007822:	429a      	cmp	r2, r3
 8007824:	d803      	bhi.n	800782e <HAL_SPI_Receive+0x18e>
 8007826:	683b      	ldr	r3, [r7, #0]
 8007828:	f1b3 3fff 	cmp.w	r3, #4294967295
 800782c:	d102      	bne.n	8007834 <HAL_SPI_Receive+0x194>
 800782e:	683b      	ldr	r3, [r7, #0]
 8007830:	2b00      	cmp	r3, #0
 8007832:	d102      	bne.n	800783a <HAL_SPI_Receive+0x19a>
        {
          errorcode = HAL_TIMEOUT;
 8007834:	2303      	movs	r3, #3
 8007836:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007838:	e0a4      	b.n	8007984 <HAL_SPI_Receive+0x2e4>
    while (hspi->RxXferCount > 0U)
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800783e:	b29b      	uxth	r3, r3
 8007840:	2b00      	cmp	r3, #0
 8007842:	d1cb      	bne.n	80077dc <HAL_SPI_Receive+0x13c>
 8007844:	e031      	b.n	80078aa <HAL_SPI_Receive+0x20a>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	689b      	ldr	r3, [r3, #8]
 800784c:	f003 0301 	and.w	r3, r3, #1
 8007850:	2b01      	cmp	r3, #1
 8007852:	d113      	bne.n	800787c <HAL_SPI_Receive+0x1dc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	68da      	ldr	r2, [r3, #12]
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800785e:	b292      	uxth	r2, r2
 8007860:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007866:	1c9a      	adds	r2, r3, #2
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007870:	b29b      	uxth	r3, r3
 8007872:	3b01      	subs	r3, #1
 8007874:	b29a      	uxth	r2, r3
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	87da      	strh	r2, [r3, #62]	; 0x3e
 800787a:	e011      	b.n	80078a0 <HAL_SPI_Receive+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800787c:	f7fc fbda 	bl	8004034 <HAL_GetTick>
 8007880:	4602      	mov	r2, r0
 8007882:	693b      	ldr	r3, [r7, #16]
 8007884:	1ad3      	subs	r3, r2, r3
 8007886:	683a      	ldr	r2, [r7, #0]
 8007888:	429a      	cmp	r2, r3
 800788a:	d803      	bhi.n	8007894 <HAL_SPI_Receive+0x1f4>
 800788c:	683b      	ldr	r3, [r7, #0]
 800788e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007892:	d102      	bne.n	800789a <HAL_SPI_Receive+0x1fa>
 8007894:	683b      	ldr	r3, [r7, #0]
 8007896:	2b00      	cmp	r3, #0
 8007898:	d102      	bne.n	80078a0 <HAL_SPI_Receive+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800789a:	2303      	movs	r3, #3
 800789c:	75fb      	strb	r3, [r7, #23]
          goto error;
 800789e:	e071      	b.n	8007984 <HAL_SPI_Receive+0x2e4>
    while (hspi->RxXferCount > 0U)
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80078a4:	b29b      	uxth	r3, r3
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d1cd      	bne.n	8007846 <HAL_SPI_Receive+0x1a6>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Handle the CRC Transmission */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80078b2:	d142      	bne.n	800793a <HAL_SPI_Receive+0x29a>
  {
    /* freeze the CRC before the latest data */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	681a      	ldr	r2, [r3, #0]
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80078c2:	601a      	str	r2, [r3, #0]

    /* Read the latest data */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 80078c4:	693b      	ldr	r3, [r7, #16]
 80078c6:	9300      	str	r3, [sp, #0]
 80078c8:	683b      	ldr	r3, [r7, #0]
 80078ca:	2201      	movs	r2, #1
 80078cc:	2101      	movs	r1, #1
 80078ce:	68f8      	ldr	r0, [r7, #12]
 80078d0:	f000 fa81 	bl	8007dd6 <SPI_WaitFlagStateUntilTimeout>
 80078d4:	4603      	mov	r3, r0
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d002      	beq.n	80078e0 <HAL_SPI_Receive+0x240>
    {
      /* the latest data has not been received */
      errorcode = HAL_TIMEOUT;
 80078da:	2303      	movs	r3, #3
 80078dc:	75fb      	strb	r3, [r7, #23]
      goto error;
 80078de:	e051      	b.n	8007984 <HAL_SPI_Receive+0x2e4>
    }

    /* Receive last data in 16 Bit mode */
    if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	68db      	ldr	r3, [r3, #12]
 80078e4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80078e8:	d107      	bne.n	80078fa <HAL_SPI_Receive+0x25a>
    {
      *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	68da      	ldr	r2, [r3, #12]
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078f4:	b292      	uxth	r2, r2
 80078f6:	801a      	strh	r2, [r3, #0]
 80078f8:	e008      	b.n	800790c <HAL_SPI_Receive+0x26c>
    }
    /* Receive last data in 8 Bit mode */
    else
    {
      (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	f103 020c 	add.w	r2, r3, #12
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007906:	7812      	ldrb	r2, [r2, #0]
 8007908:	b2d2      	uxtb	r2, r2
 800790a:	701a      	strb	r2, [r3, #0]
    }

    /* Wait the CRC data */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 800790c:	693b      	ldr	r3, [r7, #16]
 800790e:	9300      	str	r3, [sp, #0]
 8007910:	683b      	ldr	r3, [r7, #0]
 8007912:	2201      	movs	r2, #1
 8007914:	2101      	movs	r1, #1
 8007916:	68f8      	ldr	r0, [r7, #12]
 8007918:	f000 fa5d 	bl	8007dd6 <SPI_WaitFlagStateUntilTimeout>
 800791c:	4603      	mov	r3, r0
 800791e:	2b00      	cmp	r3, #0
 8007920:	d008      	beq.n	8007934 <HAL_SPI_Receive+0x294>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007926:	f043 0202 	orr.w	r2, r3, #2
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_TIMEOUT;
 800792e:	2303      	movs	r3, #3
 8007930:	75fb      	strb	r3, [r7, #23]
      goto error;
 8007932:	e027      	b.n	8007984 <HAL_SPI_Receive+0x2e4>
    }

    /* Read CRC to Flush DR and RXNE flag */
    READ_REG(hspi->Instance->DR);
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	68db      	ldr	r3, [r3, #12]
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800793a:	693a      	ldr	r2, [r7, #16]
 800793c:	6839      	ldr	r1, [r7, #0]
 800793e:	68f8      	ldr	r0, [r7, #12]
 8007940:	f000 fab3 	bl	8007eaa <SPI_EndRxTransaction>
 8007944:	4603      	mov	r3, r0
 8007946:	2b00      	cmp	r3, #0
 8007948:	d002      	beq.n	8007950 <HAL_SPI_Receive+0x2b0>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	2220      	movs	r2, #32
 800794e:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if (USE_SPI_CRC != 0U)
  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	689b      	ldr	r3, [r3, #8]
 8007956:	f003 0310 	and.w	r3, r3, #16
 800795a:	2b10      	cmp	r3, #16
 800795c:	d10a      	bne.n	8007974 <HAL_SPI_Receive+0x2d4>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007962:	f043 0202 	orr.w	r2, r3, #2
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8007972:	609a      	str	r2, [r3, #8]
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007978:	2b00      	cmp	r3, #0
 800797a:	d002      	beq.n	8007982 <HAL_SPI_Receive+0x2e2>
  {
    errorcode = HAL_ERROR;
 800797c:	2301      	movs	r3, #1
 800797e:	75fb      	strb	r3, [r7, #23]
 8007980:	e000      	b.n	8007984 <HAL_SPI_Receive+0x2e4>
  }

error :
 8007982:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	2201      	movs	r2, #1
 8007988:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	2200      	movs	r2, #0
 8007990:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007994:	7dfb      	ldrb	r3, [r7, #23]
}
 8007996:	4618      	mov	r0, r3
 8007998:	3718      	adds	r7, #24
 800799a:	46bd      	mov	sp, r7
 800799c:	bd80      	pop	{r7, pc}

0800799e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800799e:	b580      	push	{r7, lr}
 80079a0:	b08e      	sub	sp, #56	; 0x38
 80079a2:	af02      	add	r7, sp, #8
 80079a4:	60f8      	str	r0, [r7, #12]
 80079a6:	60b9      	str	r1, [r7, #8]
 80079a8:	607a      	str	r2, [r7, #4]
 80079aa:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80079ac:	2301      	movs	r3, #1
 80079ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80079b0:	2300      	movs	r3, #0
 80079b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80079bc:	2b01      	cmp	r3, #1
 80079be:	d101      	bne.n	80079c4 <HAL_SPI_TransmitReceive+0x26>
 80079c0:	2302      	movs	r3, #2
 80079c2:	e1f6      	b.n	8007db2 <HAL_SPI_TransmitReceive+0x414>
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	2201      	movs	r2, #1
 80079c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80079cc:	f7fc fb32 	bl	8004034 <HAL_GetTick>
 80079d0:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80079d8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	685b      	ldr	r3, [r3, #4]
 80079e0:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80079e2:	887b      	ldrh	r3, [r7, #2]
 80079e4:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80079e6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80079ea:	2b01      	cmp	r3, #1
 80079ec:	d00f      	beq.n	8007a0e <HAL_SPI_TransmitReceive+0x70>
 80079ee:	69fb      	ldr	r3, [r7, #28]
 80079f0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80079f4:	d107      	bne.n	8007a06 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	689b      	ldr	r3, [r3, #8]
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d103      	bne.n	8007a06 <HAL_SPI_TransmitReceive+0x68>
 80079fe:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007a02:	2b04      	cmp	r3, #4
 8007a04:	d003      	beq.n	8007a0e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8007a06:	2302      	movs	r3, #2
 8007a08:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007a0c:	e1c7      	b.n	8007d9e <HAL_SPI_TransmitReceive+0x400>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007a0e:	68bb      	ldr	r3, [r7, #8]
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d005      	beq.n	8007a20 <HAL_SPI_TransmitReceive+0x82>
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d002      	beq.n	8007a20 <HAL_SPI_TransmitReceive+0x82>
 8007a1a:	887b      	ldrh	r3, [r7, #2]
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d103      	bne.n	8007a28 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8007a20:	2301      	movs	r3, #1
 8007a22:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007a26:	e1ba      	b.n	8007d9e <HAL_SPI_TransmitReceive+0x400>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007a2e:	b2db      	uxtb	r3, r3
 8007a30:	2b04      	cmp	r3, #4
 8007a32:	d003      	beq.n	8007a3c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	2205      	movs	r2, #5
 8007a38:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	2200      	movs	r2, #0
 8007a40:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	687a      	ldr	r2, [r7, #4]
 8007a46:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	887a      	ldrh	r2, [r7, #2]
 8007a4c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	887a      	ldrh	r2, [r7, #2]
 8007a52:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	68ba      	ldr	r2, [r7, #8]
 8007a58:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	887a      	ldrh	r2, [r7, #2]
 8007a5e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	887a      	ldrh	r2, [r7, #2]
 8007a64:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	2200      	movs	r2, #0
 8007a6a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	2200      	movs	r2, #0
 8007a70:	645a      	str	r2, [r3, #68]	; 0x44

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a76:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007a7a:	d10f      	bne.n	8007a9c <HAL_SPI_TransmitReceive+0xfe>
  {
    SPI_RESET_CRC(hspi);
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	681a      	ldr	r2, [r3, #0]
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007a8a:	601a      	str	r2, [r3, #0]
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	681a      	ldr	r2, [r3, #0]
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007a9a:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007aa6:	2b40      	cmp	r3, #64	; 0x40
 8007aa8:	d007      	beq.n	8007aba <HAL_SPI_TransmitReceive+0x11c>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	681a      	ldr	r2, [r3, #0]
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007ab8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	68db      	ldr	r3, [r3, #12]
 8007abe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007ac2:	f040 808b 	bne.w	8007bdc <HAL_SPI_TransmitReceive+0x23e>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	685b      	ldr	r3, [r3, #4]
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d002      	beq.n	8007ad4 <HAL_SPI_TransmitReceive+0x136>
 8007ace:	8b7b      	ldrh	r3, [r7, #26]
 8007ad0:	2b01      	cmp	r3, #1
 8007ad2:	d178      	bne.n	8007bc6 <HAL_SPI_TransmitReceive+0x228>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ad8:	881a      	ldrh	r2, [r3, #0]
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ae4:	1c9a      	adds	r2, r3, #2
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007aee:	b29b      	uxth	r3, r3
 8007af0:	3b01      	subs	r3, #1
 8007af2:	b29a      	uxth	r2, r3
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007af8:	e065      	b.n	8007bc6 <HAL_SPI_TransmitReceive+0x228>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	689b      	ldr	r3, [r3, #8]
 8007b00:	f003 0302 	and.w	r3, r3, #2
 8007b04:	2b02      	cmp	r3, #2
 8007b06:	d12d      	bne.n	8007b64 <HAL_SPI_TransmitReceive+0x1c6>
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b0c:	b29b      	uxth	r3, r3
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d028      	beq.n	8007b64 <HAL_SPI_TransmitReceive+0x1c6>
 8007b12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b14:	2b01      	cmp	r3, #1
 8007b16:	d125      	bne.n	8007b64 <HAL_SPI_TransmitReceive+0x1c6>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b1c:	881a      	ldrh	r2, [r3, #0]
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b28:	1c9a      	adds	r2, r3, #2
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b32:	b29b      	uxth	r3, r3
 8007b34:	3b01      	subs	r3, #1
 8007b36:	b29a      	uxth	r2, r3
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007b3c:	2300      	movs	r3, #0
 8007b3e:	62fb      	str	r3, [r7, #44]	; 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b44:	b29b      	uxth	r3, r3
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d10c      	bne.n	8007b64 <HAL_SPI_TransmitReceive+0x1c6>
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b4e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007b52:	d107      	bne.n	8007b64 <HAL_SPI_TransmitReceive+0x1c6>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	681a      	ldr	r2, [r3, #0]
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007b62:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	689b      	ldr	r3, [r3, #8]
 8007b6a:	f003 0301 	and.w	r3, r3, #1
 8007b6e:	2b01      	cmp	r3, #1
 8007b70:	d119      	bne.n	8007ba6 <HAL_SPI_TransmitReceive+0x208>
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b76:	b29b      	uxth	r3, r3
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d014      	beq.n	8007ba6 <HAL_SPI_TransmitReceive+0x208>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	68da      	ldr	r2, [r3, #12]
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b86:	b292      	uxth	r2, r2
 8007b88:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b8e:	1c9a      	adds	r2, r3, #2
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b98:	b29b      	uxth	r3, r3
 8007b9a:	3b01      	subs	r3, #1
 8007b9c:	b29a      	uxth	r2, r3
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007ba2:	2301      	movs	r3, #1
 8007ba4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007ba6:	f7fc fa45 	bl	8004034 <HAL_GetTick>
 8007baa:	4602      	mov	r2, r0
 8007bac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bae:	1ad3      	subs	r3, r2, r3
 8007bb0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007bb2:	429a      	cmp	r2, r3
 8007bb4:	d807      	bhi.n	8007bc6 <HAL_SPI_TransmitReceive+0x228>
 8007bb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bbc:	d003      	beq.n	8007bc6 <HAL_SPI_TransmitReceive+0x228>
      {
        errorcode = HAL_TIMEOUT;
 8007bbe:	2303      	movs	r3, #3
 8007bc0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007bc4:	e0eb      	b.n	8007d9e <HAL_SPI_TransmitReceive+0x400>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007bca:	b29b      	uxth	r3, r3
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d194      	bne.n	8007afa <HAL_SPI_TransmitReceive+0x15c>
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007bd4:	b29b      	uxth	r3, r3
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d18f      	bne.n	8007afa <HAL_SPI_TransmitReceive+0x15c>
 8007bda:	e08e      	b.n	8007cfa <HAL_SPI_TransmitReceive+0x35c>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	685b      	ldr	r3, [r3, #4]
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d002      	beq.n	8007bea <HAL_SPI_TransmitReceive+0x24c>
 8007be4:	8b7b      	ldrh	r3, [r7, #26]
 8007be6:	2b01      	cmp	r3, #1
 8007be8:	d17d      	bne.n	8007ce6 <HAL_SPI_TransmitReceive+0x348>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	330c      	adds	r3, #12
 8007bf4:	7812      	ldrb	r2, [r2, #0]
 8007bf6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bfc:	1c5a      	adds	r2, r3, #1
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c06:	b29b      	uxth	r3, r3
 8007c08:	3b01      	subs	r3, #1
 8007c0a:	b29a      	uxth	r2, r3
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007c10:	e069      	b.n	8007ce6 <HAL_SPI_TransmitReceive+0x348>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	689b      	ldr	r3, [r3, #8]
 8007c18:	f003 0302 	and.w	r3, r3, #2
 8007c1c:	2b02      	cmp	r3, #2
 8007c1e:	d12e      	bne.n	8007c7e <HAL_SPI_TransmitReceive+0x2e0>
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c24:	b29b      	uxth	r3, r3
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d029      	beq.n	8007c7e <HAL_SPI_TransmitReceive+0x2e0>
 8007c2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c2c:	2b01      	cmp	r3, #1
 8007c2e:	d126      	bne.n	8007c7e <HAL_SPI_TransmitReceive+0x2e0>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	330c      	adds	r3, #12
 8007c3a:	7812      	ldrb	r2, [r2, #0]
 8007c3c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c42:	1c5a      	adds	r2, r3, #1
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c4c:	b29b      	uxth	r3, r3
 8007c4e:	3b01      	subs	r3, #1
 8007c50:	b29a      	uxth	r2, r3
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007c56:	2300      	movs	r3, #0
 8007c58:	62fb      	str	r3, [r7, #44]	; 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c5e:	b29b      	uxth	r3, r3
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d10c      	bne.n	8007c7e <HAL_SPI_TransmitReceive+0x2e0>
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c68:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007c6c:	d107      	bne.n	8007c7e <HAL_SPI_TransmitReceive+0x2e0>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	681a      	ldr	r2, [r3, #0]
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007c7c:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	689b      	ldr	r3, [r3, #8]
 8007c84:	f003 0301 	and.w	r3, r3, #1
 8007c88:	2b01      	cmp	r3, #1
 8007c8a:	d119      	bne.n	8007cc0 <HAL_SPI_TransmitReceive+0x322>
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007c90:	b29b      	uxth	r3, r3
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d014      	beq.n	8007cc0 <HAL_SPI_TransmitReceive+0x322>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	68da      	ldr	r2, [r3, #12]
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ca0:	b2d2      	uxtb	r2, r2
 8007ca2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ca8:	1c5a      	adds	r2, r3, #1
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007cb2:	b29b      	uxth	r3, r3
 8007cb4:	3b01      	subs	r3, #1
 8007cb6:	b29a      	uxth	r2, r3
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007cbc:	2301      	movs	r3, #1
 8007cbe:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007cc0:	f7fc f9b8 	bl	8004034 <HAL_GetTick>
 8007cc4:	4602      	mov	r2, r0
 8007cc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cc8:	1ad3      	subs	r3, r2, r3
 8007cca:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007ccc:	429a      	cmp	r2, r3
 8007cce:	d803      	bhi.n	8007cd8 <HAL_SPI_TransmitReceive+0x33a>
 8007cd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cd6:	d102      	bne.n	8007cde <HAL_SPI_TransmitReceive+0x340>
 8007cd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d103      	bne.n	8007ce6 <HAL_SPI_TransmitReceive+0x348>
      {
        errorcode = HAL_TIMEOUT;
 8007cde:	2303      	movs	r3, #3
 8007ce0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007ce4:	e05b      	b.n	8007d9e <HAL_SPI_TransmitReceive+0x400>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007cea:	b29b      	uxth	r3, r3
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d190      	bne.n	8007c12 <HAL_SPI_TransmitReceive+0x274>
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007cf4:	b29b      	uxth	r3, r3
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d18b      	bne.n	8007c12 <HAL_SPI_TransmitReceive+0x274>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Read CRC from DR to close CRC calculation process */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cfe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007d02:	d117      	bne.n	8007d34 <HAL_SPI_TransmitReceive+0x396>
  {
    /* Wait until TXE flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8007d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d06:	9300      	str	r3, [sp, #0]
 8007d08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d0a:	2201      	movs	r2, #1
 8007d0c:	2101      	movs	r1, #1
 8007d0e:	68f8      	ldr	r0, [r7, #12]
 8007d10:	f000 f861 	bl	8007dd6 <SPI_WaitFlagStateUntilTimeout>
 8007d14:	4603      	mov	r3, r0
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d009      	beq.n	8007d2e <HAL_SPI_TransmitReceive+0x390>
    {
      /* Error on the CRC reception */
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d1e:	f043 0202 	orr.w	r2, r3, #2
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_TIMEOUT;
 8007d26:	2303      	movs	r3, #3
 8007d28:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
      goto error;
 8007d2c:	e037      	b.n	8007d9e <HAL_SPI_TransmitReceive+0x400>
    }
    /* Read CRC */
    READ_REG(hspi->Instance->DR);
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	68db      	ldr	r3, [r3, #12]
  }

  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	689b      	ldr	r3, [r3, #8]
 8007d3a:	f003 0310 	and.w	r3, r3, #16
 8007d3e:	2b10      	cmp	r3, #16
 8007d40:	d10d      	bne.n	8007d5e <HAL_SPI_TransmitReceive+0x3c0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d46:	f043 0202 	orr.w	r2, r3, #2
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	655a      	str	r2, [r3, #84]	; 0x54
    /* Clear CRC Flag */
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8007d56:	609a      	str	r2, [r3, #8]

    errorcode = HAL_ERROR;
 8007d58:	2301      	movs	r3, #1
 8007d5a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007d5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007d60:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007d62:	68f8      	ldr	r0, [r7, #12]
 8007d64:	f000 f906 	bl	8007f74 <SPI_EndRxTxTransaction>
 8007d68:	4603      	mov	r3, r0
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d006      	beq.n	8007d7c <HAL_SPI_TransmitReceive+0x3de>
  {
    errorcode = HAL_ERROR;
 8007d6e:	2301      	movs	r3, #1
 8007d70:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	2220      	movs	r2, #32
 8007d78:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007d7a:	e010      	b.n	8007d9e <HAL_SPI_TransmitReceive+0x400>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	689b      	ldr	r3, [r3, #8]
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d10b      	bne.n	8007d9c <HAL_SPI_TransmitReceive+0x3fe>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007d84:	2300      	movs	r3, #0
 8007d86:	617b      	str	r3, [r7, #20]
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	68db      	ldr	r3, [r3, #12]
 8007d8e:	617b      	str	r3, [r7, #20]
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	689b      	ldr	r3, [r3, #8]
 8007d96:	617b      	str	r3, [r7, #20]
 8007d98:	697b      	ldr	r3, [r7, #20]
 8007d9a:	e000      	b.n	8007d9e <HAL_SPI_TransmitReceive+0x400>
  }

error :
 8007d9c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	2201      	movs	r2, #1
 8007da2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	2200      	movs	r2, #0
 8007daa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007dae:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8007db2:	4618      	mov	r0, r3
 8007db4:	3730      	adds	r7, #48	; 0x30
 8007db6:	46bd      	mov	sp, r7
 8007db8:	bd80      	pop	{r7, pc}

08007dba <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8007dba:	b480      	push	{r7}
 8007dbc:	b083      	sub	sp, #12
 8007dbe:	af00      	add	r7, sp, #0
 8007dc0:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007dc8:	b2db      	uxtb	r3, r3
}
 8007dca:	4618      	mov	r0, r3
 8007dcc:	370c      	adds	r7, #12
 8007dce:	46bd      	mov	sp, r7
 8007dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd4:	4770      	bx	lr

08007dd6 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007dd6:	b580      	push	{r7, lr}
 8007dd8:	b084      	sub	sp, #16
 8007dda:	af00      	add	r7, sp, #0
 8007ddc:	60f8      	str	r0, [r7, #12]
 8007dde:	60b9      	str	r1, [r7, #8]
 8007de0:	603b      	str	r3, [r7, #0]
 8007de2:	4613      	mov	r3, r2
 8007de4:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007de6:	e04c      	b.n	8007e82 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007de8:	683b      	ldr	r3, [r7, #0]
 8007dea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dee:	d048      	beq.n	8007e82 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8007df0:	f7fc f920 	bl	8004034 <HAL_GetTick>
 8007df4:	4602      	mov	r2, r0
 8007df6:	69bb      	ldr	r3, [r7, #24]
 8007df8:	1ad3      	subs	r3, r2, r3
 8007dfa:	683a      	ldr	r2, [r7, #0]
 8007dfc:	429a      	cmp	r2, r3
 8007dfe:	d902      	bls.n	8007e06 <SPI_WaitFlagStateUntilTimeout+0x30>
 8007e00:	683b      	ldr	r3, [r7, #0]
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d13d      	bne.n	8007e82 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	685a      	ldr	r2, [r3, #4]
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007e14:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	685b      	ldr	r3, [r3, #4]
 8007e1a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007e1e:	d111      	bne.n	8007e44 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	689b      	ldr	r3, [r3, #8]
 8007e24:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007e28:	d004      	beq.n	8007e34 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	689b      	ldr	r3, [r3, #8]
 8007e2e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007e32:	d107      	bne.n	8007e44 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	681a      	ldr	r2, [r3, #0]
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007e42:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e48:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007e4c:	d10f      	bne.n	8007e6e <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	681a      	ldr	r2, [r3, #0]
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007e5c:	601a      	str	r2, [r3, #0]
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	681a      	ldr	r2, [r3, #0]
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007e6c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	2201      	movs	r2, #1
 8007e72:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	2200      	movs	r2, #0
 8007e7a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007e7e:	2303      	movs	r3, #3
 8007e80:	e00f      	b.n	8007ea2 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	689a      	ldr	r2, [r3, #8]
 8007e88:	68bb      	ldr	r3, [r7, #8]
 8007e8a:	4013      	ands	r3, r2
 8007e8c:	68ba      	ldr	r2, [r7, #8]
 8007e8e:	429a      	cmp	r2, r3
 8007e90:	bf0c      	ite	eq
 8007e92:	2301      	moveq	r3, #1
 8007e94:	2300      	movne	r3, #0
 8007e96:	b2db      	uxtb	r3, r3
 8007e98:	461a      	mov	r2, r3
 8007e9a:	79fb      	ldrb	r3, [r7, #7]
 8007e9c:	429a      	cmp	r2, r3
 8007e9e:	d1a3      	bne.n	8007de8 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8007ea0:	2300      	movs	r3, #0
}
 8007ea2:	4618      	mov	r0, r3
 8007ea4:	3710      	adds	r7, #16
 8007ea6:	46bd      	mov	sp, r7
 8007ea8:	bd80      	pop	{r7, pc}

08007eaa <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007eaa:	b580      	push	{r7, lr}
 8007eac:	b086      	sub	sp, #24
 8007eae:	af02      	add	r7, sp, #8
 8007eb0:	60f8      	str	r0, [r7, #12]
 8007eb2:	60b9      	str	r1, [r7, #8]
 8007eb4:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	685b      	ldr	r3, [r3, #4]
 8007eba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007ebe:	d111      	bne.n	8007ee4 <SPI_EndRxTransaction+0x3a>
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	689b      	ldr	r3, [r3, #8]
 8007ec4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007ec8:	d004      	beq.n	8007ed4 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	689b      	ldr	r3, [r3, #8]
 8007ece:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007ed2:	d107      	bne.n	8007ee4 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	681a      	ldr	r2, [r3, #0]
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007ee2:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	685b      	ldr	r3, [r3, #4]
 8007ee8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007eec:	d12a      	bne.n	8007f44 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	689b      	ldr	r3, [r3, #8]
 8007ef2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007ef6:	d012      	beq.n	8007f1e <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	9300      	str	r3, [sp, #0]
 8007efc:	68bb      	ldr	r3, [r7, #8]
 8007efe:	2200      	movs	r2, #0
 8007f00:	2180      	movs	r1, #128	; 0x80
 8007f02:	68f8      	ldr	r0, [r7, #12]
 8007f04:	f7ff ff67 	bl	8007dd6 <SPI_WaitFlagStateUntilTimeout>
 8007f08:	4603      	mov	r3, r0
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d02d      	beq.n	8007f6a <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f12:	f043 0220 	orr.w	r2, r3, #32
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007f1a:	2303      	movs	r3, #3
 8007f1c:	e026      	b.n	8007f6c <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	9300      	str	r3, [sp, #0]
 8007f22:	68bb      	ldr	r3, [r7, #8]
 8007f24:	2200      	movs	r2, #0
 8007f26:	2101      	movs	r1, #1
 8007f28:	68f8      	ldr	r0, [r7, #12]
 8007f2a:	f7ff ff54 	bl	8007dd6 <SPI_WaitFlagStateUntilTimeout>
 8007f2e:	4603      	mov	r3, r0
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d01a      	beq.n	8007f6a <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f38:	f043 0220 	orr.w	r2, r3, #32
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007f40:	2303      	movs	r3, #3
 8007f42:	e013      	b.n	8007f6c <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	9300      	str	r3, [sp, #0]
 8007f48:	68bb      	ldr	r3, [r7, #8]
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	2101      	movs	r1, #1
 8007f4e:	68f8      	ldr	r0, [r7, #12]
 8007f50:	f7ff ff41 	bl	8007dd6 <SPI_WaitFlagStateUntilTimeout>
 8007f54:	4603      	mov	r3, r0
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d007      	beq.n	8007f6a <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f5e:	f043 0220 	orr.w	r2, r3, #32
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007f66:	2303      	movs	r3, #3
 8007f68:	e000      	b.n	8007f6c <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8007f6a:	2300      	movs	r3, #0
}
 8007f6c:	4618      	mov	r0, r3
 8007f6e:	3710      	adds	r7, #16
 8007f70:	46bd      	mov	sp, r7
 8007f72:	bd80      	pop	{r7, pc}

08007f74 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007f74:	b580      	push	{r7, lr}
 8007f76:	b088      	sub	sp, #32
 8007f78:	af02      	add	r7, sp, #8
 8007f7a:	60f8      	str	r0, [r7, #12]
 8007f7c:	60b9      	str	r1, [r7, #8]
 8007f7e:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007f80:	4b1b      	ldr	r3, [pc, #108]	; (8007ff0 <SPI_EndRxTxTransaction+0x7c>)
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	4a1b      	ldr	r2, [pc, #108]	; (8007ff4 <SPI_EndRxTxTransaction+0x80>)
 8007f86:	fba2 2303 	umull	r2, r3, r2, r3
 8007f8a:	0d5b      	lsrs	r3, r3, #21
 8007f8c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007f90:	fb02 f303 	mul.w	r3, r2, r3
 8007f94:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	685b      	ldr	r3, [r3, #4]
 8007f9a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007f9e:	d112      	bne.n	8007fc6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	9300      	str	r3, [sp, #0]
 8007fa4:	68bb      	ldr	r3, [r7, #8]
 8007fa6:	2200      	movs	r2, #0
 8007fa8:	2180      	movs	r1, #128	; 0x80
 8007faa:	68f8      	ldr	r0, [r7, #12]
 8007fac:	f7ff ff13 	bl	8007dd6 <SPI_WaitFlagStateUntilTimeout>
 8007fb0:	4603      	mov	r3, r0
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d016      	beq.n	8007fe4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007fba:	f043 0220 	orr.w	r2, r3, #32
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007fc2:	2303      	movs	r3, #3
 8007fc4:	e00f      	b.n	8007fe6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007fc6:	697b      	ldr	r3, [r7, #20]
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d00a      	beq.n	8007fe2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007fcc:	697b      	ldr	r3, [r7, #20]
 8007fce:	3b01      	subs	r3, #1
 8007fd0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	689b      	ldr	r3, [r3, #8]
 8007fd8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007fdc:	2b80      	cmp	r3, #128	; 0x80
 8007fde:	d0f2      	beq.n	8007fc6 <SPI_EndRxTxTransaction+0x52>
 8007fe0:	e000      	b.n	8007fe4 <SPI_EndRxTxTransaction+0x70>
        break;
 8007fe2:	bf00      	nop
  }

  return HAL_OK;
 8007fe4:	2300      	movs	r3, #0
}
 8007fe6:	4618      	mov	r0, r3
 8007fe8:	3718      	adds	r7, #24
 8007fea:	46bd      	mov	sp, r7
 8007fec:	bd80      	pop	{r7, pc}
 8007fee:	bf00      	nop
 8007ff0:	200000fc 	.word	0x200000fc
 8007ff4:	165e9f81 	.word	0x165e9f81

08007ff8 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8007ff8:	b480      	push	{r7}
 8007ffa:	b085      	sub	sp, #20
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	6078      	str	r0, [r7, #4]
 8008000:	6039      	str	r1, [r7, #0]
  uint32_t tmpr1 = 0U;
 8008002:	2300      	movs	r3, #0
 8008004:	60fb      	str	r3, [r7, #12]
  uint32_t tmpr2 = 0U;
 8008006:	2300      	movs	r3, #0
 8008008:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 800800a:	683b      	ldr	r3, [r7, #0]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	2b01      	cmp	r3, #1
 8008010:	d029      	beq.n	8008066 <FMC_SDRAM_Init+0x6e>
  {    
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800801e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008022:	60fb      	str	r3, [r7, #12]
                         FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                         FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
  
  
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8008024:	683b      	ldr	r3, [r7, #0]
 8008026:	685a      	ldr	r2, [r3, #4]
                                               Init->RowBitsNumber      |\
 8008028:	683b      	ldr	r3, [r7, #0]
 800802a:	689b      	ldr	r3, [r3, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800802c:	431a      	orrs	r2, r3
                                               Init->MemoryDataWidth    |\
 800802e:	683b      	ldr	r3, [r7, #0]
 8008030:	68db      	ldr	r3, [r3, #12]
                                               Init->RowBitsNumber      |\
 8008032:	431a      	orrs	r2, r3
                                               Init->InternalBankNumber |\
 8008034:	683b      	ldr	r3, [r7, #0]
 8008036:	691b      	ldr	r3, [r3, #16]
                                               Init->MemoryDataWidth    |\
 8008038:	431a      	orrs	r2, r3
                                               Init->CASLatency         |\
 800803a:	683b      	ldr	r3, [r7, #0]
 800803c:	695b      	ldr	r3, [r3, #20]
                                               Init->InternalBankNumber |\
 800803e:	431a      	orrs	r2, r3
                                               Init->WriteProtection    |\
 8008040:	683b      	ldr	r3, [r7, #0]
 8008042:	699b      	ldr	r3, [r3, #24]
                                               Init->CASLatency         |\
 8008044:	431a      	orrs	r2, r3
                                               Init->SDClockPeriod      |\
 8008046:	683b      	ldr	r3, [r7, #0]
 8008048:	69db      	ldr	r3, [r3, #28]
                                               Init->WriteProtection    |\
 800804a:	431a      	orrs	r2, r3
                                               Init->ReadBurst          |\
 800804c:	683b      	ldr	r3, [r7, #0]
 800804e:	6a1b      	ldr	r3, [r3, #32]
                                               Init->SDClockPeriod      |\
 8008050:	431a      	orrs	r2, r3
                                               Init->ReadPipeDelay
 8008052:	683b      	ldr	r3, [r7, #0]
 8008054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                               Init->ReadBurst          |\
 8008056:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8008058:	68fa      	ldr	r2, [r7, #12]
 800805a:	4313      	orrs	r3, r2
 800805c:	60fb      	str	r3, [r7, #12]
                                               );
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	68fa      	ldr	r2, [r7, #12]
 8008062:	601a      	str	r2, [r3, #0]
 8008064:	e034      	b.n	80080d0 <FMC_SDRAM_Init+0xd8>
  }
  else /* FMC_Bank2_SDRAM */                      
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008072:	60fb      	str	r3, [r7, #12]
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8008074:	683b      	ldr	r3, [r7, #0]
 8008076:	69da      	ldr	r2, [r3, #28]
                        Init->ReadBurst          |\
 8008078:	683b      	ldr	r3, [r7, #0]
 800807a:	6a1b      	ldr	r3, [r3, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800807c:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);  
 800807e:	683b      	ldr	r3, [r7, #0]
 8008080:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 8008082:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8008084:	68fa      	ldr	r2, [r7, #12]
 8008086:	4313      	orrs	r3, r2
 8008088:	60fb      	str	r3, [r7, #12]
    
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	685b      	ldr	r3, [r3, #4]
 800808e:	60bb      	str	r3, [r7, #8]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8008090:	68bb      	ldr	r3, [r7, #8]
 8008092:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8008096:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800809a:	60bb      	str	r3, [r7, #8]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800809c:	683b      	ldr	r3, [r7, #0]
 800809e:	685a      	ldr	r2, [r3, #4]
                       Init->RowBitsNumber      |\
 80080a0:	683b      	ldr	r3, [r7, #0]
 80080a2:	689b      	ldr	r3, [r3, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80080a4:	431a      	orrs	r2, r3
                       Init->MemoryDataWidth    |\
 80080a6:	683b      	ldr	r3, [r7, #0]
 80080a8:	68db      	ldr	r3, [r3, #12]
                       Init->RowBitsNumber      |\
 80080aa:	431a      	orrs	r2, r3
                       Init->InternalBankNumber |\
 80080ac:	683b      	ldr	r3, [r7, #0]
 80080ae:	691b      	ldr	r3, [r3, #16]
                       Init->MemoryDataWidth    |\
 80080b0:	431a      	orrs	r2, r3
                       Init->CASLatency         |\
 80080b2:	683b      	ldr	r3, [r7, #0]
 80080b4:	695b      	ldr	r3, [r3, #20]
                       Init->InternalBankNumber |\
 80080b6:	431a      	orrs	r2, r3
                       Init->WriteProtection);
 80080b8:	683b      	ldr	r3, [r7, #0]
 80080ba:	699b      	ldr	r3, [r3, #24]
                       Init->CASLatency         |\
 80080bc:	4313      	orrs	r3, r2
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80080be:	68ba      	ldr	r2, [r7, #8]
 80080c0:	4313      	orrs	r3, r2
 80080c2:	60bb      	str	r3, [r7, #8]

    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	68fa      	ldr	r2, [r7, #12]
 80080c8:	601a      	str	r2, [r3, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	68ba      	ldr	r2, [r7, #8]
 80080ce:	605a      	str	r2, [r3, #4]
  }  
  
  return HAL_OK;
 80080d0:	2300      	movs	r3, #0
}
 80080d2:	4618      	mov	r0, r3
 80080d4:	3714      	adds	r7, #20
 80080d6:	46bd      	mov	sp, r7
 80080d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080dc:	4770      	bx	lr

080080de <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80080de:	b480      	push	{r7}
 80080e0:	b087      	sub	sp, #28
 80080e2:	af00      	add	r7, sp, #0
 80080e4:	60f8      	str	r0, [r7, #12]
 80080e6:	60b9      	str	r1, [r7, #8]
 80080e8:	607a      	str	r2, [r7, #4]
  uint32_t tmpr1 = 0U;
 80080ea:	2300      	movs	r3, #0
 80080ec:	617b      	str	r3, [r7, #20]
  uint32_t tmpr2 = 0U;
 80080ee:	2300      	movs	r3, #0
 80080f0:	613b      	str	r3, [r7, #16]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	2b01      	cmp	r3, #1
 80080f6:	d02e      	beq.n	8008156 <FMC_SDRAM_Timing_Init+0x78>
  { 
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	689b      	ldr	r3, [r3, #8]
 80080fc:	617b      	str	r3, [r7, #20]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 80080fe:	697b      	ldr	r3, [r7, #20]
 8008100:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8008104:	617b      	str	r3, [r7, #20]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8008106:	68bb      	ldr	r3, [r7, #8]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 800810c:	68bb      	ldr	r3, [r7, #8]
 800810e:	685b      	ldr	r3, [r3, #4]
 8008110:	3b01      	subs	r3, #1
 8008112:	011b      	lsls	r3, r3, #4
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8008114:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 8008116:	68bb      	ldr	r3, [r7, #8]
 8008118:	689b      	ldr	r3, [r3, #8]
 800811a:	3b01      	subs	r3, #1
 800811c:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 800811e:	431a      	orrs	r2, r3
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 8008120:	68bb      	ldr	r3, [r7, #8]
 8008122:	68db      	ldr	r3, [r3, #12]
 8008124:	3b01      	subs	r3, #1
 8008126:	031b      	lsls	r3, r3, #12
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 8008128:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 800812a:	68bb      	ldr	r3, [r7, #8]
 800812c:	691b      	ldr	r3, [r3, #16]
 800812e:	3b01      	subs	r3, #1
 8008130:	041b      	lsls	r3, r3, #16
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 8008132:	431a      	orrs	r2, r3
                       (((Timing->RPDelay)-1U) << 20U)             |\
 8008134:	68bb      	ldr	r3, [r7, #8]
 8008136:	695b      	ldr	r3, [r3, #20]
 8008138:	3b01      	subs	r3, #1
 800813a:	051b      	lsls	r3, r3, #20
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 800813c:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U));
 800813e:	68bb      	ldr	r3, [r7, #8]
 8008140:	699b      	ldr	r3, [r3, #24]
 8008142:	3b01      	subs	r3, #1
 8008144:	061b      	lsls	r3, r3, #24
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8008146:	4313      	orrs	r3, r2
 8008148:	697a      	ldr	r2, [r7, #20]
 800814a:	4313      	orrs	r3, r2
 800814c:	617b      	str	r3, [r7, #20]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	697a      	ldr	r2, [r7, #20]
 8008152:	609a      	str	r2, [r3, #8]
 8008154:	e03b      	b.n	80081ce <FMC_SDRAM_Timing_Init+0xf0>
  }
   else /* FMC_Bank2_SDRAM */
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	689b      	ldr	r3, [r3, #8]
 800815a:	617b      	str	r3, [r7, #20]
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 800815c:	697b      	ldr	r3, [r7, #20]
 800815e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008162:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008166:	617b      	str	r3, [r7, #20]
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 8008168:	68bb      	ldr	r3, [r7, #8]
 800816a:	68db      	ldr	r3, [r3, #12]
 800816c:	3b01      	subs	r3, #1
 800816e:	031a      	lsls	r2, r3, #12
                        (((Timing->RPDelay)-1U) << 20U)); 
 8008170:	68bb      	ldr	r3, [r7, #8]
 8008172:	695b      	ldr	r3, [r3, #20]
 8008174:	3b01      	subs	r3, #1
 8008176:	051b      	lsls	r3, r3, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 8008178:	4313      	orrs	r3, r2
 800817a:	697a      	ldr	r2, [r7, #20]
 800817c:	4313      	orrs	r3, r2
 800817e:	617b      	str	r3, [r7, #20]
    
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	68db      	ldr	r3, [r3, #12]
 8008184:	613b      	str	r3, [r7, #16]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8008186:	693b      	ldr	r3, [r7, #16]
 8008188:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800818c:	613b      	str	r3, [r7, #16]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 800818e:	68bb      	ldr	r3, [r7, #8]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 8008194:	68bb      	ldr	r3, [r7, #8]
 8008196:	685b      	ldr	r3, [r3, #4]
 8008198:	3b01      	subs	r3, #1
 800819a:	011b      	lsls	r3, r3, #4
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 800819c:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 800819e:	68bb      	ldr	r3, [r7, #8]
 80081a0:	689b      	ldr	r3, [r3, #8]
 80081a2:	3b01      	subs	r3, #1
 80081a4:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 80081a6:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)     |\
 80081a8:	68bb      	ldr	r3, [r7, #8]
 80081aa:	691b      	ldr	r3, [r3, #16]
 80081ac:	3b01      	subs	r3, #1
 80081ae:	041b      	lsls	r3, r3, #16
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 80081b0:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U)));   
 80081b2:	68bb      	ldr	r3, [r7, #8]
 80081b4:	699b      	ldr	r3, [r3, #24]
 80081b6:	3b01      	subs	r3, #1
 80081b8:	061b      	lsls	r3, r3, #24
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 80081ba:	4313      	orrs	r3, r2
 80081bc:	693a      	ldr	r2, [r7, #16]
 80081be:	4313      	orrs	r3, r2
 80081c0:	613b      	str	r3, [r7, #16]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	697a      	ldr	r2, [r7, #20]
 80081c6:	609a      	str	r2, [r3, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	693a      	ldr	r2, [r7, #16]
 80081cc:	60da      	str	r2, [r3, #12]
  }
  return HAL_OK;
 80081ce:	2300      	movs	r3, #0
}
 80081d0:	4618      	mov	r0, r3
 80081d2:	371c      	adds	r7, #28
 80081d4:	46bd      	mov	sp, r7
 80081d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081da:	4770      	bx	lr

080081dc <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 80081dc:	b580      	push	{r7, lr}
 80081de:	b086      	sub	sp, #24
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	60f8      	str	r0, [r7, #12]
 80081e4:	60b9      	str	r1, [r7, #8]
 80081e6:	607a      	str	r2, [r7, #4]
  __IO uint32_t tmpr = 0U;
 80081e8:	2300      	movs	r3, #0
 80081ea:	613b      	str	r3, [r7, #16]
  uint32_t tickstart = 0U;
 80081ec:	2300      	movs	r3, #0
 80081ee:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 80081f0:	68bb      	ldr	r3, [r7, #8]
 80081f2:	681a      	ldr	r2, [r3, #0]
                    (Command->CommandTarget)                |\
 80081f4:	68bb      	ldr	r3, [r7, #8]
 80081f6:	685b      	ldr	r3, [r3, #4]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 80081f8:	431a      	orrs	r2, r3
                    (((Command->AutoRefreshNumber)-1U) << 5U) |\
 80081fa:	68bb      	ldr	r3, [r7, #8]
 80081fc:	689b      	ldr	r3, [r3, #8]
 80081fe:	3b01      	subs	r3, #1
 8008200:	015b      	lsls	r3, r3, #5
                    (Command->CommandTarget)                |\
 8008202:	431a      	orrs	r2, r3
                    ((Command->ModeRegisterDefinition) << 9U)
 8008204:	68bb      	ldr	r3, [r7, #8]
 8008206:	68db      	ldr	r3, [r3, #12]
 8008208:	025b      	lsls	r3, r3, #9
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800820a:	4313      	orrs	r3, r2
 800820c:	613b      	str	r3, [r7, #16]
                    );
    
  Device->SDCMR = tmpr;
 800820e:	693a      	ldr	r2, [r7, #16]
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	611a      	str	r2, [r3, #16]

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8008214:	f7fb ff0e 	bl	8004034 <HAL_GetTick>
 8008218:	6178      	str	r0, [r7, #20]

  /* Wait until command is send */
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 800821a:	e010      	b.n	800823e <FMC_SDRAM_SendCommand+0x62>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008222:	d00c      	beq.n	800823e <FMC_SDRAM_SendCommand+0x62>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	2b00      	cmp	r3, #0
 8008228:	d007      	beq.n	800823a <FMC_SDRAM_SendCommand+0x5e>
 800822a:	f7fb ff03 	bl	8004034 <HAL_GetTick>
 800822e:	4602      	mov	r2, r0
 8008230:	697b      	ldr	r3, [r7, #20]
 8008232:	1ad3      	subs	r3, r2, r3
 8008234:	687a      	ldr	r2, [r7, #4]
 8008236:	429a      	cmp	r2, r3
 8008238:	d201      	bcs.n	800823e <FMC_SDRAM_SendCommand+0x62>
      {
        return HAL_TIMEOUT;
 800823a:	2303      	movs	r3, #3
 800823c:	e006      	b.n	800824c <FMC_SDRAM_SendCommand+0x70>
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	699b      	ldr	r3, [r3, #24]
 8008242:	f003 0320 	and.w	r3, r3, #32
 8008246:	2b20      	cmp	r3, #32
 8008248:	d0e8      	beq.n	800821c <FMC_SDRAM_SendCommand+0x40>
      }
    }
  }

  return HAL_OK;
 800824a:	2300      	movs	r3, #0
}
 800824c:	4618      	mov	r0, r3
 800824e:	3718      	adds	r7, #24
 8008250:	46bd      	mov	sp, r7
 8008252:	bd80      	pop	{r7, pc}

08008254 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance  
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8008254:	b480      	push	{r7}
 8008256:	b083      	sub	sp, #12
 8008258:	af00      	add	r7, sp, #0
 800825a:	6078      	str	r0, [r7, #4]
 800825c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1U);
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	695a      	ldr	r2, [r3, #20]
 8008262:	683b      	ldr	r3, [r7, #0]
 8008264:	005b      	lsls	r3, r3, #1
 8008266:	431a      	orrs	r2, r3
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	615a      	str	r2, [r3, #20]
  
  return HAL_OK;   
 800826c:	2300      	movs	r3, #0
}
 800826e:	4618      	mov	r0, r3
 8008270:	370c      	adds	r7, #12
 8008272:	46bd      	mov	sp, r7
 8008274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008278:	4770      	bx	lr
	...

0800827c <sniprintf>:
 800827c:	b40c      	push	{r2, r3}
 800827e:	b530      	push	{r4, r5, lr}
 8008280:	4b17      	ldr	r3, [pc, #92]	; (80082e0 <sniprintf+0x64>)
 8008282:	1e0c      	subs	r4, r1, #0
 8008284:	681d      	ldr	r5, [r3, #0]
 8008286:	b09d      	sub	sp, #116	; 0x74
 8008288:	da08      	bge.n	800829c <sniprintf+0x20>
 800828a:	238b      	movs	r3, #139	; 0x8b
 800828c:	602b      	str	r3, [r5, #0]
 800828e:	f04f 30ff 	mov.w	r0, #4294967295
 8008292:	b01d      	add	sp, #116	; 0x74
 8008294:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008298:	b002      	add	sp, #8
 800829a:	4770      	bx	lr
 800829c:	f44f 7302 	mov.w	r3, #520	; 0x208
 80082a0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80082a4:	bf14      	ite	ne
 80082a6:	f104 33ff 	addne.w	r3, r4, #4294967295
 80082aa:	4623      	moveq	r3, r4
 80082ac:	9304      	str	r3, [sp, #16]
 80082ae:	9307      	str	r3, [sp, #28]
 80082b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80082b4:	9002      	str	r0, [sp, #8]
 80082b6:	9006      	str	r0, [sp, #24]
 80082b8:	f8ad 3016 	strh.w	r3, [sp, #22]
 80082bc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80082be:	ab21      	add	r3, sp, #132	; 0x84
 80082c0:	a902      	add	r1, sp, #8
 80082c2:	4628      	mov	r0, r5
 80082c4:	9301      	str	r3, [sp, #4]
 80082c6:	f000 f98d 	bl	80085e4 <_svfiprintf_r>
 80082ca:	1c43      	adds	r3, r0, #1
 80082cc:	bfbc      	itt	lt
 80082ce:	238b      	movlt	r3, #139	; 0x8b
 80082d0:	602b      	strlt	r3, [r5, #0]
 80082d2:	2c00      	cmp	r4, #0
 80082d4:	d0dd      	beq.n	8008292 <sniprintf+0x16>
 80082d6:	9b02      	ldr	r3, [sp, #8]
 80082d8:	2200      	movs	r2, #0
 80082da:	701a      	strb	r2, [r3, #0]
 80082dc:	e7d9      	b.n	8008292 <sniprintf+0x16>
 80082de:	bf00      	nop
 80082e0:	200001e0 	.word	0x200001e0

080082e4 <memset>:
 80082e4:	4402      	add	r2, r0
 80082e6:	4603      	mov	r3, r0
 80082e8:	4293      	cmp	r3, r2
 80082ea:	d100      	bne.n	80082ee <memset+0xa>
 80082ec:	4770      	bx	lr
 80082ee:	f803 1b01 	strb.w	r1, [r3], #1
 80082f2:	e7f9      	b.n	80082e8 <memset+0x4>

080082f4 <__libc_init_array>:
 80082f4:	b570      	push	{r4, r5, r6, lr}
 80082f6:	4d0d      	ldr	r5, [pc, #52]	; (800832c <__libc_init_array+0x38>)
 80082f8:	4c0d      	ldr	r4, [pc, #52]	; (8008330 <__libc_init_array+0x3c>)
 80082fa:	1b64      	subs	r4, r4, r5
 80082fc:	10a4      	asrs	r4, r4, #2
 80082fe:	2600      	movs	r6, #0
 8008300:	42a6      	cmp	r6, r4
 8008302:	d109      	bne.n	8008318 <__libc_init_array+0x24>
 8008304:	4d0b      	ldr	r5, [pc, #44]	; (8008334 <__libc_init_array+0x40>)
 8008306:	4c0c      	ldr	r4, [pc, #48]	; (8008338 <__libc_init_array+0x44>)
 8008308:	f000 fc78 	bl	8008bfc <_init>
 800830c:	1b64      	subs	r4, r4, r5
 800830e:	10a4      	asrs	r4, r4, #2
 8008310:	2600      	movs	r6, #0
 8008312:	42a6      	cmp	r6, r4
 8008314:	d105      	bne.n	8008322 <__libc_init_array+0x2e>
 8008316:	bd70      	pop	{r4, r5, r6, pc}
 8008318:	f855 3b04 	ldr.w	r3, [r5], #4
 800831c:	4798      	blx	r3
 800831e:	3601      	adds	r6, #1
 8008320:	e7ee      	b.n	8008300 <__libc_init_array+0xc>
 8008322:	f855 3b04 	ldr.w	r3, [r5], #4
 8008326:	4798      	blx	r3
 8008328:	3601      	adds	r6, #1
 800832a:	e7f2      	b.n	8008312 <__libc_init_array+0x1e>
 800832c:	0800b844 	.word	0x0800b844
 8008330:	0800b844 	.word	0x0800b844
 8008334:	0800b844 	.word	0x0800b844
 8008338:	0800b848 	.word	0x0800b848

0800833c <__retarget_lock_acquire_recursive>:
 800833c:	4770      	bx	lr

0800833e <__retarget_lock_release_recursive>:
 800833e:	4770      	bx	lr

08008340 <_free_r>:
 8008340:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008342:	2900      	cmp	r1, #0
 8008344:	d044      	beq.n	80083d0 <_free_r+0x90>
 8008346:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800834a:	9001      	str	r0, [sp, #4]
 800834c:	2b00      	cmp	r3, #0
 800834e:	f1a1 0404 	sub.w	r4, r1, #4
 8008352:	bfb8      	it	lt
 8008354:	18e4      	addlt	r4, r4, r3
 8008356:	f000 f8df 	bl	8008518 <__malloc_lock>
 800835a:	4a1e      	ldr	r2, [pc, #120]	; (80083d4 <_free_r+0x94>)
 800835c:	9801      	ldr	r0, [sp, #4]
 800835e:	6813      	ldr	r3, [r2, #0]
 8008360:	b933      	cbnz	r3, 8008370 <_free_r+0x30>
 8008362:	6063      	str	r3, [r4, #4]
 8008364:	6014      	str	r4, [r2, #0]
 8008366:	b003      	add	sp, #12
 8008368:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800836c:	f000 b8da 	b.w	8008524 <__malloc_unlock>
 8008370:	42a3      	cmp	r3, r4
 8008372:	d908      	bls.n	8008386 <_free_r+0x46>
 8008374:	6825      	ldr	r5, [r4, #0]
 8008376:	1961      	adds	r1, r4, r5
 8008378:	428b      	cmp	r3, r1
 800837a:	bf01      	itttt	eq
 800837c:	6819      	ldreq	r1, [r3, #0]
 800837e:	685b      	ldreq	r3, [r3, #4]
 8008380:	1949      	addeq	r1, r1, r5
 8008382:	6021      	streq	r1, [r4, #0]
 8008384:	e7ed      	b.n	8008362 <_free_r+0x22>
 8008386:	461a      	mov	r2, r3
 8008388:	685b      	ldr	r3, [r3, #4]
 800838a:	b10b      	cbz	r3, 8008390 <_free_r+0x50>
 800838c:	42a3      	cmp	r3, r4
 800838e:	d9fa      	bls.n	8008386 <_free_r+0x46>
 8008390:	6811      	ldr	r1, [r2, #0]
 8008392:	1855      	adds	r5, r2, r1
 8008394:	42a5      	cmp	r5, r4
 8008396:	d10b      	bne.n	80083b0 <_free_r+0x70>
 8008398:	6824      	ldr	r4, [r4, #0]
 800839a:	4421      	add	r1, r4
 800839c:	1854      	adds	r4, r2, r1
 800839e:	42a3      	cmp	r3, r4
 80083a0:	6011      	str	r1, [r2, #0]
 80083a2:	d1e0      	bne.n	8008366 <_free_r+0x26>
 80083a4:	681c      	ldr	r4, [r3, #0]
 80083a6:	685b      	ldr	r3, [r3, #4]
 80083a8:	6053      	str	r3, [r2, #4]
 80083aa:	440c      	add	r4, r1
 80083ac:	6014      	str	r4, [r2, #0]
 80083ae:	e7da      	b.n	8008366 <_free_r+0x26>
 80083b0:	d902      	bls.n	80083b8 <_free_r+0x78>
 80083b2:	230c      	movs	r3, #12
 80083b4:	6003      	str	r3, [r0, #0]
 80083b6:	e7d6      	b.n	8008366 <_free_r+0x26>
 80083b8:	6825      	ldr	r5, [r4, #0]
 80083ba:	1961      	adds	r1, r4, r5
 80083bc:	428b      	cmp	r3, r1
 80083be:	bf04      	itt	eq
 80083c0:	6819      	ldreq	r1, [r3, #0]
 80083c2:	685b      	ldreq	r3, [r3, #4]
 80083c4:	6063      	str	r3, [r4, #4]
 80083c6:	bf04      	itt	eq
 80083c8:	1949      	addeq	r1, r1, r5
 80083ca:	6021      	streq	r1, [r4, #0]
 80083cc:	6054      	str	r4, [r2, #4]
 80083ce:	e7ca      	b.n	8008366 <_free_r+0x26>
 80083d0:	b003      	add	sp, #12
 80083d2:	bd30      	pop	{r4, r5, pc}
 80083d4:	200007fc 	.word	0x200007fc

080083d8 <sbrk_aligned>:
 80083d8:	b570      	push	{r4, r5, r6, lr}
 80083da:	4e0e      	ldr	r6, [pc, #56]	; (8008414 <sbrk_aligned+0x3c>)
 80083dc:	460c      	mov	r4, r1
 80083de:	6831      	ldr	r1, [r6, #0]
 80083e0:	4605      	mov	r5, r0
 80083e2:	b911      	cbnz	r1, 80083ea <sbrk_aligned+0x12>
 80083e4:	f000 fba6 	bl	8008b34 <_sbrk_r>
 80083e8:	6030      	str	r0, [r6, #0]
 80083ea:	4621      	mov	r1, r4
 80083ec:	4628      	mov	r0, r5
 80083ee:	f000 fba1 	bl	8008b34 <_sbrk_r>
 80083f2:	1c43      	adds	r3, r0, #1
 80083f4:	d00a      	beq.n	800840c <sbrk_aligned+0x34>
 80083f6:	1cc4      	adds	r4, r0, #3
 80083f8:	f024 0403 	bic.w	r4, r4, #3
 80083fc:	42a0      	cmp	r0, r4
 80083fe:	d007      	beq.n	8008410 <sbrk_aligned+0x38>
 8008400:	1a21      	subs	r1, r4, r0
 8008402:	4628      	mov	r0, r5
 8008404:	f000 fb96 	bl	8008b34 <_sbrk_r>
 8008408:	3001      	adds	r0, #1
 800840a:	d101      	bne.n	8008410 <sbrk_aligned+0x38>
 800840c:	f04f 34ff 	mov.w	r4, #4294967295
 8008410:	4620      	mov	r0, r4
 8008412:	bd70      	pop	{r4, r5, r6, pc}
 8008414:	20000800 	.word	0x20000800

08008418 <_malloc_r>:
 8008418:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800841c:	1ccd      	adds	r5, r1, #3
 800841e:	f025 0503 	bic.w	r5, r5, #3
 8008422:	3508      	adds	r5, #8
 8008424:	2d0c      	cmp	r5, #12
 8008426:	bf38      	it	cc
 8008428:	250c      	movcc	r5, #12
 800842a:	2d00      	cmp	r5, #0
 800842c:	4607      	mov	r7, r0
 800842e:	db01      	blt.n	8008434 <_malloc_r+0x1c>
 8008430:	42a9      	cmp	r1, r5
 8008432:	d905      	bls.n	8008440 <_malloc_r+0x28>
 8008434:	230c      	movs	r3, #12
 8008436:	603b      	str	r3, [r7, #0]
 8008438:	2600      	movs	r6, #0
 800843a:	4630      	mov	r0, r6
 800843c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008440:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8008514 <_malloc_r+0xfc>
 8008444:	f000 f868 	bl	8008518 <__malloc_lock>
 8008448:	f8d8 3000 	ldr.w	r3, [r8]
 800844c:	461c      	mov	r4, r3
 800844e:	bb5c      	cbnz	r4, 80084a8 <_malloc_r+0x90>
 8008450:	4629      	mov	r1, r5
 8008452:	4638      	mov	r0, r7
 8008454:	f7ff ffc0 	bl	80083d8 <sbrk_aligned>
 8008458:	1c43      	adds	r3, r0, #1
 800845a:	4604      	mov	r4, r0
 800845c:	d155      	bne.n	800850a <_malloc_r+0xf2>
 800845e:	f8d8 4000 	ldr.w	r4, [r8]
 8008462:	4626      	mov	r6, r4
 8008464:	2e00      	cmp	r6, #0
 8008466:	d145      	bne.n	80084f4 <_malloc_r+0xdc>
 8008468:	2c00      	cmp	r4, #0
 800846a:	d048      	beq.n	80084fe <_malloc_r+0xe6>
 800846c:	6823      	ldr	r3, [r4, #0]
 800846e:	4631      	mov	r1, r6
 8008470:	4638      	mov	r0, r7
 8008472:	eb04 0903 	add.w	r9, r4, r3
 8008476:	f000 fb5d 	bl	8008b34 <_sbrk_r>
 800847a:	4581      	cmp	r9, r0
 800847c:	d13f      	bne.n	80084fe <_malloc_r+0xe6>
 800847e:	6821      	ldr	r1, [r4, #0]
 8008480:	1a6d      	subs	r5, r5, r1
 8008482:	4629      	mov	r1, r5
 8008484:	4638      	mov	r0, r7
 8008486:	f7ff ffa7 	bl	80083d8 <sbrk_aligned>
 800848a:	3001      	adds	r0, #1
 800848c:	d037      	beq.n	80084fe <_malloc_r+0xe6>
 800848e:	6823      	ldr	r3, [r4, #0]
 8008490:	442b      	add	r3, r5
 8008492:	6023      	str	r3, [r4, #0]
 8008494:	f8d8 3000 	ldr.w	r3, [r8]
 8008498:	2b00      	cmp	r3, #0
 800849a:	d038      	beq.n	800850e <_malloc_r+0xf6>
 800849c:	685a      	ldr	r2, [r3, #4]
 800849e:	42a2      	cmp	r2, r4
 80084a0:	d12b      	bne.n	80084fa <_malloc_r+0xe2>
 80084a2:	2200      	movs	r2, #0
 80084a4:	605a      	str	r2, [r3, #4]
 80084a6:	e00f      	b.n	80084c8 <_malloc_r+0xb0>
 80084a8:	6822      	ldr	r2, [r4, #0]
 80084aa:	1b52      	subs	r2, r2, r5
 80084ac:	d41f      	bmi.n	80084ee <_malloc_r+0xd6>
 80084ae:	2a0b      	cmp	r2, #11
 80084b0:	d917      	bls.n	80084e2 <_malloc_r+0xca>
 80084b2:	1961      	adds	r1, r4, r5
 80084b4:	42a3      	cmp	r3, r4
 80084b6:	6025      	str	r5, [r4, #0]
 80084b8:	bf18      	it	ne
 80084ba:	6059      	strne	r1, [r3, #4]
 80084bc:	6863      	ldr	r3, [r4, #4]
 80084be:	bf08      	it	eq
 80084c0:	f8c8 1000 	streq.w	r1, [r8]
 80084c4:	5162      	str	r2, [r4, r5]
 80084c6:	604b      	str	r3, [r1, #4]
 80084c8:	4638      	mov	r0, r7
 80084ca:	f104 060b 	add.w	r6, r4, #11
 80084ce:	f000 f829 	bl	8008524 <__malloc_unlock>
 80084d2:	f026 0607 	bic.w	r6, r6, #7
 80084d6:	1d23      	adds	r3, r4, #4
 80084d8:	1af2      	subs	r2, r6, r3
 80084da:	d0ae      	beq.n	800843a <_malloc_r+0x22>
 80084dc:	1b9b      	subs	r3, r3, r6
 80084de:	50a3      	str	r3, [r4, r2]
 80084e0:	e7ab      	b.n	800843a <_malloc_r+0x22>
 80084e2:	42a3      	cmp	r3, r4
 80084e4:	6862      	ldr	r2, [r4, #4]
 80084e6:	d1dd      	bne.n	80084a4 <_malloc_r+0x8c>
 80084e8:	f8c8 2000 	str.w	r2, [r8]
 80084ec:	e7ec      	b.n	80084c8 <_malloc_r+0xb0>
 80084ee:	4623      	mov	r3, r4
 80084f0:	6864      	ldr	r4, [r4, #4]
 80084f2:	e7ac      	b.n	800844e <_malloc_r+0x36>
 80084f4:	4634      	mov	r4, r6
 80084f6:	6876      	ldr	r6, [r6, #4]
 80084f8:	e7b4      	b.n	8008464 <_malloc_r+0x4c>
 80084fa:	4613      	mov	r3, r2
 80084fc:	e7cc      	b.n	8008498 <_malloc_r+0x80>
 80084fe:	230c      	movs	r3, #12
 8008500:	603b      	str	r3, [r7, #0]
 8008502:	4638      	mov	r0, r7
 8008504:	f000 f80e 	bl	8008524 <__malloc_unlock>
 8008508:	e797      	b.n	800843a <_malloc_r+0x22>
 800850a:	6025      	str	r5, [r4, #0]
 800850c:	e7dc      	b.n	80084c8 <_malloc_r+0xb0>
 800850e:	605b      	str	r3, [r3, #4]
 8008510:	deff      	udf	#255	; 0xff
 8008512:	bf00      	nop
 8008514:	200007fc 	.word	0x200007fc

08008518 <__malloc_lock>:
 8008518:	4801      	ldr	r0, [pc, #4]	; (8008520 <__malloc_lock+0x8>)
 800851a:	f7ff bf0f 	b.w	800833c <__retarget_lock_acquire_recursive>
 800851e:	bf00      	nop
 8008520:	200007f8 	.word	0x200007f8

08008524 <__malloc_unlock>:
 8008524:	4801      	ldr	r0, [pc, #4]	; (800852c <__malloc_unlock+0x8>)
 8008526:	f7ff bf0a 	b.w	800833e <__retarget_lock_release_recursive>
 800852a:	bf00      	nop
 800852c:	200007f8 	.word	0x200007f8

08008530 <__ssputs_r>:
 8008530:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008534:	688e      	ldr	r6, [r1, #8]
 8008536:	461f      	mov	r7, r3
 8008538:	42be      	cmp	r6, r7
 800853a:	680b      	ldr	r3, [r1, #0]
 800853c:	4682      	mov	sl, r0
 800853e:	460c      	mov	r4, r1
 8008540:	4690      	mov	r8, r2
 8008542:	d82c      	bhi.n	800859e <__ssputs_r+0x6e>
 8008544:	898a      	ldrh	r2, [r1, #12]
 8008546:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800854a:	d026      	beq.n	800859a <__ssputs_r+0x6a>
 800854c:	6965      	ldr	r5, [r4, #20]
 800854e:	6909      	ldr	r1, [r1, #16]
 8008550:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008554:	eba3 0901 	sub.w	r9, r3, r1
 8008558:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800855c:	1c7b      	adds	r3, r7, #1
 800855e:	444b      	add	r3, r9
 8008560:	106d      	asrs	r5, r5, #1
 8008562:	429d      	cmp	r5, r3
 8008564:	bf38      	it	cc
 8008566:	461d      	movcc	r5, r3
 8008568:	0553      	lsls	r3, r2, #21
 800856a:	d527      	bpl.n	80085bc <__ssputs_r+0x8c>
 800856c:	4629      	mov	r1, r5
 800856e:	f7ff ff53 	bl	8008418 <_malloc_r>
 8008572:	4606      	mov	r6, r0
 8008574:	b360      	cbz	r0, 80085d0 <__ssputs_r+0xa0>
 8008576:	6921      	ldr	r1, [r4, #16]
 8008578:	464a      	mov	r2, r9
 800857a:	f000 faeb 	bl	8008b54 <memcpy>
 800857e:	89a3      	ldrh	r3, [r4, #12]
 8008580:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008584:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008588:	81a3      	strh	r3, [r4, #12]
 800858a:	6126      	str	r6, [r4, #16]
 800858c:	6165      	str	r5, [r4, #20]
 800858e:	444e      	add	r6, r9
 8008590:	eba5 0509 	sub.w	r5, r5, r9
 8008594:	6026      	str	r6, [r4, #0]
 8008596:	60a5      	str	r5, [r4, #8]
 8008598:	463e      	mov	r6, r7
 800859a:	42be      	cmp	r6, r7
 800859c:	d900      	bls.n	80085a0 <__ssputs_r+0x70>
 800859e:	463e      	mov	r6, r7
 80085a0:	6820      	ldr	r0, [r4, #0]
 80085a2:	4632      	mov	r2, r6
 80085a4:	4641      	mov	r1, r8
 80085a6:	f000 faab 	bl	8008b00 <memmove>
 80085aa:	68a3      	ldr	r3, [r4, #8]
 80085ac:	1b9b      	subs	r3, r3, r6
 80085ae:	60a3      	str	r3, [r4, #8]
 80085b0:	6823      	ldr	r3, [r4, #0]
 80085b2:	4433      	add	r3, r6
 80085b4:	6023      	str	r3, [r4, #0]
 80085b6:	2000      	movs	r0, #0
 80085b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085bc:	462a      	mov	r2, r5
 80085be:	f000 fad7 	bl	8008b70 <_realloc_r>
 80085c2:	4606      	mov	r6, r0
 80085c4:	2800      	cmp	r0, #0
 80085c6:	d1e0      	bne.n	800858a <__ssputs_r+0x5a>
 80085c8:	6921      	ldr	r1, [r4, #16]
 80085ca:	4650      	mov	r0, sl
 80085cc:	f7ff feb8 	bl	8008340 <_free_r>
 80085d0:	230c      	movs	r3, #12
 80085d2:	f8ca 3000 	str.w	r3, [sl]
 80085d6:	89a3      	ldrh	r3, [r4, #12]
 80085d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80085dc:	81a3      	strh	r3, [r4, #12]
 80085de:	f04f 30ff 	mov.w	r0, #4294967295
 80085e2:	e7e9      	b.n	80085b8 <__ssputs_r+0x88>

080085e4 <_svfiprintf_r>:
 80085e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085e8:	4698      	mov	r8, r3
 80085ea:	898b      	ldrh	r3, [r1, #12]
 80085ec:	061b      	lsls	r3, r3, #24
 80085ee:	b09d      	sub	sp, #116	; 0x74
 80085f0:	4607      	mov	r7, r0
 80085f2:	460d      	mov	r5, r1
 80085f4:	4614      	mov	r4, r2
 80085f6:	d50e      	bpl.n	8008616 <_svfiprintf_r+0x32>
 80085f8:	690b      	ldr	r3, [r1, #16]
 80085fa:	b963      	cbnz	r3, 8008616 <_svfiprintf_r+0x32>
 80085fc:	2140      	movs	r1, #64	; 0x40
 80085fe:	f7ff ff0b 	bl	8008418 <_malloc_r>
 8008602:	6028      	str	r0, [r5, #0]
 8008604:	6128      	str	r0, [r5, #16]
 8008606:	b920      	cbnz	r0, 8008612 <_svfiprintf_r+0x2e>
 8008608:	230c      	movs	r3, #12
 800860a:	603b      	str	r3, [r7, #0]
 800860c:	f04f 30ff 	mov.w	r0, #4294967295
 8008610:	e0d0      	b.n	80087b4 <_svfiprintf_r+0x1d0>
 8008612:	2340      	movs	r3, #64	; 0x40
 8008614:	616b      	str	r3, [r5, #20]
 8008616:	2300      	movs	r3, #0
 8008618:	9309      	str	r3, [sp, #36]	; 0x24
 800861a:	2320      	movs	r3, #32
 800861c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008620:	f8cd 800c 	str.w	r8, [sp, #12]
 8008624:	2330      	movs	r3, #48	; 0x30
 8008626:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80087cc <_svfiprintf_r+0x1e8>
 800862a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800862e:	f04f 0901 	mov.w	r9, #1
 8008632:	4623      	mov	r3, r4
 8008634:	469a      	mov	sl, r3
 8008636:	f813 2b01 	ldrb.w	r2, [r3], #1
 800863a:	b10a      	cbz	r2, 8008640 <_svfiprintf_r+0x5c>
 800863c:	2a25      	cmp	r2, #37	; 0x25
 800863e:	d1f9      	bne.n	8008634 <_svfiprintf_r+0x50>
 8008640:	ebba 0b04 	subs.w	fp, sl, r4
 8008644:	d00b      	beq.n	800865e <_svfiprintf_r+0x7a>
 8008646:	465b      	mov	r3, fp
 8008648:	4622      	mov	r2, r4
 800864a:	4629      	mov	r1, r5
 800864c:	4638      	mov	r0, r7
 800864e:	f7ff ff6f 	bl	8008530 <__ssputs_r>
 8008652:	3001      	adds	r0, #1
 8008654:	f000 80a9 	beq.w	80087aa <_svfiprintf_r+0x1c6>
 8008658:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800865a:	445a      	add	r2, fp
 800865c:	9209      	str	r2, [sp, #36]	; 0x24
 800865e:	f89a 3000 	ldrb.w	r3, [sl]
 8008662:	2b00      	cmp	r3, #0
 8008664:	f000 80a1 	beq.w	80087aa <_svfiprintf_r+0x1c6>
 8008668:	2300      	movs	r3, #0
 800866a:	f04f 32ff 	mov.w	r2, #4294967295
 800866e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008672:	f10a 0a01 	add.w	sl, sl, #1
 8008676:	9304      	str	r3, [sp, #16]
 8008678:	9307      	str	r3, [sp, #28]
 800867a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800867e:	931a      	str	r3, [sp, #104]	; 0x68
 8008680:	4654      	mov	r4, sl
 8008682:	2205      	movs	r2, #5
 8008684:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008688:	4850      	ldr	r0, [pc, #320]	; (80087cc <_svfiprintf_r+0x1e8>)
 800868a:	f7f7 fdb1 	bl	80001f0 <memchr>
 800868e:	9a04      	ldr	r2, [sp, #16]
 8008690:	b9d8      	cbnz	r0, 80086ca <_svfiprintf_r+0xe6>
 8008692:	06d0      	lsls	r0, r2, #27
 8008694:	bf44      	itt	mi
 8008696:	2320      	movmi	r3, #32
 8008698:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800869c:	0711      	lsls	r1, r2, #28
 800869e:	bf44      	itt	mi
 80086a0:	232b      	movmi	r3, #43	; 0x2b
 80086a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80086a6:	f89a 3000 	ldrb.w	r3, [sl]
 80086aa:	2b2a      	cmp	r3, #42	; 0x2a
 80086ac:	d015      	beq.n	80086da <_svfiprintf_r+0xf6>
 80086ae:	9a07      	ldr	r2, [sp, #28]
 80086b0:	4654      	mov	r4, sl
 80086b2:	2000      	movs	r0, #0
 80086b4:	f04f 0c0a 	mov.w	ip, #10
 80086b8:	4621      	mov	r1, r4
 80086ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 80086be:	3b30      	subs	r3, #48	; 0x30
 80086c0:	2b09      	cmp	r3, #9
 80086c2:	d94d      	bls.n	8008760 <_svfiprintf_r+0x17c>
 80086c4:	b1b0      	cbz	r0, 80086f4 <_svfiprintf_r+0x110>
 80086c6:	9207      	str	r2, [sp, #28]
 80086c8:	e014      	b.n	80086f4 <_svfiprintf_r+0x110>
 80086ca:	eba0 0308 	sub.w	r3, r0, r8
 80086ce:	fa09 f303 	lsl.w	r3, r9, r3
 80086d2:	4313      	orrs	r3, r2
 80086d4:	9304      	str	r3, [sp, #16]
 80086d6:	46a2      	mov	sl, r4
 80086d8:	e7d2      	b.n	8008680 <_svfiprintf_r+0x9c>
 80086da:	9b03      	ldr	r3, [sp, #12]
 80086dc:	1d19      	adds	r1, r3, #4
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	9103      	str	r1, [sp, #12]
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	bfbb      	ittet	lt
 80086e6:	425b      	neglt	r3, r3
 80086e8:	f042 0202 	orrlt.w	r2, r2, #2
 80086ec:	9307      	strge	r3, [sp, #28]
 80086ee:	9307      	strlt	r3, [sp, #28]
 80086f0:	bfb8      	it	lt
 80086f2:	9204      	strlt	r2, [sp, #16]
 80086f4:	7823      	ldrb	r3, [r4, #0]
 80086f6:	2b2e      	cmp	r3, #46	; 0x2e
 80086f8:	d10c      	bne.n	8008714 <_svfiprintf_r+0x130>
 80086fa:	7863      	ldrb	r3, [r4, #1]
 80086fc:	2b2a      	cmp	r3, #42	; 0x2a
 80086fe:	d134      	bne.n	800876a <_svfiprintf_r+0x186>
 8008700:	9b03      	ldr	r3, [sp, #12]
 8008702:	1d1a      	adds	r2, r3, #4
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	9203      	str	r2, [sp, #12]
 8008708:	2b00      	cmp	r3, #0
 800870a:	bfb8      	it	lt
 800870c:	f04f 33ff 	movlt.w	r3, #4294967295
 8008710:	3402      	adds	r4, #2
 8008712:	9305      	str	r3, [sp, #20]
 8008714:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80087dc <_svfiprintf_r+0x1f8>
 8008718:	7821      	ldrb	r1, [r4, #0]
 800871a:	2203      	movs	r2, #3
 800871c:	4650      	mov	r0, sl
 800871e:	f7f7 fd67 	bl	80001f0 <memchr>
 8008722:	b138      	cbz	r0, 8008734 <_svfiprintf_r+0x150>
 8008724:	9b04      	ldr	r3, [sp, #16]
 8008726:	eba0 000a 	sub.w	r0, r0, sl
 800872a:	2240      	movs	r2, #64	; 0x40
 800872c:	4082      	lsls	r2, r0
 800872e:	4313      	orrs	r3, r2
 8008730:	3401      	adds	r4, #1
 8008732:	9304      	str	r3, [sp, #16]
 8008734:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008738:	4825      	ldr	r0, [pc, #148]	; (80087d0 <_svfiprintf_r+0x1ec>)
 800873a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800873e:	2206      	movs	r2, #6
 8008740:	f7f7 fd56 	bl	80001f0 <memchr>
 8008744:	2800      	cmp	r0, #0
 8008746:	d038      	beq.n	80087ba <_svfiprintf_r+0x1d6>
 8008748:	4b22      	ldr	r3, [pc, #136]	; (80087d4 <_svfiprintf_r+0x1f0>)
 800874a:	bb1b      	cbnz	r3, 8008794 <_svfiprintf_r+0x1b0>
 800874c:	9b03      	ldr	r3, [sp, #12]
 800874e:	3307      	adds	r3, #7
 8008750:	f023 0307 	bic.w	r3, r3, #7
 8008754:	3308      	adds	r3, #8
 8008756:	9303      	str	r3, [sp, #12]
 8008758:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800875a:	4433      	add	r3, r6
 800875c:	9309      	str	r3, [sp, #36]	; 0x24
 800875e:	e768      	b.n	8008632 <_svfiprintf_r+0x4e>
 8008760:	fb0c 3202 	mla	r2, ip, r2, r3
 8008764:	460c      	mov	r4, r1
 8008766:	2001      	movs	r0, #1
 8008768:	e7a6      	b.n	80086b8 <_svfiprintf_r+0xd4>
 800876a:	2300      	movs	r3, #0
 800876c:	3401      	adds	r4, #1
 800876e:	9305      	str	r3, [sp, #20]
 8008770:	4619      	mov	r1, r3
 8008772:	f04f 0c0a 	mov.w	ip, #10
 8008776:	4620      	mov	r0, r4
 8008778:	f810 2b01 	ldrb.w	r2, [r0], #1
 800877c:	3a30      	subs	r2, #48	; 0x30
 800877e:	2a09      	cmp	r2, #9
 8008780:	d903      	bls.n	800878a <_svfiprintf_r+0x1a6>
 8008782:	2b00      	cmp	r3, #0
 8008784:	d0c6      	beq.n	8008714 <_svfiprintf_r+0x130>
 8008786:	9105      	str	r1, [sp, #20]
 8008788:	e7c4      	b.n	8008714 <_svfiprintf_r+0x130>
 800878a:	fb0c 2101 	mla	r1, ip, r1, r2
 800878e:	4604      	mov	r4, r0
 8008790:	2301      	movs	r3, #1
 8008792:	e7f0      	b.n	8008776 <_svfiprintf_r+0x192>
 8008794:	ab03      	add	r3, sp, #12
 8008796:	9300      	str	r3, [sp, #0]
 8008798:	462a      	mov	r2, r5
 800879a:	4b0f      	ldr	r3, [pc, #60]	; (80087d8 <_svfiprintf_r+0x1f4>)
 800879c:	a904      	add	r1, sp, #16
 800879e:	4638      	mov	r0, r7
 80087a0:	f3af 8000 	nop.w
 80087a4:	1c42      	adds	r2, r0, #1
 80087a6:	4606      	mov	r6, r0
 80087a8:	d1d6      	bne.n	8008758 <_svfiprintf_r+0x174>
 80087aa:	89ab      	ldrh	r3, [r5, #12]
 80087ac:	065b      	lsls	r3, r3, #25
 80087ae:	f53f af2d 	bmi.w	800860c <_svfiprintf_r+0x28>
 80087b2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80087b4:	b01d      	add	sp, #116	; 0x74
 80087b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087ba:	ab03      	add	r3, sp, #12
 80087bc:	9300      	str	r3, [sp, #0]
 80087be:	462a      	mov	r2, r5
 80087c0:	4b05      	ldr	r3, [pc, #20]	; (80087d8 <_svfiprintf_r+0x1f4>)
 80087c2:	a904      	add	r1, sp, #16
 80087c4:	4638      	mov	r0, r7
 80087c6:	f000 f879 	bl	80088bc <_printf_i>
 80087ca:	e7eb      	b.n	80087a4 <_svfiprintf_r+0x1c0>
 80087cc:	0800b808 	.word	0x0800b808
 80087d0:	0800b812 	.word	0x0800b812
 80087d4:	00000000 	.word	0x00000000
 80087d8:	08008531 	.word	0x08008531
 80087dc:	0800b80e 	.word	0x0800b80e

080087e0 <_printf_common>:
 80087e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087e4:	4616      	mov	r6, r2
 80087e6:	4699      	mov	r9, r3
 80087e8:	688a      	ldr	r2, [r1, #8]
 80087ea:	690b      	ldr	r3, [r1, #16]
 80087ec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80087f0:	4293      	cmp	r3, r2
 80087f2:	bfb8      	it	lt
 80087f4:	4613      	movlt	r3, r2
 80087f6:	6033      	str	r3, [r6, #0]
 80087f8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80087fc:	4607      	mov	r7, r0
 80087fe:	460c      	mov	r4, r1
 8008800:	b10a      	cbz	r2, 8008806 <_printf_common+0x26>
 8008802:	3301      	adds	r3, #1
 8008804:	6033      	str	r3, [r6, #0]
 8008806:	6823      	ldr	r3, [r4, #0]
 8008808:	0699      	lsls	r1, r3, #26
 800880a:	bf42      	ittt	mi
 800880c:	6833      	ldrmi	r3, [r6, #0]
 800880e:	3302      	addmi	r3, #2
 8008810:	6033      	strmi	r3, [r6, #0]
 8008812:	6825      	ldr	r5, [r4, #0]
 8008814:	f015 0506 	ands.w	r5, r5, #6
 8008818:	d106      	bne.n	8008828 <_printf_common+0x48>
 800881a:	f104 0a19 	add.w	sl, r4, #25
 800881e:	68e3      	ldr	r3, [r4, #12]
 8008820:	6832      	ldr	r2, [r6, #0]
 8008822:	1a9b      	subs	r3, r3, r2
 8008824:	42ab      	cmp	r3, r5
 8008826:	dc26      	bgt.n	8008876 <_printf_common+0x96>
 8008828:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800882c:	1e13      	subs	r3, r2, #0
 800882e:	6822      	ldr	r2, [r4, #0]
 8008830:	bf18      	it	ne
 8008832:	2301      	movne	r3, #1
 8008834:	0692      	lsls	r2, r2, #26
 8008836:	d42b      	bmi.n	8008890 <_printf_common+0xb0>
 8008838:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800883c:	4649      	mov	r1, r9
 800883e:	4638      	mov	r0, r7
 8008840:	47c0      	blx	r8
 8008842:	3001      	adds	r0, #1
 8008844:	d01e      	beq.n	8008884 <_printf_common+0xa4>
 8008846:	6823      	ldr	r3, [r4, #0]
 8008848:	6922      	ldr	r2, [r4, #16]
 800884a:	f003 0306 	and.w	r3, r3, #6
 800884e:	2b04      	cmp	r3, #4
 8008850:	bf02      	ittt	eq
 8008852:	68e5      	ldreq	r5, [r4, #12]
 8008854:	6833      	ldreq	r3, [r6, #0]
 8008856:	1aed      	subeq	r5, r5, r3
 8008858:	68a3      	ldr	r3, [r4, #8]
 800885a:	bf0c      	ite	eq
 800885c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008860:	2500      	movne	r5, #0
 8008862:	4293      	cmp	r3, r2
 8008864:	bfc4      	itt	gt
 8008866:	1a9b      	subgt	r3, r3, r2
 8008868:	18ed      	addgt	r5, r5, r3
 800886a:	2600      	movs	r6, #0
 800886c:	341a      	adds	r4, #26
 800886e:	42b5      	cmp	r5, r6
 8008870:	d11a      	bne.n	80088a8 <_printf_common+0xc8>
 8008872:	2000      	movs	r0, #0
 8008874:	e008      	b.n	8008888 <_printf_common+0xa8>
 8008876:	2301      	movs	r3, #1
 8008878:	4652      	mov	r2, sl
 800887a:	4649      	mov	r1, r9
 800887c:	4638      	mov	r0, r7
 800887e:	47c0      	blx	r8
 8008880:	3001      	adds	r0, #1
 8008882:	d103      	bne.n	800888c <_printf_common+0xac>
 8008884:	f04f 30ff 	mov.w	r0, #4294967295
 8008888:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800888c:	3501      	adds	r5, #1
 800888e:	e7c6      	b.n	800881e <_printf_common+0x3e>
 8008890:	18e1      	adds	r1, r4, r3
 8008892:	1c5a      	adds	r2, r3, #1
 8008894:	2030      	movs	r0, #48	; 0x30
 8008896:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800889a:	4422      	add	r2, r4
 800889c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80088a0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80088a4:	3302      	adds	r3, #2
 80088a6:	e7c7      	b.n	8008838 <_printf_common+0x58>
 80088a8:	2301      	movs	r3, #1
 80088aa:	4622      	mov	r2, r4
 80088ac:	4649      	mov	r1, r9
 80088ae:	4638      	mov	r0, r7
 80088b0:	47c0      	blx	r8
 80088b2:	3001      	adds	r0, #1
 80088b4:	d0e6      	beq.n	8008884 <_printf_common+0xa4>
 80088b6:	3601      	adds	r6, #1
 80088b8:	e7d9      	b.n	800886e <_printf_common+0x8e>
	...

080088bc <_printf_i>:
 80088bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80088c0:	7e0f      	ldrb	r7, [r1, #24]
 80088c2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80088c4:	2f78      	cmp	r7, #120	; 0x78
 80088c6:	4691      	mov	r9, r2
 80088c8:	4680      	mov	r8, r0
 80088ca:	460c      	mov	r4, r1
 80088cc:	469a      	mov	sl, r3
 80088ce:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80088d2:	d807      	bhi.n	80088e4 <_printf_i+0x28>
 80088d4:	2f62      	cmp	r7, #98	; 0x62
 80088d6:	d80a      	bhi.n	80088ee <_printf_i+0x32>
 80088d8:	2f00      	cmp	r7, #0
 80088da:	f000 80d4 	beq.w	8008a86 <_printf_i+0x1ca>
 80088de:	2f58      	cmp	r7, #88	; 0x58
 80088e0:	f000 80c0 	beq.w	8008a64 <_printf_i+0x1a8>
 80088e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80088e8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80088ec:	e03a      	b.n	8008964 <_printf_i+0xa8>
 80088ee:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80088f2:	2b15      	cmp	r3, #21
 80088f4:	d8f6      	bhi.n	80088e4 <_printf_i+0x28>
 80088f6:	a101      	add	r1, pc, #4	; (adr r1, 80088fc <_printf_i+0x40>)
 80088f8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80088fc:	08008955 	.word	0x08008955
 8008900:	08008969 	.word	0x08008969
 8008904:	080088e5 	.word	0x080088e5
 8008908:	080088e5 	.word	0x080088e5
 800890c:	080088e5 	.word	0x080088e5
 8008910:	080088e5 	.word	0x080088e5
 8008914:	08008969 	.word	0x08008969
 8008918:	080088e5 	.word	0x080088e5
 800891c:	080088e5 	.word	0x080088e5
 8008920:	080088e5 	.word	0x080088e5
 8008924:	080088e5 	.word	0x080088e5
 8008928:	08008a6d 	.word	0x08008a6d
 800892c:	08008995 	.word	0x08008995
 8008930:	08008a27 	.word	0x08008a27
 8008934:	080088e5 	.word	0x080088e5
 8008938:	080088e5 	.word	0x080088e5
 800893c:	08008a8f 	.word	0x08008a8f
 8008940:	080088e5 	.word	0x080088e5
 8008944:	08008995 	.word	0x08008995
 8008948:	080088e5 	.word	0x080088e5
 800894c:	080088e5 	.word	0x080088e5
 8008950:	08008a2f 	.word	0x08008a2f
 8008954:	682b      	ldr	r3, [r5, #0]
 8008956:	1d1a      	adds	r2, r3, #4
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	602a      	str	r2, [r5, #0]
 800895c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008960:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008964:	2301      	movs	r3, #1
 8008966:	e09f      	b.n	8008aa8 <_printf_i+0x1ec>
 8008968:	6820      	ldr	r0, [r4, #0]
 800896a:	682b      	ldr	r3, [r5, #0]
 800896c:	0607      	lsls	r7, r0, #24
 800896e:	f103 0104 	add.w	r1, r3, #4
 8008972:	6029      	str	r1, [r5, #0]
 8008974:	d501      	bpl.n	800897a <_printf_i+0xbe>
 8008976:	681e      	ldr	r6, [r3, #0]
 8008978:	e003      	b.n	8008982 <_printf_i+0xc6>
 800897a:	0646      	lsls	r6, r0, #25
 800897c:	d5fb      	bpl.n	8008976 <_printf_i+0xba>
 800897e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8008982:	2e00      	cmp	r6, #0
 8008984:	da03      	bge.n	800898e <_printf_i+0xd2>
 8008986:	232d      	movs	r3, #45	; 0x2d
 8008988:	4276      	negs	r6, r6
 800898a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800898e:	485a      	ldr	r0, [pc, #360]	; (8008af8 <_printf_i+0x23c>)
 8008990:	230a      	movs	r3, #10
 8008992:	e012      	b.n	80089ba <_printf_i+0xfe>
 8008994:	682b      	ldr	r3, [r5, #0]
 8008996:	6820      	ldr	r0, [r4, #0]
 8008998:	1d19      	adds	r1, r3, #4
 800899a:	6029      	str	r1, [r5, #0]
 800899c:	0605      	lsls	r5, r0, #24
 800899e:	d501      	bpl.n	80089a4 <_printf_i+0xe8>
 80089a0:	681e      	ldr	r6, [r3, #0]
 80089a2:	e002      	b.n	80089aa <_printf_i+0xee>
 80089a4:	0641      	lsls	r1, r0, #25
 80089a6:	d5fb      	bpl.n	80089a0 <_printf_i+0xe4>
 80089a8:	881e      	ldrh	r6, [r3, #0]
 80089aa:	4853      	ldr	r0, [pc, #332]	; (8008af8 <_printf_i+0x23c>)
 80089ac:	2f6f      	cmp	r7, #111	; 0x6f
 80089ae:	bf0c      	ite	eq
 80089b0:	2308      	moveq	r3, #8
 80089b2:	230a      	movne	r3, #10
 80089b4:	2100      	movs	r1, #0
 80089b6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80089ba:	6865      	ldr	r5, [r4, #4]
 80089bc:	60a5      	str	r5, [r4, #8]
 80089be:	2d00      	cmp	r5, #0
 80089c0:	bfa2      	ittt	ge
 80089c2:	6821      	ldrge	r1, [r4, #0]
 80089c4:	f021 0104 	bicge.w	r1, r1, #4
 80089c8:	6021      	strge	r1, [r4, #0]
 80089ca:	b90e      	cbnz	r6, 80089d0 <_printf_i+0x114>
 80089cc:	2d00      	cmp	r5, #0
 80089ce:	d04b      	beq.n	8008a68 <_printf_i+0x1ac>
 80089d0:	4615      	mov	r5, r2
 80089d2:	fbb6 f1f3 	udiv	r1, r6, r3
 80089d6:	fb03 6711 	mls	r7, r3, r1, r6
 80089da:	5dc7      	ldrb	r7, [r0, r7]
 80089dc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80089e0:	4637      	mov	r7, r6
 80089e2:	42bb      	cmp	r3, r7
 80089e4:	460e      	mov	r6, r1
 80089e6:	d9f4      	bls.n	80089d2 <_printf_i+0x116>
 80089e8:	2b08      	cmp	r3, #8
 80089ea:	d10b      	bne.n	8008a04 <_printf_i+0x148>
 80089ec:	6823      	ldr	r3, [r4, #0]
 80089ee:	07de      	lsls	r6, r3, #31
 80089f0:	d508      	bpl.n	8008a04 <_printf_i+0x148>
 80089f2:	6923      	ldr	r3, [r4, #16]
 80089f4:	6861      	ldr	r1, [r4, #4]
 80089f6:	4299      	cmp	r1, r3
 80089f8:	bfde      	ittt	le
 80089fa:	2330      	movle	r3, #48	; 0x30
 80089fc:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008a00:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008a04:	1b52      	subs	r2, r2, r5
 8008a06:	6122      	str	r2, [r4, #16]
 8008a08:	f8cd a000 	str.w	sl, [sp]
 8008a0c:	464b      	mov	r3, r9
 8008a0e:	aa03      	add	r2, sp, #12
 8008a10:	4621      	mov	r1, r4
 8008a12:	4640      	mov	r0, r8
 8008a14:	f7ff fee4 	bl	80087e0 <_printf_common>
 8008a18:	3001      	adds	r0, #1
 8008a1a:	d14a      	bne.n	8008ab2 <_printf_i+0x1f6>
 8008a1c:	f04f 30ff 	mov.w	r0, #4294967295
 8008a20:	b004      	add	sp, #16
 8008a22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a26:	6823      	ldr	r3, [r4, #0]
 8008a28:	f043 0320 	orr.w	r3, r3, #32
 8008a2c:	6023      	str	r3, [r4, #0]
 8008a2e:	4833      	ldr	r0, [pc, #204]	; (8008afc <_printf_i+0x240>)
 8008a30:	2778      	movs	r7, #120	; 0x78
 8008a32:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008a36:	6823      	ldr	r3, [r4, #0]
 8008a38:	6829      	ldr	r1, [r5, #0]
 8008a3a:	061f      	lsls	r7, r3, #24
 8008a3c:	f851 6b04 	ldr.w	r6, [r1], #4
 8008a40:	d402      	bmi.n	8008a48 <_printf_i+0x18c>
 8008a42:	065f      	lsls	r7, r3, #25
 8008a44:	bf48      	it	mi
 8008a46:	b2b6      	uxthmi	r6, r6
 8008a48:	07df      	lsls	r7, r3, #31
 8008a4a:	bf48      	it	mi
 8008a4c:	f043 0320 	orrmi.w	r3, r3, #32
 8008a50:	6029      	str	r1, [r5, #0]
 8008a52:	bf48      	it	mi
 8008a54:	6023      	strmi	r3, [r4, #0]
 8008a56:	b91e      	cbnz	r6, 8008a60 <_printf_i+0x1a4>
 8008a58:	6823      	ldr	r3, [r4, #0]
 8008a5a:	f023 0320 	bic.w	r3, r3, #32
 8008a5e:	6023      	str	r3, [r4, #0]
 8008a60:	2310      	movs	r3, #16
 8008a62:	e7a7      	b.n	80089b4 <_printf_i+0xf8>
 8008a64:	4824      	ldr	r0, [pc, #144]	; (8008af8 <_printf_i+0x23c>)
 8008a66:	e7e4      	b.n	8008a32 <_printf_i+0x176>
 8008a68:	4615      	mov	r5, r2
 8008a6a:	e7bd      	b.n	80089e8 <_printf_i+0x12c>
 8008a6c:	682b      	ldr	r3, [r5, #0]
 8008a6e:	6826      	ldr	r6, [r4, #0]
 8008a70:	6961      	ldr	r1, [r4, #20]
 8008a72:	1d18      	adds	r0, r3, #4
 8008a74:	6028      	str	r0, [r5, #0]
 8008a76:	0635      	lsls	r5, r6, #24
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	d501      	bpl.n	8008a80 <_printf_i+0x1c4>
 8008a7c:	6019      	str	r1, [r3, #0]
 8008a7e:	e002      	b.n	8008a86 <_printf_i+0x1ca>
 8008a80:	0670      	lsls	r0, r6, #25
 8008a82:	d5fb      	bpl.n	8008a7c <_printf_i+0x1c0>
 8008a84:	8019      	strh	r1, [r3, #0]
 8008a86:	2300      	movs	r3, #0
 8008a88:	6123      	str	r3, [r4, #16]
 8008a8a:	4615      	mov	r5, r2
 8008a8c:	e7bc      	b.n	8008a08 <_printf_i+0x14c>
 8008a8e:	682b      	ldr	r3, [r5, #0]
 8008a90:	1d1a      	adds	r2, r3, #4
 8008a92:	602a      	str	r2, [r5, #0]
 8008a94:	681d      	ldr	r5, [r3, #0]
 8008a96:	6862      	ldr	r2, [r4, #4]
 8008a98:	2100      	movs	r1, #0
 8008a9a:	4628      	mov	r0, r5
 8008a9c:	f7f7 fba8 	bl	80001f0 <memchr>
 8008aa0:	b108      	cbz	r0, 8008aa6 <_printf_i+0x1ea>
 8008aa2:	1b40      	subs	r0, r0, r5
 8008aa4:	6060      	str	r0, [r4, #4]
 8008aa6:	6863      	ldr	r3, [r4, #4]
 8008aa8:	6123      	str	r3, [r4, #16]
 8008aaa:	2300      	movs	r3, #0
 8008aac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008ab0:	e7aa      	b.n	8008a08 <_printf_i+0x14c>
 8008ab2:	6923      	ldr	r3, [r4, #16]
 8008ab4:	462a      	mov	r2, r5
 8008ab6:	4649      	mov	r1, r9
 8008ab8:	4640      	mov	r0, r8
 8008aba:	47d0      	blx	sl
 8008abc:	3001      	adds	r0, #1
 8008abe:	d0ad      	beq.n	8008a1c <_printf_i+0x160>
 8008ac0:	6823      	ldr	r3, [r4, #0]
 8008ac2:	079b      	lsls	r3, r3, #30
 8008ac4:	d413      	bmi.n	8008aee <_printf_i+0x232>
 8008ac6:	68e0      	ldr	r0, [r4, #12]
 8008ac8:	9b03      	ldr	r3, [sp, #12]
 8008aca:	4298      	cmp	r0, r3
 8008acc:	bfb8      	it	lt
 8008ace:	4618      	movlt	r0, r3
 8008ad0:	e7a6      	b.n	8008a20 <_printf_i+0x164>
 8008ad2:	2301      	movs	r3, #1
 8008ad4:	4632      	mov	r2, r6
 8008ad6:	4649      	mov	r1, r9
 8008ad8:	4640      	mov	r0, r8
 8008ada:	47d0      	blx	sl
 8008adc:	3001      	adds	r0, #1
 8008ade:	d09d      	beq.n	8008a1c <_printf_i+0x160>
 8008ae0:	3501      	adds	r5, #1
 8008ae2:	68e3      	ldr	r3, [r4, #12]
 8008ae4:	9903      	ldr	r1, [sp, #12]
 8008ae6:	1a5b      	subs	r3, r3, r1
 8008ae8:	42ab      	cmp	r3, r5
 8008aea:	dcf2      	bgt.n	8008ad2 <_printf_i+0x216>
 8008aec:	e7eb      	b.n	8008ac6 <_printf_i+0x20a>
 8008aee:	2500      	movs	r5, #0
 8008af0:	f104 0619 	add.w	r6, r4, #25
 8008af4:	e7f5      	b.n	8008ae2 <_printf_i+0x226>
 8008af6:	bf00      	nop
 8008af8:	0800b819 	.word	0x0800b819
 8008afc:	0800b82a 	.word	0x0800b82a

08008b00 <memmove>:
 8008b00:	4288      	cmp	r0, r1
 8008b02:	b510      	push	{r4, lr}
 8008b04:	eb01 0402 	add.w	r4, r1, r2
 8008b08:	d902      	bls.n	8008b10 <memmove+0x10>
 8008b0a:	4284      	cmp	r4, r0
 8008b0c:	4623      	mov	r3, r4
 8008b0e:	d807      	bhi.n	8008b20 <memmove+0x20>
 8008b10:	1e43      	subs	r3, r0, #1
 8008b12:	42a1      	cmp	r1, r4
 8008b14:	d008      	beq.n	8008b28 <memmove+0x28>
 8008b16:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008b1a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008b1e:	e7f8      	b.n	8008b12 <memmove+0x12>
 8008b20:	4402      	add	r2, r0
 8008b22:	4601      	mov	r1, r0
 8008b24:	428a      	cmp	r2, r1
 8008b26:	d100      	bne.n	8008b2a <memmove+0x2a>
 8008b28:	bd10      	pop	{r4, pc}
 8008b2a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008b2e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008b32:	e7f7      	b.n	8008b24 <memmove+0x24>

08008b34 <_sbrk_r>:
 8008b34:	b538      	push	{r3, r4, r5, lr}
 8008b36:	4d06      	ldr	r5, [pc, #24]	; (8008b50 <_sbrk_r+0x1c>)
 8008b38:	2300      	movs	r3, #0
 8008b3a:	4604      	mov	r4, r0
 8008b3c:	4608      	mov	r0, r1
 8008b3e:	602b      	str	r3, [r5, #0]
 8008b40:	f000 f84e 	bl	8008be0 <_sbrk>
 8008b44:	1c43      	adds	r3, r0, #1
 8008b46:	d102      	bne.n	8008b4e <_sbrk_r+0x1a>
 8008b48:	682b      	ldr	r3, [r5, #0]
 8008b4a:	b103      	cbz	r3, 8008b4e <_sbrk_r+0x1a>
 8008b4c:	6023      	str	r3, [r4, #0]
 8008b4e:	bd38      	pop	{r3, r4, r5, pc}
 8008b50:	200007f4 	.word	0x200007f4

08008b54 <memcpy>:
 8008b54:	440a      	add	r2, r1
 8008b56:	4291      	cmp	r1, r2
 8008b58:	f100 33ff 	add.w	r3, r0, #4294967295
 8008b5c:	d100      	bne.n	8008b60 <memcpy+0xc>
 8008b5e:	4770      	bx	lr
 8008b60:	b510      	push	{r4, lr}
 8008b62:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008b66:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008b6a:	4291      	cmp	r1, r2
 8008b6c:	d1f9      	bne.n	8008b62 <memcpy+0xe>
 8008b6e:	bd10      	pop	{r4, pc}

08008b70 <_realloc_r>:
 8008b70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b74:	4680      	mov	r8, r0
 8008b76:	4614      	mov	r4, r2
 8008b78:	460e      	mov	r6, r1
 8008b7a:	b921      	cbnz	r1, 8008b86 <_realloc_r+0x16>
 8008b7c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008b80:	4611      	mov	r1, r2
 8008b82:	f7ff bc49 	b.w	8008418 <_malloc_r>
 8008b86:	b92a      	cbnz	r2, 8008b94 <_realloc_r+0x24>
 8008b88:	f7ff fbda 	bl	8008340 <_free_r>
 8008b8c:	4625      	mov	r5, r4
 8008b8e:	4628      	mov	r0, r5
 8008b90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b94:	f000 f81b 	bl	8008bce <_malloc_usable_size_r>
 8008b98:	4284      	cmp	r4, r0
 8008b9a:	4607      	mov	r7, r0
 8008b9c:	d802      	bhi.n	8008ba4 <_realloc_r+0x34>
 8008b9e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008ba2:	d812      	bhi.n	8008bca <_realloc_r+0x5a>
 8008ba4:	4621      	mov	r1, r4
 8008ba6:	4640      	mov	r0, r8
 8008ba8:	f7ff fc36 	bl	8008418 <_malloc_r>
 8008bac:	4605      	mov	r5, r0
 8008bae:	2800      	cmp	r0, #0
 8008bb0:	d0ed      	beq.n	8008b8e <_realloc_r+0x1e>
 8008bb2:	42bc      	cmp	r4, r7
 8008bb4:	4622      	mov	r2, r4
 8008bb6:	4631      	mov	r1, r6
 8008bb8:	bf28      	it	cs
 8008bba:	463a      	movcs	r2, r7
 8008bbc:	f7ff ffca 	bl	8008b54 <memcpy>
 8008bc0:	4631      	mov	r1, r6
 8008bc2:	4640      	mov	r0, r8
 8008bc4:	f7ff fbbc 	bl	8008340 <_free_r>
 8008bc8:	e7e1      	b.n	8008b8e <_realloc_r+0x1e>
 8008bca:	4635      	mov	r5, r6
 8008bcc:	e7df      	b.n	8008b8e <_realloc_r+0x1e>

08008bce <_malloc_usable_size_r>:
 8008bce:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008bd2:	1f18      	subs	r0, r3, #4
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	bfbc      	itt	lt
 8008bd8:	580b      	ldrlt	r3, [r1, r0]
 8008bda:	18c0      	addlt	r0, r0, r3
 8008bdc:	4770      	bx	lr
	...

08008be0 <_sbrk>:
 8008be0:	4a04      	ldr	r2, [pc, #16]	; (8008bf4 <_sbrk+0x14>)
 8008be2:	6811      	ldr	r1, [r2, #0]
 8008be4:	4603      	mov	r3, r0
 8008be6:	b909      	cbnz	r1, 8008bec <_sbrk+0xc>
 8008be8:	4903      	ldr	r1, [pc, #12]	; (8008bf8 <_sbrk+0x18>)
 8008bea:	6011      	str	r1, [r2, #0]
 8008bec:	6810      	ldr	r0, [r2, #0]
 8008bee:	4403      	add	r3, r0
 8008bf0:	6013      	str	r3, [r2, #0]
 8008bf2:	4770      	bx	lr
 8008bf4:	20000804 	.word	0x20000804
 8008bf8:	20000808 	.word	0x20000808

08008bfc <_init>:
 8008bfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bfe:	bf00      	nop
 8008c00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c02:	bc08      	pop	{r3}
 8008c04:	469e      	mov	lr, r3
 8008c06:	4770      	bx	lr

08008c08 <_fini>:
 8008c08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c0a:	bf00      	nop
 8008c0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c0e:	bc08      	pop	{r3}
 8008c10:	469e      	mov	lr, r3
 8008c12:	4770      	bx	lr
