// Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2014.1 (lin64) Build 881834 Fri Apr  4 14:00:25 MDT 2014
// Date        : Mon Sep 15 21:30:51 2014
// Host        : appa running 64-bit Ubuntu 12.04.4 LTS
// Command     : write_verilog -force -mode synth_stub
//               /home/mingliu/NandController/vivado_2014_1_lin64_GTP/project_2014_1/project_2014_1.srcs/sources_1/ip/ila_0/ila_0_stub.v
// Design      : ila_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7a200tfbg676-2
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "ila,Vivado 2014.1" *)
module ila_0(clk, probe0, probe1, probe2, probe3, probe4, probe5, probe6, probe7, probe8, probe9, probe10, probe11, probe12, probe13, probe14, probe15, probe16, probe17, probe18, probe19, probe20, probe21, probe22, probe23, probe24, probe25, probe26, probe27, probe28, probe29, probe30, probe31, probe32, probe33, probe34, probe35, probe36, probe37, probe38, probe39, probe40, probe41, probe42, probe43, probe44, probe45, probe46, probe47, probe48, probe49, probe50, probe51, probe52, probe53, probe54, probe55)
/* synthesis syn_black_box black_box_pad_pin="clk,probe0[15:0],probe1[15:0],probe2[15:0],probe3[15:0],probe4[15:0],probe5[63:0],probe6[63:0],probe7[15:0],probe8[15:0],probe9[15:0],probe10[15:0],probe11[15:0],probe12[63:0],probe13[63:0],probe14[15:0],probe15[15:0],probe16[15:0],probe17[15:0],probe18[15:0],probe19[63:0],probe20[63:0],probe21[15:0],probe22[15:0],probe23[15:0],probe24[15:0],probe25[15:0],probe26[63:0],probe27[63:0],probe28[15:0],probe29[15:0],probe30[15:0],probe31[15:0],probe32[15:0],probe33[63:0],probe34[63:0],probe35[15:0],probe36[15:0],probe37[15:0],probe38[15:0],probe39[15:0],probe40[63:0],probe41[63:0],probe42[15:0],probe43[15:0],probe44[15:0],probe45[15:0],probe46[15:0],probe47[63:0],probe48[63:0],probe49[15:0],probe50[15:0],probe51[15:0],probe52[15:0],probe53[15:0],probe54[63:0],probe55[63:0]" */;
  input clk;
  input [15:0]probe0;
  input [15:0]probe1;
  input [15:0]probe2;
  input [15:0]probe3;
  input [15:0]probe4;
  input [63:0]probe5;
  input [63:0]probe6;
  input [15:0]probe7;
  input [15:0]probe8;
  input [15:0]probe9;
  input [15:0]probe10;
  input [15:0]probe11;
  input [63:0]probe12;
  input [63:0]probe13;
  input [15:0]probe14;
  input [15:0]probe15;
  input [15:0]probe16;
  input [15:0]probe17;
  input [15:0]probe18;
  input [63:0]probe19;
  input [63:0]probe20;
  input [15:0]probe21;
  input [15:0]probe22;
  input [15:0]probe23;
  input [15:0]probe24;
  input [15:0]probe25;
  input [63:0]probe26;
  input [63:0]probe27;
  input [15:0]probe28;
  input [15:0]probe29;
  input [15:0]probe30;
  input [15:0]probe31;
  input [15:0]probe32;
  input [63:0]probe33;
  input [63:0]probe34;
  input [15:0]probe35;
  input [15:0]probe36;
  input [15:0]probe37;
  input [15:0]probe38;
  input [15:0]probe39;
  input [63:0]probe40;
  input [63:0]probe41;
  input [15:0]probe42;
  input [15:0]probe43;
  input [15:0]probe44;
  input [15:0]probe45;
  input [15:0]probe46;
  input [63:0]probe47;
  input [63:0]probe48;
  input [15:0]probe49;
  input [15:0]probe50;
  input [15:0]probe51;
  input [15:0]probe52;
  input [15:0]probe53;
  input [63:0]probe54;
  input [63:0]probe55;
endmodule
