-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for rtl of inst_t_e
--
-- Generated
--  by:  wig
--  on:  Wed Feb 15 09:42:21 2006
--  cmd: /cygdrive/h/work/eclipse/MIX/mix_0.pl -sheet HIER=HIER_SPLICE -sheet CONN=CONN_SPLICE -nodelta ../../macro.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: inst_t_e-rtl-a.vhd,v 1.1 2006/03/14 08:13:23 wig Exp $
-- $Date: 2006/03/14 08:13:23 $
-- $Log: inst_t_e-rtl-a.vhd,v $
-- Revision 1.1  2006/03/14 08:13:23  wig
-- Adding testcase macro/splice: started development for macros iterating over signal bits
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.76 2006/01/19 08:49:31 wig Exp 
--
-- Generator: mix_0.pl Revision: 1.43 , wilfried.gaensheimer@micronas.com
-- (C) 2003,2005 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture rtl of inst_t_e
--
architecture rtl of inst_t_e is 

	-- Generated Constant Declarations


	--
	-- Components
	--

	-- Generated Components
	component inst_a_e
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_a_e
			s_splice_1	: out	std_ulogic_vector(3 downto 0);
			s_splice_2	: out	std_ulogic_vector(2 downto 0);
			s_splice_3	: out	std_ulogic_vector(15 downto 0);
			s_splice_4	: out	std_ulogic_vector(15 downto 0);
			s_splice_5	: out	std_ulogic_vector(7 downto 0)
		-- End of Generated Port for Entity inst_a_e
		);
	end component;
	-- ---------

	component inst_b_e
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_b_e
			p_splice_1	: in	std_ulogic_vector(3 downto 0);	-- Splice signal connector up 1, 1Splice signal connector up 1, 0Splice signal connector up 1, 2S...
			p_splice_2	: in	std_ulogic_vector(2 downto 0);	-- Splice signal connector up 2, 1Splice signal connector up 2, 0Splice signal connector up 2, 2
			p_splice_3	: in	std_ulogic_vector(15 downto 0);	-- Splice signal connector up 3, 14Splice signal connector up 3, 3Splice signal connector up 3, 6...
			p_splice_4	: in	std_ulogic_vector(15 downto 0);	-- Splice signal connector up, joined 4, 0
			p_splice_5	: in	std_ulogic_vector(7 downto 0)	-- Splice signal connector up, joined 5, 0
		-- End of Generated Port for Entity inst_b_e
		);
	end component;
	-- ---------

	component inst_splice_e_s	-- splice box
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_splice_e_s
			p_mix_s_splice_3_0_go	: out	std_ulogic;
			p_mix_s_splice_3_10_go	: out	std_ulogic;
			p_mix_s_splice_3_11_go	: out	std_ulogic;
			p_mix_s_splice_3_12_go	: out	std_ulogic;
			p_mix_s_splice_3_13_go	: out	std_ulogic;
			p_mix_s_splice_3_14_go	: out	std_ulogic;
			p_mix_s_splice_3_15_go	: out	std_ulogic;
			p_mix_s_splice_3_1_go	: out	std_ulogic;
			p_mix_s_splice_3_2_go	: out	std_ulogic;
			p_mix_s_splice_3_3_go	: out	std_ulogic;
			p_mix_s_splice_3_4_go	: out	std_ulogic;
			p_mix_s_splice_3_5_go	: out	std_ulogic;
			p_mix_s_splice_3_6_go	: out	std_ulogic;
			p_mix_s_splice_3_7_go	: out	std_ulogic;
			p_mix_s_splice_3_8_go	: out	std_ulogic;
			p_mix_s_splice_3_9_go	: out	std_ulogic;
			p_mix_s_splice_3_gi	: in	std_ulogic_vector(15 downto 0);
			p_mix_s_splice_4_gi	: in	std_ulogic_vector(15 downto 0);
			p_mix_s_splice_5_gi	: in	std_ulogic_vector(7 downto 0);
			p_mix_s_splice_join_4_go	: out	std_ulogic_vector(15 downto 0);
			p_mix_s_splice_join_5_go	: out	std_ulogic_vector(7 downto 0)
		-- End of Generated Port for Entity inst_splice_e_s
		);
	end component;
	-- ---------

	component inst_splice_1_0_e_s
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_splice_1_0_e_s
			s_splice_1	: in	std_ulogic; 	-- Splice signal connector in: 1, 0 __I_AUTO_REDUCED_BUS2SIGNAL
			s_splice_1_0	: out	std_ulogic	-- Splice signal connector up 1, 0
		-- End of Generated Port for Entity inst_splice_1_0_e_s
		);
	end component;
	-- ---------

	component inst_splice_1_1_e_s
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_splice_1_1_e_s
			s_splice_1	: in	std_ulogic; 	-- Splice signal connector in: 1, 1 __I_AUTO_REDUCED_BUS2SIGNAL
			s_splice_1_1	: out	std_ulogic	-- Splice signal connector up 1, 1
		-- End of Generated Port for Entity inst_splice_1_1_e_s
		);
	end component;
	-- ---------

	component inst_splice_1_2_e_s
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_splice_1_2_e_s
			s_splice_1	: in	std_ulogic; 	-- Splice signal connector in: 1, 2 __I_AUTO_REDUCED_BUS2SIGNAL
			s_splice_1_2	: out	std_ulogic	-- Splice signal connector up 1, 2
		-- End of Generated Port for Entity inst_splice_1_2_e_s
		);
	end component;
	-- ---------

	component inst_splice_1_3_e_s
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_splice_1_3_e_s
			s_splice_1	: in	std_ulogic; 	-- Splice signal connector in: 1, 3 __I_AUTO_REDUCED_BUS2SIGNAL
			s_splice_1_3	: out	std_ulogic	-- Splice signal connector up 1, 3
		-- End of Generated Port for Entity inst_splice_1_3_e_s
		);
	end component;
	-- ---------

	component inst_splice_2_0_e_s
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_splice_2_0_e_s
			s_splice_2	: in	std_ulogic; 	-- Splice signal connector in: 2, 0 __I_AUTO_REDUCED_BUS2SIGNAL
			s_splice_2_0	: out	std_ulogic	-- Splice signal connector up 2, 0
		-- End of Generated Port for Entity inst_splice_2_0_e_s
		);
	end component;
	-- ---------

	component inst_splice_2_1_e_s
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_splice_2_1_e_s
			s_splice_2	: in	std_ulogic; 	-- Splice signal connector in: 2, 1 __I_AUTO_REDUCED_BUS2SIGNAL
			s_splice_2_1	: out	std_ulogic	-- Splice signal connector up 2, 1
		-- End of Generated Port for Entity inst_splice_2_1_e_s
		);
	end component;
	-- ---------

	component inst_splice_2_2_e_s
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_splice_2_2_e_s
			s_splice_2	: in	std_ulogic; 	-- Splice signal connector in: 2, 2 __I_AUTO_REDUCED_BUS2SIGNAL
			s_splice_2_2	: out	std_ulogic	-- Splice signal connector up 2, 2
		-- End of Generated Port for Entity inst_splice_2_2_e_s
		);
	end component;
	-- ---------



	--
	-- Nets
	--

		--
		-- Generated Signal List
		--
			signal	s_splice_1	: std_ulogic_vector(3 downto 0); 
			signal	s_splice_1_0	: std_ulogic; 
			signal	s_splice_1_1	: std_ulogic; 
			signal	s_splice_1_2	: std_ulogic; 
			signal	s_splice_1_3	: std_ulogic; 
			signal	s_splice_2	: std_ulogic_vector(2 downto 0); 
			signal	s_splice_2_0	: std_ulogic; 
			signal	s_splice_2_1	: std_ulogic; 
			signal	s_splice_2_2	: std_ulogic; 
			signal	s_splice_3	: std_ulogic_vector(15 downto 0); 
			signal	s_splice_3_0	: std_ulogic; 
			signal	s_splice_3_1	: std_ulogic; 
			signal	s_splice_3_10	: std_ulogic; 
			signal	s_splice_3_11	: std_ulogic; 
			signal	s_splice_3_12	: std_ulogic; 
			signal	s_splice_3_13	: std_ulogic; 
			signal	s_splice_3_14	: std_ulogic; 
			signal	s_splice_3_15	: std_ulogic; 
			signal	s_splice_3_2	: std_ulogic; 
			signal	s_splice_3_3	: std_ulogic; 
			signal	s_splice_3_4	: std_ulogic; 
			signal	s_splice_3_5	: std_ulogic; 
			signal	s_splice_3_6	: std_ulogic; 
			signal	s_splice_3_7	: std_ulogic; 
			signal	s_splice_3_8	: std_ulogic; 
			signal	s_splice_3_9	: std_ulogic; 
			signal	s_splice_4	: std_ulogic_vector(15 downto 0); 
			signal	s_splice_5	: std_ulogic_vector(7 downto 0); 
			signal	s_splice_join_4	: std_ulogic_vector(15 downto 0); 
			signal	s_splice_join_5	: std_ulogic_vector(7 downto 0); 
		--
		-- End of Generated Signal List
		--




begin


	--
	-- Generated Concurrent Statements
	--

	-- Generated Signal Assignments


	--
	-- Generated Instances
	--

	-- Generated Instances and Port Mappings
		-- Generated Instance Port Map for inst_a
		inst_a: inst_a_e
		port map (
			s_splice_1 => s_splice_1,	-- Splice signal connector in: 1, 0Splice signal connector in: 1, 1Splice signal connector in: 1,...
			s_splice_2 => s_splice_2,	-- Splice signal connector in: 2, 0Splice signal connector in: 2, 1Splice signal connector in: 2,...
			s_splice_3 => s_splice_3,	-- Splice signal connector in: 3, 0Splice signal connector in: 3, 1Splice signal connector in: 3,...
			s_splice_4 => s_splice_4,	-- Splice signal connector in 4, 0Splice signal connector in 4, 1Splice signal connector in 4, 2S...
			s_splice_5 => s_splice_5	-- Splice signal connector in 5, 0Splice signal connector in 5, 1Splice signal connector in 5, 2S...
		);
		-- End of Generated Instance Port Map for inst_a

		-- Generated Instance Port Map for inst_b
		inst_b: inst_b_e
		port map (
			p_splice_1(0) => s_splice_1_0, -- __I_BIT_TO_BUSPORT	-- Splice signal connector up 1, 0
			p_splice_1(1) => s_splice_1_1, -- __I_BIT_TO_BUSPORT	-- Splice signal connector up 1, 1
			p_splice_1(2) => s_splice_1_2, -- __I_BIT_TO_BUSPORT	-- Splice signal connector up 1, 2
			p_splice_1(3) => s_splice_1_3, -- __I_BIT_TO_BUSPORT	-- Splice signal connector up 1, 3
			p_splice_2(0) => s_splice_2_0, -- __I_BIT_TO_BUSPORT	-- Splice signal connector up 2, 0
			p_splice_2(1) => s_splice_2_1, -- __I_BIT_TO_BUSPORT	-- Splice signal connector up 2, 1
			p_splice_2(2) => s_splice_2_2, -- __I_BIT_TO_BUSPORT	-- Splice signal connector up 2, 2
			p_splice_3(0) => s_splice_3_0, -- __I_BIT_TO_BUSPORT	-- Splice signal connector up 3, 0
			p_splice_3(1) => s_splice_3_1, -- __I_BIT_TO_BUSPORT	-- Splice signal connector up 3, 1
			p_splice_3(10) => s_splice_3_10, -- __I_BIT_TO_BUSPORT	-- Splice signal connector up 3, 10
			p_splice_3(11) => s_splice_3_11, -- __I_BIT_TO_BUSPORT	-- Splice signal connector up 3, 11
			p_splice_3(12) => s_splice_3_12, -- __I_BIT_TO_BUSPORT	-- Splice signal connector up 3, 12
			p_splice_3(13) => s_splice_3_13, -- __I_BIT_TO_BUSPORT	-- Splice signal connector up 3, 13
			p_splice_3(14) => s_splice_3_14, -- __I_BIT_TO_BUSPORT	-- Splice signal connector up 3, 14
			p_splice_3(15) => s_splice_3_15, -- __I_BIT_TO_BUSPORT	-- Splice signal connector up 3, 15
			p_splice_3(2) => s_splice_3_2, -- __I_BIT_TO_BUSPORT	-- Splice signal connector up 3, 2
			p_splice_3(3) => s_splice_3_3, -- __I_BIT_TO_BUSPORT	-- Splice signal connector up 3, 3
			p_splice_3(4) => s_splice_3_4, -- __I_BIT_TO_BUSPORT	-- Splice signal connector up 3, 4
			p_splice_3(5) => s_splice_3_5, -- __I_BIT_TO_BUSPORT	-- Splice signal connector up 3, 5
			p_splice_3(6) => s_splice_3_6, -- __I_BIT_TO_BUSPORT	-- Splice signal connector up 3, 6
			p_splice_3(7) => s_splice_3_7, -- __I_BIT_TO_BUSPORT	-- Splice signal connector up 3, 7
			p_splice_3(8) => s_splice_3_8, -- __I_BIT_TO_BUSPORT	-- Splice signal connector up 3, 8
			p_splice_3(9) => s_splice_3_9, -- __I_BIT_TO_BUSPORT	-- Splice signal connector up 3, 9
			p_splice_4 => s_splice_join_4,	-- Splice signal connector up, joined 4, 0Splice signal connector up, joined 4, 1Splice signal co...
			p_splice_5 => s_splice_join_5	-- Splice signal connector up, joined 5, 0Splice signal connector up, joined 5, 1Splice signal co...
		);
		-- End of Generated Instance Port Map for inst_b

		-- Generated Instance Port Map for inst_splice
		inst_splice: inst_splice_e_s	-- splice box
		port map (

			p_mix_s_splice_3_0_go => s_splice_3_0,	-- Splice signal connector up 3, 0
			p_mix_s_splice_3_10_go => s_splice_3_10,	-- Splice signal connector up 3, 10
			p_mix_s_splice_3_11_go => s_splice_3_11,	-- Splice signal connector up 3, 11
			p_mix_s_splice_3_12_go => s_splice_3_12,	-- Splice signal connector up 3, 12
			p_mix_s_splice_3_13_go => s_splice_3_13,	-- Splice signal connector up 3, 13
			p_mix_s_splice_3_14_go => s_splice_3_14,	-- Splice signal connector up 3, 14
			p_mix_s_splice_3_15_go => s_splice_3_15,	-- Splice signal connector up 3, 15
			p_mix_s_splice_3_1_go => s_splice_3_1,	-- Splice signal connector up 3, 1
			p_mix_s_splice_3_2_go => s_splice_3_2,	-- Splice signal connector up 3, 2
			p_mix_s_splice_3_3_go => s_splice_3_3,	-- Splice signal connector up 3, 3
			p_mix_s_splice_3_4_go => s_splice_3_4,	-- Splice signal connector up 3, 4
			p_mix_s_splice_3_5_go => s_splice_3_5,	-- Splice signal connector up 3, 5
			p_mix_s_splice_3_6_go => s_splice_3_6,	-- Splice signal connector up 3, 6
			p_mix_s_splice_3_7_go => s_splice_3_7,	-- Splice signal connector up 3, 7
			p_mix_s_splice_3_8_go => s_splice_3_8,	-- Splice signal connector up 3, 8
			p_mix_s_splice_3_9_go => s_splice_3_9,	-- Splice signal connector up 3, 9
			p_mix_s_splice_3_gi => s_splice_3,	-- Splice signal connector in: 3, 0Splice signal connector in: 3, 1Splice signal connector in: 3,...
			p_mix_s_splice_4_gi => s_splice_4,	-- Splice signal connector in 4, 0Splice signal connector in 4, 1Splice signal connector in 4, 2S...
			p_mix_s_splice_5_gi => s_splice_5,	-- Splice signal connector in 5, 0Splice signal connector in 5, 1Splice signal connector in 5, 2S...
			p_mix_s_splice_join_4_go => s_splice_join_4,	-- Splice signal connector up, joined 4, 0Splice signal connector up, joined 4, 1Splice signal co...
			p_mix_s_splice_join_5_go => s_splice_join_5	-- Splice signal connector up, joined 5, 0Splice signal connector up, joined 5, 1Splice signal co...
		);
		-- End of Generated Instance Port Map for inst_splice

		-- Generated Instance Port Map for inst_splice_1_0
		inst_splice_1_0: inst_splice_1_0_e_s
		port map (

			s_splice_1 => s_splice_1(0),	-- Splice signal connector in: 1, 0Splice signal connector in: 1, 1Splice signal connector in: 1,...
			s_splice_1_0 => s_splice_1_0	-- Splice signal connector up 1, 0
		);
		-- End of Generated Instance Port Map for inst_splice_1_0

		-- Generated Instance Port Map for inst_splice_1_1
		inst_splice_1_1: inst_splice_1_1_e_s
		port map (

			s_splice_1 => s_splice_1(1),	-- Splice signal connector in: 1, 0Splice signal connector in: 1, 1Splice signal connector in: 1,...
			s_splice_1_1 => s_splice_1_1	-- Splice signal connector up 1, 1
		);
		-- End of Generated Instance Port Map for inst_splice_1_1

		-- Generated Instance Port Map for inst_splice_1_2
		inst_splice_1_2: inst_splice_1_2_e_s
		port map (

			s_splice_1 => s_splice_1(2),	-- Splice signal connector in: 1, 0Splice signal connector in: 1, 1Splice signal connector in: 1,...
			s_splice_1_2 => s_splice_1_2	-- Splice signal connector up 1, 2
		);
		-- End of Generated Instance Port Map for inst_splice_1_2

		-- Generated Instance Port Map for inst_splice_1_3
		inst_splice_1_3: inst_splice_1_3_e_s
		port map (

			s_splice_1 => s_splice_1(3),	-- Splice signal connector in: 1, 0Splice signal connector in: 1, 1Splice signal connector in: 1,...
			s_splice_1_3 => s_splice_1_3	-- Splice signal connector up 1, 3
		);
		-- End of Generated Instance Port Map for inst_splice_1_3

		-- Generated Instance Port Map for inst_splice_2_0
		inst_splice_2_0: inst_splice_2_0_e_s
		port map (

			s_splice_2 => s_splice_2(0),	-- Splice signal connector in: 2, 0Splice signal connector in: 2, 1Splice signal connector in: 2,...
			s_splice_2_0 => s_splice_2_0	-- Splice signal connector up 2, 0
		);
		-- End of Generated Instance Port Map for inst_splice_2_0

		-- Generated Instance Port Map for inst_splice_2_1
		inst_splice_2_1: inst_splice_2_1_e_s
		port map (

			s_splice_2 => s_splice_2(1),	-- Splice signal connector in: 2, 0Splice signal connector in: 2, 1Splice signal connector in: 2,...
			s_splice_2_1 => s_splice_2_1	-- Splice signal connector up 2, 1
		);
		-- End of Generated Instance Port Map for inst_splice_2_1

		-- Generated Instance Port Map for inst_splice_2_2
		inst_splice_2_2: inst_splice_2_2_e_s
		port map (

			s_splice_2 => s_splice_2(2),	-- Splice signal connector in: 2, 0Splice signal connector in: 2, 1Splice signal connector in: 2,...
			s_splice_2_2 => s_splice_2_2	-- Splice signal connector up 2, 2
		);
		-- End of Generated Instance Port Map for inst_splice_2_2



end rtl;


--
--!End of Architecture/s
-- --------------------------------------------------------------
