Thu Nov 05 20:24:40 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
 
Interface File C:\Myproject\SDRAM\interfaces\SDRAM1\SDRAM1.edk
Log File     validation.log
 
 
Schematic Set: set1
Transfer Net                 States
ADR                          default
CS                           default
DQ                           default
DQM                          default
WE                           default
 
0 errors reading Transfer Net List file
 
0 errors reading libraries
 
0 errors comparing IBIS and Timing Models
 
1 Overlapping pins in transfer nets, see Overlapping Transfer Net column in the Part Pin Summary
 
0 errors comparing Transfer Nets to IBIS models
 
187 Part pins missing Transfer Net data
 
0 errors comparing transfers with IBIS models
 
**Warning** 1 prelayout skews not defined in clock_skew file, see C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\skew_pre_template.txt
 
1 warnings applying timing model data to transfer nodes
0 errors applying timing model data to transfer nodes
 
 
	
 
Summary of validation errors and warnings
 
     0 errors 0 warnings in Parts
     0 errors 3 warnings in IBIS Files can be viewed in the Validation Report (IBIS Errors Tab)
     0 errors 0 warnings in Timing Files
     0 errors 0 warnings in IBIS Files vs. Timing Files
     0 errors 3 warnings in the Transfer Net List can be viewed in the Validation Report (Transfer Net Errors Tab)
     0 errors 1 warnings in Timing Models vs. Transfer Nets
     0 errors validating source synchronous strobes
     187 component coverage information records can be viewed in the Validation Report (Coverage Warnings Tab)
     0 errors 1 warnings in Validation Report Log
 
     7 total validation warnings
     0 total validation errors
	
Job Concluded: Thu Nov 05 20:24:43 2015
Elapsed Time: 3 seconds
