/* Generated by Yosys 0.62+77 (git sha1 679156d32, g++ 11.5.0 -fPIC -O3) */

module ShiftRegister2(SW, KEY, LEDR);
  input [3:0] SW;
  wire [3:0] SW;
  input [3:0] KEY;
  wire [3:0] KEY;
  output [3:0] LEDR;
  reg [3:0] LEDR;
  wire [3:0] _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  always @(posedge KEY[0])
    if (_01_) LEDR[0] <= _00_[0];
  always @(posedge KEY[0])
    if (_01_) LEDR[1] <= _00_[1];
  always @(posedge KEY[0])
    if (_01_) LEDR[2] <= _00_[2];
  always @(posedge KEY[0])
    if (_01_) LEDR[3] <= _00_[3];
  assign _01_ = KEY[1] | KEY[2];
  assign _00_[1] = KEY[2] ? SW[1] : _04_;
  assign _05_ = KEY[1] ? LEDR[1] : 1'hx;
  assign _00_[0] = KEY[2] ? SW[0] : _05_;
  assign _02_ = KEY[1] ? KEY[3] : 1'hx;
  assign _00_[3] = KEY[2] ? SW[3] : _02_;
  assign _03_ = KEY[1] ? LEDR[3] : 1'hx;
  assign _00_[2] = KEY[2] ? SW[2] : _03_;
  assign _04_ = KEY[1] ? LEDR[2] : 1'hx;
endmodule
