Running: D:\XilinxISE\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/TB_UAR_Fifo_isim_beh.exe -prj C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/TB_UAR_Fifo_beh.prj work.TB_UAR_Fifo 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/Mux_Bit.vhd" into library work
Parsing VHDL file "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/D_FF_rst.vhd" into library work
Parsing VHDL file "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/UART_Fifo.vhd" into library work
Parsing VHDL file "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/TB_UAR_Fifo.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 160812 KB
Fuse CPU Usage: 311 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity D_FF_rst [d_ff_rst_default]
Compiling architecture behavioral of entity Mux_Bit [\Mux_Bit(2)\]
Compiling architecture behavioral of entity UART_Fifo [\UART_Fifo(11)\]
Compiling architecture behavior of entity tb_uar_fifo
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 10 VHDL Units
Built simulation executable C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/TB_UAR_Fifo_isim_beh.exe
Fuse Memory Usage: 177432 KB
Fuse CPU Usage: 530 ms
