module top
#(parameter param211 = {((^((~^(8'hb2)) ? ((8'h9e) && (8'haf)) : {(8'hb0)})) + {{((8'haf) <<< (7'h40)), ((7'h42) ? (8'ha5) : (7'h40))}, (~^{(8'hb7)})}), (8'ha6)})
(y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h362):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h5):(1'h0)] wire4;
  input wire signed [(4'hf):(1'h0)] wire3;
  input wire signed [(5'h15):(1'h0)] wire2;
  input wire [(3'h5):(1'h0)] wire1;
  input wire signed [(4'hc):(1'h0)] wire0;
  wire [(3'h5):(1'h0)] wire108;
  wire signed [(3'h5):(1'h0)] wire20;
  wire [(4'he):(1'h0)] wire19;
  wire [(2'h3):(1'h0)] wire110;
  wire [(4'he):(1'h0)] wire124;
  wire signed [(5'h13):(1'h0)] wire129;
  wire [(3'h6):(1'h0)] wire134;
  wire [(4'hf):(1'h0)] wire135;
  wire [(4'hf):(1'h0)] wire190;
  wire [(4'h8):(1'h0)] wire205;
  wire [(5'h11):(1'h0)] wire206;
  wire signed [(4'h8):(1'h0)] wire207;
  wire [(5'h11):(1'h0)] wire208;
  wire [(5'h12):(1'h0)] wire209;
  reg [(4'he):(1'h0)] reg133 = (1'h0);
  reg [(5'h13):(1'h0)] reg132 = (1'h0);
  reg signed [(4'he):(1'h0)] reg131 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg130 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg128 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg127 = (1'h0);
  reg [(4'he):(1'h0)] reg126 = (1'h0);
  reg [(5'h10):(1'h0)] reg125 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg123 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg122 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg121 = (1'h0);
  reg [(5'h12):(1'h0)] reg120 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg119 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg118 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg117 = (1'h0);
  reg [(3'h4):(1'h0)] reg116 = (1'h0);
  reg [(4'hf):(1'h0)] reg115 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg114 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg113 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg112 = (1'h0);
  reg [(3'h7):(1'h0)] reg111 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg5 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg6 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg7 = (1'h0);
  reg [(5'h11):(1'h0)] reg8 = (1'h0);
  reg [(4'hd):(1'h0)] reg9 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg10 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg11 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg12 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg13 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg14 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg15 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg16 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg17 = (1'h0);
  reg [(4'h8):(1'h0)] reg18 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg21 = (1'h0);
  reg signed [(4'he):(1'h0)] reg22 = (1'h0);
  reg [(5'h10):(1'h0)] reg23 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg24 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg25 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg26 = (1'h0);
  reg [(3'h4):(1'h0)] reg192 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg193 = (1'h0);
  reg [(4'ha):(1'h0)] reg194 = (1'h0);
  reg [(4'h8):(1'h0)] reg195 = (1'h0);
  reg [(5'h12):(1'h0)] reg196 = (1'h0);
  reg [(4'h8):(1'h0)] reg197 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg198 = (1'h0);
  reg [(5'h13):(1'h0)] reg199 = (1'h0);
  reg [(4'hc):(1'h0)] reg200 = (1'h0);
  reg [(5'h14):(1'h0)] reg201 = (1'h0);
  reg [(5'h13):(1'h0)] reg202 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg203 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg204 = (1'h0);
  assign y = {wire108,
                 wire20,
                 wire19,
                 wire110,
                 wire124,
                 wire129,
                 wire134,
                 wire135,
                 wire190,
                 wire205,
                 wire206,
                 wire207,
                 wire208,
                 wire209,
                 reg133,
                 reg132,
                 reg131,
                 reg130,
                 reg128,
                 reg127,
                 reg126,
                 reg125,
                 reg123,
                 reg122,
                 reg121,
                 reg120,
                 reg119,
                 reg118,
                 reg117,
                 reg116,
                 reg115,
                 reg114,
                 reg113,
                 reg112,
                 reg111,
                 reg5,
                 reg6,
                 reg7,
                 reg8,
                 reg9,
                 reg10,
                 reg11,
                 reg12,
                 reg13,
                 reg14,
                 reg15,
                 reg16,
                 reg17,
                 reg18,
                 reg21,
                 reg22,
                 reg23,
                 reg24,
                 reg25,
                 reg26,
                 reg192,
                 reg193,
                 reg194,
                 reg195,
                 reg196,
                 reg197,
                 reg198,
                 reg199,
                 reg200,
                 reg201,
                 reg202,
                 reg203,
                 reg204,
                 (1'h0)};
  always
    @(posedge clk) begin
      if ((((~|wire3) < $signed(wire1[(1'h0):(1'h0)])) >> wire1))
        begin
          reg5 <= {($signed(wire2) ? wire4[(1'h0):(1'h0)] : (8'ha6))};
          reg6 <= $signed((~^$signed((8'ha0))));
        end
      else
        begin
          if (((wire2[(5'h12):(1'h1)] ?
                  wire3[(4'h8):(1'h0)] : wire0[(3'h7):(1'h0)]) ?
              (wire0[(4'hb):(3'h7)] >= $unsigned($unsigned(wire1))) : ((wire3[(4'hd):(1'h1)] >> ((~^reg6) ?
                  wire0[(4'h9):(2'h3)] : ((8'hac) ?
                      (8'hb7) : wire3))) >> wire4[(2'h2):(1'h1)])))
            begin
              reg5 <= (wire3 ?
                  ({reg6} ?
                      ((wire1[(2'h3):(1'h0)] || ((8'ha7) - reg5)) | wire0[(4'ha):(2'h2)]) : (wire3[(3'h6):(2'h3)] ?
                          ($unsigned(wire1) ?
                              (reg6 ?
                                  wire1 : wire0) : ((7'h40) >= reg5)) : wire3)) : $unsigned(wire3[(4'h8):(3'h7)]));
              reg6 <= ((({$unsigned((8'hae))} ?
                      $unsigned((reg5 ?
                          wire4 : wire2)) : $signed(reg5[(4'h8):(3'h6)])) ?
                  $signed((wire2 ?
                      ((8'haf) < wire3) : wire2[(2'h2):(2'h2)])) : ($unsigned((~(8'h9c))) ?
                      (!wire1) : ($unsigned(wire4) ^ $unsigned(wire2)))) >= $unsigned(((wire1 ?
                      wire4 : $unsigned(wire0)) ?
                  {(&(8'h9e)), $unsigned(wire3)} : $unsigned((wire0 < reg6)))));
              reg7 <= (wire2 <<< $signed((wire4 ?
                  wire1[(1'h1):(1'h1)] : wire3)));
              reg8 <= (~|reg7);
              reg9 <= (reg8[(1'h0):(1'h0)] ? wire1 : reg7);
            end
          else
            begin
              reg5 <= ((wire0 <<< (~^wire3)) >> {$signed((!reg5[(2'h3):(1'h1)]))});
              reg6 <= (&((reg6 >= (((8'hbe) ?
                      reg7 : (8'hb0)) == (wire4 ^~ (8'hba)))) ?
                  wire0 : (-wire2[(5'h15):(5'h12)])));
              reg7 <= (reg7 ?
                  reg5[(3'h4):(2'h2)] : $unsigned(($unsigned($unsigned(reg7)) ?
                      $unsigned((8'ha4)) : (-wire3[(4'hc):(1'h1)]))));
              reg8 <= ($signed($signed(((reg5 ?
                      (7'h43) : wire4) <= $unsigned(wire1)))) ?
                  reg6 : $signed($signed({$signed(reg7), reg8})));
              reg9 <= wire0;
            end
          reg10 <= reg5;
          reg11 <= wire0[(4'h9):(3'h4)];
          reg12 <= (~$unsigned(wire0[(3'h5):(2'h3)]));
          reg13 <= (((+$signed($unsigned(reg6))) ?
              ($unsigned((~reg5)) <= reg5[(5'h10):(3'h6)]) : wire3[(4'h9):(4'h8)]) <= $unsigned((^~(reg8 << (reg9 ^~ wire3)))));
        end
      reg14 <= ({$unsigned((reg7 ?
                  reg7[(2'h3):(2'h3)] : wire0[(2'h3):(2'h2)]))} ?
          reg5 : {($unsigned(reg10) ?
                  $unsigned($signed(wire1)) : $signed(reg11[(4'h8):(3'h4)]))});
      reg15 <= (~{wire3[(4'h9):(3'h4)], wire3[(2'h3):(2'h3)]});
    end
  always
    @(posedge clk) begin
      reg16 <= (8'hbd);
      reg17 <= $unsigned((($signed($unsigned(reg11)) ?
              {reg5[(4'ha):(3'h7)]} : $unsigned(wire1)) ?
          ((^reg9[(1'h1):(1'h1)]) && reg13) : reg7[(1'h0):(1'h0)]));
      reg18 <= $signed((reg6[(4'ha):(4'h9)] ?
          $unsigned((~^$unsigned(reg12))) : (^reg12)));
    end
  assign wire19 = $signed((reg10 ?
                      ($signed($signed(reg15)) ?
                          (^(reg15 ? reg12 : wire4)) : ($unsigned(reg12) ?
                              (reg10 ?
                                  reg15 : wire0) : $signed(wire0))) : (8'hab)));
  assign wire20 = reg8[(4'h9):(3'h7)];
  always
    @(posedge clk) begin
      reg21 <= (reg17 | reg18);
    end
  always
    @(posedge clk) begin
      reg22 <= ((({(!(8'ha4)), {(7'h41), reg9}} ?
          $signed((8'hbc)) : $unsigned($signed(reg13))) * ($signed((~|reg17)) ?
          wire0[(4'hb):(3'h7)] : (^~(!wire3)))) >= wire19[(3'h7):(3'h5)]);
      reg23 <= wire19[(4'hb):(3'h5)];
      reg24 <= {$unsigned({{$signed(reg17), $unsigned(reg11)},
              reg23[(3'h4):(1'h1)]})};
      reg25 <= $signed((reg18 & (reg18 ?
          ((+reg18) ? $unsigned(reg9) : reg12) : wire2[(4'h8):(3'h4)])));
      reg26 <= (reg11[(3'h7):(2'h2)] ?
          ((((reg21 || reg11) ? $unsigned((8'hb2)) : $unsigned(reg9)) ?
              {wire3[(3'h5):(1'h1)],
                  $signed(reg24)} : $signed(reg17[(2'h2):(2'h2)])) & (~(!$signed(reg25)))) : (reg11 * wire20[(2'h2):(2'h2)]));
    end
  module27 #() modinst109 (wire108, clk, wire3, reg21, reg9, reg26);
  assign wire110 = (-reg23[(4'hb):(4'h9)]);
  always
    @(posedge clk) begin
      reg111 <= reg11;
      reg112 <= $signed(((~(~|$unsigned((8'ha6)))) != (reg13[(3'h6):(3'h4)] == reg12)));
      reg113 <= reg17;
      if ((~reg112))
        begin
          reg114 <= {$unsigned((^~reg12))};
          reg115 <= $unsigned((reg25 ?
              $signed($unsigned(reg7[(1'h1):(1'h0)])) : ({$signed(wire110)} >= (|(&reg8)))));
          if (((~(({reg115, reg21} ? wire4 : reg15[(5'h11):(1'h1)]) ?
                  wire3 : (~|(reg14 >>> wire4)))) ?
              (^($signed({reg26}) ?
                  $signed($unsigned(reg9)) : (wire108 ?
                      (|wire19) : (^~wire3)))) : {(reg11[(3'h6):(2'h2)] ?
                      wire2 : $unsigned((reg5 < reg6)))}))
            begin
              reg116 <= wire108;
              reg117 <= $unsigned($unsigned((wire4[(3'h5):(2'h2)] <<< $unsigned((reg14 != reg13)))));
              reg118 <= reg117;
              reg119 <= $signed($unsigned(((wire110 <<< (reg118 ?
                  (8'had) : reg111)) >>> wire1)));
            end
          else
            begin
              reg116 <= wire108;
              reg117 <= (!reg11);
              reg118 <= $signed(wire2[(4'hf):(4'hb)]);
              reg119 <= (^$unsigned(reg24[(1'h0):(1'h0)]));
            end
          reg120 <= $signed(reg12);
          reg121 <= $unsigned(wire20[(1'h1):(1'h0)]);
        end
      else
        begin
          if ((+$signed(reg11)))
            begin
              reg114 <= ((~(wire20 ?
                  reg117 : reg5[(4'he):(4'h9)])) ~^ ($unsigned({$signed(reg6)}) >= (8'hba)));
              reg115 <= reg21;
              reg116 <= reg16[(3'h5):(1'h0)];
            end
          else
            begin
              reg114 <= ((|$signed($unsigned((~^(8'hb0))))) ?
                  (8'haa) : ($unsigned(reg18[(3'h6):(2'h3)]) <<< {$unsigned((wire4 ?
                          reg14 : reg21)),
                      ((|reg9) ? reg112 : {reg113, reg114})}));
              reg115 <= $signed({wire108});
              reg116 <= $signed((^~(+($signed((8'hb2)) != (reg7 ?
                  reg18 : reg113)))));
            end
          reg117 <= (reg14 ?
              {(reg9[(4'h9):(3'h5)] ?
                      $signed((~reg111)) : ((wire108 ? reg25 : reg12) ?
                          $signed(wire20) : wire4))} : ($unsigned((-(reg119 ?
                  (8'hbe) : reg9))) >> (wire0[(1'h1):(1'h1)] >> ((8'hb2) ?
                  (reg112 <<< reg116) : (8'hbe)))));
          reg118 <= (^~((wire2[(5'h14):(5'h13)] ?
                  (&(reg22 & reg112)) : $signed(reg116[(2'h2):(2'h2)])) ?
              ((wire19 ? (reg113 ? wire4 : reg6) : $unsigned(reg120)) ?
                  {(-reg6), $signed(reg115)} : reg114) : wire3));
          if ((($signed({(~^reg117)}) && (&$unsigned(reg115))) ~^ {(~reg119[(4'h8):(3'h6)]),
              (^reg11[(2'h3):(2'h2)])}))
            begin
              reg119 <= (reg121[(4'hd):(3'h4)] ? reg121 : $signed(reg16));
              reg120 <= ({($signed(reg113) > $unsigned(((8'ha0) ~^ (8'hbb))))} ?
                  ((reg6[(4'h9):(1'h1)] ?
                          reg18[(3'h4):(3'h4)] : (reg18[(1'h1):(1'h1)] >= (reg24 >>> reg14))) ?
                      (^(|(~|reg14))) : (((~^wire110) ?
                          {reg120} : $unsigned(wire110)) ^ wire1[(1'h1):(1'h0)])) : $unsigned({reg121}));
              reg121 <= ($unsigned($unsigned(($unsigned(reg6) ?
                  $unsigned(wire0) : (reg121 ?
                      reg118 : reg14)))) == reg23[(2'h3):(1'h1)]);
              reg122 <= $unsigned($unsigned(reg5));
            end
          else
            begin
              reg119 <= {($unsigned(wire1) ?
                      {$unsigned({reg118}),
                          $signed(reg11)} : $signed((8'ha9)))};
              reg120 <= $unsigned(reg117[(1'h1):(1'h0)]);
            end
        end
      reg123 <= reg18[(3'h6):(2'h2)];
    end
  assign wire124 = $signed($unsigned(wire19[(4'ha):(3'h4)]));
  always
    @(posedge clk) begin
      reg125 <= (~&reg23);
      reg126 <= (reg18 ?
          $unsigned(reg5[(5'h11):(4'hd)]) : reg111[(2'h2):(1'h1)]);
      reg127 <= ($unsigned((((reg21 ^~ wire3) < {reg9}) ?
              ({reg23, reg118} ? $unsigned(wire124) : reg116) : ((^reg112) ?
                  reg25 : (wire0 <<< reg22)))) ?
          reg113 : $signed(reg24));
      reg128 <= $unsigned(wire1[(2'h3):(2'h2)]);
    end
  assign wire129 = ($unsigned((^wire110[(2'h3):(1'h1)])) - {(~^wire19[(4'hb):(4'h8)])});
  always
    @(posedge clk) begin
      reg130 <= $signed($unsigned(reg5[(4'hf):(4'h9)]));
      reg131 <= (($unsigned((|(~&wire19))) ^ {$signed((&(8'hbd)))}) ?
          (^$signed((8'ha9))) : $unsigned(reg128));
      reg132 <= reg121;
      reg133 <= $unsigned(reg24);
    end
  assign wire134 = reg23;
  assign wire135 = ({(^reg114[(4'hc):(4'hb)])} && ((wire3 || $unsigned(reg25[(4'hb):(4'h8)])) ?
                       ($unsigned($signed(reg7)) <= $signed((~|reg23))) : reg121[(4'ha):(3'h5)]));
  module136 #() modinst191 (wire190, clk, reg12, wire135, reg25, reg115, wire129);
  always
    @(posedge clk) begin
      if (reg127[(1'h0):(1'h0)])
        begin
          if (((~$unsigned($unsigned($signed((7'h42))))) != $unsigned((8'ha0))))
            begin
              reg192 <= $unsigned($signed(reg21));
              reg193 <= ($unsigned(reg13[(4'h9):(3'h6)]) ?
                  wire20 : (wire3[(4'hb):(4'hb)] ?
                      $signed((~|{reg128, (8'ha5)})) : reg131));
              reg194 <= wire190[(4'h9):(1'h0)];
            end
          else
            begin
              reg192 <= $signed($signed(reg125));
              reg193 <= reg118;
              reg194 <= reg13;
            end
          reg195 <= $unsigned(reg133);
          if ((({(reg22[(1'h0):(1'h0)] ? $signed(reg18) : (8'hae)),
              ((+reg127) ?
                  $signed(reg118) : {wire1,
                      reg8})} >> (|reg22[(3'h7):(3'h4)])) >= (~^reg15[(3'h4):(1'h1)])))
            begin
              reg196 <= wire0[(2'h2):(1'h1)];
              reg197 <= (|((reg9 * ((^~reg195) == (reg111 != reg119))) ?
                  reg15[(4'h9):(2'h3)] : ((~{reg132}) > (8'hb3))));
              reg198 <= (({$unsigned(reg24)} | $unsigned($unsigned((reg26 >= wire3)))) == {(wire2[(3'h4):(1'h1)] ?
                      (reg116 ? {wire190} : reg194) : (~&(reg24 & reg121))),
                  $unsigned(reg16)});
              reg199 <= (~|reg8[(1'h1):(1'h0)]);
              reg200 <= ((-$unsigned((~|reg192[(1'h1):(1'h0)]))) ?
                  ($signed((reg197 >>> (wire108 != wire110))) ?
                      $signed((~&reg131)) : ((reg9[(4'hc):(4'h8)] - ((8'hb2) + wire2)) >> (reg8[(4'hf):(4'hf)] ?
                          reg199[(3'h7):(3'h5)] : $signed(wire190)))) : (reg16[(4'ha):(1'h1)] ?
                      $signed(({(8'hb9)} > reg118)) : $unsigned($signed((|reg113)))));
            end
          else
            begin
              reg196 <= $signed((+((^~$signed(reg18)) ?
                  reg200 : reg12[(2'h2):(2'h2)])));
            end
        end
      else
        begin
          reg192 <= ($signed(wire108) && $signed((reg115[(1'h0):(1'h0)] ^~ {$signed(reg125),
              reg8})));
        end
      reg201 <= reg118;
      if ($signed((reg195 ?
          (reg127[(1'h1):(1'h0)] ?
              $signed(reg125) : reg113[(4'h9):(4'h9)]) : {reg14})))
        begin
          reg202 <= $unsigned(reg112);
        end
      else
        begin
          reg202 <= (wire190[(3'h6):(3'h4)] >>> (reg112[(3'h5):(3'h4)] << (~^$signed((reg18 ?
              reg111 : reg26)))));
          reg203 <= reg12[(2'h2):(1'h0)];
          reg204 <= $signed((^((~&reg202) ?
              $unsigned(wire1[(2'h3):(1'h1)]) : reg119)));
        end
    end
  assign wire205 = $signed(wire108);
  assign wire206 = $signed((+$unsigned(wire20)));
  assign wire207 = ($unsigned((&$unsigned(reg130[(2'h2):(2'h2)]))) ?
                       (((|(reg204 ? wire129 : reg196)) & (~&(~&reg126))) ?
                           (reg9[(3'h7):(1'h0)] ?
                               reg197 : (-$unsigned(reg23))) : {wire19[(4'hc):(4'hb)],
                               wire19[(1'h1):(1'h0)]}) : {{((~&reg126) >= (reg195 == wire3)),
                               $unsigned((~|reg22))},
                           wire206[(2'h2):(1'h0)]});
  assign wire208 = (|(!((-$signed(reg202)) ~^ reg18)));
  module150 #() modinst210 (wire209, clk, reg6, reg25, wire135, reg198);
endmodule

module module136
#(parameter param189 = (~&(((((8'hbb) * (8'hbd)) ? (&(8'haa)) : ((8'hb3) != (8'hbf))) == ((-(8'haa)) | ((8'hb5) == (8'hb6)))) ? (({(8'hab), (8'haa)} >= {(7'h43)}) ? (((8'had) ? (8'hb2) : (8'haa)) ? ((7'h40) ? (7'h41) : (8'ha2)) : ((8'h9f) ? (8'hbe) : (8'had))) : {((8'ha7) ? (8'hbe) : (8'hb8))}) : {(((8'h9c) ? (8'hb4) : (7'h40)) <= (!(7'h44))), (((8'hbd) | (8'haf)) ? (~|(8'h9f)) : {(8'ha4)})})))
(y, clk, wire137, wire138, wire139, wire140, wire141);
  output wire [(32'h131):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h7):(1'h0)] wire137;
  input wire [(4'h9):(1'h0)] wire138;
  input wire [(5'h10):(1'h0)] wire139;
  input wire signed [(4'hd):(1'h0)] wire140;
  input wire signed [(5'h13):(1'h0)] wire141;
  wire signed [(5'h10):(1'h0)] wire188;
  wire signed [(3'h5):(1'h0)] wire176;
  wire [(4'hd):(1'h0)] wire175;
  wire [(4'hb):(1'h0)] wire174;
  wire signed [(4'h8):(1'h0)] wire173;
  wire [(5'h13):(1'h0)] wire172;
  wire [(5'h11):(1'h0)] wire171;
  wire [(3'h4):(1'h0)] wire170;
  wire signed [(4'hd):(1'h0)] wire142;
  wire signed [(4'h9):(1'h0)] wire146;
  wire [(4'hc):(1'h0)] wire147;
  wire [(5'h12):(1'h0)] wire148;
  wire signed [(3'h4):(1'h0)] wire149;
  wire signed [(3'h7):(1'h0)] wire168;
  reg signed [(3'h6):(1'h0)] reg187 = (1'h0);
  reg [(5'h12):(1'h0)] reg186 = (1'h0);
  reg [(3'h7):(1'h0)] reg185 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg184 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg183 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg182 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg181 = (1'h0);
  reg [(2'h3):(1'h0)] reg180 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg179 = (1'h0);
  reg [(4'h8):(1'h0)] reg178 = (1'h0);
  reg [(5'h15):(1'h0)] reg177 = (1'h0);
  reg [(5'h15):(1'h0)] reg143 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg144 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg145 = (1'h0);
  assign y = {wire188,
                 wire176,
                 wire175,
                 wire174,
                 wire173,
                 wire172,
                 wire171,
                 wire170,
                 wire142,
                 wire146,
                 wire147,
                 wire148,
                 wire149,
                 wire168,
                 reg187,
                 reg186,
                 reg185,
                 reg184,
                 reg183,
                 reg182,
                 reg181,
                 reg180,
                 reg179,
                 reg178,
                 reg177,
                 reg143,
                 reg144,
                 reg145,
                 (1'h0)};
  assign wire142 = wire141;
  always
    @(posedge clk) begin
      reg143 <= (wire142 ?
          (~^wire141[(3'h4):(3'h4)]) : (wire139 + (~$signed({(8'h9e)}))));
      reg144 <= $signed((wire138[(2'h2):(1'h0)] && {((wire141 ?
              wire138 : (8'hb4)) <<< wire139[(4'ha):(3'h6)])}));
      reg145 <= wire138;
    end
  assign wire146 = {wire140[(2'h3):(2'h2)], $unsigned(wire139)};
  assign wire147 = reg143[(2'h2):(1'h0)];
  assign wire148 = $signed($signed($signed({(-reg143), wire141})));
  assign wire149 = (wire147 <<< ($unsigned((+(~|wire139))) && ($unsigned($signed(wire141)) ?
                       (wire141[(3'h7):(3'h5)] ?
                           (-(8'hb3)) : (wire148 < wire147)) : {wire142[(4'h9):(3'h4)]})));
  module150 #() modinst169 (.wire151(wire140), .wire153(reg143), .wire154(wire139), .clk(clk), .wire152(wire141), .y(wire168));
  assign wire170 = $signed((~^($signed(reg144) ? $signed(wire137) : (8'haa))));
  assign wire171 = $unsigned(reg145);
  assign wire172 = wire137;
  assign wire173 = wire168[(2'h2):(1'h0)];
  assign wire174 = reg143;
  assign wire175 = $unsigned($signed(wire140[(4'hc):(4'h8)]));
  assign wire176 = $signed((~((^wire175) ?
                       (((8'haf) ? (7'h42) : wire173) ?
                           wire146 : $signed(wire170)) : {(wire148 ?
                               wire146 : wire174)})));
  always
    @(posedge clk) begin
      reg177 <= (reg143[(5'h15):(3'h5)] >>> ((-wire170) >= (((8'ha8) <<< ((8'hbd) ?
              reg144 : wire175)) ?
          $unsigned((^~(8'hb0))) : (8'h9e))));
      reg178 <= wire170;
    end
  always
    @(posedge clk) begin
      if (wire139[(4'h8):(4'h8)])
        begin
          if (wire139[(3'h7):(3'h7)])
            begin
              reg179 <= wire148[(4'hc):(3'h4)];
              reg180 <= $signed((+($unsigned((wire149 < (8'hb0))) & wire149)));
              reg181 <= $unsigned($unsigned($signed(((!(7'h41)) || (|wire168)))));
            end
          else
            begin
              reg179 <= ($unsigned($unsigned((8'haf))) > (8'haa));
            end
          reg182 <= ({$signed(($signed(reg181) ?
                  (~&wire174) : $unsigned(wire146)))} > (wire168[(2'h2):(1'h1)] ?
              $unsigned(wire175[(2'h3):(2'h2)]) : (wire138 ?
                  reg181 : $signed((wire141 | reg178)))));
          reg183 <= $unsigned((({(~|reg144)} ?
              (8'hb1) : reg179) * wire170[(2'h2):(1'h0)]));
        end
      else
        begin
          reg179 <= $unsigned(wire176);
          reg180 <= reg144;
          reg181 <= $unsigned($unsigned((~|$unsigned(wire141[(4'h8):(2'h3)]))));
          reg182 <= $signed((7'h42));
          if ($signed({wire148, wire172[(4'he):(4'he)]}))
            begin
              reg183 <= wire172;
              reg184 <= $unsigned(((reg143[(3'h7):(1'h1)] ?
                  {$signed(wire146)} : (((8'h9f) + wire141) ?
                      (wire172 ?
                          wire142 : wire139) : wire138[(3'h6):(2'h2)])) < reg177));
            end
          else
            begin
              reg183 <= {wire139, reg182[(4'hf):(3'h6)]};
              reg184 <= $unsigned($unsigned((-$unsigned({wire173}))));
              reg185 <= (wire140[(4'hc):(4'h8)] ?
                  reg177 : (reg183[(2'h3):(2'h3)] >= reg177[(5'h12):(3'h7)]));
              reg186 <= $unsigned((wire147[(2'h3):(1'h0)] ?
                  wire149 : (!wire170[(2'h3):(1'h0)])));
              reg187 <= reg178[(2'h2):(1'h0)];
            end
        end
    end
  assign wire188 = wire138;
endmodule

module module27
#(parameter param107 = {((!(((8'hb6) && (7'h44)) || ((7'h44) == (8'h9d)))) ? (((~(8'h9c)) ? (8'hba) : (|(8'hac))) == ((8'ha1) > ((8'hab) ~^ (8'hb1)))) : (({(8'ha6)} ? {(8'ha8)} : ((8'ha9) != (8'had))) ^ ((~(8'haf)) ? ((8'hbd) & (8'ha7)) : ((8'ha3) ? (8'ha8) : (8'haa)))))})
(y, clk, wire31, wire30, wire29, wire28);
  output wire [(32'h85):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hd):(1'h0)] wire31;
  input wire signed [(5'h12):(1'h0)] wire30;
  input wire signed [(3'h5):(1'h0)] wire29;
  input wire [(5'h13):(1'h0)] wire28;
  wire [(4'hd):(1'h0)] wire106;
  wire signed [(4'ha):(1'h0)] wire104;
  wire signed [(4'hd):(1'h0)] wire82;
  wire [(4'hb):(1'h0)] wire81;
  wire signed [(4'hb):(1'h0)] wire80;
  wire [(5'h14):(1'h0)] wire79;
  wire signed [(4'ha):(1'h0)] wire77;
  wire [(5'h11):(1'h0)] wire34;
  wire [(5'h13):(1'h0)] wire32;
  reg signed [(4'h8):(1'h0)] reg33 = (1'h0);
  assign y = {wire106,
                 wire104,
                 wire82,
                 wire81,
                 wire80,
                 wire79,
                 wire77,
                 wire34,
                 wire32,
                 reg33,
                 (1'h0)};
  assign wire32 = (+($signed(wire28[(3'h7):(3'h4)]) ?
                      $signed({wire29[(3'h5):(1'h0)]}) : {wire31,
                          $signed($signed(wire30))}));
  always
    @(posedge clk) begin
      reg33 <= {(wire29 ~^ wire28)};
    end
  assign wire34 = ($unsigned((~((wire32 >>> wire28) ?
                          ((8'hbc) - (8'hbb)) : wire28))) ?
                      wire29[(3'h4):(2'h2)] : $signed(reg33[(1'h0):(1'h0)]));
  module35 #() modinst78 (.wire40(wire32), .wire38(wire34), .wire37(wire28), .wire36(reg33), .clk(clk), .wire39(wire29), .y(wire77));
  assign wire79 = $signed($signed((wire34 ? wire30 : wire77)));
  assign wire80 = {wire34[(4'he):(3'h5)], wire28};
  assign wire81 = (wire28 > reg33);
  assign wire82 = ((($signed($unsigned(wire30)) >>> $unsigned($signed(reg33))) * ((&(wire28 ?
                      wire34 : wire34)) < ((wire80 ? wire34 : wire77) ?
                      (wire28 <<< wire28) : wire77[(1'h0):(1'h0)]))) | {((~$signed(wire80)) ?
                          ($signed(wire32) ?
                              $unsigned(wire34) : (wire81 > wire34)) : $signed((~|(8'hb6)))),
                      wire30[(4'h8):(3'h6)]});
  module83 #() modinst105 (wire104, clk, wire77, wire79, wire32, wire30);
  assign wire106 = wire82[(1'h1):(1'h0)];
endmodule

module module83  (y, clk, wire87, wire86, wire85, wire84);
  output wire [(32'h94):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'ha):(1'h0)] wire87;
  input wire signed [(5'h14):(1'h0)] wire86;
  input wire signed [(5'h10):(1'h0)] wire85;
  input wire [(5'h12):(1'h0)] wire84;
  wire [(5'h11):(1'h0)] wire103;
  wire [(3'h4):(1'h0)] wire102;
  wire signed [(4'hb):(1'h0)] wire101;
  wire [(3'h5):(1'h0)] wire97;
  wire signed [(4'ha):(1'h0)] wire96;
  wire [(4'hc):(1'h0)] wire93;
  wire [(4'ha):(1'h0)] wire92;
  wire [(2'h2):(1'h0)] wire91;
  wire signed [(2'h2):(1'h0)] wire90;
  wire signed [(3'h7):(1'h0)] wire89;
  wire signed [(4'hc):(1'h0)] wire88;
  reg signed [(4'hf):(1'h0)] reg100 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg99 = (1'h0);
  reg [(4'h9):(1'h0)] reg98 = (1'h0);
  reg [(3'h7):(1'h0)] reg95 = (1'h0);
  reg [(5'h12):(1'h0)] reg94 = (1'h0);
  assign y = {wire103,
                 wire102,
                 wire101,
                 wire97,
                 wire96,
                 wire93,
                 wire92,
                 wire91,
                 wire90,
                 wire89,
                 wire88,
                 reg100,
                 reg99,
                 reg98,
                 reg95,
                 reg94,
                 (1'h0)};
  assign wire88 = wire86[(5'h13):(3'h6)];
  assign wire89 = $signed(wire85);
  assign wire90 = ((((&$signed(wire84)) ?
                          (8'hb8) : ((-wire87) ?
                              wire84 : ((8'hab) >> (8'hae)))) + wire84[(4'hc):(2'h3)]) ?
                      wire86[(1'h1):(1'h0)] : (!(|$unsigned($unsigned(wire86)))));
  assign wire91 = ({(wire88[(4'ha):(4'ha)] ?
                          wire89 : $unsigned((wire84 >= wire87)))} && ({((wire87 ?
                              (8'hbb) : (8'hb0)) || (wire86 ?
                              wire87 : wire90))} ?
                      wire85 : (|(^~wire85))));
  assign wire92 = $signed((~|$unsigned(({wire89} + $signed(wire87)))));
  assign wire93 = ((~(~&(wire92 << (wire87 >= wire90)))) ?
                      wire87[(3'h4):(2'h2)] : (((8'h9e) - wire89[(3'h4):(2'h3)]) ?
                          wire91[(2'h2):(1'h1)] : wire85));
  always
    @(posedge clk) begin
      reg94 <= ((~^wire87) ?
          $signed(($signed(wire87[(3'h7):(3'h6)]) ?
              ($signed((8'hb9)) ?
                  (wire91 * wire89) : wire86) : $signed($unsigned(wire91)))) : $unsigned(wire93[(4'h9):(3'h4)]));
      reg95 <= {$signed(reg94[(1'h0):(1'h0)]), (+wire93)};
    end
  assign wire96 = ((-(($signed(wire85) ?
                      $signed((8'h9c)) : reg95[(3'h5):(2'h2)]) < {reg95[(3'h5):(3'h5)],
                      (wire91 ~^ wire88)})) && ((|(~&reg95)) ?
                      wire86[(2'h3):(1'h0)] : (~(^~wire86))));
  assign wire97 = (-wire93[(4'hb):(1'h0)]);
  always
    @(posedge clk) begin
      reg98 <= ({reg94[(1'h0):(1'h0)],
              ((reg94[(3'h4):(1'h0)] > $signed(wire96)) == ({(8'h9e)} ?
                  wire92[(1'h1):(1'h0)] : reg95[(2'h3):(2'h3)]))} ?
          ($unsigned($signed((&wire89))) ^~ reg95) : (wire88[(1'h0):(1'h0)] ?
              $signed($signed((~&wire88))) : $signed(((wire91 ?
                      (7'h43) : wire92) ?
                  {wire85} : ((8'ha5) ? wire84 : wire86)))));
      reg99 <= ((reg94[(4'he):(4'h8)] ?
              $signed(wire85[(4'he):(4'h9)]) : (+(+wire84[(3'h4):(3'h4)]))) ?
          (((|$signed(wire88)) ?
                  (^((8'hb9) <<< reg94)) : reg95[(3'h7):(3'h7)]) ?
              $unsigned(wire84[(2'h2):(2'h2)]) : (+(-((7'h42) == wire85)))) : $signed(wire93[(4'hb):(2'h2)]));
      reg100 <= $unsigned($unsigned(wire87));
    end
  assign wire101 = ($unsigned({{reg100, (wire88 && wire84)}}) ?
                       (wire96 ?
                           {wire90} : reg98[(4'h8):(3'h7)]) : reg100[(4'h8):(3'h6)]);
  assign wire102 = (~|{$signed(wire101[(1'h0):(1'h0)])});
  assign wire103 = {(((wire84[(3'h5):(2'h2)] < $unsigned(wire92)) ?
                           (|$signed(wire92)) : (~|$unsigned(wire96))) ^ wire91[(2'h2):(1'h1)])};
endmodule

module module35
#(parameter param75 = (+(((((7'h43) ? (8'haa) : (8'ha4)) ? ((8'h9f) ? (8'ha0) : (8'ha7)) : ((8'ha0) >>> (7'h42))) ? {(~&(8'had))} : (^~(7'h43))) ? ((((7'h41) + (8'ha4)) || ((8'ha0) <= (7'h40))) ? ((8'hbb) ? ((7'h44) ? (8'hb0) : (8'ha7)) : ((8'haf) ? (8'hb3) : (8'h9d))) : (((7'h41) ? (8'hbb) : (8'hb8)) < (!(8'hb5)))) : (((~&(8'hbb)) ? (&(8'hb1)) : ((8'hbb) <= (8'hbd))) ? (~((8'hab) ^ (8'ha7))) : (+((8'ha4) | (7'h42)))))), 
parameter param76 = {param75})
(y, clk, wire40, wire39, wire38, wire37, wire36);
  output wire [(32'h1bf):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hd):(1'h0)] wire40;
  input wire [(2'h2):(1'h0)] wire39;
  input wire signed [(4'h9):(1'h0)] wire38;
  input wire [(4'ha):(1'h0)] wire37;
  input wire signed [(4'h8):(1'h0)] wire36;
  wire [(4'hc):(1'h0)] wire74;
  wire [(5'h11):(1'h0)] wire73;
  wire signed [(4'hd):(1'h0)] wire72;
  wire signed [(5'h12):(1'h0)] wire71;
  wire signed [(4'ha):(1'h0)] wire70;
  wire [(4'hc):(1'h0)] wire55;
  wire [(4'h9):(1'h0)] wire54;
  wire signed [(5'h11):(1'h0)] wire53;
  wire signed [(5'h15):(1'h0)] wire52;
  wire [(5'h13):(1'h0)] wire51;
  wire [(5'h13):(1'h0)] wire50;
  wire signed [(3'h7):(1'h0)] wire49;
  wire signed [(5'h12):(1'h0)] wire48;
  wire [(4'hd):(1'h0)] wire47;
  wire [(2'h3):(1'h0)] wire46;
  wire signed [(4'he):(1'h0)] wire45;
  wire [(5'h11):(1'h0)] wire44;
  wire signed [(5'h10):(1'h0)] wire43;
  wire [(5'h12):(1'h0)] wire42;
  wire signed [(2'h3):(1'h0)] wire41;
  reg signed [(4'hb):(1'h0)] reg69 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg68 = (1'h0);
  reg [(4'ha):(1'h0)] reg67 = (1'h0);
  reg [(4'hf):(1'h0)] reg66 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg65 = (1'h0);
  reg [(3'h7):(1'h0)] reg64 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg63 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg62 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg61 = (1'h0);
  reg [(3'h6):(1'h0)] reg60 = (1'h0);
  reg [(3'h4):(1'h0)] reg59 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg58 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg57 = (1'h0);
  reg [(3'h5):(1'h0)] reg56 = (1'h0);
  assign y = {wire74,
                 wire73,
                 wire72,
                 wire71,
                 wire70,
                 wire55,
                 wire54,
                 wire53,
                 wire52,
                 wire51,
                 wire50,
                 wire49,
                 wire48,
                 wire47,
                 wire46,
                 wire45,
                 wire44,
                 wire43,
                 wire42,
                 wire41,
                 reg69,
                 reg68,
                 reg67,
                 reg66,
                 reg65,
                 reg64,
                 reg63,
                 reg62,
                 reg61,
                 reg60,
                 reg59,
                 reg58,
                 reg57,
                 reg56,
                 (1'h0)};
  assign wire41 = (^~(wire38[(3'h4):(2'h3)] & (wire39[(2'h2):(1'h1)] ?
                      $signed(wire37) : ((wire37 ? wire38 : wire39) ?
                          wire38 : (wire39 ~^ wire40)))));
  assign wire42 = ((wire38[(3'h4):(1'h1)] >>> $unsigned($signed($signed(wire39)))) ?
                      (&(wire39[(1'h1):(1'h0)] && $unsigned(wire40[(4'h9):(1'h0)]))) : (|(&$unsigned(wire41))));
  assign wire43 = {($signed($unsigned(((8'hab) + wire42))) + wire42),
                      ((!((wire40 ? wire39 : wire42) ?
                              wire42 : (wire38 ? wire37 : wire41))) ?
                          (~$unsigned((wire42 ^~ wire39))) : wire40[(2'h2):(1'h0)])};
  assign wire44 = wire40;
  assign wire45 = wire38[(3'h4):(1'h0)];
  assign wire46 = wire36[(3'h5):(2'h3)];
  assign wire47 = wire37;
  assign wire48 = wire47[(4'h8):(3'h4)];
  assign wire49 = $unsigned({wire42[(1'h0):(1'h0)]});
  assign wire50 = wire42[(4'h9):(4'h8)];
  assign wire51 = $unsigned((~$signed((-(^~wire47)))));
  assign wire52 = $unsigned(wire37);
  assign wire53 = $signed(wire37[(1'h0):(1'h0)]);
  assign wire54 = wire49[(3'h5):(3'h4)];
  assign wire55 = (!$signed($unsigned(({wire49, wire53} ?
                      ((7'h40) ? (8'ha2) : (7'h42)) : (wire40 ?
                          wire49 : wire46)))));
  always
    @(posedge clk) begin
      if ($signed(wire53[(3'h6):(3'h6)]))
        begin
          if ((wire41 ?
              {(wire45[(2'h2):(1'h1)] >>> ((&wire37) >= wire43))} : $unsigned($unsigned(wire39))))
            begin
              reg56 <= (wire43 <= $signed(((((8'hbd) == (8'hb2)) != $signed(wire55)) ~^ wire55[(3'h4):(2'h3)])));
              reg57 <= $signed($unsigned((~&wire55)));
              reg58 <= $signed((!(~$unsigned((wire53 + wire54)))));
              reg59 <= ($signed(wire46[(2'h3):(2'h3)]) && {(wire44 <<< ($signed(wire52) + (wire47 ?
                      wire52 : wire53)))});
              reg60 <= reg59;
            end
          else
            begin
              reg56 <= ((((~((8'haa) ^~ wire52)) >> $signed({reg57,
                      (8'hb2)})) + {(!$unsigned(wire51)),
                      wire55[(4'h8):(1'h0)]}) ?
                  $unsigned((^((reg56 ?
                      wire43 : reg56) <<< wire40[(3'h4):(2'h2)]))) : wire50[(4'he):(1'h0)]);
            end
          reg61 <= ($signed(reg56) - (^~{reg60}));
          reg62 <= $unsigned(wire55[(3'h7):(3'h7)]);
          reg63 <= {$unsigned($signed(wire41[(1'h0):(1'h0)]))};
          reg64 <= $unsigned((wire46[(2'h3):(2'h2)] ?
              (({wire48} ?
                  $unsigned((8'ha8)) : wire51) <= wire48[(5'h11):(4'hc)]) : wire41));
        end
      else
        begin
          if ($signed(wire44[(2'h2):(1'h0)]))
            begin
              reg56 <= ($signed((8'hb3)) && (&(8'hb8)));
              reg57 <= wire53[(4'hf):(2'h3)];
              reg58 <= ({((~|reg63) ?
                      (^(wire52 ?
                          (8'h9d) : wire43)) : $signed($unsigned(wire44)))} >= (~^reg59));
              reg59 <= wire39[(1'h1):(1'h0)];
              reg60 <= $unsigned(wire50);
            end
          else
            begin
              reg56 <= wire39[(1'h0):(1'h0)];
              reg57 <= reg59[(2'h2):(2'h2)];
              reg58 <= $signed($unsigned(($unsigned((wire43 ?
                      wire54 : wire54)) ?
                  (wire52[(4'h8):(1'h1)] ^~ wire42[(4'hb):(1'h1)]) : (reg60[(3'h6):(3'h6)] | (^~(8'ha5))))));
              reg59 <= ($unsigned((((reg61 <<< wire48) ?
                      (^~(8'hbe)) : (8'ha2)) << $signed($unsigned(reg58)))) ?
                  (~^wire48) : {$unsigned(wire55[(3'h5):(2'h3)]),
                      $signed(wire39)});
            end
          if (($signed((~^{$unsigned(reg63), (reg60 != (8'hb9))})) ?
              reg61[(5'h11):(3'h4)] : $unsigned(wire41[(2'h2):(1'h0)])))
            begin
              reg61 <= reg63[(5'h12):(4'ha)];
              reg62 <= $unsigned($signed(($unsigned((&wire40)) ?
                  (reg64[(3'h6):(3'h6)] ?
                      (^~reg61) : (reg59 ?
                          wire47 : wire53)) : $unsigned(reg63[(2'h3):(2'h3)]))));
              reg63 <= wire47;
              reg64 <= (^(wire48 >> {($signed(wire45) < (wire51 || reg58))}));
            end
          else
            begin
              reg61 <= reg59;
              reg62 <= ((({{wire52, wire37}} ?
                      (~|(!wire37)) : wire51) > wire52[(4'hf):(3'h4)]) ?
                  (($unsigned(reg63) ?
                      reg61[(4'hd):(4'hd)] : {wire49}) ^~ $signed((-wire51[(4'hd):(3'h6)]))) : (&wire38[(3'h5):(1'h0)]));
            end
          reg65 <= ({(wire54[(1'h0):(1'h0)] ^~ wire50),
              ($unsigned({wire51}) ?
                  ((8'hbd) ? (wire51 ? reg57 : wire42) : (8'ha5)) : ((wire49 ?
                          wire41 : reg56) ?
                      (^wire53) : reg60[(3'h5):(3'h4)]))} >= wire39[(1'h0):(1'h0)]);
        end
      reg66 <= $unsigned(wire44[(4'h8):(3'h6)]);
      reg67 <= wire45[(4'he):(4'hd)];
      reg68 <= (($unsigned($unsigned($unsigned(reg59))) ?
          (8'hba) : (wire41 | {wire50})) == (wire37[(2'h3):(2'h3)] ?
          (wire39[(2'h2):(1'h1)] ?
              (wire43[(2'h2):(1'h1)] ?
                  (reg66 ? reg60 : reg57) : (wire49 ?
                      wire47 : (8'ha8))) : $unsigned((wire39 * wire42))) : wire54[(2'h3):(1'h0)]));
      reg69 <= reg61;
    end
  assign wire70 = reg59[(1'h0):(1'h0)];
  assign wire71 = wire51;
  assign wire72 = wire46[(2'h3):(1'h1)];
  assign wire73 = (+(($signed((wire40 << reg59)) < $signed($signed(reg62))) | (($signed(wire45) > $unsigned((8'hb7))) ?
                      (^(wire50 ? wire41 : reg64)) : reg56)));
  assign wire74 = (~&(wire45 ?
                      $signed(({wire70,
                          (8'hbd)} != $unsigned(wire51))) : reg56));
endmodule

module module150
#(parameter param167 = (&(^~({(+(8'hb6))} + (8'hb8)))))
(y, clk, wire154, wire153, wire152, wire151);
  output wire [(32'ha3):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(2'h2):(1'h0)] wire154;
  input wire [(3'h7):(1'h0)] wire153;
  input wire signed [(4'hd):(1'h0)] wire152;
  input wire signed [(4'hd):(1'h0)] wire151;
  wire signed [(4'hf):(1'h0)] wire166;
  wire signed [(4'hc):(1'h0)] wire165;
  wire signed [(5'h14):(1'h0)] wire164;
  wire signed [(5'h15):(1'h0)] wire159;
  wire signed [(4'ha):(1'h0)] wire155;
  reg [(4'hd):(1'h0)] reg163 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg162 = (1'h0);
  reg [(4'hf):(1'h0)] reg161 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg160 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg158 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg157 = (1'h0);
  reg [(3'h4):(1'h0)] reg156 = (1'h0);
  assign y = {wire166,
                 wire165,
                 wire164,
                 wire159,
                 wire155,
                 reg163,
                 reg162,
                 reg161,
                 reg160,
                 reg158,
                 reg157,
                 reg156,
                 (1'h0)};
  assign wire155 = wire153[(1'h0):(1'h0)];
  always
    @(posedge clk) begin
      reg156 <= $signed($unsigned($signed($unsigned({wire155}))));
      reg157 <= wire153;
      reg158 <= ((8'ha0) ~^ $signed(($unsigned($unsigned((8'h9f))) != wire155[(4'ha):(3'h6)])));
    end
  assign wire159 = $unsigned({wire152});
  always
    @(posedge clk) begin
      reg160 <= $signed($signed((~^$signed((8'ha0)))));
      if ((|(wire159[(2'h3):(1'h1)] ?
          (((reg157 ? reg157 : reg160) ?
              $unsigned(wire159) : (^wire154)) & reg156[(2'h3):(1'h0)]) : $unsigned(((wire152 ^~ wire159) >> $signed(wire155))))))
        begin
          reg161 <= (8'hbe);
        end
      else
        begin
          reg161 <= ((8'hba) ?
              (~(^~$unsigned((8'hbc)))) : ((((wire154 ?
                      wire154 : wire154) || (wire154 ? reg161 : wire152)) ?
                  (|$unsigned(wire152)) : (~{(8'ha2)})) < wire155[(3'h6):(2'h2)]));
        end
      reg162 <= (8'hb2);
      reg163 <= reg156[(1'h0):(1'h0)];
    end
  assign wire164 = $signed((7'h42));
  assign wire165 = ({(8'haf)} ?
                       (($unsigned((+wire155)) ?
                           (^(8'ha3)) : reg163[(3'h6):(3'h4)]) ^ $signed(($signed(reg161) ?
                           $signed(wire151) : reg158))) : reg162[(3'h4):(1'h0)]);
  assign wire166 = $unsigned(wire152[(3'h6):(3'h6)]);
endmodule
