// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fft1D_512_fft1D_512,hls_ip_2023_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu50-fsvh2104-2-e,HLS_INPUT_CLOCK=8.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.136400,HLS_SYN_LAT=14289,HLS_SYN_TPT=none,HLS_SYN_MEM=8,HLS_SYN_DSP=0,HLS_SYN_FF=16230,HLS_SYN_LUT=28125,HLS_VERSION=2023_2}" *)

module fft1D_512 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        work_x_address0,
        work_x_ce0,
        work_x_we0,
        work_x_d0,
        work_x_q0,
        work_x_address1,
        work_x_ce1,
        work_x_we1,
        work_x_d1,
        work_x_q1,
        work_y_address0,
        work_y_ce0,
        work_y_we0,
        work_y_d0,
        work_y_q0,
        work_y_address1,
        work_y_ce1,
        work_y_we1,
        work_y_d1,
        work_y_q1
);

parameter    ap_ST_fsm_state1 = 152'd1;
parameter    ap_ST_fsm_state2 = 152'd2;
parameter    ap_ST_fsm_state3 = 152'd4;
parameter    ap_ST_fsm_state4 = 152'd8;
parameter    ap_ST_fsm_state5 = 152'd16;
parameter    ap_ST_fsm_state6 = 152'd32;
parameter    ap_ST_fsm_state7 = 152'd64;
parameter    ap_ST_fsm_state8 = 152'd128;
parameter    ap_ST_fsm_state9 = 152'd256;
parameter    ap_ST_fsm_state10 = 152'd512;
parameter    ap_ST_fsm_state11 = 152'd1024;
parameter    ap_ST_fsm_state12 = 152'd2048;
parameter    ap_ST_fsm_state13 = 152'd4096;
parameter    ap_ST_fsm_state14 = 152'd8192;
parameter    ap_ST_fsm_state15 = 152'd16384;
parameter    ap_ST_fsm_state16 = 152'd32768;
parameter    ap_ST_fsm_state17 = 152'd65536;
parameter    ap_ST_fsm_state18 = 152'd131072;
parameter    ap_ST_fsm_state19 = 152'd262144;
parameter    ap_ST_fsm_state20 = 152'd524288;
parameter    ap_ST_fsm_state21 = 152'd1048576;
parameter    ap_ST_fsm_state22 = 152'd2097152;
parameter    ap_ST_fsm_state23 = 152'd4194304;
parameter    ap_ST_fsm_state24 = 152'd8388608;
parameter    ap_ST_fsm_state25 = 152'd16777216;
parameter    ap_ST_fsm_state26 = 152'd33554432;
parameter    ap_ST_fsm_state27 = 152'd67108864;
parameter    ap_ST_fsm_state28 = 152'd134217728;
parameter    ap_ST_fsm_state29 = 152'd268435456;
parameter    ap_ST_fsm_state30 = 152'd536870912;
parameter    ap_ST_fsm_state31 = 152'd1073741824;
parameter    ap_ST_fsm_state32 = 152'd2147483648;
parameter    ap_ST_fsm_state33 = 152'd4294967296;
parameter    ap_ST_fsm_state34 = 152'd8589934592;
parameter    ap_ST_fsm_state35 = 152'd17179869184;
parameter    ap_ST_fsm_state36 = 152'd34359738368;
parameter    ap_ST_fsm_state37 = 152'd68719476736;
parameter    ap_ST_fsm_state38 = 152'd137438953472;
parameter    ap_ST_fsm_state39 = 152'd274877906944;
parameter    ap_ST_fsm_state40 = 152'd549755813888;
parameter    ap_ST_fsm_state41 = 152'd1099511627776;
parameter    ap_ST_fsm_state42 = 152'd2199023255552;
parameter    ap_ST_fsm_state43 = 152'd4398046511104;
parameter    ap_ST_fsm_state44 = 152'd8796093022208;
parameter    ap_ST_fsm_state45 = 152'd17592186044416;
parameter    ap_ST_fsm_state46 = 152'd35184372088832;
parameter    ap_ST_fsm_state47 = 152'd70368744177664;
parameter    ap_ST_fsm_state48 = 152'd140737488355328;
parameter    ap_ST_fsm_state49 = 152'd281474976710656;
parameter    ap_ST_fsm_state50 = 152'd562949953421312;
parameter    ap_ST_fsm_state51 = 152'd1125899906842624;
parameter    ap_ST_fsm_state52 = 152'd2251799813685248;
parameter    ap_ST_fsm_state53 = 152'd4503599627370496;
parameter    ap_ST_fsm_state54 = 152'd9007199254740992;
parameter    ap_ST_fsm_state55 = 152'd18014398509481984;
parameter    ap_ST_fsm_state56 = 152'd36028797018963968;
parameter    ap_ST_fsm_state57 = 152'd72057594037927936;
parameter    ap_ST_fsm_state58 = 152'd144115188075855872;
parameter    ap_ST_fsm_state59 = 152'd288230376151711744;
parameter    ap_ST_fsm_state60 = 152'd576460752303423488;
parameter    ap_ST_fsm_state61 = 152'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 152'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 152'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 152'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 152'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 152'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 152'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 152'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 152'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 152'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 152'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 152'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 152'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 152'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 152'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 152'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 152'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 152'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 152'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 152'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 152'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 152'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 152'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 152'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 152'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 152'd38685626227668133590597632;
parameter    ap_ST_fsm_state87 = 152'd77371252455336267181195264;
parameter    ap_ST_fsm_state88 = 152'd154742504910672534362390528;
parameter    ap_ST_fsm_state89 = 152'd309485009821345068724781056;
parameter    ap_ST_fsm_state90 = 152'd618970019642690137449562112;
parameter    ap_ST_fsm_state91 = 152'd1237940039285380274899124224;
parameter    ap_ST_fsm_state92 = 152'd2475880078570760549798248448;
parameter    ap_ST_fsm_state93 = 152'd4951760157141521099596496896;
parameter    ap_ST_fsm_state94 = 152'd9903520314283042199192993792;
parameter    ap_ST_fsm_state95 = 152'd19807040628566084398385987584;
parameter    ap_ST_fsm_state96 = 152'd39614081257132168796771975168;
parameter    ap_ST_fsm_state97 = 152'd79228162514264337593543950336;
parameter    ap_ST_fsm_state98 = 152'd158456325028528675187087900672;
parameter    ap_ST_fsm_state99 = 152'd316912650057057350374175801344;
parameter    ap_ST_fsm_state100 = 152'd633825300114114700748351602688;
parameter    ap_ST_fsm_state101 = 152'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state102 = 152'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state103 = 152'd5070602400912917605986812821504;
parameter    ap_ST_fsm_state104 = 152'd10141204801825835211973625643008;
parameter    ap_ST_fsm_state105 = 152'd20282409603651670423947251286016;
parameter    ap_ST_fsm_state106 = 152'd40564819207303340847894502572032;
parameter    ap_ST_fsm_state107 = 152'd81129638414606681695789005144064;
parameter    ap_ST_fsm_state108 = 152'd162259276829213363391578010288128;
parameter    ap_ST_fsm_state109 = 152'd324518553658426726783156020576256;
parameter    ap_ST_fsm_state110 = 152'd649037107316853453566312041152512;
parameter    ap_ST_fsm_state111 = 152'd1298074214633706907132624082305024;
parameter    ap_ST_fsm_state112 = 152'd2596148429267413814265248164610048;
parameter    ap_ST_fsm_state113 = 152'd5192296858534827628530496329220096;
parameter    ap_ST_fsm_state114 = 152'd10384593717069655257060992658440192;
parameter    ap_ST_fsm_state115 = 152'd20769187434139310514121985316880384;
parameter    ap_ST_fsm_state116 = 152'd41538374868278621028243970633760768;
parameter    ap_ST_fsm_state117 = 152'd83076749736557242056487941267521536;
parameter    ap_ST_fsm_state118 = 152'd166153499473114484112975882535043072;
parameter    ap_ST_fsm_state119 = 152'd332306998946228968225951765070086144;
parameter    ap_ST_fsm_state120 = 152'd664613997892457936451903530140172288;
parameter    ap_ST_fsm_state121 = 152'd1329227995784915872903807060280344576;
parameter    ap_ST_fsm_state122 = 152'd2658455991569831745807614120560689152;
parameter    ap_ST_fsm_state123 = 152'd5316911983139663491615228241121378304;
parameter    ap_ST_fsm_state124 = 152'd10633823966279326983230456482242756608;
parameter    ap_ST_fsm_state125 = 152'd21267647932558653966460912964485513216;
parameter    ap_ST_fsm_state126 = 152'd42535295865117307932921825928971026432;
parameter    ap_ST_fsm_state127 = 152'd85070591730234615865843651857942052864;
parameter    ap_ST_fsm_state128 = 152'd170141183460469231731687303715884105728;
parameter    ap_ST_fsm_state129 = 152'd340282366920938463463374607431768211456;
parameter    ap_ST_fsm_state130 = 152'd680564733841876926926749214863536422912;
parameter    ap_ST_fsm_state131 = 152'd1361129467683753853853498429727072845824;
parameter    ap_ST_fsm_state132 = 152'd2722258935367507707706996859454145691648;
parameter    ap_ST_fsm_state133 = 152'd5444517870735015415413993718908291383296;
parameter    ap_ST_fsm_state134 = 152'd10889035741470030830827987437816582766592;
parameter    ap_ST_fsm_state135 = 152'd21778071482940061661655974875633165533184;
parameter    ap_ST_fsm_state136 = 152'd43556142965880123323311949751266331066368;
parameter    ap_ST_fsm_state137 = 152'd87112285931760246646623899502532662132736;
parameter    ap_ST_fsm_state138 = 152'd174224571863520493293247799005065324265472;
parameter    ap_ST_fsm_state139 = 152'd348449143727040986586495598010130648530944;
parameter    ap_ST_fsm_state140 = 152'd696898287454081973172991196020261297061888;
parameter    ap_ST_fsm_state141 = 152'd1393796574908163946345982392040522594123776;
parameter    ap_ST_fsm_state142 = 152'd2787593149816327892691964784081045188247552;
parameter    ap_ST_fsm_state143 = 152'd5575186299632655785383929568162090376495104;
parameter    ap_ST_fsm_state144 = 152'd11150372599265311570767859136324180752990208;
parameter    ap_ST_fsm_state145 = 152'd22300745198530623141535718272648361505980416;
parameter    ap_ST_fsm_state146 = 152'd44601490397061246283071436545296723011960832;
parameter    ap_ST_fsm_state147 = 152'd89202980794122492566142873090593446023921664;
parameter    ap_ST_fsm_state148 = 152'd178405961588244985132285746181186892047843328;
parameter    ap_ST_fsm_state149 = 152'd356811923176489970264571492362373784095686656;
parameter    ap_ST_fsm_state150 = 152'd713623846352979940529142984724747568191373312;
parameter    ap_ST_fsm_state151 = 152'd1427247692705959881058285969449495136382746624;
parameter    ap_ST_fsm_state152 = 152'd2854495385411919762116571938898990272765493248;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [8:0] work_x_address0;
output   work_x_ce0;
output   work_x_we0;
output  [63:0] work_x_d0;
input  [63:0] work_x_q0;
output  [8:0] work_x_address1;
output   work_x_ce1;
output   work_x_we1;
output  [63:0] work_x_d1;
input  [63:0] work_x_q1;
output  [8:0] work_y_address0;
output   work_y_ce0;
output   work_y_we0;
output  [63:0] work_y_d0;
input  [63:0] work_y_q0;
output  [8:0] work_y_address1;
output   work_y_ce1;
output   work_y_we1;
output  [63:0] work_y_d1;
input  [63:0] work_y_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[8:0] work_x_address0;
reg work_x_ce0;
reg work_x_we0;
reg[63:0] work_x_d0;
reg[8:0] work_x_address1;
reg work_x_ce1;
reg work_x_we1;
reg[63:0] work_x_d1;
reg[8:0] work_y_address0;
reg work_y_ce0;
reg work_y_we0;
reg[63:0] work_y_d0;
reg[8:0] work_y_address1;
reg work_y_ce1;
reg work_y_we1;
reg[63:0] work_y_d1;

(* fsm_encoding = "none" *) reg   [151:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [2:0] twiddles8_reversed8_address0;
reg    twiddles8_reversed8_ce0;
wire   [31:0] twiddles8_reversed8_q0;
wire   [63:0] grp_fu_2047_p2;
reg   [63:0] reg_2140;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state67;
wire    ap_CS_fsm_state71;
wire    ap_CS_fsm_state78;
wire    ap_CS_fsm_state85;
wire    ap_CS_fsm_state127;
wire    ap_CS_fsm_state131;
wire    ap_CS_fsm_state136;
wire    ap_CS_fsm_state140;
wire    ap_CS_fsm_state147;
wire   [63:0] grp_fu_2051_p2;
reg   [63:0] reg_2151;
wire   [63:0] grp_fu_2055_p2;
reg   [63:0] reg_2162;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state139;
wire    ap_CS_fsm_state151;
wire   [63:0] grp_fu_2059_p2;
reg   [63:0] reg_2171;
wire   [63:0] grp_fu_2063_p2;
reg   [63:0] reg_2180;
wire   [63:0] grp_fu_2067_p2;
reg   [63:0] reg_2189;
wire   [63:0] grp_fu_2071_p2;
reg   [63:0] reg_2198;
wire   [63:0] grp_fu_2075_p2;
reg   [63:0] reg_2203;
reg   [63:0] reg_2208;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state73;
wire    ap_CS_fsm_state79;
wire    ap_CS_fsm_state87;
wire    ap_CS_fsm_state128;
wire    ap_CS_fsm_state133;
reg   [63:0] reg_2216;
reg   [63:0] reg_2224;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state143;
reg   [63:0] reg_2233;
wire   [63:0] grp_fu_2105_p2;
reg   [63:0] reg_2242;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state75;
wire    ap_CS_fsm_state83;
wire    ap_CS_fsm_state132;
wire   [63:0] grp_fu_2110_p2;
reg   [63:0] reg_2249;
reg   [63:0] reg_2256;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state74;
wire    ap_CS_fsm_state81;
wire    ap_CS_fsm_state129;
reg   [63:0] reg_2264;
reg   [63:0] reg_2272;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state77;
wire    ap_CS_fsm_state135;
reg   [63:0] reg_2279;
wire   [63:0] grp_fu_2117_p2;
reg   [63:0] reg_2286;
wire   [63:0] grp_fu_2122_p2;
reg   [63:0] reg_2292;
wire   [63:0] grp_fu_2127_p2;
reg   [63:0] reg_2298;
wire   [63:0] grp_fu_2132_p2;
reg   [63:0] reg_2303;
reg   [63:0] reg_2308;
reg   [63:0] reg_2316;
reg   [63:0] reg_2324;
reg   [63:0] reg_2329;
wire   [63:0] grp_fu_2137_p1;
reg   [63:0] reg_2334;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state91;
wire   [63:0] DATA_x_q1;
reg   [63:0] reg_2340;
wire    ap_CS_fsm_state63;
wire    ap_CS_fsm_state70;
wire    ap_CS_fsm_state123;
wire   [63:0] DATA_x_q0;
reg   [63:0] reg_2346;
wire   [63:0] DATA_y_q1;
reg   [63:0] reg_2354;
wire   [63:0] DATA_y_q0;
reg   [63:0] reg_2360;
wire    ap_CS_fsm_state64;
wire    ap_CS_fsm_state124;
reg   [6:0] tid_11_reg_5512;
wire    ap_CS_fsm_state2;
wire  signed [6:0] xor_ln132_fu_2420_p2;
reg  signed [6:0] xor_ln132_reg_5524;
reg   [63:0] work_x_load_1_reg_5556;
wire    ap_CS_fsm_state3;
reg   [63:0] work_x_load_3_reg_5561;
reg   [63:0] work_y_load_1_reg_5576;
reg   [63:0] work_y_load_3_reg_5581;
wire   [63:0] c0_x_1_fu_2476_p1;
wire    ap_CS_fsm_state4;
wire   [63:0] c0_x_3_fu_2494_p1;
wire   [63:0] bitcast_ln136_fu_2499_p1;
wire   [63:0] bitcast_ln138_fu_2515_p1;
wire   [63:0] c0_y_1_fu_2521_p1;
wire   [63:0] c0_y_3_fu_2526_p1;
wire   [63:0] bitcast_ln145_fu_2531_p1;
wire   [63:0] bitcast_ln147_fu_2537_p1;
wire   [63:0] c0_x_2_fu_2543_p1;
wire    ap_CS_fsm_state5;
wire   [63:0] bitcast_ln137_fu_2549_p1;
wire   [63:0] c0_y_2_fu_2555_p1;
wire   [63:0] bitcast_ln146_fu_2561_p1;
wire   [63:0] bitcast_ln150_1_fu_2577_p1;
wire   [63:0] bitcast_ln150_3_fu_2592_p1;
wire   [63:0] bitcast_ln150_9_fu_2607_p1;
wire   [63:0] bitcast_ln150_11_fu_2623_p1;
wire    ap_CS_fsm_state10;
wire   [5:0] trunc_ln153_fu_2647_p1;
reg   [5:0] trunc_ln153_reg_5730;
wire   [63:0] c0_x_fu_2650_p1;
wire   [63:0] bitcast_ln135_fu_2656_p1;
wire   [63:0] c0_y_fu_2662_p1;
wire   [63:0] bitcast_ln144_fu_2668_p1;
wire   [63:0] bitcast_ln150_5_fu_2684_p1;
wire    ap_CS_fsm_state13;
wire   [63:0] bitcast_ln150_7_fu_2699_p1;
wire   [63:0] bitcast_ln150_13_fu_2714_p1;
wire   [63:0] bitcast_ln150_15_fu_2729_p1;
wire   [8:0] shl_ln1_fu_2734_p3;
reg   [8:0] shl_ln1_reg_5780;
wire    ap_CS_fsm_state22;
wire   [63:0] bitcast_ln150_17_fu_2757_p1;
wire    ap_CS_fsm_state24;
wire   [63:0] bitcast_ln150_19_fu_2772_p1;
wire   [31:0] zext_ln153_fu_2777_p1;
wire    ap_CS_fsm_state30;
wire   [5:0] offset_fu_2873_p1;
reg   [5:0] offset_reg_5809;
wire    ap_CS_fsm_state39;
wire   [8:0] shl_ln_fu_2877_p3;
reg   [8:0] shl_ln_reg_5817;
wire   [8:0] zext_ln174_2_fu_2911_p1;
reg   [8:0] zext_ln174_2_reg_5844;
wire    ap_CS_fsm_state40;
wire   [7:0] zext_ln174_1_fu_2949_p1;
reg   [7:0] zext_ln174_1_reg_5860;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state42;
wire   [9:0] offset_1_fu_3110_p2;
reg   [9:0] offset_1_reg_5889;
wire    ap_CS_fsm_state44;
wire   [5:0] trunc_ln197_fu_3121_p1;
reg   [5:0] trunc_ln197_reg_5904;
wire   [8:0] shl_ln2_fu_3146_p3;
reg   [8:0] shl_ln2_reg_5921;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state46;
wire    ap_CS_fsm_state47;
wire   [5:0] offset_2_fu_3304_p1;
reg   [5:0] offset_2_reg_5964;
wire    ap_CS_fsm_state49;
wire   [8:0] shl_ln3_fu_3308_p3;
reg   [8:0] shl_ln3_reg_5972;
wire   [8:0] zext_ln174_5_fu_3342_p1;
reg   [8:0] zext_ln174_5_reg_6047;
wire    ap_CS_fsm_state50;
wire   [7:0] zext_ln174_4_fu_3380_p1;
reg   [7:0] zext_ln174_4_reg_6063;
wire    ap_CS_fsm_state51;
wire    ap_CS_fsm_state52;
wire   [5:0] trunc_ln226_fu_3507_p1;
reg   [5:0] trunc_ln226_reg_6092;
wire    ap_CS_fsm_state54;
wire   [9:0] add_ln238_fu_3545_p2;
reg   [9:0] add_ln238_reg_6097;
wire   [8:0] shl_ln4_fu_3585_p3;
reg   [8:0] shl_ln4_reg_6124;
wire    ap_CS_fsm_state55;
wire    ap_CS_fsm_state56;
wire    ap_CS_fsm_state57;
wire   [8:0] shl_ln5_fu_3811_p3;
reg   [8:0] shl_ln5_reg_6167;
wire    ap_CS_fsm_state62;
reg   [8:0] DATA_x_addr_25_reg_6177;
reg   [8:0] DATA_x_addr_27_reg_6183;
reg   [8:0] DATA_y_addr_25_reg_6188;
reg   [8:0] DATA_y_addr_27_reg_6194;
reg   [2:0] hi_3_reg_6199;
reg   [8:0] DATA_x_addr_29_reg_6211;
reg   [8:0] DATA_x_addr_31_reg_6217;
reg   [8:0] DATA_y_addr_29_reg_6223;
reg   [8:0] DATA_y_addr_31_reg_6229;
wire   [63:0] bitcast_ln271_1_fu_3895_p1;
wire    ap_CS_fsm_state68;
wire   [63:0] bitcast_ln271_3_fu_3910_p1;
wire   [63:0] bitcast_ln271_9_fu_3925_p1;
wire   [63:0] bitcast_ln271_11_fu_3941_p1;
reg   [8:0] DATA_x_addr_26_reg_6257;
wire    ap_CS_fsm_state69;
reg   [8:0] DATA_x_addr_30_reg_6262;
reg   [8:0] DATA_y_addr_26_reg_6268;
reg   [8:0] DATA_y_addr_30_reg_6273;
reg   [8:0] DATA_x_addr_24_reg_6279;
reg   [8:0] DATA_x_addr_28_reg_6285;
reg   [8:0] DATA_y_addr_24_reg_6291;
reg   [8:0] DATA_y_addr_28_reg_6297;
wire   [63:0] bitcast_ln271_13_fu_3995_p1;
wire    ap_CS_fsm_state76;
wire   [63:0] bitcast_ln271_15_fu_4010_p1;
wire   [63:0] bitcast_ln271_5_fu_4025_p1;
wire   [63:0] bitcast_ln271_7_fu_4040_p1;
wire   [63:0] bitcast_ln271_17_fu_4055_p1;
wire    ap_CS_fsm_state84;
wire   [63:0] bitcast_ln271_19_fu_4070_p1;
wire   [31:0] zext_ln115_2_fu_4075_p1;
wire    ap_CS_fsm_state90;
wire   [5:0] offset_3_fu_4094_p1;
reg   [5:0] offset_3_reg_6341;
wire    ap_CS_fsm_state99;
wire   [8:0] shl_ln6_fu_4098_p3;
reg   [8:0] shl_ln6_reg_6349;
wire   [8:0] zext_ln174_8_fu_4132_p1;
reg   [8:0] zext_ln174_8_reg_6376;
wire    ap_CS_fsm_state100;
wire   [7:0] zext_ln174_7_fu_4170_p1;
reg   [7:0] zext_ln174_7_reg_6392;
wire    ap_CS_fsm_state101;
wire    ap_CS_fsm_state102;
wire   [5:0] trunc_ln321_fu_4307_p1;
reg   [5:0] trunc_ln321_reg_6421;
wire    ap_CS_fsm_state104;
wire   [9:0] zext_ln321_fu_4319_p1;
reg   [9:0] zext_ln321_reg_6426;
wire   [8:0] shl_ln7_fu_4349_p3;
reg   [8:0] shl_ln7_reg_6453;
wire    ap_CS_fsm_state105;
wire    ap_CS_fsm_state106;
wire    ap_CS_fsm_state107;
wire   [5:0] offset_5_fu_4507_p1;
reg   [5:0] offset_5_reg_6496;
wire    ap_CS_fsm_state109;
wire   [8:0] shl_ln8_fu_4511_p3;
reg   [8:0] shl_ln8_reg_6504;
wire   [8:0] zext_ln174_11_fu_4545_p1;
reg   [8:0] zext_ln174_11_reg_6579;
wire    ap_CS_fsm_state110;
wire   [7:0] zext_ln174_10_fu_4583_p1;
reg   [7:0] zext_ln174_10_reg_6595;
wire    ap_CS_fsm_state111;
wire    ap_CS_fsm_state112;
wire   [5:0] trunc_ln352_fu_4710_p1;
reg   [5:0] trunc_ln352_reg_6624;
wire    ap_CS_fsm_state114;
wire   [9:0] zext_ln364_fu_4732_p1;
reg   [9:0] zext_ln364_reg_6629;
wire   [8:0] shl_ln9_fu_4770_p3;
reg   [8:0] shl_ln9_reg_6656;
wire    ap_CS_fsm_state115;
wire    ap_CS_fsm_state116;
wire    ap_CS_fsm_state117;
reg   [6:0] tid_21_reg_6696;
wire    ap_CS_fsm_state122;
wire   [8:0] shl_ln10_fu_4996_p3;
reg   [8:0] shl_ln10_reg_6708;
wire    ap_CS_fsm_state125;
wire    ap_CS_fsm_state126;
wire   [63:0] bitcast_ln398_1_fu_5103_p1;
wire   [63:0] bitcast_ln398_3_fu_5118_p1;
wire   [63:0] bitcast_ln398_9_fu_5133_p1;
wire   [63:0] bitcast_ln398_11_fu_5149_p1;
wire   [63:0] bitcast_ln398_5_fu_5165_p1;
wire   [63:0] bitcast_ln398_7_fu_5180_p1;
wire   [63:0] bitcast_ln398_13_fu_5195_p1;
wire   [63:0] bitcast_ln398_15_fu_5210_p1;
wire  signed [7:0] zext_ln403_cast_fu_5253_p3;
reg  signed [7:0] zext_ln403_cast_reg_6888;
wire   [63:0] bitcast_ln398_17_fu_5289_p1;
wire    ap_CS_fsm_state144;
wire   [63:0] bitcast_ln398_19_fu_5304_p1;
wire  signed [6:0] xor_ln402_fu_5309_p2;
reg  signed [6:0] xor_ln402_reg_6903;
reg   [8:0] DATA_x_address0;
reg    DATA_x_ce0;
reg    DATA_x_we0;
reg   [63:0] DATA_x_d0;
reg   [8:0] DATA_x_address1;
reg    DATA_x_ce1;
reg    DATA_x_we1;
reg   [63:0] DATA_x_d1;
reg   [8:0] DATA_y_address0;
reg    DATA_y_ce0;
reg    DATA_y_we0;
reg   [63:0] DATA_y_d0;
reg   [8:0] DATA_y_address1;
reg    DATA_y_ce1;
reg    DATA_y_we1;
reg   [63:0] DATA_y_d1;
reg   [2:0] data_x_address0;
reg    data_x_ce0;
reg    data_x_we0;
reg   [63:0] data_x_d0;
wire   [63:0] data_x_q0;
reg   [2:0] data_x_address1;
reg    data_x_ce1;
reg    data_x_we1;
reg   [63:0] data_x_d1;
wire   [63:0] data_x_q1;
reg   [2:0] data_y_address0;
reg    data_y_ce0;
reg    data_y_we0;
reg   [63:0] data_y_d0;
wire   [63:0] data_y_q0;
reg   [2:0] data_y_address1;
reg    data_y_ce1;
reg    data_y_we1;
reg   [63:0] data_y_d1;
wire   [63:0] data_y_q1;
reg   [9:0] smem_address0;
reg    smem_ce0;
reg    smem_we0;
reg   [63:0] smem_d0;
wire   [63:0] smem_q0;
reg   [9:0] smem_address1;
reg    smem_ce1;
reg    smem_we1;
reg   [63:0] smem_d1;
wire   [63:0] smem_q1;
wire    grp_fft1D_512_Pipeline_twiddles_fu_2005_ap_start;
wire    grp_fft1D_512_Pipeline_twiddles_fu_2005_ap_done;
wire    grp_fft1D_512_Pipeline_twiddles_fu_2005_ap_idle;
wire    grp_fft1D_512_Pipeline_twiddles_fu_2005_ap_ready;
wire   [2:0] grp_fft1D_512_Pipeline_twiddles_fu_2005_data_x_address0;
wire    grp_fft1D_512_Pipeline_twiddles_fu_2005_data_x_ce0;
wire    grp_fft1D_512_Pipeline_twiddles_fu_2005_data_x_we0;
wire   [63:0] grp_fft1D_512_Pipeline_twiddles_fu_2005_data_x_d0;
wire   [2:0] grp_fft1D_512_Pipeline_twiddles_fu_2005_data_x_address1;
wire    grp_fft1D_512_Pipeline_twiddles_fu_2005_data_x_ce1;
wire   [2:0] grp_fft1D_512_Pipeline_twiddles_fu_2005_data_y_address0;
wire    grp_fft1D_512_Pipeline_twiddles_fu_2005_data_y_ce0;
wire    grp_fft1D_512_Pipeline_twiddles_fu_2005_data_y_we0;
wire   [63:0] grp_fft1D_512_Pipeline_twiddles_fu_2005_data_y_d0;
wire   [2:0] grp_fft1D_512_Pipeline_twiddles_fu_2005_data_y_address1;
wire    grp_fft1D_512_Pipeline_twiddles_fu_2005_data_y_ce1;
wire   [2:0] grp_fft1D_512_Pipeline_twiddles_fu_2005_twiddles8_reversed8_address0;
wire    grp_fft1D_512_Pipeline_twiddles_fu_2005_twiddles8_reversed8_ce0;
wire   [63:0] grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2047_p_din0;
wire   [63:0] grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2047_p_din1;
wire   [0:0] grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2047_p_opcode;
wire    grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2047_p_ce;
wire   [63:0] grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2051_p_din0;
wire   [63:0] grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2051_p_din1;
wire   [0:0] grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2051_p_opcode;
wire    grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2051_p_ce;
wire   [63:0] grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2105_p_din0;
wire   [63:0] grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2105_p_din1;
wire    grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2105_p_ce;
wire   [63:0] grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2110_p_din0;
wire   [63:0] grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2110_p_din1;
wire    grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2110_p_ce;
wire   [63:0] grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2117_p_din0;
wire   [63:0] grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2117_p_din1;
wire    grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2117_p_ce;
wire   [63:0] grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2122_p_din0;
wire   [63:0] grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2122_p_din1;
wire    grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2122_p_ce;
wire   [63:0] grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2127_p_din0;
wire   [63:0] grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2127_p_din1;
wire    grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2127_p_ce;
wire   [63:0] grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2132_p_din0;
wire   [63:0] grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2132_p_din1;
wire    grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2132_p_ce;
wire   [63:0] grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_6909_p_din0;
wire   [63:0] grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_6909_p_din1;
wire    grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_6909_p_ce;
wire   [31:0] grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_6913_p_din0;
wire    grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_6913_p_ce;
wire   [63:0] grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_sin_or_cos_double_s_fu_6916_p_din1;
wire  signed [0:0] grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_sin_or_cos_double_s_fu_6916_p_din2;
wire    grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_sin_or_cos_double_s_fu_6916_p_start;
wire   [63:0] grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_sin_or_cos_double_s_fu_6927_p_din1;
wire   [0:0] grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_sin_or_cos_double_s_fu_6927_p_din2;
wire    grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_sin_or_cos_double_s_fu_6927_p_start;
wire    grp_fft1D_512_Pipeline_twiddles1_fu_2026_ap_start;
wire    grp_fft1D_512_Pipeline_twiddles1_fu_2026_ap_done;
wire    grp_fft1D_512_Pipeline_twiddles1_fu_2026_ap_idle;
wire    grp_fft1D_512_Pipeline_twiddles1_fu_2026_ap_ready;
wire   [2:0] grp_fft1D_512_Pipeline_twiddles1_fu_2026_data_x_address0;
wire    grp_fft1D_512_Pipeline_twiddles1_fu_2026_data_x_ce0;
wire    grp_fft1D_512_Pipeline_twiddles1_fu_2026_data_x_we0;
wire   [63:0] grp_fft1D_512_Pipeline_twiddles1_fu_2026_data_x_d0;
wire   [2:0] grp_fft1D_512_Pipeline_twiddles1_fu_2026_data_x_address1;
wire    grp_fft1D_512_Pipeline_twiddles1_fu_2026_data_x_ce1;
wire   [2:0] grp_fft1D_512_Pipeline_twiddles1_fu_2026_data_y_address0;
wire    grp_fft1D_512_Pipeline_twiddles1_fu_2026_data_y_ce0;
wire    grp_fft1D_512_Pipeline_twiddles1_fu_2026_data_y_we0;
wire   [63:0] grp_fft1D_512_Pipeline_twiddles1_fu_2026_data_y_d0;
wire   [2:0] grp_fft1D_512_Pipeline_twiddles1_fu_2026_data_y_address1;
wire    grp_fft1D_512_Pipeline_twiddles1_fu_2026_data_y_ce1;
wire   [2:0] grp_fft1D_512_Pipeline_twiddles1_fu_2026_twiddles8_reversed8_address0;
wire    grp_fft1D_512_Pipeline_twiddles1_fu_2026_twiddles8_reversed8_ce0;
wire   [63:0] grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2047_p_din0;
wire   [63:0] grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2047_p_din1;
wire   [0:0] grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2047_p_opcode;
wire    grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2047_p_ce;
wire   [63:0] grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2051_p_din0;
wire   [63:0] grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2051_p_din1;
wire   [0:0] grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2051_p_opcode;
wire    grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2051_p_ce;
wire   [63:0] grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2105_p_din0;
wire   [63:0] grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2105_p_din1;
wire    grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2105_p_ce;
wire   [63:0] grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2110_p_din0;
wire   [63:0] grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2110_p_din1;
wire    grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2110_p_ce;
wire   [63:0] grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2117_p_din0;
wire   [63:0] grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2117_p_din1;
wire    grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2117_p_ce;
wire   [63:0] grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2122_p_din0;
wire   [63:0] grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2122_p_din1;
wire    grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2122_p_ce;
wire   [63:0] grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2127_p_din0;
wire   [63:0] grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2127_p_din1;
wire    grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2127_p_ce;
wire   [63:0] grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2132_p_din0;
wire   [63:0] grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2132_p_din1;
wire    grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2132_p_ce;
wire   [63:0] grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_6909_p_din0;
wire   [63:0] grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_6909_p_din1;
wire    grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_6909_p_ce;
wire   [31:0] grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_6913_p_din0;
wire    grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_6913_p_ce;
wire   [63:0] grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_sin_or_cos_double_s_fu_6916_p_din1;
wire  signed [0:0] grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_sin_or_cos_double_s_fu_6916_p_din2;
wire    grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_sin_or_cos_double_s_fu_6916_p_start;
wire   [63:0] grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_sin_or_cos_double_s_fu_6927_p_din1;
wire   [0:0] grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_sin_or_cos_double_s_fu_6927_p_din2;
wire    grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_sin_or_cos_double_s_fu_6927_p_start;
reg    grp_sin_or_cos_double_s_fu_6916_ap_start;
wire    grp_sin_or_cos_double_s_fu_6916_ap_done;
wire    grp_sin_or_cos_double_s_fu_6916_ap_idle;
wire    grp_sin_or_cos_double_s_fu_6916_ap_ready;
reg   [63:0] grp_sin_or_cos_double_s_fu_6916_t_in;
reg   [0:0] grp_sin_or_cos_double_s_fu_6916_do_cos;
wire   [63:0] grp_sin_or_cos_double_s_fu_6916_ap_return;
reg    grp_sin_or_cos_double_s_fu_6927_ap_start;
wire    grp_sin_or_cos_double_s_fu_6927_ap_done;
wire    grp_sin_or_cos_double_s_fu_6927_ap_idle;
wire    grp_sin_or_cos_double_s_fu_6927_ap_ready;
reg   [63:0] grp_sin_or_cos_double_s_fu_6927_t_in;
reg   [0:0] grp_sin_or_cos_double_s_fu_6927_do_cos;
wire   [63:0] grp_sin_or_cos_double_s_fu_6927_ap_return;
reg    grp_fft1D_512_Pipeline_twiddles_fu_2005_ap_start_reg;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state33;
reg    grp_fft1D_512_Pipeline_twiddles1_fu_2026_ap_start_reg;
wire    ap_CS_fsm_state92;
wire    ap_CS_fsm_state93;
wire   [63:0] zext_ln132_fu_2426_p1;
wire   [0:0] icmp_ln128_fu_2408_p2;
wire   [63:0] zext_ln134_fu_2436_p1;
wire   [63:0] zext_ln136_fu_2461_p1;
wire   [63:0] zext_ln138_fu_2470_p1;
wire   [63:0] zext_ln133_fu_2488_p1;
wire   [63:0] zext_ln137_fu_2509_p1;
wire   [63:0] zext_ln128_fu_2629_p1;
wire   [63:0] zext_ln135_fu_2641_p1;
wire   [63:0] zext_ln156_fu_2741_p1;
wire   [63:0] zext_ln157_fu_2786_p1;
wire    ap_CS_fsm_state35;
wire   [63:0] zext_ln158_fu_2797_p1;
wire   [63:0] zext_ln159_fu_2808_p1;
wire    ap_CS_fsm_state36;
wire   [63:0] zext_ln160_fu_2819_p1;
wire   [63:0] zext_ln161_fu_2830_p1;
wire    ap_CS_fsm_state37;
wire   [63:0] zext_ln162_fu_2841_p1;
wire   [63:0] zext_ln163_fu_2852_p1;
wire    ap_CS_fsm_state38;
wire   [63:0] zext_ln181_1_fu_2885_p1;
wire   [0:0] icmp_ln176_fu_2861_p2;
wire   [63:0] zext_ln182_1_fu_2896_p1;
wire   [63:0] zext_ln181_fu_2914_p1;
wire   [63:0] zext_ln182_fu_2924_p1;
wire   [63:0] zext_ln183_1_fu_2934_p1;
wire   [63:0] zext_ln184_1_fu_2944_p1;
wire   [63:0] zext_ln183_fu_2958_p1;
wire   [63:0] zext_ln184_fu_2968_p1;
wire   [63:0] zext_ln185_1_fu_2978_p1;
wire   [63:0] zext_ln186_fu_2988_p1;
wire   [63:0] zext_ln185_fu_2998_p1;
wire   [63:0] zext_ln186_1_fu_3012_p1;
wire   [63:0] zext_ln187_1_fu_3022_p1;
wire   [63:0] zext_ln188_1_fu_3032_p1;
wire   [63:0] zext_ln187_fu_3045_p1;
wire    ap_CS_fsm_state43;
wire   [63:0] zext_ln188_fu_3056_p1;
wire   [63:0] zext_ln197_fu_3116_p1;
wire   [0:0] icmp_ln191_fu_3064_p2;
wire   [63:0] zext_ln198_fu_3131_p1;
wire   [63:0] zext_ln197_1_fu_3153_p1;
wire   [63:0] zext_ln198_1_fu_3164_p1;
wire   [63:0] zext_ln199_fu_3174_p1;
wire   [63:0] zext_ln200_fu_3184_p1;
wire   [63:0] zext_ln199_1_fu_3194_p1;
wire   [63:0] zext_ln200_1_fu_3204_p1;
wire   [63:0] zext_ln201_fu_3214_p1;
wire   [63:0] zext_ln202_fu_3224_p1;
wire   [63:0] zext_ln201_1_fu_3234_p1;
wire   [63:0] zext_ln202_1_fu_3244_p1;
wire   [63:0] zext_ln203_fu_3254_p1;
wire   [63:0] zext_ln204_fu_3264_p1;
wire   [63:0] zext_ln203_1_fu_3274_p1;
wire    ap_CS_fsm_state48;
wire   [63:0] zext_ln204_1_fu_3284_p1;
wire   [63:0] zext_ln214_1_fu_3316_p1;
wire   [0:0] icmp_ln208_fu_3292_p2;
wire   [63:0] zext_ln215_1_fu_3327_p1;
wire   [63:0] zext_ln214_fu_3345_p1;
wire   [63:0] zext_ln215_fu_3355_p1;
wire   [63:0] zext_ln216_1_fu_3365_p1;
wire   [63:0] zext_ln217_1_fu_3375_p1;
wire   [63:0] zext_ln216_fu_3389_p1;
wire   [63:0] zext_ln217_fu_3399_p1;
wire   [63:0] zext_ln218_1_fu_3409_p1;
wire   [63:0] zext_ln219_fu_3419_p1;
wire   [63:0] zext_ln218_fu_3429_p1;
wire   [63:0] zext_ln219_1_fu_3443_p1;
wire   [63:0] zext_ln220_1_fu_3453_p1;
wire   [63:0] zext_ln221_1_fu_3463_p1;
wire   [63:0] zext_ln220_fu_3476_p1;
wire    ap_CS_fsm_state53;
wire   [63:0] zext_ln221_fu_3487_p1;
wire   [63:0] zext_ln104_fu_3551_p1;
wire   [0:0] icmp_ln224_fu_3495_p2;
wire   [63:0] zext_ln105_fu_3562_p1;
wire   [63:0] zext_ln226_fu_3592_p1;
wire   [63:0] zext_ln227_fu_3603_p1;
wire   [63:0] zext_ln106_fu_3613_p1;
wire   [63:0] zext_ln107_fu_3623_p1;
wire   [63:0] zext_ln228_fu_3643_p1;
wire   [63:0] zext_ln229_fu_3653_p1;
wire   [63:0] zext_ln108_fu_3663_p1;
wire   [63:0] zext_ln109_fu_3673_p1;
wire   [63:0] zext_ln230_fu_3693_p1;
wire   [63:0] zext_ln231_fu_3703_p1;
wire   [63:0] zext_ln110_fu_3713_p1;
wire   [63:0] zext_ln111_fu_3723_p1;
wire   [63:0] zext_ln232_fu_3743_p1;
wire    ap_CS_fsm_state58;
wire   [63:0] zext_ln233_fu_3753_p1;
wire   [63:0] zext_ln253_fu_3825_p1;
wire   [0:0] icmp_ln250_fu_3795_p2;
wire   [63:0] zext_ln255_fu_3837_p1;
wire   [63:0] zext_ln257_fu_3868_p1;
wire   [63:0] zext_ln259_fu_3879_p1;
wire   [63:0] zext_ln254_fu_3952_p1;
wire   [63:0] zext_ln258_fu_3963_p1;
wire   [63:0] zext_ln252_fu_3969_p1;
wire   [63:0] zext_ln256_fu_3979_p1;
wire   [63:0] zext_ln306_1_fu_4106_p1;
wire   [0:0] icmp_ln301_fu_4082_p2;
wire   [63:0] zext_ln307_1_fu_4117_p1;
wire   [63:0] zext_ln306_fu_4135_p1;
wire   [63:0] zext_ln307_fu_4145_p1;
wire   [63:0] zext_ln308_1_fu_4155_p1;
wire   [63:0] zext_ln309_1_fu_4165_p1;
wire   [63:0] zext_ln308_fu_4179_p1;
wire   [63:0] zext_ln309_fu_4189_p1;
wire   [63:0] zext_ln310_1_fu_4199_p1;
wire   [63:0] zext_ln311_fu_4209_p1;
wire   [63:0] zext_ln310_fu_4219_p1;
wire   [63:0] zext_ln311_1_fu_4233_p1;
wire   [63:0] zext_ln312_1_fu_4243_p1;
wire   [63:0] zext_ln313_1_fu_4253_p1;
wire   [63:0] zext_ln312_fu_4266_p1;
wire    ap_CS_fsm_state103;
wire   [63:0] zext_ln313_fu_4277_p1;
wire   [63:0] zext_ln323_fu_4323_p1;
wire   [0:0] icmp_ln317_fu_4285_p2;
wire   [63:0] zext_ln324_fu_4334_p1;
wire   [63:0] zext_ln323_1_fu_4356_p1;
wire   [63:0] zext_ln324_1_fu_4367_p1;
wire   [63:0] zext_ln325_fu_4377_p1;
wire   [63:0] zext_ln326_fu_4387_p1;
wire   [63:0] zext_ln325_1_fu_4397_p1;
wire   [63:0] zext_ln326_1_fu_4407_p1;
wire   [63:0] zext_ln327_fu_4417_p1;
wire   [63:0] zext_ln328_fu_4427_p1;
wire   [63:0] zext_ln327_1_fu_4437_p1;
wire   [63:0] zext_ln328_1_fu_4447_p1;
wire   [63:0] zext_ln329_fu_4457_p1;
wire   [63:0] zext_ln330_fu_4467_p1;
wire   [63:0] zext_ln329_1_fu_4477_p1;
wire    ap_CS_fsm_state108;
wire   [63:0] zext_ln330_1_fu_4487_p1;
wire   [63:0] zext_ln340_1_fu_4519_p1;
wire   [0:0] icmp_ln334_fu_4495_p2;
wire   [63:0] zext_ln341_1_fu_4530_p1;
wire   [63:0] zext_ln340_fu_4548_p1;
wire   [63:0] zext_ln341_fu_4558_p1;
wire   [63:0] zext_ln342_1_fu_4568_p1;
wire   [63:0] zext_ln343_1_fu_4578_p1;
wire   [63:0] zext_ln342_fu_4592_p1;
wire   [63:0] zext_ln343_fu_4602_p1;
wire   [63:0] zext_ln344_1_fu_4612_p1;
wire   [63:0] zext_ln345_fu_4622_p1;
wire   [63:0] zext_ln344_fu_4632_p1;
wire   [63:0] zext_ln345_1_fu_4646_p1;
wire   [63:0] zext_ln346_1_fu_4656_p1;
wire   [63:0] zext_ln347_1_fu_4666_p1;
wire   [63:0] zext_ln346_fu_4679_p1;
wire    ap_CS_fsm_state113;
wire   [63:0] zext_ln347_fu_4690_p1;
wire   [63:0] zext_ln104_1_fu_4736_p1;
wire   [0:0] icmp_ln350_fu_4698_p2;
wire   [63:0] zext_ln105_1_fu_4747_p1;
wire   [63:0] zext_ln352_fu_4777_p1;
wire   [63:0] zext_ln353_fu_4788_p1;
wire   [63:0] zext_ln106_1_fu_4798_p1;
wire   [63:0] zext_ln107_1_fu_4808_p1;
wire   [63:0] zext_ln354_fu_4828_p1;
wire   [63:0] zext_ln355_fu_4838_p1;
wire   [63:0] zext_ln108_1_fu_4848_p1;
wire   [63:0] zext_ln109_1_fu_4858_p1;
wire   [63:0] zext_ln356_fu_4878_p1;
wire   [63:0] zext_ln357_fu_4888_p1;
wire   [63:0] zext_ln110_1_fu_4898_p1;
wire   [63:0] zext_ln111_1_fu_4908_p1;
wire   [63:0] zext_ln358_fu_4928_p1;
wire    ap_CS_fsm_state118;
wire   [63:0] zext_ln359_fu_4938_p1;
wire   [63:0] zext_ln380_fu_5010_p1;
wire   [0:0] icmp_ln376_fu_4980_p2;
wire   [63:0] zext_ln382_fu_5022_p1;
wire   [63:0] zext_ln384_fu_5038_p1;
wire   [63:0] zext_ln386_fu_5049_p1;
wire   [63:0] zext_ln381_fu_5060_p1;
wire   [63:0] zext_ln385_fu_5071_p1;
wire   [63:0] zext_ln379_fu_5077_p1;
wire   [63:0] zext_ln383_fu_5087_p1;
wire   [63:0] zext_ln376_fu_5215_p1;
wire    ap_CS_fsm_state137;
wire   [63:0] zext_ln405_fu_5232_p1;
wire   [63:0] zext_ln403_fu_5260_p1;
wire   [63:0] zext_ln402_fu_5314_p1;
wire   [63:0] zext_ln406_fu_5331_p1;
wire   [63:0] zext_ln407_fu_5355_p1;
wire    ap_CS_fsm_state145;
wire   [63:0] zext_ln404_fu_5374_p1;
wire   [63:0] zext_ln408_fu_5393_p1;
wire    ap_CS_fsm_state152;
reg   [6:0] tid_fu_182;
wire   [6:0] add_ln128_fu_2414_p2;
reg   [6:0] tid_1_fu_206;
wire   [6:0] add_ln176_fu_2867_p2;
reg   [6:0] tid_2_fu_210;
wire   [6:0] add_ln191_fu_3070_p2;
reg   [6:0] tid_3_fu_214;
wire   [6:0] add_ln208_fu_3298_p2;
reg   [63:0] p_phi38_fu_218;
wire    ap_CS_fsm_state61;
reg   [63:0] p_phi37_fu_222;
reg   [63:0] p_phi36_fu_226;
wire    ap_CS_fsm_state60;
reg   [63:0] p_phi35_fu_230;
reg   [63:0] p_phi34_fu_234;
wire    ap_CS_fsm_state59;
reg   [63:0] p_phi33_fu_238;
reg   [63:0] p_phi32_fu_242;
reg   [63:0] p_phi31_fu_246;
reg   [6:0] tid_4_fu_250;
wire   [6:0] add_ln224_fu_3501_p2;
reg   [6:0] tid_5_fu_254;
wire   [6:0] add_ln250_fu_3801_p2;
reg   [6:0] tid_6_fu_258;
wire   [6:0] add_ln301_fu_4088_p2;
reg   [6:0] tid_7_fu_262;
wire   [6:0] add_ln317_fu_4291_p2;
reg   [6:0] tid_8_fu_266;
wire   [6:0] add_ln334_fu_4501_p2;
reg   [63:0] p_phi24_fu_270;
wire    ap_CS_fsm_state121;
reg   [63:0] p_phi23_fu_274;
reg   [63:0] p_phi22_fu_278;
wire    ap_CS_fsm_state120;
reg   [63:0] p_phi21_fu_282;
reg   [63:0] p_phi20_fu_286;
wire    ap_CS_fsm_state119;
reg   [63:0] p_phi19_fu_290;
reg   [63:0] p_phi18_fu_294;
reg   [63:0] p_phi_fu_298;
reg   [6:0] tid_9_fu_302;
wire   [6:0] add_ln350_fu_4704_p2;
reg   [6:0] tid_10_fu_306;
wire   [6:0] add_ln376_fu_4986_p2;
wire   [63:0] bitcast_ln401_fu_5220_p1;
wire   [63:0] bitcast_ln405_fu_5238_p1;
wire   [63:0] bitcast_ln403_fu_5266_p1;
wire   [63:0] bitcast_ln402_fu_5320_p1;
wire   [63:0] bitcast_ln406_fu_5337_p1;
wire   [63:0] bitcast_ln407_fu_5361_p1;
wire   [63:0] bitcast_ln404_fu_5380_p1;
wire   [63:0] bitcast_ln408_fu_5399_p1;
wire   [63:0] bitcast_ln410_fu_5243_p1;
wire   [63:0] bitcast_ln414_fu_5248_p1;
wire   [63:0] bitcast_ln412_fu_5271_p1;
wire   [63:0] bitcast_ln411_fu_5342_p1;
wire   [63:0] bitcast_ln415_fu_5347_p1;
wire   [63:0] bitcast_ln416_fu_5366_p1;
wire   [63:0] bitcast_ln413_fu_5385_p1;
wire   [63:0] bitcast_ln417_fu_5404_p1;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state82;
wire    ap_CS_fsm_state89;
wire    ap_CS_fsm_state94;
wire    ap_CS_fsm_state95;
wire    ap_CS_fsm_state96;
wire    ap_CS_fsm_state97;
wire    ap_CS_fsm_state98;
reg   [63:0] grp_fu_2047_p0;
reg   [63:0] grp_fu_2047_p1;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state80;
wire    ap_CS_fsm_state86;
wire    ap_CS_fsm_state88;
wire    ap_CS_fsm_state130;
wire    ap_CS_fsm_state134;
wire    ap_CS_fsm_state141;
wire    ap_CS_fsm_state148;
reg   [63:0] grp_fu_2051_p0;
reg   [63:0] grp_fu_2051_p1;
reg   [63:0] grp_fu_2055_p0;
reg   [63:0] grp_fu_2055_p1;
reg   [63:0] grp_fu_2059_p0;
reg   [63:0] grp_fu_2059_p1;
reg   [63:0] grp_fu_2063_p0;
reg   [63:0] grp_fu_2063_p1;
reg   [63:0] grp_fu_2067_p0;
reg   [63:0] grp_fu_2067_p1;
reg   [63:0] grp_fu_2071_p0;
reg   [63:0] grp_fu_2071_p1;
reg   [63:0] grp_fu_2075_p0;
reg   [63:0] grp_fu_2075_p1;
reg   [63:0] grp_fu_2105_p0;
reg   [63:0] grp_fu_2105_p1;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state72;
reg   [63:0] grp_fu_2110_p0;
reg   [63:0] grp_fu_2110_p1;
reg   [63:0] grp_fu_2117_p0;
reg   [63:0] grp_fu_2117_p1;
reg   [63:0] grp_fu_2122_p0;
reg   [63:0] grp_fu_2122_p1;
reg   [63:0] grp_fu_2127_p0;
reg   [63:0] grp_fu_2127_p1;
reg   [63:0] grp_fu_2132_p0;
reg   [63:0] grp_fu_2132_p1;
reg   [31:0] grp_fu_2137_p0;
wire  signed [7:0] sext_ln134_fu_2432_p1;
wire   [8:0] zext_ln128_1_fu_2452_p1;
wire   [8:0] add_ln136_fu_2455_p2;
wire  signed [8:0] sext_ln138_fu_2467_p1;
wire  signed [7:0] zext_ln133_cast_fu_2481_p3;
wire  signed [8:0] sext_ln137_fu_2505_p1;
wire   [63:0] bitcast_ln150_fu_2567_p1;
wire   [63:0] xor_ln150_fu_2571_p2;
wire   [63:0] bitcast_ln150_2_fu_2582_p1;
wire   [63:0] xor_ln150_1_fu_2586_p2;
wire   [63:0] bitcast_ln150_8_fu_2597_p1;
wire   [63:0] xor_ln150_4_fu_2601_p2;
wire   [63:0] bitcast_ln150_10_fu_2613_p1;
wire   [63:0] xor_ln150_5_fu_2617_p2;
wire   [8:0] zext_ln135_cast_fu_2634_p3;
wire   [63:0] bitcast_ln150_4_fu_2674_p1;
wire   [63:0] xor_ln150_2_fu_2678_p2;
wire   [63:0] bitcast_ln150_6_fu_2689_p1;
wire   [63:0] xor_ln150_3_fu_2693_p2;
wire   [63:0] bitcast_ln150_12_fu_2704_p1;
wire   [63:0] xor_ln150_6_fu_2708_p2;
wire   [63:0] bitcast_ln150_14_fu_2719_p1;
wire   [63:0] xor_ln150_7_fu_2723_p2;
wire   [63:0] bitcast_ln150_16_fu_2747_p1;
wire   [63:0] xor_ln150_8_fu_2751_p2;
wire   [63:0] bitcast_ln150_18_fu_2762_p1;
wire   [63:0] xor_ln150_9_fu_2766_p2;
wire   [8:0] or_ln157_fu_2781_p2;
wire   [8:0] or_ln158_fu_2792_p2;
wire   [8:0] or_ln159_fu_2803_p2;
wire   [8:0] or_ln160_fu_2814_p2;
wire   [8:0] or_ln161_fu_2825_p2;
wire   [8:0] or_ln162_fu_2836_p2;
wire   [8:0] or_ln163_fu_2847_p2;
wire   [8:0] or_ln182_fu_2890_p2;
wire   [8:0] add_ln182_fu_2918_p2;
wire   [8:0] or_ln183_fu_2929_p2;
wire   [8:0] or_ln184_fu_2939_p2;
wire   [7:0] add_ln183_fu_2952_p2;
wire   [8:0] add_ln184_fu_2963_p2;
wire   [8:0] or_ln185_fu_2973_p2;
wire   [8:0] or_ln186_fu_2983_p2;
wire   [7:0] add_ln185_fu_2993_p2;
wire   [7:0] add_ln186_fu_3003_p2;
wire  signed [8:0] sext_ln186_fu_3008_p1;
wire   [8:0] or_ln187_fu_3017_p2;
wire   [8:0] or_ln188_fu_3027_p2;
wire   [8:0] add_ln187_fu_3040_p2;
wire   [9:0] zext_ln174_fu_3037_p1;
wire   [9:0] add_ln188_fu_3050_p2;
wire   [2:0] hi_fu_3080_p4;
wire   [2:0] trunc_ln193_fu_3076_p1;
wire   [8:0] or_ln_fu_3094_p5;
wire   [9:0] zext_ln195_fu_3106_p1;
wire   [9:0] zext_ln115_fu_3090_p1;
wire   [9:0] add_ln198_fu_3125_p2;
wire   [8:0] or_ln198_fu_3158_p2;
wire   [9:0] add_ln199_fu_3169_p2;
wire   [9:0] add_ln200_fu_3179_p2;
wire   [8:0] or_ln199_fu_3189_p2;
wire   [8:0] or_ln200_fu_3199_p2;
wire   [9:0] add_ln201_fu_3209_p2;
wire   [9:0] add_ln202_fu_3219_p2;
wire   [8:0] or_ln201_fu_3229_p2;
wire   [8:0] or_ln202_fu_3239_p2;
wire   [9:0] add_ln203_fu_3249_p2;
wire   [9:0] add_ln204_fu_3259_p2;
wire   [8:0] or_ln203_fu_3269_p2;
wire   [8:0] or_ln204_fu_3279_p2;
wire   [8:0] or_ln215_fu_3321_p2;
wire   [8:0] add_ln215_fu_3349_p2;
wire   [8:0] or_ln216_fu_3360_p2;
wire   [8:0] or_ln217_fu_3370_p2;
wire   [7:0] add_ln216_fu_3383_p2;
wire   [8:0] add_ln217_fu_3394_p2;
wire   [8:0] or_ln218_fu_3404_p2;
wire   [8:0] or_ln219_fu_3414_p2;
wire   [7:0] add_ln218_fu_3424_p2;
wire   [7:0] add_ln219_fu_3434_p2;
wire  signed [8:0] sext_ln219_fu_3439_p1;
wire   [8:0] or_ln220_fu_3448_p2;
wire   [8:0] or_ln221_fu_3458_p2;
wire   [8:0] add_ln220_fu_3471_p2;
wire   [9:0] zext_ln174_3_fu_3468_p1;
wire   [9:0] add_ln221_fu_3481_p2;
wire   [2:0] hi_1_fu_3515_p4;
wire   [2:0] trunc_ln235_fu_3511_p1;
wire   [8:0] or_ln1_fu_3529_p5;
wire   [9:0] zext_ln238_fu_3541_p1;
wire   [9:0] zext_ln115_1_fu_3525_p1;
wire   [9:0] add_ln105_fu_3556_p2;
wire   [8:0] or_ln227_fu_3597_p2;
wire   [9:0] add_ln106_fu_3608_p2;
wire   [9:0] add_ln107_fu_3618_p2;
wire   [8:0] or_ln228_fu_3638_p2;
wire   [8:0] or_ln229_fu_3648_p2;
wire   [9:0] add_ln108_fu_3658_p2;
wire   [9:0] add_ln109_fu_3668_p2;
wire   [8:0] or_ln230_fu_3688_p2;
wire   [8:0] or_ln231_fu_3698_p2;
wire   [9:0] add_ln110_fu_3708_p2;
wire   [9:0] add_ln111_fu_3718_p2;
wire   [8:0] or_ln232_fu_3738_p2;
wire   [8:0] or_ln233_fu_3748_p2;
wire   [5:0] trunc_ln252_fu_3807_p1;
wire   [8:0] or_ln253_fu_3819_p2;
wire   [8:0] or_ln255_fu_3831_p2;
wire   [8:0] or_ln257_fu_3863_p2;
wire   [8:0] or_ln259_fu_3874_p2;
wire   [63:0] bitcast_ln271_fu_3885_p1;
wire   [63:0] xor_ln271_fu_3889_p2;
wire   [63:0] bitcast_ln271_2_fu_3900_p1;
wire   [63:0] xor_ln271_1_fu_3904_p2;
wire   [63:0] bitcast_ln271_8_fu_3915_p1;
wire   [63:0] xor_ln271_4_fu_3919_p2;
wire   [63:0] bitcast_ln271_10_fu_3931_p1;
wire   [63:0] xor_ln271_5_fu_3935_p2;
wire   [8:0] or_ln254_fu_3947_p2;
wire   [8:0] or_ln258_fu_3958_p2;
wire   [8:0] or_ln256_fu_3974_p2;
wire   [63:0] bitcast_ln271_12_fu_3985_p1;
wire   [63:0] xor_ln271_6_fu_3989_p2;
wire   [63:0] bitcast_ln271_14_fu_4000_p1;
wire   [63:0] xor_ln271_7_fu_4004_p2;
wire   [63:0] bitcast_ln271_4_fu_4015_p1;
wire   [63:0] xor_ln271_2_fu_4019_p2;
wire   [63:0] bitcast_ln271_6_fu_4030_p1;
wire   [63:0] xor_ln271_3_fu_4034_p2;
wire   [63:0] bitcast_ln271_16_fu_4045_p1;
wire   [63:0] xor_ln271_8_fu_4049_p2;
wire   [63:0] bitcast_ln271_18_fu_4060_p1;
wire   [63:0] xor_ln271_9_fu_4064_p2;
wire   [8:0] or_ln307_fu_4111_p2;
wire   [8:0] add_ln307_fu_4139_p2;
wire   [8:0] or_ln308_fu_4150_p2;
wire   [8:0] or_ln309_fu_4160_p2;
wire   [7:0] add_ln308_fu_4173_p2;
wire   [8:0] add_ln309_fu_4184_p2;
wire   [8:0] or_ln310_fu_4194_p2;
wire   [8:0] or_ln311_fu_4204_p2;
wire   [7:0] add_ln310_fu_4214_p2;
wire   [7:0] add_ln311_fu_4224_p2;
wire  signed [8:0] sext_ln311_fu_4229_p1;
wire   [8:0] or_ln312_fu_4238_p2;
wire   [8:0] or_ln313_fu_4248_p2;
wire   [8:0] add_ln312_fu_4261_p2;
wire   [9:0] zext_ln174_6_fu_4258_p1;
wire   [9:0] add_ln313_fu_4271_p2;
wire   [2:0] tmp_18_fu_4297_p4;
wire   [8:0] offset_4_fu_4311_p3;
wire   [9:0] add_ln324_fu_4328_p2;
wire   [8:0] or_ln324_fu_4361_p2;
wire   [9:0] add_ln325_fu_4372_p2;
wire   [9:0] add_ln326_fu_4382_p2;
wire   [8:0] or_ln325_fu_4392_p2;
wire   [8:0] or_ln326_fu_4402_p2;
wire   [9:0] add_ln327_fu_4412_p2;
wire   [9:0] add_ln328_fu_4422_p2;
wire   [8:0] or_ln327_fu_4432_p2;
wire   [8:0] or_ln328_fu_4442_p2;
wire   [9:0] add_ln329_fu_4452_p2;
wire   [9:0] add_ln330_fu_4462_p2;
wire   [8:0] or_ln329_fu_4472_p2;
wire   [8:0] or_ln330_fu_4482_p2;
wire   [8:0] or_ln341_fu_4524_p2;
wire   [8:0] add_ln341_fu_4552_p2;
wire   [8:0] or_ln342_fu_4563_p2;
wire   [8:0] or_ln343_fu_4573_p2;
wire   [7:0] add_ln342_fu_4586_p2;
wire   [8:0] add_ln343_fu_4597_p2;
wire   [8:0] or_ln344_fu_4607_p2;
wire   [8:0] or_ln345_fu_4617_p2;
wire   [7:0] add_ln344_fu_4627_p2;
wire   [7:0] add_ln345_fu_4637_p2;
wire  signed [8:0] sext_ln345_fu_4642_p1;
wire   [8:0] or_ln346_fu_4651_p2;
wire   [8:0] or_ln347_fu_4661_p2;
wire   [8:0] add_ln346_fu_4674_p2;
wire   [9:0] zext_ln174_9_fu_4671_p1;
wire   [9:0] add_ln347_fu_4684_p2;
wire   [2:0] tmp_s_fu_4714_p4;
wire   [8:0] tmp_2_fu_4724_p3;
wire   [9:0] add_ln105_1_fu_4741_p2;
wire   [8:0] or_ln353_fu_4782_p2;
wire   [9:0] add_ln106_1_fu_4793_p2;
wire   [9:0] add_ln107_1_fu_4803_p2;
wire   [8:0] or_ln354_fu_4823_p2;
wire   [8:0] or_ln355_fu_4833_p2;
wire   [9:0] add_ln108_1_fu_4843_p2;
wire   [9:0] add_ln109_1_fu_4853_p2;
wire   [8:0] or_ln356_fu_4873_p2;
wire   [8:0] or_ln357_fu_4883_p2;
wire   [9:0] add_ln110_1_fu_4893_p2;
wire   [9:0] add_ln111_1_fu_4903_p2;
wire   [8:0] or_ln358_fu_4923_p2;
wire   [8:0] or_ln359_fu_4933_p2;
wire   [5:0] trunc_ln379_fu_4992_p1;
wire   [8:0] or_ln380_fu_5004_p2;
wire   [8:0] or_ln382_fu_5016_p2;
wire   [8:0] or_ln384_fu_5033_p2;
wire   [8:0] or_ln386_fu_5044_p2;
wire   [8:0] or_ln381_fu_5055_p2;
wire   [8:0] or_ln385_fu_5066_p2;
wire   [8:0] or_ln383_fu_5082_p2;
wire   [63:0] bitcast_ln398_fu_5093_p1;
wire   [63:0] xor_ln398_fu_5097_p2;
wire   [63:0] bitcast_ln398_2_fu_5108_p1;
wire   [63:0] xor_ln398_1_fu_5112_p2;
wire   [63:0] bitcast_ln398_8_fu_5123_p1;
wire   [63:0] xor_ln398_4_fu_5127_p2;
wire   [63:0] bitcast_ln398_10_fu_5139_p1;
wire   [63:0] xor_ln398_5_fu_5143_p2;
wire   [63:0] bitcast_ln398_4_fu_5155_p1;
wire   [63:0] xor_ln398_2_fu_5159_p2;
wire   [63:0] bitcast_ln398_6_fu_5170_p1;
wire   [63:0] xor_ln398_3_fu_5174_p2;
wire   [63:0] bitcast_ln398_12_fu_5185_p1;
wire   [63:0] xor_ln398_6_fu_5189_p2;
wire   [63:0] bitcast_ln398_14_fu_5200_p1;
wire   [63:0] xor_ln398_7_fu_5204_p2;
wire   [8:0] zext_ln405_cast_fu_5225_p3;
wire   [63:0] bitcast_ln398_16_fu_5279_p1;
wire   [63:0] xor_ln398_8_fu_5283_p2;
wire   [63:0] bitcast_ln398_18_fu_5294_p1;
wire   [63:0] xor_ln398_9_fu_5298_p2;
wire   [8:0] zext_ln376_1_fu_5276_p1;
wire   [8:0] add_ln406_fu_5325_p2;
wire  signed [8:0] sext_ln407_fu_5352_p1;
wire  signed [7:0] sext_ln404_fu_5371_p1;
wire  signed [8:0] sext_ln408_fu_5390_p1;
reg   [1:0] grp_fu_2047_opcode;
reg    grp_fu_2047_ce;
reg   [1:0] grp_fu_2051_opcode;
reg    grp_fu_2051_ce;
reg   [1:0] grp_fu_2055_opcode;
reg   [1:0] grp_fu_2059_opcode;
reg   [1:0] grp_fu_2063_opcode;
reg   [1:0] grp_fu_2067_opcode;
reg    grp_fu_2105_ce;
reg    grp_fu_2110_ce;
reg    grp_fu_2117_ce;
reg    grp_fu_2122_ce;
reg    grp_fu_2127_ce;
reg    grp_fu_2132_ce;
wire   [63:0] grp_fu_6909_p2;
reg   [63:0] grp_fu_6909_p0;
reg   [63:0] grp_fu_6909_p1;
reg    grp_fu_6909_ce;
wire   [63:0] grp_fu_6913_p1;
reg   [31:0] grp_fu_6913_p0;
reg    grp_fu_6913_ce;
reg   [151:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
reg    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
wire    ap_ST_fsm_state74_blk;
wire    ap_ST_fsm_state75_blk;
wire    ap_ST_fsm_state76_blk;
wire    ap_ST_fsm_state77_blk;
wire    ap_ST_fsm_state78_blk;
wire    ap_ST_fsm_state79_blk;
wire    ap_ST_fsm_state80_blk;
wire    ap_ST_fsm_state81_blk;
wire    ap_ST_fsm_state82_blk;
wire    ap_ST_fsm_state83_blk;
wire    ap_ST_fsm_state84_blk;
wire    ap_ST_fsm_state85_blk;
wire    ap_ST_fsm_state86_blk;
wire    ap_ST_fsm_state87_blk;
wire    ap_ST_fsm_state88_blk;
wire    ap_ST_fsm_state89_blk;
wire    ap_ST_fsm_state90_blk;
wire    ap_ST_fsm_state91_blk;
wire    ap_ST_fsm_state92_blk;
reg    ap_ST_fsm_state93_blk;
wire    ap_ST_fsm_state94_blk;
wire    ap_ST_fsm_state95_blk;
wire    ap_ST_fsm_state96_blk;
wire    ap_ST_fsm_state97_blk;
wire    ap_ST_fsm_state98_blk;
wire    ap_ST_fsm_state99_blk;
wire    ap_ST_fsm_state100_blk;
wire    ap_ST_fsm_state101_blk;
wire    ap_ST_fsm_state102_blk;
wire    ap_ST_fsm_state103_blk;
wire    ap_ST_fsm_state104_blk;
wire    ap_ST_fsm_state105_blk;
wire    ap_ST_fsm_state106_blk;
wire    ap_ST_fsm_state107_blk;
wire    ap_ST_fsm_state108_blk;
wire    ap_ST_fsm_state109_blk;
wire    ap_ST_fsm_state110_blk;
wire    ap_ST_fsm_state111_blk;
wire    ap_ST_fsm_state112_blk;
wire    ap_ST_fsm_state113_blk;
wire    ap_ST_fsm_state114_blk;
wire    ap_ST_fsm_state115_blk;
wire    ap_ST_fsm_state116_blk;
wire    ap_ST_fsm_state117_blk;
wire    ap_ST_fsm_state118_blk;
wire    ap_ST_fsm_state119_blk;
wire    ap_ST_fsm_state120_blk;
wire    ap_ST_fsm_state121_blk;
wire    ap_ST_fsm_state122_blk;
wire    ap_ST_fsm_state123_blk;
wire    ap_ST_fsm_state124_blk;
wire    ap_ST_fsm_state125_blk;
wire    ap_ST_fsm_state126_blk;
wire    ap_ST_fsm_state127_blk;
wire    ap_ST_fsm_state128_blk;
wire    ap_ST_fsm_state129_blk;
wire    ap_ST_fsm_state130_blk;
wire    ap_ST_fsm_state131_blk;
wire    ap_ST_fsm_state132_blk;
wire    ap_ST_fsm_state133_blk;
wire    ap_ST_fsm_state134_blk;
wire    ap_ST_fsm_state135_blk;
wire    ap_ST_fsm_state136_blk;
wire    ap_ST_fsm_state137_blk;
wire    ap_ST_fsm_state138_blk;
wire    ap_ST_fsm_state139_blk;
wire    ap_ST_fsm_state140_blk;
wire    ap_ST_fsm_state141_blk;
wire    ap_ST_fsm_state142_blk;
wire    ap_ST_fsm_state143_blk;
wire    ap_ST_fsm_state144_blk;
wire    ap_ST_fsm_state145_blk;
wire    ap_ST_fsm_state146_blk;
wire    ap_ST_fsm_state147_blk;
wire    ap_ST_fsm_state148_blk;
wire    ap_ST_fsm_state149_blk;
wire    ap_ST_fsm_state150_blk;
wire    ap_ST_fsm_state151_blk;
wire    ap_ST_fsm_state152_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 152'd1;
#0 grp_fft1D_512_Pipeline_twiddles_fu_2005_ap_start_reg = 1'b0;
#0 grp_fft1D_512_Pipeline_twiddles1_fu_2026_ap_start_reg = 1'b0;
#0 tid_fu_182 = 7'd0;
#0 tid_1_fu_206 = 7'd0;
#0 tid_2_fu_210 = 7'd0;
#0 tid_3_fu_214 = 7'd0;
#0 p_phi38_fu_218 = 64'd0;
#0 p_phi37_fu_222 = 64'd0;
#0 p_phi36_fu_226 = 64'd0;
#0 p_phi35_fu_230 = 64'd0;
#0 p_phi34_fu_234 = 64'd0;
#0 p_phi33_fu_238 = 64'd0;
#0 p_phi32_fu_242 = 64'd0;
#0 p_phi31_fu_246 = 64'd0;
#0 tid_4_fu_250 = 7'd0;
#0 tid_5_fu_254 = 7'd0;
#0 tid_6_fu_258 = 7'd0;
#0 tid_7_fu_262 = 7'd0;
#0 tid_8_fu_266 = 7'd0;
#0 p_phi24_fu_270 = 64'd0;
#0 p_phi23_fu_274 = 64'd0;
#0 p_phi22_fu_278 = 64'd0;
#0 p_phi21_fu_282 = 64'd0;
#0 p_phi20_fu_286 = 64'd0;
#0 p_phi19_fu_290 = 64'd0;
#0 p_phi18_fu_294 = 64'd0;
#0 p_phi_fu_298 = 64'd0;
#0 tid_9_fu_302 = 7'd0;
#0 tid_10_fu_306 = 7'd0;
end

fft1D_512_twiddles8_reversed8_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
twiddles8_reversed8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(twiddles8_reversed8_address0),
    .ce0(twiddles8_reversed8_ce0),
    .q0(twiddles8_reversed8_q0)
);

fft1D_512_DATA_x_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
DATA_x_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DATA_x_address0),
    .ce0(DATA_x_ce0),
    .we0(DATA_x_we0),
    .d0(DATA_x_d0),
    .q0(DATA_x_q0),
    .address1(DATA_x_address1),
    .ce1(DATA_x_ce1),
    .we1(DATA_x_we1),
    .d1(DATA_x_d1),
    .q1(DATA_x_q1)
);

fft1D_512_DATA_x_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
DATA_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DATA_y_address0),
    .ce0(DATA_y_ce0),
    .we0(DATA_y_we0),
    .d0(DATA_y_d0),
    .q0(DATA_y_q0),
    .address1(DATA_y_address1),
    .ce1(DATA_y_ce1),
    .we1(DATA_y_we1),
    .d1(DATA_y_d1),
    .q1(DATA_y_q1)
);

fft1D_512_data_x_RAM_AUTO_1R1W_x #(
    .DataWidth( 64 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
data_x_U_x(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(data_x_address0),
    .ce0(data_x_ce0),
    .we0(data_x_we0),
    .d0(data_x_d0),
    .q0(data_x_q0),
    .address1(data_x_address1),
    .ce1(data_x_ce1),
    .we1(data_x_we1),
    .d1(data_x_d1),
    .q1(data_x_q1)
);

fft1D_512_data_x_RAM_AUTO_1R1W_x #(
    .DataWidth( 64 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
data_y_U_x(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(data_y_address0),
    .ce0(data_y_ce0),
    .we0(data_y_we0),
    .d0(data_y_d0),
    .q0(data_y_q0),
    .address1(data_y_address1),
    .ce1(data_y_ce1),
    .we1(data_y_we1),
    .d1(data_y_d1),
    .q1(data_y_q1)
);

fft1D_512_smem_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 576 ),
    .AddressWidth( 10 ))
smem_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(smem_address0),
    .ce0(smem_ce0),
    .we0(smem_we0),
    .d0(smem_d0),
    .q0(smem_q0),
    .address1(smem_address1),
    .ce1(smem_ce1),
    .we1(smem_we1),
    .d1(smem_d1),
    .q1(smem_q1)
);

fft1D_512_fft1D_512_Pipeline_twiddles grp_fft1D_512_Pipeline_twiddles_fu_2005(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fft1D_512_Pipeline_twiddles_fu_2005_ap_start),
    .ap_done(grp_fft1D_512_Pipeline_twiddles_fu_2005_ap_done),
    .ap_idle(grp_fft1D_512_Pipeline_twiddles_fu_2005_ap_idle),
    .ap_ready(grp_fft1D_512_Pipeline_twiddles_fu_2005_ap_ready),
    .conv2_i(reg_2334),
    .data_x_address0(grp_fft1D_512_Pipeline_twiddles_fu_2005_data_x_address0),
    .data_x_ce0(grp_fft1D_512_Pipeline_twiddles_fu_2005_data_x_ce0),
    .data_x_we0(grp_fft1D_512_Pipeline_twiddles_fu_2005_data_x_we0),
    .data_x_d0(grp_fft1D_512_Pipeline_twiddles_fu_2005_data_x_d0),
    .data_x_address1(grp_fft1D_512_Pipeline_twiddles_fu_2005_data_x_address1),
    .data_x_ce1(grp_fft1D_512_Pipeline_twiddles_fu_2005_data_x_ce1),
    .data_x_q1(data_x_q1),
    .data_y_address0(grp_fft1D_512_Pipeline_twiddles_fu_2005_data_y_address0),
    .data_y_ce0(grp_fft1D_512_Pipeline_twiddles_fu_2005_data_y_ce0),
    .data_y_we0(grp_fft1D_512_Pipeline_twiddles_fu_2005_data_y_we0),
    .data_y_d0(grp_fft1D_512_Pipeline_twiddles_fu_2005_data_y_d0),
    .data_y_address1(grp_fft1D_512_Pipeline_twiddles_fu_2005_data_y_address1),
    .data_y_ce1(grp_fft1D_512_Pipeline_twiddles_fu_2005_data_y_ce1),
    .data_y_q1(data_y_q1),
    .twiddles8_reversed8_address0(grp_fft1D_512_Pipeline_twiddles_fu_2005_twiddles8_reversed8_address0),
    .twiddles8_reversed8_ce0(grp_fft1D_512_Pipeline_twiddles_fu_2005_twiddles8_reversed8_ce0),
    .twiddles8_reversed8_q0(twiddles8_reversed8_q0),
    .grp_fu_2047_p_din0(grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2047_p_din0),
    .grp_fu_2047_p_din1(grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2047_p_din1),
    .grp_fu_2047_p_opcode(grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2047_p_opcode),
    .grp_fu_2047_p_dout0(grp_fu_2047_p2),
    .grp_fu_2047_p_ce(grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2047_p_ce),
    .grp_fu_2051_p_din0(grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2051_p_din0),
    .grp_fu_2051_p_din1(grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2051_p_din1),
    .grp_fu_2051_p_opcode(grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2051_p_opcode),
    .grp_fu_2051_p_dout0(grp_fu_2051_p2),
    .grp_fu_2051_p_ce(grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2051_p_ce),
    .grp_fu_2105_p_din0(grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2105_p_din0),
    .grp_fu_2105_p_din1(grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2105_p_din1),
    .grp_fu_2105_p_dout0(grp_fu_2105_p2),
    .grp_fu_2105_p_ce(grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2105_p_ce),
    .grp_fu_2110_p_din0(grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2110_p_din0),
    .grp_fu_2110_p_din1(grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2110_p_din1),
    .grp_fu_2110_p_dout0(grp_fu_2110_p2),
    .grp_fu_2110_p_ce(grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2110_p_ce),
    .grp_fu_2117_p_din0(grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2117_p_din0),
    .grp_fu_2117_p_din1(grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2117_p_din1),
    .grp_fu_2117_p_dout0(grp_fu_2117_p2),
    .grp_fu_2117_p_ce(grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2117_p_ce),
    .grp_fu_2122_p_din0(grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2122_p_din0),
    .grp_fu_2122_p_din1(grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2122_p_din1),
    .grp_fu_2122_p_dout0(grp_fu_2122_p2),
    .grp_fu_2122_p_ce(grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2122_p_ce),
    .grp_fu_2127_p_din0(grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2127_p_din0),
    .grp_fu_2127_p_din1(grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2127_p_din1),
    .grp_fu_2127_p_dout0(grp_fu_2127_p2),
    .grp_fu_2127_p_ce(grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2127_p_ce),
    .grp_fu_2132_p_din0(grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2132_p_din0),
    .grp_fu_2132_p_din1(grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2132_p_din1),
    .grp_fu_2132_p_dout0(grp_fu_2132_p2),
    .grp_fu_2132_p_ce(grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2132_p_ce),
    .grp_fu_6909_p_din0(grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_6909_p_din0),
    .grp_fu_6909_p_din1(grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_6909_p_din1),
    .grp_fu_6909_p_dout0(grp_fu_6909_p2),
    .grp_fu_6909_p_ce(grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_6909_p_ce),
    .grp_fu_6913_p_din0(grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_6913_p_din0),
    .grp_fu_6913_p_dout0(grp_fu_6913_p1),
    .grp_fu_6913_p_ce(grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_6913_p_ce),
    .grp_sin_or_cos_double_s_fu_6916_p_din1(grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_sin_or_cos_double_s_fu_6916_p_din1),
    .grp_sin_or_cos_double_s_fu_6916_p_din2(grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_sin_or_cos_double_s_fu_6916_p_din2),
    .grp_sin_or_cos_double_s_fu_6916_p_dout0(grp_sin_or_cos_double_s_fu_6916_ap_return),
    .grp_sin_or_cos_double_s_fu_6916_p_start(grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_sin_or_cos_double_s_fu_6916_p_start),
    .grp_sin_or_cos_double_s_fu_6916_p_ready(grp_sin_or_cos_double_s_fu_6916_ap_ready),
    .grp_sin_or_cos_double_s_fu_6916_p_done(grp_sin_or_cos_double_s_fu_6916_ap_done),
    .grp_sin_or_cos_double_s_fu_6916_p_idle(grp_sin_or_cos_double_s_fu_6916_ap_idle),
    .grp_sin_or_cos_double_s_fu_6927_p_din1(grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_sin_or_cos_double_s_fu_6927_p_din1),
    .grp_sin_or_cos_double_s_fu_6927_p_din2(grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_sin_or_cos_double_s_fu_6927_p_din2),
    .grp_sin_or_cos_double_s_fu_6927_p_dout0(grp_sin_or_cos_double_s_fu_6927_ap_return),
    .grp_sin_or_cos_double_s_fu_6927_p_start(grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_sin_or_cos_double_s_fu_6927_p_start),
    .grp_sin_or_cos_double_s_fu_6927_p_ready(grp_sin_or_cos_double_s_fu_6927_ap_ready),
    .grp_sin_or_cos_double_s_fu_6927_p_done(grp_sin_or_cos_double_s_fu_6927_ap_done),
    .grp_sin_or_cos_double_s_fu_6927_p_idle(grp_sin_or_cos_double_s_fu_6927_ap_idle)
);

fft1D_512_fft1D_512_Pipeline_twiddles1 grp_fft1D_512_Pipeline_twiddles1_fu_2026(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fft1D_512_Pipeline_twiddles1_fu_2026_ap_start),
    .ap_done(grp_fft1D_512_Pipeline_twiddles1_fu_2026_ap_done),
    .ap_idle(grp_fft1D_512_Pipeline_twiddles1_fu_2026_ap_idle),
    .ap_ready(grp_fft1D_512_Pipeline_twiddles1_fu_2026_ap_ready),
    .conv2_i1(reg_2334),
    .data_x_address0(grp_fft1D_512_Pipeline_twiddles1_fu_2026_data_x_address0),
    .data_x_ce0(grp_fft1D_512_Pipeline_twiddles1_fu_2026_data_x_ce0),
    .data_x_we0(grp_fft1D_512_Pipeline_twiddles1_fu_2026_data_x_we0),
    .data_x_d0(grp_fft1D_512_Pipeline_twiddles1_fu_2026_data_x_d0),
    .data_x_address1(grp_fft1D_512_Pipeline_twiddles1_fu_2026_data_x_address1),
    .data_x_ce1(grp_fft1D_512_Pipeline_twiddles1_fu_2026_data_x_ce1),
    .data_x_q1(data_x_q1),
    .data_y_address0(grp_fft1D_512_Pipeline_twiddles1_fu_2026_data_y_address0),
    .data_y_ce0(grp_fft1D_512_Pipeline_twiddles1_fu_2026_data_y_ce0),
    .data_y_we0(grp_fft1D_512_Pipeline_twiddles1_fu_2026_data_y_we0),
    .data_y_d0(grp_fft1D_512_Pipeline_twiddles1_fu_2026_data_y_d0),
    .data_y_address1(grp_fft1D_512_Pipeline_twiddles1_fu_2026_data_y_address1),
    .data_y_ce1(grp_fft1D_512_Pipeline_twiddles1_fu_2026_data_y_ce1),
    .data_y_q1(data_y_q1),
    .twiddles8_reversed8_address0(grp_fft1D_512_Pipeline_twiddles1_fu_2026_twiddles8_reversed8_address0),
    .twiddles8_reversed8_ce0(grp_fft1D_512_Pipeline_twiddles1_fu_2026_twiddles8_reversed8_ce0),
    .twiddles8_reversed8_q0(twiddles8_reversed8_q0),
    .grp_fu_2047_p_din0(grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2047_p_din0),
    .grp_fu_2047_p_din1(grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2047_p_din1),
    .grp_fu_2047_p_opcode(grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2047_p_opcode),
    .grp_fu_2047_p_dout0(grp_fu_2047_p2),
    .grp_fu_2047_p_ce(grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2047_p_ce),
    .grp_fu_2051_p_din0(grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2051_p_din0),
    .grp_fu_2051_p_din1(grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2051_p_din1),
    .grp_fu_2051_p_opcode(grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2051_p_opcode),
    .grp_fu_2051_p_dout0(grp_fu_2051_p2),
    .grp_fu_2051_p_ce(grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2051_p_ce),
    .grp_fu_2105_p_din0(grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2105_p_din0),
    .grp_fu_2105_p_din1(grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2105_p_din1),
    .grp_fu_2105_p_dout0(grp_fu_2105_p2),
    .grp_fu_2105_p_ce(grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2105_p_ce),
    .grp_fu_2110_p_din0(grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2110_p_din0),
    .grp_fu_2110_p_din1(grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2110_p_din1),
    .grp_fu_2110_p_dout0(grp_fu_2110_p2),
    .grp_fu_2110_p_ce(grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2110_p_ce),
    .grp_fu_2117_p_din0(grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2117_p_din0),
    .grp_fu_2117_p_din1(grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2117_p_din1),
    .grp_fu_2117_p_dout0(grp_fu_2117_p2),
    .grp_fu_2117_p_ce(grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2117_p_ce),
    .grp_fu_2122_p_din0(grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2122_p_din0),
    .grp_fu_2122_p_din1(grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2122_p_din1),
    .grp_fu_2122_p_dout0(grp_fu_2122_p2),
    .grp_fu_2122_p_ce(grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2122_p_ce),
    .grp_fu_2127_p_din0(grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2127_p_din0),
    .grp_fu_2127_p_din1(grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2127_p_din1),
    .grp_fu_2127_p_dout0(grp_fu_2127_p2),
    .grp_fu_2127_p_ce(grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2127_p_ce),
    .grp_fu_2132_p_din0(grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2132_p_din0),
    .grp_fu_2132_p_din1(grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2132_p_din1),
    .grp_fu_2132_p_dout0(grp_fu_2132_p2),
    .grp_fu_2132_p_ce(grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2132_p_ce),
    .grp_fu_6909_p_din0(grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_6909_p_din0),
    .grp_fu_6909_p_din1(grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_6909_p_din1),
    .grp_fu_6909_p_dout0(grp_fu_6909_p2),
    .grp_fu_6909_p_ce(grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_6909_p_ce),
    .grp_fu_6913_p_din0(grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_6913_p_din0),
    .grp_fu_6913_p_dout0(grp_fu_6913_p1),
    .grp_fu_6913_p_ce(grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_6913_p_ce),
    .grp_sin_or_cos_double_s_fu_6916_p_din1(grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_sin_or_cos_double_s_fu_6916_p_din1),
    .grp_sin_or_cos_double_s_fu_6916_p_din2(grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_sin_or_cos_double_s_fu_6916_p_din2),
    .grp_sin_or_cos_double_s_fu_6916_p_dout0(grp_sin_or_cos_double_s_fu_6916_ap_return),
    .grp_sin_or_cos_double_s_fu_6916_p_start(grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_sin_or_cos_double_s_fu_6916_p_start),
    .grp_sin_or_cos_double_s_fu_6916_p_ready(grp_sin_or_cos_double_s_fu_6916_ap_ready),
    .grp_sin_or_cos_double_s_fu_6916_p_done(grp_sin_or_cos_double_s_fu_6916_ap_done),
    .grp_sin_or_cos_double_s_fu_6916_p_idle(grp_sin_or_cos_double_s_fu_6916_ap_idle),
    .grp_sin_or_cos_double_s_fu_6927_p_din1(grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_sin_or_cos_double_s_fu_6927_p_din1),
    .grp_sin_or_cos_double_s_fu_6927_p_din2(grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_sin_or_cos_double_s_fu_6927_p_din2),
    .grp_sin_or_cos_double_s_fu_6927_p_dout0(grp_sin_or_cos_double_s_fu_6927_ap_return),
    .grp_sin_or_cos_double_s_fu_6927_p_start(grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_sin_or_cos_double_s_fu_6927_p_start),
    .grp_sin_or_cos_double_s_fu_6927_p_ready(grp_sin_or_cos_double_s_fu_6927_ap_ready),
    .grp_sin_or_cos_double_s_fu_6927_p_done(grp_sin_or_cos_double_s_fu_6927_ap_done),
    .grp_sin_or_cos_double_s_fu_6927_p_idle(grp_sin_or_cos_double_s_fu_6927_ap_idle)
);

fft1D_512_sin_or_cos_double_s grp_sin_or_cos_double_s_fu_6916(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_or_cos_double_s_fu_6916_ap_start),
    .ap_done(grp_sin_or_cos_double_s_fu_6916_ap_done),
    .ap_idle(grp_sin_or_cos_double_s_fu_6916_ap_idle),
    .ap_ready(grp_sin_or_cos_double_s_fu_6916_ap_ready),
    .t_in(grp_sin_or_cos_double_s_fu_6916_t_in),
    .do_cos(grp_sin_or_cos_double_s_fu_6916_do_cos),
    .ap_return(grp_sin_or_cos_double_s_fu_6916_ap_return)
);

fft1D_512_sin_or_cos_double_s grp_sin_or_cos_double_s_fu_6927(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_or_cos_double_s_fu_6927_ap_start),
    .ap_done(grp_sin_or_cos_double_s_fu_6927_ap_done),
    .ap_idle(grp_sin_or_cos_double_s_fu_6927_ap_idle),
    .ap_ready(grp_sin_or_cos_double_s_fu_6927_ap_ready),
    .t_in(grp_sin_or_cos_double_s_fu_6927_t_in),
    .do_cos(grp_sin_or_cos_double_s_fu_6927_do_cos),
    .ap_return(grp_sin_or_cos_double_s_fu_6927_ap_return)
);

fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadddsub_64ns_64ns_64_4_full_dsp_1_U59(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2047_p0),
    .din1(grp_fu_2047_p1),
    .opcode(grp_fu_2047_opcode),
    .ce(grp_fu_2047_ce),
    .dout(grp_fu_2047_p2)
);

fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadddsub_64ns_64ns_64_4_full_dsp_1_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2051_p0),
    .din1(grp_fu_2051_p1),
    .opcode(grp_fu_2051_opcode),
    .ce(grp_fu_2051_ce),
    .dout(grp_fu_2051_p2)
);

fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadddsub_64ns_64ns_64_4_full_dsp_1_U61(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2055_p0),
    .din1(grp_fu_2055_p1),
    .opcode(grp_fu_2055_opcode),
    .ce(1'b1),
    .dout(grp_fu_2055_p2)
);

fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadddsub_64ns_64ns_64_4_full_dsp_1_U62(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2059_p0),
    .din1(grp_fu_2059_p1),
    .opcode(grp_fu_2059_opcode),
    .ce(1'b1),
    .dout(grp_fu_2059_p2)
);

fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadddsub_64ns_64ns_64_4_full_dsp_1_U63(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2063_p0),
    .din1(grp_fu_2063_p1),
    .opcode(grp_fu_2063_opcode),
    .ce(1'b1),
    .dout(grp_fu_2063_p2)
);

fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadddsub_64ns_64ns_64_4_full_dsp_1_U64(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2067_p0),
    .din1(grp_fu_2067_p1),
    .opcode(grp_fu_2067_opcode),
    .ce(1'b1),
    .dout(grp_fu_2067_p2)
);

fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsub_64ns_64ns_64_4_full_dsp_1_U65(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2071_p0),
    .din1(grp_fu_2071_p1),
    .ce(1'b1),
    .dout(grp_fu_2071_p2)
);

fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsub_64ns_64ns_64_4_full_dsp_1_U66(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2075_p0),
    .din1(grp_fu_2075_p1),
    .ce(1'b1),
    .dout(grp_fu_2075_p2)
);

fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U67(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2105_p0),
    .din1(grp_fu_2105_p1),
    .ce(grp_fu_2105_ce),
    .dout(grp_fu_2105_p2)
);

fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U68(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2110_p0),
    .din1(grp_fu_2110_p1),
    .ce(grp_fu_2110_ce),
    .dout(grp_fu_2110_p2)
);

fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U69(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2117_p0),
    .din1(grp_fu_2117_p1),
    .ce(grp_fu_2117_ce),
    .dout(grp_fu_2117_p2)
);

fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U70(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2122_p0),
    .din1(grp_fu_2122_p1),
    .ce(grp_fu_2122_ce),
    .dout(grp_fu_2122_p2)
);

fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U71(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2127_p0),
    .din1(grp_fu_2127_p1),
    .ce(grp_fu_2127_ce),
    .dout(grp_fu_2127_p2)
);

fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U72(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2132_p0),
    .din1(grp_fu_2132_p1),
    .ce(grp_fu_2132_ce),
    .dout(grp_fu_2132_p2)
);

fft1D_512_sitodp_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32ns_64_2_no_dsp_1_U73(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2137_p0),
    .ce(1'b1),
    .dout(grp_fu_2137_p1)
);

fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U74(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6909_p0),
    .din1(grp_fu_6909_p1),
    .ce(grp_fu_6909_ce),
    .dout(grp_fu_6909_p2)
);

fft1D_512_sitodp_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32ns_64_2_no_dsp_1_U75(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6913_p0),
    .ce(grp_fu_6913_ce),
    .dout(grp_fu_6913_p1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fft1D_512_Pipeline_twiddles1_fu_2026_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state92)) begin
            grp_fft1D_512_Pipeline_twiddles1_fu_2026_ap_start_reg <= 1'b1;
        end else if ((grp_fft1D_512_Pipeline_twiddles1_fu_2026_ap_ready == 1'b1)) begin
            grp_fft1D_512_Pipeline_twiddles1_fu_2026_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fft1D_512_Pipeline_twiddles_fu_2005_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state32)) begin
            grp_fft1D_512_Pipeline_twiddles_fu_2005_ap_start_reg <= 1'b1;
        end else if ((grp_fft1D_512_Pipeline_twiddles_fu_2005_ap_ready == 1'b1)) begin
            grp_fft1D_512_Pipeline_twiddles_fu_2005_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state114) & (icmp_ln350_fu_4698_p2 == 1'd1))) begin
        tid_10_fu_306 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state122) & (icmp_ln376_fu_4980_p2 == 1'd0))) begin
        tid_10_fu_306 <= add_ln376_fu_4986_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln128_fu_2408_p2 == 1'd1))) begin
        tid_1_fu_206 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state39) & (icmp_ln176_fu_2861_p2 == 1'd0))) begin
        tid_1_fu_206 <= add_ln176_fu_2867_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & (icmp_ln176_fu_2861_p2 == 1'd1))) begin
        tid_2_fu_210 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state44) & (icmp_ln191_fu_3064_p2 == 1'd0))) begin
        tid_2_fu_210 <= add_ln191_fu_3070_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) & (icmp_ln191_fu_3064_p2 == 1'd1))) begin
        tid_3_fu_214 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state49) & (icmp_ln208_fu_3292_p2 == 1'd0))) begin
        tid_3_fu_214 <= add_ln208_fu_3298_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state49) & (icmp_ln208_fu_3292_p2 == 1'd1))) begin
        tid_4_fu_250 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state54) & (icmp_ln224_fu_3495_p2 == 1'd0))) begin
        tid_4_fu_250 <= add_ln224_fu_3501_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state54) & (icmp_ln224_fu_3495_p2 == 1'd1))) begin
        tid_5_fu_254 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state62) & (icmp_ln250_fu_3795_p2 == 1'd0))) begin
        tid_5_fu_254 <= add_ln250_fu_3801_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state62) & (icmp_ln250_fu_3795_p2 == 1'd1))) begin
        tid_6_fu_258 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state99) & (icmp_ln301_fu_4082_p2 == 1'd0))) begin
        tid_6_fu_258 <= add_ln301_fu_4088_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state99) & (icmp_ln301_fu_4082_p2 == 1'd1))) begin
        tid_7_fu_262 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state104) & (icmp_ln317_fu_4285_p2 == 1'd0))) begin
        tid_7_fu_262 <= add_ln317_fu_4291_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state104) & (icmp_ln317_fu_4285_p2 == 1'd1))) begin
        tid_8_fu_266 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state109) & (icmp_ln334_fu_4495_p2 == 1'd0))) begin
        tid_8_fu_266 <= add_ln334_fu_4501_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state109) & (icmp_ln334_fu_4495_p2 == 1'd1))) begin
        tid_9_fu_302 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state114) & (icmp_ln350_fu_4698_p2 == 1'd0))) begin
        tid_9_fu_302 <= add_ln350_fu_4704_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tid_fu_182 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln128_fu_2408_p2 == 1'd0))) begin
        tid_fu_182 <= add_ln128_fu_2414_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        DATA_x_addr_24_reg_6279[8 : 3] <= zext_ln252_fu_3969_p1[8 : 3];
        DATA_x_addr_28_reg_6285[8 : 3] <= zext_ln256_fu_3979_p1[8 : 3];
        DATA_y_addr_24_reg_6291[8 : 3] <= zext_ln252_fu_3969_p1[8 : 3];
        DATA_y_addr_28_reg_6297[8 : 3] <= zext_ln256_fu_3979_p1[8 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        DATA_x_addr_25_reg_6177[8 : 3] <= zext_ln253_fu_3825_p1[8 : 3];
        DATA_x_addr_27_reg_6183[8 : 3] <= zext_ln255_fu_3837_p1[8 : 3];
        DATA_y_addr_25_reg_6188[8 : 3] <= zext_ln253_fu_3825_p1[8 : 3];
        DATA_y_addr_27_reg_6194[8 : 3] <= zext_ln255_fu_3837_p1[8 : 3];
        hi_3_reg_6199 <= {{tid_5_fu_254[5:3]}};
        shl_ln5_reg_6167[8 : 3] <= shl_ln5_fu_3811_p3[8 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        DATA_x_addr_26_reg_6257[8 : 3] <= zext_ln254_fu_3952_p1[8 : 3];
        DATA_x_addr_30_reg_6262[8 : 3] <= zext_ln258_fu_3963_p1[8 : 3];
        DATA_y_addr_26_reg_6268[8 : 3] <= zext_ln254_fu_3952_p1[8 : 3];
        DATA_y_addr_30_reg_6273[8 : 3] <= zext_ln258_fu_3963_p1[8 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        DATA_x_addr_29_reg_6211[8 : 3] <= zext_ln257_fu_3868_p1[8 : 3];
        DATA_x_addr_31_reg_6217[8 : 3] <= zext_ln259_fu_3879_p1[8 : 3];
        DATA_y_addr_29_reg_6223[8 : 3] <= zext_ln257_fu_3868_p1[8 : 3];
        DATA_y_addr_31_reg_6229[8 : 3] <= zext_ln259_fu_3879_p1[8 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        add_ln238_reg_6097 <= add_ln238_fu_3545_p2;
        trunc_ln226_reg_6092 <= trunc_ln226_fu_3507_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        offset_1_reg_5889 <= offset_1_fu_3110_p2;
        trunc_ln197_reg_5904 <= trunc_ln197_fu_3121_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        offset_2_reg_5964 <= offset_2_fu_3304_p1;
        shl_ln3_reg_5972[8 : 3] <= shl_ln3_fu_3308_p3[8 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state99)) begin
        offset_3_reg_6341 <= offset_3_fu_4094_p1;
        shl_ln6_reg_6349[8 : 3] <= shl_ln6_fu_4098_p3[8 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state109)) begin
        offset_5_reg_6496 <= offset_5_fu_4507_p1;
        shl_ln8_reg_6504[8 : 3] <= shl_ln8_fu_4511_p3[8 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        offset_reg_5809 <= offset_fu_2873_p1;
        shl_ln_reg_5817[8 : 3] <= shl_ln_fu_2877_p3[8 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state115)) begin
        p_phi18_fu_294 <= smem_q0;
        p_phi_fu_298 <= smem_q1;
        shl_ln9_reg_6656[8 : 3] <= shl_ln9_fu_4770_p3[8 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state116)) begin
        p_phi19_fu_290 <= smem_q1;
        p_phi20_fu_286 <= smem_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state117)) begin
        p_phi21_fu_282 <= smem_q1;
        p_phi22_fu_278 <= smem_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state118)) begin
        p_phi23_fu_274 <= smem_q1;
        p_phi24_fu_270 <= smem_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        p_phi31_fu_246 <= smem_q1;
        p_phi32_fu_242 <= smem_q0;
        shl_ln4_reg_6124[8 : 3] <= shl_ln4_fu_3585_p3[8 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        p_phi33_fu_238 <= smem_q1;
        p_phi34_fu_234 <= smem_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        p_phi35_fu_230 <= smem_q1;
        p_phi36_fu_226 <= smem_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        p_phi37_fu_222 <= smem_q1;
        p_phi38_fu_218 <= smem_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state136) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state127) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state7))) begin
        reg_2140 <= grp_fu_2047_p2;
        reg_2151 <= grp_fu_2051_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state139) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state127) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state7))) begin
        reg_2162 <= grp_fu_2055_p2;
        reg_2171 <= grp_fu_2059_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state139) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state127) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state7))) begin
        reg_2180 <= grp_fu_2063_p2;
        reg_2189 <= grp_fu_2067_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state127) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state7))) begin
        reg_2198 <= grp_fu_2071_p2;
        reg_2203 <= grp_fu_2075_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state139) | (1'b1 == ap_CS_fsm_state18))) begin
        reg_2208 <= grp_fu_2047_p2;
        reg_2216 <= grp_fu_2051_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state143) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state20))) begin
        reg_2224 <= grp_fu_2055_p2;
        reg_2233 <= grp_fu_2059_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state132) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state143))) begin
        reg_2242 <= grp_fu_2105_p2;
        reg_2249 <= grp_fu_2110_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state129) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state14))) begin
        reg_2256 <= grp_fu_2047_p2;
        reg_2264 <= grp_fu_2051_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state15))) begin
        reg_2272 <= grp_fu_2105_p2;
        reg_2279 <= grp_fu_2110_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state75))) begin
        reg_2286 <= grp_fu_2117_p2;
        reg_2292 <= grp_fu_2122_p2;
        reg_2298 <= grp_fu_2127_p2;
        reg_2303 <= grp_fu_2132_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state129) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state140))) begin
        reg_2308 <= grp_fu_2055_p2;
        reg_2316 <= grp_fu_2059_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state79))) begin
        reg_2324 <= grp_fu_2063_p2;
        reg_2329 <= grp_fu_2067_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state31))) begin
        reg_2334 <= grp_fu_2137_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state123) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state63))) begin
        reg_2340 <= DATA_x_q1;
        reg_2346 <= DATA_x_q0;
        reg_2354 <= DATA_y_q1;
        reg_2360 <= DATA_y_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state122)) begin
        shl_ln10_reg_6708[8 : 3] <= shl_ln10_fu_4996_p3[8 : 3];
        tid_21_reg_6696 <= tid_10_fu_306;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        shl_ln1_reg_5780[8 : 3] <= shl_ln1_fu_2734_p3[8 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        shl_ln2_reg_5921[8 : 3] <= shl_ln2_fu_3146_p3[8 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state105)) begin
        shl_ln7_reg_6453[8 : 3] <= shl_ln7_fu_4349_p3[8 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        tid_11_reg_5512 <= tid_fu_182;
        xor_ln132_reg_5524 <= xor_ln132_fu_2420_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        trunc_ln153_reg_5730 <= trunc_ln153_fu_2647_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state104)) begin
        trunc_ln321_reg_6421 <= trunc_ln321_fu_4307_p1;
        zext_ln321_reg_6426[8 : 0] <= zext_ln321_fu_4319_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state114)) begin
        trunc_ln352_reg_6624 <= trunc_ln352_fu_4710_p1;
        zext_ln364_reg_6629[8 : 0] <= zext_ln364_fu_4732_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        work_x_load_1_reg_5556 <= work_x_q1;
        work_x_load_3_reg_5561 <= work_x_q0;
        work_y_load_1_reg_5576 <= work_y_q1;
        work_y_load_3_reg_5581 <= work_y_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state144)) begin
        xor_ln402_reg_6903 <= xor_ln402_fu_5309_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state111)) begin
        zext_ln174_10_reg_6595[5 : 0] <= zext_ln174_10_fu_4583_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state110)) begin
        zext_ln174_11_reg_6579[5 : 0] <= zext_ln174_11_fu_4545_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        zext_ln174_1_reg_5860[5 : 0] <= zext_ln174_1_fu_2949_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        zext_ln174_2_reg_5844[5 : 0] <= zext_ln174_2_fu_2911_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        zext_ln174_4_reg_6063[5 : 0] <= zext_ln174_4_fu_3380_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        zext_ln174_5_reg_6047[5 : 0] <= zext_ln174_5_fu_3342_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state101)) begin
        zext_ln174_7_reg_6392[5 : 0] <= zext_ln174_7_fu_4170_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state100)) begin
        zext_ln174_8_reg_6376[5 : 0] <= zext_ln174_8_fu_4132_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state143)) begin
        zext_ln403_cast_reg_6888[6 : 0] <= zext_ln403_cast_fu_5253_p3[6 : 0];
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state125)) begin
        DATA_x_address0 = zext_ln383_fu_5087_p1;
    end else if ((1'b1 == ap_CS_fsm_state124)) begin
        DATA_x_address0 = zext_ln385_fu_5071_p1;
    end else if ((1'b1 == ap_CS_fsm_state123)) begin
        DATA_x_address0 = zext_ln386_fu_5049_p1;
    end else if ((1'b1 == ap_CS_fsm_state122)) begin
        DATA_x_address0 = zext_ln382_fu_5022_p1;
    end else if ((1'b1 == ap_CS_fsm_state108)) begin
        DATA_x_address0 = zext_ln330_1_fu_4487_p1;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        DATA_x_address0 = zext_ln328_1_fu_4447_p1;
    end else if ((1'b1 == ap_CS_fsm_state106)) begin
        DATA_x_address0 = zext_ln326_1_fu_4407_p1;
    end else if ((1'b1 == ap_CS_fsm_state105)) begin
        DATA_x_address0 = zext_ln324_1_fu_4367_p1;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        DATA_x_address0 = zext_ln313_1_fu_4253_p1;
    end else if ((1'b1 == ap_CS_fsm_state101)) begin
        DATA_x_address0 = zext_ln311_fu_4209_p1;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        DATA_x_address0 = zext_ln309_1_fu_4165_p1;
    end else if ((1'b1 == ap_CS_fsm_state99)) begin
        DATA_x_address0 = zext_ln307_1_fu_4117_p1;
    end else if ((1'b1 == ap_CS_fsm_state97)) begin
        DATA_x_address0 = DATA_x_addr_29_reg_6211;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        DATA_x_address0 = DATA_x_addr_27_reg_6183;
    end else if ((1'b1 == ap_CS_fsm_state95)) begin
        DATA_x_address0 = DATA_x_addr_25_reg_6177;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        DATA_x_address0 = DATA_x_addr_24_reg_6279;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        DATA_x_address0 = zext_ln256_fu_3979_p1;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        DATA_x_address0 = zext_ln258_fu_3963_p1;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        DATA_x_address0 = zext_ln259_fu_3879_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        DATA_x_address0 = zext_ln255_fu_3837_p1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        DATA_x_address0 = zext_ln204_1_fu_3284_p1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        DATA_x_address0 = zext_ln202_1_fu_3244_p1;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        DATA_x_address0 = zext_ln200_1_fu_3204_p1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        DATA_x_address0 = zext_ln198_1_fu_3164_p1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        DATA_x_address0 = zext_ln188_1_fu_3032_p1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        DATA_x_address0 = zext_ln186_fu_2988_p1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        DATA_x_address0 = zext_ln184_1_fu_2944_p1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        DATA_x_address0 = zext_ln182_1_fu_2896_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        DATA_x_address0 = zext_ln161_fu_2830_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        DATA_x_address0 = zext_ln159_fu_2808_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        DATA_x_address0 = zext_ln158_fu_2797_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        DATA_x_address0 = zext_ln156_fu_2741_p1;
    end else begin
        DATA_x_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state125)) begin
        DATA_x_address1 = zext_ln379_fu_5077_p1;
    end else if ((1'b1 == ap_CS_fsm_state124)) begin
        DATA_x_address1 = zext_ln381_fu_5060_p1;
    end else if ((1'b1 == ap_CS_fsm_state123)) begin
        DATA_x_address1 = zext_ln384_fu_5038_p1;
    end else if ((1'b1 == ap_CS_fsm_state122)) begin
        DATA_x_address1 = zext_ln380_fu_5010_p1;
    end else if ((1'b1 == ap_CS_fsm_state108)) begin
        DATA_x_address1 = zext_ln329_1_fu_4477_p1;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        DATA_x_address1 = zext_ln327_1_fu_4437_p1;
    end else if ((1'b1 == ap_CS_fsm_state106)) begin
        DATA_x_address1 = zext_ln325_1_fu_4397_p1;
    end else if ((1'b1 == ap_CS_fsm_state105)) begin
        DATA_x_address1 = zext_ln323_1_fu_4356_p1;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        DATA_x_address1 = zext_ln312_1_fu_4243_p1;
    end else if ((1'b1 == ap_CS_fsm_state101)) begin
        DATA_x_address1 = zext_ln310_1_fu_4199_p1;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        DATA_x_address1 = zext_ln308_1_fu_4155_p1;
    end else if ((1'b1 == ap_CS_fsm_state99)) begin
        DATA_x_address1 = zext_ln306_1_fu_4106_p1;
    end else if ((1'b1 == ap_CS_fsm_state98)) begin
        DATA_x_address1 = DATA_x_addr_31_reg_6217;
    end else if ((1'b1 == ap_CS_fsm_state97)) begin
        DATA_x_address1 = DATA_x_addr_30_reg_6262;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        DATA_x_address1 = DATA_x_addr_28_reg_6285;
    end else if ((1'b1 == ap_CS_fsm_state95)) begin
        DATA_x_address1 = DATA_x_addr_26_reg_6257;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        DATA_x_address1 = zext_ln252_fu_3969_p1;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        DATA_x_address1 = zext_ln254_fu_3952_p1;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        DATA_x_address1 = zext_ln257_fu_3868_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        DATA_x_address1 = zext_ln253_fu_3825_p1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        DATA_x_address1 = zext_ln203_1_fu_3274_p1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        DATA_x_address1 = zext_ln201_1_fu_3234_p1;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        DATA_x_address1 = zext_ln199_1_fu_3194_p1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        DATA_x_address1 = zext_ln197_1_fu_3153_p1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        DATA_x_address1 = zext_ln187_1_fu_3022_p1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        DATA_x_address1 = zext_ln185_1_fu_2978_p1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        DATA_x_address1 = zext_ln183_1_fu_2934_p1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        DATA_x_address1 = zext_ln181_1_fu_2885_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        DATA_x_address1 = zext_ln163_fu_2852_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        DATA_x_address1 = zext_ln162_fu_2841_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        DATA_x_address1 = zext_ln160_fu_2819_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        DATA_x_address1 = zext_ln157_fu_2786_p1;
    end else begin
        DATA_x_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state123) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state125) | (1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101))) begin
        DATA_x_ce0 = 1'b1;
    end else begin
        DATA_x_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state123) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state125) | (1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101))) begin
        DATA_x_ce1 = 1'b1;
    end else begin
        DATA_x_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105))) begin
        DATA_x_d0 = smem_q0;
    end else if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36))) begin
        DATA_x_d0 = data_x_q1;
    end else if (((1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state35))) begin
        DATA_x_d0 = data_x_q0;
    end else if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state82))) begin
        DATA_x_d0 = grp_fu_2047_p2;
    end else begin
        DATA_x_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105))) begin
        DATA_x_d1 = smem_q1;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36))) begin
        DATA_x_d1 = data_x_q0;
    end else if (((1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state35))) begin
        DATA_x_d1 = data_x_q1;
    end else begin
        DATA_x_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105))) begin
        DATA_x_we0 = 1'b1;
    end else begin
        DATA_x_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105))) begin
        DATA_x_we1 = 1'b1;
    end else begin
        DATA_x_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state125)) begin
        DATA_y_address0 = zext_ln383_fu_5087_p1;
    end else if ((1'b1 == ap_CS_fsm_state124)) begin
        DATA_y_address0 = zext_ln385_fu_5071_p1;
    end else if ((1'b1 == ap_CS_fsm_state123)) begin
        DATA_y_address0 = zext_ln386_fu_5049_p1;
    end else if ((1'b1 == ap_CS_fsm_state122)) begin
        DATA_y_address0 = zext_ln382_fu_5022_p1;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        DATA_y_address0 = zext_ln359_fu_4938_p1;
    end else if ((1'b1 == ap_CS_fsm_state117)) begin
        DATA_y_address0 = zext_ln357_fu_4888_p1;
    end else if ((1'b1 == ap_CS_fsm_state116)) begin
        DATA_y_address0 = zext_ln355_fu_4838_p1;
    end else if ((1'b1 == ap_CS_fsm_state115)) begin
        DATA_y_address0 = zext_ln353_fu_4788_p1;
    end else if ((1'b1 == ap_CS_fsm_state112)) begin
        DATA_y_address0 = zext_ln347_1_fu_4666_p1;
    end else if ((1'b1 == ap_CS_fsm_state111)) begin
        DATA_y_address0 = zext_ln345_fu_4622_p1;
    end else if ((1'b1 == ap_CS_fsm_state110)) begin
        DATA_y_address0 = zext_ln343_1_fu_4578_p1;
    end else if ((1'b1 == ap_CS_fsm_state109)) begin
        DATA_y_address0 = zext_ln341_1_fu_4530_p1;
    end else if ((1'b1 == ap_CS_fsm_state97)) begin
        DATA_y_address0 = DATA_y_addr_29_reg_6223;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        DATA_y_address0 = DATA_y_addr_27_reg_6194;
    end else if ((1'b1 == ap_CS_fsm_state95)) begin
        DATA_y_address0 = DATA_y_addr_25_reg_6188;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        DATA_y_address0 = DATA_y_addr_24_reg_6291;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        DATA_y_address0 = zext_ln256_fu_3979_p1;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        DATA_y_address0 = zext_ln258_fu_3963_p1;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        DATA_y_address0 = zext_ln259_fu_3879_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        DATA_y_address0 = zext_ln255_fu_3837_p1;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        DATA_y_address0 = zext_ln233_fu_3753_p1;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        DATA_y_address0 = zext_ln231_fu_3703_p1;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        DATA_y_address0 = zext_ln229_fu_3653_p1;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        DATA_y_address0 = zext_ln227_fu_3603_p1;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        DATA_y_address0 = zext_ln221_1_fu_3463_p1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        DATA_y_address0 = zext_ln219_fu_3419_p1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        DATA_y_address0 = zext_ln217_1_fu_3375_p1;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        DATA_y_address0 = zext_ln215_1_fu_3327_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        DATA_y_address0 = zext_ln161_fu_2830_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        DATA_y_address0 = zext_ln159_fu_2808_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        DATA_y_address0 = zext_ln158_fu_2797_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        DATA_y_address0 = zext_ln156_fu_2741_p1;
    end else begin
        DATA_y_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state125)) begin
        DATA_y_address1 = zext_ln379_fu_5077_p1;
    end else if ((1'b1 == ap_CS_fsm_state124)) begin
        DATA_y_address1 = zext_ln381_fu_5060_p1;
    end else if ((1'b1 == ap_CS_fsm_state123)) begin
        DATA_y_address1 = zext_ln384_fu_5038_p1;
    end else if ((1'b1 == ap_CS_fsm_state122)) begin
        DATA_y_address1 = zext_ln380_fu_5010_p1;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        DATA_y_address1 = zext_ln358_fu_4928_p1;
    end else if ((1'b1 == ap_CS_fsm_state117)) begin
        DATA_y_address1 = zext_ln356_fu_4878_p1;
    end else if ((1'b1 == ap_CS_fsm_state116)) begin
        DATA_y_address1 = zext_ln354_fu_4828_p1;
    end else if ((1'b1 == ap_CS_fsm_state115)) begin
        DATA_y_address1 = zext_ln352_fu_4777_p1;
    end else if ((1'b1 == ap_CS_fsm_state112)) begin
        DATA_y_address1 = zext_ln346_1_fu_4656_p1;
    end else if ((1'b1 == ap_CS_fsm_state111)) begin
        DATA_y_address1 = zext_ln344_1_fu_4612_p1;
    end else if ((1'b1 == ap_CS_fsm_state110)) begin
        DATA_y_address1 = zext_ln342_1_fu_4568_p1;
    end else if ((1'b1 == ap_CS_fsm_state109)) begin
        DATA_y_address1 = zext_ln340_1_fu_4519_p1;
    end else if ((1'b1 == ap_CS_fsm_state98)) begin
        DATA_y_address1 = DATA_y_addr_31_reg_6229;
    end else if ((1'b1 == ap_CS_fsm_state97)) begin
        DATA_y_address1 = DATA_y_addr_30_reg_6273;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        DATA_y_address1 = DATA_y_addr_28_reg_6297;
    end else if ((1'b1 == ap_CS_fsm_state95)) begin
        DATA_y_address1 = DATA_y_addr_26_reg_6268;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        DATA_y_address1 = zext_ln252_fu_3969_p1;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        DATA_y_address1 = zext_ln254_fu_3952_p1;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        DATA_y_address1 = zext_ln257_fu_3868_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        DATA_y_address1 = zext_ln253_fu_3825_p1;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        DATA_y_address1 = zext_ln232_fu_3743_p1;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        DATA_y_address1 = zext_ln230_fu_3693_p1;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        DATA_y_address1 = zext_ln228_fu_3643_p1;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        DATA_y_address1 = zext_ln226_fu_3592_p1;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        DATA_y_address1 = zext_ln220_1_fu_3453_p1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        DATA_y_address1 = zext_ln218_1_fu_3409_p1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        DATA_y_address1 = zext_ln216_1_fu_3365_p1;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        DATA_y_address1 = zext_ln214_1_fu_3316_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        DATA_y_address1 = zext_ln163_fu_2852_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        DATA_y_address1 = zext_ln162_fu_2841_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        DATA_y_address1 = zext_ln160_fu_2819_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        DATA_y_address1 = zext_ln157_fu_2786_p1;
    end else begin
        DATA_y_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state123) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state125) | (1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state109))) begin
        DATA_y_ce0 = 1'b1;
    end else begin
        DATA_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state123) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state125) | (1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state109))) begin
        DATA_y_ce1 = 1'b1;
    end else begin
        DATA_y_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state115))) begin
        DATA_y_d0 = smem_q0;
    end else if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36))) begin
        DATA_y_d0 = data_y_q1;
    end else if (((1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state35))) begin
        DATA_y_d0 = data_y_q0;
    end else if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state82))) begin
        DATA_y_d0 = grp_fu_2051_p2;
    end else begin
        DATA_y_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state115))) begin
        DATA_y_d1 = smem_q1;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36))) begin
        DATA_y_d1 = data_y_q0;
    end else if (((1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state35))) begin
        DATA_y_d1 = data_y_q1;
    end else begin
        DATA_y_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state115))) begin
        DATA_y_we0 = 1'b1;
    end else begin
        DATA_y_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state115))) begin
        DATA_y_we1 = 1'b1;
    end else begin
        DATA_y_we1 = 1'b0;
    end
end

assign ap_ST_fsm_state100_blk = 1'b0;

assign ap_ST_fsm_state101_blk = 1'b0;

assign ap_ST_fsm_state102_blk = 1'b0;

assign ap_ST_fsm_state103_blk = 1'b0;

assign ap_ST_fsm_state104_blk = 1'b0;

assign ap_ST_fsm_state105_blk = 1'b0;

assign ap_ST_fsm_state106_blk = 1'b0;

assign ap_ST_fsm_state107_blk = 1'b0;

assign ap_ST_fsm_state108_blk = 1'b0;

assign ap_ST_fsm_state109_blk = 1'b0;

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state110_blk = 1'b0;

assign ap_ST_fsm_state111_blk = 1'b0;

assign ap_ST_fsm_state112_blk = 1'b0;

assign ap_ST_fsm_state113_blk = 1'b0;

assign ap_ST_fsm_state114_blk = 1'b0;

assign ap_ST_fsm_state115_blk = 1'b0;

assign ap_ST_fsm_state116_blk = 1'b0;

assign ap_ST_fsm_state117_blk = 1'b0;

assign ap_ST_fsm_state118_blk = 1'b0;

assign ap_ST_fsm_state119_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state120_blk = 1'b0;

assign ap_ST_fsm_state121_blk = 1'b0;

assign ap_ST_fsm_state122_blk = 1'b0;

assign ap_ST_fsm_state123_blk = 1'b0;

assign ap_ST_fsm_state124_blk = 1'b0;

assign ap_ST_fsm_state125_blk = 1'b0;

assign ap_ST_fsm_state126_blk = 1'b0;

assign ap_ST_fsm_state127_blk = 1'b0;

assign ap_ST_fsm_state128_blk = 1'b0;

assign ap_ST_fsm_state129_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state130_blk = 1'b0;

assign ap_ST_fsm_state131_blk = 1'b0;

assign ap_ST_fsm_state132_blk = 1'b0;

assign ap_ST_fsm_state133_blk = 1'b0;

assign ap_ST_fsm_state134_blk = 1'b0;

assign ap_ST_fsm_state135_blk = 1'b0;

assign ap_ST_fsm_state136_blk = 1'b0;

assign ap_ST_fsm_state137_blk = 1'b0;

assign ap_ST_fsm_state138_blk = 1'b0;

assign ap_ST_fsm_state139_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state140_blk = 1'b0;

assign ap_ST_fsm_state141_blk = 1'b0;

assign ap_ST_fsm_state142_blk = 1'b0;

assign ap_ST_fsm_state143_blk = 1'b0;

assign ap_ST_fsm_state144_blk = 1'b0;

assign ap_ST_fsm_state145_blk = 1'b0;

assign ap_ST_fsm_state146_blk = 1'b0;

assign ap_ST_fsm_state147_blk = 1'b0;

assign ap_ST_fsm_state148_blk = 1'b0;

assign ap_ST_fsm_state149_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state150_blk = 1'b0;

assign ap_ST_fsm_state151_blk = 1'b0;

assign ap_ST_fsm_state152_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

always @ (*) begin
    if ((grp_fft1D_512_Pipeline_twiddles_fu_2005_ap_done == 1'b0)) begin
        ap_ST_fsm_state33_blk = 1'b1;
    end else begin
        ap_ST_fsm_state33_blk = 1'b0;
    end
end

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

assign ap_ST_fsm_state72_blk = 1'b0;

assign ap_ST_fsm_state73_blk = 1'b0;

assign ap_ST_fsm_state74_blk = 1'b0;

assign ap_ST_fsm_state75_blk = 1'b0;

assign ap_ST_fsm_state76_blk = 1'b0;

assign ap_ST_fsm_state77_blk = 1'b0;

assign ap_ST_fsm_state78_blk = 1'b0;

assign ap_ST_fsm_state79_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state80_blk = 1'b0;

assign ap_ST_fsm_state81_blk = 1'b0;

assign ap_ST_fsm_state82_blk = 1'b0;

assign ap_ST_fsm_state83_blk = 1'b0;

assign ap_ST_fsm_state84_blk = 1'b0;

assign ap_ST_fsm_state85_blk = 1'b0;

assign ap_ST_fsm_state86_blk = 1'b0;

assign ap_ST_fsm_state87_blk = 1'b0;

assign ap_ST_fsm_state88_blk = 1'b0;

assign ap_ST_fsm_state89_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state90_blk = 1'b0;

assign ap_ST_fsm_state91_blk = 1'b0;

assign ap_ST_fsm_state92_blk = 1'b0;

always @ (*) begin
    if ((grp_fft1D_512_Pipeline_twiddles1_fu_2026_ap_done == 1'b0)) begin
        ap_ST_fsm_state93_blk = 1'b1;
    end else begin
        ap_ST_fsm_state93_blk = 1'b0;
    end
end

assign ap_ST_fsm_state94_blk = 1'b0;

assign ap_ST_fsm_state95_blk = 1'b0;

assign ap_ST_fsm_state96_blk = 1'b0;

assign ap_ST_fsm_state97_blk = 1'b0;

assign ap_ST_fsm_state98_blk = 1'b0;

assign ap_ST_fsm_state99_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state122) & (icmp_ln376_fu_4980_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state122) & (icmp_ln376_fu_4980_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        data_x_address0 = 64'd0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state36))) begin
        data_x_address0 = 64'd6;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state35))) begin
        data_x_address0 = 64'd4;
    end else if (((1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state34))) begin
        data_x_address0 = 64'd2;
    end else if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state37))) begin
        data_x_address0 = 64'd7;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state96))) begin
        data_x_address0 = 64'd5;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state95))) begin
        data_x_address0 = 64'd3;
    end else if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state94))) begin
        data_x_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        data_x_address0 = grp_fft1D_512_Pipeline_twiddles1_fu_2026_data_x_address0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        data_x_address0 = grp_fft1D_512_Pipeline_twiddles_fu_2005_data_x_address0;
    end else begin
        data_x_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state97))) begin
        data_x_address1 = 64'd7;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state36))) begin
        data_x_address1 = 64'd5;
    end else if (((1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state35))) begin
        data_x_address1 = 64'd3;
    end else if (((1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state34))) begin
        data_x_address1 = 64'd1;
    end else if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state96))) begin
        data_x_address1 = 64'd6;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state95))) begin
        data_x_address1 = 64'd4;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state94))) begin
        data_x_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        data_x_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        data_x_address1 = grp_fft1D_512_Pipeline_twiddles1_fu_2026_data_x_address1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        data_x_address1 = grp_fft1D_512_Pipeline_twiddles_fu_2005_data_x_address1;
    end else begin
        data_x_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        data_x_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        data_x_ce0 = grp_fft1D_512_Pipeline_twiddles1_fu_2026_data_x_ce0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        data_x_ce0 = grp_fft1D_512_Pipeline_twiddles_fu_2005_data_x_ce0;
    end else begin
        data_x_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        data_x_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        data_x_ce1 = grp_fft1D_512_Pipeline_twiddles1_fu_2026_data_x_ce1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        data_x_ce1 = grp_fft1D_512_Pipeline_twiddles_fu_2005_data_x_ce1;
    end else begin
        data_x_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82))) begin
        data_x_d0 = grp_fu_2047_p2;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state23))) begin
        data_x_d0 = grp_fu_2055_p2;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        data_x_d0 = grp_fft1D_512_Pipeline_twiddles1_fu_2026_data_x_d0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        data_x_d0 = grp_fft1D_512_Pipeline_twiddles_fu_2005_data_x_d0;
    end else begin
        data_x_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82))) begin
        data_x_d1 = grp_fu_2055_p2;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state23))) begin
        data_x_d1 = grp_fu_2047_p2;
    end else begin
        data_x_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82))) begin
        data_x_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        data_x_we0 = grp_fft1D_512_Pipeline_twiddles1_fu_2026_data_x_we0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        data_x_we0 = grp_fft1D_512_Pipeline_twiddles_fu_2005_data_x_we0;
    end else begin
        data_x_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82))) begin
        data_x_we1 = 1'b1;
    end else begin
        data_x_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state82))) begin
        data_y_address0 = 64'd0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state36))) begin
        data_y_address0 = 64'd6;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state35))) begin
        data_y_address0 = 64'd4;
    end else if (((1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state59))) begin
        data_y_address0 = 64'd2;
    end else if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state37))) begin
        data_y_address0 = 64'd7;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state120))) begin
        data_y_address0 = 64'd5;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state119))) begin
        data_y_address0 = 64'd3;
    end else if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state114))) begin
        data_y_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        data_y_address0 = grp_fft1D_512_Pipeline_twiddles1_fu_2026_data_y_address0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        data_y_address0 = grp_fft1D_512_Pipeline_twiddles_fu_2005_data_y_address0;
    end else begin
        data_y_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state61))) begin
        data_y_address1 = 64'd7;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state36))) begin
        data_y_address1 = 64'd5;
    end else if (((1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state35))) begin
        data_y_address1 = 64'd3;
    end else if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state34))) begin
        data_y_address1 = 64'd1;
    end else if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state121))) begin
        data_y_address1 = 64'd6;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state120))) begin
        data_y_address1 = 64'd4;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state119))) begin
        data_y_address1 = 64'd2;
    end else if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state114))) begin
        data_y_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        data_y_address1 = grp_fft1D_512_Pipeline_twiddles1_fu_2026_data_y_address1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        data_y_address1 = grp_fft1D_512_Pipeline_twiddles_fu_2005_data_y_address1;
    end else begin
        data_y_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state120) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state114))) begin
        data_y_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        data_y_ce0 = grp_fft1D_512_Pipeline_twiddles1_fu_2026_data_y_ce0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        data_y_ce0 = grp_fft1D_512_Pipeline_twiddles_fu_2005_data_y_ce0;
    end else begin
        data_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state120) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state114))) begin
        data_y_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        data_y_ce1 = grp_fft1D_512_Pipeline_twiddles1_fu_2026_data_y_ce1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        data_y_ce1 = grp_fft1D_512_Pipeline_twiddles_fu_2005_data_y_ce1;
    end else begin
        data_y_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state121)) begin
        data_y_d0 = p_phi24_fu_270;
    end else if ((1'b1 == ap_CS_fsm_state120)) begin
        data_y_d0 = p_phi22_fu_278;
    end else if ((1'b1 == ap_CS_fsm_state119)) begin
        data_y_d0 = p_phi20_fu_286;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        data_y_d0 = p_phi18_fu_294;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82))) begin
        data_y_d0 = grp_fu_2051_p2;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        data_y_d0 = p_phi37_fu_222;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        data_y_d0 = p_phi35_fu_230;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        data_y_d0 = p_phi33_fu_238;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        data_y_d0 = p_phi31_fu_246;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state23))) begin
        data_y_d0 = grp_fu_2059_p2;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        data_y_d0 = grp_fft1D_512_Pipeline_twiddles1_fu_2026_data_y_d0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        data_y_d0 = grp_fft1D_512_Pipeline_twiddles_fu_2005_data_y_d0;
    end else begin
        data_y_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state121)) begin
        data_y_d1 = p_phi23_fu_274;
    end else if ((1'b1 == ap_CS_fsm_state120)) begin
        data_y_d1 = p_phi21_fu_282;
    end else if ((1'b1 == ap_CS_fsm_state119)) begin
        data_y_d1 = p_phi19_fu_290;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        data_y_d1 = p_phi_fu_298;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82))) begin
        data_y_d1 = grp_fu_2059_p2;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        data_y_d1 = p_phi38_fu_218;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        data_y_d1 = p_phi36_fu_226;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        data_y_d1 = p_phi34_fu_234;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        data_y_d1 = p_phi32_fu_242;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state23))) begin
        data_y_d1 = grp_fu_2051_p2;
    end else begin
        data_y_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state120) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state61) | ((1'b1 == ap_CS_fsm_state54) & (icmp_ln224_fu_3495_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state114) & (icmp_ln350_fu_4698_p2 == 1'd1)))) begin
        data_y_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        data_y_we0 = grp_fft1D_512_Pipeline_twiddles1_fu_2026_data_y_we0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        data_y_we0 = grp_fft1D_512_Pipeline_twiddles_fu_2005_data_y_we0;
    end else begin
        data_y_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state120) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state61) | ((1'b1 == ap_CS_fsm_state54) & (icmp_ln224_fu_3495_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state114) & (icmp_ln350_fu_4698_p2 == 1'd1)))) begin
        data_y_we1 = 1'b1;
    end else begin
        data_y_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_fu_2047_ce = grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2047_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_fu_2047_ce = grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2047_p_ce;
    end else begin
        grp_fu_2047_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_fu_2047_opcode = grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2047_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_fu_2047_opcode = grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2047_p_opcode;
    end else if (((1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state136) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state144))) begin
        grp_fu_2047_opcode = 2'd1;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state141) | (1'b1 == ap_CS_fsm_state134) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state125))) begin
        grp_fu_2047_opcode = 2'd0;
    end else begin
        grp_fu_2047_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_fu_2047_p0 = grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2047_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_fu_2047_p0 = grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2047_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state137))) begin
        grp_fu_2047_p0 = reg_2308;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        grp_fu_2047_p0 = reg_2272;
    end else if (((1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state125))) begin
        grp_fu_2047_p0 = DATA_x_q1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state64))) begin
        grp_fu_2047_p0 = reg_2340;
    end else if (((1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state141) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state21))) begin
        grp_fu_2047_p0 = reg_2140;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state134))) begin
        grp_fu_2047_p0 = reg_2208;
    end else if (((1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state17))) begin
        grp_fu_2047_p0 = reg_2224;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state136) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_fu_2047_p0 = reg_2298;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state130))) begin
        grp_fu_2047_p0 = reg_2256;
    end else if (((1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state144))) begin
        grp_fu_2047_p0 = reg_2242;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_2047_p0 = c0_x_fu_2650_p1;
    end else if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state20))) begin
        grp_fu_2047_p0 = reg_2162;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_2047_p0 = c0_x_2_fu_2543_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_2047_p0 = c0_x_1_fu_2476_p1;
    end else begin
        grp_fu_2047_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_fu_2047_p1 = grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2047_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_fu_2047_p1 = grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2047_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_fu_2047_p1 = bitcast_ln398_17_fu_5289_p1;
    end else if ((1'b1 == ap_CS_fsm_state141)) begin
        grp_fu_2047_p1 = reg_2162;
    end else if ((1'b1 == ap_CS_fsm_state136)) begin
        grp_fu_2047_p1 = bitcast_ln398_13_fu_5195_p1;
    end else if ((1'b1 == ap_CS_fsm_state133)) begin
        grp_fu_2047_p1 = bitcast_ln398_5_fu_5165_p1;
    end else if ((1'b1 == ap_CS_fsm_state128)) begin
        grp_fu_2047_p1 = bitcast_ln398_1_fu_5103_p1;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_fu_2047_p1 = reg_2224;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        grp_fu_2047_p1 = bitcast_ln271_17_fu_4055_p1;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        grp_fu_2047_p1 = bitcast_ln271_5_fu_4025_p1;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_fu_2047_p1 = bitcast_ln271_13_fu_3995_p1;
    end else if (((1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state125))) begin
        grp_fu_2047_p1 = DATA_x_q0;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_fu_2047_p1 = bitcast_ln271_1_fu_3895_p1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state64))) begin
        grp_fu_2047_p1 = DATA_x_q1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_2047_p1 = bitcast_ln150_17_fu_2757_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_2047_p1 = reg_2308;
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state82))) begin
        grp_fu_2047_p1 = reg_2256;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state134))) begin
        grp_fu_2047_p1 = reg_2180;
    end else if (((1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state137))) begin
        grp_fu_2047_p1 = reg_2140;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_2047_p1 = bitcast_ln150_13_fu_2714_p1;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state80))) begin
        grp_fu_2047_p1 = reg_2208;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_2047_p1 = bitcast_ln150_5_fu_2684_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_2047_p1 = bitcast_ln135_fu_2656_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_2047_p1 = bitcast_ln150_1_fu_2577_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_2047_p1 = bitcast_ln137_fu_2549_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_2047_p1 = bitcast_ln136_fu_2499_p1;
    end else begin
        grp_fu_2047_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_fu_2051_ce = grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2051_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_fu_2051_ce = grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2051_p_ce;
    end else begin
        grp_fu_2051_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_fu_2051_opcode = grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2051_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_fu_2051_opcode = grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2051_p_opcode;
    end else if (((1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state136) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state144))) begin
        grp_fu_2051_opcode = 2'd1;
    end else if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state141) | (1'b1 == ap_CS_fsm_state134) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state125))) begin
        grp_fu_2051_opcode = 2'd0;
    end else begin
        grp_fu_2051_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_fu_2051_p0 = grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2051_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_fu_2051_p0 = grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2051_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_fu_2051_p0 = bitcast_ln398_19_fu_5304_p1;
    end else if ((1'b1 == ap_CS_fsm_state136)) begin
        grp_fu_2051_p0 = bitcast_ln398_15_fu_5210_p1;
    end else if ((1'b1 == ap_CS_fsm_state133)) begin
        grp_fu_2051_p0 = bitcast_ln398_7_fu_5180_p1;
    end else if ((1'b1 == ap_CS_fsm_state128)) begin
        grp_fu_2051_p0 = bitcast_ln398_3_fu_5118_p1;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        grp_fu_2051_p0 = bitcast_ln271_19_fu_4070_p1;
    end else if (((1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state137))) begin
        grp_fu_2051_p0 = reg_2316;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        grp_fu_2051_p0 = bitcast_ln271_7_fu_4040_p1;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_fu_2051_p0 = bitcast_ln271_15_fu_4010_p1;
    end else if (((1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state125))) begin
        grp_fu_2051_p0 = DATA_y_q1;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_fu_2051_p0 = bitcast_ln271_3_fu_3910_p1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state64))) begin
        grp_fu_2051_p0 = reg_2354;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_2051_p0 = bitcast_ln150_19_fu_2772_p1;
    end else if (((1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state141) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state21))) begin
        grp_fu_2051_p0 = reg_2151;
    end else if (((1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state20))) begin
        grp_fu_2051_p0 = reg_2171;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state134))) begin
        grp_fu_2051_p0 = reg_2216;
    end else if (((1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state17))) begin
        grp_fu_2051_p0 = reg_2233;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_2051_p0 = bitcast_ln150_15_fu_2729_p1;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state130))) begin
        grp_fu_2051_p0 = reg_2264;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_2051_p0 = bitcast_ln150_7_fu_2699_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_2051_p0 = c0_y_fu_2662_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_2051_p0 = bitcast_ln150_3_fu_2592_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_2051_p0 = c0_y_2_fu_2555_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_2051_p0 = c0_y_1_fu_2521_p1;
    end else begin
        grp_fu_2051_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_fu_2051_p1 = grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2051_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_fu_2051_p1 = grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2051_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_fu_2051_p1 = reg_2233;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        grp_fu_2051_p1 = reg_2279;
    end else if (((1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state125))) begin
        grp_fu_2051_p1 = DATA_y_q0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state64))) begin
        grp_fu_2051_p1 = DATA_y_q1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_2051_p1 = reg_2316;
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state82))) begin
        grp_fu_2051_p1 = reg_2264;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state134))) begin
        grp_fu_2051_p1 = reg_2189;
    end else if (((1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state137))) begin
        grp_fu_2051_p1 = reg_2151;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state136) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_fu_2051_p1 = reg_2303;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state80))) begin
        grp_fu_2051_p1 = reg_2216;
    end else if (((1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state144))) begin
        grp_fu_2051_p1 = reg_2249;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_2051_p1 = bitcast_ln144_fu_2668_p1;
    end else if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state141))) begin
        grp_fu_2051_p1 = reg_2171;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_2051_p1 = bitcast_ln146_fu_2561_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_2051_p1 = bitcast_ln145_fu_2531_p1;
    end else begin
        grp_fu_2051_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state141) | (1'b1 == ap_CS_fsm_state134) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state125))) begin
        grp_fu_2055_opcode = 2'd1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state136) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_fu_2055_opcode = 2'd0;
    end else begin
        grp_fu_2055_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state128)) begin
        grp_fu_2055_p0 = bitcast_ln398_9_fu_5133_p1;
    end else if (((1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state137))) begin
        grp_fu_2055_p0 = reg_2308;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_fu_2055_p0 = reg_2242;
    end else if (((1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state125))) begin
        grp_fu_2055_p0 = DATA_x_q1;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_fu_2055_p0 = bitcast_ln271_9_fu_3925_p1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state64))) begin
        grp_fu_2055_p0 = reg_2340;
    end else if (((1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state141) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state21))) begin
        grp_fu_2055_p0 = reg_2140;
    end else if (((1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state20))) begin
        grp_fu_2055_p0 = reg_2162;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state134))) begin
        grp_fu_2055_p0 = reg_2208;
    end else if (((1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state17))) begin
        grp_fu_2055_p0 = reg_2224;
    end else if (((1'b1 == ap_CS_fsm_state136) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_fu_2055_p0 = reg_2272;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state130))) begin
        grp_fu_2055_p0 = reg_2256;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_2055_p0 = c0_x_fu_2650_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_2055_p0 = bitcast_ln150_9_fu_2607_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_2055_p0 = c0_x_2_fu_2543_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_2055_p0 = c0_x_1_fu_2476_p1;
    end else begin
        grp_fu_2055_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state141)) begin
        grp_fu_2055_p1 = reg_2162;
    end else if ((1'b1 == ap_CS_fsm_state128)) begin
        grp_fu_2055_p1 = bitcast_ln398_11_fu_5149_p1;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_fu_2055_p1 = reg_2224;
    end else if (((1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state125))) begin
        grp_fu_2055_p1 = DATA_x_q0;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_fu_2055_p1 = bitcast_ln271_11_fu_3941_p1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state64))) begin
        grp_fu_2055_p1 = DATA_x_q1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_2055_p1 = reg_2308;
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state82))) begin
        grp_fu_2055_p1 = reg_2256;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state134))) begin
        grp_fu_2055_p1 = reg_2180;
    end else if (((1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state137))) begin
        grp_fu_2055_p1 = reg_2140;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state136) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_fu_2055_p1 = reg_2286;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state80))) begin
        grp_fu_2055_p1 = reg_2208;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_2055_p1 = bitcast_ln135_fu_2656_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_2055_p1 = bitcast_ln150_11_fu_2623_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_2055_p1 = bitcast_ln137_fu_2549_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_2055_p1 = bitcast_ln136_fu_2499_p1;
    end else begin
        grp_fu_2055_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state141) | (1'b1 == ap_CS_fsm_state134) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state125))) begin
        grp_fu_2059_opcode = 2'd1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state136) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_fu_2059_opcode = 2'd0;
    end else begin
        grp_fu_2059_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state128)) begin
        grp_fu_2059_p0 = bitcast_ln398_9_fu_5133_p1;
    end else if (((1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state137))) begin
        grp_fu_2059_p0 = reg_2316;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_fu_2059_p0 = reg_2249;
    end else if (((1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state125))) begin
        grp_fu_2059_p0 = DATA_y_q1;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_fu_2059_p0 = bitcast_ln271_9_fu_3925_p1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state64))) begin
        grp_fu_2059_p0 = reg_2354;
    end else if (((1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state141) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state21))) begin
        grp_fu_2059_p0 = reg_2151;
    end else if (((1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state20))) begin
        grp_fu_2059_p0 = reg_2171;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state134))) begin
        grp_fu_2059_p0 = reg_2216;
    end else if (((1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state17))) begin
        grp_fu_2059_p0 = reg_2233;
    end else if (((1'b1 == ap_CS_fsm_state136) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_fu_2059_p0 = reg_2279;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state130))) begin
        grp_fu_2059_p0 = reg_2264;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_2059_p0 = c0_y_fu_2662_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_2059_p0 = bitcast_ln150_9_fu_2607_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_2059_p0 = c0_y_2_fu_2555_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_2059_p0 = c0_y_1_fu_2521_p1;
    end else begin
        grp_fu_2059_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state141)) begin
        grp_fu_2059_p1 = reg_2171;
    end else if ((1'b1 == ap_CS_fsm_state128)) begin
        grp_fu_2059_p1 = bitcast_ln398_11_fu_5149_p1;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_fu_2059_p1 = reg_2233;
    end else if (((1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state125))) begin
        grp_fu_2059_p1 = DATA_y_q0;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_fu_2059_p1 = bitcast_ln271_11_fu_3941_p1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state64))) begin
        grp_fu_2059_p1 = DATA_y_q1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_2059_p1 = reg_2316;
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state82))) begin
        grp_fu_2059_p1 = reg_2264;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state134))) begin
        grp_fu_2059_p1 = reg_2189;
    end else if (((1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state137))) begin
        grp_fu_2059_p1 = reg_2151;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state136) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_fu_2059_p1 = reg_2292;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state80))) begin
        grp_fu_2059_p1 = reg_2216;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_2059_p1 = bitcast_ln144_fu_2668_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_2059_p1 = bitcast_ln150_11_fu_2623_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_2059_p1 = bitcast_ln146_fu_2561_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_2059_p1 = bitcast_ln145_fu_2531_p1;
    end else begin
        grp_fu_2059_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state136) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_fu_2063_opcode = 2'd1;
    end else if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state8))) begin
        grp_fu_2063_opcode = 2'd0;
    end else begin
        grp_fu_2063_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_fu_2063_p0 = reg_2242;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state64))) begin
        grp_fu_2063_p0 = reg_2346;
    end else if (((1'b1 == ap_CS_fsm_state136) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_fu_2063_p0 = reg_2272;
    end else if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state8))) begin
        grp_fu_2063_p0 = reg_2140;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_2063_p0 = c0_x_3_fu_2494_p1;
    end else begin
        grp_fu_2063_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state64))) begin
        grp_fu_2063_p1 = DATA_x_q0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state136) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_fu_2063_p1 = reg_2286;
    end else if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state8))) begin
        grp_fu_2063_p1 = reg_2180;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_2063_p1 = bitcast_ln138_fu_2515_p1;
    end else begin
        grp_fu_2063_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state136) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_fu_2067_opcode = 2'd1;
    end else if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state8))) begin
        grp_fu_2067_opcode = 2'd0;
    end else begin
        grp_fu_2067_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_fu_2067_p0 = reg_2249;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state64))) begin
        grp_fu_2067_p0 = reg_2360;
    end else if (((1'b1 == ap_CS_fsm_state136) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_fu_2067_p0 = reg_2279;
    end else if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state8))) begin
        grp_fu_2067_p0 = reg_2151;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_2067_p0 = c0_y_3_fu_2526_p1;
    end else begin
        grp_fu_2067_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state64))) begin
        grp_fu_2067_p1 = DATA_y_q0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state136) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_fu_2067_p1 = reg_2292;
    end else if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state8))) begin
        grp_fu_2067_p1 = reg_2189;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_2067_p1 = bitcast_ln147_fu_2537_p1;
    end else begin
        grp_fu_2067_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state64))) begin
        grp_fu_2071_p0 = reg_2346;
    end else if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state8))) begin
        grp_fu_2071_p0 = reg_2140;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_2071_p0 = c0_x_3_fu_2494_p1;
    end else begin
        grp_fu_2071_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state64))) begin
        grp_fu_2071_p1 = DATA_x_q0;
    end else if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state8))) begin
        grp_fu_2071_p1 = reg_2180;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_2071_p1 = bitcast_ln138_fu_2515_p1;
    end else begin
        grp_fu_2071_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state64))) begin
        grp_fu_2075_p0 = reg_2360;
    end else if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state8))) begin
        grp_fu_2075_p0 = reg_2151;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_2075_p0 = c0_y_3_fu_2526_p1;
    end else begin
        grp_fu_2075_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state64))) begin
        grp_fu_2075_p1 = DATA_y_q0;
    end else if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state8))) begin
        grp_fu_2075_p1 = reg_2189;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_2075_p1 = bitcast_ln147_fu_2537_p1;
    end else begin
        grp_fu_2075_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_fu_2105_ce = grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2105_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_fu_2105_ce = grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2105_p_ce;
    end else begin
        grp_fu_2105_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_fu_2105_p0 = grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2105_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_fu_2105_p0 = grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2105_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state140)) begin
        grp_fu_2105_p0 = reg_2180;
    end else if (((1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state20))) begin
        grp_fu_2105_p0 = reg_2324;
    end else if (((1'b1 == ap_CS_fsm_state132) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state72))) begin
        grp_fu_2105_p0 = reg_2140;
    end else if (((1'b1 == ap_CS_fsm_state129) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state9))) begin
        grp_fu_2105_p0 = reg_2224;
    end else begin
        grp_fu_2105_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_fu_2105_p1 = grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2105_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_fu_2105_p1 = grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2105_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state132) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state72))) begin
        grp_fu_2105_p1 = 64'd4604544271217802189;
    end else if (((1'b1 == ap_CS_fsm_state129) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state20))) begin
        grp_fu_2105_p1 = 64'd0;
    end else begin
        grp_fu_2105_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_fu_2110_ce = grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2110_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_fu_2110_ce = grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2110_p_ce;
    end else begin
        grp_fu_2110_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_fu_2110_p0 = grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2110_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_fu_2110_p0 = grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2110_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state140)) begin
        grp_fu_2110_p0 = reg_2189;
    end else if (((1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state20))) begin
        grp_fu_2110_p0 = reg_2329;
    end else if (((1'b1 == ap_CS_fsm_state132) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state72))) begin
        grp_fu_2110_p0 = reg_2151;
    end else if (((1'b1 == ap_CS_fsm_state129) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state9))) begin
        grp_fu_2110_p0 = reg_2233;
    end else begin
        grp_fu_2110_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_fu_2110_p1 = grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2110_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_fu_2110_p1 = grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2110_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state132) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state72))) begin
        grp_fu_2110_p1 = 64'd4604544271217802189;
    end else if (((1'b1 == ap_CS_fsm_state129) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state20))) begin
        grp_fu_2110_p1 = 64'd0;
    end else begin
        grp_fu_2110_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_fu_2117_ce = grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2117_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_fu_2117_ce = grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2117_p_ce;
    end else begin
        grp_fu_2117_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_fu_2117_p0 = grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2117_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_fu_2117_p0 = grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2117_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state132) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state72))) begin
        grp_fu_2117_p0 = reg_2162;
    end else begin
        grp_fu_2117_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_fu_2117_p1 = grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2117_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_fu_2117_p1 = grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2117_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state132) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state72))) begin
        grp_fu_2117_p1 = 64'd4604544271217802189;
    end else begin
        grp_fu_2117_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_fu_2122_ce = grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2122_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_fu_2122_ce = grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2122_p_ce;
    end else begin
        grp_fu_2122_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_fu_2122_p0 = grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2122_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_fu_2122_p0 = grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2122_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state132) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state72))) begin
        grp_fu_2122_p0 = reg_2171;
    end else begin
        grp_fu_2122_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_fu_2122_p1 = grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2122_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_fu_2122_p1 = grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2122_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state132) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state72))) begin
        grp_fu_2122_p1 = 64'd4604544271217802189;
    end else begin
        grp_fu_2122_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_fu_2127_ce = grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2127_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_fu_2127_ce = grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2127_p_ce;
    end else begin
        grp_fu_2127_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_fu_2127_p0 = grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2127_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_fu_2127_p0 = grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2127_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state132) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state72))) begin
        grp_fu_2127_p0 = reg_2198;
    end else begin
        grp_fu_2127_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_fu_2127_p1 = grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2127_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_fu_2127_p1 = grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2127_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state132) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state72))) begin
        grp_fu_2127_p1 = 64'd0;
    end else begin
        grp_fu_2127_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_fu_2132_ce = grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2132_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_fu_2132_ce = grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2132_p_ce;
    end else begin
        grp_fu_2132_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_fu_2132_p0 = grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2132_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_fu_2132_p0 = grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2132_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state132) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state72))) begin
        grp_fu_2132_p0 = reg_2203;
    end else begin
        grp_fu_2132_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_fu_2132_p1 = grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2132_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_fu_2132_p1 = grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_2132_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state132) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state72))) begin
        grp_fu_2132_p1 = 64'd0;
    end else begin
        grp_fu_2132_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state90)) begin
        grp_fu_2137_p0 = zext_ln115_2_fu_4075_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        grp_fu_2137_p0 = zext_ln153_fu_2777_p1;
    end else begin
        grp_fu_2137_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_fu_6909_ce = grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_6909_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_fu_6909_ce = grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_6909_p_ce;
    end else begin
        grp_fu_6909_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_fu_6909_p0 = grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_6909_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_fu_6909_p0 = grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_6909_p_din0;
    end else begin
        grp_fu_6909_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_fu_6909_p1 = grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_6909_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_fu_6909_p1 = grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_6909_p_din1;
    end else begin
        grp_fu_6909_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_fu_6913_ce = grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_6913_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_fu_6913_ce = grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_6913_p_ce;
    end else begin
        grp_fu_6913_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_fu_6913_p0 = grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_6913_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_fu_6913_p0 = grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_fu_6913_p_din0;
    end else begin
        grp_fu_6913_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_sin_or_cos_double_s_fu_6916_ap_start = grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_sin_or_cos_double_s_fu_6916_p_start;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_sin_or_cos_double_s_fu_6916_ap_start = grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_sin_or_cos_double_s_fu_6916_p_start;
    end else begin
        grp_sin_or_cos_double_s_fu_6916_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_sin_or_cos_double_s_fu_6916_do_cos = grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_sin_or_cos_double_s_fu_6916_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_sin_or_cos_double_s_fu_6916_do_cos = grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_sin_or_cos_double_s_fu_6916_p_din2;
    end else begin
        grp_sin_or_cos_double_s_fu_6916_do_cos = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_sin_or_cos_double_s_fu_6916_t_in = grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_sin_or_cos_double_s_fu_6916_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_sin_or_cos_double_s_fu_6916_t_in = grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_sin_or_cos_double_s_fu_6916_p_din1;
    end else begin
        grp_sin_or_cos_double_s_fu_6916_t_in = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_sin_or_cos_double_s_fu_6927_ap_start = grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_sin_or_cos_double_s_fu_6927_p_start;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_sin_or_cos_double_s_fu_6927_ap_start = grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_sin_or_cos_double_s_fu_6927_p_start;
    end else begin
        grp_sin_or_cos_double_s_fu_6927_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_sin_or_cos_double_s_fu_6927_do_cos = grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_sin_or_cos_double_s_fu_6927_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_sin_or_cos_double_s_fu_6927_do_cos = grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_sin_or_cos_double_s_fu_6927_p_din2;
    end else begin
        grp_sin_or_cos_double_s_fu_6927_do_cos = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_sin_or_cos_double_s_fu_6927_t_in = grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_sin_or_cos_double_s_fu_6927_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_sin_or_cos_double_s_fu_6927_t_in = grp_fft1D_512_Pipeline_twiddles_fu_2005_grp_sin_or_cos_double_s_fu_6927_p_din1;
    end else begin
        grp_sin_or_cos_double_s_fu_6927_t_in = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state117)) begin
        smem_address0 = zext_ln111_1_fu_4908_p1;
    end else if ((1'b1 == ap_CS_fsm_state116)) begin
        smem_address0 = zext_ln109_1_fu_4858_p1;
    end else if ((1'b1 == ap_CS_fsm_state115)) begin
        smem_address0 = zext_ln107_1_fu_4808_p1;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        smem_address0 = zext_ln105_1_fu_4747_p1;
    end else if ((1'b1 == ap_CS_fsm_state113)) begin
        smem_address0 = zext_ln347_fu_4690_p1;
    end else if ((1'b1 == ap_CS_fsm_state112)) begin
        smem_address0 = zext_ln345_1_fu_4646_p1;
    end else if ((1'b1 == ap_CS_fsm_state111)) begin
        smem_address0 = zext_ln343_fu_4602_p1;
    end else if ((1'b1 == ap_CS_fsm_state110)) begin
        smem_address0 = zext_ln341_fu_4558_p1;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        smem_address0 = zext_ln330_fu_4467_p1;
    end else if ((1'b1 == ap_CS_fsm_state106)) begin
        smem_address0 = zext_ln328_fu_4427_p1;
    end else if ((1'b1 == ap_CS_fsm_state105)) begin
        smem_address0 = zext_ln326_fu_4387_p1;
    end else if ((1'b1 == ap_CS_fsm_state104)) begin
        smem_address0 = zext_ln324_fu_4334_p1;
    end else if ((1'b1 == ap_CS_fsm_state103)) begin
        smem_address0 = zext_ln313_fu_4277_p1;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        smem_address0 = zext_ln311_1_fu_4233_p1;
    end else if ((1'b1 == ap_CS_fsm_state101)) begin
        smem_address0 = zext_ln309_fu_4189_p1;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        smem_address0 = zext_ln307_fu_4145_p1;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        smem_address0 = zext_ln111_fu_3723_p1;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        smem_address0 = zext_ln109_fu_3673_p1;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        smem_address0 = zext_ln107_fu_3623_p1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        smem_address0 = zext_ln105_fu_3562_p1;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        smem_address0 = zext_ln221_fu_3487_p1;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        smem_address0 = zext_ln219_1_fu_3443_p1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        smem_address0 = zext_ln217_fu_3399_p1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        smem_address0 = zext_ln215_fu_3355_p1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        smem_address0 = zext_ln204_fu_3264_p1;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        smem_address0 = zext_ln202_fu_3224_p1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        smem_address0 = zext_ln200_fu_3184_p1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        smem_address0 = zext_ln198_fu_3131_p1;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        smem_address0 = zext_ln188_fu_3056_p1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        smem_address0 = zext_ln186_1_fu_3012_p1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        smem_address0 = zext_ln184_fu_2968_p1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        smem_address0 = zext_ln182_fu_2924_p1;
    end else begin
        smem_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state117)) begin
        smem_address1 = zext_ln110_1_fu_4898_p1;
    end else if ((1'b1 == ap_CS_fsm_state116)) begin
        smem_address1 = zext_ln108_1_fu_4848_p1;
    end else if ((1'b1 == ap_CS_fsm_state115)) begin
        smem_address1 = zext_ln106_1_fu_4798_p1;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        smem_address1 = zext_ln104_1_fu_4736_p1;
    end else if ((1'b1 == ap_CS_fsm_state113)) begin
        smem_address1 = zext_ln346_fu_4679_p1;
    end else if ((1'b1 == ap_CS_fsm_state112)) begin
        smem_address1 = zext_ln344_fu_4632_p1;
    end else if ((1'b1 == ap_CS_fsm_state111)) begin
        smem_address1 = zext_ln342_fu_4592_p1;
    end else if ((1'b1 == ap_CS_fsm_state110)) begin
        smem_address1 = zext_ln340_fu_4548_p1;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        smem_address1 = zext_ln329_fu_4457_p1;
    end else if ((1'b1 == ap_CS_fsm_state106)) begin
        smem_address1 = zext_ln327_fu_4417_p1;
    end else if ((1'b1 == ap_CS_fsm_state105)) begin
        smem_address1 = zext_ln325_fu_4377_p1;
    end else if ((1'b1 == ap_CS_fsm_state104)) begin
        smem_address1 = zext_ln323_fu_4323_p1;
    end else if ((1'b1 == ap_CS_fsm_state103)) begin
        smem_address1 = zext_ln312_fu_4266_p1;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        smem_address1 = zext_ln310_fu_4219_p1;
    end else if ((1'b1 == ap_CS_fsm_state101)) begin
        smem_address1 = zext_ln308_fu_4179_p1;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        smem_address1 = zext_ln306_fu_4135_p1;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        smem_address1 = zext_ln110_fu_3713_p1;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        smem_address1 = zext_ln108_fu_3663_p1;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        smem_address1 = zext_ln106_fu_3613_p1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        smem_address1 = zext_ln104_fu_3551_p1;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        smem_address1 = zext_ln220_fu_3476_p1;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        smem_address1 = zext_ln218_fu_3429_p1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        smem_address1 = zext_ln216_fu_3389_p1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        smem_address1 = zext_ln214_fu_3345_p1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        smem_address1 = zext_ln203_fu_3254_p1;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        smem_address1 = zext_ln201_fu_3214_p1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        smem_address1 = zext_ln199_fu_3174_p1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        smem_address1 = zext_ln197_fu_3116_p1;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        smem_address1 = zext_ln187_fu_3045_p1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        smem_address1 = zext_ln185_fu_2998_p1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        smem_address1 = zext_ln183_fu_2958_p1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        smem_address1 = zext_ln181_fu_2914_p1;
    end else begin
        smem_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101))) begin
        smem_ce0 = 1'b1;
    end else begin
        smem_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101))) begin
        smem_ce1 = 1'b1;
    end else begin
        smem_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state110))) begin
        smem_d0 = DATA_y_q0;
    end else if (((1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101))) begin
        smem_d0 = DATA_x_q0;
    end else begin
        smem_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state110))) begin
        smem_d1 = DATA_y_q1;
    end else if (((1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101))) begin
        smem_d1 = DATA_x_q1;
    end else begin
        smem_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101))) begin
        smem_we0 = 1'b1;
    end else begin
        smem_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101))) begin
        smem_we1 = 1'b1;
    end else begin
        smem_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        twiddles8_reversed8_address0 = grp_fft1D_512_Pipeline_twiddles1_fu_2026_twiddles8_reversed8_address0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        twiddles8_reversed8_address0 = grp_fft1D_512_Pipeline_twiddles_fu_2005_twiddles8_reversed8_address0;
    end else begin
        twiddles8_reversed8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        twiddles8_reversed8_ce0 = grp_fft1D_512_Pipeline_twiddles1_fu_2026_twiddles8_reversed8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        twiddles8_reversed8_ce0 = grp_fft1D_512_Pipeline_twiddles_fu_2005_twiddles8_reversed8_ce0;
    end else begin
        twiddles8_reversed8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state151)) begin
        work_x_address0 = zext_ln404_fu_5374_p1;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        work_x_address0 = zext_ln402_fu_5314_p1;
    end else if ((1'b1 == ap_CS_fsm_state143)) begin
        work_x_address0 = zext_ln403_fu_5260_p1;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        work_x_address0 = zext_ln405_fu_5232_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        work_x_address0 = zext_ln135_fu_2641_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        work_x_address0 = zext_ln137_fu_2509_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        work_x_address0 = zext_ln138_fu_2470_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        work_x_address0 = zext_ln134_fu_2436_p1;
    end else begin
        work_x_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state152)) begin
        work_x_address1 = zext_ln408_fu_5393_p1;
    end else if ((1'b1 == ap_CS_fsm_state145)) begin
        work_x_address1 = zext_ln407_fu_5355_p1;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        work_x_address1 = zext_ln406_fu_5331_p1;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        work_x_address1 = zext_ln376_fu_5215_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        work_x_address1 = zext_ln128_fu_2629_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        work_x_address1 = zext_ln133_fu_2488_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        work_x_address1 = zext_ln136_fu_2461_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        work_x_address1 = zext_ln132_fu_2426_p1;
    end else begin
        work_x_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state143) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state144))) begin
        work_x_ce0 = 1'b1;
    end else begin
        work_x_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state144))) begin
        work_x_ce1 = 1'b1;
    end else begin
        work_x_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state151)) begin
        work_x_d0 = bitcast_ln404_fu_5380_p1;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        work_x_d0 = bitcast_ln402_fu_5320_p1;
    end else if ((1'b1 == ap_CS_fsm_state143)) begin
        work_x_d0 = bitcast_ln403_fu_5266_p1;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        work_x_d0 = bitcast_ln405_fu_5238_p1;
    end else begin
        work_x_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state152)) begin
        work_x_d1 = bitcast_ln408_fu_5399_p1;
    end else if ((1'b1 == ap_CS_fsm_state145)) begin
        work_x_d1 = bitcast_ln407_fu_5361_p1;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        work_x_d1 = bitcast_ln406_fu_5337_p1;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        work_x_d1 = bitcast_ln401_fu_5220_p1;
    end else begin
        work_x_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state143) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state144))) begin
        work_x_we0 = 1'b1;
    end else begin
        work_x_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state144))) begin
        work_x_we1 = 1'b1;
    end else begin
        work_x_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state151)) begin
        work_y_address0 = zext_ln404_fu_5374_p1;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        work_y_address0 = zext_ln402_fu_5314_p1;
    end else if ((1'b1 == ap_CS_fsm_state143)) begin
        work_y_address0 = zext_ln403_fu_5260_p1;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        work_y_address0 = zext_ln405_fu_5232_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        work_y_address0 = zext_ln135_fu_2641_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        work_y_address0 = zext_ln137_fu_2509_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        work_y_address0 = zext_ln138_fu_2470_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        work_y_address0 = zext_ln134_fu_2436_p1;
    end else begin
        work_y_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state152)) begin
        work_y_address1 = zext_ln408_fu_5393_p1;
    end else if ((1'b1 == ap_CS_fsm_state145)) begin
        work_y_address1 = zext_ln407_fu_5355_p1;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        work_y_address1 = zext_ln406_fu_5331_p1;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        work_y_address1 = zext_ln376_fu_5215_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        work_y_address1 = zext_ln128_fu_2629_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        work_y_address1 = zext_ln133_fu_2488_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        work_y_address1 = zext_ln136_fu_2461_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        work_y_address1 = zext_ln132_fu_2426_p1;
    end else begin
        work_y_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state143) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state144))) begin
        work_y_ce0 = 1'b1;
    end else begin
        work_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state144))) begin
        work_y_ce1 = 1'b1;
    end else begin
        work_y_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state151)) begin
        work_y_d0 = bitcast_ln413_fu_5385_p1;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        work_y_d0 = bitcast_ln411_fu_5342_p1;
    end else if ((1'b1 == ap_CS_fsm_state143)) begin
        work_y_d0 = bitcast_ln412_fu_5271_p1;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        work_y_d0 = bitcast_ln414_fu_5248_p1;
    end else begin
        work_y_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state152)) begin
        work_y_d1 = bitcast_ln417_fu_5404_p1;
    end else if ((1'b1 == ap_CS_fsm_state145)) begin
        work_y_d1 = bitcast_ln416_fu_5366_p1;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        work_y_d1 = bitcast_ln415_fu_5347_p1;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        work_y_d1 = bitcast_ln410_fu_5243_p1;
    end else begin
        work_y_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state143) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state144))) begin
        work_y_we0 = 1'b1;
    end else begin
        work_y_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state144))) begin
        work_y_we1 = 1'b1;
    end else begin
        work_y_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln128_fu_2408_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            if (((1'b1 == ap_CS_fsm_state33) & (grp_fft1D_512_Pipeline_twiddles_fu_2005_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state39 : begin
            if (((1'b1 == ap_CS_fsm_state39) & (icmp_ln176_fu_2861_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state44 : begin
            if (((1'b1 == ap_CS_fsm_state44) & (icmp_ln191_fu_3064_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state49 : begin
            if (((1'b1 == ap_CS_fsm_state49) & (icmp_ln208_fu_3292_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state54 : begin
            if (((1'b1 == ap_CS_fsm_state54) & (icmp_ln224_fu_3495_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            if (((1'b1 == ap_CS_fsm_state62) & (icmp_ln250_fu_3795_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state99;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            if (((1'b1 == ap_CS_fsm_state93) & (grp_fft1D_512_Pipeline_twiddles1_fu_2026_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state94;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state93;
            end
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state96;
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state97;
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        ap_ST_fsm_state98 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state99 : begin
            if (((1'b1 == ap_CS_fsm_state99) & (icmp_ln301_fu_4082_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state104;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state100;
            end
        end
        ap_ST_fsm_state100 : begin
            ap_NS_fsm = ap_ST_fsm_state101;
        end
        ap_ST_fsm_state101 : begin
            ap_NS_fsm = ap_ST_fsm_state102;
        end
        ap_ST_fsm_state102 : begin
            ap_NS_fsm = ap_ST_fsm_state103;
        end
        ap_ST_fsm_state103 : begin
            ap_NS_fsm = ap_ST_fsm_state99;
        end
        ap_ST_fsm_state104 : begin
            if (((1'b1 == ap_CS_fsm_state104) & (icmp_ln317_fu_4285_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state109;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state105;
            end
        end
        ap_ST_fsm_state105 : begin
            ap_NS_fsm = ap_ST_fsm_state106;
        end
        ap_ST_fsm_state106 : begin
            ap_NS_fsm = ap_ST_fsm_state107;
        end
        ap_ST_fsm_state107 : begin
            ap_NS_fsm = ap_ST_fsm_state108;
        end
        ap_ST_fsm_state108 : begin
            ap_NS_fsm = ap_ST_fsm_state104;
        end
        ap_ST_fsm_state109 : begin
            if (((1'b1 == ap_CS_fsm_state109) & (icmp_ln334_fu_4495_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state114;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state110;
            end
        end
        ap_ST_fsm_state110 : begin
            ap_NS_fsm = ap_ST_fsm_state111;
        end
        ap_ST_fsm_state111 : begin
            ap_NS_fsm = ap_ST_fsm_state112;
        end
        ap_ST_fsm_state112 : begin
            ap_NS_fsm = ap_ST_fsm_state113;
        end
        ap_ST_fsm_state113 : begin
            ap_NS_fsm = ap_ST_fsm_state109;
        end
        ap_ST_fsm_state114 : begin
            if (((1'b1 == ap_CS_fsm_state114) & (icmp_ln350_fu_4698_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state119;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state115;
            end
        end
        ap_ST_fsm_state115 : begin
            ap_NS_fsm = ap_ST_fsm_state116;
        end
        ap_ST_fsm_state116 : begin
            ap_NS_fsm = ap_ST_fsm_state117;
        end
        ap_ST_fsm_state117 : begin
            ap_NS_fsm = ap_ST_fsm_state118;
        end
        ap_ST_fsm_state118 : begin
            ap_NS_fsm = ap_ST_fsm_state114;
        end
        ap_ST_fsm_state119 : begin
            ap_NS_fsm = ap_ST_fsm_state120;
        end
        ap_ST_fsm_state120 : begin
            ap_NS_fsm = ap_ST_fsm_state121;
        end
        ap_ST_fsm_state121 : begin
            ap_NS_fsm = ap_ST_fsm_state122;
        end
        ap_ST_fsm_state122 : begin
            if (((1'b1 == ap_CS_fsm_state122) & (icmp_ln376_fu_4980_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state123;
            end
        end
        ap_ST_fsm_state123 : begin
            ap_NS_fsm = ap_ST_fsm_state124;
        end
        ap_ST_fsm_state124 : begin
            ap_NS_fsm = ap_ST_fsm_state125;
        end
        ap_ST_fsm_state125 : begin
            ap_NS_fsm = ap_ST_fsm_state126;
        end
        ap_ST_fsm_state126 : begin
            ap_NS_fsm = ap_ST_fsm_state127;
        end
        ap_ST_fsm_state127 : begin
            ap_NS_fsm = ap_ST_fsm_state128;
        end
        ap_ST_fsm_state128 : begin
            ap_NS_fsm = ap_ST_fsm_state129;
        end
        ap_ST_fsm_state129 : begin
            ap_NS_fsm = ap_ST_fsm_state130;
        end
        ap_ST_fsm_state130 : begin
            ap_NS_fsm = ap_ST_fsm_state131;
        end
        ap_ST_fsm_state131 : begin
            ap_NS_fsm = ap_ST_fsm_state132;
        end
        ap_ST_fsm_state132 : begin
            ap_NS_fsm = ap_ST_fsm_state133;
        end
        ap_ST_fsm_state133 : begin
            ap_NS_fsm = ap_ST_fsm_state134;
        end
        ap_ST_fsm_state134 : begin
            ap_NS_fsm = ap_ST_fsm_state135;
        end
        ap_ST_fsm_state135 : begin
            ap_NS_fsm = ap_ST_fsm_state136;
        end
        ap_ST_fsm_state136 : begin
            ap_NS_fsm = ap_ST_fsm_state137;
        end
        ap_ST_fsm_state137 : begin
            ap_NS_fsm = ap_ST_fsm_state138;
        end
        ap_ST_fsm_state138 : begin
            ap_NS_fsm = ap_ST_fsm_state139;
        end
        ap_ST_fsm_state139 : begin
            ap_NS_fsm = ap_ST_fsm_state140;
        end
        ap_ST_fsm_state140 : begin
            ap_NS_fsm = ap_ST_fsm_state141;
        end
        ap_ST_fsm_state141 : begin
            ap_NS_fsm = ap_ST_fsm_state142;
        end
        ap_ST_fsm_state142 : begin
            ap_NS_fsm = ap_ST_fsm_state143;
        end
        ap_ST_fsm_state143 : begin
            ap_NS_fsm = ap_ST_fsm_state144;
        end
        ap_ST_fsm_state144 : begin
            ap_NS_fsm = ap_ST_fsm_state145;
        end
        ap_ST_fsm_state145 : begin
            ap_NS_fsm = ap_ST_fsm_state146;
        end
        ap_ST_fsm_state146 : begin
            ap_NS_fsm = ap_ST_fsm_state147;
        end
        ap_ST_fsm_state147 : begin
            ap_NS_fsm = ap_ST_fsm_state148;
        end
        ap_ST_fsm_state148 : begin
            ap_NS_fsm = ap_ST_fsm_state149;
        end
        ap_ST_fsm_state149 : begin
            ap_NS_fsm = ap_ST_fsm_state150;
        end
        ap_ST_fsm_state150 : begin
            ap_NS_fsm = ap_ST_fsm_state151;
        end
        ap_ST_fsm_state151 : begin
            ap_NS_fsm = ap_ST_fsm_state152;
        end
        ap_ST_fsm_state152 : begin
            ap_NS_fsm = ap_ST_fsm_state122;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln105_1_fu_4741_p2 = (zext_ln364_fu_4732_p1 + 10'd8);

assign add_ln105_fu_3556_p2 = (add_ln238_fu_3545_p2 + 10'd8);

assign add_ln106_1_fu_4793_p2 = (zext_ln364_reg_6629 + 10'd16);

assign add_ln106_fu_3608_p2 = (add_ln238_reg_6097 + 10'd16);

assign add_ln107_1_fu_4803_p2 = (zext_ln364_reg_6629 + 10'd24);

assign add_ln107_fu_3618_p2 = (add_ln238_reg_6097 + 10'd24);

assign add_ln108_1_fu_4843_p2 = (zext_ln364_reg_6629 + 10'd32);

assign add_ln108_fu_3658_p2 = (add_ln238_reg_6097 + 10'd32);

assign add_ln109_1_fu_4853_p2 = (zext_ln364_reg_6629 + 10'd40);

assign add_ln109_fu_3668_p2 = (add_ln238_reg_6097 + 10'd40);

assign add_ln110_1_fu_4893_p2 = (zext_ln364_reg_6629 + 10'd48);

assign add_ln110_fu_3708_p2 = (add_ln238_reg_6097 + 10'd48);

assign add_ln111_1_fu_4903_p2 = (zext_ln364_reg_6629 + 10'd56);

assign add_ln111_fu_3718_p2 = (add_ln238_reg_6097 + 10'd56);

assign add_ln128_fu_2414_p2 = (tid_fu_182 + 7'd1);

assign add_ln136_fu_2455_p2 = ($signed(zext_ln128_1_fu_2452_p1) + $signed(9'd320));

assign add_ln176_fu_2867_p2 = (tid_1_fu_206 + 7'd1);

assign add_ln182_fu_2918_p2 = ($signed(zext_ln174_2_fu_2911_p1) + $signed(9'd264));

assign add_ln183_fu_2952_p2 = (zext_ln174_1_fu_2949_p1 + 8'd66);

assign add_ln184_fu_2963_p2 = ($signed(zext_ln174_2_reg_5844) + $signed(9'd330));

assign add_ln185_fu_2993_p2 = ($signed(zext_ln174_1_reg_5860) + $signed(8'd132));

assign add_ln186_fu_3003_p2 = ($signed(zext_ln174_1_reg_5860) + $signed(8'd140));

assign add_ln187_fu_3040_p2 = (zext_ln174_2_reg_5844 + 9'd198);

assign add_ln188_fu_3050_p2 = (zext_ln174_fu_3037_p1 + 10'd462);

assign add_ln191_fu_3070_p2 = (tid_2_fu_210 + 7'd1);

assign add_ln198_fu_3125_p2 = (offset_1_fu_3110_p2 + 10'd32);

assign add_ln199_fu_3169_p2 = (offset_1_reg_5889 + 10'd8);

assign add_ln200_fu_3179_p2 = (offset_1_reg_5889 + 10'd40);

assign add_ln201_fu_3209_p2 = (offset_1_reg_5889 + 10'd16);

assign add_ln202_fu_3219_p2 = (offset_1_reg_5889 + 10'd48);

assign add_ln203_fu_3249_p2 = (offset_1_reg_5889 + 10'd24);

assign add_ln204_fu_3259_p2 = (offset_1_reg_5889 + 10'd56);

assign add_ln208_fu_3298_p2 = (tid_3_fu_214 + 7'd1);

assign add_ln215_fu_3349_p2 = ($signed(zext_ln174_5_fu_3342_p1) + $signed(9'd264));

assign add_ln216_fu_3383_p2 = (zext_ln174_4_fu_3380_p1 + 8'd66);

assign add_ln217_fu_3394_p2 = ($signed(zext_ln174_5_reg_6047) + $signed(9'd330));

assign add_ln218_fu_3424_p2 = ($signed(zext_ln174_4_reg_6063) + $signed(8'd132));

assign add_ln219_fu_3434_p2 = ($signed(zext_ln174_4_reg_6063) + $signed(8'd140));

assign add_ln220_fu_3471_p2 = (zext_ln174_5_reg_6047 + 9'd198);

assign add_ln221_fu_3481_p2 = (zext_ln174_3_fu_3468_p1 + 10'd462);

assign add_ln224_fu_3501_p2 = (tid_4_fu_250 + 7'd1);

assign add_ln238_fu_3545_p2 = (zext_ln238_fu_3541_p1 + zext_ln115_1_fu_3525_p1);

assign add_ln250_fu_3801_p2 = (tid_5_fu_254 + 7'd1);

assign add_ln301_fu_4088_p2 = (tid_6_fu_258 + 7'd1);

assign add_ln307_fu_4139_p2 = ($signed(zext_ln174_8_fu_4132_p1) + $signed(9'd288));

assign add_ln308_fu_4173_p2 = (zext_ln174_7_fu_4170_p1 + 8'd72);

assign add_ln309_fu_4184_p2 = ($signed(zext_ln174_8_reg_6376) + $signed(9'd360));

assign add_ln310_fu_4214_p2 = ($signed(zext_ln174_7_reg_6392) + $signed(8'd144));

assign add_ln311_fu_4224_p2 = ($signed(zext_ln174_7_reg_6392) + $signed(8'd176));

assign add_ln312_fu_4261_p2 = (zext_ln174_8_reg_6376 + 9'd216);

assign add_ln313_fu_4271_p2 = (zext_ln174_6_fu_4258_p1 + 10'd504);

assign add_ln317_fu_4291_p2 = (tid_7_fu_262 + 7'd1);

assign add_ln324_fu_4328_p2 = (zext_ln321_fu_4319_p1 + 10'd32);

assign add_ln325_fu_4372_p2 = (zext_ln321_reg_6426 + 10'd8);

assign add_ln326_fu_4382_p2 = (zext_ln321_reg_6426 + 10'd40);

assign add_ln327_fu_4412_p2 = (zext_ln321_reg_6426 + 10'd16);

assign add_ln328_fu_4422_p2 = (zext_ln321_reg_6426 + 10'd48);

assign add_ln329_fu_4452_p2 = (zext_ln321_reg_6426 + 10'd24);

assign add_ln330_fu_4462_p2 = (zext_ln321_reg_6426 + 10'd56);

assign add_ln334_fu_4501_p2 = (tid_8_fu_266 + 7'd1);

assign add_ln341_fu_4552_p2 = ($signed(zext_ln174_11_fu_4545_p1) + $signed(9'd288));

assign add_ln342_fu_4586_p2 = (zext_ln174_10_fu_4583_p1 + 8'd72);

assign add_ln343_fu_4597_p2 = ($signed(zext_ln174_11_reg_6579) + $signed(9'd360));

assign add_ln344_fu_4627_p2 = ($signed(zext_ln174_10_reg_6595) + $signed(8'd144));

assign add_ln345_fu_4637_p2 = ($signed(zext_ln174_10_reg_6595) + $signed(8'd176));

assign add_ln346_fu_4674_p2 = (zext_ln174_11_reg_6579 + 9'd216);

assign add_ln347_fu_4684_p2 = (zext_ln174_9_fu_4671_p1 + 10'd504);

assign add_ln350_fu_4704_p2 = (tid_9_fu_302 + 7'd1);

assign add_ln376_fu_4986_p2 = (tid_10_fu_306 + 7'd1);

assign add_ln406_fu_5325_p2 = ($signed(zext_ln376_1_fu_5276_p1) + $signed(9'd320));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state100 = ap_CS_fsm[32'd99];

assign ap_CS_fsm_state101 = ap_CS_fsm[32'd100];

assign ap_CS_fsm_state102 = ap_CS_fsm[32'd101];

assign ap_CS_fsm_state103 = ap_CS_fsm[32'd102];

assign ap_CS_fsm_state104 = ap_CS_fsm[32'd103];

assign ap_CS_fsm_state105 = ap_CS_fsm[32'd104];

assign ap_CS_fsm_state106 = ap_CS_fsm[32'd105];

assign ap_CS_fsm_state107 = ap_CS_fsm[32'd106];

assign ap_CS_fsm_state108 = ap_CS_fsm[32'd107];

assign ap_CS_fsm_state109 = ap_CS_fsm[32'd108];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state110 = ap_CS_fsm[32'd109];

assign ap_CS_fsm_state111 = ap_CS_fsm[32'd110];

assign ap_CS_fsm_state112 = ap_CS_fsm[32'd111];

assign ap_CS_fsm_state113 = ap_CS_fsm[32'd112];

assign ap_CS_fsm_state114 = ap_CS_fsm[32'd113];

assign ap_CS_fsm_state115 = ap_CS_fsm[32'd114];

assign ap_CS_fsm_state116 = ap_CS_fsm[32'd115];

assign ap_CS_fsm_state117 = ap_CS_fsm[32'd116];

assign ap_CS_fsm_state118 = ap_CS_fsm[32'd117];

assign ap_CS_fsm_state119 = ap_CS_fsm[32'd118];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state120 = ap_CS_fsm[32'd119];

assign ap_CS_fsm_state121 = ap_CS_fsm[32'd120];

assign ap_CS_fsm_state122 = ap_CS_fsm[32'd121];

assign ap_CS_fsm_state123 = ap_CS_fsm[32'd122];

assign ap_CS_fsm_state124 = ap_CS_fsm[32'd123];

assign ap_CS_fsm_state125 = ap_CS_fsm[32'd124];

assign ap_CS_fsm_state126 = ap_CS_fsm[32'd125];

assign ap_CS_fsm_state127 = ap_CS_fsm[32'd126];

assign ap_CS_fsm_state128 = ap_CS_fsm[32'd127];

assign ap_CS_fsm_state129 = ap_CS_fsm[32'd128];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state130 = ap_CS_fsm[32'd129];

assign ap_CS_fsm_state131 = ap_CS_fsm[32'd130];

assign ap_CS_fsm_state132 = ap_CS_fsm[32'd131];

assign ap_CS_fsm_state133 = ap_CS_fsm[32'd132];

assign ap_CS_fsm_state134 = ap_CS_fsm[32'd133];

assign ap_CS_fsm_state135 = ap_CS_fsm[32'd134];

assign ap_CS_fsm_state136 = ap_CS_fsm[32'd135];

assign ap_CS_fsm_state137 = ap_CS_fsm[32'd136];

assign ap_CS_fsm_state139 = ap_CS_fsm[32'd138];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state140 = ap_CS_fsm[32'd139];

assign ap_CS_fsm_state141 = ap_CS_fsm[32'd140];

assign ap_CS_fsm_state143 = ap_CS_fsm[32'd142];

assign ap_CS_fsm_state144 = ap_CS_fsm[32'd143];

assign ap_CS_fsm_state145 = ap_CS_fsm[32'd144];

assign ap_CS_fsm_state147 = ap_CS_fsm[32'd146];

assign ap_CS_fsm_state148 = ap_CS_fsm[32'd147];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state151 = ap_CS_fsm[32'd150];

assign ap_CS_fsm_state152 = ap_CS_fsm[32'd151];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state82 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_state83 = ap_CS_fsm[32'd82];

assign ap_CS_fsm_state84 = ap_CS_fsm[32'd83];

assign ap_CS_fsm_state85 = ap_CS_fsm[32'd84];

assign ap_CS_fsm_state86 = ap_CS_fsm[32'd85];

assign ap_CS_fsm_state87 = ap_CS_fsm[32'd86];

assign ap_CS_fsm_state88 = ap_CS_fsm[32'd87];

assign ap_CS_fsm_state89 = ap_CS_fsm[32'd88];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state90 = ap_CS_fsm[32'd89];

assign ap_CS_fsm_state91 = ap_CS_fsm[32'd90];

assign ap_CS_fsm_state92 = ap_CS_fsm[32'd91];

assign ap_CS_fsm_state93 = ap_CS_fsm[32'd92];

assign ap_CS_fsm_state94 = ap_CS_fsm[32'd93];

assign ap_CS_fsm_state95 = ap_CS_fsm[32'd94];

assign ap_CS_fsm_state96 = ap_CS_fsm[32'd95];

assign ap_CS_fsm_state97 = ap_CS_fsm[32'd96];

assign ap_CS_fsm_state98 = ap_CS_fsm[32'd97];

assign ap_CS_fsm_state99 = ap_CS_fsm[32'd98];

assign bitcast_ln135_fu_2656_p1 = work_x_q0;

assign bitcast_ln136_fu_2499_p1 = work_x_q1;

assign bitcast_ln137_fu_2549_p1 = work_x_q0;

assign bitcast_ln138_fu_2515_p1 = work_x_q0;

assign bitcast_ln144_fu_2668_p1 = work_y_q0;

assign bitcast_ln145_fu_2531_p1 = work_y_q1;

assign bitcast_ln146_fu_2561_p1 = work_y_q0;

assign bitcast_ln147_fu_2537_p1 = work_y_q0;

assign bitcast_ln150_10_fu_2613_p1 = reg_2203;

assign bitcast_ln150_11_fu_2623_p1 = xor_ln150_5_fu_2617_p2;

assign bitcast_ln150_12_fu_2704_p1 = reg_2203;

assign bitcast_ln150_13_fu_2714_p1 = xor_ln150_6_fu_2708_p2;

assign bitcast_ln150_14_fu_2719_p1 = reg_2198;

assign bitcast_ln150_15_fu_2729_p1 = xor_ln150_7_fu_2723_p2;

assign bitcast_ln150_16_fu_2747_p1 = reg_2329;

assign bitcast_ln150_17_fu_2757_p1 = xor_ln150_8_fu_2751_p2;

assign bitcast_ln150_18_fu_2762_p1 = reg_2324;

assign bitcast_ln150_19_fu_2772_p1 = xor_ln150_9_fu_2766_p2;

assign bitcast_ln150_1_fu_2577_p1 = xor_ln150_fu_2571_p2;

assign bitcast_ln150_2_fu_2582_p1 = reg_2162;

assign bitcast_ln150_3_fu_2592_p1 = xor_ln150_1_fu_2586_p2;

assign bitcast_ln150_4_fu_2674_p1 = reg_2233;

assign bitcast_ln150_5_fu_2684_p1 = xor_ln150_2_fu_2678_p2;

assign bitcast_ln150_6_fu_2689_p1 = reg_2224;

assign bitcast_ln150_7_fu_2699_p1 = xor_ln150_3_fu_2693_p2;

assign bitcast_ln150_8_fu_2597_p1 = reg_2198;

assign bitcast_ln150_9_fu_2607_p1 = xor_ln150_4_fu_2601_p2;

assign bitcast_ln150_fu_2567_p1 = reg_2171;

assign bitcast_ln271_10_fu_3931_p1 = reg_2203;

assign bitcast_ln271_11_fu_3941_p1 = xor_ln271_5_fu_3935_p2;

assign bitcast_ln271_12_fu_3985_p1 = reg_2203;

assign bitcast_ln271_13_fu_3995_p1 = xor_ln271_6_fu_3989_p2;

assign bitcast_ln271_14_fu_4000_p1 = reg_2198;

assign bitcast_ln271_15_fu_4010_p1 = xor_ln271_7_fu_4004_p2;

assign bitcast_ln271_16_fu_4045_p1 = reg_2329;

assign bitcast_ln271_17_fu_4055_p1 = xor_ln271_8_fu_4049_p2;

assign bitcast_ln271_18_fu_4060_p1 = reg_2324;

assign bitcast_ln271_19_fu_4070_p1 = xor_ln271_9_fu_4064_p2;

assign bitcast_ln271_1_fu_3895_p1 = xor_ln271_fu_3889_p2;

assign bitcast_ln271_2_fu_3900_p1 = reg_2162;

assign bitcast_ln271_3_fu_3910_p1 = xor_ln271_1_fu_3904_p2;

assign bitcast_ln271_4_fu_4015_p1 = reg_2233;

assign bitcast_ln271_5_fu_4025_p1 = xor_ln271_2_fu_4019_p2;

assign bitcast_ln271_6_fu_4030_p1 = reg_2224;

assign bitcast_ln271_7_fu_4040_p1 = xor_ln271_3_fu_4034_p2;

assign bitcast_ln271_8_fu_3915_p1 = reg_2198;

assign bitcast_ln271_9_fu_3925_p1 = xor_ln271_4_fu_3919_p2;

assign bitcast_ln271_fu_3885_p1 = reg_2171;

assign bitcast_ln398_10_fu_5139_p1 = reg_2203;

assign bitcast_ln398_11_fu_5149_p1 = xor_ln398_5_fu_5143_p2;

assign bitcast_ln398_12_fu_5185_p1 = reg_2203;

assign bitcast_ln398_13_fu_5195_p1 = xor_ln398_6_fu_5189_p2;

assign bitcast_ln398_14_fu_5200_p1 = reg_2198;

assign bitcast_ln398_15_fu_5210_p1 = xor_ln398_7_fu_5204_p2;

assign bitcast_ln398_16_fu_5279_p1 = reg_2189;

assign bitcast_ln398_17_fu_5289_p1 = xor_ln398_8_fu_5283_p2;

assign bitcast_ln398_18_fu_5294_p1 = reg_2180;

assign bitcast_ln398_19_fu_5304_p1 = xor_ln398_9_fu_5298_p2;

assign bitcast_ln398_1_fu_5103_p1 = xor_ln398_fu_5097_p2;

assign bitcast_ln398_2_fu_5108_p1 = reg_2162;

assign bitcast_ln398_3_fu_5118_p1 = xor_ln398_1_fu_5112_p2;

assign bitcast_ln398_4_fu_5155_p1 = reg_2233;

assign bitcast_ln398_5_fu_5165_p1 = xor_ln398_2_fu_5159_p2;

assign bitcast_ln398_6_fu_5170_p1 = reg_2224;

assign bitcast_ln398_7_fu_5180_p1 = xor_ln398_3_fu_5174_p2;

assign bitcast_ln398_8_fu_5123_p1 = reg_2198;

assign bitcast_ln398_9_fu_5133_p1 = xor_ln398_4_fu_5127_p2;

assign bitcast_ln398_fu_5093_p1 = reg_2171;

assign bitcast_ln401_fu_5220_p1 = grp_fu_2047_p2;

assign bitcast_ln402_fu_5320_p1 = grp_fu_2047_p2;

assign bitcast_ln403_fu_5266_p1 = grp_fu_2047_p2;

assign bitcast_ln404_fu_5380_p1 = grp_fu_2047_p2;

assign bitcast_ln405_fu_5238_p1 = grp_fu_2055_p2;

assign bitcast_ln406_fu_5337_p1 = grp_fu_2055_p2;

assign bitcast_ln407_fu_5361_p1 = reg_2224;

assign bitcast_ln408_fu_5399_p1 = reg_2162;

assign bitcast_ln410_fu_5243_p1 = grp_fu_2051_p2;

assign bitcast_ln411_fu_5342_p1 = grp_fu_2051_p2;

assign bitcast_ln412_fu_5271_p1 = grp_fu_2051_p2;

assign bitcast_ln413_fu_5385_p1 = grp_fu_2051_p2;

assign bitcast_ln414_fu_5248_p1 = grp_fu_2059_p2;

assign bitcast_ln415_fu_5347_p1 = grp_fu_2059_p2;

assign bitcast_ln416_fu_5366_p1 = reg_2233;

assign bitcast_ln417_fu_5404_p1 = reg_2171;

assign c0_x_1_fu_2476_p1 = work_x_load_1_reg_5556;

assign c0_x_2_fu_2543_p1 = work_x_q1;

assign c0_x_3_fu_2494_p1 = work_x_load_3_reg_5561;

assign c0_x_fu_2650_p1 = work_x_q1;

assign c0_y_1_fu_2521_p1 = work_y_load_1_reg_5576;

assign c0_y_2_fu_2555_p1 = work_y_q1;

assign c0_y_3_fu_2526_p1 = work_y_load_3_reg_5581;

assign c0_y_fu_2662_p1 = work_y_q1;

assign grp_fft1D_512_Pipeline_twiddles1_fu_2026_ap_start = grp_fft1D_512_Pipeline_twiddles1_fu_2026_ap_start_reg;

assign grp_fft1D_512_Pipeline_twiddles_fu_2005_ap_start = grp_fft1D_512_Pipeline_twiddles_fu_2005_ap_start_reg;

assign hi_1_fu_3515_p4 = {{tid_4_fu_250[5:3]}};

assign hi_fu_3080_p4 = {{tid_2_fu_210[5:3]}};

assign icmp_ln128_fu_2408_p2 = ((tid_fu_182 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln176_fu_2861_p2 = ((tid_1_fu_206 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln191_fu_3064_p2 = ((tid_2_fu_210 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln208_fu_3292_p2 = ((tid_3_fu_214 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln224_fu_3495_p2 = ((tid_4_fu_250 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln250_fu_3795_p2 = ((tid_5_fu_254 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln301_fu_4082_p2 = ((tid_6_fu_258 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln317_fu_4285_p2 = ((tid_7_fu_262 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln334_fu_4495_p2 = ((tid_8_fu_266 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln350_fu_4698_p2 = ((tid_9_fu_302 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln376_fu_4980_p2 = ((tid_10_fu_306 == 7'd64) ? 1'b1 : 1'b0);

assign offset_1_fu_3110_p2 = (zext_ln195_fu_3106_p1 + zext_ln115_fu_3090_p1);

assign offset_2_fu_3304_p1 = tid_3_fu_214[5:0];

assign offset_3_fu_4094_p1 = tid_6_fu_258[5:0];

assign offset_4_fu_4311_p3 = {{tmp_18_fu_4297_p4}, {trunc_ln321_fu_4307_p1}};

assign offset_5_fu_4507_p1 = tid_8_fu_266[5:0];

assign offset_fu_2873_p1 = tid_1_fu_206[5:0];

assign or_ln157_fu_2781_p2 = (shl_ln1_reg_5780 | 9'd1);

assign or_ln158_fu_2792_p2 = (shl_ln1_reg_5780 | 9'd2);

assign or_ln159_fu_2803_p2 = (shl_ln1_reg_5780 | 9'd3);

assign or_ln160_fu_2814_p2 = (shl_ln1_reg_5780 | 9'd4);

assign or_ln161_fu_2825_p2 = (shl_ln1_reg_5780 | 9'd5);

assign or_ln162_fu_2836_p2 = (shl_ln1_reg_5780 | 9'd6);

assign or_ln163_fu_2847_p2 = (shl_ln1_reg_5780 | 9'd7);

assign or_ln182_fu_2890_p2 = (shl_ln_fu_2877_p3 | 9'd1);

assign or_ln183_fu_2929_p2 = (shl_ln_reg_5817 | 9'd4);

assign or_ln184_fu_2939_p2 = (shl_ln_reg_5817 | 9'd5);

assign or_ln185_fu_2973_p2 = (shl_ln_reg_5817 | 9'd2);

assign or_ln186_fu_2983_p2 = (shl_ln_reg_5817 | 9'd3);

assign or_ln187_fu_3017_p2 = (shl_ln_reg_5817 | 9'd6);

assign or_ln188_fu_3027_p2 = (shl_ln_reg_5817 | 9'd7);

assign or_ln198_fu_3158_p2 = (shl_ln2_fu_3146_p3 | 9'd4);

assign or_ln199_fu_3189_p2 = (shl_ln2_reg_5921 | 9'd1);

assign or_ln1_fu_3529_p5 = {{{{trunc_ln235_fu_3511_p1}, {2'd0}}, {trunc_ln235_fu_3511_p1}}, {1'd0}};

assign or_ln200_fu_3199_p2 = (shl_ln2_reg_5921 | 9'd5);

assign or_ln201_fu_3229_p2 = (shl_ln2_reg_5921 | 9'd2);

assign or_ln202_fu_3239_p2 = (shl_ln2_reg_5921 | 9'd6);

assign or_ln203_fu_3269_p2 = (shl_ln2_reg_5921 | 9'd3);

assign or_ln204_fu_3279_p2 = (shl_ln2_reg_5921 | 9'd7);

assign or_ln215_fu_3321_p2 = (shl_ln3_fu_3308_p3 | 9'd1);

assign or_ln216_fu_3360_p2 = (shl_ln3_reg_5972 | 9'd4);

assign or_ln217_fu_3370_p2 = (shl_ln3_reg_5972 | 9'd5);

assign or_ln218_fu_3404_p2 = (shl_ln3_reg_5972 | 9'd2);

assign or_ln219_fu_3414_p2 = (shl_ln3_reg_5972 | 9'd3);

assign or_ln220_fu_3448_p2 = (shl_ln3_reg_5972 | 9'd6);

assign or_ln221_fu_3458_p2 = (shl_ln3_reg_5972 | 9'd7);

assign or_ln227_fu_3597_p2 = (shl_ln4_fu_3585_p3 | 9'd1);

assign or_ln228_fu_3638_p2 = (shl_ln4_reg_6124 | 9'd2);

assign or_ln229_fu_3648_p2 = (shl_ln4_reg_6124 | 9'd3);

assign or_ln230_fu_3688_p2 = (shl_ln4_reg_6124 | 9'd4);

assign or_ln231_fu_3698_p2 = (shl_ln4_reg_6124 | 9'd5);

assign or_ln232_fu_3738_p2 = (shl_ln4_reg_6124 | 9'd6);

assign or_ln233_fu_3748_p2 = (shl_ln4_reg_6124 | 9'd7);

assign or_ln253_fu_3819_p2 = (shl_ln5_fu_3811_p3 | 9'd1);

assign or_ln254_fu_3947_p2 = (shl_ln5_reg_6167 | 9'd2);

assign or_ln255_fu_3831_p2 = (shl_ln5_fu_3811_p3 | 9'd3);

assign or_ln256_fu_3974_p2 = (shl_ln5_reg_6167 | 9'd4);

assign or_ln257_fu_3863_p2 = (shl_ln5_reg_6167 | 9'd5);

assign or_ln258_fu_3958_p2 = (shl_ln5_reg_6167 | 9'd6);

assign or_ln259_fu_3874_p2 = (shl_ln5_reg_6167 | 9'd7);

assign or_ln307_fu_4111_p2 = (shl_ln6_fu_4098_p3 | 9'd1);

assign or_ln308_fu_4150_p2 = (shl_ln6_reg_6349 | 9'd4);

assign or_ln309_fu_4160_p2 = (shl_ln6_reg_6349 | 9'd5);

assign or_ln310_fu_4194_p2 = (shl_ln6_reg_6349 | 9'd2);

assign or_ln311_fu_4204_p2 = (shl_ln6_reg_6349 | 9'd3);

assign or_ln312_fu_4238_p2 = (shl_ln6_reg_6349 | 9'd6);

assign or_ln313_fu_4248_p2 = (shl_ln6_reg_6349 | 9'd7);

assign or_ln324_fu_4361_p2 = (shl_ln7_fu_4349_p3 | 9'd4);

assign or_ln325_fu_4392_p2 = (shl_ln7_reg_6453 | 9'd1);

assign or_ln326_fu_4402_p2 = (shl_ln7_reg_6453 | 9'd5);

assign or_ln327_fu_4432_p2 = (shl_ln7_reg_6453 | 9'd2);

assign or_ln328_fu_4442_p2 = (shl_ln7_reg_6453 | 9'd6);

assign or_ln329_fu_4472_p2 = (shl_ln7_reg_6453 | 9'd3);

assign or_ln330_fu_4482_p2 = (shl_ln7_reg_6453 | 9'd7);

assign or_ln341_fu_4524_p2 = (shl_ln8_fu_4511_p3 | 9'd1);

assign or_ln342_fu_4563_p2 = (shl_ln8_reg_6504 | 9'd4);

assign or_ln343_fu_4573_p2 = (shl_ln8_reg_6504 | 9'd5);

assign or_ln344_fu_4607_p2 = (shl_ln8_reg_6504 | 9'd2);

assign or_ln345_fu_4617_p2 = (shl_ln8_reg_6504 | 9'd3);

assign or_ln346_fu_4651_p2 = (shl_ln8_reg_6504 | 9'd6);

assign or_ln347_fu_4661_p2 = (shl_ln8_reg_6504 | 9'd7);

assign or_ln353_fu_4782_p2 = (shl_ln9_fu_4770_p3 | 9'd1);

assign or_ln354_fu_4823_p2 = (shl_ln9_reg_6656 | 9'd2);

assign or_ln355_fu_4833_p2 = (shl_ln9_reg_6656 | 9'd3);

assign or_ln356_fu_4873_p2 = (shl_ln9_reg_6656 | 9'd4);

assign or_ln357_fu_4883_p2 = (shl_ln9_reg_6656 | 9'd5);

assign or_ln358_fu_4923_p2 = (shl_ln9_reg_6656 | 9'd6);

assign or_ln359_fu_4933_p2 = (shl_ln9_reg_6656 | 9'd7);

assign or_ln380_fu_5004_p2 = (shl_ln10_fu_4996_p3 | 9'd1);

assign or_ln381_fu_5055_p2 = (shl_ln10_reg_6708 | 9'd2);

assign or_ln382_fu_5016_p2 = (shl_ln10_fu_4996_p3 | 9'd3);

assign or_ln383_fu_5082_p2 = (shl_ln10_reg_6708 | 9'd4);

assign or_ln384_fu_5033_p2 = (shl_ln10_reg_6708 | 9'd5);

assign or_ln385_fu_5066_p2 = (shl_ln10_reg_6708 | 9'd6);

assign or_ln386_fu_5044_p2 = (shl_ln10_reg_6708 | 9'd7);

assign or_ln_fu_3094_p5 = {{{{trunc_ln193_fu_3076_p1}, {2'd0}}, {trunc_ln193_fu_3076_p1}}, {1'd0}};

assign sext_ln134_fu_2432_p1 = xor_ln132_fu_2420_p2;

assign sext_ln137_fu_2505_p1 = zext_ln133_cast_fu_2481_p3;

assign sext_ln138_fu_2467_p1 = xor_ln132_reg_5524;

assign sext_ln186_fu_3008_p1 = $signed(add_ln186_fu_3003_p2);

assign sext_ln219_fu_3439_p1 = $signed(add_ln219_fu_3434_p2);

assign sext_ln311_fu_4229_p1 = $signed(add_ln311_fu_4224_p2);

assign sext_ln345_fu_4642_p1 = $signed(add_ln345_fu_4637_p2);

assign sext_ln404_fu_5371_p1 = xor_ln402_reg_6903;

assign sext_ln407_fu_5352_p1 = zext_ln403_cast_reg_6888;

assign sext_ln408_fu_5390_p1 = xor_ln402_reg_6903;

assign shl_ln10_fu_4996_p3 = {{trunc_ln379_fu_4992_p1}, {3'd0}};

assign shl_ln1_fu_2734_p3 = {{trunc_ln153_reg_5730}, {3'd0}};

assign shl_ln2_fu_3146_p3 = {{trunc_ln197_reg_5904}, {3'd0}};

assign shl_ln3_fu_3308_p3 = {{offset_2_fu_3304_p1}, {3'd0}};

assign shl_ln4_fu_3585_p3 = {{trunc_ln226_reg_6092}, {3'd0}};

assign shl_ln5_fu_3811_p3 = {{trunc_ln252_fu_3807_p1}, {3'd0}};

assign shl_ln6_fu_4098_p3 = {{offset_3_fu_4094_p1}, {3'd0}};

assign shl_ln7_fu_4349_p3 = {{trunc_ln321_reg_6421}, {3'd0}};

assign shl_ln8_fu_4511_p3 = {{offset_5_fu_4507_p1}, {3'd0}};

assign shl_ln9_fu_4770_p3 = {{trunc_ln352_reg_6624}, {3'd0}};

assign shl_ln_fu_2877_p3 = {{offset_fu_2873_p1}, {3'd0}};

assign tmp_18_fu_4297_p4 = {{tid_7_fu_262[5:3]}};

assign tmp_2_fu_4724_p3 = {{tmp_s_fu_4714_p4}, {trunc_ln352_fu_4710_p1}};

assign tmp_s_fu_4714_p4 = {{tid_9_fu_302[5:3]}};

assign trunc_ln153_fu_2647_p1 = tid_11_reg_5512[5:0];

assign trunc_ln193_fu_3076_p1 = tid_2_fu_210[2:0];

assign trunc_ln197_fu_3121_p1 = tid_2_fu_210[5:0];

assign trunc_ln226_fu_3507_p1 = tid_4_fu_250[5:0];

assign trunc_ln235_fu_3511_p1 = tid_4_fu_250[2:0];

assign trunc_ln252_fu_3807_p1 = tid_5_fu_254[5:0];

assign trunc_ln321_fu_4307_p1 = tid_7_fu_262[5:0];

assign trunc_ln352_fu_4710_p1 = tid_9_fu_302[5:0];

assign trunc_ln379_fu_4992_p1 = tid_10_fu_306[5:0];

assign xor_ln132_fu_2420_p2 = (tid_fu_182 ^ 7'd64);

assign xor_ln150_1_fu_2586_p2 = (bitcast_ln150_2_fu_2582_p1 ^ 64'd9223372036854775808);

assign xor_ln150_2_fu_2678_p2 = (bitcast_ln150_4_fu_2674_p1 ^ 64'd9223372036854775808);

assign xor_ln150_3_fu_2693_p2 = (bitcast_ln150_6_fu_2689_p1 ^ 64'd9223372036854775808);

assign xor_ln150_4_fu_2601_p2 = (bitcast_ln150_8_fu_2597_p1 ^ 64'd9223372036854775808);

assign xor_ln150_5_fu_2617_p2 = (bitcast_ln150_10_fu_2613_p1 ^ 64'd9223372036854775808);

assign xor_ln150_6_fu_2708_p2 = (bitcast_ln150_12_fu_2704_p1 ^ 64'd9223372036854775808);

assign xor_ln150_7_fu_2723_p2 = (bitcast_ln150_14_fu_2719_p1 ^ 64'd9223372036854775808);

assign xor_ln150_8_fu_2751_p2 = (bitcast_ln150_16_fu_2747_p1 ^ 64'd9223372036854775808);

assign xor_ln150_9_fu_2766_p2 = (bitcast_ln150_18_fu_2762_p1 ^ 64'd9223372036854775808);

assign xor_ln150_fu_2571_p2 = (bitcast_ln150_fu_2567_p1 ^ 64'd9223372036854775808);

assign xor_ln271_1_fu_3904_p2 = (bitcast_ln271_2_fu_3900_p1 ^ 64'd9223372036854775808);

assign xor_ln271_2_fu_4019_p2 = (bitcast_ln271_4_fu_4015_p1 ^ 64'd9223372036854775808);

assign xor_ln271_3_fu_4034_p2 = (bitcast_ln271_6_fu_4030_p1 ^ 64'd9223372036854775808);

assign xor_ln271_4_fu_3919_p2 = (bitcast_ln271_8_fu_3915_p1 ^ 64'd9223372036854775808);

assign xor_ln271_5_fu_3935_p2 = (bitcast_ln271_10_fu_3931_p1 ^ 64'd9223372036854775808);

assign xor_ln271_6_fu_3989_p2 = (bitcast_ln271_12_fu_3985_p1 ^ 64'd9223372036854775808);

assign xor_ln271_7_fu_4004_p2 = (bitcast_ln271_14_fu_4000_p1 ^ 64'd9223372036854775808);

assign xor_ln271_8_fu_4049_p2 = (bitcast_ln271_16_fu_4045_p1 ^ 64'd9223372036854775808);

assign xor_ln271_9_fu_4064_p2 = (bitcast_ln271_18_fu_4060_p1 ^ 64'd9223372036854775808);

assign xor_ln271_fu_3889_p2 = (bitcast_ln271_fu_3885_p1 ^ 64'd9223372036854775808);

assign xor_ln398_1_fu_5112_p2 = (bitcast_ln398_2_fu_5108_p1 ^ 64'd9223372036854775808);

assign xor_ln398_2_fu_5159_p2 = (bitcast_ln398_4_fu_5155_p1 ^ 64'd9223372036854775808);

assign xor_ln398_3_fu_5174_p2 = (bitcast_ln398_6_fu_5170_p1 ^ 64'd9223372036854775808);

assign xor_ln398_4_fu_5127_p2 = (bitcast_ln398_8_fu_5123_p1 ^ 64'd9223372036854775808);

assign xor_ln398_5_fu_5143_p2 = (bitcast_ln398_10_fu_5139_p1 ^ 64'd9223372036854775808);

assign xor_ln398_6_fu_5189_p2 = (bitcast_ln398_12_fu_5185_p1 ^ 64'd9223372036854775808);

assign xor_ln398_7_fu_5204_p2 = (bitcast_ln398_14_fu_5200_p1 ^ 64'd9223372036854775808);

assign xor_ln398_8_fu_5283_p2 = (bitcast_ln398_16_fu_5279_p1 ^ 64'd9223372036854775808);

assign xor_ln398_9_fu_5298_p2 = (bitcast_ln398_18_fu_5294_p1 ^ 64'd9223372036854775808);

assign xor_ln398_fu_5097_p2 = (bitcast_ln398_fu_5093_p1 ^ 64'd9223372036854775808);

assign xor_ln402_fu_5309_p2 = (tid_21_reg_6696 ^ 7'd64);

assign zext_ln104_1_fu_4736_p1 = tmp_2_fu_4724_p3;

assign zext_ln104_fu_3551_p1 = add_ln238_fu_3545_p2;

assign zext_ln105_1_fu_4747_p1 = add_ln105_1_fu_4741_p2;

assign zext_ln105_fu_3562_p1 = add_ln105_fu_3556_p2;

assign zext_ln106_1_fu_4798_p1 = add_ln106_1_fu_4793_p2;

assign zext_ln106_fu_3613_p1 = add_ln106_fu_3608_p2;

assign zext_ln107_1_fu_4808_p1 = add_ln107_1_fu_4803_p2;

assign zext_ln107_fu_3623_p1 = add_ln107_fu_3618_p2;

assign zext_ln108_1_fu_4848_p1 = add_ln108_1_fu_4843_p2;

assign zext_ln108_fu_3663_p1 = add_ln108_fu_3658_p2;

assign zext_ln109_1_fu_4858_p1 = add_ln109_1_fu_4853_p2;

assign zext_ln109_fu_3673_p1 = add_ln109_fu_3668_p2;

assign zext_ln110_1_fu_4898_p1 = add_ln110_1_fu_4893_p2;

assign zext_ln110_fu_3713_p1 = add_ln110_fu_3708_p2;

assign zext_ln111_1_fu_4908_p1 = add_ln111_1_fu_4903_p2;

assign zext_ln111_fu_3723_p1 = add_ln111_fu_3718_p2;

assign zext_ln115_1_fu_3525_p1 = hi_1_fu_3515_p4;

assign zext_ln115_2_fu_4075_p1 = hi_3_reg_6199;

assign zext_ln115_fu_3090_p1 = hi_fu_3080_p4;

assign zext_ln128_1_fu_2452_p1 = tid_11_reg_5512;

assign zext_ln128_fu_2629_p1 = tid_11_reg_5512;

assign zext_ln132_fu_2426_p1 = $unsigned(xor_ln132_fu_2420_p2);

assign zext_ln133_cast_fu_2481_p3 = {{1'd1}, {tid_11_reg_5512}};

assign zext_ln133_fu_2488_p1 = $unsigned(zext_ln133_cast_fu_2481_p3);

assign zext_ln134_fu_2436_p1 = $unsigned(sext_ln134_fu_2432_p1);

assign zext_ln135_cast_fu_2634_p3 = {{2'd2}, {tid_11_reg_5512}};

assign zext_ln135_fu_2641_p1 = zext_ln135_cast_fu_2634_p3;

assign zext_ln136_fu_2461_p1 = add_ln136_fu_2455_p2;

assign zext_ln137_fu_2509_p1 = $unsigned(sext_ln137_fu_2505_p1);

assign zext_ln138_fu_2470_p1 = $unsigned(sext_ln138_fu_2467_p1);

assign zext_ln153_fu_2777_p1 = trunc_ln153_reg_5730;

assign zext_ln156_fu_2741_p1 = shl_ln1_fu_2734_p3;

assign zext_ln157_fu_2786_p1 = or_ln157_fu_2781_p2;

assign zext_ln158_fu_2797_p1 = or_ln158_fu_2792_p2;

assign zext_ln159_fu_2808_p1 = or_ln159_fu_2803_p2;

assign zext_ln160_fu_2819_p1 = or_ln160_fu_2814_p2;

assign zext_ln161_fu_2830_p1 = or_ln161_fu_2825_p2;

assign zext_ln162_fu_2841_p1 = or_ln162_fu_2836_p2;

assign zext_ln163_fu_2852_p1 = or_ln163_fu_2847_p2;

assign zext_ln174_10_fu_4583_p1 = offset_5_reg_6496;

assign zext_ln174_11_fu_4545_p1 = offset_5_reg_6496;

assign zext_ln174_1_fu_2949_p1 = offset_reg_5809;

assign zext_ln174_2_fu_2911_p1 = offset_reg_5809;

assign zext_ln174_3_fu_3468_p1 = offset_2_reg_5964;

assign zext_ln174_4_fu_3380_p1 = offset_2_reg_5964;

assign zext_ln174_5_fu_3342_p1 = offset_2_reg_5964;

assign zext_ln174_6_fu_4258_p1 = offset_3_reg_6341;

assign zext_ln174_7_fu_4170_p1 = offset_3_reg_6341;

assign zext_ln174_8_fu_4132_p1 = offset_3_reg_6341;

assign zext_ln174_9_fu_4671_p1 = offset_5_reg_6496;

assign zext_ln174_fu_3037_p1 = offset_reg_5809;

assign zext_ln181_1_fu_2885_p1 = shl_ln_fu_2877_p3;

assign zext_ln181_fu_2914_p1 = offset_reg_5809;

assign zext_ln182_1_fu_2896_p1 = or_ln182_fu_2890_p2;

assign zext_ln182_fu_2924_p1 = add_ln182_fu_2918_p2;

assign zext_ln183_1_fu_2934_p1 = or_ln183_fu_2929_p2;

assign zext_ln183_fu_2958_p1 = add_ln183_fu_2952_p2;

assign zext_ln184_1_fu_2944_p1 = or_ln184_fu_2939_p2;

assign zext_ln184_fu_2968_p1 = add_ln184_fu_2963_p2;

assign zext_ln185_1_fu_2978_p1 = or_ln185_fu_2973_p2;

assign zext_ln185_fu_2998_p1 = add_ln185_fu_2993_p2;

assign zext_ln186_1_fu_3012_p1 = $unsigned(sext_ln186_fu_3008_p1);

assign zext_ln186_fu_2988_p1 = or_ln186_fu_2983_p2;

assign zext_ln187_1_fu_3022_p1 = or_ln187_fu_3017_p2;

assign zext_ln187_fu_3045_p1 = add_ln187_fu_3040_p2;

assign zext_ln188_1_fu_3032_p1 = or_ln188_fu_3027_p2;

assign zext_ln188_fu_3056_p1 = add_ln188_fu_3050_p2;

assign zext_ln195_fu_3106_p1 = or_ln_fu_3094_p5;

assign zext_ln197_1_fu_3153_p1 = shl_ln2_fu_3146_p3;

assign zext_ln197_fu_3116_p1 = offset_1_fu_3110_p2;

assign zext_ln198_1_fu_3164_p1 = or_ln198_fu_3158_p2;

assign zext_ln198_fu_3131_p1 = add_ln198_fu_3125_p2;

assign zext_ln199_1_fu_3194_p1 = or_ln199_fu_3189_p2;

assign zext_ln199_fu_3174_p1 = add_ln199_fu_3169_p2;

assign zext_ln200_1_fu_3204_p1 = or_ln200_fu_3199_p2;

assign zext_ln200_fu_3184_p1 = add_ln200_fu_3179_p2;

assign zext_ln201_1_fu_3234_p1 = or_ln201_fu_3229_p2;

assign zext_ln201_fu_3214_p1 = add_ln201_fu_3209_p2;

assign zext_ln202_1_fu_3244_p1 = or_ln202_fu_3239_p2;

assign zext_ln202_fu_3224_p1 = add_ln202_fu_3219_p2;

assign zext_ln203_1_fu_3274_p1 = or_ln203_fu_3269_p2;

assign zext_ln203_fu_3254_p1 = add_ln203_fu_3249_p2;

assign zext_ln204_1_fu_3284_p1 = or_ln204_fu_3279_p2;

assign zext_ln204_fu_3264_p1 = add_ln204_fu_3259_p2;

assign zext_ln214_1_fu_3316_p1 = shl_ln3_fu_3308_p3;

assign zext_ln214_fu_3345_p1 = offset_2_reg_5964;

assign zext_ln215_1_fu_3327_p1 = or_ln215_fu_3321_p2;

assign zext_ln215_fu_3355_p1 = add_ln215_fu_3349_p2;

assign zext_ln216_1_fu_3365_p1 = or_ln216_fu_3360_p2;

assign zext_ln216_fu_3389_p1 = add_ln216_fu_3383_p2;

assign zext_ln217_1_fu_3375_p1 = or_ln217_fu_3370_p2;

assign zext_ln217_fu_3399_p1 = add_ln217_fu_3394_p2;

assign zext_ln218_1_fu_3409_p1 = or_ln218_fu_3404_p2;

assign zext_ln218_fu_3429_p1 = add_ln218_fu_3424_p2;

assign zext_ln219_1_fu_3443_p1 = $unsigned(sext_ln219_fu_3439_p1);

assign zext_ln219_fu_3419_p1 = or_ln219_fu_3414_p2;

assign zext_ln220_1_fu_3453_p1 = or_ln220_fu_3448_p2;

assign zext_ln220_fu_3476_p1 = add_ln220_fu_3471_p2;

assign zext_ln221_1_fu_3463_p1 = or_ln221_fu_3458_p2;

assign zext_ln221_fu_3487_p1 = add_ln221_fu_3481_p2;

assign zext_ln226_fu_3592_p1 = shl_ln4_fu_3585_p3;

assign zext_ln227_fu_3603_p1 = or_ln227_fu_3597_p2;

assign zext_ln228_fu_3643_p1 = or_ln228_fu_3638_p2;

assign zext_ln229_fu_3653_p1 = or_ln229_fu_3648_p2;

assign zext_ln230_fu_3693_p1 = or_ln230_fu_3688_p2;

assign zext_ln231_fu_3703_p1 = or_ln231_fu_3698_p2;

assign zext_ln232_fu_3743_p1 = or_ln232_fu_3738_p2;

assign zext_ln233_fu_3753_p1 = or_ln233_fu_3748_p2;

assign zext_ln238_fu_3541_p1 = or_ln1_fu_3529_p5;

assign zext_ln252_fu_3969_p1 = shl_ln5_reg_6167;

assign zext_ln253_fu_3825_p1 = or_ln253_fu_3819_p2;

assign zext_ln254_fu_3952_p1 = or_ln254_fu_3947_p2;

assign zext_ln255_fu_3837_p1 = or_ln255_fu_3831_p2;

assign zext_ln256_fu_3979_p1 = or_ln256_fu_3974_p2;

assign zext_ln257_fu_3868_p1 = or_ln257_fu_3863_p2;

assign zext_ln258_fu_3963_p1 = or_ln258_fu_3958_p2;

assign zext_ln259_fu_3879_p1 = or_ln259_fu_3874_p2;

assign zext_ln306_1_fu_4106_p1 = shl_ln6_fu_4098_p3;

assign zext_ln306_fu_4135_p1 = offset_3_reg_6341;

assign zext_ln307_1_fu_4117_p1 = or_ln307_fu_4111_p2;

assign zext_ln307_fu_4145_p1 = add_ln307_fu_4139_p2;

assign zext_ln308_1_fu_4155_p1 = or_ln308_fu_4150_p2;

assign zext_ln308_fu_4179_p1 = add_ln308_fu_4173_p2;

assign zext_ln309_1_fu_4165_p1 = or_ln309_fu_4160_p2;

assign zext_ln309_fu_4189_p1 = add_ln309_fu_4184_p2;

assign zext_ln310_1_fu_4199_p1 = or_ln310_fu_4194_p2;

assign zext_ln310_fu_4219_p1 = add_ln310_fu_4214_p2;

assign zext_ln311_1_fu_4233_p1 = $unsigned(sext_ln311_fu_4229_p1);

assign zext_ln311_fu_4209_p1 = or_ln311_fu_4204_p2;

assign zext_ln312_1_fu_4243_p1 = or_ln312_fu_4238_p2;

assign zext_ln312_fu_4266_p1 = add_ln312_fu_4261_p2;

assign zext_ln313_1_fu_4253_p1 = or_ln313_fu_4248_p2;

assign zext_ln313_fu_4277_p1 = add_ln313_fu_4271_p2;

assign zext_ln321_fu_4319_p1 = offset_4_fu_4311_p3;

assign zext_ln323_1_fu_4356_p1 = shl_ln7_fu_4349_p3;

assign zext_ln323_fu_4323_p1 = offset_4_fu_4311_p3;

assign zext_ln324_1_fu_4367_p1 = or_ln324_fu_4361_p2;

assign zext_ln324_fu_4334_p1 = add_ln324_fu_4328_p2;

assign zext_ln325_1_fu_4397_p1 = or_ln325_fu_4392_p2;

assign zext_ln325_fu_4377_p1 = add_ln325_fu_4372_p2;

assign zext_ln326_1_fu_4407_p1 = or_ln326_fu_4402_p2;

assign zext_ln326_fu_4387_p1 = add_ln326_fu_4382_p2;

assign zext_ln327_1_fu_4437_p1 = or_ln327_fu_4432_p2;

assign zext_ln327_fu_4417_p1 = add_ln327_fu_4412_p2;

assign zext_ln328_1_fu_4447_p1 = or_ln328_fu_4442_p2;

assign zext_ln328_fu_4427_p1 = add_ln328_fu_4422_p2;

assign zext_ln329_1_fu_4477_p1 = or_ln329_fu_4472_p2;

assign zext_ln329_fu_4457_p1 = add_ln329_fu_4452_p2;

assign zext_ln330_1_fu_4487_p1 = or_ln330_fu_4482_p2;

assign zext_ln330_fu_4467_p1 = add_ln330_fu_4462_p2;

assign zext_ln340_1_fu_4519_p1 = shl_ln8_fu_4511_p3;

assign zext_ln340_fu_4548_p1 = offset_5_reg_6496;

assign zext_ln341_1_fu_4530_p1 = or_ln341_fu_4524_p2;

assign zext_ln341_fu_4558_p1 = add_ln341_fu_4552_p2;

assign zext_ln342_1_fu_4568_p1 = or_ln342_fu_4563_p2;

assign zext_ln342_fu_4592_p1 = add_ln342_fu_4586_p2;

assign zext_ln343_1_fu_4578_p1 = or_ln343_fu_4573_p2;

assign zext_ln343_fu_4602_p1 = add_ln343_fu_4597_p2;

assign zext_ln344_1_fu_4612_p1 = or_ln344_fu_4607_p2;

assign zext_ln344_fu_4632_p1 = add_ln344_fu_4627_p2;

assign zext_ln345_1_fu_4646_p1 = $unsigned(sext_ln345_fu_4642_p1);

assign zext_ln345_fu_4622_p1 = or_ln345_fu_4617_p2;

assign zext_ln346_1_fu_4656_p1 = or_ln346_fu_4651_p2;

assign zext_ln346_fu_4679_p1 = add_ln346_fu_4674_p2;

assign zext_ln347_1_fu_4666_p1 = or_ln347_fu_4661_p2;

assign zext_ln347_fu_4690_p1 = add_ln347_fu_4684_p2;

assign zext_ln352_fu_4777_p1 = shl_ln9_fu_4770_p3;

assign zext_ln353_fu_4788_p1 = or_ln353_fu_4782_p2;

assign zext_ln354_fu_4828_p1 = or_ln354_fu_4823_p2;

assign zext_ln355_fu_4838_p1 = or_ln355_fu_4833_p2;

assign zext_ln356_fu_4878_p1 = or_ln356_fu_4873_p2;

assign zext_ln357_fu_4888_p1 = or_ln357_fu_4883_p2;

assign zext_ln358_fu_4928_p1 = or_ln358_fu_4923_p2;

assign zext_ln359_fu_4938_p1 = or_ln359_fu_4933_p2;

assign zext_ln364_fu_4732_p1 = tmp_2_fu_4724_p3;

assign zext_ln376_1_fu_5276_p1 = tid_21_reg_6696;

assign zext_ln376_fu_5215_p1 = tid_21_reg_6696;

assign zext_ln379_fu_5077_p1 = shl_ln10_reg_6708;

assign zext_ln380_fu_5010_p1 = or_ln380_fu_5004_p2;

assign zext_ln381_fu_5060_p1 = or_ln381_fu_5055_p2;

assign zext_ln382_fu_5022_p1 = or_ln382_fu_5016_p2;

assign zext_ln383_fu_5087_p1 = or_ln383_fu_5082_p2;

assign zext_ln384_fu_5038_p1 = or_ln384_fu_5033_p2;

assign zext_ln385_fu_5071_p1 = or_ln385_fu_5066_p2;

assign zext_ln386_fu_5049_p1 = or_ln386_fu_5044_p2;

assign zext_ln402_fu_5314_p1 = $unsigned(xor_ln402_fu_5309_p2);

assign zext_ln403_cast_fu_5253_p3 = {{1'd1}, {tid_21_reg_6696}};

assign zext_ln403_fu_5260_p1 = $unsigned(zext_ln403_cast_fu_5253_p3);

assign zext_ln404_fu_5374_p1 = $unsigned(sext_ln404_fu_5371_p1);

assign zext_ln405_cast_fu_5225_p3 = {{2'd2}, {tid_21_reg_6696}};

assign zext_ln405_fu_5232_p1 = zext_ln405_cast_fu_5225_p3;

assign zext_ln406_fu_5331_p1 = add_ln406_fu_5325_p2;

assign zext_ln407_fu_5355_p1 = $unsigned(sext_ln407_fu_5352_p1);

assign zext_ln408_fu_5393_p1 = $unsigned(sext_ln408_fu_5390_p1);

always @ (posedge ap_clk) begin
    shl_ln1_reg_5780[2:0] <= 3'b000;
    shl_ln_reg_5817[2:0] <= 3'b000;
    zext_ln174_2_reg_5844[8:6] <= 3'b000;
    zext_ln174_1_reg_5860[7:6] <= 2'b00;
    shl_ln2_reg_5921[2:0] <= 3'b000;
    shl_ln3_reg_5972[2:0] <= 3'b000;
    zext_ln174_5_reg_6047[8:6] <= 3'b000;
    zext_ln174_4_reg_6063[7:6] <= 2'b00;
    shl_ln4_reg_6124[2:0] <= 3'b000;
    shl_ln5_reg_6167[2:0] <= 3'b000;
    DATA_x_addr_25_reg_6177[2:0] <= 3'b001;
    DATA_x_addr_27_reg_6183[2:0] <= 3'b011;
    DATA_y_addr_25_reg_6188[2:0] <= 3'b001;
    DATA_y_addr_27_reg_6194[2:0] <= 3'b011;
    DATA_x_addr_29_reg_6211[2:0] <= 3'b101;
    DATA_x_addr_31_reg_6217[2:0] <= 3'b111;
    DATA_y_addr_29_reg_6223[2:0] <= 3'b101;
    DATA_y_addr_31_reg_6229[2:0] <= 3'b111;
    DATA_x_addr_26_reg_6257[2:0] <= 3'b010;
    DATA_x_addr_30_reg_6262[2:0] <= 3'b110;
    DATA_y_addr_26_reg_6268[2:0] <= 3'b010;
    DATA_y_addr_30_reg_6273[2:0] <= 3'b110;
    DATA_x_addr_24_reg_6279[2:0] <= 3'b000;
    DATA_x_addr_28_reg_6285[2:0] <= 3'b100;
    DATA_y_addr_24_reg_6291[2:0] <= 3'b000;
    DATA_y_addr_28_reg_6297[2:0] <= 3'b100;
    shl_ln6_reg_6349[2:0] <= 3'b000;
    zext_ln174_8_reg_6376[8:6] <= 3'b000;
    zext_ln174_7_reg_6392[7:6] <= 2'b00;
    zext_ln321_reg_6426[9] <= 1'b0;
    shl_ln7_reg_6453[2:0] <= 3'b000;
    shl_ln8_reg_6504[2:0] <= 3'b000;
    zext_ln174_11_reg_6579[8:6] <= 3'b000;
    zext_ln174_10_reg_6595[7:6] <= 2'b00;
    zext_ln364_reg_6629[9] <= 1'b0;
    shl_ln9_reg_6656[2:0] <= 3'b000;
    shl_ln10_reg_6708[2:0] <= 3'b000;
    zext_ln403_cast_reg_6888[7] <= 1'b1;
end

endmodule //fft1D_512
