// Seed: 1467161304
module module_0 ();
  assign id_1 = -1;
  logic [7:0] id_2;
  assign id_1 = 1'd0;
  assign id_1 = id_1 - id_1;
  id_3(
      id_2
  );
  wire id_4;
  always id_2[1] <= -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15#(
        .id_16(-1),
        .id_17(id_10)
    ),
    id_18
);
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  assign id_3 = id_18 == id_14[1'b0];
  parameter id_19 = id_12[1];
  id_20 :
  assert property (@(posedge ~id_20 or negedge ~1) -1'b0) id_6 <= id_8;
  assign id_3#(
      .id_2(~id_1),
      .id_1(1),
      .id_2(-1)
  ) = 1;
endmodule
