synthesis:  version Diamond (64-bit) 3.1.0.96

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.
Mon Dec 29 19:24:34 2014


Command Line:  synthesis -f SevenSegClock_SevenSegClock_lattice.synproj -gui 

-- all messages logged in file synthesis.log
INFO:                                                           
INFO: ##########################################################
INFO: ### Lattice Family : MachXO2A
INFO: ### Device  : LCMXO2-7000HC
INFO: ### Package : TQFP144
INFO: ### Speed   : 5
INFO: ##########################################################
INFO:                                                           
INFO: fix_gated_clocks = 1
-- Technology check ok...
c:/users/justinw7/dropbox/alarmclockproject/lattice/sevensegclock/source/autoshift.v(1): INFO: compiling module AutoShift (VERI-1018)
C:/lscc/diamond/3.1_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793): INFO: compiling module OSCH(NOM_FREQ="2.08") (VERI-1018)


INFO: Applying 200.000000 MHz constraint to all clocks (LSE-5000)

################### Begin Area Report (AutoShift)######################
Number of register bits => 70 of 5148 (1 % )
CCU2D => 6
FD1S3AX => 69
GSR => 1
IB => 3
IFS1P3DX => 1
L6MUX21 => 2
LUT4 => 45
OB => 13
OSCH => 1
PFUMX => 13
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : clk_c, loads : 31
  Net : latch_c, loads : 28
  Net : osc_clk_c, loads : 12
Clock Enable Nets
Number of Clock Enables: 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : cnt_7, loads : 32
  Net : cnt_6, loads : 32
  Net : cnt_8, loads : 22
  Net : cnt_10, loads : 20
  Net : cnt_9, loads : 20
  Net : tmp_29, loads : 2
  Net : tmp_28, loads : 2
  Net : tmp_27, loads : 2
  Net : tmp_26, loads : 2
  Net : tmp_25, loads : 2
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets latch_c]                 |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets osc_clk_c]               |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |  200.000 MHz|  601.323 MHz|     1  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 57.109  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.468  secs
--------------------------------------------------------------
