/*****************************************************************************
 *
 * Copyright 2008 - 2018 ADVANCED MICRO DEVICES, INC.  All Rights Reserved.
 *
 * AMD is granting you permission to use this software (the Materials)
 * pursuant to the terms and conditions of your Software License Agreement
 * with AMD.  This header does *NOT* give you permission to use the Materials
 * or any rights under AMD's intellectual property.  Your use of any portion
 * of these Materials shall constitute your acceptance of those terms and
 * conditions.  If you do not agree to the terms and conditions of the Software
 * License Agreement, please do not use any portion of these Materials.
 *
 * CONFIDENTIALITY:  The Materials and all other information, identified as
 * confidential and provided to you by AMD shall be kept confidential in
 * accordance with the terms and conditions of the Software License Agreement.
 *
 * LIMITATION OF LIABILITY: THE MATERIALS AND ANY OTHER RELATED INFORMATION
 * PROVIDED TO YOU BY AMD ARE PROVIDED "AS IS" WITHOUT ANY EXPRESS OR IMPLIED
 * WARRANTY OF ANY KIND, INCLUDING BUT NOT LIMITED TO WARRANTIES OF
 * MERCHANTABILITY, NONINFRINGEMENT, TITLE, FITNESS FOR ANY PARTICULAR PURPOSE,
 * OR WARRANTIES ARISING FROM CONDUCT, COURSE OF DEALING, OR USAGE OF TRADE.
 * IN NO EVENT SHALL AMD OR ITS LICENSORS BE LIABLE FOR ANY DAMAGES WHATSOEVER
 * (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS
 * INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF AMD'S NEGLIGENCE,
 * GROSS NEGLIGENCE, THE USE OF OR INABILITY TO USE THE MATERIALS OR ANY OTHER
 * RELATED INFORMATION PROVIDED TO YOU BY AMD, EVEN IF AMD HAS BEEN ADVISED OF
 * THE POSSIBILITY OF SUCH DAMAGES.  BECAUSE SOME JURISDICTIONS PROHIBIT THE
 * EXCLUSION OR LIMITATION OF LIABILITY FOR CONSEQUENTIAL OR INCIDENTAL DAMAGES,
 * THE ABOVE LIMITATION MAY NOT APPLY TO YOU.
 *
 * AMD does not assume any responsibility for any errors which may appear in
 * the Materials or any other related information provided to you by AMD, or
 * result from use of the Materials or any related information.
 *
 * You agree that you will not reverse engineer or decompile the Materials.
 *
 * NO SUPPORT OBLIGATION: AMD is not obligated to furnish, support, or make any
 * further information, software, technical information, know-how, or show-how
 * available to you.  Additionally, AMD retains the right to modify the
 * Materials at any time, without notice, and is not obligated to provide such
 * modified Materials to you.
 *
 * U.S. GOVERNMENT RESTRICTED RIGHTS: The Materials are provided with
 * "RESTRICTED RIGHTS." Use, duplication, or disclosure by the Government is
 * subject to the restrictions as set forth in FAR 52.227-14 and
 * DFAR252.227-7013, et seq., or its successor.  Use of the Materials by the
 * Government constitutes acknowledgement of AMD's proprietary rights in them.
 *
 * EXPORT ASSURANCE:  You agree and certify that neither the Materials, nor any
 * direct product thereof will be exported directly or indirectly, into any
 * country prohibited by the United States Export Administration Act and the
 * regulations thereunder, without the required authorization from the U.S.
 * government nor will be used for any purpose prohibited by the same.
 *
 ***************************************************************************/


//This file is auto generated, don't edit it manually

#ifndef _IDS_NV_ID_RV_H_
#define _IDS_NV_ID_RV_H_


#ifndef IDSNVID_CMN_CPU_GEN_W_A05
  #define IDSNVID_CMN_CPU_GEN_W_A05   (0x0000) //RedirectForReturnDis
#endif

#ifndef IDSNVID_CMN_CPU_L2_TLB_WAY_ALLOC
  #define IDSNVID_CMN_CPU_L2_TLB_WAY_ALLOC   (0x0001) //L2 TLB Associativity
#endif

#ifndef IDSNVID_CMN_CPU_PFEH
  #define IDSNVID_CMN_CPU_PFEH   (0x0002) //Platform First Error Handling
#endif

#ifndef IDSNVID_CMN_CPU_CPB
  #define IDSNVID_CMN_CPU_CPB   (0x0003) //Core Performance Boost
#endif

#ifndef IDSNVID_CMN_CPU_GLOBAL_CSTATE_CTRL
  #define IDSNVID_CMN_CPU_GLOBAL_CSTATE_CTRL   (0x0004) //Global C-state Control
#endif

#ifndef IDSNVID_CMN_CPU_OC_MODE
  #define IDSNVID_CMN_CPU_OC_MODE   (0x0005) //OC Mode
#endif

#ifndef IDSNVID_CMN_CPU_STREAMING_STORES_CTRL
  #define IDSNVID_CMN_CPU_STREAMING_STORES_CTRL   (0x0006) //Streaming Stores Control
#endif

#ifndef IDSNVID_CMN_CPU_EN_IBS
  #define IDSNVID_CMN_CPU_EN_IBS   (0x0007) //Enable IBS
#endif

#ifndef IDSNVID_CPU_LEGAL_DISCLAIMER
  #define IDSNVID_CPU_LEGAL_DISCLAIMER   (0x0008) //Custom Core Pstates Legal Disclaimer
#endif

#ifndef IDSNVID_CPU_LEGAL_DISCLAIMER1
  #define IDSNVID_CPU_LEGAL_DISCLAIMER1   (0x0009) //Custom Core Pstates Legal Disclaimer 1
#endif

#ifndef IDSNVID_CPU_PST_CUSTOM_P0
  #define IDSNVID_CPU_PST_CUSTOM_P0   (0x000A) //Custom Pstate0
#endif

#ifndef IDSNVID_CPU_COF_P0
  #define IDSNVID_CPU_COF_P0   (0x000B) //Frequency (MHz)
#endif

#ifndef IDSNVID_CPU_VOLTAGE_P0
  #define IDSNVID_CPU_VOLTAGE_P0   (0x000C) //Voltage (uV)
#endif

#ifndef IDSNVID_CPU_PST0_FID
  #define IDSNVID_CPU_PST0_FID   (0x000D) //Pstate0 FID
#endif

#ifndef IDSNVID_CPU_PST0_DID
  #define IDSNVID_CPU_PST0_DID   (0x000E) //Pstate0 DID
#endif

#ifndef IDSNVID_CPU_PST0_VID
  #define IDSNVID_CPU_PST0_VID   (0x000F) //Pstate0 VID
#endif

#ifndef IDSNVID_CPU_PST_CUSTOM_P1
  #define IDSNVID_CPU_PST_CUSTOM_P1   (0x0010) //Custom Pstate1
#endif

#ifndef IDSNVID_CPU_COF_P1
  #define IDSNVID_CPU_COF_P1   (0x0011) //Frequency (MHz)
#endif

#ifndef IDSNVID_CPU_VOLTAGE_P1
  #define IDSNVID_CPU_VOLTAGE_P1   (0x0012) //Voltage (uV)
#endif

#ifndef IDSNVID_CPU_PST1_FID
  #define IDSNVID_CPU_PST1_FID   (0x0013) //Pstate1 FID
#endif

#ifndef IDSNVID_CPU_PST1_DID
  #define IDSNVID_CPU_PST1_DID   (0x0014) //Pstate1 DID
#endif

#ifndef IDSNVID_CPU_PST1_VID
  #define IDSNVID_CPU_PST1_VID   (0x0015) //Pstate1 VID
#endif

#ifndef IDSNVID_CPU_PST_CUSTOM_P2
  #define IDSNVID_CPU_PST_CUSTOM_P2   (0x0016) //Custom Pstate2
#endif

#ifndef IDSNVID_CPU_COF_P2
  #define IDSNVID_CPU_COF_P2   (0x0017) //Frequency (MHz)
#endif

#ifndef IDSNVID_CPU_VOLTAGE_P2
  #define IDSNVID_CPU_VOLTAGE_P2   (0x0018) //Voltage (uV)
#endif

#ifndef IDSNVID_CPU_PST2_FID
  #define IDSNVID_CPU_PST2_FID   (0x0019) //Pstate2 FID
#endif

#ifndef IDSNVID_CPU_PST2_DID
  #define IDSNVID_CPU_PST2_DID   (0x001A) //Pstate2 DID
#endif

#ifndef IDSNVID_CPU_PST2_VID
  #define IDSNVID_CPU_PST2_VID   (0x001B) //Pstate2 VID
#endif

#ifndef IDSNVID_CPU_PST_CUSTOM_P3
  #define IDSNVID_CPU_PST_CUSTOM_P3   (0x001C) //Custom Pstate3
#endif

#ifndef IDSNVID_CPU_COF_P3
  #define IDSNVID_CPU_COF_P3   (0x001D) //Frequency (MHz)
#endif

#ifndef IDSNVID_CPU_VOLTAGE_P3
  #define IDSNVID_CPU_VOLTAGE_P3   (0x001E) //Voltage (uV)
#endif

#ifndef IDSNVID_CPU_PST3_FID
  #define IDSNVID_CPU_PST3_FID   (0x001F) //Pstate3 FID
#endif

#ifndef IDSNVID_CPU_PST3_DID
  #define IDSNVID_CPU_PST3_DID   (0x0020) //Pstate3 DID
#endif

#ifndef IDSNVID_CPU_PST3_VID
  #define IDSNVID_CPU_PST3_VID   (0x0021) //Pstate3 VID
#endif

#ifndef IDSNVID_CPU_PST_CUSTOM_P4
  #define IDSNVID_CPU_PST_CUSTOM_P4   (0x0022) //Custom Pstate4
#endif

#ifndef IDSNVID_CPU_COF_P4
  #define IDSNVID_CPU_COF_P4   (0x0023) //Frequency (MHz)
#endif

#ifndef IDSNVID_CPU_VOLTAGE_P4
  #define IDSNVID_CPU_VOLTAGE_P4   (0x0024) //Voltage (uV)
#endif

#ifndef IDSNVID_CPU_PST4_FID
  #define IDSNVID_CPU_PST4_FID   (0x0025) //Pstate4 FID
#endif

#ifndef IDSNVID_CPU_PST4_DID
  #define IDSNVID_CPU_PST4_DID   (0x0026) //Pstate4 DID
#endif

#ifndef IDSNVID_CPU_PST4_VID
  #define IDSNVID_CPU_PST4_VID   (0x0027) //Pstate4 VID
#endif

#ifndef IDSNVID_CPU_PST_CUSTOM_P5
  #define IDSNVID_CPU_PST_CUSTOM_P5   (0x0028) //Custom Pstate5
#endif

#ifndef IDSNVID_CPU_COF_P5
  #define IDSNVID_CPU_COF_P5   (0x0029) //Frequency (MHz)
#endif

#ifndef IDSNVID_CPU_VOLTAGE_P5
  #define IDSNVID_CPU_VOLTAGE_P5   (0x002A) //Voltage (uV)
#endif

#ifndef IDSNVID_CPU_PST5_FID
  #define IDSNVID_CPU_PST5_FID   (0x002B) //Pstate5 FID
#endif

#ifndef IDSNVID_CPU_PST5_DID
  #define IDSNVID_CPU_PST5_DID   (0x002C) //Pstate5 DID
#endif

#ifndef IDSNVID_CPU_PST5_VID
  #define IDSNVID_CPU_PST5_VID   (0x002D) //Pstate5 VID
#endif

#ifndef IDSNVID_CPU_PST_CUSTOM_P6
  #define IDSNVID_CPU_PST_CUSTOM_P6   (0x002E) //Custom Pstate6
#endif

#ifndef IDSNVID_CPU_COF_P6
  #define IDSNVID_CPU_COF_P6   (0x002F) //Frequency (MHz)
#endif

#ifndef IDSNVID_CPU_VOLTAGE_P6
  #define IDSNVID_CPU_VOLTAGE_P6   (0x0030) //Voltage (uV)
#endif

#ifndef IDSNVID_CPU_PST6_FID
  #define IDSNVID_CPU_PST6_FID   (0x0031) //Pstate6 FID
#endif

#ifndef IDSNVID_CPU_PST6_DID
  #define IDSNVID_CPU_PST6_DID   (0x0032) //Pstate6 DID
#endif

#ifndef IDSNVID_CPU_PST6_VID
  #define IDSNVID_CPU_PST6_VID   (0x0033) //Pstate6 VID
#endif

#ifndef IDSNVID_CPU_PST_CUSTOM_P7
  #define IDSNVID_CPU_PST_CUSTOM_P7   (0x0034) //Custom Pstate7
#endif

#ifndef IDSNVID_CPU_COF_P7
  #define IDSNVID_CPU_COF_P7   (0x0035) //Frequency (MHz)
#endif

#ifndef IDSNVID_CPU_VOLTAGE_P7
  #define IDSNVID_CPU_VOLTAGE_P7   (0x0036) //Voltage (uV)
#endif

#ifndef IDSNVID_CPU_PST7_FID
  #define IDSNVID_CPU_PST7_FID   (0x0037) //Pstate7 FID
#endif

#ifndef IDSNVID_CPU_PST7_DID
  #define IDSNVID_CPU_PST7_DID   (0x0038) //Pstate7 DID
#endif

#ifndef IDSNVID_CPU_PST7_VID
  #define IDSNVID_CPU_PST7_VID   (0x0039) //Pstate7 VID
#endif

#ifndef IDSNVID_CPU_RELAXED_EDC_THROTTLING
  #define IDSNVID_CPU_RELAXED_EDC_THROTTLING   (0x003A) //Relaxed EDC throttling
#endif

#ifndef IDSNVID_CPU_CORE_THREAD_LEGAL_DISCLAIMER
  #define IDSNVID_CPU_CORE_THREAD_LEGAL_DISCLAIMER   (0x003B) //Core/Thread Enablement Legal Disclaimer
#endif

#ifndef IDSNVID_CMN_CPU_GEN_DOWNCORE_CTRL
  #define IDSNVID_CMN_CPU_GEN_DOWNCORE_CTRL   (0x003C) //Downcore control
#endif

#ifndef IDSNVID_CMN_CPU_GEN_SMT_EN
  #define IDSNVID_CMN_CPU_GEN_SMT_EN   (0x003D) //SMTEN
#endif

#ifndef IDSNVID_DF_CMN_DRAM_SCRUB_TIME
  #define IDSNVID_DF_CMN_DRAM_SCRUB_TIME   (0x003E) //DRAM scrub time
#endif

#ifndef IDSNVID_DF_CMN_REDIR_SCRUB_CTRL
  #define IDSNVID_DF_CMN_REDIR_SCRUB_CTRL   (0x003F) //Redirect scrubber control
#endif

#ifndef IDSNVID_DF_CMN_SYNC_FLOOD_PROP
  #define IDSNVID_DF_CMN_SYNC_FLOOD_PROP   (0x0040) //Disable DF sync flood propagation
#endif

#ifndef IDSNVID_DF_CMN_GMI_ENCRYPTION
  #define IDSNVID_DF_CMN_GMI_ENCRYPTION   (0x0041) //GMI encryption control
#endif

#ifndef IDSNVID_DF_CMN_X_GMI_ENCRYPTION
  #define IDSNVID_DF_CMN_X_GMI_ENCRYPTION   (0x0042) //xGMI encryption control
#endif

#ifndef IDSNVID_DF_CMN_CC6_MEM_ENCRYPTION
  #define IDSNVID_DF_CMN_CC6_MEM_ENCRYPTION   (0x0043) //CC6 memory region encryption
#endif

#ifndef IDSNVID_DF_CMN_CC6_ALLOCATION_SCHEME
  #define IDSNVID_DF_CMN_CC6_ALLOCATION_SCHEME   (0x0044) //Location of private memory regions
#endif

#ifndef IDSNVID_DF_CMN_SYS_PROBE_FILTER
  #define IDSNVID_DF_CMN_SYS_PROBE_FILTER   (0x0045) //System probe filter
#endif

#ifndef IDSNVID_DF_CMN_MEM_INTLV
  #define IDSNVID_DF_CMN_MEM_INTLV   (0x0046) //Memory interleaving
#endif

#ifndef IDSNVID_DF_CMN_MEM_INTLV_SIZE
  #define IDSNVID_DF_CMN_MEM_INTLV_SIZE   (0x0047) //Memory interleaving size
#endif

#ifndef IDSNVID_DF_CMN_CHNL_INTLV_HASH
  #define IDSNVID_DF_CMN_CHNL_INTLV_HASH   (0x0048) //Channel interleaving hash
#endif

#ifndef IDSNVID_DF_CMN_CSTATE_CTRL
  #define IDSNVID_DF_CMN_CSTATE_CTRL   (0x0049) //DF C-state control
#endif

#ifndef IDSNVID_DF_CMNX_GMI_DLWM_CTRL
  #define IDSNVID_DF_CMNX_GMI_DLWM_CTRL   (0x004A) //xGMI DLWM control
#endif

#ifndef IDSNVID_DF_CMN_FREEZE_QUEUE_ERROR
  #define IDSNVID_DF_CMN_FREEZE_QUEUE_ERROR   (0x004B) //Freeze DF module queues on error
#endif

#ifndef IDSNVID_CMN_MEM_TIMING_LEGAL_DISCLAIMER
  #define IDSNVID_CMN_MEM_TIMING_LEGAL_DISCLAIMER   (0x004C) //DRAM Timing Configuration Legal Disclaimer
#endif

#ifndef IDSNVID_CMN_MEM_TIMING_LEGAL_DISCLAIMER1
  #define IDSNVID_CMN_MEM_TIMING_LEGAL_DISCLAIMER1   (0x004D) //DRAM Timing Configuration Legal Disclaimer 1
#endif

#ifndef IDSNVID_CMN_MEM_OVERCLOCK_DDR4
  #define IDSNVID_CMN_MEM_OVERCLOCK_DDR4   (0x004E) //Overclock
#endif

#ifndef IDSNVID_CMN_MEM_SPEED_DDR4
  #define IDSNVID_CMN_MEM_SPEED_DDR4   (0x004F) //Memory Clock Speed
#endif

#ifndef IDSNVID_CMN_MEM_TIMING_TCL_DDR4
  #define IDSNVID_CMN_MEM_TIMING_TCL_DDR4   (0x0050) //Tcl
#endif

#ifndef IDSNVID_CMN_MEM_TIMING_TRCDRD_DDR4
  #define IDSNVID_CMN_MEM_TIMING_TRCDRD_DDR4   (0x0051) //Trcdrd
#endif

#ifndef IDSNVID_CMN_MEM_TIMING_TRCDWR_DDR4
  #define IDSNVID_CMN_MEM_TIMING_TRCDWR_DDR4   (0x0052) //Trcdwr
#endif

#ifndef IDSNVID_CMN_MEM_TIMING_TRP_DDR4
  #define IDSNVID_CMN_MEM_TIMING_TRP_DDR4   (0x0053) //Trp
#endif

#ifndef IDSNVID_CMN_MEM_TIMING_TRAS_DDR4
  #define IDSNVID_CMN_MEM_TIMING_TRAS_DDR4   (0x0054) //Tras
#endif

#ifndef IDSNVID_CMN_MEM_TIMING_TRC_CTRL_DDR4
  #define IDSNVID_CMN_MEM_TIMING_TRC_CTRL_DDR4   (0x0055) //Trc Ctrl
#endif

#ifndef IDSNVID_CMN_MEM_TIMING_TRC_DDR4
  #define IDSNVID_CMN_MEM_TIMING_TRC_DDR4   (0x0056) //Trc
#endif

#ifndef IDSNVID_CMN_MEM_TIMING_TRRD_S_DDR4
  #define IDSNVID_CMN_MEM_TIMING_TRRD_S_DDR4   (0x0057) //TrrdS
#endif

#ifndef IDSNVID_CMN_MEM_TIMING_TRRD_L_DDR4
  #define IDSNVID_CMN_MEM_TIMING_TRRD_L_DDR4   (0x0058) //TrrdL
#endif

#ifndef IDSNVID_CMN_MEM_TIMING_TFAW_CTRL_DDR4
  #define IDSNVID_CMN_MEM_TIMING_TFAW_CTRL_DDR4   (0x0059) //Tfaw Ctrl
#endif

#ifndef IDSNVID_CMN_MEM_TIMING_TFAW_DDR4
  #define IDSNVID_CMN_MEM_TIMING_TFAW_DDR4   (0x005A) //Tfaw
#endif

#ifndef IDSNVID_CMN_MEM_TIMING_TWTR_S_DDR4
  #define IDSNVID_CMN_MEM_TIMING_TWTR_S_DDR4   (0x005B) //TwtrS
#endif

#ifndef IDSNVID_CMN_MEM_TIMING_TWTR_L_DDR4
  #define IDSNVID_CMN_MEM_TIMING_TWTR_L_DDR4   (0x005C) //TwtrL
#endif

#ifndef IDSNVID_CMN_MEM_TIMING_TWR_CTRL_DDR4
  #define IDSNVID_CMN_MEM_TIMING_TWR_CTRL_DDR4   (0x005D) //Twr Ctrl
#endif

#ifndef IDSNVID_CMN_MEM_TIMING_TWR_DDR4
  #define IDSNVID_CMN_MEM_TIMING_TWR_DDR4   (0x005E) //Twr
#endif

#ifndef IDSNVID_CMN_MEM_TIMING_TRCPAGE_CTRL_DDR4
  #define IDSNVID_CMN_MEM_TIMING_TRCPAGE_CTRL_DDR4   (0x005F) //Trcpage Ctrl
#endif

#ifndef IDSNVID_CMN_MEM_TIMING_TRCPAGE_DDR4
  #define IDSNVID_CMN_MEM_TIMING_TRCPAGE_DDR4   (0x0060) //Trcpage
#endif

#ifndef IDSNVID_CMN_MEM_TIMING_TRDRD_SC_L_CTRL_DDR4
  #define IDSNVID_CMN_MEM_TIMING_TRDRD_SC_L_CTRL_DDR4   (0x0061) //TrdrdScL Ctrl
#endif

#ifndef IDSNVID_CMN_MEM_TIMING_TRDRD_SC_L_DDR4
  #define IDSNVID_CMN_MEM_TIMING_TRDRD_SC_L_DDR4   (0x0062) //TrdrdScL
#endif

#ifndef IDSNVID_CMN_MEM_TIMING_TWRWR_SC_L_CTRL_DDR4
  #define IDSNVID_CMN_MEM_TIMING_TWRWR_SC_L_CTRL_DDR4   (0x0063) //TwrwrScL Ctrl
#endif

#ifndef IDSNVID_CMN_MEM_TIMING_TWRWR_SC_L_DDR4
  #define IDSNVID_CMN_MEM_TIMING_TWRWR_SC_L_DDR4   (0x0064) //TwrwrScL
#endif

#ifndef IDSNVID_CMN_MEM_TIMING_TRFC_CTRL_DDR4
  #define IDSNVID_CMN_MEM_TIMING_TRFC_CTRL_DDR4   (0x0065) //Trfc Ctrl
#endif

#ifndef IDSNVID_CMN_MEM_TIMING_TRFC_DDR4
  #define IDSNVID_CMN_MEM_TIMING_TRFC_DDR4   (0x0066) //Trfc
#endif

#ifndef IDSNVID_CMN_MEM_TIMING_TRFC2_CTRL_DDR4
  #define IDSNVID_CMN_MEM_TIMING_TRFC2_CTRL_DDR4   (0x0067) //Trfc2 Ctrl
#endif

#ifndef IDSNVID_CMN_MEM_TIMING_TRFC2_DDR4
  #define IDSNVID_CMN_MEM_TIMING_TRFC2_DDR4   (0x0068) //Trfc2
#endif

#ifndef IDSNVID_CMN_MEM_TIMING_TRFC4_CTRL_DDR4
  #define IDSNVID_CMN_MEM_TIMING_TRFC4_CTRL_DDR4   (0x0069) //Trfc4 Ctrl
#endif

#ifndef IDSNVID_CMN_MEM_TIMING_TRFC4_DDR4
  #define IDSNVID_CMN_MEM_TIMING_TRFC4_DDR4   (0x006A) //Trfc4
#endif

#ifndef IDSNVID_CMN_MEM_OVERCLOCK_FAIL_CNT
  #define IDSNVID_CMN_MEM_OVERCLOCK_FAIL_CNT   (0x006B) //Fail_CNT
#endif

#ifndef IDSNVID_CMN_MEM_CTRLLER_PROC_ODT_DDR4
  #define IDSNVID_CMN_MEM_CTRLLER_PROC_ODT_DDR4   (0x006C) //ProcODT
#endif

#ifndef IDSNVID_CMN_MEM_TIMING_TCWL_DDR4
  #define IDSNVID_CMN_MEM_TIMING_TCWL_DDR4   (0x006D) //Tcwl
#endif

#ifndef IDSNVID_CMN_MEM_TIMING_TRTP_DDR4
  #define IDSNVID_CMN_MEM_TIMING_TRTP_DDR4   (0x006E) //Trtp
#endif

#ifndef IDSNVID_CMN_MEM_TIMING_TCKE_DDR4
  #define IDSNVID_CMN_MEM_TIMING_TCKE_DDR4   (0x006F) //Tcke
#endif

#ifndef IDSNVID_CMN_MEM_TIMING_TRDRD_SC_DDR4
  #define IDSNVID_CMN_MEM_TIMING_TRDRD_SC_DDR4   (0x0070) //TrdrdSc
#endif

#ifndef IDSNVID_CMN_MEM_TIMING_TRDRD_SD_DDR4
  #define IDSNVID_CMN_MEM_TIMING_TRDRD_SD_DDR4   (0x0071) //TrdrdSd
#endif

#ifndef IDSNVID_CMN_MEM_TIMING_TRDRD_DD_DDR4
  #define IDSNVID_CMN_MEM_TIMING_TRDRD_DD_DDR4   (0x0072) //TrdrdDd
#endif

#ifndef IDSNVID_CMN_MEM_TIMING_TWRWR_SC_DDR4
  #define IDSNVID_CMN_MEM_TIMING_TWRWR_SC_DDR4   (0x0073) //TwrwrSc
#endif

#ifndef IDSNVID_CMN_MEM_TIMING_TWRWR_SD_DDR4
  #define IDSNVID_CMN_MEM_TIMING_TWRWR_SD_DDR4   (0x0074) //TwrwrSd
#endif

#ifndef IDSNVID_CMN_MEM_TIMING_TWRWR_DD_DDR4
  #define IDSNVID_CMN_MEM_TIMING_TWRWR_DD_DDR4   (0x0075) //TwrwrDd
#endif

#ifndef IDSNVID_CMN_MEM_TIMING_TRDWR_DDR4
  #define IDSNVID_CMN_MEM_TIMING_TRDWR_DDR4   (0x0076) //Trdwr
#endif

#ifndef IDSNVID_CMN_MEM_TIMING_TWRRD_DDR4
  #define IDSNVID_CMN_MEM_TIMING_TWRRD_DDR4   (0x0077) //Twrrd
#endif

#ifndef IDSNVID_CMN_MEM_CTRLLER2_T_MODE_DDR4
  #define IDSNVID_CMN_MEM_CTRLLER2_T_MODE_DDR4   (0x0078) //Cmd2T
#endif

#ifndef IDSNVID_CMN_MEM_GEAR_DOWN_MODE_DDR4
  #define IDSNVID_CMN_MEM_GEAR_DOWN_MODE_DDR4   (0x0079) //Gear Down Mode
#endif

#ifndef IDSNVID_CMN_MEM_DATA_MASK_DDR4
  #define IDSNVID_CMN_MEM_DATA_MASK_DDR4   (0x007A) //Data Mask
#endif

#ifndef IDSNVID_CMN_MEM_CTRLLER_PWR_DN_EN_DDR4
  #define IDSNVID_CMN_MEM_CTRLLER_PWR_DN_EN_DDR4   (0x007B) //Power Down Enable
#endif

#ifndef IDSNVID_CMN_MEM_CAD_BUS_TIMING_CTL_DDR4
  #define IDSNVID_CMN_MEM_CAD_BUS_TIMING_CTL_DDR4   (0x007C) //CAD Bus Timing User Controls
#endif

#ifndef IDSNVID_CMN_MEM_ADDR_CMD_SETUP_DDR4
  #define IDSNVID_CMN_MEM_ADDR_CMD_SETUP_DDR4   (0x007D) //AddrCmdSetup
#endif

#ifndef IDSNVID_CMN_MEM_CS_ODT_SETUP_DDR4
  #define IDSNVID_CMN_MEM_CS_ODT_SETUP_DDR4   (0x007E) //CsOdtSetup
#endif

#ifndef IDSNVID_CMN_MEM_CKE_SETUP_DDR4
  #define IDSNVID_CMN_MEM_CKE_SETUP_DDR4   (0x007F) //CkeSetup
#endif

#ifndef IDSNVID_CMN_MEM_CAD_BUS_DRV_STREN_CTL_DDR4
  #define IDSNVID_CMN_MEM_CAD_BUS_DRV_STREN_CTL_DDR4   (0x0080) //CAD Bus Drive Strength User Controls
#endif

#ifndef IDSNVID_CMN_MEM_CAD_BUS_CLK_DRV_STREN_DDR4
  #define IDSNVID_CMN_MEM_CAD_BUS_CLK_DRV_STREN_DDR4   (0x0081) //ClkDrvStren
#endif

#ifndef IDSNVID_CMN_MEM_CAD_BUS_ADDR_CMD_DRV_STREN_DDR4
  #define IDSNVID_CMN_MEM_CAD_BUS_ADDR_CMD_DRV_STREN_DDR4   (0x0082) //AddrCmdDrvStren
#endif

#ifndef IDSNVID_CMN_MEM_CAD_BUS_CS_ODT_DRV_STREN_DDR4
  #define IDSNVID_CMN_MEM_CAD_BUS_CS_ODT_DRV_STREN_DDR4   (0x0083) //CsOdtDrvStren
#endif

#ifndef IDSNVID_CMN_MEM_CAD_BUS_CKE_DRV_STREN_DDR4
  #define IDSNVID_CMN_MEM_CAD_BUS_CKE_DRV_STREN_DDR4   (0x0084) //CkeDrvStren
#endif

#ifndef IDSNVID_CMN_MEM_DATA_BUS_CONFIG_CTL_DDR4
  #define IDSNVID_CMN_MEM_DATA_BUS_CONFIG_CTL_DDR4   (0x0085) //Data Bus Configuration User Controls
#endif

#ifndef IDSNVID_CMN_MEM_CTRLLER_RTT_NOM_DDR4
  #define IDSNVID_CMN_MEM_CTRLLER_RTT_NOM_DDR4   (0x0086) //RttNom
#endif

#ifndef IDSNVID_CMN_MEM_CTRLLER_RTT_WR_DDR4
  #define IDSNVID_CMN_MEM_CTRLLER_RTT_WR_DDR4   (0x0087) //RttWr
#endif

#ifndef IDSNVID_CMN_MEM_CTRLLER_RTT_PARK_DDR4
  #define IDSNVID_CMN_MEM_CTRLLER_RTT_PARK_DDR4   (0x0088) //RttPark
#endif

#ifndef IDSNVID_CMN_MEM_DATA_POISONING_DDR4
  #define IDSNVID_CMN_MEM_DATA_POISONING_DDR4   (0x0089) //Data Poisoning
#endif

#ifndef IDSNVID_CMN_MEM_CTRLLER_DRAM_ECC_SYMBOL_SIZE_DDR4
  #define IDSNVID_CMN_MEM_CTRLLER_DRAM_ECC_SYMBOL_SIZE_DDR4   (0x008A) //DRAM ECC Symbol Size
#endif

#ifndef IDSNVID_CMN_MEM_CTRLLER_DRAM_ECC_EN_DDR4
  #define IDSNVID_CMN_MEM_CTRLLER_DRAM_ECC_EN_DDR4   (0x008B) //DRAM ECC Enable
#endif

#ifndef IDSNVID_CMN_MEM_TSME_DDR4
  #define IDSNVID_CMN_MEM_TSME_DDR4   (0x008C) //TSME
#endif

#ifndef IDSNVID_CMN_MEM_MAPPING_BANK_INTERLEAVE_DDR4
  #define IDSNVID_CMN_MEM_MAPPING_BANK_INTERLEAVE_DDR4   (0x008D) //Chipselect Interleaving
#endif

#ifndef IDSNVID_CMN_MEM_CTRLLER_BANK_GROUP_SWAP_DDR4
  #define IDSNVID_CMN_MEM_CTRLLER_BANK_GROUP_SWAP_DDR4   (0x008E) //BankGroupSwap
#endif

#ifndef IDSNVID_CMN_MEM_CTRLLER_BANK_GROUP_SWAP_ALT_DDR4
  #define IDSNVID_CMN_MEM_CTRLLER_BANK_GROUP_SWAP_ALT_DDR4   (0x008F) //BankGroupSwapAlt
#endif

#ifndef IDSNVID_CMN_MEM_ADDRESS_HASH_BANK_DDR4
  #define IDSNVID_CMN_MEM_ADDRESS_HASH_BANK_DDR4   (0x0090) //Address Hash Bank
#endif

#ifndef IDSNVID_CMN_MEM_ADDRESS_HASH_CS_DDR4
  #define IDSNVID_CMN_MEM_ADDRESS_HASH_CS_DDR4   (0x0091) //Address Hash CS
#endif

#ifndef IDSNVID_CMN_MEM_MBIST_EN
  #define IDSNVID_CMN_MEM_MBIST_EN   (0x0092) //MBIST Enable
#endif

#ifndef IDSNVID_CMN_MEM_MBIST_SUB_TEST
  #define IDSNVID_CMN_MEM_MBIST_SUB_TEST   (0x0093) //MBIST Test Mode
#endif

#ifndef IDSNVID_CMN_MEM_MBIST_AGGRESSORS
  #define IDSNVID_CMN_MEM_MBIST_AGGRESSORS   (0x0094) //MBIST Aggressors
#endif

#ifndef IDSNVID_CMN_MEM_MBIST_PER_BIT_SLAVE_DIE_REPORTING
  #define IDSNVID_CMN_MEM_MBIST_PER_BIT_SLAVE_DIE_REPORTING   (0x0095) //MBIST Per Bit Slave Die Reporting
#endif

#ifndef IDSNVID_CMN_GNB_SMU_SYSTEM_CONFIG
  #define IDSNVID_CMN_GNB_SMU_SYSTEM_CONFIG   (0x0096) //System Configuration
#endif

#ifndef IDSNVID_DBG_GNB_AUDIO_I_OS
  #define IDSNVID_DBG_GNB_AUDIO_I_OS   (0x0097) //Audio IOs
#endif

#ifndef IDSNVID_CMN_SYSTEM_TEMPERATURE_TRACKING
  #define IDSNVID_CMN_SYSTEM_TEMPERATURE_TRACKING   (0x0098) //System Temperature Tracking
#endif

#ifndef IDSNVID_CMN_GNB_GFXI_GPU_CONTROL
  #define IDSNVID_CMN_GNB_GFXI_GPU_CONTROL   (0x0099) //Integrated Graphics Controller
#endif

#ifndef IDSNVID_CMN_GNB_GFX_UMA_MODE
  #define IDSNVID_CMN_GNB_GFX_UMA_MODE   (0x009A) //UMA Mode
#endif

#ifndef IDSNVID_CMN_GNB_GFX_UMA_VERSION
  #define IDSNVID_CMN_GNB_GFX_UMA_VERSION   (0x009B) //UMA Version
#endif

#ifndef IDSNVID_CMN_GNB_GFX_DISPLAY_RESOLUTION
  #define IDSNVID_CMN_GNB_GFX_DISPLAY_RESOLUTION   (0x009C) //Display Resulotuon
#endif

#ifndef IDSNVID_CMN_GNB_GFX_UMA_FRAME_BUFFER_SIZE
  #define IDSNVID_CMN_GNB_GFX_UMA_FRAME_BUFFER_SIZE   (0x009D) //UMA Frame buffer Size
#endif

#ifndef IDSNVID_DF_CMN_UMA_ABOVE4_G
  #define IDSNVID_DF_CMN_UMA_ABOVE4_G   (0x009E) //UMA Above 4G
#endif

#ifndef IDSNVID_CMN_GNB_GFX_NB_AZALIA
  #define IDSNVID_CMN_GNB_GFX_NB_AZALIA   (0x009F) //NB Azalia
#endif

#ifndef IDSNVID_CMN_GNB_NB_IOMMU
  #define IDSNVID_CMN_GNB_NB_IOMMU   (0x00A0) //IOMMU
#endif

#ifndef IDSNVID_CMN_GNB_PCIE_PSPP_POLICY
  #define IDSNVID_CMN_GNB_PCIE_PSPP_POLICY   (0x00A1) //PSPP Policy
#endif

#ifndef IDSNVID_DBG_FAN_CTL
  #define IDSNVID_DBG_FAN_CTL   (0x00A2) //Fan Control
#endif

#ifndef IDSNVID_DBG_FORCE_PWM_CTL
  #define IDSNVID_DBG_FORCE_PWM_CTL   (0x00A3) //Force PWM Control
#endif

#ifndef IDSNVID_DBG_FORCE_PWM
  #define IDSNVID_DBG_FORCE_PWM   (0x00A4) //Force PWM
#endif

#ifndef IDSNVID_DBG_FAN_TABLE_CTL
  #define IDSNVID_DBG_FAN_TABLE_CTL   (0x00A5) //Fan Table Control
#endif

#ifndef IDSNVID_DBG_FAN_TABLE_TEMP_LOW
  #define IDSNVID_DBG_FAN_TABLE_TEMP_LOW   (0x00A6) //Low Temperature
#endif

#ifndef IDSNVID_DBG_FAN_TABLE_TEMP_MED
  #define IDSNVID_DBG_FAN_TABLE_TEMP_MED   (0x00A7) //Medium Temperature
#endif

#ifndef IDSNVID_DBG_FAN_TABLE_TEMP_HIGH
  #define IDSNVID_DBG_FAN_TABLE_TEMP_HIGH   (0x00A8) //High Temperature
#endif

#ifndef IDSNVID_DBG_FAN_TABLE_TEMP_CRITICAL
  #define IDSNVID_DBG_FAN_TABLE_TEMP_CRITICAL   (0x00A9) //Critical Temperature
#endif

#ifndef IDSNVID_DBG_FAN_TABLE_T_PWM_LOW
  #define IDSNVID_DBG_FAN_TABLE_T_PWM_LOW   (0x00AA) //Low Pwm
#endif

#ifndef IDSNVID_DBG_FAN_TABLE_PWM_MED
  #define IDSNVID_DBG_FAN_TABLE_PWM_MED   (0x00AB) //Medium Pwm
#endif

#ifndef IDSNVID_DBG_FAN_TABLE_PWM_HIGH
  #define IDSNVID_DBG_FAN_TABLE_PWM_HIGH   (0x00AC) //High Pwm
#endif

#ifndef IDSNVID_DBG_FAN_TABLE_HYST
  #define IDSNVID_DBG_FAN_TABLE_HYST   (0x00AD) //Temperature Hysteresis
#endif

#ifndef IDSNVID_DBG_FAN_TABLE_PWM_FREQ
  #define IDSNVID_DBG_FAN_TABLE_PWM_FREQ   (0x00AE) //Pwm Frequency
#endif

#ifndef IDSNVID_DBG_FAN_POLARITY
  #define IDSNVID_DBG_FAN_POLARITY   (0x00AF) //Fan Polarity
#endif

#ifndef IDSNVID_CMN_FCH_SATA_ENABLE
  #define IDSNVID_CMN_FCH_SATA_ENABLE   (0x00B0) //SATA Controller
#endif

#ifndef IDSNVID_CMN_FCH_SATA_CLASS
  #define IDSNVID_CMN_FCH_SATA_CLASS   (0x00B1) //SATA Mode
#endif

#ifndef IDSNVID_CMN_FCH_SATA_RAS_SUPPORT
  #define IDSNVID_CMN_FCH_SATA_RAS_SUPPORT   (0x00B2) //Sata RAS Support
#endif

#ifndef IDSNVID_CMN_FCH_SATA_AHCI_DIS_PREFETCH_FUNCTION
  #define IDSNVID_CMN_FCH_SATA_AHCI_DIS_PREFETCH_FUNCTION   (0x00B3) //Sata Disabled AHCI Prefetch Function
#endif

#ifndef IDSNVID_DBG_FCH_SATA_AGGRESIVE_DEV_SLP_P0
  #define IDSNVID_DBG_FCH_SATA_AGGRESIVE_DEV_SLP_P0   (0x00B4) //Aggresive SATA Device Sleep Port 0
#endif

#ifndef IDSNVID_DBG_FCH_SATA_AGGRESIVE_DEV_SLP_P1
  #define IDSNVID_DBG_FCH_SATA_AGGRESIVE_DEV_SLP_P1   (0x00B5) //Aggresive SATA Device Sleep Port 1
#endif

#ifndef IDSNVID_CMN_FCH_USB_XHC_I0_ENABLE
  #define IDSNVID_CMN_FCH_USB_XHC_I0_ENABLE   (0x00B6) //XHCI0 controller enable
#endif

#ifndef IDSNVID_CMN_FCH_USB_XHC_I1_ENABLE
  #define IDSNVID_CMN_FCH_USB_XHC_I1_ENABLE   (0x00B7) //XHCI1 controller enable
#endif

#ifndef IDSNVID_CMN_FCH_SYSTEM_PWR_FAIL_SHADOW
  #define IDSNVID_CMN_FCH_SYSTEM_PWR_FAIL_SHADOW   (0x00B8) //Ac Loss Control
#endif

#ifndef IDSNVID_CMN_FCH_I2_C0_CONFIG
  #define IDSNVID_CMN_FCH_I2_C0_CONFIG   (0x00B9) //I2C 0 Enable
#endif

#ifndef IDSNVID_CMN_FCH_I2_C1_CONFIG
  #define IDSNVID_CMN_FCH_I2_C1_CONFIG   (0x00BA) //I2C 1 Enable
#endif

#ifndef IDSNVID_CMN_FCH_I2_C2_CONFIG
  #define IDSNVID_CMN_FCH_I2_C2_CONFIG   (0x00BB) //I2C 2 Enable
#endif

#ifndef IDSNVID_CMN_FCH_I2_C3_CONFIG
  #define IDSNVID_CMN_FCH_I2_C3_CONFIG   (0x00BC) //I2C 3 Enable
#endif

#ifndef IDSNVID_CMN_FCH_I2_C4_CONFIG
  #define IDSNVID_CMN_FCH_I2_C4_CONFIG   (0x00BD) //I2C 4 Enable
#endif

#ifndef IDSNVID_CMN_FCH_I2_C5_CONFIG
  #define IDSNVID_CMN_FCH_I2_C5_CONFIG   (0x00BE) //I2C 5 Enable
#endif

#ifndef IDSNVID_CMN_FCH_UART0_CONFIG
  #define IDSNVID_CMN_FCH_UART0_CONFIG   (0x00BF) //Uart 0 Enable
#endif

#ifndef IDSNVID_CMN_FCH_UART0_LEGACY_CONFIG
  #define IDSNVID_CMN_FCH_UART0_LEGACY_CONFIG   (0x00C0) //Uart 0 Legacy Options
#endif

#ifndef IDSNVID_CMN_FCH_UART1_CONFIG
  #define IDSNVID_CMN_FCH_UART1_CONFIG   (0x00C1) //Uart 1 Enable
#endif

#ifndef IDSNVID_CMN_FCH_UART1_LEGACY_CONFIG
  #define IDSNVID_CMN_FCH_UART1_LEGACY_CONFIG   (0x00C2) //Uart 1 Legacy Options
#endif

#ifndef IDSNVID_CMN_FCH_UART2_CONFIG
  #define IDSNVID_CMN_FCH_UART2_CONFIG   (0x00C3) //Uart 2 Enable (no HW FC)
#endif

#ifndef IDSNVID_CMN_FCH_UART2_LEGACY_CONFIG
  #define IDSNVID_CMN_FCH_UART2_LEGACY_CONFIG   (0x00C4) //Uart 2 Legacy Options
#endif

#ifndef IDSNVID_CMN_FCH_UART3_CONFIG
  #define IDSNVID_CMN_FCH_UART3_CONFIG   (0x00C5) //Uart 3 Enable (no HW FC)
#endif

#ifndef IDSNVID_CMN_FCH_UART3_LEGACY_CONFIG
  #define IDSNVID_CMN_FCH_UART3_LEGACY_CONFIG   (0x00C6) //Uart 3 Legacy Options
#endif

#ifndef IDSNVID_CMN_FCH_ESPI_CONFIG
  #define IDSNVID_CMN_FCH_ESPI_CONFIG   (0x00C7) //ESPI Enable
#endif

#ifndef IDSNVID_CMN_FCH_XGBE0_ENABLE
  #define IDSNVID_CMN_FCH_XGBE0_ENABLE   (0x00C8) //XGBE0 enable
#endif

#ifndef IDSNVID_CMN_FCH_XGBE1_ENABLE
  #define IDSNVID_CMN_FCH_XGBE1_ENABLE   (0x00C9) //XGBE1 enable
#endif

#ifndef IDSNVID_DBG_FCH_EMMC_ENABLE
  #define IDSNVID_DBG_FCH_EMMC_ENABLE   (0x00CA) //eMMC/SD Configure
#endif

#ifndef IDSNVID_DBG_FCH_EMMC_DRIVER_TYPE
  #define IDSNVID_DBG_FCH_EMMC_DRIVER_TYPE   (0x00CB) //Driver Type
#endif

#ifndef IDSNVID_DBG_FCH_EMMC_D3_SUPPORT
  #define IDSNVID_DBG_FCH_EMMC_D3_SUPPORT   (0x00CC) //D3 Cold Support
#endif

#ifndef IDSNVID_DBG_FCH_EMMC_BOOT
  #define IDSNVID_DBG_FCH_EMMC_BOOT   (0x00CD) //eMMC Boot
#endif

#ifndef IDSNVID_CMN_FCH_LPC_CLOCK_RUN_EN
  #define IDSNVID_CMN_FCH_LPC_CLOCK_RUN_EN   (0x00CE) //LPC Clock Run control
#endif

#ifndef IDSNVID_CMN_TOGGLE_ALL_PWR_GOOD_ON_CF9
  #define IDSNVID_CMN_TOGGLE_ALL_PWR_GOOD_ON_CF9   (0x00CF) //Toggle All PwrGood On Cf9
#endif

#ifndef IDSNVID_CMN_PT_SATA_CLASS
  #define IDSNVID_CMN_PT_SATA_CLASS   (0x00D0) //PT SATA Mode
#endif

#ifndef IDSNVID_DBG_PT_SATA_AGGRESIVE_DEV_SLP_P0
  #define IDSNVID_DBG_PT_SATA_AGGRESIVE_DEV_SLP_P0   (0x00D1) //PT Aggresive SATA Device Sleep Port 0
#endif

#ifndef IDSNVID_DBG_PT_SATA_AGGRESIVE_DEV_SLP_P1
  #define IDSNVID_DBG_PT_SATA_AGGRESIVE_DEV_SLP_P1   (0x00D2) //PT Aggresive SATA Device Sleep Port 1
#endif

#ifndef IDSNVID_CMN_PT_SATA_PORT0_ENABLE
  #define IDSNVID_CMN_PT_SATA_PORT0_ENABLE   (0x00D3) //PT SATA Port 0 Enable
#endif

#ifndef IDSNVID_CMN_PT_SATA_PORT1_ENABLE
  #define IDSNVID_CMN_PT_SATA_PORT1_ENABLE   (0x00D4) //PT SATA Port 1 Enable
#endif

#ifndef IDSNVID_CMN_PT_SATA_PORT2_ENABLE
  #define IDSNVID_CMN_PT_SATA_PORT2_ENABLE   (0x00D5) //PT SATA Port 2 Enable
#endif

#ifndef IDSNVID_CMN_PT_SATA_PORT3_ENABLE
  #define IDSNVID_CMN_PT_SATA_PORT3_ENABLE   (0x00D6) //PT SATA Port 3 Enable
#endif

#ifndef IDSNVID_CMN_PT_SATA_PORT4_ENABLE
  #define IDSNVID_CMN_PT_SATA_PORT4_ENABLE   (0x00D7) //PT SATA Port 4 Enable
#endif

#ifndef IDSNVID_CMN_PT_SATA_PORT5_ENABLE
  #define IDSNVID_CMN_PT_SATA_PORT5_ENABLE   (0x00D8) //PT SATA Port 5 Enable
#endif

#ifndef IDSNVID_CMN_PT_SATA_PORT6_ENABLE
  #define IDSNVID_CMN_PT_SATA_PORT6_ENABLE   (0x00D9) //PT SATA Port 6 Enable
#endif

#ifndef IDSNVID_CMN_PT_SATA_PORT7_ENABLE
  #define IDSNVID_CMN_PT_SATA_PORT7_ENABLE   (0x00DA) //PT SATA Port 7 Enable
#endif

#ifndef IDSNVID_DBG_PT_XHCI_GEN1
  #define IDSNVID_DBG_PT_XHCI_GEN1   (0x00DB) //PT XHCI GEN1
#endif

#ifndef IDSNVID_DBG_PT_XHCI_GEN2
  #define IDSNVID_DBG_PT_XHCI_GEN2   (0x00DC) //PT XHCI GEN2
#endif

#ifndef IDSNVID_DBG_PT_USB_EQUALIZATION4
  #define IDSNVID_DBG_PT_USB_EQUALIZATION4   (0x00DD) //PT USB Equalization4
#endif

#ifndef IDSNVID_DBG_PT_USB_REDRIVER
  #define IDSNVID_DBG_PT_USB_REDRIVER   (0x00DE) //PT USB Redriver
#endif

#ifndef IDSNVID_DBG_PT_USB31_P0
  #define IDSNVID_DBG_PT_USB31_P0   (0x00DF) //PT USB31 PORT0
#endif

#ifndef IDSNVID_DBG_PT_USB31_P1
  #define IDSNVID_DBG_PT_USB31_P1   (0x00E0) //PT USB31 PORT1
#endif

#ifndef IDSNVID_DBG_PT_USB30_P0
  #define IDSNVID_DBG_PT_USB30_P0   (0x00E1) //PT USB30 PORT0
#endif

#ifndef IDSNVID_DBG_PT_USB30_P1
  #define IDSNVID_DBG_PT_USB30_P1   (0x00E2) //PT USB30 PORT1
#endif

#ifndef IDSNVID_DBG_PT_USB30_P2
  #define IDSNVID_DBG_PT_USB30_P2   (0x00E3) //PT USB30 PORT2
#endif

#ifndef IDSNVID_DBG_PT_USB30_P3
  #define IDSNVID_DBG_PT_USB30_P3   (0x00E4) //PT USB30 PORT3
#endif

#ifndef IDSNVID_DBG_PT_USB30_P4
  #define IDSNVID_DBG_PT_USB30_P4   (0x00E5) //PT USB30 PORT4
#endif

#ifndef IDSNVID_DBG_PT_USB30_P5
  #define IDSNVID_DBG_PT_USB30_P5   (0x00E6) //PT USB30 PORT5
#endif

#ifndef IDSNVID_DBG_PT_USB20_P0
  #define IDSNVID_DBG_PT_USB20_P0   (0x00E7) //PT USB20 PORT0
#endif

#ifndef IDSNVID_DBG_PT_USB20_P1
  #define IDSNVID_DBG_PT_USB20_P1   (0x00E8) //PT USB20 PORT1
#endif

#ifndef IDSNVID_DBG_PT_USB20_P2
  #define IDSNVID_DBG_PT_USB20_P2   (0x00E9) //PT USB20 PORT2
#endif

#ifndef IDSNVID_DBG_PT_USB20_P3
  #define IDSNVID_DBG_PT_USB20_P3   (0x00EA) //PT USB20 PORT3
#endif

#ifndef IDSNVID_DBG_PT_USB20_P4
  #define IDSNVID_DBG_PT_USB20_P4   (0x00EB) //PT USB20 PORT4
#endif

#ifndef IDSNVID_DBG_PT_USB20_P5
  #define IDSNVID_DBG_PT_USB20_P5   (0x00EC) //PT USB20 PORT5
#endif

#ifndef IDSNVID_DBG_PT_PROM2_USB31_P0
  #define IDSNVID_DBG_PT_PROM2_USB31_P0   (0x00ED) //PT USB31 PORT0
#endif

#ifndef IDSNVID_DBG_PT_PROM2_USB31_P1
  #define IDSNVID_DBG_PT_PROM2_USB31_P1   (0x00EE) //PT USB31 PORT1
#endif

#ifndef IDSNVID_DBG_PT_PROM2_USB30_P0
  #define IDSNVID_DBG_PT_PROM2_USB30_P0   (0x00EF) //PT USB30 PORT0
#endif

#ifndef IDSNVID_DBG_PT_PROM2_USB30_P1
  #define IDSNVID_DBG_PT_PROM2_USB30_P1   (0x00F0) //PT USB30 PORT1
#endif

#ifndef IDSNVID_DBG_PT_PROM2_USB20_P0
  #define IDSNVID_DBG_PT_PROM2_USB20_P0   (0x00F1) //PT USB20 PORT0
#endif

#ifndef IDSNVID_DBG_PT_PROM2_USB20_P1
  #define IDSNVID_DBG_PT_PROM2_USB20_P1   (0x00F2) //PT USB20 PORT1
#endif

#ifndef IDSNVID_DBG_PT_PROM2_USB20_P2
  #define IDSNVID_DBG_PT_PROM2_USB20_P2   (0x00F3) //PT USB20 PORT2
#endif

#ifndef IDSNVID_DBG_PT_PROM2_USB20_P3
  #define IDSNVID_DBG_PT_PROM2_USB20_P3   (0x00F4) //PT USB20 PORT3
#endif

#ifndef IDSNVID_DBG_PT_PROM2_USB20_P4
  #define IDSNVID_DBG_PT_PROM2_USB20_P4   (0x00F5) //PT USB20 PORT4
#endif

#ifndef IDSNVID_DBG_PT_PROM2_USB20_P5
  #define IDSNVID_DBG_PT_PROM2_USB20_P5   (0x00F6) //PT USB20 PORT5
#endif

#ifndef IDSNVID_DBG_PT_PROM1_USB31_P0
  #define IDSNVID_DBG_PT_PROM1_USB31_P0   (0x00F7) //PT USB31 PORT0
#endif

#ifndef IDSNVID_DBG_PT_PROM1_USB31_P1
  #define IDSNVID_DBG_PT_PROM1_USB31_P1   (0x00F8) //PT USB31 PORT1
#endif

#ifndef IDSNVID_DBG_PT_PROM1_USB30_P0
  #define IDSNVID_DBG_PT_PROM1_USB30_P0   (0x00F9) //PT USB30 PORT0
#endif

#ifndef IDSNVID_DBG_PT_PROM1_USB20_P0
  #define IDSNVID_DBG_PT_PROM1_USB20_P0   (0x00FA) //PT USB20 PORT0
#endif

#ifndef IDSNVID_DBG_PT_PROM1_USB20_P1
  #define IDSNVID_DBG_PT_PROM1_USB20_P1   (0x00FB) //PT USB20 PORT1
#endif

#ifndef IDSNVID_DBG_PT_PROM1_USB20_P2
  #define IDSNVID_DBG_PT_PROM1_USB20_P2   (0x00FC) //PT USB20 PORT2
#endif

#ifndef IDSNVID_DBG_PT_PROM1_USB20_P3
  #define IDSNVID_DBG_PT_PROM1_USB20_P3   (0x00FD) //PT USB20 PORT3
#endif

#ifndef IDSNVID_DBG_PT_PROM1_USB20_P4
  #define IDSNVID_DBG_PT_PROM1_USB20_P4   (0x00FE) //PT USB20 PORT4
#endif

#ifndef IDSNVID_DBG_PT_PROM1_USB20_P5
  #define IDSNVID_DBG_PT_PROM1_USB20_P5   (0x00FF) //PT USB20 PORT5
#endif

#ifndef IDSNVID_CMN_PT_PCIE_PORT0_ENABLE
  #define IDSNVID_CMN_PT_PCIE_PORT0_ENABLE   (0x0100) //PT PCIE Port 0 Enable
#endif

#ifndef IDSNVID_CMN_PT_PCIE_PORT1_ENABLE
  #define IDSNVID_CMN_PT_PCIE_PORT1_ENABLE   (0x0101) //PT PCIE Port 1 Enable
#endif

#ifndef IDSNVID_CMN_PT_PCIE_PORT2_ENABLE
  #define IDSNVID_CMN_PT_PCIE_PORT2_ENABLE   (0x0102) //PT PCIE Port 2 Enable
#endif

#ifndef IDSNVID_CMN_PT_PCIE_PORT3_ENABLE
  #define IDSNVID_CMN_PT_PCIE_PORT3_ENABLE   (0x0103) //PT PCIE Port 3 Enable
#endif

#ifndef IDSNVID_CMN_PT_PCIE_PORT4_ENABLE
  #define IDSNVID_CMN_PT_PCIE_PORT4_ENABLE   (0x0104) //PT PCIE Port 4 Enable
#endif

#ifndef IDSNVID_CMN_PT_PCIE_PORT5_ENABLE
  #define IDSNVID_CMN_PT_PCIE_PORT5_ENABLE   (0x0105) //PT PCIE Port 5 Enable
#endif

#ifndef IDSNVID_CMN_PT_PCIE_PORT6_ENABLE
  #define IDSNVID_CMN_PT_PCIE_PORT6_ENABLE   (0x0106) //PT PCIE Port 6 Enable
#endif

#ifndef IDSNVID_CMN_PT_PCIE_PORT7_ENABLE
  #define IDSNVID_CMN_PT_PCIE_PORT7_ENABLE   (0x0107) //PT PCIE Port 7 Enable
#endif

#ifndef IDSNVID_CMN_CPU_OPCACHE_GRAYOUT_FLAG
  #define IDSNVID_CMN_CPU_OPCACHE_GRAYOUT_FLAG   (0x0108) //Opcache grayout flag
#endif

#ifndef IDSNVID_CMN_CPU_OPCACHE_CTRL
  #define IDSNVID_CMN_CPU_OPCACHE_CTRL   (0x0109) //Opcache Control
#endif

#ifndef IDSNVID_DBG_POISON_CONSUMPTION
  #define IDSNVID_DBG_POISON_CONSUMPTION   (0x010A) //NBIO Internal Poison Consumption
#endif

#ifndef IDSNVID_DBG_RAS_CONTROL
  #define IDSNVID_DBG_RAS_CONTROL   (0x010B) //NBIO RAS Control
#endif

#ifndef IDSNVID_CMN_NBIO_PSI_DISABLE
  #define IDSNVID_CMN_NBIO_PSI_DISABLE   (0x010C) //PSI
#endif

#ifndef IDSNVID_DBG_GNB_DBG_ACS_ENABLE
  #define IDSNVID_DBG_GNB_DBG_ACS_ENABLE   (0x010D) //ACS Enable
#endif

#ifndef IDSNVID_GNB_DBG_PCIE_ARI_SUPPORT
  #define IDSNVID_GNB_DBG_PCIE_ARI_SUPPORT   (0x010E) //PCIe ARI Support
#endif

#ifndef IDSNVID_CMN_CLDO_VDDP_CTL
  #define IDSNVID_CMN_CLDO_VDDP_CTL   (0x010F) //CLDO_VDDP Control
#endif

#ifndef IDSNVID_CMN_CLDOVDD_PVOLTAGE
  #define IDSNVID_CMN_CLDOVDD_PVOLTAGE   (0x0110) //CLDO_VDDP voltage
#endif

#ifndef IDSNVID_CMN_GNB_HD_AUDIO_EN
  #define IDSNVID_CMN_GNB_HD_AUDIO_EN   (0x0111) //HD Audio Enable
#endif

#ifndef IDSNVID_CMN_GNB_FCLK_OC_FLAG
  #define IDSNVID_CMN_GNB_FCLK_OC_FLAG   (0x0112) //FCLK OC Flag
#endif

#ifndef IDSNVID_CMN_GNB_SOC_OVERCLOCK_VID
  #define IDSNVID_CMN_GNB_SOC_OVERCLOCK_VID   (0x0113) //SOC OVERCLOCK VID
#endif

#ifndef IDSNVID_CMN_GNB_POWER_SUPPLY_IDLE_CTRL
  #define IDSNVID_CMN_GNB_POWER_SUPPLY_IDLE_CTRL   (0x0114) //Power Supply Idle Control
#endif

#ifndef IDSNVID_CMN_NBIOI_GPU_LEGAL_DISCLAIMER
  #define IDSNVID_CMN_NBIOI_GPU_LEGAL_DISCLAIMER   (0x0115) //iGPU Overclocking Legal Disclaimer
#endif

#ifndef IDSNVID_CMN_NBIOI_GPU_LEGAL_DISCLAIMER1
  #define IDSNVID_CMN_NBIOI_GPU_LEGAL_DISCLAIMER1   (0x0116) //iGPU Overclocking Legal Disclaimer 1
#endif

#ifndef IDSNVID_CMN_GNB_GFX_CLOCK_FREQUENCY
  #define IDSNVID_CMN_GNB_GFX_CLOCK_FREQUENCY   (0x0117) //GFX Clock Frequency
#endif

#ifndef IDSNVID_CMN_GNB_GFX_CORE_VID
  #define IDSNVID_CMN_GNB_GFX_CORE_VID   (0x0118) //GFX Core voltage
#endif

#ifndef IDSNVID_DBG_PT_PRO460_USB31_P0
  #define IDSNVID_DBG_PT_PRO460_USB31_P0   (0x0119) //PT USB31 PORT0
#endif

#ifndef IDSNVID_DBG_PT_PRO460_USB31_P1
  #define IDSNVID_DBG_PT_PRO460_USB31_P1   (0x011A) //PT USB31 PORT1
#endif

#ifndef IDSNVID_DBG_PT_PRO460_USB30_P0
  #define IDSNVID_DBG_PT_PRO460_USB30_P0   (0x011B) //PT USB30 PORT0
#endif

#ifndef IDSNVID_DBG_PT_PRO460_USB30_P1
  #define IDSNVID_DBG_PT_PRO460_USB30_P1   (0x011C) //PT USB30 PORT1
#endif

#ifndef IDSNVID_DBG_PT_PRO460_USB30_P2
  #define IDSNVID_DBG_PT_PRO460_USB30_P2   (0x011D) //PT USB30 PORT2
#endif

#ifndef IDSNVID_DBG_PT_PRO460_USB30_P3
  #define IDSNVID_DBG_PT_PRO460_USB30_P3   (0x011E) //PT USB30 PORT3
#endif

#ifndef IDSNVID_DBG_PT_PRO460_USB20_P0
  #define IDSNVID_DBG_PT_PRO460_USB20_P0   (0x011F) //PT USB20 PORT0
#endif

#ifndef IDSNVID_DBG_PT_PRO460_USB20_P1
  #define IDSNVID_DBG_PT_PRO460_USB20_P1   (0x0120) //PT USB20 PORT1
#endif

#ifndef IDSNVID_DBG_PT_PRO460_USB20_P2
  #define IDSNVID_DBG_PT_PRO460_USB20_P2   (0x0121) //PT USB20 PORT2
#endif

#ifndef IDSNVID_DBG_PT_PRO460_USB20_P3
  #define IDSNVID_DBG_PT_PRO460_USB20_P3   (0x0122) //PT USB20 PORT3
#endif

#ifndef IDSNVID_DBG_PT_PRO460_USB20_P4
  #define IDSNVID_DBG_PT_PRO460_USB20_P4   (0x0123) //PT USB20 PORT4
#endif

#ifndef IDSNVID_DBG_PT_PRO460_USB20_P5
  #define IDSNVID_DBG_PT_PRO460_USB20_P5   (0x0124) //PT USB20 PORT5
#endif

#ifndef IDSNVID_CMN_PT_GPP_CLK0_FORCE_ON
  #define IDSNVID_CMN_PT_GPP_CLK0_FORCE_ON   (0x0125) //GPP Clock 0 Force Output
#endif

#ifndef IDSNVID_CMN_PT_GPP_CLK1_FORCE_ON
  #define IDSNVID_CMN_PT_GPP_CLK1_FORCE_ON   (0x0126) //GPP Clock 1 Force Output
#endif

#ifndef IDSNVID_CMN_PT_GPP_CLK2_FORCE_ON
  #define IDSNVID_CMN_PT_GPP_CLK2_FORCE_ON   (0x0127) //GPP Clock 2 Force Output
#endif

#ifndef IDSNVID_CMN_PT_GPP_CLK3_FORCE_ON
  #define IDSNVID_CMN_PT_GPP_CLK3_FORCE_ON   (0x0128) //GPP Clock 3 Force Output
#endif

#ifndef IDSNVID_CMN_PT_GPP_CLK4_FORCE_ON
  #define IDSNVID_CMN_PT_GPP_CLK4_FORCE_ON   (0x0129) //GPP Clock 4 Force Output
#endif

#ifndef IDSNVID_CMN_PT_GPP_CLK5_FORCE_ON
  #define IDSNVID_CMN_PT_GPP_CLK5_FORCE_ON   (0x012A) //GPP Clock 5 Force Output
#endif

#ifndef IDSNVID_CMN_PT_GPP_CLK6_FORCE_ON
  #define IDSNVID_CMN_PT_GPP_CLK6_FORCE_ON   (0x012B) //GPP Clock 6 Force Output
#endif

#ifndef IDSNVID_CMN_PT_GPP_CLK7_FORCE_ON
  #define IDSNVID_CMN_PT_GPP_CLK7_FORCE_ON   (0x012C) //GPP Clock 7 Force Output
#endif

#ifndef IDSNVID_CMN_SOC_RPMC_CONTROL
  #define IDSNVID_CMN_SOC_RPMC_CONTROL   (0x012D) //RPMC Control
#endif

#ifndef IDSNVID_CMN_SPD_SMBUS_VOLTAGE
  #define IDSNVID_CMN_SPD_SMBUS_VOLTAGE   (0x012E) //SMBUS SPD Voltage
#endif

#ifndef IDSNVID_CMN_MEM_DIS_MEM_ERR_INJ
  #define IDSNVID_CMN_MEM_DIS_MEM_ERR_INJ   (0x012F) //Disable Memory Error Injection
#endif

#ifndef IDSNVID_CMN_FCH_UART_DRIVER_TYPE
  #define IDSNVID_CMN_FCH_UART_DRIVER_TYPE   (0x0130) //Uart Driver Type
#endif

#endif //_IDS_NV_ID_RV_H_
