<HTML>
<HEAD>
<TITLE>Innovus</TITLE>
</HEAD>
<BODY>
##########################################################
<TABLE>
<TR><TD width = 150>#  Generated by:   </TD><TD>Cadence Innovus 20.10-p004_1</TD></TR>
<TR><TD>#  OS:              </TD><TD>Linux x86_64(Host ID EEX058)</TD></TR>
<TR><TD>#  Generated on:    </TD><TD>Sun May 29 23:13:08 2022</TD></TR>
<TR><TD>#  Design:          /TD><TD>riscv8bit</TD></TR>
<TR><TD>#  Command:    </TD><TD>summaryReport -outdir reports/summaryReport</TD></TR>
</TABLE>
##########################################################
<HR SIZE=3>
<H3>IO Connected to Non-IO Inst</H3>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>IO Connected to Non-IO Inst</B></P></CAPTION>
    <TR>
    <TD>             IO Name<BR></TD>
    <TD>    Non-IO Inst Name<BR></TD>
    <TR>
    <TD>                 clk<BR></TD>
    <TD>id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00022<BR></TD>
    <TR>
    <TD>    rst_registerfile<BR></TD>
    <TD>id_to_wb1/id_and_ex1/id1/registerfile1/U30<BR></TD>
    <TR>
    <TD>                 rst<BR></TD>
    <TD>id_to_wb1/id_and_ex1/id1/ifid1/U3<BR></TD>
    <TR>
    <TD>instruction_input[0]<BR></TD>
    <TD>id_to_wb1/id_and_ex1/id1/ifid1/U4<BR></TD>
    <TR>
    <TD>instruction_input[1]<BR></TD>
    <TD>id_to_wb1/id_and_ex1/id1/ifid1/U5<BR></TD>
    <TR>
    <TD>instruction_input[2]<BR></TD>
    <TD>id_to_wb1/id_and_ex1/id1/ifid1/U6<BR></TD>
    <TR>
    <TD>instruction_input[3]<BR></TD>
    <TD>id_to_wb1/id_and_ex1/id1/ifid1/U7<BR></TD>
    <TR>
    <TD>instruction_input[4]<BR></TD>
    <TD>id_to_wb1/id_and_ex1/id1/ifid1/U8<BR></TD>
    <TR>
    <TD>instruction_input[5]<BR></TD>
    <TD>id_to_wb1/id_and_ex1/id1/ifid1/U9<BR></TD>
    <TR>
    <TD>instruction_input[6]<BR></TD>
    <TD>id_to_wb1/id_and_ex1/id1/ifid1/U10<BR></TD>
    <TR>
    <TD>instruction_input[7]<BR></TD>
    <TD>id_to_wb1/id_and_ex1/id1/ifid1/U11<BR></TD>
    <TR>
    <TD>instruction_input[8]<BR></TD>
    <TD>id_to_wb1/id_and_ex1/id1/ifid1/U12<BR></TD>
    <TR>
    <TD>instruction_input[9]<BR></TD>
    <TD>id_to_wb1/id_and_ex1/id1/ifid1/U13<BR></TD>
    <TR>
    <TD>instruction_input[10]<BR></TD>
    <TD>id_to_wb1/id_and_ex1/id1/ifid1/U14<BR></TD>
    <TR>
    <TD>instruction_input[11]<BR></TD>
    <TD>id_to_wb1/id_and_ex1/id1/ifid1/U15<BR></TD>
    <TR>
    <TD>instruction_input[12]<BR></TD>
    <TD>id_to_wb1/id_and_ex1/id1/ifid1/U16<BR></TD>
    <TR>
    <TD>instruction_input[13]<BR></TD>
    <TD>id_to_wb1/id_and_ex1/id1/ifid1/U17<BR></TD>
    <TR>
    <TD>instruction_input[14]<BR></TD>
    <TD>id_to_wb1/id_and_ex1/id1/ifid1/U18<BR></TD>
    <TR>
    <TD>instruction_input[15]<BR></TD>
    <TD>id_to_wb1/id_and_ex1/id1/ifid1/U19<BR></TD>
    <TR>
    <TD>pc_increment_address[0]<BR></TD>
    <TD>pc1/pc_increment_address_reg_0_<BR></TD>
    <TR>
    <TD>pc_increment_address[1]<BR></TD>
    <TD>pc1/pc_increment_address_reg_1_<BR></TD>
    <TR>
    <TD>pc_increment_address[2]<BR></TD>
    <TD>pc1/pc_increment_address_reg_2_<BR></TD>
    <TR>
    <TD>pc_increment_address[3]<BR></TD>
    <TD>pc1/pc_increment_address_reg_3_<BR></TD>
    <TR>
    <TD>pc_increment_address[4]<BR></TD>
    <TD>pc1/pc_increment_address_reg_4_<BR></TD>
    <TR>
    <TD>pc_increment_address[5]<BR></TD>
    <TD>pc1/pc_increment_address_reg_5_<BR></TD>
    <TR>
    <TD>pc_increment_address[6]<BR></TD>
    <TD>pc1/pc_increment_address_reg_6_<BR></TD>
    <TR>
    <TD>pc_increment_address[7]<BR></TD>
    <TD>pc1/pc_increment_address_reg_7_<BR></TD>
    <TR>
    <TD>         ram_data[0]<BR></TD>
    <TD>id_to_wb1/memwb1/U12<BR></TD>
    <TR>
    <TD>         ram_data[1]<BR></TD>
    <TD>id_to_wb1/memwb1/U13<BR></TD>
    <TR>
    <TD>         ram_data[2]<BR></TD>
    <TD>id_to_wb1/memwb1/U14<BR></TD>
    <TR>
    <TD>         ram_data[3]<BR></TD>
    <TD>id_to_wb1/memwb1/U15<BR></TD>
    <TR>
    <TD>         ram_data[4]<BR></TD>
    <TD>id_to_wb1/memwb1/U16<BR></TD>
    <TR>
    <TD>         ram_data[5]<BR></TD>
    <TD>id_to_wb1/memwb1/U17<BR></TD>
    <TR>
    <TD>         ram_data[6]<BR></TD>
    <TD>id_to_wb1/memwb1/U18<BR></TD>
    <TR>
    <TD>         ram_data[7]<BR></TD>
    <TD>id_to_wb1/memwb1/U19<BR></TD>
    <TR>
    <TD>write_data_to_memory[0]<BR></TD>
    <TD>id_to_wb1/id_and_ex1/exmem1/write_data_exmem_output_reg_0_<BR></TD>
    <TR>
    <TD>write_data_to_memory[1]<BR></TD>
    <TD>id_to_wb1/id_and_ex1/exmem1/write_data_exmem_output_reg_1_<BR></TD>
    <TR>
    <TD>write_data_to_memory[2]<BR></TD>
    <TD>id_to_wb1/id_and_ex1/exmem1/write_data_exmem_output_reg_2_<BR></TD>
    <TR>
    <TD>write_data_to_memory[3]<BR></TD>
    <TD>id_to_wb1/id_and_ex1/exmem1/write_data_exmem_output_reg_3_<BR></TD>
    <TR>
    <TD>write_data_to_memory[4]<BR></TD>
    <TD>id_to_wb1/id_and_ex1/exmem1/write_data_exmem_output_reg_4_<BR></TD>
    <TR>
    <TD>write_data_to_memory[5]<BR></TD>
    <TD>id_to_wb1/id_and_ex1/exmem1/write_data_exmem_output_reg_5_<BR></TD>
    <TR>
    <TD>write_data_to_memory[6]<BR></TD>
    <TD>id_to_wb1/id_and_ex1/exmem1/write_data_exmem_output_reg_6_<BR></TD>
    <TR>
    <TD>write_data_to_memory[7]<BR></TD>
    <TD>id_to_wb1/id_and_ex1/exmem1/write_data_exmem_output_reg_7_<BR></TD>
    <TR>
    <TD>alu_result_from_idandex[0]<BR></TD>
    <TD>id_to_wb1/id_and_ex1/exmem1/alu_result_exmem_output_reg_0_<BR></TD>
    <TR>
    <TD>alu_result_from_idandex[1]<BR></TD>
    <TD>id_to_wb1/id_and_ex1/exmem1/alu_result_exmem_output_reg_1_<BR></TD>
    <TR>
    <TD>alu_result_from_idandex[2]<BR></TD>
    <TD>id_to_wb1/id_and_ex1/exmem1/alu_result_exmem_output_reg_2_<BR></TD>
    <TR>
    <TD>alu_result_from_idandex[3]<BR></TD>
    <TD>id_to_wb1/id_and_ex1/exmem1/alu_result_exmem_output_reg_3_<BR></TD>
    <TR>
    <TD>alu_result_from_idandex[4]<BR></TD>
    <TD>id_to_wb1/id_and_ex1/exmem1/alu_result_exmem_output_reg_4_<BR></TD>
    <TR>
    <TD>alu_result_from_idandex[5]<BR></TD>
    <TD>id_to_wb1/id_and_ex1/exmem1/alu_result_exmem_output_reg_5_<BR></TD>
    <TR>
    <TD>alu_result_from_idandex[6]<BR></TD>
    <TD>id_to_wb1/id_and_ex1/exmem1/alu_result_exmem_output_reg_6_<BR></TD>
    <TR>
    <TD>alu_result_from_idandex[7]<BR></TD>
    <TD>id_to_wb1/id_and_ex1/exmem1/alu_result_exmem_output_reg_7_<BR></TD>
    <TR>
    <TD>mem_write_from_idandex<BR></TD>
    <TD>id_to_wb1/id_and_ex1/exmem1/memwrite_exmem_output_reg<BR></TD>
    <TR>
    <TD>mem_read_from_idandex<BR></TD>
    <TD>id_to_wb1/id_and_ex1/exmem1/memread_exmem_output_reg<BR></TD>
    <TR>
    <TD>    data_from_ram[0]<BR></TD>
    <TD>id_to_wb1/memwb1/U12<BR></TD>
    <TR>
    <TD>    data_from_ram[1]<BR></TD>
    <TD>id_to_wb1/memwb1/U13<BR></TD>
    <TR>
    <TD>    data_from_ram[2]<BR></TD>
    <TD>id_to_wb1/memwb1/U14<BR></TD>
    <TR>
    <TD>    data_from_ram[3]<BR></TD>
    <TD>id_to_wb1/memwb1/U15<BR></TD>
    <TR>
    <TD>    data_from_ram[4]<BR></TD>
    <TD>id_to_wb1/memwb1/U16<BR></TD>
    <TR>
    <TD>    data_from_ram[5]<BR></TD>
    <TD>id_to_wb1/memwb1/U17<BR></TD>
    <TR>
    <TD>    data_from_ram[6]<BR></TD>
    <TD>id_to_wb1/memwb1/U18<BR></TD>
    <TR>
    <TD>    data_from_ram[7]<BR></TD>
    <TD>id_to_wb1/memwb1/U19<BR></TD>
</TABLE>

</BODY>
</HTML>
