Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Sat Mar  2 20:46:03 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -setup -nworst 5 -max_paths 5 -file timing_setup.txt
| Design            : bitonic_sorter_16_top
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.040        0.000                      0                  832        1.287        0.000                       0                  1530  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 1.563}        3.125           320.000         
clk_wrapper  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.040        0.000                      0                  832        1.287        0.000                       0                  1040  
clk_wrapper                                                                             498.562        0.000                       0                   490  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.287ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (required time - arrival time)
  Source:                 dut_inst/qdelay[2][0].idx_ret_7[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            sorted_muons[0].idx[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk rise@3.125ns - clk rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 1.153ns (39.513%)  route 1.765ns (60.487%))
  Logic Levels:           8  (LUT3=2 LUT5=5 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 5.921 - 3.125 ) 
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.217ns (routing 1.244ns, distribution 0.973ns)
  Clock Net Delay (Destination): 1.947ns (routing 1.133ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AW33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AW33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.798     0.798 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    clk_ibuf_iso/OUT
    AW33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.798 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.132    clk_ibuf_iso
    BUFGCE_X1Y218        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=1039, routed)        2.217     3.377    dut_inst/clk_c
    SLICE_X104Y479       FDRE                                         r  dut_inst/qdelay[2][0].idx_ret_7[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y479       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     3.475 r  dut_inst/qdelay[2][0].idx_ret_7[8]/Q
                         net (fo=2, routed)           0.188     3.663    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.cmp_g[0].compare_i/m_o_o_13
    SLICE_X105Y479       LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.197     3.860 r  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.cmp_g[0].compare_i/s0.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=4, routed)           0.322     4.182    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/idx_lut6_2_o6_4_7
    SLICE_X104Y476       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.148     4.330 r  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/s1.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=2, routed)           0.171     4.501    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.cmp_g[1].compare_i/idx_lut6_2_o6_8_0
    SLICE_X103Y474       LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.138     4.639 r  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.cmp_g[1].compare_i/s1.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=2, routed)           0.140     4.779    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[1].compare_i/idx_lut6_2_o6_3[8]
    SLICE_X103Y475       LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.080     4.859 r  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[1].compare_i/s0.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=3, routed)           0.137     4.996    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/idx_lut6_2_o6_6[8]
    SLICE_X103Y474       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     5.095 r  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/s0.idx_lut6_2_o5_lut6_2_o6[8]/O
                         net (fo=3, routed)           0.484     5.579    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[5].compare_i/idx_lut6_2_o5_9_7
    SLICE_X95Y481        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.064     5.643 r  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[5].compare_i/s0.idx[8]/O
                         net (fo=4, routed)           0.202     5.845    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[1].compare_i/idx_8[8]
    SLICE_X93Y480        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.179     6.024 r  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[1].compare_i/s0.idx[8]/O
                         net (fo=2, routed)           0.058     6.082    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/idx_2_0_d0
    SLICE_X93Y480        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     6.232 r  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/s0.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=1, routed)           0.063     6.295    s0.idx_lut6_2_o6_16[8]
    SLICE_X93Y480        FDRE                                         r  sorted_muons[0].idx[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.125     3.125 r  
    AW33                                              0.000     3.125 r  clk (IN)
                         net (fo=0)                   0.000     3.125    clk_ibuf_iso/I
    AW33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     3.654 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.654    clk_ibuf_iso/OUT
    AW33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.654 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.950    clk_ibuf_iso
    BUFGCE_X1Y218        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.974 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=1039, routed)        1.947     5.921    clk_c
    SLICE_X93Y480        FDRE                                         r  sorted_muons[0].idx[8]/C
                         clock pessimism              0.423     6.343    
                         clock uncertainty           -0.035     6.308    
    SLICE_X93Y480        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     6.335    sorted_muons[0].idx[8]
  -------------------------------------------------------------------
                         required time                          6.335    
                         arrival time                          -6.295    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (required time - arrival time)
  Source:                 dut_inst/qdelay[2][0].idx_ret_7[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            sorted_muons[0].idx[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk rise@3.125ns - clk rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 1.153ns (39.513%)  route 1.765ns (60.487%))
  Logic Levels:           8  (LUT3=2 LUT5=5 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 5.921 - 3.125 ) 
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.217ns (routing 1.244ns, distribution 0.973ns)
  Clock Net Delay (Destination): 1.947ns (routing 1.133ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AW33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AW33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.798     0.798 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    clk_ibuf_iso/OUT
    AW33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.798 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.132    clk_ibuf_iso
    BUFGCE_X1Y218        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=1039, routed)        2.217     3.377    dut_inst/clk_c
    SLICE_X104Y479       FDRE                                         r  dut_inst/qdelay[2][0].idx_ret_7[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y479       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     3.475 f  dut_inst/qdelay[2][0].idx_ret_7[8]/Q
                         net (fo=2, routed)           0.188     3.663    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.cmp_g[0].compare_i/m_o_o_13
    SLICE_X105Y479       LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.197     3.860 f  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.cmp_g[0].compare_i/s0.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=4, routed)           0.322     4.182    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/idx_lut6_2_o6_4_7
    SLICE_X104Y476       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.148     4.330 f  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/s1.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=2, routed)           0.171     4.501    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.cmp_g[1].compare_i/idx_lut6_2_o6_8_0
    SLICE_X103Y474       LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.138     4.639 f  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.cmp_g[1].compare_i/s1.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=2, routed)           0.140     4.779    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[1].compare_i/idx_lut6_2_o6_3[8]
    SLICE_X103Y475       LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.080     4.859 f  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[1].compare_i/s0.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=3, routed)           0.137     4.996    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/idx_lut6_2_o6_6[8]
    SLICE_X103Y474       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     5.095 f  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/s0.idx_lut6_2_o5_lut6_2_o6[8]/O
                         net (fo=3, routed)           0.484     5.579    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[5].compare_i/idx_lut6_2_o5_9_7
    SLICE_X95Y481        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.064     5.643 f  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[5].compare_i/s0.idx[8]/O
                         net (fo=4, routed)           0.202     5.845    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[1].compare_i/idx_8[8]
    SLICE_X93Y480        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.179     6.024 f  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[1].compare_i/s0.idx[8]/O
                         net (fo=2, routed)           0.058     6.082    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/idx_2_0_d0
    SLICE_X93Y480        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     6.232 f  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/s0.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=1, routed)           0.063     6.295    s0.idx_lut6_2_o6_16[8]
    SLICE_X93Y480        FDRE                                         f  sorted_muons[0].idx[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.125     3.125 r  
    AW33                                              0.000     3.125 r  clk (IN)
                         net (fo=0)                   0.000     3.125    clk_ibuf_iso/I
    AW33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     3.654 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.654    clk_ibuf_iso/OUT
    AW33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.654 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.950    clk_ibuf_iso
    BUFGCE_X1Y218        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.974 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=1039, routed)        1.947     5.921    clk_c
    SLICE_X93Y480        FDRE                                         r  sorted_muons[0].idx[8]/C
                         clock pessimism              0.423     6.343    
                         clock uncertainty           -0.035     6.308    
    SLICE_X93Y480        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     6.335    sorted_muons[0].idx[8]
  -------------------------------------------------------------------
                         required time                          6.335    
                         arrival time                          -6.295    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (required time - arrival time)
  Source:                 dut_inst/qdelay[2][0].idx_ret_7[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            sorted_muons[0].idx[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk rise@3.125ns - clk rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 1.096ns (37.573%)  route 1.821ns (62.427%))
  Logic Levels:           9  (LUT3=2 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 5.921 - 3.125 ) 
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.217ns (routing 1.244ns, distribution 0.973ns)
  Clock Net Delay (Destination): 1.947ns (routing 1.133ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AW33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AW33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.798     0.798 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    clk_ibuf_iso/OUT
    AW33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.798 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.132    clk_ibuf_iso
    BUFGCE_X1Y218        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=1039, routed)        2.217     3.377    dut_inst/clk_c
    SLICE_X104Y479       FDRE                                         r  dut_inst/qdelay[2][0].idx_ret_7[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y479       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     3.475 r  dut_inst/qdelay[2][0].idx_ret_7[8]/Q
                         net (fo=2, routed)           0.188     3.663    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.cmp_g[0].compare_i/m_o_o_13
    SLICE_X105Y479       LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.197     3.860 r  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.cmp_g[0].compare_i/s0.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=4, routed)           0.322     4.182    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/idx_lut6_2_o6_4_7
    SLICE_X104Y476       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.148     4.330 r  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/s1.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=2, routed)           0.171     4.501    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.cmp_g[1].compare_i/idx_lut6_2_o6_8_0
    SLICE_X103Y474       LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.138     4.639 r  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.cmp_g[1].compare_i/s1.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=2, routed)           0.140     4.779    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[1].compare_i/idx_lut6_2_o6_3[8]
    SLICE_X103Y475       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     4.843 r  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[1].compare_i/s0.idx_lut6_2_o5_lut6_2_o6[8]/O
                         net (fo=2, routed)           0.044     4.887    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/idx_lut6_2_o5_6_5
    SLICE_X103Y475       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063     4.950 r  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s0.idx_lut6_2_o5_lut6_2_o6[8]/O
                         net (fo=2, routed)           0.326     5.276    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[7].compare_i/idx_lut6_2_o5_8_2
    SLICE_X99Y481        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     5.376 r  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[7].compare_i/s1.idx_lut6_2_o5_lut6_2_o6[8]/O
                         net (fo=2, routed)           0.391     5.767    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.cmp_g[3].compare_i/idx_lut6_2_o5_10_5
    SLICE_X95Y480        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.038     5.805 r  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.cmp_g[3].compare_i/s0.idx[8]/O
                         net (fo=2, routed)           0.118     5.923    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[1].compare_i/idx_4_0
    SLICE_X93Y480        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     6.023 r  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[1].compare_i/s0.idx[8]/O
                         net (fo=2, routed)           0.058     6.081    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/idx_2_0_d0
    SLICE_X93Y480        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     6.231 r  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/s0.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=1, routed)           0.063     6.294    s0.idx_lut6_2_o6_16[8]
    SLICE_X93Y480        FDRE                                         r  sorted_muons[0].idx[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.125     3.125 r  
    AW33                                              0.000     3.125 r  clk (IN)
                         net (fo=0)                   0.000     3.125    clk_ibuf_iso/I
    AW33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     3.654 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.654    clk_ibuf_iso/OUT
    AW33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.654 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.950    clk_ibuf_iso
    BUFGCE_X1Y218        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.974 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=1039, routed)        1.947     5.921    clk_c
    SLICE_X93Y480        FDRE                                         r  sorted_muons[0].idx[8]/C
                         clock pessimism              0.423     6.343    
                         clock uncertainty           -0.035     6.308    
    SLICE_X93Y480        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     6.335    sorted_muons[0].idx[8]
  -------------------------------------------------------------------
                         required time                          6.335    
                         arrival time                          -6.294    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (required time - arrival time)
  Source:                 dut_inst/qdelay[2][0].idx_ret_7[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            sorted_muons[0].idx[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk rise@3.125ns - clk rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 1.096ns (37.573%)  route 1.821ns (62.427%))
  Logic Levels:           9  (LUT3=2 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 5.921 - 3.125 ) 
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.217ns (routing 1.244ns, distribution 0.973ns)
  Clock Net Delay (Destination): 1.947ns (routing 1.133ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AW33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AW33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.798     0.798 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    clk_ibuf_iso/OUT
    AW33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.798 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.132    clk_ibuf_iso
    BUFGCE_X1Y218        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=1039, routed)        2.217     3.377    dut_inst/clk_c
    SLICE_X104Y479       FDRE                                         r  dut_inst/qdelay[2][0].idx_ret_7[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y479       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     3.475 f  dut_inst/qdelay[2][0].idx_ret_7[8]/Q
                         net (fo=2, routed)           0.188     3.663    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.cmp_g[0].compare_i/m_o_o_13
    SLICE_X105Y479       LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.197     3.860 f  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.cmp_g[0].compare_i/s0.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=4, routed)           0.322     4.182    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/idx_lut6_2_o6_4_7
    SLICE_X104Y476       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.148     4.330 f  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/s1.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=2, routed)           0.171     4.501    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.cmp_g[1].compare_i/idx_lut6_2_o6_8_0
    SLICE_X103Y474       LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.138     4.639 f  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.cmp_g[1].compare_i/s1.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=2, routed)           0.140     4.779    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[1].compare_i/idx_lut6_2_o6_3[8]
    SLICE_X103Y475       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     4.843 f  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[1].compare_i/s0.idx_lut6_2_o5_lut6_2_o6[8]/O
                         net (fo=2, routed)           0.044     4.887    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/idx_lut6_2_o5_6_5
    SLICE_X103Y475       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063     4.950 f  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s0.idx_lut6_2_o5_lut6_2_o6[8]/O
                         net (fo=2, routed)           0.326     5.276    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[7].compare_i/idx_lut6_2_o5_8_2
    SLICE_X99Y481        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     5.376 f  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[7].compare_i/s1.idx_lut6_2_o5_lut6_2_o6[8]/O
                         net (fo=2, routed)           0.391     5.767    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.cmp_g[3].compare_i/idx_lut6_2_o5_10_5
    SLICE_X95Y480        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.038     5.805 f  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.cmp_g[3].compare_i/s0.idx[8]/O
                         net (fo=2, routed)           0.118     5.923    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[1].compare_i/idx_4_0
    SLICE_X93Y480        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     6.023 f  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[1].compare_i/s0.idx[8]/O
                         net (fo=2, routed)           0.058     6.081    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/idx_2_0_d0
    SLICE_X93Y480        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     6.231 f  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/s0.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=1, routed)           0.063     6.294    s0.idx_lut6_2_o6_16[8]
    SLICE_X93Y480        FDRE                                         f  sorted_muons[0].idx[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.125     3.125 r  
    AW33                                              0.000     3.125 r  clk (IN)
                         net (fo=0)                   0.000     3.125    clk_ibuf_iso/I
    AW33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     3.654 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.654    clk_ibuf_iso/OUT
    AW33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.654 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.950    clk_ibuf_iso
    BUFGCE_X1Y218        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.974 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=1039, routed)        1.947     5.921    clk_c
    SLICE_X93Y480        FDRE                                         r  sorted_muons[0].idx[8]/C
                         clock pessimism              0.423     6.343    
                         clock uncertainty           -0.035     6.308    
    SLICE_X93Y480        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     6.335    sorted_muons[0].idx[8]
  -------------------------------------------------------------------
                         required time                          6.335    
                         arrival time                          -6.294    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 dut_inst/qdelay[2][0].idx_ret_7[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            sorted_muons[13].idx[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk rise@3.125ns - clk rise@0.000ns)
  Data Path Delay:        2.954ns  (logic 1.021ns (34.563%)  route 1.933ns (65.437%))
  Logic Levels:           7  (LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 5.960 - 3.125 ) 
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.217ns (routing 1.244ns, distribution 0.973ns)
  Clock Net Delay (Destination): 1.986ns (routing 1.133ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AW33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AW33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.798     0.798 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    clk_ibuf_iso/OUT
    AW33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.798 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.132    clk_ibuf_iso
    BUFGCE_X1Y218        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=1039, routed)        2.217     3.377    dut_inst/clk_c
    SLICE_X104Y479       FDRE                                         r  dut_inst/qdelay[2][0].idx_ret_7[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y479       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     3.475 r  dut_inst/qdelay[2][0].idx_ret_7[8]/Q
                         net (fo=2, routed)           0.188     3.663    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.cmp_g[0].compare_i/m_o_o_13
    SLICE_X105Y479       LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.197     3.860 r  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.cmp_g[0].compare_i/s0.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=4, routed)           0.322     4.182    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/idx_lut6_2_o6_4_7
    SLICE_X104Y476       LUT5 (Prop_E5LUT_SLICEM_I4_O)
                                                      0.172     4.354 r  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/s1.idx_lut6_2_o5_lut6_2_o6[8]/O
                         net (fo=2, routed)           0.279     4.633    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.cmp_g[0].compare_i/idx_lut6_2_o5_8_8
    SLICE_X104Y474       LUT5 (Prop_E5LUT_SLICEM_I4_O)
                                                      0.087     4.720 r  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.cmp_g[0].compare_i/s0.idx[8]/O
                         net (fo=4, routed)           0.218     4.938    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/idx_1_0
    SLICE_X102Y474       LUT5 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.169     5.107 r  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s0.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=3, routed)           0.394     5.501    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[2].compare_i/idx_lut6_2_o6_10_2
    SLICE_X97Y480        LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.085     5.586 r  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[2].compare_i/s1.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=2, routed)           0.162     5.748    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[2].compare_i/idx_lut6_2_o6_10[8]
    SLICE_X97Y481        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.150     5.898 r  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[2].compare_i/qdelay[2][0].idx_ret_15_ret_0_RNISB9DO3_0/O
                         net (fo=4, routed)           0.311     6.209    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/idx_ret_15_ret_0_RNISB9DO3_0
    SLICE_X103Y480       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.063     6.272 r  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/s1.idx[8]/O
                         net (fo=1, routed)           0.059     6.331    s1.idx_8[8]
    SLICE_X103Y480       FDRE                                         r  sorted_muons[13].idx[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.125     3.125 r  
    AW33                                              0.000     3.125 r  clk (IN)
                         net (fo=0)                   0.000     3.125    clk_ibuf_iso/I
    AW33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     3.654 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.654    clk_ibuf_iso/OUT
    AW33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.654 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.950    clk_ibuf_iso
    BUFGCE_X1Y218        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.974 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=1039, routed)        1.986     5.960    clk_c
    SLICE_X103Y480       FDRE                                         r  sorted_muons[13].idx[8]/C
                         clock pessimism              0.423     6.382    
                         clock uncertainty           -0.035     6.347    
    SLICE_X103Y480       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     6.374    sorted_muons[13].idx[8]
  -------------------------------------------------------------------
                         required time                          6.374    
                         arrival time                          -6.331    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.563 }
Period(ns):         3.125
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         3.125       1.626      BUFGCE_X1Y218   clk_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         3.125       2.575      SLICE_X91Y469   dut_inst/qdelay[1][0].idx_ret[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.125       2.575      SLICE_X91Y470   dut_inst/qdelay[1][0].idx_ret[10]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.125       2.575      SLICE_X92Y469   dut_inst/qdelay[1][0].idx_ret[11]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.125       2.575      SLICE_X92Y470   dut_inst/qdelay[1][0].idx_ret[12]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.562       1.287      SLICE_X92Y469   dut_inst/qdelay[1][0].idx_ret[11]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.562       1.287      SLICE_X92Y471   dut_inst/qdelay[1][0].idx_ret[15]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.562       1.287      SLICE_X103Y469  dut_inst/qdelay[1][0].idx_ret_162[1]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.562       1.287      SLICE_X104Y467  dut_inst/qdelay[1][0].idx_ret_3[5]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.562       1.287      SLICE_X104Y467  dut_inst/qdelay[1][0].idx_ret_3[7]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.563       1.288      SLICE_X91Y469   dut_inst/qdelay[1][0].idx_ret[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.563       1.288      SLICE_X91Y470   dut_inst/qdelay[1][0].idx_ret[10]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.563       1.288      SLICE_X92Y469   dut_inst/qdelay[1][0].idx_ret[11]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.563       1.288      SLICE_X92Y471   dut_inst/qdelay[1][0].idx_ret[15]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.563       1.288      SLICE_X91Y471   dut_inst/qdelay[1][0].idx_ret[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wrapper
  To Clock:  clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      498.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wrapper
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C    n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y518  dout/C
Min Period        n/a     FDRE/C    n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y517  lfsr_din/C
Min Period        n/a     BUFGCE/I  n/a            1.499         1000.000    998.501    BUFGCE_X1Y224          clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X104Y468         input_lfsr/shiftreg_vector[129]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X102Y465         input_lfsr/shiftreg_vector[12]/C
Low Pulse Width   Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y517  lfsr_din/C
Low Pulse Width   Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y518  dout/C
Low Pulse Width   Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y518  dout/C
Low Pulse Width   Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y517  lfsr_din/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X94Y484          output_reducer/delay_block[0][55]/C
High Pulse Width  Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y518  dout/C
High Pulse Width  Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y518  dout/C
High Pulse Width  Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y517  lfsr_din/C
High Pulse Width  Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y517  lfsr_din/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X105Y473         input_lfsr/shiftreg_vector[136]/C



