# iverilog-AND-OR-gates
Day 1 â€” Combinational Logic & Simulation Basics

Verilog Module Structure

AND Gate in Verilog

OR Gate in Verilog

XOR Gate in Verilog

NOT Gate in Verilog

Testbench Writing Basics

reg vs wire

Continuous Assignment (assign)

Verilog Simulation using Icarus
