<!DOCTYPE html>
<html>
    <head>
        <title>Introduction to Semiconductor Devices</title>
    </head>
    <body>
        <style>
            h1 {
                text-align: center;
                color:black
            }
            h2{
                text-align: center;
                color:red
            }
            p {
                margin: 20px;
            }
        </style>
        <h1>Introduction To Semiconductor Devices</h1>
        <h2>Week:9</h2>

        <p> 1) For an ideal n-type Depletion MOSFET, choose the correct statement.<br>
            A hole inversion layer is created for an applied bias greater than threshold voltage.<br>
            An electron inversion layer is created for an applied bias greater than threshold voltage.<br>
            A hole inversion layer exists for zero applied bias.<br>
            A hole inversion layer is created for an applied bias less than threshold voltage<br>
            An electron inversion layer exists for zero applied bias.<br>
            An electron inversion layer is created for an applied bias less than threshold voltage</p>
            <p style="color:red"><b>Ans: An electron inversion layer is created for an applied bias greater than threshold voltage.</b></p>

        <p> 2) Consider an ideal long channel n-MOSFET with the following parameters: µnCox=0.18mAV−2,W/L=8, and VT=0.4V . The drain current ID for VGS=0.8V and VDS=2.5V is _______.<br>
            3.2 mA<br>          
            0.1152 mA<br>         
            0.1152 µA<br>      
            86.4 mA<br>
            0.0576 mA</p>
            <p style="color:red"><b>Ans: 0.1152 mA</b></p>

        <p><b>(For Q3-Q4)</b>  Answer the following with regards to the subthreshold swing of a MOSFET:</p>
        <p> 3) The subthreshold swing is defined as:<br>
            The increase in gate voltage necessary to increase the drain current by a factor of 2.<br>
            The increase in source voltage necessary to increase the drain current by a factor of 2.<br>
            The increase in gate voltage necessary to increase the drain current by a factor of 10.<br>
            The increase in drain voltage necessary to increase the drain current by a factor of 2.<br>
            The increase in drain voltage necessary to increase the drain current by a factor of 10.</p>
            <p style="color:red"><b>Ans: The increase in gate voltage necessary to increase the drain current by a factor of 10.</b></p>

        <p> 4) What is the minimum subthreshold swing of a classical MOSFET (in mV decade−1) at T=300K?<br>
            30<br>
            120<br>
            60<br>
            90<br>
            150</p>
            <p style="color:red"><b>Ans: 60</b></p>

        <p><b>(For Q5-Q6)</b> The ID vs VGS characteristics determined experimentally for an n-channel MOSFET are given below. The width and length of this device is 10µm and 1µm respectively. Assuming the drain voltage VDS=0.1V , and oxide capacitance Cox=8×10−8Fcm−2 ,</p><br>
        <img src="https://storage.googleapis.com/swayam-node1-production.appspot.com/assets/img/noc22_ee91/w9q5-6.JPG"<br>
        <p> 5) The mobility of carriers in the inversion region is _______ cm2(V−s)−1(rounded off to the nearest integer)</p>
        <p style="color:red"><b>Ans: 500</b></p>
        
        <p> 6) The threshold voltage for the MOSFET is _______ V . (Hint: IgnoreV2DS2 term for calculating VT )<br>
            0.8<br>
            0.75<br>
            0.875<br>
            0.32<br>
            0.625<br>
            0.08</p>
            <p style="color:red"><b>Ans: 0.75</b></p>

        <p> 7) Given below are two statements regarding ID in conventional PMOS and NMOS devices.<br>
            <b>S1:</b> Drain current for a PMOS device (ID,PMOS) > Drain current for a NMOS device (ID,NMOS) for a particular VGS<br>
            <b>S2:</b> Mobility of a PMOS device (µP) < Mobility of an NMOS device (µN) at the interface<br>
             Statement S1 is true and S2 is false<br>
             Statement S1 is false and S2 is true<br>
             Statement S1 is true and S2 is true and S2 is the correct explanation of S1<br>
             Statement S1 is true and S2 is true and S2 is not the correct explanation of S1<br>
             Statement S1 and S2 are false</p>
             <p style="color:red"><b>Ans: Statement S1 is false and S2 is true</b></p>

        <p> 8) Given below are two statements regarding substrate bias in NMOSFET.<br>
            <b>S1:</b> Source-to-body bias VSB must always be greater than or equal to zero for an NMOSFET.<br>
            <b>S2:</b> The source-to-substrate pn junction must be either grounded or reverse biased for normal transistor action.<br>
             Statement S1 is true and S2 is false<br>
             Statement S1 is false and S2 is true<br>
             Statement S1 is true and S2 is true and S2 is the correct explanation of S1<br>
             Statement S1 is true and S2 is true and S2 is not the correct explanation of S1<br>
             Statement S1 and S2 are false</p>
             <p style="color:red"><b>Ans: Statement S1 is false and S2 is true</b></p>

        <p><b>(For Q9-Q10)</b> The transconductance of an n-channel MOSFET is found to be gm=∂ID/∂VGS=1.5mAV−1 when measured at VDS=75mV . The threshold voltage is VT=0.25V .<br>
        <br>
            9) The transconductance parameter Kn(=µnCoxW/2L) is ________ mAV−2<br>
            12.5<br>
            10<br>
            1.25<br>
            1<br>
            0.01<br>
            16</p>
            <p style="color:red"><b>Ans: 0.01</b></p>

        <p> 10) The current at VGS=0.8V and VDS=1.5V is _______ mA.<em>(rounded off to the nearest integer)</em></p>
        <p style="color:red"><b>Ans: 3</b></p>

        <p><b>Gate Previous Year Questions</b></p>
        <p> 11) <b>(EC-GATE 2017)</b> An n-channel enhancement mode MOSFET is biased at VGS>VTH and VDS>(VGS−VTH), where VGS is the gate-to-source voltage, VDS is the drain-to-source voltage and VTH is the threshold voltage. Considering channel length modulation effect to be significant, the MOSFET behaves as a -<br>
            Voltage source with zero output impedance<br>
            Voltage source with non-zero output impedance<br>
            Current source with finite output impedance<br>
            Current source with infinite output impedance</p>
            <p style="color:red"><b>Ans: Current source with finite output impedance</b></p>

        <p> 12) <b>(EC-GATE 2008)</b> The drain current of a MOSFET in saturation region is given by ID=K(VGS−VT)2 , where K is a constant. The magnitude of the transconductance gm is -<br>
            K(VGS−VT)2/VDS<br>          
            ID/(VGS−VDS)      <br>     
            2K(VGS−VT)<br>
            K(VGS−VT)2/VGS</p>
            <p style="color:red"><b>Ans: 2K(VGS−VT)</b></p>

        <p>13) <b>(EC-GATE 2003)</b> When the gate –to–source voltage (VGS) of a MOSFET with threshold voltage of 400mV , working in saturation is 900mV , the drain current is observed to be 1mA. Neglecting the channel width modulation effect and assuming that the MOSFET is operating at saturation, the drain current for an applied (VGS) of 1400mV is _______ mA.<br>
            0.5<br>
            2.0<br>
            2.5<br>
            3.0<br>
            3.5<br>
            4.0</p>
            <p style="color:red"><b>Ans: 4.0</b></p>

    </body>
</html>