<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>utoronto.ca</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>sd_control_ram</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">16</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>sd_reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sd_reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>sd_clock</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sd_clock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.SD_CLOCK.ASSOCIATED_RESET">sd_reset</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>sd_control_ram_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b755725f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>sd_control_ram_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b755725f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b4ceb033</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>dda4df14</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>cs</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>mosi</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>miso</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>spi_sclk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sd_clock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sd_reset</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dat1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dat2</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/sd_control.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/sd_control_ram_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/sd_control_ram_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_354bc81c</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/sd_control.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/sd_control_ram_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/sd_control_ram_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/sd_control_ram_v1_0/data/sd_control_ram.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/sd_control_ram_v1_0/data/sd_control_ram.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/sd_control_ram_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/sd_control_ram_v1_0/src/sd_control_ram.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/sd_control_ram_v1_0/src/sd_control_ram.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/sd_control_ram_v1_0/src/sd_control_ram_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/sd_control_ram_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_dda4df14</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>SD Card IP using RAM</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">sd_control_ram_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">artix7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>sd_control_ram_v1.0</xilinx:displayName>
      <xilinx:coreRevision>13</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-04-02T03:11:32Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d8ac9b5_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52529413_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f021a8b_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5737d81a_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16703484_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40ce069d_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f137f8c_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33c60a5b_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fe15516_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@232efdaf_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b88c58d_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20d3a56c_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bf022eb_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@947c27f_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@450a340a_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f0f3252_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e7a1590_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f97b844_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c95fb68_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b93fada_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@337bdf10_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d2f1a53_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ae4bda3_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e02949c_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@504418e8_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@761ecc50_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33bb3dc3_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b06ced5_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55dde25c_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a1d8773_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@222cc4df_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27bc9c4b_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@511f7126_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a288434_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b189d79_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@546f3a74_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32ae5f7e_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69471045_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39311fc8_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fae82d6_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73385bff_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fec6fb7_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25a5cbe4_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4713a3c4_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20816b00_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e1a1b22_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@787ed618_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bd64274_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74da5ffe_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2306d391_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d4c1d87_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@314848a4_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e034d1_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9d25773_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a26b68a_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d1dac58_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@376f2adb_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22ed3e3_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a361af0_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e958708_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b4e4d9c_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4764a381_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66b85843_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ee4f4db_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5abc9c0b_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1130bd74_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c68e99c_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67feae2d_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@752920cf_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52c05f3a_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bb5d18_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bad55d_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3af20a08_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6032fc2f_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@756e7699_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@494e1eb7_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61c62616_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cae2ea9_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13c44430_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c07eb53_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@377a0c88_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5192c705_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61e85fb6_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@684051d6_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11cd6e14_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6de0b81b_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@439952e9_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63ee8658_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e24e414_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23d6aaea_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d83259a_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@233c152a_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c511ceb_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@415d903_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59224d3_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60932d89_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dfafc42_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c0e2602_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d09a9ff_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29417128_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f4f2e89_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e0ebd7d_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27e1487e_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1670def8_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a7a2bb4_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fc082d2_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13759ff3_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2999940c_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b6d017d_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40d03109_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77c70ec8_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3045ff05_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@790531ed_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40dbad04_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@292a4879_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@281383f4_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5744cd8e_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3585f1d4_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5944262e_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42666d9b_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@428528d3_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ff7072b_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9b92317_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@580e838b_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2db36fc3_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@685e5b35_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3be3e3ed_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ff4755c_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a681149_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54bbb66d_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21fcc124_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@713dcf67_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48854b47_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f4c847_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c3c5150_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7290be0d_ARCHIVE_LOCATION">w:/ECE532/sd_control_ram/ip_repo/sd_control_ram_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="c20dcb63"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="56740db5"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="932d14b6"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="e7b50784"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="29f10781"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
