# Info: [9566]: Logging session transcript to file /home/gm2kerr/ece327/project/Kirsch-Edge-Detector/precision.log
//  Precision RTL Synthesis 2008a.47 (Production Release) Tue Dec  9 03:06:25 PST 2008
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2008, All Rights Reserved.
//             Portions copyright 1991-2004 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Linux gm2kerr@eceLinux1.uwaterloo.ca #1 SMP Thu Apr 24 18:19:36 EDT 2014 2.6.18-371.8.1.el5 x86_64
//  
//  Start time Sun Jul 20 23:54:55 2014
# -------------------------------------------------
# Info: [9566]: Logging session transcript to file /home/gm2kerr/ece327/project/Kirsch-Edge-Detector/precision.log
# Info: [9575]: Results directory: /home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/
# Info: [9569]: Moving session transcript to file /home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/precision.log
# Info: [15291]:  Setting up the design to use synthesis library "stratixii.syn"
# Info: [566]: The global max fanout is currently set to 1000 for Altera - Stratix II.
# Info:  Setting Part to: "EP2S15F484C"
# Info:  Setting Process to: "5"
# Info: USING DESIGN ARCH
# Info: [3021]: Reading file: /opt/Precision_Synthesis_2008a.47/Mgc_home/pkgs/psr/techlibs/stratixii.syn.
# Info: [618]: Loading library initialization file /opt/Precision_Synthesis_2008a.47/Mgc_home/pkgs/psr/userware/armstrong_rename.tcl
# Info: [40000]: vhdlorder, Release 2008a.22
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2008a.22
# Info: [42502]: Analyzing input file "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/mem.vhd" ...
# Info: [42502]: Analyzing input file "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/kirsch_synth_pkg.vhd" ...
# Info: [42502]: Analyzing input file "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/kirsch_utility_pkg.vhd" ...
# Info: [42502]: Analyzing input file "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/memory.vhd" ...
# Info: [42502]: Analyzing input file "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/flow.vhd" ...
# Info: [42502]: Analyzing input file "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/kirsch.vhd" ...
# Info: [641]: Current working directory: /home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2008a.22
# Info: [40000]: Last compiled on Nov 27 2008 12:40:04
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2008a.22
# Info: [40000]: Last compiled on Nov 27 2008 12:46:53
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.kirsch(main): Pre-processing...
# Info: [44506]: Module work.memory(main): Pre-processing...
# Info: [44506]: Module work.mem(main){generic map (data_width => 8 addr_width => 8)}: Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': mem.mem depth = 256, width = 8'.
# Info: [44506]: Module work.flow(main): Pre-processing...
# Warning: [45729]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/flow.vhd", line 58: signal p50 has never been used.
# Warning: [45729]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/kirsch.vhd", line 23: Input port debug_key has never been used.
# Warning: [45729]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/kirsch.vhd", line 24: Input port debug_switch has never been used.
# Warning: [45731]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/kirsch.vhd", line 36: Output port debug_num_8 has never been assigned a value.
# Info: [44508]: Module work.mem(main){generic map (data_width => 8 addr_width => 8)}: Compiling...
# Info: [44508]: Module work.memory(main): Compiling...
# Warning: [45765]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/memory.vhd", line 92: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
# Warning: [45765]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/memory.vhd", line 92: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
# Warning: [45765]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/memory.vhd", line 84: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
# Warning: [45765]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/memory.vhd", line 196: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
# Warning: [45765]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/memory.vhd", line 186: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
# Warning: [45765]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/memory.vhd", line 40: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
# Warning: [45765]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/memory.vhd", line 190: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
# Info: [44838]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/memory.vhd", line 116: Macro Modgen_Counter "counter_up_sclear_clock_cnt_en_0_8" inferred for node "row".
# Info: [44838]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/memory.vhd", line 120: Macro Modgen_Counter "counter_up_sclear_clock_clk_en_cnt_en_0_8" inferred for node "column".
# Info: [44508]: Module work.flow(main): Compiling...
# Info: [44812]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/flow.vhd", line 166: Sharing register o_dir[0] with max_fwd
# Info: [44523]: Root Module work.kirsch(main): Compiling...
# Info: [44846]: Rebalanced Expression Tree...
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 2, Inferred (Modgen/Selcounter/AddSub) : 2 (2 / 0 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
# Info: [44835]: Total CPU time taken for compilation: 0.0 secs.
# Info: [44856]: Total lines of RTL compiled: 713.
# Info: [44513]: Overall running time 1.0 secs.
# Info: [641]: Current working directory: /home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/.
# Info: [9031]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/flow.vhd", line 84: : Inferred shift register Instance 'instance:u_flow.ix169' of type 'cell:shiftregister_reg_p5r(7)_clk_reset_set_0_1_1_1_0_4'
# Info: [9031]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/flow.vhd", line 84: : Inferred shift register Instance 'instance:u_flow.ix170' of type 'cell:shiftregister_reg_p5r(6)_clk_reset_set_0_1_1_1_0_4'
# Info: [9031]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/flow.vhd", line 84: : Inferred shift register Instance 'instance:u_flow.ix171' of type 'cell:shiftregister_reg_p5r(5)_clk_reset_set_0_1_1_1_0_4'
# Info: [9031]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/flow.vhd", line 84: : Inferred shift register Instance 'instance:u_flow.ix172' of type 'cell:shiftregister_reg_p5r(4)_clk_reset_set_0_1_1_1_0_4'
# Info: [9031]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/flow.vhd", line 84: : Inferred shift register Instance 'instance:u_flow.ix173' of type 'cell:shiftregister_reg_p5r(3)_clk_reset_set_0_1_1_1_0_4'
# Info: [9031]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/flow.vhd", line 84: : Inferred shift register Instance 'instance:u_flow.ix174' of type 'cell:shiftregister_reg_p5r(2)_clk_reset_set_0_1_1_1_0_4'
# Info: [9031]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/flow.vhd", line 84: : Inferred shift register Instance 'instance:u_flow.ix175' of type 'cell:shiftregister_reg_p5r(1)_clk_reset_set_0_1_1_1_0_4'
# Info: [9031]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/flow.vhd", line 84: : Inferred shift register Instance 'instance:u_flow.ix176' of type 'cell:shiftregister_reg_p5r(0)_clk_reset_set_0_1_1_1_0_4'
# Info: [9031]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/flow.vhd", line 84: : Inferred shift register Instance 'instance:u_flow.ix177' of type 'cell:shiftregister_reg_p5m(1)_clk_reset_set_0_1_1_1_0_4'
# Info: [9031]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/flow.vhd", line 84: : Inferred shift register Instance 'instance:u_flow.ix178' of type 'cell:shiftregister_reg_p5m(0)_clk_reset_set_0_1_1_1_0_4'
# Info: [9031]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/flow.vhd", line 84: : Inferred shift register Instance 'instance:u_flow.ix179' of type 'cell:shiftregister_reg_p40_clk_reset_set_0_1_1_1_0_3'
# Info: [9032]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/flow.vhd", line 84: : Inferred shift register with taps Instance 'instance:u_flow.ix180' of type 'cell:shiftregister_with_taps_8_4_1'
# Info: [9032]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/flow.vhd", line 84: : Inferred shift register with taps Instance 'instance:u_flow.ix181' of type 'cell:shiftregister_with_taps_2_4_1'
# Info: [9032]: "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/flow.vhd", line 84: : Inferred shift register with taps Instance 'instance:u_flow.ix182' of type 'cell:shiftregister_with_taps_1_3_1'
# Info: [644]: Finished compiling design.
# Info: -- Saving the design database in uw_tmp/kirsch_gate.xdb
# Info: [3026]: Writing file: uw_tmp/kirsch_gate.vhd.
# Info: Info, Command 'auto_write' finished successfully
# Info: [641]: Current working directory: /home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/.
# Info: [4552]: 3 Instances are flattened in hierarchical block .work.memory.main_unfold_1492.
# Info:  1 adder tree of 3 input operands was generated.
# Info:  1 adder tree of 3 input operands was generated.
# Info: [15002]: Optimizing design view:.work.memory.main_unfold_1492
# Info: [15002]: Optimizing design view:.work.flow.main
# Info: [15002]: Optimizing design view:.work.kirsch.main
# Warning: [1621]: Port debug_num_8(0) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port debug_num_8(1) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port debug_num_8(2) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port debug_num_8(3) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port debug_num_8(4) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port debug_num_8(5) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port debug_num_8(6) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port debug_num_8(7) is connected to a disabled tristate, possibly unconnected Port in design.
# Info: [12041]: -- Running timing characterization...
# Warning: [12006]: Timer notification: Attempt to propagate clock i_valid(2) assigned to pin i_valid from
# Warning:     instance u_memory/ix548 over non-unate connection, stopping propagation of clocks to O..
# Info: [15002]: Optimizing design view:.work.memory.main_unfold_1492
# Info: [15002]: Optimizing design view:.work.flow.main
# Info: [15002]: Optimizing design view:.work.kirsch.main
# Warning: [1621]: Port debug_num_8(0) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port debug_num_8(1) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port debug_num_8(2) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port debug_num_8(3) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port debug_num_8(4) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port debug_num_8(5) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port debug_num_8(6) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port debug_num_8(7) is connected to a disabled tristate, possibly unconnected Port in design.
# Info: -- Saving the design database in /home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch.xdb
# Info: [3026]: Writing file: /home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch.edf.
# Info: -- Writing file /home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch.tcl
# Info: exq_pr_compile_project gen_vcf kirsch 1
# Info: [644]: Finished synthesizing design.
# Info: [11019]: Total CPU time taken for synthesis: 5.9 secs.
# Info: [11020]: Overall running time 6.3 secs.
# Info: /home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/precision_tech.sdc
# Info: -- Saving the design database in uw_tmp/kirsch_logic.xdb
# Info: [3026]: Writing file: uw_tmp/kirsch_logic.vhd.
# Info: Info, Command 'auto_write' finished successfully
# Info: i_clock i_valid
# Info: -- Saving the design database in uw_tmp/kirsch_logic.xdb
# Info: [3026]: Writing file: uw_tmp/kirsch_logic.v.
# Info: Info, Command 'auto_write' finished successfully
# Info: *** logic synthesis succeeded ***
