#*****************************************************************************************
# Vivado (TM) v2023.1 (64-bit)
#
# project.tcl: Tcl script for re-creating project 'atca_k26_carrier_base'
#
# Generated by Vivado on Tue Jun 25 11:02:19 WEST 2024
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
#
# This file contains the Vivado Tcl commands for re-creating the project to the state*
# when this script was generated. In order to re-create the project, please source this
# file in the Vivado Tcl Shell.
#
# * Note that the runs in the created project will be configured the same way as the
#   original project, however they will not be launched automatically. To regenerate the
#   run results please launch the synthesis/implementation runs as needed.
#
#*****************************************************************************************
# NOTE: In order to use this script for source control purposes, please make sure that the
#       following files are added to the source control system:-
#
# 1. This project restoration tcl script (project.tcl) that was generated.
#
# 2. The following source(s) files that were local or imported into the original project.
#    (Please see the '$orig_proj_dir' and '$origin_dir' variable setting below at the start of the script)
#
#    <none>
#
# 3. The following remote source files that were added to the original project:-
#
#    "/home/joao/phd/vivado_projects/atca-k26-carrier/src/heartbeat_gen.v"
#    "/home/joao/phd/vivado_projects/atca-k26-carrier/src/rtm_iobuf_ds.v"
#    "/home/joao/phd/vivado_projects/atca-k26-carrier/src/io_buffer_wrapper.v"
#    "/home/joao/phd/vivado_projects/atca-k26-carrier/src/si5396a_spi_interface.v"
#    "/home/joao/phd/vivado_projects/atca-k26-carrier/src/adc_mod_interface_obuff.v"
#    "/home/joao/phd/vivado_projects/atca-k26-carrier/src/adc_sdo_diff_buf.v"
#    "/home/joao/phd/vivado_projects/atca-k26-carrier/src/ad4003_deserializer.v"
#    "/home/joao/phd/vivado_projects/atca-k26-carrier/src/adc_data_slicer.v"
#    "/home/joao/phd/vivado_projects/atca-k26-carrier/src/Si5396-RevA-TEST1-Registers.coe"
#    "/home/joao/phd/vivado_projects/atca-k26-carrier/src/pll_spi_tester.v"
#    "/home/joao/phd/vivado_projects/atca-k26-carrier/src/pins.xdc"
#    "/home/joao/phd/vivado_projects/atca-k26-carrier/sim/pll_spi_tester_tb.v"
#    "/home/joao/phd/vivado_projects/atca-k26-carrier/sim/si5396a_spi_interface_tb.v"
#    "/home/joao/phd/vivado_projects/atca-k26-carrier/sim/ad4003_deserializer_tb.v"
#    "/home/joao/phd/vivado_projects/atca-k26-carrier/sim/heartbeat_gen_tb.v"
#
#*****************************************************************************************

# Check file required for this script exists
proc checkRequiredFiles { origin_dir} {
  set status true
  set files [list \
 "[file normalize "$origin_dir/src/heartbeat_gen.v"]"\
 "[file normalize "$origin_dir/src/rtm_iobuf_ds.v"]"\
 "[file normalize "$origin_dir/src/io_buffer_wrapper.v"]"\
 "[file normalize "$origin_dir/src/si5396a_spi_interface.v"]"\
 "[file normalize "$origin_dir/src/adc_mod_interface_obuff.v"]"\
 "[file normalize "$origin_dir/src/adc_sdo_diff_buf.v"]"\
 "[file normalize "$origin_dir/src/ad4003_deserializer.v"]"\
 "[file normalize "$origin_dir/src/adc_data_slicer.v"]"\
 "[file normalize "$origin_dir/src/Si5396-RevA-TEST1-Registers.coe"]"\
 "[file normalize "$origin_dir/src/pll_spi_tester.v"]"\
 "[file normalize "$origin_dir/src/pins.xdc"]"\
 "[file normalize "$origin_dir/sim/pll_spi_tester_tb.v"]"\
 "[file normalize "$origin_dir/sim/si5396a_spi_interface_tb.v"]"\
 "[file normalize "$origin_dir/sim/ad4003_deserializer_tb.v"]"\
 "[file normalize "$origin_dir/sim/heartbeat_gen_tb.v"]"\
  ]
  foreach ifile $files {
    if { ![file isfile $ifile] } {
      puts " Could not find remote file $ifile "
      set status false
    }
  }

  return $status
}
# Set the reference directory for source file relative paths (by default the value is script directory path)
set origin_dir "."

# Use origin directory path location variable, if specified in the tcl shell
if { [info exists ::origin_dir_loc] } {
  set origin_dir $::origin_dir_loc
}

# Set the project name
set _xil_proj_name_ "atca_k26_carrier_base"

# Use project name variable, if specified in the tcl shell
if { [info exists ::user_project_name] } {
  set _xil_proj_name_ $::user_project_name
}

variable script_file
set script_file "project.tcl"

# Help information for this script
proc print_help {} {
  variable script_file
  puts "\nDescription:"
  puts "Recreate a Vivado project from this script. The created project will be"
  puts "functionally equivalent to the original project for which this script was"
  puts "generated. The script contains commands for creating a project, filesets,"
  puts "runs, adding/importing sources and setting properties on various objects.\n"
  puts "Syntax:"
  puts "$script_file"
  puts "$script_file -tclargs \[--origin_dir <path>\]"
  puts "$script_file -tclargs \[--project_name <name>\]"
  puts "$script_file -tclargs \[--help\]\n"
  puts "Usage:"
  puts "Name                   Description"
  puts "-------------------------------------------------------------------------"
  puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
  puts "                       origin_dir path value is \".\", otherwise, the value"
  puts "                       that was set with the \"-paths_relative_to\" switch"
  puts "                       when this script was generated.\n"
  puts "\[--project_name <name>\] Create project with the specified name. Default"
  puts "                       name is the name of the project from where this"
  puts "                       script was generated.\n"
  puts "\[--help\]               Print help information for this script"
  puts "-------------------------------------------------------------------------\n"
  exit 0
}

if { $::argc > 0 } {
  for {set i 0} {$i < $::argc} {incr i} {
    set option [string trim [lindex $::argv $i]]
    switch -regexp -- $option {
      "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
      "--project_name" { incr i; set _xil_proj_name_ [lindex $::argv $i] }
      "--help"         { print_help }
      default {
        if { [regexp {^-} $option] } {
          puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
          return 1
        }
      }
    }
  }
}

# Set the directory path for the original project from where this script was exported
set orig_proj_dir "[file normalize "$origin_dir/atca_k26_carrier_base"]"

# Check for paths and files needed for project creation
set validate_required 0
if { $validate_required } {
  if { [checkRequiredFiles $origin_dir] } {
    puts "Tcl file $script_file is valid. All files required for project creation is accesable. "
  } else {
    puts "Tcl file $script_file is not valid. Not all files required for project creation is accesable. "
    return
  }
}

# Create project
create_project ${_xil_proj_name_} ./${_xil_proj_name_} -part xck26-sfvc784-2LV-c

# Set the directory path for the new project
set proj_dir [get_property directory [current_project]]

# Reconstruct message rules
# None

# Set project properties
set obj [current_project]
set_property -name "board_part" -value "xilinx.com:k26c:part0:1.4" -objects $obj
set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
set_property -name "enable_resource_estimation" -value "0" -objects $obj
set_property -name "enable_vhdl_2008" -value "1" -objects $obj
set_property -name "ip_cache_permissions" -value "read write" -objects $obj
set_property -name "ip_output_repo" -value "$proj_dir/${_xil_proj_name_}.cache/ip" -objects $obj
set_property -name "mem.enable_memory_map_generation" -value "1" -objects $obj
set_property -name "platform.board_id" -value "k26c" -objects $obj
set_property -name "revised_directory_structure" -value "1" -objects $obj
set_property -name "sim.central_dir" -value "$proj_dir/${_xil_proj_name_}.ip_user_files" -objects $obj
set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
set_property -name "simulator_language" -value "Mixed" -objects $obj
set_property -name "sim_compile_state" -value "1" -objects $obj
set_property -name "webtalk.activehdl_export_sim" -value "7" -objects $obj
set_property -name "webtalk.modelsim_export_sim" -value "7" -objects $obj
set_property -name "webtalk.questa_export_sim" -value "7" -objects $obj
set_property -name "webtalk.riviera_export_sim" -value "7" -objects $obj
set_property -name "webtalk.vcs_export_sim" -value "7" -objects $obj
set_property -name "webtalk.xsim_export_sim" -value "7" -objects $obj
set_property -name "webtalk.xsim_launch_sim" -value "173" -objects $obj
set_property -name "xpm_libraries" -value "XPM_CDC XPM_MEMORY" -objects $obj

# Create 'sources_1' fileset (if not found)
if {[string equal [get_filesets -quiet sources_1] ""]} {
  create_fileset -srcset sources_1
}

# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
set files [list \
 [file normalize "${origin_dir}/src/heartbeat_gen.v"] \
 [file normalize "${origin_dir}/src/rtm_iobuf_ds.v"] \
 [file normalize "${origin_dir}/src/io_buffer_wrapper.v"] \
 [file normalize "${origin_dir}/src/si5396a_spi_interface.v"] \
 [file normalize "${origin_dir}/src/adc_mod_interface_obuff.v"] \
 [file normalize "${origin_dir}/src/adc_sdo_diff_buf.v"] \
 [file normalize "${origin_dir}/src/ad4003_deserializer.v"] \
 [file normalize "${origin_dir}/src/adc_data_slicer.v"] \
 [file normalize "${origin_dir}/src/Si5396-RevA-TEST1-Registers.coe"] \
 [file normalize "${origin_dir}/src/pll_spi_tester.v"] \
]
add_files -norecurse -fileset $obj $files

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
# None

# Set 'sources_1' fileset properties
set obj [get_filesets sources_1]
set_property -name "dataflow_viewer_settings" -value "min_width=16" -objects $obj
set_property -name "top" -value "top_level_wrapper" -objects $obj
set_property -name "top_auto_set" -value "0" -objects $obj

# Create 'constrs_1' fileset (if not found)
if {[string equal [get_filesets -quiet constrs_1] ""]} {
  create_fileset -constrset constrs_1
}

# Set 'constrs_1' fileset object
set obj [get_filesets constrs_1]

# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir/src/pins.xdc"]"
set file_added [add_files -norecurse -fileset $obj [list $file]]
set file "$origin_dir/src/pins.xdc"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj

# Set 'constrs_1' fileset properties
set obj [get_filesets constrs_1]

# Create 'sim_1' fileset (if not found)
if {[string equal [get_filesets -quiet sim_1] ""]} {
  create_fileset -simset sim_1
}

# Set 'sim_1' fileset object
set obj [get_filesets sim_1]
set files [list \
 [file normalize "${origin_dir}/sim/pll_spi_tester_tb.v"] \
 [file normalize "${origin_dir}/sim/si5396a_spi_interface_tb.v"] \
 [file normalize "${origin_dir}/sim/ad4003_deserializer_tb.v"] \
 [file normalize "${origin_dir}/sim/heartbeat_gen_tb.v"] \
]
add_files -norecurse -fileset $obj $files

# Set 'sim_1' fileset file properties for remote files
# None

# Set 'sim_1' fileset file properties for local files
# None

# Set 'sim_1' fileset properties
set obj [get_filesets sim_1]
set_property -name "top" -value "pll_spi_tester_tb" -objects $obj
set_property -name "top_auto_set" -value "0" -objects $obj

# Set 'utils_1' fileset object
set obj [get_filesets utils_1]
# Empty (no sources present)

# Set 'utils_1' fileset properties
set obj [get_filesets utils_1]


# Adding sources referenced in BDs, if not already added
if { [get_files heartbeat_gen.v] == "" } {
  import_files -quiet -fileset sources_1 /home/joao/phd/vivado_projects/atca-k26-carrier/src/heartbeat_gen.v
}
if { [get_files rtm_iobuf_ds.v] == "" } {
  import_files -quiet -fileset sources_1 /home/joao/phd/vivado_projects/atca-k26-carrier/src/rtm_iobuf_ds.v
}
if { [get_files io_buffer_wrapper.v] == "" } {
  import_files -quiet -fileset sources_1 /home/joao/phd/vivado_projects/atca-k26-carrier/src/io_buffer_wrapper.v
}
if { [get_files si5396a_spi_interface.v] == "" } {
  import_files -quiet -fileset sources_1 /home/joao/phd/vivado_projects/atca-k26-carrier/src/si5396a_spi_interface.v
}
if { [get_files adc_mod_interface_obuff.v] == "" } {
  import_files -quiet -fileset sources_1 /home/joao/phd/vivado_projects/atca-k26-carrier/src/adc_mod_interface_obuff.v
}
if { [get_files adc_sdo_diff_buf.v] == "" } {
  import_files -quiet -fileset sources_1 /home/joao/phd/vivado_projects/atca-k26-carrier/src/adc_sdo_diff_buf.v
}
if { [get_files ad4003_deserializer.v] == "" } {
  import_files -quiet -fileset sources_1 /home/joao/phd/vivado_projects/atca-k26-carrier/src/ad4003_deserializer.v
}
if { [get_files adc_data_slicer.v] == "" } {
  import_files -quiet -fileset sources_1 /home/joao/phd/vivado_projects/atca-k26-carrier/src/adc_data_slicer.v
}


# Proc to create BD top_level
proc cr_bd_top_level { parentCell } {
# The design that will be created by this Tcl proc contains the following 
# module references:
# heartbeat_gen, rtm_iobuf_ds, adc_data_slicer, io_buffer_wrapper, si53xx_spi_interface, adc_mod_interface_obuff, adc_sdo_diff_buf, ad4003_deserializer



  # CHANGE DESIGN NAME HERE
  set design_name top_level

  common::send_gid_msg -ssname BD::TCL -id 2010 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."

  create_bd_design $design_name

  set bCheckIPsPassed 1
  ##################################################################
  # CHECK IPs
  ##################################################################
  set bCheckIPs 1
  if { $bCheckIPs == 1 } {
     set list_check_ips "\ 
  xilinx.com:ip:vio:3.0\
  xilinx.com:ip:util_ds_buf:2.2\
  xilinx.com:ip:system_ila:1.1\
  xilinx.com:ip:xlslice:1.0\
  xilinx.com:ip:clk_wiz:6.0\
  xilinx.com:ip:dist_mem_gen:8.0\
  xilinx.com:ip:proc_sys_reset:5.0\
  xilinx.com:ip:zynq_ultra_ps_e:3.5\
  "

   set list_ips_missing ""
   common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."

   foreach ip_vlnv $list_check_ips {
      set ip_obj [get_ipdefs -all $ip_vlnv]
      if { $ip_obj eq "" } {
         lappend list_ips_missing $ip_vlnv
      }
   }

   if { $list_ips_missing ne "" } {
      catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
      set bCheckIPsPassed 0
   }

  }

  ##################################################################
  # CHECK Modules
  ##################################################################
  set bCheckModules 1
  if { $bCheckModules == 1 } {
     set list_check_mods "\ 
  heartbeat_gen\
  rtm_iobuf_ds\
  adc_data_slicer\
  io_buffer_wrapper\
  si53xx_spi_interface\
  adc_mod_interface_obuff\
  adc_sdo_diff_buf\
  ad4003_deserializer\
  "

   set list_mods_missing ""
   common::send_gid_msg -ssname BD::TCL -id 2020 -severity "INFO" "Checking if the following modules exist in the project's sources: $list_check_mods ."

   foreach mod_vlnv $list_check_mods {
      if { [can_resolve_reference $mod_vlnv] == 0 } {
         lappend list_mods_missing $mod_vlnv
      }
   }

   if { $list_mods_missing ne "" } {
      catch {common::send_gid_msg -ssname BD::TCL -id 2021 -severity "ERROR" "The following module(s) are not found in the project: $list_mods_missing" }
      common::send_gid_msg -ssname BD::TCL -id 2022 -severity "INFO" "Please add source files for the missing module(s) above."
      set bCheckIPsPassed 0
   }
}

  if { $bCheckIPsPassed != 1 } {
    common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
    return 3
  }

  
# Hierarchical cell: ps_interface
proc create_hier_cell_ps_interface { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_ps_interface() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir O -type clk pl_clk0
  create_bd_pin -dir O -from 0 -to 0 -type rst peripheral_reset

  # Create instance: proc_sys_reset_0, and set properties
  set proc_sys_reset_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0 ]

  # Create instance: zynq_ultra_ps_e_0, and set properties
  set zynq_ultra_ps_e_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.5 zynq_ultra_ps_e_0 ]
  set_property -dict [list \
    CONFIG.PSU_BANK_0_IO_STANDARD {LVCMOS18} \
    CONFIG.PSU_BANK_1_IO_STANDARD {LVCMOS18} \
    CONFIG.PSU_BANK_2_IO_STANDARD {LVCMOS18} \
    CONFIG.PSU_BANK_3_IO_STANDARD {LVCMOS18} \
    CONFIG.PSU_DDR_RAM_HIGHADDR {0xFFFFFFFF} \
    CONFIG.PSU_DDR_RAM_HIGHADDR_OFFSET {0x800000000} \
    CONFIG.PSU_DDR_RAM_LOWADDR_OFFSET {0x80000000} \
    CONFIG.PSU_MIO_0_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_0_SLEW {slow} \
    CONFIG.PSU_MIO_10_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_10_SLEW {slow} \
    CONFIG.PSU_MIO_11_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_11_SLEW {slow} \
    CONFIG.PSU_MIO_12_DIRECTION {inout} \
    CONFIG.PSU_MIO_12_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_12_INPUT_TYPE {cmos} \
    CONFIG.PSU_MIO_12_SLEW {slow} \
    CONFIG.PSU_MIO_13_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_13_SLEW {slow} \
    CONFIG.PSU_MIO_14_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_14_SLEW {slow} \
    CONFIG.PSU_MIO_15_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_15_SLEW {slow} \
    CONFIG.PSU_MIO_16_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_16_SLEW {slow} \
    CONFIG.PSU_MIO_17_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_17_SLEW {slow} \
    CONFIG.PSU_MIO_18_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_18_SLEW {slow} \
    CONFIG.PSU_MIO_19_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_19_SLEW {slow} \
    CONFIG.PSU_MIO_1_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_1_SLEW {slow} \
    CONFIG.PSU_MIO_20_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_20_SLEW {slow} \
    CONFIG.PSU_MIO_21_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_21_SLEW {slow} \
    CONFIG.PSU_MIO_22_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_22_SLEW {slow} \
    CONFIG.PSU_MIO_23_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_23_SLEW {slow} \
    CONFIG.PSU_MIO_24_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_24_SLEW {slow} \
    CONFIG.PSU_MIO_25_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_25_SLEW {slow} \
    CONFIG.PSU_MIO_26_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_26_POLARITY {Default} \
    CONFIG.PSU_MIO_26_PULLUPDOWN {pulldown} \
    CONFIG.PSU_MIO_26_SLEW {slow} \
    CONFIG.PSU_MIO_27_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_27_INPUT_TYPE {cmos} \
    CONFIG.PSU_MIO_27_POLARITY {Default} \
    CONFIG.PSU_MIO_27_PULLUPDOWN {pulldown} \
    CONFIG.PSU_MIO_27_SLEW {slow} \
    CONFIG.PSU_MIO_28_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_28_POLARITY {Default} \
    CONFIG.PSU_MIO_28_PULLUPDOWN {pulldown} \
    CONFIG.PSU_MIO_28_SLEW {slow} \
    CONFIG.PSU_MIO_29_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_29_INPUT_TYPE {cmos} \
    CONFIG.PSU_MIO_29_POLARITY {Default} \
    CONFIG.PSU_MIO_29_PULLUPDOWN {pulldown} \
    CONFIG.PSU_MIO_29_SLEW {slow} \
    CONFIG.PSU_MIO_2_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_2_SLEW {slow} \
    CONFIG.PSU_MIO_32_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_32_SLEW {slow} \
    CONFIG.PSU_MIO_33_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_33_SLEW {slow} \
    CONFIG.PSU_MIO_34_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_34_SLEW {slow} \
    CONFIG.PSU_MIO_35_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_35_SLEW {slow} \
    CONFIG.PSU_MIO_36_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_36_SLEW {slow} \
    CONFIG.PSU_MIO_37_INPUT_TYPE {cmos} \
    CONFIG.PSU_MIO_38_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_38_POLARITY {Default} \
    CONFIG.PSU_MIO_38_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_38_SLEW {slow} \
    CONFIG.PSU_MIO_39_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_39_SLEW {slow} \
    CONFIG.PSU_MIO_3_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_3_SLEW {slow} \
    CONFIG.PSU_MIO_40_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_40_SLEW {slow} \
    CONFIG.PSU_MIO_41_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_41_SLEW {slow} \
    CONFIG.PSU_MIO_42_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_42_SLEW {slow} \
    CONFIG.PSU_MIO_43_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_43_SLEW {slow} \
    CONFIG.PSU_MIO_44_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_44_POLARITY {Default} \
    CONFIG.PSU_MIO_44_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_44_SLEW {slow} \
    CONFIG.PSU_MIO_46_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_46_SLEW {slow} \
    CONFIG.PSU_MIO_47_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_47_SLEW {slow} \
    CONFIG.PSU_MIO_48_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_48_SLEW {slow} \
    CONFIG.PSU_MIO_49_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_49_SLEW {slow} \
    CONFIG.PSU_MIO_4_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_4_SLEW {slow} \
    CONFIG.PSU_MIO_50_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_50_SLEW {slow} \
    CONFIG.PSU_MIO_51_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_51_SLEW {slow} \
    CONFIG.PSU_MIO_54_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_54_SLEW {slow} \
    CONFIG.PSU_MIO_56_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_56_SLEW {slow} \
    CONFIG.PSU_MIO_57_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_57_SLEW {slow} \
    CONFIG.PSU_MIO_5_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_5_SLEW {slow} \
    CONFIG.PSU_MIO_64_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_64_SLEW {slow} \
    CONFIG.PSU_MIO_65_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_65_SLEW {slow} \
    CONFIG.PSU_MIO_66_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_66_SLEW {slow} \
    CONFIG.PSU_MIO_67_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_67_SLEW {slow} \
    CONFIG.PSU_MIO_68_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_68_SLEW {slow} \
    CONFIG.PSU_MIO_69_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_69_SLEW {slow} \
    CONFIG.PSU_MIO_6_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_6_SLEW {slow} \
    CONFIG.PSU_MIO_70_PULLUPDOWN {disable} \
    CONFIG.PSU_MIO_71_PULLUPDOWN {disable} \
    CONFIG.PSU_MIO_72_PULLUPDOWN {disable} \
    CONFIG.PSU_MIO_73_PULLUPDOWN {disable} \
    CONFIG.PSU_MIO_74_PULLUPDOWN {disable} \
    CONFIG.PSU_MIO_75_PULLUPDOWN {disable} \
    CONFIG.PSU_MIO_76_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_76_SLEW {slow} \
    CONFIG.PSU_MIO_77_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_77_SLEW {slow} \
    CONFIG.PSU_MIO_7_DIRECTION {inout} \
    CONFIG.PSU_MIO_7_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_7_INPUT_TYPE {cmos} \
    CONFIG.PSU_MIO_7_SLEW {slow} \
    CONFIG.PSU_MIO_8_DIRECTION {inout} \
    CONFIG.PSU_MIO_8_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_8_SLEW {slow} \
    CONFIG.PSU_MIO_9_DRIVE_STRENGTH {4} \
    CONFIG.PSU_MIO_9_SLEW {slow} \
    CONFIG.PSU_MIO_TREE_PERIPHERALS {Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#SPI 1###SPI 1#SPI 1#SPI 1##SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD\
0#SD 0#I2C 1#I2C 1#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#PCIE#PMU GPI 5#PMU GPO 0#PMU GPO 1#PMU GPO 2#PMU GPO 3#UART 1#UART 1#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD\
1#SD 1#Gem 2#Gem 2#Gem 2#Gem 2#Gem 2#Gem 2#Gem 2#Gem 2#Gem 2#Gem 2#Gem 2#Gem 2#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#MDIO 3#MDIO 3} \
    CONFIG.PSU_MIO_TREE_SIGNALS {sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#sclk_out###n_ss_out[0]#miso#mosi##sdio0_data_out[0]#sdio0_data_out[1]#sdio0_data_out[2]#sdio0_data_out[3]#sdio0_data_out[4]#sdio0_data_out[5]#sdio0_data_out[6]#sdio0_data_out[7]#sdio0_cmd_out#sdio0_clk_out#sdio0_bus_pow#scl_out#sda_out#gpio1[26]#gpio1[27]#gpio1[28]#gpio1[29]#reset_n#gpi[5]#gpo[0]#gpo[1]#gpo[2]#gpo[3]#txd#rxd#gpio1[38]#sdio1_data_out[4]#sdio1_data_out[5]#sdio1_data_out[6]#sdio1_data_out[7]#sdio1_bus_pow#gpio1[44]#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out}\
\
    CONFIG.PSU_SD0_INTERNAL_BUS_WIDTH {8} \
    CONFIG.PSU_SD1_INTERNAL_BUS_WIDTH {8} \
    CONFIG.PSU__ACT_DDR_FREQ_MHZ {1066.656006} \
    CONFIG.PSU__CAN1__PERIPHERAL__ENABLE {0} \
    CONFIG.PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ {1333.333008} \
    CONFIG.PSU__CRF_APB__ACPU_CTRL__FREQMHZ {1333.333} \
    CONFIG.PSU__CRF_APB__ACPU_CTRL__SRCSEL {APLL} \
    CONFIG.PSU__CRF_APB__ACPU__FRAC_ENABLED {1} \
    CONFIG.PSU__CRF_APB__APLL_CTRL__FRACFREQ {1333.333} \
    CONFIG.PSU__CRF_APB__APLL_CTRL__SRCSEL {PSS_REF_CLK} \
    CONFIG.PSU__CRF_APB__APLL_FRAC_CFG__ENABLED {1} \
    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ {249.997498} \
    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ {250} \
    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ {250} \
    CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ {249.997498} \
    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ {250} \
    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ {533.328003} \
    CONFIG.PSU__CRF_APB__DDR_CTRL__FREQMHZ {1200} \
    CONFIG.PSU__CRF_APB__DDR_CTRL__SRCSEL {DPLL} \
    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ {444.444336} \
    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ {600} \
    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL {APLL} \
    CONFIG.PSU__CRF_APB__DPLL_CTRL__SRCSEL {PSS_REF_CLK} \
    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ {24.242182} \
    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL {RPLL} \
    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ {26.666401} \
    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL {RPLL} \
    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ {299.997009} \
    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL {VPLL} \
    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ {533.328003} \
    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ {600} \
    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL {DPLL} \
    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ {499.994995} \
    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ {600} \
    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__ACT_FREQMHZ {249.997498} \
    CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__FREQMHZ {250} \
    CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ {99.999001} \
    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ {100} \
    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ {533.328003} \
    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ {533.33} \
    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL {DPLL} \
    CONFIG.PSU__CRF_APB__VPLL_CTRL__SRCSEL {PSS_REF_CLK} \
    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ {499.994995} \
    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ {500} \
    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ {49.999500} \
    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ {100} \
    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ {533.328003} \
    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ {533.333} \
    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__SRCSEL {RPLL} \
    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ {249.997498} \
    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ {250} \
    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ {1499.984985} \
    CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__ACT_FREQMHZ {124.998749} \
    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ {124.998749} \
    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ {125} \
    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ {249.997498} \
    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ {100} \
    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ {99.999001} \
    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ {100} \
    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__IOPLL_CTRL__SRCSEL {PSS_REF_CLK} \
    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ {249.997498} \
    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ {250} \
    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ {99.999001} \
    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ {100} \
    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ {499.994995} \
    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ {500} \
    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ {187.498123} \
    CONFIG.PSU__CRL_APB__PCAP_CTRL__FREQMHZ {200} \
    CONFIG.PSU__CRL_APB__PCAP_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ {99.999001} \
    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {100} \
    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ {99.999001} \
    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ {124.998749} \
    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ {125} \
    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__RPLL_CTRL__SRCSEL {PSS_REF_CLK} \
    CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ {187.498123} \
    CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__FREQMHZ {200} \
    CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ {187.498123} \
    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ {200} \
    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__ACT_FREQMHZ {187.498123} \
    CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ {99.999001} \
    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ {100} \
    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ {100} \
    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ {99.999001} \
    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ {100} \
    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ {250} \
    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ {20} \
    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CSUPMU__PERIPHERAL__VALID {1} \
    CONFIG.PSU__CSU__PERIPHERAL__ENABLE {0} \
    CONFIG.PSU__DDRC__BG_ADDR_COUNT {1} \
    CONFIG.PSU__DDRC__BRC_MAPPING {ROW_BANK_COL} \
    CONFIG.PSU__DDRC__BUS_WIDTH {64 Bit} \
    CONFIG.PSU__DDRC__CL {16} \
    CONFIG.PSU__DDRC__CLOCK_STOP_EN {0} \
    CONFIG.PSU__DDRC__COMPONENTS {Components} \
    CONFIG.PSU__DDRC__CWL {14} \
    CONFIG.PSU__DDRC__DDR4_ADDR_MAPPING {0} \
    CONFIG.PSU__DDRC__DDR4_CAL_MODE_ENABLE {0} \
    CONFIG.PSU__DDRC__DDR4_CRC_CONTROL {0} \
    CONFIG.PSU__DDRC__DDR4_T_REF_MODE {0} \
    CONFIG.PSU__DDRC__DDR4_T_REF_RANGE {Normal (0-85)} \
    CONFIG.PSU__DDRC__DEVICE_CAPACITY {8192 MBits} \
    CONFIG.PSU__DDRC__DM_DBI {DM_NO_DBI} \
    CONFIG.PSU__DDRC__DRAM_WIDTH {16 Bits} \
    CONFIG.PSU__DDRC__ECC {Disabled} \
    CONFIG.PSU__DDRC__FGRM {1X} \
    CONFIG.PSU__DDRC__LP_ASR {manual normal} \
    CONFIG.PSU__DDRC__MEMORY_TYPE {DDR 4} \
    CONFIG.PSU__DDRC__PARITY_ENABLE {0} \
    CONFIG.PSU__DDRC__PER_BANK_REFRESH {0} \
    CONFIG.PSU__DDRC__PHY_DBI_MODE {0} \
    CONFIG.PSU__DDRC__RANK_ADDR_COUNT {0} \
    CONFIG.PSU__DDRC__ROW_ADDR_COUNT {16} \
    CONFIG.PSU__DDRC__SELF_REF_ABORT {0} \
    CONFIG.PSU__DDRC__SPEED_BIN {DDR4_2400R} \
    CONFIG.PSU__DDRC__STATIC_RD_MODE {0} \
    CONFIG.PSU__DDRC__TRAIN_DATA_EYE {1} \
    CONFIG.PSU__DDRC__TRAIN_READ_GATE {1} \
    CONFIG.PSU__DDRC__TRAIN_WRITE_LEVEL {1} \
    CONFIG.PSU__DDRC__T_FAW {30.0} \
    CONFIG.PSU__DDRC__T_RAS_MIN {33} \
    CONFIG.PSU__DDRC__T_RC {47.06} \
    CONFIG.PSU__DDRC__T_RCD {16} \
    CONFIG.PSU__DDRC__T_RP {16} \
    CONFIG.PSU__DDRC__VREF {1} \
    CONFIG.PSU__DDR_HIGH_ADDRESS_GUI_ENABLE {1} \
    CONFIG.PSU__DDR__INTERFACE__FREQMHZ {600.000} \
    CONFIG.PSU__DISPLAYPORT__PERIPHERAL__ENABLE {0} \
    CONFIG.PSU__DLL__ISUSED {1} \
    CONFIG.PSU__ENET2__FIFO__ENABLE {0} \
    CONFIG.PSU__ENET2__GRP_MDIO__ENABLE {0} \
    CONFIG.PSU__ENET2__PERIPHERAL__ENABLE {1} \
    CONFIG.PSU__ENET2__PERIPHERAL__IO {MIO 52 .. 63} \
    CONFIG.PSU__ENET2__PTP__ENABLE {0} \
    CONFIG.PSU__ENET2__TSU__ENABLE {0} \
    CONFIG.PSU__ENET3__FIFO__ENABLE {0} \
    CONFIG.PSU__ENET3__GRP_MDIO__ENABLE {1} \
    CONFIG.PSU__ENET3__GRP_MDIO__IO {MIO 76 .. 77} \
    CONFIG.PSU__ENET3__PERIPHERAL__ENABLE {1} \
    CONFIG.PSU__ENET3__PERIPHERAL__IO {MIO 64 .. 75} \
    CONFIG.PSU__ENET3__PTP__ENABLE {0} \
    CONFIG.PSU__ENET3__TSU__ENABLE {0} \
    CONFIG.PSU__FPDMASTERS_COHERENCY {0} \
    CONFIG.PSU__FPD_SLCR__WDT1__ACT_FREQMHZ {99.999001} \
    CONFIG.PSU__FPGA_PL0_ENABLE {1} \
    CONFIG.PSU__FPGA_PL1_ENABLE {0} \
    CONFIG.PSU__GEM2_COHERENCY {0} \
    CONFIG.PSU__GEM2_ROUTE_THROUGH_FPD {0} \
    CONFIG.PSU__GEM3_COHERENCY {0} \
    CONFIG.PSU__GEM3_ROUTE_THROUGH_FPD {0} \
    CONFIG.PSU__GEM__TSU__ENABLE {0} \
    CONFIG.PSU__GPIO0_MIO__PERIPHERAL__ENABLE {0} \
    CONFIG.PSU__GPIO1_MIO__IO {MIO 26 .. 51} \
    CONFIG.PSU__GPIO1_MIO__PERIPHERAL__ENABLE {1} \
    CONFIG.PSU__I2C0__PERIPHERAL__ENABLE {0} \
    CONFIG.PSU__I2C1__PERIPHERAL__ENABLE {1} \
    CONFIG.PSU__I2C1__PERIPHERAL__IO {MIO 24 .. 25} \
    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL {APB} \
    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL {APB} \
    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL {APB} \
    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL {APB} \
    CONFIG.PSU__IOU_SLCR__TTC0__ACT_FREQMHZ {100.000000} \
    CONFIG.PSU__IOU_SLCR__TTC1__ACT_FREQMHZ {100.000000} \
    CONFIG.PSU__IOU_SLCR__TTC2__ACT_FREQMHZ {100.000000} \
    CONFIG.PSU__IOU_SLCR__TTC3__ACT_FREQMHZ {100.000000} \
    CONFIG.PSU__IOU_SLCR__WDT0__ACT_FREQMHZ {99.999001} \
    CONFIG.PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ {100.000000} \
    CONFIG.PSU__MAXIGP0__DATA_WIDTH {128} \
    CONFIG.PSU__OVERRIDE__BASIC_CLOCK {0} \
    CONFIG.PSU__PCIE__BAR0_64BIT {0} \
    CONFIG.PSU__PCIE__BAR0_ENABLE {1} \
    CONFIG.PSU__PCIE__BAR0_PREFETCHABLE {0} \
    CONFIG.PSU__PCIE__BAR0_SCALE {Megabytes} \
    CONFIG.PSU__PCIE__BAR0_SIZE {1} \
    CONFIG.PSU__PCIE__BAR0_TYPE {Memory} \
    CONFIG.PSU__PCIE__BAR0_VAL {0xfff00000} \
    CONFIG.PSU__PCIE__BAR1_ENABLE {0} \
    CONFIG.PSU__PCIE__BAR1_VAL {0x0} \
    CONFIG.PSU__PCIE__BAR2_ENABLE {0} \
    CONFIG.PSU__PCIE__BAR2_VAL {0x0} \
    CONFIG.PSU__PCIE__BAR3_ENABLE {0} \
    CONFIG.PSU__PCIE__BAR3_VAL {0x0} \
    CONFIG.PSU__PCIE__BAR4_ENABLE {0} \
    CONFIG.PSU__PCIE__BAR4_VAL {0x0} \
    CONFIG.PSU__PCIE__BAR5_ENABLE {0} \
    CONFIG.PSU__PCIE__BAR5_VAL {0x0} \
    CONFIG.PSU__PCIE__BRIDGE_BAR_INDICATOR {BAR 0} \
    CONFIG.PSU__PCIE__CLASS_CODE_BASE {0x05} \
    CONFIG.PSU__PCIE__CLASS_CODE_INTERFACE {0x0} \
    CONFIG.PSU__PCIE__CLASS_CODE_SUB {0x80} \
    CONFIG.PSU__PCIE__CLASS_CODE_VALUE {0x58000} \
    CONFIG.PSU__PCIE__DEVICE_ID {0xD011} \
    CONFIG.PSU__PCIE__DEVICE_PORT_TYPE {Endpoint Device} \
    CONFIG.PSU__PCIE__EROM_ENABLE {0} \
    CONFIG.PSU__PCIE__EROM_VAL {0x0} \
    CONFIG.PSU__PCIE__INTX_GENERATION {1} \
    CONFIG.PSU__PCIE__INTX_PIN {INTA} \
    CONFIG.PSU__PCIE__LANE0__ENABLE {1} \
    CONFIG.PSU__PCIE__LANE0__IO {GT Lane0} \
    CONFIG.PSU__PCIE__LANE1__ENABLE {1} \
    CONFIG.PSU__PCIE__LANE1__IO {GT Lane1} \
    CONFIG.PSU__PCIE__LANE2__ENABLE {1} \
    CONFIG.PSU__PCIE__LANE2__IO {GT Lane2} \
    CONFIG.PSU__PCIE__LANE3__ENABLE {1} \
    CONFIG.PSU__PCIE__LANE3__IO {GT Lane3} \
    CONFIG.PSU__PCIE__LINK_SPEED {2.5 Gb/s} \
    CONFIG.PSU__PCIE__MAXIMUM_LINK_WIDTH {x4} \
    CONFIG.PSU__PCIE__MAX_PAYLOAD_SIZE {256 bytes} \
    CONFIG.PSU__PCIE__MSIX_BAR_INDICATOR {BAR 0} \
    CONFIG.PSU__PCIE__MSIX_PBA_BAR_INDICATOR {BAR 0} \
    CONFIG.PSU__PCIE__PERIPHERAL__ENABLE {1} \
    CONFIG.PSU__PCIE__PERIPHERAL__ENDPOINT_ENABLE {1} \
    CONFIG.PSU__PCIE__PERIPHERAL__ENDPOINT_IO {MIO 30} \
    CONFIG.PSU__PCIE__PERIPHERAL__ROOTPORT_ENABLE {0} \
    CONFIG.PSU__PCIE__REF_CLK_FREQ {100} \
    CONFIG.PSU__PCIE__REF_CLK_SEL {Ref Clk0} \
    CONFIG.PSU__PCIE__RESET__POLARITY {Active Low} \
    CONFIG.PSU__PCIE__REVISION_ID {0x0} \
    CONFIG.PSU__PCIE__SUBSYSTEM_ID {0x7} \
    CONFIG.PSU__PCIE__SUBSYSTEM_VENDOR_ID {0x10EE} \
    CONFIG.PSU__PCIE__VENDOR_ID {0x10EE} \
    CONFIG.PSU__PJTAG__PERIPHERAL__ENABLE {0} \
    CONFIG.PSU__PL_CLK0_BUF {TRUE} \
    CONFIG.PSU__PMU_COHERENCY {0} \
    CONFIG.PSU__PMU__AIBACK__ENABLE {0} \
    CONFIG.PSU__PMU__EMIO_GPI__ENABLE {0} \
    CONFIG.PSU__PMU__EMIO_GPO__ENABLE {0} \
    CONFIG.PSU__PMU__GPI0__ENABLE {0} \
    CONFIG.PSU__PMU__GPI1__ENABLE {0} \
    CONFIG.PSU__PMU__GPI2__ENABLE {0} \
    CONFIG.PSU__PMU__GPI3__ENABLE {0} \
    CONFIG.PSU__PMU__GPI4__ENABLE {0} \
    CONFIG.PSU__PMU__GPI5__ENABLE {1} \
    CONFIG.PSU__PMU__GPI5__IO {MIO 31} \
    CONFIG.PSU__PMU__GPO0__ENABLE {1} \
    CONFIG.PSU__PMU__GPO0__IO {MIO 32} \
    CONFIG.PSU__PMU__GPO1__ENABLE {1} \
    CONFIG.PSU__PMU__GPO1__IO {MIO 33} \
    CONFIG.PSU__PMU__GPO2__ENABLE {1} \
    CONFIG.PSU__PMU__GPO2__IO {MIO 34} \
    CONFIG.PSU__PMU__GPO2__POLARITY {low} \
    CONFIG.PSU__PMU__GPO3__ENABLE {1} \
    CONFIG.PSU__PMU__GPO3__IO {MIO 35} \
    CONFIG.PSU__PMU__GPO3__POLARITY {low} \
    CONFIG.PSU__PMU__GPO4__ENABLE {0} \
    CONFIG.PSU__PMU__GPO5__ENABLE {0} \
    CONFIG.PSU__PMU__PERIPHERAL__ENABLE {1} \
    CONFIG.PSU__PMU__PLERROR__ENABLE {0} \
    CONFIG.PSU__PRESET_APPLIED {1} \
    CONFIG.PSU__PROTECTION__MASTERS {USB1:NonSecure;0|USB0:NonSecure;0|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;1|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;1|SATA1:NonSecure;0|SATA0:NonSecure;0|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;1|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;1|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;0|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1}\
\
    CONFIG.PSU__PROTECTION__SLAVES {LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;0|LPD;USB3_0;FF9D0000;FF9DFFFF;0|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;0|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;1|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;1|FPD;SATA;FD0C0000;FD0CFFFF;0|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;1|FPD;PCIE_LOW;E0000000;EFFFFFFF;1|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;1|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;1|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;1|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;1|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;0|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;1|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display\
Port;FD4A0000;FD4AFFFF;0|FPD;DPDMA;FD4C0000;FD4CFFFF;0|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1}\
\
    CONFIG.PSU__PSS_REF_CLK__FREQMHZ {33.333} \
    CONFIG.PSU__QSPI_COHERENCY {0} \
    CONFIG.PSU__QSPI_ROUTE_THROUGH_FPD {0} \
    CONFIG.PSU__QSPI__GRP_FBCLK__ENABLE {0} \
    CONFIG.PSU__QSPI__PERIPHERAL__DATA_MODE {x4} \
    CONFIG.PSU__QSPI__PERIPHERAL__ENABLE {1} \
    CONFIG.PSU__QSPI__PERIPHERAL__IO {MIO 0 .. 5} \
    CONFIG.PSU__QSPI__PERIPHERAL__MODE {Single} \
    CONFIG.PSU__SAXIGP3__DATA_WIDTH {128} \
    CONFIG.PSU__SD0_COHERENCY {0} \
    CONFIG.PSU__SD0_ROUTE_THROUGH_FPD {0} \
    CONFIG.PSU__SD0__CLK_200_SDR_OTAP_DLY {0x3} \
    CONFIG.PSU__SD0__CLK_50_DDR_ITAP_DLY {0x12} \
    CONFIG.PSU__SD0__CLK_50_DDR_OTAP_DLY {0x6} \
    CONFIG.PSU__SD0__CLK_50_SDR_ITAP_DLY {0x15} \
    CONFIG.PSU__SD0__CLK_50_SDR_OTAP_DLY {0x6} \
    CONFIG.PSU__SD0__DATA_TRANSFER_MODE {8Bit} \
    CONFIG.PSU__SD0__GRP_POW__ENABLE {1} \
    CONFIG.PSU__SD0__GRP_POW__IO {MIO 23} \
    CONFIG.PSU__SD0__PERIPHERAL__ENABLE {1} \
    CONFIG.PSU__SD0__PERIPHERAL__IO {MIO 13 .. 22} \
    CONFIG.PSU__SD0__RESET__ENABLE {1} \
    CONFIG.PSU__SD0__SLOT_TYPE {eMMC} \
    CONFIG.PSU__SD1_COHERENCY {0} \
    CONFIG.PSU__SD1_ROUTE_THROUGH_FPD {0} \
    CONFIG.PSU__SD1__CLK_100_SDR_OTAP_DLY {0x3} \
    CONFIG.PSU__SD1__CLK_200_SDR_OTAP_DLY {0x3} \
    CONFIG.PSU__SD1__CLK_50_DDR_ITAP_DLY {0x3D} \
    CONFIG.PSU__SD1__CLK_50_DDR_OTAP_DLY {0x4} \
    CONFIG.PSU__SD1__CLK_50_SDR_ITAP_DLY {0x15} \
    CONFIG.PSU__SD1__CLK_50_SDR_OTAP_DLY {0x5} \
    CONFIG.PSU__SD1__DATA_TRANSFER_MODE {8Bit} \
    CONFIG.PSU__SD1__GRP_CD__ENABLE {1} \
    CONFIG.PSU__SD1__GRP_CD__IO {MIO 45} \
    CONFIG.PSU__SD1__GRP_POW__ENABLE {1} \
    CONFIG.PSU__SD1__GRP_POW__IO {MIO 43} \
    CONFIG.PSU__SD1__GRP_WP__ENABLE {0} \
    CONFIG.PSU__SD1__PERIPHERAL__ENABLE {1} \
    CONFIG.PSU__SD1__PERIPHERAL__IO {MIO 39 .. 51} \
    CONFIG.PSU__SD1__SLOT_TYPE {SD 3.0} \
    CONFIG.PSU__SPI1__GRP_SS0__IO {MIO 9} \
    CONFIG.PSU__SPI1__GRP_SS1__ENABLE {0} \
    CONFIG.PSU__SPI1__GRP_SS2__ENABLE {0} \
    CONFIG.PSU__SPI1__PERIPHERAL__ENABLE {1} \
    CONFIG.PSU__SPI1__PERIPHERAL__IO {MIO 6 .. 11} \
    CONFIG.PSU__SWDT0__CLOCK__ENABLE {0} \
    CONFIG.PSU__SWDT0__PERIPHERAL__ENABLE {1} \
    CONFIG.PSU__SWDT0__RESET__ENABLE {0} \
    CONFIG.PSU__SWDT1__CLOCK__ENABLE {0} \
    CONFIG.PSU__SWDT1__PERIPHERAL__ENABLE {1} \
    CONFIG.PSU__SWDT1__RESET__ENABLE {0} \
    CONFIG.PSU__TSU__BUFG_PORT_PAIR {0} \
    CONFIG.PSU__TTC0__CLOCK__ENABLE {0} \
    CONFIG.PSU__TTC0__PERIPHERAL__ENABLE {1} \
    CONFIG.PSU__TTC0__WAVEOUT__ENABLE {0} \
    CONFIG.PSU__TTC1__CLOCK__ENABLE {0} \
    CONFIG.PSU__TTC1__PERIPHERAL__ENABLE {1} \
    CONFIG.PSU__TTC1__WAVEOUT__ENABLE {0} \
    CONFIG.PSU__TTC2__CLOCK__ENABLE {0} \
    CONFIG.PSU__TTC2__PERIPHERAL__ENABLE {1} \
    CONFIG.PSU__TTC2__WAVEOUT__ENABLE {0} \
    CONFIG.PSU__TTC3__CLOCK__ENABLE {0} \
    CONFIG.PSU__TTC3__PERIPHERAL__ENABLE {1} \
    CONFIG.PSU__TTC3__WAVEOUT__ENABLE {0} \
    CONFIG.PSU__UART1__BAUD_RATE {115200} \
    CONFIG.PSU__UART1__MODEM__ENABLE {0} \
    CONFIG.PSU__UART1__PERIPHERAL__ENABLE {1} \
    CONFIG.PSU__UART1__PERIPHERAL__IO {MIO 36 .. 37} \
    CONFIG.PSU__USE__IRQ0 {1} \
    CONFIG.PSU__USE__M_AXI_GP0 {1} \
    CONFIG.PSU__USE__M_AXI_GP1 {0} \
    CONFIG.PSU__USE__M_AXI_GP2 {0} \
    CONFIG.PSU__USE__S_AXI_GP3 {1} \
  ] $zynq_ultra_ps_e_0


  # Create port connections
  connect_bd_net -net proc_sys_reset_0_peripheral_reset [get_bd_pins proc_sys_reset_0/peripheral_reset] [get_bd_pins peripheral_reset]
  connect_bd_net -net zynq_ultra_ps_e_0_pl_clk0 [get_bd_pins zynq_ultra_ps_e_0/pl_clk0] [get_bd_pins pl_clk0] [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins zynq_ultra_ps_e_0/saxihp1_fpd_aclk] [get_bd_pins zynq_ultra_ps_e_0/maxihpm0_fpd_aclk]
  connect_bd_net -net zynq_ultra_ps_e_0_pl_resetn0 [get_bd_pins zynq_ultra_ps_e_0/pl_resetn0] [get_bd_pins proc_sys_reset_0/ext_reset_in]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: adc_deser
proc create_hier_cell_adc_deser { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_adc_deser() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir O adc_sdi_p
  create_bd_pin -dir O adc_sdi_n
  create_bd_pin -dir O adc_sck_p
  create_bd_pin -dir O adc_sck_n
  create_bd_pin -dir O adc_cnvst_p
  create_bd_pin -dir O adc_cnvst_n
  create_bd_pin -dir O -type clk acq_clk_p
  create_bd_pin -dir O -type clk acq_clk_n
  create_bd_pin -dir I -type rst rst
  create_bd_pin -dir I force_read
  create_bd_pin -dir I force_write
  create_bd_pin -dir O -from 863 -to 0 adc_data
  create_bd_pin -dir I -from 24 -to 1 adc_sdo_cha_p
  create_bd_pin -dir I -from 24 -to 1 adc_sdo_cha_n
  create_bd_pin -dir I -from 24 -to 1 adc_sdo_chb_p
  create_bd_pin -dir I -from 24 -to 1 adc_sdo_chb_n
  create_bd_pin -dir O cnvst
  create_bd_pin -dir O sck
  create_bd_pin -dir O -from 24 -to 1 adc_sdo_chb
  create_bd_pin -dir I -type clk adc_spi_clk
  create_bd_pin -dir I -type clk adc_read_clk
  create_bd_pin -dir O reader_en_sync

  # Create instance: adc_mod_interface_ob_0, and set properties
  set block_name adc_mod_interface_obuff
  set block_cell_name adc_mod_interface_ob_0
  if { [catch {set adc_mod_interface_ob_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $adc_mod_interface_ob_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: adc_sdo_diff_buf_0, and set properties
  set block_name adc_sdo_diff_buf
  set block_cell_name adc_sdo_diff_buf_0
  if { [catch {set adc_sdo_diff_buf_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $adc_sdo_diff_buf_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: ad4003_deserializer_0, and set properties
  set block_name ad4003_deserializer
  set block_cell_name ad4003_deserializer_0
  if { [catch {set ad4003_deserializer_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $ad4003_deserializer_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create port connections
  connect_bd_net -net VIO_probe_out7 [get_bd_pins force_read] [get_bd_pins ad4003_deserializer_0/force_read]
  connect_bd_net -net VIO_probe_out8 [get_bd_pins force_write] [get_bd_pins ad4003_deserializer_0/force_write]
  connect_bd_net -net ad4003_deserializer_0_adc_data [get_bd_pins ad4003_deserializer_0/adc_data] [get_bd_pins adc_data]
  connect_bd_net -net ad4003_deserializer_0_cnvst [get_bd_pins ad4003_deserializer_0/cnvst] [get_bd_pins adc_mod_interface_ob_0/cnvst] [get_bd_pins cnvst]
  connect_bd_net -net ad4003_deserializer_0_reader_en_sync [get_bd_pins ad4003_deserializer_0/reader_en_sync] [get_bd_pins reader_en_sync]
  connect_bd_net -net ad4003_deserializer_0_sck [get_bd_pins ad4003_deserializer_0/sck] [get_bd_pins adc_mod_interface_ob_0/sck] [get_bd_pins sck]
  connect_bd_net -net ad4003_deserializer_0_sdi [get_bd_pins ad4003_deserializer_0/sdi] [get_bd_pins adc_mod_interface_ob_0/sdi]
  connect_bd_net -net adc_deser_clk_gen_clk_out1 [get_bd_pins adc_spi_clk] [get_bd_pins adc_mod_interface_ob_0/acq_clk] [get_bd_pins ad4003_deserializer_0/adc_spi_clk]
  connect_bd_net -net adc_deser_clk_gen_clk_out2 [get_bd_pins adc_read_clk] [get_bd_pins ad4003_deserializer_0/adc_read_clk]
  connect_bd_net -net adc_mod_interface_ob_0_acq_clk_n [get_bd_pins adc_mod_interface_ob_0/acq_clk_n] [get_bd_pins acq_clk_n]
  connect_bd_net -net adc_mod_interface_ob_0_acq_clk_p [get_bd_pins adc_mod_interface_ob_0/acq_clk_p] [get_bd_pins acq_clk_p]
  connect_bd_net -net adc_mod_interface_ob_0_cnvst_n [get_bd_pins adc_mod_interface_ob_0/cnvst_n] [get_bd_pins adc_cnvst_n]
  connect_bd_net -net adc_mod_interface_ob_0_cnvst_p [get_bd_pins adc_mod_interface_ob_0/cnvst_p] [get_bd_pins adc_cnvst_p]
  connect_bd_net -net adc_mod_interface_ob_0_sck_n [get_bd_pins adc_mod_interface_ob_0/sck_n] [get_bd_pins adc_sck_n]
  connect_bd_net -net adc_mod_interface_ob_0_sck_p [get_bd_pins adc_mod_interface_ob_0/sck_p] [get_bd_pins adc_sck_p]
  connect_bd_net -net adc_mod_interface_ob_0_sdi_n [get_bd_pins adc_mod_interface_ob_0/sdi_n] [get_bd_pins adc_sdi_n]
  connect_bd_net -net adc_mod_interface_ob_0_sdi_p [get_bd_pins adc_mod_interface_ob_0/sdi_p] [get_bd_pins adc_sdi_p]
  connect_bd_net -net adc_sdo_cha_n_1 [get_bd_pins adc_sdo_cha_n] [get_bd_pins adc_sdo_diff_buf_0/adc_sdo_cha_n]
  connect_bd_net -net adc_sdo_cha_p_1 [get_bd_pins adc_sdo_cha_p] [get_bd_pins adc_sdo_diff_buf_0/adc_sdo_cha_p]
  connect_bd_net -net adc_sdo_chb_n_1 [get_bd_pins adc_sdo_chb_n] [get_bd_pins adc_sdo_diff_buf_0/adc_sdo_chb_n]
  connect_bd_net -net adc_sdo_chb_p_1 [get_bd_pins adc_sdo_chb_p] [get_bd_pins adc_sdo_diff_buf_0/adc_sdo_chb_p]
  connect_bd_net -net adc_sdo_diff_buf_0_adc_sdo_cha [get_bd_pins adc_sdo_diff_buf_0/adc_sdo_cha] [get_bd_pins ad4003_deserializer_0/adc_sdo_cha]
  connect_bd_net -net adc_sdo_diff_buf_0_adc_sdo_chb [get_bd_pins adc_sdo_diff_buf_0/adc_sdo_chb] [get_bd_pins adc_sdo_chb] [get_bd_pins ad4003_deserializer_0/adc_sdo_chb]
  connect_bd_net -net vio_0_probe_out4 [get_bd_pins rst] [get_bd_pins ad4003_deserializer_0/rst]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: PLL_interface
proc create_hier_cell_PLL_interface { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_PLL_interface() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I -type clk clk
  create_bd_pin -dir I -type rst reset
  create_bd_pin -dir I read
  create_bd_pin -dir I write
  create_bd_pin -dir I -from 7 -to 0 rw_addr
  create_bd_pin -dir O nCS
  create_bd_pin -dir O sclk
  create_bd_pin -dir IO sdio
  create_bd_pin -dir I -from 7 -to 0 write_data

  # Create instance: io_buffer_wrapper_0, and set properties
  set block_name io_buffer_wrapper
  set block_cell_name io_buffer_wrapper_0
  if { [catch {set io_buffer_wrapper_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $io_buffer_wrapper_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: pll_config_rom, and set properties
  set pll_config_rom [ create_bd_cell -type ip -vlnv xilinx.com:ip:dist_mem_gen:8.0 pll_config_rom ]
  set_property -dict [list \
    CONFIG.coefficient_file [pwd]/src/Si5396-RevA-TEST1-Registers.coe \
    CONFIG.depth {608} \
    CONFIG.memory_type {rom} \
  ] $pll_config_rom


  # Create instance: si53xx_spi_interface_0, and set properties
  set block_name si53xx_spi_interface
  set block_cell_name si53xx_spi_interface_0
  if { [catch {set si53xx_spi_interface_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $si53xx_spi_interface_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create port connections
  connect_bd_net -net Net [get_bd_pins sdio] [get_bd_pins io_buffer_wrapper_0/buf_io]
  connect_bd_net -net VIO_probe_out5 [get_bd_pins reset] [get_bd_pins si53xx_spi_interface_0/reset]
  connect_bd_net -net dist_mem_gen_0_spo [get_bd_pins pll_config_rom/spo] [get_bd_pins si53xx_spi_interface_0/rom_data]
  connect_bd_net -net io_buffer_wrapper_0_buf_in [get_bd_pins io_buffer_wrapper_0/buf_in] [get_bd_pins si53xx_spi_interface_0/sdi]
  connect_bd_net -net si53xx_spi_interface_0_in_en [get_bd_pins si53xx_spi_interface_0/in_en] [get_bd_pins io_buffer_wrapper_0/in_en]
  connect_bd_net -net si53xx_spi_interface_0_nCS [get_bd_pins si53xx_spi_interface_0/nCS] [get_bd_pins nCS]
  connect_bd_net -net si53xx_spi_interface_0_rom_addr [get_bd_pins si53xx_spi_interface_0/rom_addr] [get_bd_pins pll_config_rom/a]
  connect_bd_net -net si53xx_spi_interface_0_sclk [get_bd_pins si53xx_spi_interface_0/sclk] [get_bd_pins sclk]
  connect_bd_net -net si53xx_spi_interface_0_sdo [get_bd_pins si53xx_spi_interface_0/sdo] [get_bd_pins io_buffer_wrapper_0/buf_out]
  connect_bd_net -net vio_0_probe_out0 [get_bd_pins read] [get_bd_pins si53xx_spi_interface_0/read]
  connect_bd_net -net vio_0_probe_out1 [get_bd_pins write] [get_bd_pins si53xx_spi_interface_0/write]
  connect_bd_net -net vio_0_probe_out2 [get_bd_pins rw_addr] [get_bd_pins si53xx_spi_interface_0/rw_addr]
  connect_bd_net -net write_data_1 [get_bd_pins write_data] [get_bd_pins si53xx_spi_interface_0/write_data]
  connect_bd_net -net zynq_ultra_ps_e_0_pl_clk0 [get_bd_pins clk] [get_bd_pins si53xx_spi_interface_0/clk]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  variable script_folder

  if { $parentCell eq "" } {
     set parentCell [get_bd_cells /]
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj


  # Create interface ports

  # Create ports
  set nCS [ create_bd_port -dir O nCS ]
  set sclk [ create_bd_port -dir O sclk ]
  set pll_reset [ create_bd_port -dir O -from 0 -to 0 pll_reset ]
  set adc_sck_p [ create_bd_port -dir O -type data adc_sck_p ]
  set adc_sck_n [ create_bd_port -dir O -type data adc_sck_n ]
  set adc_sdi_p [ create_bd_port -dir O -type data adc_sdi_p ]
  set adc_sdi_n [ create_bd_port -dir O -type data adc_sdi_n ]
  set acq_clk_n [ create_bd_port -dir O -type data acq_clk_n ]
  set acq_clk_p [ create_bd_port -dir O -type data acq_clk_p ]
  set LED0 [ create_bd_port -dir O LED0 ]
  set sdio [ create_bd_port -dir IO sdio ]
  set adc_sdo_cha_p [ create_bd_port -dir I -from 24 -to 1 adc_sdo_cha_p ]
  set adc_sdo_cha_n [ create_bd_port -dir I -from 24 -to 1 adc_sdo_cha_n ]
  set adc_sdo_chb_p [ create_bd_port -dir I -from 24 -to 1 adc_sdo_chb_p ]
  set adc_sdo_chb_n [ create_bd_port -dir I -from 24 -to 1 adc_sdo_chb_n ]
  set adc_cnvst_p [ create_bd_port -dir O adc_cnvst_p ]
  set adc_cnvst_n [ create_bd_port -dir O adc_cnvst_n ]
  set SOM_DEJIT_CLK1_p [ create_bd_port -dir O -from 0 -to 0 SOM_DEJIT_CLK1_p ]
  set SOM_DEJIT_CLK1_n [ create_bd_port -dir O -from 0 -to 0 SOM_DEJIT_CLK1_n ]
  set CLK_DEJIT_OUT3_p [ create_bd_port -dir I CLK_DEJIT_OUT3_p ]
  set CLK_DEJIT_OUT3_n [ create_bd_port -dir I CLK_DEJIT_OUT3_n ]
  set PLL_LOS_Xon [ create_bd_port -dir I PLL_LOS_Xon ]
  set PLL_LOLAn [ create_bd_port -dir I PLL_LOLAn ]
  set PLL_LOLBn [ create_bd_port -dir I PLL_LOLBn ]
  set CLK_3B_LOS [ create_bd_port -dir I CLK_3B_LOS ]
  set CLK_1A_EN [ create_bd_port -dir O CLK_1A_EN ]
  set CLK_1B_EN [ create_bd_port -dir O CLK_1B_EN ]
  set CLK_2A_EN [ create_bd_port -dir O CLK_2A_EN ]
  set CLK_2B_EN [ create_bd_port -dir O CLK_2B_EN ]
  set CLK_3A_R [ create_bd_port -dir I CLK_3A_R ]
  set CLK_3A_EN [ create_bd_port -dir O CLK_3A_EN ]
  set CLK_1A_D [ create_bd_port -dir O CLK_1A_D ]
  set CLK_1B_D [ create_bd_port -dir O CLK_1B_D ]
  set CLK_2A_D [ create_bd_port -dir O CLK_2A_D ]
  set CLK_2B_D [ create_bd_port -dir O CLK_2B_D ]
  set CLK_3A_D [ create_bd_port -dir O CLK_3A_D ]
  set CLK_1A_R [ create_bd_port -dir I CLK_1A_R ]
  set CLK_2A_R [ create_bd_port -dir I CLK_2A_R ]
  set CLK_1B_R [ create_bd_port -dir I CLK_1B_R ]
  set CLK_2B_R [ create_bd_port -dir I CLK_2B_R ]
  set LED1 [ create_bd_port -dir O LED1 ]
  set LED2 [ create_bd_port -dir O LED2 ]
  set LED3 [ create_bd_port -dir O LED3 ]
  set PS_PCIE_RST_LS [ create_bd_port -dir O PS_PCIE_RST_LS ]
  set I2C_SDA [ create_bd_port -dir IO I2C_SDA ]
  set I2C_SCL [ create_bd_port -dir IO I2C_SCL ]
  set ATCA_BASE_CH_SEL [ create_bd_port -dir O ATCA_BASE_CH_SEL ]
  set ADC_CHOP [ create_bd_port -dir O -from 0 -to 0 ADC_CHOP ]
  set ADC_RESET [ create_bd_port -dir O ADC_RESET ]
  set RTM_B43_HD6p [ create_bd_port -dir IO RTM_B43_HD6p ]
  set RTM_B43_HD6n [ create_bd_port -dir IO RTM_B43_HD6n ]
  set RTM_HPL_p [ create_bd_port -dir IO -from 4 -to 1 RTM_HPL_p ]
  set RTM_HPL_n [ create_bd_port -dir IO -from 4 -to 1 RTM_HPL_n ]

  # Create instance: VIO, and set properties
  set VIO [ create_bd_cell -type ip -vlnv xilinx.com:ip:vio:3.0 VIO ]
  set_property -dict [list \
    CONFIG.C_EN_PROBE_IN_ACTIVITY {0} \
    CONFIG.C_NUM_PROBE_IN {2} \
    CONFIG.C_NUM_PROBE_OUT {12} \
    CONFIG.C_PROBE_OUT0_INIT_VAL {0x1} \
    CONFIG.C_PROBE_OUT10_INIT_VAL {0x01} \
    CONFIG.C_PROBE_OUT10_WIDTH {6} \
    CONFIG.C_PROBE_OUT11_INIT_VAL {0x01} \
    CONFIG.C_PROBE_OUT11_WIDTH {6} \
    CONFIG.C_PROBE_OUT2_WIDTH {8} \
    CONFIG.C_PROBE_OUT3_WIDTH {8} \
    CONFIG.C_PROBE_OUT4_INIT_VAL {0x1} \
    CONFIG.C_PROBE_OUT5_INIT_VAL {0x1} \
  ] $VIO


  # Create instance: util_ds_buf_0, and set properties
  set util_ds_buf_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 util_ds_buf_0 ]
  set_property CONFIG.C_BUF_TYPE {OBUFDS} $util_ds_buf_0


  # Create instance: util_ds_buf_1, and set properties
  set util_ds_buf_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 util_ds_buf_1 ]
  set_property CONFIG.C_BUF_TYPE {IBUFDS} $util_ds_buf_1


  # Create instance: heartbeat_gen_0, and set properties
  set block_name heartbeat_gen
  set block_cell_name heartbeat_gen_0
  if { [catch {set heartbeat_gen_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $heartbeat_gen_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: rtm_iobuf_ds_0, and set properties
  set block_name rtm_iobuf_ds
  set block_cell_name rtm_iobuf_ds_0
  if { [catch {set rtm_iobuf_ds_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $rtm_iobuf_ds_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: PLL_interface
  create_hier_cell_PLL_interface [current_bd_instance .] PLL_interface

  # Create instance: adc_deser
  create_hier_cell_adc_deser [current_bd_instance .] adc_deser

  # Create instance: ps_interface
  create_hier_cell_ps_interface [current_bd_instance .] ps_interface

  # Create instance: system_ila_0, and set properties
  set system_ila_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:system_ila:1.1 system_ila_0 ]
  set_property -dict [list \
    CONFIG.C_ADV_TRIGGER {true} \
    CONFIG.C_DATA_DEPTH {16384} \
    CONFIG.C_EN_STRG_QUAL {1} \
    CONFIG.C_MON_TYPE {NATIVE} \
    CONFIG.C_NUM_OF_PROBES {5} \
    CONFIG.C_PROBE0_TYPE {0} \
    CONFIG.C_PROBE1_TYPE {1} \
    CONFIG.C_PROBE2_TYPE {1} \
    CONFIG.C_PROBE3_TYPE {1} \
  ] $system_ila_0


  # Create instance: xlslice_0, and set properties
  set xlslice_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {0} \
    CONFIG.DIN_WIDTH {24} \
    CONFIG.DOUT_WIDTH {1} \
  ] $xlslice_0


  # Create instance: adc_deser_clk_gen, and set properties
  set adc_deser_clk_gen [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 adc_deser_clk_gen ]
  set_property -dict [list \
    CONFIG.AUTO_PRIMITIVE {MMCM} \
    CONFIG.CLKOUT1_DRIVES {Buffer} \
    CONFIG.CLKOUT1_JITTER {120.664} \
    CONFIG.CLKOUT1_PHASE_ERROR {87.181} \
    CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {80} \
    CONFIG.CLKOUT2_DRIVES {Buffer} \
    CONFIG.CLKOUT2_JITTER {120.664} \
    CONFIG.CLKOUT2_PHASE_ERROR {87.181} \
    CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {80} \
    CONFIG.CLKOUT2_REQUESTED_PHASE {93.600} \
    CONFIG.CLKOUT2_USED {true} \
    CONFIG.CLKOUT3_DRIVES {Buffer} \
    CONFIG.CLKOUT3_JITTER {90.075} \
    CONFIG.CLKOUT3_PHASE_ERROR {87.181} \
    CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {400.000} \
    CONFIG.CLKOUT3_USED {true} \
    CONFIG.CLKOUT4_DRIVES {Buffer} \
    CONFIG.CLKOUT5_DRIVES {Buffer} \
    CONFIG.CLKOUT6_DRIVES {Buffer} \
    CONFIG.CLKOUT7_DRIVES {Buffer} \
    CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} \
    CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
    CONFIG.MMCM_CLKFBOUT_MULT_F {12.000} \
    CONFIG.MMCM_CLKOUT0_DIVIDE_F {15.000} \
    CONFIG.MMCM_CLKOUT1_DIVIDE {15} \
    CONFIG.MMCM_CLKOUT1_PHASE {93.000} \
    CONFIG.MMCM_CLKOUT2_DIVIDE {3} \
    CONFIG.MMCM_COMPENSATION {AUTO} \
    CONFIG.MMCM_DIVCLK_DIVIDE {1} \
    CONFIG.NUM_OUT_CLKS {3} \
    CONFIG.OPTIMIZE_CLOCKING_STRUCTURE_EN {true} \
    CONFIG.PRIMITIVE {Auto} \
    CONFIG.PRIM_SOURCE {Global_buffer} \
    CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} \
    CONFIG.USE_LOCKED {false} \
    CONFIG.USE_PHASE_ALIGNMENT {true} \
    CONFIG.USE_RESET {false} \
  ] $adc_deser_clk_gen


  # Create instance: adc_data_slicer_0, and set properties
  set block_name adc_data_slicer
  set block_cell_name adc_data_slicer_0
  if { [catch {set adc_data_slicer_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $adc_data_slicer_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create port connections
  connect_bd_net -net CLK_DEJIT_OUT3_n_1 [get_bd_ports CLK_DEJIT_OUT3_n] [get_bd_pins util_ds_buf_1/IBUF_DS_N]
  connect_bd_net -net CLK_DEJIT_OUT3_p_1 [get_bd_ports CLK_DEJIT_OUT3_p] [get_bd_pins util_ds_buf_1/IBUF_DS_P]
  connect_bd_net -net Net [get_bd_ports sdio] [get_bd_pins PLL_interface/sdio]
  connect_bd_net -net Net1 [get_bd_ports RTM_HPL_p] [get_bd_pins rtm_iobuf_ds_0/rtm_io_p]
  connect_bd_net -net Net2 [get_bd_ports RTM_HPL_n] [get_bd_pins rtm_iobuf_ds_0/rtm_io_n]
  connect_bd_net -net VIO_probe_out3 [get_bd_pins VIO/probe_out3] [get_bd_pins PLL_interface/write_data]
  connect_bd_net -net VIO_probe_out5 [get_bd_pins VIO/probe_out5] [get_bd_pins PLL_interface/reset]
  connect_bd_net -net VIO_probe_out6 [get_bd_pins VIO/probe_out6] [get_bd_ports pll_reset]
  connect_bd_net -net VIO_probe_out7 [get_bd_pins VIO/probe_out7] [get_bd_pins adc_deser/force_read]
  connect_bd_net -net VIO_probe_out8 [get_bd_pins VIO/probe_out8] [get_bd_pins adc_deser/force_write]
  connect_bd_net -net VIO_probe_out9 [get_bd_pins VIO/probe_out9] [get_bd_ports ADC_CHOP]
  connect_bd_net -net VIO_probe_out10 [get_bd_pins VIO/probe_out10] [get_bd_pins adc_data_slicer_0/sel_a]
  connect_bd_net -net VIO_probe_out11 [get_bd_pins VIO/probe_out11] [get_bd_pins adc_data_slicer_0/sel_b]
  connect_bd_net -net ad4003_deserializer_0_adc_data [get_bd_pins adc_deser/adc_data] [get_bd_pins adc_data_slicer_0/data_in]
  connect_bd_net -net adc_data_slicer_0_data_out_1a [get_bd_pins adc_data_slicer_0/data_out_a] [get_bd_pins VIO/probe_in0]
  connect_bd_net -net adc_data_slicer_0_data_out_1b [get_bd_pins adc_data_slicer_0/data_out_b] [get_bd_pins VIO/probe_in1]
  connect_bd_net -net adc_deser_LED1 [get_bd_pins adc_deser_clk_gen/clk_out2] [get_bd_ports LED1] [get_bd_pins system_ila_0/probe1] [get_bd_pins adc_deser/adc_read_clk]
  connect_bd_net -net adc_deser_adc_sdo_chb [get_bd_pins adc_deser/adc_sdo_chb] [get_bd_pins xlslice_0/Din]
  connect_bd_net -net adc_deser_clk_gen_clk_out1 [get_bd_pins adc_deser_clk_gen/clk_out1] [get_bd_pins adc_deser/adc_spi_clk]
  connect_bd_net -net adc_deser_clk_gen_clk_out3 [get_bd_pins adc_deser_clk_gen/clk_out3] [get_bd_pins system_ila_0/clk]
  connect_bd_net -net adc_deser_cnvst [get_bd_pins adc_deser/cnvst] [get_bd_pins system_ila_0/probe0]
  connect_bd_net -net adc_deser_reader_en_sync [get_bd_pins adc_deser/reader_en_sync] [get_bd_pins system_ila_0/probe4]
  connect_bd_net -net adc_deser_sck [get_bd_pins adc_deser/sck] [get_bd_pins system_ila_0/probe2]
  connect_bd_net -net adc_mod_interface_ob_0_acq_clk_n [get_bd_pins adc_deser/acq_clk_n] [get_bd_ports acq_clk_n]
  connect_bd_net -net adc_mod_interface_ob_0_acq_clk_p [get_bd_pins adc_deser/acq_clk_p] [get_bd_ports acq_clk_p]
  connect_bd_net -net adc_mod_interface_ob_0_cnvst_n [get_bd_pins adc_deser/adc_cnvst_n] [get_bd_ports adc_cnvst_n]
  connect_bd_net -net adc_mod_interface_ob_0_cnvst_p [get_bd_pins adc_deser/adc_cnvst_p] [get_bd_ports adc_cnvst_p]
  connect_bd_net -net adc_mod_interface_ob_0_sck_n [get_bd_pins adc_deser/adc_sck_n] [get_bd_ports adc_sck_n]
  connect_bd_net -net adc_mod_interface_ob_0_sck_p [get_bd_pins adc_deser/adc_sck_p] [get_bd_ports adc_sck_p]
  connect_bd_net -net adc_mod_interface_ob_0_sdi_n [get_bd_pins adc_deser/adc_sdi_n] [get_bd_ports adc_sdi_n]
  connect_bd_net -net adc_mod_interface_ob_0_sdi_p [get_bd_pins adc_deser/adc_sdi_p] [get_bd_ports adc_sdi_p]
  connect_bd_net -net adc_sdo_cha_n_1 [get_bd_ports adc_sdo_cha_n] [get_bd_pins adc_deser/adc_sdo_cha_n]
  connect_bd_net -net adc_sdo_cha_p_1 [get_bd_ports adc_sdo_cha_p] [get_bd_pins adc_deser/adc_sdo_cha_p]
  connect_bd_net -net adc_sdo_chb_n_1 [get_bd_ports adc_sdo_chb_n] [get_bd_pins adc_deser/adc_sdo_chb_n]
  connect_bd_net -net adc_sdo_chb_p_1 [get_bd_ports adc_sdo_chb_p] [get_bd_pins adc_deser/adc_sdo_chb_p]
  connect_bd_net -net heartbeat_gen_0_pwm [get_bd_pins heartbeat_gen_0/pwm] [get_bd_ports LED0]
  connect_bd_net -net proc_sys_reset_0_peripheral_reset [get_bd_pins ps_interface/peripheral_reset] [get_bd_pins heartbeat_gen_0/rst]
  connect_bd_net -net si53xx_spi_interface_0_nCS [get_bd_pins PLL_interface/nCS] [get_bd_ports nCS]
  connect_bd_net -net si53xx_spi_interface_0_sclk [get_bd_pins PLL_interface/sclk] [get_bd_ports sclk]
  connect_bd_net -net util_ds_buf_0_OBUF_DS_N [get_bd_pins util_ds_buf_0/OBUF_DS_N] [get_bd_ports SOM_DEJIT_CLK1_n]
  connect_bd_net -net util_ds_buf_0_OBUF_DS_P [get_bd_pins util_ds_buf_0/OBUF_DS_P] [get_bd_ports SOM_DEJIT_CLK1_p]
  connect_bd_net -net vio_0_probe_out0 [get_bd_pins VIO/probe_out0] [get_bd_pins PLL_interface/read]
  connect_bd_net -net vio_0_probe_out1 [get_bd_pins VIO/probe_out1] [get_bd_pins PLL_interface/write]
  connect_bd_net -net vio_0_probe_out2 [get_bd_pins VIO/probe_out2] [get_bd_pins PLL_interface/rw_addr]
  connect_bd_net -net vio_0_probe_out4 [get_bd_pins VIO/probe_out4] [get_bd_pins adc_deser/rst]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins xlslice_0/Dout] [get_bd_pins system_ila_0/probe3]
  connect_bd_net -net zynq_ultra_ps_e_0_pl_clk0 [get_bd_pins ps_interface/pl_clk0] [get_bd_pins VIO/clk] [get_bd_pins util_ds_buf_0/OBUF_IN] [get_bd_pins heartbeat_gen_0/clk] [get_bd_pins PLL_interface/clk] [get_bd_pins adc_deser_clk_gen/clk_in1]

  # Create address segments

  # Perform GUI Layout
  regenerate_bd_layout -layout_string {
   "ActiveEmotionalView":"No Loops",
   "Addressing View_Layers":"/adc_deser_clk_gen_clk_out1:false|/adc_deser/adc_mod_interface_ob_0_acq_clk_n:false|/ps_interface/zynq_ultra_ps_e_0_pl_resetn0:false|/util_ds_buf_0_OBUF_DS_P:false|/adc_deser/adc_mod_interface_ob_0_acq_clk_p:false|/ps_interface/proc_sys_reset_0_peripheral_reset:false|/adc_deser_clk_gen_clk_out3:false|/util_ds_buf_0_OBUF_DS_N:false|/adc_deser_LED1:false|/ps_interface/zynq_ultra_ps_e_0_pl_clk0:false|",
   "Addressing View_ScaleFactor":"0.8",
   "Addressing View_TopLeft":"0,290",
   "Color Coded_ExpandedHierarchyInLayout":"",
   "Color Coded_Layout":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_nCS -pg 1 -lvl 5 -x 1460 -y 370 -defaultsOSRD
preplace port port-id_sclk -pg 1 -lvl 5 -x 1460 -y 390 -defaultsOSRD
preplace port port-id_adc_sck_p -pg 1 -lvl 5 -x 1460 -y 570 -defaultsOSRD
preplace port port-id_adc_sck_n -pg 1 -lvl 5 -x 1460 -y 590 -defaultsOSRD
preplace port port-id_adc_sdi_p -pg 1 -lvl 5 -x 1460 -y 530 -defaultsOSRD
preplace port port-id_adc_sdi_n -pg 1 -lvl 5 -x 1460 -y 550 -defaultsOSRD
preplace port port-id_acq_clk_n -pg 1 -lvl 5 -x 1460 -y 670 -defaultsOSRD
preplace port port-id_acq_clk_p -pg 1 -lvl 5 -x 1460 -y 890 -defaultsOSRD
preplace port port-id_LED0 -pg 1 -lvl 5 -x 1460 -y 1130 -defaultsOSRD
preplace port port-id_sdio -pg 1 -lvl 5 -x 1460 -y 410 -defaultsOSRD
preplace port port-id_adc_cnvst_p -pg 1 -lvl 5 -x 1460 -y 610 -defaultsOSRD
preplace port port-id_adc_cnvst_n -pg 1 -lvl 5 -x 1460 -y 630 -defaultsOSRD
preplace port port-id_CLK_DEJIT_OUT3_p -pg 1 -lvl 0 -x 0 -y 1040 -defaultsOSRD
preplace port port-id_CLK_DEJIT_OUT3_n -pg 1 -lvl 0 -x 0 -y 1060 -defaultsOSRD
preplace port port-id_PLL_LOS_Xon -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace port port-id_PLL_LOLAn -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace port port-id_PLL_LOLBn -pg 1 -lvl 0 -x 0 -y 160 -defaultsOSRD
preplace port port-id_CLK_3B_LOS -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace port port-id_CLK_1A_EN -pg 1 -lvl 5 -x 1460 -y 120 -defaultsOSRD
preplace port port-id_CLK_1B_EN -pg 1 -lvl 5 -x 1460 -y 160 -defaultsOSRD
preplace port port-id_CLK_2A_EN -pg 1 -lvl 5 -x 1460 -y 200 -defaultsOSRD
preplace port port-id_CLK_2B_EN -pg 1 -lvl 5 -x 1460 -y 280 -defaultsOSRD
preplace port port-id_CLK_3A_R -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace port port-id_CLK_3A_EN -pg 1 -lvl 5 -x 1460 -y 320 -defaultsOSRD
preplace port port-id_CLK_1A_D -pg 1 -lvl 5 -x 1460 -y 60 -defaultsOSRD
preplace port port-id_CLK_1B_D -pg 1 -lvl 5 -x 1460 -y 140 -defaultsOSRD
preplace port port-id_CLK_2A_D -pg 1 -lvl 5 -x 1460 -y 180 -defaultsOSRD
preplace port port-id_CLK_2B_D -pg 1 -lvl 5 -x 1460 -y 260 -defaultsOSRD
preplace port port-id_CLK_3A_D -pg 1 -lvl 5 -x 1460 -y 300 -defaultsOSRD
preplace port port-id_CLK_1A_R -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace port port-id_CLK_2A_R -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port port-id_CLK_1B_R -pg 1 -lvl 0 -x 0 -y 40 -defaultsOSRD
preplace port port-id_CLK_2B_R -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace port port-id_LED1 -pg 1 -lvl 5 -x 1460 -y 910 -defaultsOSRD
preplace port port-id_LED2 -pg 1 -lvl 5 -x 1460 -y 450 -defaultsOSRD
preplace port port-id_LED3 -pg 1 -lvl 5 -x 1460 -y 650 -defaultsOSRD
preplace port port-id_PS_PCIE_RST_LS -pg 1 -lvl 5 -x 1460 -y 690 -defaultsOSRD
preplace port port-id_I2C_SDA -pg 1 -lvl 5 -x 1460 -y 430 -defaultsOSRD
preplace port port-id_I2C_SCL -pg 1 -lvl 5 -x 1460 -y 340 -defaultsOSRD
preplace port port-id_ATCA_BASE_CH_SEL -pg 1 -lvl 5 -x 1460 -y 40 -defaultsOSRD
preplace port port-id_ADC_RESET -pg 1 -lvl 5 -x 1460 -y 20 -defaultsOSRD
preplace port port-id_RTM_B43_HD6p -pg 1 -lvl 5 -x 1460 -y 730 -defaultsOSRD
preplace port port-id_RTM_B43_HD6n -pg 1 -lvl 5 -x 1460 -y 710 -defaultsOSRD
preplace portBus pll_reset -pg 1 -lvl 5 -x 1460 -y 480 -defaultsOSRD
preplace portBus adc_sdo_cha_p -pg 1 -lvl 0 -x 0 -y 630 -defaultsOSRD
preplace portBus adc_sdo_cha_n -pg 1 -lvl 0 -x 0 -y 650 -defaultsOSRD
preplace portBus adc_sdo_chb_p -pg 1 -lvl 0 -x 0 -y 670 -defaultsOSRD
preplace portBus adc_sdo_chb_n -pg 1 -lvl 0 -x 0 -y 690 -defaultsOSRD
preplace portBus SOM_DEJIT_CLK1_p -pg 1 -lvl 5 -x 1460 -y 220 -defaultsOSRD
preplace portBus SOM_DEJIT_CLK1_n -pg 1 -lvl 5 -x 1460 -y 240 -defaultsOSRD
preplace portBus ADC_CHOP -pg 1 -lvl 5 -x 1460 -y 500 -defaultsOSRD
preplace portBus RTM_HPL_p -pg 1 -lvl 5 -x 1460 -y 80 -defaultsOSRD
preplace portBus RTM_HPL_n -pg 1 -lvl 5 -x 1460 -y 100 -defaultsOSRD
preplace inst VIO -pg 1 -lvl 2 -x 500 -y 450 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 4 -x 1280 -y 220 -defaultsOSRD
preplace inst util_ds_buf_1 -pg 1 -lvl 2 -x 500 -y 1040 -defaultsOSRD
preplace inst heartbeat_gen_0 -pg 1 -lvl 4 -x 1280 -y 1130 -defaultsOSRD
preplace inst rtm_iobuf_ds_0 -pg 1 -lvl 4 -x 1280 -y 80 -defaultsOSRD
preplace inst PLL_interface -pg 1 -lvl 4 -x 1280 -y 390 -swap {8 4 0 1 2 5 6 7 3} -defaultsOSRD
preplace inst adc_deser -pg 1 -lvl 3 -x 870 -y 650 -defaultsOSRD
preplace inst ps_interface -pg 1 -lvl 1 -x 190 -y 1130 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 4 -x 1280 -y 780 -swap {3 0 4 1 5 2} -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 3 -x 870 -y 890 -defaultsOSRD
preplace inst adc_deser_clk_gen -pg 1 -lvl 2 -x 500 -y 880 -defaultsOSRD
preplace inst adc_data_slicer_0 -pg 1 -lvl 1 -x 190 -y 460 -defaultsOSRD
preplace netloc CLK_DEJIT_OUT3_n_1 1 0 2 NJ 1060 NJ
preplace netloc CLK_DEJIT_OUT3_p_1 1 0 2 NJ 1040 NJ
preplace netloc Net 1 4 1 NJ 410
preplace netloc Net1 1 4 1 NJ 80
preplace netloc Net2 1 4 1 NJ 100
preplace netloc VIO_probe_out5 1 2 2 700 420 NJ
preplace netloc VIO_probe_out6 1 2 3 NJ 460 1120J 490 1440J
preplace netloc VIO_probe_out7 1 2 1 680 480n
preplace netloc VIO_probe_out8 1 2 1 660 500n
preplace netloc VIO_probe_out9 1 2 3 670J 470 1110J 500 NJ
preplace netloc ad4003_deserializer_0_adc_data 1 0 4 20 960 NJ 960 NJ 960 1050
preplace netloc adc_mod_interface_ob_0_acq_clk_n 1 3 2 NJ 670 NJ
preplace netloc adc_mod_interface_ob_0_acq_clk_p 1 3 2 1080J 890 NJ
preplace netloc adc_mod_interface_ob_0_cnvst_n 1 3 2 NJ 630 NJ
preplace netloc adc_mod_interface_ob_0_cnvst_p 1 3 2 NJ 610 NJ
preplace netloc adc_mod_interface_ob_0_sck_n 1 3 2 NJ 590 NJ
preplace netloc adc_mod_interface_ob_0_sck_p 1 3 2 NJ 570 NJ
preplace netloc adc_mod_interface_ob_0_sdi_n 1 3 2 NJ 550 NJ
preplace netloc adc_mod_interface_ob_0_sdi_p 1 3 2 NJ 530 NJ
preplace netloc adc_sdo_cha_n_1 1 0 3 NJ 650 NJ 650 NJ
preplace netloc adc_sdo_cha_p_1 1 0 3 NJ 630 NJ 630 NJ
preplace netloc adc_sdo_chb_n_1 1 0 3 NJ 690 NJ 690 NJ
preplace netloc adc_sdo_chb_p_1 1 0 3 NJ 670 NJ 670 NJ
preplace netloc heartbeat_gen_0_pwm 1 4 1 NJ 1130
preplace netloc proc_sys_reset_0_peripheral_reset 1 1 3 NJ 1140 NJ 1140 N
preplace netloc si53xx_spi_interface_0_nCS 1 4 1 NJ 370
preplace netloc si53xx_spi_interface_0_sclk 1 4 1 NJ 390
preplace netloc util_ds_buf_0_OBUF_DS_N 1 4 1 NJ 240
preplace netloc util_ds_buf_0_OBUF_DS_P 1 4 1 NJ 220
preplace netloc vio_0_probe_out0 1 2 2 N 340 NJ
preplace netloc vio_0_probe_out1 1 2 2 N 360 NJ
preplace netloc vio_0_probe_out2 1 2 2 N 380 NJ
preplace netloc vio_0_probe_out4 1 2 1 690 420n
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 1 3 350 1120 NJ 1120 1100
preplace netloc adc_deser_LED1 1 2 3 680 830 1060 910 NJ
preplace netloc adc_deser_cnvst 1 3 1 1090 710n
preplace netloc adc_deser_sck 1 3 1 1060 730n
preplace netloc adc_deser_adc_sdo_chb 1 2 2 700 820 1040
preplace netloc xlslice_0_Dout 1 3 1 1070J 830n
preplace netloc VIO_probe_out3 1 2 2 N 400 NJ
preplace netloc adc_deser_clk_gen_clk_out1 1 2 1 650 710n
preplace netloc adc_deser_clk_gen_clk_out3 1 2 2 650J 950 1120
preplace netloc adc_data_slicer_0_data_out_1a 1 1 1 N 450
preplace netloc adc_data_slicer_0_data_out_1b 1 1 1 N 470
preplace netloc adc_deser_reader_en_sync 1 3 1 N 770
preplace netloc VIO_probe_out10 1 0 3 30 280 NJ 280 650
preplace netloc VIO_probe_out11 1 0 3 30 620 NJ 620 650
levelinfo -pg 1 0 190 500 870 1280 1460
pagesize -pg 1 -db -bbox -sgen -200 0 1690 1200
",
   "Color Coded_ScaleFactor":"0.459414",
   "Color Coded_TopLeft":"-557,2",
   "Default View_ScaleFactor":"0.401903",
   "Default View_TopLeft":"-309,0",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"/adc_deser",
   "Grouping and No Loops_ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_Layout":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port group_1 -pg 1 -lvl 7 -x 1660 -y 220 -defaultsOSRD
preplace port group_2 -pg 1 -lvl 7 -x 1660 -y 890 -defaultsOSRD
preplace port group_3 -pg 1 -lvl 0 -x 0 -y 270 -defaultsOSRD
preplace port group_4 -pg 1 -lvl 7 -x 1660 -y 270 -defaultsOSRD
preplace port group_5 -pg 1 -lvl 7 -x 1660 -y 310 -defaultsOSRD
preplace port group_6 -pg 1 -lvl 7 -x 1660 -y 390 -defaultsOSRD
preplace port port-id_LED0 -pg 1 -lvl 7 -x 1660 -y 770 -defaultsOSRD
preplace port port-id_sdio -pg 1 -lvl 7 -x 1660 -y 200 -defaultsOSRD
preplace port port-id_CLK_DEJIT_OUT3_p -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace port port-id_CLK_DEJIT_OUT3_n -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace port port-id_PLL_LOS_Xon -pg 1 -lvl 0 -x 0 -y 220 -defaultsOSRD
preplace port port-id_PLL_LOLAn -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace port port-id_PLL_LOLBn -pg 1 -lvl 0 -x 0 -y 200 -defaultsOSRD
preplace port port-id_CLK_3B_LOS -pg 1 -lvl 0 -x 0 -y 160 -defaultsOSRD
preplace port port-id_CLK_1A_EN -pg 1 -lvl 7 -x 1660 -y 120 -defaultsOSRD
preplace port port-id_CLK_1B_EN -pg 1 -lvl 7 -x 1660 -y 160 -defaultsOSRD
preplace port port-id_CLK_2A_EN -pg 1 -lvl 7 -x 1660 -y 240 -defaultsOSRD
preplace port port-id_CLK_2B_EN -pg 1 -lvl 7 -x 1660 -y 330 -defaultsOSRD
preplace port port-id_CLK_3A_R -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace port port-id_CLK_3A_EN -pg 1 -lvl 7 -x 1660 -y 370 -defaultsOSRD
preplace port port-id_CLK_1A_D -pg 1 -lvl 7 -x 1660 -y 60 -defaultsOSRD
preplace port port-id_CLK_1B_D -pg 1 -lvl 7 -x 1660 -y 140 -defaultsOSRD
preplace port port-id_CLK_2A_D -pg 1 -lvl 7 -x 1660 -y 180 -defaultsOSRD
preplace port port-id_CLK_2B_D -pg 1 -lvl 7 -x 1660 -y 290 -defaultsOSRD
preplace port port-id_CLK_3A_D -pg 1 -lvl 7 -x 1660 -y 350 -defaultsOSRD
preplace port port-id_CLK_1A_R -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace port port-id_CLK_2A_R -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port port-id_CLK_1B_R -pg 1 -lvl 0 -x 0 -y 40 -defaultsOSRD
preplace port port-id_CLK_2B_R -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace port port-id_LED1 -pg 1 -lvl 7 -x 1660 -y 710 -defaultsOSRD
preplace port port-id_LED2 -pg 1 -lvl 7 -x 1660 -y 450 -defaultsOSRD
preplace port port-id_LED3 -pg 1 -lvl 7 -x 1660 -y 470 -defaultsOSRD
preplace port port-id_PS_PCIE_RST_LS -pg 1 -lvl 7 -x 1660 -y 490 -defaultsOSRD
preplace port port-id_I2C_SDA -pg 1 -lvl 7 -x 1660 -y 430 -defaultsOSRD
preplace port port-id_I2C_SCL -pg 1 -lvl 7 -x 1660 -y 410 -defaultsOSRD
preplace port port-id_ATCA_BASE_CH_SEL -pg 1 -lvl 7 -x 1660 -y 40 -defaultsOSRD
preplace port port-id_ADC_RESET -pg 1 -lvl 7 -x 1660 -y 20 -defaultsOSRD
preplace port port-id_RTM_B43_HD6p -pg 1 -lvl 7 -x 1660 -y 530 -defaultsOSRD
preplace port port-id_RTM_B43_HD6n -pg 1 -lvl 7 -x 1660 -y 510 -defaultsOSRD
preplace portBus SOM_DEJIT_CLK1_p -pg 1 -lvl 7 -x 1660 -y 80 -defaultsOSRD
preplace portBus SOM_DEJIT_CLK1_n -pg 1 -lvl 7 -x 1660 -y 100 -defaultsOSRD
preplace inst VIO -pg 1 -lvl 5 -x 1200 -y 350 -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 20R -pinBusDir group_2 right -pinBusY group_2 40R -pinBusDir group_3 left -pinBusY group_3 20L -pinBusDir group_4 left -pinBusY group_4 40L -pinBusDir group_5 left -pinBusY group_5 60L -pinDir clk left -pinY clk 80L
preplace inst util_ds_buf_0 -pg 1 -lvl 6 -x 1490 -y 40 -defaultsOSRD -pinDir CLK_OUT_D3 right -pinY CLK_OUT_D3 20R -pinDir CLK_OUT_D3.OBUF_DS_P right -pinY CLK_OUT_D3.OBUF_DS_P 40R -pinDir CLK_OUT_D3.OBUF_DS_N right -pinY CLK_OUT_D3.OBUF_DS_N 60R -pinBusDir OBUF_IN left -pinBusY OBUF_IN 60L
preplace inst util_ds_buf_1 -pg 1 -lvl 1 -x 170 -y 40 -defaultsOSRD -pinDir CLK_IN_D left -pinY CLK_IN_D 20L -pinDir CLK_IN_D.IBUF_DS_P left -pinY CLK_IN_D.IBUF_DS_P 40L -pinDir CLK_IN_D.IBUF_DS_N left -pinY CLK_IN_D.IBUF_DS_N 60L -pinBusDir IBUF_OUT right -pinBusY IBUF_OUT 20R
preplace inst heartbeat_gen_0 -pg 1 -lvl 6 -x 1490 -y 750 -defaultsOSRD -pinDir clk left -pinY clk 20L -pinDir rst left -pinY rst 40L -pinDir pwm right -pinY pwm 20R
preplace inst rtm_iobuf_ds_0 -pg 1 -lvl 6 -x 1490 -y 870 -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 20R -pinBusDir rtm_in right -pinBusY rtm_in 40R -pinBusDir rtm_out left -pinBusY rtm_out 20L -pinBusDir rtm_input_en left -pinBusY rtm_input_en 40L
preplace inst PLL_interface -pg 1 -lvl 6 -x 1490 -y 180 -swap {3 1 2 0} -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 40R -pinBusDir group_2 left -pinBusY group_2 20L -pinDir clk left -pinY clk 40L -pinDir sdio right -pinY sdio 20R
preplace inst adc_deser -pg 1 -lvl 3 -x 670 -y 250 -swap {0 1 3 2 5 4 6 7 8} -defaultsOSRD -pinBusDir group_1 left -pinBusY group_1 20L -pinBusDir group_2 right -pinBusY group_2 20R -pinBusDir group_3 right -pinBusY group_3 60R -pinBusDir group_4 right -pinBusY group_4 40R -pinBusDir group_5 right -pinBusY group_5 260R -pinBusDir adc_data right -pinBusY adc_data 140R -pinBusDir adc_sdo_chb right -pinBusY adc_sdo_chb 320R -pinDir adc_spi_clk left -pinY adc_spi_clk 310L -pinDir adc_read_clk left -pinY adc_read_clk 330L
preplace inst ps_interface -pg 1 -lvl 1 -x 170 -y 670 -defaultsOSRD -pinDir pl_clk0 right -pinY pl_clk0 20R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 120R
preplace inst system_ila_0 -pg 1 -lvl 6 -x 1490 -y 490 -swap {0 2 3 1} -defaultsOSRD -pinBusDir group_1 left -pinBusY group_1 20L -pinDir clk left -pinY clk 140L -pinBusDir probe1 left -pinBusY probe1 160L -pinBusDir probe3 left -pinBusY probe3 80L
preplace inst xlslice_0 -pg 1 -lvl 4 -x 960 -y 550 -defaultsOSRD -pinBusDir Din left -pinBusY Din 20L -pinBusDir Dout right -pinBusY Dout 20R
preplace inst adc_deser_clk_gen -pg 1 -lvl 2 -x 420 -y 540 -defaultsOSRD -pinDir clk_in1 left -pinY clk_in1 90L -pinDir clk_out1 right -pinY clk_out1 20R -pinDir clk_out2 right -pinY clk_out2 40R -pinDir clk_out3 right -pinY clk_out3 90R
preplace inst adc_data_slicer_0 -pg 1 -lvl 4 -x 960 -y 370 -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 20R -pinBusDir group_2 right -pinBusY group_2 40R -pinBusDir data_in left -pinBusY data_in 20L
preplace netloc netgroup_1 1 6 1 NJ 220
preplace netloc netgroup_2 1 6 1 NJ 890
preplace netloc netgroup_3 1 0 3 NJ 270 NJ 270 NJ
preplace netloc netgroup_4 1 3 4 NJ 270 NJ 270 NJ 270 NJ
preplace netloc netgroup_5 1 3 4 NJ 310 NJ 310 NJ 310 NJ
preplace netloc netgroup_6 1 5 1 1340 200n
preplace netloc netgroup_7 1 5 2 NJ 390 NJ
preplace netloc netgroup_8 1 3 2 NJ 290 1100
preplace netloc netgroup_9 1 3 3 NJ 510 NJ 510 N
preplace netloc netgroup_10 1 4 1 N 390
preplace netloc netgroup_11 1 4 1 N 410
preplace netloc CLK_DEJIT_OUT3_n_1 1 0 1 NJ 100
preplace netloc CLK_DEJIT_OUT3_p_1 1 0 1 NJ 80
preplace netloc Net 1 6 1 NJ 200
preplace netloc ad4003_deserializer_0_adc_data 1 3 1 N 390
preplace netloc heartbeat_gen_0_pwm 1 6 1 NJ 770
preplace netloc proc_sys_reset_0_peripheral_reset 1 1 5 NJ 790 NJ 790 NJ 790 NJ 790 N
preplace netloc util_ds_buf_0_OBUF_DS_N 1 6 1 NJ 100
preplace netloc util_ds_buf_0_OBUF_DS_P 1 6 1 NJ 80
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 1 5 320 690 NJ 690 NJ 690 1100 490 1320
preplace netloc adc_deser_LED1 1 2 5 520 650 NJ 650 NJ 650 1300 710 NJ
preplace netloc adc_deser_adc_sdo_chb 1 3 1 NJ 570
preplace netloc xlslice_0_Dout 1 4 2 NJ 570 N
preplace netloc adc_deser_clk_gen_clk_out1 1 2 1 N 560
preplace netloc adc_deser_clk_gen_clk_out3 1 2 4 N 630 NJ 630 NJ 630 NJ
levelinfo -pg 1 0 170 420 670 960 1200 1490 1660
pagesize -pg 1 -db -bbox -sgen -190 0 1890 970
",
   "Grouping and No Loops_ScaleFactor":"0.9242",
   "Grouping and No Loops_TopLeft":"312,122",
   "No Loops_ExpandedHierarchyInLayout":"/adc_deser",
   "No Loops_Layers":"/adc_deser_clk_gen_clk_out1:true|/adc_deser/adc_mod_interface_ob_0_acq_clk_n:true|/ps_interface/zynq_ultra_ps_e_0_pl_resetn0:true|/util_ds_buf_0_OBUF_DS_P:true|/adc_deser/adc_mod_interface_ob_0_acq_clk_p:true|/ps_interface/proc_sys_reset_0_peripheral_reset:true|/adc_deser_clk_gen_clk_out3:true|/util_ds_buf_0_OBUF_DS_N:true|/adc_deser_LED1:true|/ps_interface/zynq_ultra_ps_e_0_pl_clk0:true|",
   "No Loops_Layout":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_nCS -pg 1 -lvl 5 -x 2500 -y 200 -defaultsOSRD
preplace port port-id_sclk -pg 1 -lvl 5 -x 2500 -y 220 -defaultsOSRD
preplace port port-id_adc_sck_p -pg 1 -lvl 5 -x 2500 -y 550 -defaultsOSRD
preplace port port-id_adc_sck_n -pg 1 -lvl 5 -x 2500 -y 570 -defaultsOSRD
preplace port port-id_adc_sdi_p -pg 1 -lvl 5 -x 2500 -y 940 -defaultsOSRD
preplace port port-id_adc_sdi_n -pg 1 -lvl 5 -x 2500 -y 530 -defaultsOSRD
preplace port port-id_acq_clk_n -pg 1 -lvl 5 -x 2500 -y 630 -defaultsOSRD
preplace port port-id_acq_clk_p -pg 1 -lvl 5 -x 2500 -y 650 -defaultsOSRD
preplace port port-id_LED0 -pg 1 -lvl 5 -x 2500 -y 1020 -defaultsOSRD
preplace port port-id_sdio -pg 1 -lvl 5 -x 2500 -y 240 -defaultsOSRD
preplace port port-id_adc_cnvst_p -pg 1 -lvl 5 -x 2500 -y 590 -defaultsOSRD
preplace port port-id_adc_cnvst_n -pg 1 -lvl 5 -x 2500 -y 610 -defaultsOSRD
preplace port port-id_CLK_DEJIT_OUT3_p -pg 1 -lvl 0 -x 0 -y 960 -defaultsOSRD
preplace port port-id_CLK_DEJIT_OUT3_n -pg 1 -lvl 0 -x 0 -y 980 -defaultsOSRD
preplace port port-id_PLL_LOS_Xon -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace port port-id_PLL_LOLAn -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace port port-id_PLL_LOLBn -pg 1 -lvl 0 -x 0 -y 160 -defaultsOSRD
preplace port port-id_CLK_3B_LOS -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace port port-id_CLK_1A_EN -pg 1 -lvl 5 -x 2500 -y 120 -defaultsOSRD
preplace port port-id_CLK_1B_EN -pg 1 -lvl 5 -x 2500 -y 160 -defaultsOSRD
preplace port port-id_CLK_2A_EN -pg 1 -lvl 5 -x 2500 -y 260 -defaultsOSRD
preplace port port-id_CLK_2B_EN -pg 1 -lvl 5 -x 2500 -y 300 -defaultsOSRD
preplace port port-id_CLK_3A_R -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace port port-id_CLK_3A_EN -pg 1 -lvl 5 -x 2500 -y 390 -defaultsOSRD
preplace port port-id_CLK_1A_D -pg 1 -lvl 5 -x 2500 -y 60 -defaultsOSRD
preplace port port-id_CLK_1B_D -pg 1 -lvl 5 -x 2500 -y 140 -defaultsOSRD
preplace port port-id_CLK_2A_D -pg 1 -lvl 5 -x 2500 -y 180 -defaultsOSRD
preplace port port-id_CLK_2B_D -pg 1 -lvl 5 -x 2500 -y 280 -defaultsOSRD
preplace port port-id_CLK_3A_D -pg 1 -lvl 5 -x 2500 -y 320 -defaultsOSRD
preplace port port-id_CLK_1A_R -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace port port-id_CLK_2A_R -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port port-id_CLK_1B_R -pg 1 -lvl 0 -x 0 -y 40 -defaultsOSRD
preplace port port-id_CLK_2B_R -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace port port-id_LED1 -pg 1 -lvl 5 -x 2500 -y 960 -defaultsOSRD
preplace port port-id_LED2 -pg 1 -lvl 5 -x 2500 -y 490 -defaultsOSRD
preplace port port-id_LED3 -pg 1 -lvl 5 -x 2500 -y 510 -defaultsOSRD
preplace port port-id_PS_PCIE_RST_LS -pg 1 -lvl 5 -x 2500 -y 670 -defaultsOSRD
preplace port port-id_I2C_SDA -pg 1 -lvl 5 -x 2500 -y 430 -defaultsOSRD
preplace port port-id_I2C_SCL -pg 1 -lvl 5 -x 2500 -y 410 -defaultsOSRD
preplace port port-id_ATCA_BASE_CH_SEL -pg 1 -lvl 5 -x 2500 -y 40 -defaultsOSRD
preplace port port-id_ADC_RESET -pg 1 -lvl 5 -x 2500 -y 20 -defaultsOSRD
preplace port port-id_RTM_B43_HD6p -pg 1 -lvl 5 -x 2500 -y 710 -defaultsOSRD
preplace port port-id_RTM_B43_HD6n -pg 1 -lvl 5 -x 2500 -y 690 -defaultsOSRD
preplace portBus pll_reset -pg 1 -lvl 5 -x 2500 -y 350 -defaultsOSRD
preplace portBus adc_sdo_cha_p -pg 1 -lvl 0 -x 0 -y 600 -defaultsOSRD
preplace portBus adc_sdo_cha_n -pg 1 -lvl 0 -x 0 -y 620 -defaultsOSRD
preplace portBus adc_sdo_chb_p -pg 1 -lvl 0 -x 0 -y 640 -defaultsOSRD
preplace portBus adc_sdo_chb_n -pg 1 -lvl 0 -x 0 -y 820 -defaultsOSRD
preplace portBus SOM_DEJIT_CLK1_p -pg 1 -lvl 5 -x 2500 -y 450 -defaultsOSRD
preplace portBus SOM_DEJIT_CLK1_n -pg 1 -lvl 5 -x 2500 -y 470 -defaultsOSRD
preplace portBus ADC_CHOP -pg 1 -lvl 5 -x 2500 -y 370 -defaultsOSRD
preplace portBus RTM_HPL_p -pg 1 -lvl 5 -x 2500 -y 80 -defaultsOSRD
preplace portBus RTM_HPL_n -pg 1 -lvl 5 -x 2500 -y 100 -defaultsOSRD
preplace inst VIO -pg 1 -lvl 2 -x 430 -y 180 -swap {14 0 1 3 4 5 6 10 7 8 11 12 9 2 13} -defaultsOSRD -pinDir clk left -pinY clk 360L -pinBusDir probe_in0 left -pinBusY probe_in0 280L -pinBusDir probe_in1 left -pinBusY probe_in1 300L -pinBusDir probe_out0 right -pinBusY probe_out0 20R -pinBusDir probe_out1 right -pinBusY probe_out1 40R -pinBusDir probe_out2 right -pinBusY probe_out2 60R -pinBusDir probe_out3 right -pinBusY probe_out3 80R -pinBusDir probe_out4 right -pinBusY probe_out4 320R -pinBusDir probe_out5 right -pinBusY probe_out5 100R -pinBusDir probe_out6 right -pinBusY probe_out6 170R -pinBusDir probe_out7 right -pinBusY probe_out7 340R -pinBusDir probe_out8 right -pinBusY probe_out8 360R -pinBusDir probe_out9 right -pinBusY probe_out9 190R -pinBusDir probe_out10 left -pinBusY probe_out10 320L -pinBusDir probe_out11 left -pinBusY probe_out11 340L
preplace inst util_ds_buf_0 -pg 1 -lvl 4 -x 2320 -y 410 -defaultsOSRD -pinDir CLK_OUT_D3 right -pinY CLK_OUT_D3 20R -pinDir CLK_OUT_D3.OBUF_DS_P right -pinY CLK_OUT_D3.OBUF_DS_P 40R -pinDir CLK_OUT_D3.OBUF_DS_N right -pinY CLK_OUT_D3.OBUF_DS_N 60R -pinBusDir OBUF_IN left -pinBusY OBUF_IN 20L
preplace inst util_ds_buf_1 -pg 1 -lvl 2 -x 430 -y 920 -defaultsOSRD -pinDir CLK_IN_D left -pinY CLK_IN_D 20L -pinDir CLK_IN_D.IBUF_DS_P left -pinY CLK_IN_D.IBUF_DS_P 40L -pinDir CLK_IN_D.IBUF_DS_N left -pinY CLK_IN_D.IBUF_DS_N 60L -pinBusDir IBUF_OUT right -pinBusY IBUF_OUT 20R
preplace inst heartbeat_gen_0 -pg 1 -lvl 4 -x 2320 -y 1000 -defaultsOSRD -pinDir clk left -pinY clk 20L -pinDir rst left -pinY rst 40L -pinDir pwm right -pinY pwm 20R
preplace inst rtm_iobuf_ds_0 -pg 1 -lvl 4 -x 2320 -y 40 -defaultsOSRD -pinBusDir rtm_in right -pinBusY rtm_in 20R -pinBusDir rtm_out left -pinBusY rtm_out 20L -pinBusDir rtm_io_p right -pinBusY rtm_io_p 40R -pinBusDir rtm_io_n right -pinBusY rtm_io_n 60R -pinBusDir rtm_input_en left -pinBusY rtm_input_en 40L
preplace inst PLL_interface -pg 1 -lvl 4 -x 2320 -y 180 -swap {8 4 0 1 2 5 6 7 3} -defaultsOSRD -pinDir clk left -pinY clk 120L -pinDir reset left -pinY reset 100L -pinDir read left -pinY read 20L -pinDir write left -pinY write 40L -pinBusDir rw_addr left -pinBusY rw_addr 60L -pinDir nCS right -pinY nCS 20R -pinDir sclk right -pinY sclk 40R -pinDir sdio right -pinY sdio 60R -pinBusDir write_data left -pinBusY write_data 80L
preplace inst adc_deser -pg 1 -lvl 3 -x 1100 -y 480 -swap {18 0 1 2 3 4 6 5 9 8 10 14 11 12 13 20 7 16 21 15 19 17} -defaultsOSRD -pinDir adc_sdi_p right -pinY adc_sdi_p 50R -pinDir adc_sdi_n right -pinY adc_sdi_n 70R -pinDir adc_sck_p right -pinY adc_sck_p 90R -pinDir adc_sck_n right -pinY adc_sck_n 110R -pinDir adc_cnvst_p right -pinY adc_cnvst_p 130R -pinDir adc_cnvst_n right -pinY adc_cnvst_n 150R -pinDir acq_clk_p right -pinY acq_clk_p 170R -pinDir acq_clk_n right -pinY acq_clk_n 190R -pinDir rst left -pinY rst 130L -pinDir force_read left -pinY force_read 150L -pinDir force_write left -pinY force_write 170L -pinBusDir adc_data left -pinBusY adc_data 190L -pinBusDir adc_sdo_cha_p left -pinBusY adc_sdo_cha_p 430L -pinBusDir adc_sdo_cha_n left -pinBusY adc_sdo_cha_n 450L -pinBusDir adc_sdo_chb_p left -pinBusY adc_sdo_chb_p 470L -pinBusDir adc_sdo_chb_n left -pinBusY adc_sdo_chb_n 490L -pinDir cnvst right -pinY cnvst 250R -pinDir sck right -pinY sck 270R -pinBusDir adc_sdo_chb right -pinBusY adc_sdo_chb 290R -pinDir adc_spi_clk left -pinY adc_spi_clk 510L -pinDir adc_read_clk left -pinY adc_read_clk 530L -pinDir reader_en_sync right -pinY reader_en_sync 310R
preplace inst ps_interface -pg 1 -lvl 1 -x 140 -y 860 -defaultsOSRD -pinDir pl_clk0 right -pinY pl_clk0 20R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 50R
preplace inst system_ila_0 -pg 1 -lvl 4 -x 2320 -y 690 -swap {3 0 4 1 5 2} -defaultsOSRD -pinDir clk left -pinY clk 150L -pinBusDir probe0 left -pinBusY probe0 20L -pinBusDir probe1 left -pinBusY probe1 170L -pinBusDir probe2 left -pinBusY probe2 40L -pinBusDir probe3 left -pinBusY probe3 190L -pinBusDir probe4 left -pinBusY probe4 60L
preplace inst xlslice_0 -pg 1 -lvl 3 -x 1100 -y 1130 -defaultsOSRD -pinBusDir Din right -pinBusY Din 20R -pinBusDir Dout right -pinBusY Dout 40R
preplace inst adc_deser_clk_gen -pg 1 -lvl 2 -x 430 -y 700 -defaultsOSRD -pinDir clk_in1 left -pinY clk_in1 20L -pinDir clk_out1 right -pinY clk_out1 20R -pinDir clk_out2 right -pinY clk_out2 40R -pinDir clk_out3 right -pinY clk_out3 60R
preplace inst adc_data_slicer_0 -pg 1 -lvl 1 -x 140 -y 440 -swap {4 2 3 0 1} -defaultsOSRD -pinBusDir data_in right -pinBusY data_in 100R -pinBusDir sel_a right -pinBusY sel_a 60R -pinBusDir sel_b right -pinBusY sel_b 80R -pinBusDir data_out_a right -pinBusY data_out_a 20R -pinBusDir data_out_b right -pinBusY data_out_b 40R
preplace inst adc_deser|adc_mod_interface_ob_0 -pg 1 -lvl 2 -x 1580 -y 510 -swap {0 2 1 3 4 5 6 7 8 9 10 11} -defaultsOSRD -pinDir sdi left -pinY sdi 100L -pinDir sck left -pinY sck 140L -pinDir cnvst left -pinY cnvst 120L -pinDir acq_clk left -pinY acq_clk 160L -pinDir sdi_p right -pinY sdi_p 20R -pinDir sdi_n right -pinY sdi_n 40R -pinDir sck_p right -pinY sck_p 60R -pinDir sck_n right -pinY sck_n 80R -pinDir cnvst_p right -pinY cnvst_p 100R -pinDir cnvst_n right -pinY cnvst_n 120R -pinDir acq_clk_p right -pinY acq_clk_p 140R -pinDir acq_clk_n right -pinY acq_clk_n 160R
preplace inst adc_deser|adc_sdo_diff_buf_0 -pg 1 -lvl 2 -x 1580 -y 830 -swap {1 2 3 4 0 5} -defaultsOSRD -pinBusDir adc_sdo_cha_p left -pinBusY adc_sdo_cha_p 80L -pinBusDir adc_sdo_cha_n left -pinBusY adc_sdo_cha_n 100L -pinBusDir adc_sdo_chb_p left -pinBusY adc_sdo_chb_p 120L -pinBusDir adc_sdo_chb_n left -pinBusY adc_sdo_chb_n 140L -pinBusDir adc_sdo_cha left -pinBusY adc_sdo_cha 20L -pinBusDir adc_sdo_chb right -pinBusY adc_sdo_chb 20R
preplace inst adc_deser|ad4003_deserializer_0 -pg 1 -lvl 1 -x 1180 -y 590 -swap {0 6 11 10 8 1 2 9 4 3 7 5} -defaultsOSRD -pinDir rst left -pinY rst 20L -pinDir adc_spi_clk left -pinY adc_spi_clk 240L -pinDir adc_read_clk left -pinY adc_read_clk 260L -pinBusDir adc_sdo_cha right -pinBusY adc_sdo_cha 260R -pinBusDir adc_sdo_chb right -pinBusY adc_sdo_chb 180R -pinDir force_read left -pinY force_read 40L -pinDir force_write left -pinY force_write 60L -pinDir reader_en_sync right -pinY reader_en_sync 200R -pinDir cnvst right -pinY cnvst 40R -pinDir sdi right -pinY sdi 20R -pinDir sck right -pinY sck 60R -pinBusDir adc_data left -pinBusY adc_data 80L
preplace netloc CLK_DEJIT_OUT3_n_1 1 0 2 NJ 980 NJ
preplace netloc CLK_DEJIT_OUT3_p_1 1 0 2 NJ 960 NJ
preplace netloc Net 1 4 1 NJ 240
preplace netloc Net1 1 4 1 NJ 80
preplace netloc Net2 1 4 1 NJ 100
preplace netloc VIO_probe_out3 1 2 2 N 260 NJ
preplace netloc VIO_probe_out5 1 2 2 N 280 NJ
preplace netloc VIO_probe_out6 1 2 3 NJ 350 NJ 350 NJ
preplace netloc VIO_probe_out7 1 2 1 800 520n
preplace netloc VIO_probe_out8 1 2 1 780 540n
preplace netloc VIO_probe_out9 1 2 3 NJ 370 NJ 370 NJ
preplace netloc VIO_probe_out10 1 1 1 N 500
preplace netloc VIO_probe_out11 1 1 1 N 520
preplace netloc ad4003_deserializer_0_adc_data 1 1 2 260 660 720J
preplace netloc adc_data_slicer_0_data_out_1a 1 1 1 N 460
preplace netloc adc_data_slicer_0_data_out_1b 1 1 1 N 480
preplace netloc adc_deser_LED1 1 2 3 640 1070 2120 960 NJ
preplace netloc adc_deser_adc_sdo_chb 1 3 1 1940 770n
preplace netloc adc_deser_clk_gen_clk_out1 1 2 1 680 720n
preplace netloc adc_deser_clk_gen_clk_out3 1 2 2 620 1050 2100J
preplace netloc adc_deser_cnvst 1 3 1 2120 710n
preplace netloc adc_deser_reader_en_sync 1 3 1 2160 750n
preplace netloc adc_deser_sck 1 3 1 2140 730n
preplace netloc adc_mod_interface_ob_0_acq_clk_n 1 3 2 2120J 630 NJ
preplace netloc adc_mod_interface_ob_0_acq_clk_p 1 3 2 NJ 650 NJ
preplace netloc adc_mod_interface_ob_0_cnvst_n 1 3 2 2060J 610 NJ
preplace netloc adc_mod_interface_ob_0_cnvst_p 1 3 2 2040J 590 NJ
preplace netloc adc_mod_interface_ob_0_sck_n 1 3 2 2020J 570 NJ
preplace netloc adc_mod_interface_ob_0_sck_p 1 3 2 2000J 550 NJ
preplace netloc adc_mod_interface_ob_0_sdi_n 1 3 2 1980J 530 NJ
preplace netloc adc_mod_interface_ob_0_sdi_p 1 3 2 1960J 940 NJ
preplace netloc adc_sdo_cha_n_1 1 0 3 NJ 620 NJ 620 740J
preplace netloc adc_sdo_cha_p_1 1 0 3 NJ 600 NJ 600 760J
preplace netloc adc_sdo_chb_n_1 1 0 3 NJ 820 NJ 820 660J
preplace netloc adc_sdo_chb_p_1 1 0 3 NJ 640 NJ 640 700J
preplace netloc heartbeat_gen_0_pwm 1 4 1 NJ 1020
preplace netloc proc_sys_reset_0_peripheral_reset 1 1 3 260J 1040 580J 1230 2160
preplace netloc si53xx_spi_interface_0_nCS 1 4 1 NJ 200
preplace netloc si53xx_spi_interface_0_sclk 1 4 1 NJ 220
preplace netloc util_ds_buf_0_OBUF_DS_N 1 4 1 NJ 470
preplace netloc util_ds_buf_0_OBUF_DS_P 1 4 1 NJ 450
preplace netloc vio_0_probe_out0 1 2 2 N 200 NJ
preplace netloc vio_0_probe_out1 1 2 2 N 220 NJ
preplace netloc vio_0_probe_out2 1 2 2 N 240 NJ
preplace netloc vio_0_probe_out4 1 2 1 820 500n
preplace netloc xlslice_0_Dout 1 3 1 2140 880n
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 1 3 280 880 600J 1090 2080
preplace netloc adc_deser|VIO_probe_out7 1 0 1 N 630
preplace netloc adc_deser|VIO_probe_out8 1 0 1 N 650
preplace netloc adc_deser|ad4003_deserializer_0_adc_data 1 0 1 N 670
preplace netloc adc_deser|ad4003_deserializer_0_cnvst 1 1 2 1390 730 NJ
preplace netloc adc_deser|ad4003_deserializer_0_reader_en_sync 1 1 2 N 790 NJ
preplace netloc adc_deser|ad4003_deserializer_0_sck 1 1 2 1350 750 NJ
preplace netloc adc_deser|ad4003_deserializer_0_sdi 1 1 1 N 610
preplace netloc adc_deser|adc_deser_clk_gen_clk_out1 1 0 2 990 990 1370
preplace netloc adc_deser|adc_deser_clk_gen_clk_out2 1 0 1 1010 850n
preplace netloc adc_deser|adc_mod_interface_ob_0_acq_clk_n 1 2 1 N 670
preplace netloc adc_deser|adc_mod_interface_ob_0_acq_clk_p 1 2 1 N 650
preplace netloc adc_deser|adc_mod_interface_ob_0_cnvst_n 1 2 1 N 630
preplace netloc adc_deser|adc_mod_interface_ob_0_cnvst_p 1 2 1 N 610
preplace netloc adc_deser|adc_mod_interface_ob_0_sck_n 1 2 1 N 590
preplace netloc adc_deser|adc_mod_interface_ob_0_sck_p 1 2 1 N 570
preplace netloc adc_deser|adc_mod_interface_ob_0_sdi_n 1 2 1 N 550
preplace netloc adc_deser|adc_mod_interface_ob_0_sdi_p 1 2 1 N 530
preplace netloc adc_deser|adc_sdo_cha_n_1 1 0 2 NJ 930 N
preplace netloc adc_deser|adc_sdo_cha_p_1 1 0 2 NJ 910 N
preplace netloc adc_deser|adc_sdo_chb_n_1 1 0 2 NJ 970 N
preplace netloc adc_deser|adc_sdo_chb_p_1 1 0 2 NJ 950 N
preplace netloc adc_deser|adc_sdo_diff_buf_0_adc_sdo_cha 1 1 1 N 850
preplace netloc adc_deser|adc_sdo_diff_buf_0_adc_sdo_chb 1 1 2 N 770 1770
preplace netloc adc_deser|vio_0_probe_out4 1 0 1 N 610
levelinfo -pg 1 0 140 430 1100 2320 2500
levelinfo -hier adc_deser * 1180 1580 *
pagesize -pg 1 -db -bbox -sgen -200 0 2730 1240
pagesize -hier adc_deser -db -bbox -sgen 960 470 1800 1030
",
   "No Loops_ScaleFactor":"0.50137",
   "No Loops_TopLeft":"56,174",
   "Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Reduced Jogs_Layout":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_nCS -pg 1 -lvl 5 -x 1460 -y 340 -defaultsOSRD
preplace port port-id_sclk -pg 1 -lvl 5 -x 1460 -y 360 -defaultsOSRD
preplace port port-id_adc_sck_p -pg 1 -lvl 5 -x 1460 -y 590 -defaultsOSRD
preplace port port-id_adc_sck_n -pg 1 -lvl 5 -x 1460 -y 610 -defaultsOSRD
preplace port port-id_adc_sdi_p -pg 1 -lvl 5 -x 1460 -y 710 -defaultsOSRD
preplace port port-id_adc_sdi_n -pg 1 -lvl 5 -x 1460 -y 570 -defaultsOSRD
preplace port port-id_acq_clk_n -pg 1 -lvl 5 -x 1460 -y 670 -defaultsOSRD
preplace port port-id_acq_clk_p -pg 1 -lvl 5 -x 1460 -y 690 -defaultsOSRD
preplace port port-id_LED0 -pg 1 -lvl 5 -x 1460 -y 1140 -defaultsOSRD
preplace port port-id_sdio -pg 1 -lvl 5 -x 1460 -y 380 -defaultsOSRD
preplace port port-id_adc_cnvst_p -pg 1 -lvl 5 -x 1460 -y 630 -defaultsOSRD
preplace port port-id_adc_cnvst_n -pg 1 -lvl 5 -x 1460 -y 650 -defaultsOSRD
preplace port port-id_CLK_DEJIT_OUT3_p -pg 1 -lvl 0 -x 0 -y 1010 -defaultsOSRD
preplace port port-id_CLK_DEJIT_OUT3_n -pg 1 -lvl 0 -x 0 -y 1030 -defaultsOSRD
preplace port port-id_PLL_LOS_Xon -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace port port-id_PLL_LOLAn -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace port port-id_PLL_LOLBn -pg 1 -lvl 0 -x 0 -y 160 -defaultsOSRD
preplace port port-id_CLK_3B_LOS -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace port port-id_CLK_1A_EN -pg 1 -lvl 5 -x 1460 -y 120 -defaultsOSRD
preplace port port-id_CLK_1B_EN -pg 1 -lvl 5 -x 1460 -y 160 -defaultsOSRD
preplace port port-id_CLK_2A_EN -pg 1 -lvl 5 -x 1460 -y 200 -defaultsOSRD
preplace port port-id_CLK_2B_EN -pg 1 -lvl 5 -x 1460 -y 280 -defaultsOSRD
preplace port port-id_CLK_3A_R -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace port port-id_CLK_3A_EN -pg 1 -lvl 5 -x 1460 -y 320 -defaultsOSRD
preplace port port-id_CLK_1A_D -pg 1 -lvl 5 -x 1460 -y 60 -defaultsOSRD
preplace port port-id_CLK_1B_D -pg 1 -lvl 5 -x 1460 -y 140 -defaultsOSRD
preplace port port-id_CLK_2A_D -pg 1 -lvl 5 -x 1460 -y 180 -defaultsOSRD
preplace port port-id_CLK_2B_D -pg 1 -lvl 5 -x 1460 -y 260 -defaultsOSRD
preplace port port-id_CLK_3A_D -pg 1 -lvl 5 -x 1460 -y 300 -defaultsOSRD
preplace port port-id_CLK_1A_R -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace port port-id_CLK_2A_R -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port port-id_CLK_1B_R -pg 1 -lvl 0 -x 0 -y 40 -defaultsOSRD
preplace port port-id_CLK_2B_R -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace port port-id_LED1 -pg 1 -lvl 5 -x 1460 -y 1080 -defaultsOSRD
preplace port port-id_LED2 -pg 1 -lvl 5 -x 1460 -y 440 -defaultsOSRD
preplace port port-id_LED3 -pg 1 -lvl 5 -x 1460 -y 460 -defaultsOSRD
preplace port port-id_PS_PCIE_RST_LS -pg 1 -lvl 5 -x 1460 -y 530 -defaultsOSRD
preplace port port-id_I2C_SDA -pg 1 -lvl 5 -x 1460 -y 420 -defaultsOSRD
preplace port port-id_I2C_SCL -pg 1 -lvl 5 -x 1460 -y 400 -defaultsOSRD
preplace port port-id_ATCA_BASE_CH_SEL -pg 1 -lvl 5 -x 1460 -y 40 -defaultsOSRD
preplace port port-id_ADC_RESET -pg 1 -lvl 5 -x 1460 -y 20 -defaultsOSRD
preplace port port-id_RTM_B43_HD6p -pg 1 -lvl 5 -x 1460 -y 730 -defaultsOSRD
preplace port port-id_RTM_B43_HD6n -pg 1 -lvl 5 -x 1460 -y 550 -defaultsOSRD
preplace portBus pll_reset -pg 1 -lvl 5 -x 1460 -y 490 -defaultsOSRD
preplace portBus adc_sdo_cha_p -pg 1 -lvl 0 -x 0 -y 710 -defaultsOSRD
preplace portBus adc_sdo_cha_n -pg 1 -lvl 0 -x 0 -y 730 -defaultsOSRD
preplace portBus adc_sdo_chb_p -pg 1 -lvl 0 -x 0 -y 750 -defaultsOSRD
preplace portBus adc_sdo_chb_n -pg 1 -lvl 0 -x 0 -y 770 -defaultsOSRD
preplace portBus SOM_DEJIT_CLK1_p -pg 1 -lvl 5 -x 1460 -y 220 -defaultsOSRD
preplace portBus SOM_DEJIT_CLK1_n -pg 1 -lvl 5 -x 1460 -y 240 -defaultsOSRD
preplace portBus ADC_CHOP -pg 1 -lvl 5 -x 1460 -y 510 -defaultsOSRD
preplace portBus RTM_HPL_p -pg 1 -lvl 5 -x 1460 -y 80 -defaultsOSRD
preplace portBus RTM_HPL_n -pg 1 -lvl 5 -x 1460 -y 100 -defaultsOSRD
preplace inst VIO -pg 1 -lvl 2 -x 510 -y 300 -swap {2 0 1 4 5 6 7 11 8 9 12 13 10 3 14} -defaultsOSRD -pinY clk 330L -pinBusY probe_in0 20L -pinBusY probe_in1 40L -pinBusY probe_out0 40R -pinBusY probe_out1 60R -pinBusY probe_out2 80R -pinBusY probe_out3 100R -pinBusY probe_out4 270R -pinBusY probe_out5 120R -pinBusY probe_out6 190R -pinBusY probe_out7 290R -pinBusY probe_out8 310R -pinBusY probe_out9 210R -pinBusY probe_out10 20R -pinBusY probe_out11 330R
preplace inst util_ds_buf_0 -pg 1 -lvl 4 -x 1280 -y 180 -defaultsOSRD -pinY CLK_OUT_D3 20R -pinY CLK_OUT_D3.OBUF_DS_P 40R -pinY CLK_OUT_D3.OBUF_DS_N 60R -pinBusY OBUF_IN 60L
preplace inst util_ds_buf_1 -pg 1 -lvl 2 -x 510 -y 970 -defaultsOSRD -pinY CLK_IN_D 20L -pinY CLK_IN_D.IBUF_DS_P 40L -pinY CLK_IN_D.IBUF_DS_N 60L -pinBusY IBUF_OUT 20R
preplace inst heartbeat_gen_0 -pg 1 -lvl 4 -x 1280 -y 1120 -defaultsOSRD -pinY clk 20L -pinY rst 40L -pinY pwm 20R
preplace inst rtm_iobuf_ds_0 -pg 1 -lvl 4 -x 1280 -y 40 -defaultsOSRD -pinBusY rtm_in 20R -pinBusY rtm_out 20L -pinBusY rtm_io_p 40R -pinBusY rtm_io_n 60R -pinBusY rtm_input_en 40L
preplace inst PLL_interface -pg 1 -lvl 4 -x 1280 -y 320 -swap {8 4 0 1 2 5 6 7 3} -defaultsOSRD -pinY clk 120L -pinY reset 100L -pinY read 20L -pinY write 40L -pinBusY rw_addr 60L -pinY nCS 20R -pinY sclk 40R -pinY sdio 60R -pinBusY write_data 80L
preplace inst adc_deser -pg 1 -lvl 3 -x 890 -y 550 -swap {7 0 1 2 3 4 6 5 8 9 10 18 12 13 14 15 11 16 21 19 20 17} -defaultsOSRD -pinY adc_sdi_p 160R -pinY adc_sdi_n 20R -pinY adc_sck_p 40R -pinY adc_sck_n 60R -pinY adc_cnvst_p 80R -pinY adc_cnvst_n 100R -pinY acq_clk_p 140R -pinY acq_clk_n 120R -pinY rst 20L -pinY force_read 40L -pinY force_write 60L -pinBusY adc_data 280R -pinBusY adc_sdo_cha_p 160L -pinBusY adc_sdo_cha_n 180L -pinBusY adc_sdo_chb_p 200L -pinBusY adc_sdo_chb_n 220L -pinY cnvst 220R -pinY sck 240R -pinBusY adc_sdo_chb 300R -pinY adc_spi_clk 280L -pinY adc_read_clk 300L -pinY reader_en_sync 260R
preplace inst ps_interface -pg 1 -lvl 1 -x 200 -y 1070 -defaultsOSRD -pinY pl_clk0 20R -pinBusY peripheral_reset 90R
preplace inst system_ila_0 -pg 1 -lvl 4 -x 1280 -y 750 -swap {3 0 4 1 5 2} -defaultsOSRD -pinY clk 190L -pinBusY probe0 20L -pinBusY probe1 210L -pinBusY probe2 40L -pinBusY probe3 270L -pinBusY probe4 60L
preplace inst xlslice_0 -pg 1 -lvl 3 -x 890 -y 1000 -defaultsOSRD -pinBusY Din 20L -pinBusY Dout 20R
preplace inst adc_deser_clk_gen -pg 1 -lvl 2 -x 510 -y 810 -defaultsOSRD -pinY clk_in1 20L -pinY clk_out1 20R -pinY clk_out2 40R -pinY clk_out3 60R
preplace inst adc_data_slicer_0 -pg 1 -lvl 1 -x 200 -y 300 -swap {1 0 2 3 4} -defaultsOSRD -pinBusY data_in 310L -pinBusY sel_a 20L -pinBusY sel_b 330L -pinBusY data_out_a 20R -pinBusY data_out_b 40R
preplace netloc CLK_DEJIT_OUT3_n_1 1 0 2 NJ 1030 NJ
preplace netloc CLK_DEJIT_OUT3_p_1 1 0 2 NJ 1010 NJ
preplace netloc Net 1 4 1 NJ 380
preplace netloc Net1 1 4 1 NJ 80
preplace netloc Net2 1 4 1 NJ 100
preplace netloc VIO_probe_out5 1 2 2 N 420 NJ
preplace netloc VIO_probe_out6 1 2 3 NJ 490 NJ 490 NJ
preplace netloc VIO_probe_out7 1 2 1 N 590
preplace netloc VIO_probe_out8 1 2 1 N 610
preplace netloc VIO_probe_out9 1 2 3 NJ 510 NJ 510 NJ
preplace netloc ad4003_deserializer_0_adc_data 1 0 4 20 930 NJ 930 660J 920 1080
preplace netloc adc_mod_interface_ob_0_acq_clk_n 1 3 2 NJ 670 NJ
preplace netloc adc_mod_interface_ob_0_acq_clk_p 1 3 2 NJ 690 NJ
preplace netloc adc_mod_interface_ob_0_cnvst_n 1 3 2 NJ 650 NJ
preplace netloc adc_mod_interface_ob_0_cnvst_p 1 3 2 NJ 630 NJ
preplace netloc adc_mod_interface_ob_0_sck_n 1 3 2 NJ 610 NJ
preplace netloc adc_mod_interface_ob_0_sck_p 1 3 2 NJ 590 NJ
preplace netloc adc_mod_interface_ob_0_sdi_n 1 3 2 NJ 570 NJ
preplace netloc adc_mod_interface_ob_0_sdi_p 1 3 2 NJ 710 NJ
preplace netloc adc_sdo_cha_n_1 1 0 3 NJ 730 NJ 730 NJ
preplace netloc adc_sdo_cha_p_1 1 0 3 NJ 710 NJ 710 NJ
preplace netloc adc_sdo_chb_n_1 1 0 3 NJ 770 NJ 770 NJ
preplace netloc adc_sdo_chb_p_1 1 0 3 NJ 750 NJ 750 NJ
preplace netloc heartbeat_gen_0_pwm 1 4 1 NJ 1140
preplace netloc proc_sys_reset_0_peripheral_reset 1 1 3 N 1160 NJ 1160 NJ
preplace netloc si53xx_spi_interface_0_nCS 1 4 1 NJ 340
preplace netloc si53xx_spi_interface_0_sclk 1 4 1 NJ 360
preplace netloc util_ds_buf_0_OBUF_DS_N 1 4 1 NJ 240
preplace netloc util_ds_buf_0_OBUF_DS_P 1 4 1 NJ 220
preplace netloc vio_0_probe_out0 1 2 2 N 340 NJ
preplace netloc vio_0_probe_out1 1 2 2 N 360 NJ
preplace netloc vio_0_probe_out2 1 2 2 N 380 NJ
preplace netloc vio_0_probe_out4 1 2 1 N 570
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 1 3 360 1090 NJ 1090 1100
preplace netloc adc_deser_LED1 1 2 3 700 960 1120 1080 NJ
preplace netloc adc_deser_cnvst 1 3 1 N 770
preplace netloc adc_deser_sck 1 3 1 N 790
preplace netloc adc_deser_adc_sdo_chb 1 2 2 720 900 1060
preplace netloc xlslice_0_Dout 1 3 1 NJ 1020
preplace netloc VIO_probe_out3 1 2 2 N 400 NJ
preplace netloc adc_deser_clk_gen_clk_out1 1 2 1 N 830
preplace netloc adc_deser_clk_gen_clk_out3 1 2 2 680 940 NJ
preplace netloc adc_data_slicer_0_data_out_1a 1 1 1 N 320
preplace netloc adc_data_slicer_0_data_out_1b 1 1 1 N 340
preplace netloc adc_deser_reader_en_sync 1 3 1 N 810
preplace netloc VIO_probe_out10 1 0 3 40 260 NJ 260 660
preplace netloc VIO_probe_out11 1 0 3 40 690 NJ 690 660
levelinfo -pg 1 0 200 510 890 1280 1460
pagesize -pg 1 -db -bbox -sgen -200 0 1690 1220
",
   "Reduced Jogs_ScaleFactor":"0.451852",
   "Reduced Jogs_TopLeft":"-580,2",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_nCS -pg 1 -lvl 5 -x 2330 -y 990 -defaultsOSRD
preplace port port-id_sclk -pg 1 -lvl 5 -x 2330 -y 1010 -defaultsOSRD
preplace port port-id_adc_sck_p -pg 1 -lvl 5 -x 2330 -y 430 -defaultsOSRD
preplace port port-id_adc_sck_n -pg 1 -lvl 5 -x 2330 -y 450 -defaultsOSRD
preplace port port-id_adc_sdi_p -pg 1 -lvl 5 -x 2330 -y 390 -defaultsOSRD
preplace port port-id_adc_sdi_n -pg 1 -lvl 5 -x 2330 -y 410 -defaultsOSRD
preplace port port-id_acq_clk_n -pg 1 -lvl 5 -x 2330 -y 530 -defaultsOSRD
preplace port port-id_acq_clk_p -pg 1 -lvl 5 -x 2330 -y 510 -defaultsOSRD
preplace port port-id_LED0 -pg 1 -lvl 5 -x 2330 -y 1300 -defaultsOSRD
preplace port port-id_sdio -pg 1 -lvl 5 -x 2330 -y 1030 -defaultsOSRD
preplace port port-id_adc_cnvst_p -pg 1 -lvl 5 -x 2330 -y 470 -defaultsOSRD
preplace port port-id_adc_cnvst_n -pg 1 -lvl 5 -x 2330 -y 490 -defaultsOSRD
preplace port port-id_CLK_DEJIT_OUT3_p -pg 1 -lvl 0 -x 0 -y 1190 -defaultsOSRD
preplace port port-id_CLK_DEJIT_OUT3_n -pg 1 -lvl 0 -x 0 -y 1210 -defaultsOSRD
preplace port port-id_PLL_LOS_Xon -pg 1 -lvl 0 -x 0 -y 270 -defaultsOSRD
preplace port port-id_PLL_LOLAn -pg 1 -lvl 0 -x 0 -y 230 -defaultsOSRD
preplace port port-id_PLL_LOLBn -pg 1 -lvl 0 -x 0 -y 250 -defaultsOSRD
preplace port port-id_CLK_3B_LOS -pg 1 -lvl 0 -x 0 -y 210 -defaultsOSRD
preplace port port-id_CLK_1A_EN -pg 1 -lvl 5 -x 2330 -y 80 -defaultsOSRD
preplace port port-id_CLK_1B_EN -pg 1 -lvl 5 -x 2330 -y 120 -defaultsOSRD
preplace port port-id_CLK_2A_EN -pg 1 -lvl 5 -x 2330 -y 200 -defaultsOSRD
preplace port port-id_CLK_2B_EN -pg 1 -lvl 5 -x 2330 -y 240 -defaultsOSRD
preplace port port-id_CLK_3A_R -pg 1 -lvl 0 -x 0 -y 190 -defaultsOSRD
preplace port port-id_CLK_3A_EN -pg 1 -lvl 5 -x 2330 -y 280 -defaultsOSRD
preplace port port-id_CLK_1A_D -pg 1 -lvl 5 -x 2330 -y 60 -defaultsOSRD
preplace port port-id_CLK_1B_D -pg 1 -lvl 5 -x 2330 -y 100 -defaultsOSRD
preplace port port-id_CLK_2A_D -pg 1 -lvl 5 -x 2330 -y 140 -defaultsOSRD
preplace port port-id_CLK_2B_D -pg 1 -lvl 5 -x 2330 -y 220 -defaultsOSRD
preplace port port-id_CLK_3A_D -pg 1 -lvl 5 -x 2330 -y 260 -defaultsOSRD
preplace port port-id_CLK_1A_R -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace port port-id_CLK_2A_R -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port port-id_CLK_1B_R -pg 1 -lvl 0 -x 0 -y 40 -defaultsOSRD
preplace port port-id_CLK_2B_R -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace port port-id_LED1 -pg 1 -lvl 5 -x 2330 -y 820 -defaultsOSRD
preplace port port-id_LED2 -pg 1 -lvl 5 -x 2330 -y 340 -defaultsOSRD
preplace port port-id_LED3 -pg 1 -lvl 5 -x 2330 -y 360 -defaultsOSRD
preplace port port-id_PS_PCIE_RST_LS -pg 1 -lvl 5 -x 2330 -y 550 -defaultsOSRD
preplace port port-id_I2C_SDA -pg 1 -lvl 5 -x 2330 -y 320 -defaultsOSRD
preplace port port-id_I2C_SCL -pg 1 -lvl 5 -x 2330 -y 300 -defaultsOSRD
preplace port port-id_ATCA_BASE_CH_SEL -pg 1 -lvl 5 -x 2330 -y 40 -defaultsOSRD
preplace port port-id_ADC_RESET -pg 1 -lvl 5 -x 2330 -y 20 -defaultsOSRD
preplace port port-id_RTM_B43_HD6p -pg 1 -lvl 5 -x 2330 -y 590 -defaultsOSRD
preplace port port-id_RTM_B43_HD6n -pg 1 -lvl 5 -x 2330 -y 570 -defaultsOSRD
preplace portBus pll_reset -pg 1 -lvl 5 -x 2330 -y 880 -defaultsOSRD
preplace portBus adc_sdo_cha_p -pg 1 -lvl 0 -x 0 -y 110 -defaultsOSRD
preplace portBus adc_sdo_cha_n -pg 1 -lvl 0 -x 0 -y 130 -defaultsOSRD
preplace portBus adc_sdo_chb_p -pg 1 -lvl 0 -x 0 -y 150 -defaultsOSRD
preplace portBus adc_sdo_chb_n -pg 1 -lvl 0 -x 0 -y 170 -defaultsOSRD
preplace portBus SOM_DEJIT_CLK1_p -pg 1 -lvl 5 -x 2330 -y 1170 -defaultsOSRD
preplace portBus SOM_DEJIT_CLK1_n -pg 1 -lvl 5 -x 2330 -y 1190 -defaultsOSRD
preplace portBus ADC_CHOP -pg 1 -lvl 5 -x 2330 -y 900 -defaultsOSRD
preplace portBus RTM_HPL_p -pg 1 -lvl 5 -x 2330 -y 160 -defaultsOSRD
preplace portBus RTM_HPL_n -pg 1 -lvl 5 -x 2330 -y 180 -defaultsOSRD
preplace inst VIO -pg 1 -lvl 2 -x 530 -y 920 -swap {2 0 1 4 5 6 7 11 8 9 12 13 10 3 14} -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 4 -x 2150 -y 1170 -defaultsOSRD
preplace inst util_ds_buf_1 -pg 1 -lvl 2 -x 530 -y 1190 -defaultsOSRD
preplace inst heartbeat_gen_0 -pg 1 -lvl 4 -x 2150 -y 1300 -swap {1 0 2} -defaultsOSRD
preplace inst rtm_iobuf_ds_0 -pg 1 -lvl 4 -x 2150 -y 180 -swap {3 1 0 2 4} -defaultsOSRD
preplace inst PLL_interface -pg 1 -lvl 4 -x 2150 -y 1010 -swap {8 0 1 2 3 5 6 7 4} -defaultsOSRD
preplace inst adc_deser -pg 1 -lvl 3 -x 1040 -y 180 -defaultsOSRD
preplace inst ps_interface -pg 1 -lvl 1 -x 190 -y 1280 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 4 -x 2150 -y 710 -swap {3 0 4 1 5 2} -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 3 -x 1040 -y 760 -defaultsOSRD
preplace inst adc_deser_clk_gen -pg 1 -lvl 2 -x 530 -y 690 -defaultsOSRD
preplace inst adc_data_slicer_0 -pg 1 -lvl 1 -x 190 -y 1020 -swap {1 0 2 3 4} -defaultsOSRD
preplace inst adc_deser|adc_mod_interface_ob_0 -pg 1 -lvl 2 -x 1530 -y 460 -defaultsOSRD
preplace inst adc_deser|adc_sdo_diff_buf_0 -pg 1 -lvl 2 -x 1530 -y 140 -defaultsOSRD
preplace inst adc_deser|ad4003_deserializer_0 -pg 1 -lvl 1 -x 1130 -y 350 -defaultsOSRD
preplace netloc CLK_DEJIT_OUT3_n_1 1 0 2 NJ 1210 NJ
preplace netloc CLK_DEJIT_OUT3_p_1 1 0 2 NJ 1190 NJ
preplace netloc Net 1 4 1 NJ 1030
preplace netloc Net1 1 4 1 NJ 160
preplace netloc Net2 1 4 1 NJ 180
preplace netloc VIO_probe_out5 1 2 2 NJ 910 1950
preplace netloc VIO_probe_out6 1 2 3 730J 920 1970J 880 NJ
preplace netloc VIO_probe_out7 1 2 1 720 70n
preplace netloc VIO_probe_out8 1 2 1 740 90n
preplace netloc VIO_probe_out9 1 2 3 760J 930 1990J 900 NJ
preplace netloc ad4003_deserializer_0_adc_data 1 0 4 30 1100 NJ 1100 NJ 1100 1920
preplace netloc adc_mod_interface_ob_0_acq_clk_n 1 3 2 NJ 530 NJ
preplace netloc adc_mod_interface_ob_0_acq_clk_p 1 3 2 NJ 510 NJ
preplace netloc adc_mod_interface_ob_0_cnvst_n 1 3 2 NJ 490 NJ
preplace netloc adc_mod_interface_ob_0_cnvst_p 1 3 2 NJ 470 NJ
preplace netloc adc_mod_interface_ob_0_sck_n 1 3 2 NJ 450 NJ
preplace netloc adc_mod_interface_ob_0_sck_p 1 3 2 NJ 430 NJ
preplace netloc adc_mod_interface_ob_0_sdi_n 1 3 2 NJ 410 NJ
preplace netloc adc_mod_interface_ob_0_sdi_p 1 3 2 NJ 390 NJ
preplace netloc adc_sdo_cha_n_1 1 0 3 NJ 130 NJ 130 NJ
preplace netloc adc_sdo_cha_p_1 1 0 3 NJ 110 NJ 110 NJ
preplace netloc adc_sdo_chb_n_1 1 0 3 NJ 170 NJ 170 NJ
preplace netloc adc_sdo_chb_p_1 1 0 3 NJ 150 NJ 150 NJ
preplace netloc heartbeat_gen_0_pwm 1 4 1 NJ 1300
preplace netloc proc_sys_reset_0_peripheral_reset 1 1 3 NJ 1290 NJ 1290 N
preplace netloc si53xx_spi_interface_0_nCS 1 4 1 NJ 990
preplace netloc si53xx_spi_interface_0_sclk 1 4 1 NJ 1010
preplace netloc util_ds_buf_0_OBUF_DS_N 1 4 1 NJ 1190
preplace netloc util_ds_buf_0_OBUF_DS_P 1 4 1 NJ 1170
preplace netloc vio_0_probe_out0 1 2 2 710J 840 1980
preplace netloc vio_0_probe_out1 1 2 2 NJ 850 1960
preplace netloc vio_0_probe_out2 1 2 2 NJ 870 1940
preplace netloc vio_0_probe_out4 1 2 1 700 50n
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 1 3 370 1270 NJ 1270 1990
preplace netloc adc_deser_LED1 1 2 3 750 820 1980 820 NJ
preplace netloc adc_deser_cnvst 1 3 1 1980 610n
preplace netloc adc_deser_sck 1 3 1 1960 630n
preplace netloc adc_deser_adc_sdo_chb 1 2 2 760 700 1910
preplace netloc xlslice_0_Dout 1 3 1 NJ 760
preplace netloc VIO_probe_out3 1 2 2 NJ 890 1930
preplace netloc adc_deser_clk_gen_clk_out1 1 2 1 710 310n
preplace netloc adc_deser_clk_gen_clk_out3 1 2 2 730J 830 1960
preplace netloc adc_data_slicer_0_data_out_1a 1 1 1 350 900n
preplace netloc adc_data_slicer_0_data_out_1b 1 1 1 380 920n
preplace netloc adc_deser_reader_en_sync 1 3 1 1940 670n
preplace netloc VIO_probe_out10 1 0 3 30 940 360J 1090 690
preplace netloc VIO_probe_out11 1 0 3 20 1110 NJ 1110 680
preplace netloc adc_deser|VIO_probe_out7 1 0 1 940 70n
preplace netloc adc_deser|VIO_probe_out8 1 0 1 930 90n
preplace netloc adc_deser|ad4003_deserializer_0_adc_data 1 1 2 1300J 590 NJ
preplace netloc adc_deser|ad4003_deserializer_0_cnvst 1 1 2 1310 610 NJ
preplace netloc adc_deser|ad4003_deserializer_0_sck 1 1 2 1340 330 1730J
preplace netloc adc_deser|ad4003_deserializer_0_sdi 1 1 1 1330 350n
preplace netloc adc_deser|adc_deser_clk_gen_clk_out1 1 0 2 950 490 NJ
preplace netloc adc_deser|adc_deser_clk_gen_clk_out2 1 0 1 N 330
preplace netloc adc_deser|adc_mod_interface_ob_0_acq_clk_n 1 2 1 N 530
preplace netloc adc_deser|adc_mod_interface_ob_0_acq_clk_p 1 2 1 N 510
preplace netloc adc_deser|adc_mod_interface_ob_0_cnvst_n 1 2 1 N 490
preplace netloc adc_deser|adc_mod_interface_ob_0_cnvst_p 1 2 1 N 470
preplace netloc adc_deser|adc_mod_interface_ob_0_sck_n 1 2 1 N 450
preplace netloc adc_deser|adc_mod_interface_ob_0_sck_p 1 2 1 N 430
preplace netloc adc_deser|adc_mod_interface_ob_0_sdi_n 1 2 1 N 410
preplace netloc adc_deser|adc_mod_interface_ob_0_sdi_p 1 2 1 N 390
preplace netloc adc_deser|adc_sdo_cha_n_1 1 0 2 NJ 130 N
preplace netloc adc_deser|adc_sdo_cha_p_1 1 0 2 NJ 110 N
preplace netloc adc_deser|adc_sdo_chb_n_1 1 0 2 NJ 170 NJ
preplace netloc adc_deser|adc_sdo_chb_p_1 1 0 2 NJ 150 NJ
preplace netloc adc_deser|adc_sdo_diff_buf_0_adc_sdo_cha 1 0 3 960 230 NJ 230 1720
preplace netloc adc_deser|adc_sdo_diff_buf_0_adc_sdo_chb 1 0 3 960 500 1320J 320 1740
preplace netloc adc_deser|vio_0_probe_out4 1 0 1 950 50n
preplace netloc adc_deser|ad4003_deserializer_0_reader_en_sync 1 1 2 NJ 310 1720J
levelinfo -pg 1 0 190 530 1040 2150 2330
levelinfo -hier adc_deser * 1130 1530 *
pagesize -pg 1 -db -bbox -sgen -200 0 2560 1370
pagesize -hier adc_deser -db -bbox -sgen 900 30 1770 680
"
}

  # Restore current instance
  current_bd_instance $oldCurInst

  validate_bd_design
  save_bd_design
  close_bd_design $design_name 
}
# End of cr_bd_top_level()
cr_bd_top_level ""
set_property REGISTERED_WITH_MANAGER "1" [get_files top_level.bd ] 
set_property SYNTH_CHECKPOINT_MODE "Hierarchical" [get_files top_level.bd ] 

#call make_wrapper to create wrapper files
if { [get_property IS_LOCKED [ get_files -norecurse top_level.bd] ] == 1  } {
  import_files -fileset sources_1 [file normalize "${origin_dir}/atca_k26_carrier_base/atca_k26_carrier_base.gen/sources_1/bd/top_level/hdl/top_level_wrapper.v" ]
} else {
  set wrapper_path [make_wrapper -fileset sources_1 -files [ get_files -norecurse top_level.bd] -top]
  add_files -norecurse -fileset sources_1 $wrapper_path
}


set idrFlowPropertiesConstraints ""
catch {
 set idrFlowPropertiesConstraints [get_param runs.disableIDRFlowPropertyConstraints]
 set_param runs.disableIDRFlowPropertyConstraints 1
}

# Create 'synth_1' run (if not found)
if {[string equal [get_runs -quiet synth_1] ""]} {
    create_run -name synth_1 -part xck26-sfvc784-2LV-c -flow {Vivado Synthesis 2023} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
} else {
  set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
  set_property flow "Vivado Synthesis 2023" [get_runs synth_1]
}
set obj [get_runs synth_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Synthesis Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'synth_1_synth_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0] "" ] } {
  create_report_config -report_name synth_1_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_1
}
set obj [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0]
if { $obj != "" } {

}
set obj [get_runs synth_1]
set_property -name "auto_incremental_checkpoint" -value "1" -objects $obj
set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj

# set the current synth run
current_run -synthesis [get_runs synth_1]

# Create 'impl_1' run (if not found)
if {[string equal [get_runs -quiet impl_1] ""]} {
    create_run -name impl_1 -part xck26-sfvc784-2LV-c -flow {Vivado Implementation 2023} -strategy "Vivado Implementation Defaults" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
} else {
  set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
  set_property flow "Vivado Implementation 2023" [get_runs impl_1]
}
set obj [get_runs impl_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Implementation Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'impl_1_init_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_opt_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0] "" ] } {
  create_report_config -report_name impl_1_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0]
if { $obj != "" } {

}
# Create 'impl_1_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_place_report_io_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0] "" ] } {
  create_report_config -report_name impl_1_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0]
if { $obj != "" } {

}
# Create 'impl_1_place_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0] "" ] } {
  create_report_config -report_name impl_1_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0]
if { $obj != "" } {

}
# Create 'impl_1_place_report_control_sets_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0] "" ] } {
  create_report_config -report_name impl_1_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0]
if { $obj != "" } {
set_property -name "options.verbose" -value "1" -objects $obj

}
# Create 'impl_1_place_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_1_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj

}
# Create 'impl_1_place_report_incremental_reuse_1' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1] "" ] } {
  create_report_config -report_name impl_1_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj

}
# Create 'impl_1_place_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_post_place_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_route_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0] "" ] } {
  create_report_config -report_name impl_1_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_methodology_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0] "" ] } {
  create_report_config -report_name impl_1_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_power_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0] "" ] } {
  create_report_config -report_name impl_1_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_route_status_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0] "" ] } {
  create_report_config -report_name impl_1_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0]
if { $obj != "" } {
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_route_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_1_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_clock_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0] "" ] } {
  create_report_config -report_name impl_1_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_1_route_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0]
if { $obj != "" } {
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
# Create 'impl_1_post_route_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
# Create 'impl_1_post_route_phys_opt_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_1_post_route_phys_opt_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps post_route_phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0]
if { $obj != "" } {
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
set obj [get_runs impl_1]
set_property -name "strategy" -value "Vivado Implementation Defaults" -objects $obj
set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj

# set the current impl run
current_run -implementation [get_runs impl_1]
catch {
 if { $idrFlowPropertiesConstraints != {} } {
   set_param runs.disableIDRFlowPropertyConstraints $idrFlowPropertiesConstraints
 }
}

puts "INFO: Project created:${_xil_proj_name_}"
# Create 'drc_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "drc_1" ] ] ""]} {
create_dashboard_gadget -name {drc_1} -type drc
}
set obj [get_dashboard_gadgets [ list "drc_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_drc_0" -objects $obj

# Create 'methodology_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "methodology_1" ] ] ""]} {
create_dashboard_gadget -name {methodology_1} -type methodology
}
set obj [get_dashboard_gadgets [ list "methodology_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_methodology_0" -objects $obj

# Create 'power_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "power_1" ] ] ""]} {
create_dashboard_gadget -name {power_1} -type power
}
set obj [get_dashboard_gadgets [ list "power_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_power_0" -objects $obj

# Create 'timing_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "timing_1" ] ] ""]} {
create_dashboard_gadget -name {timing_1} -type timing
}
set obj [get_dashboard_gadgets [ list "timing_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_timing_summary_0" -objects $obj

# Create 'utilization_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "utilization_1" ] ] ""]} {
create_dashboard_gadget -name {utilization_1} -type utilization
}
set obj [get_dashboard_gadgets [ list "utilization_1" ] ]
set_property -name "reports" -value "synth_1#synth_1_synth_report_utilization_0" -objects $obj
set_property -name "run.step" -value "synth_design" -objects $obj
set_property -name "run.type" -value "synthesis" -objects $obj

# Create 'utilization_2' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "utilization_2" ] ] ""]} {
create_dashboard_gadget -name {utilization_2} -type utilization
}
set obj [get_dashboard_gadgets [ list "utilization_2" ] ]
set_property -name "reports" -value "impl_1#impl_1_place_report_utilization_0" -objects $obj

move_dashboard_gadget -name {utilization_1} -row 0 -col 0
move_dashboard_gadget -name {power_1} -row 1 -col 0
move_dashboard_gadget -name {drc_1} -row 2 -col 0
move_dashboard_gadget -name {timing_1} -row 0 -col 1
move_dashboard_gadget -name {utilization_2} -row 1 -col 1
move_dashboard_gadget -name {methodology_1} -row 2 -col 1
