# ğŸ–¥ï¸ RISC-V Reference SoC Tapeout Program VSD

![RISC-V](https://img.shields.io/badge/RISC--V-SoC%20Tapeout-blue?style=for-the-badge&logo=risc-v)
![Participants](https://img.shields.io/badge/Participants-3500+-brightgreen?style=for-the-badge)

**RISC-V VSD Participants â€“ India**

Welcome to my journey through the **SoC Tapeout Program VSD**!  
This repository documents my **week-by-week progress**, including tasks, experiments, and milestones.

> *"In this program, we learn to design a full-fledged System-on-Chip (SoC) â€” from basic RTL to GDSII â€” using open-source tools. Part of India's largest collaborative RISC-V tapeout initiative, empowering 3500+ participants to design silicon and advance the nationâ€™s semiconductor ecosystem."*

---

## ğŸ”„ SoC Design Flow
ğŸ“ **RTL Design** â†’ ğŸ”„ **Synthesis** â†’ ğŸ—ï¸ **Physical Design** â†’ ğŸ¯ **Tapeout Ready**

---

## ğŸ“… Week 0 â€” Setup & Tools
**Foundation Week: Environment Setup and Tool Installation**  
This week focuses on preparing the development environment with essential **open-source EDA tools** for the complete RTL-to-GDSII flow.

### ğŸ› ï¸ Tasks Overview
| Task | Description                  | Tools Installed             | Status |
|------|-----------------------------|----------------------------|-------|
| 0    | Tools Installation          | Complete EDA Toolchain Setup | âœ… Done |

---

### ğŸ“¦ Tools Installed

#### Core RTL Design & Synthesis Tools
| Tool | Purpose | Status |
|------|--------|-------|
| ğŸ§  **Yosys** | RTL Synthesis & Logic Optimization | âœ… Verified |
| ğŸ“Ÿ **Iverilog** | Verilog Simulation & Compilation | âœ… Verified |
| ğŸ“Š **GTKWave** | Waveform Viewer & Analysis | âœ… Verified |
| âš¡ **Ngspice** | Analog & Mixed-Signal Simulation | âœ… Verified |
| ğŸ¨ **Magic VLSI** | Layout Design & DRC Verification | âœ… Verified |

#### Advanced Flow Tools
| Tool | Purpose | Status |
|------|--------|-------|
| ğŸ³ **Docker** | Containerization Platform | âœ… Verified |
| ğŸŒŠ **OpenLane** | Complete RTL-to-GDSII Flow | âœ… Verified |

---

### ğŸŒŸ Key Learnings from Week 0
- Successfully installed and verified **open-source EDA tools ecosystem**  
- Mastered **environment setup** for professional RTL design and synthesis workflows  
- Prepared a **comprehensive system** for upcoming RTL â†’ GDSII flow experiments  
- Established **Docker-based OpenLane environment** for automated design flows  
- Configured **virtual machine** with optimal specifications for EDA workloads  

---

## ğŸ¯ Program Objectives & Scope
| Aspect | Details |
|--------|--------|
| ğŸ“ Learning Path | Complete SoC Design: RTL â†’ Synthesis â†’ Physical Design â†’ Tapeout |
| ğŸ› ï¸ Tools Focus | Open-Source EDA Ecosystem (Yosys, OpenLane, Magic, etc.) |
| ğŸ­ Industry Relevance | Real-world semiconductor design methodologies |
| ğŸ¤ Collaboration | Part of India's largest RISC-V tapeout initiative |
| ğŸ“ˆ Scale | 3500+ participants contributing to silicon advancement |
| ğŸ‡®ğŸ‡³ National Impact | Advancing India's semiconductor ecosystem |

---

## ğŸ™ Acknowledgment
I am thankful to **Kunal Ghosh** and **Team VLSI System Design (VSD)** for the opportunity to participate in the ongoing RISC-V SoC Tapeout Program.

---

## ğŸ“ˆ Weekly Progress Tracker
| Week | Status |
|------|--------|
| 0 âš™ï¸ | âœ… Setup & Tools Completed |
| 1 ğŸ“ | ğŸš€ RTL Design Basics |
| 2 ğŸ”„ | ğŸš€ Combinational & Sequential Design |
| 3 ğŸ—ï¸ | ğŸš€ SoC Verification & Testbenches |
| 4 ğŸ¯ | ğŸš€ Tapeout Preparation & GDSII Flow |
| â€¦    | ğŸš€ Journey Continuesâ€¦ |

---

ğŸ”— **Program Links:**  ğŸŒ [VSD Website](https://vsdindia.org/) | ğŸŒ [RISC-V Efabless](https://www.efabless.com/risc-v/)   
ğŸ‘¨â€ğŸ’» **Participant:** sridevibuilds
