

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Thu May  2 16:52:31 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_type
* Solution:       W14_6_opt
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    12.331|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2031|  2031|  2031|  2031|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop_Col_Loop  |  2029|  2029|         4|          2|          1|  1014|    yes   |
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      0|       0|    443|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    156|    -|
|Register         |        -|      -|     152|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     152|    599|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |cnn_mac_muladd_5ng8j_U11  |cnn_mac_muladd_5ng8j  | i0 + i1 * i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1494_2_fu_361_p2    |     *    |      0|  0|  17|           5|           5|
    |mul_ln1494_fu_317_p2      |     *    |      0|  0|  17|           5|           5|
    |add_ln10_fu_209_p2        |     +    |      0|  0|  14|          10|           1|
    |add_ln13_fu_337_p2        |     +    |      0|  0|  15|           1|           8|
    |add_ln1494_10_fu_452_p2   |     +    |      0|  0|   8|          13|          13|
    |add_ln1494_11_fu_468_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln1494_12_fu_499_p2   |     +    |      0|  0|   8|          13|          13|
    |add_ln1494_13_fu_510_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln1494_14_fu_542_p2   |     +    |      0|  0|   8|          13|          13|
    |add_ln1494_8_fu_409_p2    |     +    |      0|  0|   8|          13|          13|
    |add_ln1494_9_fu_420_p2    |     +    |      0|  0|  14|          10|          10|
    |add_ln1494_fu_378_p2      |     +    |      0|  0|  14|          10|          10|
    |add_ln203_3_fu_575_p2     |     +    |      0|  0|   8|          11|          11|
    |c_fu_581_p2               |     +    |      0|  0|  13|           1|           4|
    |f_fu_215_p2               |     +    |      0|  0|  12|           1|           3|
    |r_fu_277_p2               |     +    |      0|  0|  13|           1|           4|
    |sub_ln1494_1_fu_446_p2    |     -    |      0|  0|   8|          13|          13|
    |sub_ln1494_2_fu_493_p2    |     -    |      0|  0|   8|          13|          13|
    |sub_ln1494_3_fu_536_p2    |     -    |      0|  0|   8|          13|          13|
    |sub_ln1494_fu_403_p2      |     -    |      0|  0|   8|          13|          13|
    |sub_ln203_fu_569_p2       |     -    |      0|  0|   8|          11|          11|
    |and_ln29_fu_271_p2        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_203_p2       |   icmp   |      0|  0|  13|          10|           5|
    |icmp_ln13_fu_221_p2       |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln1494_4_fu_622_p2   |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_5_fu_636_p2   |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_6_fu_648_p2   |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_fu_600_p2     |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln16_fu_265_p2       |   icmp   |      0|  0|   9|           4|           3|
    |or_ln13_fu_283_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln26_2_fu_323_p2       |    or    |      0|  0|   5|           5|           1|
    |or_ln26_fu_197_p2         |    or    |      0|  0|   5|           5|           1|
    |or_ln27_fu_458_p2         |    or    |      0|  0|   5|           5|           1|
    |max_pool_out_V_d0         |  select  |      0|  0|  14|           1|          14|
    |select_ln13_5_fu_349_p3   |  select  |      0|  0|   4|           1|           4|
    |select_ln13_6_fu_305_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln13_7_fu_329_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln13_8_fu_586_p3   |  select  |      0|  0|   8|           1|           1|
    |select_ln13_fu_289_p3     |  select  |      0|  0|   4|           1|           1|
    |select_ln29_10_fu_243_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln29_11_fu_251_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln29_4_fu_628_p3   |  select  |      0|  0|  14|           1|          14|
    |select_ln29_5_fu_641_p3   |  select  |      0|  0|  14|           1|          14|
    |select_ln29_8_fu_227_p3   |  select  |      0|  0|   4|           1|           1|
    |select_ln29_9_fu_235_p3   |  select  |      0|  0|   3|           1|           3|
    |select_ln29_fu_606_p3     |  select  |      0|  0|  13|           1|          13|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln29_fu_259_p2        |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 443|         300|         341|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_182_p4               |   9|          2|    4|          8|
    |ap_phi_mux_f_0_phi_fu_149_p4               |   9|          2|    3|          6|
    |ap_phi_mux_indvar_flatten23_phi_fu_138_p4  |   9|          2|   10|         20|
    |ap_phi_mux_indvar_flatten_phi_fu_160_p4    |   9|          2|    8|         16|
    |ap_phi_mux_r_0_phi_fu_171_p4               |   9|          2|    4|          8|
    |c_0_reg_178                                |   9|          2|    4|          8|
    |conv_out_V_address0                        |  15|          3|   12|         36|
    |conv_out_V_address1                        |  15|          3|   12|         36|
    |f_0_reg_145                                |   9|          2|    3|          6|
    |indvar_flatten23_reg_134                   |   9|          2|   10|         20|
    |indvar_flatten_reg_156                     |   9|          2|    8|         16|
    |r_0_reg_167                                |   9|          2|    4|          8|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 156|         33|   84|        195|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln10_reg_681                 |  10|   0|   10|          0|
    |add_ln13_reg_731                 |   8|   0|    8|          0|
    |add_ln1494_10_reg_746            |  13|   0|   13|          0|
    |add_ln1494_14_reg_756            |  13|   0|   13|          0|
    |add_ln203_3_reg_761              |  11|   0|   11|          0|
    |and_ln29_reg_703                 |   1|   0|    1|          0|
    |ap_CS_fsm                        |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |c_0_reg_178                      |   4|   0|    4|          0|
    |c_reg_766                        |   4|   0|    4|          0|
    |f_0_reg_145                      |   3|   0|    3|          0|
    |icmp_ln10_reg_677                |   1|   0|    1|          0|
    |icmp_ln10_reg_677_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln13_reg_686                |   1|   0|    1|          0|
    |indvar_flatten23_reg_134         |  10|   0|   10|          0|
    |indvar_flatten_reg_156           |   8|   0|    8|          0|
    |mul_ln1494_reg_720               |   9|   0|   10|          1|
    |r_0_reg_167                      |   4|   0|    4|          0|
    |r_reg_708                        |   4|   0|    4|          0|
    |select_ln13_5_reg_736            |   4|   0|    4|          0|
    |select_ln13_7_reg_726            |   4|   0|    5|          1|
    |select_ln13_8_reg_771            |   8|   0|    8|          0|
    |select_ln13_reg_713              |   4|   0|    4|          0|
    |select_ln29_4_reg_786            |  14|   0|   14|          0|
    |select_ln29_8_reg_691            |   4|   0|    4|          0|
    |select_ln29_9_reg_696            |   3|   0|    3|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 152|   0|  154|          2|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|conv_out_V_address0      | out |   12|  ap_memory |   conv_out_V   |     array    |
|conv_out_V_ce0           | out |    1|  ap_memory |   conv_out_V   |     array    |
|conv_out_V_q0            |  in |   14|  ap_memory |   conv_out_V   |     array    |
|conv_out_V_address1      | out |   12|  ap_memory |   conv_out_V   |     array    |
|conv_out_V_ce1           | out |    1|  ap_memory |   conv_out_V   |     array    |
|conv_out_V_q1            |  in |   14|  ap_memory |   conv_out_V   |     array    |
|max_pool_out_V_address0  | out |   10|  ap_memory | max_pool_out_V |     array    |
|max_pool_out_V_ce0       | out |    1|  ap_memory | max_pool_out_V |     array    |
|max_pool_out_V_we0       | out |    1|  ap_memory | max_pool_out_V |     array    |
|max_pool_out_V_d0        | out |   14|  ap_memory | max_pool_out_V |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

