{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730557761901 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730557761902 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov  2 14:29:21 2024 " "Processing started: Sat Nov  2 14:29:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730557761902 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730557761902 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DecoderDemo -c DecoderDemo " "Command: quartus_map --read_settings_files=on --write_settings_files=off DecoderDemo -c DecoderDemo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730557761902 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730557762251 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730557762251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderdemo3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoderdemo3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DecoderDemo3 " "Found entity 1: DecoderDemo3" {  } { { "DecoderDemo3.bdf" "" { Schematic "C:/intelFPGA_lite/decoderdemo/DecoderDemo3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730557772822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730557772822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec4_16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dec4_16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Dec4_16 " "Found entity 1: Dec4_16" {  } { { "Dec4_16.bdf" "" { Schematic "C:/intelFPGA_lite/decoderdemo/Dec4_16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730557772823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730557772823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec2_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dec2_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Dec2_4 " "Found entity 1: Dec2_4" {  } { { "Dec2_4.bdf" "" { Schematic "C:/intelFPGA_lite/decoderdemo/Dec2_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730557772824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730557772824 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DecoderDemo3 " "Elaborating entity \"DecoderDemo3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730557772868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dec4_16 Dec4_16:inst " "Elaborating entity \"Dec4_16\" for hierarchy \"Dec4_16:inst\"" {  } { { "DecoderDemo3.bdf" "inst" { Schematic "C:/intelFPGA_lite/decoderdemo/DecoderDemo3.bdf" { { 152 672 800 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730557772888 ""}
{ "Error" "EGDFX_SYMBOL_OR_BLOCK_ALREADY_DEFINED" "Dec2_4 inst2 " "Logic function of type Dec2_4 and instance \"inst2\" is already defined as a signal name or another logic function" {  } { { "Dec4_16.bdf" "" { Schematic "C:/intelFPGA_lite/decoderdemo/Dec4_16.bdf" { { 168 1264 1400 296 "inst2" "" } { 592 1264 1400 720 "inst2" "" } } } }  } 0 275062 "Logic function of type %1!s! and instance \"%2!s!\" is already defined as a signal name or another logic function" 0 0 "Analysis & Synthesis" 0 -1 1730557772891 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Dec4_16:inst " "Can't elaborate user hierarchy \"Dec4_16:inst\"" {  } { { "DecoderDemo3.bdf" "inst" { Schematic "C:/intelFPGA_lite/decoderdemo/DecoderDemo3.bdf" { { 152 672 800 472 "inst" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730557772891 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4719 " "Peak virtual memory: 4719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730557772981 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov  2 14:29:32 2024 " "Processing ended: Sat Nov  2 14:29:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730557772981 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730557772981 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730557772981 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730557772981 ""}
