{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635857218337 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635857218338 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 02 16:46:58 2021 " "Processing started: Tue Nov 02 16:46:58 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635857218338 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1635857218338 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdsu_bus -c sdsu_bus --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off sdsu_bus -c sdsu_bus --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1635857218338 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1635857219519 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1635857219519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master.v 1 1 " "Found 1 design units, including 1 entities, in source file master.v" { { "Info" "ISGN_ENTITY_NAME" "1 master " "Found entity 1: master" {  } { { "master.v" "" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/SDSU_BUS/master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635857241168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635857241168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave.v 1 1 " "Found 1 design units, including 1 entities, in source file slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave " "Found entity 1: slave" {  } { { "slave.v" "" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/SDSU_BUS/slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635857241172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635857241172 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a multiplier.v(3) " "Verilog HDL Declaration information at multiplier.v(3): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "multiplier.v" "" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/SDSU_BUS/multiplier.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1635857241172 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b multiplier.v(3) " "Verilog HDL Declaration information at multiplier.v(3): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "multiplier.v" "" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/SDSU_BUS/multiplier.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1635857241172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/SDSU_BUS/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635857241172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635857241172 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "master " "Elaborating entity \"master\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1635857241362 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk master.v(13) " "Verilog HDL warning at master.v(13): assignments to clk create a combinational loop" {  } { { "master.v" "" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/SDSU_BUS/master.v" 13 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1635857241387 "|master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave slave:s " "Elaborating entity \"slave\" for hierarchy \"slave:s\"" {  } { { "master.v" "s" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/SDSU_BUS/master.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1635857241400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier slave:s\|multiplier:AB " "Elaborating entity \"multiplier\" for hierarchy \"slave:s\|multiplier:AB\"" {  } { { "slave.v" "AB" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/SDSU_BUS/slave.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1635857241445 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 multiplier.v(32) " "Verilog HDL assignment warning at multiplier.v(32): truncated value with size 32 to match size of target (6)" {  } { { "multiplier.v" "" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/SDSU_BUS/multiplier.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1635857241469 "|master|slave:s|multiplier:AB"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ninom/OneDrive/Desktop/CE475/SDSU_BUS/output_files/sdsu_bus.map.smsg " "Generated suppressed messages file C:/Users/ninom/OneDrive/Desktop/CE475/SDSU_BUS/output_files/sdsu_bus.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1635857241893 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635857241920 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 02 16:47:21 2021 " "Processing ended: Tue Nov 02 16:47:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635857241920 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635857241920 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635857241920 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1635857241920 ""}
