INFO: [VRFC 10-2263] Analyzing Verilog file "X:/Documents/ec311/lab4/lab4.sim/sim_1/synth/timing/xsim/moore_FSM_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RCA_Nbit
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/Documents/ec311/lab4/lab4.srcs/sources_1/new/moore_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moore_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/Documents/ec311/lab4/lab4.srcs/sim_1/new/moore_FSM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moore_FSM_tb
