{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1676063421075 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676063421077 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 10 16:10:20 2023 " "Processing started: Fri Feb 10 16:10:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676063421077 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1676063421077 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CJ_Jonas_cpu -c CJ_Jonas_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off CJ_Jonas_cpu -c CJ_Jonas_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1676063421077 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "lpm_add_sub0.qip " "Tcl Script File lpm_add_sub0.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE lpm_add_sub0.qip " "set_global_assignment -name QIP_FILE lpm_add_sub0.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1676063421214 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1676063421214 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1676063421408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676063421473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676063421473 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux_encoder.v(28) " "Verilog HDL warning at mux_encoder.v(28): extended using \"x\" or \"z\"" {  } { { "mux_encoder.v" "" { Text "D:/elec374/Project/mux_encoder.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1676063421486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_encoder " "Found entity 1: bus_encoder" {  } { { "mux_encoder.v" "" { Text "D:/elec374/Project/mux_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676063421486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676063421486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "md_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file md_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDMux " "Found entity 1: MDMux" {  } { { "md_mux.v" "" { Text "D:/elec374/Project/md_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676063421509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676063421509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 0 0 " "Found 0 design units, including 0 entities, in source file alu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676063421528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_z.v 1 1 " "Found 1 design units, including 1 entities, in source file register_z.v" { { "Info" "ISGN_ENTITY_NAME" "1 regZ " "Found entity 1: regZ" {  } { { "register_Z.v" "" { Text "D:/elec374/Project/register_Z.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676063421552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676063421552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_y.v 1 1 " "Found 1 design units, including 1 entities, in source file register_y.v" { { "Info" "ISGN_ENTITY_NAME" "1 regY " "Found entity 1: regY" {  } { { "register_Y.v" "" { Text "D:/elec374/Project/register_Y.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676063421573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676063421573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_hi.v 1 1 " "Found 1 design units, including 1 entities, in source file register_hi.v" { { "Info" "ISGN_ENTITY_NAME" "1 regHI " "Found entity 1: regHI" {  } { { "register_HI.v" "" { Text "D:/elec374/Project/register_HI.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676063421591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676063421591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_lo.v 1 1 " "Found 1 design units, including 1 entities, in source file register_lo.v" { { "Info" "ISGN_ENTITY_NAME" "1 regLO " "Found entity 1: regLO" {  } { { "register_LO.v" "" { Text "D:/elec374/Project/register_LO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676063421611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676063421611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_mar.v 1 1 " "Found 1 design units, including 1 entities, in source file register_mar.v" { { "Info" "ISGN_ENTITY_NAME" "1 regMAR " "Found entity 1: regMAR" {  } { { "register_MAR.v" "" { Text "D:/elec374/Project/register_MAR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676063421629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676063421629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_ir.v 1 1 " "Found 1 design units, including 1 entities, in source file register_ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 regIR " "Found entity 1: regIR" {  } { { "register_IR.v" "" { Text "D:/elec374/Project/register_IR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676063421649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676063421649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file register_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 regPC " "Found entity 1: regPC" {  } { { "register_PC.v" "" { Text "D:/elec374/Project/register_PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676063421668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676063421668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_test_bench " "Found entity 1: reg_test_bench" {  } { { "reg_test_bench.v" "" { Text "D:/elec374/Project/reg_test_bench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676063421700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676063421700 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "bus_mux.v(11) " "Verilog HDL warning at bus_mux.v(11): extended using \"x\" or \"z\"" {  } { { "bus_mux.v" "" { Text "D:/elec374/Project/bus_mux.v" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1676063421720 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "bus_mux.v(41) " "Verilog HDL warning at bus_mux.v(41): extended using \"x\" or \"z\"" {  } { { "bus_mux.v" "" { Text "D:/elec374/Project/bus_mux.v" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1676063421720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_mux " "Found entity 1: bus_mux" {  } { { "bus_mux.v" "" { Text "D:/elec374/Project/bus_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676063421722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676063421722 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_out_mux bus_mux.v(11) " "Verilog HDL Implicit Net warning at bus_mux.v(11): created implicit net for \"data_out_mux\"" {  } { { "bus_mux.v" "" { Text "D:/elec374/Project/bus_mux.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063421722 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "register " "Elaborating entity \"register\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1676063421766 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_out register.v(3) " "Verilog HDL or VHDL warning at register.v(3): object \"reg_out\" assigned a value but never read" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 3 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1676063421767 "|reg_test_bench|register:reg_instance"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reg_in register.v(3) " "Verilog HDL warning at register.v(3): object reg_in used but never assigned" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 3 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1676063421767 "|reg_test_bench|register:reg_instance"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "reg_out register.v(1) " "Output port \"reg_out\" at register.v(1) has no driver" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1676063421767 "|reg_test_bench|register:reg_instance"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[0\] GND " "Pin \"reg_out\[0\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[1\] GND " "Pin \"reg_out\[1\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[2\] GND " "Pin \"reg_out\[2\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[3\] GND " "Pin \"reg_out\[3\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[4\] GND " "Pin \"reg_out\[4\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[5\] GND " "Pin \"reg_out\[5\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[6\] GND " "Pin \"reg_out\[6\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[7\] GND " "Pin \"reg_out\[7\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[8\] GND " "Pin \"reg_out\[8\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[9\] GND " "Pin \"reg_out\[9\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[10\] GND " "Pin \"reg_out\[10\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[11\] GND " "Pin \"reg_out\[11\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[12\] GND " "Pin \"reg_out\[12\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[13\] GND " "Pin \"reg_out\[13\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[14\] GND " "Pin \"reg_out\[14\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[15\] GND " "Pin \"reg_out\[15\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[16\] GND " "Pin \"reg_out\[16\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[17\] GND " "Pin \"reg_out\[17\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[18\] GND " "Pin \"reg_out\[18\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[19\] GND " "Pin \"reg_out\[19\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[20\] GND " "Pin \"reg_out\[20\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[21\] GND " "Pin \"reg_out\[21\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[22\] GND " "Pin \"reg_out\[22\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[23\] GND " "Pin \"reg_out\[23\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[24\] GND " "Pin \"reg_out\[24\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[25\] GND " "Pin \"reg_out\[25\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[26\] GND " "Pin \"reg_out\[26\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[27\] GND " "Pin \"reg_out\[27\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[28\] GND " "Pin \"reg_out\[28\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[29\] GND " "Pin \"reg_out\[29\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[30\] GND " "Pin \"reg_out\[30\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[31\] GND " "Pin \"reg_out\[31\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1676063422385 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/elec374/Project/output_files/CJ_Jonas_cpu.map.smsg " "Generated suppressed messages file D:/elec374/Project/output_files/CJ_Jonas_cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1676063422505 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1676063422849 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063422849 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "35 " "Design contains 35 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[0\] " "No output dependent on input pin \"reg_in\[0\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[1\] " "No output dependent on input pin \"reg_in\[1\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[2\] " "No output dependent on input pin \"reg_in\[2\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[3\] " "No output dependent on input pin \"reg_in\[3\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[4\] " "No output dependent on input pin \"reg_in\[4\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[5\] " "No output dependent on input pin \"reg_in\[5\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[6\] " "No output dependent on input pin \"reg_in\[6\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[7\] " "No output dependent on input pin \"reg_in\[7\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[8\] " "No output dependent on input pin \"reg_in\[8\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[9\] " "No output dependent on input pin \"reg_in\[9\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[10\] " "No output dependent on input pin \"reg_in\[10\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[11\] " "No output dependent on input pin \"reg_in\[11\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[12\] " "No output dependent on input pin \"reg_in\[12\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[13\] " "No output dependent on input pin \"reg_in\[13\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[14\] " "No output dependent on input pin \"reg_in\[14\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[15\] " "No output dependent on input pin \"reg_in\[15\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[16\] " "No output dependent on input pin \"reg_in\[16\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[17\] " "No output dependent on input pin \"reg_in\[17\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[18\] " "No output dependent on input pin \"reg_in\[18\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[19\] " "No output dependent on input pin \"reg_in\[19\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[20\] " "No output dependent on input pin \"reg_in\[20\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[21\] " "No output dependent on input pin \"reg_in\[21\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[22\] " "No output dependent on input pin \"reg_in\[22\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[23\] " "No output dependent on input pin \"reg_in\[23\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[24\] " "No output dependent on input pin \"reg_in\[24\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[25\] " "No output dependent on input pin \"reg_in\[25\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[26\] " "No output dependent on input pin \"reg_in\[26\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[27\] " "No output dependent on input pin \"reg_in\[27\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[28\] " "No output dependent on input pin \"reg_in\[28\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[29\] " "No output dependent on input pin \"reg_in\[29\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[30\] " "No output dependent on input pin \"reg_in\[30\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[31\] " "No output dependent on input pin \"reg_in\[31\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clr " "No output dependent on input pin \"clr\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|clr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_en " "No output dependent on input pin \"wr_en\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|wr_en"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1676063423052 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1676063423059 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1676063423059 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1676063423059 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4594 " "Peak virtual memory: 4594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676063423207 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 10 16:10:23 2023 " "Processing ended: Fri Feb 10 16:10:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676063423207 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676063423207 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676063423207 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676063423207 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Quartus II" 0 -1 1676063421075 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676063421077 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 10 16:10:20 2023 " "Processing started: Fri Feb 10 16:10:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676063421077 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Quartus II" 0 -1 1676063421077 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CJ_Jonas_cpu -c CJ_Jonas_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off CJ_Jonas_cpu -c CJ_Jonas_cpu" {  } {  } 0 0 "Command: %1!s!" 1 0 "Quartus II" 0 -1 1676063421077 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "lpm_add_sub0.qip " "Tcl Script File lpm_add_sub0.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE lpm_add_sub0.qip " "set_global_assignment -name QIP_FILE lpm_add_sub0.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1676063421214 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 1 0 "Quartus II" 0 -1 1676063421214 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 1 0 "Quartus II" 0 -1 1676063421408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676063421473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1676063421473 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux_encoder.v(28) " "Verilog HDL warning at mux_encoder.v(28): extended using \"x\" or \"z\"" {  } { { "mux_encoder.v" "" { Text "D:/elec374/Project/mux_encoder.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 0 0 "Quartus II" 0 -1 1676063421486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_encoder " "Found entity 1: bus_encoder" {  } { { "mux_encoder.v" "" { Text "D:/elec374/Project/mux_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676063421486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1676063421486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "md_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file md_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDMux " "Found entity 1: MDMux" {  } { { "md_mux.v" "" { Text "D:/elec374/Project/md_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676063421509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1676063421509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 0 0 " "Found 0 design units, including 0 entities, in source file alu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1676063421528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_z.v 1 1 " "Found 1 design units, including 1 entities, in source file register_z.v" { { "Info" "ISGN_ENTITY_NAME" "1 regZ " "Found entity 1: regZ" {  } { { "register_Z.v" "" { Text "D:/elec374/Project/register_Z.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676063421552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1676063421552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_y.v 1 1 " "Found 1 design units, including 1 entities, in source file register_y.v" { { "Info" "ISGN_ENTITY_NAME" "1 regY " "Found entity 1: regY" {  } { { "register_Y.v" "" { Text "D:/elec374/Project/register_Y.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676063421573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1676063421573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_hi.v 1 1 " "Found 1 design units, including 1 entities, in source file register_hi.v" { { "Info" "ISGN_ENTITY_NAME" "1 regHI " "Found entity 1: regHI" {  } { { "register_HI.v" "" { Text "D:/elec374/Project/register_HI.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676063421591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1676063421591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_lo.v 1 1 " "Found 1 design units, including 1 entities, in source file register_lo.v" { { "Info" "ISGN_ENTITY_NAME" "1 regLO " "Found entity 1: regLO" {  } { { "register_LO.v" "" { Text "D:/elec374/Project/register_LO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676063421611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1676063421611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_mar.v 1 1 " "Found 1 design units, including 1 entities, in source file register_mar.v" { { "Info" "ISGN_ENTITY_NAME" "1 regMAR " "Found entity 1: regMAR" {  } { { "register_MAR.v" "" { Text "D:/elec374/Project/register_MAR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676063421629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1676063421629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_ir.v 1 1 " "Found 1 design units, including 1 entities, in source file register_ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 regIR " "Found entity 1: regIR" {  } { { "register_IR.v" "" { Text "D:/elec374/Project/register_IR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676063421649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1676063421649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file register_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 regPC " "Found entity 1: regPC" {  } { { "register_PC.v" "" { Text "D:/elec374/Project/register_PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676063421668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1676063421668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_test_bench " "Found entity 1: reg_test_bench" {  } { { "reg_test_bench.v" "" { Text "D:/elec374/Project/reg_test_bench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676063421700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1676063421700 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "bus_mux.v(11) " "Verilog HDL warning at bus_mux.v(11): extended using \"x\" or \"z\"" {  } { { "bus_mux.v" "" { Text "D:/elec374/Project/bus_mux.v" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 0 0 "Quartus II" 0 -1 1676063421720 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "bus_mux.v(41) " "Verilog HDL warning at bus_mux.v(41): extended using \"x\" or \"z\"" {  } { { "bus_mux.v" "" { Text "D:/elec374/Project/bus_mux.v" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 0 0 "Quartus II" 0 -1 1676063421720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_mux " "Found entity 1: bus_mux" {  } { { "bus_mux.v" "" { Text "D:/elec374/Project/bus_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676063421722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1676063421722 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_out_mux bus_mux.v(11) " "Verilog HDL Implicit Net warning at bus_mux.v(11): created implicit net for \"data_out_mux\"" {  } { { "bus_mux.v" "" { Text "D:/elec374/Project/bus_mux.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1676063421722 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "register " "Elaborating entity \"register\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 1 0 "Quartus II" 0 -1 1676063421766 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_out register.v(3) " "Verilog HDL or VHDL warning at register.v(3): object \"reg_out\" assigned a value but never read" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 3 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Quartus II" 0 -1 1676063421767 "|reg_test_bench|register:reg_instance"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reg_in register.v(3) " "Verilog HDL warning at register.v(3): object reg_in used but never assigned" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 3 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 1 0 "Quartus II" 0 -1 1676063421767 "|reg_test_bench|register:reg_instance"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "reg_out register.v(1) " "Output port \"reg_out\" at register.v(1) has no driver" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1676063421767 "|reg_test_bench|register:reg_instance"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[0\] GND " "Pin \"reg_out\[0\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[1\] GND " "Pin \"reg_out\[1\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[2\] GND " "Pin \"reg_out\[2\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[3\] GND " "Pin \"reg_out\[3\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[4\] GND " "Pin \"reg_out\[4\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[5\] GND " "Pin \"reg_out\[5\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[6\] GND " "Pin \"reg_out\[6\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[7\] GND " "Pin \"reg_out\[7\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[8\] GND " "Pin \"reg_out\[8\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[9\] GND " "Pin \"reg_out\[9\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[10\] GND " "Pin \"reg_out\[10\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[11\] GND " "Pin \"reg_out\[11\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[12\] GND " "Pin \"reg_out\[12\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[13\] GND " "Pin \"reg_out\[13\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[14\] GND " "Pin \"reg_out\[14\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[15\] GND " "Pin \"reg_out\[15\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[16\] GND " "Pin \"reg_out\[16\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[17\] GND " "Pin \"reg_out\[17\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[18\] GND " "Pin \"reg_out\[18\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[19\] GND " "Pin \"reg_out\[19\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[20\] GND " "Pin \"reg_out\[20\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[21\] GND " "Pin \"reg_out\[21\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[22\] GND " "Pin \"reg_out\[22\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[23\] GND " "Pin \"reg_out\[23\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[24\] GND " "Pin \"reg_out\[24\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[25\] GND " "Pin \"reg_out\[25\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[26\] GND " "Pin \"reg_out\[26\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[27\] GND " "Pin \"reg_out\[27\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[28\] GND " "Pin \"reg_out\[28\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[29\] GND " "Pin \"reg_out\[29\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[30\] GND " "Pin \"reg_out\[30\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_out\[31\] GND " "Pin \"reg_out\[31\]\" is stuck at GND" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676063422385 "|register|reg_out[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Quartus II" 0 -1 1676063422385 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/elec374/Project/output_files/CJ_Jonas_cpu.map.smsg " "Generated suppressed messages file D:/elec374/Project/output_files/CJ_Jonas_cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 1 0 "Quartus II" 0 -1 1676063422505 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1676063422849 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 1 0 "Quartus II" 0 -1 1676063422849 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "35 " "Design contains 35 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[0\] " "No output dependent on input pin \"reg_in\[0\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[1\] " "No output dependent on input pin \"reg_in\[1\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[2\] " "No output dependent on input pin \"reg_in\[2\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[3\] " "No output dependent on input pin \"reg_in\[3\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[4\] " "No output dependent on input pin \"reg_in\[4\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[5\] " "No output dependent on input pin \"reg_in\[5\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[6\] " "No output dependent on input pin \"reg_in\[6\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[7\] " "No output dependent on input pin \"reg_in\[7\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[8\] " "No output dependent on input pin \"reg_in\[8\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[9\] " "No output dependent on input pin \"reg_in\[9\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[10\] " "No output dependent on input pin \"reg_in\[10\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[11\] " "No output dependent on input pin \"reg_in\[11\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[12\] " "No output dependent on input pin \"reg_in\[12\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[13\] " "No output dependent on input pin \"reg_in\[13\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[14\] " "No output dependent on input pin \"reg_in\[14\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[15\] " "No output dependent on input pin \"reg_in\[15\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[16\] " "No output dependent on input pin \"reg_in\[16\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[17\] " "No output dependent on input pin \"reg_in\[17\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[18\] " "No output dependent on input pin \"reg_in\[18\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[19\] " "No output dependent on input pin \"reg_in\[19\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[20\] " "No output dependent on input pin \"reg_in\[20\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[21\] " "No output dependent on input pin \"reg_in\[21\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[22\] " "No output dependent on input pin \"reg_in\[22\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[23\] " "No output dependent on input pin \"reg_in\[23\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[24\] " "No output dependent on input pin \"reg_in\[24\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[25\] " "No output dependent on input pin \"reg_in\[25\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[26\] " "No output dependent on input pin \"reg_in\[26\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[27\] " "No output dependent on input pin \"reg_in\[27\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[28\] " "No output dependent on input pin \"reg_in\[28\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[29\] " "No output dependent on input pin \"reg_in\[29\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[30\] " "No output dependent on input pin \"reg_in\[30\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_in\[31\] " "No output dependent on input pin \"reg_in\[31\]\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|reg_in[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clr " "No output dependent on input pin \"clr\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|clr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_en " "No output dependent on input pin \"wr_en\"" {  } { { "register.v" "" { Text "D:/elec374/Project/register.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676063423052 "|register|wr_en"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Quartus II" 0 -1 1676063423052 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1676063423059 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1676063423059 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 1 0 "Quartus II" 0 -1 1676063423059 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4594 " "Peak virtual memory: 4594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676063423207 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 10 16:10:23 2023 " "Processing ended: Fri Feb 10 16:10:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676063423207 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676063423207 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676063423207 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Quartus II" 0 -1 1676063423207 ""}
