INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jackb/Documents/GitHub/project_reti_logiche/project_reti_logiche.srcs/sim_edo/tbedo1_Dumb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dumb_tb'
