(pcb "D:\_LIBS\DomoticHome\Schede\Girello2021\IO-Nano_r01\IO-Nano.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.9)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  124375 257448  9276.43 257448  9276.43 330958  124375 330958
            124375 257448)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component "Package_DIP:DIP-4_W7.62mm"
      (place Ue4 107200 314530 front 0 (PN PS2501))
      (place Ue3 92550 290810 front 0 (PN PS2501))
      (place Ue2 107200 307830 front 0 (PN PS2501))
      (place Ue1 107200 301130 front 0 (PN PS2501))
    )
    (component Potentiometer_THT:Potentiometer_Vishay_T73YP_Vertical
      (place RV7 38100 260350 front 0 (PN R_POT_1k))
      (place RV6 45720 300990 front 0 (PN R_POT_1k))
    )
    (component Resistor_THT:R_Array_SIP5
      (place RN1 69380 314430 front 0 (PN R_220))
    )
    (component Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
      (place Rgnd1 68630 286960 front 0 (PN R47))
    )
    (component "Package_TO_SOT_THT:TO-220-3_Vertical"
      (place Q2 82610 288960 front 0 (PN IRF540N))
    )
    (component "TerminalBlock_Phoenix:TerminalBlock_Phoenix_MKDS-1,5-2-5.08_1x02_P5.08mm_Horizontal"
      (place OUT6 70720 294160 front 0 (PN Screw_Terminal_01x02))
      (place OUT4 82940 298510 front 0 (PN Screw_Terminal_01x02))
      (place OUT2 85370 310370 front 0 (PN Screw_Terminal_01x02))
      (place OUT1 70720 306020 front 0 (PN Screw_Terminal_01x02))
    )
    (component "TerminalBlock:TerminalBlock_bornier-2_P5.08mm"
      (place OUT5 97260 303030 front 0 (PN Screw_Terminal_01x02))
      (place OUT3 97260 312080 front 0 (PN Screw_Terminal_01x02))
    )
    (component LED_THT:LED_D3.0mm
      (place D6 118100 302730 front 0 (PN LED))
      (place D5 118100 308280 front 0 (PN LED))
      (place D4 118100 313830 front 0 (PN LED))
      (place D3 93270 295730 front 0 (PN LED))
      (place D2 120650 297180 front 0 (PN LED))
    )
    (component Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal::1
      (place Ro1 45720 287020 front 90 (PN R220))
    )
    (component "Package_TO_SOT_THT:TO-220-3_Vertical::1"
      (place Q1 52070 274320 front 90 (PN IRF540N))
      (place U1 26670 313690 front 0 (PN L7805))
    )
    (component LED_THT:LED_D3.0mm::1
      (place D1 39370 276860 front 270 (PN LED))
    )
    (component "TerminalBlock:TerminalBlock_bornier-2_P5.08mm::1"
      (place "5v-GND1" 41910 325120 front 0 (PN Screw_Terminal_01x02))
      (place "24v-GND1" 15240 325120 front 0 (PN Screw_Terminal_01x02))
    )
    (component Module:Arduino_Nano
      (place A1 13970 300990 front 0 (PN Arduino_Nano_v2.x))
    )
    (component "Diode_THT:D_DO-35_SOD27_P7.62mm_Horizontal"
      (place DP1 12700 312420 front 0 (PN DIODE))
    )
    (component Capacitor_THT:CP_Radial_D7.5mm_P2.50mm
      (place C2 29210 322580 front 0 (PN 10uf))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P2.50mm
      (place c1 33020 308610 front 0 (PN 100nF))
    )
  )
  (library
    (image "Package_DIP:DIP-4_W7.62mm"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -3810))
      (outline (path signal 100  6985 -3810  635 -3810))
      (outline (path signal 100  635 -3810  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -3870))
      (outline (path signal 120  1160 -3870  6460 -3870))
      (outline (path signal 120  6460 -3870  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 50  -1100 1550  -1100 -4100))
      (outline (path signal 50  -1100 -4100  8700 -4100))
      (outline (path signal 50  8700 -4100  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 7620 -2540)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Potentiometer_THT:Potentiometer_Vishay_T73YP_Vertical
      (outline (path signal 100  1740 2540  1658.73 2052.95  1423.71 1618.68  1060.42 1284.25
            608.228 1085.9  116.131 1045.12  -362.543 1166.34  -775.922 1436.41
            -1079.21 1826.08  -1239.54 2293.11  -1239.54 2786.89  -1079.21 3253.92
            -775.922 3643.59  -362.543 3913.66  116.131 4034.88  608.228 3994.1
            1060.42 3795.75  1423.71 3461.32  1658.73 3027.05  1740 2540))
      (outline (path signal 100  -3560 5840  -3560 -760))
      (outline (path signal 100  -3560 -760  3440 -760))
      (outline (path signal 100  3440 -760  3440 5840))
      (outline (path signal 100  3440 5840  -3560 5840))
      (outline (path signal 100  -961 2616  164 2616))
      (outline (path signal 100  164 2616  164 3741))
      (outline (path signal 100  164 3741  316 3741))
      (outline (path signal 100  316 3741  316 2616))
      (outline (path signal 100  316 2616  1441 2616))
      (outline (path signal 100  1441 2616  1441 2464))
      (outline (path signal 100  1441 2464  316 2464))
      (outline (path signal 100  316 2464  316 1339))
      (outline (path signal 100  316 1339  164 1339))
      (outline (path signal 100  164 1339  164 2464))
      (outline (path signal 100  164 2464  -961 2464))
      (outline (path signal 100  -961 2464  -961 2616))
      (outline (path signal 120  -3680 5960  -650 5960))
      (outline (path signal 120  650 5960  3560 5960))
      (outline (path signal 120  -3680 -880  -650 -880))
      (outline (path signal 120  650 -880  3560 -880))
      (outline (path signal 120  -3680 5960  -3680 -880))
      (outline (path signal 120  3560 5960  3560 -880))
      (outline (path signal 50  -3850 6100  -3850 -1050))
      (outline (path signal 50  -3850 -1050  3700 -1050))
      (outline (path signal 50  3700 -1050  3700 6100))
      (outline (path signal 50  3700 6100  -3850 6100))
      (pin Round[A]Pad_1440_um 1 0 0)
      (pin Round[A]Pad_1440_um 2 2540 2540)
      (pin Round[A]Pad_1440_um 3 0 5080)
    )
    (image Resistor_THT:R_Array_SIP5
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (outline (path signal 100  -1290 -1250  11450 -1250))
      (outline (path signal 100  11450 -1250  11450 1250))
      (outline (path signal 100  11450 1250  -1290 1250))
      (outline (path signal 100  1270 1250  1270 -1250))
      (outline (path signal 120  -1440 1400  -1440 -1400))
      (outline (path signal 120  -1440 -1400  11600 -1400))
      (outline (path signal 120  11600 -1400  11600 1400))
      (outline (path signal 120  11600 1400  -1440 1400))
      (outline (path signal 120  1270 1400  1270 -1400))
      (outline (path signal 50  -1700 1650  -1700 -1650))
      (outline (path signal 50  -1700 -1650  11900 -1650))
      (outline (path signal 50  11900 -1650  11900 1650))
      (outline (path signal 50  11900 1650  -1700 1650))
      (pin Oval[A]Pad_1600x1600_um 5 10160 0)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 3 5080 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
      (outline (path signal 100  2010 800  2010 -800))
      (outline (path signal 100  2010 -800  5610 -800))
      (outline (path signal 100  5610 -800  5610 800))
      (outline (path signal 100  5610 800  2010 800))
      (outline (path signal 100  0 0  2010 0))
      (outline (path signal 100  7620 0  5610 0))
      (outline (path signal 120  1890 920  1890 -920))
      (outline (path signal 120  1890 -920  5730 -920))
      (outline (path signal 120  5730 -920  5730 920))
      (outline (path signal 120  5730 920  1890 920))
      (outline (path signal 120  940 0  1890 0))
      (outline (path signal 120  6680 0  5730 0))
      (outline (path signal 50  -950 1050  -950 -1050))
      (outline (path signal 50  -950 -1050  8570 -1050))
      (outline (path signal 50  8570 -1050  8570 1050))
      (outline (path signal 50  8570 1050  -950 1050))
      (pin Oval[A]Pad_1400x1400_um 2 7620 0)
      (pin Round[A]Pad_1400_um 1 0 0)
    )
    (image "Package_TO_SOT_THT:TO-220-3_Vertical"
      (outline (path signal 100  -2460 3150  -2460 -1250))
      (outline (path signal 100  -2460 -1250  7540 -1250))
      (outline (path signal 100  7540 -1250  7540 3150))
      (outline (path signal 100  7540 3150  -2460 3150))
      (outline (path signal 100  -2460 1880  7540 1880))
      (outline (path signal 100  690 3150  690 1880))
      (outline (path signal 100  4390 3150  4390 1880))
      (outline (path signal 120  -2580 3270  7660 3270))
      (outline (path signal 120  -2580 -1371  7660 -1371))
      (outline (path signal 120  -2580 3270  -2580 -1371))
      (outline (path signal 120  7660 3270  7660 -1371))
      (outline (path signal 120  -2580 1760  7660 1760))
      (outline (path signal 120  690 3270  690 1760))
      (outline (path signal 120  4391 3270  4391 1760))
      (outline (path signal 50  -2710 3400  -2710 -1510))
      (outline (path signal 50  -2710 -1510  7790 -1510))
      (outline (path signal 50  7790 -1510  7790 3400))
      (outline (path signal 50  7790 3400  -2710 3400))
      (pin Oval[A]Pad_1905x2000_um 3 5080 0)
      (pin Oval[A]Pad_1905x2000_um 2 2540 0)
      (pin Rect[A]Pad_1905x2000_um 1 0 0)
    )
    (image "TerminalBlock_Phoenix:TerminalBlock_Phoenix_MKDS-1,5-2-5.08_1x02_P5.08mm_Horizontal"
      (outline (path signal 100  1500 0  1418.73 -487.049  1183.71 -921.319  820.422 -1255.75
            368.228 -1454.1  -123.869 -1494.88  -602.543 -1373.66  -1015.92 -1103.59
            -1319.21 -713.921  -1479.54 -246.892  -1479.54 246.892  -1319.21 713.921
            -1015.92 1103.59  -602.543 1373.66  -123.869 1494.88  368.228 1454.1
            820.422 1255.75  1183.71 921.319  1418.73 487.049  1500 0))
      (outline (path signal 100  6580 0  6498.73 -487.049  6263.71 -921.319  5900.42 -1255.75
            5448.23 -1454.1  4956.13 -1494.88  4477.46 -1373.66  4064.08 -1103.59
            3760.79 -713.921  3600.46 -246.892  3600.46 246.892  3760.79 713.921
            4064.08 1103.59  4477.46 1373.66  4956.13 1494.88  5448.23 1454.1
            5900.42 1255.75  6263.71 921.319  6498.73 487.049  6580 0))
      (outline (path signal 120  6760 0  6677.77 -519.149  6439.15 -987.479  6067.48 -1359.15
            5599.15 -1597.78  5080 -1680  4560.85 -1597.78  4092.52 -1359.15
            3720.85 -987.479  3482.22 -519.149  3400 0  3482.22 519.149
            3720.85 987.479  4092.52 1359.15  4560.85 1597.78  5080 1680
            5599.15 1597.78  6067.48 1359.15  6439.15 987.479  6677.77 519.149
            6760 0))
      (outline (path signal 100  -2540 5200  7620 5200))
      (outline (path signal 100  7620 5200  7620 -4600))
      (outline (path signal 100  7620 -4600  -2040 -4600))
      (outline (path signal 100  -2040 -4600  -2540 -4100))
      (outline (path signal 100  -2540 -4100  -2540 5200))
      (outline (path signal 100  -2540 -4100  7620 -4100))
      (outline (path signal 120  -2600 -4100  7680 -4100))
      (outline (path signal 100  -2540 -2600  7620 -2600))
      (outline (path signal 120  -2600 -2600  7680 -2600))
      (outline (path signal 100  -2540 2300  7620 2300))
      (outline (path signal 120  -2600 2301  7680 2301))
      (outline (path signal 120  -2600 5261  7680 5261))
      (outline (path signal 120  -2600 -4660  7680 -4660))
      (outline (path signal 120  -2600 5261  -2600 -4660))
      (outline (path signal 120  7680 5261  7680 -4660))
      (outline (path signal 100  1138 955  -955 -1138))
      (outline (path signal 100  955 1138  -1138 -955))
      (outline (path signal 100  6218 955  4126 -1138))
      (outline (path signal 100  6035 1138  3943 -955))
      (outline (path signal 120  6355 1069  6308 1023))
      (outline (path signal 120  4046 -1239  4011 -1274))
      (outline (path signal 120  6150 1275  6115 1239))
      (outline (path signal 120  3853 -1023  3806 -1069))
      (outline (path signal 120  -2840 -4160  -2840 -4900))
      (outline (path signal 120  -2840 -4900  -2340 -4900))
      (outline (path signal 50  -3040 5710  -3040 -5100))
      (outline (path signal 50  -3040 -5100  8130 -5100))
      (outline (path signal 50  8130 -5100  8130 5710))
      (outline (path signal 50  8130 5710  -3040 5710))
      (pin Round[A]Pad_2600_um 2 5080 0)
      (pin Rect[A]Pad_2600x2600_um 1 0 0)
    )
    (image "TerminalBlock:TerminalBlock_bornier-2_P5.08mm"
      (outline (path signal 100  -2410 -2550  7490 -2550))
      (outline (path signal 100  -2460 3750  -2460 -3750))
      (outline (path signal 100  -2460 -3750  7540 -3750))
      (outline (path signal 100  7540 -3750  7540 3750))
      (outline (path signal 100  7540 3750  -2460 3750))
      (outline (path signal 120  7620 -2540  -2540 -2540))
      (outline (path signal 120  7620 -3810  7620 3810))
      (outline (path signal 120  7620 3810  -2540 3810))
      (outline (path signal 120  -2540 3810  -2540 -3810))
      (outline (path signal 120  -2540 -3810  7620 -3810))
      (outline (path signal 50  -2710 4000  7790 4000))
      (outline (path signal 50  -2710 4000  -2710 -4000))
      (outline (path signal 50  7790 -4000  7790 4000))
      (outline (path signal 50  7790 -4000  -2710 -4000))
      (pin Round[A]Pad_3000_um 2 5080 0)
      (pin Rect[A]Pad_3000x3000_um 1 0 0)
    )
    (image LED_THT:LED_D3.0mm
      (outline (path signal 100  2770 0  2688.73 -487.049  2453.71 -921.319  2090.42 -1255.75
            1638.23 -1454.1  1146.13 -1494.88  667.457 -1373.66  254.078 -1103.59
            -49.211 -713.921  -209.542 -246.892  -209.542 246.892  -49.211 713.921
            254.078 1103.59  667.457 1373.66  1146.13 1494.88  1638.23 1454.1
            2090.42 1255.75  2453.71 921.319  2688.73 487.049  2770 0))
      (outline (path signal 100  -230 1166.19  -230 -1166.19))
      (outline (path signal 120  -290 1236  -290 1080))
      (outline (path signal 120  -290 -1080  -290 -1236))
      (outline (path signal 50  -1150 2250  -1150 -2250))
      (outline (path signal 50  -1150 -2250  3700 -2250))
      (outline (path signal 50  3700 -2250  3700 2250))
      (outline (path signal 50  3700 2250  -1150 2250))
      (pin Round[A]Pad_1800_um 2 2540 0)
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal::1
      (outline (path signal 50  8570 1050  -950 1050))
      (outline (path signal 50  8570 -1050  8570 1050))
      (outline (path signal 50  -950 -1050  8570 -1050))
      (outline (path signal 50  -950 1050  -950 -1050))
      (outline (path signal 120  6680 0  5730 0))
      (outline (path signal 120  940 0  1890 0))
      (outline (path signal 120  5730 920  1890 920))
      (outline (path signal 120  5730 -920  5730 920))
      (outline (path signal 120  1890 -920  5730 -920))
      (outline (path signal 120  1890 920  1890 -920))
      (outline (path signal 100  7620 0  5610 0))
      (outline (path signal 100  0 0  2010 0))
      (outline (path signal 100  5610 800  2010 800))
      (outline (path signal 100  5610 -800  5610 800))
      (outline (path signal 100  2010 -800  5610 -800))
      (outline (path signal 100  2010 800  2010 -800))
      (pin Oval[A]Pad_1400x1400_um 2 7620 0)
      (pin Round[A]Pad_1400_um 1 0 0)
    )
    (image "Package_TO_SOT_THT:TO-220-3_Vertical::1"
      (outline (path signal 50  7790 3400  -2710 3400))
      (outline (path signal 50  7790 -1510  7790 3400))
      (outline (path signal 50  -2710 -1510  7790 -1510))
      (outline (path signal 50  -2710 3400  -2710 -1510))
      (outline (path signal 120  4391 3270  4391 1760))
      (outline (path signal 120  690 3270  690 1760))
      (outline (path signal 120  -2580 1760  7660 1760))
      (outline (path signal 120  7660 3270  7660 -1371))
      (outline (path signal 120  -2580 3270  -2580 -1371))
      (outline (path signal 120  -2580 -1371  7660 -1371))
      (outline (path signal 120  -2580 3270  7660 3270))
      (outline (path signal 100  4390 3150  4390 1880))
      (outline (path signal 100  690 3150  690 1880))
      (outline (path signal 100  -2460 1880  7540 1880))
      (outline (path signal 100  7540 3150  -2460 3150))
      (outline (path signal 100  7540 -1250  7540 3150))
      (outline (path signal 100  -2460 -1250  7540 -1250))
      (outline (path signal 100  -2460 3150  -2460 -1250))
      (pin Oval[A]Pad_1905x2000_um 3 5080 0)
      (pin Oval[A]Pad_1905x2000_um 2 2540 0)
      (pin Rect[A]Pad_1905x2000_um 1 0 0)
    )
    (image LED_THT:LED_D3.0mm::1
      (outline (path signal 50  3700 2250  -1150 2250))
      (outline (path signal 50  3700 -2250  3700 2250))
      (outline (path signal 50  -1150 -2250  3700 -2250))
      (outline (path signal 50  -1150 2250  -1150 -2250))
      (outline (path signal 120  -290 -1080  -290 -1236))
      (outline (path signal 120  -290 1236  -290 1080))
      (outline (path signal 100  -230 1166.19  -230 -1166.19))
      (outline (path signal 100  2770 0  2688.73 -487.049  2453.71 -921.319  2090.42 -1255.75
            1638.23 -1454.1  1146.13 -1494.88  667.457 -1373.66  254.078 -1103.59
            -49.211 -713.921  -209.542 -246.892  -209.542 246.892  -49.211 713.921
            254.078 1103.59  667.457 1373.66  1146.13 1494.88  1638.23 1454.1
            2090.42 1255.75  2453.71 921.319  2688.73 487.049  2770 0))
      (pin Round[A]Pad_1800_um 2 2540 0)
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
    )
    (image "TerminalBlock:TerminalBlock_bornier-2_P5.08mm::1"
      (outline (path signal 50  7790 -4000  -2710 -4000))
      (outline (path signal 50  7790 -4000  7790 4000))
      (outline (path signal 50  -2710 4000  -2710 -4000))
      (outline (path signal 50  -2710 4000  7790 4000))
      (outline (path signal 120  -2540 -3810  7620 -3810))
      (outline (path signal 120  -2540 3810  -2540 -3810))
      (outline (path signal 120  7620 3810  -2540 3810))
      (outline (path signal 120  7620 -3810  7620 3810))
      (outline (path signal 120  7620 -2540  -2540 -2540))
      (outline (path signal 100  7540 3750  -2460 3750))
      (outline (path signal 100  7540 -3750  7540 3750))
      (outline (path signal 100  -2460 -3750  7540 -3750))
      (outline (path signal 100  -2460 3750  -2460 -3750))
      (outline (path signal 100  -2410 -2550  7490 -2550))
      (pin Round[A]Pad_3000_um 2 5080 0)
      (pin Rect[A]Pad_3000x3000_um 1 0 0)
    )
    (image Module:Arduino_Nano
      (outline (path signal 50  16750 -42160  -1530 -42160))
      (outline (path signal 50  16750 -42160  16750 4060))
      (outline (path signal 50  -1530 4060  -1530 -42160))
      (outline (path signal 50  -1530 4060  16750 4060))
      (outline (path signal 100  16510 3810  16510 -39370))
      (outline (path signal 100  0 3810  16510 3810))
      (outline (path signal 100  -1270 2540  0 3810))
      (outline (path signal 100  -1270 -39370  -1270 2540))
      (outline (path signal 100  16510 -39370  -1270 -39370))
      (outline (path signal 120  16640 3940  -1400 3940))
      (outline (path signal 120  16640 -39500  16640 3940))
      (outline (path signal 120  -1400 -39500  16640 -39500))
      (outline (path signal 100  3810 -41910  3810 -31750))
      (outline (path signal 100  11430 -41910  3810 -41910))
      (outline (path signal 100  11430 -31750  11430 -41910))
      (outline (path signal 100  3810 -31750  11430 -31750))
      (outline (path signal 120  1270 -36830  -1400 -36830))
      (outline (path signal 120  1270 -1270  1270 -36830))
      (outline (path signal 120  1270 -1270  -1400 -1270))
      (outline (path signal 120  13970 -36830  16640 -36830))
      (outline (path signal 120  13970 1270  13970 -36830))
      (outline (path signal 120  13970 1270  16640 1270))
      (outline (path signal 120  -1400 3940  -1400 1270))
      (outline (path signal 120  -1400 -1270  -1400 -39500))
      (outline (path signal 120  1270 1270  -1400 1270))
      (outline (path signal 120  1270 -1270  1270 1270))
      (pin Oval[A]Pad_1600x1600_um 16 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 30 15240 0)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -33020)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Diode_THT:D_DO-35_SOD27_P7.62mm_Horizontal"
      (outline (path signal 50  8670 1250  -1050 1250))
      (outline (path signal 50  8670 -1250  8670 1250))
      (outline (path signal 50  -1050 -1250  8670 -1250))
      (outline (path signal 50  -1050 1250  -1050 -1250))
      (outline (path signal 120  2290 1120  2290 -1120))
      (outline (path signal 120  2530 1120  2530 -1120))
      (outline (path signal 120  2410 1120  2410 -1120))
      (outline (path signal 120  6580 0  5930 0))
      (outline (path signal 120  1040 0  1690 0))
      (outline (path signal 120  5930 1120  1690 1120))
      (outline (path signal 120  5930 -1120  5930 1120))
      (outline (path signal 120  1690 -1120  5930 -1120))
      (outline (path signal 120  1690 1120  1690 -1120))
      (outline (path signal 100  2310 1000  2310 -1000))
      (outline (path signal 100  2510 1000  2510 -1000))
      (outline (path signal 100  2410 1000  2410 -1000))
      (outline (path signal 100  7620 0  5810 0))
      (outline (path signal 100  0 0  1810 0))
      (outline (path signal 100  5810 1000  1810 1000))
      (outline (path signal 100  5810 -1000  5810 1000))
      (outline (path signal 100  1810 -1000  5810 -1000))
      (outline (path signal 100  1810 1000  1810 -1000))
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Capacitor_THT:CP_Radial_D7.5mm_P2.50mm
      (outline (path signal 120  -2517.21 2550  -2517.21 1800))
      (outline (path signal 120  -2892.21 2175  -2142.21 2175))
      (outline (path signal 120  5091 441  5091 -441))
      (outline (path signal 120  5051 693  5051 -693))
      (outline (path signal 120  5011 877  5011 -877))
      (outline (path signal 120  4971 1028  4971 -1028))
      (outline (path signal 120  4931 1158  4931 -1158))
      (outline (path signal 120  4891 1275  4891 -1275))
      (outline (path signal 120  4851 1381  4851 -1381))
      (outline (path signal 120  4811 1478  4811 -1478))
      (outline (path signal 120  4771 1569  4771 -1569))
      (outline (path signal 120  4731 1654  4731 -1654))
      (outline (path signal 120  4691 1733  4691 -1733))
      (outline (path signal 120  4651 1809  4651 -1809))
      (outline (path signal 120  4611 1881  4611 -1881))
      (outline (path signal 120  4571 1949  4571 -1949))
      (outline (path signal 120  4531 2014  4531 -2014))
      (outline (path signal 120  4491 2077  4491 -2077))
      (outline (path signal 120  4451 2137  4451 -2137))
      (outline (path signal 120  4411 2195  4411 -2195))
      (outline (path signal 120  4371 2250  4371 -2250))
      (outline (path signal 120  4331 2304  4331 -2304))
      (outline (path signal 120  4291 2355  4291 -2355))
      (outline (path signal 120  4251 2405  4251 -2405))
      (outline (path signal 120  4211 2454  4211 -2454))
      (outline (path signal 120  4171 2500  4171 -2500))
      (outline (path signal 120  4131 2546  4131 -2546))
      (outline (path signal 120  4091 2589  4091 -2589))
      (outline (path signal 120  4051 2632  4051 -2632))
      (outline (path signal 120  4011 2673  4011 -2673))
      (outline (path signal 120  3971 2713  3971 -2713))
      (outline (path signal 120  3931 2752  3931 -2752))
      (outline (path signal 120  3891 2790  3891 -2790))
      (outline (path signal 120  3851 2827  3851 -2827))
      (outline (path signal 120  3811 2863  3811 -2863))
      (outline (path signal 120  3771 2898  3771 -2898))
      (outline (path signal 120  3731 2931  3731 -2931))
      (outline (path signal 120  3691 2964  3691 -2964))
      (outline (path signal 120  3651 2996  3651 -2996))
      (outline (path signal 120  3611 3028  3611 -3028))
      (outline (path signal 120  3571 3058  3571 -3058))
      (outline (path signal 120  3531 -1040  3531 -3088))
      (outline (path signal 120  3531 3088  3531 1040))
      (outline (path signal 120  3491 -1040  3491 -3116))
      (outline (path signal 120  3491 3116  3491 1040))
      (outline (path signal 120  3451 -1040  3451 -3144))
      (outline (path signal 120  3451 3144  3451 1040))
      (outline (path signal 120  3411 -1040  3411 -3172))
      (outline (path signal 120  3411 3172  3411 1040))
      (outline (path signal 120  3371 -1040  3371 -3198))
      (outline (path signal 120  3371 3198  3371 1040))
      (outline (path signal 120  3331 -1040  3331 -3224))
      (outline (path signal 120  3331 3224  3331 1040))
      (outline (path signal 120  3291 -1040  3291 -3249))
      (outline (path signal 120  3291 3249  3291 1040))
      (outline (path signal 120  3251 -1040  3251 -3274))
      (outline (path signal 120  3251 3274  3251 1040))
      (outline (path signal 120  3211 -1040  3211 -3297))
      (outline (path signal 120  3211 3297  3211 1040))
      (outline (path signal 120  3171 -1040  3171 -3321))
      (outline (path signal 120  3171 3321  3171 1040))
      (outline (path signal 120  3131 -1040  3131 -3343))
      (outline (path signal 120  3131 3343  3131 1040))
      (outline (path signal 120  3091 -1040  3091 -3365))
      (outline (path signal 120  3091 3365  3091 1040))
      (outline (path signal 120  3051 -1040  3051 -3386))
      (outline (path signal 120  3051 3386  3051 1040))
      (outline (path signal 120  3011 -1040  3011 -3407))
      (outline (path signal 120  3011 3407  3011 1040))
      (outline (path signal 120  2971 -1040  2971 -3427))
      (outline (path signal 120  2971 3427  2971 1040))
      (outline (path signal 120  2931 -1040  2931 -3447))
      (outline (path signal 120  2931 3447  2931 1040))
      (outline (path signal 120  2891 -1040  2891 -3466))
      (outline (path signal 120  2891 3466  2891 1040))
      (outline (path signal 120  2851 -1040  2851 -3484))
      (outline (path signal 120  2851 3484  2851 1040))
      (outline (path signal 120  2811 -1040  2811 -3502))
      (outline (path signal 120  2811 3502  2811 1040))
      (outline (path signal 120  2771 -1040  2771 -3520))
      (outline (path signal 120  2771 3520  2771 1040))
      (outline (path signal 120  2731 -1040  2731 -3536))
      (outline (path signal 120  2731 3536  2731 1040))
      (outline (path signal 120  2691 -1040  2691 -3553))
      (outline (path signal 120  2691 3553  2691 1040))
      (outline (path signal 120  2651 -1040  2651 -3568))
      (outline (path signal 120  2651 3568  2651 1040))
      (outline (path signal 120  2611 -1040  2611 -3584))
      (outline (path signal 120  2611 3584  2611 1040))
      (outline (path signal 120  2571 -1040  2571 -3598))
      (outline (path signal 120  2571 3598  2571 1040))
      (outline (path signal 120  2531 -1040  2531 -3613))
      (outline (path signal 120  2531 3613  2531 1040))
      (outline (path signal 120  2491 -1040  2491 -3626))
      (outline (path signal 120  2491 3626  2491 1040))
      (outline (path signal 120  2451 -1040  2451 -3640))
      (outline (path signal 120  2451 3640  2451 1040))
      (outline (path signal 120  2411 -1040  2411 -3653))
      (outline (path signal 120  2411 3653  2411 1040))
      (outline (path signal 120  2371 -1040  2371 -3665))
      (outline (path signal 120  2371 3665  2371 1040))
      (outline (path signal 120  2331 -1040  2331 -3677))
      (outline (path signal 120  2331 3677  2331 1040))
      (outline (path signal 120  2291 -1040  2291 -3688))
      (outline (path signal 120  2291 3688  2291 1040))
      (outline (path signal 120  2251 -1040  2251 -3699))
      (outline (path signal 120  2251 3699  2251 1040))
      (outline (path signal 120  2211 -1040  2211 -3710))
      (outline (path signal 120  2211 3710  2211 1040))
      (outline (path signal 120  2171 -1040  2171 -3720))
      (outline (path signal 120  2171 3720  2171 1040))
      (outline (path signal 120  2131 -1040  2131 -3729))
      (outline (path signal 120  2131 3729  2131 1040))
      (outline (path signal 120  2091 -1040  2091 -3738))
      (outline (path signal 120  2091 3738  2091 1040))
      (outline (path signal 120  2051 -1040  2051 -3747))
      (outline (path signal 120  2051 3747  2051 1040))
      (outline (path signal 120  2011 -1040  2011 -3755))
      (outline (path signal 120  2011 3755  2011 1040))
      (outline (path signal 120  1971 -1040  1971 -3763))
      (outline (path signal 120  1971 3763  1971 1040))
      (outline (path signal 120  1930 -1040  1930 -3770))
      (outline (path signal 120  1930 3770  1930 1040))
      (outline (path signal 120  1890 -1040  1890 -3777))
      (outline (path signal 120  1890 3777  1890 1040))
      (outline (path signal 120  1850 -1040  1850 -3784))
      (outline (path signal 120  1850 3784  1850 1040))
      (outline (path signal 120  1810 -1040  1810 -3790))
      (outline (path signal 120  1810 3790  1810 1040))
      (outline (path signal 120  1770 -1040  1770 -3795))
      (outline (path signal 120  1770 3795  1770 1040))
      (outline (path signal 120  1730 -1040  1730 -3801))
      (outline (path signal 120  1730 3801  1730 1040))
      (outline (path signal 120  1690 -1040  1690 -3805))
      (outline (path signal 120  1690 3805  1690 1040))
      (outline (path signal 120  1650 -1040  1650 -3810))
      (outline (path signal 120  1650 3810  1650 1040))
      (outline (path signal 120  1610 -1040  1610 -3814))
      (outline (path signal 120  1610 3814  1610 1040))
      (outline (path signal 120  1570 -1040  1570 -3817))
      (outline (path signal 120  1570 3817  1570 1040))
      (outline (path signal 120  1530 -1040  1530 -3820))
      (outline (path signal 120  1530 3820  1530 1040))
      (outline (path signal 120  1490 -1040  1490 -3823))
      (outline (path signal 120  1490 3823  1490 1040))
      (outline (path signal 120  1450 3825  1450 -3825))
      (outline (path signal 120  1410 3827  1410 -3827))
      (outline (path signal 120  1370 3829  1370 -3829))
      (outline (path signal 120  1330 3830  1330 -3830))
      (outline (path signal 120  1290 3830  1290 -3830))
      (outline (path signal 120  1250 3830  1250 -3830))
      (outline (path signal 100  -1586.23 2012.5  -1586.23 1262.5))
      (outline (path signal 100  -1961.23 1637.5  -1211.23 1637.5))
      (outline (path signal 50  5250 0  5168.12 -805.194  4925.83 -1577.42  4533.05 -2285.07
            4005.87 -2899.17  3365.86 -3394.58  2639.22 -3751.01  1855.71 -3953.87
            1047.4 -3994.87  247.39 -3872.31  -511.577 -3591.22  -1198.42 -3163.1
            -1785.03 -2605.49  -2247.39 -1941.21  -2566.56 -1197.45  -2729.48 -404.673
            -2729.48 404.673  -2566.56 1197.45  -2247.39 1941.21  -1785.03 2605.49
            -1198.42 3163.1  -511.577 3591.22  247.39 3872.31  1047.4 3994.87
            1855.71 3953.87  2639.22 3751.01  3365.86 3394.58  4005.87 2899.17
            4533.05 2285.07  4925.83 1577.42  5168.12 805.194  5250 0))
      (outline (path signal 120  5120 0  5040.78 -779.025  4806.37 -1526.16  4426.35 -2210.81
            3916.3 -2804.95  3297.09 -3284.25  2594.07 -3629.1  1836.03 -3825.37
            1053.99 -3865.03  279.975 -3746.46  -454.325 -3474.5  -1118.85 -3060.3
            -1686.39 -2520.81  -2133.72 -1878.12  -2442.52 -1158.54  -2600.14 -391.521
            -2600.14 391.521  -2442.52 1158.54  -2133.72 1878.12  -1686.39 2520.81
            -1118.85 3060.3  -454.325 3474.5  279.975 3746.46  1053.99 3865.03
            1836.03 3825.37  2594.07 3629.1  3297.09 3284.25  3916.3 2804.95
            4426.35 2210.81  4806.37 1526.16  5040.78 779.025  5120 0))
      (outline (path signal 100  5000 0  4918.05 -779.669  4675.8 -1525.26  4283.81 -2204.2
            3759.24 -2786.79  3125 -3247.59  2408.81 -3566.46  1641.98 -3729.46
            858.018 -3729.46  91.186 -3566.46  -625 -3247.59  -1259.24 -2786.79
            -1783.81 -2204.2  -2175.8 -1525.26  -2418.05 -779.669  -2500 0
            -2418.05 779.669  -2175.8 1525.26  -1783.81 2204.2  -1259.24 2786.79
            -625 3247.59  91.186 3566.46  858.018 3729.46  1641.98 3729.46
            2408.81 3566.46  3125 3247.59  3759.24 2786.79  4283.81 2204.2
            4675.8 1525.26  4918.05 779.669  5000 0))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P2.50mm
      (outline (path signal 50  4000 1500  -1500 1500))
      (outline (path signal 50  4000 -1500  4000 1500))
      (outline (path signal 50  -1500 -1500  4000 -1500))
      (outline (path signal 50  -1500 1500  -1500 -1500))
      (outline (path signal 120  3870 1370  3870 -1370))
      (outline (path signal 120  -1370 1370  -1370 -1370))
      (outline (path signal 120  -1370 -1370  3870 -1370))
      (outline (path signal 120  -1370 1370  3870 1370))
      (outline (path signal 100  3750 1250  -1250 1250))
      (outline (path signal 100  3750 -1250  3750 1250))
      (outline (path signal 100  -1250 -1250  3750 -1250))
      (outline (path signal 100  -1250 1250  -1250 -1250))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (padstack Round[A]Pad_1400_um
      (shape (circle F.Cu 1400))
      (shape (circle B.Cu 1400))
      (attach off)
    )
    (padstack Round[A]Pad_1440_um
      (shape (circle F.Cu 1440))
      (shape (circle B.Cu 1440))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Round[A]Pad_2600_um
      (shape (circle F.Cu 2600))
      (shape (circle B.Cu 2600))
      (attach off)
    )
    (padstack Round[A]Pad_3000_um
      (shape (circle F.Cu 3000))
      (shape (circle B.Cu 3000))
      (attach off)
    )
    (padstack Oval[A]Pad_1400x1400_um
      (shape (path F.Cu 1400  0 0  0 0))
      (shape (path B.Cu 1400  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1905x2000_um
      (shape (path F.Cu 1905  0 -47.5  0 47.5))
      (shape (path B.Cu 1905  0 -47.5  0 47.5))
      (attach off)
    )
    (padstack Rect[A]Pad_2600x2600_um
      (shape (rect F.Cu -1300 -1300 1300 1300))
      (shape (rect B.Cu -1300 -1300 1300 1300))
      (attach off)
    )
    (padstack Rect[A]Pad_3000x3000_um
      (shape (rect F.Cu -1500 -1500 1500 1500))
      (shape (rect B.Cu -1500 -1500 1500 1500))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack Rect[A]Pad_1905x2000_um
      (shape (rect F.Cu -952.5 -1000 952.5 1000))
      (shape (rect B.Cu -952.5 -1000 952.5 1000))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net "Net-(A1-Pad16)"
      (pins A1-16)
    )
    (net "Net-(A1-Pad15)"
      (pins A1-15)
    )
    (net "Net-(A1-Pad14)"
      (pins A1-14)
    )
    (net "Net-(A1-Pad13)"
      (pins A1-13)
    )
    (net "Net-(A1-Pad28)"
      (pins A1-28)
    )
    (net "Net-(A1-Pad12)"
      (pins A1-12)
    )
    (net "Net-(A1-Pad27)"
      (pins A1-27)
    )
    (net "Net-(A1-Pad11)"
      (pins A1-11)
    )
    (net "Net-(A1-Pad26)"
      (pins RV7-2 A1-26)
    )
    (net "Net-(A1-Pad10)"
      (pins A1-10)
    )
    (net "Net-(A1-Pad25)"
      (pins RV6-2 A1-25)
    )
    (net "Net-(A1-Pad9)"
      (pins A1-9)
    )
    (net "Net-(A1-Pad24)"
      (pins A1-24)
    )
    (net "Net-(A1-Pad8)"
      (pins A1-8)
    )
    (net "Net-(A1-Pad23)"
      (pins A1-23)
    )
    (net "Net-(A1-Pad7)"
      (pins A1-7)
    )
    (net "Net-(A1-Pad22)"
      (pins A1-22)
    )
    (net "Net-(A1-Pad6)"
      (pins A1-6)
    )
    (net "Net-(A1-Pad21)"
      (pins A1-21)
    )
    (net "Net-(A1-Pad5)"
      (pins A1-5)
    )
    (net "Net-(A1-Pad20)"
      (pins A1-20)
    )
    (net GND
      (pins RV7-1 RV6-1 RN1-1 Rgnd1-2 Rgnd1-1 Ro1-2 A1-29)
    )
    (net "Net-(A1-Pad19)"
      (pins A1-19)
    )
    (net "Net-(A1-Pad3)"
      (pins A1-3)
    )
    (net "Net-(A1-Pad18)"
      (pins A1-18)
    )
    (net "Net-(A1-Pad2)"
      (pins A1-2)
    )
    (net "Net-(A1-Pad17)"
      (pins A1-17)
    )
    (net "Net-(A1-Pad1)"
      (pins A1-1)
    )
    (net "Net-(A1-Pad4)"
      (pins A1-4)
    )
    (net "Net-(24v-GND1-Pad1)"
      (pins DP1-1 "24v-GND1"-1)
    )
    (net +5V
      (pins RV7-3 RV6-3 "5v-GND1"-1 A1-30 U1-3 c1-2)
    )
    (net "Net-(D1-Pad1)"
      (pins Ro1-1 D1-1)
    )
    (net +24V
      (pins U1-1 DP1-2 C2-1)
    )
    (net "Net-(OUT1-Pad1)"
      (pins OUT1-1 Q1-2)
    )
    (net "Net-(24v-GND1-Pad2)"
      (pins "5v-GND1"-2 U1-2 C2-2 c1-1 "24v-GND1"-2)
    )
    (net "Net-(D1-Pad2)"
      (pins Q1-1 D1-2)
    )
    (net "Net-(D2-Pad2)"
      (pins D2-2)
    )
    (net "Net-(D2-Pad1)"
      (pins D2-1)
    )
    (net "Net-(D3-Pad2)"
      (pins D3-2)
    )
    (net "Net-(D3-Pad1)"
      (pins RN1-2 D3-1)
    )
    (net "Net-(D4-Pad2)"
      (pins D4-2)
    )
    (net "Net-(D4-Pad1)"
      (pins RN1-3 D4-1)
    )
    (net "Net-(D5-Pad2)"
      (pins D5-2)
    )
    (net "Net-(D5-Pad1)"
      (pins RN1-4 D5-1)
    )
    (net "Net-(D6-Pad2)"
      (pins D6-2)
    )
    (net "Net-(D6-Pad1)"
      (pins RN1-5 D6-1)
    )
    (net "Net-(OUT1-Pad2)"
      (pins OUT1-2 Q1-3)
    )
    (net "Net-(OUT2-Pad2)"
      (pins Q2-3 OUT2-2)
    )
    (net "Net-(OUT2-Pad1)"
      (pins Q2-2 OUT2-1)
    )
    (net "Net-(OUT3-Pad2)"
      (pins OUT3-2)
    )
    (net "Net-(OUT3-Pad1)"
      (pins OUT3-1)
    )
    (net "Net-(OUT4-Pad2)"
      (pins OUT4-2)
    )
    (net "Net-(OUT4-Pad1)"
      (pins OUT4-1)
    )
    (net "Net-(OUT5-Pad2)"
      (pins OUT5-2)
    )
    (net "Net-(OUT5-Pad1)"
      (pins OUT5-1)
    )
    (net "Net-(OUT6-Pad2)"
      (pins OUT6-2)
    )
    (net "Net-(OUT6-Pad1)"
      (pins OUT6-1)
    )
    (net "Net-(Q2-Pad1)"
      (pins Q2-1)
    )
    (net "Net-(Ue1-Pad4)"
      (pins Ue1-4)
    )
    (net "Net-(Ue1-Pad2)"
      (pins Ue1-2)
    )
    (net "Net-(Ue1-Pad3)"
      (pins Ue1-3)
    )
    (net "Net-(Ue1-Pad1)"
      (pins Ue1-1)
    )
    (net "Net-(Ue2-Pad4)"
      (pins Ue2-4)
    )
    (net "Net-(Ue2-Pad2)"
      (pins Ue2-2)
    )
    (net "Net-(Ue2-Pad3)"
      (pins Ue2-3)
    )
    (net "Net-(Ue2-Pad1)"
      (pins Ue2-1)
    )
    (net "Net-(Ue3-Pad4)"
      (pins Ue3-4)
    )
    (net "Net-(Ue3-Pad2)"
      (pins Ue3-2)
    )
    (net "Net-(Ue3-Pad3)"
      (pins Ue3-3)
    )
    (net "Net-(Ue3-Pad1)"
      (pins Ue3-1)
    )
    (net "Net-(Ue4-Pad4)"
      (pins Ue4-4)
    )
    (net "Net-(Ue4-Pad2)"
      (pins Ue4-2)
    )
    (net "Net-(Ue4-Pad3)"
      (pins Ue4-3)
    )
    (net "Net-(Ue4-Pad1)"
      (pins Ue4-1)
    )
    (class kicad_default "" "Net-(24v-GND1-Pad1)" "Net-(24v-GND1-Pad2)" "Net-(A1-Pad1)"
      "Net-(A1-Pad10)" "Net-(A1-Pad11)" "Net-(A1-Pad12)" "Net-(A1-Pad13)"
      "Net-(A1-Pad14)" "Net-(A1-Pad15)" "Net-(A1-Pad16)" "Net-(A1-Pad17)"
      "Net-(A1-Pad18)" "Net-(A1-Pad19)" "Net-(A1-Pad2)" "Net-(A1-Pad20)" "Net-(A1-Pad21)"
      "Net-(A1-Pad22)" "Net-(A1-Pad23)" "Net-(A1-Pad24)" "Net-(A1-Pad25)"
      "Net-(A1-Pad26)" "Net-(A1-Pad27)" "Net-(A1-Pad28)" "Net-(A1-Pad3)" "Net-(A1-Pad4)"
      "Net-(A1-Pad5)" "Net-(A1-Pad6)" "Net-(A1-Pad7)" "Net-(A1-Pad8)" "Net-(A1-Pad9)"
      "Net-(D1-Pad1)" "Net-(D1-Pad2)" "Net-(D2-Pad1)" "Net-(D2-Pad2)" "Net-(D3-Pad1)"
      "Net-(D3-Pad2)" "Net-(D4-Pad1)" "Net-(D4-Pad2)" "Net-(D5-Pad1)" "Net-(D5-Pad2)"
      "Net-(D6-Pad1)" "Net-(D6-Pad2)" "Net-(OUT1-Pad1)" "Net-(OUT1-Pad2)"
      "Net-(OUT2-Pad1)" "Net-(OUT2-Pad2)" "Net-(OUT3-Pad1)" "Net-(OUT3-Pad2)"
      "Net-(OUT4-Pad1)" "Net-(OUT4-Pad2)" "Net-(OUT5-Pad1)" "Net-(OUT5-Pad2)"
      "Net-(OUT6-Pad1)" "Net-(OUT6-Pad2)" "Net-(Q2-Pad1)" "Net-(Ue1-Pad1)"
      "Net-(Ue1-Pad2)" "Net-(Ue1-Pad3)" "Net-(Ue1-Pad4)" "Net-(Ue2-Pad1)"
      "Net-(Ue2-Pad2)" "Net-(Ue2-Pad3)" "Net-(Ue2-Pad4)" "Net-(Ue3-Pad1)"
      "Net-(Ue3-Pad2)" "Net-(Ue3-Pad3)" "Net-(Ue3-Pad4)" "Net-(Ue4-Pad1)"
      "Net-(Ue4-Pad2)" "Net-(Ue4-Pad3)" "Net-(Ue4-Pad4)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
    (class Power +24V +5V GND
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 500)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
