// Seed: 315364353
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = 1'h0;
endmodule
module module_1 (
    input tri id_0,
    input logic id_1,
    input wand id_2
    , id_6,
    input supply1 id_3,
    output logic id_4
);
  always id_4 <= id_0 ? id_1 : 1;
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6
  );
endmodule
module module_2 (
    output wand id_0
);
  generate
    always $display(id_2, id_2 + id_2, id_2, 1);
  endgenerate
endmodule
module module_3 (
    input wor id_0
    , id_5,
    input tri1 id_1,
    output supply1 id_2,
    input wand id_3
);
  wire id_6;
  module_2 modCall_1 (id_2);
  assign modCall_1.id_0 = 0;
endmodule
