
styrmodulen.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000044  00800100  00000a3c  00000ad0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000a3c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000046  00800144  00800144  00000b14  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000b14  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000b44  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000128  00000000  00000000  00000b84  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000b2c  00000000  00000000  00000cac  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000002d4  00000000  00000000  000017d8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000013b9  00000000  00000000  00001aac  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000002f8  00000000  00000000  00002e68  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00010623  00000000  00000000  00003160  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000006b1  00000000  00000000  00013783  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000150  00000000  00000000  00013e34  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00003f0e  00000000  00000000  00013f84  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	54 c0       	rjmp	.+168    	; 0xaa <__ctors_end>
   2:	00 00       	nop
   4:	d5 c3       	rjmp	.+1962   	; 0x7b0 <__vector_1>
   6:	00 00       	nop
   8:	93 c2       	rjmp	.+1318   	; 0x530 <__vector_2>
   a:	00 00       	nop
   c:	b9 c2       	rjmp	.+1394   	; 0x580 <__vector_3>
   e:	00 00       	nop
  10:	69 c0       	rjmp	.+210    	; 0xe4 <__bad_interrupt>
  12:	00 00       	nop
  14:	67 c0       	rjmp	.+206    	; 0xe4 <__bad_interrupt>
  16:	00 00       	nop
  18:	65 c0       	rjmp	.+202    	; 0xe4 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	63 c0       	rjmp	.+198    	; 0xe4 <__bad_interrupt>
  1e:	00 00       	nop
  20:	61 c0       	rjmp	.+194    	; 0xe4 <__bad_interrupt>
  22:	00 00       	nop
  24:	5f c0       	rjmp	.+190    	; 0xe4 <__bad_interrupt>
  26:	00 00       	nop
  28:	5d c0       	rjmp	.+186    	; 0xe4 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	5b c0       	rjmp	.+182    	; 0xe4 <__bad_interrupt>
  2e:	00 00       	nop
  30:	59 c0       	rjmp	.+178    	; 0xe4 <__bad_interrupt>
  32:	00 00       	nop
  34:	43 c2       	rjmp	.+1158   	; 0x4bc <__vector_13>
  36:	00 00       	nop
  38:	55 c0       	rjmp	.+170    	; 0xe4 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	53 c0       	rjmp	.+166    	; 0xe4 <__bad_interrupt>
  3e:	00 00       	nop
  40:	51 c0       	rjmp	.+162    	; 0xe4 <__bad_interrupt>
  42:	00 00       	nop
  44:	4f c0       	rjmp	.+158    	; 0xe4 <__bad_interrupt>
  46:	00 00       	nop
  48:	4d c0       	rjmp	.+154    	; 0xe4 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	4b c0       	rjmp	.+150    	; 0xe4 <__bad_interrupt>
  4e:	00 00       	nop
  50:	49 c0       	rjmp	.+146    	; 0xe4 <__bad_interrupt>
  52:	00 00       	nop
  54:	47 c0       	rjmp	.+142    	; 0xe4 <__bad_interrupt>
  56:	00 00       	nop
  58:	45 c0       	rjmp	.+138    	; 0xe4 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	43 c0       	rjmp	.+134    	; 0xe4 <__bad_interrupt>
  5e:	00 00       	nop
  60:	41 c0       	rjmp	.+130    	; 0xe4 <__bad_interrupt>
  62:	00 00       	nop
  64:	3f c0       	rjmp	.+126    	; 0xe4 <__bad_interrupt>
  66:	00 00       	nop
  68:	3d c0       	rjmp	.+122    	; 0xe4 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	3b c0       	rjmp	.+118    	; 0xe4 <__bad_interrupt>
  6e:	00 00       	nop
  70:	39 c0       	rjmp	.+114    	; 0xe4 <__bad_interrupt>
  72:	00 00       	nop
  74:	37 c0       	rjmp	.+110    	; 0xe4 <__bad_interrupt>
  76:	00 00       	nop
  78:	35 c0       	rjmp	.+106    	; 0xe4 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	33 c0       	rjmp	.+102    	; 0xe4 <__bad_interrupt>
  7e:	00 00       	nop
  80:	31 c0       	rjmp	.+98     	; 0xe4 <__bad_interrupt>
  82:	00 00       	nop
  84:	2f c0       	rjmp	.+94     	; 0xe4 <__bad_interrupt>
  86:	00 00       	nop
  88:	2d c0       	rjmp	.+90     	; 0xe4 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	2a 04       	cpc	r2, r10
  8e:	2f 04       	cpc	r2, r15
  90:	4b 04       	cpc	r4, r11
  92:	57 04       	cpc	r5, r7
  94:	5b 04       	cpc	r5, r11
  96:	5f 04       	cpc	r5, r15
  98:	9b 04       	cpc	r9, r11
  9a:	63 04       	cpc	r6, r3
  9c:	67 04       	cpc	r6, r7
  9e:	6c 04       	cpc	r6, r12
  a0:	74 04       	cpc	r7, r4
  a2:	7c 04       	cpc	r7, r12
  a4:	84 04       	cpc	r8, r4
  a6:	8c 04       	cpc	r8, r12
  a8:	94 04       	cpc	r9, r4

000000aa <__ctors_end>:
  aa:	11 24       	eor	r1, r1
  ac:	1f be       	out	0x3f, r1	; 63
  ae:	cf ef       	ldi	r28, 0xFF	; 255
  b0:	d0 e4       	ldi	r29, 0x40	; 64
  b2:	de bf       	out	0x3e, r29	; 62
  b4:	cd bf       	out	0x3d, r28	; 61

000000b6 <__do_copy_data>:
  b6:	11 e0       	ldi	r17, 0x01	; 1
  b8:	a0 e0       	ldi	r26, 0x00	; 0
  ba:	b1 e0       	ldi	r27, 0x01	; 1
  bc:	ec e3       	ldi	r30, 0x3C	; 60
  be:	fa e0       	ldi	r31, 0x0A	; 10
  c0:	00 e0       	ldi	r16, 0x00	; 0
  c2:	0b bf       	out	0x3b, r16	; 59
  c4:	02 c0       	rjmp	.+4      	; 0xca <__do_copy_data+0x14>
  c6:	07 90       	elpm	r0, Z+
  c8:	0d 92       	st	X+, r0
  ca:	a4 34       	cpi	r26, 0x44	; 68
  cc:	b1 07       	cpc	r27, r17
  ce:	d9 f7       	brne	.-10     	; 0xc6 <__do_copy_data+0x10>

000000d0 <__do_clear_bss>:
  d0:	21 e0       	ldi	r18, 0x01	; 1
  d2:	a4 e4       	ldi	r26, 0x44	; 68
  d4:	b1 e0       	ldi	r27, 0x01	; 1
  d6:	01 c0       	rjmp	.+2      	; 0xda <.do_clear_bss_start>

000000d8 <.do_clear_bss_loop>:
  d8:	1d 92       	st	X+, r1

000000da <.do_clear_bss_start>:
  da:	aa 38       	cpi	r26, 0x8A	; 138
  dc:	b2 07       	cpc	r27, r18
  de:	e1 f7       	brne	.-8      	; 0xd8 <.do_clear_bss_loop>
  e0:	2c d4       	rcall	.+2136   	; 0x93a <main>
  e2:	aa c4       	rjmp	.+2388   	; 0xa38 <_exit>

000000e4 <__bad_interrupt>:
  e4:	8d cf       	rjmp	.-230    	; 0x0 <__vectors>

000000e6 <board_init>:
#include <asf.h>
#include <board.h>
#include <conf_board.h>

void board_init(void)
{
  e6:	08 95       	ret

000000e8 <linje_get_error>:

void twoway_turn_lab(void){// roboten kommer fram till ett vägskäl där den antingen kan svänga åt höger/vänster eller köra raktfram
	if(!ongoing_turn ){    //---kör fram i korsningen för att prepa sväng
		sensor_front_tmp=sensor_front;
		drive_forward();
		turn_done=false;
  e8:	a0 91 7b 01 	lds	r26, 0x017B
  ec:	b0 91 7c 01 	lds	r27, 0x017C
  f0:	95 e0       	ldi	r25, 0x05	; 5
  f2:	40 e0       	ldi	r20, 0x00	; 0
  f4:	50 e0       	ldi	r21, 0x00	; 0
  f6:	60 e0       	ldi	r22, 0x00	; 0
  f8:	70 e0       	ldi	r23, 0x00	; 0
  fa:	80 e0       	ldi	r24, 0x00	; 0
  fc:	9d 01       	movw	r18, r26
  fe:	04 2e       	mov	r0, r20
 100:	02 c0       	rjmp	.+4      	; 0x106 <linje_get_error+0x1e>
 102:	35 95       	asr	r19
 104:	27 95       	ror	r18
 106:	0a 94       	dec	r0
 108:	e2 f7       	brpl	.-8      	; 0x102 <linje_get_error+0x1a>
 10a:	e2 2f       	mov	r30, r18
 10c:	e3 70       	andi	r30, 0x03	; 3
 10e:	e9 9f       	mul	r30, r25
 110:	80 0d       	add	r24, r0
 112:	11 24       	eor	r1, r1
 114:	23 70       	andi	r18, 0x03	; 3
 116:	33 27       	eor	r19, r19
 118:	62 0f       	add	r22, r18
 11a:	73 1f       	adc	r23, r19
 11c:	4e 5f       	subi	r20, 0xFE	; 254
 11e:	5f 4f       	sbci	r21, 0xFF	; 255
 120:	91 50       	subi	r25, 0x01	; 1
 122:	46 31       	cpi	r20, 0x16	; 22
 124:	51 05       	cpc	r21, r1
 126:	51 f7       	brne	.-44     	; 0xfc <linje_get_error+0x14>
 128:	08 2e       	mov	r0, r24
 12a:	00 0c       	add	r0, r0
 12c:	99 0b       	sbc	r25, r25
 12e:	54 d4       	rcall	.+2216   	; 0x9d8 <__divmodhi4>
 130:	86 2f       	mov	r24, r22
 132:	08 95       	ret

00000134 <manual_drive>:
 134:	80 91 59 01 	lds	r24, 0x0159
 138:	90 91 5a 01 	lds	r25, 0x015A
 13c:	00 97       	sbiw	r24, 0x00	; 0
 13e:	29 f4       	brne	.+10     	; 0x14a <manual_drive+0x16>
 140:	2d 98       	cbi	0x05, 5	; 5
 142:	2e 98       	cbi	0x05, 6	; 5
 144:	17 bc       	out	0x27, r1	; 39
 146:	18 bc       	out	0x28, r1	; 40
 148:	08 95       	ret
 14a:	81 30       	cpi	r24, 0x01	; 1
 14c:	91 05       	cpc	r25, r1
 14e:	49 f4       	brne	.+18     	; 0x162 <manual_drive+0x2e>
 150:	2d 98       	cbi	0x05, 5	; 5
 152:	2e 98       	cbi	0x05, 6	; 5
 154:	80 91 63 01 	lds	r24, 0x0163
 158:	87 bd       	out	0x27, r24	; 39
 15a:	80 91 61 01 	lds	r24, 0x0161
 15e:	88 bd       	out	0x28, r24	; 40
 160:	08 95       	ret
 162:	82 30       	cpi	r24, 0x02	; 2
 164:	91 05       	cpc	r25, r1
 166:	59 f4       	brne	.+22     	; 0x17e <manual_drive+0x4a>
 168:	85 b1       	in	r24, 0x05	; 5
 16a:	80 66       	ori	r24, 0x60	; 96
 16c:	85 b9       	out	0x05, r24	; 5
 16e:	80 91 63 01 	lds	r24, 0x0163
 172:	8d 50       	subi	r24, 0x0D	; 13
 174:	87 bd       	out	0x27, r24	; 39
 176:	80 91 61 01 	lds	r24, 0x0161
 17a:	88 bd       	out	0x28, r24	; 40
 17c:	08 95       	ret
 17e:	83 30       	cpi	r24, 0x03	; 3
 180:	91 05       	cpc	r25, r1
 182:	81 f4       	brne	.+32     	; 0x1a4 <manual_drive+0x70>
 184:	2d 98       	cbi	0x05, 5	; 5
 186:	2e 98       	cbi	0x05, 6	; 5
 188:	80 91 63 01 	lds	r24, 0x0163
 18c:	87 bd       	out	0x27, r24	; 39
 18e:	20 91 61 01 	lds	r18, 0x0161
 192:	90 91 62 01 	lds	r25, 0x0162
 196:	82 2f       	mov	r24, r18
 198:	63 e0       	ldi	r22, 0x03	; 3
 19a:	70 e0       	ldi	r23, 0x00	; 0
 19c:	1d d4       	rcall	.+2106   	; 0x9d8 <__divmodhi4>
 19e:	26 1b       	sub	r18, r22
 1a0:	28 bd       	out	0x28, r18	; 40
 1a2:	08 95       	ret
 1a4:	84 30       	cpi	r24, 0x04	; 4
 1a6:	91 05       	cpc	r25, r1
 1a8:	81 f4       	brne	.+32     	; 0x1ca <manual_drive+0x96>
 1aa:	2d 98       	cbi	0x05, 5	; 5
 1ac:	2e 98       	cbi	0x05, 6	; 5
 1ae:	20 91 63 01 	lds	r18, 0x0163
 1b2:	90 91 64 01 	lds	r25, 0x0164
 1b6:	82 2f       	mov	r24, r18
 1b8:	63 e0       	ldi	r22, 0x03	; 3
 1ba:	70 e0       	ldi	r23, 0x00	; 0
 1bc:	0d d4       	rcall	.+2074   	; 0x9d8 <__divmodhi4>
 1be:	26 1b       	sub	r18, r22
 1c0:	27 bd       	out	0x27, r18	; 39
 1c2:	80 91 61 01 	lds	r24, 0x0161
 1c6:	88 bd       	out	0x28, r24	; 40
 1c8:	08 95       	ret
 1ca:	85 30       	cpi	r24, 0x05	; 5
 1cc:	91 05       	cpc	r25, r1
 1ce:	49 f4       	brne	.+18     	; 0x1e2 <manual_drive+0xae>
 1d0:	2d 98       	cbi	0x05, 5	; 5
 1d2:	2e 9a       	sbi	0x05, 6	; 5
 1d4:	80 91 63 01 	lds	r24, 0x0163
 1d8:	87 bd       	out	0x27, r24	; 39
 1da:	80 91 61 01 	lds	r24, 0x0161
 1de:	88 bd       	out	0x28, r24	; 40
 1e0:	08 95       	ret
 1e2:	06 97       	sbiw	r24, 0x06	; 6
 1e4:	49 f4       	brne	.+18     	; 0x1f8 <manual_drive+0xc4>
 1e6:	2e 98       	cbi	0x05, 6	; 5
 1e8:	2d 9a       	sbi	0x05, 5	; 5
 1ea:	80 91 63 01 	lds	r24, 0x0163
 1ee:	87 bd       	out	0x27, r24	; 39
 1f0:	80 91 61 01 	lds	r24, 0x0161
 1f4:	88 bd       	out	0x28, r24	; 40
 1f6:	08 95       	ret
 1f8:	10 92 5a 01 	sts	0x015A, r1
 1fc:	10 92 59 01 	sts	0x0159, r1
 200:	08 95       	ret

00000202 <labyreg>:
 202:	f8 94       	cli
 204:	80 91 7d 01 	lds	r24, 0x017D
 208:	90 91 7e 01 	lds	r25, 0x017E
 20c:	20 91 69 01 	lds	r18, 0x0169
 210:	30 91 6a 01 	lds	r19, 0x016A
 214:	78 94       	sei
 216:	82 1b       	sub	r24, r18
 218:	93 0b       	sbc	r25, r19
 21a:	90 93 87 01 	sts	0x0187, r25
 21e:	80 93 86 01 	sts	0x0186, r24
 222:	20 91 57 01 	lds	r18, 0x0157
 226:	30 91 58 01 	lds	r19, 0x0158
 22a:	ac 01       	movw	r20, r24
 22c:	42 1b       	sub	r20, r18
 22e:	53 0b       	sbc	r21, r19
 230:	50 93 56 01 	sts	0x0156, r21
 234:	40 93 55 01 	sts	0x0155, r20
 238:	20 91 42 01 	lds	r18, 0x0142
 23c:	30 91 43 01 	lds	r19, 0x0143
 240:	82 9f       	mul	r24, r18
 242:	b0 01       	movw	r22, r0
 244:	83 9f       	mul	r24, r19
 246:	70 0d       	add	r23, r0
 248:	92 9f       	mul	r25, r18
 24a:	70 0d       	add	r23, r0
 24c:	11 24       	eor	r1, r1
 24e:	e0 91 40 01 	lds	r30, 0x0140
 252:	f0 91 41 01 	lds	r31, 0x0141
 256:	4e 9f       	mul	r20, r30
 258:	90 01       	movw	r18, r0
 25a:	4f 9f       	mul	r20, r31
 25c:	30 0d       	add	r19, r0
 25e:	5e 9f       	mul	r21, r30
 260:	30 0d       	add	r19, r0
 262:	11 24       	eor	r1, r1
 264:	26 0f       	add	r18, r22
 266:	37 1f       	adc	r19, r23
 268:	30 93 84 01 	sts	0x0184, r19
 26c:	20 93 83 01 	sts	0x0183, r18
 270:	90 93 58 01 	sts	0x0158, r25
 274:	80 93 57 01 	sts	0x0157, r24
 278:	87 b5       	in	r24, 0x27	; 39
 27a:	86 95       	lsr	r24
 27c:	90 e0       	ldi	r25, 0x00	; 0
 27e:	28 17       	cp	r18, r24
 280:	39 07       	cpc	r19, r25
 282:	3c f0       	brlt	.+14     	; 0x292 <labyreg+0x90>
 284:	87 b5       	in	r24, 0x27	; 39
 286:	86 95       	lsr	r24
 288:	90 e0       	ldi	r25, 0x00	; 0
 28a:	90 93 84 01 	sts	0x0184, r25
 28e:	80 93 83 01 	sts	0x0183, r24
 292:	88 b5       	in	r24, 0x28	; 40
 294:	90 e0       	ldi	r25, 0x00	; 0
 296:	91 95       	neg	r25
 298:	81 95       	neg	r24
 29a:	91 09       	sbc	r25, r1
 29c:	0a f4       	brpl	.+2      	; 0x2a0 <labyreg+0x9e>
 29e:	01 96       	adiw	r24, 0x01	; 1
 2a0:	95 95       	asr	r25
 2a2:	87 95       	ror	r24
 2a4:	20 91 83 01 	lds	r18, 0x0183
 2a8:	30 91 84 01 	lds	r19, 0x0184
 2ac:	82 17       	cp	r24, r18
 2ae:	93 07       	cpc	r25, r19
 2b0:	6c f0       	brlt	.+26     	; 0x2cc <labyreg+0xca>
 2b2:	88 b5       	in	r24, 0x28	; 40
 2b4:	90 e0       	ldi	r25, 0x00	; 0
 2b6:	91 95       	neg	r25
 2b8:	81 95       	neg	r24
 2ba:	91 09       	sbc	r25, r1
 2bc:	0a f4       	brpl	.+2      	; 0x2c0 <labyreg+0xbe>
 2be:	01 96       	adiw	r24, 0x01	; 1
 2c0:	95 95       	asr	r25
 2c2:	87 95       	ror	r24
 2c4:	90 93 84 01 	sts	0x0184, r25
 2c8:	80 93 83 01 	sts	0x0183, r24
 2cc:	80 91 83 01 	lds	r24, 0x0183
 2d0:	90 91 84 01 	lds	r25, 0x0184
 2d4:	18 16       	cp	r1, r24
 2d6:	19 06       	cpc	r1, r25
 2d8:	44 f4       	brge	.+16     	; 0x2ea <labyreg+0xe8>
 2da:	90 91 63 01 	lds	r25, 0x0163
 2de:	98 1b       	sub	r25, r24
 2e0:	97 bd       	out	0x27, r25	; 39
 2e2:	80 91 61 01 	lds	r24, 0x0161
 2e6:	88 bd       	out	0x28, r24	; 40
 2e8:	08 95       	ret
 2ea:	99 23       	and	r25, r25
 2ec:	54 f4       	brge	.+20     	; 0x302 <labyreg+0x100>
 2ee:	80 91 63 01 	lds	r24, 0x0163
 2f2:	87 bd       	out	0x27, r24	; 39
 2f4:	90 91 83 01 	lds	r25, 0x0183
 2f8:	80 91 61 01 	lds	r24, 0x0161
 2fc:	89 0f       	add	r24, r25
 2fe:	88 bd       	out	0x28, r24	; 40
 300:	08 95       	ret
 302:	89 2b       	or	r24, r25
 304:	31 f4       	brne	.+12     	; 0x312 <labyreg+0x110>
 306:	80 91 63 01 	lds	r24, 0x0163
 30a:	87 bd       	out	0x27, r24	; 39
 30c:	80 91 61 01 	lds	r24, 0x0161
 310:	88 bd       	out	0x28, r24	; 40
 312:	08 95       	ret

00000314 <linje>:
 314:	f8 94       	cli
 316:	20 91 4b 01 	lds	r18, 0x014B
 31a:	30 91 4c 01 	lds	r19, 0x014C
 31e:	78 94       	sei
 320:	80 91 53 01 	lds	r24, 0x0153
 324:	90 91 54 01 	lds	r25, 0x0154
 328:	82 1b       	sub	r24, r18
 32a:	93 0b       	sbc	r25, r19
 32c:	90 93 52 01 	sts	0x0152, r25
 330:	80 93 51 01 	sts	0x0151, r24
 334:	20 91 4d 01 	lds	r18, 0x014D
 338:	30 91 4e 01 	lds	r19, 0x014E
 33c:	ac 01       	movw	r20, r24
 33e:	42 1b       	sub	r20, r18
 340:	53 0b       	sbc	r21, r19
 342:	50 93 56 01 	sts	0x0156, r21
 346:	40 93 55 01 	sts	0x0155, r20
 34a:	20 91 3e 01 	lds	r18, 0x013E
 34e:	30 91 3f 01 	lds	r19, 0x013F
 352:	82 9f       	mul	r24, r18
 354:	b0 01       	movw	r22, r0
 356:	83 9f       	mul	r24, r19
 358:	70 0d       	add	r23, r0
 35a:	92 9f       	mul	r25, r18
 35c:	70 0d       	add	r23, r0
 35e:	11 24       	eor	r1, r1
 360:	e0 91 3c 01 	lds	r30, 0x013C
 364:	f0 91 3d 01 	lds	r31, 0x013D
 368:	4e 9f       	mul	r20, r30
 36a:	90 01       	movw	r18, r0
 36c:	4f 9f       	mul	r20, r31
 36e:	30 0d       	add	r19, r0
 370:	5e 9f       	mul	r21, r30
 372:	30 0d       	add	r19, r0
 374:	11 24       	eor	r1, r1
 376:	26 0f       	add	r18, r22
 378:	37 1f       	adc	r19, r23
 37a:	30 93 50 01 	sts	0x0150, r19
 37e:	20 93 4f 01 	sts	0x014F, r18
 382:	90 93 4e 01 	sts	0x014E, r25
 386:	80 93 4d 01 	sts	0x014D, r24
 38a:	40 91 63 01 	lds	r20, 0x0163
 38e:	50 91 64 01 	lds	r21, 0x0164
 392:	ca 01       	movw	r24, r20
 394:	88 0f       	add	r24, r24
 396:	99 1f       	adc	r25, r25
 398:	84 0f       	add	r24, r20
 39a:	95 1f       	adc	r25, r21
 39c:	99 23       	and	r25, r25
 39e:	0c f4       	brge	.+2      	; 0x3a2 <linje+0x8e>
 3a0:	03 96       	adiw	r24, 0x03	; 3
 3a2:	95 95       	asr	r25
 3a4:	87 95       	ror	r24
 3a6:	95 95       	asr	r25
 3a8:	87 95       	ror	r24
 3aa:	82 17       	cp	r24, r18
 3ac:	93 07       	cpc	r25, r19
 3ae:	2c f4       	brge	.+10     	; 0x3ba <linje+0xa6>
 3b0:	90 93 50 01 	sts	0x0150, r25
 3b4:	80 93 4f 01 	sts	0x014F, r24
 3b8:	26 c0       	rjmp	.+76     	; 0x406 <linje+0xf2>
 3ba:	80 91 61 01 	lds	r24, 0x0161
 3be:	90 91 62 01 	lds	r25, 0x0162
 3c2:	bc 01       	movw	r22, r24
 3c4:	66 0f       	add	r22, r22
 3c6:	77 1f       	adc	r23, r23
 3c8:	68 0f       	add	r22, r24
 3ca:	79 1f       	adc	r23, r25
 3cc:	77 23       	and	r23, r23
 3ce:	14 f4       	brge	.+4      	; 0x3d4 <linje+0xc0>
 3d0:	6d 5f       	subi	r22, 0xFD	; 253
 3d2:	7f 4f       	sbci	r23, 0xFF	; 255
 3d4:	75 95       	asr	r23
 3d6:	67 95       	ror	r22
 3d8:	75 95       	asr	r23
 3da:	67 95       	ror	r22
 3dc:	26 17       	cp	r18, r22
 3de:	37 07       	cpc	r19, r23
 3e0:	94 f4       	brge	.+36     	; 0x406 <linje+0xf2>
 3e2:	9c 01       	movw	r18, r24
 3e4:	22 0f       	add	r18, r18
 3e6:	33 1f       	adc	r19, r19
 3e8:	82 0f       	add	r24, r18
 3ea:	93 1f       	adc	r25, r19
 3ec:	91 95       	neg	r25
 3ee:	81 95       	neg	r24
 3f0:	91 09       	sbc	r25, r1
 3f2:	0a f4       	brpl	.+2      	; 0x3f6 <linje+0xe2>
 3f4:	03 96       	adiw	r24, 0x03	; 3
 3f6:	95 95       	asr	r25
 3f8:	87 95       	ror	r24
 3fa:	95 95       	asr	r25
 3fc:	87 95       	ror	r24
 3fe:	90 93 50 01 	sts	0x0150, r25
 402:	80 93 4f 01 	sts	0x014F, r24
 406:	80 91 4f 01 	lds	r24, 0x014F
 40a:	90 91 50 01 	lds	r25, 0x0150
 40e:	99 23       	and	r25, r25
 410:	2c f4       	brge	.+10     	; 0x41c <linje+0x108>
 412:	48 0f       	add	r20, r24
 414:	47 bd       	out	0x27, r20	; 39
 416:	80 91 61 01 	lds	r24, 0x0161
 41a:	88 bd       	out	0x28, r24	; 40
 41c:	20 91 4f 01 	lds	r18, 0x014F
 420:	30 91 50 01 	lds	r19, 0x0150
 424:	12 16       	cp	r1, r18
 426:	13 06       	cpc	r1, r19
 428:	3c f4       	brge	.+14     	; 0x438 <linje+0x124>
 42a:	80 91 61 01 	lds	r24, 0x0161
 42e:	82 1b       	sub	r24, r18
 430:	88 bd       	out	0x28, r24	; 40
 432:	80 91 63 01 	lds	r24, 0x0163
 436:	87 bd       	out	0x27, r24	; 39
 438:	80 91 4f 01 	lds	r24, 0x014F
 43c:	90 91 50 01 	lds	r25, 0x0150
 440:	89 2b       	or	r24, r25
 442:	31 f4       	brne	.+12     	; 0x450 <linje+0x13c>
 444:	80 91 63 01 	lds	r24, 0x0163
 448:	87 bd       	out	0x27, r24	; 39
 44a:	80 91 61 01 	lds	r24, 0x0161
 44e:	88 bd       	out	0x28, r24	; 40
 450:	08 95       	ret

00000452 <linje_main>:
 452:	4a de       	rcall	.-876    	; 0xe8 <linje_get_error>
 454:	08 2e       	mov	r0, r24
 456:	00 0c       	add	r0, r0
 458:	99 0b       	sbc	r25, r25
 45a:	90 93 4c 01 	sts	0x014C, r25
 45e:	80 93 4b 01 	sts	0x014B, r24
 462:	58 cf       	rjmp	.-336    	; 0x314 <linje>
 464:	08 95       	ret

00000466 <regulator>:
 466:	80 91 5b 01 	lds	r24, 0x015B
 46a:	90 91 5c 01 	lds	r25, 0x015C
 46e:	01 97       	sbiw	r24, 0x01	; 1
 470:	11 f4       	brne	.+4      	; 0x476 <regulator+0x10>
 472:	ef cf       	rjmp	.-34     	; 0x452 <linje_main>
 474:	08 95       	ret
 476:	c5 ce       	rjmp	.-630    	; 0x202 <labyreg>
 478:	08 95       	ret

0000047a <initengine>:

// ------------------------------------------------------------------------------------------------------
// -- Init first time for engine/ motors
// ------------------------------------------------------------------------------------------------------
void initengine(void){
	TCCR0A |= (1 << COM0A1) | (1 << COM0B1) | (1 << WGM01) | (1 << WGM00);  //0xA3; // Initiate fast PWM so that it goes high longer for bigger values on OCR0A and OCR0B
 47a:	84 b5       	in	r24, 0x24	; 36
 47c:	83 6a       	ori	r24, 0xA3	; 163
 47e:	84 bd       	out	0x24, r24	; 36
	motor_left=0;      // Initiate speed=0 on both engines
 480:	17 bc       	out	0x27, r1	; 39
	motor_right=0;
 482:	18 bc       	out	0x28, r1	; 40
	TCCR0B |= (1 << CS00) | (1 << CS01) ;       //0x0B;// test differnt values shouldnt matter what it is imo (clk freq for the PWM 1/8 main clk)
 484:	85 b5       	in	r24, 0x25	; 37
 486:	83 60       	ori	r24, 0x03	; 3
 488:	85 bd       	out	0x25, r24	; 37
	
	DDRB = 0x78;								//set I/0 ports
 48a:	88 e7       	ldi	r24, 0x78	; 120
 48c:	84 b9       	out	0x04, r24	; 4
	PORTB &=  (0 << motor_dir_left) | (0 << motor_dir_right);			//set motors to move forward as default
 48e:	85 b1       	in	r24, 0x05	; 5
 490:	15 b8       	out	0x05, r1	; 5
 492:	08 95       	ret

00000494 <timerinit>:
}
// ------------------------------------------------------------------------------------------------------
// -- Timer init with interrupt, first time
// ------------------------------------------------------------------------------------------------------
void timerinit(void){
	DDRD = 0x03; // set dport 0&1 to output
 494:	83 e0       	ldi	r24, 0x03	; 3
 496:	8a b9       	out	0x0a, r24	; 10
	TCCR1B |= (1 << WGM12) | (1 << CS12) | (1 << CS10); // enable timer compare and prescale 1/1024
 498:	e1 e8       	ldi	r30, 0x81	; 129
 49a:	f0 e0       	ldi	r31, 0x00	; 0
 49c:	80 81       	ld	r24, Z
 49e:	8d 60       	ori	r24, 0x0D	; 13
 4a0:	80 83       	st	Z, r24
	OCR1A = 1440; // compare if timer count up to 1440 (0,1*14745600/1024=1440)
 4a2:	80 ea       	ldi	r24, 0xA0	; 160
 4a4:	95 e0       	ldi	r25, 0x05	; 5
 4a6:	90 93 89 00 	sts	0x0089, r25
 4aa:	80 93 88 00 	sts	0x0088, r24
	TIMSK1 |= (1 << OCIE1A);
 4ae:	ef e6       	ldi	r30, 0x6F	; 111
 4b0:	f0 e0       	ldi	r31, 0x00	; 0
 4b2:	80 81       	ld	r24, Z
 4b4:	82 60       	ori	r24, 0x02	; 2
 4b6:	80 83       	st	Z, r24
	TIFR1 |= (1 << OCF1A); // enable timer compare interrupt
 4b8:	b1 9a       	sbi	0x16, 1	; 22
 4ba:	08 95       	ret

000004bc <__vector_13>:
}
// -- Interrupt
ISR(TIMER1_COMPA_vect){
 4bc:	1f 92       	push	r1
 4be:	0f 92       	push	r0
 4c0:	0f b6       	in	r0, 0x3f	; 63
 4c2:	0f 92       	push	r0
 4c4:	11 24       	eor	r1, r1
 4c6:	2f 93       	push	r18
 4c8:	3f 93       	push	r19
 4ca:	8f 93       	push	r24
 4cc:	9f 93       	push	r25
	regler_ready=1;
 4ce:	81 e0       	ldi	r24, 0x01	; 1
 4d0:	90 e0       	ldi	r25, 0x00	; 0
 4d2:	90 93 60 01 	sts	0x0160, r25
 4d6:	80 93 5f 01 	sts	0x015F, r24
	//if(counter_timer<10)
	//counter_timer++;
	count_arre++;				//array räknare
 4da:	80 91 48 01 	lds	r24, 0x0148
 4de:	90 91 49 01 	lds	r25, 0x0149
 4e2:	01 96       	adiw	r24, 0x01	; 1
 4e4:	90 93 49 01 	sts	0x0149, r25
 4e8:	80 93 48 01 	sts	0x0148, r24
	count_waypoint++;			//räknare för att köra ur svängar i labyrinter
 4ec:	20 91 5d 01 	lds	r18, 0x015D
 4f0:	30 91 5e 01 	lds	r19, 0x015E
 4f4:	2f 5f       	subi	r18, 0xFF	; 255
 4f6:	3f 4f       	sbci	r19, 0xFF	; 255
 4f8:	30 93 5e 01 	sts	0x015E, r19
 4fc:	20 93 5d 01 	sts	0x015D, r18
	if(count_arre >= 29){
 500:	4d 97       	sbiw	r24, 0x1d	; 29
 502:	24 f0       	brlt	.+8      	; 0x50c <__vector_13+0x50>
		count_arre = 0;
 504:	10 92 49 01 	sts	0x0149, r1
 508:	10 92 48 01 	sts	0x0148, r1
	}
}
 50c:	9f 91       	pop	r25
 50e:	8f 91       	pop	r24
 510:	3f 91       	pop	r19
 512:	2f 91       	pop	r18
 514:	0f 90       	pop	r0
 516:	0f be       	out	0x3f, r0	; 63
 518:	0f 90       	pop	r0
 51a:	1f 90       	pop	r1
 51c:	18 95       	reti

0000051e <interrupt_init>:
// ------------------------------------------------------------------------------------------------------
// -- External interrupt for INT1 and INT2
// ------------------------------------------------------------------------------------------------------
void interrupt_init(void){
	EIMSK |= (1 << INT1) | (1 << INT2);			//Enable INT1 and INT2
 51e:	8d b3       	in	r24, 0x1d	; 29
 520:	86 60       	ori	r24, 0x06	; 6
 522:	8d bb       	out	0x1d, r24	; 29
	EICRA |= (1 << ISC11) | (1 << ISC21);		//The falling edge of INTn generates asynchronously an interrupt request.
 524:	e9 e6       	ldi	r30, 0x69	; 105
 526:	f0 e0       	ldi	r31, 0x00	; 0
 528:	80 81       	ld	r24, Z
 52a:	88 62       	ori	r24, 0x28	; 40
 52c:	80 83       	st	Z, r24
 52e:	08 95       	ret

00000530 <__vector_2>:
}
// -- External interrupt for INT1
ISR(INT1_vect){						// INT1 is Manual/ auto button
 530:	1f 92       	push	r1
 532:	0f 92       	push	r0
 534:	0f b6       	in	r0, 0x3f	; 63
 536:	0f 92       	push	r0
 538:	11 24       	eor	r1, r1
 53a:	8f 93       	push	r24
 53c:	9f 93       	push	r25
	if(drive_mode==1){
 53e:	80 91 67 01 	lds	r24, 0x0167
 542:	90 91 68 01 	lds	r25, 0x0168
 546:	01 97       	sbiw	r24, 0x01	; 1
 548:	39 f4       	brne	.+14     	; 0x558 <__vector_2+0x28>
		drive_mode=0;
 54a:	10 92 68 01 	sts	0x0168, r1
 54e:	10 92 67 01 	sts	0x0167, r1
		PORTD |= (1 << PD1);
 552:	59 9a       	sbi	0x0b, 1	; 11
		PORTD &= ~(1 << PD0);
 554:	58 98       	cbi	0x0b, 0	; 11
 556:	0c c0       	rjmp	.+24     	; 0x570 <__vector_2+0x40>
	}
	else{
		start=0;
 558:	10 92 66 01 	sts	0x0166, r1
 55c:	10 92 65 01 	sts	0x0165, r1
		drive_mode=1;
 560:	81 e0       	ldi	r24, 0x01	; 1
 562:	90 e0       	ldi	r25, 0x00	; 0
 564:	90 93 68 01 	sts	0x0168, r25
 568:	80 93 67 01 	sts	0x0167, r24
		PORTD |= (1 << PD0);
 56c:	58 9a       	sbi	0x0b, 0	; 11
		PORTD &= ~(1 << PD1);
 56e:	59 98       	cbi	0x0b, 1	; 11
	}
	EIFR |= (1<< INTF1);
 570:	e1 9a       	sbi	0x1c, 1	; 28
}
 572:	9f 91       	pop	r25
 574:	8f 91       	pop	r24
 576:	0f 90       	pop	r0
 578:	0f be       	out	0x3f, r0	; 63
 57a:	0f 90       	pop	r0
 57c:	1f 90       	pop	r1
 57e:	18 95       	reti

00000580 <__vector_3>:
// -- External interrupt for INT2
ISR(INT2_vect){						// INT2 is start and turn off
 580:	1f 92       	push	r1
 582:	0f 92       	push	r0
 584:	0f b6       	in	r0, 0x3f	; 63
 586:	0f 92       	push	r0
 588:	11 24       	eor	r1, r1
 58a:	8f 93       	push	r24
 58c:	9f 93       	push	r25
	if(start==0){
 58e:	80 91 65 01 	lds	r24, 0x0165
 592:	90 91 66 01 	lds	r25, 0x0166
 596:	89 2b       	or	r24, r25
 598:	39 f4       	brne	.+14     	; 0x5a8 <__vector_3+0x28>
		start=1;
 59a:	81 e0       	ldi	r24, 0x01	; 1
 59c:	90 e0       	ldi	r25, 0x00	; 0
 59e:	90 93 66 01 	sts	0x0166, r25
 5a2:	80 93 65 01 	sts	0x0165, r24
 5a6:	04 c0       	rjmp	.+8      	; 0x5b0 <__vector_3+0x30>
	}
	else{
		start=0;
 5a8:	10 92 66 01 	sts	0x0166, r1
 5ac:	10 92 65 01 	sts	0x0165, r1
	}
	EIFR |= (1<< INTF2);
 5b0:	e2 9a       	sbi	0x1c, 2	; 28
}
 5b2:	9f 91       	pop	r25
 5b4:	8f 91       	pop	r24
 5b6:	0f 90       	pop	r0
 5b8:	0f be       	out	0x3f, r0	; 63
 5ba:	0f 90       	pop	r0
 5bc:	1f 90       	pop	r1
 5be:	18 95       	reti

000005c0 <i2c_setup>:
		i2c_store_data(i2c_recive(0x06)); // processor 3
	}
}

void i2c_setup(bool master) {
	if (master){
 5c0:	88 23       	and	r24, r24
 5c2:	69 f0       	breq	.+26     	; 0x5de <i2c_setup+0x1e>
		DDRC &=~(1<<PC6);
 5c4:	3e 98       	cbi	0x07, 6	; 7
		//PORTC = 1 <<PC6;
		
		DDRC &=~(1<<PC7);
 5c6:	3f 98       	cbi	0x07, 7	; 7
		//PORTC = 1 <<PC7;
		
		EIMSK  |= 1<<INT0;					// Enable INT0
 5c8:	e8 9a       	sbi	0x1d, 0	; 29
		EICRA |= (1<<ISC01)|(1<<ISC00); // Trigger INT0 on rising edge
 5ca:	e9 e6       	ldi	r30, 0x69	; 105
 5cc:	f0 e0       	ldi	r31, 0x00	; 0
 5ce:	80 81       	ld	r24, Z
 5d0:	83 60       	ori	r24, 0x03	; 3
 5d2:	80 83       	st	Z, r24
		TWBR = 0x10;
 5d4:	80 e1       	ldi	r24, 0x10	; 16
 5d6:	80 93 b8 00 	sts	0x00B8, r24
		TWSR = (0<<TWPS1)|(0<<TWPS0);
 5da:	10 92 b9 00 	sts	0x00B9, r1
 5de:	08 95       	ret

000005e0 <i2c_send>:

	}
	
};
	
bool i2c_send(byte prossesor,byte data[]){
 5e0:	8f 92       	push	r8
 5e2:	9f 92       	push	r9
 5e4:	af 92       	push	r10
 5e6:	bf 92       	push	r11
 5e8:	cf 92       	push	r12
 5ea:	df 92       	push	r13
 5ec:	ef 92       	push	r14
 5ee:	ff 92       	push	r15
 5f0:	0f 93       	push	r16
 5f2:	1f 93       	push	r17
 5f4:	cf 93       	push	r28
 5f6:	df 93       	push	r29
	int number_bytes =(( data[0]>>4 ) & 0x0f);
 5f8:	eb 01       	movw	r28, r22
 5fa:	08 81       	ld	r16, Y
 5fc:	02 95       	swap	r16
 5fe:	0f 70       	andi	r16, 0x0F	; 15
 600:	10 e0       	ldi	r17, 0x00	; 0
 602:	4b 01       	movw	r8, r22
	int counter = 0;
	int start = TW_START;
 604:	68 94       	set
 606:	ee 24       	eor	r14, r14
 608:	e3 f8       	bld	r14, 3
 60a:	f1 2c       	mov	r15, r1
	
};
	
bool i2c_send(byte prossesor,byte data[]){
	int number_bytes =(( data[0]>>4 ) & 0x0f);
	int counter = 0;
 60c:	40 e0       	ldi	r20, 0x00	; 0
 60e:	50 e0       	ldi	r21, 0x00	; 0
	int start = TW_START;
	
	do{
	
	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN); //send START
 610:	ec eb       	ldi	r30, 0xBC	; 188
 612:	f0 e0       	ldi	r31, 0x00	; 0
 614:	0f 2e       	mov	r0, r31
 616:	f4 ea       	ldi	r31, 0xA4	; 164
 618:	df 2e       	mov	r13, r31
 61a:	f0 2d       	mov	r31, r0
	while(!(TWCR & (1<<TWINT))); //Wait for TWINT, START is now sent
	
	if((TWSR & 0xF8) != start) // om status en start
 61c:	a9 eb       	ldi	r26, 0xB9	; 185
 61e:	b0 e0       	ldi	r27, 0x00	; 0
		return false;		
	TWDR = prossesor&0xfe;//sista bit R/W
 620:	8e 7f       	andi	r24, 0xFE	; 254
 622:	c8 2e       	mov	r12, r24
 624:	6b eb       	ldi	r22, 0xBB	; 187
 626:	70 e0       	ldi	r23, 0x00	; 0
	TWCR = (1<<TWINT) | (1<<TWEN);// start transmito of addres
 628:	84 e8       	ldi	r24, 0x84	; 132
		TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);	// Transmition STOP
		return false;
	}
	counter++;
	
	start=TW_REP_START;
 62a:	68 94       	set
 62c:	aa 24       	eor	r10, r10
 62e:	a4 f8       	bld	r10, 4
 630:	b1 2c       	mov	r11, r1
	int counter = 0;
	int start = TW_START;
	
	do{
	
	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN); //send START
 632:	d0 82       	st	Z, r13
	while(!(TWCR & (1<<TWINT))); //Wait for TWINT, START is now sent
 634:	90 81       	ld	r25, Z
 636:	99 23       	and	r25, r25
 638:	ec f7       	brge	.-6      	; 0x634 <i2c_send+0x54>
	
	if((TWSR & 0xF8) != start) // om status en start
 63a:	2c 91       	ld	r18, X
 63c:	28 7f       	andi	r18, 0xF8	; 248
 63e:	30 e0       	ldi	r19, 0x00	; 0
 640:	2e 15       	cp	r18, r14
 642:	3f 05       	cpc	r19, r15
 644:	69 f5       	brne	.+90     	; 0x6a0 <i2c_send+0xc0>
		return false;		
	TWDR = prossesor&0xfe;//sista bit R/W
 646:	eb 01       	movw	r28, r22
 648:	c8 82       	st	Y, r12
	TWCR = (1<<TWINT) | (1<<TWEN);// start transmito of addres
 64a:	80 83       	st	Z, r24
	while(!(TWCR & (1<<TWINT))); // wait for SLA+W transmited and ACK/NACK recived
 64c:	90 81       	ld	r25, Z
 64e:	99 23       	and	r25, r25
 650:	ec f7       	brge	.-6      	; 0x64c <i2c_send+0x6c>
	if((TWSR & 0xF8) !=0x18)
 652:	9c 91       	ld	r25, X
 654:	98 7f       	andi	r25, 0xF8	; 248
 656:	98 31       	cpi	r25, 0x18	; 24
 658:	29 f0       	breq	.+10     	; 0x664 <i2c_send+0x84>
	{
		TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);	// Transmition STOP	
 65a:	84 e9       	ldi	r24, 0x94	; 148
 65c:	80 93 bc 00 	sts	0x00BC, r24
		return false;
 660:	80 e0       	ldi	r24, 0x00	; 0
 662:	1f c0       	rjmp	.+62     	; 0x6a2 <i2c_send+0xc2>
	}
		
	TWDR = data[counter];
 664:	e4 01       	movw	r28, r8
 666:	99 91       	ld	r25, Y+
 668:	4e 01       	movw	r8, r28
 66a:	eb 01       	movw	r28, r22
 66c:	98 83       	st	Y, r25
	TWCR = (1<<TWINT) | (1<<TWEN);	// start send data	
 66e:	80 83       	st	Z, r24
	while(!(TWCR & (1<<TWINT))); //wait for data transmitted and ACK/NACK	
 670:	90 81       	ld	r25, Z
 672:	99 23       	and	r25, r25
 674:	ec f7       	brge	.-6      	; 0x670 <i2c_send+0x90>
	if((TWSR & 0xF8) != TW_MT_DATA_ACK)
 676:	9c 91       	ld	r25, X
 678:	98 7f       	andi	r25, 0xF8	; 248
 67a:	98 32       	cpi	r25, 0x28	; 40
 67c:	29 f0       	breq	.+10     	; 0x688 <i2c_send+0xa8>
	{
		TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);	// Transmition STOP
 67e:	84 e9       	ldi	r24, 0x94	; 148
 680:	80 93 bc 00 	sts	0x00BC, r24
		return false;
 684:	80 e0       	ldi	r24, 0x00	; 0
 686:	0d c0       	rjmp	.+26     	; 0x6a2 <i2c_send+0xc2>
	}
	counter++;
 688:	4f 5f       	subi	r20, 0xFF	; 255
 68a:	5f 4f       	sbci	r21, 0xFF	; 255
	
	start=TW_REP_START;
 68c:	ea 2c       	mov	r14, r10
 68e:	fb 2c       	mov	r15, r11
	}while (counter <= number_bytes);
 690:	04 17       	cp	r16, r20
 692:	15 07       	cpc	r17, r21
 694:	74 f6       	brge	.-100    	; 0x632 <i2c_send+0x52>
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);	// Transmition STOP	
 696:	84 e9       	ldi	r24, 0x94	; 148
 698:	80 93 bc 00 	sts	0x00BC, r24
	return true;
 69c:	81 e0       	ldi	r24, 0x01	; 1
 69e:	01 c0       	rjmp	.+2      	; 0x6a2 <i2c_send+0xc2>
	
	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN); //send START
	while(!(TWCR & (1<<TWINT))); //Wait for TWINT, START is now sent
	
	if((TWSR & 0xF8) != start) // om status en start
		return false;		
 6a0:	80 e0       	ldi	r24, 0x00	; 0
	
	start=TW_REP_START;
	}while (counter <= number_bytes);
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);	// Transmition STOP	
	return true;
};
 6a2:	df 91       	pop	r29
 6a4:	cf 91       	pop	r28
 6a6:	1f 91       	pop	r17
 6a8:	0f 91       	pop	r16
 6aa:	ff 90       	pop	r15
 6ac:	ef 90       	pop	r14
 6ae:	df 90       	pop	r13
 6b0:	cf 90       	pop	r12
 6b2:	bf 90       	pop	r11
 6b4:	af 90       	pop	r10
 6b6:	9f 90       	pop	r9
 6b8:	8f 90       	pop	r8
 6ba:	08 95       	ret

000006bc <i2c_recive>:
	byte* data;
	int counter=0;
	int start =TW_START;
	//int size = 0;

	TWCR |= (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);//START
 6bc:	ec eb       	ldi	r30, 0xBC	; 188
 6be:	f0 e0       	ldi	r31, 0x00	; 0
 6c0:	90 81       	ld	r25, Z
 6c2:	94 6a       	ori	r25, 0xA4	; 164
 6c4:	90 83       	st	Z, r25
	while(!(TWCR & (1<<TWINT))); //Wait for TWINT, START is now sent
 6c6:	90 81       	ld	r25, Z
 6c8:	99 23       	and	r25, r25
 6ca:	ec f7       	brge	.-6      	; 0x6c6 <i2c_recive+0xa>
	if((TWSR & 0xF8) != start) // om status en start eventuellt bara tw_start
 6cc:	90 91 b9 00 	lds	r25, 0x00B9
 6d0:	98 7f       	andi	r25, 0xF8	; 248
 6d2:	98 30       	cpi	r25, 0x08	; 8
 6d4:	29 f0       	breq	.+10     	; 0x6e0 <i2c_recive+0x24>
	{
		TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);	// Transmition STOP
 6d6:	84 e9       	ldi	r24, 0x94	; 148
 6d8:	80 93 bc 00 	sts	0x00BC, r24
		return false;
 6dc:	80 e0       	ldi	r24, 0x00	; 0
 6de:	08 95       	ret
	}
	TWDR = prossesor | 0x01;
 6e0:	81 60       	ori	r24, 0x01	; 1
 6e2:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = (1<<TWINT)|(1<<TWEN);
 6e6:	84 e8       	ldi	r24, 0x84	; 132
 6e8:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & (1<<TWINT))); // wait for SLA+R transmited and ACK/NACK recived
 6ec:	ec eb       	ldi	r30, 0xBC	; 188
 6ee:	f0 e0       	ldi	r31, 0x00	; 0
 6f0:	80 81       	ld	r24, Z
 6f2:	88 23       	and	r24, r24
 6f4:	ec f7       	brge	.-6      	; 0x6f0 <i2c_recive+0x34>
	if((TWSR & 0xF8) != TW_MR_SLA_ACK)
 6f6:	80 91 b9 00 	lds	r24, 0x00B9
 6fa:	88 7f       	andi	r24, 0xF8	; 248
 6fc:	80 34       	cpi	r24, 0x40	; 64
 6fe:	29 f0       	breq	.+10     	; 0x70a <i2c_recive+0x4e>
	{
		TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);	// Transmition STOP
 700:	84 e9       	ldi	r24, 0x94	; 148
 702:	80 93 bc 00 	sts	0x00BC, r24
		return false;
 706:	80 e0       	ldi	r24, 0x00	; 0
 708:	08 95       	ret
	}
	
	TWCR |= (1<<TWINT)|(1<<TWEN);
 70a:	ec eb       	ldi	r30, 0xBC	; 188
 70c:	f0 e0       	ldi	r31, 0x00	; 0
 70e:	80 81       	ld	r24, Z
 710:	84 68       	ori	r24, 0x84	; 132
 712:	80 83       	st	Z, r24
	while(!(TWCR & (1<<TWINT)));
 714:	80 81       	ld	r24, Z
 716:	88 23       	and	r24, r24
 718:	ec f7       	brge	.-6      	; 0x714 <i2c_recive+0x58>
	}*/
	/*if(counter == 0){
		data = data[(TWDR>>4) & 0x0f];
		size= (TWDR>>4) & 0x0f;
	}*/
	data=TWDR;
 71a:	80 91 bb 00 	lds	r24, 0x00BB
	counter++;	
	start=TW_REP_START;
	//TWCR = (1<<TWINT);
	//while(!(TWCR & (1<<TWINT)));
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);	// Transmition STOP
 71e:	94 e9       	ldi	r25, 0x94	; 148
 720:	90 93 bc 00 	sts	0x00BC, r25
	return data;
}
 724:	08 95       	ret

00000726 <i2c_store_data>:

void i2c_store_data(byte data)
{
	static int counter;
	static int size;
	if(counter == 0){
 726:	20 91 46 01 	lds	r18, 0x0146
 72a:	30 91 47 01 	lds	r19, 0x0147
 72e:	21 15       	cp	r18, r1
 730:	31 05       	cpc	r19, r1
 732:	89 f4       	brne	.+34     	; 0x756 <i2c_store_data+0x30>
		size = (data>>4) & 0x0f;
 734:	28 2f       	mov	r18, r24
 736:	22 95       	swap	r18
 738:	2f 70       	andi	r18, 0x0F	; 15
 73a:	30 e0       	ldi	r19, 0x00	; 0
 73c:	30 93 45 01 	sts	0x0145, r19
 740:	20 93 44 01 	sts	0x0144, r18
		i2c_data[counter] = data;
 744:	80 93 6c 01 	sts	0x016C, r24
		counter++;
 748:	81 e0       	ldi	r24, 0x01	; 1
 74a:	90 e0       	ldi	r25, 0x00	; 0
 74c:	90 93 47 01 	sts	0x0147, r25
 750:	80 93 46 01 	sts	0x0146, r24
 754:	18 c0       	rjmp	.+48     	; 0x786 <i2c_store_data+0x60>
	}
	else if(counter < size+1){
 756:	40 91 44 01 	lds	r20, 0x0144
 75a:	50 91 45 01 	lds	r21, 0x0145
 75e:	4f 5f       	subi	r20, 0xFF	; 255
 760:	5f 4f       	sbci	r21, 0xFF	; 255
 762:	24 17       	cp	r18, r20
 764:	35 07       	cpc	r19, r21
 766:	5c f4       	brge	.+22     	; 0x77e <i2c_store_data+0x58>
		i2c_data[counter] = data;
 768:	f9 01       	movw	r30, r18
 76a:	e4 59       	subi	r30, 0x94	; 148
 76c:	fe 4f       	sbci	r31, 0xFE	; 254
 76e:	80 83       	st	Z, r24
		counter++;
 770:	2f 5f       	subi	r18, 0xFF	; 255
 772:	3f 4f       	sbci	r19, 0xFF	; 255
 774:	30 93 47 01 	sts	0x0147, r19
 778:	20 93 46 01 	sts	0x0146, r18
 77c:	04 c0       	rjmp	.+8      	; 0x786 <i2c_store_data+0x60>
	}
	else{
		i2c_data[counter] = data;
 77e:	f9 01       	movw	r30, r18
 780:	e4 59       	subi	r30, 0x94	; 148
 782:	fe 4f       	sbci	r31, 0xFE	; 254
 784:	80 83       	st	Z, r24
	}
	if(counter>=size+1){
 786:	80 91 44 01 	lds	r24, 0x0144
 78a:	90 91 45 01 	lds	r25, 0x0145
 78e:	01 96       	adiw	r24, 0x01	; 1
 790:	20 91 46 01 	lds	r18, 0x0146
 794:	30 91 47 01 	lds	r19, 0x0147
 798:	28 17       	cp	r18, r24
 79a:	39 07       	cpc	r19, r25
 79c:	44 f0       	brlt	.+16     	; 0x7ae <i2c_store_data+0x88>
		i2c_newdata = true;
 79e:	81 e0       	ldi	r24, 0x01	; 1
 7a0:	80 93 4a 01 	sts	0x014A, r24
		counter = 0;
 7a4:	10 92 47 01 	sts	0x0147, r1
 7a8:	10 92 46 01 	sts	0x0146, r1
		EIMSK &= ~(1<<INT0);
 7ac:	e8 98       	cbi	0x1d, 0	; 29
 7ae:	08 95       	ret

000007b0 <__vector_1>:
byte i2c_data[15];
bool i2c_newdata=false;
int Reflex_data;
//aidshub was here
ISR(INT0_vect)
{	
 7b0:	1f 92       	push	r1
 7b2:	0f 92       	push	r0
 7b4:	0f b6       	in	r0, 0x3f	; 63
 7b6:	0f 92       	push	r0
 7b8:	11 24       	eor	r1, r1
 7ba:	0b b6       	in	r0, 0x3b	; 59
 7bc:	0f 92       	push	r0
 7be:	2f 93       	push	r18
 7c0:	3f 93       	push	r19
 7c2:	4f 93       	push	r20
 7c4:	5f 93       	push	r21
 7c6:	6f 93       	push	r22
 7c8:	7f 93       	push	r23
 7ca:	8f 93       	push	r24
 7cc:	9f 93       	push	r25
 7ce:	af 93       	push	r26
 7d0:	bf 93       	push	r27
 7d2:	ef 93       	push	r30
 7d4:	ff 93       	push	r31
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 7d6:	00 00       	nop
	_delay_us(1);
	if (PINC&(1<< PC6)){	//komunikation vill skicka
 7d8:	36 9b       	sbis	0x06, 6	; 6
 7da:	04 c0       	rjmp	.+8      	; 0x7e4 <__vector_1+0x34>
		i2c_store_data(i2c_recive(0x02)); // processor 1
 7dc:	82 e0       	ldi	r24, 0x02	; 2
 7de:	6e df       	rcall	.-292    	; 0x6bc <i2c_recive>
 7e0:	a2 df       	rcall	.-188    	; 0x726 <i2c_store_data>
 7e2:	05 c0       	rjmp	.+10     	; 0x7ee <__vector_1+0x3e>
		//PORTD ^=(1 << PD0);
	}
	else if(PINC&(1<< PC7)){ //sensor vill skicka  PINC&(1<< PC7)>0
 7e4:	37 9b       	sbis	0x06, 7	; 6
 7e6:	03 c0       	rjmp	.+6      	; 0x7ee <__vector_1+0x3e>
		i2c_store_data(i2c_recive(0x06)); // processor 3
 7e8:	86 e0       	ldi	r24, 0x06	; 6
 7ea:	68 df       	rcall	.-304    	; 0x6bc <i2c_recive>
 7ec:	9c df       	rcall	.-200    	; 0x726 <i2c_store_data>
	}
}
 7ee:	ff 91       	pop	r31
 7f0:	ef 91       	pop	r30
 7f2:	bf 91       	pop	r27
 7f4:	af 91       	pop	r26
 7f6:	9f 91       	pop	r25
 7f8:	8f 91       	pop	r24
 7fa:	7f 91       	pop	r23
 7fc:	6f 91       	pop	r22
 7fe:	5f 91       	pop	r21
 800:	4f 91       	pop	r20
 802:	3f 91       	pop	r19
 804:	2f 91       	pop	r18
 806:	0f 90       	pop	r0
 808:	0b be       	out	0x3b, r0	; 59
 80a:	0f 90       	pop	r0
 80c:	0f be       	out	0x3f, r0	; 63
 80e:	0f 90       	pop	r0
 810:	1f 90       	pop	r1
 812:	18 95       	reti

00000814 <i2c_handel_data>:
	}

}

void i2c_handel_data(void){
	if(i2c_newdata==true)
 814:	80 91 4a 01 	lds	r24, 0x014A
 818:	88 23       	and	r24, r24
 81a:	09 f4       	brne	.+2      	; 0x81e <i2c_handel_data+0xa>
 81c:	8d c0       	rjmp	.+282    	; 0x938 <i2c_handel_data+0x124>
	{
		i2c_newdata=false;
 81e:	10 92 4a 01 	sts	0x014A, r1
		if(!((i2c_data[0]>>3)&0x01)){
 822:	80 91 6c 01 	lds	r24, 0x016C
 826:	83 fd       	sbrc	r24, 3
 828:	07 c0       	rjmp	.+14     	; 0x838 <i2c_handel_data+0x24>
 82a:	84 e6       	ldi	r24, 0x64	; 100
 82c:	8a 95       	dec	r24
 82e:	f1 f7       	brne	.-4      	; 0x82c <i2c_handel_data+0x18>
			_delay_us(300);
			i2c_send(0x02,i2c_data);// send to komunikation
 830:	6c e6       	ldi	r22, 0x6C	; 108
 832:	71 e0       	ldi	r23, 0x01	; 1
 834:	82 e0       	ldi	r24, 0x02	; 2
 836:	d4 de       	rcall	.-600    	; 0x5e0 <i2c_send>
		}
		switch (i2c_data[0] & 0x0f){
 838:	20 91 6c 01 	lds	r18, 0x016C
 83c:	e2 2f       	mov	r30, r18
 83e:	ef 70       	andi	r30, 0x0F	; 15
 840:	8e 2f       	mov	r24, r30
 842:	90 e0       	ldi	r25, 0x00	; 0
 844:	8f 30       	cpi	r24, 0x0F	; 15
 846:	91 05       	cpc	r25, r1
 848:	08 f0       	brcs	.+2      	; 0x84c <i2c_handel_data+0x38>
 84a:	75 c0       	rjmp	.+234    	; 0x936 <i2c_handel_data+0x122>
 84c:	fc 01       	movw	r30, r24
 84e:	ea 5b       	subi	r30, 0xBA	; 186
 850:	ff 4f       	sbci	r31, 0xFF	; 255
 852:	d5 c0       	rjmp	.+426    	; 0x9fe <__tablejump2__>
			case 0x00 :
				batteri=i2c_data[1],i2c_data[2];
 854:	80 91 6d 01 	lds	r24, 0x016D
 858:	80 93 85 01 	sts	0x0185, r24
				break;
 85c:	6c c0       	rjmp	.+216    	; 0x936 <i2c_handel_data+0x122>
			case 0x01 :
				//PORTD ^= (1 << PD0);
				sensor_right = i2c_data[3];
 85e:	ec e6       	ldi	r30, 0x6C	; 108
 860:	f1 e0       	ldi	r31, 0x01	; 1
 862:	83 81       	ldd	r24, Z+3	; 0x03
 864:	90 e0       	ldi	r25, 0x00	; 0
 866:	90 93 7e 01 	sts	0x017E, r25
 86a:	80 93 7d 01 	sts	0x017D, r24
				//distans_right=i2c_data[3];
				distans_fram = i2c_data[2];
 86e:	22 81       	ldd	r18, Z+2	; 0x02
 870:	20 93 7f 01 	sts	0x017F, r18
				sensor_left = i2c_data[1];
 874:	21 81       	ldd	r18, Z+1	; 0x01
 876:	30 e0       	ldi	r19, 0x00	; 0
 878:	30 93 6a 01 	sts	0x016A, r19
 87c:	20 93 69 01 	sts	0x0169, r18
				if(sensor_right > 20)
 880:	85 31       	cpi	r24, 0x15	; 21
 882:	91 05       	cpc	r25, r1
 884:	14 f0       	brlt	.+4      	; 0x88a <i2c_handel_data+0x76>
					PORTD |= (1 << PD0);
 886:	58 9a       	sbi	0x0b, 0	; 11
 888:	56 c0       	rjmp	.+172    	; 0x936 <i2c_handel_data+0x122>
				else if(sensor_right > 30)
 88a:	4f 97       	sbiw	r24, 0x1f	; 31
 88c:	14 f0       	brlt	.+4      	; 0x892 <i2c_handel_data+0x7e>
					PORTD &= ~(1 << PD0);
 88e:	58 98       	cbi	0x0b, 0	; 11
 890:	52 c0       	rjmp	.+164    	; 0x936 <i2c_handel_data+0x122>
				else
				PORTD &= ~(1 << PD0);
 892:	58 98       	cbi	0x0b, 0	; 11
 894:	50 c0       	rjmp	.+160    	; 0x936 <i2c_handel_data+0x122>
				//distans_left=i2c_data[1];
				break;
			case 0x02 :
				Reflex_data=i2c_data[2]*0x10000+i2c_data[1]*0x100+i2c_data[0];
 896:	80 91 6d 01 	lds	r24, 0x016D
 89a:	90 e0       	ldi	r25, 0x00	; 0
 89c:	98 2f       	mov	r25, r24
 89e:	88 27       	eor	r24, r24
 8a0:	82 0f       	add	r24, r18
 8a2:	91 1d       	adc	r25, r1
 8a4:	90 93 7c 01 	sts	0x017C, r25
 8a8:	80 93 7b 01 	sts	0x017B, r24
				break;
 8ac:	44 c0       	rjmp	.+136    	; 0x936 <i2c_handel_data+0x122>
			case 0x03 :
				RGB_data=1;//"röd";"
 8ae:	81 e0       	ldi	r24, 0x01	; 1
 8b0:	80 93 88 01 	sts	0x0188, r24
				break;
 8b4:	40 c0       	rjmp	.+128    	; 0x936 <i2c_handel_data+0x122>
			case 0x04 :
				RGB_data=2;//"grön";
 8b6:	82 e0       	ldi	r24, 0x02	; 2
 8b8:	80 93 88 01 	sts	0x0188, r24
				break;		
 8bc:	3c c0       	rjmp	.+120    	; 0x936 <i2c_handel_data+0x122>
			case 0x05 :
				RGB_data=3;//"blå";
 8be:	83 e0       	ldi	r24, 0x03	; 3
 8c0:	80 93 88 01 	sts	0x0188, r24
				break;
 8c4:	38 c0       	rjmp	.+112    	; 0x936 <i2c_handel_data+0x122>
			case 0x06 :
			
				break;
			case 0x07 :
				gyro_90=true;
 8c6:	81 e0       	ldi	r24, 0x01	; 1
 8c8:	80 93 6b 01 	sts	0x016B, r24
				break;
 8cc:	34 c0       	rjmp	.+104    	; 0x936 <i2c_handel_data+0x122>
			case 0x08 :
				manual_function=0;
 8ce:	10 92 5a 01 	sts	0x015A, r1
 8d2:	10 92 59 01 	sts	0x0159, r1
				break;
 8d6:	2f c0       	rjmp	.+94     	; 0x936 <i2c_handel_data+0x122>
			case 0x09 :
				manual_function=1;
 8d8:	81 e0       	ldi	r24, 0x01	; 1
 8da:	90 e0       	ldi	r25, 0x00	; 0
 8dc:	90 93 5a 01 	sts	0x015A, r25
 8e0:	80 93 59 01 	sts	0x0159, r24
				
				PORTD |= (1 << PD0); // heej
 8e4:	58 9a       	sbi	0x0b, 0	; 11
				break;
 8e6:	27 c0       	rjmp	.+78     	; 0x936 <i2c_handel_data+0x122>
			case 0x0a :
			PORTD |= (1 << PD0); // heej
 8e8:	58 9a       	sbi	0x0b, 0	; 11
				manual_function=2;
 8ea:	82 e0       	ldi	r24, 0x02	; 2
 8ec:	90 e0       	ldi	r25, 0x00	; 0
 8ee:	90 93 5a 01 	sts	0x015A, r25
 8f2:	80 93 59 01 	sts	0x0159, r24
				
				break;
 8f6:	1f c0       	rjmp	.+62     	; 0x936 <i2c_handel_data+0x122>
			case 0x0b :
			PORTD |= (1 << PD0); // heej
 8f8:	58 9a       	sbi	0x0b, 0	; 11
				manual_function=4;
 8fa:	84 e0       	ldi	r24, 0x04	; 4
 8fc:	90 e0       	ldi	r25, 0x00	; 0
 8fe:	90 93 5a 01 	sts	0x015A, r25
 902:	80 93 59 01 	sts	0x0159, r24
				
				break;
 906:	17 c0       	rjmp	.+46     	; 0x936 <i2c_handel_data+0x122>
			case 0x0c :
			PORTD |= (1 << PD0); // heej
 908:	58 9a       	sbi	0x0b, 0	; 11
				manual_function=3;
 90a:	83 e0       	ldi	r24, 0x03	; 3
 90c:	90 e0       	ldi	r25, 0x00	; 0
 90e:	90 93 5a 01 	sts	0x015A, r25
 912:	80 93 59 01 	sts	0x0159, r24
				
				break;
 916:	0f c0       	rjmp	.+30     	; 0x936 <i2c_handel_data+0x122>
			case 0x0d :
			PORTD |= (1 << PD0); // heej
 918:	58 9a       	sbi	0x0b, 0	; 11
				manual_function=6;
 91a:	86 e0       	ldi	r24, 0x06	; 6
 91c:	90 e0       	ldi	r25, 0x00	; 0
 91e:	90 93 5a 01 	sts	0x015A, r25
 922:	80 93 59 01 	sts	0x0159, r24
				
				break;
 926:	07 c0       	rjmp	.+14     	; 0x936 <i2c_handel_data+0x122>
			case 0x0e :
			PORTD |= (1 << PD0); // heej
 928:	58 9a       	sbi	0x0b, 0	; 11
				manual_function=5;
 92a:	85 e0       	ldi	r24, 0x05	; 5
 92c:	90 e0       	ldi	r25, 0x00	; 0
 92e:	90 93 5a 01 	sts	0x015A, r25
 932:	80 93 59 01 	sts	0x0159, r24
						
				break;		
			default :
				break;
		}
		EIMSK |= (1<<INT0);
 936:	e8 9a       	sbi	0x1d, 0	; 29
 938:	08 95       	ret

0000093a <main>:
				5,  4,  3,  2, 0 };
//*********************************for test only

int main(void)
{
	interrupt_init();
 93a:	f1 dd       	rcall	.-1054   	; 0x51e <interrupt_init>
	board_init();
 93c:	d4 db       	rcall	.-2136   	; 0xe6 <board_init>
	initengine();
 93e:	9d dd       	rcall	.-1222   	; 0x47a <initengine>
	timerinit();
 940:	a9 dd       	rcall	.-1198   	; 0x494 <timerinit>
	i2c_setup(1);
 942:	81 e0       	ldi	r24, 0x01	; 1
 944:	3d de       	rcall	.-902    	; 0x5c0 <i2c_setup>
	sei();
 946:	78 94       	sei
	//***********Set motors speed value here *****************
	left=50;//100;				// kanske räcker med en variable för båda om båda kör exakt lika fort
 948:	82 e3       	ldi	r24, 0x32	; 50
 94a:	90 e0       	ldi	r25, 0x00	; 0
 94c:	90 93 64 01 	sts	0x0164, r25
 950:	80 93 63 01 	sts	0x0163, r24
	right=45;//93;
 954:	8d e2       	ldi	r24, 0x2D	; 45
 956:	90 e0       	ldi	r25, 0x00	; 0
 958:	90 93 62 01 	sts	0x0162, r25
 95c:	80 93 61 01 	sts	0x0161, r24
	//********************************************************
	motor_left=left;      
 960:	82 e3       	ldi	r24, 0x32	; 50
 962:	87 bd       	out	0x27, r24	; 39
	motor_right=right;
 964:	80 91 61 01 	lds	r24, 0x0161
 968:	88 bd       	out	0x28, r24	; 40
	while(1){
		i2c_handel_data();  //test av fregulito	
 96a:	54 df       	rcall	.-344    	; 0x814 <i2c_handel_data>
			if(drive_mode == 1){						// Drivemode is auto    // (drive_mode == 1 && start == 1)
 96c:	80 91 67 01 	lds	r24, 0x0167
 970:	90 91 68 01 	lds	r25, 0x0168
 974:	81 30       	cpi	r24, 0x01	; 1
 976:	91 05       	cpc	r25, r1
 978:	59 f5       	brne	.+86     	; 0x9d0 <main+0x96>
				PORTB &= ~(1 << motor_dir_left);		// Set motor direction to forward
 97a:	2d 98       	cbi	0x05, 5	; 5
				PORTB &= ~(1 << motor_dir_right);		// Set motor direction to forward
 97c:	2e 98       	cbi	0x05, 6	; 5
				current_position = arre[count_arre];	// används för att simulera linjeföljning, arrayen ändras i globala
 97e:	e0 91 48 01 	lds	r30, 0x0148
 982:	f0 91 49 01 	lds	r31, 0x0149
 986:	ee 0f       	add	r30, r30
 988:	ff 1f       	adc	r31, r31
 98a:	e0 50       	subi	r30, 0x00	; 0
 98c:	ff 4f       	sbci	r31, 0xFF	; 255
 98e:	80 81       	ld	r24, Z
 990:	91 81       	ldd	r25, Z+1	; 0x01
 992:	90 93 4c 01 	sts	0x014C, r25
 996:	80 93 4b 01 	sts	0x014B, r24
				if(regler_ready==1 && start == 1){
 99a:	80 91 5f 01 	lds	r24, 0x015F
 99e:	90 91 60 01 	lds	r25, 0x0160
 9a2:	01 97       	sbiw	r24, 0x01	; 1
 9a4:	61 f4       	brne	.+24     	; 0x9be <main+0x84>
 9a6:	80 91 65 01 	lds	r24, 0x0165
 9aa:	90 91 66 01 	lds	r25, 0x0166
 9ae:	01 97       	sbiw	r24, 0x01	; 1
 9b0:	31 f4       	brne	.+12     	; 0x9be <main+0x84>
					regulator();
 9b2:	59 dd       	rcall	.-1358   	; 0x466 <regulator>
					regler_ready=0;	
 9b4:	10 92 60 01 	sts	0x0160, r1
 9b8:	10 92 5f 01 	sts	0x015F, r1
 9bc:	d6 cf       	rjmp	.-84     	; 0x96a <main+0x30>
				}
				else if(start == 0){					// if start is zero then turn off the auto, stops motors
 9be:	80 91 65 01 	lds	r24, 0x0165
 9c2:	90 91 66 01 	lds	r25, 0x0166
 9c6:	89 2b       	or	r24, r25
 9c8:	81 f6       	brne	.-96     	; 0x96a <main+0x30>
					motor_left=0;
 9ca:	17 bc       	out	0x27, r1	; 39
					motor_right=0;
 9cc:	18 bc       	out	0x28, r1	; 40
 9ce:	cd cf       	rjmp	.-102    	; 0x96a <main+0x30>
				}
			}
			else if(drive_mode==0){										// Drivemode is manual
 9d0:	89 2b       	or	r24, r25
 9d2:	59 f6       	brne	.-106    	; 0x96a <main+0x30>
				manual_drive();
 9d4:	af db       	rcall	.-2210   	; 0x134 <manual_drive>
 9d6:	c9 cf       	rjmp	.-110    	; 0x96a <main+0x30>

000009d8 <__divmodhi4>:
 9d8:	97 fb       	bst	r25, 7
 9da:	07 2e       	mov	r0, r23
 9dc:	16 f4       	brtc	.+4      	; 0x9e2 <__divmodhi4+0xa>
 9de:	00 94       	com	r0
 9e0:	06 d0       	rcall	.+12     	; 0x9ee <__divmodhi4_neg1>
 9e2:	77 fd       	sbrc	r23, 7
 9e4:	08 d0       	rcall	.+16     	; 0x9f6 <__divmodhi4_neg2>
 9e6:	14 d0       	rcall	.+40     	; 0xa10 <__udivmodhi4>
 9e8:	07 fc       	sbrc	r0, 7
 9ea:	05 d0       	rcall	.+10     	; 0x9f6 <__divmodhi4_neg2>
 9ec:	3e f4       	brtc	.+14     	; 0x9fc <__divmodhi4_exit>

000009ee <__divmodhi4_neg1>:
 9ee:	90 95       	com	r25
 9f0:	81 95       	neg	r24
 9f2:	9f 4f       	sbci	r25, 0xFF	; 255
 9f4:	08 95       	ret

000009f6 <__divmodhi4_neg2>:
 9f6:	70 95       	com	r23
 9f8:	61 95       	neg	r22
 9fa:	7f 4f       	sbci	r23, 0xFF	; 255

000009fc <__divmodhi4_exit>:
 9fc:	08 95       	ret

000009fe <__tablejump2__>:
 9fe:	ee 0f       	add	r30, r30
 a00:	ff 1f       	adc	r31, r31
 a02:	00 24       	eor	r0, r0
 a04:	00 1c       	adc	r0, r0
 a06:	0b be       	out	0x3b, r0	; 59
 a08:	07 90       	elpm	r0, Z+
 a0a:	f6 91       	elpm	r31, Z
 a0c:	e0 2d       	mov	r30, r0
 a0e:	09 94       	ijmp

00000a10 <__udivmodhi4>:
 a10:	aa 1b       	sub	r26, r26
 a12:	bb 1b       	sub	r27, r27
 a14:	51 e1       	ldi	r21, 0x11	; 17
 a16:	07 c0       	rjmp	.+14     	; 0xa26 <__udivmodhi4_ep>

00000a18 <__udivmodhi4_loop>:
 a18:	aa 1f       	adc	r26, r26
 a1a:	bb 1f       	adc	r27, r27
 a1c:	a6 17       	cp	r26, r22
 a1e:	b7 07       	cpc	r27, r23
 a20:	10 f0       	brcs	.+4      	; 0xa26 <__udivmodhi4_ep>
 a22:	a6 1b       	sub	r26, r22
 a24:	b7 0b       	sbc	r27, r23

00000a26 <__udivmodhi4_ep>:
 a26:	88 1f       	adc	r24, r24
 a28:	99 1f       	adc	r25, r25
 a2a:	5a 95       	dec	r21
 a2c:	a9 f7       	brne	.-22     	; 0xa18 <__udivmodhi4_loop>
 a2e:	80 95       	com	r24
 a30:	90 95       	com	r25
 a32:	bc 01       	movw	r22, r24
 a34:	cd 01       	movw	r24, r26
 a36:	08 95       	ret

00000a38 <_exit>:
 a38:	f8 94       	cli

00000a3a <__stop_program>:
 a3a:	ff cf       	rjmp	.-2      	; 0xa3a <__stop_program>
