Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Dec 10 18:00:36 2022
| Host         : DESKTOP-IR34L4A running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file macchina_control_sets_placed.rpt
| Design       : macchina
| Device       : xc7a50ti
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    35 |
|    Minimum number of control sets                        |    35 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    69 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    35 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    22 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |            5 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |              44 |           13 |
| Yes          | No                    | No                     |              44 |           15 |
| Yes          | No                    | Yes                    |               3 |            1 |
| Yes          | Yes                   | No                     |             180 |           37 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------+----------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|                        Clock Signal                       |                    Enable Signal                   |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------+----------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  trasm/controllo/FSM_sequential_next_state_reg[1]_i_2_n_0 |                                                    |                                       |                1 |              2 |         2.00 |
|  CLK_IBUF_BUFG                                            | ricev/UART_R/CE                                    | ricev/cu/uart_reset                   |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG                                            | ricev/cu/Q[1]                                      | RST_IBUF                              |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG                                            | ricev/UART_R/dataIncr                              | ricev/UART_R/dataRST                  |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG                                            | ricev/UART_R/eqOp0_in                              | ricev/UART_R/ctRst                    |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG                                            | trasm/controllo/E[0]                               | RST_IBUF                              |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG                                            | trasm/UART/tfIncr                                  | trasm/UART/Q[1]                       |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG                                            |                                                    | ricev/cu/uart_reset                   |                3 |              7 |         2.33 |
|  ricev/cu/data_temp__0                                    |                                                    |                                       |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG                                            | ricev/contatore/FSM_onehot_curr_state_reg[3]_13[0] | RST_IBUF                              |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG                                            | ricev/cu/E[0]                                      |                                       |                8 |              8 |         1.00 |
|  CLK_IBUF_BUFG                                            | ricev/UART_R/rdReg0                                |                                       |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG                                            | ricev/contatore/FSM_onehot_curr_state_reg[3][0]    | RST_IBUF                              |                3 |              8 |         2.67 |
|  CLK_IBUF_BUFG                                            | ricev/contatore/FSM_onehot_curr_state_reg[3]_11[0] | RST_IBUF                              |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG                                            | ricev/contatore/FSM_onehot_curr_state_reg[3]_3[0]  | RST_IBUF                              |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG                                            | ricev/contatore/FSM_onehot_curr_state_reg[3]_6[0]  | RST_IBUF                              |                3 |              8 |         2.67 |
|  CLK_IBUF_BUFG                                            | ricev/contatore/FSM_onehot_curr_state_reg[3]_7[0]  | RST_IBUF                              |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG                                            | ricev/contatore/FSM_onehot_curr_state_reg[3]_1[0]  | RST_IBUF                              |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG                                            | ricev/contatore/FSM_onehot_curr_state_reg[3]_9[0]  | RST_IBUF                              |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG                                            | ricev/contatore/FSM_onehot_curr_state_reg[3]_0[0]  | RST_IBUF                              |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG                                            | ricev/contatore/FSM_onehot_curr_state_reg[3]_10[0] | RST_IBUF                              |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG                                            | ricev/contatore/E[0]                               | RST_IBUF                              |                3 |              8 |         2.67 |
|  CLK_IBUF_BUFG                                            | ricev/contatore/FSM_onehot_curr_state_reg[3]_2[0]  | RST_IBUF                              |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG                                            | ricev/contatore/FSM_onehot_curr_state_reg[3]_4[0]  | RST_IBUF                              |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG                                            | ricev/contatore/FSM_onehot_curr_state_reg[3]_12[0] | RST_IBUF                              |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG                                            | ricev/contatore/FSM_onehot_curr_state_reg[3]_5[0]  | RST_IBUF                              |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG                                            | ricev/contatore/FSM_onehot_curr_state_reg[3]_8[0]  | RST_IBUF                              |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG                                            |                                                    |                                       |                2 |              9 |         4.50 |
|  CLK_IBUF_BUFG                                            | ricev/cu/p_0_in                                    |                                       |                2 |              9 |         4.50 |
|  CLK_IBUF_BUFG                                            | trasm/UART/tfSReg[9]_i_1_n_0                       |                                       |                2 |              9 |         4.50 |
|  CLK_IBUF_BUFG                                            |                                                    | ricev/UART_R/clkDiv0                  |                2 |             10 |         5.00 |
|  CLK_IBUF_BUFG                                            | ricev/UART_R/dataIncr                              |                                       |                2 |             10 |         5.00 |
|  CLK_IBUF_BUFG                                            |                                                    | trasm/UART/tDelayCtr0                 |                4 |             13 |         3.25 |
|  CLK_IBUF_BUFG                                            |                                                    | RST_IBUF                              |                5 |             15 |         3.00 |
|  CLK_IBUF_BUFG                                            | wr_clearer/debouncer.cont[31]_i_2_n_0              | wr_clearer/debouncer.cont[31]_i_1_n_0 |                6 |             32 |         5.33 |
+-----------------------------------------------------------+----------------------------------------------------+---------------------------------------+------------------+----------------+--------------+


