["```\ninput inData;        // declare your inputs and outputs\ninput clock;\nreg   bitOfStorage;  // declare the storage bit as a reg\ntype\n\nalways @(posedge clock) begin\n  bitOfStorage <= inData;\nend\n\n```", "```\ninput  a;\ninput  b;\ninput  select;\noutput out;\nreg    c;\nalways @(a or b or select) begin\n  if( select == 1â€™b1 ) begin\n    c <= a;\n  end else begin\n    c <= b;\n  end \nend\nassign out = c;  // assign statements can contain logic\n                 // functions as well\n\n```"]