//! CUDA page recorder — buffers `record_*` calls until `submit_page`.
//!
//! All `record_*` methods route through the per-kernel
//! `launch_<name>_async` helpers in `lib_kernels::*`, which queue the
//! kernel onto the context's default stream **without** synchronising or
//! downloading.  `submit_page` records a `CudaEvent`; `wait_page` blocks
//! the host on it.  Callers therefore stall once per page rather than
//! once per kernel.
//!
//! ## Concurrency note
//!
//! All buffer references in `params::*Params` are `&CudaSlice<u8>`
//! (immutable), even for read-modify-write operands like the
//! composite destination.  At the cudarc layer the kernel receives a
//! raw `CUdeviceptr`, so the &-vs-&mut distinction has no effect on
//! the launch.  In-place writes are race-free because the CUDA
//! backend serialises every launch on a single shared stream — by the
//! time the next launch starts, the previous one has finished writing.

#![expect(
    clippy::needless_pass_by_value,
    reason = "record_* methods take params by value to mirror the GpuBackend trait shape; the trait could take &Params, but every backend would still want to destructure, so the by-value form is canonical"
)]

use std::sync::Arc;

use cudarc::driver::{CudaEvent, CudaSlice, DevicePtr};

use super::be;
use crate::GpuCtx;
use crate::backend::{BackendError, Result, params};
#[cfg(feature = "cache")]
use crate::blit::BlitBbox;

pub(super) struct PageRecorder {
    pub(super) ctx: Arc<GpuCtx>,
}

/// A synchronisation token returned by [`PageRecorder::submit_page`].
///
/// Wraps a [`CudaEvent`] recorded on the backend's stream.  `wait_page`
/// calls `event.synchronize()`, which blocks the host until every prior
/// kernel queued on that stream has completed.
///
/// `Arc<CudaEvent>` so the trait's `PageFence: Clone` bound holds —
/// the cache stashes one clone per cached entry to gate
/// `free_device`, while the renderer holds another to wait on the
/// per-page submission.  CUDA events are pure synchronisation
/// primitives (no payload, just the recorded stream-position),
/// safe to share across threads.
#[derive(Debug, Clone)]
pub struct PageFence(Arc<CudaEvent>);

impl PageFence {
    /// Block the calling thread until the wrapped `CudaEvent` signals.
    ///
    /// Exposed for backend-internal helpers that need to drive an
    /// event-bound completion outside the `wait_page` / `wait_transfer`
    /// trait paths — notably `transfer::CudaDownloadInner::finish`,
    /// which must satisfy the `DownloadInner` trait without holding a
    /// `&PageRecorder` of its own.
    ///
    /// # Errors
    /// Returns `BackendError` if the underlying `cuEventSynchronize`
    /// call fails (driver error or device fault).
    pub(super) fn synchronize(&self) -> Result<()> {
        self.0.synchronize().map_err(be)
    }
}

impl PageRecorder {
    pub(super) const fn new(ctx: Arc<GpuCtx>) -> Self {
        Self { ctx }
    }

    /// Begin a new page.
    ///
    /// The CUDA backend has nothing to do here today — there's a single
    /// shared stream and recording just means queuing into it.  The
    /// method exists to mirror the `GpuBackend` trait shape so the
    /// Vulkan backend (which **does** allocate a per-page command
    /// buffer) and the CUDA backend share the same call site in
    /// callers.
    #[expect(
        clippy::unused_self,
        clippy::unnecessary_wraps,
        clippy::missing_const_for_fn,
        reason = "shape-only impl; the Vulkan equivalent will allocate a command buffer here"
    )]
    pub(super) fn begin_page(&self) -> Result<()> {
        Ok(())
    }

    /// Record a stream event for the current page's queued work.
    ///
    /// All prior `record_*` launches on this stream are ordered before
    /// the event.  The host can then block on the event with
    /// `wait_page` instead of synchronising the whole stream.
    pub(super) fn submit_page(&self) -> Result<PageFence> {
        Self::record_fence(&self.ctx)
    }

    /// Record a fresh fence on the backend's stream without going
    /// through the per-page state machine.  Used by
    /// `CudaBackend::submit_transfer` since the CUDA path has no
    /// distinct transfer queue — both transfer and compute ride the
    /// same stream, and a stream-recorded event is the universal
    /// "wait until everything before this signals" primitive.
    pub(super) fn record_fence(ctx: &Arc<GpuCtx>) -> Result<PageFence> {
        let event = ctx.stream().record_event(None).map_err(be)?;
        Ok(PageFence(Arc::new(event)))
    }

    /// Block until the work covered by `fence` has completed.
    #[expect(
        clippy::unused_self,
        reason = "self-arg kept for symmetry with the trait method and forward-compat with future per-recorder fence pools"
    )]
    pub(super) fn wait_page(&self, fence: PageFence) -> Result<()> {
        fence.0.synchronize().map_err(be)
    }

    /// Callers run `params.validate(&backend)` before this in the
    /// `CudaBackend::record_blit_image` wrapper.
    pub(super) fn record_blit_image(
        &self,
        p: params::BlitParams<'_, super::CudaBackend>,
    ) -> Result<()> {
        Self::record_blit_image_inner(&self.ctx, p)
    }

    #[cfg(feature = "cache")]
    fn record_blit_image_inner(
        ctx: &Arc<GpuCtx>,
        p: params::BlitParams<'_, super::CudaBackend>,
    ) -> Result<()> {
        let bbox = BlitBbox {
            x0: p.bbox[0],
            y0: p.bbox[1],
            x1: p.bbox[2],
            y1: p.bbox[3],
        };
        // Trait passes layout as u32; kernel takes i32. validate() has
        // already constrained the value to {0, 1}, so the cast is exact.
        // Keeping the explicit cast (rather than `as i32`) so a future
        // widening of valid layouts surfaces at this exact line.
        let layout_code =
            i32::try_from(p.src_layout).expect("validate() proved src_layout is 0 or 1, fits i32");

        ctx.launch_blit_image_async(
            p.src,
            (p.src_w, p.src_h),
            layout_code,
            p.dst,
            (p.dst_w, p.dst_h),
            bbox,
            p.cols,
            p.rows,
        )
        .map_err(be)
    }

    #[cfg(not(feature = "cache"))]
    fn record_blit_image_inner(
        _ctx: &Arc<GpuCtx>,
        _p: params::BlitParams<'_, super::CudaBackend>,
    ) -> Result<()> {
        Err(BackendError::msg(
            "blit_image requires the gpu crate's `cache` feature",
        ))
    }

    pub(super) fn record_aa_fill(
        &self,
        p: params::AaFillParams<'_, super::CudaBackend>,
    ) -> Result<()> {
        let eo = p.fill_rule != 0;
        // The trait API uses tile-local coordinates: callers compute
        // `x_min` / `y_min` into the segs they upload, so the kernel
        // origin is always (0, 0).  This matches `tile_fill` and
        // simplifies the trait surface; if a future renderer integration
        // needs a non-zero device-pixel offset, AaFillParams should grow
        // an explicit `origin` field rather than re-introducing implicit
        // x_min/y_min on this code path.
        let x_min = 0.0_f32;
        let y_min = 0.0_f32;
        self.ctx
            .launch_aa_fill_async(
                p.segs, p.n_segs, x_min, y_min, p.width, p.height, eo, p.coverage,
            )
            .map_err(be)
    }

    pub(super) fn record_icc_clut(
        &self,
        p: params::IccClutParams<'_, super::CudaBackend>,
    ) -> Result<()> {
        let clut_bytes = p.clut.len();
        let grid_n = params::grid_n_from_clut_len(clut_bytes).ok_or_else(|| {
            BackendError::msg(format!(
                "ICC CLUT length {clut_bytes} is not a valid grid_n^4 * 3"
            ))
        })?;
        self.ctx
            .launch_icc_clut_async(p.cmyk, p.rgb, p.clut, grid_n, p.n_pixels)
            .map_err(be)
    }

    pub(super) fn record_tile_fill(
        &self,
        p: params::TileFillParams<'_, super::CudaBackend>,
    ) -> Result<()> {
        let eo = p.fill_rule != 0;
        let grid_w = p.width.div_ceil(crate::TILE_W);
        self.ctx
            .launch_tile_fill_async(
                p.records,
                p.tile_starts,
                p.tile_counts,
                grid_w,
                p.width,
                p.height,
                eo,
                p.coverage,
            )
            .map_err(be)
    }

    pub(super) fn record_composite(
        &self,
        p: params::CompositeParams<'_, super::CudaBackend>,
    ) -> Result<()> {
        self.ctx
            .launch_composite_async(p.src, p.dst, p.n_pixels)
            .map_err(be)
    }

    pub(super) fn record_apply_soft_mask(
        &self,
        p: params::SoftMaskParams<'_, super::CudaBackend>,
    ) -> Result<()> {
        self.ctx
            .launch_soft_mask_async(p.pixels, p.mask, p.n_pixels)
            .map_err(be)
    }

    /// Record one Blelloch scan phase. Each call queues exactly one
    /// kernel launch on the backend's shared stream; the host runs
    /// all three phases (`PerWorkgroup` → `BlockSums` →
    /// `ScatterBlockSums`) by calling `record_scan` three times with
    /// the same params (rebinding only `phase` between calls).
    ///
    /// Callers are expected to have run `params.validate(&backend)`
    /// before reaching this entry point; the trait impl in `mod.rs`
    /// does so.
    #[cfg(feature = "gpu-jpeg-huffman")]
    pub(super) fn record_scan(&self, p: params::ScanParams<'_, super::CudaBackend>) -> Result<()> {
        self.ctx
            .launch_scan_async(p.data, p.block_sums, p.len_elems, p.phase)
            .map_err(be)
    }

    /// Record one phase of the parallel-Huffman JPEG decoder.
    /// Callers run `params.validate(&backend)` before this in the
    /// trait impl.
    #[cfg(feature = "gpu-jpeg-huffman")]
    #[expect(
        clippy::too_many_lines,
        reason = "each match arm is a flat kernel dispatch; extracting helpers would just add indirection without reducing total lines"
    )]
    pub(super) fn record_huffman(
        &self,
        p: params::HuffmanParams<'_, super::CudaBackend>,
    ) -> Result<()> {
        let num_subsequences = p.num_subsequences();
        match p.phase {
            params::HuffmanPhase::Phase1IntraSync => self
                .ctx
                .launch_phase1_intra_sync_async(
                    p.bitstream,
                    p.codebook,
                    p.s_info,
                    p.length_bits,
                    p.subsequence_bits,
                    num_subsequences,
                    p.num_components,
                )
                .map_err(be),
            params::HuffmanPhase::Phase2InterSync => {
                let sync_flags = p
                    .sync_flags
                    .expect("validate() proved sync_flags is Some for Phase2InterSync");
                self.ctx
                    .launch_phase2_inter_sync_async(
                        p.bitstream,
                        p.codebook,
                        p.s_info,
                        sync_flags,
                        p.length_bits,
                        p.subsequence_bits,
                        num_subsequences,
                        p.num_components,
                    )
                    .map_err(be)
            }
            params::HuffmanPhase::Phase4Redecode => {
                let offsets = p
                    .offsets
                    .expect("validate() proved offsets is Some for Phase4Redecode");
                let symbols_out = p
                    .symbols_out
                    .expect("validate() proved symbols_out is Some for Phase4Redecode");
                let decode_status = p
                    .decode_status
                    .expect("validate() proved decode_status is Some for Phase4Redecode");
                self.ctx
                    .launch_phase4_redecode_async(
                        p.bitstream,
                        p.codebook,
                        p.s_info,
                        offsets,
                        symbols_out,
                        decode_status,
                        p.length_bits,
                        p.total_symbols,
                        num_subsequences,
                        p.num_components,
                    )
                    .map_err(be)
            }
            params::HuffmanPhase::JpegPhase1IntraSync => {
                let dc = p
                    .dc_codebook
                    .expect("validate() proved dc_codebook is Some for JpegPhase1IntraSync");
                let sched = p
                    .mcu_schedule
                    .expect("validate() proved mcu_schedule is Some for JpegPhase1IntraSync");
                self.ctx
                    .launch_jpeg_phase1_intra_sync_async(
                        p.bitstream,
                        p.codebook,
                        dc,
                        sched,
                        p.s_info,
                        p.length_bits,
                        p.subsequence_bits,
                        num_subsequences,
                        p.blocks_per_mcu,
                    )
                    .map_err(be)
            }
            params::HuffmanPhase::JpegPhase2InterSync => {
                let dc = p
                    .dc_codebook
                    .expect("validate() proved dc_codebook is Some for JpegPhase2InterSync");
                let sched = p
                    .mcu_schedule
                    .expect("validate() proved mcu_schedule is Some for JpegPhase2InterSync");
                let sync_flags = p
                    .sync_flags
                    .expect("validate() proved sync_flags is Some for JpegPhase2InterSync");
                let s_info_prev = p
                    .s_info_prev
                    .expect("validate() proved s_info_prev is Some for JpegPhase2InterSync");
                self.ctx
                    .launch_jpeg_phase2_inter_sync_async(
                        p.bitstream,
                        p.codebook,
                        dc,
                        sched,
                        s_info_prev,
                        p.s_info,
                        sync_flags,
                        p.length_bits,
                        p.subsequence_bits,
                        num_subsequences,
                        p.blocks_per_mcu,
                    )
                    .map_err(be)
            }
            params::HuffmanPhase::JpegPhase4Redecode => {
                let dc = p
                    .dc_codebook
                    .expect("validate() proved dc_codebook is Some for JpegPhase4Redecode");
                let sched = p
                    .mcu_schedule
                    .expect("validate() proved mcu_schedule is Some for JpegPhase4Redecode");
                let offsets = p
                    .offsets
                    .expect("validate() proved offsets is Some for JpegPhase4Redecode");
                let symbols_out = p
                    .symbols_out
                    .expect("validate() proved symbols_out is Some for JpegPhase4Redecode");
                let decode_status = p
                    .decode_status
                    .expect("validate() proved decode_status is Some for JpegPhase4Redecode");
                self.ctx
                    .launch_jpeg_phase4_redecode_async(
                        p.bitstream,
                        p.codebook,
                        dc,
                        sched,
                        p.s_info,
                        offsets,
                        symbols_out,
                        decode_status,
                        p.length_bits,
                        p.total_symbols,
                        num_subsequences,
                        p.blocks_per_mcu,
                    )
                    .map_err(be)
            }
        }
    }

    /// Record IDCT + dequant + colour-conversion (Phase 5).
    #[cfg(feature = "gpu-jpeg-huffman")]
    pub(super) fn record_idct(&self, p: params::IdctParams<'_, super::CudaBackend>) -> Result<()> {
        self.ctx
            .launch_idct_dequant_colour_async(
                p.coefficients,
                p.qtables,
                p.dc_values,
                p.pixels_rgba,
                p.width,
                p.height,
                p.num_components,
                p.blocks_wide,
                p.blocks_high,
                p.num_qtables,
            )
            .map_err(be)
    }

    /// Record an async zero-fill on the backend's stream via
    /// `cuMemsetD8Async`.  Same single-stream serialisation as the
    /// `launch_*_async` helpers: any later record_* call ordered after
    /// this one observes zeros without an explicit barrier.
    pub(super) fn record_zero_buffer(&self, buf: &CudaSlice<u8>) -> Result<()> {
        let num_bytes = buf.num_bytes();
        if num_bytes == 0 {
            return Ok(());
        }
        let stream = self.ctx.stream();
        let (dptr, _sync) = buf.device_ptr(stream);
        // Safety: dptr was returned by cudarc for `buf` on `stream`;
        // num_bytes equals the buffer's size; the stream owns the
        // ordering against subsequent kernel launches.  Mirrors the
        // pattern in cudarc's safe `memset_zeros` which calls the same
        // unsafe entry point.
        unsafe { cudarc::driver::result::memset_d8_async(dptr, 0, num_bytes, stream.cu_stream()) }
            .map_err(be)?;
        Ok(())
    }
}
