#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Oct 12 23:39:13 2017
# Process ID: 5808
# Log file: D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.runs/synth_1/counter.vds
# Journal file: D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source counter.tcl -notrace
Command: synth_design -top counter -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 260.480 ; gain = 86.750
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port kill is neither a static name nor a globally static expression [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/counter.vhd:178]
WARNING: [Synth 8-1565] actual for formal port kill is neither a static name nor a globally static expression [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/counter.vhd:179]
WARNING: [Synth 8-1565] actual for formal port kill is neither a static name nor a globally static expression [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/counter.vhd:180]
WARNING: [Synth 8-1565] actual for formal port kill is neither a static name nor a globally static expression [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/counter.vhd:181]
INFO: [Synth 8-638] synthesizing module 'counter' [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/counter.vhd:46]
INFO: [Synth 8-3491] module 'enable_logic' declared at 'D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/enable_logic.vhd:34' bound to instance 'ENABLE_0' of component 'enable_logic' [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/counter.vhd:165]
INFO: [Synth 8-638] synthesizing module 'enable_logic' [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/enable_logic.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'enable_logic' (1#1) [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/enable_logic.vhd:41]
INFO: [Synth 8-3491] module 'direction_logic' declared at 'D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/direction_logic.vhd:34' bound to instance 'T0' of component 'direction_logic' [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/counter.vhd:167]
INFO: [Synth 8-638] synthesizing module 'direction_logic' [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/direction_logic.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'direction_logic' (2#1) [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/direction_logic.vhd:41]
INFO: [Synth 8-3491] module 'direction_logic' declared at 'D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/direction_logic.vhd:34' bound to instance 'T1' of component 'direction_logic' [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/counter.vhd:168]
INFO: [Synth 8-3491] module 'direction_logic' declared at 'D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/direction_logic.vhd:34' bound to instance 'T2' of component 'direction_logic' [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/counter.vhd:169]
INFO: [Synth 8-3491] module 'direction_logic' declared at 'D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/direction_logic.vhd:34' bound to instance 'T3' of component 'direction_logic' [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/counter.vhd:170]
INFO: [Synth 8-3491] module 'count_logic' declared at 'D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/count_logic.vhd:34' bound to instance 'D0' of component 'count_logic' [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/counter.vhd:172]
INFO: [Synth 8-638] synthesizing module 'count_logic' [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/count_logic.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'count_logic' (3#1) [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/count_logic.vhd:42]
INFO: [Synth 8-3491] module 'count_logic_1' declared at 'D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/count_logic_1.vhd:34' bound to instance 'D1' of component 'count_logic_1' [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/counter.vhd:173]
INFO: [Synth 8-638] synthesizing module 'count_logic_1' [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/count_logic_1.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'count_logic_1' (4#1) [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/count_logic_1.vhd:43]
INFO: [Synth 8-3491] module 'count_logic_2' declared at 'D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/count_logic_2.vhd:34' bound to instance 'D2' of component 'count_logic_2' [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/counter.vhd:174]
INFO: [Synth 8-638] synthesizing module 'count_logic_2' [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/count_logic_2.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'count_logic_2' (5#1) [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/count_logic_2.vhd:44]
INFO: [Synth 8-3491] module 'count_logic_3' declared at 'D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/count_logic_3.vhd:34' bound to instance 'D3' of component 'count_logic_3' [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/counter.vhd:175]
INFO: [Synth 8-638] synthesizing module 'count_logic_3' [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/count_logic_3.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'count_logic_3' (6#1) [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/count_logic_3.vhd:45]
INFO: [Synth 8-3491] module 'jk_flip_flop' declared at 'D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/jk_flip_flop.vhd:13' bound to instance 'L0' of component 'jk_flip_flop' [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/counter.vhd:178]
INFO: [Synth 8-638] synthesizing module 'jk_flip_flop' [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/jk_flip_flop.vhd:23]
INFO: [Synth 8-226] default block is never used [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/jk_flip_flop.vhd:38]
INFO: [Synth 8-226] default block is never used [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/jk_flip_flop.vhd:50]
WARNING: [Synth 8-614] signal 'jump' is read in the process but is not in the sensitivity list [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/jk_flip_flop.vhd:30]
WARNING: [Synth 8-614] signal 'kill' is read in the process but is not in the sensitivity list [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/jk_flip_flop.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'jk_flip_flop' (7#1) [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/jk_flip_flop.vhd:23]
INFO: [Synth 8-3491] module 'jk_flip_flop' declared at 'D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/jk_flip_flop.vhd:13' bound to instance 'L1' of component 'jk_flip_flop' [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/counter.vhd:179]
INFO: [Synth 8-3491] module 'jk_flip_flop' declared at 'D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/jk_flip_flop.vhd:13' bound to instance 'L2' of component 'jk_flip_flop' [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/counter.vhd:180]
INFO: [Synth 8-3491] module 'jk_flip_flop' declared at 'D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/jk_flip_flop.vhd:13' bound to instance 'L3' of component 'jk_flip_flop' [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/counter.vhd:181]
INFO: [Synth 8-3491] module 'rco_logic' declared at 'D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/rco_logic.vhd:34' bound to instance 'RCO_0' of component 'rco_logic' [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/counter.vhd:183]
INFO: [Synth 8-638] synthesizing module 'rco_logic' [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/rco_logic.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'rco_logic' (8#1) [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/rco_logic.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'counter' (9#1) [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/counter.vhd:46]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 293.715 ; gain = 119.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 293.715 ; gain = 119.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 293.715 ; gain = 119.984
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 301.965 ; gain = 128.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module count_logic 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module count_logic_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module count_logic_2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module count_logic_3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module jk_flip_flop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 469.105 ; gain = 295.375
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 470.359 ; gain = 296.629
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 470.359 ; gain = 296.629

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 489.477 ; gain = 315.746
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 489.477 ; gain = 315.746

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 489.477 ; gain = 315.746
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 489.477 ; gain = 315.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 489.477 ; gain = 315.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop L0/not_result_reg is being inverted and renamed to L0/not_result_reg_inv.
INFO: [Synth 8-5365] Flop L1/not_result_reg is being inverted and renamed to L1/not_result_reg_inv.
INFO: [Synth 8-5365] Flop L2/not_result_reg is being inverted and renamed to L2/not_result_reg_inv.
INFO: [Synth 8-5365] Flop L3/not_result_reg is being inverted and renamed to L3/not_result_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 489.477 ; gain = 315.746
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 489.477 ; gain = 315.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 489.477 ; gain = 315.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 489.477 ; gain = 315.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 489.477 ; gain = 315.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT3 |     3|
|3     |LUT5 |     2|
|4     |LUT6 |     7|
|5     |FDRE |     8|
|6     |IBUF |     9|
|7     |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |    35|
|2     |  L0     |jk_flip_flop   |     7|
|3     |  L1     |jk_flip_flop_0 |     5|
|4     |  L2     |jk_flip_flop_1 |     4|
|5     |  L3     |jk_flip_flop_2 |     4|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 489.477 ; gain = 315.746
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 489.477 ; gain = 282.840
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 489.477 ; gain = 315.746
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 547.074 ; gain = 340.637
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 547.074 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Oct 12 23:39:22 2017...
