# Reading pref.tcl
# do project_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/ALPER/Desktop/quartus/project {C:/Users/ALPER/Desktop/quartus/project/and32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:34 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ALPER/Desktop/quartus/project" C:/Users/ALPER/Desktop/quartus/project/and32.v 
# -- Compiling module and32
# 
# Top level modules:
# 	and32
# End time: 23:50:34 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ALPER/Desktop/quartus/project {C:/Users/ALPER/Desktop/quartus/project/or32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:34 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ALPER/Desktop/quartus/project" C:/Users/ALPER/Desktop/quartus/project/or32.v 
# -- Compiling module or32
# 
# Top level modules:
# 	or32
# End time: 23:50:34 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ALPER/Desktop/quartus/project {C:/Users/ALPER/Desktop/quartus/project/xor32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:34 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ALPER/Desktop/quartus/project" C:/Users/ALPER/Desktop/quartus/project/xor32.v 
# -- Compiling module xor32
# 
# Top level modules:
# 	xor32
# End time: 23:50:34 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ALPER/Desktop/quartus/project {C:/Users/ALPER/Desktop/quartus/project/nor32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:34 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ALPER/Desktop/quartus/project" C:/Users/ALPER/Desktop/quartus/project/nor32.v 
# -- Compiling module nor32
# 
# Top level modules:
# 	nor32
# End time: 23:50:34 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ALPER/Desktop/quartus/project {C:/Users/ALPER/Desktop/quartus/project/lessthan32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:34 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ALPER/Desktop/quartus/project" C:/Users/ALPER/Desktop/quartus/project/lessthan32.v 
# -- Compiling module lessthan32
# 
# Top level modules:
# 	lessthan32
# End time: 23:50:35 on Dec 10,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ALPER/Desktop/quartus/project {C:/Users/ALPER/Desktop/quartus/project/half_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:35 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ALPER/Desktop/quartus/project" C:/Users/ALPER/Desktop/quartus/project/half_adder.v 
# -- Compiling module half_adder
# 
# Top level modules:
# 	half_adder
# End time: 23:50:35 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ALPER/Desktop/quartus/project {C:/Users/ALPER/Desktop/quartus/project/full_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:35 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ALPER/Desktop/quartus/project" C:/Users/ALPER/Desktop/quartus/project/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 23:50:35 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ALPER/Desktop/quartus/project {C:/Users/ALPER/Desktop/quartus/project/add32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:35 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ALPER/Desktop/quartus/project" C:/Users/ALPER/Desktop/quartus/project/add32.v 
# -- Compiling module add32
# 
# Top level modules:
# 	add32
# End time: 23:50:35 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ALPER/Desktop/quartus/project {C:/Users/ALPER/Desktop/quartus/project/sub32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:35 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ALPER/Desktop/quartus/project" C:/Users/ALPER/Desktop/quartus/project/sub32.v 
# -- Compiling module sub32
# 
# Top level modules:
# 	sub32
# End time: 23:50:35 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ALPER/Desktop/quartus/project {C:/Users/ALPER/Desktop/quartus/project/mod.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:35 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ALPER/Desktop/quartus/project" C:/Users/ALPER/Desktop/quartus/project/mod.v 
# -- Compiling module mod
# 
# Top level modules:
# 	mod
# End time: 23:50:35 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ALPER/Desktop/quartus/project {C:/Users/ALPER/Desktop/quartus/project/mod_dp.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:35 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ALPER/Desktop/quartus/project" C:/Users/ALPER/Desktop/quartus/project/mod_dp.v 
# -- Compiling module mod_dp
# 
# Top level modules:
# 	mod_dp
# End time: 23:50:35 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ALPER/Desktop/quartus/project {C:/Users/ALPER/Desktop/quartus/project/mod_cu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:35 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ALPER/Desktop/quartus/project" C:/Users/ALPER/Desktop/quartus/project/mod_cu.v 
# -- Compiling module mod_cu
# 
# Top level modules:
# 	mod_cu
# End time: 23:50:35 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ALPER/Desktop/quartus/project {C:/Users/ALPER/Desktop/quartus/project/alu32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:35 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ALPER/Desktop/quartus/project" C:/Users/ALPER/Desktop/quartus/project/alu32.v 
# -- Compiling module alu32
# 
# Top level modules:
# 	alu32
# End time: 23:50:35 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ALPER/Desktop/quartus/project {C:/Users/ALPER/Desktop/quartus/project/mux8x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:35 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ALPER/Desktop/quartus/project" C:/Users/ALPER/Desktop/quartus/project/mux8x1.v 
# -- Compiling module mux8x1
# 
# Top level modules:
# 	mux8x1
# End time: 23:50:35 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/ALPER/Desktop/quartus/project {C:/Users/ALPER/Desktop/quartus/project/my_mod_alu_testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:35 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ALPER/Desktop/quartus/project" C:/Users/ALPER/Desktop/quartus/project/my_mod_alu_testbench.v 
# -- Compiling module my_mod_alu_testbench
# 
# Top level modules:
# 	my_mod_alu_testbench
# End time: 23:50:35 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ALPER/Desktop/quartus/project {C:/Users/ALPER/Desktop/quartus/project/and32_alu_testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:35 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ALPER/Desktop/quartus/project" C:/Users/ALPER/Desktop/quartus/project/and32_alu_testbench.v 
# -- Compiling module and32_alu_testbench
# 
# Top level modules:
# 	and32_alu_testbench
# End time: 23:50:36 on Dec 10,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ALPER/Desktop/quartus/project {C:/Users/ALPER/Desktop/quartus/project/and32_testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:36 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ALPER/Desktop/quartus/project" C:/Users/ALPER/Desktop/quartus/project/and32_testbench.v 
# -- Compiling module and32_testbench
# 
# Top level modules:
# 	and32_testbench
# End time: 23:50:36 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ALPER/Desktop/quartus/project {C:/Users/ALPER/Desktop/quartus/project/or32_testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:36 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ALPER/Desktop/quartus/project" C:/Users/ALPER/Desktop/quartus/project/or32_testbench.v 
# -- Compiling module or32_testbench
# 
# Top level modules:
# 	or32_testbench
# End time: 23:50:36 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ALPER/Desktop/quartus/project {C:/Users/ALPER/Desktop/quartus/project/xor32_testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:36 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ALPER/Desktop/quartus/project" C:/Users/ALPER/Desktop/quartus/project/xor32_testbench.v 
# -- Compiling module xor32_testbench
# 
# Top level modules:
# 	xor32_testbench
# End time: 23:50:36 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ALPER/Desktop/quartus/project {C:/Users/ALPER/Desktop/quartus/project/nor32_testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:36 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ALPER/Desktop/quartus/project" C:/Users/ALPER/Desktop/quartus/project/nor32_testbench.v 
# -- Compiling module nor32_testbench
# 
# Top level modules:
# 	nor32_testbench
# End time: 23:50:36 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ALPER/Desktop/quartus/project {C:/Users/ALPER/Desktop/quartus/project/lessthan32_testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:36 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ALPER/Desktop/quartus/project" C:/Users/ALPER/Desktop/quartus/project/lessthan32_testbench.v 
# -- Compiling module lessthan32_testbench
# 
# Top level modules:
# 	lessthan32_testbench
# End time: 23:50:36 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ALPER/Desktop/quartus/project {C:/Users/ALPER/Desktop/quartus/project/sub32_testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:36 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ALPER/Desktop/quartus/project" C:/Users/ALPER/Desktop/quartus/project/sub32_testbench.v 
# -- Compiling module sub32_testbench
# 
# Top level modules:
# 	sub32_testbench
# End time: 23:50:36 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  my_mod_alu_testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" my_mod_alu_testbench 
# Start time: 23:50:36 on Dec 10,2023
# Loading work.my_mod_alu_testbench
# Loading work.alu32
# Loading work.and32
# Loading work.or32
# Loading work.xor32
# Loading work.nor32
# Loading work.lessthan32
# Loading work.sub32
# Loading work.add32
# Loading work.full_adder
# Loading work.half_adder
# Loading work.mod
# Loading work.mod_cu
# Loading work.mod_dp
# Loading work.mux8x1
# ERROR ApplyCurrentColumnConfiguration config_name Default not found
# Default Column Data
# 	name AllColumns - name du duType category accTyp pdName covOpt total cvgPnt dtveHit dtveMis dtvePnt dtveGrph asrtCnt asrtHit asrtMis asrtPnt asrtGrph stmt hits misses stmtperc stmtgraph branches bhits bmiss bperc bgraph conds condhits condmiss condperc condgraph exprs exprhits exprmiss exprperc exprgraph toggles toghits togmiss togperc toggraph states statehits statemiss stateperc stategraph transitions transhits transmiss transperc transgraph fecconds feccondhits feccondmiss feccondperc feccondgraph fecexprs fecexprhits fecexprmiss fecexprperc fecexprgraph
# Column Data
# 	name AllColumns - name du duType category accTyp pdName covOpt total cvgPnt dtveHit dtveMis dtvePnt dtveGrph asrtCnt asrtHit asrtMis asrtPnt asrtGrph stmt hits misses stmtperc stmtgraph branches bhits bmiss bperc bgraph conds condhits condmiss condperc condgraph exprs exprhits exprmiss exprperc exprgraph toggles toghits togmiss togperc toggraph states statehits statemiss stateperc stategraph transitions transhits transmiss transperc transgraph fecconds feccondhits feccondmiss feccondperc feccondgraph fecexprs fecexprhits fecexprmiss fecexprperc fecexprgraph
# **** Error: LoadCompleteQ cmd: Transcript::ViewSimPanes sim
# ****        can't set "CurrentColConfigName": can't read "tmp_array(Default)": no such element in array
# can't set "CurrentColConfigName": can't read "tmp_array(Default)": no such element in array
#     while executing
# "Structure::CreateWindow $dataset_name"
#     (procedure "Transcript::ViewSimPanes" line 28)
#     invoked from within
# "Transcript::ViewSimPanes sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# 
# add wave *
# view structure
# ** Error: can't rename to "::.main_pane.structure.interior.cs.body.struct": command already exists
#     while executing
# "$vsimPriv(windowmgr) ShowWindow $windowobj"
#     (procedure "Structure::CreateWindow" line 23)
#     invoked from within
# "Structure::CreateWindow $vsimPriv(SimDatasetName)"
#     (procedure "::vsimcmd::view_structure" line 8)
#     invoked from within
# "::vsimcmd::view_structure"
#     ("eval" body line 1)
#     invoked from within
# "eval [linsert [array get option] 0 $cmd]"
# Error in macro ./project_run_msim_rtl_verilog.do line 35
# can't rename to "::.main_pane.structure.interior.cs.body.struct": command already exists
#     while executing
# "$vsimPriv(windowmgr) ShowWindow $windowobj"
#     (procedure "Structure::CreateWindow" line 23)
#     invoked from within
# "Structure::CreateWindow $vsimPriv(SimDatasetName)"
#     (procedure "::vsimcmd::view_structure" line 8)
#     invoked from within
# "::vsimcmd::view_structure"
#     ("eval" body line 1)
#     invoked from within
# "eval [linsert [array get option] 0 $cmd]"
#     while executing
# "view structure"
run
# Result of 20 % 3 is 2
# Test completed.
# End time: 23:50:43 on Dec 10,2023, Elapsed time: 0:00:07
# Errors: 1, Warnings: 0
