<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="/home/talos/Nextcloud/C-Semester/02.FPGA/Projects/FinalProject/filter_controller_tb_isim_beh1.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="constants" />
            <top_module name="filter_controller_tb" />
            <top_module name="numeric_std" />
            <top_module name="std_logic_1164" />
            <top_module name="std_logic_arith" />
            <top_module name="std_logic_unsigned" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="13" />
   <wvobject fp_name="/filter_controller_tb/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/filter_controller_tb/enable" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">enable</obj_property>
      <obj_property name="ObjectShortName">enable</obj_property>
   </wvobject>
   <wvobject fp_name="/filter_controller_tb/reset" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/filter_controller_tb/i_width" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">i_width[7:0]</obj_property>
      <obj_property name="ObjectShortName">i_width[7:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/filter_controller_tb/i_heigh" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">i_heigh[7:0]</obj_property>
      <obj_property name="ObjectShortName">i_heigh[7:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/filter_controller_tb/din" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">din[7:0]</obj_property>
      <obj_property name="ObjectShortName">din[7:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/filter_controller_tb/threshsize" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">threshsize[8:0]</obj_property>
      <obj_property name="ObjectShortName">threshsize[8:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/filter_controller_tb/dout" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">dout[7:0]</obj_property>
      <obj_property name="ObjectShortName">dout[7:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/filter_controller_tb/ready" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ready</obj_property>
      <obj_property name="ObjectShortName">ready</obj_property>
   </wvobject>
   <wvobject fp_name="/filter_controller_tb/done" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">done</obj_property>
      <obj_property name="ObjectShortName">done</obj_property>
   </wvobject>
   <wvobject fp_name="/filter_controller_tb/f2_start" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">f2_start</obj_property>
      <obj_property name="ObjectShortName">f2_start</obj_property>
   </wvobject>
   <wvobject fp_name="/filter_controller_tb/fn_end" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">fn_end</obj_property>
      <obj_property name="ObjectShortName">fn_end</obj_property>
   </wvobject>
   <wvobject fp_name="/filter_controller_tb/clk_period" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">clk_period</obj_property>
      <obj_property name="ObjectShortName">clk_period</obj_property>
   </wvobject>
</wave_config>
