# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim .\reg_file. 
# Start time: 10:03:24 on Nov 04,2022
# ** Error (suppressible): (vsim-19) Failed to access library '' at "".
# Invalid argument. (errno = EINVAL)
# Error loading design
# End time: 10:03:24 on Nov 04,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.fp_adder_tb
# vsim work.fp_adder_tb 
# Start time: 10:03:54 on Nov 04,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.fp_adder_tb(fast)
run
# TestCase# 0 : success
# TestCase# 1 : success
# TestCase# 2 : success
# TestCase# 3 : success
# Time                   50: TestCase# 4 : failed with input 7f5ffffe and 7f5fffff and Output 7f9ffffe and overflow status 1 , underflow status 0
# Time                   60: TestCase# 5 : failed with input ff5ffffe and ff5fffff and Output ff9ffffe and overflow status 0 , underflow status 1
# TestCase# 6 : success
# TestCase# 7 : success
# Time                   90: TestCase# 8 : failed with input c0933333 and 40b9999a and Output 3f99999c and overflow status 0 , underflow status 0
# Total Tests: 9 || Success Cases=6 || Failure Cases=3 
# ** Note: $stop    : fp_adder_tb.v(107)
#    Time: 90 ns  Iteration: 0  Instance: /fp_adder_tb
# Break at fp_adder_tb.v line 107
vsim work.fp_adder_tb -voptargs=+acc
# End time: 10:04:16 on Nov 04,2022, Elapsed time: 0:00:22
# Errors: 0, Warnings: 0
# vsim work.fp_adder_tb -voptargs="+acc" 
# Start time: 10:04:16 on Nov 04,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.fp_adder_tb(fast)
# Loading work.fp_adder(fast)
# Loading work.simpleAdder(fast)
# Loading work.count_leading_zeros(fast)
add wave -position insertpoint  \
sim:/fp_adder_tb/A \
sim:/fp_adder_tb/B \
sim:/fp_adder_tb/FailureCounter \
sim:/fp_adder_tb/overflow \
sim:/fp_adder_tb/SuccessCounter \
sim:/fp_adder_tb/Sum \
sim:/fp_adder_tb/T \
sim:/fp_adder_tb/TestsCounter \
sim:/fp_adder_tb/underflow
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: aatta  Hostname: MYLOLY  ProcessID: 31360
#           Attempting to use alternate WLF file "./wlftjtdzf9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjtdzf9
run
# TestCase# 0 : success
# TestCase# 1 : success
# TestCase# 2 : success
# TestCase# 3 : success
# Time                   50: TestCase# 4 : failed with input 7f5ffffe and 7f5fffff and Output 7f9ffffe and overflow status 1 , underflow status 0
# Time                   60: TestCase# 5 : failed with input ff5ffffe and ff5fffff and Output ff9ffffe and overflow status 0 , underflow status 1
# TestCase# 6 : success
# TestCase# 7 : success
# Time                   90: TestCase# 8 : failed with input c0933333 and 40b9999a and Output 3f99999c and overflow status 0 , underflow status 0
# Total Tests: 9 || Success Cases=6 || Failure Cases=3 
# ** Note: $stop    : fp_adder_tb.v(107)
#    Time: 90 ns  Iteration: 0  Instance: /fp_adder_tb
# Break in Module fp_adder_tb at fp_adder_tb.v line 107
run
# Causality operation skipped due to absence of debug database file
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.fp_adder_tb(fast)
# Loading work.fp_adder(fast)
# Loading work.simpleAdder(fast)
# Loading work.count_leading_zeros(fast)
run
# TestCase# 0 : success
# TestCase# 1 : success
# TestCase# 2 : success
# TestCase# 3 : success
# Time                   50: TestCase# 4 : failed with input 7f5ffffe and 7f5fffff and Output 7f9ffffe and overflow status 1 , underflow status 0
# Time                   60: TestCase# 5 : failed with input ff5ffffe and ff5fffff and Output ff9ffffe and overflow status 0 , underflow status 1
# TestCase# 6 : success
# TestCase# 7 : success
# TestCase# 8 : success
# Total Tests: 9 || Success Cases=7 || Failure Cases=2 
# ** Note: $stop    : fp_adder_tb.v(108)
#    Time: 90 ns  Iteration: 0  Instance: /fp_adder_tb
# Break in Module fp_adder_tb at fp_adder_tb.v line 108
