# Single cycle and pipleine MIPS CPU Implementation in Verilog

## Simulation
`iverilog` and `gtkwave` is used to compile and simulate the result, run `make` to try it.

## Implementation Details
...

## FPGA baord
Digilent Nexys2 is used, with Xilinx ISE to generate the bit file.
