\hypertarget{struct_l_p_c___l_c_d___t}{}\section{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T Struct Reference}
\label{struct_l_p_c___l_c_d___t}\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}


L\+CD Controller register block structure.  




{\ttfamily \#include $<$lcd\+\_\+18xx\+\_\+43xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_a194e31abcb5374333f7e8346a5a7a3da}{T\+I\+MH}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_a01422d09a1ceb2784cdddd12c2b78cfc}{T\+I\+MV}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_a8674d4394f14a657cbc37e8cbea49c1d}{P\+OL}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_a5aac26c848401f1f369d7bf65c428036}{LE}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_a4df506e185ae165500576e5aeca11df3}{U\+P\+B\+A\+SE}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_ac954f35c70357ceaa2642b359858852d}{L\+P\+B\+A\+SE}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_a885b3bb8c088f0036bb6a96b4456d36a}{C\+T\+RL}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_a6d3240d9683ac3f5094e224937a841f1}{I\+N\+T\+M\+SK}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_ab94c8521ee68bc8b6748f2ade4632b0c}{I\+N\+T\+R\+AW}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_a8f757ac8345402f52b4c401eadfeb5d9}{I\+N\+T\+S\+T\+AT}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_a36050418c3d59f047b3f2e058ea03ff3}{I\+N\+T\+C\+LR}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_ab659a34422da80a7f95649194f332a09}{U\+P\+C\+U\+RR}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_a1daeb30c72db80cd8dfcbbe1c60a6c2e}{L\+P\+C\+U\+RR}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_a07b6e0e0460eefa43ec6c1883240a024}{R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}115\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_ad56d1a3df778dbb02742ad97c27731eb}{P\+AL} \mbox{[}256\mbox{]}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_a496597d649480528f5e9a5068b51fb0f}{R\+E\+S\+E\+R\+V\+E\+D1} \mbox{[}256\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_a613e7a12e496f28aa4d67f8d0caf8363}{C\+R\+S\+R\+\_\+\+I\+MG} \mbox{[}256\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_a1727bae576c69f5adccddd2c1ed3e12c}{C\+R\+S\+R\+\_\+\+C\+T\+RL}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_a24f74906758ec2b74523b5ea5055a77c}{C\+R\+S\+R\+\_\+\+C\+FG}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_ae791a314c1f277d155aef32843abfd3b}{C\+R\+S\+R\+\_\+\+P\+A\+L0}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_aa3cb594358b5c6235358dafa4b6616e2}{C\+R\+S\+R\+\_\+\+P\+A\+L1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_a8f916e4f2590faff6e6baa1addd9b35a}{C\+R\+S\+R\+\_\+\+XY}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_a01a585673ff328205882f072cac8312c}{C\+R\+S\+R\+\_\+\+C\+L\+IP}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_a24e2a8eca355196506dfe85a38d5f707}{R\+E\+S\+E\+R\+V\+E\+D2} \mbox{[}2\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_a068610434ae30cbe9f79a282999e0bbc}{C\+R\+S\+R\+\_\+\+I\+N\+T\+M\+SK}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_abfa32c24adcbaa602ae75ef51a360091}{C\+R\+S\+R\+\_\+\+I\+N\+T\+C\+LR}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_a94c53169c25d1f254d25f1256d288f15}{C\+R\+S\+R\+\_\+\+I\+N\+T\+R\+AW}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___l_c_d___t_af41388006ec38b4c247aa0de2e85097c}{C\+R\+S\+R\+\_\+\+I\+N\+T\+S\+T\+AT}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
L\+CD Controller register block structure. 

Definition at line 47 of file lcd\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_l_p_c___l_c_d___t_a24f74906758ec2b74523b5ea5055a77c}\label{struct_l_p_c___l_c_d___t_a24f74906758ec2b74523b5ea5055a77c}} 
\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!C\+R\+S\+R\+\_\+\+C\+FG@{C\+R\+S\+R\+\_\+\+C\+FG}}
\index{C\+R\+S\+R\+\_\+\+C\+FG@{C\+R\+S\+R\+\_\+\+C\+FG}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection{\texorpdfstring{C\+R\+S\+R\+\_\+\+C\+FG}{CRSR\_CFG}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+L\+C\+D\+\_\+\+T\+::\+C\+R\+S\+R\+\_\+\+C\+FG}

Cursor Configuration register 

Definition at line 66 of file lcd\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___l_c_d___t_a01a585673ff328205882f072cac8312c}\label{struct_l_p_c___l_c_d___t_a01a585673ff328205882f072cac8312c}} 
\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!C\+R\+S\+R\+\_\+\+C\+L\+IP@{C\+R\+S\+R\+\_\+\+C\+L\+IP}}
\index{C\+R\+S\+R\+\_\+\+C\+L\+IP@{C\+R\+S\+R\+\_\+\+C\+L\+IP}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection{\texorpdfstring{C\+R\+S\+R\+\_\+\+C\+L\+IP}{CRSR\_CLIP}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+L\+C\+D\+\_\+\+T\+::\+C\+R\+S\+R\+\_\+\+C\+L\+IP}

Cursor Clip Position register 

Definition at line 70 of file lcd\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___l_c_d___t_a1727bae576c69f5adccddd2c1ed3e12c}\label{struct_l_p_c___l_c_d___t_a1727bae576c69f5adccddd2c1ed3e12c}} 
\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!C\+R\+S\+R\+\_\+\+C\+T\+RL@{C\+R\+S\+R\+\_\+\+C\+T\+RL}}
\index{C\+R\+S\+R\+\_\+\+C\+T\+RL@{C\+R\+S\+R\+\_\+\+C\+T\+RL}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection{\texorpdfstring{C\+R\+S\+R\+\_\+\+C\+T\+RL}{CRSR\_CTRL}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+L\+C\+D\+\_\+\+T\+::\+C\+R\+S\+R\+\_\+\+C\+T\+RL}

Cursor Control register 

Definition at line 65 of file lcd\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___l_c_d___t_a613e7a12e496f28aa4d67f8d0caf8363}\label{struct_l_p_c___l_c_d___t_a613e7a12e496f28aa4d67f8d0caf8363}} 
\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!C\+R\+S\+R\+\_\+\+I\+MG@{C\+R\+S\+R\+\_\+\+I\+MG}}
\index{C\+R\+S\+R\+\_\+\+I\+MG@{C\+R\+S\+R\+\_\+\+I\+MG}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection{\texorpdfstring{C\+R\+S\+R\+\_\+\+I\+MG}{CRSR\_IMG}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+L\+C\+D\+\_\+\+T\+::\+C\+R\+S\+R\+\_\+\+I\+MG\mbox{[}256\mbox{]}}

Cursor Image registers 

Definition at line 64 of file lcd\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___l_c_d___t_abfa32c24adcbaa602ae75ef51a360091}\label{struct_l_p_c___l_c_d___t_abfa32c24adcbaa602ae75ef51a360091}} 
\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!C\+R\+S\+R\+\_\+\+I\+N\+T\+C\+LR@{C\+R\+S\+R\+\_\+\+I\+N\+T\+C\+LR}}
\index{C\+R\+S\+R\+\_\+\+I\+N\+T\+C\+LR@{C\+R\+S\+R\+\_\+\+I\+N\+T\+C\+LR}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection{\texorpdfstring{C\+R\+S\+R\+\_\+\+I\+N\+T\+C\+LR}{CRSR\_INTCLR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t L\+P\+C\+\_\+\+L\+C\+D\+\_\+\+T\+::\+C\+R\+S\+R\+\_\+\+I\+N\+T\+C\+LR}

Cursor Interrupt Clear register 

Definition at line 73 of file lcd\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___l_c_d___t_a068610434ae30cbe9f79a282999e0bbc}\label{struct_l_p_c___l_c_d___t_a068610434ae30cbe9f79a282999e0bbc}} 
\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!C\+R\+S\+R\+\_\+\+I\+N\+T\+M\+SK@{C\+R\+S\+R\+\_\+\+I\+N\+T\+M\+SK}}
\index{C\+R\+S\+R\+\_\+\+I\+N\+T\+M\+SK@{C\+R\+S\+R\+\_\+\+I\+N\+T\+M\+SK}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection{\texorpdfstring{C\+R\+S\+R\+\_\+\+I\+N\+T\+M\+SK}{CRSR\_INTMSK}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+L\+C\+D\+\_\+\+T\+::\+C\+R\+S\+R\+\_\+\+I\+N\+T\+M\+SK}

Cursor Interrupt Mask register 

Definition at line 72 of file lcd\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___l_c_d___t_a94c53169c25d1f254d25f1256d288f15}\label{struct_l_p_c___l_c_d___t_a94c53169c25d1f254d25f1256d288f15}} 
\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!C\+R\+S\+R\+\_\+\+I\+N\+T\+R\+AW@{C\+R\+S\+R\+\_\+\+I\+N\+T\+R\+AW}}
\index{C\+R\+S\+R\+\_\+\+I\+N\+T\+R\+AW@{C\+R\+S\+R\+\_\+\+I\+N\+T\+R\+AW}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection{\texorpdfstring{C\+R\+S\+R\+\_\+\+I\+N\+T\+R\+AW}{CRSR\_INTRAW}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+L\+C\+D\+\_\+\+T\+::\+C\+R\+S\+R\+\_\+\+I\+N\+T\+R\+AW}

Cursor Raw Interrupt Status register 

Definition at line 74 of file lcd\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___l_c_d___t_af41388006ec38b4c247aa0de2e85097c}\label{struct_l_p_c___l_c_d___t_af41388006ec38b4c247aa0de2e85097c}} 
\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!C\+R\+S\+R\+\_\+\+I\+N\+T\+S\+T\+AT@{C\+R\+S\+R\+\_\+\+I\+N\+T\+S\+T\+AT}}
\index{C\+R\+S\+R\+\_\+\+I\+N\+T\+S\+T\+AT@{C\+R\+S\+R\+\_\+\+I\+N\+T\+S\+T\+AT}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection{\texorpdfstring{C\+R\+S\+R\+\_\+\+I\+N\+T\+S\+T\+AT}{CRSR\_INTSTAT}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+L\+C\+D\+\_\+\+T\+::\+C\+R\+S\+R\+\_\+\+I\+N\+T\+S\+T\+AT}

Cursor Masked Interrupt Status register 

Definition at line 75 of file lcd\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___l_c_d___t_ae791a314c1f277d155aef32843abfd3b}\label{struct_l_p_c___l_c_d___t_ae791a314c1f277d155aef32843abfd3b}} 
\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!C\+R\+S\+R\+\_\+\+P\+A\+L0@{C\+R\+S\+R\+\_\+\+P\+A\+L0}}
\index{C\+R\+S\+R\+\_\+\+P\+A\+L0@{C\+R\+S\+R\+\_\+\+P\+A\+L0}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection{\texorpdfstring{C\+R\+S\+R\+\_\+\+P\+A\+L0}{CRSR\_PAL0}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+L\+C\+D\+\_\+\+T\+::\+C\+R\+S\+R\+\_\+\+P\+A\+L0}

Cursor Palette register 0 

Definition at line 67 of file lcd\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___l_c_d___t_aa3cb594358b5c6235358dafa4b6616e2}\label{struct_l_p_c___l_c_d___t_aa3cb594358b5c6235358dafa4b6616e2}} 
\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!C\+R\+S\+R\+\_\+\+P\+A\+L1@{C\+R\+S\+R\+\_\+\+P\+A\+L1}}
\index{C\+R\+S\+R\+\_\+\+P\+A\+L1@{C\+R\+S\+R\+\_\+\+P\+A\+L1}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection{\texorpdfstring{C\+R\+S\+R\+\_\+\+P\+A\+L1}{CRSR\_PAL1}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+L\+C\+D\+\_\+\+T\+::\+C\+R\+S\+R\+\_\+\+P\+A\+L1}

Cursor Palette register 1 

Definition at line 68 of file lcd\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___l_c_d___t_a8f916e4f2590faff6e6baa1addd9b35a}\label{struct_l_p_c___l_c_d___t_a8f916e4f2590faff6e6baa1addd9b35a}} 
\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!C\+R\+S\+R\+\_\+\+XY@{C\+R\+S\+R\+\_\+\+XY}}
\index{C\+R\+S\+R\+\_\+\+XY@{C\+R\+S\+R\+\_\+\+XY}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection{\texorpdfstring{C\+R\+S\+R\+\_\+\+XY}{CRSR\_XY}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+L\+C\+D\+\_\+\+T\+::\+C\+R\+S\+R\+\_\+\+XY}

Cursor XY Position register 

Definition at line 69 of file lcd\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___l_c_d___t_a885b3bb8c088f0036bb6a96b4456d36a}\label{struct_l_p_c___l_c_d___t_a885b3bb8c088f0036bb6a96b4456d36a}} 
\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!C\+T\+RL@{C\+T\+RL}}
\index{C\+T\+RL@{C\+T\+RL}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection{\texorpdfstring{C\+T\+RL}{CTRL}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+L\+C\+D\+\_\+\+T\+::\+C\+T\+RL}

L\+CD Control register 

Definition at line 54 of file lcd\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___l_c_d___t_a36050418c3d59f047b3f2e058ea03ff3}\label{struct_l_p_c___l_c_d___t_a36050418c3d59f047b3f2e058ea03ff3}} 
\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!I\+N\+T\+C\+LR@{I\+N\+T\+C\+LR}}
\index{I\+N\+T\+C\+LR@{I\+N\+T\+C\+LR}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection{\texorpdfstring{I\+N\+T\+C\+LR}{INTCLR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t L\+P\+C\+\_\+\+L\+C\+D\+\_\+\+T\+::\+I\+N\+T\+C\+LR}

Interrupt Clear register 

Definition at line 58 of file lcd\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___l_c_d___t_a6d3240d9683ac3f5094e224937a841f1}\label{struct_l_p_c___l_c_d___t_a6d3240d9683ac3f5094e224937a841f1}} 
\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!I\+N\+T\+M\+SK@{I\+N\+T\+M\+SK}}
\index{I\+N\+T\+M\+SK@{I\+N\+T\+M\+SK}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection{\texorpdfstring{I\+N\+T\+M\+SK}{INTMSK}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+L\+C\+D\+\_\+\+T\+::\+I\+N\+T\+M\+SK}

Interrupt Mask register 

Definition at line 55 of file lcd\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___l_c_d___t_ab94c8521ee68bc8b6748f2ade4632b0c}\label{struct_l_p_c___l_c_d___t_ab94c8521ee68bc8b6748f2ade4632b0c}} 
\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!I\+N\+T\+R\+AW@{I\+N\+T\+R\+AW}}
\index{I\+N\+T\+R\+AW@{I\+N\+T\+R\+AW}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection{\texorpdfstring{I\+N\+T\+R\+AW}{INTRAW}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+L\+C\+D\+\_\+\+T\+::\+I\+N\+T\+R\+AW}

Raw Interrupt Status register 

Definition at line 56 of file lcd\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___l_c_d___t_a8f757ac8345402f52b4c401eadfeb5d9}\label{struct_l_p_c___l_c_d___t_a8f757ac8345402f52b4c401eadfeb5d9}} 
\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!I\+N\+T\+S\+T\+AT@{I\+N\+T\+S\+T\+AT}}
\index{I\+N\+T\+S\+T\+AT@{I\+N\+T\+S\+T\+AT}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection{\texorpdfstring{I\+N\+T\+S\+T\+AT}{INTSTAT}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+L\+C\+D\+\_\+\+T\+::\+I\+N\+T\+S\+T\+AT}

Masked Interrupt Status register 

Definition at line 57 of file lcd\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___l_c_d___t_a5aac26c848401f1f369d7bf65c428036}\label{struct_l_p_c___l_c_d___t_a5aac26c848401f1f369d7bf65c428036}} 
\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!LE@{LE}}
\index{LE@{LE}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection{\texorpdfstring{LE}{LE}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+L\+C\+D\+\_\+\+T\+::\+LE}

Line End Control register 

Definition at line 51 of file lcd\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___l_c_d___t_ac954f35c70357ceaa2642b359858852d}\label{struct_l_p_c___l_c_d___t_ac954f35c70357ceaa2642b359858852d}} 
\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!L\+P\+B\+A\+SE@{L\+P\+B\+A\+SE}}
\index{L\+P\+B\+A\+SE@{L\+P\+B\+A\+SE}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection{\texorpdfstring{L\+P\+B\+A\+SE}{LPBASE}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+L\+C\+D\+\_\+\+T\+::\+L\+P\+B\+A\+SE}

Lower Panel Frame Base Address register 

Definition at line 53 of file lcd\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___l_c_d___t_a1daeb30c72db80cd8dfcbbe1c60a6c2e}\label{struct_l_p_c___l_c_d___t_a1daeb30c72db80cd8dfcbbe1c60a6c2e}} 
\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!L\+P\+C\+U\+RR@{L\+P\+C\+U\+RR}}
\index{L\+P\+C\+U\+RR@{L\+P\+C\+U\+RR}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection{\texorpdfstring{L\+P\+C\+U\+RR}{LPCURR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+L\+C\+D\+\_\+\+T\+::\+L\+P\+C\+U\+RR}

Lower Panel Current Address Value register 

Definition at line 60 of file lcd\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___l_c_d___t_ad56d1a3df778dbb02742ad97c27731eb}\label{struct_l_p_c___l_c_d___t_ad56d1a3df778dbb02742ad97c27731eb}} 
\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!P\+AL@{P\+AL}}
\index{P\+AL@{P\+AL}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection{\texorpdfstring{P\+AL}{PAL}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t L\+P\+C\+\_\+\+L\+C\+D\+\_\+\+T\+::\+P\+AL\mbox{[}256\mbox{]}}

256x16-\/bit Color Palette registers 

Definition at line 62 of file lcd\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___l_c_d___t_a8674d4394f14a657cbc37e8cbea49c1d}\label{struct_l_p_c___l_c_d___t_a8674d4394f14a657cbc37e8cbea49c1d}} 
\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!P\+OL@{P\+OL}}
\index{P\+OL@{P\+OL}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection{\texorpdfstring{P\+OL}{POL}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+L\+C\+D\+\_\+\+T\+::\+P\+OL}

Clock and Signal Polarity Control register 

Definition at line 50 of file lcd\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___l_c_d___t_a07b6e0e0460eefa43ec6c1883240a024}\label{struct_l_p_c___l_c_d___t_a07b6e0e0460eefa43ec6c1883240a024}} 
\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+L\+C\+D\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D0\mbox{[}115\mbox{]}}



Definition at line 61 of file lcd\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___l_c_d___t_a496597d649480528f5e9a5068b51fb0f}\label{struct_l_p_c___l_c_d___t_a496597d649480528f5e9a5068b51fb0f}} 
\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+L\+C\+D\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D1\mbox{[}256\mbox{]}}



Definition at line 63 of file lcd\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___l_c_d___t_a24e2a8eca355196506dfe85a38d5f707}\label{struct_l_p_c___l_c_d___t_a24e2a8eca355196506dfe85a38d5f707}} 
\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D2}{RESERVED2}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+L\+C\+D\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D2\mbox{[}2\mbox{]}}



Definition at line 71 of file lcd\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___l_c_d___t_a194e31abcb5374333f7e8346a5a7a3da}\label{struct_l_p_c___l_c_d___t_a194e31abcb5374333f7e8346a5a7a3da}} 
\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!T\+I\+MH@{T\+I\+MH}}
\index{T\+I\+MH@{T\+I\+MH}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection{\texorpdfstring{T\+I\+MH}{TIMH}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+L\+C\+D\+\_\+\+T\+::\+T\+I\+MH}

$<$ L\+CD Structure Horizontal Timing Control register 

Definition at line 48 of file lcd\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___l_c_d___t_a01422d09a1ceb2784cdddd12c2b78cfc}\label{struct_l_p_c___l_c_d___t_a01422d09a1ceb2784cdddd12c2b78cfc}} 
\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!T\+I\+MV@{T\+I\+MV}}
\index{T\+I\+MV@{T\+I\+MV}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection{\texorpdfstring{T\+I\+MV}{TIMV}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+L\+C\+D\+\_\+\+T\+::\+T\+I\+MV}

Vertical Timing Control register 

Definition at line 49 of file lcd\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___l_c_d___t_a4df506e185ae165500576e5aeca11df3}\label{struct_l_p_c___l_c_d___t_a4df506e185ae165500576e5aeca11df3}} 
\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!U\+P\+B\+A\+SE@{U\+P\+B\+A\+SE}}
\index{U\+P\+B\+A\+SE@{U\+P\+B\+A\+SE}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection{\texorpdfstring{U\+P\+B\+A\+SE}{UPBASE}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+L\+C\+D\+\_\+\+T\+::\+U\+P\+B\+A\+SE}

Upper Panel Frame Base Address register 

Definition at line 52 of file lcd\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___l_c_d___t_ab659a34422da80a7f95649194f332a09}\label{struct_l_p_c___l_c_d___t_ab659a34422da80a7f95649194f332a09}} 
\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}!U\+P\+C\+U\+RR@{U\+P\+C\+U\+RR}}
\index{U\+P\+C\+U\+RR@{U\+P\+C\+U\+RR}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+T@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+T}}
\subsubsection{\texorpdfstring{U\+P\+C\+U\+RR}{UPCURR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+L\+C\+D\+\_\+\+T\+::\+U\+P\+C\+U\+RR}

Upper Panel Current Address Value register 

Definition at line 59 of file lcd\+\_\+18xx\+\_\+43xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/inc/\hyperlink{lcd__18xx__43xx_8h}{lcd\+\_\+18xx\+\_\+43xx.\+h}\end{DoxyCompactItemize}
