Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Dec  9 16:42:55 2025
| Host         : P2-04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-14  Critical Warning  LUT on the clock tree                                             1           
LUTAR-1    Warning           LUT drives async reset alert                                      3           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (1)
7. checking multiple_clock (2064)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (2064)
---------------------------------
 There are 2064 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.016        0.000                      0                 4199        0.020        0.000                      0                 4199        3.000        0.000                       0                  2071  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_1    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_1    {0.000 20.000}     40.000          25.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_1_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_1_1  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1          0.016        0.000                      0                 4185        0.199        0.000                      0                 4185       19.500        0.000                       0                  2067  
  clkfbout_clk_wiz_1                                                                                                                                                     12.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1_1        0.035        0.000                      0                 4185        0.199        0.000                      0                 4185       19.500        0.000                       0                  2067  
  clkfbout_clk_wiz_1_1                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_1_1  clk_out1_clk_wiz_1          0.016        0.000                      0                 4185        0.020        0.000                      0                 4185  
clk_out1_clk_wiz_1    clk_out1_clk_wiz_1_1        0.016        0.000                      0                 4185        0.020        0.000                      0                 4185  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_1    clk_out1_clk_wiz_1         12.912        0.000                      0                   14        0.446        0.000                      0                   14  
**async_default**     clk_out1_clk_wiz_1_1  clk_out1_clk_wiz_1         12.912        0.000                      0                   14        0.266        0.000                      0                   14  
**async_default**     clk_out1_clk_wiz_1    clk_out1_clk_wiz_1_1       12.912        0.000                      0                   14        0.266        0.000                      0                   14  
**async_default**     clk_out1_clk_wiz_1_1  clk_out1_clk_wiz_1_1       12.931        0.000                      0                   14        0.446        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 CPU/mw_setx_val_reg[26]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg[8]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        16.816ns  (logic 3.596ns (21.385%)  route 13.220ns (78.615%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=14)
  Clock Path Skew:        -3.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.579ns = ( 42.579 - 40.000 ) 
    Source Clock Delay      (SCD):    5.619ns = ( 25.619 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.628    25.619    CPU/mw_setx_val_reg[26]/clk
    SLICE_X30Y102        FDRE                                         r  CPU/mw_setx_val_reg[26]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.478    26.097 r  CPU/mw_setx_val_reg[26]/q_reg/Q
                         net (fo=13, routed)          0.867    26.965    CPU/dx_rt_reg[4]/q_i_18__12
    SLICE_X32Y101        LUT2 (Prop_lut2_I1_O)        0.321    27.286 r  CPU/dx_rt_reg[4]/q_i_21__10/O
                         net (fo=1, routed)           0.549    27.835    CPU/mw_is_mult_reg/q_i_15__23_1
    SLICE_X31Y101        LUT6 (Prop_lut6_I4_O)        0.332    28.167 r  CPU/mw_is_mult_reg/q_i_18__12/O
                         net (fo=43, routed)          0.813    28.980    CPU/mw_load_data_reg[22]/q_i_8__67
    SLICE_X31Y104        LUT5 (Prop_lut5_I3_O)        0.124    29.104 r  CPU/mw_load_data_reg[22]/q_i_10__43/O
                         net (fo=2, routed)           0.707    29.811    CPU/xm_alu_result_reg[22]/q_i_9__10
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    29.935 f  CPU/xm_alu_result_reg[22]/q_i_11__15/O
                         net (fo=5, routed)           0.791    30.726    CPU/xm_alu_result_reg[22]/q_reg_3
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.124    30.850 r  CPU/xm_alu_result_reg[22]/q_i_50/O
                         net (fo=5, routed)           1.017    31.867    CPU/dx_rt_reg[4]/q_i_13__1_2
    SLICE_X34Y96         LUT6 (Prop_lut6_I4_O)        0.124    31.991 f  CPU/dx_rt_reg[4]/q_i_29/O
                         net (fo=2, routed)           0.586    32.577    CPU/dx_rt_reg[4]/q_i_53__0_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I2_O)        0.124    32.701 r  CPU/dx_rt_reg[4]/q_i_41__0/O
                         net (fo=1, routed)           0.292    32.992    CPU/dx_rt_reg[4]/q_i_41__0_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.124    33.116 f  CPU/dx_rt_reg[4]/q_i_31__0/O
                         net (fo=1, routed)           0.606    33.723    CPU/dx_is_setx_reg/q_i_5__112
    SLICE_X36Y94         LUT6 (Prop_lut6_I3_O)        0.124    33.847 f  CPU/dx_is_setx_reg/q_i_17__15/O
                         net (fo=35, routed)          0.501    34.347    CPU/mw_set_rstatus_reg/dx_pending_r30
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124    34.471 f  CPU/mw_set_rstatus_reg/q_i_5__113/O
                         net (fo=38, routed)          1.045    35.516    CPU/dx_is_setx_reg/readA_value1
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    35.640 r  CPU/dx_is_setx_reg/q_i_1__197/O
                         net (fo=5, routed)           0.819    36.459    CPU/dx_is_setx_reg/jr_target[7]
    SLICE_X40Y89         LUT2 (Prop_lut2_I0_O)        0.154    36.613 r  CPU/dx_is_setx_reg/q_i_92/O
                         net (fo=5, routed)           0.616    37.228    CPU/dx_is_setx_reg/p_2_1
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.327    37.555 r  CPU/dx_is_setx_reg/q_i_73/O
                         net (fo=3, routed)           0.832    38.387    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/G_2
    SLICE_X42Y90         LUT6 (Prop_lut6_I4_O)        0.124    38.511 r  CPU/dx_is_setx_reg/q_i_44/O
                         net (fo=6, routed)           0.474    38.986    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c16
    SLICE_X42Y91         LUT3 (Prop_lut3_I1_O)        0.124    39.110 r  CPU/dx_is_setx_reg/q_i_34/O
                         net (fo=4, routed)           0.678    39.787    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c20
    SLICE_X42Y91         LUT6 (Prop_lut6_I1_O)        0.124    39.911 r  CPU/dx_is_setx_reg/q_i_27/O
                         net (fo=1, routed)           0.798    40.710    CPU/dx_is_setx_reg/q_i_27_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124    40.834 r  CPU/dx_is_setx_reg/q_i_9__2/O
                         net (fo=1, routed)           0.308    41.141    CPU/dx_is_setx_reg/q_i_9__2_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.124    41.265 r  CPU/dx_is_setx_reg/q_i_3__81/O
                         net (fo=33, routed)          0.431    41.696    CPU/dx_is_setx_reg/p_8_in
    SLICE_X44Y92         LUT6 (Prop_lut6_I0_O)        0.124    41.820 r  CPU/dx_is_setx_reg/q_i_2__110/O
                         net (fo=1, routed)           0.491    42.311    CPU/dx_is_setx_reg/q_i_2__110_n_0
    SLICE_X44Y92         LUT6 (Prop_lut6_I1_O)        0.124    42.435 r  CPU/dx_is_setx_reg/q_i_1__161/O
                         net (fo=1, routed)           0.000    42.435    CPU/pc_reg[8]/q_reg_2
    SLICE_X44Y92         FDCE                                         r  CPU/pc_reg[8]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.514    42.579    CPU/pc_reg[8]/clk_out1
    SLICE_X44Y92         FDCE                                         r  CPU/pc_reg[8]/q_reg/C
                         clock pessimism              0.020    42.599    
                         clock uncertainty           -0.180    42.420    
    SLICE_X44Y92         FDCE (Setup_fdce_C_D)        0.032    42.452    CPU/pc_reg[8]/q_reg
  -------------------------------------------------------------------
                         required time                         42.452    
                         arrival time                         -42.435    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 CPU/mw_setx_val_reg[26]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg[23]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        16.805ns  (logic 3.596ns (21.398%)  route 13.209ns (78.602%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=13)
  Clock Path Skew:        -3.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.576ns = ( 42.576 - 40.000 ) 
    Source Clock Delay      (SCD):    5.619ns = ( 25.619 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.628    25.619    CPU/mw_setx_val_reg[26]/clk
    SLICE_X30Y102        FDRE                                         r  CPU/mw_setx_val_reg[26]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.478    26.097 r  CPU/mw_setx_val_reg[26]/q_reg/Q
                         net (fo=13, routed)          0.867    26.965    CPU/dx_rt_reg[4]/q_i_18__12
    SLICE_X32Y101        LUT2 (Prop_lut2_I1_O)        0.321    27.286 r  CPU/dx_rt_reg[4]/q_i_21__10/O
                         net (fo=1, routed)           0.549    27.835    CPU/mw_is_mult_reg/q_i_15__23_1
    SLICE_X31Y101        LUT6 (Prop_lut6_I4_O)        0.332    28.167 r  CPU/mw_is_mult_reg/q_i_18__12/O
                         net (fo=43, routed)          0.813    28.980    CPU/mw_load_data_reg[22]/q_i_8__67
    SLICE_X31Y104        LUT5 (Prop_lut5_I3_O)        0.124    29.104 r  CPU/mw_load_data_reg[22]/q_i_10__43/O
                         net (fo=2, routed)           0.707    29.811    CPU/xm_alu_result_reg[22]/q_i_9__10
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    29.935 f  CPU/xm_alu_result_reg[22]/q_i_11__15/O
                         net (fo=5, routed)           0.791    30.726    CPU/xm_alu_result_reg[22]/q_reg_3
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.124    30.850 r  CPU/xm_alu_result_reg[22]/q_i_50/O
                         net (fo=5, routed)           1.017    31.867    CPU/dx_rt_reg[4]/q_i_13__1_2
    SLICE_X34Y96         LUT6 (Prop_lut6_I4_O)        0.124    31.991 f  CPU/dx_rt_reg[4]/q_i_29/O
                         net (fo=2, routed)           0.586    32.577    CPU/dx_rt_reg[4]/q_i_53__0_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I2_O)        0.124    32.701 r  CPU/dx_rt_reg[4]/q_i_41__0/O
                         net (fo=1, routed)           0.292    32.992    CPU/dx_rt_reg[4]/q_i_41__0_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.124    33.116 f  CPU/dx_rt_reg[4]/q_i_31__0/O
                         net (fo=1, routed)           0.606    33.723    CPU/dx_is_setx_reg/q_i_5__112
    SLICE_X36Y94         LUT6 (Prop_lut6_I3_O)        0.124    33.847 f  CPU/dx_is_setx_reg/q_i_17__15/O
                         net (fo=35, routed)          0.501    34.347    CPU/mw_set_rstatus_reg/dx_pending_r30
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124    34.471 f  CPU/mw_set_rstatus_reg/q_i_5__113/O
                         net (fo=38, routed)          1.045    35.516    CPU/dx_is_setx_reg/readA_value1
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    35.640 r  CPU/dx_is_setx_reg/q_i_1__197/O
                         net (fo=5, routed)           0.819    36.459    CPU/dx_is_setx_reg/jr_target[7]
    SLICE_X40Y89         LUT2 (Prop_lut2_I0_O)        0.154    36.613 r  CPU/dx_is_setx_reg/q_i_92/O
                         net (fo=5, routed)           0.616    37.228    CPU/dx_is_setx_reg/p_2_1
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.327    37.555 r  CPU/dx_is_setx_reg/q_i_73/O
                         net (fo=3, routed)           0.832    38.387    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/G_2
    SLICE_X42Y90         LUT6 (Prop_lut6_I4_O)        0.124    38.511 r  CPU/dx_is_setx_reg/q_i_44/O
                         net (fo=6, routed)           0.474    38.986    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c16
    SLICE_X42Y91         LUT3 (Prop_lut3_I1_O)        0.124    39.110 r  CPU/dx_is_setx_reg/q_i_34/O
                         net (fo=4, routed)           0.678    39.787    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c20
    SLICE_X42Y91         LUT6 (Prop_lut6_I1_O)        0.124    39.911 r  CPU/dx_is_setx_reg/q_i_27/O
                         net (fo=1, routed)           0.798    40.710    CPU/dx_is_setx_reg/q_i_27_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124    40.834 r  CPU/dx_is_setx_reg/q_i_9__2/O
                         net (fo=1, routed)           0.308    41.141    CPU/dx_is_setx_reg/q_i_9__2_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.124    41.265 r  CPU/dx_is_setx_reg/q_i_3__81/O
                         net (fo=33, routed)          0.615    41.881    CPU/dx_is_setx_reg/p_8_in
    SLICE_X46Y90         LUT6 (Prop_lut6_I4_O)        0.124    42.005 r  CPU/dx_is_setx_reg/q_i_2__220/O
                         net (fo=1, routed)           0.296    42.301    CPU/dx_is_setx_reg/q_i_2__220_n_0
    SLICE_X47Y90         LUT4 (Prop_lut4_I0_O)        0.124    42.425 r  CPU/dx_is_setx_reg/q_i_1__152/O
                         net (fo=1, routed)           0.000    42.425    CPU/pc_reg[23]/q_reg_2
    SLICE_X47Y90         FDCE                                         r  CPU/pc_reg[23]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.511    42.576    CPU/pc_reg[23]/clk_out1
    SLICE_X47Y90         FDCE                                         r  CPU/pc_reg[23]/q_reg/C
                         clock pessimism              0.020    42.596    
                         clock uncertainty           -0.180    42.417    
    SLICE_X47Y90         FDCE (Setup_fdce_C_D)        0.032    42.449    CPU/pc_reg[23]/q_reg
  -------------------------------------------------------------------
                         required time                         42.449    
                         arrival time                         -42.425    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 CPU/mw_setx_val_reg[26]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg[18]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        16.808ns  (logic 3.596ns (21.395%)  route 13.212ns (78.605%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -3.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.580ns = ( 42.580 - 40.000 ) 
    Source Clock Delay      (SCD):    5.619ns = ( 25.619 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.628    25.619    CPU/mw_setx_val_reg[26]/clk
    SLICE_X30Y102        FDRE                                         r  CPU/mw_setx_val_reg[26]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.478    26.097 r  CPU/mw_setx_val_reg[26]/q_reg/Q
                         net (fo=13, routed)          0.867    26.965    CPU/dx_rt_reg[4]/q_i_18__12
    SLICE_X32Y101        LUT2 (Prop_lut2_I1_O)        0.321    27.286 r  CPU/dx_rt_reg[4]/q_i_21__10/O
                         net (fo=1, routed)           0.549    27.835    CPU/mw_is_mult_reg/q_i_15__23_1
    SLICE_X31Y101        LUT6 (Prop_lut6_I4_O)        0.332    28.167 r  CPU/mw_is_mult_reg/q_i_18__12/O
                         net (fo=43, routed)          0.813    28.980    CPU/mw_load_data_reg[22]/q_i_8__67
    SLICE_X31Y104        LUT5 (Prop_lut5_I3_O)        0.124    29.104 r  CPU/mw_load_data_reg[22]/q_i_10__43/O
                         net (fo=2, routed)           0.707    29.811    CPU/xm_alu_result_reg[22]/q_i_9__10
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    29.935 f  CPU/xm_alu_result_reg[22]/q_i_11__15/O
                         net (fo=5, routed)           0.791    30.726    CPU/xm_alu_result_reg[22]/q_reg_3
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.124    30.850 r  CPU/xm_alu_result_reg[22]/q_i_50/O
                         net (fo=5, routed)           1.017    31.867    CPU/dx_rt_reg[4]/q_i_13__1_2
    SLICE_X34Y96         LUT6 (Prop_lut6_I4_O)        0.124    31.991 f  CPU/dx_rt_reg[4]/q_i_29/O
                         net (fo=2, routed)           0.586    32.577    CPU/dx_rt_reg[4]/q_i_53__0_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I2_O)        0.124    32.701 r  CPU/dx_rt_reg[4]/q_i_41__0/O
                         net (fo=1, routed)           0.292    32.992    CPU/dx_rt_reg[4]/q_i_41__0_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.124    33.116 f  CPU/dx_rt_reg[4]/q_i_31__0/O
                         net (fo=1, routed)           0.606    33.723    CPU/dx_is_setx_reg/q_i_5__112
    SLICE_X36Y94         LUT6 (Prop_lut6_I3_O)        0.124    33.847 f  CPU/dx_is_setx_reg/q_i_17__15/O
                         net (fo=35, routed)          0.501    34.347    CPU/mw_set_rstatus_reg/dx_pending_r30
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124    34.471 f  CPU/mw_set_rstatus_reg/q_i_5__113/O
                         net (fo=38, routed)          1.045    35.516    CPU/dx_is_setx_reg/readA_value1
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    35.640 r  CPU/dx_is_setx_reg/q_i_1__197/O
                         net (fo=5, routed)           0.819    36.459    CPU/dx_is_setx_reg/jr_target[7]
    SLICE_X40Y89         LUT2 (Prop_lut2_I0_O)        0.154    36.613 r  CPU/dx_is_setx_reg/q_i_92/O
                         net (fo=5, routed)           0.616    37.228    CPU/dx_is_setx_reg/p_2_1
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.327    37.555 r  CPU/dx_is_setx_reg/q_i_73/O
                         net (fo=3, routed)           0.832    38.387    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/G_2
    SLICE_X42Y90         LUT6 (Prop_lut6_I4_O)        0.124    38.511 r  CPU/dx_is_setx_reg/q_i_44/O
                         net (fo=6, routed)           0.474    38.986    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c16
    SLICE_X42Y91         LUT3 (Prop_lut3_I1_O)        0.124    39.110 r  CPU/dx_is_setx_reg/q_i_34/O
                         net (fo=4, routed)           0.678    39.787    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c20
    SLICE_X42Y91         LUT6 (Prop_lut6_I1_O)        0.124    39.911 r  CPU/dx_is_setx_reg/q_i_27/O
                         net (fo=1, routed)           0.798    40.710    CPU/dx_is_setx_reg/q_i_27_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124    40.834 r  CPU/dx_is_setx_reg/q_i_9__2/O
                         net (fo=1, routed)           0.308    41.141    CPU/dx_is_setx_reg/q_i_9__2_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.124    41.265 r  CPU/dx_is_setx_reg/q_i_3__81/O
                         net (fo=33, routed)          0.597    41.863    CPU/dx_is_setx_reg/p_8_in
    SLICE_X47Y94         LUT6 (Prop_lut6_I0_O)        0.124    41.987 r  CPU/dx_is_setx_reg/q_i_2__105/O
                         net (fo=1, routed)           0.316    42.303    CPU/dx_is_setx_reg/q_i_2__105_n_0
    SLICE_X44Y93         LUT5 (Prop_lut5_I1_O)        0.124    42.427 r  CPU/dx_is_setx_reg/q_i_1__154/O
                         net (fo=1, routed)           0.000    42.427    CPU/pc_reg[18]/q_reg_2
    SLICE_X44Y93         FDCE                                         r  CPU/pc_reg[18]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.515    42.580    CPU/pc_reg[18]/clk_out1
    SLICE_X44Y93         FDCE                                         r  CPU/pc_reg[18]/q_reg/C
                         clock pessimism              0.020    42.600    
                         clock uncertainty           -0.180    42.421    
    SLICE_X44Y93         FDCE (Setup_fdce_C_D)        0.031    42.452    CPU/pc_reg[18]/q_reg
  -------------------------------------------------------------------
                         required time                         42.452    
                         arrival time                         -42.427    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (required time - arrival time)
  Source:                 CPU/mw_setx_val_reg[26]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg[11]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        16.853ns  (logic 3.596ns (21.337%)  route 13.257ns (78.663%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=13)
  Clock Path Skew:        -3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.577ns = ( 42.577 - 40.000 ) 
    Source Clock Delay      (SCD):    5.619ns = ( 25.619 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.628    25.619    CPU/mw_setx_val_reg[26]/clk
    SLICE_X30Y102        FDRE                                         r  CPU/mw_setx_val_reg[26]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.478    26.097 r  CPU/mw_setx_val_reg[26]/q_reg/Q
                         net (fo=13, routed)          0.867    26.965    CPU/dx_rt_reg[4]/q_i_18__12
    SLICE_X32Y101        LUT2 (Prop_lut2_I1_O)        0.321    27.286 r  CPU/dx_rt_reg[4]/q_i_21__10/O
                         net (fo=1, routed)           0.549    27.835    CPU/mw_is_mult_reg/q_i_15__23_1
    SLICE_X31Y101        LUT6 (Prop_lut6_I4_O)        0.332    28.167 r  CPU/mw_is_mult_reg/q_i_18__12/O
                         net (fo=43, routed)          0.813    28.980    CPU/mw_load_data_reg[22]/q_i_8__67
    SLICE_X31Y104        LUT5 (Prop_lut5_I3_O)        0.124    29.104 r  CPU/mw_load_data_reg[22]/q_i_10__43/O
                         net (fo=2, routed)           0.707    29.811    CPU/xm_alu_result_reg[22]/q_i_9__10
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    29.935 f  CPU/xm_alu_result_reg[22]/q_i_11__15/O
                         net (fo=5, routed)           0.791    30.726    CPU/xm_alu_result_reg[22]/q_reg_3
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.124    30.850 r  CPU/xm_alu_result_reg[22]/q_i_50/O
                         net (fo=5, routed)           1.017    31.867    CPU/dx_rt_reg[4]/q_i_13__1_2
    SLICE_X34Y96         LUT6 (Prop_lut6_I4_O)        0.124    31.991 f  CPU/dx_rt_reg[4]/q_i_29/O
                         net (fo=2, routed)           0.586    32.577    CPU/dx_rt_reg[4]/q_i_53__0_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I2_O)        0.124    32.701 r  CPU/dx_rt_reg[4]/q_i_41__0/O
                         net (fo=1, routed)           0.292    32.992    CPU/dx_rt_reg[4]/q_i_41__0_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.124    33.116 f  CPU/dx_rt_reg[4]/q_i_31__0/O
                         net (fo=1, routed)           0.606    33.723    CPU/dx_is_setx_reg/q_i_5__112
    SLICE_X36Y94         LUT6 (Prop_lut6_I3_O)        0.124    33.847 f  CPU/dx_is_setx_reg/q_i_17__15/O
                         net (fo=35, routed)          0.501    34.347    CPU/mw_set_rstatus_reg/dx_pending_r30
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124    34.471 f  CPU/mw_set_rstatus_reg/q_i_5__113/O
                         net (fo=38, routed)          1.045    35.516    CPU/dx_is_setx_reg/readA_value1
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    35.640 r  CPU/dx_is_setx_reg/q_i_1__197/O
                         net (fo=5, routed)           0.819    36.459    CPU/dx_is_setx_reg/jr_target[7]
    SLICE_X40Y89         LUT2 (Prop_lut2_I0_O)        0.154    36.613 r  CPU/dx_is_setx_reg/q_i_92/O
                         net (fo=5, routed)           0.616    37.228    CPU/dx_is_setx_reg/p_2_1
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.327    37.555 r  CPU/dx_is_setx_reg/q_i_73/O
                         net (fo=3, routed)           0.832    38.387    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/G_2
    SLICE_X42Y90         LUT6 (Prop_lut6_I4_O)        0.124    38.511 r  CPU/dx_is_setx_reg/q_i_44/O
                         net (fo=6, routed)           0.474    38.986    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c16
    SLICE_X42Y91         LUT3 (Prop_lut3_I1_O)        0.124    39.110 r  CPU/dx_is_setx_reg/q_i_34/O
                         net (fo=4, routed)           0.678    39.787    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c20
    SLICE_X42Y91         LUT6 (Prop_lut6_I1_O)        0.124    39.911 r  CPU/dx_is_setx_reg/q_i_27/O
                         net (fo=1, routed)           0.798    40.710    CPU/dx_is_setx_reg/q_i_27_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124    40.834 r  CPU/dx_is_setx_reg/q_i_9__2/O
                         net (fo=1, routed)           0.308    41.141    CPU/dx_is_setx_reg/q_i_9__2_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.124    41.265 r  CPU/dx_is_setx_reg/q_i_3__81/O
                         net (fo=33, routed)          0.466    41.731    CPU/dx_is_setx_reg/p_8_in
    SLICE_X46Y92         LUT6 (Prop_lut6_I4_O)        0.124    41.855 r  CPU/dx_is_setx_reg/q_i_2__223/O
                         net (fo=1, routed)           0.493    42.349    CPU/dx_is_setx_reg/q_i_2__223_n_0
    SLICE_X46Y92         LUT4 (Prop_lut4_I0_O)        0.124    42.473 r  CPU/dx_is_setx_reg/q_i_1__164/O
                         net (fo=1, routed)           0.000    42.473    CPU/pc_reg[11]/q_reg_3
    SLICE_X46Y92         FDCE                                         r  CPU/pc_reg[11]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.512    42.577    CPU/pc_reg[11]/clk_out1
    SLICE_X46Y92         FDCE                                         r  CPU/pc_reg[11]/q_reg/C
                         clock pessimism              0.020    42.597    
                         clock uncertainty           -0.180    42.418    
    SLICE_X46Y92         FDCE (Setup_fdce_C_D)        0.081    42.499    CPU/pc_reg[11]/q_reg
  -------------------------------------------------------------------
                         required time                         42.499    
                         arrival time                         -42.473    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.039ns  (required time - arrival time)
  Source:                 CPU/mw_setx_val_reg[26]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg[2]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        16.789ns  (logic 3.596ns (21.419%)  route 13.193ns (78.581%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -3.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.578ns = ( 42.578 - 40.000 ) 
    Source Clock Delay      (SCD):    5.619ns = ( 25.619 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.628    25.619    CPU/mw_setx_val_reg[26]/clk
    SLICE_X30Y102        FDRE                                         r  CPU/mw_setx_val_reg[26]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.478    26.097 r  CPU/mw_setx_val_reg[26]/q_reg/Q
                         net (fo=13, routed)          0.867    26.965    CPU/dx_rt_reg[4]/q_i_18__12
    SLICE_X32Y101        LUT2 (Prop_lut2_I1_O)        0.321    27.286 r  CPU/dx_rt_reg[4]/q_i_21__10/O
                         net (fo=1, routed)           0.549    27.835    CPU/mw_is_mult_reg/q_i_15__23_1
    SLICE_X31Y101        LUT6 (Prop_lut6_I4_O)        0.332    28.167 r  CPU/mw_is_mult_reg/q_i_18__12/O
                         net (fo=43, routed)          0.813    28.980    CPU/mw_load_data_reg[22]/q_i_8__67
    SLICE_X31Y104        LUT5 (Prop_lut5_I3_O)        0.124    29.104 r  CPU/mw_load_data_reg[22]/q_i_10__43/O
                         net (fo=2, routed)           0.707    29.811    CPU/xm_alu_result_reg[22]/q_i_9__10
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    29.935 f  CPU/xm_alu_result_reg[22]/q_i_11__15/O
                         net (fo=5, routed)           0.791    30.726    CPU/xm_alu_result_reg[22]/q_reg_3
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.124    30.850 r  CPU/xm_alu_result_reg[22]/q_i_50/O
                         net (fo=5, routed)           1.017    31.867    CPU/dx_rt_reg[4]/q_i_13__1_2
    SLICE_X34Y96         LUT6 (Prop_lut6_I4_O)        0.124    31.991 f  CPU/dx_rt_reg[4]/q_i_29/O
                         net (fo=2, routed)           0.586    32.577    CPU/dx_rt_reg[4]/q_i_53__0_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I2_O)        0.124    32.701 r  CPU/dx_rt_reg[4]/q_i_41__0/O
                         net (fo=1, routed)           0.292    32.992    CPU/dx_rt_reg[4]/q_i_41__0_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.124    33.116 f  CPU/dx_rt_reg[4]/q_i_31__0/O
                         net (fo=1, routed)           0.606    33.723    CPU/dx_is_setx_reg/q_i_5__112
    SLICE_X36Y94         LUT6 (Prop_lut6_I3_O)        0.124    33.847 f  CPU/dx_is_setx_reg/q_i_17__15/O
                         net (fo=35, routed)          0.501    34.347    CPU/mw_set_rstatus_reg/dx_pending_r30
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124    34.471 f  CPU/mw_set_rstatus_reg/q_i_5__113/O
                         net (fo=38, routed)          1.045    35.516    CPU/dx_is_setx_reg/readA_value1
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    35.640 r  CPU/dx_is_setx_reg/q_i_1__197/O
                         net (fo=5, routed)           0.819    36.459    CPU/dx_is_setx_reg/jr_target[7]
    SLICE_X40Y89         LUT2 (Prop_lut2_I0_O)        0.154    36.613 r  CPU/dx_is_setx_reg/q_i_92/O
                         net (fo=5, routed)           0.616    37.228    CPU/dx_is_setx_reg/p_2_1
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.327    37.555 r  CPU/dx_is_setx_reg/q_i_73/O
                         net (fo=3, routed)           0.832    38.387    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/G_2
    SLICE_X42Y90         LUT6 (Prop_lut6_I4_O)        0.124    38.511 r  CPU/dx_is_setx_reg/q_i_44/O
                         net (fo=6, routed)           0.474    38.986    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c16
    SLICE_X42Y91         LUT3 (Prop_lut3_I1_O)        0.124    39.110 r  CPU/dx_is_setx_reg/q_i_34/O
                         net (fo=4, routed)           0.678    39.787    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c20
    SLICE_X42Y91         LUT6 (Prop_lut6_I1_O)        0.124    39.911 r  CPU/dx_is_setx_reg/q_i_27/O
                         net (fo=1, routed)           0.798    40.710    CPU/dx_is_setx_reg/q_i_27_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124    40.834 r  CPU/dx_is_setx_reg/q_i_9__2/O
                         net (fo=1, routed)           0.308    41.141    CPU/dx_is_setx_reg/q_i_9__2_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.124    41.265 r  CPU/dx_is_setx_reg/q_i_3__81/O
                         net (fo=33, routed)          0.734    41.999    CPU/dx_is_setx_reg/p_8_in
    SLICE_X48Y94         LUT6 (Prop_lut6_I0_O)        0.124    42.123 r  CPU/dx_is_setx_reg/q_i_2__116/O
                         net (fo=1, routed)           0.162    42.285    CPU/fd_insn_reg[27]/q_reg_84
    SLICE_X48Y94         LUT5 (Prop_lut5_I1_O)        0.124    42.409 r  CPU/fd_insn_reg[27]/q_i_1__169/O
                         net (fo=1, routed)           0.000    42.409    CPU/pc_reg[2]/q_reg_2
    SLICE_X48Y94         FDCE                                         r  CPU/pc_reg[2]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.513    42.578    CPU/pc_reg[2]/clk_out1
    SLICE_X48Y94         FDCE                                         r  CPU/pc_reg[2]/q_reg/C
                         clock pessimism              0.020    42.598    
                         clock uncertainty           -0.180    42.419    
    SLICE_X48Y94         FDCE (Setup_fdce_C_D)        0.029    42.448    CPU/pc_reg[2]/q_reg
  -------------------------------------------------------------------
                         required time                         42.448    
                         arrival time                         -42.409    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 CPU/mw_setx_val_reg[26]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg[21]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        16.788ns  (logic 3.596ns (21.420%)  route 13.192ns (78.580%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=14)
  Clock Path Skew:        -3.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.580ns = ( 42.580 - 40.000 ) 
    Source Clock Delay      (SCD):    5.619ns = ( 25.619 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.628    25.619    CPU/mw_setx_val_reg[26]/clk
    SLICE_X30Y102        FDRE                                         r  CPU/mw_setx_val_reg[26]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.478    26.097 r  CPU/mw_setx_val_reg[26]/q_reg/Q
                         net (fo=13, routed)          0.867    26.965    CPU/dx_rt_reg[4]/q_i_18__12
    SLICE_X32Y101        LUT2 (Prop_lut2_I1_O)        0.321    27.286 r  CPU/dx_rt_reg[4]/q_i_21__10/O
                         net (fo=1, routed)           0.549    27.835    CPU/mw_is_mult_reg/q_i_15__23_1
    SLICE_X31Y101        LUT6 (Prop_lut6_I4_O)        0.332    28.167 r  CPU/mw_is_mult_reg/q_i_18__12/O
                         net (fo=43, routed)          0.813    28.980    CPU/mw_load_data_reg[22]/q_i_8__67
    SLICE_X31Y104        LUT5 (Prop_lut5_I3_O)        0.124    29.104 r  CPU/mw_load_data_reg[22]/q_i_10__43/O
                         net (fo=2, routed)           0.707    29.811    CPU/xm_alu_result_reg[22]/q_i_9__10
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    29.935 f  CPU/xm_alu_result_reg[22]/q_i_11__15/O
                         net (fo=5, routed)           0.791    30.726    CPU/xm_alu_result_reg[22]/q_reg_3
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.124    30.850 r  CPU/xm_alu_result_reg[22]/q_i_50/O
                         net (fo=5, routed)           1.017    31.867    CPU/dx_rt_reg[4]/q_i_13__1_2
    SLICE_X34Y96         LUT6 (Prop_lut6_I4_O)        0.124    31.991 f  CPU/dx_rt_reg[4]/q_i_29/O
                         net (fo=2, routed)           0.586    32.577    CPU/dx_rt_reg[4]/q_i_53__0_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I2_O)        0.124    32.701 r  CPU/dx_rt_reg[4]/q_i_41__0/O
                         net (fo=1, routed)           0.292    32.992    CPU/dx_rt_reg[4]/q_i_41__0_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.124    33.116 f  CPU/dx_rt_reg[4]/q_i_31__0/O
                         net (fo=1, routed)           0.606    33.723    CPU/dx_is_setx_reg/q_i_5__112
    SLICE_X36Y94         LUT6 (Prop_lut6_I3_O)        0.124    33.847 f  CPU/dx_is_setx_reg/q_i_17__15/O
                         net (fo=35, routed)          0.501    34.347    CPU/mw_set_rstatus_reg/dx_pending_r30
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124    34.471 f  CPU/mw_set_rstatus_reg/q_i_5__113/O
                         net (fo=38, routed)          1.045    35.516    CPU/dx_is_setx_reg/readA_value1
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    35.640 r  CPU/dx_is_setx_reg/q_i_1__197/O
                         net (fo=5, routed)           0.819    36.459    CPU/dx_is_setx_reg/jr_target[7]
    SLICE_X40Y89         LUT2 (Prop_lut2_I0_O)        0.154    36.613 r  CPU/dx_is_setx_reg/q_i_92/O
                         net (fo=5, routed)           0.616    37.228    CPU/dx_is_setx_reg/p_2_1
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.327    37.555 r  CPU/dx_is_setx_reg/q_i_73/O
                         net (fo=3, routed)           0.832    38.387    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/G_2
    SLICE_X42Y90         LUT6 (Prop_lut6_I4_O)        0.124    38.511 r  CPU/dx_is_setx_reg/q_i_44/O
                         net (fo=6, routed)           0.474    38.986    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c16
    SLICE_X42Y91         LUT3 (Prop_lut3_I1_O)        0.124    39.110 r  CPU/dx_is_setx_reg/q_i_34/O
                         net (fo=4, routed)           0.678    39.787    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c20
    SLICE_X42Y91         LUT6 (Prop_lut6_I1_O)        0.124    39.911 r  CPU/dx_is_setx_reg/q_i_27/O
                         net (fo=1, routed)           0.798    40.710    CPU/dx_is_setx_reg/q_i_27_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124    40.834 r  CPU/dx_is_setx_reg/q_i_9__2/O
                         net (fo=1, routed)           0.308    41.141    CPU/dx_is_setx_reg/q_i_9__2_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.124    41.265 r  CPU/dx_is_setx_reg/q_i_3__81/O
                         net (fo=33, routed)          0.594    41.859    CPU/dx_is_setx_reg/p_8_in
    SLICE_X40Y93         LUT6 (Prop_lut6_I0_O)        0.124    41.983 r  CPU/dx_is_setx_reg/q_i_2__103/O
                         net (fo=1, routed)           0.301    42.284    CPU/dx_is_setx_reg/q_i_2__103_n_0
    SLICE_X43Y93         LUT6 (Prop_lut6_I1_O)        0.124    42.408 r  CPU/dx_is_setx_reg/q_i_1__151/O
                         net (fo=1, routed)           0.000    42.408    CPU/pc_reg[21]/q_reg_3
    SLICE_X43Y93         FDCE                                         r  CPU/pc_reg[21]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.515    42.580    CPU/pc_reg[21]/clk_out1
    SLICE_X43Y93         FDCE                                         r  CPU/pc_reg[21]/q_reg/C
                         clock pessimism              0.020    42.600    
                         clock uncertainty           -0.180    42.421    
    SLICE_X43Y93         FDCE (Setup_fdce_C_D)        0.029    42.450    CPU/pc_reg[21]/q_reg
  -------------------------------------------------------------------
                         required time                         42.450    
                         arrival time                         -42.408    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 CPU/mw_setx_val_reg[26]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg[20]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        16.775ns  (logic 3.596ns (21.437%)  route 13.179ns (78.563%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=14)
  Clock Path Skew:        -3.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.579ns = ( 42.579 - 40.000 ) 
    Source Clock Delay      (SCD):    5.619ns = ( 25.619 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.628    25.619    CPU/mw_setx_val_reg[26]/clk
    SLICE_X30Y102        FDRE                                         r  CPU/mw_setx_val_reg[26]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.478    26.097 r  CPU/mw_setx_val_reg[26]/q_reg/Q
                         net (fo=13, routed)          0.867    26.965    CPU/dx_rt_reg[4]/q_i_18__12
    SLICE_X32Y101        LUT2 (Prop_lut2_I1_O)        0.321    27.286 r  CPU/dx_rt_reg[4]/q_i_21__10/O
                         net (fo=1, routed)           0.549    27.835    CPU/mw_is_mult_reg/q_i_15__23_1
    SLICE_X31Y101        LUT6 (Prop_lut6_I4_O)        0.332    28.167 r  CPU/mw_is_mult_reg/q_i_18__12/O
                         net (fo=43, routed)          0.813    28.980    CPU/mw_load_data_reg[22]/q_i_8__67
    SLICE_X31Y104        LUT5 (Prop_lut5_I3_O)        0.124    29.104 r  CPU/mw_load_data_reg[22]/q_i_10__43/O
                         net (fo=2, routed)           0.707    29.811    CPU/xm_alu_result_reg[22]/q_i_9__10
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    29.935 f  CPU/xm_alu_result_reg[22]/q_i_11__15/O
                         net (fo=5, routed)           0.791    30.726    CPU/xm_alu_result_reg[22]/q_reg_3
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.124    30.850 r  CPU/xm_alu_result_reg[22]/q_i_50/O
                         net (fo=5, routed)           1.017    31.867    CPU/dx_rt_reg[4]/q_i_13__1_2
    SLICE_X34Y96         LUT6 (Prop_lut6_I4_O)        0.124    31.991 f  CPU/dx_rt_reg[4]/q_i_29/O
                         net (fo=2, routed)           0.586    32.577    CPU/dx_rt_reg[4]/q_i_53__0_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I2_O)        0.124    32.701 r  CPU/dx_rt_reg[4]/q_i_41__0/O
                         net (fo=1, routed)           0.292    32.992    CPU/dx_rt_reg[4]/q_i_41__0_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.124    33.116 f  CPU/dx_rt_reg[4]/q_i_31__0/O
                         net (fo=1, routed)           0.606    33.723    CPU/dx_is_setx_reg/q_i_5__112
    SLICE_X36Y94         LUT6 (Prop_lut6_I3_O)        0.124    33.847 f  CPU/dx_is_setx_reg/q_i_17__15/O
                         net (fo=35, routed)          0.501    34.347    CPU/mw_set_rstatus_reg/dx_pending_r30
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124    34.471 f  CPU/mw_set_rstatus_reg/q_i_5__113/O
                         net (fo=38, routed)          1.045    35.516    CPU/dx_is_setx_reg/readA_value1
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    35.640 r  CPU/dx_is_setx_reg/q_i_1__197/O
                         net (fo=5, routed)           0.819    36.459    CPU/dx_is_setx_reg/jr_target[7]
    SLICE_X40Y89         LUT2 (Prop_lut2_I0_O)        0.154    36.613 r  CPU/dx_is_setx_reg/q_i_92/O
                         net (fo=5, routed)           0.616    37.228    CPU/dx_is_setx_reg/p_2_1
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.327    37.555 r  CPU/dx_is_setx_reg/q_i_73/O
                         net (fo=3, routed)           0.832    38.387    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/G_2
    SLICE_X42Y90         LUT6 (Prop_lut6_I4_O)        0.124    38.511 r  CPU/dx_is_setx_reg/q_i_44/O
                         net (fo=6, routed)           0.474    38.986    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c16
    SLICE_X42Y91         LUT3 (Prop_lut3_I1_O)        0.124    39.110 r  CPU/dx_is_setx_reg/q_i_34/O
                         net (fo=4, routed)           0.678    39.787    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c20
    SLICE_X42Y91         LUT6 (Prop_lut6_I1_O)        0.124    39.911 r  CPU/dx_is_setx_reg/q_i_27/O
                         net (fo=1, routed)           0.798    40.710    CPU/dx_is_setx_reg/q_i_27_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124    40.834 r  CPU/dx_is_setx_reg/q_i_9__2/O
                         net (fo=1, routed)           0.308    41.141    CPU/dx_is_setx_reg/q_i_9__2_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.124    41.265 r  CPU/dx_is_setx_reg/q_i_3__81/O
                         net (fo=33, routed)          0.579    41.844    CPU/dx_is_setx_reg/p_8_in
    SLICE_X45Y90         LUT6 (Prop_lut6_I0_O)        0.124    41.968 r  CPU/dx_is_setx_reg/q_i_2__101/O
                         net (fo=1, routed)           0.302    42.270    CPU/dx_is_setx_reg/q_i_2__101_n_0
    SLICE_X44Y92         LUT6 (Prop_lut6_I1_O)        0.124    42.394 r  CPU/dx_is_setx_reg/q_i_1__149/O
                         net (fo=1, routed)           0.000    42.394    CPU/pc_reg[20]/q_reg_2
    SLICE_X44Y92         FDCE                                         r  CPU/pc_reg[20]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.514    42.579    CPU/pc_reg[20]/clk_out1
    SLICE_X44Y92         FDCE                                         r  CPU/pc_reg[20]/q_reg/C
                         clock pessimism              0.020    42.599    
                         clock uncertainty           -0.180    42.420    
    SLICE_X44Y92         FDCE (Setup_fdce_C_D)        0.031    42.451    CPU/pc_reg[20]/q_reg
  -------------------------------------------------------------------
                         required time                         42.451    
                         arrival time                         -42.394    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (required time - arrival time)
  Source:                 CPU/mw_setx_val_reg[26]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg[3]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        16.770ns  (logic 3.596ns (21.443%)  route 13.174ns (78.557%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.577ns = ( 42.577 - 40.000 ) 
    Source Clock Delay      (SCD):    5.619ns = ( 25.619 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.628    25.619    CPU/mw_setx_val_reg[26]/clk
    SLICE_X30Y102        FDRE                                         r  CPU/mw_setx_val_reg[26]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.478    26.097 r  CPU/mw_setx_val_reg[26]/q_reg/Q
                         net (fo=13, routed)          0.867    26.965    CPU/dx_rt_reg[4]/q_i_18__12
    SLICE_X32Y101        LUT2 (Prop_lut2_I1_O)        0.321    27.286 r  CPU/dx_rt_reg[4]/q_i_21__10/O
                         net (fo=1, routed)           0.549    27.835    CPU/mw_is_mult_reg/q_i_15__23_1
    SLICE_X31Y101        LUT6 (Prop_lut6_I4_O)        0.332    28.167 r  CPU/mw_is_mult_reg/q_i_18__12/O
                         net (fo=43, routed)          0.813    28.980    CPU/mw_load_data_reg[22]/q_i_8__67
    SLICE_X31Y104        LUT5 (Prop_lut5_I3_O)        0.124    29.104 r  CPU/mw_load_data_reg[22]/q_i_10__43/O
                         net (fo=2, routed)           0.707    29.811    CPU/xm_alu_result_reg[22]/q_i_9__10
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    29.935 f  CPU/xm_alu_result_reg[22]/q_i_11__15/O
                         net (fo=5, routed)           0.791    30.726    CPU/xm_alu_result_reg[22]/q_reg_3
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.124    30.850 r  CPU/xm_alu_result_reg[22]/q_i_50/O
                         net (fo=5, routed)           1.017    31.867    CPU/dx_rt_reg[4]/q_i_13__1_2
    SLICE_X34Y96         LUT6 (Prop_lut6_I4_O)        0.124    31.991 f  CPU/dx_rt_reg[4]/q_i_29/O
                         net (fo=2, routed)           0.586    32.577    CPU/dx_rt_reg[4]/q_i_53__0_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I2_O)        0.124    32.701 r  CPU/dx_rt_reg[4]/q_i_41__0/O
                         net (fo=1, routed)           0.292    32.992    CPU/dx_rt_reg[4]/q_i_41__0_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.124    33.116 f  CPU/dx_rt_reg[4]/q_i_31__0/O
                         net (fo=1, routed)           0.606    33.723    CPU/dx_is_setx_reg/q_i_5__112
    SLICE_X36Y94         LUT6 (Prop_lut6_I3_O)        0.124    33.847 f  CPU/dx_is_setx_reg/q_i_17__15/O
                         net (fo=35, routed)          0.501    34.347    CPU/mw_set_rstatus_reg/dx_pending_r30
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124    34.471 f  CPU/mw_set_rstatus_reg/q_i_5__113/O
                         net (fo=38, routed)          1.045    35.516    CPU/dx_is_setx_reg/readA_value1
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    35.640 r  CPU/dx_is_setx_reg/q_i_1__197/O
                         net (fo=5, routed)           0.819    36.459    CPU/dx_is_setx_reg/jr_target[7]
    SLICE_X40Y89         LUT2 (Prop_lut2_I0_O)        0.154    36.613 r  CPU/dx_is_setx_reg/q_i_92/O
                         net (fo=5, routed)           0.616    37.228    CPU/dx_is_setx_reg/p_2_1
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.327    37.555 r  CPU/dx_is_setx_reg/q_i_73/O
                         net (fo=3, routed)           0.832    38.387    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/G_2
    SLICE_X42Y90         LUT6 (Prop_lut6_I4_O)        0.124    38.511 r  CPU/dx_is_setx_reg/q_i_44/O
                         net (fo=6, routed)           0.474    38.986    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c16
    SLICE_X42Y91         LUT3 (Prop_lut3_I1_O)        0.124    39.110 r  CPU/dx_is_setx_reg/q_i_34/O
                         net (fo=4, routed)           0.678    39.787    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c20
    SLICE_X42Y91         LUT6 (Prop_lut6_I1_O)        0.124    39.911 r  CPU/dx_is_setx_reg/q_i_27/O
                         net (fo=1, routed)           0.798    40.710    CPU/dx_is_setx_reg/q_i_27_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124    40.834 r  CPU/dx_is_setx_reg/q_i_9__2/O
                         net (fo=1, routed)           0.308    41.141    CPU/dx_is_setx_reg/q_i_9__2_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.124    41.265 r  CPU/dx_is_setx_reg/q_i_3__81/O
                         net (fo=33, routed)          0.443    41.709    CPU/dx_is_setx_reg/p_8_in
    SLICE_X49Y91         LUT6 (Prop_lut6_I0_O)        0.124    41.833 r  CPU/dx_is_setx_reg/q_i_2__117/O
                         net (fo=1, routed)           0.433    42.265    CPU/dx_is_setx_reg/q_i_2__117_n_0
    SLICE_X49Y91         LUT5 (Prop_lut5_I1_O)        0.124    42.389 r  CPU/dx_is_setx_reg/q_i_1__170/O
                         net (fo=1, routed)           0.000    42.389    CPU/pc_reg[3]/q_reg_2
    SLICE_X49Y91         FDCE                                         r  CPU/pc_reg[3]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.512    42.577    CPU/pc_reg[3]/clk_out1
    SLICE_X49Y91         FDCE                                         r  CPU/pc_reg[3]/q_reg/C
                         clock pessimism              0.020    42.597    
                         clock uncertainty           -0.180    42.418    
    SLICE_X49Y91         FDCE (Setup_fdce_C_D)        0.029    42.447    CPU/pc_reg[3]/q_reg
  -------------------------------------------------------------------
                         required time                         42.447    
                         arrival time                         -42.389    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 CPU/mw_setx_val_reg[26]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg[5]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        16.750ns  (logic 3.596ns (21.468%)  route 13.154ns (78.532%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.577ns = ( 42.577 - 40.000 ) 
    Source Clock Delay      (SCD):    5.619ns = ( 25.619 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.628    25.619    CPU/mw_setx_val_reg[26]/clk
    SLICE_X30Y102        FDRE                                         r  CPU/mw_setx_val_reg[26]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.478    26.097 r  CPU/mw_setx_val_reg[26]/q_reg/Q
                         net (fo=13, routed)          0.867    26.965    CPU/dx_rt_reg[4]/q_i_18__12
    SLICE_X32Y101        LUT2 (Prop_lut2_I1_O)        0.321    27.286 r  CPU/dx_rt_reg[4]/q_i_21__10/O
                         net (fo=1, routed)           0.549    27.835    CPU/mw_is_mult_reg/q_i_15__23_1
    SLICE_X31Y101        LUT6 (Prop_lut6_I4_O)        0.332    28.167 r  CPU/mw_is_mult_reg/q_i_18__12/O
                         net (fo=43, routed)          0.813    28.980    CPU/mw_load_data_reg[22]/q_i_8__67
    SLICE_X31Y104        LUT5 (Prop_lut5_I3_O)        0.124    29.104 r  CPU/mw_load_data_reg[22]/q_i_10__43/O
                         net (fo=2, routed)           0.707    29.811    CPU/xm_alu_result_reg[22]/q_i_9__10
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    29.935 f  CPU/xm_alu_result_reg[22]/q_i_11__15/O
                         net (fo=5, routed)           0.791    30.726    CPU/xm_alu_result_reg[22]/q_reg_3
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.124    30.850 r  CPU/xm_alu_result_reg[22]/q_i_50/O
                         net (fo=5, routed)           1.017    31.867    CPU/dx_rt_reg[4]/q_i_13__1_2
    SLICE_X34Y96         LUT6 (Prop_lut6_I4_O)        0.124    31.991 f  CPU/dx_rt_reg[4]/q_i_29/O
                         net (fo=2, routed)           0.586    32.577    CPU/dx_rt_reg[4]/q_i_53__0_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I2_O)        0.124    32.701 r  CPU/dx_rt_reg[4]/q_i_41__0/O
                         net (fo=1, routed)           0.292    32.992    CPU/dx_rt_reg[4]/q_i_41__0_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.124    33.116 f  CPU/dx_rt_reg[4]/q_i_31__0/O
                         net (fo=1, routed)           0.606    33.723    CPU/dx_is_setx_reg/q_i_5__112
    SLICE_X36Y94         LUT6 (Prop_lut6_I3_O)        0.124    33.847 f  CPU/dx_is_setx_reg/q_i_17__15/O
                         net (fo=35, routed)          0.501    34.347    CPU/mw_set_rstatus_reg/dx_pending_r30
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124    34.471 f  CPU/mw_set_rstatus_reg/q_i_5__113/O
                         net (fo=38, routed)          1.045    35.516    CPU/dx_is_setx_reg/readA_value1
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    35.640 r  CPU/dx_is_setx_reg/q_i_1__197/O
                         net (fo=5, routed)           0.819    36.459    CPU/dx_is_setx_reg/jr_target[7]
    SLICE_X40Y89         LUT2 (Prop_lut2_I0_O)        0.154    36.613 r  CPU/dx_is_setx_reg/q_i_92/O
                         net (fo=5, routed)           0.616    37.228    CPU/dx_is_setx_reg/p_2_1
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.327    37.555 r  CPU/dx_is_setx_reg/q_i_73/O
                         net (fo=3, routed)           0.832    38.387    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/G_2
    SLICE_X42Y90         LUT6 (Prop_lut6_I4_O)        0.124    38.511 r  CPU/dx_is_setx_reg/q_i_44/O
                         net (fo=6, routed)           0.474    38.986    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c16
    SLICE_X42Y91         LUT3 (Prop_lut3_I1_O)        0.124    39.110 r  CPU/dx_is_setx_reg/q_i_34/O
                         net (fo=4, routed)           0.678    39.787    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c20
    SLICE_X42Y91         LUT6 (Prop_lut6_I1_O)        0.124    39.911 r  CPU/dx_is_setx_reg/q_i_27/O
                         net (fo=1, routed)           0.798    40.710    CPU/dx_is_setx_reg/q_i_27_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124    40.834 r  CPU/dx_is_setx_reg/q_i_9__2/O
                         net (fo=1, routed)           0.308    41.141    CPU/dx_is_setx_reg/q_i_9__2_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.124    41.265 r  CPU/dx_is_setx_reg/q_i_3__81/O
                         net (fo=33, routed)          0.449    41.715    CPU/dx_is_setx_reg/p_8_in
    SLICE_X47Y91         LUT6 (Prop_lut6_I0_O)        0.124    41.839 r  CPU/dx_is_setx_reg/q_i_2__115/O
                         net (fo=1, routed)           0.407    42.246    CPU/dx_is_setx_reg/q_i_2__115_n_0
    SLICE_X47Y91         LUT5 (Prop_lut5_I1_O)        0.124    42.370 r  CPU/dx_is_setx_reg/q_i_1__167/O
                         net (fo=1, routed)           0.000    42.370    CPU/pc_reg[5]/q_reg_2
    SLICE_X47Y91         FDCE                                         r  CPU/pc_reg[5]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.512    42.577    CPU/pc_reg[5]/clk_out1
    SLICE_X47Y91         FDCE                                         r  CPU/pc_reg[5]/q_reg/C
                         clock pessimism              0.020    42.597    
                         clock uncertainty           -0.180    42.418    
    SLICE_X47Y91         FDCE (Setup_fdce_C_D)        0.031    42.449    CPU/pc_reg[5]/q_reg
  -------------------------------------------------------------------
                         required time                         42.449    
                         arrival time                         -42.370    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 CPU/mw_setx_val_reg[26]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg[12]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        16.747ns  (logic 3.596ns (21.472%)  route 13.151ns (78.528%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=14)
  Clock Path Skew:        -3.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.579ns = ( 42.579 - 40.000 ) 
    Source Clock Delay      (SCD):    5.619ns = ( 25.619 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.628    25.619    CPU/mw_setx_val_reg[26]/clk
    SLICE_X30Y102        FDRE                                         r  CPU/mw_setx_val_reg[26]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.478    26.097 r  CPU/mw_setx_val_reg[26]/q_reg/Q
                         net (fo=13, routed)          0.867    26.965    CPU/dx_rt_reg[4]/q_i_18__12
    SLICE_X32Y101        LUT2 (Prop_lut2_I1_O)        0.321    27.286 r  CPU/dx_rt_reg[4]/q_i_21__10/O
                         net (fo=1, routed)           0.549    27.835    CPU/mw_is_mult_reg/q_i_15__23_1
    SLICE_X31Y101        LUT6 (Prop_lut6_I4_O)        0.332    28.167 r  CPU/mw_is_mult_reg/q_i_18__12/O
                         net (fo=43, routed)          0.813    28.980    CPU/mw_load_data_reg[22]/q_i_8__67
    SLICE_X31Y104        LUT5 (Prop_lut5_I3_O)        0.124    29.104 r  CPU/mw_load_data_reg[22]/q_i_10__43/O
                         net (fo=2, routed)           0.707    29.811    CPU/xm_alu_result_reg[22]/q_i_9__10
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    29.935 f  CPU/xm_alu_result_reg[22]/q_i_11__15/O
                         net (fo=5, routed)           0.791    30.726    CPU/xm_alu_result_reg[22]/q_reg_3
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.124    30.850 r  CPU/xm_alu_result_reg[22]/q_i_50/O
                         net (fo=5, routed)           1.017    31.867    CPU/dx_rt_reg[4]/q_i_13__1_2
    SLICE_X34Y96         LUT6 (Prop_lut6_I4_O)        0.124    31.991 f  CPU/dx_rt_reg[4]/q_i_29/O
                         net (fo=2, routed)           0.586    32.577    CPU/dx_rt_reg[4]/q_i_53__0_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I2_O)        0.124    32.701 r  CPU/dx_rt_reg[4]/q_i_41__0/O
                         net (fo=1, routed)           0.292    32.992    CPU/dx_rt_reg[4]/q_i_41__0_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.124    33.116 f  CPU/dx_rt_reg[4]/q_i_31__0/O
                         net (fo=1, routed)           0.606    33.723    CPU/dx_is_setx_reg/q_i_5__112
    SLICE_X36Y94         LUT6 (Prop_lut6_I3_O)        0.124    33.847 f  CPU/dx_is_setx_reg/q_i_17__15/O
                         net (fo=35, routed)          0.501    34.347    CPU/mw_set_rstatus_reg/dx_pending_r30
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124    34.471 f  CPU/mw_set_rstatus_reg/q_i_5__113/O
                         net (fo=38, routed)          1.045    35.516    CPU/dx_is_setx_reg/readA_value1
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    35.640 r  CPU/dx_is_setx_reg/q_i_1__197/O
                         net (fo=5, routed)           0.819    36.459    CPU/dx_is_setx_reg/jr_target[7]
    SLICE_X40Y89         LUT2 (Prop_lut2_I0_O)        0.154    36.613 r  CPU/dx_is_setx_reg/q_i_92/O
                         net (fo=5, routed)           0.616    37.228    CPU/dx_is_setx_reg/p_2_1
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.327    37.555 r  CPU/dx_is_setx_reg/q_i_73/O
                         net (fo=3, routed)           0.832    38.387    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/G_2
    SLICE_X42Y90         LUT6 (Prop_lut6_I4_O)        0.124    38.511 r  CPU/dx_is_setx_reg/q_i_44/O
                         net (fo=6, routed)           0.474    38.986    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c16
    SLICE_X42Y91         LUT3 (Prop_lut3_I1_O)        0.124    39.110 r  CPU/dx_is_setx_reg/q_i_34/O
                         net (fo=4, routed)           0.678    39.787    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c20
    SLICE_X42Y91         LUT6 (Prop_lut6_I1_O)        0.124    39.911 r  CPU/dx_is_setx_reg/q_i_27/O
                         net (fo=1, routed)           0.798    40.710    CPU/dx_is_setx_reg/q_i_27_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124    40.834 r  CPU/dx_is_setx_reg/q_i_9__2/O
                         net (fo=1, routed)           0.308    41.141    CPU/dx_is_setx_reg/q_i_9__2_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.124    41.265 r  CPU/dx_is_setx_reg/q_i_3__81/O
                         net (fo=33, routed)          0.420    41.686    CPU/dx_is_setx_reg/p_8_in
    SLICE_X45Y92         LUT6 (Prop_lut6_I0_O)        0.124    41.810 r  CPU/dx_is_setx_reg/q_i_2__108/O
                         net (fo=1, routed)           0.433    42.243    CPU/dx_is_setx_reg/q_i_2__108_n_0
    SLICE_X45Y92         LUT6 (Prop_lut6_I1_O)        0.124    42.367 r  CPU/dx_is_setx_reg/q_i_1__158/O
                         net (fo=1, routed)           0.000    42.367    CPU/pc_reg[12]/q_reg_2
    SLICE_X45Y92         FDCE                                         r  CPU/pc_reg[12]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.514    42.579    CPU/pc_reg[12]/clk_out1
    SLICE_X45Y92         FDCE                                         r  CPU/pc_reg[12]/q_reg/C
                         clock pessimism              0.020    42.599    
                         clock uncertainty           -0.180    42.420    
    SLICE_X45Y92         FDCE (Setup_fdce_C_D)        0.029    42.449    CPU/pc_reg[12]/q_reg
  -------------------------------------------------------------------
                         required time                         42.449    
                         arrival time                         -42.367    
  -------------------------------------------------------------------
                         slack                                  0.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 serialsender/getting_gcode/start_up1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serialsender/getting_gcode/start_up3_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.908%)  route 0.094ns (31.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.009ns
    Source Clock Delay      (SCD):    0.774ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.644     0.774    serialsender/getting_gcode/clk_out1
    SLICE_X42Y153        FDSE                                         r  serialsender/getting_gcode/start_up1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y153        FDSE (Prop_fdse_C_Q)         0.164     0.938 r  serialsender/getting_gcode/start_up1_reg/Q
                         net (fo=5, routed)           0.094     1.033    serialsender/getting_gcode/start_up1_reg_n_0
    SLICE_X43Y153        LUT6 (Prop_lut6_I2_O)        0.045     1.078 r  serialsender/getting_gcode/start_up3_i_1/O
                         net (fo=1, routed)           0.000     1.078    serialsender/getting_gcode/start_up3_i_1_n_0
    SLICE_X43Y153        FDSE                                         r  serialsender/getting_gcode/start_up3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.919     1.009    serialsender/getting_gcode/clk_out1
    SLICE_X43Y153        FDSE                                         r  serialsender/getting_gcode/start_up3_reg/C
                         clock pessimism             -0.222     0.787    
    SLICE_X43Y153        FDSE (Hold_fdse_C_D)         0.091     0.878    serialsender/getting_gcode/start_up3_reg
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 CPU/dx_link_addr_reg[12]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/xm_link_addr_reg[12]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 fall@20.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns = ( 22.278 - 20.000 ) 
    Source Clock Delay      (SCD):    1.703ns = ( 21.703 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.724    20.855    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.900 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.113    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.139 r  q_reg_i_3/O
                         net (fo=459, routed)         0.565    21.703    CPU/dx_link_addr_reg[12]/clk
    SLICE_X30Y86         FDRE                                         r  CPU/dx_link_addr_reg[12]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDRE (Prop_fdre_C_Q)         0.164    21.867 r  CPU/dx_link_addr_reg[12]/q_reg/Q
                         net (fo=1, routed)           0.112    21.979    CPU/xm_link_addr_reg[12]/q_reg_0
    SLICE_X30Y87         FDRE                                         r  CPU/xm_link_addr_reg[12]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.030    21.120    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.176 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.414    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.443 r  q_reg_i_3/O
                         net (fo=459, routed)         0.836    22.278    CPU/xm_link_addr_reg[12]/clk
    SLICE_X30Y87         FDRE                                         r  CPU/xm_link_addr_reg[12]/q_reg/C
                         clock pessimism             -0.559    21.719    
    SLICE_X30Y87         FDRE (Hold_fdre_C_D)         0.059    21.778    CPU/xm_link_addr_reg[12]/q_reg
  -------------------------------------------------------------------
                         required time                        -21.778    
                         arrival time                          21.979    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 serialsender/sending_button/tx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serialsender/uut/shifted_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.209ns (67.280%)  route 0.102ns (32.720%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.005ns
    Source Clock Delay      (SCD):    0.771ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.641     0.771    serialsender/sending_button/clk_out1
    SLICE_X54Y152        FDRE                                         r  serialsender/sending_button/tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y152        FDRE (Prop_fdre_C_Q)         0.164     0.935 r  serialsender/sending_button/tx_data_reg[6]/Q
                         net (fo=1, routed)           0.102     1.037    serialsender/getting_gcode/shifted_data_reg[6]_0[6]
    SLICE_X52Y151        LUT5 (Prop_lut5_I4_O)        0.045     1.082 r  serialsender/getting_gcode/shifted_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.082    serialsender/uut/D[6]
    SLICE_X52Y151        FDRE                                         r  serialsender/uut/shifted_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.915     1.005    serialsender/uut/clk_out1
    SLICE_X52Y151        FDRE                                         r  serialsender/uut/shifted_data_reg[6]/C
                         clock pessimism             -0.218     0.787    
    SLICE_X52Y151        FDRE (Hold_fdre_C_D)         0.092     0.879    serialsender/uut/shifted_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 CPU/xm_rstatus_code_reg[2]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/mw_rstatus_code_reg[2]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 fall@20.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns = ( 22.282 - 20.000 ) 
    Source Clock Delay      (SCD):    1.707ns = ( 21.707 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.724    20.855    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.900 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.113    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.139 r  q_reg_i_3/O
                         net (fo=459, routed)         0.569    21.707    CPU/xm_rstatus_code_reg[2]/clk
    SLICE_X30Y93         FDRE                                         r  CPU/xm_rstatus_code_reg[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDRE (Prop_fdre_C_Q)         0.164    21.871 r  CPU/xm_rstatus_code_reg[2]/q_reg/Q
                         net (fo=2, routed)           0.127    21.999    CPU/mw_rstatus_code_reg[2]/q_reg_1
    SLICE_X31Y93         FDRE                                         r  CPU/mw_rstatus_code_reg[2]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.030    21.120    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.176 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.414    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.443 r  q_reg_i_3/O
                         net (fo=459, routed)         0.840    22.282    CPU/mw_rstatus_code_reg[2]/clk
    SLICE_X31Y93         FDRE                                         r  CPU/mw_rstatus_code_reg[2]/q_reg/C
                         clock pessimism             -0.562    21.720    
    SLICE_X31Y93         FDRE (Hold_fdre_C_D)         0.070    21.790    CPU/mw_rstatus_code_reg[2]/q_reg
  -------------------------------------------------------------------
                         required time                        -21.790    
                         arrival time                          21.999    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/rq_reg/g[36].ff_i/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/rq_reg/g[38].ff_i/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.926%)  route 0.159ns (46.074%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.561     0.691    CPU/multdiv_unit/rq_reg/g[36].ff_i/clk_out1
    SLICE_X59Y102        FDRE                                         r  CPU/multdiv_unit/rq_reg/g[36].ff_i/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.141     0.832 r  CPU/multdiv_unit/rq_reg/g[36].ff_i/q_reg/Q
                         net (fo=5, routed)           0.159     0.991    CPU/multdiv_unit/rq_reg/g[36].ff_i/rq[0]
    SLICE_X60Y103        LUT6 (Prop_lut6_I0_O)        0.045     1.036 r  CPU/multdiv_unit/rq_reg/g[36].ff_i/q_i_1__119/O
                         net (fo=1, routed)           0.000     1.036    CPU/multdiv_unit/rq_reg/g[38].ff_i/S012_out
    SLICE_X60Y103        FDRE                                         r  CPU/multdiv_unit/rq_reg/g[38].ff_i/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.831     0.921    CPU/multdiv_unit/rq_reg/g[38].ff_i/clk_out1
    SLICE_X60Y103        FDRE                                         r  CPU/multdiv_unit/rq_reg/g[38].ff_i/q_reg/C
                         clock pessimism             -0.215     0.706    
    SLICE_X60Y103        FDRE (Hold_fdre_C_D)         0.120     0.826    CPU/multdiv_unit/rq_reg/g[38].ff_i/q_reg
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/Areg/ff3/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/rq_reg/g[4].ff_i/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.984%)  route 0.165ns (47.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.565     0.695    CPU/multdiv_unit/Areg/ff3/clk_out1
    SLICE_X52Y98         FDRE                                         r  CPU/multdiv_unit/Areg/ff3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     0.836 r  CPU/multdiv_unit/Areg/ff3/q_reg/Q
                         net (fo=5, routed)           0.165     1.001    CPU/multdiv_unit/Areg/ff1/q_reg_5
    SLICE_X54Y98         LUT5 (Prop_lut5_I3_O)        0.045     1.046 r  CPU/multdiv_unit/Areg/ff1/q_i_1__66/O
                         net (fo=1, routed)           0.000     1.046    CPU/multdiv_unit/rq_reg/g[4].ff_i/q_reg_1
    SLICE_X54Y98         FDRE                                         r  CPU/multdiv_unit/rq_reg/g[4].ff_i/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.835     0.925    CPU/multdiv_unit/rq_reg/g[4].ff_i/clk_out1
    SLICE_X54Y98         FDRE                                         r  CPU/multdiv_unit/rq_reg/g[4].ff_i/q_reg/C
                         clock pessimism             -0.214     0.711    
    SLICE_X54Y98         FDRE (Hold_fdre_C_D)         0.120     0.831    CPU/multdiv_unit/rq_reg/g[4].ff_i/q_reg
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 CPU/dx_link_addr_reg[22]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/xm_link_addr_reg[22]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 fall@20.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns = ( 22.280 - 20.000 ) 
    Source Clock Delay      (SCD):    1.706ns = ( 21.706 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.724    20.855    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.900 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.113    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.139 r  q_reg_i_3/O
                         net (fo=459, routed)         0.568    21.706    CPU/dx_link_addr_reg[22]/clk
    SLICE_X28Y88         FDRE                                         r  CPU/dx_link_addr_reg[22]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.128    21.834 r  CPU/dx_link_addr_reg[22]/q_reg/Q
                         net (fo=1, routed)           0.117    21.951    CPU/xm_link_addr_reg[22]/q_reg_0
    SLICE_X29Y88         FDRE                                         r  CPU/xm_link_addr_reg[22]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.030    21.120    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.176 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.414    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.443 r  q_reg_i_3/O
                         net (fo=459, routed)         0.838    22.280    CPU/xm_link_addr_reg[22]/clk
    SLICE_X29Y88         FDRE                                         r  CPU/xm_link_addr_reg[22]/q_reg/C
                         clock pessimism             -0.561    21.719    
    SLICE_X29Y88         FDRE (Hold_fdre_C_D)         0.016    21.735    CPU/xm_link_addr_reg[22]/q_reg
  -------------------------------------------------------------------
                         required time                        -21.735    
                         arrival time                          21.951    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/product_reg/g[34].ff_i/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/product_reg/g[33].ff_i/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.243%)  route 0.163ns (46.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.567     0.697    CPU/multdiv_unit/product_reg/g[34].ff_i/clk_out1
    SLICE_X59Y98         FDRE                                         r  CPU/multdiv_unit/product_reg/g[34].ff_i/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.141     0.838 r  CPU/multdiv_unit/product_reg/g[34].ff_i/q_reg/Q
                         net (fo=4, routed)           0.163     1.001    CPU/multdiv_unit/product_reg/g[1].ff_i/q_reg_6
    SLICE_X58Y98         LUT6 (Prop_lut6_I2_O)        0.045     1.046 r  CPU/multdiv_unit/product_reg/g[1].ff_i/q_i_1__378/O
                         net (fo=1, routed)           0.000     1.046    CPU/multdiv_unit/product_reg/g[33].ff_i/S04_out
    SLICE_X58Y98         FDRE                                         r  CPU/multdiv_unit/product_reg/g[33].ff_i/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.838     0.928    CPU/multdiv_unit/product_reg/g[33].ff_i/clk_out1
    SLICE_X58Y98         FDRE                                         r  CPU/multdiv_unit/product_reg/g[33].ff_i/q_reg/C
                         clock pessimism             -0.218     0.710    
    SLICE_X58Y98         FDRE (Hold_fdre_C_D)         0.120     0.830    CPU/multdiv_unit/product_reg/g[33].ff_i/q_reg
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 CPU/dx_link_addr_reg[27]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/xm_link_addr_reg[27]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 fall@20.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.645%)  route 0.175ns (55.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns = ( 22.276 - 20.000 ) 
    Source Clock Delay      (SCD):    1.702ns = ( 21.702 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.724    20.855    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.900 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.113    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.139 r  q_reg_i_3/O
                         net (fo=459, routed)         0.564    21.702    CPU/dx_link_addr_reg[27]/clk
    SLICE_X37Y86         FDRE                                         r  CPU/dx_link_addr_reg[27]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.141    21.843 r  CPU/dx_link_addr_reg[27]/q_reg/Q
                         net (fo=1, routed)           0.175    22.018    CPU/xm_link_addr_reg[27]/q_reg_1
    SLICE_X38Y87         FDRE                                         r  CPU/xm_link_addr_reg[27]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.030    21.120    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.176 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.414    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.443 r  q_reg_i_3/O
                         net (fo=459, routed)         0.834    22.276    CPU/xm_link_addr_reg[27]/clk
    SLICE_X38Y87         FDRE                                         r  CPU/xm_link_addr_reg[27]/q_reg/C
                         clock pessimism             -0.538    21.738    
    SLICE_X38Y87         FDRE (Hold_fdre_C_D)         0.063    21.801    CPU/xm_link_addr_reg[27]/q_reg
  -------------------------------------------------------------------
                         required time                        -21.801    
                         arrival time                          22.018    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 serialsender/sending_button/prev_ble_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serialsender/sending_button/see_ble_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.594%)  route 0.137ns (42.406%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.008ns
    Source Clock Delay      (SCD):    0.773ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.643     0.773    serialsender/sending_button/clk_out1
    SLICE_X49Y150        FDRE                                         r  serialsender/sending_button/prev_ble_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y150        FDRE (Prop_fdre_C_Q)         0.141     0.914 f  serialsender/sending_button/prev_ble_reg/Q
                         net (fo=1, routed)           0.137     1.051    serialsender/sending_button/prev_ble
    SLICE_X48Y150        LUT2 (Prop_lut2_I1_O)        0.045     1.096 r  serialsender/sending_button/see_ble_i_1/O
                         net (fo=1, routed)           0.000     1.096    serialsender/sending_button/see_ble0
    SLICE_X48Y150        FDRE                                         r  serialsender/sending_button/see_ble_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.918     1.008    serialsender/sending_button/clk_out1
    SLICE_X48Y150        FDRE                                         r  serialsender/sending_button/see_ble_reg/C
                         clock pessimism             -0.222     0.786    
    SLICE_X48Y150        FDRE (Hold_fdre_C_D)         0.092     0.878    serialsender/sending_button/see_ble_reg
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y14    InstMem/dataOut_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y15    InstMem/dataOut_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y16    InstMem/dataOut_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y17    InstMem/dataOut_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y18    ProcMem/MemoryArray_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y20    ProcMem/MemoryArray_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y19    ProcMem/MemoryArray_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y21    ProcMem/MemoryArray_reg_3/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0   q_reg_i_3/I
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  pll/inst/clkout1_buf/I
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y122   run_level_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y122   run_level_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y122   run_level_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y122   run_level_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y105   run_valid_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y105   run_valid_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y104   run_x_end_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y104   run_x_end_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y106   run_x_end_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y106   run_x_end_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y122   run_level_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y122   run_level_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y122   run_level_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y122   run_level_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y105   run_valid_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y105   run_valid_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y104   run_x_end_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y104   run_x_end_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y106   run_x_end_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y106   run_x_end_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  clk_out1_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (required time - arrival time)
  Source:                 CPU/mw_setx_val_reg[26]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg[8]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1_1 fall@20.000ns)
  Data Path Delay:        16.816ns  (logic 3.596ns (21.385%)  route 13.220ns (78.615%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=14)
  Clock Path Skew:        -3.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.579ns = ( 42.579 - 40.000 ) 
    Source Clock Delay      (SCD):    5.619ns = ( 25.619 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.628    25.619    CPU/mw_setx_val_reg[26]/clk
    SLICE_X30Y102        FDRE                                         r  CPU/mw_setx_val_reg[26]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.478    26.097 r  CPU/mw_setx_val_reg[26]/q_reg/Q
                         net (fo=13, routed)          0.867    26.965    CPU/dx_rt_reg[4]/q_i_18__12
    SLICE_X32Y101        LUT2 (Prop_lut2_I1_O)        0.321    27.286 r  CPU/dx_rt_reg[4]/q_i_21__10/O
                         net (fo=1, routed)           0.549    27.835    CPU/mw_is_mult_reg/q_i_15__23_1
    SLICE_X31Y101        LUT6 (Prop_lut6_I4_O)        0.332    28.167 r  CPU/mw_is_mult_reg/q_i_18__12/O
                         net (fo=43, routed)          0.813    28.980    CPU/mw_load_data_reg[22]/q_i_8__67
    SLICE_X31Y104        LUT5 (Prop_lut5_I3_O)        0.124    29.104 r  CPU/mw_load_data_reg[22]/q_i_10__43/O
                         net (fo=2, routed)           0.707    29.811    CPU/xm_alu_result_reg[22]/q_i_9__10
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    29.935 f  CPU/xm_alu_result_reg[22]/q_i_11__15/O
                         net (fo=5, routed)           0.791    30.726    CPU/xm_alu_result_reg[22]/q_reg_3
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.124    30.850 r  CPU/xm_alu_result_reg[22]/q_i_50/O
                         net (fo=5, routed)           1.017    31.867    CPU/dx_rt_reg[4]/q_i_13__1_2
    SLICE_X34Y96         LUT6 (Prop_lut6_I4_O)        0.124    31.991 f  CPU/dx_rt_reg[4]/q_i_29/O
                         net (fo=2, routed)           0.586    32.577    CPU/dx_rt_reg[4]/q_i_53__0_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I2_O)        0.124    32.701 r  CPU/dx_rt_reg[4]/q_i_41__0/O
                         net (fo=1, routed)           0.292    32.992    CPU/dx_rt_reg[4]/q_i_41__0_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.124    33.116 f  CPU/dx_rt_reg[4]/q_i_31__0/O
                         net (fo=1, routed)           0.606    33.723    CPU/dx_is_setx_reg/q_i_5__112
    SLICE_X36Y94         LUT6 (Prop_lut6_I3_O)        0.124    33.847 f  CPU/dx_is_setx_reg/q_i_17__15/O
                         net (fo=35, routed)          0.501    34.347    CPU/mw_set_rstatus_reg/dx_pending_r30
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124    34.471 f  CPU/mw_set_rstatus_reg/q_i_5__113/O
                         net (fo=38, routed)          1.045    35.516    CPU/dx_is_setx_reg/readA_value1
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    35.640 r  CPU/dx_is_setx_reg/q_i_1__197/O
                         net (fo=5, routed)           0.819    36.459    CPU/dx_is_setx_reg/jr_target[7]
    SLICE_X40Y89         LUT2 (Prop_lut2_I0_O)        0.154    36.613 r  CPU/dx_is_setx_reg/q_i_92/O
                         net (fo=5, routed)           0.616    37.228    CPU/dx_is_setx_reg/p_2_1
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.327    37.555 r  CPU/dx_is_setx_reg/q_i_73/O
                         net (fo=3, routed)           0.832    38.387    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/G_2
    SLICE_X42Y90         LUT6 (Prop_lut6_I4_O)        0.124    38.511 r  CPU/dx_is_setx_reg/q_i_44/O
                         net (fo=6, routed)           0.474    38.986    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c16
    SLICE_X42Y91         LUT3 (Prop_lut3_I1_O)        0.124    39.110 r  CPU/dx_is_setx_reg/q_i_34/O
                         net (fo=4, routed)           0.678    39.787    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c20
    SLICE_X42Y91         LUT6 (Prop_lut6_I1_O)        0.124    39.911 r  CPU/dx_is_setx_reg/q_i_27/O
                         net (fo=1, routed)           0.798    40.710    CPU/dx_is_setx_reg/q_i_27_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124    40.834 r  CPU/dx_is_setx_reg/q_i_9__2/O
                         net (fo=1, routed)           0.308    41.141    CPU/dx_is_setx_reg/q_i_9__2_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.124    41.265 r  CPU/dx_is_setx_reg/q_i_3__81/O
                         net (fo=33, routed)          0.431    41.696    CPU/dx_is_setx_reg/p_8_in
    SLICE_X44Y92         LUT6 (Prop_lut6_I0_O)        0.124    41.820 r  CPU/dx_is_setx_reg/q_i_2__110/O
                         net (fo=1, routed)           0.491    42.311    CPU/dx_is_setx_reg/q_i_2__110_n_0
    SLICE_X44Y92         LUT6 (Prop_lut6_I1_O)        0.124    42.435 r  CPU/dx_is_setx_reg/q_i_1__161/O
                         net (fo=1, routed)           0.000    42.435    CPU/pc_reg[8]/q_reg_2
    SLICE_X44Y92         FDCE                                         r  CPU/pc_reg[8]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.514    42.579    CPU/pc_reg[8]/clk_out1
    SLICE_X44Y92         FDCE                                         r  CPU/pc_reg[8]/q_reg/C
                         clock pessimism              0.020    42.599    
                         clock uncertainty           -0.161    42.438    
    SLICE_X44Y92         FDCE (Setup_fdce_C_D)        0.032    42.470    CPU/pc_reg[8]/q_reg
  -------------------------------------------------------------------
                         required time                         42.470    
                         arrival time                         -42.435    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 CPU/mw_setx_val_reg[26]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg[23]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1_1 fall@20.000ns)
  Data Path Delay:        16.805ns  (logic 3.596ns (21.398%)  route 13.209ns (78.602%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=13)
  Clock Path Skew:        -3.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.576ns = ( 42.576 - 40.000 ) 
    Source Clock Delay      (SCD):    5.619ns = ( 25.619 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.628    25.619    CPU/mw_setx_val_reg[26]/clk
    SLICE_X30Y102        FDRE                                         r  CPU/mw_setx_val_reg[26]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.478    26.097 r  CPU/mw_setx_val_reg[26]/q_reg/Q
                         net (fo=13, routed)          0.867    26.965    CPU/dx_rt_reg[4]/q_i_18__12
    SLICE_X32Y101        LUT2 (Prop_lut2_I1_O)        0.321    27.286 r  CPU/dx_rt_reg[4]/q_i_21__10/O
                         net (fo=1, routed)           0.549    27.835    CPU/mw_is_mult_reg/q_i_15__23_1
    SLICE_X31Y101        LUT6 (Prop_lut6_I4_O)        0.332    28.167 r  CPU/mw_is_mult_reg/q_i_18__12/O
                         net (fo=43, routed)          0.813    28.980    CPU/mw_load_data_reg[22]/q_i_8__67
    SLICE_X31Y104        LUT5 (Prop_lut5_I3_O)        0.124    29.104 r  CPU/mw_load_data_reg[22]/q_i_10__43/O
                         net (fo=2, routed)           0.707    29.811    CPU/xm_alu_result_reg[22]/q_i_9__10
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    29.935 f  CPU/xm_alu_result_reg[22]/q_i_11__15/O
                         net (fo=5, routed)           0.791    30.726    CPU/xm_alu_result_reg[22]/q_reg_3
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.124    30.850 r  CPU/xm_alu_result_reg[22]/q_i_50/O
                         net (fo=5, routed)           1.017    31.867    CPU/dx_rt_reg[4]/q_i_13__1_2
    SLICE_X34Y96         LUT6 (Prop_lut6_I4_O)        0.124    31.991 f  CPU/dx_rt_reg[4]/q_i_29/O
                         net (fo=2, routed)           0.586    32.577    CPU/dx_rt_reg[4]/q_i_53__0_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I2_O)        0.124    32.701 r  CPU/dx_rt_reg[4]/q_i_41__0/O
                         net (fo=1, routed)           0.292    32.992    CPU/dx_rt_reg[4]/q_i_41__0_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.124    33.116 f  CPU/dx_rt_reg[4]/q_i_31__0/O
                         net (fo=1, routed)           0.606    33.723    CPU/dx_is_setx_reg/q_i_5__112
    SLICE_X36Y94         LUT6 (Prop_lut6_I3_O)        0.124    33.847 f  CPU/dx_is_setx_reg/q_i_17__15/O
                         net (fo=35, routed)          0.501    34.347    CPU/mw_set_rstatus_reg/dx_pending_r30
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124    34.471 f  CPU/mw_set_rstatus_reg/q_i_5__113/O
                         net (fo=38, routed)          1.045    35.516    CPU/dx_is_setx_reg/readA_value1
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    35.640 r  CPU/dx_is_setx_reg/q_i_1__197/O
                         net (fo=5, routed)           0.819    36.459    CPU/dx_is_setx_reg/jr_target[7]
    SLICE_X40Y89         LUT2 (Prop_lut2_I0_O)        0.154    36.613 r  CPU/dx_is_setx_reg/q_i_92/O
                         net (fo=5, routed)           0.616    37.228    CPU/dx_is_setx_reg/p_2_1
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.327    37.555 r  CPU/dx_is_setx_reg/q_i_73/O
                         net (fo=3, routed)           0.832    38.387    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/G_2
    SLICE_X42Y90         LUT6 (Prop_lut6_I4_O)        0.124    38.511 r  CPU/dx_is_setx_reg/q_i_44/O
                         net (fo=6, routed)           0.474    38.986    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c16
    SLICE_X42Y91         LUT3 (Prop_lut3_I1_O)        0.124    39.110 r  CPU/dx_is_setx_reg/q_i_34/O
                         net (fo=4, routed)           0.678    39.787    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c20
    SLICE_X42Y91         LUT6 (Prop_lut6_I1_O)        0.124    39.911 r  CPU/dx_is_setx_reg/q_i_27/O
                         net (fo=1, routed)           0.798    40.710    CPU/dx_is_setx_reg/q_i_27_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124    40.834 r  CPU/dx_is_setx_reg/q_i_9__2/O
                         net (fo=1, routed)           0.308    41.141    CPU/dx_is_setx_reg/q_i_9__2_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.124    41.265 r  CPU/dx_is_setx_reg/q_i_3__81/O
                         net (fo=33, routed)          0.615    41.881    CPU/dx_is_setx_reg/p_8_in
    SLICE_X46Y90         LUT6 (Prop_lut6_I4_O)        0.124    42.005 r  CPU/dx_is_setx_reg/q_i_2__220/O
                         net (fo=1, routed)           0.296    42.301    CPU/dx_is_setx_reg/q_i_2__220_n_0
    SLICE_X47Y90         LUT4 (Prop_lut4_I0_O)        0.124    42.425 r  CPU/dx_is_setx_reg/q_i_1__152/O
                         net (fo=1, routed)           0.000    42.425    CPU/pc_reg[23]/q_reg_2
    SLICE_X47Y90         FDCE                                         r  CPU/pc_reg[23]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.511    42.576    CPU/pc_reg[23]/clk_out1
    SLICE_X47Y90         FDCE                                         r  CPU/pc_reg[23]/q_reg/C
                         clock pessimism              0.020    42.596    
                         clock uncertainty           -0.161    42.435    
    SLICE_X47Y90         FDCE (Setup_fdce_C_D)        0.032    42.467    CPU/pc_reg[23]/q_reg
  -------------------------------------------------------------------
                         required time                         42.467    
                         arrival time                         -42.425    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 CPU/mw_setx_val_reg[26]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg[18]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1_1 fall@20.000ns)
  Data Path Delay:        16.808ns  (logic 3.596ns (21.395%)  route 13.212ns (78.605%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -3.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.580ns = ( 42.580 - 40.000 ) 
    Source Clock Delay      (SCD):    5.619ns = ( 25.619 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.628    25.619    CPU/mw_setx_val_reg[26]/clk
    SLICE_X30Y102        FDRE                                         r  CPU/mw_setx_val_reg[26]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.478    26.097 r  CPU/mw_setx_val_reg[26]/q_reg/Q
                         net (fo=13, routed)          0.867    26.965    CPU/dx_rt_reg[4]/q_i_18__12
    SLICE_X32Y101        LUT2 (Prop_lut2_I1_O)        0.321    27.286 r  CPU/dx_rt_reg[4]/q_i_21__10/O
                         net (fo=1, routed)           0.549    27.835    CPU/mw_is_mult_reg/q_i_15__23_1
    SLICE_X31Y101        LUT6 (Prop_lut6_I4_O)        0.332    28.167 r  CPU/mw_is_mult_reg/q_i_18__12/O
                         net (fo=43, routed)          0.813    28.980    CPU/mw_load_data_reg[22]/q_i_8__67
    SLICE_X31Y104        LUT5 (Prop_lut5_I3_O)        0.124    29.104 r  CPU/mw_load_data_reg[22]/q_i_10__43/O
                         net (fo=2, routed)           0.707    29.811    CPU/xm_alu_result_reg[22]/q_i_9__10
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    29.935 f  CPU/xm_alu_result_reg[22]/q_i_11__15/O
                         net (fo=5, routed)           0.791    30.726    CPU/xm_alu_result_reg[22]/q_reg_3
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.124    30.850 r  CPU/xm_alu_result_reg[22]/q_i_50/O
                         net (fo=5, routed)           1.017    31.867    CPU/dx_rt_reg[4]/q_i_13__1_2
    SLICE_X34Y96         LUT6 (Prop_lut6_I4_O)        0.124    31.991 f  CPU/dx_rt_reg[4]/q_i_29/O
                         net (fo=2, routed)           0.586    32.577    CPU/dx_rt_reg[4]/q_i_53__0_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I2_O)        0.124    32.701 r  CPU/dx_rt_reg[4]/q_i_41__0/O
                         net (fo=1, routed)           0.292    32.992    CPU/dx_rt_reg[4]/q_i_41__0_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.124    33.116 f  CPU/dx_rt_reg[4]/q_i_31__0/O
                         net (fo=1, routed)           0.606    33.723    CPU/dx_is_setx_reg/q_i_5__112
    SLICE_X36Y94         LUT6 (Prop_lut6_I3_O)        0.124    33.847 f  CPU/dx_is_setx_reg/q_i_17__15/O
                         net (fo=35, routed)          0.501    34.347    CPU/mw_set_rstatus_reg/dx_pending_r30
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124    34.471 f  CPU/mw_set_rstatus_reg/q_i_5__113/O
                         net (fo=38, routed)          1.045    35.516    CPU/dx_is_setx_reg/readA_value1
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    35.640 r  CPU/dx_is_setx_reg/q_i_1__197/O
                         net (fo=5, routed)           0.819    36.459    CPU/dx_is_setx_reg/jr_target[7]
    SLICE_X40Y89         LUT2 (Prop_lut2_I0_O)        0.154    36.613 r  CPU/dx_is_setx_reg/q_i_92/O
                         net (fo=5, routed)           0.616    37.228    CPU/dx_is_setx_reg/p_2_1
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.327    37.555 r  CPU/dx_is_setx_reg/q_i_73/O
                         net (fo=3, routed)           0.832    38.387    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/G_2
    SLICE_X42Y90         LUT6 (Prop_lut6_I4_O)        0.124    38.511 r  CPU/dx_is_setx_reg/q_i_44/O
                         net (fo=6, routed)           0.474    38.986    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c16
    SLICE_X42Y91         LUT3 (Prop_lut3_I1_O)        0.124    39.110 r  CPU/dx_is_setx_reg/q_i_34/O
                         net (fo=4, routed)           0.678    39.787    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c20
    SLICE_X42Y91         LUT6 (Prop_lut6_I1_O)        0.124    39.911 r  CPU/dx_is_setx_reg/q_i_27/O
                         net (fo=1, routed)           0.798    40.710    CPU/dx_is_setx_reg/q_i_27_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124    40.834 r  CPU/dx_is_setx_reg/q_i_9__2/O
                         net (fo=1, routed)           0.308    41.141    CPU/dx_is_setx_reg/q_i_9__2_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.124    41.265 r  CPU/dx_is_setx_reg/q_i_3__81/O
                         net (fo=33, routed)          0.597    41.863    CPU/dx_is_setx_reg/p_8_in
    SLICE_X47Y94         LUT6 (Prop_lut6_I0_O)        0.124    41.987 r  CPU/dx_is_setx_reg/q_i_2__105/O
                         net (fo=1, routed)           0.316    42.303    CPU/dx_is_setx_reg/q_i_2__105_n_0
    SLICE_X44Y93         LUT5 (Prop_lut5_I1_O)        0.124    42.427 r  CPU/dx_is_setx_reg/q_i_1__154/O
                         net (fo=1, routed)           0.000    42.427    CPU/pc_reg[18]/q_reg_2
    SLICE_X44Y93         FDCE                                         r  CPU/pc_reg[18]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.515    42.580    CPU/pc_reg[18]/clk_out1
    SLICE_X44Y93         FDCE                                         r  CPU/pc_reg[18]/q_reg/C
                         clock pessimism              0.020    42.600    
                         clock uncertainty           -0.161    42.439    
    SLICE_X44Y93         FDCE (Setup_fdce_C_D)        0.031    42.470    CPU/pc_reg[18]/q_reg
  -------------------------------------------------------------------
                         required time                         42.470    
                         arrival time                         -42.427    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 CPU/mw_setx_val_reg[26]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg[11]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1_1 fall@20.000ns)
  Data Path Delay:        16.853ns  (logic 3.596ns (21.337%)  route 13.257ns (78.663%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=13)
  Clock Path Skew:        -3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.577ns = ( 42.577 - 40.000 ) 
    Source Clock Delay      (SCD):    5.619ns = ( 25.619 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.628    25.619    CPU/mw_setx_val_reg[26]/clk
    SLICE_X30Y102        FDRE                                         r  CPU/mw_setx_val_reg[26]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.478    26.097 r  CPU/mw_setx_val_reg[26]/q_reg/Q
                         net (fo=13, routed)          0.867    26.965    CPU/dx_rt_reg[4]/q_i_18__12
    SLICE_X32Y101        LUT2 (Prop_lut2_I1_O)        0.321    27.286 r  CPU/dx_rt_reg[4]/q_i_21__10/O
                         net (fo=1, routed)           0.549    27.835    CPU/mw_is_mult_reg/q_i_15__23_1
    SLICE_X31Y101        LUT6 (Prop_lut6_I4_O)        0.332    28.167 r  CPU/mw_is_mult_reg/q_i_18__12/O
                         net (fo=43, routed)          0.813    28.980    CPU/mw_load_data_reg[22]/q_i_8__67
    SLICE_X31Y104        LUT5 (Prop_lut5_I3_O)        0.124    29.104 r  CPU/mw_load_data_reg[22]/q_i_10__43/O
                         net (fo=2, routed)           0.707    29.811    CPU/xm_alu_result_reg[22]/q_i_9__10
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    29.935 f  CPU/xm_alu_result_reg[22]/q_i_11__15/O
                         net (fo=5, routed)           0.791    30.726    CPU/xm_alu_result_reg[22]/q_reg_3
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.124    30.850 r  CPU/xm_alu_result_reg[22]/q_i_50/O
                         net (fo=5, routed)           1.017    31.867    CPU/dx_rt_reg[4]/q_i_13__1_2
    SLICE_X34Y96         LUT6 (Prop_lut6_I4_O)        0.124    31.991 f  CPU/dx_rt_reg[4]/q_i_29/O
                         net (fo=2, routed)           0.586    32.577    CPU/dx_rt_reg[4]/q_i_53__0_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I2_O)        0.124    32.701 r  CPU/dx_rt_reg[4]/q_i_41__0/O
                         net (fo=1, routed)           0.292    32.992    CPU/dx_rt_reg[4]/q_i_41__0_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.124    33.116 f  CPU/dx_rt_reg[4]/q_i_31__0/O
                         net (fo=1, routed)           0.606    33.723    CPU/dx_is_setx_reg/q_i_5__112
    SLICE_X36Y94         LUT6 (Prop_lut6_I3_O)        0.124    33.847 f  CPU/dx_is_setx_reg/q_i_17__15/O
                         net (fo=35, routed)          0.501    34.347    CPU/mw_set_rstatus_reg/dx_pending_r30
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124    34.471 f  CPU/mw_set_rstatus_reg/q_i_5__113/O
                         net (fo=38, routed)          1.045    35.516    CPU/dx_is_setx_reg/readA_value1
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    35.640 r  CPU/dx_is_setx_reg/q_i_1__197/O
                         net (fo=5, routed)           0.819    36.459    CPU/dx_is_setx_reg/jr_target[7]
    SLICE_X40Y89         LUT2 (Prop_lut2_I0_O)        0.154    36.613 r  CPU/dx_is_setx_reg/q_i_92/O
                         net (fo=5, routed)           0.616    37.228    CPU/dx_is_setx_reg/p_2_1
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.327    37.555 r  CPU/dx_is_setx_reg/q_i_73/O
                         net (fo=3, routed)           0.832    38.387    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/G_2
    SLICE_X42Y90         LUT6 (Prop_lut6_I4_O)        0.124    38.511 r  CPU/dx_is_setx_reg/q_i_44/O
                         net (fo=6, routed)           0.474    38.986    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c16
    SLICE_X42Y91         LUT3 (Prop_lut3_I1_O)        0.124    39.110 r  CPU/dx_is_setx_reg/q_i_34/O
                         net (fo=4, routed)           0.678    39.787    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c20
    SLICE_X42Y91         LUT6 (Prop_lut6_I1_O)        0.124    39.911 r  CPU/dx_is_setx_reg/q_i_27/O
                         net (fo=1, routed)           0.798    40.710    CPU/dx_is_setx_reg/q_i_27_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124    40.834 r  CPU/dx_is_setx_reg/q_i_9__2/O
                         net (fo=1, routed)           0.308    41.141    CPU/dx_is_setx_reg/q_i_9__2_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.124    41.265 r  CPU/dx_is_setx_reg/q_i_3__81/O
                         net (fo=33, routed)          0.466    41.731    CPU/dx_is_setx_reg/p_8_in
    SLICE_X46Y92         LUT6 (Prop_lut6_I4_O)        0.124    41.855 r  CPU/dx_is_setx_reg/q_i_2__223/O
                         net (fo=1, routed)           0.493    42.349    CPU/dx_is_setx_reg/q_i_2__223_n_0
    SLICE_X46Y92         LUT4 (Prop_lut4_I0_O)        0.124    42.473 r  CPU/dx_is_setx_reg/q_i_1__164/O
                         net (fo=1, routed)           0.000    42.473    CPU/pc_reg[11]/q_reg_3
    SLICE_X46Y92         FDCE                                         r  CPU/pc_reg[11]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.512    42.577    CPU/pc_reg[11]/clk_out1
    SLICE_X46Y92         FDCE                                         r  CPU/pc_reg[11]/q_reg/C
                         clock pessimism              0.020    42.597    
                         clock uncertainty           -0.161    42.436    
    SLICE_X46Y92         FDCE (Setup_fdce_C_D)        0.081    42.517    CPU/pc_reg[11]/q_reg
  -------------------------------------------------------------------
                         required time                         42.517    
                         arrival time                         -42.473    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.058ns  (required time - arrival time)
  Source:                 CPU/mw_setx_val_reg[26]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg[2]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1_1 fall@20.000ns)
  Data Path Delay:        16.789ns  (logic 3.596ns (21.419%)  route 13.193ns (78.581%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -3.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.578ns = ( 42.578 - 40.000 ) 
    Source Clock Delay      (SCD):    5.619ns = ( 25.619 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.628    25.619    CPU/mw_setx_val_reg[26]/clk
    SLICE_X30Y102        FDRE                                         r  CPU/mw_setx_val_reg[26]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.478    26.097 r  CPU/mw_setx_val_reg[26]/q_reg/Q
                         net (fo=13, routed)          0.867    26.965    CPU/dx_rt_reg[4]/q_i_18__12
    SLICE_X32Y101        LUT2 (Prop_lut2_I1_O)        0.321    27.286 r  CPU/dx_rt_reg[4]/q_i_21__10/O
                         net (fo=1, routed)           0.549    27.835    CPU/mw_is_mult_reg/q_i_15__23_1
    SLICE_X31Y101        LUT6 (Prop_lut6_I4_O)        0.332    28.167 r  CPU/mw_is_mult_reg/q_i_18__12/O
                         net (fo=43, routed)          0.813    28.980    CPU/mw_load_data_reg[22]/q_i_8__67
    SLICE_X31Y104        LUT5 (Prop_lut5_I3_O)        0.124    29.104 r  CPU/mw_load_data_reg[22]/q_i_10__43/O
                         net (fo=2, routed)           0.707    29.811    CPU/xm_alu_result_reg[22]/q_i_9__10
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    29.935 f  CPU/xm_alu_result_reg[22]/q_i_11__15/O
                         net (fo=5, routed)           0.791    30.726    CPU/xm_alu_result_reg[22]/q_reg_3
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.124    30.850 r  CPU/xm_alu_result_reg[22]/q_i_50/O
                         net (fo=5, routed)           1.017    31.867    CPU/dx_rt_reg[4]/q_i_13__1_2
    SLICE_X34Y96         LUT6 (Prop_lut6_I4_O)        0.124    31.991 f  CPU/dx_rt_reg[4]/q_i_29/O
                         net (fo=2, routed)           0.586    32.577    CPU/dx_rt_reg[4]/q_i_53__0_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I2_O)        0.124    32.701 r  CPU/dx_rt_reg[4]/q_i_41__0/O
                         net (fo=1, routed)           0.292    32.992    CPU/dx_rt_reg[4]/q_i_41__0_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.124    33.116 f  CPU/dx_rt_reg[4]/q_i_31__0/O
                         net (fo=1, routed)           0.606    33.723    CPU/dx_is_setx_reg/q_i_5__112
    SLICE_X36Y94         LUT6 (Prop_lut6_I3_O)        0.124    33.847 f  CPU/dx_is_setx_reg/q_i_17__15/O
                         net (fo=35, routed)          0.501    34.347    CPU/mw_set_rstatus_reg/dx_pending_r30
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124    34.471 f  CPU/mw_set_rstatus_reg/q_i_5__113/O
                         net (fo=38, routed)          1.045    35.516    CPU/dx_is_setx_reg/readA_value1
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    35.640 r  CPU/dx_is_setx_reg/q_i_1__197/O
                         net (fo=5, routed)           0.819    36.459    CPU/dx_is_setx_reg/jr_target[7]
    SLICE_X40Y89         LUT2 (Prop_lut2_I0_O)        0.154    36.613 r  CPU/dx_is_setx_reg/q_i_92/O
                         net (fo=5, routed)           0.616    37.228    CPU/dx_is_setx_reg/p_2_1
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.327    37.555 r  CPU/dx_is_setx_reg/q_i_73/O
                         net (fo=3, routed)           0.832    38.387    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/G_2
    SLICE_X42Y90         LUT6 (Prop_lut6_I4_O)        0.124    38.511 r  CPU/dx_is_setx_reg/q_i_44/O
                         net (fo=6, routed)           0.474    38.986    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c16
    SLICE_X42Y91         LUT3 (Prop_lut3_I1_O)        0.124    39.110 r  CPU/dx_is_setx_reg/q_i_34/O
                         net (fo=4, routed)           0.678    39.787    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c20
    SLICE_X42Y91         LUT6 (Prop_lut6_I1_O)        0.124    39.911 r  CPU/dx_is_setx_reg/q_i_27/O
                         net (fo=1, routed)           0.798    40.710    CPU/dx_is_setx_reg/q_i_27_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124    40.834 r  CPU/dx_is_setx_reg/q_i_9__2/O
                         net (fo=1, routed)           0.308    41.141    CPU/dx_is_setx_reg/q_i_9__2_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.124    41.265 r  CPU/dx_is_setx_reg/q_i_3__81/O
                         net (fo=33, routed)          0.734    41.999    CPU/dx_is_setx_reg/p_8_in
    SLICE_X48Y94         LUT6 (Prop_lut6_I0_O)        0.124    42.123 r  CPU/dx_is_setx_reg/q_i_2__116/O
                         net (fo=1, routed)           0.162    42.285    CPU/fd_insn_reg[27]/q_reg_84
    SLICE_X48Y94         LUT5 (Prop_lut5_I1_O)        0.124    42.409 r  CPU/fd_insn_reg[27]/q_i_1__169/O
                         net (fo=1, routed)           0.000    42.409    CPU/pc_reg[2]/q_reg_2
    SLICE_X48Y94         FDCE                                         r  CPU/pc_reg[2]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.513    42.578    CPU/pc_reg[2]/clk_out1
    SLICE_X48Y94         FDCE                                         r  CPU/pc_reg[2]/q_reg/C
                         clock pessimism              0.020    42.598    
                         clock uncertainty           -0.161    42.437    
    SLICE_X48Y94         FDCE (Setup_fdce_C_D)        0.029    42.466    CPU/pc_reg[2]/q_reg
  -------------------------------------------------------------------
                         required time                         42.466    
                         arrival time                         -42.409    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (required time - arrival time)
  Source:                 CPU/mw_setx_val_reg[26]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg[21]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1_1 fall@20.000ns)
  Data Path Delay:        16.788ns  (logic 3.596ns (21.420%)  route 13.192ns (78.580%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=14)
  Clock Path Skew:        -3.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.580ns = ( 42.580 - 40.000 ) 
    Source Clock Delay      (SCD):    5.619ns = ( 25.619 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.628    25.619    CPU/mw_setx_val_reg[26]/clk
    SLICE_X30Y102        FDRE                                         r  CPU/mw_setx_val_reg[26]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.478    26.097 r  CPU/mw_setx_val_reg[26]/q_reg/Q
                         net (fo=13, routed)          0.867    26.965    CPU/dx_rt_reg[4]/q_i_18__12
    SLICE_X32Y101        LUT2 (Prop_lut2_I1_O)        0.321    27.286 r  CPU/dx_rt_reg[4]/q_i_21__10/O
                         net (fo=1, routed)           0.549    27.835    CPU/mw_is_mult_reg/q_i_15__23_1
    SLICE_X31Y101        LUT6 (Prop_lut6_I4_O)        0.332    28.167 r  CPU/mw_is_mult_reg/q_i_18__12/O
                         net (fo=43, routed)          0.813    28.980    CPU/mw_load_data_reg[22]/q_i_8__67
    SLICE_X31Y104        LUT5 (Prop_lut5_I3_O)        0.124    29.104 r  CPU/mw_load_data_reg[22]/q_i_10__43/O
                         net (fo=2, routed)           0.707    29.811    CPU/xm_alu_result_reg[22]/q_i_9__10
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    29.935 f  CPU/xm_alu_result_reg[22]/q_i_11__15/O
                         net (fo=5, routed)           0.791    30.726    CPU/xm_alu_result_reg[22]/q_reg_3
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.124    30.850 r  CPU/xm_alu_result_reg[22]/q_i_50/O
                         net (fo=5, routed)           1.017    31.867    CPU/dx_rt_reg[4]/q_i_13__1_2
    SLICE_X34Y96         LUT6 (Prop_lut6_I4_O)        0.124    31.991 f  CPU/dx_rt_reg[4]/q_i_29/O
                         net (fo=2, routed)           0.586    32.577    CPU/dx_rt_reg[4]/q_i_53__0_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I2_O)        0.124    32.701 r  CPU/dx_rt_reg[4]/q_i_41__0/O
                         net (fo=1, routed)           0.292    32.992    CPU/dx_rt_reg[4]/q_i_41__0_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.124    33.116 f  CPU/dx_rt_reg[4]/q_i_31__0/O
                         net (fo=1, routed)           0.606    33.723    CPU/dx_is_setx_reg/q_i_5__112
    SLICE_X36Y94         LUT6 (Prop_lut6_I3_O)        0.124    33.847 f  CPU/dx_is_setx_reg/q_i_17__15/O
                         net (fo=35, routed)          0.501    34.347    CPU/mw_set_rstatus_reg/dx_pending_r30
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124    34.471 f  CPU/mw_set_rstatus_reg/q_i_5__113/O
                         net (fo=38, routed)          1.045    35.516    CPU/dx_is_setx_reg/readA_value1
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    35.640 r  CPU/dx_is_setx_reg/q_i_1__197/O
                         net (fo=5, routed)           0.819    36.459    CPU/dx_is_setx_reg/jr_target[7]
    SLICE_X40Y89         LUT2 (Prop_lut2_I0_O)        0.154    36.613 r  CPU/dx_is_setx_reg/q_i_92/O
                         net (fo=5, routed)           0.616    37.228    CPU/dx_is_setx_reg/p_2_1
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.327    37.555 r  CPU/dx_is_setx_reg/q_i_73/O
                         net (fo=3, routed)           0.832    38.387    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/G_2
    SLICE_X42Y90         LUT6 (Prop_lut6_I4_O)        0.124    38.511 r  CPU/dx_is_setx_reg/q_i_44/O
                         net (fo=6, routed)           0.474    38.986    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c16
    SLICE_X42Y91         LUT3 (Prop_lut3_I1_O)        0.124    39.110 r  CPU/dx_is_setx_reg/q_i_34/O
                         net (fo=4, routed)           0.678    39.787    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c20
    SLICE_X42Y91         LUT6 (Prop_lut6_I1_O)        0.124    39.911 r  CPU/dx_is_setx_reg/q_i_27/O
                         net (fo=1, routed)           0.798    40.710    CPU/dx_is_setx_reg/q_i_27_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124    40.834 r  CPU/dx_is_setx_reg/q_i_9__2/O
                         net (fo=1, routed)           0.308    41.141    CPU/dx_is_setx_reg/q_i_9__2_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.124    41.265 r  CPU/dx_is_setx_reg/q_i_3__81/O
                         net (fo=33, routed)          0.594    41.859    CPU/dx_is_setx_reg/p_8_in
    SLICE_X40Y93         LUT6 (Prop_lut6_I0_O)        0.124    41.983 r  CPU/dx_is_setx_reg/q_i_2__103/O
                         net (fo=1, routed)           0.301    42.284    CPU/dx_is_setx_reg/q_i_2__103_n_0
    SLICE_X43Y93         LUT6 (Prop_lut6_I1_O)        0.124    42.408 r  CPU/dx_is_setx_reg/q_i_1__151/O
                         net (fo=1, routed)           0.000    42.408    CPU/pc_reg[21]/q_reg_3
    SLICE_X43Y93         FDCE                                         r  CPU/pc_reg[21]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.515    42.580    CPU/pc_reg[21]/clk_out1
    SLICE_X43Y93         FDCE                                         r  CPU/pc_reg[21]/q_reg/C
                         clock pessimism              0.020    42.600    
                         clock uncertainty           -0.161    42.439    
    SLICE_X43Y93         FDCE (Setup_fdce_C_D)        0.029    42.468    CPU/pc_reg[21]/q_reg
  -------------------------------------------------------------------
                         required time                         42.468    
                         arrival time                         -42.408    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 CPU/mw_setx_val_reg[26]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg[20]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1_1 fall@20.000ns)
  Data Path Delay:        16.775ns  (logic 3.596ns (21.437%)  route 13.179ns (78.563%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=14)
  Clock Path Skew:        -3.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.579ns = ( 42.579 - 40.000 ) 
    Source Clock Delay      (SCD):    5.619ns = ( 25.619 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.628    25.619    CPU/mw_setx_val_reg[26]/clk
    SLICE_X30Y102        FDRE                                         r  CPU/mw_setx_val_reg[26]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.478    26.097 r  CPU/mw_setx_val_reg[26]/q_reg/Q
                         net (fo=13, routed)          0.867    26.965    CPU/dx_rt_reg[4]/q_i_18__12
    SLICE_X32Y101        LUT2 (Prop_lut2_I1_O)        0.321    27.286 r  CPU/dx_rt_reg[4]/q_i_21__10/O
                         net (fo=1, routed)           0.549    27.835    CPU/mw_is_mult_reg/q_i_15__23_1
    SLICE_X31Y101        LUT6 (Prop_lut6_I4_O)        0.332    28.167 r  CPU/mw_is_mult_reg/q_i_18__12/O
                         net (fo=43, routed)          0.813    28.980    CPU/mw_load_data_reg[22]/q_i_8__67
    SLICE_X31Y104        LUT5 (Prop_lut5_I3_O)        0.124    29.104 r  CPU/mw_load_data_reg[22]/q_i_10__43/O
                         net (fo=2, routed)           0.707    29.811    CPU/xm_alu_result_reg[22]/q_i_9__10
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    29.935 f  CPU/xm_alu_result_reg[22]/q_i_11__15/O
                         net (fo=5, routed)           0.791    30.726    CPU/xm_alu_result_reg[22]/q_reg_3
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.124    30.850 r  CPU/xm_alu_result_reg[22]/q_i_50/O
                         net (fo=5, routed)           1.017    31.867    CPU/dx_rt_reg[4]/q_i_13__1_2
    SLICE_X34Y96         LUT6 (Prop_lut6_I4_O)        0.124    31.991 f  CPU/dx_rt_reg[4]/q_i_29/O
                         net (fo=2, routed)           0.586    32.577    CPU/dx_rt_reg[4]/q_i_53__0_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I2_O)        0.124    32.701 r  CPU/dx_rt_reg[4]/q_i_41__0/O
                         net (fo=1, routed)           0.292    32.992    CPU/dx_rt_reg[4]/q_i_41__0_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.124    33.116 f  CPU/dx_rt_reg[4]/q_i_31__0/O
                         net (fo=1, routed)           0.606    33.723    CPU/dx_is_setx_reg/q_i_5__112
    SLICE_X36Y94         LUT6 (Prop_lut6_I3_O)        0.124    33.847 f  CPU/dx_is_setx_reg/q_i_17__15/O
                         net (fo=35, routed)          0.501    34.347    CPU/mw_set_rstatus_reg/dx_pending_r30
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124    34.471 f  CPU/mw_set_rstatus_reg/q_i_5__113/O
                         net (fo=38, routed)          1.045    35.516    CPU/dx_is_setx_reg/readA_value1
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    35.640 r  CPU/dx_is_setx_reg/q_i_1__197/O
                         net (fo=5, routed)           0.819    36.459    CPU/dx_is_setx_reg/jr_target[7]
    SLICE_X40Y89         LUT2 (Prop_lut2_I0_O)        0.154    36.613 r  CPU/dx_is_setx_reg/q_i_92/O
                         net (fo=5, routed)           0.616    37.228    CPU/dx_is_setx_reg/p_2_1
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.327    37.555 r  CPU/dx_is_setx_reg/q_i_73/O
                         net (fo=3, routed)           0.832    38.387    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/G_2
    SLICE_X42Y90         LUT6 (Prop_lut6_I4_O)        0.124    38.511 r  CPU/dx_is_setx_reg/q_i_44/O
                         net (fo=6, routed)           0.474    38.986    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c16
    SLICE_X42Y91         LUT3 (Prop_lut3_I1_O)        0.124    39.110 r  CPU/dx_is_setx_reg/q_i_34/O
                         net (fo=4, routed)           0.678    39.787    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c20
    SLICE_X42Y91         LUT6 (Prop_lut6_I1_O)        0.124    39.911 r  CPU/dx_is_setx_reg/q_i_27/O
                         net (fo=1, routed)           0.798    40.710    CPU/dx_is_setx_reg/q_i_27_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124    40.834 r  CPU/dx_is_setx_reg/q_i_9__2/O
                         net (fo=1, routed)           0.308    41.141    CPU/dx_is_setx_reg/q_i_9__2_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.124    41.265 r  CPU/dx_is_setx_reg/q_i_3__81/O
                         net (fo=33, routed)          0.579    41.844    CPU/dx_is_setx_reg/p_8_in
    SLICE_X45Y90         LUT6 (Prop_lut6_I0_O)        0.124    41.968 r  CPU/dx_is_setx_reg/q_i_2__101/O
                         net (fo=1, routed)           0.302    42.270    CPU/dx_is_setx_reg/q_i_2__101_n_0
    SLICE_X44Y92         LUT6 (Prop_lut6_I1_O)        0.124    42.394 r  CPU/dx_is_setx_reg/q_i_1__149/O
                         net (fo=1, routed)           0.000    42.394    CPU/pc_reg[20]/q_reg_2
    SLICE_X44Y92         FDCE                                         r  CPU/pc_reg[20]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.514    42.579    CPU/pc_reg[20]/clk_out1
    SLICE_X44Y92         FDCE                                         r  CPU/pc_reg[20]/q_reg/C
                         clock pessimism              0.020    42.599    
                         clock uncertainty           -0.161    42.438    
    SLICE_X44Y92         FDCE (Setup_fdce_C_D)        0.031    42.469    CPU/pc_reg[20]/q_reg
  -------------------------------------------------------------------
                         required time                         42.469    
                         arrival time                         -42.394    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 CPU/mw_setx_val_reg[26]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg[3]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1_1 fall@20.000ns)
  Data Path Delay:        16.770ns  (logic 3.596ns (21.443%)  route 13.174ns (78.557%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.577ns = ( 42.577 - 40.000 ) 
    Source Clock Delay      (SCD):    5.619ns = ( 25.619 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.628    25.619    CPU/mw_setx_val_reg[26]/clk
    SLICE_X30Y102        FDRE                                         r  CPU/mw_setx_val_reg[26]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.478    26.097 r  CPU/mw_setx_val_reg[26]/q_reg/Q
                         net (fo=13, routed)          0.867    26.965    CPU/dx_rt_reg[4]/q_i_18__12
    SLICE_X32Y101        LUT2 (Prop_lut2_I1_O)        0.321    27.286 r  CPU/dx_rt_reg[4]/q_i_21__10/O
                         net (fo=1, routed)           0.549    27.835    CPU/mw_is_mult_reg/q_i_15__23_1
    SLICE_X31Y101        LUT6 (Prop_lut6_I4_O)        0.332    28.167 r  CPU/mw_is_mult_reg/q_i_18__12/O
                         net (fo=43, routed)          0.813    28.980    CPU/mw_load_data_reg[22]/q_i_8__67
    SLICE_X31Y104        LUT5 (Prop_lut5_I3_O)        0.124    29.104 r  CPU/mw_load_data_reg[22]/q_i_10__43/O
                         net (fo=2, routed)           0.707    29.811    CPU/xm_alu_result_reg[22]/q_i_9__10
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    29.935 f  CPU/xm_alu_result_reg[22]/q_i_11__15/O
                         net (fo=5, routed)           0.791    30.726    CPU/xm_alu_result_reg[22]/q_reg_3
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.124    30.850 r  CPU/xm_alu_result_reg[22]/q_i_50/O
                         net (fo=5, routed)           1.017    31.867    CPU/dx_rt_reg[4]/q_i_13__1_2
    SLICE_X34Y96         LUT6 (Prop_lut6_I4_O)        0.124    31.991 f  CPU/dx_rt_reg[4]/q_i_29/O
                         net (fo=2, routed)           0.586    32.577    CPU/dx_rt_reg[4]/q_i_53__0_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I2_O)        0.124    32.701 r  CPU/dx_rt_reg[4]/q_i_41__0/O
                         net (fo=1, routed)           0.292    32.992    CPU/dx_rt_reg[4]/q_i_41__0_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.124    33.116 f  CPU/dx_rt_reg[4]/q_i_31__0/O
                         net (fo=1, routed)           0.606    33.723    CPU/dx_is_setx_reg/q_i_5__112
    SLICE_X36Y94         LUT6 (Prop_lut6_I3_O)        0.124    33.847 f  CPU/dx_is_setx_reg/q_i_17__15/O
                         net (fo=35, routed)          0.501    34.347    CPU/mw_set_rstatus_reg/dx_pending_r30
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124    34.471 f  CPU/mw_set_rstatus_reg/q_i_5__113/O
                         net (fo=38, routed)          1.045    35.516    CPU/dx_is_setx_reg/readA_value1
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    35.640 r  CPU/dx_is_setx_reg/q_i_1__197/O
                         net (fo=5, routed)           0.819    36.459    CPU/dx_is_setx_reg/jr_target[7]
    SLICE_X40Y89         LUT2 (Prop_lut2_I0_O)        0.154    36.613 r  CPU/dx_is_setx_reg/q_i_92/O
                         net (fo=5, routed)           0.616    37.228    CPU/dx_is_setx_reg/p_2_1
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.327    37.555 r  CPU/dx_is_setx_reg/q_i_73/O
                         net (fo=3, routed)           0.832    38.387    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/G_2
    SLICE_X42Y90         LUT6 (Prop_lut6_I4_O)        0.124    38.511 r  CPU/dx_is_setx_reg/q_i_44/O
                         net (fo=6, routed)           0.474    38.986    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c16
    SLICE_X42Y91         LUT3 (Prop_lut3_I1_O)        0.124    39.110 r  CPU/dx_is_setx_reg/q_i_34/O
                         net (fo=4, routed)           0.678    39.787    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c20
    SLICE_X42Y91         LUT6 (Prop_lut6_I1_O)        0.124    39.911 r  CPU/dx_is_setx_reg/q_i_27/O
                         net (fo=1, routed)           0.798    40.710    CPU/dx_is_setx_reg/q_i_27_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124    40.834 r  CPU/dx_is_setx_reg/q_i_9__2/O
                         net (fo=1, routed)           0.308    41.141    CPU/dx_is_setx_reg/q_i_9__2_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.124    41.265 r  CPU/dx_is_setx_reg/q_i_3__81/O
                         net (fo=33, routed)          0.443    41.709    CPU/dx_is_setx_reg/p_8_in
    SLICE_X49Y91         LUT6 (Prop_lut6_I0_O)        0.124    41.833 r  CPU/dx_is_setx_reg/q_i_2__117/O
                         net (fo=1, routed)           0.433    42.265    CPU/dx_is_setx_reg/q_i_2__117_n_0
    SLICE_X49Y91         LUT5 (Prop_lut5_I1_O)        0.124    42.389 r  CPU/dx_is_setx_reg/q_i_1__170/O
                         net (fo=1, routed)           0.000    42.389    CPU/pc_reg[3]/q_reg_2
    SLICE_X49Y91         FDCE                                         r  CPU/pc_reg[3]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.512    42.577    CPU/pc_reg[3]/clk_out1
    SLICE_X49Y91         FDCE                                         r  CPU/pc_reg[3]/q_reg/C
                         clock pessimism              0.020    42.597    
                         clock uncertainty           -0.161    42.436    
    SLICE_X49Y91         FDCE (Setup_fdce_C_D)        0.029    42.465    CPU/pc_reg[3]/q_reg
  -------------------------------------------------------------------
                         required time                         42.465    
                         arrival time                         -42.389    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 CPU/mw_setx_val_reg[26]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg[5]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1_1 fall@20.000ns)
  Data Path Delay:        16.750ns  (logic 3.596ns (21.468%)  route 13.154ns (78.532%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.577ns = ( 42.577 - 40.000 ) 
    Source Clock Delay      (SCD):    5.619ns = ( 25.619 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.628    25.619    CPU/mw_setx_val_reg[26]/clk
    SLICE_X30Y102        FDRE                                         r  CPU/mw_setx_val_reg[26]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.478    26.097 r  CPU/mw_setx_val_reg[26]/q_reg/Q
                         net (fo=13, routed)          0.867    26.965    CPU/dx_rt_reg[4]/q_i_18__12
    SLICE_X32Y101        LUT2 (Prop_lut2_I1_O)        0.321    27.286 r  CPU/dx_rt_reg[4]/q_i_21__10/O
                         net (fo=1, routed)           0.549    27.835    CPU/mw_is_mult_reg/q_i_15__23_1
    SLICE_X31Y101        LUT6 (Prop_lut6_I4_O)        0.332    28.167 r  CPU/mw_is_mult_reg/q_i_18__12/O
                         net (fo=43, routed)          0.813    28.980    CPU/mw_load_data_reg[22]/q_i_8__67
    SLICE_X31Y104        LUT5 (Prop_lut5_I3_O)        0.124    29.104 r  CPU/mw_load_data_reg[22]/q_i_10__43/O
                         net (fo=2, routed)           0.707    29.811    CPU/xm_alu_result_reg[22]/q_i_9__10
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    29.935 f  CPU/xm_alu_result_reg[22]/q_i_11__15/O
                         net (fo=5, routed)           0.791    30.726    CPU/xm_alu_result_reg[22]/q_reg_3
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.124    30.850 r  CPU/xm_alu_result_reg[22]/q_i_50/O
                         net (fo=5, routed)           1.017    31.867    CPU/dx_rt_reg[4]/q_i_13__1_2
    SLICE_X34Y96         LUT6 (Prop_lut6_I4_O)        0.124    31.991 f  CPU/dx_rt_reg[4]/q_i_29/O
                         net (fo=2, routed)           0.586    32.577    CPU/dx_rt_reg[4]/q_i_53__0_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I2_O)        0.124    32.701 r  CPU/dx_rt_reg[4]/q_i_41__0/O
                         net (fo=1, routed)           0.292    32.992    CPU/dx_rt_reg[4]/q_i_41__0_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.124    33.116 f  CPU/dx_rt_reg[4]/q_i_31__0/O
                         net (fo=1, routed)           0.606    33.723    CPU/dx_is_setx_reg/q_i_5__112
    SLICE_X36Y94         LUT6 (Prop_lut6_I3_O)        0.124    33.847 f  CPU/dx_is_setx_reg/q_i_17__15/O
                         net (fo=35, routed)          0.501    34.347    CPU/mw_set_rstatus_reg/dx_pending_r30
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124    34.471 f  CPU/mw_set_rstatus_reg/q_i_5__113/O
                         net (fo=38, routed)          1.045    35.516    CPU/dx_is_setx_reg/readA_value1
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    35.640 r  CPU/dx_is_setx_reg/q_i_1__197/O
                         net (fo=5, routed)           0.819    36.459    CPU/dx_is_setx_reg/jr_target[7]
    SLICE_X40Y89         LUT2 (Prop_lut2_I0_O)        0.154    36.613 r  CPU/dx_is_setx_reg/q_i_92/O
                         net (fo=5, routed)           0.616    37.228    CPU/dx_is_setx_reg/p_2_1
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.327    37.555 r  CPU/dx_is_setx_reg/q_i_73/O
                         net (fo=3, routed)           0.832    38.387    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/G_2
    SLICE_X42Y90         LUT6 (Prop_lut6_I4_O)        0.124    38.511 r  CPU/dx_is_setx_reg/q_i_44/O
                         net (fo=6, routed)           0.474    38.986    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c16
    SLICE_X42Y91         LUT3 (Prop_lut3_I1_O)        0.124    39.110 r  CPU/dx_is_setx_reg/q_i_34/O
                         net (fo=4, routed)           0.678    39.787    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c20
    SLICE_X42Y91         LUT6 (Prop_lut6_I1_O)        0.124    39.911 r  CPU/dx_is_setx_reg/q_i_27/O
                         net (fo=1, routed)           0.798    40.710    CPU/dx_is_setx_reg/q_i_27_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124    40.834 r  CPU/dx_is_setx_reg/q_i_9__2/O
                         net (fo=1, routed)           0.308    41.141    CPU/dx_is_setx_reg/q_i_9__2_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.124    41.265 r  CPU/dx_is_setx_reg/q_i_3__81/O
                         net (fo=33, routed)          0.449    41.715    CPU/dx_is_setx_reg/p_8_in
    SLICE_X47Y91         LUT6 (Prop_lut6_I0_O)        0.124    41.839 r  CPU/dx_is_setx_reg/q_i_2__115/O
                         net (fo=1, routed)           0.407    42.246    CPU/dx_is_setx_reg/q_i_2__115_n_0
    SLICE_X47Y91         LUT5 (Prop_lut5_I1_O)        0.124    42.370 r  CPU/dx_is_setx_reg/q_i_1__167/O
                         net (fo=1, routed)           0.000    42.370    CPU/pc_reg[5]/q_reg_2
    SLICE_X47Y91         FDCE                                         r  CPU/pc_reg[5]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.512    42.577    CPU/pc_reg[5]/clk_out1
    SLICE_X47Y91         FDCE                                         r  CPU/pc_reg[5]/q_reg/C
                         clock pessimism              0.020    42.597    
                         clock uncertainty           -0.161    42.436    
    SLICE_X47Y91         FDCE (Setup_fdce_C_D)        0.031    42.467    CPU/pc_reg[5]/q_reg
  -------------------------------------------------------------------
                         required time                         42.467    
                         arrival time                         -42.370    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 CPU/mw_setx_val_reg[26]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg[12]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1_1 fall@20.000ns)
  Data Path Delay:        16.747ns  (logic 3.596ns (21.472%)  route 13.151ns (78.528%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=14)
  Clock Path Skew:        -3.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.579ns = ( 42.579 - 40.000 ) 
    Source Clock Delay      (SCD):    5.619ns = ( 25.619 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.628    25.619    CPU/mw_setx_val_reg[26]/clk
    SLICE_X30Y102        FDRE                                         r  CPU/mw_setx_val_reg[26]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.478    26.097 r  CPU/mw_setx_val_reg[26]/q_reg/Q
                         net (fo=13, routed)          0.867    26.965    CPU/dx_rt_reg[4]/q_i_18__12
    SLICE_X32Y101        LUT2 (Prop_lut2_I1_O)        0.321    27.286 r  CPU/dx_rt_reg[4]/q_i_21__10/O
                         net (fo=1, routed)           0.549    27.835    CPU/mw_is_mult_reg/q_i_15__23_1
    SLICE_X31Y101        LUT6 (Prop_lut6_I4_O)        0.332    28.167 r  CPU/mw_is_mult_reg/q_i_18__12/O
                         net (fo=43, routed)          0.813    28.980    CPU/mw_load_data_reg[22]/q_i_8__67
    SLICE_X31Y104        LUT5 (Prop_lut5_I3_O)        0.124    29.104 r  CPU/mw_load_data_reg[22]/q_i_10__43/O
                         net (fo=2, routed)           0.707    29.811    CPU/xm_alu_result_reg[22]/q_i_9__10
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    29.935 f  CPU/xm_alu_result_reg[22]/q_i_11__15/O
                         net (fo=5, routed)           0.791    30.726    CPU/xm_alu_result_reg[22]/q_reg_3
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.124    30.850 r  CPU/xm_alu_result_reg[22]/q_i_50/O
                         net (fo=5, routed)           1.017    31.867    CPU/dx_rt_reg[4]/q_i_13__1_2
    SLICE_X34Y96         LUT6 (Prop_lut6_I4_O)        0.124    31.991 f  CPU/dx_rt_reg[4]/q_i_29/O
                         net (fo=2, routed)           0.586    32.577    CPU/dx_rt_reg[4]/q_i_53__0_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I2_O)        0.124    32.701 r  CPU/dx_rt_reg[4]/q_i_41__0/O
                         net (fo=1, routed)           0.292    32.992    CPU/dx_rt_reg[4]/q_i_41__0_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.124    33.116 f  CPU/dx_rt_reg[4]/q_i_31__0/O
                         net (fo=1, routed)           0.606    33.723    CPU/dx_is_setx_reg/q_i_5__112
    SLICE_X36Y94         LUT6 (Prop_lut6_I3_O)        0.124    33.847 f  CPU/dx_is_setx_reg/q_i_17__15/O
                         net (fo=35, routed)          0.501    34.347    CPU/mw_set_rstatus_reg/dx_pending_r30
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124    34.471 f  CPU/mw_set_rstatus_reg/q_i_5__113/O
                         net (fo=38, routed)          1.045    35.516    CPU/dx_is_setx_reg/readA_value1
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    35.640 r  CPU/dx_is_setx_reg/q_i_1__197/O
                         net (fo=5, routed)           0.819    36.459    CPU/dx_is_setx_reg/jr_target[7]
    SLICE_X40Y89         LUT2 (Prop_lut2_I0_O)        0.154    36.613 r  CPU/dx_is_setx_reg/q_i_92/O
                         net (fo=5, routed)           0.616    37.228    CPU/dx_is_setx_reg/p_2_1
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.327    37.555 r  CPU/dx_is_setx_reg/q_i_73/O
                         net (fo=3, routed)           0.832    38.387    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/G_2
    SLICE_X42Y90         LUT6 (Prop_lut6_I4_O)        0.124    38.511 r  CPU/dx_is_setx_reg/q_i_44/O
                         net (fo=6, routed)           0.474    38.986    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c16
    SLICE_X42Y91         LUT3 (Prop_lut3_I1_O)        0.124    39.110 r  CPU/dx_is_setx_reg/q_i_34/O
                         net (fo=4, routed)           0.678    39.787    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c20
    SLICE_X42Y91         LUT6 (Prop_lut6_I1_O)        0.124    39.911 r  CPU/dx_is_setx_reg/q_i_27/O
                         net (fo=1, routed)           0.798    40.710    CPU/dx_is_setx_reg/q_i_27_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124    40.834 r  CPU/dx_is_setx_reg/q_i_9__2/O
                         net (fo=1, routed)           0.308    41.141    CPU/dx_is_setx_reg/q_i_9__2_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.124    41.265 r  CPU/dx_is_setx_reg/q_i_3__81/O
                         net (fo=33, routed)          0.420    41.686    CPU/dx_is_setx_reg/p_8_in
    SLICE_X45Y92         LUT6 (Prop_lut6_I0_O)        0.124    41.810 r  CPU/dx_is_setx_reg/q_i_2__108/O
                         net (fo=1, routed)           0.433    42.243    CPU/dx_is_setx_reg/q_i_2__108_n_0
    SLICE_X45Y92         LUT6 (Prop_lut6_I1_O)        0.124    42.367 r  CPU/dx_is_setx_reg/q_i_1__158/O
                         net (fo=1, routed)           0.000    42.367    CPU/pc_reg[12]/q_reg_2
    SLICE_X45Y92         FDCE                                         r  CPU/pc_reg[12]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.514    42.579    CPU/pc_reg[12]/clk_out1
    SLICE_X45Y92         FDCE                                         r  CPU/pc_reg[12]/q_reg/C
                         clock pessimism              0.020    42.599    
                         clock uncertainty           -0.161    42.438    
    SLICE_X45Y92         FDCE (Setup_fdce_C_D)        0.029    42.467    CPU/pc_reg[12]/q_reg
  -------------------------------------------------------------------
                         required time                         42.467    
                         arrival time                         -42.367    
  -------------------------------------------------------------------
                         slack                                  0.100    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 serialsender/getting_gcode/start_up1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serialsender/getting_gcode/start_up3_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.908%)  route 0.094ns (31.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.009ns
    Source Clock Delay      (SCD):    0.774ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.644     0.774    serialsender/getting_gcode/clk_out1
    SLICE_X42Y153        FDSE                                         r  serialsender/getting_gcode/start_up1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y153        FDSE (Prop_fdse_C_Q)         0.164     0.938 r  serialsender/getting_gcode/start_up1_reg/Q
                         net (fo=5, routed)           0.094     1.033    serialsender/getting_gcode/start_up1_reg_n_0
    SLICE_X43Y153        LUT6 (Prop_lut6_I2_O)        0.045     1.078 r  serialsender/getting_gcode/start_up3_i_1/O
                         net (fo=1, routed)           0.000     1.078    serialsender/getting_gcode/start_up3_i_1_n_0
    SLICE_X43Y153        FDSE                                         r  serialsender/getting_gcode/start_up3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.919     1.009    serialsender/getting_gcode/clk_out1
    SLICE_X43Y153        FDSE                                         r  serialsender/getting_gcode/start_up3_reg/C
                         clock pessimism             -0.222     0.787    
    SLICE_X43Y153        FDSE (Hold_fdse_C_D)         0.091     0.878    serialsender/getting_gcode/start_up3_reg
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 CPU/dx_link_addr_reg[12]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/xm_link_addr_reg[12]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 fall@20.000ns - clk_out1_clk_wiz_1_1 fall@20.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns = ( 22.278 - 20.000 ) 
    Source Clock Delay      (SCD):    1.703ns = ( 21.703 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.724    20.855    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.900 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.113    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.139 r  q_reg_i_3/O
                         net (fo=459, routed)         0.565    21.703    CPU/dx_link_addr_reg[12]/clk
    SLICE_X30Y86         FDRE                                         r  CPU/dx_link_addr_reg[12]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDRE (Prop_fdre_C_Q)         0.164    21.867 r  CPU/dx_link_addr_reg[12]/q_reg/Q
                         net (fo=1, routed)           0.112    21.979    CPU/xm_link_addr_reg[12]/q_reg_0
    SLICE_X30Y87         FDRE                                         r  CPU/xm_link_addr_reg[12]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.030    21.120    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.176 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.414    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.443 r  q_reg_i_3/O
                         net (fo=459, routed)         0.836    22.278    CPU/xm_link_addr_reg[12]/clk
    SLICE_X30Y87         FDRE                                         r  CPU/xm_link_addr_reg[12]/q_reg/C
                         clock pessimism             -0.559    21.719    
    SLICE_X30Y87         FDRE (Hold_fdre_C_D)         0.059    21.778    CPU/xm_link_addr_reg[12]/q_reg
  -------------------------------------------------------------------
                         required time                        -21.778    
                         arrival time                          21.979    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 serialsender/sending_button/tx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serialsender/uut/shifted_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.209ns (67.280%)  route 0.102ns (32.720%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.005ns
    Source Clock Delay      (SCD):    0.771ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.641     0.771    serialsender/sending_button/clk_out1
    SLICE_X54Y152        FDRE                                         r  serialsender/sending_button/tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y152        FDRE (Prop_fdre_C_Q)         0.164     0.935 r  serialsender/sending_button/tx_data_reg[6]/Q
                         net (fo=1, routed)           0.102     1.037    serialsender/getting_gcode/shifted_data_reg[6]_0[6]
    SLICE_X52Y151        LUT5 (Prop_lut5_I4_O)        0.045     1.082 r  serialsender/getting_gcode/shifted_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.082    serialsender/uut/D[6]
    SLICE_X52Y151        FDRE                                         r  serialsender/uut/shifted_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.915     1.005    serialsender/uut/clk_out1
    SLICE_X52Y151        FDRE                                         r  serialsender/uut/shifted_data_reg[6]/C
                         clock pessimism             -0.218     0.787    
    SLICE_X52Y151        FDRE (Hold_fdre_C_D)         0.092     0.879    serialsender/uut/shifted_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 CPU/xm_rstatus_code_reg[2]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/mw_rstatus_code_reg[2]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 fall@20.000ns - clk_out1_clk_wiz_1_1 fall@20.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns = ( 22.282 - 20.000 ) 
    Source Clock Delay      (SCD):    1.707ns = ( 21.707 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.724    20.855    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.900 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.113    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.139 r  q_reg_i_3/O
                         net (fo=459, routed)         0.569    21.707    CPU/xm_rstatus_code_reg[2]/clk
    SLICE_X30Y93         FDRE                                         r  CPU/xm_rstatus_code_reg[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDRE (Prop_fdre_C_Q)         0.164    21.871 r  CPU/xm_rstatus_code_reg[2]/q_reg/Q
                         net (fo=2, routed)           0.127    21.999    CPU/mw_rstatus_code_reg[2]/q_reg_1
    SLICE_X31Y93         FDRE                                         r  CPU/mw_rstatus_code_reg[2]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.030    21.120    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.176 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.414    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.443 r  q_reg_i_3/O
                         net (fo=459, routed)         0.840    22.282    CPU/mw_rstatus_code_reg[2]/clk
    SLICE_X31Y93         FDRE                                         r  CPU/mw_rstatus_code_reg[2]/q_reg/C
                         clock pessimism             -0.562    21.720    
    SLICE_X31Y93         FDRE (Hold_fdre_C_D)         0.070    21.790    CPU/mw_rstatus_code_reg[2]/q_reg
  -------------------------------------------------------------------
                         required time                        -21.790    
                         arrival time                          21.999    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/rq_reg/g[36].ff_i/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/rq_reg/g[38].ff_i/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.926%)  route 0.159ns (46.074%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.561     0.691    CPU/multdiv_unit/rq_reg/g[36].ff_i/clk_out1
    SLICE_X59Y102        FDRE                                         r  CPU/multdiv_unit/rq_reg/g[36].ff_i/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.141     0.832 r  CPU/multdiv_unit/rq_reg/g[36].ff_i/q_reg/Q
                         net (fo=5, routed)           0.159     0.991    CPU/multdiv_unit/rq_reg/g[36].ff_i/rq[0]
    SLICE_X60Y103        LUT6 (Prop_lut6_I0_O)        0.045     1.036 r  CPU/multdiv_unit/rq_reg/g[36].ff_i/q_i_1__119/O
                         net (fo=1, routed)           0.000     1.036    CPU/multdiv_unit/rq_reg/g[38].ff_i/S012_out
    SLICE_X60Y103        FDRE                                         r  CPU/multdiv_unit/rq_reg/g[38].ff_i/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.831     0.921    CPU/multdiv_unit/rq_reg/g[38].ff_i/clk_out1
    SLICE_X60Y103        FDRE                                         r  CPU/multdiv_unit/rq_reg/g[38].ff_i/q_reg/C
                         clock pessimism             -0.215     0.706    
    SLICE_X60Y103        FDRE (Hold_fdre_C_D)         0.120     0.826    CPU/multdiv_unit/rq_reg/g[38].ff_i/q_reg
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/Areg/ff3/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/rq_reg/g[4].ff_i/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.984%)  route 0.165ns (47.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.565     0.695    CPU/multdiv_unit/Areg/ff3/clk_out1
    SLICE_X52Y98         FDRE                                         r  CPU/multdiv_unit/Areg/ff3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     0.836 r  CPU/multdiv_unit/Areg/ff3/q_reg/Q
                         net (fo=5, routed)           0.165     1.001    CPU/multdiv_unit/Areg/ff1/q_reg_5
    SLICE_X54Y98         LUT5 (Prop_lut5_I3_O)        0.045     1.046 r  CPU/multdiv_unit/Areg/ff1/q_i_1__66/O
                         net (fo=1, routed)           0.000     1.046    CPU/multdiv_unit/rq_reg/g[4].ff_i/q_reg_1
    SLICE_X54Y98         FDRE                                         r  CPU/multdiv_unit/rq_reg/g[4].ff_i/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.835     0.925    CPU/multdiv_unit/rq_reg/g[4].ff_i/clk_out1
    SLICE_X54Y98         FDRE                                         r  CPU/multdiv_unit/rq_reg/g[4].ff_i/q_reg/C
                         clock pessimism             -0.214     0.711    
    SLICE_X54Y98         FDRE (Hold_fdre_C_D)         0.120     0.831    CPU/multdiv_unit/rq_reg/g[4].ff_i/q_reg
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 CPU/dx_link_addr_reg[22]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/xm_link_addr_reg[22]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 fall@20.000ns - clk_out1_clk_wiz_1_1 fall@20.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns = ( 22.280 - 20.000 ) 
    Source Clock Delay      (SCD):    1.706ns = ( 21.706 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.724    20.855    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.900 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.113    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.139 r  q_reg_i_3/O
                         net (fo=459, routed)         0.568    21.706    CPU/dx_link_addr_reg[22]/clk
    SLICE_X28Y88         FDRE                                         r  CPU/dx_link_addr_reg[22]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.128    21.834 r  CPU/dx_link_addr_reg[22]/q_reg/Q
                         net (fo=1, routed)           0.117    21.951    CPU/xm_link_addr_reg[22]/q_reg_0
    SLICE_X29Y88         FDRE                                         r  CPU/xm_link_addr_reg[22]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.030    21.120    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.176 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.414    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.443 r  q_reg_i_3/O
                         net (fo=459, routed)         0.838    22.280    CPU/xm_link_addr_reg[22]/clk
    SLICE_X29Y88         FDRE                                         r  CPU/xm_link_addr_reg[22]/q_reg/C
                         clock pessimism             -0.561    21.719    
    SLICE_X29Y88         FDRE (Hold_fdre_C_D)         0.016    21.735    CPU/xm_link_addr_reg[22]/q_reg
  -------------------------------------------------------------------
                         required time                        -21.735    
                         arrival time                          21.951    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/product_reg/g[34].ff_i/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/product_reg/g[33].ff_i/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.243%)  route 0.163ns (46.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.567     0.697    CPU/multdiv_unit/product_reg/g[34].ff_i/clk_out1
    SLICE_X59Y98         FDRE                                         r  CPU/multdiv_unit/product_reg/g[34].ff_i/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.141     0.838 r  CPU/multdiv_unit/product_reg/g[34].ff_i/q_reg/Q
                         net (fo=4, routed)           0.163     1.001    CPU/multdiv_unit/product_reg/g[1].ff_i/q_reg_6
    SLICE_X58Y98         LUT6 (Prop_lut6_I2_O)        0.045     1.046 r  CPU/multdiv_unit/product_reg/g[1].ff_i/q_i_1__378/O
                         net (fo=1, routed)           0.000     1.046    CPU/multdiv_unit/product_reg/g[33].ff_i/S04_out
    SLICE_X58Y98         FDRE                                         r  CPU/multdiv_unit/product_reg/g[33].ff_i/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.838     0.928    CPU/multdiv_unit/product_reg/g[33].ff_i/clk_out1
    SLICE_X58Y98         FDRE                                         r  CPU/multdiv_unit/product_reg/g[33].ff_i/q_reg/C
                         clock pessimism             -0.218     0.710    
    SLICE_X58Y98         FDRE (Hold_fdre_C_D)         0.120     0.830    CPU/multdiv_unit/product_reg/g[33].ff_i/q_reg
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 CPU/dx_link_addr_reg[27]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/xm_link_addr_reg[27]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 fall@20.000ns - clk_out1_clk_wiz_1_1 fall@20.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.645%)  route 0.175ns (55.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns = ( 22.276 - 20.000 ) 
    Source Clock Delay      (SCD):    1.702ns = ( 21.702 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.724    20.855    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.900 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.113    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.139 r  q_reg_i_3/O
                         net (fo=459, routed)         0.564    21.702    CPU/dx_link_addr_reg[27]/clk
    SLICE_X37Y86         FDRE                                         r  CPU/dx_link_addr_reg[27]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.141    21.843 r  CPU/dx_link_addr_reg[27]/q_reg/Q
                         net (fo=1, routed)           0.175    22.018    CPU/xm_link_addr_reg[27]/q_reg_1
    SLICE_X38Y87         FDRE                                         r  CPU/xm_link_addr_reg[27]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.030    21.120    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.176 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.414    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.443 r  q_reg_i_3/O
                         net (fo=459, routed)         0.834    22.276    CPU/xm_link_addr_reg[27]/clk
    SLICE_X38Y87         FDRE                                         r  CPU/xm_link_addr_reg[27]/q_reg/C
                         clock pessimism             -0.538    21.738    
    SLICE_X38Y87         FDRE (Hold_fdre_C_D)         0.063    21.801    CPU/xm_link_addr_reg[27]/q_reg
  -------------------------------------------------------------------
                         required time                        -21.801    
                         arrival time                          22.018    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 serialsender/sending_button/prev_ble_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serialsender/sending_button/see_ble_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.594%)  route 0.137ns (42.406%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.008ns
    Source Clock Delay      (SCD):    0.773ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.643     0.773    serialsender/sending_button/clk_out1
    SLICE_X49Y150        FDRE                                         r  serialsender/sending_button/prev_ble_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y150        FDRE (Prop_fdre_C_Q)         0.141     0.914 f  serialsender/sending_button/prev_ble_reg/Q
                         net (fo=1, routed)           0.137     1.051    serialsender/sending_button/prev_ble
    SLICE_X48Y150        LUT2 (Prop_lut2_I1_O)        0.045     1.096 r  serialsender/sending_button/see_ble_i_1/O
                         net (fo=1, routed)           0.000     1.096    serialsender/sending_button/see_ble0
    SLICE_X48Y150        FDRE                                         r  serialsender/sending_button/see_ble_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.918     1.008    serialsender/sending_button/clk_out1
    SLICE_X48Y150        FDRE                                         r  serialsender/sending_button/see_ble_reg/C
                         clock pessimism             -0.222     0.786    
    SLICE_X48Y150        FDRE (Hold_fdre_C_D)         0.092     0.878    serialsender/sending_button/see_ble_reg
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y14    InstMem/dataOut_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y15    InstMem/dataOut_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y16    InstMem/dataOut_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y17    InstMem/dataOut_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y18    ProcMem/MemoryArray_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y20    ProcMem/MemoryArray_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y19    ProcMem/MemoryArray_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y21    ProcMem/MemoryArray_reg_3/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0   q_reg_i_3/I
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  pll/inst/clkout1_buf/I
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y122   run_level_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y122   run_level_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y122   run_level_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y122   run_level_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y105   run_valid_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y105   run_valid_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y104   run_x_end_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y104   run_x_end_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y106   run_x_end_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y106   run_x_end_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y122   run_level_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y122   run_level_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y122   run_level_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y122   run_level_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y105   run_valid_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y105   run_valid_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y104   run_x_end_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y104   run_x_end_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y106   run_x_end_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y106   run_x_end_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1_1
  To Clock:  clkfbout_clk_wiz_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 CPU/mw_setx_val_reg[26]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg[8]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1_1 fall@20.000ns)
  Data Path Delay:        16.816ns  (logic 3.596ns (21.385%)  route 13.220ns (78.615%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=14)
  Clock Path Skew:        -3.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.579ns = ( 42.579 - 40.000 ) 
    Source Clock Delay      (SCD):    5.619ns = ( 25.619 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.628    25.619    CPU/mw_setx_val_reg[26]/clk
    SLICE_X30Y102        FDRE                                         r  CPU/mw_setx_val_reg[26]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.478    26.097 r  CPU/mw_setx_val_reg[26]/q_reg/Q
                         net (fo=13, routed)          0.867    26.965    CPU/dx_rt_reg[4]/q_i_18__12
    SLICE_X32Y101        LUT2 (Prop_lut2_I1_O)        0.321    27.286 r  CPU/dx_rt_reg[4]/q_i_21__10/O
                         net (fo=1, routed)           0.549    27.835    CPU/mw_is_mult_reg/q_i_15__23_1
    SLICE_X31Y101        LUT6 (Prop_lut6_I4_O)        0.332    28.167 r  CPU/mw_is_mult_reg/q_i_18__12/O
                         net (fo=43, routed)          0.813    28.980    CPU/mw_load_data_reg[22]/q_i_8__67
    SLICE_X31Y104        LUT5 (Prop_lut5_I3_O)        0.124    29.104 r  CPU/mw_load_data_reg[22]/q_i_10__43/O
                         net (fo=2, routed)           0.707    29.811    CPU/xm_alu_result_reg[22]/q_i_9__10
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    29.935 f  CPU/xm_alu_result_reg[22]/q_i_11__15/O
                         net (fo=5, routed)           0.791    30.726    CPU/xm_alu_result_reg[22]/q_reg_3
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.124    30.850 r  CPU/xm_alu_result_reg[22]/q_i_50/O
                         net (fo=5, routed)           1.017    31.867    CPU/dx_rt_reg[4]/q_i_13__1_2
    SLICE_X34Y96         LUT6 (Prop_lut6_I4_O)        0.124    31.991 f  CPU/dx_rt_reg[4]/q_i_29/O
                         net (fo=2, routed)           0.586    32.577    CPU/dx_rt_reg[4]/q_i_53__0_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I2_O)        0.124    32.701 r  CPU/dx_rt_reg[4]/q_i_41__0/O
                         net (fo=1, routed)           0.292    32.992    CPU/dx_rt_reg[4]/q_i_41__0_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.124    33.116 f  CPU/dx_rt_reg[4]/q_i_31__0/O
                         net (fo=1, routed)           0.606    33.723    CPU/dx_is_setx_reg/q_i_5__112
    SLICE_X36Y94         LUT6 (Prop_lut6_I3_O)        0.124    33.847 f  CPU/dx_is_setx_reg/q_i_17__15/O
                         net (fo=35, routed)          0.501    34.347    CPU/mw_set_rstatus_reg/dx_pending_r30
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124    34.471 f  CPU/mw_set_rstatus_reg/q_i_5__113/O
                         net (fo=38, routed)          1.045    35.516    CPU/dx_is_setx_reg/readA_value1
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    35.640 r  CPU/dx_is_setx_reg/q_i_1__197/O
                         net (fo=5, routed)           0.819    36.459    CPU/dx_is_setx_reg/jr_target[7]
    SLICE_X40Y89         LUT2 (Prop_lut2_I0_O)        0.154    36.613 r  CPU/dx_is_setx_reg/q_i_92/O
                         net (fo=5, routed)           0.616    37.228    CPU/dx_is_setx_reg/p_2_1
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.327    37.555 r  CPU/dx_is_setx_reg/q_i_73/O
                         net (fo=3, routed)           0.832    38.387    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/G_2
    SLICE_X42Y90         LUT6 (Prop_lut6_I4_O)        0.124    38.511 r  CPU/dx_is_setx_reg/q_i_44/O
                         net (fo=6, routed)           0.474    38.986    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c16
    SLICE_X42Y91         LUT3 (Prop_lut3_I1_O)        0.124    39.110 r  CPU/dx_is_setx_reg/q_i_34/O
                         net (fo=4, routed)           0.678    39.787    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c20
    SLICE_X42Y91         LUT6 (Prop_lut6_I1_O)        0.124    39.911 r  CPU/dx_is_setx_reg/q_i_27/O
                         net (fo=1, routed)           0.798    40.710    CPU/dx_is_setx_reg/q_i_27_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124    40.834 r  CPU/dx_is_setx_reg/q_i_9__2/O
                         net (fo=1, routed)           0.308    41.141    CPU/dx_is_setx_reg/q_i_9__2_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.124    41.265 r  CPU/dx_is_setx_reg/q_i_3__81/O
                         net (fo=33, routed)          0.431    41.696    CPU/dx_is_setx_reg/p_8_in
    SLICE_X44Y92         LUT6 (Prop_lut6_I0_O)        0.124    41.820 r  CPU/dx_is_setx_reg/q_i_2__110/O
                         net (fo=1, routed)           0.491    42.311    CPU/dx_is_setx_reg/q_i_2__110_n_0
    SLICE_X44Y92         LUT6 (Prop_lut6_I1_O)        0.124    42.435 r  CPU/dx_is_setx_reg/q_i_1__161/O
                         net (fo=1, routed)           0.000    42.435    CPU/pc_reg[8]/q_reg_2
    SLICE_X44Y92         FDCE                                         r  CPU/pc_reg[8]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.514    42.579    CPU/pc_reg[8]/clk_out1
    SLICE_X44Y92         FDCE                                         r  CPU/pc_reg[8]/q_reg/C
                         clock pessimism              0.020    42.599    
                         clock uncertainty           -0.180    42.420    
    SLICE_X44Y92         FDCE (Setup_fdce_C_D)        0.032    42.452    CPU/pc_reg[8]/q_reg
  -------------------------------------------------------------------
                         required time                         42.452    
                         arrival time                         -42.435    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 CPU/mw_setx_val_reg[26]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg[23]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1_1 fall@20.000ns)
  Data Path Delay:        16.805ns  (logic 3.596ns (21.398%)  route 13.209ns (78.602%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=13)
  Clock Path Skew:        -3.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.576ns = ( 42.576 - 40.000 ) 
    Source Clock Delay      (SCD):    5.619ns = ( 25.619 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.628    25.619    CPU/mw_setx_val_reg[26]/clk
    SLICE_X30Y102        FDRE                                         r  CPU/mw_setx_val_reg[26]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.478    26.097 r  CPU/mw_setx_val_reg[26]/q_reg/Q
                         net (fo=13, routed)          0.867    26.965    CPU/dx_rt_reg[4]/q_i_18__12
    SLICE_X32Y101        LUT2 (Prop_lut2_I1_O)        0.321    27.286 r  CPU/dx_rt_reg[4]/q_i_21__10/O
                         net (fo=1, routed)           0.549    27.835    CPU/mw_is_mult_reg/q_i_15__23_1
    SLICE_X31Y101        LUT6 (Prop_lut6_I4_O)        0.332    28.167 r  CPU/mw_is_mult_reg/q_i_18__12/O
                         net (fo=43, routed)          0.813    28.980    CPU/mw_load_data_reg[22]/q_i_8__67
    SLICE_X31Y104        LUT5 (Prop_lut5_I3_O)        0.124    29.104 r  CPU/mw_load_data_reg[22]/q_i_10__43/O
                         net (fo=2, routed)           0.707    29.811    CPU/xm_alu_result_reg[22]/q_i_9__10
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    29.935 f  CPU/xm_alu_result_reg[22]/q_i_11__15/O
                         net (fo=5, routed)           0.791    30.726    CPU/xm_alu_result_reg[22]/q_reg_3
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.124    30.850 r  CPU/xm_alu_result_reg[22]/q_i_50/O
                         net (fo=5, routed)           1.017    31.867    CPU/dx_rt_reg[4]/q_i_13__1_2
    SLICE_X34Y96         LUT6 (Prop_lut6_I4_O)        0.124    31.991 f  CPU/dx_rt_reg[4]/q_i_29/O
                         net (fo=2, routed)           0.586    32.577    CPU/dx_rt_reg[4]/q_i_53__0_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I2_O)        0.124    32.701 r  CPU/dx_rt_reg[4]/q_i_41__0/O
                         net (fo=1, routed)           0.292    32.992    CPU/dx_rt_reg[4]/q_i_41__0_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.124    33.116 f  CPU/dx_rt_reg[4]/q_i_31__0/O
                         net (fo=1, routed)           0.606    33.723    CPU/dx_is_setx_reg/q_i_5__112
    SLICE_X36Y94         LUT6 (Prop_lut6_I3_O)        0.124    33.847 f  CPU/dx_is_setx_reg/q_i_17__15/O
                         net (fo=35, routed)          0.501    34.347    CPU/mw_set_rstatus_reg/dx_pending_r30
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124    34.471 f  CPU/mw_set_rstatus_reg/q_i_5__113/O
                         net (fo=38, routed)          1.045    35.516    CPU/dx_is_setx_reg/readA_value1
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    35.640 r  CPU/dx_is_setx_reg/q_i_1__197/O
                         net (fo=5, routed)           0.819    36.459    CPU/dx_is_setx_reg/jr_target[7]
    SLICE_X40Y89         LUT2 (Prop_lut2_I0_O)        0.154    36.613 r  CPU/dx_is_setx_reg/q_i_92/O
                         net (fo=5, routed)           0.616    37.228    CPU/dx_is_setx_reg/p_2_1
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.327    37.555 r  CPU/dx_is_setx_reg/q_i_73/O
                         net (fo=3, routed)           0.832    38.387    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/G_2
    SLICE_X42Y90         LUT6 (Prop_lut6_I4_O)        0.124    38.511 r  CPU/dx_is_setx_reg/q_i_44/O
                         net (fo=6, routed)           0.474    38.986    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c16
    SLICE_X42Y91         LUT3 (Prop_lut3_I1_O)        0.124    39.110 r  CPU/dx_is_setx_reg/q_i_34/O
                         net (fo=4, routed)           0.678    39.787    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c20
    SLICE_X42Y91         LUT6 (Prop_lut6_I1_O)        0.124    39.911 r  CPU/dx_is_setx_reg/q_i_27/O
                         net (fo=1, routed)           0.798    40.710    CPU/dx_is_setx_reg/q_i_27_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124    40.834 r  CPU/dx_is_setx_reg/q_i_9__2/O
                         net (fo=1, routed)           0.308    41.141    CPU/dx_is_setx_reg/q_i_9__2_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.124    41.265 r  CPU/dx_is_setx_reg/q_i_3__81/O
                         net (fo=33, routed)          0.615    41.881    CPU/dx_is_setx_reg/p_8_in
    SLICE_X46Y90         LUT6 (Prop_lut6_I4_O)        0.124    42.005 r  CPU/dx_is_setx_reg/q_i_2__220/O
                         net (fo=1, routed)           0.296    42.301    CPU/dx_is_setx_reg/q_i_2__220_n_0
    SLICE_X47Y90         LUT4 (Prop_lut4_I0_O)        0.124    42.425 r  CPU/dx_is_setx_reg/q_i_1__152/O
                         net (fo=1, routed)           0.000    42.425    CPU/pc_reg[23]/q_reg_2
    SLICE_X47Y90         FDCE                                         r  CPU/pc_reg[23]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.511    42.576    CPU/pc_reg[23]/clk_out1
    SLICE_X47Y90         FDCE                                         r  CPU/pc_reg[23]/q_reg/C
                         clock pessimism              0.020    42.596    
                         clock uncertainty           -0.180    42.417    
    SLICE_X47Y90         FDCE (Setup_fdce_C_D)        0.032    42.449    CPU/pc_reg[23]/q_reg
  -------------------------------------------------------------------
                         required time                         42.449    
                         arrival time                         -42.425    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 CPU/mw_setx_val_reg[26]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg[18]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1_1 fall@20.000ns)
  Data Path Delay:        16.808ns  (logic 3.596ns (21.395%)  route 13.212ns (78.605%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -3.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.580ns = ( 42.580 - 40.000 ) 
    Source Clock Delay      (SCD):    5.619ns = ( 25.619 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.628    25.619    CPU/mw_setx_val_reg[26]/clk
    SLICE_X30Y102        FDRE                                         r  CPU/mw_setx_val_reg[26]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.478    26.097 r  CPU/mw_setx_val_reg[26]/q_reg/Q
                         net (fo=13, routed)          0.867    26.965    CPU/dx_rt_reg[4]/q_i_18__12
    SLICE_X32Y101        LUT2 (Prop_lut2_I1_O)        0.321    27.286 r  CPU/dx_rt_reg[4]/q_i_21__10/O
                         net (fo=1, routed)           0.549    27.835    CPU/mw_is_mult_reg/q_i_15__23_1
    SLICE_X31Y101        LUT6 (Prop_lut6_I4_O)        0.332    28.167 r  CPU/mw_is_mult_reg/q_i_18__12/O
                         net (fo=43, routed)          0.813    28.980    CPU/mw_load_data_reg[22]/q_i_8__67
    SLICE_X31Y104        LUT5 (Prop_lut5_I3_O)        0.124    29.104 r  CPU/mw_load_data_reg[22]/q_i_10__43/O
                         net (fo=2, routed)           0.707    29.811    CPU/xm_alu_result_reg[22]/q_i_9__10
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    29.935 f  CPU/xm_alu_result_reg[22]/q_i_11__15/O
                         net (fo=5, routed)           0.791    30.726    CPU/xm_alu_result_reg[22]/q_reg_3
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.124    30.850 r  CPU/xm_alu_result_reg[22]/q_i_50/O
                         net (fo=5, routed)           1.017    31.867    CPU/dx_rt_reg[4]/q_i_13__1_2
    SLICE_X34Y96         LUT6 (Prop_lut6_I4_O)        0.124    31.991 f  CPU/dx_rt_reg[4]/q_i_29/O
                         net (fo=2, routed)           0.586    32.577    CPU/dx_rt_reg[4]/q_i_53__0_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I2_O)        0.124    32.701 r  CPU/dx_rt_reg[4]/q_i_41__0/O
                         net (fo=1, routed)           0.292    32.992    CPU/dx_rt_reg[4]/q_i_41__0_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.124    33.116 f  CPU/dx_rt_reg[4]/q_i_31__0/O
                         net (fo=1, routed)           0.606    33.723    CPU/dx_is_setx_reg/q_i_5__112
    SLICE_X36Y94         LUT6 (Prop_lut6_I3_O)        0.124    33.847 f  CPU/dx_is_setx_reg/q_i_17__15/O
                         net (fo=35, routed)          0.501    34.347    CPU/mw_set_rstatus_reg/dx_pending_r30
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124    34.471 f  CPU/mw_set_rstatus_reg/q_i_5__113/O
                         net (fo=38, routed)          1.045    35.516    CPU/dx_is_setx_reg/readA_value1
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    35.640 r  CPU/dx_is_setx_reg/q_i_1__197/O
                         net (fo=5, routed)           0.819    36.459    CPU/dx_is_setx_reg/jr_target[7]
    SLICE_X40Y89         LUT2 (Prop_lut2_I0_O)        0.154    36.613 r  CPU/dx_is_setx_reg/q_i_92/O
                         net (fo=5, routed)           0.616    37.228    CPU/dx_is_setx_reg/p_2_1
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.327    37.555 r  CPU/dx_is_setx_reg/q_i_73/O
                         net (fo=3, routed)           0.832    38.387    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/G_2
    SLICE_X42Y90         LUT6 (Prop_lut6_I4_O)        0.124    38.511 r  CPU/dx_is_setx_reg/q_i_44/O
                         net (fo=6, routed)           0.474    38.986    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c16
    SLICE_X42Y91         LUT3 (Prop_lut3_I1_O)        0.124    39.110 r  CPU/dx_is_setx_reg/q_i_34/O
                         net (fo=4, routed)           0.678    39.787    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c20
    SLICE_X42Y91         LUT6 (Prop_lut6_I1_O)        0.124    39.911 r  CPU/dx_is_setx_reg/q_i_27/O
                         net (fo=1, routed)           0.798    40.710    CPU/dx_is_setx_reg/q_i_27_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124    40.834 r  CPU/dx_is_setx_reg/q_i_9__2/O
                         net (fo=1, routed)           0.308    41.141    CPU/dx_is_setx_reg/q_i_9__2_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.124    41.265 r  CPU/dx_is_setx_reg/q_i_3__81/O
                         net (fo=33, routed)          0.597    41.863    CPU/dx_is_setx_reg/p_8_in
    SLICE_X47Y94         LUT6 (Prop_lut6_I0_O)        0.124    41.987 r  CPU/dx_is_setx_reg/q_i_2__105/O
                         net (fo=1, routed)           0.316    42.303    CPU/dx_is_setx_reg/q_i_2__105_n_0
    SLICE_X44Y93         LUT5 (Prop_lut5_I1_O)        0.124    42.427 r  CPU/dx_is_setx_reg/q_i_1__154/O
                         net (fo=1, routed)           0.000    42.427    CPU/pc_reg[18]/q_reg_2
    SLICE_X44Y93         FDCE                                         r  CPU/pc_reg[18]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.515    42.580    CPU/pc_reg[18]/clk_out1
    SLICE_X44Y93         FDCE                                         r  CPU/pc_reg[18]/q_reg/C
                         clock pessimism              0.020    42.600    
                         clock uncertainty           -0.180    42.421    
    SLICE_X44Y93         FDCE (Setup_fdce_C_D)        0.031    42.452    CPU/pc_reg[18]/q_reg
  -------------------------------------------------------------------
                         required time                         42.452    
                         arrival time                         -42.427    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (required time - arrival time)
  Source:                 CPU/mw_setx_val_reg[26]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg[11]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1_1 fall@20.000ns)
  Data Path Delay:        16.853ns  (logic 3.596ns (21.337%)  route 13.257ns (78.663%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=13)
  Clock Path Skew:        -3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.577ns = ( 42.577 - 40.000 ) 
    Source Clock Delay      (SCD):    5.619ns = ( 25.619 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.628    25.619    CPU/mw_setx_val_reg[26]/clk
    SLICE_X30Y102        FDRE                                         r  CPU/mw_setx_val_reg[26]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.478    26.097 r  CPU/mw_setx_val_reg[26]/q_reg/Q
                         net (fo=13, routed)          0.867    26.965    CPU/dx_rt_reg[4]/q_i_18__12
    SLICE_X32Y101        LUT2 (Prop_lut2_I1_O)        0.321    27.286 r  CPU/dx_rt_reg[4]/q_i_21__10/O
                         net (fo=1, routed)           0.549    27.835    CPU/mw_is_mult_reg/q_i_15__23_1
    SLICE_X31Y101        LUT6 (Prop_lut6_I4_O)        0.332    28.167 r  CPU/mw_is_mult_reg/q_i_18__12/O
                         net (fo=43, routed)          0.813    28.980    CPU/mw_load_data_reg[22]/q_i_8__67
    SLICE_X31Y104        LUT5 (Prop_lut5_I3_O)        0.124    29.104 r  CPU/mw_load_data_reg[22]/q_i_10__43/O
                         net (fo=2, routed)           0.707    29.811    CPU/xm_alu_result_reg[22]/q_i_9__10
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    29.935 f  CPU/xm_alu_result_reg[22]/q_i_11__15/O
                         net (fo=5, routed)           0.791    30.726    CPU/xm_alu_result_reg[22]/q_reg_3
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.124    30.850 r  CPU/xm_alu_result_reg[22]/q_i_50/O
                         net (fo=5, routed)           1.017    31.867    CPU/dx_rt_reg[4]/q_i_13__1_2
    SLICE_X34Y96         LUT6 (Prop_lut6_I4_O)        0.124    31.991 f  CPU/dx_rt_reg[4]/q_i_29/O
                         net (fo=2, routed)           0.586    32.577    CPU/dx_rt_reg[4]/q_i_53__0_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I2_O)        0.124    32.701 r  CPU/dx_rt_reg[4]/q_i_41__0/O
                         net (fo=1, routed)           0.292    32.992    CPU/dx_rt_reg[4]/q_i_41__0_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.124    33.116 f  CPU/dx_rt_reg[4]/q_i_31__0/O
                         net (fo=1, routed)           0.606    33.723    CPU/dx_is_setx_reg/q_i_5__112
    SLICE_X36Y94         LUT6 (Prop_lut6_I3_O)        0.124    33.847 f  CPU/dx_is_setx_reg/q_i_17__15/O
                         net (fo=35, routed)          0.501    34.347    CPU/mw_set_rstatus_reg/dx_pending_r30
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124    34.471 f  CPU/mw_set_rstatus_reg/q_i_5__113/O
                         net (fo=38, routed)          1.045    35.516    CPU/dx_is_setx_reg/readA_value1
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    35.640 r  CPU/dx_is_setx_reg/q_i_1__197/O
                         net (fo=5, routed)           0.819    36.459    CPU/dx_is_setx_reg/jr_target[7]
    SLICE_X40Y89         LUT2 (Prop_lut2_I0_O)        0.154    36.613 r  CPU/dx_is_setx_reg/q_i_92/O
                         net (fo=5, routed)           0.616    37.228    CPU/dx_is_setx_reg/p_2_1
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.327    37.555 r  CPU/dx_is_setx_reg/q_i_73/O
                         net (fo=3, routed)           0.832    38.387    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/G_2
    SLICE_X42Y90         LUT6 (Prop_lut6_I4_O)        0.124    38.511 r  CPU/dx_is_setx_reg/q_i_44/O
                         net (fo=6, routed)           0.474    38.986    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c16
    SLICE_X42Y91         LUT3 (Prop_lut3_I1_O)        0.124    39.110 r  CPU/dx_is_setx_reg/q_i_34/O
                         net (fo=4, routed)           0.678    39.787    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c20
    SLICE_X42Y91         LUT6 (Prop_lut6_I1_O)        0.124    39.911 r  CPU/dx_is_setx_reg/q_i_27/O
                         net (fo=1, routed)           0.798    40.710    CPU/dx_is_setx_reg/q_i_27_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124    40.834 r  CPU/dx_is_setx_reg/q_i_9__2/O
                         net (fo=1, routed)           0.308    41.141    CPU/dx_is_setx_reg/q_i_9__2_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.124    41.265 r  CPU/dx_is_setx_reg/q_i_3__81/O
                         net (fo=33, routed)          0.466    41.731    CPU/dx_is_setx_reg/p_8_in
    SLICE_X46Y92         LUT6 (Prop_lut6_I4_O)        0.124    41.855 r  CPU/dx_is_setx_reg/q_i_2__223/O
                         net (fo=1, routed)           0.493    42.349    CPU/dx_is_setx_reg/q_i_2__223_n_0
    SLICE_X46Y92         LUT4 (Prop_lut4_I0_O)        0.124    42.473 r  CPU/dx_is_setx_reg/q_i_1__164/O
                         net (fo=1, routed)           0.000    42.473    CPU/pc_reg[11]/q_reg_3
    SLICE_X46Y92         FDCE                                         r  CPU/pc_reg[11]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.512    42.577    CPU/pc_reg[11]/clk_out1
    SLICE_X46Y92         FDCE                                         r  CPU/pc_reg[11]/q_reg/C
                         clock pessimism              0.020    42.597    
                         clock uncertainty           -0.180    42.418    
    SLICE_X46Y92         FDCE (Setup_fdce_C_D)        0.081    42.499    CPU/pc_reg[11]/q_reg
  -------------------------------------------------------------------
                         required time                         42.499    
                         arrival time                         -42.473    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.039ns  (required time - arrival time)
  Source:                 CPU/mw_setx_val_reg[26]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg[2]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1_1 fall@20.000ns)
  Data Path Delay:        16.789ns  (logic 3.596ns (21.419%)  route 13.193ns (78.581%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -3.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.578ns = ( 42.578 - 40.000 ) 
    Source Clock Delay      (SCD):    5.619ns = ( 25.619 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.628    25.619    CPU/mw_setx_val_reg[26]/clk
    SLICE_X30Y102        FDRE                                         r  CPU/mw_setx_val_reg[26]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.478    26.097 r  CPU/mw_setx_val_reg[26]/q_reg/Q
                         net (fo=13, routed)          0.867    26.965    CPU/dx_rt_reg[4]/q_i_18__12
    SLICE_X32Y101        LUT2 (Prop_lut2_I1_O)        0.321    27.286 r  CPU/dx_rt_reg[4]/q_i_21__10/O
                         net (fo=1, routed)           0.549    27.835    CPU/mw_is_mult_reg/q_i_15__23_1
    SLICE_X31Y101        LUT6 (Prop_lut6_I4_O)        0.332    28.167 r  CPU/mw_is_mult_reg/q_i_18__12/O
                         net (fo=43, routed)          0.813    28.980    CPU/mw_load_data_reg[22]/q_i_8__67
    SLICE_X31Y104        LUT5 (Prop_lut5_I3_O)        0.124    29.104 r  CPU/mw_load_data_reg[22]/q_i_10__43/O
                         net (fo=2, routed)           0.707    29.811    CPU/xm_alu_result_reg[22]/q_i_9__10
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    29.935 f  CPU/xm_alu_result_reg[22]/q_i_11__15/O
                         net (fo=5, routed)           0.791    30.726    CPU/xm_alu_result_reg[22]/q_reg_3
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.124    30.850 r  CPU/xm_alu_result_reg[22]/q_i_50/O
                         net (fo=5, routed)           1.017    31.867    CPU/dx_rt_reg[4]/q_i_13__1_2
    SLICE_X34Y96         LUT6 (Prop_lut6_I4_O)        0.124    31.991 f  CPU/dx_rt_reg[4]/q_i_29/O
                         net (fo=2, routed)           0.586    32.577    CPU/dx_rt_reg[4]/q_i_53__0_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I2_O)        0.124    32.701 r  CPU/dx_rt_reg[4]/q_i_41__0/O
                         net (fo=1, routed)           0.292    32.992    CPU/dx_rt_reg[4]/q_i_41__0_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.124    33.116 f  CPU/dx_rt_reg[4]/q_i_31__0/O
                         net (fo=1, routed)           0.606    33.723    CPU/dx_is_setx_reg/q_i_5__112
    SLICE_X36Y94         LUT6 (Prop_lut6_I3_O)        0.124    33.847 f  CPU/dx_is_setx_reg/q_i_17__15/O
                         net (fo=35, routed)          0.501    34.347    CPU/mw_set_rstatus_reg/dx_pending_r30
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124    34.471 f  CPU/mw_set_rstatus_reg/q_i_5__113/O
                         net (fo=38, routed)          1.045    35.516    CPU/dx_is_setx_reg/readA_value1
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    35.640 r  CPU/dx_is_setx_reg/q_i_1__197/O
                         net (fo=5, routed)           0.819    36.459    CPU/dx_is_setx_reg/jr_target[7]
    SLICE_X40Y89         LUT2 (Prop_lut2_I0_O)        0.154    36.613 r  CPU/dx_is_setx_reg/q_i_92/O
                         net (fo=5, routed)           0.616    37.228    CPU/dx_is_setx_reg/p_2_1
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.327    37.555 r  CPU/dx_is_setx_reg/q_i_73/O
                         net (fo=3, routed)           0.832    38.387    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/G_2
    SLICE_X42Y90         LUT6 (Prop_lut6_I4_O)        0.124    38.511 r  CPU/dx_is_setx_reg/q_i_44/O
                         net (fo=6, routed)           0.474    38.986    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c16
    SLICE_X42Y91         LUT3 (Prop_lut3_I1_O)        0.124    39.110 r  CPU/dx_is_setx_reg/q_i_34/O
                         net (fo=4, routed)           0.678    39.787    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c20
    SLICE_X42Y91         LUT6 (Prop_lut6_I1_O)        0.124    39.911 r  CPU/dx_is_setx_reg/q_i_27/O
                         net (fo=1, routed)           0.798    40.710    CPU/dx_is_setx_reg/q_i_27_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124    40.834 r  CPU/dx_is_setx_reg/q_i_9__2/O
                         net (fo=1, routed)           0.308    41.141    CPU/dx_is_setx_reg/q_i_9__2_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.124    41.265 r  CPU/dx_is_setx_reg/q_i_3__81/O
                         net (fo=33, routed)          0.734    41.999    CPU/dx_is_setx_reg/p_8_in
    SLICE_X48Y94         LUT6 (Prop_lut6_I0_O)        0.124    42.123 r  CPU/dx_is_setx_reg/q_i_2__116/O
                         net (fo=1, routed)           0.162    42.285    CPU/fd_insn_reg[27]/q_reg_84
    SLICE_X48Y94         LUT5 (Prop_lut5_I1_O)        0.124    42.409 r  CPU/fd_insn_reg[27]/q_i_1__169/O
                         net (fo=1, routed)           0.000    42.409    CPU/pc_reg[2]/q_reg_2
    SLICE_X48Y94         FDCE                                         r  CPU/pc_reg[2]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.513    42.578    CPU/pc_reg[2]/clk_out1
    SLICE_X48Y94         FDCE                                         r  CPU/pc_reg[2]/q_reg/C
                         clock pessimism              0.020    42.598    
                         clock uncertainty           -0.180    42.419    
    SLICE_X48Y94         FDCE (Setup_fdce_C_D)        0.029    42.448    CPU/pc_reg[2]/q_reg
  -------------------------------------------------------------------
                         required time                         42.448    
                         arrival time                         -42.409    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 CPU/mw_setx_val_reg[26]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg[21]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1_1 fall@20.000ns)
  Data Path Delay:        16.788ns  (logic 3.596ns (21.420%)  route 13.192ns (78.580%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=14)
  Clock Path Skew:        -3.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.580ns = ( 42.580 - 40.000 ) 
    Source Clock Delay      (SCD):    5.619ns = ( 25.619 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.628    25.619    CPU/mw_setx_val_reg[26]/clk
    SLICE_X30Y102        FDRE                                         r  CPU/mw_setx_val_reg[26]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.478    26.097 r  CPU/mw_setx_val_reg[26]/q_reg/Q
                         net (fo=13, routed)          0.867    26.965    CPU/dx_rt_reg[4]/q_i_18__12
    SLICE_X32Y101        LUT2 (Prop_lut2_I1_O)        0.321    27.286 r  CPU/dx_rt_reg[4]/q_i_21__10/O
                         net (fo=1, routed)           0.549    27.835    CPU/mw_is_mult_reg/q_i_15__23_1
    SLICE_X31Y101        LUT6 (Prop_lut6_I4_O)        0.332    28.167 r  CPU/mw_is_mult_reg/q_i_18__12/O
                         net (fo=43, routed)          0.813    28.980    CPU/mw_load_data_reg[22]/q_i_8__67
    SLICE_X31Y104        LUT5 (Prop_lut5_I3_O)        0.124    29.104 r  CPU/mw_load_data_reg[22]/q_i_10__43/O
                         net (fo=2, routed)           0.707    29.811    CPU/xm_alu_result_reg[22]/q_i_9__10
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    29.935 f  CPU/xm_alu_result_reg[22]/q_i_11__15/O
                         net (fo=5, routed)           0.791    30.726    CPU/xm_alu_result_reg[22]/q_reg_3
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.124    30.850 r  CPU/xm_alu_result_reg[22]/q_i_50/O
                         net (fo=5, routed)           1.017    31.867    CPU/dx_rt_reg[4]/q_i_13__1_2
    SLICE_X34Y96         LUT6 (Prop_lut6_I4_O)        0.124    31.991 f  CPU/dx_rt_reg[4]/q_i_29/O
                         net (fo=2, routed)           0.586    32.577    CPU/dx_rt_reg[4]/q_i_53__0_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I2_O)        0.124    32.701 r  CPU/dx_rt_reg[4]/q_i_41__0/O
                         net (fo=1, routed)           0.292    32.992    CPU/dx_rt_reg[4]/q_i_41__0_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.124    33.116 f  CPU/dx_rt_reg[4]/q_i_31__0/O
                         net (fo=1, routed)           0.606    33.723    CPU/dx_is_setx_reg/q_i_5__112
    SLICE_X36Y94         LUT6 (Prop_lut6_I3_O)        0.124    33.847 f  CPU/dx_is_setx_reg/q_i_17__15/O
                         net (fo=35, routed)          0.501    34.347    CPU/mw_set_rstatus_reg/dx_pending_r30
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124    34.471 f  CPU/mw_set_rstatus_reg/q_i_5__113/O
                         net (fo=38, routed)          1.045    35.516    CPU/dx_is_setx_reg/readA_value1
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    35.640 r  CPU/dx_is_setx_reg/q_i_1__197/O
                         net (fo=5, routed)           0.819    36.459    CPU/dx_is_setx_reg/jr_target[7]
    SLICE_X40Y89         LUT2 (Prop_lut2_I0_O)        0.154    36.613 r  CPU/dx_is_setx_reg/q_i_92/O
                         net (fo=5, routed)           0.616    37.228    CPU/dx_is_setx_reg/p_2_1
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.327    37.555 r  CPU/dx_is_setx_reg/q_i_73/O
                         net (fo=3, routed)           0.832    38.387    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/G_2
    SLICE_X42Y90         LUT6 (Prop_lut6_I4_O)        0.124    38.511 r  CPU/dx_is_setx_reg/q_i_44/O
                         net (fo=6, routed)           0.474    38.986    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c16
    SLICE_X42Y91         LUT3 (Prop_lut3_I1_O)        0.124    39.110 r  CPU/dx_is_setx_reg/q_i_34/O
                         net (fo=4, routed)           0.678    39.787    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c20
    SLICE_X42Y91         LUT6 (Prop_lut6_I1_O)        0.124    39.911 r  CPU/dx_is_setx_reg/q_i_27/O
                         net (fo=1, routed)           0.798    40.710    CPU/dx_is_setx_reg/q_i_27_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124    40.834 r  CPU/dx_is_setx_reg/q_i_9__2/O
                         net (fo=1, routed)           0.308    41.141    CPU/dx_is_setx_reg/q_i_9__2_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.124    41.265 r  CPU/dx_is_setx_reg/q_i_3__81/O
                         net (fo=33, routed)          0.594    41.859    CPU/dx_is_setx_reg/p_8_in
    SLICE_X40Y93         LUT6 (Prop_lut6_I0_O)        0.124    41.983 r  CPU/dx_is_setx_reg/q_i_2__103/O
                         net (fo=1, routed)           0.301    42.284    CPU/dx_is_setx_reg/q_i_2__103_n_0
    SLICE_X43Y93         LUT6 (Prop_lut6_I1_O)        0.124    42.408 r  CPU/dx_is_setx_reg/q_i_1__151/O
                         net (fo=1, routed)           0.000    42.408    CPU/pc_reg[21]/q_reg_3
    SLICE_X43Y93         FDCE                                         r  CPU/pc_reg[21]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.515    42.580    CPU/pc_reg[21]/clk_out1
    SLICE_X43Y93         FDCE                                         r  CPU/pc_reg[21]/q_reg/C
                         clock pessimism              0.020    42.600    
                         clock uncertainty           -0.180    42.421    
    SLICE_X43Y93         FDCE (Setup_fdce_C_D)        0.029    42.450    CPU/pc_reg[21]/q_reg
  -------------------------------------------------------------------
                         required time                         42.450    
                         arrival time                         -42.408    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 CPU/mw_setx_val_reg[26]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg[20]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1_1 fall@20.000ns)
  Data Path Delay:        16.775ns  (logic 3.596ns (21.437%)  route 13.179ns (78.563%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=14)
  Clock Path Skew:        -3.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.579ns = ( 42.579 - 40.000 ) 
    Source Clock Delay      (SCD):    5.619ns = ( 25.619 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.628    25.619    CPU/mw_setx_val_reg[26]/clk
    SLICE_X30Y102        FDRE                                         r  CPU/mw_setx_val_reg[26]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.478    26.097 r  CPU/mw_setx_val_reg[26]/q_reg/Q
                         net (fo=13, routed)          0.867    26.965    CPU/dx_rt_reg[4]/q_i_18__12
    SLICE_X32Y101        LUT2 (Prop_lut2_I1_O)        0.321    27.286 r  CPU/dx_rt_reg[4]/q_i_21__10/O
                         net (fo=1, routed)           0.549    27.835    CPU/mw_is_mult_reg/q_i_15__23_1
    SLICE_X31Y101        LUT6 (Prop_lut6_I4_O)        0.332    28.167 r  CPU/mw_is_mult_reg/q_i_18__12/O
                         net (fo=43, routed)          0.813    28.980    CPU/mw_load_data_reg[22]/q_i_8__67
    SLICE_X31Y104        LUT5 (Prop_lut5_I3_O)        0.124    29.104 r  CPU/mw_load_data_reg[22]/q_i_10__43/O
                         net (fo=2, routed)           0.707    29.811    CPU/xm_alu_result_reg[22]/q_i_9__10
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    29.935 f  CPU/xm_alu_result_reg[22]/q_i_11__15/O
                         net (fo=5, routed)           0.791    30.726    CPU/xm_alu_result_reg[22]/q_reg_3
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.124    30.850 r  CPU/xm_alu_result_reg[22]/q_i_50/O
                         net (fo=5, routed)           1.017    31.867    CPU/dx_rt_reg[4]/q_i_13__1_2
    SLICE_X34Y96         LUT6 (Prop_lut6_I4_O)        0.124    31.991 f  CPU/dx_rt_reg[4]/q_i_29/O
                         net (fo=2, routed)           0.586    32.577    CPU/dx_rt_reg[4]/q_i_53__0_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I2_O)        0.124    32.701 r  CPU/dx_rt_reg[4]/q_i_41__0/O
                         net (fo=1, routed)           0.292    32.992    CPU/dx_rt_reg[4]/q_i_41__0_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.124    33.116 f  CPU/dx_rt_reg[4]/q_i_31__0/O
                         net (fo=1, routed)           0.606    33.723    CPU/dx_is_setx_reg/q_i_5__112
    SLICE_X36Y94         LUT6 (Prop_lut6_I3_O)        0.124    33.847 f  CPU/dx_is_setx_reg/q_i_17__15/O
                         net (fo=35, routed)          0.501    34.347    CPU/mw_set_rstatus_reg/dx_pending_r30
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124    34.471 f  CPU/mw_set_rstatus_reg/q_i_5__113/O
                         net (fo=38, routed)          1.045    35.516    CPU/dx_is_setx_reg/readA_value1
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    35.640 r  CPU/dx_is_setx_reg/q_i_1__197/O
                         net (fo=5, routed)           0.819    36.459    CPU/dx_is_setx_reg/jr_target[7]
    SLICE_X40Y89         LUT2 (Prop_lut2_I0_O)        0.154    36.613 r  CPU/dx_is_setx_reg/q_i_92/O
                         net (fo=5, routed)           0.616    37.228    CPU/dx_is_setx_reg/p_2_1
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.327    37.555 r  CPU/dx_is_setx_reg/q_i_73/O
                         net (fo=3, routed)           0.832    38.387    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/G_2
    SLICE_X42Y90         LUT6 (Prop_lut6_I4_O)        0.124    38.511 r  CPU/dx_is_setx_reg/q_i_44/O
                         net (fo=6, routed)           0.474    38.986    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c16
    SLICE_X42Y91         LUT3 (Prop_lut3_I1_O)        0.124    39.110 r  CPU/dx_is_setx_reg/q_i_34/O
                         net (fo=4, routed)           0.678    39.787    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c20
    SLICE_X42Y91         LUT6 (Prop_lut6_I1_O)        0.124    39.911 r  CPU/dx_is_setx_reg/q_i_27/O
                         net (fo=1, routed)           0.798    40.710    CPU/dx_is_setx_reg/q_i_27_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124    40.834 r  CPU/dx_is_setx_reg/q_i_9__2/O
                         net (fo=1, routed)           0.308    41.141    CPU/dx_is_setx_reg/q_i_9__2_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.124    41.265 r  CPU/dx_is_setx_reg/q_i_3__81/O
                         net (fo=33, routed)          0.579    41.844    CPU/dx_is_setx_reg/p_8_in
    SLICE_X45Y90         LUT6 (Prop_lut6_I0_O)        0.124    41.968 r  CPU/dx_is_setx_reg/q_i_2__101/O
                         net (fo=1, routed)           0.302    42.270    CPU/dx_is_setx_reg/q_i_2__101_n_0
    SLICE_X44Y92         LUT6 (Prop_lut6_I1_O)        0.124    42.394 r  CPU/dx_is_setx_reg/q_i_1__149/O
                         net (fo=1, routed)           0.000    42.394    CPU/pc_reg[20]/q_reg_2
    SLICE_X44Y92         FDCE                                         r  CPU/pc_reg[20]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.514    42.579    CPU/pc_reg[20]/clk_out1
    SLICE_X44Y92         FDCE                                         r  CPU/pc_reg[20]/q_reg/C
                         clock pessimism              0.020    42.599    
                         clock uncertainty           -0.180    42.420    
    SLICE_X44Y92         FDCE (Setup_fdce_C_D)        0.031    42.451    CPU/pc_reg[20]/q_reg
  -------------------------------------------------------------------
                         required time                         42.451    
                         arrival time                         -42.394    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (required time - arrival time)
  Source:                 CPU/mw_setx_val_reg[26]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg[3]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1_1 fall@20.000ns)
  Data Path Delay:        16.770ns  (logic 3.596ns (21.443%)  route 13.174ns (78.557%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.577ns = ( 42.577 - 40.000 ) 
    Source Clock Delay      (SCD):    5.619ns = ( 25.619 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.628    25.619    CPU/mw_setx_val_reg[26]/clk
    SLICE_X30Y102        FDRE                                         r  CPU/mw_setx_val_reg[26]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.478    26.097 r  CPU/mw_setx_val_reg[26]/q_reg/Q
                         net (fo=13, routed)          0.867    26.965    CPU/dx_rt_reg[4]/q_i_18__12
    SLICE_X32Y101        LUT2 (Prop_lut2_I1_O)        0.321    27.286 r  CPU/dx_rt_reg[4]/q_i_21__10/O
                         net (fo=1, routed)           0.549    27.835    CPU/mw_is_mult_reg/q_i_15__23_1
    SLICE_X31Y101        LUT6 (Prop_lut6_I4_O)        0.332    28.167 r  CPU/mw_is_mult_reg/q_i_18__12/O
                         net (fo=43, routed)          0.813    28.980    CPU/mw_load_data_reg[22]/q_i_8__67
    SLICE_X31Y104        LUT5 (Prop_lut5_I3_O)        0.124    29.104 r  CPU/mw_load_data_reg[22]/q_i_10__43/O
                         net (fo=2, routed)           0.707    29.811    CPU/xm_alu_result_reg[22]/q_i_9__10
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    29.935 f  CPU/xm_alu_result_reg[22]/q_i_11__15/O
                         net (fo=5, routed)           0.791    30.726    CPU/xm_alu_result_reg[22]/q_reg_3
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.124    30.850 r  CPU/xm_alu_result_reg[22]/q_i_50/O
                         net (fo=5, routed)           1.017    31.867    CPU/dx_rt_reg[4]/q_i_13__1_2
    SLICE_X34Y96         LUT6 (Prop_lut6_I4_O)        0.124    31.991 f  CPU/dx_rt_reg[4]/q_i_29/O
                         net (fo=2, routed)           0.586    32.577    CPU/dx_rt_reg[4]/q_i_53__0_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I2_O)        0.124    32.701 r  CPU/dx_rt_reg[4]/q_i_41__0/O
                         net (fo=1, routed)           0.292    32.992    CPU/dx_rt_reg[4]/q_i_41__0_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.124    33.116 f  CPU/dx_rt_reg[4]/q_i_31__0/O
                         net (fo=1, routed)           0.606    33.723    CPU/dx_is_setx_reg/q_i_5__112
    SLICE_X36Y94         LUT6 (Prop_lut6_I3_O)        0.124    33.847 f  CPU/dx_is_setx_reg/q_i_17__15/O
                         net (fo=35, routed)          0.501    34.347    CPU/mw_set_rstatus_reg/dx_pending_r30
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124    34.471 f  CPU/mw_set_rstatus_reg/q_i_5__113/O
                         net (fo=38, routed)          1.045    35.516    CPU/dx_is_setx_reg/readA_value1
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    35.640 r  CPU/dx_is_setx_reg/q_i_1__197/O
                         net (fo=5, routed)           0.819    36.459    CPU/dx_is_setx_reg/jr_target[7]
    SLICE_X40Y89         LUT2 (Prop_lut2_I0_O)        0.154    36.613 r  CPU/dx_is_setx_reg/q_i_92/O
                         net (fo=5, routed)           0.616    37.228    CPU/dx_is_setx_reg/p_2_1
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.327    37.555 r  CPU/dx_is_setx_reg/q_i_73/O
                         net (fo=3, routed)           0.832    38.387    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/G_2
    SLICE_X42Y90         LUT6 (Prop_lut6_I4_O)        0.124    38.511 r  CPU/dx_is_setx_reg/q_i_44/O
                         net (fo=6, routed)           0.474    38.986    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c16
    SLICE_X42Y91         LUT3 (Prop_lut3_I1_O)        0.124    39.110 r  CPU/dx_is_setx_reg/q_i_34/O
                         net (fo=4, routed)           0.678    39.787    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c20
    SLICE_X42Y91         LUT6 (Prop_lut6_I1_O)        0.124    39.911 r  CPU/dx_is_setx_reg/q_i_27/O
                         net (fo=1, routed)           0.798    40.710    CPU/dx_is_setx_reg/q_i_27_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124    40.834 r  CPU/dx_is_setx_reg/q_i_9__2/O
                         net (fo=1, routed)           0.308    41.141    CPU/dx_is_setx_reg/q_i_9__2_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.124    41.265 r  CPU/dx_is_setx_reg/q_i_3__81/O
                         net (fo=33, routed)          0.443    41.709    CPU/dx_is_setx_reg/p_8_in
    SLICE_X49Y91         LUT6 (Prop_lut6_I0_O)        0.124    41.833 r  CPU/dx_is_setx_reg/q_i_2__117/O
                         net (fo=1, routed)           0.433    42.265    CPU/dx_is_setx_reg/q_i_2__117_n_0
    SLICE_X49Y91         LUT5 (Prop_lut5_I1_O)        0.124    42.389 r  CPU/dx_is_setx_reg/q_i_1__170/O
                         net (fo=1, routed)           0.000    42.389    CPU/pc_reg[3]/q_reg_2
    SLICE_X49Y91         FDCE                                         r  CPU/pc_reg[3]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.512    42.577    CPU/pc_reg[3]/clk_out1
    SLICE_X49Y91         FDCE                                         r  CPU/pc_reg[3]/q_reg/C
                         clock pessimism              0.020    42.597    
                         clock uncertainty           -0.180    42.418    
    SLICE_X49Y91         FDCE (Setup_fdce_C_D)        0.029    42.447    CPU/pc_reg[3]/q_reg
  -------------------------------------------------------------------
                         required time                         42.447    
                         arrival time                         -42.389    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 CPU/mw_setx_val_reg[26]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg[5]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1_1 fall@20.000ns)
  Data Path Delay:        16.750ns  (logic 3.596ns (21.468%)  route 13.154ns (78.532%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.577ns = ( 42.577 - 40.000 ) 
    Source Clock Delay      (SCD):    5.619ns = ( 25.619 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.628    25.619    CPU/mw_setx_val_reg[26]/clk
    SLICE_X30Y102        FDRE                                         r  CPU/mw_setx_val_reg[26]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.478    26.097 r  CPU/mw_setx_val_reg[26]/q_reg/Q
                         net (fo=13, routed)          0.867    26.965    CPU/dx_rt_reg[4]/q_i_18__12
    SLICE_X32Y101        LUT2 (Prop_lut2_I1_O)        0.321    27.286 r  CPU/dx_rt_reg[4]/q_i_21__10/O
                         net (fo=1, routed)           0.549    27.835    CPU/mw_is_mult_reg/q_i_15__23_1
    SLICE_X31Y101        LUT6 (Prop_lut6_I4_O)        0.332    28.167 r  CPU/mw_is_mult_reg/q_i_18__12/O
                         net (fo=43, routed)          0.813    28.980    CPU/mw_load_data_reg[22]/q_i_8__67
    SLICE_X31Y104        LUT5 (Prop_lut5_I3_O)        0.124    29.104 r  CPU/mw_load_data_reg[22]/q_i_10__43/O
                         net (fo=2, routed)           0.707    29.811    CPU/xm_alu_result_reg[22]/q_i_9__10
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    29.935 f  CPU/xm_alu_result_reg[22]/q_i_11__15/O
                         net (fo=5, routed)           0.791    30.726    CPU/xm_alu_result_reg[22]/q_reg_3
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.124    30.850 r  CPU/xm_alu_result_reg[22]/q_i_50/O
                         net (fo=5, routed)           1.017    31.867    CPU/dx_rt_reg[4]/q_i_13__1_2
    SLICE_X34Y96         LUT6 (Prop_lut6_I4_O)        0.124    31.991 f  CPU/dx_rt_reg[4]/q_i_29/O
                         net (fo=2, routed)           0.586    32.577    CPU/dx_rt_reg[4]/q_i_53__0_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I2_O)        0.124    32.701 r  CPU/dx_rt_reg[4]/q_i_41__0/O
                         net (fo=1, routed)           0.292    32.992    CPU/dx_rt_reg[4]/q_i_41__0_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.124    33.116 f  CPU/dx_rt_reg[4]/q_i_31__0/O
                         net (fo=1, routed)           0.606    33.723    CPU/dx_is_setx_reg/q_i_5__112
    SLICE_X36Y94         LUT6 (Prop_lut6_I3_O)        0.124    33.847 f  CPU/dx_is_setx_reg/q_i_17__15/O
                         net (fo=35, routed)          0.501    34.347    CPU/mw_set_rstatus_reg/dx_pending_r30
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124    34.471 f  CPU/mw_set_rstatus_reg/q_i_5__113/O
                         net (fo=38, routed)          1.045    35.516    CPU/dx_is_setx_reg/readA_value1
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    35.640 r  CPU/dx_is_setx_reg/q_i_1__197/O
                         net (fo=5, routed)           0.819    36.459    CPU/dx_is_setx_reg/jr_target[7]
    SLICE_X40Y89         LUT2 (Prop_lut2_I0_O)        0.154    36.613 r  CPU/dx_is_setx_reg/q_i_92/O
                         net (fo=5, routed)           0.616    37.228    CPU/dx_is_setx_reg/p_2_1
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.327    37.555 r  CPU/dx_is_setx_reg/q_i_73/O
                         net (fo=3, routed)           0.832    38.387    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/G_2
    SLICE_X42Y90         LUT6 (Prop_lut6_I4_O)        0.124    38.511 r  CPU/dx_is_setx_reg/q_i_44/O
                         net (fo=6, routed)           0.474    38.986    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c16
    SLICE_X42Y91         LUT3 (Prop_lut3_I1_O)        0.124    39.110 r  CPU/dx_is_setx_reg/q_i_34/O
                         net (fo=4, routed)           0.678    39.787    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c20
    SLICE_X42Y91         LUT6 (Prop_lut6_I1_O)        0.124    39.911 r  CPU/dx_is_setx_reg/q_i_27/O
                         net (fo=1, routed)           0.798    40.710    CPU/dx_is_setx_reg/q_i_27_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124    40.834 r  CPU/dx_is_setx_reg/q_i_9__2/O
                         net (fo=1, routed)           0.308    41.141    CPU/dx_is_setx_reg/q_i_9__2_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.124    41.265 r  CPU/dx_is_setx_reg/q_i_3__81/O
                         net (fo=33, routed)          0.449    41.715    CPU/dx_is_setx_reg/p_8_in
    SLICE_X47Y91         LUT6 (Prop_lut6_I0_O)        0.124    41.839 r  CPU/dx_is_setx_reg/q_i_2__115/O
                         net (fo=1, routed)           0.407    42.246    CPU/dx_is_setx_reg/q_i_2__115_n_0
    SLICE_X47Y91         LUT5 (Prop_lut5_I1_O)        0.124    42.370 r  CPU/dx_is_setx_reg/q_i_1__167/O
                         net (fo=1, routed)           0.000    42.370    CPU/pc_reg[5]/q_reg_2
    SLICE_X47Y91         FDCE                                         r  CPU/pc_reg[5]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.512    42.577    CPU/pc_reg[5]/clk_out1
    SLICE_X47Y91         FDCE                                         r  CPU/pc_reg[5]/q_reg/C
                         clock pessimism              0.020    42.597    
                         clock uncertainty           -0.180    42.418    
    SLICE_X47Y91         FDCE (Setup_fdce_C_D)        0.031    42.449    CPU/pc_reg[5]/q_reg
  -------------------------------------------------------------------
                         required time                         42.449    
                         arrival time                         -42.370    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 CPU/mw_setx_val_reg[26]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg[12]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1_1 fall@20.000ns)
  Data Path Delay:        16.747ns  (logic 3.596ns (21.472%)  route 13.151ns (78.528%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=14)
  Clock Path Skew:        -3.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.579ns = ( 42.579 - 40.000 ) 
    Source Clock Delay      (SCD):    5.619ns = ( 25.619 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.628    25.619    CPU/mw_setx_val_reg[26]/clk
    SLICE_X30Y102        FDRE                                         r  CPU/mw_setx_val_reg[26]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.478    26.097 r  CPU/mw_setx_val_reg[26]/q_reg/Q
                         net (fo=13, routed)          0.867    26.965    CPU/dx_rt_reg[4]/q_i_18__12
    SLICE_X32Y101        LUT2 (Prop_lut2_I1_O)        0.321    27.286 r  CPU/dx_rt_reg[4]/q_i_21__10/O
                         net (fo=1, routed)           0.549    27.835    CPU/mw_is_mult_reg/q_i_15__23_1
    SLICE_X31Y101        LUT6 (Prop_lut6_I4_O)        0.332    28.167 r  CPU/mw_is_mult_reg/q_i_18__12/O
                         net (fo=43, routed)          0.813    28.980    CPU/mw_load_data_reg[22]/q_i_8__67
    SLICE_X31Y104        LUT5 (Prop_lut5_I3_O)        0.124    29.104 r  CPU/mw_load_data_reg[22]/q_i_10__43/O
                         net (fo=2, routed)           0.707    29.811    CPU/xm_alu_result_reg[22]/q_i_9__10
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    29.935 f  CPU/xm_alu_result_reg[22]/q_i_11__15/O
                         net (fo=5, routed)           0.791    30.726    CPU/xm_alu_result_reg[22]/q_reg_3
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.124    30.850 r  CPU/xm_alu_result_reg[22]/q_i_50/O
                         net (fo=5, routed)           1.017    31.867    CPU/dx_rt_reg[4]/q_i_13__1_2
    SLICE_X34Y96         LUT6 (Prop_lut6_I4_O)        0.124    31.991 f  CPU/dx_rt_reg[4]/q_i_29/O
                         net (fo=2, routed)           0.586    32.577    CPU/dx_rt_reg[4]/q_i_53__0_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I2_O)        0.124    32.701 r  CPU/dx_rt_reg[4]/q_i_41__0/O
                         net (fo=1, routed)           0.292    32.992    CPU/dx_rt_reg[4]/q_i_41__0_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.124    33.116 f  CPU/dx_rt_reg[4]/q_i_31__0/O
                         net (fo=1, routed)           0.606    33.723    CPU/dx_is_setx_reg/q_i_5__112
    SLICE_X36Y94         LUT6 (Prop_lut6_I3_O)        0.124    33.847 f  CPU/dx_is_setx_reg/q_i_17__15/O
                         net (fo=35, routed)          0.501    34.347    CPU/mw_set_rstatus_reg/dx_pending_r30
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124    34.471 f  CPU/mw_set_rstatus_reg/q_i_5__113/O
                         net (fo=38, routed)          1.045    35.516    CPU/dx_is_setx_reg/readA_value1
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    35.640 r  CPU/dx_is_setx_reg/q_i_1__197/O
                         net (fo=5, routed)           0.819    36.459    CPU/dx_is_setx_reg/jr_target[7]
    SLICE_X40Y89         LUT2 (Prop_lut2_I0_O)        0.154    36.613 r  CPU/dx_is_setx_reg/q_i_92/O
                         net (fo=5, routed)           0.616    37.228    CPU/dx_is_setx_reg/p_2_1
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.327    37.555 r  CPU/dx_is_setx_reg/q_i_73/O
                         net (fo=3, routed)           0.832    38.387    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/G_2
    SLICE_X42Y90         LUT6 (Prop_lut6_I4_O)        0.124    38.511 r  CPU/dx_is_setx_reg/q_i_44/O
                         net (fo=6, routed)           0.474    38.986    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c16
    SLICE_X42Y91         LUT3 (Prop_lut3_I1_O)        0.124    39.110 r  CPU/dx_is_setx_reg/q_i_34/O
                         net (fo=4, routed)           0.678    39.787    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c20
    SLICE_X42Y91         LUT6 (Prop_lut6_I1_O)        0.124    39.911 r  CPU/dx_is_setx_reg/q_i_27/O
                         net (fo=1, routed)           0.798    40.710    CPU/dx_is_setx_reg/q_i_27_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124    40.834 r  CPU/dx_is_setx_reg/q_i_9__2/O
                         net (fo=1, routed)           0.308    41.141    CPU/dx_is_setx_reg/q_i_9__2_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.124    41.265 r  CPU/dx_is_setx_reg/q_i_3__81/O
                         net (fo=33, routed)          0.420    41.686    CPU/dx_is_setx_reg/p_8_in
    SLICE_X45Y92         LUT6 (Prop_lut6_I0_O)        0.124    41.810 r  CPU/dx_is_setx_reg/q_i_2__108/O
                         net (fo=1, routed)           0.433    42.243    CPU/dx_is_setx_reg/q_i_2__108_n_0
    SLICE_X45Y92         LUT6 (Prop_lut6_I1_O)        0.124    42.367 r  CPU/dx_is_setx_reg/q_i_1__158/O
                         net (fo=1, routed)           0.000    42.367    CPU/pc_reg[12]/q_reg_2
    SLICE_X45Y92         FDCE                                         r  CPU/pc_reg[12]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.514    42.579    CPU/pc_reg[12]/clk_out1
    SLICE_X45Y92         FDCE                                         r  CPU/pc_reg[12]/q_reg/C
                         clock pessimism              0.020    42.599    
                         clock uncertainty           -0.180    42.420    
    SLICE_X45Y92         FDCE (Setup_fdce_C_D)        0.029    42.449    CPU/pc_reg[12]/q_reg
  -------------------------------------------------------------------
                         required time                         42.449    
                         arrival time                         -42.367    
  -------------------------------------------------------------------
                         slack                                  0.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 serialsender/getting_gcode/start_up1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serialsender/getting_gcode/start_up3_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.908%)  route 0.094ns (31.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.009ns
    Source Clock Delay      (SCD):    0.774ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.644     0.774    serialsender/getting_gcode/clk_out1
    SLICE_X42Y153        FDSE                                         r  serialsender/getting_gcode/start_up1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y153        FDSE (Prop_fdse_C_Q)         0.164     0.938 r  serialsender/getting_gcode/start_up1_reg/Q
                         net (fo=5, routed)           0.094     1.033    serialsender/getting_gcode/start_up1_reg_n_0
    SLICE_X43Y153        LUT6 (Prop_lut6_I2_O)        0.045     1.078 r  serialsender/getting_gcode/start_up3_i_1/O
                         net (fo=1, routed)           0.000     1.078    serialsender/getting_gcode/start_up3_i_1_n_0
    SLICE_X43Y153        FDSE                                         r  serialsender/getting_gcode/start_up3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.919     1.009    serialsender/getting_gcode/clk_out1
    SLICE_X43Y153        FDSE                                         r  serialsender/getting_gcode/start_up3_reg/C
                         clock pessimism             -0.222     0.787    
                         clock uncertainty            0.180     0.967    
    SLICE_X43Y153        FDSE (Hold_fdse_C_D)         0.091     1.058    serialsender/getting_gcode/start_up3_reg
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 CPU/dx_link_addr_reg[12]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/xm_link_addr_reg[12]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 fall@20.000ns - clk_out1_clk_wiz_1_1 fall@20.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns = ( 22.278 - 20.000 ) 
    Source Clock Delay      (SCD):    1.703ns = ( 21.703 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.724    20.855    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.900 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.113    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.139 r  q_reg_i_3/O
                         net (fo=459, routed)         0.565    21.703    CPU/dx_link_addr_reg[12]/clk
    SLICE_X30Y86         FDRE                                         r  CPU/dx_link_addr_reg[12]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDRE (Prop_fdre_C_Q)         0.164    21.867 r  CPU/dx_link_addr_reg[12]/q_reg/Q
                         net (fo=1, routed)           0.112    21.979    CPU/xm_link_addr_reg[12]/q_reg_0
    SLICE_X30Y87         FDRE                                         r  CPU/xm_link_addr_reg[12]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.030    21.120    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.176 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.414    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.443 r  q_reg_i_3/O
                         net (fo=459, routed)         0.836    22.278    CPU/xm_link_addr_reg[12]/clk
    SLICE_X30Y87         FDRE                                         r  CPU/xm_link_addr_reg[12]/q_reg/C
                         clock pessimism             -0.559    21.719    
                         clock uncertainty            0.180    21.899    
    SLICE_X30Y87         FDRE (Hold_fdre_C_D)         0.059    21.958    CPU/xm_link_addr_reg[12]/q_reg
  -------------------------------------------------------------------
                         required time                        -21.958    
                         arrival time                          21.979    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 serialsender/sending_button/tx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serialsender/uut/shifted_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.209ns (67.280%)  route 0.102ns (32.720%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.005ns
    Source Clock Delay      (SCD):    0.771ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.641     0.771    serialsender/sending_button/clk_out1
    SLICE_X54Y152        FDRE                                         r  serialsender/sending_button/tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y152        FDRE (Prop_fdre_C_Q)         0.164     0.935 r  serialsender/sending_button/tx_data_reg[6]/Q
                         net (fo=1, routed)           0.102     1.037    serialsender/getting_gcode/shifted_data_reg[6]_0[6]
    SLICE_X52Y151        LUT5 (Prop_lut5_I4_O)        0.045     1.082 r  serialsender/getting_gcode/shifted_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.082    serialsender/uut/D[6]
    SLICE_X52Y151        FDRE                                         r  serialsender/uut/shifted_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.915     1.005    serialsender/uut/clk_out1
    SLICE_X52Y151        FDRE                                         r  serialsender/uut/shifted_data_reg[6]/C
                         clock pessimism             -0.218     0.787    
                         clock uncertainty            0.180     0.967    
    SLICE_X52Y151        FDRE (Hold_fdre_C_D)         0.092     1.059    serialsender/uut/shifted_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 CPU/xm_rstatus_code_reg[2]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/mw_rstatus_code_reg[2]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 fall@20.000ns - clk_out1_clk_wiz_1_1 fall@20.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns = ( 22.282 - 20.000 ) 
    Source Clock Delay      (SCD):    1.707ns = ( 21.707 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.724    20.855    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.900 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.113    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.139 r  q_reg_i_3/O
                         net (fo=459, routed)         0.569    21.707    CPU/xm_rstatus_code_reg[2]/clk
    SLICE_X30Y93         FDRE                                         r  CPU/xm_rstatus_code_reg[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDRE (Prop_fdre_C_Q)         0.164    21.871 r  CPU/xm_rstatus_code_reg[2]/q_reg/Q
                         net (fo=2, routed)           0.127    21.999    CPU/mw_rstatus_code_reg[2]/q_reg_1
    SLICE_X31Y93         FDRE                                         r  CPU/mw_rstatus_code_reg[2]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.030    21.120    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.176 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.414    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.443 r  q_reg_i_3/O
                         net (fo=459, routed)         0.840    22.282    CPU/mw_rstatus_code_reg[2]/clk
    SLICE_X31Y93         FDRE                                         r  CPU/mw_rstatus_code_reg[2]/q_reg/C
                         clock pessimism             -0.562    21.720    
                         clock uncertainty            0.180    21.900    
    SLICE_X31Y93         FDRE (Hold_fdre_C_D)         0.070    21.970    CPU/mw_rstatus_code_reg[2]/q_reg
  -------------------------------------------------------------------
                         required time                        -21.970    
                         arrival time                          21.999    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/rq_reg/g[36].ff_i/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/rq_reg/g[38].ff_i/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.926%)  route 0.159ns (46.074%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.561     0.691    CPU/multdiv_unit/rq_reg/g[36].ff_i/clk_out1
    SLICE_X59Y102        FDRE                                         r  CPU/multdiv_unit/rq_reg/g[36].ff_i/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.141     0.832 r  CPU/multdiv_unit/rq_reg/g[36].ff_i/q_reg/Q
                         net (fo=5, routed)           0.159     0.991    CPU/multdiv_unit/rq_reg/g[36].ff_i/rq[0]
    SLICE_X60Y103        LUT6 (Prop_lut6_I0_O)        0.045     1.036 r  CPU/multdiv_unit/rq_reg/g[36].ff_i/q_i_1__119/O
                         net (fo=1, routed)           0.000     1.036    CPU/multdiv_unit/rq_reg/g[38].ff_i/S012_out
    SLICE_X60Y103        FDRE                                         r  CPU/multdiv_unit/rq_reg/g[38].ff_i/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.831     0.921    CPU/multdiv_unit/rq_reg/g[38].ff_i/clk_out1
    SLICE_X60Y103        FDRE                                         r  CPU/multdiv_unit/rq_reg/g[38].ff_i/q_reg/C
                         clock pessimism             -0.215     0.706    
                         clock uncertainty            0.180     0.886    
    SLICE_X60Y103        FDRE (Hold_fdre_C_D)         0.120     1.006    CPU/multdiv_unit/rq_reg/g[38].ff_i/q_reg
  -------------------------------------------------------------------
                         required time                         -1.006    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/Areg/ff3/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/rq_reg/g[4].ff_i/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.984%)  route 0.165ns (47.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.565     0.695    CPU/multdiv_unit/Areg/ff3/clk_out1
    SLICE_X52Y98         FDRE                                         r  CPU/multdiv_unit/Areg/ff3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     0.836 r  CPU/multdiv_unit/Areg/ff3/q_reg/Q
                         net (fo=5, routed)           0.165     1.001    CPU/multdiv_unit/Areg/ff1/q_reg_5
    SLICE_X54Y98         LUT5 (Prop_lut5_I3_O)        0.045     1.046 r  CPU/multdiv_unit/Areg/ff1/q_i_1__66/O
                         net (fo=1, routed)           0.000     1.046    CPU/multdiv_unit/rq_reg/g[4].ff_i/q_reg_1
    SLICE_X54Y98         FDRE                                         r  CPU/multdiv_unit/rq_reg/g[4].ff_i/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.835     0.925    CPU/multdiv_unit/rq_reg/g[4].ff_i/clk_out1
    SLICE_X54Y98         FDRE                                         r  CPU/multdiv_unit/rq_reg/g[4].ff_i/q_reg/C
                         clock pessimism             -0.214     0.711    
                         clock uncertainty            0.180     0.890    
    SLICE_X54Y98         FDRE (Hold_fdre_C_D)         0.120     1.010    CPU/multdiv_unit/rq_reg/g[4].ff_i/q_reg
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 CPU/dx_link_addr_reg[22]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/xm_link_addr_reg[22]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 fall@20.000ns - clk_out1_clk_wiz_1_1 fall@20.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns = ( 22.280 - 20.000 ) 
    Source Clock Delay      (SCD):    1.706ns = ( 21.706 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.724    20.855    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.900 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.113    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.139 r  q_reg_i_3/O
                         net (fo=459, routed)         0.568    21.706    CPU/dx_link_addr_reg[22]/clk
    SLICE_X28Y88         FDRE                                         r  CPU/dx_link_addr_reg[22]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.128    21.834 r  CPU/dx_link_addr_reg[22]/q_reg/Q
                         net (fo=1, routed)           0.117    21.951    CPU/xm_link_addr_reg[22]/q_reg_0
    SLICE_X29Y88         FDRE                                         r  CPU/xm_link_addr_reg[22]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.030    21.120    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.176 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.414    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.443 r  q_reg_i_3/O
                         net (fo=459, routed)         0.838    22.280    CPU/xm_link_addr_reg[22]/clk
    SLICE_X29Y88         FDRE                                         r  CPU/xm_link_addr_reg[22]/q_reg/C
                         clock pessimism             -0.561    21.719    
                         clock uncertainty            0.180    21.899    
    SLICE_X29Y88         FDRE (Hold_fdre_C_D)         0.016    21.915    CPU/xm_link_addr_reg[22]/q_reg
  -------------------------------------------------------------------
                         required time                        -21.915    
                         arrival time                          21.951    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/product_reg/g[34].ff_i/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/product_reg/g[33].ff_i/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.243%)  route 0.163ns (46.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.567     0.697    CPU/multdiv_unit/product_reg/g[34].ff_i/clk_out1
    SLICE_X59Y98         FDRE                                         r  CPU/multdiv_unit/product_reg/g[34].ff_i/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.141     0.838 r  CPU/multdiv_unit/product_reg/g[34].ff_i/q_reg/Q
                         net (fo=4, routed)           0.163     1.001    CPU/multdiv_unit/product_reg/g[1].ff_i/q_reg_6
    SLICE_X58Y98         LUT6 (Prop_lut6_I2_O)        0.045     1.046 r  CPU/multdiv_unit/product_reg/g[1].ff_i/q_i_1__378/O
                         net (fo=1, routed)           0.000     1.046    CPU/multdiv_unit/product_reg/g[33].ff_i/S04_out
    SLICE_X58Y98         FDRE                                         r  CPU/multdiv_unit/product_reg/g[33].ff_i/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.838     0.928    CPU/multdiv_unit/product_reg/g[33].ff_i/clk_out1
    SLICE_X58Y98         FDRE                                         r  CPU/multdiv_unit/product_reg/g[33].ff_i/q_reg/C
                         clock pessimism             -0.218     0.710    
                         clock uncertainty            0.180     0.889    
    SLICE_X58Y98         FDRE (Hold_fdre_C_D)         0.120     1.009    CPU/multdiv_unit/product_reg/g[33].ff_i/q_reg
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 CPU/dx_link_addr_reg[27]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/xm_link_addr_reg[27]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 fall@20.000ns - clk_out1_clk_wiz_1_1 fall@20.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.645%)  route 0.175ns (55.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns = ( 22.276 - 20.000 ) 
    Source Clock Delay      (SCD):    1.702ns = ( 21.702 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.724    20.855    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.900 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.113    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.139 r  q_reg_i_3/O
                         net (fo=459, routed)         0.564    21.702    CPU/dx_link_addr_reg[27]/clk
    SLICE_X37Y86         FDRE                                         r  CPU/dx_link_addr_reg[27]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.141    21.843 r  CPU/dx_link_addr_reg[27]/q_reg/Q
                         net (fo=1, routed)           0.175    22.018    CPU/xm_link_addr_reg[27]/q_reg_1
    SLICE_X38Y87         FDRE                                         r  CPU/xm_link_addr_reg[27]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.030    21.120    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.176 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.414    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.443 r  q_reg_i_3/O
                         net (fo=459, routed)         0.834    22.276    CPU/xm_link_addr_reg[27]/clk
    SLICE_X38Y87         FDRE                                         r  CPU/xm_link_addr_reg[27]/q_reg/C
                         clock pessimism             -0.538    21.738    
                         clock uncertainty            0.180    21.918    
    SLICE_X38Y87         FDRE (Hold_fdre_C_D)         0.063    21.981    CPU/xm_link_addr_reg[27]/q_reg
  -------------------------------------------------------------------
                         required time                        -21.981    
                         arrival time                          22.018    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 serialsender/sending_button/prev_ble_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serialsender/sending_button/see_ble_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.594%)  route 0.137ns (42.406%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.008ns
    Source Clock Delay      (SCD):    0.773ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.643     0.773    serialsender/sending_button/clk_out1
    SLICE_X49Y150        FDRE                                         r  serialsender/sending_button/prev_ble_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y150        FDRE (Prop_fdre_C_Q)         0.141     0.914 f  serialsender/sending_button/prev_ble_reg/Q
                         net (fo=1, routed)           0.137     1.051    serialsender/sending_button/prev_ble
    SLICE_X48Y150        LUT2 (Prop_lut2_I1_O)        0.045     1.096 r  serialsender/sending_button/see_ble_i_1/O
                         net (fo=1, routed)           0.000     1.096    serialsender/sending_button/see_ble0
    SLICE_X48Y150        FDRE                                         r  serialsender/sending_button/see_ble_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.918     1.008    serialsender/sending_button/clk_out1
    SLICE_X48Y150        FDRE                                         r  serialsender/sending_button/see_ble_reg/C
                         clock pessimism             -0.222     0.786    
                         clock uncertainty            0.180     0.966    
    SLICE_X48Y150        FDRE (Hold_fdre_C_D)         0.092     1.058    serialsender/sending_button/see_ble_reg
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.038    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 CPU/mw_setx_val_reg[26]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg[8]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        16.816ns  (logic 3.596ns (21.385%)  route 13.220ns (78.615%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=14)
  Clock Path Skew:        -3.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.579ns = ( 42.579 - 40.000 ) 
    Source Clock Delay      (SCD):    5.619ns = ( 25.619 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.628    25.619    CPU/mw_setx_val_reg[26]/clk
    SLICE_X30Y102        FDRE                                         r  CPU/mw_setx_val_reg[26]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.478    26.097 r  CPU/mw_setx_val_reg[26]/q_reg/Q
                         net (fo=13, routed)          0.867    26.965    CPU/dx_rt_reg[4]/q_i_18__12
    SLICE_X32Y101        LUT2 (Prop_lut2_I1_O)        0.321    27.286 r  CPU/dx_rt_reg[4]/q_i_21__10/O
                         net (fo=1, routed)           0.549    27.835    CPU/mw_is_mult_reg/q_i_15__23_1
    SLICE_X31Y101        LUT6 (Prop_lut6_I4_O)        0.332    28.167 r  CPU/mw_is_mult_reg/q_i_18__12/O
                         net (fo=43, routed)          0.813    28.980    CPU/mw_load_data_reg[22]/q_i_8__67
    SLICE_X31Y104        LUT5 (Prop_lut5_I3_O)        0.124    29.104 r  CPU/mw_load_data_reg[22]/q_i_10__43/O
                         net (fo=2, routed)           0.707    29.811    CPU/xm_alu_result_reg[22]/q_i_9__10
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    29.935 f  CPU/xm_alu_result_reg[22]/q_i_11__15/O
                         net (fo=5, routed)           0.791    30.726    CPU/xm_alu_result_reg[22]/q_reg_3
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.124    30.850 r  CPU/xm_alu_result_reg[22]/q_i_50/O
                         net (fo=5, routed)           1.017    31.867    CPU/dx_rt_reg[4]/q_i_13__1_2
    SLICE_X34Y96         LUT6 (Prop_lut6_I4_O)        0.124    31.991 f  CPU/dx_rt_reg[4]/q_i_29/O
                         net (fo=2, routed)           0.586    32.577    CPU/dx_rt_reg[4]/q_i_53__0_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I2_O)        0.124    32.701 r  CPU/dx_rt_reg[4]/q_i_41__0/O
                         net (fo=1, routed)           0.292    32.992    CPU/dx_rt_reg[4]/q_i_41__0_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.124    33.116 f  CPU/dx_rt_reg[4]/q_i_31__0/O
                         net (fo=1, routed)           0.606    33.723    CPU/dx_is_setx_reg/q_i_5__112
    SLICE_X36Y94         LUT6 (Prop_lut6_I3_O)        0.124    33.847 f  CPU/dx_is_setx_reg/q_i_17__15/O
                         net (fo=35, routed)          0.501    34.347    CPU/mw_set_rstatus_reg/dx_pending_r30
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124    34.471 f  CPU/mw_set_rstatus_reg/q_i_5__113/O
                         net (fo=38, routed)          1.045    35.516    CPU/dx_is_setx_reg/readA_value1
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    35.640 r  CPU/dx_is_setx_reg/q_i_1__197/O
                         net (fo=5, routed)           0.819    36.459    CPU/dx_is_setx_reg/jr_target[7]
    SLICE_X40Y89         LUT2 (Prop_lut2_I0_O)        0.154    36.613 r  CPU/dx_is_setx_reg/q_i_92/O
                         net (fo=5, routed)           0.616    37.228    CPU/dx_is_setx_reg/p_2_1
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.327    37.555 r  CPU/dx_is_setx_reg/q_i_73/O
                         net (fo=3, routed)           0.832    38.387    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/G_2
    SLICE_X42Y90         LUT6 (Prop_lut6_I4_O)        0.124    38.511 r  CPU/dx_is_setx_reg/q_i_44/O
                         net (fo=6, routed)           0.474    38.986    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c16
    SLICE_X42Y91         LUT3 (Prop_lut3_I1_O)        0.124    39.110 r  CPU/dx_is_setx_reg/q_i_34/O
                         net (fo=4, routed)           0.678    39.787    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c20
    SLICE_X42Y91         LUT6 (Prop_lut6_I1_O)        0.124    39.911 r  CPU/dx_is_setx_reg/q_i_27/O
                         net (fo=1, routed)           0.798    40.710    CPU/dx_is_setx_reg/q_i_27_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124    40.834 r  CPU/dx_is_setx_reg/q_i_9__2/O
                         net (fo=1, routed)           0.308    41.141    CPU/dx_is_setx_reg/q_i_9__2_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.124    41.265 r  CPU/dx_is_setx_reg/q_i_3__81/O
                         net (fo=33, routed)          0.431    41.696    CPU/dx_is_setx_reg/p_8_in
    SLICE_X44Y92         LUT6 (Prop_lut6_I0_O)        0.124    41.820 r  CPU/dx_is_setx_reg/q_i_2__110/O
                         net (fo=1, routed)           0.491    42.311    CPU/dx_is_setx_reg/q_i_2__110_n_0
    SLICE_X44Y92         LUT6 (Prop_lut6_I1_O)        0.124    42.435 r  CPU/dx_is_setx_reg/q_i_1__161/O
                         net (fo=1, routed)           0.000    42.435    CPU/pc_reg[8]/q_reg_2
    SLICE_X44Y92         FDCE                                         r  CPU/pc_reg[8]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.514    42.579    CPU/pc_reg[8]/clk_out1
    SLICE_X44Y92         FDCE                                         r  CPU/pc_reg[8]/q_reg/C
                         clock pessimism              0.020    42.599    
                         clock uncertainty           -0.180    42.420    
    SLICE_X44Y92         FDCE (Setup_fdce_C_D)        0.032    42.452    CPU/pc_reg[8]/q_reg
  -------------------------------------------------------------------
                         required time                         42.452    
                         arrival time                         -42.435    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 CPU/mw_setx_val_reg[26]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg[23]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        16.805ns  (logic 3.596ns (21.398%)  route 13.209ns (78.602%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=13)
  Clock Path Skew:        -3.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.576ns = ( 42.576 - 40.000 ) 
    Source Clock Delay      (SCD):    5.619ns = ( 25.619 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.628    25.619    CPU/mw_setx_val_reg[26]/clk
    SLICE_X30Y102        FDRE                                         r  CPU/mw_setx_val_reg[26]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.478    26.097 r  CPU/mw_setx_val_reg[26]/q_reg/Q
                         net (fo=13, routed)          0.867    26.965    CPU/dx_rt_reg[4]/q_i_18__12
    SLICE_X32Y101        LUT2 (Prop_lut2_I1_O)        0.321    27.286 r  CPU/dx_rt_reg[4]/q_i_21__10/O
                         net (fo=1, routed)           0.549    27.835    CPU/mw_is_mult_reg/q_i_15__23_1
    SLICE_X31Y101        LUT6 (Prop_lut6_I4_O)        0.332    28.167 r  CPU/mw_is_mult_reg/q_i_18__12/O
                         net (fo=43, routed)          0.813    28.980    CPU/mw_load_data_reg[22]/q_i_8__67
    SLICE_X31Y104        LUT5 (Prop_lut5_I3_O)        0.124    29.104 r  CPU/mw_load_data_reg[22]/q_i_10__43/O
                         net (fo=2, routed)           0.707    29.811    CPU/xm_alu_result_reg[22]/q_i_9__10
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    29.935 f  CPU/xm_alu_result_reg[22]/q_i_11__15/O
                         net (fo=5, routed)           0.791    30.726    CPU/xm_alu_result_reg[22]/q_reg_3
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.124    30.850 r  CPU/xm_alu_result_reg[22]/q_i_50/O
                         net (fo=5, routed)           1.017    31.867    CPU/dx_rt_reg[4]/q_i_13__1_2
    SLICE_X34Y96         LUT6 (Prop_lut6_I4_O)        0.124    31.991 f  CPU/dx_rt_reg[4]/q_i_29/O
                         net (fo=2, routed)           0.586    32.577    CPU/dx_rt_reg[4]/q_i_53__0_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I2_O)        0.124    32.701 r  CPU/dx_rt_reg[4]/q_i_41__0/O
                         net (fo=1, routed)           0.292    32.992    CPU/dx_rt_reg[4]/q_i_41__0_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.124    33.116 f  CPU/dx_rt_reg[4]/q_i_31__0/O
                         net (fo=1, routed)           0.606    33.723    CPU/dx_is_setx_reg/q_i_5__112
    SLICE_X36Y94         LUT6 (Prop_lut6_I3_O)        0.124    33.847 f  CPU/dx_is_setx_reg/q_i_17__15/O
                         net (fo=35, routed)          0.501    34.347    CPU/mw_set_rstatus_reg/dx_pending_r30
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124    34.471 f  CPU/mw_set_rstatus_reg/q_i_5__113/O
                         net (fo=38, routed)          1.045    35.516    CPU/dx_is_setx_reg/readA_value1
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    35.640 r  CPU/dx_is_setx_reg/q_i_1__197/O
                         net (fo=5, routed)           0.819    36.459    CPU/dx_is_setx_reg/jr_target[7]
    SLICE_X40Y89         LUT2 (Prop_lut2_I0_O)        0.154    36.613 r  CPU/dx_is_setx_reg/q_i_92/O
                         net (fo=5, routed)           0.616    37.228    CPU/dx_is_setx_reg/p_2_1
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.327    37.555 r  CPU/dx_is_setx_reg/q_i_73/O
                         net (fo=3, routed)           0.832    38.387    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/G_2
    SLICE_X42Y90         LUT6 (Prop_lut6_I4_O)        0.124    38.511 r  CPU/dx_is_setx_reg/q_i_44/O
                         net (fo=6, routed)           0.474    38.986    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c16
    SLICE_X42Y91         LUT3 (Prop_lut3_I1_O)        0.124    39.110 r  CPU/dx_is_setx_reg/q_i_34/O
                         net (fo=4, routed)           0.678    39.787    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c20
    SLICE_X42Y91         LUT6 (Prop_lut6_I1_O)        0.124    39.911 r  CPU/dx_is_setx_reg/q_i_27/O
                         net (fo=1, routed)           0.798    40.710    CPU/dx_is_setx_reg/q_i_27_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124    40.834 r  CPU/dx_is_setx_reg/q_i_9__2/O
                         net (fo=1, routed)           0.308    41.141    CPU/dx_is_setx_reg/q_i_9__2_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.124    41.265 r  CPU/dx_is_setx_reg/q_i_3__81/O
                         net (fo=33, routed)          0.615    41.881    CPU/dx_is_setx_reg/p_8_in
    SLICE_X46Y90         LUT6 (Prop_lut6_I4_O)        0.124    42.005 r  CPU/dx_is_setx_reg/q_i_2__220/O
                         net (fo=1, routed)           0.296    42.301    CPU/dx_is_setx_reg/q_i_2__220_n_0
    SLICE_X47Y90         LUT4 (Prop_lut4_I0_O)        0.124    42.425 r  CPU/dx_is_setx_reg/q_i_1__152/O
                         net (fo=1, routed)           0.000    42.425    CPU/pc_reg[23]/q_reg_2
    SLICE_X47Y90         FDCE                                         r  CPU/pc_reg[23]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.511    42.576    CPU/pc_reg[23]/clk_out1
    SLICE_X47Y90         FDCE                                         r  CPU/pc_reg[23]/q_reg/C
                         clock pessimism              0.020    42.596    
                         clock uncertainty           -0.180    42.417    
    SLICE_X47Y90         FDCE (Setup_fdce_C_D)        0.032    42.449    CPU/pc_reg[23]/q_reg
  -------------------------------------------------------------------
                         required time                         42.449    
                         arrival time                         -42.425    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 CPU/mw_setx_val_reg[26]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg[18]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        16.808ns  (logic 3.596ns (21.395%)  route 13.212ns (78.605%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -3.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.580ns = ( 42.580 - 40.000 ) 
    Source Clock Delay      (SCD):    5.619ns = ( 25.619 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.628    25.619    CPU/mw_setx_val_reg[26]/clk
    SLICE_X30Y102        FDRE                                         r  CPU/mw_setx_val_reg[26]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.478    26.097 r  CPU/mw_setx_val_reg[26]/q_reg/Q
                         net (fo=13, routed)          0.867    26.965    CPU/dx_rt_reg[4]/q_i_18__12
    SLICE_X32Y101        LUT2 (Prop_lut2_I1_O)        0.321    27.286 r  CPU/dx_rt_reg[4]/q_i_21__10/O
                         net (fo=1, routed)           0.549    27.835    CPU/mw_is_mult_reg/q_i_15__23_1
    SLICE_X31Y101        LUT6 (Prop_lut6_I4_O)        0.332    28.167 r  CPU/mw_is_mult_reg/q_i_18__12/O
                         net (fo=43, routed)          0.813    28.980    CPU/mw_load_data_reg[22]/q_i_8__67
    SLICE_X31Y104        LUT5 (Prop_lut5_I3_O)        0.124    29.104 r  CPU/mw_load_data_reg[22]/q_i_10__43/O
                         net (fo=2, routed)           0.707    29.811    CPU/xm_alu_result_reg[22]/q_i_9__10
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    29.935 f  CPU/xm_alu_result_reg[22]/q_i_11__15/O
                         net (fo=5, routed)           0.791    30.726    CPU/xm_alu_result_reg[22]/q_reg_3
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.124    30.850 r  CPU/xm_alu_result_reg[22]/q_i_50/O
                         net (fo=5, routed)           1.017    31.867    CPU/dx_rt_reg[4]/q_i_13__1_2
    SLICE_X34Y96         LUT6 (Prop_lut6_I4_O)        0.124    31.991 f  CPU/dx_rt_reg[4]/q_i_29/O
                         net (fo=2, routed)           0.586    32.577    CPU/dx_rt_reg[4]/q_i_53__0_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I2_O)        0.124    32.701 r  CPU/dx_rt_reg[4]/q_i_41__0/O
                         net (fo=1, routed)           0.292    32.992    CPU/dx_rt_reg[4]/q_i_41__0_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.124    33.116 f  CPU/dx_rt_reg[4]/q_i_31__0/O
                         net (fo=1, routed)           0.606    33.723    CPU/dx_is_setx_reg/q_i_5__112
    SLICE_X36Y94         LUT6 (Prop_lut6_I3_O)        0.124    33.847 f  CPU/dx_is_setx_reg/q_i_17__15/O
                         net (fo=35, routed)          0.501    34.347    CPU/mw_set_rstatus_reg/dx_pending_r30
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124    34.471 f  CPU/mw_set_rstatus_reg/q_i_5__113/O
                         net (fo=38, routed)          1.045    35.516    CPU/dx_is_setx_reg/readA_value1
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    35.640 r  CPU/dx_is_setx_reg/q_i_1__197/O
                         net (fo=5, routed)           0.819    36.459    CPU/dx_is_setx_reg/jr_target[7]
    SLICE_X40Y89         LUT2 (Prop_lut2_I0_O)        0.154    36.613 r  CPU/dx_is_setx_reg/q_i_92/O
                         net (fo=5, routed)           0.616    37.228    CPU/dx_is_setx_reg/p_2_1
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.327    37.555 r  CPU/dx_is_setx_reg/q_i_73/O
                         net (fo=3, routed)           0.832    38.387    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/G_2
    SLICE_X42Y90         LUT6 (Prop_lut6_I4_O)        0.124    38.511 r  CPU/dx_is_setx_reg/q_i_44/O
                         net (fo=6, routed)           0.474    38.986    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c16
    SLICE_X42Y91         LUT3 (Prop_lut3_I1_O)        0.124    39.110 r  CPU/dx_is_setx_reg/q_i_34/O
                         net (fo=4, routed)           0.678    39.787    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c20
    SLICE_X42Y91         LUT6 (Prop_lut6_I1_O)        0.124    39.911 r  CPU/dx_is_setx_reg/q_i_27/O
                         net (fo=1, routed)           0.798    40.710    CPU/dx_is_setx_reg/q_i_27_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124    40.834 r  CPU/dx_is_setx_reg/q_i_9__2/O
                         net (fo=1, routed)           0.308    41.141    CPU/dx_is_setx_reg/q_i_9__2_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.124    41.265 r  CPU/dx_is_setx_reg/q_i_3__81/O
                         net (fo=33, routed)          0.597    41.863    CPU/dx_is_setx_reg/p_8_in
    SLICE_X47Y94         LUT6 (Prop_lut6_I0_O)        0.124    41.987 r  CPU/dx_is_setx_reg/q_i_2__105/O
                         net (fo=1, routed)           0.316    42.303    CPU/dx_is_setx_reg/q_i_2__105_n_0
    SLICE_X44Y93         LUT5 (Prop_lut5_I1_O)        0.124    42.427 r  CPU/dx_is_setx_reg/q_i_1__154/O
                         net (fo=1, routed)           0.000    42.427    CPU/pc_reg[18]/q_reg_2
    SLICE_X44Y93         FDCE                                         r  CPU/pc_reg[18]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.515    42.580    CPU/pc_reg[18]/clk_out1
    SLICE_X44Y93         FDCE                                         r  CPU/pc_reg[18]/q_reg/C
                         clock pessimism              0.020    42.600    
                         clock uncertainty           -0.180    42.421    
    SLICE_X44Y93         FDCE (Setup_fdce_C_D)        0.031    42.452    CPU/pc_reg[18]/q_reg
  -------------------------------------------------------------------
                         required time                         42.452    
                         arrival time                         -42.427    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (required time - arrival time)
  Source:                 CPU/mw_setx_val_reg[26]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg[11]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        16.853ns  (logic 3.596ns (21.337%)  route 13.257ns (78.663%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=13)
  Clock Path Skew:        -3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.577ns = ( 42.577 - 40.000 ) 
    Source Clock Delay      (SCD):    5.619ns = ( 25.619 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.628    25.619    CPU/mw_setx_val_reg[26]/clk
    SLICE_X30Y102        FDRE                                         r  CPU/mw_setx_val_reg[26]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.478    26.097 r  CPU/mw_setx_val_reg[26]/q_reg/Q
                         net (fo=13, routed)          0.867    26.965    CPU/dx_rt_reg[4]/q_i_18__12
    SLICE_X32Y101        LUT2 (Prop_lut2_I1_O)        0.321    27.286 r  CPU/dx_rt_reg[4]/q_i_21__10/O
                         net (fo=1, routed)           0.549    27.835    CPU/mw_is_mult_reg/q_i_15__23_1
    SLICE_X31Y101        LUT6 (Prop_lut6_I4_O)        0.332    28.167 r  CPU/mw_is_mult_reg/q_i_18__12/O
                         net (fo=43, routed)          0.813    28.980    CPU/mw_load_data_reg[22]/q_i_8__67
    SLICE_X31Y104        LUT5 (Prop_lut5_I3_O)        0.124    29.104 r  CPU/mw_load_data_reg[22]/q_i_10__43/O
                         net (fo=2, routed)           0.707    29.811    CPU/xm_alu_result_reg[22]/q_i_9__10
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    29.935 f  CPU/xm_alu_result_reg[22]/q_i_11__15/O
                         net (fo=5, routed)           0.791    30.726    CPU/xm_alu_result_reg[22]/q_reg_3
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.124    30.850 r  CPU/xm_alu_result_reg[22]/q_i_50/O
                         net (fo=5, routed)           1.017    31.867    CPU/dx_rt_reg[4]/q_i_13__1_2
    SLICE_X34Y96         LUT6 (Prop_lut6_I4_O)        0.124    31.991 f  CPU/dx_rt_reg[4]/q_i_29/O
                         net (fo=2, routed)           0.586    32.577    CPU/dx_rt_reg[4]/q_i_53__0_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I2_O)        0.124    32.701 r  CPU/dx_rt_reg[4]/q_i_41__0/O
                         net (fo=1, routed)           0.292    32.992    CPU/dx_rt_reg[4]/q_i_41__0_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.124    33.116 f  CPU/dx_rt_reg[4]/q_i_31__0/O
                         net (fo=1, routed)           0.606    33.723    CPU/dx_is_setx_reg/q_i_5__112
    SLICE_X36Y94         LUT6 (Prop_lut6_I3_O)        0.124    33.847 f  CPU/dx_is_setx_reg/q_i_17__15/O
                         net (fo=35, routed)          0.501    34.347    CPU/mw_set_rstatus_reg/dx_pending_r30
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124    34.471 f  CPU/mw_set_rstatus_reg/q_i_5__113/O
                         net (fo=38, routed)          1.045    35.516    CPU/dx_is_setx_reg/readA_value1
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    35.640 r  CPU/dx_is_setx_reg/q_i_1__197/O
                         net (fo=5, routed)           0.819    36.459    CPU/dx_is_setx_reg/jr_target[7]
    SLICE_X40Y89         LUT2 (Prop_lut2_I0_O)        0.154    36.613 r  CPU/dx_is_setx_reg/q_i_92/O
                         net (fo=5, routed)           0.616    37.228    CPU/dx_is_setx_reg/p_2_1
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.327    37.555 r  CPU/dx_is_setx_reg/q_i_73/O
                         net (fo=3, routed)           0.832    38.387    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/G_2
    SLICE_X42Y90         LUT6 (Prop_lut6_I4_O)        0.124    38.511 r  CPU/dx_is_setx_reg/q_i_44/O
                         net (fo=6, routed)           0.474    38.986    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c16
    SLICE_X42Y91         LUT3 (Prop_lut3_I1_O)        0.124    39.110 r  CPU/dx_is_setx_reg/q_i_34/O
                         net (fo=4, routed)           0.678    39.787    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c20
    SLICE_X42Y91         LUT6 (Prop_lut6_I1_O)        0.124    39.911 r  CPU/dx_is_setx_reg/q_i_27/O
                         net (fo=1, routed)           0.798    40.710    CPU/dx_is_setx_reg/q_i_27_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124    40.834 r  CPU/dx_is_setx_reg/q_i_9__2/O
                         net (fo=1, routed)           0.308    41.141    CPU/dx_is_setx_reg/q_i_9__2_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.124    41.265 r  CPU/dx_is_setx_reg/q_i_3__81/O
                         net (fo=33, routed)          0.466    41.731    CPU/dx_is_setx_reg/p_8_in
    SLICE_X46Y92         LUT6 (Prop_lut6_I4_O)        0.124    41.855 r  CPU/dx_is_setx_reg/q_i_2__223/O
                         net (fo=1, routed)           0.493    42.349    CPU/dx_is_setx_reg/q_i_2__223_n_0
    SLICE_X46Y92         LUT4 (Prop_lut4_I0_O)        0.124    42.473 r  CPU/dx_is_setx_reg/q_i_1__164/O
                         net (fo=1, routed)           0.000    42.473    CPU/pc_reg[11]/q_reg_3
    SLICE_X46Y92         FDCE                                         r  CPU/pc_reg[11]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.512    42.577    CPU/pc_reg[11]/clk_out1
    SLICE_X46Y92         FDCE                                         r  CPU/pc_reg[11]/q_reg/C
                         clock pessimism              0.020    42.597    
                         clock uncertainty           -0.180    42.418    
    SLICE_X46Y92         FDCE (Setup_fdce_C_D)        0.081    42.499    CPU/pc_reg[11]/q_reg
  -------------------------------------------------------------------
                         required time                         42.499    
                         arrival time                         -42.473    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.039ns  (required time - arrival time)
  Source:                 CPU/mw_setx_val_reg[26]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg[2]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        16.789ns  (logic 3.596ns (21.419%)  route 13.193ns (78.581%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -3.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.578ns = ( 42.578 - 40.000 ) 
    Source Clock Delay      (SCD):    5.619ns = ( 25.619 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.628    25.619    CPU/mw_setx_val_reg[26]/clk
    SLICE_X30Y102        FDRE                                         r  CPU/mw_setx_val_reg[26]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.478    26.097 r  CPU/mw_setx_val_reg[26]/q_reg/Q
                         net (fo=13, routed)          0.867    26.965    CPU/dx_rt_reg[4]/q_i_18__12
    SLICE_X32Y101        LUT2 (Prop_lut2_I1_O)        0.321    27.286 r  CPU/dx_rt_reg[4]/q_i_21__10/O
                         net (fo=1, routed)           0.549    27.835    CPU/mw_is_mult_reg/q_i_15__23_1
    SLICE_X31Y101        LUT6 (Prop_lut6_I4_O)        0.332    28.167 r  CPU/mw_is_mult_reg/q_i_18__12/O
                         net (fo=43, routed)          0.813    28.980    CPU/mw_load_data_reg[22]/q_i_8__67
    SLICE_X31Y104        LUT5 (Prop_lut5_I3_O)        0.124    29.104 r  CPU/mw_load_data_reg[22]/q_i_10__43/O
                         net (fo=2, routed)           0.707    29.811    CPU/xm_alu_result_reg[22]/q_i_9__10
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    29.935 f  CPU/xm_alu_result_reg[22]/q_i_11__15/O
                         net (fo=5, routed)           0.791    30.726    CPU/xm_alu_result_reg[22]/q_reg_3
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.124    30.850 r  CPU/xm_alu_result_reg[22]/q_i_50/O
                         net (fo=5, routed)           1.017    31.867    CPU/dx_rt_reg[4]/q_i_13__1_2
    SLICE_X34Y96         LUT6 (Prop_lut6_I4_O)        0.124    31.991 f  CPU/dx_rt_reg[4]/q_i_29/O
                         net (fo=2, routed)           0.586    32.577    CPU/dx_rt_reg[4]/q_i_53__0_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I2_O)        0.124    32.701 r  CPU/dx_rt_reg[4]/q_i_41__0/O
                         net (fo=1, routed)           0.292    32.992    CPU/dx_rt_reg[4]/q_i_41__0_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.124    33.116 f  CPU/dx_rt_reg[4]/q_i_31__0/O
                         net (fo=1, routed)           0.606    33.723    CPU/dx_is_setx_reg/q_i_5__112
    SLICE_X36Y94         LUT6 (Prop_lut6_I3_O)        0.124    33.847 f  CPU/dx_is_setx_reg/q_i_17__15/O
                         net (fo=35, routed)          0.501    34.347    CPU/mw_set_rstatus_reg/dx_pending_r30
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124    34.471 f  CPU/mw_set_rstatus_reg/q_i_5__113/O
                         net (fo=38, routed)          1.045    35.516    CPU/dx_is_setx_reg/readA_value1
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    35.640 r  CPU/dx_is_setx_reg/q_i_1__197/O
                         net (fo=5, routed)           0.819    36.459    CPU/dx_is_setx_reg/jr_target[7]
    SLICE_X40Y89         LUT2 (Prop_lut2_I0_O)        0.154    36.613 r  CPU/dx_is_setx_reg/q_i_92/O
                         net (fo=5, routed)           0.616    37.228    CPU/dx_is_setx_reg/p_2_1
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.327    37.555 r  CPU/dx_is_setx_reg/q_i_73/O
                         net (fo=3, routed)           0.832    38.387    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/G_2
    SLICE_X42Y90         LUT6 (Prop_lut6_I4_O)        0.124    38.511 r  CPU/dx_is_setx_reg/q_i_44/O
                         net (fo=6, routed)           0.474    38.986    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c16
    SLICE_X42Y91         LUT3 (Prop_lut3_I1_O)        0.124    39.110 r  CPU/dx_is_setx_reg/q_i_34/O
                         net (fo=4, routed)           0.678    39.787    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c20
    SLICE_X42Y91         LUT6 (Prop_lut6_I1_O)        0.124    39.911 r  CPU/dx_is_setx_reg/q_i_27/O
                         net (fo=1, routed)           0.798    40.710    CPU/dx_is_setx_reg/q_i_27_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124    40.834 r  CPU/dx_is_setx_reg/q_i_9__2/O
                         net (fo=1, routed)           0.308    41.141    CPU/dx_is_setx_reg/q_i_9__2_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.124    41.265 r  CPU/dx_is_setx_reg/q_i_3__81/O
                         net (fo=33, routed)          0.734    41.999    CPU/dx_is_setx_reg/p_8_in
    SLICE_X48Y94         LUT6 (Prop_lut6_I0_O)        0.124    42.123 r  CPU/dx_is_setx_reg/q_i_2__116/O
                         net (fo=1, routed)           0.162    42.285    CPU/fd_insn_reg[27]/q_reg_84
    SLICE_X48Y94         LUT5 (Prop_lut5_I1_O)        0.124    42.409 r  CPU/fd_insn_reg[27]/q_i_1__169/O
                         net (fo=1, routed)           0.000    42.409    CPU/pc_reg[2]/q_reg_2
    SLICE_X48Y94         FDCE                                         r  CPU/pc_reg[2]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.513    42.578    CPU/pc_reg[2]/clk_out1
    SLICE_X48Y94         FDCE                                         r  CPU/pc_reg[2]/q_reg/C
                         clock pessimism              0.020    42.598    
                         clock uncertainty           -0.180    42.419    
    SLICE_X48Y94         FDCE (Setup_fdce_C_D)        0.029    42.448    CPU/pc_reg[2]/q_reg
  -------------------------------------------------------------------
                         required time                         42.448    
                         arrival time                         -42.409    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 CPU/mw_setx_val_reg[26]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg[21]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        16.788ns  (logic 3.596ns (21.420%)  route 13.192ns (78.580%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=14)
  Clock Path Skew:        -3.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.580ns = ( 42.580 - 40.000 ) 
    Source Clock Delay      (SCD):    5.619ns = ( 25.619 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.628    25.619    CPU/mw_setx_val_reg[26]/clk
    SLICE_X30Y102        FDRE                                         r  CPU/mw_setx_val_reg[26]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.478    26.097 r  CPU/mw_setx_val_reg[26]/q_reg/Q
                         net (fo=13, routed)          0.867    26.965    CPU/dx_rt_reg[4]/q_i_18__12
    SLICE_X32Y101        LUT2 (Prop_lut2_I1_O)        0.321    27.286 r  CPU/dx_rt_reg[4]/q_i_21__10/O
                         net (fo=1, routed)           0.549    27.835    CPU/mw_is_mult_reg/q_i_15__23_1
    SLICE_X31Y101        LUT6 (Prop_lut6_I4_O)        0.332    28.167 r  CPU/mw_is_mult_reg/q_i_18__12/O
                         net (fo=43, routed)          0.813    28.980    CPU/mw_load_data_reg[22]/q_i_8__67
    SLICE_X31Y104        LUT5 (Prop_lut5_I3_O)        0.124    29.104 r  CPU/mw_load_data_reg[22]/q_i_10__43/O
                         net (fo=2, routed)           0.707    29.811    CPU/xm_alu_result_reg[22]/q_i_9__10
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    29.935 f  CPU/xm_alu_result_reg[22]/q_i_11__15/O
                         net (fo=5, routed)           0.791    30.726    CPU/xm_alu_result_reg[22]/q_reg_3
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.124    30.850 r  CPU/xm_alu_result_reg[22]/q_i_50/O
                         net (fo=5, routed)           1.017    31.867    CPU/dx_rt_reg[4]/q_i_13__1_2
    SLICE_X34Y96         LUT6 (Prop_lut6_I4_O)        0.124    31.991 f  CPU/dx_rt_reg[4]/q_i_29/O
                         net (fo=2, routed)           0.586    32.577    CPU/dx_rt_reg[4]/q_i_53__0_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I2_O)        0.124    32.701 r  CPU/dx_rt_reg[4]/q_i_41__0/O
                         net (fo=1, routed)           0.292    32.992    CPU/dx_rt_reg[4]/q_i_41__0_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.124    33.116 f  CPU/dx_rt_reg[4]/q_i_31__0/O
                         net (fo=1, routed)           0.606    33.723    CPU/dx_is_setx_reg/q_i_5__112
    SLICE_X36Y94         LUT6 (Prop_lut6_I3_O)        0.124    33.847 f  CPU/dx_is_setx_reg/q_i_17__15/O
                         net (fo=35, routed)          0.501    34.347    CPU/mw_set_rstatus_reg/dx_pending_r30
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124    34.471 f  CPU/mw_set_rstatus_reg/q_i_5__113/O
                         net (fo=38, routed)          1.045    35.516    CPU/dx_is_setx_reg/readA_value1
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    35.640 r  CPU/dx_is_setx_reg/q_i_1__197/O
                         net (fo=5, routed)           0.819    36.459    CPU/dx_is_setx_reg/jr_target[7]
    SLICE_X40Y89         LUT2 (Prop_lut2_I0_O)        0.154    36.613 r  CPU/dx_is_setx_reg/q_i_92/O
                         net (fo=5, routed)           0.616    37.228    CPU/dx_is_setx_reg/p_2_1
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.327    37.555 r  CPU/dx_is_setx_reg/q_i_73/O
                         net (fo=3, routed)           0.832    38.387    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/G_2
    SLICE_X42Y90         LUT6 (Prop_lut6_I4_O)        0.124    38.511 r  CPU/dx_is_setx_reg/q_i_44/O
                         net (fo=6, routed)           0.474    38.986    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c16
    SLICE_X42Y91         LUT3 (Prop_lut3_I1_O)        0.124    39.110 r  CPU/dx_is_setx_reg/q_i_34/O
                         net (fo=4, routed)           0.678    39.787    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c20
    SLICE_X42Y91         LUT6 (Prop_lut6_I1_O)        0.124    39.911 r  CPU/dx_is_setx_reg/q_i_27/O
                         net (fo=1, routed)           0.798    40.710    CPU/dx_is_setx_reg/q_i_27_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124    40.834 r  CPU/dx_is_setx_reg/q_i_9__2/O
                         net (fo=1, routed)           0.308    41.141    CPU/dx_is_setx_reg/q_i_9__2_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.124    41.265 r  CPU/dx_is_setx_reg/q_i_3__81/O
                         net (fo=33, routed)          0.594    41.859    CPU/dx_is_setx_reg/p_8_in
    SLICE_X40Y93         LUT6 (Prop_lut6_I0_O)        0.124    41.983 r  CPU/dx_is_setx_reg/q_i_2__103/O
                         net (fo=1, routed)           0.301    42.284    CPU/dx_is_setx_reg/q_i_2__103_n_0
    SLICE_X43Y93         LUT6 (Prop_lut6_I1_O)        0.124    42.408 r  CPU/dx_is_setx_reg/q_i_1__151/O
                         net (fo=1, routed)           0.000    42.408    CPU/pc_reg[21]/q_reg_3
    SLICE_X43Y93         FDCE                                         r  CPU/pc_reg[21]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.515    42.580    CPU/pc_reg[21]/clk_out1
    SLICE_X43Y93         FDCE                                         r  CPU/pc_reg[21]/q_reg/C
                         clock pessimism              0.020    42.600    
                         clock uncertainty           -0.180    42.421    
    SLICE_X43Y93         FDCE (Setup_fdce_C_D)        0.029    42.450    CPU/pc_reg[21]/q_reg
  -------------------------------------------------------------------
                         required time                         42.450    
                         arrival time                         -42.408    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 CPU/mw_setx_val_reg[26]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg[20]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        16.775ns  (logic 3.596ns (21.437%)  route 13.179ns (78.563%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=14)
  Clock Path Skew:        -3.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.579ns = ( 42.579 - 40.000 ) 
    Source Clock Delay      (SCD):    5.619ns = ( 25.619 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.628    25.619    CPU/mw_setx_val_reg[26]/clk
    SLICE_X30Y102        FDRE                                         r  CPU/mw_setx_val_reg[26]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.478    26.097 r  CPU/mw_setx_val_reg[26]/q_reg/Q
                         net (fo=13, routed)          0.867    26.965    CPU/dx_rt_reg[4]/q_i_18__12
    SLICE_X32Y101        LUT2 (Prop_lut2_I1_O)        0.321    27.286 r  CPU/dx_rt_reg[4]/q_i_21__10/O
                         net (fo=1, routed)           0.549    27.835    CPU/mw_is_mult_reg/q_i_15__23_1
    SLICE_X31Y101        LUT6 (Prop_lut6_I4_O)        0.332    28.167 r  CPU/mw_is_mult_reg/q_i_18__12/O
                         net (fo=43, routed)          0.813    28.980    CPU/mw_load_data_reg[22]/q_i_8__67
    SLICE_X31Y104        LUT5 (Prop_lut5_I3_O)        0.124    29.104 r  CPU/mw_load_data_reg[22]/q_i_10__43/O
                         net (fo=2, routed)           0.707    29.811    CPU/xm_alu_result_reg[22]/q_i_9__10
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    29.935 f  CPU/xm_alu_result_reg[22]/q_i_11__15/O
                         net (fo=5, routed)           0.791    30.726    CPU/xm_alu_result_reg[22]/q_reg_3
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.124    30.850 r  CPU/xm_alu_result_reg[22]/q_i_50/O
                         net (fo=5, routed)           1.017    31.867    CPU/dx_rt_reg[4]/q_i_13__1_2
    SLICE_X34Y96         LUT6 (Prop_lut6_I4_O)        0.124    31.991 f  CPU/dx_rt_reg[4]/q_i_29/O
                         net (fo=2, routed)           0.586    32.577    CPU/dx_rt_reg[4]/q_i_53__0_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I2_O)        0.124    32.701 r  CPU/dx_rt_reg[4]/q_i_41__0/O
                         net (fo=1, routed)           0.292    32.992    CPU/dx_rt_reg[4]/q_i_41__0_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.124    33.116 f  CPU/dx_rt_reg[4]/q_i_31__0/O
                         net (fo=1, routed)           0.606    33.723    CPU/dx_is_setx_reg/q_i_5__112
    SLICE_X36Y94         LUT6 (Prop_lut6_I3_O)        0.124    33.847 f  CPU/dx_is_setx_reg/q_i_17__15/O
                         net (fo=35, routed)          0.501    34.347    CPU/mw_set_rstatus_reg/dx_pending_r30
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124    34.471 f  CPU/mw_set_rstatus_reg/q_i_5__113/O
                         net (fo=38, routed)          1.045    35.516    CPU/dx_is_setx_reg/readA_value1
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    35.640 r  CPU/dx_is_setx_reg/q_i_1__197/O
                         net (fo=5, routed)           0.819    36.459    CPU/dx_is_setx_reg/jr_target[7]
    SLICE_X40Y89         LUT2 (Prop_lut2_I0_O)        0.154    36.613 r  CPU/dx_is_setx_reg/q_i_92/O
                         net (fo=5, routed)           0.616    37.228    CPU/dx_is_setx_reg/p_2_1
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.327    37.555 r  CPU/dx_is_setx_reg/q_i_73/O
                         net (fo=3, routed)           0.832    38.387    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/G_2
    SLICE_X42Y90         LUT6 (Prop_lut6_I4_O)        0.124    38.511 r  CPU/dx_is_setx_reg/q_i_44/O
                         net (fo=6, routed)           0.474    38.986    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c16
    SLICE_X42Y91         LUT3 (Prop_lut3_I1_O)        0.124    39.110 r  CPU/dx_is_setx_reg/q_i_34/O
                         net (fo=4, routed)           0.678    39.787    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c20
    SLICE_X42Y91         LUT6 (Prop_lut6_I1_O)        0.124    39.911 r  CPU/dx_is_setx_reg/q_i_27/O
                         net (fo=1, routed)           0.798    40.710    CPU/dx_is_setx_reg/q_i_27_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124    40.834 r  CPU/dx_is_setx_reg/q_i_9__2/O
                         net (fo=1, routed)           0.308    41.141    CPU/dx_is_setx_reg/q_i_9__2_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.124    41.265 r  CPU/dx_is_setx_reg/q_i_3__81/O
                         net (fo=33, routed)          0.579    41.844    CPU/dx_is_setx_reg/p_8_in
    SLICE_X45Y90         LUT6 (Prop_lut6_I0_O)        0.124    41.968 r  CPU/dx_is_setx_reg/q_i_2__101/O
                         net (fo=1, routed)           0.302    42.270    CPU/dx_is_setx_reg/q_i_2__101_n_0
    SLICE_X44Y92         LUT6 (Prop_lut6_I1_O)        0.124    42.394 r  CPU/dx_is_setx_reg/q_i_1__149/O
                         net (fo=1, routed)           0.000    42.394    CPU/pc_reg[20]/q_reg_2
    SLICE_X44Y92         FDCE                                         r  CPU/pc_reg[20]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.514    42.579    CPU/pc_reg[20]/clk_out1
    SLICE_X44Y92         FDCE                                         r  CPU/pc_reg[20]/q_reg/C
                         clock pessimism              0.020    42.599    
                         clock uncertainty           -0.180    42.420    
    SLICE_X44Y92         FDCE (Setup_fdce_C_D)        0.031    42.451    CPU/pc_reg[20]/q_reg
  -------------------------------------------------------------------
                         required time                         42.451    
                         arrival time                         -42.394    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (required time - arrival time)
  Source:                 CPU/mw_setx_val_reg[26]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg[3]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        16.770ns  (logic 3.596ns (21.443%)  route 13.174ns (78.557%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.577ns = ( 42.577 - 40.000 ) 
    Source Clock Delay      (SCD):    5.619ns = ( 25.619 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.628    25.619    CPU/mw_setx_val_reg[26]/clk
    SLICE_X30Y102        FDRE                                         r  CPU/mw_setx_val_reg[26]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.478    26.097 r  CPU/mw_setx_val_reg[26]/q_reg/Q
                         net (fo=13, routed)          0.867    26.965    CPU/dx_rt_reg[4]/q_i_18__12
    SLICE_X32Y101        LUT2 (Prop_lut2_I1_O)        0.321    27.286 r  CPU/dx_rt_reg[4]/q_i_21__10/O
                         net (fo=1, routed)           0.549    27.835    CPU/mw_is_mult_reg/q_i_15__23_1
    SLICE_X31Y101        LUT6 (Prop_lut6_I4_O)        0.332    28.167 r  CPU/mw_is_mult_reg/q_i_18__12/O
                         net (fo=43, routed)          0.813    28.980    CPU/mw_load_data_reg[22]/q_i_8__67
    SLICE_X31Y104        LUT5 (Prop_lut5_I3_O)        0.124    29.104 r  CPU/mw_load_data_reg[22]/q_i_10__43/O
                         net (fo=2, routed)           0.707    29.811    CPU/xm_alu_result_reg[22]/q_i_9__10
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    29.935 f  CPU/xm_alu_result_reg[22]/q_i_11__15/O
                         net (fo=5, routed)           0.791    30.726    CPU/xm_alu_result_reg[22]/q_reg_3
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.124    30.850 r  CPU/xm_alu_result_reg[22]/q_i_50/O
                         net (fo=5, routed)           1.017    31.867    CPU/dx_rt_reg[4]/q_i_13__1_2
    SLICE_X34Y96         LUT6 (Prop_lut6_I4_O)        0.124    31.991 f  CPU/dx_rt_reg[4]/q_i_29/O
                         net (fo=2, routed)           0.586    32.577    CPU/dx_rt_reg[4]/q_i_53__0_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I2_O)        0.124    32.701 r  CPU/dx_rt_reg[4]/q_i_41__0/O
                         net (fo=1, routed)           0.292    32.992    CPU/dx_rt_reg[4]/q_i_41__0_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.124    33.116 f  CPU/dx_rt_reg[4]/q_i_31__0/O
                         net (fo=1, routed)           0.606    33.723    CPU/dx_is_setx_reg/q_i_5__112
    SLICE_X36Y94         LUT6 (Prop_lut6_I3_O)        0.124    33.847 f  CPU/dx_is_setx_reg/q_i_17__15/O
                         net (fo=35, routed)          0.501    34.347    CPU/mw_set_rstatus_reg/dx_pending_r30
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124    34.471 f  CPU/mw_set_rstatus_reg/q_i_5__113/O
                         net (fo=38, routed)          1.045    35.516    CPU/dx_is_setx_reg/readA_value1
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    35.640 r  CPU/dx_is_setx_reg/q_i_1__197/O
                         net (fo=5, routed)           0.819    36.459    CPU/dx_is_setx_reg/jr_target[7]
    SLICE_X40Y89         LUT2 (Prop_lut2_I0_O)        0.154    36.613 r  CPU/dx_is_setx_reg/q_i_92/O
                         net (fo=5, routed)           0.616    37.228    CPU/dx_is_setx_reg/p_2_1
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.327    37.555 r  CPU/dx_is_setx_reg/q_i_73/O
                         net (fo=3, routed)           0.832    38.387    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/G_2
    SLICE_X42Y90         LUT6 (Prop_lut6_I4_O)        0.124    38.511 r  CPU/dx_is_setx_reg/q_i_44/O
                         net (fo=6, routed)           0.474    38.986    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c16
    SLICE_X42Y91         LUT3 (Prop_lut3_I1_O)        0.124    39.110 r  CPU/dx_is_setx_reg/q_i_34/O
                         net (fo=4, routed)           0.678    39.787    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c20
    SLICE_X42Y91         LUT6 (Prop_lut6_I1_O)        0.124    39.911 r  CPU/dx_is_setx_reg/q_i_27/O
                         net (fo=1, routed)           0.798    40.710    CPU/dx_is_setx_reg/q_i_27_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124    40.834 r  CPU/dx_is_setx_reg/q_i_9__2/O
                         net (fo=1, routed)           0.308    41.141    CPU/dx_is_setx_reg/q_i_9__2_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.124    41.265 r  CPU/dx_is_setx_reg/q_i_3__81/O
                         net (fo=33, routed)          0.443    41.709    CPU/dx_is_setx_reg/p_8_in
    SLICE_X49Y91         LUT6 (Prop_lut6_I0_O)        0.124    41.833 r  CPU/dx_is_setx_reg/q_i_2__117/O
                         net (fo=1, routed)           0.433    42.265    CPU/dx_is_setx_reg/q_i_2__117_n_0
    SLICE_X49Y91         LUT5 (Prop_lut5_I1_O)        0.124    42.389 r  CPU/dx_is_setx_reg/q_i_1__170/O
                         net (fo=1, routed)           0.000    42.389    CPU/pc_reg[3]/q_reg_2
    SLICE_X49Y91         FDCE                                         r  CPU/pc_reg[3]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.512    42.577    CPU/pc_reg[3]/clk_out1
    SLICE_X49Y91         FDCE                                         r  CPU/pc_reg[3]/q_reg/C
                         clock pessimism              0.020    42.597    
                         clock uncertainty           -0.180    42.418    
    SLICE_X49Y91         FDCE (Setup_fdce_C_D)        0.029    42.447    CPU/pc_reg[3]/q_reg
  -------------------------------------------------------------------
                         required time                         42.447    
                         arrival time                         -42.389    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 CPU/mw_setx_val_reg[26]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg[5]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        16.750ns  (logic 3.596ns (21.468%)  route 13.154ns (78.532%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.577ns = ( 42.577 - 40.000 ) 
    Source Clock Delay      (SCD):    5.619ns = ( 25.619 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.628    25.619    CPU/mw_setx_val_reg[26]/clk
    SLICE_X30Y102        FDRE                                         r  CPU/mw_setx_val_reg[26]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.478    26.097 r  CPU/mw_setx_val_reg[26]/q_reg/Q
                         net (fo=13, routed)          0.867    26.965    CPU/dx_rt_reg[4]/q_i_18__12
    SLICE_X32Y101        LUT2 (Prop_lut2_I1_O)        0.321    27.286 r  CPU/dx_rt_reg[4]/q_i_21__10/O
                         net (fo=1, routed)           0.549    27.835    CPU/mw_is_mult_reg/q_i_15__23_1
    SLICE_X31Y101        LUT6 (Prop_lut6_I4_O)        0.332    28.167 r  CPU/mw_is_mult_reg/q_i_18__12/O
                         net (fo=43, routed)          0.813    28.980    CPU/mw_load_data_reg[22]/q_i_8__67
    SLICE_X31Y104        LUT5 (Prop_lut5_I3_O)        0.124    29.104 r  CPU/mw_load_data_reg[22]/q_i_10__43/O
                         net (fo=2, routed)           0.707    29.811    CPU/xm_alu_result_reg[22]/q_i_9__10
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    29.935 f  CPU/xm_alu_result_reg[22]/q_i_11__15/O
                         net (fo=5, routed)           0.791    30.726    CPU/xm_alu_result_reg[22]/q_reg_3
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.124    30.850 r  CPU/xm_alu_result_reg[22]/q_i_50/O
                         net (fo=5, routed)           1.017    31.867    CPU/dx_rt_reg[4]/q_i_13__1_2
    SLICE_X34Y96         LUT6 (Prop_lut6_I4_O)        0.124    31.991 f  CPU/dx_rt_reg[4]/q_i_29/O
                         net (fo=2, routed)           0.586    32.577    CPU/dx_rt_reg[4]/q_i_53__0_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I2_O)        0.124    32.701 r  CPU/dx_rt_reg[4]/q_i_41__0/O
                         net (fo=1, routed)           0.292    32.992    CPU/dx_rt_reg[4]/q_i_41__0_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.124    33.116 f  CPU/dx_rt_reg[4]/q_i_31__0/O
                         net (fo=1, routed)           0.606    33.723    CPU/dx_is_setx_reg/q_i_5__112
    SLICE_X36Y94         LUT6 (Prop_lut6_I3_O)        0.124    33.847 f  CPU/dx_is_setx_reg/q_i_17__15/O
                         net (fo=35, routed)          0.501    34.347    CPU/mw_set_rstatus_reg/dx_pending_r30
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124    34.471 f  CPU/mw_set_rstatus_reg/q_i_5__113/O
                         net (fo=38, routed)          1.045    35.516    CPU/dx_is_setx_reg/readA_value1
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    35.640 r  CPU/dx_is_setx_reg/q_i_1__197/O
                         net (fo=5, routed)           0.819    36.459    CPU/dx_is_setx_reg/jr_target[7]
    SLICE_X40Y89         LUT2 (Prop_lut2_I0_O)        0.154    36.613 r  CPU/dx_is_setx_reg/q_i_92/O
                         net (fo=5, routed)           0.616    37.228    CPU/dx_is_setx_reg/p_2_1
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.327    37.555 r  CPU/dx_is_setx_reg/q_i_73/O
                         net (fo=3, routed)           0.832    38.387    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/G_2
    SLICE_X42Y90         LUT6 (Prop_lut6_I4_O)        0.124    38.511 r  CPU/dx_is_setx_reg/q_i_44/O
                         net (fo=6, routed)           0.474    38.986    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c16
    SLICE_X42Y91         LUT3 (Prop_lut3_I1_O)        0.124    39.110 r  CPU/dx_is_setx_reg/q_i_34/O
                         net (fo=4, routed)           0.678    39.787    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c20
    SLICE_X42Y91         LUT6 (Prop_lut6_I1_O)        0.124    39.911 r  CPU/dx_is_setx_reg/q_i_27/O
                         net (fo=1, routed)           0.798    40.710    CPU/dx_is_setx_reg/q_i_27_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124    40.834 r  CPU/dx_is_setx_reg/q_i_9__2/O
                         net (fo=1, routed)           0.308    41.141    CPU/dx_is_setx_reg/q_i_9__2_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.124    41.265 r  CPU/dx_is_setx_reg/q_i_3__81/O
                         net (fo=33, routed)          0.449    41.715    CPU/dx_is_setx_reg/p_8_in
    SLICE_X47Y91         LUT6 (Prop_lut6_I0_O)        0.124    41.839 r  CPU/dx_is_setx_reg/q_i_2__115/O
                         net (fo=1, routed)           0.407    42.246    CPU/dx_is_setx_reg/q_i_2__115_n_0
    SLICE_X47Y91         LUT5 (Prop_lut5_I1_O)        0.124    42.370 r  CPU/dx_is_setx_reg/q_i_1__167/O
                         net (fo=1, routed)           0.000    42.370    CPU/pc_reg[5]/q_reg_2
    SLICE_X47Y91         FDCE                                         r  CPU/pc_reg[5]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.512    42.577    CPU/pc_reg[5]/clk_out1
    SLICE_X47Y91         FDCE                                         r  CPU/pc_reg[5]/q_reg/C
                         clock pessimism              0.020    42.597    
                         clock uncertainty           -0.180    42.418    
    SLICE_X47Y91         FDCE (Setup_fdce_C_D)        0.031    42.449    CPU/pc_reg[5]/q_reg
  -------------------------------------------------------------------
                         required time                         42.449    
                         arrival time                         -42.370    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 CPU/mw_setx_val_reg[26]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/pc_reg[12]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        16.747ns  (logic 3.596ns (21.472%)  route 13.151ns (78.528%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=14)
  Clock Path Skew:        -3.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.579ns = ( 42.579 - 40.000 ) 
    Source Clock Delay      (SCD):    5.619ns = ( 25.619 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.628    25.619    CPU/mw_setx_val_reg[26]/clk
    SLICE_X30Y102        FDRE                                         r  CPU/mw_setx_val_reg[26]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.478    26.097 r  CPU/mw_setx_val_reg[26]/q_reg/Q
                         net (fo=13, routed)          0.867    26.965    CPU/dx_rt_reg[4]/q_i_18__12
    SLICE_X32Y101        LUT2 (Prop_lut2_I1_O)        0.321    27.286 r  CPU/dx_rt_reg[4]/q_i_21__10/O
                         net (fo=1, routed)           0.549    27.835    CPU/mw_is_mult_reg/q_i_15__23_1
    SLICE_X31Y101        LUT6 (Prop_lut6_I4_O)        0.332    28.167 r  CPU/mw_is_mult_reg/q_i_18__12/O
                         net (fo=43, routed)          0.813    28.980    CPU/mw_load_data_reg[22]/q_i_8__67
    SLICE_X31Y104        LUT5 (Prop_lut5_I3_O)        0.124    29.104 r  CPU/mw_load_data_reg[22]/q_i_10__43/O
                         net (fo=2, routed)           0.707    29.811    CPU/xm_alu_result_reg[22]/q_i_9__10
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    29.935 f  CPU/xm_alu_result_reg[22]/q_i_11__15/O
                         net (fo=5, routed)           0.791    30.726    CPU/xm_alu_result_reg[22]/q_reg_3
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.124    30.850 r  CPU/xm_alu_result_reg[22]/q_i_50/O
                         net (fo=5, routed)           1.017    31.867    CPU/dx_rt_reg[4]/q_i_13__1_2
    SLICE_X34Y96         LUT6 (Prop_lut6_I4_O)        0.124    31.991 f  CPU/dx_rt_reg[4]/q_i_29/O
                         net (fo=2, routed)           0.586    32.577    CPU/dx_rt_reg[4]/q_i_53__0_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I2_O)        0.124    32.701 r  CPU/dx_rt_reg[4]/q_i_41__0/O
                         net (fo=1, routed)           0.292    32.992    CPU/dx_rt_reg[4]/q_i_41__0_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.124    33.116 f  CPU/dx_rt_reg[4]/q_i_31__0/O
                         net (fo=1, routed)           0.606    33.723    CPU/dx_is_setx_reg/q_i_5__112
    SLICE_X36Y94         LUT6 (Prop_lut6_I3_O)        0.124    33.847 f  CPU/dx_is_setx_reg/q_i_17__15/O
                         net (fo=35, routed)          0.501    34.347    CPU/mw_set_rstatus_reg/dx_pending_r30
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124    34.471 f  CPU/mw_set_rstatus_reg/q_i_5__113/O
                         net (fo=38, routed)          1.045    35.516    CPU/dx_is_setx_reg/readA_value1
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    35.640 r  CPU/dx_is_setx_reg/q_i_1__197/O
                         net (fo=5, routed)           0.819    36.459    CPU/dx_is_setx_reg/jr_target[7]
    SLICE_X40Y89         LUT2 (Prop_lut2_I0_O)        0.154    36.613 r  CPU/dx_is_setx_reg/q_i_92/O
                         net (fo=5, routed)           0.616    37.228    CPU/dx_is_setx_reg/p_2_1
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.327    37.555 r  CPU/dx_is_setx_reg/q_i_73/O
                         net (fo=3, routed)           0.832    38.387    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/G_2
    SLICE_X42Y90         LUT6 (Prop_lut6_I4_O)        0.124    38.511 r  CPU/dx_is_setx_reg/q_i_44/O
                         net (fo=6, routed)           0.474    38.986    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c16
    SLICE_X42Y91         LUT3 (Prop_lut3_I1_O)        0.124    39.110 r  CPU/dx_is_setx_reg/q_i_34/O
                         net (fo=4, routed)           0.678    39.787    CPU/dx_is_setx_reg/branch_cmp_alu/SUB32/c20
    SLICE_X42Y91         LUT6 (Prop_lut6_I1_O)        0.124    39.911 r  CPU/dx_is_setx_reg/q_i_27/O
                         net (fo=1, routed)           0.798    40.710    CPU/dx_is_setx_reg/q_i_27_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.124    40.834 r  CPU/dx_is_setx_reg/q_i_9__2/O
                         net (fo=1, routed)           0.308    41.141    CPU/dx_is_setx_reg/q_i_9__2_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.124    41.265 r  CPU/dx_is_setx_reg/q_i_3__81/O
                         net (fo=33, routed)          0.420    41.686    CPU/dx_is_setx_reg/p_8_in
    SLICE_X45Y92         LUT6 (Prop_lut6_I0_O)        0.124    41.810 r  CPU/dx_is_setx_reg/q_i_2__108/O
                         net (fo=1, routed)           0.433    42.243    CPU/dx_is_setx_reg/q_i_2__108_n_0
    SLICE_X45Y92         LUT6 (Prop_lut6_I1_O)        0.124    42.367 r  CPU/dx_is_setx_reg/q_i_1__158/O
                         net (fo=1, routed)           0.000    42.367    CPU/pc_reg[12]/q_reg_2
    SLICE_X45Y92         FDCE                                         r  CPU/pc_reg[12]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.514    42.579    CPU/pc_reg[12]/clk_out1
    SLICE_X45Y92         FDCE                                         r  CPU/pc_reg[12]/q_reg/C
                         clock pessimism              0.020    42.599    
                         clock uncertainty           -0.180    42.420    
    SLICE_X45Y92         FDCE (Setup_fdce_C_D)        0.029    42.449    CPU/pc_reg[12]/q_reg
  -------------------------------------------------------------------
                         required time                         42.449    
                         arrival time                         -42.367    
  -------------------------------------------------------------------
                         slack                                  0.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 serialsender/getting_gcode/start_up1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serialsender/getting_gcode/start_up3_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.908%)  route 0.094ns (31.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.009ns
    Source Clock Delay      (SCD):    0.774ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.644     0.774    serialsender/getting_gcode/clk_out1
    SLICE_X42Y153        FDSE                                         r  serialsender/getting_gcode/start_up1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y153        FDSE (Prop_fdse_C_Q)         0.164     0.938 r  serialsender/getting_gcode/start_up1_reg/Q
                         net (fo=5, routed)           0.094     1.033    serialsender/getting_gcode/start_up1_reg_n_0
    SLICE_X43Y153        LUT6 (Prop_lut6_I2_O)        0.045     1.078 r  serialsender/getting_gcode/start_up3_i_1/O
                         net (fo=1, routed)           0.000     1.078    serialsender/getting_gcode/start_up3_i_1_n_0
    SLICE_X43Y153        FDSE                                         r  serialsender/getting_gcode/start_up3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.919     1.009    serialsender/getting_gcode/clk_out1
    SLICE_X43Y153        FDSE                                         r  serialsender/getting_gcode/start_up3_reg/C
                         clock pessimism             -0.222     0.787    
                         clock uncertainty            0.180     0.967    
    SLICE_X43Y153        FDSE (Hold_fdse_C_D)         0.091     1.058    serialsender/getting_gcode/start_up3_reg
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 CPU/dx_link_addr_reg[12]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/xm_link_addr_reg[12]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 fall@20.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns = ( 22.278 - 20.000 ) 
    Source Clock Delay      (SCD):    1.703ns = ( 21.703 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.724    20.855    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.900 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.113    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.139 r  q_reg_i_3/O
                         net (fo=459, routed)         0.565    21.703    CPU/dx_link_addr_reg[12]/clk
    SLICE_X30Y86         FDRE                                         r  CPU/dx_link_addr_reg[12]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDRE (Prop_fdre_C_Q)         0.164    21.867 r  CPU/dx_link_addr_reg[12]/q_reg/Q
                         net (fo=1, routed)           0.112    21.979    CPU/xm_link_addr_reg[12]/q_reg_0
    SLICE_X30Y87         FDRE                                         r  CPU/xm_link_addr_reg[12]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.030    21.120    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.176 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.414    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.443 r  q_reg_i_3/O
                         net (fo=459, routed)         0.836    22.278    CPU/xm_link_addr_reg[12]/clk
    SLICE_X30Y87         FDRE                                         r  CPU/xm_link_addr_reg[12]/q_reg/C
                         clock pessimism             -0.559    21.719    
                         clock uncertainty            0.180    21.899    
    SLICE_X30Y87         FDRE (Hold_fdre_C_D)         0.059    21.958    CPU/xm_link_addr_reg[12]/q_reg
  -------------------------------------------------------------------
                         required time                        -21.958    
                         arrival time                          21.979    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 serialsender/sending_button/tx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serialsender/uut/shifted_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.209ns (67.280%)  route 0.102ns (32.720%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.005ns
    Source Clock Delay      (SCD):    0.771ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.641     0.771    serialsender/sending_button/clk_out1
    SLICE_X54Y152        FDRE                                         r  serialsender/sending_button/tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y152        FDRE (Prop_fdre_C_Q)         0.164     0.935 r  serialsender/sending_button/tx_data_reg[6]/Q
                         net (fo=1, routed)           0.102     1.037    serialsender/getting_gcode/shifted_data_reg[6]_0[6]
    SLICE_X52Y151        LUT5 (Prop_lut5_I4_O)        0.045     1.082 r  serialsender/getting_gcode/shifted_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.082    serialsender/uut/D[6]
    SLICE_X52Y151        FDRE                                         r  serialsender/uut/shifted_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.915     1.005    serialsender/uut/clk_out1
    SLICE_X52Y151        FDRE                                         r  serialsender/uut/shifted_data_reg[6]/C
                         clock pessimism             -0.218     0.787    
                         clock uncertainty            0.180     0.967    
    SLICE_X52Y151        FDRE (Hold_fdre_C_D)         0.092     1.059    serialsender/uut/shifted_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 CPU/xm_rstatus_code_reg[2]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/mw_rstatus_code_reg[2]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 fall@20.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns = ( 22.282 - 20.000 ) 
    Source Clock Delay      (SCD):    1.707ns = ( 21.707 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.724    20.855    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.900 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.113    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.139 r  q_reg_i_3/O
                         net (fo=459, routed)         0.569    21.707    CPU/xm_rstatus_code_reg[2]/clk
    SLICE_X30Y93         FDRE                                         r  CPU/xm_rstatus_code_reg[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDRE (Prop_fdre_C_Q)         0.164    21.871 r  CPU/xm_rstatus_code_reg[2]/q_reg/Q
                         net (fo=2, routed)           0.127    21.999    CPU/mw_rstatus_code_reg[2]/q_reg_1
    SLICE_X31Y93         FDRE                                         r  CPU/mw_rstatus_code_reg[2]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.030    21.120    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.176 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.414    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.443 r  q_reg_i_3/O
                         net (fo=459, routed)         0.840    22.282    CPU/mw_rstatus_code_reg[2]/clk
    SLICE_X31Y93         FDRE                                         r  CPU/mw_rstatus_code_reg[2]/q_reg/C
                         clock pessimism             -0.562    21.720    
                         clock uncertainty            0.180    21.900    
    SLICE_X31Y93         FDRE (Hold_fdre_C_D)         0.070    21.970    CPU/mw_rstatus_code_reg[2]/q_reg
  -------------------------------------------------------------------
                         required time                        -21.970    
                         arrival time                          21.999    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/rq_reg/g[36].ff_i/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/rq_reg/g[38].ff_i/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.926%)  route 0.159ns (46.074%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.561     0.691    CPU/multdiv_unit/rq_reg/g[36].ff_i/clk_out1
    SLICE_X59Y102        FDRE                                         r  CPU/multdiv_unit/rq_reg/g[36].ff_i/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.141     0.832 r  CPU/multdiv_unit/rq_reg/g[36].ff_i/q_reg/Q
                         net (fo=5, routed)           0.159     0.991    CPU/multdiv_unit/rq_reg/g[36].ff_i/rq[0]
    SLICE_X60Y103        LUT6 (Prop_lut6_I0_O)        0.045     1.036 r  CPU/multdiv_unit/rq_reg/g[36].ff_i/q_i_1__119/O
                         net (fo=1, routed)           0.000     1.036    CPU/multdiv_unit/rq_reg/g[38].ff_i/S012_out
    SLICE_X60Y103        FDRE                                         r  CPU/multdiv_unit/rq_reg/g[38].ff_i/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.831     0.921    CPU/multdiv_unit/rq_reg/g[38].ff_i/clk_out1
    SLICE_X60Y103        FDRE                                         r  CPU/multdiv_unit/rq_reg/g[38].ff_i/q_reg/C
                         clock pessimism             -0.215     0.706    
                         clock uncertainty            0.180     0.886    
    SLICE_X60Y103        FDRE (Hold_fdre_C_D)         0.120     1.006    CPU/multdiv_unit/rq_reg/g[38].ff_i/q_reg
  -------------------------------------------------------------------
                         required time                         -1.006    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/Areg/ff3/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/rq_reg/g[4].ff_i/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.984%)  route 0.165ns (47.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.565     0.695    CPU/multdiv_unit/Areg/ff3/clk_out1
    SLICE_X52Y98         FDRE                                         r  CPU/multdiv_unit/Areg/ff3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     0.836 r  CPU/multdiv_unit/Areg/ff3/q_reg/Q
                         net (fo=5, routed)           0.165     1.001    CPU/multdiv_unit/Areg/ff1/q_reg_5
    SLICE_X54Y98         LUT5 (Prop_lut5_I3_O)        0.045     1.046 r  CPU/multdiv_unit/Areg/ff1/q_i_1__66/O
                         net (fo=1, routed)           0.000     1.046    CPU/multdiv_unit/rq_reg/g[4].ff_i/q_reg_1
    SLICE_X54Y98         FDRE                                         r  CPU/multdiv_unit/rq_reg/g[4].ff_i/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.835     0.925    CPU/multdiv_unit/rq_reg/g[4].ff_i/clk_out1
    SLICE_X54Y98         FDRE                                         r  CPU/multdiv_unit/rq_reg/g[4].ff_i/q_reg/C
                         clock pessimism             -0.214     0.711    
                         clock uncertainty            0.180     0.890    
    SLICE_X54Y98         FDRE (Hold_fdre_C_D)         0.120     1.010    CPU/multdiv_unit/rq_reg/g[4].ff_i/q_reg
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 CPU/dx_link_addr_reg[22]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/xm_link_addr_reg[22]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 fall@20.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns = ( 22.280 - 20.000 ) 
    Source Clock Delay      (SCD):    1.706ns = ( 21.706 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.724    20.855    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.900 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.113    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.139 r  q_reg_i_3/O
                         net (fo=459, routed)         0.568    21.706    CPU/dx_link_addr_reg[22]/clk
    SLICE_X28Y88         FDRE                                         r  CPU/dx_link_addr_reg[22]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.128    21.834 r  CPU/dx_link_addr_reg[22]/q_reg/Q
                         net (fo=1, routed)           0.117    21.951    CPU/xm_link_addr_reg[22]/q_reg_0
    SLICE_X29Y88         FDRE                                         r  CPU/xm_link_addr_reg[22]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.030    21.120    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.176 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.414    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.443 r  q_reg_i_3/O
                         net (fo=459, routed)         0.838    22.280    CPU/xm_link_addr_reg[22]/clk
    SLICE_X29Y88         FDRE                                         r  CPU/xm_link_addr_reg[22]/q_reg/C
                         clock pessimism             -0.561    21.719    
                         clock uncertainty            0.180    21.899    
    SLICE_X29Y88         FDRE (Hold_fdre_C_D)         0.016    21.915    CPU/xm_link_addr_reg[22]/q_reg
  -------------------------------------------------------------------
                         required time                        -21.915    
                         arrival time                          21.951    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/product_reg/g[34].ff_i/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/product_reg/g[33].ff_i/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.243%)  route 0.163ns (46.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.567     0.697    CPU/multdiv_unit/product_reg/g[34].ff_i/clk_out1
    SLICE_X59Y98         FDRE                                         r  CPU/multdiv_unit/product_reg/g[34].ff_i/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.141     0.838 r  CPU/multdiv_unit/product_reg/g[34].ff_i/q_reg/Q
                         net (fo=4, routed)           0.163     1.001    CPU/multdiv_unit/product_reg/g[1].ff_i/q_reg_6
    SLICE_X58Y98         LUT6 (Prop_lut6_I2_O)        0.045     1.046 r  CPU/multdiv_unit/product_reg/g[1].ff_i/q_i_1__378/O
                         net (fo=1, routed)           0.000     1.046    CPU/multdiv_unit/product_reg/g[33].ff_i/S04_out
    SLICE_X58Y98         FDRE                                         r  CPU/multdiv_unit/product_reg/g[33].ff_i/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.838     0.928    CPU/multdiv_unit/product_reg/g[33].ff_i/clk_out1
    SLICE_X58Y98         FDRE                                         r  CPU/multdiv_unit/product_reg/g[33].ff_i/q_reg/C
                         clock pessimism             -0.218     0.710    
                         clock uncertainty            0.180     0.889    
    SLICE_X58Y98         FDRE (Hold_fdre_C_D)         0.120     1.009    CPU/multdiv_unit/product_reg/g[33].ff_i/q_reg
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 CPU/dx_link_addr_reg[27]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/xm_link_addr_reg[27]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 fall@20.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.645%)  route 0.175ns (55.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns = ( 22.276 - 20.000 ) 
    Source Clock Delay      (SCD):    1.702ns = ( 21.702 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.724    20.855    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.900 r  q_reg_i_6/O
                         net (fo=1, routed)           0.213    21.113    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.139 r  q_reg_i_3/O
                         net (fo=459, routed)         0.564    21.702    CPU/dx_link_addr_reg[27]/clk
    SLICE_X37Y86         FDRE                                         r  CPU/dx_link_addr_reg[27]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.141    21.843 r  CPU/dx_link_addr_reg[27]/q_reg/Q
                         net (fo=1, routed)           0.175    22.018    CPU/xm_link_addr_reg[27]/q_reg_1
    SLICE_X38Y87         FDRE                                         r  CPU/xm_link_addr_reg[27]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.030    21.120    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.176 r  q_reg_i_6/O
                         net (fo=1, routed)           0.237    21.414    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.443 r  q_reg_i_3/O
                         net (fo=459, routed)         0.834    22.276    CPU/xm_link_addr_reg[27]/clk
    SLICE_X38Y87         FDRE                                         r  CPU/xm_link_addr_reg[27]/q_reg/C
                         clock pessimism             -0.538    21.738    
                         clock uncertainty            0.180    21.918    
    SLICE_X38Y87         FDRE (Hold_fdre_C_D)         0.063    21.981    CPU/xm_link_addr_reg[27]/q_reg
  -------------------------------------------------------------------
                         required time                        -21.981    
                         arrival time                          22.018    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 serialsender/sending_button/prev_ble_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serialsender/sending_button/see_ble_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.594%)  route 0.137ns (42.406%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.008ns
    Source Clock Delay      (SCD):    0.773ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.643     0.773    serialsender/sending_button/clk_out1
    SLICE_X49Y150        FDRE                                         r  serialsender/sending_button/prev_ble_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y150        FDRE (Prop_fdre_C_Q)         0.141     0.914 f  serialsender/sending_button/prev_ble_reg/Q
                         net (fo=1, routed)           0.137     1.051    serialsender/sending_button/prev_ble
    SLICE_X48Y150        LUT2 (Prop_lut2_I1_O)        0.045     1.096 r  serialsender/sending_button/see_ble_i_1/O
                         net (fo=1, routed)           0.000     1.096    serialsender/sending_button/see_ble0
    SLICE_X48Y150        FDRE                                         r  serialsender/sending_button/see_ble_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.918     1.008    serialsender/sending_button/clk_out1
    SLICE_X48Y150        FDRE                                         r  serialsender/sending_button/see_ble_reg/C
                         clock pessimism             -0.222     0.786    
                         clock uncertainty            0.180     0.966    
    SLICE_X48Y150        FDRE (Hold_fdre_C_D)         0.092     1.058    serialsender/sending_button/see_ble_reg
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.038    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       12.912ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.446ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.912ns  (required time - arrival time)
  Source:                 CPU/dx_is_mult_reg/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/ready_ff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        3.248ns  (logic 0.606ns (18.659%)  route 2.642ns (81.341%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.570ns = ( 42.570 - 40.000 ) 
    Source Clock Delay      (SCD):    5.622ns = ( 25.622 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.630    25.622    CPU/dx_is_mult_reg/clk
    SLICE_X51Y94         FDRE                                         r  CPU/dx_is_mult_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    26.078 f  CPU/dx_is_mult_reg/q_reg/Q
                         net (fo=35, routed)          1.944    28.022    CPU/m_busy_reg/dx_is_mult
    SLICE_X50Y101        LUT4 (Prop_lut4_I1_O)        0.150    28.172 f  CPU/m_busy_reg/q_i_2__92/O
                         net (fo=1, routed)           0.698    28.870    CPU/multdiv_unit/ready_ff/clr0
    SLICE_X53Y99         FDCE                                         f  CPU/multdiv_unit/ready_ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.505    42.570    CPU/multdiv_unit/ready_ff/clk_out1
    SLICE_X53Y99         FDCE                                         r  CPU/multdiv_unit/ready_ff/q_reg/C
                         clock pessimism              0.020    42.590    
                         clock uncertainty           -0.180    42.411    
    SLICE_X53Y99         FDCE (Recov_fdce_C_CLR)     -0.629    41.782    CPU/multdiv_unit/ready_ff/q_reg
  -------------------------------------------------------------------
                         required time                         41.782    
                         arrival time                         -28.870    
  -------------------------------------------------------------------
                         slack                                 12.912    

Slack (MET) :             13.183ns  (required time - arrival time)
  Source:                 CPU/dx_is_mult_reg/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_counter/dff1/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        3.250ns  (logic 0.580ns (17.848%)  route 2.670ns (82.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.575ns = ( 42.575 - 40.000 ) 
    Source Clock Delay      (SCD):    5.622ns = ( 25.622 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.630    25.622    CPU/dx_is_mult_reg/clk
    SLICE_X51Y94         FDRE                                         r  CPU/dx_is_mult_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    26.078 f  CPU/dx_is_mult_reg/q_reg/Q
                         net (fo=35, routed)          1.516    27.594    CPU/dx_is_mult_reg/dx_is_mult
    SLICE_X50Y100        LUT2 (Prop_lut2_I0_O)        0.124    27.718 f  CPU/dx_is_mult_reg/q_i_3__126/O
                         net (fo=6, routed)           1.154    28.872    CPU/multdiv_unit/mult_counter/dff1/start_mult
    SLICE_X60Y98         FDCE                                         f  CPU/multdiv_unit/mult_counter/dff1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.510    42.575    CPU/multdiv_unit/mult_counter/dff1/clk_out1
    SLICE_X60Y98         FDCE                                         r  CPU/multdiv_unit/mult_counter/dff1/q_reg/C
                         clock pessimism              0.020    42.595    
                         clock uncertainty           -0.180    42.416    
    SLICE_X60Y98         FDCE (Recov_fdce_C_CLR)     -0.361    42.055    CPU/multdiv_unit/mult_counter/dff1/q_reg
  -------------------------------------------------------------------
                         required time                         42.055    
                         arrival time                         -28.872    
  -------------------------------------------------------------------
                         slack                                 13.183    

Slack (MET) :             13.183ns  (required time - arrival time)
  Source:                 CPU/dx_is_mult_reg/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_counter/dff3/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        3.250ns  (logic 0.580ns (17.848%)  route 2.670ns (82.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.575ns = ( 42.575 - 40.000 ) 
    Source Clock Delay      (SCD):    5.622ns = ( 25.622 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.630    25.622    CPU/dx_is_mult_reg/clk
    SLICE_X51Y94         FDRE                                         r  CPU/dx_is_mult_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    26.078 f  CPU/dx_is_mult_reg/q_reg/Q
                         net (fo=35, routed)          1.516    27.594    CPU/dx_is_mult_reg/dx_is_mult
    SLICE_X50Y100        LUT2 (Prop_lut2_I0_O)        0.124    27.718 f  CPU/dx_is_mult_reg/q_i_3__126/O
                         net (fo=6, routed)           1.154    28.872    CPU/multdiv_unit/mult_counter/dff3/start_mult
    SLICE_X60Y98         FDCE                                         f  CPU/multdiv_unit/mult_counter/dff3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.510    42.575    CPU/multdiv_unit/mult_counter/dff3/clk_out1
    SLICE_X60Y98         FDCE                                         r  CPU/multdiv_unit/mult_counter/dff3/q_reg/C
                         clock pessimism              0.020    42.595    
                         clock uncertainty           -0.180    42.416    
    SLICE_X60Y98         FDCE (Recov_fdce_C_CLR)     -0.361    42.055    CPU/multdiv_unit/mult_counter/dff3/q_reg
  -------------------------------------------------------------------
                         required time                         42.055    
                         arrival time                         -28.872    
  -------------------------------------------------------------------
                         slack                                 13.183    

Slack (MET) :             13.225ns  (required time - arrival time)
  Source:                 CPU/dx_is_mult_reg/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_counter/dff0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        3.250ns  (logic 0.580ns (17.848%)  route 2.670ns (82.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.575ns = ( 42.575 - 40.000 ) 
    Source Clock Delay      (SCD):    5.622ns = ( 25.622 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.630    25.622    CPU/dx_is_mult_reg/clk
    SLICE_X51Y94         FDRE                                         r  CPU/dx_is_mult_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    26.078 f  CPU/dx_is_mult_reg/q_reg/Q
                         net (fo=35, routed)          1.516    27.594    CPU/dx_is_mult_reg/dx_is_mult
    SLICE_X50Y100        LUT2 (Prop_lut2_I0_O)        0.124    27.718 f  CPU/dx_is_mult_reg/q_i_3__126/O
                         net (fo=6, routed)           1.154    28.872    CPU/multdiv_unit/mult_counter/dff0/start_mult
    SLICE_X60Y98         FDCE                                         f  CPU/multdiv_unit/mult_counter/dff0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.510    42.575    CPU/multdiv_unit/mult_counter/dff0/clk_out1
    SLICE_X60Y98         FDCE                                         r  CPU/multdiv_unit/mult_counter/dff0/q_reg/C
                         clock pessimism              0.020    42.595    
                         clock uncertainty           -0.180    42.416    
    SLICE_X60Y98         FDCE (Recov_fdce_C_CLR)     -0.319    42.097    CPU/multdiv_unit/mult_counter/dff0/q_reg
  -------------------------------------------------------------------
                         required time                         42.097    
                         arrival time                         -28.872    
  -------------------------------------------------------------------
                         slack                                 13.225    

Slack (MET) :             13.225ns  (required time - arrival time)
  Source:                 CPU/dx_is_mult_reg/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_counter/dff2/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        3.250ns  (logic 0.580ns (17.848%)  route 2.670ns (82.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.575ns = ( 42.575 - 40.000 ) 
    Source Clock Delay      (SCD):    5.622ns = ( 25.622 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.630    25.622    CPU/dx_is_mult_reg/clk
    SLICE_X51Y94         FDRE                                         r  CPU/dx_is_mult_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    26.078 f  CPU/dx_is_mult_reg/q_reg/Q
                         net (fo=35, routed)          1.516    27.594    CPU/dx_is_mult_reg/dx_is_mult
    SLICE_X50Y100        LUT2 (Prop_lut2_I0_O)        0.124    27.718 f  CPU/dx_is_mult_reg/q_i_3__126/O
                         net (fo=6, routed)           1.154    28.872    CPU/multdiv_unit/mult_counter/dff2/start_mult
    SLICE_X60Y98         FDCE                                         f  CPU/multdiv_unit/mult_counter/dff2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.510    42.575    CPU/multdiv_unit/mult_counter/dff2/clk_out1
    SLICE_X60Y98         FDCE                                         r  CPU/multdiv_unit/mult_counter/dff2/q_reg/C
                         clock pessimism              0.020    42.595    
                         clock uncertainty           -0.180    42.416    
    SLICE_X60Y98         FDCE (Recov_fdce_C_CLR)     -0.319    42.097    CPU/multdiv_unit/mult_counter/dff2/q_reg
  -------------------------------------------------------------------
                         required time                         42.097    
                         arrival time                         -28.872    
  -------------------------------------------------------------------
                         slack                                 13.225    

Slack (MET) :             13.482ns  (required time - arrival time)
  Source:                 CPU/dx_is_mult_reg/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mdone_ff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        2.976ns  (logic 0.580ns (19.486%)  route 2.396ns (80.514%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 42.558 - 40.000 ) 
    Source Clock Delay      (SCD):    5.622ns = ( 25.622 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.630    25.622    CPU/dx_is_mult_reg/clk
    SLICE_X51Y94         FDRE                                         r  CPU/dx_is_mult_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    26.078 f  CPU/dx_is_mult_reg/q_reg/Q
                         net (fo=35, routed)          1.516    27.594    CPU/dx_is_mult_reg/dx_is_mult
    SLICE_X50Y100        LUT2 (Prop_lut2_I0_O)        0.124    27.718 f  CPU/dx_is_mult_reg/q_i_3__126/O
                         net (fo=6, routed)           0.881    28.598    CPU/multdiv_unit/mdone_ff/start_mult
    SLICE_X58Y100        FDCE                                         f  CPU/multdiv_unit/mdone_ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.494    42.558    CPU/multdiv_unit/mdone_ff/clk_out1
    SLICE_X58Y100        FDCE                                         r  CPU/multdiv_unit/mdone_ff/q_reg/C
                         clock pessimism              0.020    42.579    
                         clock uncertainty           -0.180    42.399    
    SLICE_X58Y100        FDCE (Recov_fdce_C_CLR)     -0.319    42.080    CPU/multdiv_unit/mdone_ff/q_reg
  -------------------------------------------------------------------
                         required time                         42.080    
                         arrival time                         -28.598    
  -------------------------------------------------------------------
                         slack                                 13.482    

Slack (MET) :             13.499ns  (required time - arrival time)
  Source:                 CPU/dx_is_div_reg/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_mode/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        2.757ns  (logic 0.604ns (21.909%)  route 2.153ns (78.091%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.560ns = ( 42.560 - 40.000 ) 
    Source Clock Delay      (SCD):    5.622ns = ( 25.622 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.630    25.622    CPU/dx_is_div_reg/clk
    SLICE_X51Y95         FDRE                                         r  CPU/dx_is_div_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.456    26.078 f  CPU/dx_is_div_reg/q_reg/Q
                         net (fo=35, routed)          1.208    27.285    CPU/dx_is_div_reg/dx_is_div
    SLICE_X50Y101        LUT2 (Prop_lut2_I0_O)        0.148    27.433 f  CPU/dx_is_div_reg/q_i_3__127/O
                         net (fo=7, routed)           0.945    28.379    CPU/multdiv_unit/mult_mode/start_div
    SLICE_X50Y101        FDCE                                         f  CPU/multdiv_unit/mult_mode/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.496    42.560    CPU/multdiv_unit/mult_mode/clk_out1
    SLICE_X50Y101        FDCE                                         r  CPU/multdiv_unit/mult_mode/q_reg/C
                         clock pessimism              0.020    42.581    
                         clock uncertainty           -0.180    42.401    
    SLICE_X50Y101        FDCE (Recov_fdce_C_CLR)     -0.523    41.878    CPU/multdiv_unit/mult_mode/q_reg
  -------------------------------------------------------------------
                         required time                         41.878    
                         arrival time                         -28.379    
  -------------------------------------------------------------------
                         slack                                 13.499    

Slack (MET) :             13.558ns  (required time - arrival time)
  Source:                 CPU/dx_is_div_reg/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/ddone_ff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        2.604ns  (logic 0.604ns (23.197%)  route 2.000ns (76.803%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.552ns = ( 42.552 - 40.000 ) 
    Source Clock Delay      (SCD):    5.622ns = ( 25.622 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.630    25.622    CPU/dx_is_div_reg/clk
    SLICE_X51Y95         FDRE                                         r  CPU/dx_is_div_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.456    26.078 f  CPU/dx_is_div_reg/q_reg/Q
                         net (fo=35, routed)          1.208    27.285    CPU/dx_is_div_reg/dx_is_div
    SLICE_X50Y101        LUT2 (Prop_lut2_I0_O)        0.148    27.433 f  CPU/dx_is_div_reg/q_i_3__127/O
                         net (fo=7, routed)           0.792    28.226    CPU/multdiv_unit/ddone_ff/start_div
    SLICE_X53Y103        FDCE                                         f  CPU/multdiv_unit/ddone_ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.488    42.552    CPU/multdiv_unit/ddone_ff/clk_out1
    SLICE_X53Y103        FDCE                                         r  CPU/multdiv_unit/ddone_ff/q_reg/C
                         clock pessimism              0.020    42.573    
                         clock uncertainty           -0.180    42.393    
    SLICE_X53Y103        FDCE (Recov_fdce_C_CLR)     -0.609    41.784    CPU/multdiv_unit/ddone_ff/q_reg
  -------------------------------------------------------------------
                         required time                         41.784    
                         arrival time                         -28.226    
  -------------------------------------------------------------------
                         slack                                 13.558    

Slack (MET) :             13.636ns  (required time - arrival time)
  Source:                 CPU/dx_is_div_reg/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_counter/dff2/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        2.613ns  (logic 0.604ns (23.112%)  route 2.009ns (76.888%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.553ns = ( 42.553 - 40.000 ) 
    Source Clock Delay      (SCD):    5.622ns = ( 25.622 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.630    25.622    CPU/dx_is_div_reg/clk
    SLICE_X51Y95         FDRE                                         r  CPU/dx_is_div_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.456    26.078 f  CPU/dx_is_div_reg/q_reg/Q
                         net (fo=35, routed)          1.208    27.285    CPU/dx_is_div_reg/dx_is_div
    SLICE_X50Y101        LUT2 (Prop_lut2_I0_O)        0.148    27.433 f  CPU/dx_is_div_reg/q_i_3__127/O
                         net (fo=7, routed)           0.802    28.235    CPU/multdiv_unit/div_counter/dff2/start_div
    SLICE_X54Y101        FDCE                                         f  CPU/multdiv_unit/div_counter/dff2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.489    42.553    CPU/multdiv_unit/div_counter/dff2/clk_out1
    SLICE_X54Y101        FDCE                                         r  CPU/multdiv_unit/div_counter/dff2/q_reg/C
                         clock pessimism              0.020    42.574    
                         clock uncertainty           -0.180    42.394    
    SLICE_X54Y101        FDCE (Recov_fdce_C_CLR)     -0.523    41.871    CPU/multdiv_unit/div_counter/dff2/q_reg
  -------------------------------------------------------------------
                         required time                         41.871    
                         arrival time                         -28.235    
  -------------------------------------------------------------------
                         slack                                 13.636    

Slack (MET) :             13.636ns  (required time - arrival time)
  Source:                 CPU/dx_is_div_reg/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_counter/dff4/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        2.613ns  (logic 0.604ns (23.112%)  route 2.009ns (76.888%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.553ns = ( 42.553 - 40.000 ) 
    Source Clock Delay      (SCD):    5.622ns = ( 25.622 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.630    25.622    CPU/dx_is_div_reg/clk
    SLICE_X51Y95         FDRE                                         r  CPU/dx_is_div_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.456    26.078 f  CPU/dx_is_div_reg/q_reg/Q
                         net (fo=35, routed)          1.208    27.285    CPU/dx_is_div_reg/dx_is_div
    SLICE_X50Y101        LUT2 (Prop_lut2_I0_O)        0.148    27.433 f  CPU/dx_is_div_reg/q_i_3__127/O
                         net (fo=7, routed)           0.802    28.235    CPU/multdiv_unit/div_counter/dff4/start_div
    SLICE_X54Y101        FDCE                                         f  CPU/multdiv_unit/div_counter/dff4/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.489    42.553    CPU/multdiv_unit/div_counter/dff4/clk_out1
    SLICE_X54Y101        FDCE                                         r  CPU/multdiv_unit/div_counter/dff4/q_reg/C
                         clock pessimism              0.020    42.574    
                         clock uncertainty           -0.180    42.394    
    SLICE_X54Y101        FDCE (Recov_fdce_C_CLR)     -0.523    41.871    CPU/multdiv_unit/div_counter/dff4/q_reg
  -------------------------------------------------------------------
                         required time                         41.871    
                         arrival time                         -28.235    
  -------------------------------------------------------------------
                         slack                                 13.636    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 CPU/m_busy_reg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_mode/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.406%)  route 0.469ns (71.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.560     0.690    CPU/m_busy_reg/clk_out1
    SLICE_X51Y100        FDCE                                         r  CPU/m_busy_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     0.831 r  CPU/m_busy_reg/q_reg/Q
                         net (fo=4, routed)           0.220     1.050    CPU/dx_is_mult_reg/m_busy
    SLICE_X50Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.095 f  CPU/dx_is_mult_reg/q_i_3__126/O
                         net (fo=6, routed)           0.249     1.345    CPU/multdiv_unit/div_mode/start_mult
    SLICE_X50Y99         FDCE                                         f  CPU/multdiv_unit/div_mode/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.836     0.926    CPU/multdiv_unit/div_mode/clk_out1
    SLICE_X50Y99         FDCE                                         r  CPU/multdiv_unit/div_mode/q_reg/C
                         clock pessimism              0.040     0.966    
    SLICE_X50Y99         FDCE (Remov_fdce_C_CLR)     -0.067     0.899    CPU/multdiv_unit/div_mode/q_reg
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 CPU/m_busy_reg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mdone_ff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.370%)  route 0.547ns (74.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.560     0.690    CPU/m_busy_reg/clk_out1
    SLICE_X51Y100        FDCE                                         r  CPU/m_busy_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     0.831 r  CPU/m_busy_reg/q_reg/Q
                         net (fo=4, routed)           0.220     1.050    CPU/dx_is_mult_reg/m_busy
    SLICE_X50Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.095 f  CPU/dx_is_mult_reg/q_i_3__126/O
                         net (fo=6, routed)           0.328     1.423    CPU/multdiv_unit/mdone_ff/start_mult
    SLICE_X58Y100        FDCE                                         f  CPU/multdiv_unit/mdone_ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.832     0.922    CPU/multdiv_unit/mdone_ff/clk_out1
    SLICE_X58Y100        FDCE                                         r  CPU/multdiv_unit/mdone_ff/q_reg/C
                         clock pessimism              0.035     0.957    
    SLICE_X58Y100        FDCE (Remov_fdce_C_CLR)     -0.067     0.890    CPU/multdiv_unit/mdone_ff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 CPU/d_busy_reg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_counter/dff3/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.187ns (27.645%)  route 0.489ns (72.355%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.560     0.690    CPU/d_busy_reg/clk_out1
    SLICE_X51Y100        FDCE                                         r  CPU/d_busy_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     0.831 r  CPU/d_busy_reg/q_reg/Q
                         net (fo=4, routed)           0.249     1.079    CPU/dx_is_div_reg/d_busy
    SLICE_X50Y101        LUT2 (Prop_lut2_I1_O)        0.046     1.125 f  CPU/dx_is_div_reg/q_i_3__127/O
                         net (fo=7, routed)           0.241     1.366    CPU/multdiv_unit/div_counter/dff3/start_div
    SLICE_X54Y103        FDCE                                         f  CPU/multdiv_unit/div_counter/dff3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.827     0.918    CPU/multdiv_unit/div_counter/dff3/clk_out1
    SLICE_X54Y103        FDCE                                         r  CPU/multdiv_unit/div_counter/dff3/q_reg/C
                         clock pessimism              0.035     0.953    
    SLICE_X54Y103        FDCE (Remov_fdce_C_CLR)     -0.133     0.820    CPU/multdiv_unit/div_counter/dff3/q_reg
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 CPU/d_busy_reg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_counter/dff0/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.187ns (27.086%)  route 0.503ns (72.914%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.560     0.690    CPU/d_busy_reg/clk_out1
    SLICE_X51Y100        FDCE                                         r  CPU/d_busy_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     0.831 r  CPU/d_busy_reg/q_reg/Q
                         net (fo=4, routed)           0.249     1.079    CPU/dx_is_div_reg/d_busy
    SLICE_X50Y101        LUT2 (Prop_lut2_I1_O)        0.046     1.125 f  CPU/dx_is_div_reg/q_i_3__127/O
                         net (fo=7, routed)           0.255     1.380    CPU/multdiv_unit/div_counter/dff0/start_div
    SLICE_X53Y102        FDCE                                         f  CPU/multdiv_unit/div_counter/dff0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.828     0.919    CPU/multdiv_unit/div_counter/dff0/clk_out1
    SLICE_X53Y102        FDCE                                         r  CPU/multdiv_unit/div_counter/dff0/q_reg/C
                         clock pessimism              0.035     0.954    
    SLICE_X53Y102        FDCE (Remov_fdce_C_CLR)     -0.158     0.796    CPU/multdiv_unit/div_counter/dff0/q_reg
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 CPU/d_busy_reg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_counter/dff1/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.187ns (27.086%)  route 0.503ns (72.914%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.560     0.690    CPU/d_busy_reg/clk_out1
    SLICE_X51Y100        FDCE                                         r  CPU/d_busy_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     0.831 r  CPU/d_busy_reg/q_reg/Q
                         net (fo=4, routed)           0.249     1.079    CPU/dx_is_div_reg/d_busy
    SLICE_X50Y101        LUT2 (Prop_lut2_I1_O)        0.046     1.125 f  CPU/dx_is_div_reg/q_i_3__127/O
                         net (fo=7, routed)           0.255     1.380    CPU/multdiv_unit/div_counter/dff1/start_div
    SLICE_X53Y102        FDCE                                         f  CPU/multdiv_unit/div_counter/dff1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.828     0.919    CPU/multdiv_unit/div_counter/dff1/clk_out1
    SLICE_X53Y102        FDCE                                         r  CPU/multdiv_unit/div_counter/dff1/q_reg/C
                         clock pessimism              0.035     0.954    
    SLICE_X53Y102        FDCE (Remov_fdce_C_CLR)     -0.158     0.796    CPU/multdiv_unit/div_counter/dff1/q_reg
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 CPU/m_busy_reg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/ready_ff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.184ns (25.973%)  route 0.524ns (74.027%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.560     0.690    CPU/m_busy_reg/clk_out1
    SLICE_X51Y100        FDCE                                         r  CPU/m_busy_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     0.831 r  CPU/m_busy_reg/q_reg/Q
                         net (fo=4, routed)           0.303     1.133    CPU/m_busy_reg/m_busy
    SLICE_X50Y101        LUT4 (Prop_lut4_I0_O)        0.043     1.176 f  CPU/m_busy_reg/q_i_2__92/O
                         net (fo=1, routed)           0.222     1.398    CPU/multdiv_unit/ready_ff/clr0
    SLICE_X53Y99         FDCE                                         f  CPU/multdiv_unit/ready_ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.835     0.925    CPU/multdiv_unit/ready_ff/clk_out1
    SLICE_X53Y99         FDCE                                         r  CPU/multdiv_unit/ready_ff/q_reg/C
                         clock pessimism              0.040     0.965    
    SLICE_X53Y99         FDCE (Remov_fdce_C_CLR)     -0.165     0.800    CPU/multdiv_unit/ready_ff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 CPU/d_busy_reg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_counter/dff2/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.187ns (25.500%)  route 0.546ns (74.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.560     0.690    CPU/d_busy_reg/clk_out1
    SLICE_X51Y100        FDCE                                         r  CPU/d_busy_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     0.831 r  CPU/d_busy_reg/q_reg/Q
                         net (fo=4, routed)           0.249     1.079    CPU/dx_is_div_reg/d_busy
    SLICE_X50Y101        LUT2 (Prop_lut2_I1_O)        0.046     1.125 f  CPU/dx_is_div_reg/q_i_3__127/O
                         net (fo=7, routed)           0.298     1.423    CPU/multdiv_unit/div_counter/dff2/start_div
    SLICE_X54Y101        FDCE                                         f  CPU/multdiv_unit/div_counter/dff2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.828     0.919    CPU/multdiv_unit/div_counter/dff2/clk_out1
    SLICE_X54Y101        FDCE                                         r  CPU/multdiv_unit/div_counter/dff2/q_reg/C
                         clock pessimism              0.035     0.954    
    SLICE_X54Y101        FDCE (Remov_fdce_C_CLR)     -0.133     0.821    CPU/multdiv_unit/div_counter/dff2/q_reg
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 CPU/d_busy_reg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_counter/dff4/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.187ns (25.500%)  route 0.546ns (74.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.560     0.690    CPU/d_busy_reg/clk_out1
    SLICE_X51Y100        FDCE                                         r  CPU/d_busy_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     0.831 r  CPU/d_busy_reg/q_reg/Q
                         net (fo=4, routed)           0.249     1.079    CPU/dx_is_div_reg/d_busy
    SLICE_X50Y101        LUT2 (Prop_lut2_I1_O)        0.046     1.125 f  CPU/dx_is_div_reg/q_i_3__127/O
                         net (fo=7, routed)           0.298     1.423    CPU/multdiv_unit/div_counter/dff4/start_div
    SLICE_X54Y101        FDCE                                         f  CPU/multdiv_unit/div_counter/dff4/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.828     0.919    CPU/multdiv_unit/div_counter/dff4/clk_out1
    SLICE_X54Y101        FDCE                                         r  CPU/multdiv_unit/div_counter/dff4/q_reg/C
                         clock pessimism              0.035     0.954    
    SLICE_X54Y101        FDCE (Remov_fdce_C_CLR)     -0.133     0.821    CPU/multdiv_unit/div_counter/dff4/q_reg
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 CPU/m_busy_reg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_counter/dff0/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.186%)  route 0.652ns (77.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.560     0.690    CPU/m_busy_reg/clk_out1
    SLICE_X51Y100        FDCE                                         r  CPU/m_busy_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     0.831 r  CPU/m_busy_reg/q_reg/Q
                         net (fo=4, routed)           0.220     1.050    CPU/dx_is_mult_reg/m_busy
    SLICE_X50Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.095 f  CPU/dx_is_mult_reg/q_i_3__126/O
                         net (fo=6, routed)           0.433     1.528    CPU/multdiv_unit/mult_counter/dff0/start_mult
    SLICE_X60Y98         FDCE                                         f  CPU/multdiv_unit/mult_counter/dff0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.838     0.928    CPU/multdiv_unit/mult_counter/dff0/clk_out1
    SLICE_X60Y98         FDCE                                         r  CPU/multdiv_unit/mult_counter/dff0/q_reg/C
                         clock pessimism              0.040     0.968    
    SLICE_X60Y98         FDCE (Remov_fdce_C_CLR)     -0.067     0.901    CPU/multdiv_unit/mult_counter/dff0/q_reg
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 CPU/m_busy_reg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_counter/dff1/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.186%)  route 0.652ns (77.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.560     0.690    CPU/m_busy_reg/clk_out1
    SLICE_X51Y100        FDCE                                         r  CPU/m_busy_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     0.831 r  CPU/m_busy_reg/q_reg/Q
                         net (fo=4, routed)           0.220     1.050    CPU/dx_is_mult_reg/m_busy
    SLICE_X50Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.095 f  CPU/dx_is_mult_reg/q_i_3__126/O
                         net (fo=6, routed)           0.433     1.528    CPU/multdiv_unit/mult_counter/dff1/start_mult
    SLICE_X60Y98         FDCE                                         f  CPU/multdiv_unit/mult_counter/dff1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.838     0.928    CPU/multdiv_unit/mult_counter/dff1/clk_out1
    SLICE_X60Y98         FDCE                                         r  CPU/multdiv_unit/mult_counter/dff1/q_reg/C
                         clock pessimism              0.040     0.968    
    SLICE_X60Y98         FDCE (Remov_fdce_C_CLR)     -0.067     0.901    CPU/multdiv_unit/mult_counter/dff1/q_reg
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.627    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       12.912ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.912ns  (required time - arrival time)
  Source:                 CPU/dx_is_mult_reg/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/ready_ff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1_1 fall@20.000ns)
  Data Path Delay:        3.248ns  (logic 0.606ns (18.659%)  route 2.642ns (81.341%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.570ns = ( 42.570 - 40.000 ) 
    Source Clock Delay      (SCD):    5.622ns = ( 25.622 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.630    25.622    CPU/dx_is_mult_reg/clk
    SLICE_X51Y94         FDRE                                         r  CPU/dx_is_mult_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    26.078 f  CPU/dx_is_mult_reg/q_reg/Q
                         net (fo=35, routed)          1.944    28.022    CPU/m_busy_reg/dx_is_mult
    SLICE_X50Y101        LUT4 (Prop_lut4_I1_O)        0.150    28.172 f  CPU/m_busy_reg/q_i_2__92/O
                         net (fo=1, routed)           0.698    28.870    CPU/multdiv_unit/ready_ff/clr0
    SLICE_X53Y99         FDCE                                         f  CPU/multdiv_unit/ready_ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.505    42.570    CPU/multdiv_unit/ready_ff/clk_out1
    SLICE_X53Y99         FDCE                                         r  CPU/multdiv_unit/ready_ff/q_reg/C
                         clock pessimism              0.020    42.590    
                         clock uncertainty           -0.180    42.411    
    SLICE_X53Y99         FDCE (Recov_fdce_C_CLR)     -0.629    41.782    CPU/multdiv_unit/ready_ff/q_reg
  -------------------------------------------------------------------
                         required time                         41.782    
                         arrival time                         -28.870    
  -------------------------------------------------------------------
                         slack                                 12.912    

Slack (MET) :             13.183ns  (required time - arrival time)
  Source:                 CPU/dx_is_mult_reg/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_counter/dff1/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1_1 fall@20.000ns)
  Data Path Delay:        3.250ns  (logic 0.580ns (17.848%)  route 2.670ns (82.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.575ns = ( 42.575 - 40.000 ) 
    Source Clock Delay      (SCD):    5.622ns = ( 25.622 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.630    25.622    CPU/dx_is_mult_reg/clk
    SLICE_X51Y94         FDRE                                         r  CPU/dx_is_mult_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    26.078 f  CPU/dx_is_mult_reg/q_reg/Q
                         net (fo=35, routed)          1.516    27.594    CPU/dx_is_mult_reg/dx_is_mult
    SLICE_X50Y100        LUT2 (Prop_lut2_I0_O)        0.124    27.718 f  CPU/dx_is_mult_reg/q_i_3__126/O
                         net (fo=6, routed)           1.154    28.872    CPU/multdiv_unit/mult_counter/dff1/start_mult
    SLICE_X60Y98         FDCE                                         f  CPU/multdiv_unit/mult_counter/dff1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.510    42.575    CPU/multdiv_unit/mult_counter/dff1/clk_out1
    SLICE_X60Y98         FDCE                                         r  CPU/multdiv_unit/mult_counter/dff1/q_reg/C
                         clock pessimism              0.020    42.595    
                         clock uncertainty           -0.180    42.416    
    SLICE_X60Y98         FDCE (Recov_fdce_C_CLR)     -0.361    42.055    CPU/multdiv_unit/mult_counter/dff1/q_reg
  -------------------------------------------------------------------
                         required time                         42.055    
                         arrival time                         -28.872    
  -------------------------------------------------------------------
                         slack                                 13.183    

Slack (MET) :             13.183ns  (required time - arrival time)
  Source:                 CPU/dx_is_mult_reg/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_counter/dff3/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1_1 fall@20.000ns)
  Data Path Delay:        3.250ns  (logic 0.580ns (17.848%)  route 2.670ns (82.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.575ns = ( 42.575 - 40.000 ) 
    Source Clock Delay      (SCD):    5.622ns = ( 25.622 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.630    25.622    CPU/dx_is_mult_reg/clk
    SLICE_X51Y94         FDRE                                         r  CPU/dx_is_mult_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    26.078 f  CPU/dx_is_mult_reg/q_reg/Q
                         net (fo=35, routed)          1.516    27.594    CPU/dx_is_mult_reg/dx_is_mult
    SLICE_X50Y100        LUT2 (Prop_lut2_I0_O)        0.124    27.718 f  CPU/dx_is_mult_reg/q_i_3__126/O
                         net (fo=6, routed)           1.154    28.872    CPU/multdiv_unit/mult_counter/dff3/start_mult
    SLICE_X60Y98         FDCE                                         f  CPU/multdiv_unit/mult_counter/dff3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.510    42.575    CPU/multdiv_unit/mult_counter/dff3/clk_out1
    SLICE_X60Y98         FDCE                                         r  CPU/multdiv_unit/mult_counter/dff3/q_reg/C
                         clock pessimism              0.020    42.595    
                         clock uncertainty           -0.180    42.416    
    SLICE_X60Y98         FDCE (Recov_fdce_C_CLR)     -0.361    42.055    CPU/multdiv_unit/mult_counter/dff3/q_reg
  -------------------------------------------------------------------
                         required time                         42.055    
                         arrival time                         -28.872    
  -------------------------------------------------------------------
                         slack                                 13.183    

Slack (MET) :             13.225ns  (required time - arrival time)
  Source:                 CPU/dx_is_mult_reg/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_counter/dff0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1_1 fall@20.000ns)
  Data Path Delay:        3.250ns  (logic 0.580ns (17.848%)  route 2.670ns (82.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.575ns = ( 42.575 - 40.000 ) 
    Source Clock Delay      (SCD):    5.622ns = ( 25.622 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.630    25.622    CPU/dx_is_mult_reg/clk
    SLICE_X51Y94         FDRE                                         r  CPU/dx_is_mult_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    26.078 f  CPU/dx_is_mult_reg/q_reg/Q
                         net (fo=35, routed)          1.516    27.594    CPU/dx_is_mult_reg/dx_is_mult
    SLICE_X50Y100        LUT2 (Prop_lut2_I0_O)        0.124    27.718 f  CPU/dx_is_mult_reg/q_i_3__126/O
                         net (fo=6, routed)           1.154    28.872    CPU/multdiv_unit/mult_counter/dff0/start_mult
    SLICE_X60Y98         FDCE                                         f  CPU/multdiv_unit/mult_counter/dff0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.510    42.575    CPU/multdiv_unit/mult_counter/dff0/clk_out1
    SLICE_X60Y98         FDCE                                         r  CPU/multdiv_unit/mult_counter/dff0/q_reg/C
                         clock pessimism              0.020    42.595    
                         clock uncertainty           -0.180    42.416    
    SLICE_X60Y98         FDCE (Recov_fdce_C_CLR)     -0.319    42.097    CPU/multdiv_unit/mult_counter/dff0/q_reg
  -------------------------------------------------------------------
                         required time                         42.097    
                         arrival time                         -28.872    
  -------------------------------------------------------------------
                         slack                                 13.225    

Slack (MET) :             13.225ns  (required time - arrival time)
  Source:                 CPU/dx_is_mult_reg/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_counter/dff2/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1_1 fall@20.000ns)
  Data Path Delay:        3.250ns  (logic 0.580ns (17.848%)  route 2.670ns (82.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.575ns = ( 42.575 - 40.000 ) 
    Source Clock Delay      (SCD):    5.622ns = ( 25.622 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.630    25.622    CPU/dx_is_mult_reg/clk
    SLICE_X51Y94         FDRE                                         r  CPU/dx_is_mult_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    26.078 f  CPU/dx_is_mult_reg/q_reg/Q
                         net (fo=35, routed)          1.516    27.594    CPU/dx_is_mult_reg/dx_is_mult
    SLICE_X50Y100        LUT2 (Prop_lut2_I0_O)        0.124    27.718 f  CPU/dx_is_mult_reg/q_i_3__126/O
                         net (fo=6, routed)           1.154    28.872    CPU/multdiv_unit/mult_counter/dff2/start_mult
    SLICE_X60Y98         FDCE                                         f  CPU/multdiv_unit/mult_counter/dff2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.510    42.575    CPU/multdiv_unit/mult_counter/dff2/clk_out1
    SLICE_X60Y98         FDCE                                         r  CPU/multdiv_unit/mult_counter/dff2/q_reg/C
                         clock pessimism              0.020    42.595    
                         clock uncertainty           -0.180    42.416    
    SLICE_X60Y98         FDCE (Recov_fdce_C_CLR)     -0.319    42.097    CPU/multdiv_unit/mult_counter/dff2/q_reg
  -------------------------------------------------------------------
                         required time                         42.097    
                         arrival time                         -28.872    
  -------------------------------------------------------------------
                         slack                                 13.225    

Slack (MET) :             13.482ns  (required time - arrival time)
  Source:                 CPU/dx_is_mult_reg/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mdone_ff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1_1 fall@20.000ns)
  Data Path Delay:        2.976ns  (logic 0.580ns (19.486%)  route 2.396ns (80.514%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 42.558 - 40.000 ) 
    Source Clock Delay      (SCD):    5.622ns = ( 25.622 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.630    25.622    CPU/dx_is_mult_reg/clk
    SLICE_X51Y94         FDRE                                         r  CPU/dx_is_mult_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    26.078 f  CPU/dx_is_mult_reg/q_reg/Q
                         net (fo=35, routed)          1.516    27.594    CPU/dx_is_mult_reg/dx_is_mult
    SLICE_X50Y100        LUT2 (Prop_lut2_I0_O)        0.124    27.718 f  CPU/dx_is_mult_reg/q_i_3__126/O
                         net (fo=6, routed)           0.881    28.598    CPU/multdiv_unit/mdone_ff/start_mult
    SLICE_X58Y100        FDCE                                         f  CPU/multdiv_unit/mdone_ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.494    42.558    CPU/multdiv_unit/mdone_ff/clk_out1
    SLICE_X58Y100        FDCE                                         r  CPU/multdiv_unit/mdone_ff/q_reg/C
                         clock pessimism              0.020    42.579    
                         clock uncertainty           -0.180    42.399    
    SLICE_X58Y100        FDCE (Recov_fdce_C_CLR)     -0.319    42.080    CPU/multdiv_unit/mdone_ff/q_reg
  -------------------------------------------------------------------
                         required time                         42.080    
                         arrival time                         -28.598    
  -------------------------------------------------------------------
                         slack                                 13.482    

Slack (MET) :             13.499ns  (required time - arrival time)
  Source:                 CPU/dx_is_div_reg/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_mode/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1_1 fall@20.000ns)
  Data Path Delay:        2.757ns  (logic 0.604ns (21.909%)  route 2.153ns (78.091%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.560ns = ( 42.560 - 40.000 ) 
    Source Clock Delay      (SCD):    5.622ns = ( 25.622 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.630    25.622    CPU/dx_is_div_reg/clk
    SLICE_X51Y95         FDRE                                         r  CPU/dx_is_div_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.456    26.078 f  CPU/dx_is_div_reg/q_reg/Q
                         net (fo=35, routed)          1.208    27.285    CPU/dx_is_div_reg/dx_is_div
    SLICE_X50Y101        LUT2 (Prop_lut2_I0_O)        0.148    27.433 f  CPU/dx_is_div_reg/q_i_3__127/O
                         net (fo=7, routed)           0.945    28.379    CPU/multdiv_unit/mult_mode/start_div
    SLICE_X50Y101        FDCE                                         f  CPU/multdiv_unit/mult_mode/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.496    42.560    CPU/multdiv_unit/mult_mode/clk_out1
    SLICE_X50Y101        FDCE                                         r  CPU/multdiv_unit/mult_mode/q_reg/C
                         clock pessimism              0.020    42.581    
                         clock uncertainty           -0.180    42.401    
    SLICE_X50Y101        FDCE (Recov_fdce_C_CLR)     -0.523    41.878    CPU/multdiv_unit/mult_mode/q_reg
  -------------------------------------------------------------------
                         required time                         41.878    
                         arrival time                         -28.379    
  -------------------------------------------------------------------
                         slack                                 13.499    

Slack (MET) :             13.558ns  (required time - arrival time)
  Source:                 CPU/dx_is_div_reg/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/ddone_ff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1_1 fall@20.000ns)
  Data Path Delay:        2.604ns  (logic 0.604ns (23.197%)  route 2.000ns (76.803%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.552ns = ( 42.552 - 40.000 ) 
    Source Clock Delay      (SCD):    5.622ns = ( 25.622 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.630    25.622    CPU/dx_is_div_reg/clk
    SLICE_X51Y95         FDRE                                         r  CPU/dx_is_div_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.456    26.078 f  CPU/dx_is_div_reg/q_reg/Q
                         net (fo=35, routed)          1.208    27.285    CPU/dx_is_div_reg/dx_is_div
    SLICE_X50Y101        LUT2 (Prop_lut2_I0_O)        0.148    27.433 f  CPU/dx_is_div_reg/q_i_3__127/O
                         net (fo=7, routed)           0.792    28.226    CPU/multdiv_unit/ddone_ff/start_div
    SLICE_X53Y103        FDCE                                         f  CPU/multdiv_unit/ddone_ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.488    42.552    CPU/multdiv_unit/ddone_ff/clk_out1
    SLICE_X53Y103        FDCE                                         r  CPU/multdiv_unit/ddone_ff/q_reg/C
                         clock pessimism              0.020    42.573    
                         clock uncertainty           -0.180    42.393    
    SLICE_X53Y103        FDCE (Recov_fdce_C_CLR)     -0.609    41.784    CPU/multdiv_unit/ddone_ff/q_reg
  -------------------------------------------------------------------
                         required time                         41.784    
                         arrival time                         -28.226    
  -------------------------------------------------------------------
                         slack                                 13.558    

Slack (MET) :             13.636ns  (required time - arrival time)
  Source:                 CPU/dx_is_div_reg/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_counter/dff2/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1_1 fall@20.000ns)
  Data Path Delay:        2.613ns  (logic 0.604ns (23.112%)  route 2.009ns (76.888%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.553ns = ( 42.553 - 40.000 ) 
    Source Clock Delay      (SCD):    5.622ns = ( 25.622 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.630    25.622    CPU/dx_is_div_reg/clk
    SLICE_X51Y95         FDRE                                         r  CPU/dx_is_div_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.456    26.078 f  CPU/dx_is_div_reg/q_reg/Q
                         net (fo=35, routed)          1.208    27.285    CPU/dx_is_div_reg/dx_is_div
    SLICE_X50Y101        LUT2 (Prop_lut2_I0_O)        0.148    27.433 f  CPU/dx_is_div_reg/q_i_3__127/O
                         net (fo=7, routed)           0.802    28.235    CPU/multdiv_unit/div_counter/dff2/start_div
    SLICE_X54Y101        FDCE                                         f  CPU/multdiv_unit/div_counter/dff2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.489    42.553    CPU/multdiv_unit/div_counter/dff2/clk_out1
    SLICE_X54Y101        FDCE                                         r  CPU/multdiv_unit/div_counter/dff2/q_reg/C
                         clock pessimism              0.020    42.574    
                         clock uncertainty           -0.180    42.394    
    SLICE_X54Y101        FDCE (Recov_fdce_C_CLR)     -0.523    41.871    CPU/multdiv_unit/div_counter/dff2/q_reg
  -------------------------------------------------------------------
                         required time                         41.871    
                         arrival time                         -28.235    
  -------------------------------------------------------------------
                         slack                                 13.636    

Slack (MET) :             13.636ns  (required time - arrival time)
  Source:                 CPU/dx_is_div_reg/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_counter/dff4/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1_1 fall@20.000ns)
  Data Path Delay:        2.613ns  (logic 0.604ns (23.112%)  route 2.009ns (76.888%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.553ns = ( 42.553 - 40.000 ) 
    Source Clock Delay      (SCD):    5.622ns = ( 25.622 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.630    25.622    CPU/dx_is_div_reg/clk
    SLICE_X51Y95         FDRE                                         r  CPU/dx_is_div_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.456    26.078 f  CPU/dx_is_div_reg/q_reg/Q
                         net (fo=35, routed)          1.208    27.285    CPU/dx_is_div_reg/dx_is_div
    SLICE_X50Y101        LUT2 (Prop_lut2_I0_O)        0.148    27.433 f  CPU/dx_is_div_reg/q_i_3__127/O
                         net (fo=7, routed)           0.802    28.235    CPU/multdiv_unit/div_counter/dff4/start_div
    SLICE_X54Y101        FDCE                                         f  CPU/multdiv_unit/div_counter/dff4/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.489    42.553    CPU/multdiv_unit/div_counter/dff4/clk_out1
    SLICE_X54Y101        FDCE                                         r  CPU/multdiv_unit/div_counter/dff4/q_reg/C
                         clock pessimism              0.020    42.574    
                         clock uncertainty           -0.180    42.394    
    SLICE_X54Y101        FDCE (Recov_fdce_C_CLR)     -0.523    41.871    CPU/multdiv_unit/div_counter/dff4/q_reg
  -------------------------------------------------------------------
                         required time                         41.871    
                         arrival time                         -28.235    
  -------------------------------------------------------------------
                         slack                                 13.636    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 CPU/m_busy_reg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_mode/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.406%)  route 0.469ns (71.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.560     0.690    CPU/m_busy_reg/clk_out1
    SLICE_X51Y100        FDCE                                         r  CPU/m_busy_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     0.831 r  CPU/m_busy_reg/q_reg/Q
                         net (fo=4, routed)           0.220     1.050    CPU/dx_is_mult_reg/m_busy
    SLICE_X50Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.095 f  CPU/dx_is_mult_reg/q_i_3__126/O
                         net (fo=6, routed)           0.249     1.345    CPU/multdiv_unit/div_mode/start_mult
    SLICE_X50Y99         FDCE                                         f  CPU/multdiv_unit/div_mode/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.836     0.926    CPU/multdiv_unit/div_mode/clk_out1
    SLICE_X50Y99         FDCE                                         r  CPU/multdiv_unit/div_mode/q_reg/C
                         clock pessimism              0.040     0.966    
                         clock uncertainty            0.180     1.145    
    SLICE_X50Y99         FDCE (Remov_fdce_C_CLR)     -0.067     1.078    CPU/multdiv_unit/div_mode/q_reg
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 CPU/m_busy_reg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mdone_ff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.370%)  route 0.547ns (74.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.560     0.690    CPU/m_busy_reg/clk_out1
    SLICE_X51Y100        FDCE                                         r  CPU/m_busy_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     0.831 r  CPU/m_busy_reg/q_reg/Q
                         net (fo=4, routed)           0.220     1.050    CPU/dx_is_mult_reg/m_busy
    SLICE_X50Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.095 f  CPU/dx_is_mult_reg/q_i_3__126/O
                         net (fo=6, routed)           0.328     1.423    CPU/multdiv_unit/mdone_ff/start_mult
    SLICE_X58Y100        FDCE                                         f  CPU/multdiv_unit/mdone_ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.832     0.922    CPU/multdiv_unit/mdone_ff/clk_out1
    SLICE_X58Y100        FDCE                                         r  CPU/multdiv_unit/mdone_ff/q_reg/C
                         clock pessimism              0.035     0.957    
                         clock uncertainty            0.180     1.136    
    SLICE_X58Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.069    CPU/multdiv_unit/mdone_ff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 CPU/d_busy_reg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_counter/dff3/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.187ns (27.645%)  route 0.489ns (72.355%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.560     0.690    CPU/d_busy_reg/clk_out1
    SLICE_X51Y100        FDCE                                         r  CPU/d_busy_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     0.831 r  CPU/d_busy_reg/q_reg/Q
                         net (fo=4, routed)           0.249     1.079    CPU/dx_is_div_reg/d_busy
    SLICE_X50Y101        LUT2 (Prop_lut2_I1_O)        0.046     1.125 f  CPU/dx_is_div_reg/q_i_3__127/O
                         net (fo=7, routed)           0.241     1.366    CPU/multdiv_unit/div_counter/dff3/start_div
    SLICE_X54Y103        FDCE                                         f  CPU/multdiv_unit/div_counter/dff3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.827     0.918    CPU/multdiv_unit/div_counter/dff3/clk_out1
    SLICE_X54Y103        FDCE                                         r  CPU/multdiv_unit/div_counter/dff3/q_reg/C
                         clock pessimism              0.035     0.953    
                         clock uncertainty            0.180     1.132    
    SLICE_X54Y103        FDCE (Remov_fdce_C_CLR)     -0.133     0.999    CPU/multdiv_unit/div_counter/dff3/q_reg
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 CPU/d_busy_reg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_counter/dff0/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.187ns (27.086%)  route 0.503ns (72.914%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.560     0.690    CPU/d_busy_reg/clk_out1
    SLICE_X51Y100        FDCE                                         r  CPU/d_busy_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     0.831 r  CPU/d_busy_reg/q_reg/Q
                         net (fo=4, routed)           0.249     1.079    CPU/dx_is_div_reg/d_busy
    SLICE_X50Y101        LUT2 (Prop_lut2_I1_O)        0.046     1.125 f  CPU/dx_is_div_reg/q_i_3__127/O
                         net (fo=7, routed)           0.255     1.380    CPU/multdiv_unit/div_counter/dff0/start_div
    SLICE_X53Y102        FDCE                                         f  CPU/multdiv_unit/div_counter/dff0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.828     0.919    CPU/multdiv_unit/div_counter/dff0/clk_out1
    SLICE_X53Y102        FDCE                                         r  CPU/multdiv_unit/div_counter/dff0/q_reg/C
                         clock pessimism              0.035     0.954    
                         clock uncertainty            0.180     1.133    
    SLICE_X53Y102        FDCE (Remov_fdce_C_CLR)     -0.158     0.975    CPU/multdiv_unit/div_counter/dff0/q_reg
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 CPU/d_busy_reg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_counter/dff1/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.187ns (27.086%)  route 0.503ns (72.914%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.560     0.690    CPU/d_busy_reg/clk_out1
    SLICE_X51Y100        FDCE                                         r  CPU/d_busy_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     0.831 r  CPU/d_busy_reg/q_reg/Q
                         net (fo=4, routed)           0.249     1.079    CPU/dx_is_div_reg/d_busy
    SLICE_X50Y101        LUT2 (Prop_lut2_I1_O)        0.046     1.125 f  CPU/dx_is_div_reg/q_i_3__127/O
                         net (fo=7, routed)           0.255     1.380    CPU/multdiv_unit/div_counter/dff1/start_div
    SLICE_X53Y102        FDCE                                         f  CPU/multdiv_unit/div_counter/dff1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.828     0.919    CPU/multdiv_unit/div_counter/dff1/clk_out1
    SLICE_X53Y102        FDCE                                         r  CPU/multdiv_unit/div_counter/dff1/q_reg/C
                         clock pessimism              0.035     0.954    
                         clock uncertainty            0.180     1.133    
    SLICE_X53Y102        FDCE (Remov_fdce_C_CLR)     -0.158     0.975    CPU/multdiv_unit/div_counter/dff1/q_reg
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 CPU/m_busy_reg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/ready_ff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.184ns (25.973%)  route 0.524ns (74.027%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.560     0.690    CPU/m_busy_reg/clk_out1
    SLICE_X51Y100        FDCE                                         r  CPU/m_busy_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     0.831 r  CPU/m_busy_reg/q_reg/Q
                         net (fo=4, routed)           0.303     1.133    CPU/m_busy_reg/m_busy
    SLICE_X50Y101        LUT4 (Prop_lut4_I0_O)        0.043     1.176 f  CPU/m_busy_reg/q_i_2__92/O
                         net (fo=1, routed)           0.222     1.398    CPU/multdiv_unit/ready_ff/clr0
    SLICE_X53Y99         FDCE                                         f  CPU/multdiv_unit/ready_ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.835     0.925    CPU/multdiv_unit/ready_ff/clk_out1
    SLICE_X53Y99         FDCE                                         r  CPU/multdiv_unit/ready_ff/q_reg/C
                         clock pessimism              0.040     0.965    
                         clock uncertainty            0.180     1.144    
    SLICE_X53Y99         FDCE (Remov_fdce_C_CLR)     -0.165     0.979    CPU/multdiv_unit/ready_ff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 CPU/d_busy_reg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_counter/dff2/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.187ns (25.500%)  route 0.546ns (74.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.560     0.690    CPU/d_busy_reg/clk_out1
    SLICE_X51Y100        FDCE                                         r  CPU/d_busy_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     0.831 r  CPU/d_busy_reg/q_reg/Q
                         net (fo=4, routed)           0.249     1.079    CPU/dx_is_div_reg/d_busy
    SLICE_X50Y101        LUT2 (Prop_lut2_I1_O)        0.046     1.125 f  CPU/dx_is_div_reg/q_i_3__127/O
                         net (fo=7, routed)           0.298     1.423    CPU/multdiv_unit/div_counter/dff2/start_div
    SLICE_X54Y101        FDCE                                         f  CPU/multdiv_unit/div_counter/dff2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.828     0.919    CPU/multdiv_unit/div_counter/dff2/clk_out1
    SLICE_X54Y101        FDCE                                         r  CPU/multdiv_unit/div_counter/dff2/q_reg/C
                         clock pessimism              0.035     0.954    
                         clock uncertainty            0.180     1.133    
    SLICE_X54Y101        FDCE (Remov_fdce_C_CLR)     -0.133     1.000    CPU/multdiv_unit/div_counter/dff2/q_reg
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 CPU/d_busy_reg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_counter/dff4/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.187ns (25.500%)  route 0.546ns (74.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.560     0.690    CPU/d_busy_reg/clk_out1
    SLICE_X51Y100        FDCE                                         r  CPU/d_busy_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     0.831 r  CPU/d_busy_reg/q_reg/Q
                         net (fo=4, routed)           0.249     1.079    CPU/dx_is_div_reg/d_busy
    SLICE_X50Y101        LUT2 (Prop_lut2_I1_O)        0.046     1.125 f  CPU/dx_is_div_reg/q_i_3__127/O
                         net (fo=7, routed)           0.298     1.423    CPU/multdiv_unit/div_counter/dff4/start_div
    SLICE_X54Y101        FDCE                                         f  CPU/multdiv_unit/div_counter/dff4/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.828     0.919    CPU/multdiv_unit/div_counter/dff4/clk_out1
    SLICE_X54Y101        FDCE                                         r  CPU/multdiv_unit/div_counter/dff4/q_reg/C
                         clock pessimism              0.035     0.954    
                         clock uncertainty            0.180     1.133    
    SLICE_X54Y101        FDCE (Remov_fdce_C_CLR)     -0.133     1.000    CPU/multdiv_unit/div_counter/dff4/q_reg
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 CPU/m_busy_reg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_counter/dff0/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.186%)  route 0.652ns (77.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.560     0.690    CPU/m_busy_reg/clk_out1
    SLICE_X51Y100        FDCE                                         r  CPU/m_busy_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     0.831 r  CPU/m_busy_reg/q_reg/Q
                         net (fo=4, routed)           0.220     1.050    CPU/dx_is_mult_reg/m_busy
    SLICE_X50Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.095 f  CPU/dx_is_mult_reg/q_i_3__126/O
                         net (fo=6, routed)           0.433     1.528    CPU/multdiv_unit/mult_counter/dff0/start_mult
    SLICE_X60Y98         FDCE                                         f  CPU/multdiv_unit/mult_counter/dff0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.838     0.928    CPU/multdiv_unit/mult_counter/dff0/clk_out1
    SLICE_X60Y98         FDCE                                         r  CPU/multdiv_unit/mult_counter/dff0/q_reg/C
                         clock pessimism              0.040     0.968    
                         clock uncertainty            0.180     1.147    
    SLICE_X60Y98         FDCE (Remov_fdce_C_CLR)     -0.067     1.080    CPU/multdiv_unit/mult_counter/dff0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 CPU/m_busy_reg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_counter/dff1/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.186%)  route 0.652ns (77.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.560     0.690    CPU/m_busy_reg/clk_out1
    SLICE_X51Y100        FDCE                                         r  CPU/m_busy_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     0.831 r  CPU/m_busy_reg/q_reg/Q
                         net (fo=4, routed)           0.220     1.050    CPU/dx_is_mult_reg/m_busy
    SLICE_X50Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.095 f  CPU/dx_is_mult_reg/q_i_3__126/O
                         net (fo=6, routed)           0.433     1.528    CPU/multdiv_unit/mult_counter/dff1/start_mult
    SLICE_X60Y98         FDCE                                         f  CPU/multdiv_unit/mult_counter/dff1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.838     0.928    CPU/multdiv_unit/mult_counter/dff1/clk_out1
    SLICE_X60Y98         FDCE                                         r  CPU/multdiv_unit/mult_counter/dff1/q_reg/C
                         clock pessimism              0.040     0.968    
                         clock uncertainty            0.180     1.147    
    SLICE_X60Y98         FDCE (Remov_fdce_C_CLR)     -0.067     1.080    CPU/multdiv_unit/mult_counter/dff1/q_reg
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.448    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       12.912ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.912ns  (required time - arrival time)
  Source:                 CPU/dx_is_mult_reg/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/ready_ff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        3.248ns  (logic 0.606ns (18.659%)  route 2.642ns (81.341%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.570ns = ( 42.570 - 40.000 ) 
    Source Clock Delay      (SCD):    5.622ns = ( 25.622 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.630    25.622    CPU/dx_is_mult_reg/clk
    SLICE_X51Y94         FDRE                                         r  CPU/dx_is_mult_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    26.078 f  CPU/dx_is_mult_reg/q_reg/Q
                         net (fo=35, routed)          1.944    28.022    CPU/m_busy_reg/dx_is_mult
    SLICE_X50Y101        LUT4 (Prop_lut4_I1_O)        0.150    28.172 f  CPU/m_busy_reg/q_i_2__92/O
                         net (fo=1, routed)           0.698    28.870    CPU/multdiv_unit/ready_ff/clr0
    SLICE_X53Y99         FDCE                                         f  CPU/multdiv_unit/ready_ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.505    42.570    CPU/multdiv_unit/ready_ff/clk_out1
    SLICE_X53Y99         FDCE                                         r  CPU/multdiv_unit/ready_ff/q_reg/C
                         clock pessimism              0.020    42.590    
                         clock uncertainty           -0.180    42.411    
    SLICE_X53Y99         FDCE (Recov_fdce_C_CLR)     -0.629    41.782    CPU/multdiv_unit/ready_ff/q_reg
  -------------------------------------------------------------------
                         required time                         41.782    
                         arrival time                         -28.870    
  -------------------------------------------------------------------
                         slack                                 12.912    

Slack (MET) :             13.183ns  (required time - arrival time)
  Source:                 CPU/dx_is_mult_reg/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_counter/dff1/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        3.250ns  (logic 0.580ns (17.848%)  route 2.670ns (82.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.575ns = ( 42.575 - 40.000 ) 
    Source Clock Delay      (SCD):    5.622ns = ( 25.622 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.630    25.622    CPU/dx_is_mult_reg/clk
    SLICE_X51Y94         FDRE                                         r  CPU/dx_is_mult_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    26.078 f  CPU/dx_is_mult_reg/q_reg/Q
                         net (fo=35, routed)          1.516    27.594    CPU/dx_is_mult_reg/dx_is_mult
    SLICE_X50Y100        LUT2 (Prop_lut2_I0_O)        0.124    27.718 f  CPU/dx_is_mult_reg/q_i_3__126/O
                         net (fo=6, routed)           1.154    28.872    CPU/multdiv_unit/mult_counter/dff1/start_mult
    SLICE_X60Y98         FDCE                                         f  CPU/multdiv_unit/mult_counter/dff1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.510    42.575    CPU/multdiv_unit/mult_counter/dff1/clk_out1
    SLICE_X60Y98         FDCE                                         r  CPU/multdiv_unit/mult_counter/dff1/q_reg/C
                         clock pessimism              0.020    42.595    
                         clock uncertainty           -0.180    42.416    
    SLICE_X60Y98         FDCE (Recov_fdce_C_CLR)     -0.361    42.055    CPU/multdiv_unit/mult_counter/dff1/q_reg
  -------------------------------------------------------------------
                         required time                         42.055    
                         arrival time                         -28.872    
  -------------------------------------------------------------------
                         slack                                 13.183    

Slack (MET) :             13.183ns  (required time - arrival time)
  Source:                 CPU/dx_is_mult_reg/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_counter/dff3/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        3.250ns  (logic 0.580ns (17.848%)  route 2.670ns (82.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.575ns = ( 42.575 - 40.000 ) 
    Source Clock Delay      (SCD):    5.622ns = ( 25.622 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.630    25.622    CPU/dx_is_mult_reg/clk
    SLICE_X51Y94         FDRE                                         r  CPU/dx_is_mult_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    26.078 f  CPU/dx_is_mult_reg/q_reg/Q
                         net (fo=35, routed)          1.516    27.594    CPU/dx_is_mult_reg/dx_is_mult
    SLICE_X50Y100        LUT2 (Prop_lut2_I0_O)        0.124    27.718 f  CPU/dx_is_mult_reg/q_i_3__126/O
                         net (fo=6, routed)           1.154    28.872    CPU/multdiv_unit/mult_counter/dff3/start_mult
    SLICE_X60Y98         FDCE                                         f  CPU/multdiv_unit/mult_counter/dff3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.510    42.575    CPU/multdiv_unit/mult_counter/dff3/clk_out1
    SLICE_X60Y98         FDCE                                         r  CPU/multdiv_unit/mult_counter/dff3/q_reg/C
                         clock pessimism              0.020    42.595    
                         clock uncertainty           -0.180    42.416    
    SLICE_X60Y98         FDCE (Recov_fdce_C_CLR)     -0.361    42.055    CPU/multdiv_unit/mult_counter/dff3/q_reg
  -------------------------------------------------------------------
                         required time                         42.055    
                         arrival time                         -28.872    
  -------------------------------------------------------------------
                         slack                                 13.183    

Slack (MET) :             13.225ns  (required time - arrival time)
  Source:                 CPU/dx_is_mult_reg/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_counter/dff0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        3.250ns  (logic 0.580ns (17.848%)  route 2.670ns (82.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.575ns = ( 42.575 - 40.000 ) 
    Source Clock Delay      (SCD):    5.622ns = ( 25.622 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.630    25.622    CPU/dx_is_mult_reg/clk
    SLICE_X51Y94         FDRE                                         r  CPU/dx_is_mult_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    26.078 f  CPU/dx_is_mult_reg/q_reg/Q
                         net (fo=35, routed)          1.516    27.594    CPU/dx_is_mult_reg/dx_is_mult
    SLICE_X50Y100        LUT2 (Prop_lut2_I0_O)        0.124    27.718 f  CPU/dx_is_mult_reg/q_i_3__126/O
                         net (fo=6, routed)           1.154    28.872    CPU/multdiv_unit/mult_counter/dff0/start_mult
    SLICE_X60Y98         FDCE                                         f  CPU/multdiv_unit/mult_counter/dff0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.510    42.575    CPU/multdiv_unit/mult_counter/dff0/clk_out1
    SLICE_X60Y98         FDCE                                         r  CPU/multdiv_unit/mult_counter/dff0/q_reg/C
                         clock pessimism              0.020    42.595    
                         clock uncertainty           -0.180    42.416    
    SLICE_X60Y98         FDCE (Recov_fdce_C_CLR)     -0.319    42.097    CPU/multdiv_unit/mult_counter/dff0/q_reg
  -------------------------------------------------------------------
                         required time                         42.097    
                         arrival time                         -28.872    
  -------------------------------------------------------------------
                         slack                                 13.225    

Slack (MET) :             13.225ns  (required time - arrival time)
  Source:                 CPU/dx_is_mult_reg/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_counter/dff2/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        3.250ns  (logic 0.580ns (17.848%)  route 2.670ns (82.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.575ns = ( 42.575 - 40.000 ) 
    Source Clock Delay      (SCD):    5.622ns = ( 25.622 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.630    25.622    CPU/dx_is_mult_reg/clk
    SLICE_X51Y94         FDRE                                         r  CPU/dx_is_mult_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    26.078 f  CPU/dx_is_mult_reg/q_reg/Q
                         net (fo=35, routed)          1.516    27.594    CPU/dx_is_mult_reg/dx_is_mult
    SLICE_X50Y100        LUT2 (Prop_lut2_I0_O)        0.124    27.718 f  CPU/dx_is_mult_reg/q_i_3__126/O
                         net (fo=6, routed)           1.154    28.872    CPU/multdiv_unit/mult_counter/dff2/start_mult
    SLICE_X60Y98         FDCE                                         f  CPU/multdiv_unit/mult_counter/dff2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.510    42.575    CPU/multdiv_unit/mult_counter/dff2/clk_out1
    SLICE_X60Y98         FDCE                                         r  CPU/multdiv_unit/mult_counter/dff2/q_reg/C
                         clock pessimism              0.020    42.595    
                         clock uncertainty           -0.180    42.416    
    SLICE_X60Y98         FDCE (Recov_fdce_C_CLR)     -0.319    42.097    CPU/multdiv_unit/mult_counter/dff2/q_reg
  -------------------------------------------------------------------
                         required time                         42.097    
                         arrival time                         -28.872    
  -------------------------------------------------------------------
                         slack                                 13.225    

Slack (MET) :             13.482ns  (required time - arrival time)
  Source:                 CPU/dx_is_mult_reg/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mdone_ff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        2.976ns  (logic 0.580ns (19.486%)  route 2.396ns (80.514%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 42.558 - 40.000 ) 
    Source Clock Delay      (SCD):    5.622ns = ( 25.622 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.630    25.622    CPU/dx_is_mult_reg/clk
    SLICE_X51Y94         FDRE                                         r  CPU/dx_is_mult_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    26.078 f  CPU/dx_is_mult_reg/q_reg/Q
                         net (fo=35, routed)          1.516    27.594    CPU/dx_is_mult_reg/dx_is_mult
    SLICE_X50Y100        LUT2 (Prop_lut2_I0_O)        0.124    27.718 f  CPU/dx_is_mult_reg/q_i_3__126/O
                         net (fo=6, routed)           0.881    28.598    CPU/multdiv_unit/mdone_ff/start_mult
    SLICE_X58Y100        FDCE                                         f  CPU/multdiv_unit/mdone_ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.494    42.558    CPU/multdiv_unit/mdone_ff/clk_out1
    SLICE_X58Y100        FDCE                                         r  CPU/multdiv_unit/mdone_ff/q_reg/C
                         clock pessimism              0.020    42.579    
                         clock uncertainty           -0.180    42.399    
    SLICE_X58Y100        FDCE (Recov_fdce_C_CLR)     -0.319    42.080    CPU/multdiv_unit/mdone_ff/q_reg
  -------------------------------------------------------------------
                         required time                         42.080    
                         arrival time                         -28.598    
  -------------------------------------------------------------------
                         slack                                 13.482    

Slack (MET) :             13.499ns  (required time - arrival time)
  Source:                 CPU/dx_is_div_reg/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_mode/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        2.757ns  (logic 0.604ns (21.909%)  route 2.153ns (78.091%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.560ns = ( 42.560 - 40.000 ) 
    Source Clock Delay      (SCD):    5.622ns = ( 25.622 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.630    25.622    CPU/dx_is_div_reg/clk
    SLICE_X51Y95         FDRE                                         r  CPU/dx_is_div_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.456    26.078 f  CPU/dx_is_div_reg/q_reg/Q
                         net (fo=35, routed)          1.208    27.285    CPU/dx_is_div_reg/dx_is_div
    SLICE_X50Y101        LUT2 (Prop_lut2_I0_O)        0.148    27.433 f  CPU/dx_is_div_reg/q_i_3__127/O
                         net (fo=7, routed)           0.945    28.379    CPU/multdiv_unit/mult_mode/start_div
    SLICE_X50Y101        FDCE                                         f  CPU/multdiv_unit/mult_mode/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.496    42.560    CPU/multdiv_unit/mult_mode/clk_out1
    SLICE_X50Y101        FDCE                                         r  CPU/multdiv_unit/mult_mode/q_reg/C
                         clock pessimism              0.020    42.581    
                         clock uncertainty           -0.180    42.401    
    SLICE_X50Y101        FDCE (Recov_fdce_C_CLR)     -0.523    41.878    CPU/multdiv_unit/mult_mode/q_reg
  -------------------------------------------------------------------
                         required time                         41.878    
                         arrival time                         -28.379    
  -------------------------------------------------------------------
                         slack                                 13.499    

Slack (MET) :             13.558ns  (required time - arrival time)
  Source:                 CPU/dx_is_div_reg/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/ddone_ff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        2.604ns  (logic 0.604ns (23.197%)  route 2.000ns (76.803%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.552ns = ( 42.552 - 40.000 ) 
    Source Clock Delay      (SCD):    5.622ns = ( 25.622 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.630    25.622    CPU/dx_is_div_reg/clk
    SLICE_X51Y95         FDRE                                         r  CPU/dx_is_div_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.456    26.078 f  CPU/dx_is_div_reg/q_reg/Q
                         net (fo=35, routed)          1.208    27.285    CPU/dx_is_div_reg/dx_is_div
    SLICE_X50Y101        LUT2 (Prop_lut2_I0_O)        0.148    27.433 f  CPU/dx_is_div_reg/q_i_3__127/O
                         net (fo=7, routed)           0.792    28.226    CPU/multdiv_unit/ddone_ff/start_div
    SLICE_X53Y103        FDCE                                         f  CPU/multdiv_unit/ddone_ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.488    42.552    CPU/multdiv_unit/ddone_ff/clk_out1
    SLICE_X53Y103        FDCE                                         r  CPU/multdiv_unit/ddone_ff/q_reg/C
                         clock pessimism              0.020    42.573    
                         clock uncertainty           -0.180    42.393    
    SLICE_X53Y103        FDCE (Recov_fdce_C_CLR)     -0.609    41.784    CPU/multdiv_unit/ddone_ff/q_reg
  -------------------------------------------------------------------
                         required time                         41.784    
                         arrival time                         -28.226    
  -------------------------------------------------------------------
                         slack                                 13.558    

Slack (MET) :             13.636ns  (required time - arrival time)
  Source:                 CPU/dx_is_div_reg/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_counter/dff2/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        2.613ns  (logic 0.604ns (23.112%)  route 2.009ns (76.888%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.553ns = ( 42.553 - 40.000 ) 
    Source Clock Delay      (SCD):    5.622ns = ( 25.622 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.630    25.622    CPU/dx_is_div_reg/clk
    SLICE_X51Y95         FDRE                                         r  CPU/dx_is_div_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.456    26.078 f  CPU/dx_is_div_reg/q_reg/Q
                         net (fo=35, routed)          1.208    27.285    CPU/dx_is_div_reg/dx_is_div
    SLICE_X50Y101        LUT2 (Prop_lut2_I0_O)        0.148    27.433 f  CPU/dx_is_div_reg/q_i_3__127/O
                         net (fo=7, routed)           0.802    28.235    CPU/multdiv_unit/div_counter/dff2/start_div
    SLICE_X54Y101        FDCE                                         f  CPU/multdiv_unit/div_counter/dff2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.489    42.553    CPU/multdiv_unit/div_counter/dff2/clk_out1
    SLICE_X54Y101        FDCE                                         r  CPU/multdiv_unit/div_counter/dff2/q_reg/C
                         clock pessimism              0.020    42.574    
                         clock uncertainty           -0.180    42.394    
    SLICE_X54Y101        FDCE (Recov_fdce_C_CLR)     -0.523    41.871    CPU/multdiv_unit/div_counter/dff2/q_reg
  -------------------------------------------------------------------
                         required time                         41.871    
                         arrival time                         -28.235    
  -------------------------------------------------------------------
                         slack                                 13.636    

Slack (MET) :             13.636ns  (required time - arrival time)
  Source:                 CPU/dx_is_div_reg/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_counter/dff4/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1 fall@20.000ns)
  Data Path Delay:        2.613ns  (logic 0.604ns (23.112%)  route 2.009ns (76.888%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.553ns = ( 42.553 - 40.000 ) 
    Source Clock Delay      (SCD):    5.622ns = ( 25.622 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.630    25.622    CPU/dx_is_div_reg/clk
    SLICE_X51Y95         FDRE                                         r  CPU/dx_is_div_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.456    26.078 f  CPU/dx_is_div_reg/q_reg/Q
                         net (fo=35, routed)          1.208    27.285    CPU/dx_is_div_reg/dx_is_div
    SLICE_X50Y101        LUT2 (Prop_lut2_I0_O)        0.148    27.433 f  CPU/dx_is_div_reg/q_i_3__127/O
                         net (fo=7, routed)           0.802    28.235    CPU/multdiv_unit/div_counter/dff4/start_div
    SLICE_X54Y101        FDCE                                         f  CPU/multdiv_unit/div_counter/dff4/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.489    42.553    CPU/multdiv_unit/div_counter/dff4/clk_out1
    SLICE_X54Y101        FDCE                                         r  CPU/multdiv_unit/div_counter/dff4/q_reg/C
                         clock pessimism              0.020    42.574    
                         clock uncertainty           -0.180    42.394    
    SLICE_X54Y101        FDCE (Recov_fdce_C_CLR)     -0.523    41.871    CPU/multdiv_unit/div_counter/dff4/q_reg
  -------------------------------------------------------------------
                         required time                         41.871    
                         arrival time                         -28.235    
  -------------------------------------------------------------------
                         slack                                 13.636    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 CPU/m_busy_reg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_mode/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.406%)  route 0.469ns (71.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.560     0.690    CPU/m_busy_reg/clk_out1
    SLICE_X51Y100        FDCE                                         r  CPU/m_busy_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     0.831 r  CPU/m_busy_reg/q_reg/Q
                         net (fo=4, routed)           0.220     1.050    CPU/dx_is_mult_reg/m_busy
    SLICE_X50Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.095 f  CPU/dx_is_mult_reg/q_i_3__126/O
                         net (fo=6, routed)           0.249     1.345    CPU/multdiv_unit/div_mode/start_mult
    SLICE_X50Y99         FDCE                                         f  CPU/multdiv_unit/div_mode/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.836     0.926    CPU/multdiv_unit/div_mode/clk_out1
    SLICE_X50Y99         FDCE                                         r  CPU/multdiv_unit/div_mode/q_reg/C
                         clock pessimism              0.040     0.966    
                         clock uncertainty            0.180     1.145    
    SLICE_X50Y99         FDCE (Remov_fdce_C_CLR)     -0.067     1.078    CPU/multdiv_unit/div_mode/q_reg
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 CPU/m_busy_reg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mdone_ff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.370%)  route 0.547ns (74.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.560     0.690    CPU/m_busy_reg/clk_out1
    SLICE_X51Y100        FDCE                                         r  CPU/m_busy_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     0.831 r  CPU/m_busy_reg/q_reg/Q
                         net (fo=4, routed)           0.220     1.050    CPU/dx_is_mult_reg/m_busy
    SLICE_X50Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.095 f  CPU/dx_is_mult_reg/q_i_3__126/O
                         net (fo=6, routed)           0.328     1.423    CPU/multdiv_unit/mdone_ff/start_mult
    SLICE_X58Y100        FDCE                                         f  CPU/multdiv_unit/mdone_ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.832     0.922    CPU/multdiv_unit/mdone_ff/clk_out1
    SLICE_X58Y100        FDCE                                         r  CPU/multdiv_unit/mdone_ff/q_reg/C
                         clock pessimism              0.035     0.957    
                         clock uncertainty            0.180     1.136    
    SLICE_X58Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.069    CPU/multdiv_unit/mdone_ff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 CPU/d_busy_reg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_counter/dff3/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.187ns (27.645%)  route 0.489ns (72.355%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.560     0.690    CPU/d_busy_reg/clk_out1
    SLICE_X51Y100        FDCE                                         r  CPU/d_busy_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     0.831 r  CPU/d_busy_reg/q_reg/Q
                         net (fo=4, routed)           0.249     1.079    CPU/dx_is_div_reg/d_busy
    SLICE_X50Y101        LUT2 (Prop_lut2_I1_O)        0.046     1.125 f  CPU/dx_is_div_reg/q_i_3__127/O
                         net (fo=7, routed)           0.241     1.366    CPU/multdiv_unit/div_counter/dff3/start_div
    SLICE_X54Y103        FDCE                                         f  CPU/multdiv_unit/div_counter/dff3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.827     0.918    CPU/multdiv_unit/div_counter/dff3/clk_out1
    SLICE_X54Y103        FDCE                                         r  CPU/multdiv_unit/div_counter/dff3/q_reg/C
                         clock pessimism              0.035     0.953    
                         clock uncertainty            0.180     1.132    
    SLICE_X54Y103        FDCE (Remov_fdce_C_CLR)     -0.133     0.999    CPU/multdiv_unit/div_counter/dff3/q_reg
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 CPU/d_busy_reg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_counter/dff0/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.187ns (27.086%)  route 0.503ns (72.914%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.560     0.690    CPU/d_busy_reg/clk_out1
    SLICE_X51Y100        FDCE                                         r  CPU/d_busy_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     0.831 r  CPU/d_busy_reg/q_reg/Q
                         net (fo=4, routed)           0.249     1.079    CPU/dx_is_div_reg/d_busy
    SLICE_X50Y101        LUT2 (Prop_lut2_I1_O)        0.046     1.125 f  CPU/dx_is_div_reg/q_i_3__127/O
                         net (fo=7, routed)           0.255     1.380    CPU/multdiv_unit/div_counter/dff0/start_div
    SLICE_X53Y102        FDCE                                         f  CPU/multdiv_unit/div_counter/dff0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.828     0.919    CPU/multdiv_unit/div_counter/dff0/clk_out1
    SLICE_X53Y102        FDCE                                         r  CPU/multdiv_unit/div_counter/dff0/q_reg/C
                         clock pessimism              0.035     0.954    
                         clock uncertainty            0.180     1.133    
    SLICE_X53Y102        FDCE (Remov_fdce_C_CLR)     -0.158     0.975    CPU/multdiv_unit/div_counter/dff0/q_reg
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 CPU/d_busy_reg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_counter/dff1/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.187ns (27.086%)  route 0.503ns (72.914%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.560     0.690    CPU/d_busy_reg/clk_out1
    SLICE_X51Y100        FDCE                                         r  CPU/d_busy_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     0.831 r  CPU/d_busy_reg/q_reg/Q
                         net (fo=4, routed)           0.249     1.079    CPU/dx_is_div_reg/d_busy
    SLICE_X50Y101        LUT2 (Prop_lut2_I1_O)        0.046     1.125 f  CPU/dx_is_div_reg/q_i_3__127/O
                         net (fo=7, routed)           0.255     1.380    CPU/multdiv_unit/div_counter/dff1/start_div
    SLICE_X53Y102        FDCE                                         f  CPU/multdiv_unit/div_counter/dff1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.828     0.919    CPU/multdiv_unit/div_counter/dff1/clk_out1
    SLICE_X53Y102        FDCE                                         r  CPU/multdiv_unit/div_counter/dff1/q_reg/C
                         clock pessimism              0.035     0.954    
                         clock uncertainty            0.180     1.133    
    SLICE_X53Y102        FDCE (Remov_fdce_C_CLR)     -0.158     0.975    CPU/multdiv_unit/div_counter/dff1/q_reg
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 CPU/m_busy_reg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/ready_ff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.184ns (25.973%)  route 0.524ns (74.027%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.560     0.690    CPU/m_busy_reg/clk_out1
    SLICE_X51Y100        FDCE                                         r  CPU/m_busy_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     0.831 r  CPU/m_busy_reg/q_reg/Q
                         net (fo=4, routed)           0.303     1.133    CPU/m_busy_reg/m_busy
    SLICE_X50Y101        LUT4 (Prop_lut4_I0_O)        0.043     1.176 f  CPU/m_busy_reg/q_i_2__92/O
                         net (fo=1, routed)           0.222     1.398    CPU/multdiv_unit/ready_ff/clr0
    SLICE_X53Y99         FDCE                                         f  CPU/multdiv_unit/ready_ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.835     0.925    CPU/multdiv_unit/ready_ff/clk_out1
    SLICE_X53Y99         FDCE                                         r  CPU/multdiv_unit/ready_ff/q_reg/C
                         clock pessimism              0.040     0.965    
                         clock uncertainty            0.180     1.144    
    SLICE_X53Y99         FDCE (Remov_fdce_C_CLR)     -0.165     0.979    CPU/multdiv_unit/ready_ff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 CPU/d_busy_reg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_counter/dff2/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.187ns (25.500%)  route 0.546ns (74.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.560     0.690    CPU/d_busy_reg/clk_out1
    SLICE_X51Y100        FDCE                                         r  CPU/d_busy_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     0.831 r  CPU/d_busy_reg/q_reg/Q
                         net (fo=4, routed)           0.249     1.079    CPU/dx_is_div_reg/d_busy
    SLICE_X50Y101        LUT2 (Prop_lut2_I1_O)        0.046     1.125 f  CPU/dx_is_div_reg/q_i_3__127/O
                         net (fo=7, routed)           0.298     1.423    CPU/multdiv_unit/div_counter/dff2/start_div
    SLICE_X54Y101        FDCE                                         f  CPU/multdiv_unit/div_counter/dff2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.828     0.919    CPU/multdiv_unit/div_counter/dff2/clk_out1
    SLICE_X54Y101        FDCE                                         r  CPU/multdiv_unit/div_counter/dff2/q_reg/C
                         clock pessimism              0.035     0.954    
                         clock uncertainty            0.180     1.133    
    SLICE_X54Y101        FDCE (Remov_fdce_C_CLR)     -0.133     1.000    CPU/multdiv_unit/div_counter/dff2/q_reg
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 CPU/d_busy_reg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_counter/dff4/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.187ns (25.500%)  route 0.546ns (74.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.560     0.690    CPU/d_busy_reg/clk_out1
    SLICE_X51Y100        FDCE                                         r  CPU/d_busy_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     0.831 r  CPU/d_busy_reg/q_reg/Q
                         net (fo=4, routed)           0.249     1.079    CPU/dx_is_div_reg/d_busy
    SLICE_X50Y101        LUT2 (Prop_lut2_I1_O)        0.046     1.125 f  CPU/dx_is_div_reg/q_i_3__127/O
                         net (fo=7, routed)           0.298     1.423    CPU/multdiv_unit/div_counter/dff4/start_div
    SLICE_X54Y101        FDCE                                         f  CPU/multdiv_unit/div_counter/dff4/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.828     0.919    CPU/multdiv_unit/div_counter/dff4/clk_out1
    SLICE_X54Y101        FDCE                                         r  CPU/multdiv_unit/div_counter/dff4/q_reg/C
                         clock pessimism              0.035     0.954    
                         clock uncertainty            0.180     1.133    
    SLICE_X54Y101        FDCE (Remov_fdce_C_CLR)     -0.133     1.000    CPU/multdiv_unit/div_counter/dff4/q_reg
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 CPU/m_busy_reg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_counter/dff0/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.186%)  route 0.652ns (77.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.560     0.690    CPU/m_busy_reg/clk_out1
    SLICE_X51Y100        FDCE                                         r  CPU/m_busy_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     0.831 r  CPU/m_busy_reg/q_reg/Q
                         net (fo=4, routed)           0.220     1.050    CPU/dx_is_mult_reg/m_busy
    SLICE_X50Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.095 f  CPU/dx_is_mult_reg/q_i_3__126/O
                         net (fo=6, routed)           0.433     1.528    CPU/multdiv_unit/mult_counter/dff0/start_mult
    SLICE_X60Y98         FDCE                                         f  CPU/multdiv_unit/mult_counter/dff0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.838     0.928    CPU/multdiv_unit/mult_counter/dff0/clk_out1
    SLICE_X60Y98         FDCE                                         r  CPU/multdiv_unit/mult_counter/dff0/q_reg/C
                         clock pessimism              0.040     0.968    
                         clock uncertainty            0.180     1.147    
    SLICE_X60Y98         FDCE (Remov_fdce_C_CLR)     -0.067     1.080    CPU/multdiv_unit/mult_counter/dff0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 CPU/m_busy_reg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_counter/dff1/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.186%)  route 0.652ns (77.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.560     0.690    CPU/m_busy_reg/clk_out1
    SLICE_X51Y100        FDCE                                         r  CPU/m_busy_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     0.831 r  CPU/m_busy_reg/q_reg/Q
                         net (fo=4, routed)           0.220     1.050    CPU/dx_is_mult_reg/m_busy
    SLICE_X50Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.095 f  CPU/dx_is_mult_reg/q_i_3__126/O
                         net (fo=6, routed)           0.433     1.528    CPU/multdiv_unit/mult_counter/dff1/start_mult
    SLICE_X60Y98         FDCE                                         f  CPU/multdiv_unit/mult_counter/dff1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.838     0.928    CPU/multdiv_unit/mult_counter/dff1/clk_out1
    SLICE_X60Y98         FDCE                                         r  CPU/multdiv_unit/mult_counter/dff1/q_reg/C
                         clock pessimism              0.040     0.968    
                         clock uncertainty            0.180     1.147    
    SLICE_X60Y98         FDCE (Remov_fdce_C_CLR)     -0.067     1.080    CPU/multdiv_unit/mult_counter/dff1/q_reg
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.448    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  clk_out1_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       12.931ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.446ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.931ns  (required time - arrival time)
  Source:                 CPU/dx_is_mult_reg/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/ready_ff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1_1 fall@20.000ns)
  Data Path Delay:        3.248ns  (logic 0.606ns (18.659%)  route 2.642ns (81.341%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.570ns = ( 42.570 - 40.000 ) 
    Source Clock Delay      (SCD):    5.622ns = ( 25.622 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.630    25.622    CPU/dx_is_mult_reg/clk
    SLICE_X51Y94         FDRE                                         r  CPU/dx_is_mult_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    26.078 f  CPU/dx_is_mult_reg/q_reg/Q
                         net (fo=35, routed)          1.944    28.022    CPU/m_busy_reg/dx_is_mult
    SLICE_X50Y101        LUT4 (Prop_lut4_I1_O)        0.150    28.172 f  CPU/m_busy_reg/q_i_2__92/O
                         net (fo=1, routed)           0.698    28.870    CPU/multdiv_unit/ready_ff/clr0
    SLICE_X53Y99         FDCE                                         f  CPU/multdiv_unit/ready_ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.505    42.570    CPU/multdiv_unit/ready_ff/clk_out1
    SLICE_X53Y99         FDCE                                         r  CPU/multdiv_unit/ready_ff/q_reg/C
                         clock pessimism              0.020    42.590    
                         clock uncertainty           -0.161    42.429    
    SLICE_X53Y99         FDCE (Recov_fdce_C_CLR)     -0.629    41.800    CPU/multdiv_unit/ready_ff/q_reg
  -------------------------------------------------------------------
                         required time                         41.800    
                         arrival time                         -28.870    
  -------------------------------------------------------------------
                         slack                                 12.931    

Slack (MET) :             13.202ns  (required time - arrival time)
  Source:                 CPU/dx_is_mult_reg/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_counter/dff1/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1_1 fall@20.000ns)
  Data Path Delay:        3.250ns  (logic 0.580ns (17.848%)  route 2.670ns (82.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.575ns = ( 42.575 - 40.000 ) 
    Source Clock Delay      (SCD):    5.622ns = ( 25.622 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.630    25.622    CPU/dx_is_mult_reg/clk
    SLICE_X51Y94         FDRE                                         r  CPU/dx_is_mult_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    26.078 f  CPU/dx_is_mult_reg/q_reg/Q
                         net (fo=35, routed)          1.516    27.594    CPU/dx_is_mult_reg/dx_is_mult
    SLICE_X50Y100        LUT2 (Prop_lut2_I0_O)        0.124    27.718 f  CPU/dx_is_mult_reg/q_i_3__126/O
                         net (fo=6, routed)           1.154    28.872    CPU/multdiv_unit/mult_counter/dff1/start_mult
    SLICE_X60Y98         FDCE                                         f  CPU/multdiv_unit/mult_counter/dff1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.510    42.575    CPU/multdiv_unit/mult_counter/dff1/clk_out1
    SLICE_X60Y98         FDCE                                         r  CPU/multdiv_unit/mult_counter/dff1/q_reg/C
                         clock pessimism              0.020    42.595    
                         clock uncertainty           -0.161    42.434    
    SLICE_X60Y98         FDCE (Recov_fdce_C_CLR)     -0.361    42.073    CPU/multdiv_unit/mult_counter/dff1/q_reg
  -------------------------------------------------------------------
                         required time                         42.073    
                         arrival time                         -28.872    
  -------------------------------------------------------------------
                         slack                                 13.202    

Slack (MET) :             13.202ns  (required time - arrival time)
  Source:                 CPU/dx_is_mult_reg/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_counter/dff3/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1_1 fall@20.000ns)
  Data Path Delay:        3.250ns  (logic 0.580ns (17.848%)  route 2.670ns (82.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.575ns = ( 42.575 - 40.000 ) 
    Source Clock Delay      (SCD):    5.622ns = ( 25.622 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.630    25.622    CPU/dx_is_mult_reg/clk
    SLICE_X51Y94         FDRE                                         r  CPU/dx_is_mult_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    26.078 f  CPU/dx_is_mult_reg/q_reg/Q
                         net (fo=35, routed)          1.516    27.594    CPU/dx_is_mult_reg/dx_is_mult
    SLICE_X50Y100        LUT2 (Prop_lut2_I0_O)        0.124    27.718 f  CPU/dx_is_mult_reg/q_i_3__126/O
                         net (fo=6, routed)           1.154    28.872    CPU/multdiv_unit/mult_counter/dff3/start_mult
    SLICE_X60Y98         FDCE                                         f  CPU/multdiv_unit/mult_counter/dff3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.510    42.575    CPU/multdiv_unit/mult_counter/dff3/clk_out1
    SLICE_X60Y98         FDCE                                         r  CPU/multdiv_unit/mult_counter/dff3/q_reg/C
                         clock pessimism              0.020    42.595    
                         clock uncertainty           -0.161    42.434    
    SLICE_X60Y98         FDCE (Recov_fdce_C_CLR)     -0.361    42.073    CPU/multdiv_unit/mult_counter/dff3/q_reg
  -------------------------------------------------------------------
                         required time                         42.073    
                         arrival time                         -28.872    
  -------------------------------------------------------------------
                         slack                                 13.202    

Slack (MET) :             13.244ns  (required time - arrival time)
  Source:                 CPU/dx_is_mult_reg/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_counter/dff0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1_1 fall@20.000ns)
  Data Path Delay:        3.250ns  (logic 0.580ns (17.848%)  route 2.670ns (82.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.575ns = ( 42.575 - 40.000 ) 
    Source Clock Delay      (SCD):    5.622ns = ( 25.622 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.630    25.622    CPU/dx_is_mult_reg/clk
    SLICE_X51Y94         FDRE                                         r  CPU/dx_is_mult_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    26.078 f  CPU/dx_is_mult_reg/q_reg/Q
                         net (fo=35, routed)          1.516    27.594    CPU/dx_is_mult_reg/dx_is_mult
    SLICE_X50Y100        LUT2 (Prop_lut2_I0_O)        0.124    27.718 f  CPU/dx_is_mult_reg/q_i_3__126/O
                         net (fo=6, routed)           1.154    28.872    CPU/multdiv_unit/mult_counter/dff0/start_mult
    SLICE_X60Y98         FDCE                                         f  CPU/multdiv_unit/mult_counter/dff0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.510    42.575    CPU/multdiv_unit/mult_counter/dff0/clk_out1
    SLICE_X60Y98         FDCE                                         r  CPU/multdiv_unit/mult_counter/dff0/q_reg/C
                         clock pessimism              0.020    42.595    
                         clock uncertainty           -0.161    42.434    
    SLICE_X60Y98         FDCE (Recov_fdce_C_CLR)     -0.319    42.115    CPU/multdiv_unit/mult_counter/dff0/q_reg
  -------------------------------------------------------------------
                         required time                         42.115    
                         arrival time                         -28.872    
  -------------------------------------------------------------------
                         slack                                 13.244    

Slack (MET) :             13.244ns  (required time - arrival time)
  Source:                 CPU/dx_is_mult_reg/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_counter/dff2/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1_1 fall@20.000ns)
  Data Path Delay:        3.250ns  (logic 0.580ns (17.848%)  route 2.670ns (82.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.575ns = ( 42.575 - 40.000 ) 
    Source Clock Delay      (SCD):    5.622ns = ( 25.622 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.630    25.622    CPU/dx_is_mult_reg/clk
    SLICE_X51Y94         FDRE                                         r  CPU/dx_is_mult_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    26.078 f  CPU/dx_is_mult_reg/q_reg/Q
                         net (fo=35, routed)          1.516    27.594    CPU/dx_is_mult_reg/dx_is_mult
    SLICE_X50Y100        LUT2 (Prop_lut2_I0_O)        0.124    27.718 f  CPU/dx_is_mult_reg/q_i_3__126/O
                         net (fo=6, routed)           1.154    28.872    CPU/multdiv_unit/mult_counter/dff2/start_mult
    SLICE_X60Y98         FDCE                                         f  CPU/multdiv_unit/mult_counter/dff2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.510    42.575    CPU/multdiv_unit/mult_counter/dff2/clk_out1
    SLICE_X60Y98         FDCE                                         r  CPU/multdiv_unit/mult_counter/dff2/q_reg/C
                         clock pessimism              0.020    42.595    
                         clock uncertainty           -0.161    42.434    
    SLICE_X60Y98         FDCE (Recov_fdce_C_CLR)     -0.319    42.115    CPU/multdiv_unit/mult_counter/dff2/q_reg
  -------------------------------------------------------------------
                         required time                         42.115    
                         arrival time                         -28.872    
  -------------------------------------------------------------------
                         slack                                 13.244    

Slack (MET) :             13.500ns  (required time - arrival time)
  Source:                 CPU/dx_is_mult_reg/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mdone_ff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1_1 fall@20.000ns)
  Data Path Delay:        2.976ns  (logic 0.580ns (19.486%)  route 2.396ns (80.514%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 42.558 - 40.000 ) 
    Source Clock Delay      (SCD):    5.622ns = ( 25.622 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.630    25.622    CPU/dx_is_mult_reg/clk
    SLICE_X51Y94         FDRE                                         r  CPU/dx_is_mult_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    26.078 f  CPU/dx_is_mult_reg/q_reg/Q
                         net (fo=35, routed)          1.516    27.594    CPU/dx_is_mult_reg/dx_is_mult
    SLICE_X50Y100        LUT2 (Prop_lut2_I0_O)        0.124    27.718 f  CPU/dx_is_mult_reg/q_i_3__126/O
                         net (fo=6, routed)           0.881    28.598    CPU/multdiv_unit/mdone_ff/start_mult
    SLICE_X58Y100        FDCE                                         f  CPU/multdiv_unit/mdone_ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.494    42.558    CPU/multdiv_unit/mdone_ff/clk_out1
    SLICE_X58Y100        FDCE                                         r  CPU/multdiv_unit/mdone_ff/q_reg/C
                         clock pessimism              0.020    42.579    
                         clock uncertainty           -0.161    42.417    
    SLICE_X58Y100        FDCE (Recov_fdce_C_CLR)     -0.319    42.098    CPU/multdiv_unit/mdone_ff/q_reg
  -------------------------------------------------------------------
                         required time                         42.098    
                         arrival time                         -28.598    
  -------------------------------------------------------------------
                         slack                                 13.500    

Slack (MET) :             13.518ns  (required time - arrival time)
  Source:                 CPU/dx_is_div_reg/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_mode/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1_1 fall@20.000ns)
  Data Path Delay:        2.757ns  (logic 0.604ns (21.909%)  route 2.153ns (78.091%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.560ns = ( 42.560 - 40.000 ) 
    Source Clock Delay      (SCD):    5.622ns = ( 25.622 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.630    25.622    CPU/dx_is_div_reg/clk
    SLICE_X51Y95         FDRE                                         r  CPU/dx_is_div_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.456    26.078 f  CPU/dx_is_div_reg/q_reg/Q
                         net (fo=35, routed)          1.208    27.285    CPU/dx_is_div_reg/dx_is_div
    SLICE_X50Y101        LUT2 (Prop_lut2_I0_O)        0.148    27.433 f  CPU/dx_is_div_reg/q_i_3__127/O
                         net (fo=7, routed)           0.945    28.379    CPU/multdiv_unit/mult_mode/start_div
    SLICE_X50Y101        FDCE                                         f  CPU/multdiv_unit/mult_mode/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.496    42.560    CPU/multdiv_unit/mult_mode/clk_out1
    SLICE_X50Y101        FDCE                                         r  CPU/multdiv_unit/mult_mode/q_reg/C
                         clock pessimism              0.020    42.581    
                         clock uncertainty           -0.161    42.419    
    SLICE_X50Y101        FDCE (Recov_fdce_C_CLR)     -0.523    41.896    CPU/multdiv_unit/mult_mode/q_reg
  -------------------------------------------------------------------
                         required time                         41.896    
                         arrival time                         -28.379    
  -------------------------------------------------------------------
                         slack                                 13.518    

Slack (MET) :             13.577ns  (required time - arrival time)
  Source:                 CPU/dx_is_div_reg/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/ddone_ff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1_1 fall@20.000ns)
  Data Path Delay:        2.604ns  (logic 0.604ns (23.197%)  route 2.000ns (76.803%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.552ns = ( 42.552 - 40.000 ) 
    Source Clock Delay      (SCD):    5.622ns = ( 25.622 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.630    25.622    CPU/dx_is_div_reg/clk
    SLICE_X51Y95         FDRE                                         r  CPU/dx_is_div_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.456    26.078 f  CPU/dx_is_div_reg/q_reg/Q
                         net (fo=35, routed)          1.208    27.285    CPU/dx_is_div_reg/dx_is_div
    SLICE_X50Y101        LUT2 (Prop_lut2_I0_O)        0.148    27.433 f  CPU/dx_is_div_reg/q_i_3__127/O
                         net (fo=7, routed)           0.792    28.226    CPU/multdiv_unit/ddone_ff/start_div
    SLICE_X53Y103        FDCE                                         f  CPU/multdiv_unit/ddone_ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.488    42.552    CPU/multdiv_unit/ddone_ff/clk_out1
    SLICE_X53Y103        FDCE                                         r  CPU/multdiv_unit/ddone_ff/q_reg/C
                         clock pessimism              0.020    42.573    
                         clock uncertainty           -0.161    42.411    
    SLICE_X53Y103        FDCE (Recov_fdce_C_CLR)     -0.609    41.802    CPU/multdiv_unit/ddone_ff/q_reg
  -------------------------------------------------------------------
                         required time                         41.802    
                         arrival time                         -28.226    
  -------------------------------------------------------------------
                         slack                                 13.577    

Slack (MET) :             13.654ns  (required time - arrival time)
  Source:                 CPU/dx_is_div_reg/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_counter/dff2/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1_1 fall@20.000ns)
  Data Path Delay:        2.613ns  (logic 0.604ns (23.112%)  route 2.009ns (76.888%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.553ns = ( 42.553 - 40.000 ) 
    Source Clock Delay      (SCD):    5.622ns = ( 25.622 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.630    25.622    CPU/dx_is_div_reg/clk
    SLICE_X51Y95         FDRE                                         r  CPU/dx_is_div_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.456    26.078 f  CPU/dx_is_div_reg/q_reg/Q
                         net (fo=35, routed)          1.208    27.285    CPU/dx_is_div_reg/dx_is_div
    SLICE_X50Y101        LUT2 (Prop_lut2_I0_O)        0.148    27.433 f  CPU/dx_is_div_reg/q_i_3__127/O
                         net (fo=7, routed)           0.802    28.235    CPU/multdiv_unit/div_counter/dff2/start_div
    SLICE_X54Y101        FDCE                                         f  CPU/multdiv_unit/div_counter/dff2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.489    42.553    CPU/multdiv_unit/div_counter/dff2/clk_out1
    SLICE_X54Y101        FDCE                                         r  CPU/multdiv_unit/div_counter/dff2/q_reg/C
                         clock pessimism              0.020    42.574    
                         clock uncertainty           -0.161    42.412    
    SLICE_X54Y101        FDCE (Recov_fdce_C_CLR)     -0.523    41.889    CPU/multdiv_unit/div_counter/dff2/q_reg
  -------------------------------------------------------------------
                         required time                         41.889    
                         arrival time                         -28.235    
  -------------------------------------------------------------------
                         slack                                 13.654    

Slack (MET) :             13.654ns  (required time - arrival time)
  Source:                 CPU/dx_is_div_reg/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_counter/dff4/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1_1 fall@20.000ns)
  Data Path Delay:        2.613ns  (logic 0.604ns (23.112%)  route 2.009ns (76.888%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.553ns = ( 42.553 - 40.000 ) 
    Source Clock Delay      (SCD):    5.622ns = ( 25.622 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        2.120    23.205    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.329 r  q_reg_i_6/O
                         net (fo=1, routed)           0.566    23.895    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.991 r  q_reg_i_3/O
                         net (fo=459, routed)         1.630    25.622    CPU/dx_is_div_reg/clk
    SLICE_X51Y95         FDRE                                         r  CPU/dx_is_div_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.456    26.078 f  CPU/dx_is_div_reg/q_reg/Q
                         net (fo=35, routed)          1.208    27.285    CPU/dx_is_div_reg/dx_is_div
    SLICE_X50Y101        LUT2 (Prop_lut2_I0_O)        0.148    27.433 f  CPU/dx_is_div_reg/q_i_3__127/O
                         net (fo=7, routed)           0.802    28.235    CPU/multdiv_unit/div_counter/dff4/start_div
    SLICE_X54Y101        FDCE                                         f  CPU/multdiv_unit/div_counter/dff4/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        1.489    42.553    CPU/multdiv_unit/div_counter/dff4/clk_out1
    SLICE_X54Y101        FDCE                                         r  CPU/multdiv_unit/div_counter/dff4/q_reg/C
                         clock pessimism              0.020    42.574    
                         clock uncertainty           -0.161    42.412    
    SLICE_X54Y101        FDCE (Recov_fdce_C_CLR)     -0.523    41.889    CPU/multdiv_unit/div_counter/dff4/q_reg
  -------------------------------------------------------------------
                         required time                         41.889    
                         arrival time                         -28.235    
  -------------------------------------------------------------------
                         slack                                 13.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 CPU/m_busy_reg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_mode/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.406%)  route 0.469ns (71.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.560     0.690    CPU/m_busy_reg/clk_out1
    SLICE_X51Y100        FDCE                                         r  CPU/m_busy_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     0.831 r  CPU/m_busy_reg/q_reg/Q
                         net (fo=4, routed)           0.220     1.050    CPU/dx_is_mult_reg/m_busy
    SLICE_X50Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.095 f  CPU/dx_is_mult_reg/q_i_3__126/O
                         net (fo=6, routed)           0.249     1.345    CPU/multdiv_unit/div_mode/start_mult
    SLICE_X50Y99         FDCE                                         f  CPU/multdiv_unit/div_mode/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.836     0.926    CPU/multdiv_unit/div_mode/clk_out1
    SLICE_X50Y99         FDCE                                         r  CPU/multdiv_unit/div_mode/q_reg/C
                         clock pessimism              0.040     0.966    
    SLICE_X50Y99         FDCE (Remov_fdce_C_CLR)     -0.067     0.899    CPU/multdiv_unit/div_mode/q_reg
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 CPU/m_busy_reg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mdone_ff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.370%)  route 0.547ns (74.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.560     0.690    CPU/m_busy_reg/clk_out1
    SLICE_X51Y100        FDCE                                         r  CPU/m_busy_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     0.831 r  CPU/m_busy_reg/q_reg/Q
                         net (fo=4, routed)           0.220     1.050    CPU/dx_is_mult_reg/m_busy
    SLICE_X50Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.095 f  CPU/dx_is_mult_reg/q_i_3__126/O
                         net (fo=6, routed)           0.328     1.423    CPU/multdiv_unit/mdone_ff/start_mult
    SLICE_X58Y100        FDCE                                         f  CPU/multdiv_unit/mdone_ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.832     0.922    CPU/multdiv_unit/mdone_ff/clk_out1
    SLICE_X58Y100        FDCE                                         r  CPU/multdiv_unit/mdone_ff/q_reg/C
                         clock pessimism              0.035     0.957    
    SLICE_X58Y100        FDCE (Remov_fdce_C_CLR)     -0.067     0.890    CPU/multdiv_unit/mdone_ff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 CPU/d_busy_reg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_counter/dff3/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.187ns (27.645%)  route 0.489ns (72.355%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.560     0.690    CPU/d_busy_reg/clk_out1
    SLICE_X51Y100        FDCE                                         r  CPU/d_busy_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     0.831 r  CPU/d_busy_reg/q_reg/Q
                         net (fo=4, routed)           0.249     1.079    CPU/dx_is_div_reg/d_busy
    SLICE_X50Y101        LUT2 (Prop_lut2_I1_O)        0.046     1.125 f  CPU/dx_is_div_reg/q_i_3__127/O
                         net (fo=7, routed)           0.241     1.366    CPU/multdiv_unit/div_counter/dff3/start_div
    SLICE_X54Y103        FDCE                                         f  CPU/multdiv_unit/div_counter/dff3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.827     0.918    CPU/multdiv_unit/div_counter/dff3/clk_out1
    SLICE_X54Y103        FDCE                                         r  CPU/multdiv_unit/div_counter/dff3/q_reg/C
                         clock pessimism              0.035     0.953    
    SLICE_X54Y103        FDCE (Remov_fdce_C_CLR)     -0.133     0.820    CPU/multdiv_unit/div_counter/dff3/q_reg
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 CPU/d_busy_reg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_counter/dff0/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.187ns (27.086%)  route 0.503ns (72.914%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.560     0.690    CPU/d_busy_reg/clk_out1
    SLICE_X51Y100        FDCE                                         r  CPU/d_busy_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     0.831 r  CPU/d_busy_reg/q_reg/Q
                         net (fo=4, routed)           0.249     1.079    CPU/dx_is_div_reg/d_busy
    SLICE_X50Y101        LUT2 (Prop_lut2_I1_O)        0.046     1.125 f  CPU/dx_is_div_reg/q_i_3__127/O
                         net (fo=7, routed)           0.255     1.380    CPU/multdiv_unit/div_counter/dff0/start_div
    SLICE_X53Y102        FDCE                                         f  CPU/multdiv_unit/div_counter/dff0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.828     0.919    CPU/multdiv_unit/div_counter/dff0/clk_out1
    SLICE_X53Y102        FDCE                                         r  CPU/multdiv_unit/div_counter/dff0/q_reg/C
                         clock pessimism              0.035     0.954    
    SLICE_X53Y102        FDCE (Remov_fdce_C_CLR)     -0.158     0.796    CPU/multdiv_unit/div_counter/dff0/q_reg
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 CPU/d_busy_reg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_counter/dff1/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.187ns (27.086%)  route 0.503ns (72.914%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.560     0.690    CPU/d_busy_reg/clk_out1
    SLICE_X51Y100        FDCE                                         r  CPU/d_busy_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     0.831 r  CPU/d_busy_reg/q_reg/Q
                         net (fo=4, routed)           0.249     1.079    CPU/dx_is_div_reg/d_busy
    SLICE_X50Y101        LUT2 (Prop_lut2_I1_O)        0.046     1.125 f  CPU/dx_is_div_reg/q_i_3__127/O
                         net (fo=7, routed)           0.255     1.380    CPU/multdiv_unit/div_counter/dff1/start_div
    SLICE_X53Y102        FDCE                                         f  CPU/multdiv_unit/div_counter/dff1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.828     0.919    CPU/multdiv_unit/div_counter/dff1/clk_out1
    SLICE_X53Y102        FDCE                                         r  CPU/multdiv_unit/div_counter/dff1/q_reg/C
                         clock pessimism              0.035     0.954    
    SLICE_X53Y102        FDCE (Remov_fdce_C_CLR)     -0.158     0.796    CPU/multdiv_unit/div_counter/dff1/q_reg
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 CPU/m_busy_reg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/ready_ff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.184ns (25.973%)  route 0.524ns (74.027%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.560     0.690    CPU/m_busy_reg/clk_out1
    SLICE_X51Y100        FDCE                                         r  CPU/m_busy_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     0.831 r  CPU/m_busy_reg/q_reg/Q
                         net (fo=4, routed)           0.303     1.133    CPU/m_busy_reg/m_busy
    SLICE_X50Y101        LUT4 (Prop_lut4_I0_O)        0.043     1.176 f  CPU/m_busy_reg/q_i_2__92/O
                         net (fo=1, routed)           0.222     1.398    CPU/multdiv_unit/ready_ff/clr0
    SLICE_X53Y99         FDCE                                         f  CPU/multdiv_unit/ready_ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.835     0.925    CPU/multdiv_unit/ready_ff/clk_out1
    SLICE_X53Y99         FDCE                                         r  CPU/multdiv_unit/ready_ff/q_reg/C
                         clock pessimism              0.040     0.965    
    SLICE_X53Y99         FDCE (Remov_fdce_C_CLR)     -0.165     0.800    CPU/multdiv_unit/ready_ff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 CPU/d_busy_reg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_counter/dff2/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.187ns (25.500%)  route 0.546ns (74.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.560     0.690    CPU/d_busy_reg/clk_out1
    SLICE_X51Y100        FDCE                                         r  CPU/d_busy_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     0.831 r  CPU/d_busy_reg/q_reg/Q
                         net (fo=4, routed)           0.249     1.079    CPU/dx_is_div_reg/d_busy
    SLICE_X50Y101        LUT2 (Prop_lut2_I1_O)        0.046     1.125 f  CPU/dx_is_div_reg/q_i_3__127/O
                         net (fo=7, routed)           0.298     1.423    CPU/multdiv_unit/div_counter/dff2/start_div
    SLICE_X54Y101        FDCE                                         f  CPU/multdiv_unit/div_counter/dff2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.828     0.919    CPU/multdiv_unit/div_counter/dff2/clk_out1
    SLICE_X54Y101        FDCE                                         r  CPU/multdiv_unit/div_counter/dff2/q_reg/C
                         clock pessimism              0.035     0.954    
    SLICE_X54Y101        FDCE (Remov_fdce_C_CLR)     -0.133     0.821    CPU/multdiv_unit/div_counter/dff2/q_reg
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 CPU/d_busy_reg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_counter/dff4/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.187ns (25.500%)  route 0.546ns (74.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.560     0.690    CPU/d_busy_reg/clk_out1
    SLICE_X51Y100        FDCE                                         r  CPU/d_busy_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     0.831 r  CPU/d_busy_reg/q_reg/Q
                         net (fo=4, routed)           0.249     1.079    CPU/dx_is_div_reg/d_busy
    SLICE_X50Y101        LUT2 (Prop_lut2_I1_O)        0.046     1.125 f  CPU/dx_is_div_reg/q_i_3__127/O
                         net (fo=7, routed)           0.298     1.423    CPU/multdiv_unit/div_counter/dff4/start_div
    SLICE_X54Y101        FDCE                                         f  CPU/multdiv_unit/div_counter/dff4/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.828     0.919    CPU/multdiv_unit/div_counter/dff4/clk_out1
    SLICE_X54Y101        FDCE                                         r  CPU/multdiv_unit/div_counter/dff4/q_reg/C
                         clock pessimism              0.035     0.954    
    SLICE_X54Y101        FDCE (Remov_fdce_C_CLR)     -0.133     0.821    CPU/multdiv_unit/div_counter/dff4/q_reg
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 CPU/m_busy_reg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_counter/dff0/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.186%)  route 0.652ns (77.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.560     0.690    CPU/m_busy_reg/clk_out1
    SLICE_X51Y100        FDCE                                         r  CPU/m_busy_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     0.831 r  CPU/m_busy_reg/q_reg/Q
                         net (fo=4, routed)           0.220     1.050    CPU/dx_is_mult_reg/m_busy
    SLICE_X50Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.095 f  CPU/dx_is_mult_reg/q_i_3__126/O
                         net (fo=6, routed)           0.433     1.528    CPU/multdiv_unit/mult_counter/dff0/start_mult
    SLICE_X60Y98         FDCE                                         f  CPU/multdiv_unit/mult_counter/dff0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.838     0.928    CPU/multdiv_unit/mult_counter/dff0/clk_out1
    SLICE_X60Y98         FDCE                                         r  CPU/multdiv_unit/mult_counter/dff0/q_reg/C
                         clock pessimism              0.040     0.968    
    SLICE_X60Y98         FDCE (Remov_fdce_C_CLR)     -0.067     0.901    CPU/multdiv_unit/mult_counter/dff0/q_reg
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 CPU/m_busy_reg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_counter/dff1/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.186%)  route 0.652ns (77.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.560     0.690    CPU/m_busy_reg/clk_out1
    SLICE_X51Y100        FDCE                                         r  CPU/m_busy_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     0.831 r  CPU/m_busy_reg/q_reg/Q
                         net (fo=4, routed)           0.220     1.050    CPU/dx_is_mult_reg/m_busy
    SLICE_X50Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.095 f  CPU/dx_is_mult_reg/q_i_3__126/O
                         net (fo=6, routed)           0.433     1.528    CPU/multdiv_unit/mult_counter/dff1/start_mult
    SLICE_X60Y98         FDCE                                         f  CPU/multdiv_unit/mult_counter/dff1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1606, routed)        0.838     0.928    CPU/multdiv_unit/mult_counter/dff1/clk_out1
    SLICE_X60Y98         FDCE                                         r  CPU/multdiv_unit/mult_counter/dff1/q_reg/C
                         clock pessimism              0.040     0.968    
    SLICE_X60Y98         FDCE (Remov_fdce_C_CLR)     -0.067     0.901    CPU/multdiv_unit/mult_counter/dff1/q_reg
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.627    





