<stg><name>forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_161_1</name>


<trans_list>

<trans id="56" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
newFuncRoot:1 %biases_val_read = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %biases_val

]]></Node>
<StgValue><ssdm name="biases_val_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:2 %store_ln55 = store i4 0, i4 %i_5

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %VITIS_LOOP_162_2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
VITIS_LOOP_162_2:0 %i = load i4 %i_5

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_162_2:1 %icmp_ln161 = icmp_eq  i4 %i, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln161"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_162_2:2 %i_9 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_162_2:3 %br_ln161 = br i1 %icmp_ln161, void %VITIS_LOOP_162_2.split, void %memset.loop4.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_162_2.split:0 %zext_ln161 = zext i4 %i

]]></Node>
<StgValue><ssdm name="zext_ln161"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="4">
<![CDATA[
VITIS_LOOP_162_2.split:4 %trunc_ln56 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="trunc_ln56"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
VITIS_LOOP_162_2.split:5 %shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %trunc_ln56, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_162_2.split:6 %C_0_addr = getelementptr i64 %C_0, i64 0, i64 %zext_ln161

]]></Node>
<StgValue><ssdm name="C_0_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_162_2.split:7 %C_0_load = load i3 %C_0_addr

]]></Node>
<StgValue><ssdm name="C_0_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="512" op_0_bw="9">
<![CDATA[
VITIS_LOOP_162_2.split:8 %zext_ln163 = zext i9 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln163"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
VITIS_LOOP_162_2.split:9 %lshr_ln163 = lshr i512 %biases_val_read, i512 %zext_ln163

]]></Node>
<StgValue><ssdm name="lshr_ln163"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="512">
<![CDATA[
VITIS_LOOP_162_2.split:10 %trunc_ln163 = trunc i512 %lshr_ln163

]]></Node>
<StgValue><ssdm name="trunc_ln163"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_162_2.split:15 %store_ln55 = store i4 %i_9, i4 %i_5

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="26" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_162_2.split:7 %C_0_load = load i3 %C_0_addr

]]></Node>
<StgValue><ssdm name="C_0_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_162_2.split:11 %bitcast_ln163 = bitcast i64 %trunc_ln163

]]></Node>
<StgValue><ssdm name="bitcast_ln163"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_162_2.split:12 %add = dadd i64 %C_0_load, i64 %bitcast_ln163

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="29" st_id="3" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_162_2.split:12 %add = dadd i64 %C_0_load, i64 %bitcast_ln163

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="30" st_id="4" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_162_2.split:12 %add = dadd i64 %C_0_load, i64 %bitcast_ln163

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="31" st_id="5" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_162_2.split:12 %add = dadd i64 %C_0_load, i64 %bitcast_ln163

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0">
<![CDATA[
memset.loop4.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="32" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_162_2.split:1 %specpipeline_ln161 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln161"/></StgValue>
</operation>

<operation id="33" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_162_2.split:2 %speclooptripcount_ln161 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln161"/></StgValue>
</operation>

<operation id="34" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_162_2.split:3 %specloopname_ln161 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln161"/></StgValue>
</operation>

<operation id="35" st_id="6" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_162_2.split:12 %add = dadd i64 %C_0_load, i64 %bitcast_ln163

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="36" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_162_2.split:13 %net_0_addr = getelementptr i64 %net_0, i64 0, i64 %zext_ln161

]]></Node>
<StgValue><ssdm name="net_0_addr"/></StgValue>
</operation>

<operation id="37" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
VITIS_LOOP_162_2.split:14 %store_ln163 = store i64 %add, i3 %net_0_addr

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="38" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_162_2.split:16 %br_ln161 = br void %VITIS_LOOP_162_2

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="57" name="C_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="C_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="58" name="biases_val" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="biases_val"/></StgValue>
</port>
<port id="59" name="net_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="net_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="61" from="StgValue_60" to="i_5" fromId="60" toId="9">
</dataflow>
<dataflow id="63" from="_ssdm_op_Read.ap_auto.i512" to="biases_val_read" fromId="62" toId="10">
</dataflow>
<dataflow id="64" from="biases_val" to="biases_val_read" fromId="58" toId="10">
</dataflow>
<dataflow id="66" from="StgValue_65" to="store_ln55" fromId="65" toId="11">
</dataflow>
<dataflow id="67" from="i_5" to="store_ln55" fromId="9" toId="11">
</dataflow>
<dataflow id="68" from="i_5" to="i" fromId="9" toId="13">
</dataflow>
<dataflow id="69" from="i" to="icmp_ln161" fromId="13" toId="14">
</dataflow>
<dataflow id="71" from="StgValue_70" to="icmp_ln161" fromId="70" toId="14">
</dataflow>
<dataflow id="72" from="i" to="i_9" fromId="13" toId="15">
</dataflow>
<dataflow id="74" from="StgValue_73" to="i_9" fromId="73" toId="15">
</dataflow>
<dataflow id="75" from="icmp_ln161" to="br_ln161" fromId="14" toId="16">
</dataflow>
<dataflow id="76" from="i" to="zext_ln161" fromId="13" toId="17">
</dataflow>
<dataflow id="77" from="i" to="trunc_ln56" fromId="13" toId="18">
</dataflow>
<dataflow id="79" from="_ssdm_op_BitConcatenate.i9.i3.i6" to="shl_ln" fromId="78" toId="19">
</dataflow>
<dataflow id="80" from="trunc_ln56" to="shl_ln" fromId="18" toId="19">
</dataflow>
<dataflow id="82" from="StgValue_81" to="shl_ln" fromId="81" toId="19">
</dataflow>
<dataflow id="83" from="C_0" to="C_0_addr" fromId="57" toId="20">
</dataflow>
<dataflow id="85" from="StgValue_84" to="C_0_addr" fromId="84" toId="20">
</dataflow>
<dataflow id="86" from="zext_ln161" to="C_0_addr" fromId="17" toId="20">
</dataflow>
<dataflow id="87" from="C_0_addr" to="C_0_load" fromId="20" toId="21">
</dataflow>
<dataflow id="88" from="shl_ln" to="zext_ln163" fromId="19" toId="22">
</dataflow>
<dataflow id="89" from="biases_val_read" to="lshr_ln163" fromId="10" toId="23">
</dataflow>
<dataflow id="90" from="zext_ln163" to="lshr_ln163" fromId="22" toId="23">
</dataflow>
<dataflow id="91" from="lshr_ln163" to="trunc_ln163" fromId="23" toId="24">
</dataflow>
<dataflow id="92" from="i_9" to="store_ln55" fromId="15" toId="25">
</dataflow>
<dataflow id="93" from="i_5" to="store_ln55" fromId="9" toId="25">
</dataflow>
<dataflow id="94" from="C_0_addr" to="C_0_load" fromId="20" toId="26">
</dataflow>
<dataflow id="95" from="trunc_ln163" to="bitcast_ln163" fromId="24" toId="27">
</dataflow>
<dataflow id="96" from="C_0_load" to="add" fromId="26" toId="28">
</dataflow>
<dataflow id="97" from="bitcast_ln163" to="add" fromId="27" toId="28">
</dataflow>
<dataflow id="98" from="C_0_load" to="add" fromId="26" toId="29">
</dataflow>
<dataflow id="99" from="bitcast_ln163" to="add" fromId="27" toId="29">
</dataflow>
<dataflow id="100" from="C_0_load" to="add" fromId="26" toId="30">
</dataflow>
<dataflow id="101" from="bitcast_ln163" to="add" fromId="27" toId="30">
</dataflow>
<dataflow id="102" from="C_0_load" to="add" fromId="26" toId="31">
</dataflow>
<dataflow id="103" from="bitcast_ln163" to="add" fromId="27" toId="31">
</dataflow>
<dataflow id="105" from="_ssdm_op_SpecPipeline" to="specpipeline_ln161" fromId="104" toId="32">
</dataflow>
<dataflow id="107" from="StgValue_106" to="specpipeline_ln161" fromId="106" toId="32">
</dataflow>
<dataflow id="109" from="StgValue_108" to="specpipeline_ln161" fromId="108" toId="32">
</dataflow>
<dataflow id="110" from="StgValue_108" to="specpipeline_ln161" fromId="108" toId="32">
</dataflow>
<dataflow id="111" from="StgValue_108" to="specpipeline_ln161" fromId="108" toId="32">
</dataflow>
<dataflow id="113" from="empty_0" to="specpipeline_ln161" fromId="112" toId="32">
</dataflow>
<dataflow id="115" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln161" fromId="114" toId="33">
</dataflow>
<dataflow id="117" from="StgValue_116" to="speclooptripcount_ln161" fromId="116" toId="33">
</dataflow>
<dataflow id="118" from="StgValue_116" to="speclooptripcount_ln161" fromId="116" toId="33">
</dataflow>
<dataflow id="119" from="StgValue_116" to="speclooptripcount_ln161" fromId="116" toId="33">
</dataflow>
<dataflow id="121" from="_ssdm_op_SpecLoopName" to="specloopname_ln161" fromId="120" toId="34">
</dataflow>
<dataflow id="123" from="empty_10" to="specloopname_ln161" fromId="122" toId="34">
</dataflow>
<dataflow id="124" from="C_0_load" to="add" fromId="26" toId="35">
</dataflow>
<dataflow id="125" from="bitcast_ln163" to="add" fromId="27" toId="35">
</dataflow>
<dataflow id="126" from="net_0" to="net_0_addr" fromId="59" toId="36">
</dataflow>
<dataflow id="127" from="StgValue_84" to="net_0_addr" fromId="84" toId="36">
</dataflow>
<dataflow id="128" from="zext_ln161" to="net_0_addr" fromId="17" toId="36">
</dataflow>
<dataflow id="129" from="add" to="store_ln163" fromId="35" toId="37">
</dataflow>
<dataflow id="130" from="net_0_addr" to="store_ln163" fromId="36" toId="37">
</dataflow>
<dataflow id="131" from="icmp_ln161" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="132" from="icmp_ln161" to="StgValue_6" fromId="14" toId="6">
</dataflow>
</dataflows>


</stg>
