--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr
top_module.pcf -ucf constraints.ucf

Design file:              top_module.ncd
Physical constraint file: top_module.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1035413 paths analyzed, 7233 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.157ns.
--------------------------------------------------------------------------------

Paths for end point comm/f_4 (SLICE_X28Y118.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga/state_FSM_FFd4 (FF)
  Destination:          comm/f_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.098ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga/state_FSM_FFd4 to comm/f_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y125.AQ     Tcko                  0.408   comm_fpga/state_FSM_FFd4
                                                       comm_fpga/state_FSM_FFd4
    SLICE_X24Y110.B4     net (fanout=32)       1.835   comm_fpga/state_FSM_FFd4
    SLICE_X24Y110.B      Tilo                  0.205   comm/h2fReady_out
                                                       comm_fpga/Mmux_h2fValid_out11
    SLICE_X5Y110.C5      net (fanout=6)        3.136   h2fValid
    SLICE_X5Y110.C       Tilo                  0.259   comm/_n0693_inv
                                                       comm/_n0625_inv211
    SLICE_X5Y121.D5      net (fanout=3)        1.031   comm/_n0625_inv21
    SLICE_X5Y121.DMUX    Tilo                  0.313   comm/_n0719_inv
                                                       comm/_n0745_inv1
    SLICE_X28Y118.CE     net (fanout=2)        4.576   comm/_n0745_inv
    SLICE_X28Y118.CLK    Tceck                 0.335   comm/f<7>
                                                       comm/f_4
    -------------------------------------------------  ---------------------------
    Total                                     12.098ns (1.520ns logic, 10.578ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga/state_FSM_FFd3 (FF)
  Destination:          comm/f_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.733ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.232 - 0.254)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga/state_FSM_FFd3 to comm/f_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y124.CQ     Tcko                  0.408   comm_fpga/state_FSM_FFd3
                                                       comm_fpga/state_FSM_FFd3
    SLICE_X24Y110.B3     net (fanout=13)       1.470   comm_fpga/state_FSM_FFd3
    SLICE_X24Y110.B      Tilo                  0.205   comm/h2fReady_out
                                                       comm_fpga/Mmux_h2fValid_out11
    SLICE_X5Y110.C5      net (fanout=6)        3.136   h2fValid
    SLICE_X5Y110.C       Tilo                  0.259   comm/_n0693_inv
                                                       comm/_n0625_inv211
    SLICE_X5Y121.D5      net (fanout=3)        1.031   comm/_n0625_inv21
    SLICE_X5Y121.DMUX    Tilo                  0.313   comm/_n0719_inv
                                                       comm/_n0745_inv1
    SLICE_X28Y118.CE     net (fanout=2)        4.576   comm/_n0745_inv
    SLICE_X28Y118.CLK    Tceck                 0.335   comm/f<7>
                                                       comm/f_4
    -------------------------------------------------  ---------------------------
    Total                                     11.733ns (1.520ns logic, 10.213ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga/state_FSM_FFd2 (FF)
  Destination:          comm/f_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.566ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.232 - 0.254)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga/state_FSM_FFd2 to comm/f_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y124.BQ     Tcko                  0.408   comm_fpga/state_FSM_FFd3
                                                       comm_fpga/state_FSM_FFd2
    SLICE_X24Y110.B5     net (fanout=13)       1.303   comm_fpga/state_FSM_FFd2
    SLICE_X24Y110.B      Tilo                  0.205   comm/h2fReady_out
                                                       comm_fpga/Mmux_h2fValid_out11
    SLICE_X5Y110.C5      net (fanout=6)        3.136   h2fValid
    SLICE_X5Y110.C       Tilo                  0.259   comm/_n0693_inv
                                                       comm/_n0625_inv211
    SLICE_X5Y121.D5      net (fanout=3)        1.031   comm/_n0625_inv21
    SLICE_X5Y121.DMUX    Tilo                  0.313   comm/_n0719_inv
                                                       comm/_n0745_inv1
    SLICE_X28Y118.CE     net (fanout=2)        4.576   comm/_n0745_inv
    SLICE_X28Y118.CLK    Tceck                 0.335   comm/f<7>
                                                       comm/f_4
    -------------------------------------------------  ---------------------------
    Total                                     11.566ns (1.520ns logic, 10.046ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Paths for end point comm/f_7 (SLICE_X28Y118.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga/state_FSM_FFd4 (FF)
  Destination:          comm/f_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.078ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga/state_FSM_FFd4 to comm/f_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y125.AQ     Tcko                  0.408   comm_fpga/state_FSM_FFd4
                                                       comm_fpga/state_FSM_FFd4
    SLICE_X24Y110.B4     net (fanout=32)       1.835   comm_fpga/state_FSM_FFd4
    SLICE_X24Y110.B      Tilo                  0.205   comm/h2fReady_out
                                                       comm_fpga/Mmux_h2fValid_out11
    SLICE_X5Y110.C5      net (fanout=6)        3.136   h2fValid
    SLICE_X5Y110.C       Tilo                  0.259   comm/_n0693_inv
                                                       comm/_n0625_inv211
    SLICE_X5Y121.D5      net (fanout=3)        1.031   comm/_n0625_inv21
    SLICE_X5Y121.DMUX    Tilo                  0.313   comm/_n0719_inv
                                                       comm/_n0745_inv1
    SLICE_X28Y118.CE     net (fanout=2)        4.576   comm/_n0745_inv
    SLICE_X28Y118.CLK    Tceck                 0.315   comm/f<7>
                                                       comm/f_7
    -------------------------------------------------  ---------------------------
    Total                                     12.078ns (1.500ns logic, 10.578ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga/state_FSM_FFd3 (FF)
  Destination:          comm/f_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.713ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.232 - 0.254)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga/state_FSM_FFd3 to comm/f_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y124.CQ     Tcko                  0.408   comm_fpga/state_FSM_FFd3
                                                       comm_fpga/state_FSM_FFd3
    SLICE_X24Y110.B3     net (fanout=13)       1.470   comm_fpga/state_FSM_FFd3
    SLICE_X24Y110.B      Tilo                  0.205   comm/h2fReady_out
                                                       comm_fpga/Mmux_h2fValid_out11
    SLICE_X5Y110.C5      net (fanout=6)        3.136   h2fValid
    SLICE_X5Y110.C       Tilo                  0.259   comm/_n0693_inv
                                                       comm/_n0625_inv211
    SLICE_X5Y121.D5      net (fanout=3)        1.031   comm/_n0625_inv21
    SLICE_X5Y121.DMUX    Tilo                  0.313   comm/_n0719_inv
                                                       comm/_n0745_inv1
    SLICE_X28Y118.CE     net (fanout=2)        4.576   comm/_n0745_inv
    SLICE_X28Y118.CLK    Tceck                 0.315   comm/f<7>
                                                       comm/f_7
    -------------------------------------------------  ---------------------------
    Total                                     11.713ns (1.500ns logic, 10.213ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga/state_FSM_FFd2 (FF)
  Destination:          comm/f_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.546ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.232 - 0.254)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga/state_FSM_FFd2 to comm/f_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y124.BQ     Tcko                  0.408   comm_fpga/state_FSM_FFd3
                                                       comm_fpga/state_FSM_FFd2
    SLICE_X24Y110.B5     net (fanout=13)       1.303   comm_fpga/state_FSM_FFd2
    SLICE_X24Y110.B      Tilo                  0.205   comm/h2fReady_out
                                                       comm_fpga/Mmux_h2fValid_out11
    SLICE_X5Y110.C5      net (fanout=6)        3.136   h2fValid
    SLICE_X5Y110.C       Tilo                  0.259   comm/_n0693_inv
                                                       comm/_n0625_inv211
    SLICE_X5Y121.D5      net (fanout=3)        1.031   comm/_n0625_inv21
    SLICE_X5Y121.DMUX    Tilo                  0.313   comm/_n0719_inv
                                                       comm/_n0745_inv1
    SLICE_X28Y118.CE     net (fanout=2)        4.576   comm/_n0745_inv
    SLICE_X28Y118.CLK    Tceck                 0.315   comm/f<7>
                                                       comm/f_7
    -------------------------------------------------  ---------------------------
    Total                                     11.546ns (1.500ns logic, 10.046ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

Paths for end point comm/f_6 (SLICE_X28Y118.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga/state_FSM_FFd4 (FF)
  Destination:          comm/f_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.077ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga/state_FSM_FFd4 to comm/f_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y125.AQ     Tcko                  0.408   comm_fpga/state_FSM_FFd4
                                                       comm_fpga/state_FSM_FFd4
    SLICE_X24Y110.B4     net (fanout=32)       1.835   comm_fpga/state_FSM_FFd4
    SLICE_X24Y110.B      Tilo                  0.205   comm/h2fReady_out
                                                       comm_fpga/Mmux_h2fValid_out11
    SLICE_X5Y110.C5      net (fanout=6)        3.136   h2fValid
    SLICE_X5Y110.C       Tilo                  0.259   comm/_n0693_inv
                                                       comm/_n0625_inv211
    SLICE_X5Y121.D5      net (fanout=3)        1.031   comm/_n0625_inv21
    SLICE_X5Y121.DMUX    Tilo                  0.313   comm/_n0719_inv
                                                       comm/_n0745_inv1
    SLICE_X28Y118.CE     net (fanout=2)        4.576   comm/_n0745_inv
    SLICE_X28Y118.CLK    Tceck                 0.314   comm/f<7>
                                                       comm/f_6
    -------------------------------------------------  ---------------------------
    Total                                     12.077ns (1.499ns logic, 10.578ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga/state_FSM_FFd3 (FF)
  Destination:          comm/f_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.712ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.232 - 0.254)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga/state_FSM_FFd3 to comm/f_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y124.CQ     Tcko                  0.408   comm_fpga/state_FSM_FFd3
                                                       comm_fpga/state_FSM_FFd3
    SLICE_X24Y110.B3     net (fanout=13)       1.470   comm_fpga/state_FSM_FFd3
    SLICE_X24Y110.B      Tilo                  0.205   comm/h2fReady_out
                                                       comm_fpga/Mmux_h2fValid_out11
    SLICE_X5Y110.C5      net (fanout=6)        3.136   h2fValid
    SLICE_X5Y110.C       Tilo                  0.259   comm/_n0693_inv
                                                       comm/_n0625_inv211
    SLICE_X5Y121.D5      net (fanout=3)        1.031   comm/_n0625_inv21
    SLICE_X5Y121.DMUX    Tilo                  0.313   comm/_n0719_inv
                                                       comm/_n0745_inv1
    SLICE_X28Y118.CE     net (fanout=2)        4.576   comm/_n0745_inv
    SLICE_X28Y118.CLK    Tceck                 0.314   comm/f<7>
                                                       comm/f_6
    -------------------------------------------------  ---------------------------
    Total                                     11.712ns (1.499ns logic, 10.213ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga/state_FSM_FFd2 (FF)
  Destination:          comm/f_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.545ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.232 - 0.254)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga/state_FSM_FFd2 to comm/f_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y124.BQ     Tcko                  0.408   comm_fpga/state_FSM_FFd3
                                                       comm_fpga/state_FSM_FFd2
    SLICE_X24Y110.B5     net (fanout=13)       1.303   comm_fpga/state_FSM_FFd2
    SLICE_X24Y110.B      Tilo                  0.205   comm/h2fReady_out
                                                       comm_fpga/Mmux_h2fValid_out11
    SLICE_X5Y110.C5      net (fanout=6)        3.136   h2fValid
    SLICE_X5Y110.C       Tilo                  0.259   comm/_n0693_inv
                                                       comm/_n0625_inv211
    SLICE_X5Y121.D5      net (fanout=3)        1.031   comm/_n0625_inv21
    SLICE_X5Y121.DMUX    Tilo                  0.313   comm/_n0719_inv
                                                       comm/_n0745_inv1
    SLICE_X28Y118.CE     net (fanout=2)        4.576   comm/_n0745_inv
    SLICE_X28Y118.CLK    Tceck                 0.314   comm/f<7>
                                                       comm/f_6
    -------------------------------------------------  ---------------------------
    Total                                     11.545ns (1.499ns logic, 10.046ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ATM_Main_cont/data_to_be_decrypted_62 (SLICE_X5Y122.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm/data_recieved_62 (FF)
  Destination:          ATM_Main_cont/data_to_be_decrypted_62 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.036 - 0.034)
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comm/data_recieved_62 to ATM_Main_cont/data_to_be_decrypted_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y122.CQ      Tcko                  0.200   comm/data_recieved<63>
                                                       comm/data_recieved_62
    SLICE_X5Y122.CX      net (fanout=1)        0.138   comm/data_recieved<62>
    SLICE_X5Y122.CLK     Tckdi       (-Th)    -0.059   ATM_Main_cont/data_to_be_decrypted<63>
                                                       ATM_Main_cont/data_to_be_decrypted_62
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.259ns logic, 0.138ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

Paths for end point comm/data_recieved_2 (SLICE_X13Y110.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm/h_2 (FF)
  Destination:          comm/data_recieved_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comm/h_2 to comm/data_recieved_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y110.CQ     Tcko                  0.200   comm/h<3>
                                                       comm/h_2
    SLICE_X13Y110.CX     net (fanout=1)        0.138   comm/h<2>
    SLICE_X13Y110.CLK    Tckdi       (-Th)    -0.059   comm/data_recieved<3>
                                                       comm/data_recieved_2
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.259ns logic, 0.138ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

Paths for end point comm/data_recieved_22 (SLICE_X29Y118.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm/f_6 (FF)
  Destination:          comm/data_recieved_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.033 - 0.031)
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comm/f_6 to comm/data_recieved_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y118.CQ     Tcko                  0.200   comm/f<7>
                                                       comm/f_6
    SLICE_X29Y118.CX     net (fanout=1)        0.138   comm/f<6>
    SLICE_X29Y118.CLK    Tckdi       (-Th)    -0.059   comm/data_recieved<23>
                                                       comm/data_recieved_22
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.259ns logic, 0.138ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: fx2Clk_in_BUFGP/BUFG/I0
  Logical resource: fx2Clk_in_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: fx2Clk_in_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: ATM_Main_cont/data_inp/temp<3>/CLK
  Logical resource: ATM_Main_cont/data_inp/temp_0/CK
  Location pin: SLICE_X24Y66.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 19.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: ATM_Main_cont/data_inp/temp<3>/SR
  Logical resource: ATM_Main_cont/data_inp/temp_0/SR
  Location pin: SLICE_X24Y66.SR
  Clock network: ATM_Main_cont/done_or_reset
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |   12.157|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1035413 paths, 0 nets, and 8666 connections

Design statistics:
   Minimum period:  12.157ns{1}   (Maximum frequency:  82.257MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Apr 28 18:11:12 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 480 MB



