# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../pwm_gen.srcs/sources_1/new/pwm_gen.sv" \
"../../../../../../../ver/pwm_gen/tb/pwm_gen_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
