==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.reactossdklib3rdpartylibxml2parser.c_xmlCheckLanguageID_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:42 ; elapsed = 00:07:03 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21864 ; free virtual = 44647
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:42 ; elapsed = 00:07:03 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21864 ; free virtual = 44647
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:44 ; elapsed = 00:07:05 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21866 ; free virtual = 44648
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xmlCheckLanguageID' into 'main' (extr_.reactossdklib3rdpartylibxml2parser.c_xmlCheckLanguageID_with_main.c:153) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:44 ; elapsed = 00:07:05 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21866 ; free virtual = 44648
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:44 ; elapsed = 00:07:05 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21866 ; free virtual = 44649
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:44 ; elapsed = 00:07:05 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21866 ; free virtual = 44649
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 148.06 seconds; current allocated memory: 108.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 108.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 108.444 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:44 ; elapsed = 00:07:06 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21866 ; free virtual = 44649
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/aut/proj_extr_.linuxdriversgpudrmradeonr600.c_rs780_pm_init_profile_with_main.c'.
INFO: [HLS 200-10] Adding design file 'extr_.linuxdriversgpudrmradeonr600.c_rs780_pm_init_profile_with_main.c' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/aut/proj_extr_.linuxdriversgpudrmradeonr600.c_rs780_pm_init_profile_with_main.c/solution1'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.reactossdklib3rdpartylibxml2parser.c_xmlCheckLanguageID_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:05:18 ; elapsed = 00:32:38 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 26816 ; free virtual = 37391
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:05:18 ; elapsed = 00:32:38 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 26816 ; free virtual = 37391
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:05:20 ; elapsed = 00:32:40 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 26816 ; free virtual = 37392
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] extr_.reactossdklib3rdpartylibxml2parser.c_xmlCheckLanguageID_with_main.c:23: unsupported memory access on variable 'lang' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.reactossdklib3rdpartylibxml2parser.c_xmlCheckLanguageID_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:05:33 ; elapsed = 00:33:49 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 26815 ; free virtual = 37391
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:05:33 ; elapsed = 00:33:49 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 26815 ; free virtual = 37391
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:05:34 ; elapsed = 00:33:51 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 26815 ; free virtual = 37391
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:05:34 ; elapsed = 00:33:51 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 26815 ; free virtual = 37391
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:05:35 ; elapsed = 00:33:51 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 26808 ; free virtual = 37384
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:35 ; elapsed = 00:33:51 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 26808 ; free virtual = 37384
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'xmlCheckLanguageID' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xmlCheckLanguageID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 300.73 seconds; current allocated memory: 158.125 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 159.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xmlCheckLanguageID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'xmlCheckLanguageID/lang' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'xmlCheckLanguageID' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'xmlCheckLanguageID'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 160.601 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:05:37 ; elapsed = 00:33:54 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 26802 ; free virtual = 37382
INFO: [VHDL 208-304] Generating VHDL RTL for xmlCheckLanguageID.
INFO: [VLOG 209-307] Generating Verilog RTL for xmlCheckLanguageID.
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.reactossdklib3rdpartylibxml2uri.c_xmlNormalizeURIPath_with_main.c'.
INFO: [HLS 200-10] Opening solution '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.reactossdklib3rdpartylibxml2uri.c_xmlNormalizeURIPath_with_main.c/solution1'.
