
BLE_Custom.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c2f4  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b68  0800c434  0800c434  0001c434  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800cf9c  0800cf9c  0001cf9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800cfa4  0800cfa4  0001cfa4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800cfa8  0800cfa8  0001cfa8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000008c  20000004  0800cfac  00020004  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 TIMERSERVER_CONTEXT 00000099  20000090  0800d038  00020090  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 BLE_DRIVER_CONTEXT 00000046  2000012c  0800d0d1  0002012c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 SYSTEM_DRIVER_CONTEXT 00000011  20000174  0800d117  00020174  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 BLE_APP_CONTEXT 00000088  20000188  0800d128  00020188  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          000015d4  20000210  0800d1b0  00020210  2**2
                  ALLOC
 12 ._user_heap_stack 00001404  200017e4  0800d1b0  000217e4  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY
 14 MAPPING_TABLE 00000028  20030000  20030000  00030000  2**2
                  ALLOC
 15 MB_MEM1       000001b7  20030028  20030028  00030000  2**2
                  ALLOC
 16 MB_MEM2       00000877  200301e0  200301e0  00030000  2**2
                  ALLOC
 17 .debug_info   0002f59f  00000000  00000000  00020240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_abbrev 00006405  00000000  00000000  0004f7df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_aranges 00002938  00000000  00000000  00055be8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_ranges 00002678  00000000  00000000  00058520  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_macro  0002de56  00000000  00000000  0005ab98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line   0002dff4  00000000  00000000  000889ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_str    000fa399  00000000  00000000  000b69e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .comment      00000050  00000000  00000000  001b0d7b  2**0
                  CONTENTS, READONLY
 25 .debug_frame  0000b2e4  00000000  00000000  001b0dcc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000210 	.word	0x20000210
 800015c:	00000000 	.word	0x00000000
 8000160:	0800c41c 	.word	0x0800c41c

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000214 	.word	0x20000214
 800017c:	0800c41c 	.word	0x0800c41c

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_uldivmod>:
 8000230:	b953      	cbnz	r3, 8000248 <__aeabi_uldivmod+0x18>
 8000232:	b94a      	cbnz	r2, 8000248 <__aeabi_uldivmod+0x18>
 8000234:	2900      	cmp	r1, #0
 8000236:	bf08      	it	eq
 8000238:	2800      	cmpeq	r0, #0
 800023a:	bf1c      	itt	ne
 800023c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000240:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000244:	f000 b974 	b.w	8000530 <__aeabi_idiv0>
 8000248:	f1ad 0c08 	sub.w	ip, sp, #8
 800024c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000250:	f000 f806 	bl	8000260 <__udivmoddi4>
 8000254:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000258:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800025c:	b004      	add	sp, #16
 800025e:	4770      	bx	lr

08000260 <__udivmoddi4>:
 8000260:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000264:	9d08      	ldr	r5, [sp, #32]
 8000266:	4604      	mov	r4, r0
 8000268:	468e      	mov	lr, r1
 800026a:	2b00      	cmp	r3, #0
 800026c:	d14d      	bne.n	800030a <__udivmoddi4+0xaa>
 800026e:	428a      	cmp	r2, r1
 8000270:	4694      	mov	ip, r2
 8000272:	d969      	bls.n	8000348 <__udivmoddi4+0xe8>
 8000274:	fab2 f282 	clz	r2, r2
 8000278:	b152      	cbz	r2, 8000290 <__udivmoddi4+0x30>
 800027a:	fa01 f302 	lsl.w	r3, r1, r2
 800027e:	f1c2 0120 	rsb	r1, r2, #32
 8000282:	fa20 f101 	lsr.w	r1, r0, r1
 8000286:	fa0c fc02 	lsl.w	ip, ip, r2
 800028a:	ea41 0e03 	orr.w	lr, r1, r3
 800028e:	4094      	lsls	r4, r2
 8000290:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000294:	0c21      	lsrs	r1, r4, #16
 8000296:	fbbe f6f8 	udiv	r6, lr, r8
 800029a:	fa1f f78c 	uxth.w	r7, ip
 800029e:	fb08 e316 	mls	r3, r8, r6, lr
 80002a2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002a6:	fb06 f107 	mul.w	r1, r6, r7
 80002aa:	4299      	cmp	r1, r3
 80002ac:	d90a      	bls.n	80002c4 <__udivmoddi4+0x64>
 80002ae:	eb1c 0303 	adds.w	r3, ip, r3
 80002b2:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 80002b6:	f080 811f 	bcs.w	80004f8 <__udivmoddi4+0x298>
 80002ba:	4299      	cmp	r1, r3
 80002bc:	f240 811c 	bls.w	80004f8 <__udivmoddi4+0x298>
 80002c0:	3e02      	subs	r6, #2
 80002c2:	4463      	add	r3, ip
 80002c4:	1a5b      	subs	r3, r3, r1
 80002c6:	b2a4      	uxth	r4, r4
 80002c8:	fbb3 f0f8 	udiv	r0, r3, r8
 80002cc:	fb08 3310 	mls	r3, r8, r0, r3
 80002d0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002d4:	fb00 f707 	mul.w	r7, r0, r7
 80002d8:	42a7      	cmp	r7, r4
 80002da:	d90a      	bls.n	80002f2 <__udivmoddi4+0x92>
 80002dc:	eb1c 0404 	adds.w	r4, ip, r4
 80002e0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002e4:	f080 810a 	bcs.w	80004fc <__udivmoddi4+0x29c>
 80002e8:	42a7      	cmp	r7, r4
 80002ea:	f240 8107 	bls.w	80004fc <__udivmoddi4+0x29c>
 80002ee:	4464      	add	r4, ip
 80002f0:	3802      	subs	r0, #2
 80002f2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002f6:	1be4      	subs	r4, r4, r7
 80002f8:	2600      	movs	r6, #0
 80002fa:	b11d      	cbz	r5, 8000304 <__udivmoddi4+0xa4>
 80002fc:	40d4      	lsrs	r4, r2
 80002fe:	2300      	movs	r3, #0
 8000300:	e9c5 4300 	strd	r4, r3, [r5]
 8000304:	4631      	mov	r1, r6
 8000306:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800030a:	428b      	cmp	r3, r1
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0xc2>
 800030e:	2d00      	cmp	r5, #0
 8000310:	f000 80ef 	beq.w	80004f2 <__udivmoddi4+0x292>
 8000314:	2600      	movs	r6, #0
 8000316:	e9c5 0100 	strd	r0, r1, [r5]
 800031a:	4630      	mov	r0, r6
 800031c:	4631      	mov	r1, r6
 800031e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000322:	fab3 f683 	clz	r6, r3
 8000326:	2e00      	cmp	r6, #0
 8000328:	d14a      	bne.n	80003c0 <__udivmoddi4+0x160>
 800032a:	428b      	cmp	r3, r1
 800032c:	d302      	bcc.n	8000334 <__udivmoddi4+0xd4>
 800032e:	4282      	cmp	r2, r0
 8000330:	f200 80f9 	bhi.w	8000526 <__udivmoddi4+0x2c6>
 8000334:	1a84      	subs	r4, r0, r2
 8000336:	eb61 0303 	sbc.w	r3, r1, r3
 800033a:	2001      	movs	r0, #1
 800033c:	469e      	mov	lr, r3
 800033e:	2d00      	cmp	r5, #0
 8000340:	d0e0      	beq.n	8000304 <__udivmoddi4+0xa4>
 8000342:	e9c5 4e00 	strd	r4, lr, [r5]
 8000346:	e7dd      	b.n	8000304 <__udivmoddi4+0xa4>
 8000348:	b902      	cbnz	r2, 800034c <__udivmoddi4+0xec>
 800034a:	deff      	udf	#255	; 0xff
 800034c:	fab2 f282 	clz	r2, r2
 8000350:	2a00      	cmp	r2, #0
 8000352:	f040 8092 	bne.w	800047a <__udivmoddi4+0x21a>
 8000356:	eba1 010c 	sub.w	r1, r1, ip
 800035a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800035e:	fa1f fe8c 	uxth.w	lr, ip
 8000362:	2601      	movs	r6, #1
 8000364:	0c20      	lsrs	r0, r4, #16
 8000366:	fbb1 f3f7 	udiv	r3, r1, r7
 800036a:	fb07 1113 	mls	r1, r7, r3, r1
 800036e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000372:	fb0e f003 	mul.w	r0, lr, r3
 8000376:	4288      	cmp	r0, r1
 8000378:	d908      	bls.n	800038c <__udivmoddi4+0x12c>
 800037a:	eb1c 0101 	adds.w	r1, ip, r1
 800037e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000382:	d202      	bcs.n	800038a <__udivmoddi4+0x12a>
 8000384:	4288      	cmp	r0, r1
 8000386:	f200 80cb 	bhi.w	8000520 <__udivmoddi4+0x2c0>
 800038a:	4643      	mov	r3, r8
 800038c:	1a09      	subs	r1, r1, r0
 800038e:	b2a4      	uxth	r4, r4
 8000390:	fbb1 f0f7 	udiv	r0, r1, r7
 8000394:	fb07 1110 	mls	r1, r7, r0, r1
 8000398:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800039c:	fb0e fe00 	mul.w	lr, lr, r0
 80003a0:	45a6      	cmp	lr, r4
 80003a2:	d908      	bls.n	80003b6 <__udivmoddi4+0x156>
 80003a4:	eb1c 0404 	adds.w	r4, ip, r4
 80003a8:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80003ac:	d202      	bcs.n	80003b4 <__udivmoddi4+0x154>
 80003ae:	45a6      	cmp	lr, r4
 80003b0:	f200 80bb 	bhi.w	800052a <__udivmoddi4+0x2ca>
 80003b4:	4608      	mov	r0, r1
 80003b6:	eba4 040e 	sub.w	r4, r4, lr
 80003ba:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003be:	e79c      	b.n	80002fa <__udivmoddi4+0x9a>
 80003c0:	f1c6 0720 	rsb	r7, r6, #32
 80003c4:	40b3      	lsls	r3, r6
 80003c6:	fa22 fc07 	lsr.w	ip, r2, r7
 80003ca:	ea4c 0c03 	orr.w	ip, ip, r3
 80003ce:	fa20 f407 	lsr.w	r4, r0, r7
 80003d2:	fa01 f306 	lsl.w	r3, r1, r6
 80003d6:	431c      	orrs	r4, r3
 80003d8:	40f9      	lsrs	r1, r7
 80003da:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003de:	fa00 f306 	lsl.w	r3, r0, r6
 80003e2:	fbb1 f8f9 	udiv	r8, r1, r9
 80003e6:	0c20      	lsrs	r0, r4, #16
 80003e8:	fa1f fe8c 	uxth.w	lr, ip
 80003ec:	fb09 1118 	mls	r1, r9, r8, r1
 80003f0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003f4:	fb08 f00e 	mul.w	r0, r8, lr
 80003f8:	4288      	cmp	r0, r1
 80003fa:	fa02 f206 	lsl.w	r2, r2, r6
 80003fe:	d90b      	bls.n	8000418 <__udivmoddi4+0x1b8>
 8000400:	eb1c 0101 	adds.w	r1, ip, r1
 8000404:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000408:	f080 8088 	bcs.w	800051c <__udivmoddi4+0x2bc>
 800040c:	4288      	cmp	r0, r1
 800040e:	f240 8085 	bls.w	800051c <__udivmoddi4+0x2bc>
 8000412:	f1a8 0802 	sub.w	r8, r8, #2
 8000416:	4461      	add	r1, ip
 8000418:	1a09      	subs	r1, r1, r0
 800041a:	b2a4      	uxth	r4, r4
 800041c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000420:	fb09 1110 	mls	r1, r9, r0, r1
 8000424:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000428:	fb00 fe0e 	mul.w	lr, r0, lr
 800042c:	458e      	cmp	lr, r1
 800042e:	d908      	bls.n	8000442 <__udivmoddi4+0x1e2>
 8000430:	eb1c 0101 	adds.w	r1, ip, r1
 8000434:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000438:	d26c      	bcs.n	8000514 <__udivmoddi4+0x2b4>
 800043a:	458e      	cmp	lr, r1
 800043c:	d96a      	bls.n	8000514 <__udivmoddi4+0x2b4>
 800043e:	3802      	subs	r0, #2
 8000440:	4461      	add	r1, ip
 8000442:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000446:	fba0 9402 	umull	r9, r4, r0, r2
 800044a:	eba1 010e 	sub.w	r1, r1, lr
 800044e:	42a1      	cmp	r1, r4
 8000450:	46c8      	mov	r8, r9
 8000452:	46a6      	mov	lr, r4
 8000454:	d356      	bcc.n	8000504 <__udivmoddi4+0x2a4>
 8000456:	d053      	beq.n	8000500 <__udivmoddi4+0x2a0>
 8000458:	b15d      	cbz	r5, 8000472 <__udivmoddi4+0x212>
 800045a:	ebb3 0208 	subs.w	r2, r3, r8
 800045e:	eb61 010e 	sbc.w	r1, r1, lr
 8000462:	fa01 f707 	lsl.w	r7, r1, r7
 8000466:	fa22 f306 	lsr.w	r3, r2, r6
 800046a:	40f1      	lsrs	r1, r6
 800046c:	431f      	orrs	r7, r3
 800046e:	e9c5 7100 	strd	r7, r1, [r5]
 8000472:	2600      	movs	r6, #0
 8000474:	4631      	mov	r1, r6
 8000476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800047a:	f1c2 0320 	rsb	r3, r2, #32
 800047e:	40d8      	lsrs	r0, r3
 8000480:	fa0c fc02 	lsl.w	ip, ip, r2
 8000484:	fa21 f303 	lsr.w	r3, r1, r3
 8000488:	4091      	lsls	r1, r2
 800048a:	4301      	orrs	r1, r0
 800048c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000490:	fa1f fe8c 	uxth.w	lr, ip
 8000494:	fbb3 f0f7 	udiv	r0, r3, r7
 8000498:	fb07 3610 	mls	r6, r7, r0, r3
 800049c:	0c0b      	lsrs	r3, r1, #16
 800049e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004a2:	fb00 f60e 	mul.w	r6, r0, lr
 80004a6:	429e      	cmp	r6, r3
 80004a8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ac:	d908      	bls.n	80004c0 <__udivmoddi4+0x260>
 80004ae:	eb1c 0303 	adds.w	r3, ip, r3
 80004b2:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80004b6:	d22f      	bcs.n	8000518 <__udivmoddi4+0x2b8>
 80004b8:	429e      	cmp	r6, r3
 80004ba:	d92d      	bls.n	8000518 <__udivmoddi4+0x2b8>
 80004bc:	3802      	subs	r0, #2
 80004be:	4463      	add	r3, ip
 80004c0:	1b9b      	subs	r3, r3, r6
 80004c2:	b289      	uxth	r1, r1
 80004c4:	fbb3 f6f7 	udiv	r6, r3, r7
 80004c8:	fb07 3316 	mls	r3, r7, r6, r3
 80004cc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004d0:	fb06 f30e 	mul.w	r3, r6, lr
 80004d4:	428b      	cmp	r3, r1
 80004d6:	d908      	bls.n	80004ea <__udivmoddi4+0x28a>
 80004d8:	eb1c 0101 	adds.w	r1, ip, r1
 80004dc:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 80004e0:	d216      	bcs.n	8000510 <__udivmoddi4+0x2b0>
 80004e2:	428b      	cmp	r3, r1
 80004e4:	d914      	bls.n	8000510 <__udivmoddi4+0x2b0>
 80004e6:	3e02      	subs	r6, #2
 80004e8:	4461      	add	r1, ip
 80004ea:	1ac9      	subs	r1, r1, r3
 80004ec:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004f0:	e738      	b.n	8000364 <__udivmoddi4+0x104>
 80004f2:	462e      	mov	r6, r5
 80004f4:	4628      	mov	r0, r5
 80004f6:	e705      	b.n	8000304 <__udivmoddi4+0xa4>
 80004f8:	4606      	mov	r6, r0
 80004fa:	e6e3      	b.n	80002c4 <__udivmoddi4+0x64>
 80004fc:	4618      	mov	r0, r3
 80004fe:	e6f8      	b.n	80002f2 <__udivmoddi4+0x92>
 8000500:	454b      	cmp	r3, r9
 8000502:	d2a9      	bcs.n	8000458 <__udivmoddi4+0x1f8>
 8000504:	ebb9 0802 	subs.w	r8, r9, r2
 8000508:	eb64 0e0c 	sbc.w	lr, r4, ip
 800050c:	3801      	subs	r0, #1
 800050e:	e7a3      	b.n	8000458 <__udivmoddi4+0x1f8>
 8000510:	4646      	mov	r6, r8
 8000512:	e7ea      	b.n	80004ea <__udivmoddi4+0x28a>
 8000514:	4620      	mov	r0, r4
 8000516:	e794      	b.n	8000442 <__udivmoddi4+0x1e2>
 8000518:	4640      	mov	r0, r8
 800051a:	e7d1      	b.n	80004c0 <__udivmoddi4+0x260>
 800051c:	46d0      	mov	r8, sl
 800051e:	e77b      	b.n	8000418 <__udivmoddi4+0x1b8>
 8000520:	3b02      	subs	r3, #2
 8000522:	4461      	add	r1, ip
 8000524:	e732      	b.n	800038c <__udivmoddi4+0x12c>
 8000526:	4630      	mov	r0, r6
 8000528:	e709      	b.n	800033e <__udivmoddi4+0xde>
 800052a:	4464      	add	r4, ip
 800052c:	3802      	subs	r0, #2
 800052e:	e742      	b.n	80003b6 <__udivmoddi4+0x156>

08000530 <__aeabi_idiv0>:
 8000530:	4770      	bx	lr
 8000532:	bf00      	nop

08000534 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8000534:	b480      	push	{r7}
 8000536:	b083      	sub	sp, #12
 8000538:	af00      	add	r7, sp, #0
 800053a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800053c:	4b06      	ldr	r3, [pc, #24]	; (8000558 <LL_EXTI_EnableIT_32_63+0x24>)
 800053e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8000542:	4905      	ldr	r1, [pc, #20]	; (8000558 <LL_EXTI_EnableIT_32_63+0x24>)
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	4313      	orrs	r3, r2
 8000548:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 800054c:	bf00      	nop
 800054e:	370c      	adds	r7, #12
 8000550:	46bd      	mov	sp, r7
 8000552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000556:	4770      	bx	lr
 8000558:	58000800 	.word	0x58000800

0800055c <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 800055c:	b480      	push	{r7}
 800055e:	b085      	sub	sp, #20
 8000560:	af00      	add	r7, sp, #0
 8000562:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000564:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000568:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800056a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	4313      	orrs	r3, r2
 8000572:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000574:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000578:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	4013      	ands	r3, r2
 800057e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000580:	68fb      	ldr	r3, [r7, #12]
}
 8000582:	bf00      	nop
 8000584:	3714      	adds	r7, #20
 8000586:	46bd      	mov	sp, r7
 8000588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800058c:	4770      	bx	lr

0800058e <LL_C2_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 800058e:	b480      	push	{r7}
 8000590:	b085      	sub	sp, #20
 8000592:	af00      	add	r7, sp, #0
 8000594:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB2ENR, Periphs);
 8000596:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800059a:	f8d3 214c 	ldr.w	r2, [r3, #332]	; 0x14c
 800059e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	4313      	orrs	r3, r2
 80005a6:	f8c1 314c 	str.w	r3, [r1, #332]	; 0x14c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB2ENR, Periphs);
 80005aa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80005ae:	f8d3 214c 	ldr.w	r2, [r3, #332]	; 0x14c
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	4013      	ands	r3, r2
 80005b6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80005b8:	68fb      	ldr	r3, [r7, #12]
}
 80005ba:	bf00      	nop
 80005bc:	3714      	adds	r7, #20
 80005be:	46bd      	mov	sp, r7
 80005c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c4:	4770      	bx	lr

080005c6 <APPD_Init>:
static void APPD_BleDtbCfg( void );
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void APPD_Init( void )
{
 80005c6:	b580      	push	{r7, lr}
 80005c8:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_Init */
#if (CFG_DEBUGGER_SUPPORTED == 1)
  /**
   * Keep debugger enabled while in any low power mode
   */
  HAL_DBGMCU_EnableDBGSleepMode();
 80005ca:	f002 f9eb 	bl	80029a4 <HAL_DBGMCU_EnableDBGSleepMode>
  HAL_DBGMCU_EnableDBGStopMode();
 80005ce:	f002 f9ef 	bl	80029b0 <HAL_DBGMCU_EnableDBGStopMode>

  /***************** ENABLE DEBUGGER *************************************/
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_48);
 80005d2:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80005d6:	f7ff ffad 	bl	8000534 <LL_EXTI_EnableIT_32_63>
  HAL_DBGMCU_DisableDBGStandbyMode();

#endif /* (CFG_DEBUGGER_SUPPORTED == 1) */

#if(CFG_DEBUG_TRACE != 0)
  DbgTraceInit();
 80005da:	f008 fd27 	bl	800902c <DbgTraceInit>
#endif

  APPD_SetCPU2GpioConfig( );
 80005de:	f000 f821 	bl	8000624 <APPD_SetCPU2GpioConfig>
  APPD_BleDtbCfg( );
 80005e2:	f000 f8c3 	bl	800076c <APPD_BleDtbCfg>

/* USER CODE END APPD_Init */
  return;
 80005e6:	bf00      	nop
}
 80005e8:	bd80      	pop	{r7, pc}
	...

080005ec <APPD_EnableCPU2>:

void APPD_EnableCPU2( void )
{
 80005ec:	b5b0      	push	{r4, r5, r7, lr}
 80005ee:	b088      	sub	sp, #32
 80005f0:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_EnableCPU2 */
  SHCI_C2_DEBUG_Init_Cmd_Packet_t DebugCmdPacket =
 80005f2:	4b0b      	ldr	r3, [pc, #44]	; (8000620 <APPD_EnableCPU2+0x34>)
 80005f4:	1d3c      	adds	r4, r7, #4
 80005f6:	461d      	mov	r5, r3
 80005f8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005fc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000600:	c403      	stmia	r4!, {r0, r1}
 8000602:	8022      	strh	r2, [r4, #0]
 8000604:	3402      	adds	r4, #2
 8000606:	0c13      	lsrs	r3, r2, #16
 8000608:	7023      	strb	r3, [r4, #0]
    NBR_OF_TRACES_CONFIG_PARAMETERS,
    NBR_OF_GENERAL_CONFIG_PARAMETERS}
  };

  /**< Traces channel initialization */
  TL_TRACES_Init( );
 800060a:	f008 fc23 	bl	8008e54 <TL_TRACES_Init>

  /** GPIO DEBUG Initialization */
  SHCI_C2_DEBUG_Init( &DebugCmdPacket  );
 800060e:	1d3b      	adds	r3, r7, #4
 8000610:	4618      	mov	r0, r3
 8000612:	f007 febe 	bl	8008392 <SHCI_C2_DEBUG_Init>

/* USER CODE END APPD_EnableCPU2 */
  return;
 8000616:	bf00      	nop
}
 8000618:	3720      	adds	r7, #32
 800061a:	46bd      	mov	sp, r7
 800061c:	bdb0      	pop	{r4, r5, r7, pc}
 800061e:	bf00      	nop
 8000620:	0800c434 	.word	0x0800c434

08000624 <APPD_SetCPU2GpioConfig>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void APPD_SetCPU2GpioConfig( void )
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b088      	sub	sp, #32
 8000628:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_SetCPU2GpioConfig */
  GPIO_InitTypeDef gpio_config = {0};
 800062a:	1d3b      	adds	r3, r7, #4
 800062c:	2200      	movs	r2, #0
 800062e:	601a      	str	r2, [r3, #0]
 8000630:	605a      	str	r2, [r3, #4]
 8000632:	609a      	str	r2, [r3, #8]
 8000634:	60da      	str	r2, [r3, #12]
 8000636:	611a      	str	r2, [r3, #16]
  uint8_t local_loop;
  uint16_t gpioa_pin_list;
  uint16_t gpiob_pin_list;
  uint16_t gpioc_pin_list;

  gpioa_pin_list = 0;
 8000638:	2300      	movs	r3, #0
 800063a:	83bb      	strh	r3, [r7, #28]
  gpiob_pin_list = 0;
 800063c:	2300      	movs	r3, #0
 800063e:	837b      	strh	r3, [r7, #26]
  gpioc_pin_list = 0;
 8000640:	2300      	movs	r3, #0
 8000642:	833b      	strh	r3, [r7, #24]

  for(local_loop = 0 ; local_loop < GPIO_CFG_NBR_OF_FEATURES; local_loop++)
 8000644:	2300      	movs	r3, #0
 8000646:	77fb      	strb	r3, [r7, #31]
 8000648:	e038      	b.n	80006bc <APPD_SetCPU2GpioConfig+0x98>
  {
    if( aGpioConfigList[local_loop].enable != 0)
 800064a:	7ffb      	ldrb	r3, [r7, #31]
 800064c:	4a44      	ldr	r2, [pc, #272]	; (8000760 <APPD_SetCPU2GpioConfig+0x13c>)
 800064e:	00db      	lsls	r3, r3, #3
 8000650:	4413      	add	r3, r2
 8000652:	799b      	ldrb	r3, [r3, #6]
 8000654:	2b00      	cmp	r3, #0
 8000656:	d02b      	beq.n	80006b0 <APPD_SetCPU2GpioConfig+0x8c>
    {
      switch((uint32_t)aGpioConfigList[local_loop].port)
 8000658:	7ffb      	ldrb	r3, [r7, #31]
 800065a:	4a41      	ldr	r2, [pc, #260]	; (8000760 <APPD_SetCPU2GpioConfig+0x13c>)
 800065c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000660:	4a40      	ldr	r2, [pc, #256]	; (8000764 <APPD_SetCPU2GpioConfig+0x140>)
 8000662:	4293      	cmp	r3, r2
 8000664:	d01b      	beq.n	800069e <APPD_SetCPU2GpioConfig+0x7a>
 8000666:	4a3f      	ldr	r2, [pc, #252]	; (8000764 <APPD_SetCPU2GpioConfig+0x140>)
 8000668:	4293      	cmp	r3, r2
 800066a:	d823      	bhi.n	80006b4 <APPD_SetCPU2GpioConfig+0x90>
 800066c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000670:	d003      	beq.n	800067a <APPD_SetCPU2GpioConfig+0x56>
 8000672:	4a3d      	ldr	r2, [pc, #244]	; (8000768 <APPD_SetCPU2GpioConfig+0x144>)
 8000674:	4293      	cmp	r3, r2
 8000676:	d009      	beq.n	800068c <APPD_SetCPU2GpioConfig+0x68>
        case (uint32_t)GPIOC:
            gpioc_pin_list |= aGpioConfigList[local_loop].pin;
          break;

        default:
          break;
 8000678:	e01c      	b.n	80006b4 <APPD_SetCPU2GpioConfig+0x90>
            gpioa_pin_list |= aGpioConfigList[local_loop].pin;
 800067a:	7ffb      	ldrb	r3, [r7, #31]
 800067c:	4a38      	ldr	r2, [pc, #224]	; (8000760 <APPD_SetCPU2GpioConfig+0x13c>)
 800067e:	00db      	lsls	r3, r3, #3
 8000680:	4413      	add	r3, r2
 8000682:	889a      	ldrh	r2, [r3, #4]
 8000684:	8bbb      	ldrh	r3, [r7, #28]
 8000686:	4313      	orrs	r3, r2
 8000688:	83bb      	strh	r3, [r7, #28]
          break;
 800068a:	e014      	b.n	80006b6 <APPD_SetCPU2GpioConfig+0x92>
            gpiob_pin_list |= aGpioConfigList[local_loop].pin;
 800068c:	7ffb      	ldrb	r3, [r7, #31]
 800068e:	4a34      	ldr	r2, [pc, #208]	; (8000760 <APPD_SetCPU2GpioConfig+0x13c>)
 8000690:	00db      	lsls	r3, r3, #3
 8000692:	4413      	add	r3, r2
 8000694:	889a      	ldrh	r2, [r3, #4]
 8000696:	8b7b      	ldrh	r3, [r7, #26]
 8000698:	4313      	orrs	r3, r2
 800069a:	837b      	strh	r3, [r7, #26]
          break;
 800069c:	e00b      	b.n	80006b6 <APPD_SetCPU2GpioConfig+0x92>
            gpioc_pin_list |= aGpioConfigList[local_loop].pin;
 800069e:	7ffb      	ldrb	r3, [r7, #31]
 80006a0:	4a2f      	ldr	r2, [pc, #188]	; (8000760 <APPD_SetCPU2GpioConfig+0x13c>)
 80006a2:	00db      	lsls	r3, r3, #3
 80006a4:	4413      	add	r3, r2
 80006a6:	889a      	ldrh	r2, [r3, #4]
 80006a8:	8b3b      	ldrh	r3, [r7, #24]
 80006aa:	4313      	orrs	r3, r2
 80006ac:	833b      	strh	r3, [r7, #24]
          break;
 80006ae:	e002      	b.n	80006b6 <APPD_SetCPU2GpioConfig+0x92>
      }
    }
 80006b0:	bf00      	nop
 80006b2:	e000      	b.n	80006b6 <APPD_SetCPU2GpioConfig+0x92>
          break;
 80006b4:	bf00      	nop
  for(local_loop = 0 ; local_loop < GPIO_CFG_NBR_OF_FEATURES; local_loop++)
 80006b6:	7ffb      	ldrb	r3, [r7, #31]
 80006b8:	3301      	adds	r3, #1
 80006ba:	77fb      	strb	r3, [r7, #31]
 80006bc:	7ffb      	ldrb	r3, [r7, #31]
 80006be:	2b25      	cmp	r3, #37	; 0x25
 80006c0:	d9c3      	bls.n	800064a <APPD_SetCPU2GpioConfig+0x26>
  }

  gpio_config.Pull = GPIO_NOPULL;
 80006c2:	2300      	movs	r3, #0
 80006c4:	60fb      	str	r3, [r7, #12]
  gpio_config.Mode = GPIO_MODE_OUTPUT_PP;
 80006c6:	2301      	movs	r3, #1
 80006c8:	60bb      	str	r3, [r7, #8]
  gpio_config.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006ca:	2303      	movs	r3, #3
 80006cc:	613b      	str	r3, [r7, #16]

  if(gpioa_pin_list != 0)
 80006ce:	8bbb      	ldrh	r3, [r7, #28]
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d014      	beq.n	80006fe <APPD_SetCPU2GpioConfig+0xda>
  {
    gpio_config.Pin = gpioa_pin_list;
 80006d4:	8bbb      	ldrh	r3, [r7, #28]
 80006d6:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006d8:	2001      	movs	r0, #1
 80006da:	f7ff ff3f 	bl	800055c <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOA_CLK_ENABLE();
 80006de:	2001      	movs	r0, #1
 80006e0:	f7ff ff55 	bl	800058e <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOA, &gpio_config);
 80006e4:	1d3b      	adds	r3, r7, #4
 80006e6:	4619      	mov	r1, r3
 80006e8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006ec:	f002 fe72 	bl	80033d4 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOA, gpioa_pin_list, GPIO_PIN_RESET);
 80006f0:	8bbb      	ldrh	r3, [r7, #28]
 80006f2:	2200      	movs	r2, #0
 80006f4:	4619      	mov	r1, r3
 80006f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006fa:	f002 ffdb 	bl	80036b4 <HAL_GPIO_WritePin>
  }

  if(gpiob_pin_list != 0)
 80006fe:	8b7b      	ldrh	r3, [r7, #26]
 8000700:	2b00      	cmp	r3, #0
 8000702:	d012      	beq.n	800072a <APPD_SetCPU2GpioConfig+0x106>
  {
    gpio_config.Pin = gpiob_pin_list;
 8000704:	8b7b      	ldrh	r3, [r7, #26]
 8000706:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000708:	2002      	movs	r0, #2
 800070a:	f7ff ff27 	bl	800055c <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOB_CLK_ENABLE();
 800070e:	2002      	movs	r0, #2
 8000710:	f7ff ff3d 	bl	800058e <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOB, &gpio_config);
 8000714:	1d3b      	adds	r3, r7, #4
 8000716:	4619      	mov	r1, r3
 8000718:	4813      	ldr	r0, [pc, #76]	; (8000768 <APPD_SetCPU2GpioConfig+0x144>)
 800071a:	f002 fe5b 	bl	80033d4 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOB, gpiob_pin_list, GPIO_PIN_RESET);
 800071e:	8b7b      	ldrh	r3, [r7, #26]
 8000720:	2200      	movs	r2, #0
 8000722:	4619      	mov	r1, r3
 8000724:	4810      	ldr	r0, [pc, #64]	; (8000768 <APPD_SetCPU2GpioConfig+0x144>)
 8000726:	f002 ffc5 	bl	80036b4 <HAL_GPIO_WritePin>
  }

  if(gpioc_pin_list != 0)
 800072a:	8b3b      	ldrh	r3, [r7, #24]
 800072c:	2b00      	cmp	r3, #0
 800072e:	d013      	beq.n	8000758 <APPD_SetCPU2GpioConfig+0x134>
  {
    gpio_config.Pin = gpioc_pin_list;
 8000730:	8b3b      	ldrh	r3, [r7, #24]
 8000732:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000734:	2004      	movs	r0, #4
 8000736:	f7ff ff11 	bl	800055c <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOC_CLK_ENABLE();
 800073a:	2004      	movs	r0, #4
 800073c:	f7ff ff27 	bl	800058e <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOC, &gpio_config);
 8000740:	1d3b      	adds	r3, r7, #4
 8000742:	4619      	mov	r1, r3
 8000744:	4807      	ldr	r0, [pc, #28]	; (8000764 <APPD_SetCPU2GpioConfig+0x140>)
 8000746:	f002 fe45 	bl	80033d4 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOC, gpioc_pin_list, GPIO_PIN_RESET);
 800074a:	8b3b      	ldrh	r3, [r7, #24]
 800074c:	2200      	movs	r2, #0
 800074e:	4619      	mov	r1, r3
 8000750:	4804      	ldr	r0, [pc, #16]	; (8000764 <APPD_SetCPU2GpioConfig+0x140>)
 8000752:	f002 ffaf 	bl	80036b4 <HAL_GPIO_WritePin>
  }
  
/* USER CODE END APPD_SetCPU2GpioConfig */
  return;
 8000756:	bf00      	nop
 8000758:	bf00      	nop
}
 800075a:	3720      	adds	r7, #32
 800075c:	46bd      	mov	sp, r7
 800075e:	bd80      	pop	{r7, pc}
 8000760:	0800cc08 	.word	0x0800cc08
 8000764:	48000800 	.word	0x48000800
 8000768:	48000400 	.word	0x48000400

0800076c <APPD_BleDtbCfg>:

static void APPD_BleDtbCfg( void )
{
 800076c:	b480      	push	{r7}
 800076e:	af00      	add	r7, sp, #0
    HAL_GPIO_Init(GPIOB, &gpio_config);
  }
#endif

/* USER CODE END APPD_BleDtbCfg */
  return;
 8000770:	bf00      	nop
}
 8000772:	46bd      	mov	sp, r7
 8000774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000778:	4770      	bx	lr

0800077a <DbgOutputInit>:
 * WRAP FUNCTIONS
 *
*************************************************************/
#if(CFG_DEBUG_TRACE != 0)
void DbgOutputInit( void )
{
 800077a:	b580      	push	{r7, lr}
 800077c:	af00      	add	r7, sp, #0
#endif
}
else if (CFG_DEBUG_TRACE_UART == hw_uart1)
{
#if(CFG_HW_USART1_ENABLED == 1)
    MX_USART1_UART_Init();
 800077e:	f001 fc01 	bl	8001f84 <MX_USART1_UART_Init>
#endif
}
#endif

/* USER CODE END DbgOutputInit */
  return;
 8000782:	bf00      	nop
}
 8000784:	bd80      	pop	{r7, pc}

08000786 <DbgOutputTraces>:

void DbgOutputTraces(  uint8_t *p_data, uint16_t size, void (*cb)(void) )
{
 8000786:	b580      	push	{r7, lr}
 8000788:	b084      	sub	sp, #16
 800078a:	af00      	add	r7, sp, #0
 800078c:	60f8      	str	r0, [r7, #12]
 800078e:	460b      	mov	r3, r1
 8000790:	607a      	str	r2, [r7, #4]
 8000792:	817b      	strh	r3, [r7, #10]
/* USER CODE END DbgOutputTraces */
  HW_UART_Transmit_DMA(CFG_DEBUG_TRACE_UART, p_data, size, cb);
 8000794:	897a      	ldrh	r2, [r7, #10]
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	68f9      	ldr	r1, [r7, #12]
 800079a:	2000      	movs	r0, #0
 800079c:	f001 fa70 	bl	8001c80 <HW_UART_Transmit_DMA>

/* USER CODE END DbgOutputTraces */
  return;
 80007a0:	bf00      	nop
}
 80007a2:	3710      	adds	r7, #16
 80007a4:	46bd      	mov	sp, r7
 80007a6:	bd80      	pop	{r7, pc}

080007a8 <LL_C2_PWR_SetPowerMode>:
  *
  *         (*) Not available on devices STM32WB15xx, STM32WB10xx
  * @retval None
  */
__STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode)
{
 80007a8:	b480      	push	{r7}
 80007aa:	b083      	sub	sp, #12
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 80007b0:	4b07      	ldr	r3, [pc, #28]	; (80007d0 <LL_C2_PWR_SetPowerMode+0x28>)
 80007b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80007b6:	f023 0207 	bic.w	r2, r3, #7
 80007ba:	4905      	ldr	r1, [pc, #20]	; (80007d0 <LL_C2_PWR_SetPowerMode+0x28>)
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	4313      	orrs	r3, r2
 80007c0:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 80007c4:	bf00      	nop
 80007c6:	370c      	adds	r7, #12
 80007c8:	46bd      	mov	sp, r7
 80007ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ce:	4770      	bx	lr
 80007d0:	58000400 	.word	0x58000400

080007d4 <LL_EXTI_EnableIT_32_63>:
{
 80007d4:	b480      	push	{r7}
 80007d6:	b083      	sub	sp, #12
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 80007dc:	4b06      	ldr	r3, [pc, #24]	; (80007f8 <LL_EXTI_EnableIT_32_63+0x24>)
 80007de:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80007e2:	4905      	ldr	r1, [pc, #20]	; (80007f8 <LL_EXTI_EnableIT_32_63+0x24>)
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	4313      	orrs	r3, r2
 80007e8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 80007ec:	bf00      	nop
 80007ee:	370c      	adds	r7, #12
 80007f0:	46bd      	mov	sp, r7
 80007f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f6:	4770      	bx	lr
 80007f8:	58000800 	.word	0x58000800

080007fc <LL_RCC_HSE_SetCapacitorTuning>:
  * @rmtoll HSECR        HSETUNE       LL_RCC_HSE_SetCapacitorTuning
  * @param  Value Between Min_Data = 0 and Max_Data = 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
{
 80007fc:	b480      	push	{r7}
 80007fe:	b083      	sub	sp, #12
 8000800:	af00      	add	r7, sp, #0
 8000802:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
 8000804:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000808:	4a0a      	ldr	r2, [pc, #40]	; (8000834 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
 800080a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
 800080e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000812:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8000816:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	021b      	lsls	r3, r3, #8
 800081e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000822:	4313      	orrs	r3, r2
 8000824:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
}
 8000828:	bf00      	nop
 800082a:	370c      	adds	r7, #12
 800082c:	46bd      	mov	sp, r7
 800082e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000832:	4770      	bx	lr
 8000834:	cafecafe 	.word	0xcafecafe

08000838 <LL_RCC_SetClkAfterWakeFromStop>:
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
 8000838:	b480      	push	{r7}
 800083a:	b083      	sub	sp, #12
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8000840:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000844:	689b      	ldr	r3, [r3, #8]
 8000846:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800084a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	4313      	orrs	r3, r2
 8000852:	608b      	str	r3, [r1, #8]
}
 8000854:	bf00      	nop
 8000856:	370c      	adds	r7, #12
 8000858:	46bd      	mov	sp, r7
 800085a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085e:	4770      	bx	lr

08000860 <LL_RCC_ForceBackupDomainReset>:
  * @brief  Force the Backup domain reset
  * @rmtoll BDCR         BDRST         LL_RCC_ForceBackupDomainReset
  * @retval None
  */
__STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void)
{
 8000860:	b480      	push	{r7}
 8000862:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8000864:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000868:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800086c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000870:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000874:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8000878:	bf00      	nop
 800087a:	46bd      	mov	sp, r7
 800087c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000880:	4770      	bx	lr

08000882 <LL_RCC_ReleaseBackupDomainReset>:
  * @brief  Release the Backup domain reset
  * @rmtoll BDCR         BDRST         LL_RCC_ReleaseBackupDomainReset
  * @retval None
  */
__STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void)
{
 8000882:	b480      	push	{r7}
 8000884:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8000886:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800088a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800088e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000892:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000896:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800089a:	bf00      	nop
 800089c:	46bd      	mov	sp, r7
 800089e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a2:	4770      	bx	lr

080008a4 <LL_RCC_IsActiveFlag_PINRST>:
  * @brief  Check if RCC flag Pin reset is set or not.
  * @rmtoll CSR          PINRSTF       LL_RCC_IsActiveFlag_PINRST
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PINRST(void)
{
 80008a4:	b480      	push	{r7}
 80008a6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_PINRSTF) == (RCC_CSR_PINRSTF)) ? 1UL : 0UL);
 80008a8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80008ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80008b0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80008b4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80008b8:	d101      	bne.n	80008be <LL_RCC_IsActiveFlag_PINRST+0x1a>
 80008ba:	2301      	movs	r3, #1
 80008bc:	e000      	b.n	80008c0 <LL_RCC_IsActiveFlag_PINRST+0x1c>
 80008be:	2300      	movs	r3, #0
}
 80008c0:	4618      	mov	r0, r3
 80008c2:	46bd      	mov	sp, r7
 80008c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c8:	4770      	bx	lr

080008ca <LL_RCC_IsActiveFlag_SFTRST>:
  * @brief  Check if RCC flag Software reset is set or not.
  * @rmtoll CSR          SFTRSTF       LL_RCC_IsActiveFlag_SFTRST
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SFTRST(void)
{
 80008ca:	b480      	push	{r7}
 80008cc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_SFTRSTF) == (RCC_CSR_SFTRSTF)) ? 1UL : 0UL);
 80008ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80008d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80008d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008da:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80008de:	d101      	bne.n	80008e4 <LL_RCC_IsActiveFlag_SFTRST+0x1a>
 80008e0:	2301      	movs	r3, #1
 80008e2:	e000      	b.n	80008e6 <LL_RCC_IsActiveFlag_SFTRST+0x1c>
 80008e4:	2300      	movs	r3, #0
}
 80008e6:	4618      	mov	r0, r3
 80008e8:	46bd      	mov	sp, r7
 80008ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ee:	4770      	bx	lr

080008f0 <LL_AHB3_GRP1_EnableClock>:
{
 80008f0:	b480      	push	{r7}
 80008f2:	b085      	sub	sp, #20
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 80008f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80008fc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80008fe:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	4313      	orrs	r3, r2
 8000906:	650b      	str	r3, [r1, #80]	; 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8000908:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800090c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	4013      	ands	r3, r2
 8000912:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000914:	68fb      	ldr	r3, [r7, #12]
}
 8000916:	bf00      	nop
 8000918:	3714      	adds	r7, #20
 800091a:	46bd      	mov	sp, r7
 800091c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000920:	4770      	bx	lr
	...

08000924 <LL_DBGMCU_GetRevisionID>:
  * @note   This field indicates the revision of the device.
  * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
{
 8000924:	b480      	push	{r7}
 8000926:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
 8000928:	4b04      	ldr	r3, [pc, #16]	; (800093c <LL_DBGMCU_GetRevisionID+0x18>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	0c1b      	lsrs	r3, r3, #16
 800092e:	b29b      	uxth	r3, r3
}
 8000930:	4618      	mov	r0, r3
 8000932:	46bd      	mov	sp, r7
 8000934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop
 800093c:	e0042000 	.word	0xe0042000

08000940 <LL_C1_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8000940:	b480      	push	{r7}
 8000942:	b083      	sub	sp, #12
 8000944:	af00      	add	r7, sp, #0
 8000946:	6078      	str	r0, [r7, #4]
 8000948:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	685a      	ldr	r2, [r3, #4]
 800094e:	683b      	ldr	r3, [r7, #0]
 8000950:	041b      	lsls	r3, r3, #16
 8000952:	431a      	orrs	r2, r3
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	605a      	str	r2, [r3, #4]
}
 8000958:	bf00      	nop
 800095a:	370c      	adds	r7, #12
 800095c:	46bd      	mov	sp, r7
 800095e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000962:	4770      	bx	lr

08000964 <LL_C1_IPCC_DisableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8000964:	b480      	push	{r7}
 8000966:	b083      	sub	sp, #12
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
 800096c:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel);
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	685a      	ldr	r2, [r3, #4]
 8000972:	683b      	ldr	r3, [r7, #0]
 8000974:	431a      	orrs	r2, r3
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	605a      	str	r2, [r3, #4]
}
 800097a:	bf00      	nop
 800097c:	370c      	adds	r7, #12
 800097e:	46bd      	mov	sp, r7
 8000980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000984:	4770      	bx	lr

08000986 <LL_C2_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C2_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8000986:	b480      	push	{r7}
 8000988:	b083      	sub	sp, #12
 800098a:	af00      	add	r7, sp, #0
 800098c:	6078      	str	r0, [r7, #4]
 800098e:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C2MR, Channel << (IPCC_C2MR_CH1FM_Pos));
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	695a      	ldr	r2, [r3, #20]
 8000994:	683b      	ldr	r3, [r7, #0]
 8000996:	041b      	lsls	r3, r3, #16
 8000998:	431a      	orrs	r2, r3
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	615a      	str	r2, [r3, #20]
}
 800099e:	bf00      	nop
 80009a0:	370c      	adds	r7, #12
 80009a2:	46bd      	mov	sp, r7
 80009a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a8:	4770      	bx	lr

080009aa <LL_C2_IPCC_DisableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C2_IPCC_DisableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80009aa:	b480      	push	{r7}
 80009ac:	b083      	sub	sp, #12
 80009ae:	af00      	add	r7, sp, #0
 80009b0:	6078      	str	r0, [r7, #4]
 80009b2:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C2MR, Channel);
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	695a      	ldr	r2, [r3, #20]
 80009b8:	683b      	ldr	r3, [r7, #0]
 80009ba:	431a      	orrs	r2, r3
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	615a      	str	r2, [r3, #20]
}
 80009c0:	bf00      	nop
 80009c2:	370c      	adds	r7, #12
 80009c4:	46bd      	mov	sp, r7
 80009c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ca:	4770      	bx	lr

080009cc <LL_C1_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80009cc:	b480      	push	{r7}
 80009ce:	b083      	sub	sp, #12
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
 80009d4:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	683a      	ldr	r2, [r7, #0]
 80009da:	609a      	str	r2, [r3, #8]
}
 80009dc:	bf00      	nop
 80009de:	370c      	adds	r7, #12
 80009e0:	46bd      	mov	sp, r7
 80009e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e6:	4770      	bx	lr

080009e8 <LL_C2_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C2_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80009e8:	b480      	push	{r7}
 80009ea:	b083      	sub	sp, #12
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	6078      	str	r0, [r7, #4]
 80009f0:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C2SCR, Channel);
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	683a      	ldr	r2, [r7, #0]
 80009f6:	619a      	str	r2, [r3, #24]
}
 80009f8:	bf00      	nop
 80009fa:	370c      	adds	r7, #12
 80009fc:	46bd      	mov	sp, r7
 80009fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a02:	4770      	bx	lr

08000a04 <LL_RTC_EnableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 8000a04:	b480      	push	{r7}
 8000a06:	b083      	sub	sp, #12
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	22ff      	movs	r2, #255	; 0xff
 8000a10:	625a      	str	r2, [r3, #36]	; 0x24
}
 8000a12:	bf00      	nop
 8000a14:	370c      	adds	r7, #12
 8000a16:	46bd      	mov	sp, r7
 8000a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1c:	4770      	bx	lr

08000a1e <LL_RTC_DisableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 8000a1e:	b480      	push	{r7}
 8000a20:	b083      	sub	sp, #12
 8000a22:	af00      	add	r7, sp, #0
 8000a24:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	22ca      	movs	r2, #202	; 0xca
 8000a2a:	625a      	str	r2, [r3, #36]	; 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	2253      	movs	r2, #83	; 0x53
 8000a30:	625a      	str	r2, [r3, #36]	; 0x24
}
 8000a32:	bf00      	nop
 8000a34:	370c      	adds	r7, #12
 8000a36:	46bd      	mov	sp, r7
 8000a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3c:	4770      	bx	lr

08000a3e <LL_RTC_WAKEUP_SetClock>:
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
{
 8000a3e:	b480      	push	{r7}
 8000a40:	b083      	sub	sp, #12
 8000a42:	af00      	add	r7, sp, #0
 8000a44:	6078      	str	r0, [r7, #4]
 8000a46:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	689b      	ldr	r3, [r3, #8]
 8000a4c:	f023 0207 	bic.w	r2, r3, #7
 8000a50:	683b      	ldr	r3, [r7, #0]
 8000a52:	431a      	orrs	r2, r3
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	609a      	str	r2, [r3, #8]
}
 8000a58:	bf00      	nop
 8000a5a:	370c      	adds	r7, #12
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a62:	4770      	bx	lr

08000a64 <MX_APPE_Config>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void MX_APPE_Config( void )
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	af00      	add	r7, sp, #0
  /**
   * The OPTVERR flag is wrongly set at power on
   * It shall be cleared before using any HAL_FLASH_xxx() api
   */
  __HAL_FLASH_CLEAR_FLAG( FLASH_FLAG_OPTVERR );
 8000a68:	4b04      	ldr	r3, [pc, #16]	; (8000a7c <MX_APPE_Config+0x18>)
 8000a6a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000a6e:	611a      	str	r2, [r3, #16]

  /**
   * Reset some configurations so that the system behave in the same way
   * when either out of nReset or Power On
   */
  Reset_Device( );
 8000a70:	f000 f82a 	bl	8000ac8 <Reset_Device>

  /* Configure HSE Tuning */
  Config_HSE();
 8000a74:	f000 f86a 	bl	8000b4c <Config_HSE>

  return;
 8000a78:	bf00      	nop
}
 8000a7a:	bd80      	pop	{r7, pc}
 8000a7c:	58004000 	.word	0x58004000

08000a80 <MX_APPE_Init>:

void MX_APPE_Init( void )
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	af00      	add	r7, sp, #0
  System_Init( );       /**< System initialization */
 8000a84:	f000 f876 	bl	8000b74 <System_Init>

  SystemPower_Config(); /**< Configure the system Power Mode */
 8000a88:	f000 f88e 	bl	8000ba8 <SystemPower_Config>

  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 8000a8c:	4906      	ldr	r1, [pc, #24]	; (8000aa8 <MX_APPE_Init+0x28>)
 8000a8e:	2000      	movs	r0, #0
 8000a90:	f000 feee 	bl	8001870 <HW_TS_Init>

/* USER CODE BEGIN APPE_Init_1 */
  APPD_Init();
 8000a94:	f7ff fd97 	bl	80005c6 <APPD_Init>
  
  /**
   * The Standby mode should not be entered before the initialization is over
   * The default state of the Low Power Manager is to allow the Standby Mode so an request is needed here
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP, UTIL_LPM_DISABLE);
 8000a98:	2101      	movs	r1, #1
 8000a9a:	2001      	movs	r0, #1
 8000a9c:	f00a f9fc 	bl	800ae98 <UTIL_LPM_SetOffMode>

/* USER CODE END APPE_Init_1 */
  appe_Tl_Init();	/* Initialize all transport layers */
 8000aa0:	f000 f890 	bl	8000bc4 <appe_Tl_Init>
   * This system event is received with APPE_SysUserEvtRx()
   */
/* USER CODE BEGIN APPE_Init_2 */

/* USER CODE END APPE_Init_2 */
   return;
 8000aa4:	bf00      	nop
}
 8000aa6:	bd80      	pop	{r7, pc}
 8000aa8:	20000470 	.word	0x20000470

08000aac <Init_Smps>:

void Init_Smps( void )
{
 8000aac:	b480      	push	{r7}
 8000aae:	af00      	add	r7, sp, #0
  LL_PWR_SMPS_SetStartupCurrent(LL_PWR_SMPS_STARTUP_CURRENT_80MA);
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
  LL_PWR_SMPS_Enable();
#endif

  return;
 8000ab0:	bf00      	nop
}
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab8:	4770      	bx	lr

08000aba <Init_Exti>:

void Init_Exti( void )
{
 8000aba:	b580      	push	{r7, lr}
 8000abc:	af00      	add	r7, sp, #0
  /* Enable IPCC(36), HSEM(38) wakeup interrupts on CPU1 */
  LL_EXTI_EnableIT_32_63( LL_EXTI_LINE_36 & LL_EXTI_LINE_38 );
 8000abe:	2000      	movs	r0, #0
 8000ac0:	f7ff fe88 	bl	80007d4 <LL_EXTI_EnableIT_32_63>

  return;
 8000ac4:	bf00      	nop
}
 8000ac6:	bd80      	pop	{r7, pc}

08000ac8 <Reset_Device>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Reset_Device( void )
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	af00      	add	r7, sp, #0
#if ( CFG_HW_RESET_BY_FW == 1 )
  Reset_BackupDomain();
 8000acc:	f000 f804 	bl	8000ad8 <Reset_BackupDomain>

  Reset_IPCC();
 8000ad0:	f000 f81a 	bl	8000b08 <Reset_IPCC>
#endif /* CFG_HW_RESET_BY_FW */

  return;
 8000ad4:	bf00      	nop
}
 8000ad6:	bd80      	pop	{r7, pc}

08000ad8 <Reset_BackupDomain>:

#if ( CFG_HW_RESET_BY_FW == 1 )
static void Reset_BackupDomain( void )
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	af00      	add	r7, sp, #0
  if ((LL_RCC_IsActiveFlag_PINRST() != FALSE) && (LL_RCC_IsActiveFlag_SFTRST() == FALSE))
 8000adc:	f7ff fee2 	bl	80008a4 <LL_RCC_IsActiveFlag_PINRST>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d00d      	beq.n	8000b02 <Reset_BackupDomain+0x2a>
 8000ae6:	f7ff fef0 	bl	80008ca <LL_RCC_IsActiveFlag_SFTRST>
 8000aea:	4603      	mov	r3, r0
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d108      	bne.n	8000b02 <Reset_BackupDomain+0x2a>
  {
    HAL_PWR_EnableBkUpAccess(); /**< Enable access to the RTC registers */
 8000af0:	f002 fea2 	bl	8003838 <HAL_PWR_EnableBkUpAccess>

    /**
     *  Write twice the value to flush the APB-AHB bridge
     *  This bit shall be written in the register before writing the next one
     */
    HAL_PWR_EnableBkUpAccess();
 8000af4:	f002 fea0 	bl	8003838 <HAL_PWR_EnableBkUpAccess>

    __HAL_RCC_BACKUPRESET_FORCE();
 8000af8:	f7ff feb2 	bl	8000860 <LL_RCC_ForceBackupDomainReset>
    __HAL_RCC_BACKUPRESET_RELEASE();
 8000afc:	f7ff fec1 	bl	8000882 <LL_RCC_ReleaseBackupDomainReset>
  }

  return;
 8000b00:	bf00      	nop
 8000b02:	bf00      	nop
}
 8000b04:	bd80      	pop	{r7, pc}
	...

08000b08 <Reset_IPCC>:

static void Reset_IPCC( void )
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock(LL_AHB3_GRP1_PERIPH_IPCC);
 8000b0c:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000b10:	f7ff feee 	bl	80008f0 <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_ClearFlag_CHx(
 8000b14:	213f      	movs	r1, #63	; 0x3f
 8000b16:	480c      	ldr	r0, [pc, #48]	; (8000b48 <Reset_IPCC+0x40>)
 8000b18:	f7ff ff58 	bl	80009cc <LL_C1_IPCC_ClearFlag_CHx>
      IPCC,
      LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
      | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

  LL_C2_IPCC_ClearFlag_CHx(
 8000b1c:	213f      	movs	r1, #63	; 0x3f
 8000b1e:	480a      	ldr	r0, [pc, #40]	; (8000b48 <Reset_IPCC+0x40>)
 8000b20:	f7ff ff62 	bl	80009e8 <LL_C2_IPCC_ClearFlag_CHx>
      IPCC,
      LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
      | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

  LL_C1_IPCC_DisableTransmitChannel(
 8000b24:	213f      	movs	r1, #63	; 0x3f
 8000b26:	4808      	ldr	r0, [pc, #32]	; (8000b48 <Reset_IPCC+0x40>)
 8000b28:	f7ff ff0a 	bl	8000940 <LL_C1_IPCC_DisableTransmitChannel>
      IPCC,
      LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
      | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

  LL_C2_IPCC_DisableTransmitChannel(
 8000b2c:	213f      	movs	r1, #63	; 0x3f
 8000b2e:	4806      	ldr	r0, [pc, #24]	; (8000b48 <Reset_IPCC+0x40>)
 8000b30:	f7ff ff29 	bl	8000986 <LL_C2_IPCC_DisableTransmitChannel>
      IPCC,
      LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
      | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

  LL_C1_IPCC_DisableReceiveChannel(
 8000b34:	213f      	movs	r1, #63	; 0x3f
 8000b36:	4804      	ldr	r0, [pc, #16]	; (8000b48 <Reset_IPCC+0x40>)
 8000b38:	f7ff ff14 	bl	8000964 <LL_C1_IPCC_DisableReceiveChannel>
      IPCC,
      LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
      | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

  LL_C2_IPCC_DisableReceiveChannel(
 8000b3c:	213f      	movs	r1, #63	; 0x3f
 8000b3e:	4802      	ldr	r0, [pc, #8]	; (8000b48 <Reset_IPCC+0x40>)
 8000b40:	f7ff ff33 	bl	80009aa <LL_C2_IPCC_DisableReceiveChannel>
      IPCC,
      LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
      | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

  return;
 8000b44:	bf00      	nop
}
 8000b46:	bd80      	pop	{r7, pc}
 8000b48:	58000c00 	.word	0x58000c00

08000b4c <Config_HSE>:
#endif /* CFG_HW_RESET_BY_FW */

static void Config_HSE(void)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b082      	sub	sp, #8
 8000b50:	af00      	add	r7, sp, #0
    OTP_ID0_t * p_otp;

  /**
   * Read HSE_Tuning from OTP
   */
  p_otp = (OTP_ID0_t *) OTP_Read(0);
 8000b52:	2000      	movs	r0, #0
 8000b54:	f008 fae8 	bl	8009128 <OTP_Read>
 8000b58:	6078      	str	r0, [r7, #4]
  if (p_otp)
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d005      	beq.n	8000b6c <Config_HSE+0x20>
  {
    LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning);
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	799b      	ldrb	r3, [r3, #6]
 8000b64:	4618      	mov	r0, r3
 8000b66:	f7ff fe49 	bl	80007fc <LL_RCC_HSE_SetCapacitorTuning>
  }

  return;
 8000b6a:	bf00      	nop
 8000b6c:	bf00      	nop
}
 8000b6e:	3708      	adds	r7, #8
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bd80      	pop	{r7, pc}

08000b74 <System_Init>:

static void System_Init( void )
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	af00      	add	r7, sp, #0
  Init_Smps( );
 8000b78:	f7ff ff98 	bl	8000aac <Init_Smps>

  Init_Exti( );
 8000b7c:	f7ff ff9d 	bl	8000aba <Init_Exti>

  Init_Rtc( );
 8000b80:	f000 f802 	bl	8000b88 <Init_Rtc>

  return;
 8000b84:	bf00      	nop
}
 8000b86:	bd80      	pop	{r7, pc}

08000b88 <Init_Rtc>:

static void Init_Rtc( void )
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	af00      	add	r7, sp, #0
  /* Disable RTC registers write protection */
  LL_RTC_DisableWriteProtection(RTC);
 8000b8c:	4805      	ldr	r0, [pc, #20]	; (8000ba4 <Init_Rtc+0x1c>)
 8000b8e:	f7ff ff46 	bl	8000a1e <LL_RTC_DisableWriteProtection>

  LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 8000b92:	2100      	movs	r1, #0
 8000b94:	4803      	ldr	r0, [pc, #12]	; (8000ba4 <Init_Rtc+0x1c>)
 8000b96:	f7ff ff52 	bl	8000a3e <LL_RTC_WAKEUP_SetClock>

  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);
 8000b9a:	4802      	ldr	r0, [pc, #8]	; (8000ba4 <Init_Rtc+0x1c>)
 8000b9c:	f7ff ff32 	bl	8000a04 <LL_RTC_EnableWriteProtection>

  return;
 8000ba0:	bf00      	nop
}
 8000ba2:	bd80      	pop	{r7, pc}
 8000ba4:	40002800 	.word	0x40002800

08000ba8 <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	af00      	add	r7, sp, #0
  /**
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);
 8000bac:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8000bb0:	f7ff fe42 	bl	8000838 <LL_RCC_SetClkAfterWakeFromStop>

  /* Initialize low power manager */
  UTIL_LPM_Init();
 8000bb4:	f00a f95e 	bl	800ae74 <UTIL_LPM_Init>
  /* Initialize the CPU2 reset value before starting CPU2 with C2BOOT */
  LL_C2_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
 8000bb8:	2004      	movs	r0, #4
 8000bba:	f7ff fdf5 	bl	80007a8 <LL_C2_PWR_SetPowerMode>
   *  Enable USB power
   */
  HAL_PWREx_EnableVddUSB();
#endif

  return;
 8000bbe:	bf00      	nop
}
 8000bc0:	bd80      	pop	{r7, pc}
	...

08000bc4 <appe_Tl_Init>:

static void appe_Tl_Init( void )
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b088      	sub	sp, #32
 8000bc8:	af00      	add	r7, sp, #0
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
  /**< Reference table initialization */
  TL_Init();
 8000bca:	f007 ff8d 	bl	8008ae8 <TL_Init>

  /**< System channel initialization */
  UTIL_SEQ_RegTask( 1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, shci_user_evt_proc );
 8000bce:	4a11      	ldr	r2, [pc, #68]	; (8000c14 <appe_Tl_Init+0x50>)
 8000bd0:	2100      	movs	r1, #0
 8000bd2:	2020      	movs	r0, #32
 8000bd4:	f00a fa7a 	bl	800b0cc <UTIL_SEQ_RegTask>
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 8000bd8:	4b0f      	ldr	r3, [pc, #60]	; (8000c18 <appe_Tl_Init+0x54>)
 8000bda:	603b      	str	r3, [r7, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 8000bdc:	4b0f      	ldr	r3, [pc, #60]	; (8000c1c <appe_Tl_Init+0x58>)
 8000bde:	607b      	str	r3, [r7, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 8000be0:	463b      	mov	r3, r7
 8000be2:	4619      	mov	r1, r3
 8000be4:	480e      	ldr	r0, [pc, #56]	; (8000c20 <appe_Tl_Init+0x5c>)
 8000be6:	f007 fe45 	bl	8008874 <shci_init>

  /**< Memory Manager channel initialization */
  tl_mm_config.p_BleSpareEvtBuffer = BleSpareEvtBuffer;
 8000bea:	4b0e      	ldr	r3, [pc, #56]	; (8000c24 <appe_Tl_Init+0x60>)
 8000bec:	60bb      	str	r3, [r7, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 8000bee:	4b0e      	ldr	r3, [pc, #56]	; (8000c28 <appe_Tl_Init+0x64>)
 8000bf0:	60fb      	str	r3, [r7, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 8000bf2:	4b0e      	ldr	r3, [pc, #56]	; (8000c2c <appe_Tl_Init+0x68>)
 8000bf4:	613b      	str	r3, [r7, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 8000bf6:	f240 533c 	movw	r3, #1340	; 0x53c
 8000bfa:	617b      	str	r3, [r7, #20]
  TL_MM_Init( &tl_mm_config );
 8000bfc:	f107 0308 	add.w	r3, r7, #8
 8000c00:	4618      	mov	r0, r3
 8000c02:	f008 f8b3 	bl	8008d6c <TL_MM_Init>

  TL_Enable();
 8000c06:	f007 ff69 	bl	8008adc <TL_Enable>

  return;
 8000c0a:	bf00      	nop
}
 8000c0c:	3720      	adds	r7, #32
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	080088ad 	.word	0x080088ad
 8000c18:	20030724 	.word	0x20030724
 8000c1c:	08000c31 	.word	0x08000c31
 8000c20:	08000c49 	.word	0x08000c49
 8000c24:	2003093c 	.word	0x2003093c
 8000c28:	20030830 	.word	0x20030830
 8000c2c:	200301e8 	.word	0x200301e8

08000c30 <APPE_SysStatusNot>:

static void APPE_SysStatusNot( SHCI_TL_CmdStatus_t status )
{
 8000c30:	b480      	push	{r7}
 8000c32:	b083      	sub	sp, #12
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	4603      	mov	r3, r0
 8000c38:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);
  return;
 8000c3a:	bf00      	nop
}
 8000c3c:	370c      	adds	r7, #12
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c44:	4770      	bx	lr
	...

08000c48 <APPE_SysUserEvtRx>:
 * The buffer shall not be released
 * ( eg ((tSHCI_UserEvtRxParam*)pPayload)->status shall be set to SHCI_TL_UserEventFlow_Disable )
 * When the status is not filled, the buffer is released by default
 */
static void APPE_SysUserEvtRx( void * pPayload )
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b088      	sub	sp, #32
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  WirelessFwInfo_t WirelessInfo;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	685b      	ldr	r3, [r3, #4]
 8000c54:	330b      	adds	r3, #11
 8000c56:	61fb      	str	r3, [r7, #28]

  /* Read the firmware version of both the wireless firmware and the FUS */
  SHCI_GetWirelessFwInfo( &WirelessInfo );
 8000c58:	f107 030c 	add.w	r3, r7, #12
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	f007 fbc5 	bl	80083ec <SHCI_GetWirelessFwInfo>
  APP_DBG_MSG("Wireless Firmware version %d.%d.%d\n", WirelessInfo.VersionMajor, WirelessInfo.VersionMinor, WirelessInfo.VersionSub);
 8000c62:	485e      	ldr	r0, [pc, #376]	; (8000ddc <APPE_SysUserEvtRx+0x194>)
 8000c64:	f008 f982 	bl	8008f6c <DbgTraceGetFileName>
 8000c68:	4601      	mov	r1, r0
 8000c6a:	f44f 73b6 	mov.w	r3, #364	; 0x16c
 8000c6e:	4a5c      	ldr	r2, [pc, #368]	; (8000de0 <APPE_SysUserEvtRx+0x198>)
 8000c70:	485c      	ldr	r0, [pc, #368]	; (8000de4 <APPE_SysUserEvtRx+0x19c>)
 8000c72:	f00a fbaf 	bl	800b3d4 <iprintf>
 8000c76:	7b3b      	ldrb	r3, [r7, #12]
 8000c78:	4619      	mov	r1, r3
 8000c7a:	7b7b      	ldrb	r3, [r7, #13]
 8000c7c:	461a      	mov	r2, r3
 8000c7e:	7bbb      	ldrb	r3, [r7, #14]
 8000c80:	4859      	ldr	r0, [pc, #356]	; (8000de8 <APPE_SysUserEvtRx+0x1a0>)
 8000c82:	f00a fba7 	bl	800b3d4 <iprintf>
  APP_DBG_MSG("Wireless Firmware build %d\n", WirelessInfo.VersionReleaseType);
 8000c86:	4855      	ldr	r0, [pc, #340]	; (8000ddc <APPE_SysUserEvtRx+0x194>)
 8000c88:	f008 f970 	bl	8008f6c <DbgTraceGetFileName>
 8000c8c:	4601      	mov	r1, r0
 8000c8e:	f240 136d 	movw	r3, #365	; 0x16d
 8000c92:	4a53      	ldr	r2, [pc, #332]	; (8000de0 <APPE_SysUserEvtRx+0x198>)
 8000c94:	4853      	ldr	r0, [pc, #332]	; (8000de4 <APPE_SysUserEvtRx+0x19c>)
 8000c96:	f00a fb9d 	bl	800b3d4 <iprintf>
 8000c9a:	7c3b      	ldrb	r3, [r7, #16]
 8000c9c:	4619      	mov	r1, r3
 8000c9e:	4853      	ldr	r0, [pc, #332]	; (8000dec <APPE_SysUserEvtRx+0x1a4>)
 8000ca0:	f00a fb98 	bl	800b3d4 <iprintf>
  APP_DBG_MSG("FUS version %d.%d.%d\n\n", WirelessInfo.FusVersionMajor, WirelessInfo.FusVersionMinor, WirelessInfo.FusVersionSub);
 8000ca4:	484d      	ldr	r0, [pc, #308]	; (8000ddc <APPE_SysUserEvtRx+0x194>)
 8000ca6:	f008 f961 	bl	8008f6c <DbgTraceGetFileName>
 8000caa:	4601      	mov	r1, r0
 8000cac:	f44f 73b7 	mov.w	r3, #366	; 0x16e
 8000cb0:	4a4b      	ldr	r2, [pc, #300]	; (8000de0 <APPE_SysUserEvtRx+0x198>)
 8000cb2:	484c      	ldr	r0, [pc, #304]	; (8000de4 <APPE_SysUserEvtRx+0x19c>)
 8000cb4:	f00a fb8e 	bl	800b3d4 <iprintf>
 8000cb8:	7dbb      	ldrb	r3, [r7, #22]
 8000cba:	4619      	mov	r1, r3
 8000cbc:	7dfb      	ldrb	r3, [r7, #23]
 8000cbe:	461a      	mov	r2, r3
 8000cc0:	7e3b      	ldrb	r3, [r7, #24]
 8000cc2:	484b      	ldr	r0, [pc, #300]	; (8000df0 <APPE_SysUserEvtRx+0x1a8>)
 8000cc4:	f00a fb86 	bl	800b3d4 <iprintf>

  switch(p_sys_event->subevtcode)
 8000cc8:	69fb      	ldr	r3, [r7, #28]
 8000cca:	881b      	ldrh	r3, [r3, #0]
 8000ccc:	b29b      	uxth	r3, r3
 8000cce:	f5a3 4312 	sub.w	r3, r3, #37376	; 0x9200
 8000cd2:	2b07      	cmp	r3, #7
 8000cd4:	d87c      	bhi.n	8000dd0 <APPE_SysUserEvtRx+0x188>
 8000cd6:	a201      	add	r2, pc, #4	; (adr r2, 8000cdc <APPE_SysUserEvtRx+0x94>)
 8000cd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cdc:	08000cfd 	.word	0x08000cfd
 8000ce0:	08000d05 	.word	0x08000d05
 8000ce4:	08000d0d 	.word	0x08000d0d
 8000ce8:	08000dd1 	.word	0x08000dd1
 8000cec:	08000d51 	.word	0x08000d51
 8000cf0:	08000d75 	.word	0x08000d75
 8000cf4:	08000d91 	.word	0x08000d91
 8000cf8:	08000db5 	.word	0x08000db5
  {
  case SHCI_SUB_EVT_CODE_READY:
    APPE_SysEvtReadyProcessing(pPayload);
 8000cfc:	6878      	ldr	r0, [r7, #4]
 8000cfe:	f000 f8cf 	bl	8000ea0 <APPE_SysEvtReadyProcessing>
    break;
 8000d02:	e066      	b.n	8000dd2 <APPE_SysUserEvtRx+0x18a>

  case SHCI_SUB_EVT_ERROR_NOTIF:
    APPE_SysEvtError(pPayload);
 8000d04:	6878      	ldr	r0, [r7, #4]
 8000d06:	f000 f881 	bl	8000e0c <APPE_SysEvtError>
    break;
 8000d0a:	e062      	b.n	8000dd2 <APPE_SysUserEvtRx+0x18a>

  case SHCI_SUB_EVT_BLE_NVM_RAM_UPDATE:
    APP_DBG_MSG("-- BLE NVM RAM HAS BEEN UPDATED BY CMO+ \n");
 8000d0c:	4833      	ldr	r0, [pc, #204]	; (8000ddc <APPE_SysUserEvtRx+0x194>)
 8000d0e:	f008 f92d 	bl	8008f6c <DbgTraceGetFileName>
 8000d12:	4601      	mov	r1, r0
 8000d14:	f240 137b 	movw	r3, #379	; 0x17b
 8000d18:	4a31      	ldr	r2, [pc, #196]	; (8000de0 <APPE_SysUserEvtRx+0x198>)
 8000d1a:	4832      	ldr	r0, [pc, #200]	; (8000de4 <APPE_SysUserEvtRx+0x19c>)
 8000d1c:	f00a fb5a 	bl	800b3d4 <iprintf>
 8000d20:	4834      	ldr	r0, [pc, #208]	; (8000df4 <APPE_SysUserEvtRx+0x1ac>)
 8000d22:	f00a fbdd 	bl	800b4e0 <puts>
    APP_DBG_MSG("SHCI_SUB_EVT_BLE_NVM_RAM_UPDATE : StartAddress = %lx , Size = %ld\n",
 8000d26:	482d      	ldr	r0, [pc, #180]	; (8000ddc <APPE_SysUserEvtRx+0x194>)
 8000d28:	f008 f920 	bl	8008f6c <DbgTraceGetFileName>
 8000d2c:	4601      	mov	r1, r0
 8000d2e:	f44f 73be 	mov.w	r3, #380	; 0x17c
 8000d32:	4a2b      	ldr	r2, [pc, #172]	; (8000de0 <APPE_SysUserEvtRx+0x198>)
 8000d34:	482b      	ldr	r0, [pc, #172]	; (8000de4 <APPE_SysUserEvtRx+0x19c>)
 8000d36:	f00a fb4d 	bl	800b3d4 <iprintf>
 8000d3a:	69fb      	ldr	r3, [r7, #28]
 8000d3c:	3302      	adds	r3, #2
 8000d3e:	6819      	ldr	r1, [r3, #0]
 8000d40:	69fb      	ldr	r3, [r7, #28]
 8000d42:	3302      	adds	r3, #2
 8000d44:	685b      	ldr	r3, [r3, #4]
 8000d46:	461a      	mov	r2, r3
 8000d48:	482b      	ldr	r0, [pc, #172]	; (8000df8 <APPE_SysUserEvtRx+0x1b0>)
 8000d4a:	f00a fb43 	bl	800b3d4 <iprintf>
        ((SHCI_C2_BleNvmRamUpdate_Evt_t*)p_sys_event->payload)->StartAddress,
        ((SHCI_C2_BleNvmRamUpdate_Evt_t*)p_sys_event->payload)->Size);
    break;
 8000d4e:	e040      	b.n	8000dd2 <APPE_SysUserEvtRx+0x18a>

  case SHCI_SUB_EVT_NVM_START_WRITE:
    APP_DBG_MSG("SHCI_SUB_EVT_NVM_START_WRITE : NumberOfWords = %ld\n",
 8000d50:	4822      	ldr	r0, [pc, #136]	; (8000ddc <APPE_SysUserEvtRx+0x194>)
 8000d52:	f008 f90b 	bl	8008f6c <DbgTraceGetFileName>
 8000d56:	4601      	mov	r1, r0
 8000d58:	f44f 73c1 	mov.w	r3, #386	; 0x182
 8000d5c:	4a20      	ldr	r2, [pc, #128]	; (8000de0 <APPE_SysUserEvtRx+0x198>)
 8000d5e:	4821      	ldr	r0, [pc, #132]	; (8000de4 <APPE_SysUserEvtRx+0x19c>)
 8000d60:	f00a fb38 	bl	800b3d4 <iprintf>
 8000d64:	69fb      	ldr	r3, [r7, #28]
 8000d66:	3302      	adds	r3, #2
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	4619      	mov	r1, r3
 8000d6c:	4823      	ldr	r0, [pc, #140]	; (8000dfc <APPE_SysUserEvtRx+0x1b4>)
 8000d6e:	f00a fb31 	bl	800b3d4 <iprintf>
                ((SHCI_C2_NvmStartWrite_Evt_t*)p_sys_event->payload)->NumberOfWords);
    break;
 8000d72:	e02e      	b.n	8000dd2 <APPE_SysUserEvtRx+0x18a>

  case SHCI_SUB_EVT_NVM_END_WRITE:
    APP_DBG_MSG("SHCI_SUB_EVT_NVM_END_WRITE\n");
 8000d74:	4819      	ldr	r0, [pc, #100]	; (8000ddc <APPE_SysUserEvtRx+0x194>)
 8000d76:	f008 f8f9 	bl	8008f6c <DbgTraceGetFileName>
 8000d7a:	4601      	mov	r1, r0
 8000d7c:	f240 1387 	movw	r3, #391	; 0x187
 8000d80:	4a17      	ldr	r2, [pc, #92]	; (8000de0 <APPE_SysUserEvtRx+0x198>)
 8000d82:	4818      	ldr	r0, [pc, #96]	; (8000de4 <APPE_SysUserEvtRx+0x19c>)
 8000d84:	f00a fb26 	bl	800b3d4 <iprintf>
 8000d88:	481d      	ldr	r0, [pc, #116]	; (8000e00 <APPE_SysUserEvtRx+0x1b8>)
 8000d8a:	f00a fba9 	bl	800b4e0 <puts>
    break;
 8000d8e:	e020      	b.n	8000dd2 <APPE_SysUserEvtRx+0x18a>

  case SHCI_SUB_EVT_NVM_START_ERASE:
    APP_DBG_MSG("SHCI_SUB_EVT_NVM_START_ERASE : NumberOfSectors = %ld\n",
 8000d90:	4812      	ldr	r0, [pc, #72]	; (8000ddc <APPE_SysUserEvtRx+0x194>)
 8000d92:	f008 f8eb 	bl	8008f6c <DbgTraceGetFileName>
 8000d96:	4601      	mov	r1, r0
 8000d98:	f240 138b 	movw	r3, #395	; 0x18b
 8000d9c:	4a10      	ldr	r2, [pc, #64]	; (8000de0 <APPE_SysUserEvtRx+0x198>)
 8000d9e:	4811      	ldr	r0, [pc, #68]	; (8000de4 <APPE_SysUserEvtRx+0x19c>)
 8000da0:	f00a fb18 	bl	800b3d4 <iprintf>
 8000da4:	69fb      	ldr	r3, [r7, #28]
 8000da6:	3302      	adds	r3, #2
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	4619      	mov	r1, r3
 8000dac:	4815      	ldr	r0, [pc, #84]	; (8000e04 <APPE_SysUserEvtRx+0x1bc>)
 8000dae:	f00a fb11 	bl	800b3d4 <iprintf>
                ((SHCI_C2_NvmStartErase_Evt_t*)p_sys_event->payload)->NumberOfSectors);
    break;
 8000db2:	e00e      	b.n	8000dd2 <APPE_SysUserEvtRx+0x18a>

  case SHCI_SUB_EVT_NVM_END_ERASE:
    APP_DBG_MSG("SHCI_SUB_EVT_NVM_END_ERASE\n");
 8000db4:	4809      	ldr	r0, [pc, #36]	; (8000ddc <APPE_SysUserEvtRx+0x194>)
 8000db6:	f008 f8d9 	bl	8008f6c <DbgTraceGetFileName>
 8000dba:	4601      	mov	r1, r0
 8000dbc:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8000dc0:	4a07      	ldr	r2, [pc, #28]	; (8000de0 <APPE_SysUserEvtRx+0x198>)
 8000dc2:	4808      	ldr	r0, [pc, #32]	; (8000de4 <APPE_SysUserEvtRx+0x19c>)
 8000dc4:	f00a fb06 	bl	800b3d4 <iprintf>
 8000dc8:	480f      	ldr	r0, [pc, #60]	; (8000e08 <APPE_SysUserEvtRx+0x1c0>)
 8000dca:	f00a fb89 	bl	800b4e0 <puts>
    break;
 8000dce:	e000      	b.n	8000dd2 <APPE_SysUserEvtRx+0x18a>

  default:
    break;
 8000dd0:	bf00      	nop
  }

  return;
 8000dd2:	bf00      	nop
}
 8000dd4:	3720      	adds	r7, #32
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	bf00      	nop
 8000ddc:	0800c450 	.word	0x0800c450
 8000de0:	0800cd38 	.word	0x0800cd38
 8000de4:	0800c468 	.word	0x0800c468
 8000de8:	0800c47c 	.word	0x0800c47c
 8000dec:	0800c4a0 	.word	0x0800c4a0
 8000df0:	0800c4bc 	.word	0x0800c4bc
 8000df4:	0800c4d4 	.word	0x0800c4d4
 8000df8:	0800c500 	.word	0x0800c500
 8000dfc:	0800c544 	.word	0x0800c544
 8000e00:	0800c578 	.word	0x0800c578
 8000e04:	0800c594 	.word	0x0800c594
 8000e08:	0800c5cc 	.word	0x0800c5cc

08000e0c <APPE_SysEvtError>:
 * @param  ErrorCode  : errorCode detected by the M0 firmware
 *
 * @retval None
 */
static void APPE_SysEvtError( void * pPayload)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b084      	sub	sp, #16
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SCHI_SystemErrCode_t *p_sys_error_code;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	685b      	ldr	r3, [r3, #4]
 8000e18:	330b      	adds	r3, #11
 8000e1a:	60fb      	str	r3, [r7, #12]
  p_sys_error_code = (SCHI_SystemErrCode_t*) p_sys_event->payload;
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	3302      	adds	r3, #2
 8000e20:	60bb      	str	r3, [r7, #8]

  APP_DBG_MSG("SHCI_SUB_EVT_ERROR_NOTIF WITH REASON %x \n",(*p_sys_error_code));
 8000e22:	4819      	ldr	r0, [pc, #100]	; (8000e88 <APPE_SysEvtError+0x7c>)
 8000e24:	f008 f8a2 	bl	8008f6c <DbgTraceGetFileName>
 8000e28:	4601      	mov	r1, r0
 8000e2a:	f44f 73d4 	mov.w	r3, #424	; 0x1a8
 8000e2e:	4a17      	ldr	r2, [pc, #92]	; (8000e8c <APPE_SysEvtError+0x80>)
 8000e30:	4817      	ldr	r0, [pc, #92]	; (8000e90 <APPE_SysEvtError+0x84>)
 8000e32:	f00a facf 	bl	800b3d4 <iprintf>
 8000e36:	68bb      	ldr	r3, [r7, #8]
 8000e38:	781b      	ldrb	r3, [r3, #0]
 8000e3a:	4619      	mov	r1, r3
 8000e3c:	4815      	ldr	r0, [pc, #84]	; (8000e94 <APPE_SysEvtError+0x88>)
 8000e3e:	f00a fac9 	bl	800b3d4 <iprintf>

  if ((*p_sys_error_code) == ERR_BLE_INIT)
 8000e42:	68bb      	ldr	r3, [r7, #8]
 8000e44:	781b      	ldrb	r3, [r3, #0]
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d10d      	bne.n	8000e66 <APPE_SysEvtError+0x5a>
  {
    /* Error during BLE stack initialization */
    APP_DBG_MSG("SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - ERR_BLE_INIT \n");
 8000e4a:	480f      	ldr	r0, [pc, #60]	; (8000e88 <APPE_SysEvtError+0x7c>)
 8000e4c:	f008 f88e 	bl	8008f6c <DbgTraceGetFileName>
 8000e50:	4601      	mov	r1, r0
 8000e52:	f240 13ad 	movw	r3, #429	; 0x1ad
 8000e56:	4a0d      	ldr	r2, [pc, #52]	; (8000e8c <APPE_SysEvtError+0x80>)
 8000e58:	480d      	ldr	r0, [pc, #52]	; (8000e90 <APPE_SysEvtError+0x84>)
 8000e5a:	f00a fabb 	bl	800b3d4 <iprintf>
 8000e5e:	480e      	ldr	r0, [pc, #56]	; (8000e98 <APPE_SysEvtError+0x8c>)
 8000e60:	f00a fb3e 	bl	800b4e0 <puts>
  }
  else
  {
    APP_DBG_MSG("SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
  }
  return;
 8000e64:	e00d      	b.n	8000e82 <APPE_SysEvtError+0x76>
    APP_DBG_MSG("SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
 8000e66:	4808      	ldr	r0, [pc, #32]	; (8000e88 <APPE_SysEvtError+0x7c>)
 8000e68:	f008 f880 	bl	8008f6c <DbgTraceGetFileName>
 8000e6c:	4601      	mov	r1, r0
 8000e6e:	f240 13b1 	movw	r3, #433	; 0x1b1
 8000e72:	4a06      	ldr	r2, [pc, #24]	; (8000e8c <APPE_SysEvtError+0x80>)
 8000e74:	4806      	ldr	r0, [pc, #24]	; (8000e90 <APPE_SysEvtError+0x84>)
 8000e76:	f00a faad 	bl	800b3d4 <iprintf>
 8000e7a:	4808      	ldr	r0, [pc, #32]	; (8000e9c <APPE_SysEvtError+0x90>)
 8000e7c:	f00a fb30 	bl	800b4e0 <puts>
  return;
 8000e80:	bf00      	nop
}
 8000e82:	3710      	adds	r7, #16
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bd80      	pop	{r7, pc}
 8000e88:	0800c450 	.word	0x0800c450
 8000e8c:	0800cd4c 	.word	0x0800cd4c
 8000e90:	0800c468 	.word	0x0800c468
 8000e94:	0800c5e8 	.word	0x0800c5e8
 8000e98:	0800c614 	.word	0x0800c614
 8000e9c:	0800c64c 	.word	0x0800c64c

08000ea0 <APPE_SysEvtReadyProcessing>:

static void APPE_SysEvtReadyProcessing( void * pPayload )
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b08a      	sub	sp, #40	; 0x28
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SHCI_C2_Ready_Evt_t *p_sys_ready_event;

  SHCI_C2_CONFIG_Cmd_Param_t config_param = {0};
 8000ea8:	f107 030c 	add.w	r3, r7, #12
 8000eac:	2200      	movs	r2, #0
 8000eae:	601a      	str	r2, [r3, #0]
 8000eb0:	605a      	str	r2, [r3, #4]
 8000eb2:	609a      	str	r2, [r3, #8]
 8000eb4:	819a      	strh	r2, [r3, #12]
  uint32_t RevisionID=0;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	627b      	str	r3, [r7, #36]	; 0x24

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	685b      	ldr	r3, [r3, #4]
 8000ebe:	330b      	adds	r3, #11
 8000ec0:	623b      	str	r3, [r7, #32]
  p_sys_ready_event = (SHCI_C2_Ready_Evt_t*) p_sys_event->payload;
 8000ec2:	6a3b      	ldr	r3, [r7, #32]
 8000ec4:	3302      	adds	r3, #2
 8000ec6:	61fb      	str	r3, [r7, #28]

  if(p_sys_ready_event->sysevt_ready_rsp == WIRELESS_FW_RUNNING)
 8000ec8:	69fb      	ldr	r3, [r7, #28]
 8000eca:	781b      	ldrb	r3, [r3, #0]
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d132      	bne.n	8000f36 <APPE_SysEvtReadyProcessing+0x96>
  {
    /**
    * The wireless firmware is running on the CPU2
    */
    APP_DBG_MSG("SHCI_SUB_EVT_CODE_READY - WIRELESS_FW_RUNNING \n");
 8000ed0:	482c      	ldr	r0, [pc, #176]	; (8000f84 <APPE_SysEvtReadyProcessing+0xe4>)
 8000ed2:	f008 f84b 	bl	8008f6c <DbgTraceGetFileName>
 8000ed6:	4601      	mov	r1, r0
 8000ed8:	f44f 73e3 	mov.w	r3, #454	; 0x1c6
 8000edc:	4a2a      	ldr	r2, [pc, #168]	; (8000f88 <APPE_SysEvtReadyProcessing+0xe8>)
 8000ede:	482b      	ldr	r0, [pc, #172]	; (8000f8c <APPE_SysEvtReadyProcessing+0xec>)
 8000ee0:	f00a fa78 	bl	800b3d4 <iprintf>
 8000ee4:	482a      	ldr	r0, [pc, #168]	; (8000f90 <APPE_SysEvtReadyProcessing+0xf0>)
 8000ee6:	f00a fafb 	bl	800b4e0 <puts>

    /* Traces channel initialization */
    APPD_EnableCPU2( );
 8000eea:	f7ff fb7f 	bl	80005ec <APPD_EnableCPU2>

    /* Enable all events Notification */
    config_param.PayloadCmdSize = SHCI_C2_CONFIG_PAYLOAD_CMD_SIZE;
 8000eee:	230d      	movs	r3, #13
 8000ef0:	733b      	strb	r3, [r7, #12]
    config_param.EvtMask1 = SHCI_C2_CONFIG_EVTMASK1_BIT0_ERROR_NOTIF_ENABLE
 8000ef2:	237f      	movs	r3, #127	; 0x7f
 8000ef4:	73bb      	strb	r3, [r7, #14]
    * @brief  Return the device revision identifier
    * @note   This field indicates the revision of the device.
    * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
    * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
    */
    RevisionID = LL_DBGMCU_GetRevisionID();
 8000ef6:	f7ff fd15 	bl	8000924 <LL_DBGMCU_GetRevisionID>
 8000efa:	6278      	str	r0, [r7, #36]	; 0x24

    APP_DBG_MSG("DBGMCU_GetRevisionID= %lx \n\n", RevisionID);
 8000efc:	4821      	ldr	r0, [pc, #132]	; (8000f84 <APPE_SysEvtReadyProcessing+0xe4>)
 8000efe:	f008 f835 	bl	8008f6c <DbgTraceGetFileName>
 8000f02:	4601      	mov	r1, r0
 8000f04:	f44f 73ef 	mov.w	r3, #478	; 0x1de
 8000f08:	4a1f      	ldr	r2, [pc, #124]	; (8000f88 <APPE_SysEvtReadyProcessing+0xe8>)
 8000f0a:	4820      	ldr	r0, [pc, #128]	; (8000f8c <APPE_SysEvtReadyProcessing+0xec>)
 8000f0c:	f00a fa62 	bl	800b3d4 <iprintf>
 8000f10:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000f12:	4820      	ldr	r0, [pc, #128]	; (8000f94 <APPE_SysEvtReadyProcessing+0xf4>)
 8000f14:	f00a fa5e 	bl	800b3d4 <iprintf>

    config_param.RevisionID = RevisionID;
 8000f18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f1a:	b29b      	uxth	r3, r3
 8000f1c:	833b      	strh	r3, [r7, #24]
    (void)SHCI_C2_Config(&config_param);
 8000f1e:	f107 030c 	add.w	r3, r7, #12
 8000f22:	4618      	mov	r0, r3
 8000f24:	f007 fa4c 	bl	80083c0 <SHCI_C2_Config>

    APP_BLE_Init( );
 8000f28:	f008 fe0a 	bl	8009b40 <APP_BLE_Init>
    UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 8000f2c:	2100      	movs	r1, #0
 8000f2e:	2001      	movs	r0, #1
 8000f30:	f009 ffb2 	bl	800ae98 <UTIL_LPM_SetOffMode>
  else
  {
    APP_DBG_MSG("SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n");
  }

  return;
 8000f34:	e022      	b.n	8000f7c <APPE_SysEvtReadyProcessing+0xdc>
  else if (p_sys_ready_event->sysevt_ready_rsp == FUS_FW_RUNNING)
 8000f36:	69fb      	ldr	r3, [r7, #28]
 8000f38:	781b      	ldrb	r3, [r3, #0]
 8000f3a:	2b01      	cmp	r3, #1
 8000f3c:	d110      	bne.n	8000f60 <APPE_SysEvtReadyProcessing+0xc0>
    APP_DBG_MSG("SHCI_SUB_EVT_CODE_READY - FUS_FW_RUNNING \n");
 8000f3e:	4811      	ldr	r0, [pc, #68]	; (8000f84 <APPE_SysEvtReadyProcessing+0xe4>)
 8000f40:	f008 f814 	bl	8008f6c <DbgTraceGetFileName>
 8000f44:	4601      	mov	r1, r0
 8000f46:	f44f 73f6 	mov.w	r3, #492	; 0x1ec
 8000f4a:	4a0f      	ldr	r2, [pc, #60]	; (8000f88 <APPE_SysEvtReadyProcessing+0xe8>)
 8000f4c:	480f      	ldr	r0, [pc, #60]	; (8000f8c <APPE_SysEvtReadyProcessing+0xec>)
 8000f4e:	f00a fa41 	bl	800b3d4 <iprintf>
 8000f52:	4811      	ldr	r0, [pc, #68]	; (8000f98 <APPE_SysEvtReadyProcessing+0xf8>)
 8000f54:	f00a fac4 	bl	800b4e0 <puts>
    ((tSHCI_UserEvtRxParam*)pPayload)->status = SHCI_TL_UserEventFlow_Disable;
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	701a      	strb	r2, [r3, #0]
  return;
 8000f5e:	e00d      	b.n	8000f7c <APPE_SysEvtReadyProcessing+0xdc>
    APP_DBG_MSG("SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n");
 8000f60:	4808      	ldr	r0, [pc, #32]	; (8000f84 <APPE_SysEvtReadyProcessing+0xe4>)
 8000f62:	f008 f803 	bl	8008f6c <DbgTraceGetFileName>
 8000f66:	4601      	mov	r1, r0
 8000f68:	f240 13f3 	movw	r3, #499	; 0x1f3
 8000f6c:	4a06      	ldr	r2, [pc, #24]	; (8000f88 <APPE_SysEvtReadyProcessing+0xe8>)
 8000f6e:	4807      	ldr	r0, [pc, #28]	; (8000f8c <APPE_SysEvtReadyProcessing+0xec>)
 8000f70:	f00a fa30 	bl	800b3d4 <iprintf>
 8000f74:	4809      	ldr	r0, [pc, #36]	; (8000f9c <APPE_SysEvtReadyProcessing+0xfc>)
 8000f76:	f00a fab3 	bl	800b4e0 <puts>
  return;
 8000f7a:	bf00      	nop
}
 8000f7c:	3728      	adds	r7, #40	; 0x28
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	bf00      	nop
 8000f84:	0800c450 	.word	0x0800c450
 8000f88:	0800cd60 	.word	0x0800cd60
 8000f8c:	0800c468 	.word	0x0800c468
 8000f90:	0800c680 	.word	0x0800c680
 8000f94:	0800c6b0 	.word	0x0800c6b0
 8000f98:	0800c6d0 	.word	0x0800c6d0
 8000f9c:	0800c6fc 	.word	0x0800c6fc

08000fa0 <MX_APPE_Process>:
    __WFI( );
  }
}

void MX_APPE_Process(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_APPE_Process_1 */

  /* USER CODE END MX_APPE_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 8000fa4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000fa8:	f009 ffa6 	bl	800aef8 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_APPE_Process_2 */

  /* USER CODE END MX_APPE_Process_2 */
}
 8000fac:	bf00      	nop
 8000fae:	bd80      	pop	{r7, pc}

08000fb0 <UTIL_SEQ_Idle>:

void UTIL_SEQ_Idle( void )
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	af00      	add	r7, sp, #0
#if ( CFG_LPM_SUPPORTED == 1)
  UTIL_LPM_EnterLowPower( );
#endif
  return;
 8000fb4:	bf00      	nop
}
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbc:	4770      	bx	lr

08000fbe <UTIL_SEQ_EvtIdle>:
  *
  * @param  evt_waited_bm : Event pending.
  * @retval None
  */
void UTIL_SEQ_EvtIdle( UTIL_SEQ_bm_t task_id_bm, UTIL_SEQ_bm_t evt_waited_bm )
{
 8000fbe:	b580      	push	{r7, lr}
 8000fc0:	b082      	sub	sp, #8
 8000fc2:	af00      	add	r7, sp, #0
 8000fc4:	6078      	str	r0, [r7, #4]
 8000fc6:	6039      	str	r1, [r7, #0]
  UTIL_SEQ_Run( UTIL_SEQ_DEFAULT );
 8000fc8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000fcc:	f009 ff94 	bl	800aef8 <UTIL_SEQ_Run>

  return;
 8000fd0:	bf00      	nop
}
 8000fd2:	3708      	adds	r7, #8
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bd80      	pop	{r7, pc}

08000fd8 <shci_notify_asynch_evt>:

void shci_notify_asynch_evt(void* pdata)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b082      	sub	sp, #8
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask( 1<<CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 8000fe0:	2100      	movs	r1, #0
 8000fe2:	2020      	movs	r0, #32
 8000fe4:	f00a f894 	bl	800b110 <UTIL_SEQ_SetTask>
  return;
 8000fe8:	bf00      	nop
}
 8000fea:	3708      	adds	r7, #8
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}

08000ff0 <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b082      	sub	sp, #8
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt( 1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID );
 8000ff8:	2002      	movs	r0, #2
 8000ffa:	f00a f8f5 	bl	800b1e8 <UTIL_SEQ_SetEvt>
  return;
 8000ffe:	bf00      	nop
}
 8001000:	3708      	adds	r7, #8
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}

08001006 <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 8001006:	b580      	push	{r7, lr}
 8001008:	b082      	sub	sp, #8
 800100a:	af00      	add	r7, sp, #0
 800100c:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt( 1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID );
 800100e:	2002      	movs	r0, #2
 8001010:	f00a f90a 	bl	800b228 <UTIL_SEQ_WaitEvt>
  return;
 8001014:	bf00      	nop
}
 8001016:	3708      	adds	r7, #8
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}

0800101c <LL_EXTI_EnableIT_0_31>:
{
 800101c:	b480      	push	{r7}
 800101e:	b083      	sub	sp, #12
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8001024:	4b06      	ldr	r3, [pc, #24]	; (8001040 <LL_EXTI_EnableIT_0_31+0x24>)
 8001026:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 800102a:	4905      	ldr	r1, [pc, #20]	; (8001040 <LL_EXTI_EnableIT_0_31+0x24>)
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	4313      	orrs	r3, r2
 8001030:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8001034:	bf00      	nop
 8001036:	370c      	adds	r7, #12
 8001038:	46bd      	mov	sp, r7
 800103a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103e:	4770      	bx	lr
 8001040:	58000800 	.word	0x58000800

08001044 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8001044:	b480      	push	{r7}
 8001046:	b083      	sub	sp, #12
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 800104c:	4b05      	ldr	r3, [pc, #20]	; (8001064 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800104e:	681a      	ldr	r2, [r3, #0]
 8001050:	4904      	ldr	r1, [pc, #16]	; (8001064 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	4313      	orrs	r3, r2
 8001056:	600b      	str	r3, [r1, #0]

}
 8001058:	bf00      	nop
 800105a:	370c      	adds	r7, #12
 800105c:	46bd      	mov	sp, r7
 800105e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001062:	4770      	bx	lr
 8001064:	58000800 	.word	0x58000800

08001068 <ReadRtcSsrValue>:
 *         reliability of the value
 * @param  None
 * @retval SSR value read
 */
static uint32_t ReadRtcSsrValue(void)
{
 8001068:	b480      	push	{r7}
 800106a:	b083      	sub	sp, #12
 800106c:	af00      	add	r7, sp, #0
  uint32_t first_read;
  uint32_t second_read;

  first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 800106e:	4b0d      	ldr	r3, [pc, #52]	; (80010a4 <ReadRtcSsrValue+0x3c>)
 8001070:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001072:	b29b      	uxth	r3, r3
 8001074:	607b      	str	r3, [r7, #4]

  second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8001076:	4b0b      	ldr	r3, [pc, #44]	; (80010a4 <ReadRtcSsrValue+0x3c>)
 8001078:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800107a:	b29b      	uxth	r3, r3
 800107c:	603b      	str	r3, [r7, #0]

  while(first_read != second_read)
 800107e:	e005      	b.n	800108c <ReadRtcSsrValue+0x24>
  {
    first_read = second_read;
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	607b      	str	r3, [r7, #4]

    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8001084:	4b07      	ldr	r3, [pc, #28]	; (80010a4 <ReadRtcSsrValue+0x3c>)
 8001086:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001088:	b29b      	uxth	r3, r3
 800108a:	603b      	str	r3, [r7, #0]
  while(first_read != second_read)
 800108c:	687a      	ldr	r2, [r7, #4]
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	429a      	cmp	r2, r3
 8001092:	d1f5      	bne.n	8001080 <ReadRtcSsrValue+0x18>
  }

  return second_read;
 8001094:	683b      	ldr	r3, [r7, #0]
}
 8001096:	4618      	mov	r0, r3
 8001098:	370c      	adds	r7, #12
 800109a:	46bd      	mov	sp, r7
 800109c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a0:	4770      	bx	lr
 80010a2:	bf00      	nop
 80010a4:	40002800 	.word	0x40002800

080010a8 <LinkTimerAfter>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked after
 * @retval None
 */
static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID)
{
 80010a8:	b480      	push	{r7}
 80010aa:	b085      	sub	sp, #20
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	4603      	mov	r3, r0
 80010b0:	460a      	mov	r2, r1
 80010b2:	71fb      	strb	r3, [r7, #7]
 80010b4:	4613      	mov	r3, r2
 80010b6:	71bb      	strb	r3, [r7, #6]
  uint8_t next_id;

  next_id = aTimerContext[RefTimerID].NextID;
 80010b8:	79ba      	ldrb	r2, [r7, #6]
 80010ba:	491d      	ldr	r1, [pc, #116]	; (8001130 <LinkTimerAfter+0x88>)
 80010bc:	4613      	mov	r3, r2
 80010be:	005b      	lsls	r3, r3, #1
 80010c0:	4413      	add	r3, r2
 80010c2:	00db      	lsls	r3, r3, #3
 80010c4:	440b      	add	r3, r1
 80010c6:	3315      	adds	r3, #21
 80010c8:	781b      	ldrb	r3, [r3, #0]
 80010ca:	73fb      	strb	r3, [r7, #15]

  if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80010cc:	7bfb      	ldrb	r3, [r7, #15]
 80010ce:	2b06      	cmp	r3, #6
 80010d0:	d009      	beq.n	80010e6 <LinkTimerAfter+0x3e>
  {
    aTimerContext[next_id].PreviousID = TimerID;
 80010d2:	7bfa      	ldrb	r2, [r7, #15]
 80010d4:	4916      	ldr	r1, [pc, #88]	; (8001130 <LinkTimerAfter+0x88>)
 80010d6:	4613      	mov	r3, r2
 80010d8:	005b      	lsls	r3, r3, #1
 80010da:	4413      	add	r3, r2
 80010dc:	00db      	lsls	r3, r3, #3
 80010de:	440b      	add	r3, r1
 80010e0:	3314      	adds	r3, #20
 80010e2:	79fa      	ldrb	r2, [r7, #7]
 80010e4:	701a      	strb	r2, [r3, #0]
  }
  aTimerContext[TimerID].NextID = next_id;
 80010e6:	79fa      	ldrb	r2, [r7, #7]
 80010e8:	4911      	ldr	r1, [pc, #68]	; (8001130 <LinkTimerAfter+0x88>)
 80010ea:	4613      	mov	r3, r2
 80010ec:	005b      	lsls	r3, r3, #1
 80010ee:	4413      	add	r3, r2
 80010f0:	00db      	lsls	r3, r3, #3
 80010f2:	440b      	add	r3, r1
 80010f4:	3315      	adds	r3, #21
 80010f6:	7bfa      	ldrb	r2, [r7, #15]
 80010f8:	701a      	strb	r2, [r3, #0]
  aTimerContext[TimerID].PreviousID = RefTimerID ;
 80010fa:	79fa      	ldrb	r2, [r7, #7]
 80010fc:	490c      	ldr	r1, [pc, #48]	; (8001130 <LinkTimerAfter+0x88>)
 80010fe:	4613      	mov	r3, r2
 8001100:	005b      	lsls	r3, r3, #1
 8001102:	4413      	add	r3, r2
 8001104:	00db      	lsls	r3, r3, #3
 8001106:	440b      	add	r3, r1
 8001108:	3314      	adds	r3, #20
 800110a:	79ba      	ldrb	r2, [r7, #6]
 800110c:	701a      	strb	r2, [r3, #0]
  aTimerContext[RefTimerID].NextID = TimerID;
 800110e:	79ba      	ldrb	r2, [r7, #6]
 8001110:	4907      	ldr	r1, [pc, #28]	; (8001130 <LinkTimerAfter+0x88>)
 8001112:	4613      	mov	r3, r2
 8001114:	005b      	lsls	r3, r3, #1
 8001116:	4413      	add	r3, r2
 8001118:	00db      	lsls	r3, r3, #3
 800111a:	440b      	add	r3, r1
 800111c:	3315      	adds	r3, #21
 800111e:	79fa      	ldrb	r2, [r7, #7]
 8001120:	701a      	strb	r2, [r3, #0]

  return;
 8001122:	bf00      	nop
}
 8001124:	3714      	adds	r7, #20
 8001126:	46bd      	mov	sp, r7
 8001128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112c:	4770      	bx	lr
 800112e:	bf00      	nop
 8001130:	20000090 	.word	0x20000090

08001134 <LinkTimerBefore>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked before
 * @retval None
 */
static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID)
{
 8001134:	b480      	push	{r7}
 8001136:	b085      	sub	sp, #20
 8001138:	af00      	add	r7, sp, #0
 800113a:	4603      	mov	r3, r0
 800113c:	460a      	mov	r2, r1
 800113e:	71fb      	strb	r3, [r7, #7]
 8001140:	4613      	mov	r3, r2
 8001142:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;

  if(RefTimerID != CurrentRunningTimerID)
 8001144:	4b29      	ldr	r3, [pc, #164]	; (80011ec <LinkTimerBefore+0xb8>)
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	b2db      	uxtb	r3, r3
 800114a:	79ba      	ldrb	r2, [r7, #6]
 800114c:	429a      	cmp	r2, r3
 800114e:	d032      	beq.n	80011b6 <LinkTimerBefore+0x82>
  {
    previous_id = aTimerContext[RefTimerID].PreviousID;
 8001150:	79ba      	ldrb	r2, [r7, #6]
 8001152:	4927      	ldr	r1, [pc, #156]	; (80011f0 <LinkTimerBefore+0xbc>)
 8001154:	4613      	mov	r3, r2
 8001156:	005b      	lsls	r3, r3, #1
 8001158:	4413      	add	r3, r2
 800115a:	00db      	lsls	r3, r3, #3
 800115c:	440b      	add	r3, r1
 800115e:	3314      	adds	r3, #20
 8001160:	781b      	ldrb	r3, [r3, #0]
 8001162:	73fb      	strb	r3, [r7, #15]

    aTimerContext[previous_id].NextID = TimerID;
 8001164:	7bfa      	ldrb	r2, [r7, #15]
 8001166:	4922      	ldr	r1, [pc, #136]	; (80011f0 <LinkTimerBefore+0xbc>)
 8001168:	4613      	mov	r3, r2
 800116a:	005b      	lsls	r3, r3, #1
 800116c:	4413      	add	r3, r2
 800116e:	00db      	lsls	r3, r3, #3
 8001170:	440b      	add	r3, r1
 8001172:	3315      	adds	r3, #21
 8001174:	79fa      	ldrb	r2, [r7, #7]
 8001176:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].NextID = RefTimerID;
 8001178:	79fa      	ldrb	r2, [r7, #7]
 800117a:	491d      	ldr	r1, [pc, #116]	; (80011f0 <LinkTimerBefore+0xbc>)
 800117c:	4613      	mov	r3, r2
 800117e:	005b      	lsls	r3, r3, #1
 8001180:	4413      	add	r3, r2
 8001182:	00db      	lsls	r3, r3, #3
 8001184:	440b      	add	r3, r1
 8001186:	3315      	adds	r3, #21
 8001188:	79ba      	ldrb	r2, [r7, #6]
 800118a:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].PreviousID = previous_id ;
 800118c:	79fa      	ldrb	r2, [r7, #7]
 800118e:	4918      	ldr	r1, [pc, #96]	; (80011f0 <LinkTimerBefore+0xbc>)
 8001190:	4613      	mov	r3, r2
 8001192:	005b      	lsls	r3, r3, #1
 8001194:	4413      	add	r3, r2
 8001196:	00db      	lsls	r3, r3, #3
 8001198:	440b      	add	r3, r1
 800119a:	3314      	adds	r3, #20
 800119c:	7bfa      	ldrb	r2, [r7, #15]
 800119e:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 80011a0:	79ba      	ldrb	r2, [r7, #6]
 80011a2:	4913      	ldr	r1, [pc, #76]	; (80011f0 <LinkTimerBefore+0xbc>)
 80011a4:	4613      	mov	r3, r2
 80011a6:	005b      	lsls	r3, r3, #1
 80011a8:	4413      	add	r3, r2
 80011aa:	00db      	lsls	r3, r3, #3
 80011ac:	440b      	add	r3, r1
 80011ae:	3314      	adds	r3, #20
 80011b0:	79fa      	ldrb	r2, [r7, #7]
 80011b2:	701a      	strb	r2, [r3, #0]
  {
    aTimerContext[TimerID].NextID = RefTimerID;
    aTimerContext[RefTimerID].PreviousID = TimerID;
  }

  return;
 80011b4:	e014      	b.n	80011e0 <LinkTimerBefore+0xac>
    aTimerContext[TimerID].NextID = RefTimerID;
 80011b6:	79fa      	ldrb	r2, [r7, #7]
 80011b8:	490d      	ldr	r1, [pc, #52]	; (80011f0 <LinkTimerBefore+0xbc>)
 80011ba:	4613      	mov	r3, r2
 80011bc:	005b      	lsls	r3, r3, #1
 80011be:	4413      	add	r3, r2
 80011c0:	00db      	lsls	r3, r3, #3
 80011c2:	440b      	add	r3, r1
 80011c4:	3315      	adds	r3, #21
 80011c6:	79ba      	ldrb	r2, [r7, #6]
 80011c8:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 80011ca:	79ba      	ldrb	r2, [r7, #6]
 80011cc:	4908      	ldr	r1, [pc, #32]	; (80011f0 <LinkTimerBefore+0xbc>)
 80011ce:	4613      	mov	r3, r2
 80011d0:	005b      	lsls	r3, r3, #1
 80011d2:	4413      	add	r3, r2
 80011d4:	00db      	lsls	r3, r3, #3
 80011d6:	440b      	add	r3, r1
 80011d8:	3314      	adds	r3, #20
 80011da:	79fa      	ldrb	r2, [r7, #7]
 80011dc:	701a      	strb	r2, [r3, #0]
  return;
 80011de:	bf00      	nop
}
 80011e0:	3714      	adds	r7, #20
 80011e2:	46bd      	mov	sp, r7
 80011e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e8:	4770      	bx	lr
 80011ea:	bf00      	nop
 80011ec:	20000120 	.word	0x20000120
 80011f0:	20000090 	.word	0x20000090

080011f4 <linkTimer>:
 * @brief  Insert a Timer in the list
 * @param  TimerID:   The ID of the Timer
 * @retval None
 */
static uint16_t linkTimer(uint8_t TimerID)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b084      	sub	sp, #16
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	4603      	mov	r3, r0
 80011fc:	71fb      	strb	r3, [r7, #7]
  uint32_t time_left;
  uint16_t time_elapsed;
  uint8_t timer_id_lookup;
  uint8_t next_id;

  if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80011fe:	4b4e      	ldr	r3, [pc, #312]	; (8001338 <linkTimer+0x144>)
 8001200:	781b      	ldrb	r3, [r3, #0]
 8001202:	b2db      	uxtb	r3, r3
 8001204:	2b06      	cmp	r3, #6
 8001206:	d118      	bne.n	800123a <linkTimer+0x46>
  {
    /**
     * No timer in the list
     */
    PreviousRunningTimerID = CurrentRunningTimerID;
 8001208:	4b4b      	ldr	r3, [pc, #300]	; (8001338 <linkTimer+0x144>)
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	b2da      	uxtb	r2, r3
 800120e:	4b4b      	ldr	r3, [pc, #300]	; (800133c <linkTimer+0x148>)
 8001210:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = TimerID;
 8001212:	4a49      	ldr	r2, [pc, #292]	; (8001338 <linkTimer+0x144>)
 8001214:	79fb      	ldrb	r3, [r7, #7]
 8001216:	7013      	strb	r3, [r2, #0]
    aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 8001218:	79fa      	ldrb	r2, [r7, #7]
 800121a:	4949      	ldr	r1, [pc, #292]	; (8001340 <linkTimer+0x14c>)
 800121c:	4613      	mov	r3, r2
 800121e:	005b      	lsls	r3, r3, #1
 8001220:	4413      	add	r3, r2
 8001222:	00db      	lsls	r3, r3, #3
 8001224:	440b      	add	r3, r1
 8001226:	3315      	adds	r3, #21
 8001228:	2206      	movs	r2, #6
 800122a:	701a      	strb	r2, [r3, #0]

    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 800122c:	4b45      	ldr	r3, [pc, #276]	; (8001344 <linkTimer+0x150>)
 800122e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001232:	601a      	str	r2, [r3, #0]
    time_elapsed = 0;
 8001234:	2300      	movs	r3, #0
 8001236:	81fb      	strh	r3, [r7, #14]
 8001238:	e078      	b.n	800132c <linkTimer+0x138>
  }
  else
  {
    time_elapsed = ReturnTimeElapsed();
 800123a:	f000 f909 	bl	8001450 <ReturnTimeElapsed>
 800123e:	4603      	mov	r3, r0
 8001240:	81fb      	strh	r3, [r7, #14]

    /**
     * update count of the timer to be linked
     */
    aTimerContext[TimerID].CountLeft += time_elapsed;
 8001242:	79fa      	ldrb	r2, [r7, #7]
 8001244:	493e      	ldr	r1, [pc, #248]	; (8001340 <linkTimer+0x14c>)
 8001246:	4613      	mov	r3, r2
 8001248:	005b      	lsls	r3, r3, #1
 800124a:	4413      	add	r3, r2
 800124c:	00db      	lsls	r3, r3, #3
 800124e:	440b      	add	r3, r1
 8001250:	3308      	adds	r3, #8
 8001252:	6819      	ldr	r1, [r3, #0]
 8001254:	89fb      	ldrh	r3, [r7, #14]
 8001256:	79fa      	ldrb	r2, [r7, #7]
 8001258:	4419      	add	r1, r3
 800125a:	4839      	ldr	r0, [pc, #228]	; (8001340 <linkTimer+0x14c>)
 800125c:	4613      	mov	r3, r2
 800125e:	005b      	lsls	r3, r3, #1
 8001260:	4413      	add	r3, r2
 8001262:	00db      	lsls	r3, r3, #3
 8001264:	4403      	add	r3, r0
 8001266:	3308      	adds	r3, #8
 8001268:	6019      	str	r1, [r3, #0]
    time_left = aTimerContext[TimerID].CountLeft;
 800126a:	79fa      	ldrb	r2, [r7, #7]
 800126c:	4934      	ldr	r1, [pc, #208]	; (8001340 <linkTimer+0x14c>)
 800126e:	4613      	mov	r3, r2
 8001270:	005b      	lsls	r3, r3, #1
 8001272:	4413      	add	r3, r2
 8001274:	00db      	lsls	r3, r3, #3
 8001276:	440b      	add	r3, r1
 8001278:	3308      	adds	r3, #8
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	60bb      	str	r3, [r7, #8]

    /**
     * Search for index where the new timer shall be linked
     */
    if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 800127e:	4b2e      	ldr	r3, [pc, #184]	; (8001338 <linkTimer+0x144>)
 8001280:	781b      	ldrb	r3, [r3, #0]
 8001282:	b2db      	uxtb	r3, r3
 8001284:	4619      	mov	r1, r3
 8001286:	4a2e      	ldr	r2, [pc, #184]	; (8001340 <linkTimer+0x14c>)
 8001288:	460b      	mov	r3, r1
 800128a:	005b      	lsls	r3, r3, #1
 800128c:	440b      	add	r3, r1
 800128e:	00db      	lsls	r3, r3, #3
 8001290:	4413      	add	r3, r2
 8001292:	3308      	adds	r3, #8
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	68ba      	ldr	r2, [r7, #8]
 8001298:	429a      	cmp	r2, r3
 800129a:	d337      	bcc.n	800130c <linkTimer+0x118>
    {
      /**
       * Search for the ID after the first one
       */
      timer_id_lookup = CurrentRunningTimerID;
 800129c:	4b26      	ldr	r3, [pc, #152]	; (8001338 <linkTimer+0x144>)
 800129e:	781b      	ldrb	r3, [r3, #0]
 80012a0:	737b      	strb	r3, [r7, #13]
      next_id = aTimerContext[timer_id_lookup].NextID;
 80012a2:	7b7a      	ldrb	r2, [r7, #13]
 80012a4:	4926      	ldr	r1, [pc, #152]	; (8001340 <linkTimer+0x14c>)
 80012a6:	4613      	mov	r3, r2
 80012a8:	005b      	lsls	r3, r3, #1
 80012aa:	4413      	add	r3, r2
 80012ac:	00db      	lsls	r3, r3, #3
 80012ae:	440b      	add	r3, r1
 80012b0:	3315      	adds	r3, #21
 80012b2:	781b      	ldrb	r3, [r3, #0]
 80012b4:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 80012b6:	e013      	b.n	80012e0 <linkTimer+0xec>
      {
        timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 80012b8:	7b7a      	ldrb	r2, [r7, #13]
 80012ba:	4921      	ldr	r1, [pc, #132]	; (8001340 <linkTimer+0x14c>)
 80012bc:	4613      	mov	r3, r2
 80012be:	005b      	lsls	r3, r3, #1
 80012c0:	4413      	add	r3, r2
 80012c2:	00db      	lsls	r3, r3, #3
 80012c4:	440b      	add	r3, r1
 80012c6:	3315      	adds	r3, #21
 80012c8:	781b      	ldrb	r3, [r3, #0]
 80012ca:	737b      	strb	r3, [r7, #13]
        next_id = aTimerContext[timer_id_lookup].NextID;
 80012cc:	7b7a      	ldrb	r2, [r7, #13]
 80012ce:	491c      	ldr	r1, [pc, #112]	; (8001340 <linkTimer+0x14c>)
 80012d0:	4613      	mov	r3, r2
 80012d2:	005b      	lsls	r3, r3, #1
 80012d4:	4413      	add	r3, r2
 80012d6:	00db      	lsls	r3, r3, #3
 80012d8:	440b      	add	r3, r1
 80012da:	3315      	adds	r3, #21
 80012dc:	781b      	ldrb	r3, [r3, #0]
 80012de:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 80012e0:	7b3b      	ldrb	r3, [r7, #12]
 80012e2:	2b06      	cmp	r3, #6
 80012e4:	d00b      	beq.n	80012fe <linkTimer+0x10a>
 80012e6:	7b3a      	ldrb	r2, [r7, #12]
 80012e8:	4915      	ldr	r1, [pc, #84]	; (8001340 <linkTimer+0x14c>)
 80012ea:	4613      	mov	r3, r2
 80012ec:	005b      	lsls	r3, r3, #1
 80012ee:	4413      	add	r3, r2
 80012f0:	00db      	lsls	r3, r3, #3
 80012f2:	440b      	add	r3, r1
 80012f4:	3308      	adds	r3, #8
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	68ba      	ldr	r2, [r7, #8]
 80012fa:	429a      	cmp	r2, r3
 80012fc:	d2dc      	bcs.n	80012b8 <linkTimer+0xc4>
      }

      /**
       * Link after the ID
       */
      LinkTimerAfter(TimerID, timer_id_lookup);
 80012fe:	7b7a      	ldrb	r2, [r7, #13]
 8001300:	79fb      	ldrb	r3, [r7, #7]
 8001302:	4611      	mov	r1, r2
 8001304:	4618      	mov	r0, r3
 8001306:	f7ff fecf 	bl	80010a8 <LinkTimerAfter>
 800130a:	e00f      	b.n	800132c <linkTimer+0x138>
    else
    {
      /**
       * Link before the first ID
       */
      LinkTimerBefore(TimerID, CurrentRunningTimerID);
 800130c:	4b0a      	ldr	r3, [pc, #40]	; (8001338 <linkTimer+0x144>)
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	b2da      	uxtb	r2, r3
 8001312:	79fb      	ldrb	r3, [r7, #7]
 8001314:	4611      	mov	r1, r2
 8001316:	4618      	mov	r0, r3
 8001318:	f7ff ff0c 	bl	8001134 <LinkTimerBefore>
      PreviousRunningTimerID = CurrentRunningTimerID;
 800131c:	4b06      	ldr	r3, [pc, #24]	; (8001338 <linkTimer+0x144>)
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	b2da      	uxtb	r2, r3
 8001322:	4b06      	ldr	r3, [pc, #24]	; (800133c <linkTimer+0x148>)
 8001324:	701a      	strb	r2, [r3, #0]
      CurrentRunningTimerID = TimerID;
 8001326:	4a04      	ldr	r2, [pc, #16]	; (8001338 <linkTimer+0x144>)
 8001328:	79fb      	ldrb	r3, [r7, #7]
 800132a:	7013      	strb	r3, [r2, #0]
    }
  }

  return time_elapsed;
 800132c:	89fb      	ldrh	r3, [r7, #14]
}
 800132e:	4618      	mov	r0, r3
 8001330:	3710      	adds	r7, #16
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	20000120 	.word	0x20000120
 800133c:	20000121 	.word	0x20000121
 8001340:	20000090 	.word	0x20000090
 8001344:	20000124 	.word	0x20000124

08001348 <UnlinkTimer>:
 * @param  TimerID:   The ID of the Timer
 * @param  RequestReadSSR: Request to read the SSR register or not
 * @retval None
 */
static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
{
 8001348:	b480      	push	{r7}
 800134a:	b085      	sub	sp, #20
 800134c:	af00      	add	r7, sp, #0
 800134e:	4603      	mov	r3, r0
 8001350:	460a      	mov	r2, r1
 8001352:	71fb      	strb	r3, [r7, #7]
 8001354:	4613      	mov	r3, r2
 8001356:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;
  uint8_t next_id;

  if(TimerID == CurrentRunningTimerID)
 8001358:	4b39      	ldr	r3, [pc, #228]	; (8001440 <UnlinkTimer+0xf8>)
 800135a:	781b      	ldrb	r3, [r3, #0]
 800135c:	b2db      	uxtb	r3, r3
 800135e:	79fa      	ldrb	r2, [r7, #7]
 8001360:	429a      	cmp	r2, r3
 8001362:	d111      	bne.n	8001388 <UnlinkTimer+0x40>
  {
    PreviousRunningTimerID = CurrentRunningTimerID;
 8001364:	4b36      	ldr	r3, [pc, #216]	; (8001440 <UnlinkTimer+0xf8>)
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	b2da      	uxtb	r2, r3
 800136a:	4b36      	ldr	r3, [pc, #216]	; (8001444 <UnlinkTimer+0xfc>)
 800136c:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 800136e:	79fa      	ldrb	r2, [r7, #7]
 8001370:	4935      	ldr	r1, [pc, #212]	; (8001448 <UnlinkTimer+0x100>)
 8001372:	4613      	mov	r3, r2
 8001374:	005b      	lsls	r3, r3, #1
 8001376:	4413      	add	r3, r2
 8001378:	00db      	lsls	r3, r3, #3
 800137a:	440b      	add	r3, r1
 800137c:	3315      	adds	r3, #21
 800137e:	781b      	ldrb	r3, [r3, #0]
 8001380:	b2da      	uxtb	r2, r3
 8001382:	4b2f      	ldr	r3, [pc, #188]	; (8001440 <UnlinkTimer+0xf8>)
 8001384:	701a      	strb	r2, [r3, #0]
 8001386:	e03e      	b.n	8001406 <UnlinkTimer+0xbe>
  }
  else
  {
    previous_id = aTimerContext[TimerID].PreviousID;
 8001388:	79fa      	ldrb	r2, [r7, #7]
 800138a:	492f      	ldr	r1, [pc, #188]	; (8001448 <UnlinkTimer+0x100>)
 800138c:	4613      	mov	r3, r2
 800138e:	005b      	lsls	r3, r3, #1
 8001390:	4413      	add	r3, r2
 8001392:	00db      	lsls	r3, r3, #3
 8001394:	440b      	add	r3, r1
 8001396:	3314      	adds	r3, #20
 8001398:	781b      	ldrb	r3, [r3, #0]
 800139a:	73fb      	strb	r3, [r7, #15]
    next_id = aTimerContext[TimerID].NextID;
 800139c:	79fa      	ldrb	r2, [r7, #7]
 800139e:	492a      	ldr	r1, [pc, #168]	; (8001448 <UnlinkTimer+0x100>)
 80013a0:	4613      	mov	r3, r2
 80013a2:	005b      	lsls	r3, r3, #1
 80013a4:	4413      	add	r3, r2
 80013a6:	00db      	lsls	r3, r3, #3
 80013a8:	440b      	add	r3, r1
 80013aa:	3315      	adds	r3, #21
 80013ac:	781b      	ldrb	r3, [r3, #0]
 80013ae:	73bb      	strb	r3, [r7, #14]

    aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 80013b0:	79f9      	ldrb	r1, [r7, #7]
 80013b2:	7bfa      	ldrb	r2, [r7, #15]
 80013b4:	4824      	ldr	r0, [pc, #144]	; (8001448 <UnlinkTimer+0x100>)
 80013b6:	460b      	mov	r3, r1
 80013b8:	005b      	lsls	r3, r3, #1
 80013ba:	440b      	add	r3, r1
 80013bc:	00db      	lsls	r3, r3, #3
 80013be:	4403      	add	r3, r0
 80013c0:	3315      	adds	r3, #21
 80013c2:	781b      	ldrb	r3, [r3, #0]
 80013c4:	b2d8      	uxtb	r0, r3
 80013c6:	4920      	ldr	r1, [pc, #128]	; (8001448 <UnlinkTimer+0x100>)
 80013c8:	4613      	mov	r3, r2
 80013ca:	005b      	lsls	r3, r3, #1
 80013cc:	4413      	add	r3, r2
 80013ce:	00db      	lsls	r3, r3, #3
 80013d0:	440b      	add	r3, r1
 80013d2:	3315      	adds	r3, #21
 80013d4:	4602      	mov	r2, r0
 80013d6:	701a      	strb	r2, [r3, #0]
    if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80013d8:	7bbb      	ldrb	r3, [r7, #14]
 80013da:	2b06      	cmp	r3, #6
 80013dc:	d013      	beq.n	8001406 <UnlinkTimer+0xbe>
    {
      aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 80013de:	79f9      	ldrb	r1, [r7, #7]
 80013e0:	7bba      	ldrb	r2, [r7, #14]
 80013e2:	4819      	ldr	r0, [pc, #100]	; (8001448 <UnlinkTimer+0x100>)
 80013e4:	460b      	mov	r3, r1
 80013e6:	005b      	lsls	r3, r3, #1
 80013e8:	440b      	add	r3, r1
 80013ea:	00db      	lsls	r3, r3, #3
 80013ec:	4403      	add	r3, r0
 80013ee:	3314      	adds	r3, #20
 80013f0:	781b      	ldrb	r3, [r3, #0]
 80013f2:	b2d8      	uxtb	r0, r3
 80013f4:	4914      	ldr	r1, [pc, #80]	; (8001448 <UnlinkTimer+0x100>)
 80013f6:	4613      	mov	r3, r2
 80013f8:	005b      	lsls	r3, r3, #1
 80013fa:	4413      	add	r3, r2
 80013fc:	00db      	lsls	r3, r3, #3
 80013fe:	440b      	add	r3, r1
 8001400:	3314      	adds	r3, #20
 8001402:	4602      	mov	r2, r0
 8001404:	701a      	strb	r2, [r3, #0]
  }

  /**
   * Timer is out of the list
   */
  aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 8001406:	79fa      	ldrb	r2, [r7, #7]
 8001408:	490f      	ldr	r1, [pc, #60]	; (8001448 <UnlinkTimer+0x100>)
 800140a:	4613      	mov	r3, r2
 800140c:	005b      	lsls	r3, r3, #1
 800140e:	4413      	add	r3, r2
 8001410:	00db      	lsls	r3, r3, #3
 8001412:	440b      	add	r3, r1
 8001414:	330c      	adds	r3, #12
 8001416:	2201      	movs	r2, #1
 8001418:	701a      	strb	r2, [r3, #0]

  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 800141a:	4b09      	ldr	r3, [pc, #36]	; (8001440 <UnlinkTimer+0xf8>)
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	b2db      	uxtb	r3, r3
 8001420:	2b06      	cmp	r3, #6
 8001422:	d107      	bne.n	8001434 <UnlinkTimer+0xec>
 8001424:	79bb      	ldrb	r3, [r7, #6]
 8001426:	2b00      	cmp	r3, #0
 8001428:	d104      	bne.n	8001434 <UnlinkTimer+0xec>
  {
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 800142a:	4b08      	ldr	r3, [pc, #32]	; (800144c <UnlinkTimer+0x104>)
 800142c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001430:	601a      	str	r2, [r3, #0]
  }

  return;
 8001432:	bf00      	nop
 8001434:	bf00      	nop
}
 8001436:	3714      	adds	r7, #20
 8001438:	46bd      	mov	sp, r7
 800143a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143e:	4770      	bx	lr
 8001440:	20000120 	.word	0x20000120
 8001444:	20000121 	.word	0x20000121
 8001448:	20000090 	.word	0x20000090
 800144c:	20000124 	.word	0x20000124

08001450 <ReturnTimeElapsed>:
 *        since the time the timer has been started
 * @param  None
 * @retval Time expired in Ticks
 */
static uint16_t ReturnTimeElapsed(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b082      	sub	sp, #8
 8001454:	af00      	add	r7, sp, #0
  uint32_t  return_value;
  uint32_t  wrap_counter;

  if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 8001456:	4b1a      	ldr	r3, [pc, #104]	; (80014c0 <ReturnTimeElapsed+0x70>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800145e:	d026      	beq.n	80014ae <ReturnTimeElapsed+0x5e>
  {
    return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 8001460:	f7ff fe02 	bl	8001068 <ReadRtcSsrValue>
 8001464:	6078      	str	r0, [r7, #4]

    if (SSRValueOnLastSetup >= return_value)
 8001466:	4b16      	ldr	r3, [pc, #88]	; (80014c0 <ReturnTimeElapsed+0x70>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	687a      	ldr	r2, [r7, #4]
 800146c:	429a      	cmp	r2, r3
 800146e:	d805      	bhi.n	800147c <ReturnTimeElapsed+0x2c>
    {
      return_value = SSRValueOnLastSetup - return_value;
 8001470:	4b13      	ldr	r3, [pc, #76]	; (80014c0 <ReturnTimeElapsed+0x70>)
 8001472:	681a      	ldr	r2, [r3, #0]
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	1ad3      	subs	r3, r2, r3
 8001478:	607b      	str	r3, [r7, #4]
 800147a:	e00a      	b.n	8001492 <ReturnTimeElapsed+0x42>
    }
    else
    {
      wrap_counter = SynchPrescalerUserConfig - return_value;
 800147c:	4b11      	ldr	r3, [pc, #68]	; (80014c4 <ReturnTimeElapsed+0x74>)
 800147e:	881b      	ldrh	r3, [r3, #0]
 8001480:	461a      	mov	r2, r3
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	1ad3      	subs	r3, r2, r3
 8001486:	603b      	str	r3, [r7, #0]
      return_value = SSRValueOnLastSetup + wrap_counter;
 8001488:	4b0d      	ldr	r3, [pc, #52]	; (80014c0 <ReturnTimeElapsed+0x70>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	683a      	ldr	r2, [r7, #0]
 800148e:	4413      	add	r3, r2
 8001490:	607b      	str	r3, [r7, #4]

    /**
     * At this stage, ReturnValue holds the number of ticks counted by SSR
     * Need to translate in number of ticks counted by the Wakeuptimer
     */
    return_value = return_value*AsynchPrescalerUserConfig;
 8001492:	4b0d      	ldr	r3, [pc, #52]	; (80014c8 <ReturnTimeElapsed+0x78>)
 8001494:	781b      	ldrb	r3, [r3, #0]
 8001496:	461a      	mov	r2, r3
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	fb02 f303 	mul.w	r3, r2, r3
 800149e:	607b      	str	r3, [r7, #4]
    return_value = return_value >> WakeupTimerDivider;
 80014a0:	4b0a      	ldr	r3, [pc, #40]	; (80014cc <ReturnTimeElapsed+0x7c>)
 80014a2:	781b      	ldrb	r3, [r3, #0]
 80014a4:	461a      	mov	r2, r3
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	40d3      	lsrs	r3, r2
 80014aa:	607b      	str	r3, [r7, #4]
 80014ac:	e001      	b.n	80014b2 <ReturnTimeElapsed+0x62>
  }
  else
  {
    return_value = 0;
 80014ae:	2300      	movs	r3, #0
 80014b0:	607b      	str	r3, [r7, #4]
  }

  return (uint16_t)return_value;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	b29b      	uxth	r3, r3
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	3708      	adds	r7, #8
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	20000124 	.word	0x20000124
 80014c4:	20000232 	.word	0x20000232
 80014c8:	20000231 	.word	0x20000231
 80014cc:	20000230 	.word	0x20000230

080014d0 <RestartWakeupCounter>:
 *    It assumes all condition are met to be allowed to write the wakeup counter
 * @param  Value: Value to be written in the counter
 * @retval None
 */
static void RestartWakeupCounter(uint16_t Value)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b082      	sub	sp, #8
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	4603      	mov	r3, r0
 80014d8:	80fb      	strh	r3, [r7, #6]
   * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   *  __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);
   */

  if(Value == 0)
 80014da:	88fb      	ldrh	r3, [r7, #6]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d108      	bne.n	80014f2 <RestartWakeupCounter+0x22>
  {
    SSRValueOnLastSetup = ReadRtcSsrValue();
 80014e0:	f7ff fdc2 	bl	8001068 <ReadRtcSsrValue>
 80014e4:	4603      	mov	r3, r0
 80014e6:	4a24      	ldr	r2, [pc, #144]	; (8001578 <RestartWakeupCounter+0xa8>)
 80014e8:	6013      	str	r3, [r2, #0]

    /**
     * Simulate that the Timer expired
     */
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 80014ea:	2003      	movs	r0, #3
 80014ec:	f001 fbe3 	bl	8002cb6 <HAL_NVIC_SetPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE(phrtc);    /**<  Enable the Wakeup Timer */

    HW_TS_RTC_CountUpdated_AppNot();
  }

  return ;
 80014f0:	e03e      	b.n	8001570 <RestartWakeupCounter+0xa0>
    if((Value > 1) ||(WakeupTimerDivider != 1))
 80014f2:	88fb      	ldrh	r3, [r7, #6]
 80014f4:	2b01      	cmp	r3, #1
 80014f6:	d803      	bhi.n	8001500 <RestartWakeupCounter+0x30>
 80014f8:	4b20      	ldr	r3, [pc, #128]	; (800157c <RestartWakeupCounter+0xac>)
 80014fa:	781b      	ldrb	r3, [r3, #0]
 80014fc:	2b01      	cmp	r3, #1
 80014fe:	d002      	beq.n	8001506 <RestartWakeupCounter+0x36>
      Value -= 1;
 8001500:	88fb      	ldrh	r3, [r7, #6]
 8001502:	3b01      	subs	r3, #1
 8001504:	80fb      	strh	r3, [r7, #6]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == RESET);
 8001506:	bf00      	nop
 8001508:	4b1d      	ldr	r3, [pc, #116]	; (8001580 <RestartWakeupCounter+0xb0>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	68db      	ldr	r3, [r3, #12]
 8001510:	f003 0304 	and.w	r3, r3, #4
 8001514:	2b00      	cmp	r3, #0
 8001516:	d0f7      	beq.n	8001508 <RestartWakeupCounter+0x38>
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8001518:	4b19      	ldr	r3, [pc, #100]	; (8001580 <RestartWakeupCounter+0xb0>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	68db      	ldr	r3, [r3, #12]
 8001520:	b2da      	uxtb	r2, r3
 8001522:	4b17      	ldr	r3, [pc, #92]	; (8001580 <RestartWakeupCounter+0xb0>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	f462 6290 	orn	r2, r2, #1152	; 0x480
 800152c:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 800152e:	4b15      	ldr	r3, [pc, #84]	; (8001584 <RestartWakeupCounter+0xb4>)
 8001530:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001534:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8001536:	2003      	movs	r0, #3
 8001538:	f001 fbcb 	bl	8002cd2 <HAL_NVIC_ClearPendingIRQ>
    MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value);
 800153c:	4b12      	ldr	r3, [pc, #72]	; (8001588 <RestartWakeupCounter+0xb8>)
 800153e:	695b      	ldr	r3, [r3, #20]
 8001540:	0c1b      	lsrs	r3, r3, #16
 8001542:	041b      	lsls	r3, r3, #16
 8001544:	88fa      	ldrh	r2, [r7, #6]
 8001546:	4910      	ldr	r1, [pc, #64]	; (8001588 <RestartWakeupCounter+0xb8>)
 8001548:	4313      	orrs	r3, r2
 800154a:	614b      	str	r3, [r1, #20]
    SSRValueOnLastSetup = ReadRtcSsrValue();
 800154c:	f7ff fd8c 	bl	8001068 <ReadRtcSsrValue>
 8001550:	4603      	mov	r3, r0
 8001552:	4a09      	ldr	r2, [pc, #36]	; (8001578 <RestartWakeupCounter+0xa8>)
 8001554:	6013      	str	r3, [r2, #0]
    __HAL_RTC_WAKEUPTIMER_ENABLE(phrtc);    /**<  Enable the Wakeup Timer */
 8001556:	4b0a      	ldr	r3, [pc, #40]	; (8001580 <RestartWakeupCounter+0xb0>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	689a      	ldr	r2, [r3, #8]
 800155e:	4b08      	ldr	r3, [pc, #32]	; (8001580 <RestartWakeupCounter+0xb0>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001568:	609a      	str	r2, [r3, #8]
    HW_TS_RTC_CountUpdated_AppNot();
 800156a:	f3af 8000 	nop.w
  return ;
 800156e:	bf00      	nop
}
 8001570:	3708      	adds	r7, #8
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	20000124 	.word	0x20000124
 800157c:	20000230 	.word	0x20000230
 8001580:	2000022c 	.word	0x2000022c
 8001584:	58000800 	.word	0x58000800
 8001588:	40002800 	.word	0x40002800

0800158c <RescheduleTimerList>:
 *    2) Setup the wakeuptimer
 * @param  None
 * @retval None
 */
static void RescheduleTimerList(void)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b084      	sub	sp, #16
 8001590:	af00      	add	r7, sp, #0

  /**
   * The wakeuptimer is disabled now to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   */
  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8001592:	4b47      	ldr	r3, [pc, #284]	; (80016b0 <RescheduleTimerList+0x124>)
 8001594:	689b      	ldr	r3, [r3, #8]
 8001596:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800159a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800159e:	d108      	bne.n	80015b2 <RescheduleTimerList+0x26>
  {
    /**
     * Wait for the flag to be back to 0 when the wakeup timer is enabled
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == SET);
 80015a0:	bf00      	nop
 80015a2:	4b44      	ldr	r3, [pc, #272]	; (80016b4 <RescheduleTimerList+0x128>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	68db      	ldr	r3, [r3, #12]
 80015aa:	f003 0304 	and.w	r3, r3, #4
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d1f7      	bne.n	80015a2 <RescheduleTimerList+0x16>
  }
  __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);   /**<  Disable the Wakeup Timer */
 80015b2:	4b40      	ldr	r3, [pc, #256]	; (80016b4 <RescheduleTimerList+0x128>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	689a      	ldr	r2, [r3, #8]
 80015ba:	4b3e      	ldr	r3, [pc, #248]	; (80016b4 <RescheduleTimerList+0x128>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80015c4:	609a      	str	r2, [r3, #8]

  localTimerID = CurrentRunningTimerID;
 80015c6:	4b3c      	ldr	r3, [pc, #240]	; (80016b8 <RescheduleTimerList+0x12c>)
 80015c8:	781b      	ldrb	r3, [r3, #0]
 80015ca:	73fb      	strb	r3, [r7, #15]

  /**
   * Calculate what will be the value to write in the wakeuptimer
   */
  timecountleft = aTimerContext[localTimerID].CountLeft;
 80015cc:	7bfa      	ldrb	r2, [r7, #15]
 80015ce:	493b      	ldr	r1, [pc, #236]	; (80016bc <RescheduleTimerList+0x130>)
 80015d0:	4613      	mov	r3, r2
 80015d2:	005b      	lsls	r3, r3, #1
 80015d4:	4413      	add	r3, r2
 80015d6:	00db      	lsls	r3, r3, #3
 80015d8:	440b      	add	r3, r1
 80015da:	3308      	adds	r3, #8
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	60bb      	str	r3, [r7, #8]

  /**
   * Read how much has been counted
   */
  time_elapsed = ReturnTimeElapsed();
 80015e0:	f7ff ff36 	bl	8001450 <ReturnTimeElapsed>
 80015e4:	4603      	mov	r3, r0
 80015e6:	80fb      	strh	r3, [r7, #6]

  if(timecountleft < time_elapsed )
 80015e8:	88fb      	ldrh	r3, [r7, #6]
 80015ea:	68ba      	ldr	r2, [r7, #8]
 80015ec:	429a      	cmp	r2, r3
 80015ee:	d205      	bcs.n	80015fc <RescheduleTimerList+0x70>
  {
    /**
     * There is no tick left to count
     */
    wakeup_timer_value = 0;
 80015f0:	2300      	movs	r3, #0
 80015f2:	81bb      	strh	r3, [r7, #12]
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 80015f4:	4b32      	ldr	r3, [pc, #200]	; (80016c0 <RescheduleTimerList+0x134>)
 80015f6:	2201      	movs	r2, #1
 80015f8:	701a      	strb	r2, [r3, #0]
 80015fa:	e04d      	b.n	8001698 <RescheduleTimerList+0x10c>
  }
  else
  {
    if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 80015fc:	88fb      	ldrh	r3, [r7, #6]
 80015fe:	4a31      	ldr	r2, [pc, #196]	; (80016c4 <RescheduleTimerList+0x138>)
 8001600:	8812      	ldrh	r2, [r2, #0]
 8001602:	b292      	uxth	r2, r2
 8001604:	4413      	add	r3, r2
 8001606:	461a      	mov	r2, r3
 8001608:	68bb      	ldr	r3, [r7, #8]
 800160a:	4293      	cmp	r3, r2
 800160c:	d906      	bls.n	800161c <RescheduleTimerList+0x90>
    {
      /**
       * The number of tick left is greater than the Wakeuptimer maximum value
       */
      wakeup_timer_value = MaxWakeupTimerSetup;
 800160e:	4b2d      	ldr	r3, [pc, #180]	; (80016c4 <RescheduleTimerList+0x138>)
 8001610:	881b      	ldrh	r3, [r3, #0]
 8001612:	81bb      	strh	r3, [r7, #12]

      WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 8001614:	4b2a      	ldr	r3, [pc, #168]	; (80016c0 <RescheduleTimerList+0x134>)
 8001616:	2200      	movs	r2, #0
 8001618:	701a      	strb	r2, [r3, #0]
 800161a:	e03d      	b.n	8001698 <RescheduleTimerList+0x10c>
    }
    else
    {
      wakeup_timer_value = timecountleft - time_elapsed;
 800161c:	68bb      	ldr	r3, [r7, #8]
 800161e:	b29a      	uxth	r2, r3
 8001620:	88fb      	ldrh	r3, [r7, #6]
 8001622:	1ad3      	subs	r3, r2, r3
 8001624:	81bb      	strh	r3, [r7, #12]
      WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8001626:	4b26      	ldr	r3, [pc, #152]	; (80016c0 <RescheduleTimerList+0x134>)
 8001628:	2201      	movs	r2, #1
 800162a:	701a      	strb	r2, [r3, #0]
  }

  /**
   * update ticks left to be counted for each timer
   */
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 800162c:	e034      	b.n	8001698 <RescheduleTimerList+0x10c>
  {
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 800162e:	7bfa      	ldrb	r2, [r7, #15]
 8001630:	4922      	ldr	r1, [pc, #136]	; (80016bc <RescheduleTimerList+0x130>)
 8001632:	4613      	mov	r3, r2
 8001634:	005b      	lsls	r3, r3, #1
 8001636:	4413      	add	r3, r2
 8001638:	00db      	lsls	r3, r3, #3
 800163a:	440b      	add	r3, r1
 800163c:	3308      	adds	r3, #8
 800163e:	681a      	ldr	r2, [r3, #0]
 8001640:	88fb      	ldrh	r3, [r7, #6]
 8001642:	429a      	cmp	r2, r3
 8001644:	d20a      	bcs.n	800165c <RescheduleTimerList+0xd0>
    {
      aTimerContext[localTimerID].CountLeft = 0;
 8001646:	7bfa      	ldrb	r2, [r7, #15]
 8001648:	491c      	ldr	r1, [pc, #112]	; (80016bc <RescheduleTimerList+0x130>)
 800164a:	4613      	mov	r3, r2
 800164c:	005b      	lsls	r3, r3, #1
 800164e:	4413      	add	r3, r2
 8001650:	00db      	lsls	r3, r3, #3
 8001652:	440b      	add	r3, r1
 8001654:	3308      	adds	r3, #8
 8001656:	2200      	movs	r2, #0
 8001658:	601a      	str	r2, [r3, #0]
 800165a:	e013      	b.n	8001684 <RescheduleTimerList+0xf8>
    }
    else
    {
      aTimerContext[localTimerID].CountLeft -= time_elapsed;
 800165c:	7bfa      	ldrb	r2, [r7, #15]
 800165e:	4917      	ldr	r1, [pc, #92]	; (80016bc <RescheduleTimerList+0x130>)
 8001660:	4613      	mov	r3, r2
 8001662:	005b      	lsls	r3, r3, #1
 8001664:	4413      	add	r3, r2
 8001666:	00db      	lsls	r3, r3, #3
 8001668:	440b      	add	r3, r1
 800166a:	3308      	adds	r3, #8
 800166c:	6819      	ldr	r1, [r3, #0]
 800166e:	88fb      	ldrh	r3, [r7, #6]
 8001670:	7bfa      	ldrb	r2, [r7, #15]
 8001672:	1ac9      	subs	r1, r1, r3
 8001674:	4811      	ldr	r0, [pc, #68]	; (80016bc <RescheduleTimerList+0x130>)
 8001676:	4613      	mov	r3, r2
 8001678:	005b      	lsls	r3, r3, #1
 800167a:	4413      	add	r3, r2
 800167c:	00db      	lsls	r3, r3, #3
 800167e:	4403      	add	r3, r0
 8001680:	3308      	adds	r3, #8
 8001682:	6019      	str	r1, [r3, #0]
    }
    localTimerID = aTimerContext[localTimerID].NextID;
 8001684:	7bfa      	ldrb	r2, [r7, #15]
 8001686:	490d      	ldr	r1, [pc, #52]	; (80016bc <RescheduleTimerList+0x130>)
 8001688:	4613      	mov	r3, r2
 800168a:	005b      	lsls	r3, r3, #1
 800168c:	4413      	add	r3, r2
 800168e:	00db      	lsls	r3, r3, #3
 8001690:	440b      	add	r3, r1
 8001692:	3315      	adds	r3, #21
 8001694:	781b      	ldrb	r3, [r3, #0]
 8001696:	73fb      	strb	r3, [r7, #15]
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001698:	7bfb      	ldrb	r3, [r7, #15]
 800169a:	2b06      	cmp	r3, #6
 800169c:	d1c7      	bne.n	800162e <RescheduleTimerList+0xa2>
  }

  /**
   * Write next count
   */
  RestartWakeupCounter(wakeup_timer_value);
 800169e:	89bb      	ldrh	r3, [r7, #12]
 80016a0:	4618      	mov	r0, r3
 80016a2:	f7ff ff15 	bl	80014d0 <RestartWakeupCounter>

  return ;
 80016a6:	bf00      	nop
}
 80016a8:	3710      	adds	r7, #16
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	40002800 	.word	0x40002800
 80016b4:	2000022c 	.word	0x2000022c
 80016b8:	20000120 	.word	0x20000120
 80016bc:	20000090 	.word	0x20000090
 80016c0:	20000128 	.word	0x20000128
 80016c4:	20000234 	.word	0x20000234

080016c8 <HW_TS_RTC_Wakeup_Handler>:
 * In order to ease maintainability, the unlock is done at the top and the lock at then end
 * in case some new implementation is coming in the future
 */

void HW_TS_RTC_Wakeup_Handler(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b08a      	sub	sp, #40	; 0x28
 80016cc:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80016ce:	f3ef 8310 	mrs	r3, PRIMASK
 80016d2:	617b      	str	r3, [r7, #20]
  return(result);
 80016d4:	697b      	ldr	r3, [r7, #20]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80016d6:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 80016d8:	b672      	cpsid	i
}
 80016da:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

/* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 80016dc:	4b5f      	ldr	r3, [pc, #380]	; (800185c <HW_TS_RTC_Wakeup_Handler+0x194>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	22ca      	movs	r2, #202	; 0xca
 80016e4:	625a      	str	r2, [r3, #36]	; 0x24
 80016e6:	4b5d      	ldr	r3, [pc, #372]	; (800185c <HW_TS_RTC_Wakeup_Handler+0x194>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	2253      	movs	r2, #83	; 0x53
 80016ee:	625a      	str	r2, [r3, #36]	; 0x24
  /**
   * Disable the Wakeup Timer
   * This may speed up a bit the processing to wait the timer to be disabled
   * The timer is still counting 2 RTCCLK
   */
  __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);
 80016f0:	4b5a      	ldr	r3, [pc, #360]	; (800185c <HW_TS_RTC_Wakeup_Handler+0x194>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	689a      	ldr	r2, [r3, #8]
 80016f8:	4b58      	ldr	r3, [pc, #352]	; (800185c <HW_TS_RTC_Wakeup_Handler+0x194>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001702:	609a      	str	r2, [r3, #8]

  local_current_running_timer_id = CurrentRunningTimerID;
 8001704:	4b56      	ldr	r3, [pc, #344]	; (8001860 <HW_TS_RTC_Wakeup_Handler+0x198>)
 8001706:	781b      	ldrb	r3, [r3, #0]
 8001708:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  if(aTimerContext[local_current_running_timer_id].TimerIDStatus == TimerID_Running)
 800170c:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8001710:	4954      	ldr	r1, [pc, #336]	; (8001864 <HW_TS_RTC_Wakeup_Handler+0x19c>)
 8001712:	4613      	mov	r3, r2
 8001714:	005b      	lsls	r3, r3, #1
 8001716:	4413      	add	r3, r2
 8001718:	00db      	lsls	r3, r3, #3
 800171a:	440b      	add	r3, r1
 800171c:	330c      	adds	r3, #12
 800171e:	781b      	ldrb	r3, [r3, #0]
 8001720:	b2db      	uxtb	r3, r3
 8001722:	2b02      	cmp	r3, #2
 8001724:	d172      	bne.n	800180c <HW_TS_RTC_Wakeup_Handler+0x144>
  {
    ptimer_callback = aTimerContext[local_current_running_timer_id].pTimerCallBack;
 8001726:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800172a:	494e      	ldr	r1, [pc, #312]	; (8001864 <HW_TS_RTC_Wakeup_Handler+0x19c>)
 800172c:	4613      	mov	r3, r2
 800172e:	005b      	lsls	r3, r3, #1
 8001730:	4413      	add	r3, r2
 8001732:	00db      	lsls	r3, r3, #3
 8001734:	440b      	add	r3, r1
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	61fb      	str	r3, [r7, #28]
    timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 800173a:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800173e:	4949      	ldr	r1, [pc, #292]	; (8001864 <HW_TS_RTC_Wakeup_Handler+0x19c>)
 8001740:	4613      	mov	r3, r2
 8001742:	005b      	lsls	r3, r3, #1
 8001744:	4413      	add	r3, r2
 8001746:	00db      	lsls	r3, r3, #3
 8001748:	440b      	add	r3, r1
 800174a:	3310      	adds	r3, #16
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	61bb      	str	r3, [r7, #24]
     * However, due to the inaccuracy of the reading of the time elapsed, it may return there is 1 tick
     * to be left whereas the count is over
     * A more secure implementation has been done with a flag to state whereas the full count has been written
     * in the wakeuptimer or not
     */
    if(WakeupTimerLimitation != WakeupTimerValue_Overpassed)
 8001750:	4b45      	ldr	r3, [pc, #276]	; (8001868 <HW_TS_RTC_Wakeup_Handler+0x1a0>)
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	b2db      	uxtb	r3, r3
 8001756:	2b00      	cmp	r3, #0
 8001758:	d050      	beq.n	80017fc <HW_TS_RTC_Wakeup_Handler+0x134>
    {
      if(aTimerContext[local_current_running_timer_id].TimerMode == hw_ts_Repeated)
 800175a:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800175e:	4941      	ldr	r1, [pc, #260]	; (8001864 <HW_TS_RTC_Wakeup_Handler+0x19c>)
 8001760:	4613      	mov	r3, r2
 8001762:	005b      	lsls	r3, r3, #1
 8001764:	4413      	add	r3, r2
 8001766:	00db      	lsls	r3, r3, #3
 8001768:	440b      	add	r3, r1
 800176a:	330d      	adds	r3, #13
 800176c:	781b      	ldrb	r3, [r3, #0]
 800176e:	b2db      	uxtb	r3, r3
 8001770:	2b01      	cmp	r3, #1
 8001772:	d126      	bne.n	80017c2 <HW_TS_RTC_Wakeup_Handler+0xfa>
      {
        UnlinkTimer(local_current_running_timer_id, SSR_Read_Not_Requested);
 8001774:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001778:	2101      	movs	r1, #1
 800177a:	4618      	mov	r0, r3
 800177c:	f7ff fde4 	bl	8001348 <UnlinkTimer>
 8001780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001782:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001784:	693b      	ldr	r3, [r7, #16]
 8001786:	f383 8810 	msr	PRIMASK, r3
}
 800178a:	bf00      	nop
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Start(local_current_running_timer_id, aTimerContext[local_current_running_timer_id].CounterInit);
 800178c:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8001790:	4934      	ldr	r1, [pc, #208]	; (8001864 <HW_TS_RTC_Wakeup_Handler+0x19c>)
 8001792:	4613      	mov	r3, r2
 8001794:	005b      	lsls	r3, r3, #1
 8001796:	4413      	add	r3, r2
 8001798:	00db      	lsls	r3, r3, #3
 800179a:	440b      	add	r3, r1
 800179c:	3304      	adds	r3, #4
 800179e:	681a      	ldr	r2, [r3, #0]
 80017a0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80017a4:	4611      	mov	r1, r2
 80017a6:	4618      	mov	r0, r3
 80017a8:	f000 f9d4 	bl	8001b54 <HW_TS_Start>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 80017ac:	4b2b      	ldr	r3, [pc, #172]	; (800185c <HW_TS_RTC_Wakeup_Handler+0x194>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	22ca      	movs	r2, #202	; 0xca
 80017b4:	625a      	str	r2, [r3, #36]	; 0x24
 80017b6:	4b29      	ldr	r3, [pc, #164]	; (800185c <HW_TS_RTC_Wakeup_Handler+0x194>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	2253      	movs	r2, #83	; 0x53
 80017be:	625a      	str	r2, [r3, #36]	; 0x24
 80017c0:	e014      	b.n	80017ec <HW_TS_RTC_Wakeup_Handler+0x124>
 80017c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017c4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	f383 8810 	msr	PRIMASK, r3
}
 80017cc:	bf00      	nop
      else
      {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Stop(local_current_running_timer_id);
 80017ce:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80017d2:	4618      	mov	r0, r3
 80017d4:	f000 f932 	bl	8001a3c <HW_TS_Stop>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 80017d8:	4b20      	ldr	r3, [pc, #128]	; (800185c <HW_TS_RTC_Wakeup_Handler+0x194>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	22ca      	movs	r2, #202	; 0xca
 80017e0:	625a      	str	r2, [r3, #36]	; 0x24
 80017e2:	4b1e      	ldr	r3, [pc, #120]	; (800185c <HW_TS_RTC_Wakeup_Handler+0x194>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	2253      	movs	r2, #83	; 0x53
 80017ea:	625a      	str	r2, [r3, #36]	; 0x24
        }

      HW_TS_RTC_Int_AppNot(timer_process_id, local_current_running_timer_id, ptimer_callback);
 80017ec:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80017f0:	69fa      	ldr	r2, [r7, #28]
 80017f2:	4619      	mov	r1, r3
 80017f4:	69b8      	ldr	r0, [r7, #24]
 80017f6:	f000 fa35 	bl	8001c64 <HW_TS_RTC_Int_AppNot>
 80017fa:	e025      	b.n	8001848 <HW_TS_RTC_Wakeup_Handler+0x180>
    }
    else
    {
      RescheduleTimerList();
 80017fc:	f7ff fec6 	bl	800158c <RescheduleTimerList>
 8001800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001802:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001804:	68bb      	ldr	r3, [r7, #8]
 8001806:	f383 8810 	msr	PRIMASK, r3
}
 800180a:	e01d      	b.n	8001848 <HW_TS_RTC_Wakeup_Handler+0x180>
    /**
     * We should never end up in this case
     * However, if due to any bug in the timer server this is the case, the mistake may not impact the user.
     * We could just clean the interrupt flag and get out from this unexpected interrupt
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == RESET);
 800180c:	bf00      	nop
 800180e:	4b13      	ldr	r3, [pc, #76]	; (800185c <HW_TS_RTC_Wakeup_Handler+0x194>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	68db      	ldr	r3, [r3, #12]
 8001816:	f003 0304 	and.w	r3, r3, #4
 800181a:	2b00      	cmp	r3, #0
 800181c:	d0f7      	beq.n	800180e <HW_TS_RTC_Wakeup_Handler+0x146>
     * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
     * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
     * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
     * due to the autoreload feature
     */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 800181e:	4b0f      	ldr	r3, [pc, #60]	; (800185c <HW_TS_RTC_Wakeup_Handler+0x194>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	68db      	ldr	r3, [r3, #12]
 8001826:	b2da      	uxtb	r2, r3
 8001828:	4b0c      	ldr	r3, [pc, #48]	; (800185c <HW_TS_RTC_Wakeup_Handler+0x194>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8001832:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8001834:	4b0d      	ldr	r3, [pc, #52]	; (800186c <HW_TS_RTC_Wakeup_Handler+0x1a4>)
 8001836:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800183a:	60da      	str	r2, [r3, #12]
 800183c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800183e:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	f383 8810 	msr	PRIMASK, r3
}
 8001846:	bf00      	nop
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 8001848:	4b04      	ldr	r3, [pc, #16]	; (800185c <HW_TS_RTC_Wakeup_Handler+0x194>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	22ff      	movs	r2, #255	; 0xff
 8001850:	625a      	str	r2, [r3, #36]	; 0x24

  return;
 8001852:	bf00      	nop
}
 8001854:	3728      	adds	r7, #40	; 0x28
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	2000022c 	.word	0x2000022c
 8001860:	20000120 	.word	0x20000120
 8001864:	20000090 	.word	0x20000090
 8001868:	20000128 	.word	0x20000128
 800186c:	58000800 	.word	0x58000800

08001870 <HW_TS_Init>:

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *hrtc)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b088      	sub	sp, #32
 8001874:	af00      	add	r7, sp, #0
 8001876:	4603      	mov	r3, r0
 8001878:	6039      	str	r1, [r7, #0]
 800187a:	71fb      	strb	r3, [r7, #7]
  uint32_t localmaxwakeuptimersetup;

  /**
   * Get RTC handler
   */
  phrtc = hrtc;
 800187c:	4a64      	ldr	r2, [pc, #400]	; (8001a10 <HW_TS_Init+0x1a0>)
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	6013      	str	r3, [r2, #0]

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 8001882:	4b63      	ldr	r3, [pc, #396]	; (8001a10 <HW_TS_Init+0x1a0>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	22ca      	movs	r2, #202	; 0xca
 800188a:	625a      	str	r2, [r3, #36]	; 0x24
 800188c:	4b60      	ldr	r3, [pc, #384]	; (8001a10 <HW_TS_Init+0x1a0>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	2253      	movs	r2, #83	; 0x53
 8001894:	625a      	str	r2, [r3, #36]	; 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8001896:	4b5f      	ldr	r3, [pc, #380]	; (8001a14 <HW_TS_Init+0x1a4>)
 8001898:	689b      	ldr	r3, [r3, #8]
 800189a:	4a5e      	ldr	r2, [pc, #376]	; (8001a14 <HW_TS_Init+0x1a4>)
 800189c:	f043 0320 	orr.w	r3, r3, #32
 80018a0:	6093      	str	r3, [r2, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 80018a2:	4b5c      	ldr	r3, [pc, #368]	; (8001a14 <HW_TS_Init+0x1a4>)
 80018a4:	689b      	ldr	r3, [r3, #8]
 80018a6:	b2db      	uxtb	r3, r3
 80018a8:	f003 0307 	and.w	r3, r3, #7
 80018ac:	b2db      	uxtb	r3, r3
 80018ae:	f1c3 0304 	rsb	r3, r3, #4
 80018b2:	b2da      	uxtb	r2, r3
 80018b4:	4b58      	ldr	r3, [pc, #352]	; (8001a18 <HW_TS_Init+0x1a8>)
 80018b6:	701a      	strb	r2, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 80018b8:	4b56      	ldr	r3, [pc, #344]	; (8001a14 <HW_TS_Init+0x1a4>)
 80018ba:	691b      	ldr	r3, [r3, #16]
 80018bc:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80018c0:	f44f 02fe 	mov.w	r2, #8323072	; 0x7f0000
 80018c4:	613a      	str	r2, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018c6:	693a      	ldr	r2, [r7, #16]
 80018c8:	fa92 f2a2 	rbit	r2, r2
 80018cc:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80018ce:	68fa      	ldr	r2, [r7, #12]
 80018d0:	617a      	str	r2, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80018d2:	697a      	ldr	r2, [r7, #20]
 80018d4:	2a00      	cmp	r2, #0
 80018d6:	d101      	bne.n	80018dc <HW_TS_Init+0x6c>
  {
    return 32U;
 80018d8:	2220      	movs	r2, #32
 80018da:	e003      	b.n	80018e4 <HW_TS_Init+0x74>
  }
  return __builtin_clz(value);
 80018dc:	697a      	ldr	r2, [r7, #20]
 80018de:	fab2 f282 	clz	r2, r2
 80018e2:	b2d2      	uxtb	r2, r2
 80018e4:	40d3      	lsrs	r3, r2
 80018e6:	b2db      	uxtb	r3, r3
 80018e8:	3301      	adds	r3, #1
 80018ea:	b2da      	uxtb	r2, r3
 80018ec:	4b4b      	ldr	r3, [pc, #300]	; (8001a1c <HW_TS_Init+0x1ac>)
 80018ee:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 80018f0:	4b48      	ldr	r3, [pc, #288]	; (8001a14 <HW_TS_Init+0x1a4>)
 80018f2:	691b      	ldr	r3, [r3, #16]
 80018f4:	b29b      	uxth	r3, r3
 80018f6:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80018fa:	b29b      	uxth	r3, r3
 80018fc:	3301      	adds	r3, #1
 80018fe:	b29a      	uxth	r2, r3
 8001900:	4b47      	ldr	r3, [pc, #284]	; (8001a20 <HW_TS_Init+0x1b0>)
 8001902:	801a      	strh	r2, [r3, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 8001904:	4b46      	ldr	r3, [pc, #280]	; (8001a20 <HW_TS_Init+0x1b0>)
 8001906:	881b      	ldrh	r3, [r3, #0]
 8001908:	3b01      	subs	r3, #1
 800190a:	4a44      	ldr	r2, [pc, #272]	; (8001a1c <HW_TS_Init+0x1ac>)
 800190c:	7812      	ldrb	r2, [r2, #0]
 800190e:	fb02 f303 	mul.w	r3, r2, r3
 8001912:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8001916:	4a40      	ldr	r2, [pc, #256]	; (8001a18 <HW_TS_Init+0x1a8>)
 8001918:	7812      	ldrb	r2, [r2, #0]
 800191a:	40d3      	lsrs	r3, r2
 800191c:	61bb      	str	r3, [r7, #24]

  if(localmaxwakeuptimersetup >= 0xFFFF)
 800191e:	69bb      	ldr	r3, [r7, #24]
 8001920:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001924:	4293      	cmp	r3, r2
 8001926:	d904      	bls.n	8001932 <HW_TS_Init+0xc2>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 8001928:	4b3e      	ldr	r3, [pc, #248]	; (8001a24 <HW_TS_Init+0x1b4>)
 800192a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800192e:	801a      	strh	r2, [r3, #0]
 8001930:	e003      	b.n	800193a <HW_TS_Init+0xca>
  }
  else
  {
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 8001932:	69bb      	ldr	r3, [r7, #24]
 8001934:	b29a      	uxth	r2, r3
 8001936:	4b3b      	ldr	r3, [pc, #236]	; (8001a24 <HW_TS_Init+0x1b4>)
 8001938:	801a      	strh	r2, [r3, #0]
  }

  /**
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 800193a:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800193e:	f7ff fb81 	bl	8001044 <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8001942:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8001946:	f7ff fb69 	bl	800101c <LL_EXTI_EnableIT_0_31>

  if(TimerInitMode == hw_ts_InitMode_Full)
 800194a:	79fb      	ldrb	r3, [r7, #7]
 800194c:	2b00      	cmp	r3, #0
 800194e:	d143      	bne.n	80019d8 <HW_TS_Init+0x168>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8001950:	4b35      	ldr	r3, [pc, #212]	; (8001a28 <HW_TS_Init+0x1b8>)
 8001952:	2201      	movs	r2, #1
 8001954:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001956:	4b35      	ldr	r3, [pc, #212]	; (8001a2c <HW_TS_Init+0x1bc>)
 8001958:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800195c:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 800195e:	2300      	movs	r3, #0
 8001960:	77fb      	strb	r3, [r7, #31]
 8001962:	e00c      	b.n	800197e <HW_TS_Init+0x10e>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 8001964:	7ffa      	ldrb	r2, [r7, #31]
 8001966:	4932      	ldr	r1, [pc, #200]	; (8001a30 <HW_TS_Init+0x1c0>)
 8001968:	4613      	mov	r3, r2
 800196a:	005b      	lsls	r3, r3, #1
 800196c:	4413      	add	r3, r2
 800196e:	00db      	lsls	r3, r3, #3
 8001970:	440b      	add	r3, r1
 8001972:	330c      	adds	r3, #12
 8001974:	2200      	movs	r2, #0
 8001976:	701a      	strb	r2, [r3, #0]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8001978:	7ffb      	ldrb	r3, [r7, #31]
 800197a:	3301      	adds	r3, #1
 800197c:	77fb      	strb	r3, [r7, #31]
 800197e:	7ffb      	ldrb	r3, [r7, #31]
 8001980:	2b05      	cmp	r3, #5
 8001982:	d9ef      	bls.n	8001964 <HW_TS_Init+0xf4>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 8001984:	4b2b      	ldr	r3, [pc, #172]	; (8001a34 <HW_TS_Init+0x1c4>)
 8001986:	2206      	movs	r2, #6
 8001988:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);                       /**<  Disable the Wakeup Timer */
 800198a:	4b21      	ldr	r3, [pc, #132]	; (8001a10 <HW_TS_Init+0x1a0>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	689a      	ldr	r2, [r3, #8]
 8001992:	4b1f      	ldr	r3, [pc, #124]	; (8001a10 <HW_TS_Init+0x1a0>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800199c:	609a      	str	r2, [r3, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 800199e:	4b1c      	ldr	r3, [pc, #112]	; (8001a10 <HW_TS_Init+0x1a0>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	68db      	ldr	r3, [r3, #12]
 80019a6:	b2da      	uxtb	r2, r3
 80019a8:	4b19      	ldr	r3, [pc, #100]	; (8001a10 <HW_TS_Init+0x1a0>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f462 6290 	orn	r2, r2, #1152	; 0x480
 80019b2:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 80019b4:	4b20      	ldr	r3, [pc, #128]	; (8001a38 <HW_TS_Init+0x1c8>)
 80019b6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80019ba:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 80019bc:	2003      	movs	r0, #3
 80019be:	f001 f988 	bl	8002cd2 <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(phrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 80019c2:	4b13      	ldr	r3, [pc, #76]	; (8001a10 <HW_TS_Init+0x1a0>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	689a      	ldr	r2, [r3, #8]
 80019ca:	4b11      	ldr	r3, [pc, #68]	; (8001a10 <HW_TS_Init+0x1a0>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80019d4:	609a      	str	r2, [r3, #8]
 80019d6:	e00a      	b.n	80019ee <HW_TS_Init+0x17e>
  }
  else
  {
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTF) != RESET)
 80019d8:	4b0d      	ldr	r3, [pc, #52]	; (8001a10 <HW_TS_Init+0x1a0>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	68db      	ldr	r3, [r3, #12]
 80019e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d002      	beq.n	80019ee <HW_TS_Init+0x17e>
    {
      /**
       * Simulate that the Timer expired
       */
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 80019e8:	2003      	movs	r0, #3
 80019ea:	f001 f964 	bl	8002cb6 <HAL_NVIC_SetPendingIRQ>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 80019ee:	4b08      	ldr	r3, [pc, #32]	; (8001a10 <HW_TS_Init+0x1a0>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	22ff      	movs	r2, #255	; 0xff
 80019f6:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 80019f8:	2200      	movs	r2, #0
 80019fa:	2103      	movs	r1, #3
 80019fc:	2003      	movs	r0, #3
 80019fe:	f001 f918 	bl	8002c32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8001a02:	2003      	movs	r0, #3
 8001a04:	f001 f92f 	bl	8002c66 <HAL_NVIC_EnableIRQ>

  return;
 8001a08:	bf00      	nop
}
 8001a0a:	3720      	adds	r7, #32
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}
 8001a10:	2000022c 	.word	0x2000022c
 8001a14:	40002800 	.word	0x40002800
 8001a18:	20000230 	.word	0x20000230
 8001a1c:	20000231 	.word	0x20000231
 8001a20:	20000232 	.word	0x20000232
 8001a24:	20000234 	.word	0x20000234
 8001a28:	20000128 	.word	0x20000128
 8001a2c:	20000124 	.word	0x20000124
 8001a30:	20000090 	.word	0x20000090
 8001a34:	20000120 	.word	0x20000120
 8001a38:	58000800 	.word	0x58000800

08001a3c <HW_TS_Stop>:

  return;
}

void HW_TS_Stop(uint8_t timer_id)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b086      	sub	sp, #24
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	4603      	mov	r3, r0
 8001a44:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001a46:	f3ef 8310 	mrs	r3, PRIMASK
 8001a4a:	60fb      	str	r3, [r7, #12]
  return(result);
 8001a4c:	68fb      	ldr	r3, [r7, #12]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8001a4e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8001a50:	b672      	cpsid	i
}
 8001a52:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 8001a54:	2003      	movs	r0, #3
 8001a56:	f001 f914 	bl	8002c82 <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 8001a5a:	4b38      	ldr	r3, [pc, #224]	; (8001b3c <HW_TS_Stop+0x100>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	22ca      	movs	r2, #202	; 0xca
 8001a62:	625a      	str	r2, [r3, #36]	; 0x24
 8001a64:	4b35      	ldr	r3, [pc, #212]	; (8001b3c <HW_TS_Stop+0x100>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	2253      	movs	r2, #83	; 0x53
 8001a6c:	625a      	str	r2, [r3, #36]	; 0x24

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8001a6e:	79fa      	ldrb	r2, [r7, #7]
 8001a70:	4933      	ldr	r1, [pc, #204]	; (8001b40 <HW_TS_Stop+0x104>)
 8001a72:	4613      	mov	r3, r2
 8001a74:	005b      	lsls	r3, r3, #1
 8001a76:	4413      	add	r3, r2
 8001a78:	00db      	lsls	r3, r3, #3
 8001a7a:	440b      	add	r3, r1
 8001a7c:	330c      	adds	r3, #12
 8001a7e:	781b      	ldrb	r3, [r3, #0]
 8001a80:	b2db      	uxtb	r3, r3
 8001a82:	2b02      	cmp	r3, #2
 8001a84:	d148      	bne.n	8001b18 <HW_TS_Stop+0xdc>
  {
    UnlinkTimer(timer_id, SSR_Read_Requested);
 8001a86:	79fb      	ldrb	r3, [r7, #7]
 8001a88:	2100      	movs	r1, #0
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f7ff fc5c 	bl	8001348 <UnlinkTimer>
    localcurrentrunningtimerid = CurrentRunningTimerID;
 8001a90:	4b2c      	ldr	r3, [pc, #176]	; (8001b44 <HW_TS_Stop+0x108>)
 8001a92:	781b      	ldrb	r3, [r3, #0]
 8001a94:	74fb      	strb	r3, [r7, #19]

    if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001a96:	7cfb      	ldrb	r3, [r7, #19]
 8001a98:	2b06      	cmp	r3, #6
 8001a9a:	d135      	bne.n	8001b08 <HW_TS_Stop+0xcc>
       */

      /**
       * Disable the timer
       */
      if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8001a9c:	4b2a      	ldr	r3, [pc, #168]	; (8001b48 <HW_TS_Stop+0x10c>)
 8001a9e:	689b      	ldr	r3, [r3, #8]
 8001aa0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001aa4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001aa8:	d108      	bne.n	8001abc <HW_TS_Stop+0x80>
      {
        /**
         * Wait for the flag to be back to 0 when the wakeup timer is enabled
         */
        while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == SET);
 8001aaa:	bf00      	nop
 8001aac:	4b23      	ldr	r3, [pc, #140]	; (8001b3c <HW_TS_Stop+0x100>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	68db      	ldr	r3, [r3, #12]
 8001ab4:	f003 0304 	and.w	r3, r3, #4
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d1f7      	bne.n	8001aac <HW_TS_Stop+0x70>
      }
      __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);   /**<  Disable the Wakeup Timer */
 8001abc:	4b1f      	ldr	r3, [pc, #124]	; (8001b3c <HW_TS_Stop+0x100>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	689a      	ldr	r2, [r3, #8]
 8001ac4:	4b1d      	ldr	r3, [pc, #116]	; (8001b3c <HW_TS_Stop+0x100>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001ace:	609a      	str	r2, [r3, #8]

      while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == RESET);
 8001ad0:	bf00      	nop
 8001ad2:	4b1a      	ldr	r3, [pc, #104]	; (8001b3c <HW_TS_Stop+0x100>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	68db      	ldr	r3, [r3, #12]
 8001ada:	f003 0304 	and.w	r3, r3, #4
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d0f7      	beq.n	8001ad2 <HW_TS_Stop+0x96>
       * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
       * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
       * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
       * due to the autoreload feature
       */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8001ae2:	4b16      	ldr	r3, [pc, #88]	; (8001b3c <HW_TS_Stop+0x100>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	68db      	ldr	r3, [r3, #12]
 8001aea:	b2da      	uxtb	r2, r3
 8001aec:	4b13      	ldr	r3, [pc, #76]	; (8001b3c <HW_TS_Stop+0x100>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8001af6:	60da      	str	r2, [r3, #12]
      __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8001af8:	4b14      	ldr	r3, [pc, #80]	; (8001b4c <HW_TS_Stop+0x110>)
 8001afa:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001afe:	60da      	str	r2, [r3, #12]
      HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8001b00:	2003      	movs	r0, #3
 8001b02:	f001 f8e6 	bl	8002cd2 <HAL_NVIC_ClearPendingIRQ>
 8001b06:	e007      	b.n	8001b18 <HW_TS_Stop+0xdc>
    }
    else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8001b08:	4b11      	ldr	r3, [pc, #68]	; (8001b50 <HW_TS_Stop+0x114>)
 8001b0a:	781b      	ldrb	r3, [r3, #0]
 8001b0c:	b2db      	uxtb	r3, r3
 8001b0e:	7cfa      	ldrb	r2, [r7, #19]
 8001b10:	429a      	cmp	r2, r3
 8001b12:	d001      	beq.n	8001b18 <HW_TS_Stop+0xdc>
    {
      RescheduleTimerList();
 8001b14:	f7ff fd3a 	bl	800158c <RescheduleTimerList>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 8001b18:	4b08      	ldr	r3, [pc, #32]	; (8001b3c <HW_TS_Stop+0x100>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	22ff      	movs	r2, #255	; 0xff
 8001b20:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8001b22:	2003      	movs	r0, #3
 8001b24:	f001 f89f 	bl	8002c66 <HAL_NVIC_EnableIRQ>
 8001b28:	697b      	ldr	r3, [r7, #20]
 8001b2a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001b2c:	68bb      	ldr	r3, [r7, #8]
 8001b2e:	f383 8810 	msr	PRIMASK, r3
}
 8001b32:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 8001b34:	bf00      	nop
}
 8001b36:	3718      	adds	r7, #24
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd80      	pop	{r7, pc}
 8001b3c:	2000022c 	.word	0x2000022c
 8001b40:	20000090 	.word	0x20000090
 8001b44:	20000120 	.word	0x20000120
 8001b48:	40002800 	.word	0x40002800
 8001b4c:	58000800 	.word	0x58000800
 8001b50:	20000121 	.word	0x20000121

08001b54 <HW_TS_Start>:

void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b086      	sub	sp, #24
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	6039      	str	r1, [r7, #0]
 8001b5e:	71fb      	strb	r3, [r7, #7]

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8001b60:	79fa      	ldrb	r2, [r7, #7]
 8001b62:	493c      	ldr	r1, [pc, #240]	; (8001c54 <HW_TS_Start+0x100>)
 8001b64:	4613      	mov	r3, r2
 8001b66:	005b      	lsls	r3, r3, #1
 8001b68:	4413      	add	r3, r2
 8001b6a:	00db      	lsls	r3, r3, #3
 8001b6c:	440b      	add	r3, r1
 8001b6e:	330c      	adds	r3, #12
 8001b70:	781b      	ldrb	r3, [r3, #0]
 8001b72:	b2db      	uxtb	r3, r3
 8001b74:	2b02      	cmp	r3, #2
 8001b76:	d103      	bne.n	8001b80 <HW_TS_Start+0x2c>
  {
    HW_TS_Stop( timer_id );
 8001b78:	79fb      	ldrb	r3, [r7, #7]
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	f7ff ff5e 	bl	8001a3c <HW_TS_Stop>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001b80:	f3ef 8310 	mrs	r3, PRIMASK
 8001b84:	60fb      	str	r3, [r7, #12]
  return(result);
 8001b86:	68fb      	ldr	r3, [r7, #12]
  }

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8001b88:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8001b8a:	b672      	cpsid	i
}
 8001b8c:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 8001b8e:	2003      	movs	r0, #3
 8001b90:	f001 f877 	bl	8002c82 <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 8001b94:	4b30      	ldr	r3, [pc, #192]	; (8001c58 <HW_TS_Start+0x104>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	22ca      	movs	r2, #202	; 0xca
 8001b9c:	625a      	str	r2, [r3, #36]	; 0x24
 8001b9e:	4b2e      	ldr	r3, [pc, #184]	; (8001c58 <HW_TS_Start+0x104>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	2253      	movs	r2, #83	; 0x53
 8001ba6:	625a      	str	r2, [r3, #36]	; 0x24

  aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 8001ba8:	79fa      	ldrb	r2, [r7, #7]
 8001baa:	492a      	ldr	r1, [pc, #168]	; (8001c54 <HW_TS_Start+0x100>)
 8001bac:	4613      	mov	r3, r2
 8001bae:	005b      	lsls	r3, r3, #1
 8001bb0:	4413      	add	r3, r2
 8001bb2:	00db      	lsls	r3, r3, #3
 8001bb4:	440b      	add	r3, r1
 8001bb6:	330c      	adds	r3, #12
 8001bb8:	2202      	movs	r2, #2
 8001bba:	701a      	strb	r2, [r3, #0]

  aTimerContext[timer_id].CountLeft = timeout_ticks;
 8001bbc:	79fa      	ldrb	r2, [r7, #7]
 8001bbe:	4925      	ldr	r1, [pc, #148]	; (8001c54 <HW_TS_Start+0x100>)
 8001bc0:	4613      	mov	r3, r2
 8001bc2:	005b      	lsls	r3, r3, #1
 8001bc4:	4413      	add	r3, r2
 8001bc6:	00db      	lsls	r3, r3, #3
 8001bc8:	440b      	add	r3, r1
 8001bca:	3308      	adds	r3, #8
 8001bcc:	683a      	ldr	r2, [r7, #0]
 8001bce:	601a      	str	r2, [r3, #0]
  aTimerContext[timer_id].CounterInit = timeout_ticks;
 8001bd0:	79fa      	ldrb	r2, [r7, #7]
 8001bd2:	4920      	ldr	r1, [pc, #128]	; (8001c54 <HW_TS_Start+0x100>)
 8001bd4:	4613      	mov	r3, r2
 8001bd6:	005b      	lsls	r3, r3, #1
 8001bd8:	4413      	add	r3, r2
 8001bda:	00db      	lsls	r3, r3, #3
 8001bdc:	440b      	add	r3, r1
 8001bde:	3304      	adds	r3, #4
 8001be0:	683a      	ldr	r2, [r7, #0]
 8001be2:	601a      	str	r2, [r3, #0]

  time_elapsed =  linkTimer(timer_id);
 8001be4:	79fb      	ldrb	r3, [r7, #7]
 8001be6:	4618      	mov	r0, r3
 8001be8:	f7ff fb04 	bl	80011f4 <linkTimer>
 8001bec:	4603      	mov	r3, r0
 8001bee:	827b      	strh	r3, [r7, #18]

  localcurrentrunningtimerid = CurrentRunningTimerID;
 8001bf0:	4b1a      	ldr	r3, [pc, #104]	; (8001c5c <HW_TS_Start+0x108>)
 8001bf2:	781b      	ldrb	r3, [r3, #0]
 8001bf4:	747b      	strb	r3, [r7, #17]

  if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8001bf6:	4b1a      	ldr	r3, [pc, #104]	; (8001c60 <HW_TS_Start+0x10c>)
 8001bf8:	781b      	ldrb	r3, [r3, #0]
 8001bfa:	b2db      	uxtb	r3, r3
 8001bfc:	7c7a      	ldrb	r2, [r7, #17]
 8001bfe:	429a      	cmp	r2, r3
 8001c00:	d002      	beq.n	8001c08 <HW_TS_Start+0xb4>
  {
    RescheduleTimerList();
 8001c02:	f7ff fcc3 	bl	800158c <RescheduleTimerList>
 8001c06:	e013      	b.n	8001c30 <HW_TS_Start+0xdc>
  }
  else
  {
    aTimerContext[timer_id].CountLeft -= time_elapsed;
 8001c08:	79fa      	ldrb	r2, [r7, #7]
 8001c0a:	4912      	ldr	r1, [pc, #72]	; (8001c54 <HW_TS_Start+0x100>)
 8001c0c:	4613      	mov	r3, r2
 8001c0e:	005b      	lsls	r3, r3, #1
 8001c10:	4413      	add	r3, r2
 8001c12:	00db      	lsls	r3, r3, #3
 8001c14:	440b      	add	r3, r1
 8001c16:	3308      	adds	r3, #8
 8001c18:	6819      	ldr	r1, [r3, #0]
 8001c1a:	8a7b      	ldrh	r3, [r7, #18]
 8001c1c:	79fa      	ldrb	r2, [r7, #7]
 8001c1e:	1ac9      	subs	r1, r1, r3
 8001c20:	480c      	ldr	r0, [pc, #48]	; (8001c54 <HW_TS_Start+0x100>)
 8001c22:	4613      	mov	r3, r2
 8001c24:	005b      	lsls	r3, r3, #1
 8001c26:	4413      	add	r3, r2
 8001c28:	00db      	lsls	r3, r3, #3
 8001c2a:	4403      	add	r3, r0
 8001c2c:	3308      	adds	r3, #8
 8001c2e:	6019      	str	r1, [r3, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 8001c30:	4b09      	ldr	r3, [pc, #36]	; (8001c58 <HW_TS_Start+0x104>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	22ff      	movs	r2, #255	; 0xff
 8001c38:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8001c3a:	2003      	movs	r0, #3
 8001c3c:	f001 f813 	bl	8002c66 <HAL_NVIC_EnableIRQ>
 8001c40:	697b      	ldr	r3, [r7, #20]
 8001c42:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001c44:	68bb      	ldr	r3, [r7, #8]
 8001c46:	f383 8810 	msr	PRIMASK, r3
}
 8001c4a:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 8001c4c:	bf00      	nop
}
 8001c4e:	3718      	adds	r7, #24
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bd80      	pop	{r7, pc}
 8001c54:	20000090 	.word	0x20000090
 8001c58:	2000022c 	.word	0x2000022c
 8001c5c:	20000120 	.word	0x20000120
 8001c60:	20000121 	.word	0x20000121

08001c64 <HW_TS_RTC_Int_AppNot>:

  return (return_value);
}

__weak void HW_TS_RTC_Int_AppNot(uint32_t TimerProcessID, uint8_t TimerID, HW_TS_pTimerCb_t pTimerCallBack)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b084      	sub	sp, #16
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	60f8      	str	r0, [r7, #12]
 8001c6c:	460b      	mov	r3, r1
 8001c6e:	607a      	str	r2, [r7, #4]
 8001c70:	72fb      	strb	r3, [r7, #11]
  pTimerCallBack();
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	4798      	blx	r3

  return;
 8001c76:	bf00      	nop
}
 8001c78:	3710      	adds	r7, #16
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
	...

08001c80 <HW_UART_Transmit_DMA>:

    return hw_status;
}

hw_status_t HW_UART_Transmit_DMA(hw_uart_id_t hw_uart_id, uint8_t *p_data, uint16_t size, void (*cb)(void))
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b086      	sub	sp, #24
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	60b9      	str	r1, [r7, #8]
 8001c88:	607b      	str	r3, [r7, #4]
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	73fb      	strb	r3, [r7, #15]
 8001c8e:	4613      	mov	r3, r2
 8001c90:	81bb      	strh	r3, [r7, #12]
    HAL_StatusTypeDef hal_status = HAL_OK;
 8001c92:	2300      	movs	r3, #0
 8001c94:	75fb      	strb	r3, [r7, #23]
    hw_status_t hw_status = hw_uart_ok;
 8001c96:	2300      	movs	r3, #0
 8001c98:	75bb      	strb	r3, [r7, #22]

    switch (hw_uart_id)
 8001c9a:	7bfb      	ldrb	r3, [r7, #15]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d002      	beq.n	8001ca6 <HW_UART_Transmit_DMA+0x26>
 8001ca0:	2b02      	cmp	r3, #2
 8001ca2:	d00f      	beq.n	8001cc4 <HW_UART_Transmit_DMA+0x44>
            hal_status = HAL_UART_Transmit_DMA(&hlpuart1, p_data, size);
            break;
#endif

        default:
            break;
 8001ca4:	e01d      	b.n	8001ce2 <HW_UART_Transmit_DMA+0x62>
            HW_huart1TxCb = cb;
 8001ca6:	4a1f      	ldr	r2, [pc, #124]	; (8001d24 <HW_UART_Transmit_DMA+0xa4>)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6013      	str	r3, [r2, #0]
            huart1.Instance = USART1;
 8001cac:	4b1e      	ldr	r3, [pc, #120]	; (8001d28 <HW_UART_Transmit_DMA+0xa8>)
 8001cae:	4a1f      	ldr	r2, [pc, #124]	; (8001d2c <HW_UART_Transmit_DMA+0xac>)
 8001cb0:	601a      	str	r2, [r3, #0]
            hal_status = HAL_UART_Transmit_DMA(&huart1, p_data, size);
 8001cb2:	89bb      	ldrh	r3, [r7, #12]
 8001cb4:	461a      	mov	r2, r3
 8001cb6:	68b9      	ldr	r1, [r7, #8]
 8001cb8:	481b      	ldr	r0, [pc, #108]	; (8001d28 <HW_UART_Transmit_DMA+0xa8>)
 8001cba:	f003 fdf3 	bl	80058a4 <HAL_UART_Transmit_DMA>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	75fb      	strb	r3, [r7, #23]
            break;
 8001cc2:	e00e      	b.n	8001ce2 <HW_UART_Transmit_DMA+0x62>
            HW_hlpuart1TxCb = cb;
 8001cc4:	4a1a      	ldr	r2, [pc, #104]	; (8001d30 <HW_UART_Transmit_DMA+0xb0>)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	6013      	str	r3, [r2, #0]
            hlpuart1.Instance = LPUART1;
 8001cca:	4b1a      	ldr	r3, [pc, #104]	; (8001d34 <HW_UART_Transmit_DMA+0xb4>)
 8001ccc:	4a1a      	ldr	r2, [pc, #104]	; (8001d38 <HW_UART_Transmit_DMA+0xb8>)
 8001cce:	601a      	str	r2, [r3, #0]
            hal_status = HAL_UART_Transmit_DMA(&hlpuart1, p_data, size);
 8001cd0:	89bb      	ldrh	r3, [r7, #12]
 8001cd2:	461a      	mov	r2, r3
 8001cd4:	68b9      	ldr	r1, [r7, #8]
 8001cd6:	4817      	ldr	r0, [pc, #92]	; (8001d34 <HW_UART_Transmit_DMA+0xb4>)
 8001cd8:	f003 fde4 	bl	80058a4 <HAL_UART_Transmit_DMA>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	75fb      	strb	r3, [r7, #23]
            break;
 8001ce0:	bf00      	nop
    }

    switch (hal_status)
 8001ce2:	7dfb      	ldrb	r3, [r7, #23]
 8001ce4:	2b03      	cmp	r3, #3
 8001ce6:	d817      	bhi.n	8001d18 <HW_UART_Transmit_DMA+0x98>
 8001ce8:	a201      	add	r2, pc, #4	; (adr r2, 8001cf0 <HW_UART_Transmit_DMA+0x70>)
 8001cea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cee:	bf00      	nop
 8001cf0:	08001d01 	.word	0x08001d01
 8001cf4:	08001d07 	.word	0x08001d07
 8001cf8:	08001d0d 	.word	0x08001d0d
 8001cfc:	08001d13 	.word	0x08001d13
    {
        case HAL_OK:
            hw_status = hw_uart_ok;
 8001d00:	2300      	movs	r3, #0
 8001d02:	75bb      	strb	r3, [r7, #22]
            break;
 8001d04:	e009      	b.n	8001d1a <HW_UART_Transmit_DMA+0x9a>

        case HAL_ERROR:
            hw_status = hw_uart_error;
 8001d06:	2301      	movs	r3, #1
 8001d08:	75bb      	strb	r3, [r7, #22]
            break;
 8001d0a:	e006      	b.n	8001d1a <HW_UART_Transmit_DMA+0x9a>

        case HAL_BUSY:
            hw_status = hw_uart_busy;
 8001d0c:	2302      	movs	r3, #2
 8001d0e:	75bb      	strb	r3, [r7, #22]
            break;
 8001d10:	e003      	b.n	8001d1a <HW_UART_Transmit_DMA+0x9a>

        case HAL_TIMEOUT:
            hw_status = hw_uart_to;
 8001d12:	2303      	movs	r3, #3
 8001d14:	75bb      	strb	r3, [r7, #22]
            break;
 8001d16:	e000      	b.n	8001d1a <HW_UART_Transmit_DMA+0x9a>

        default:
            break;
 8001d18:	bf00      	nop
    }

    return hw_status;
 8001d1a:	7dbb      	ldrb	r3, [r7, #22]
}
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	3718      	adds	r7, #24
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bd80      	pop	{r7, pc}
 8001d24:	20000238 	.word	0x20000238
 8001d28:	2000030c 	.word	0x2000030c
 8001d2c:	40013800 	.word	0x40013800
 8001d30:	2000023c 	.word	0x2000023c
 8001d34:	2000027c 	.word	0x2000027c
 8001d38:	40008000 	.word	0x40008000

08001d3c <HAL_UART_TxCpltCallback>:

    return;
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b082      	sub	sp, #8
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
    switch ((uint32_t)huart->Instance)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4a0f      	ldr	r2, [pc, #60]	; (8001d88 <HAL_UART_TxCpltCallback+0x4c>)
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	d00a      	beq.n	8001d64 <HAL_UART_TxCpltCallback+0x28>
 8001d4e:	4a0f      	ldr	r2, [pc, #60]	; (8001d8c <HAL_UART_TxCpltCallback+0x50>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d10f      	bne.n	8001d74 <HAL_UART_TxCpltCallback+0x38>
    {
#if (CFG_HW_USART1_ENABLED == 1)
        case (uint32_t)USART1:
            if(HW_huart1TxCb)
 8001d54:	4b0e      	ldr	r3, [pc, #56]	; (8001d90 <HAL_UART_TxCpltCallback+0x54>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d00d      	beq.n	8001d78 <HAL_UART_TxCpltCallback+0x3c>
            {
                HW_huart1TxCb();
 8001d5c:	4b0c      	ldr	r3, [pc, #48]	; (8001d90 <HAL_UART_TxCpltCallback+0x54>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4798      	blx	r3
            }
            break;
 8001d62:	e009      	b.n	8001d78 <HAL_UART_TxCpltCallback+0x3c>
#endif

#if (CFG_HW_LPUART1_ENABLED == 1)
        case (uint32_t)LPUART1:
            if(HW_hlpuart1TxCb)
 8001d64:	4b0b      	ldr	r3, [pc, #44]	; (8001d94 <HAL_UART_TxCpltCallback+0x58>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d007      	beq.n	8001d7c <HAL_UART_TxCpltCallback+0x40>
            {
                HW_hlpuart1TxCb();
 8001d6c:	4b09      	ldr	r3, [pc, #36]	; (8001d94 <HAL_UART_TxCpltCallback+0x58>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4798      	blx	r3
            }
            break;
 8001d72:	e003      	b.n	8001d7c <HAL_UART_TxCpltCallback+0x40>
#endif

        default:
            break;
 8001d74:	bf00      	nop
 8001d76:	e002      	b.n	8001d7e <HAL_UART_TxCpltCallback+0x42>
            break;
 8001d78:	bf00      	nop
 8001d7a:	e000      	b.n	8001d7e <HAL_UART_TxCpltCallback+0x42>
            break;
 8001d7c:	bf00      	nop
    }

    return;
 8001d7e:	bf00      	nop
}
 8001d80:	3708      	adds	r7, #8
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	bf00      	nop
 8001d88:	40008000 	.word	0x40008000
 8001d8c:	40013800 	.word	0x40013800
 8001d90:	20000238 	.word	0x20000238
 8001d94:	2000023c 	.word	0x2000023c

08001d98 <LL_RCC_LSE_SetDriveCapability>:
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b083      	sub	sp, #12
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8001da0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001da4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001da8:	f023 0218 	bic.w	r2, r3, #24
 8001dac:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	4313      	orrs	r3, r2
 8001db4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8001db8:	bf00      	nop
 8001dba:	370c      	adds	r7, #12
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc2:	4770      	bx	lr

08001dc4 <LL_AHB1_GRP1_EnableClock>:
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	b085      	sub	sp, #20
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001dcc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001dd0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001dd2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	4313      	orrs	r3, r2
 8001dda:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001ddc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001de0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	4013      	ands	r3, r2
 8001de6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001de8:	68fb      	ldr	r3, [r7, #12]
}
 8001dea:	bf00      	nop
 8001dec:	3714      	adds	r7, #20
 8001dee:	46bd      	mov	sp, r7
 8001df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df4:	4770      	bx	lr

08001df6 <LL_AHB2_GRP1_EnableClock>:
{
 8001df6:	b480      	push	{r7}
 8001df8:	b085      	sub	sp, #20
 8001dfa:	af00      	add	r7, sp, #0
 8001dfc:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001dfe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e02:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001e04:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	4313      	orrs	r3, r2
 8001e0c:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001e0e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e12:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	4013      	ands	r3, r2
 8001e18:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001e1a:	68fb      	ldr	r3, [r7, #12]
}
 8001e1c:	bf00      	nop
 8001e1e:	3714      	adds	r7, #20
 8001e20:	46bd      	mov	sp, r7
 8001e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e26:	4770      	bx	lr

08001e28 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001e2c:	f000 fd34 	bl	8002898 <HAL_Init>
  /* Config code for STM32_WPAN (HSE Tuning must be done before system clock configuration) */
  MX_APPE_Config();
 8001e30:	f7fe fe18 	bl	8000a64 <MX_APPE_Config>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001e34:	f000 f814 	bl	8001e60 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001e38:	f000 f870 	bl	8001f1c <PeriphCommonClock_Config>

  /* IPCC initialisation */
   MX_IPCC_Init();
 8001e3c:	f000 f88e 	bl	8001f5c <MX_IPCC_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001e40:	f000 f95d 	bl	80020fe <MX_GPIO_Init>
  MX_DMA_Init();
 8001e44:	f000 f93e 	bl	80020c4 <MX_DMA_Init>
  MX_RF_Init();
 8001e48:	f000 f8ea 	bl	8002020 <MX_RF_Init>
  MX_RTC_Init();
 8001e4c:	f000 f906 	bl	800205c <MX_RTC_Init>
  MX_RNG_Init();
 8001e50:	f000 f8ee 	bl	8002030 <MX_RNG_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init code for STM32_WPAN */
  MX_APPE_Init();
 8001e54:	f7fe fe14 	bl	8000a80 <MX_APPE_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while(1)
	{
    /* USER CODE END WHILE */
    MX_APPE_Process();
 8001e58:	f7ff f8a2 	bl	8000fa0 <MX_APPE_Process>
 8001e5c:	e7fc      	b.n	8001e58 <main+0x30>
	...

08001e60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b09a      	sub	sp, #104	; 0x68
 8001e64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e66:	f107 0320 	add.w	r3, r7, #32
 8001e6a:	2248      	movs	r2, #72	; 0x48
 8001e6c:	2100      	movs	r1, #0
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f009 faa8 	bl	800b3c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e74:	1d3b      	adds	r3, r7, #4
 8001e76:	2200      	movs	r2, #0
 8001e78:	601a      	str	r2, [r3, #0]
 8001e7a:	605a      	str	r2, [r3, #4]
 8001e7c:	609a      	str	r2, [r3, #8]
 8001e7e:	60da      	str	r2, [r3, #12]
 8001e80:	611a      	str	r2, [r3, #16]
 8001e82:	615a      	str	r2, [r3, #20]
 8001e84:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001e86:	f001 fcd7 	bl	8003838 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001e8a:	2000      	movs	r0, #0
 8001e8c:	f7ff ff84 	bl	8001d98 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e90:	4b21      	ldr	r3, [pc, #132]	; (8001f18 <SystemClock_Config+0xb8>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001e98:	4a1f      	ldr	r2, [pc, #124]	; (8001f18 <SystemClock_Config+0xb8>)
 8001e9a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001e9e:	6013      	str	r3, [r2, #0]
 8001ea0:	4b1d      	ldr	r3, [pc, #116]	; (8001f18 <SystemClock_Config+0xb8>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001ea8:	603b      	str	r3, [r7, #0]
 8001eaa:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI
 8001eac:	2347      	movs	r3, #71	; 0x47
 8001eae:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001eb0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001eb4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001eba:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ebe:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001ec4:	2340      	movs	r3, #64	; 0x40
 8001ec6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ecc:	f107 0320 	add.w	r3, r7, #32
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f002 f845 	bl	8003f60 <HAL_RCC_OscConfig>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d001      	beq.n	8001ee0 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001edc:	f000 f91c 	bl	8002118 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8001ee0:	236f      	movs	r3, #111	; 0x6f
 8001ee2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8001ee4:	2302      	movs	r3, #2
 8001ee6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001eec:	2300      	movs	r3, #0
 8001eee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001efc:	1d3b      	adds	r3, r7, #4
 8001efe:	2101      	movs	r1, #1
 8001f00:	4618      	mov	r0, r3
 8001f02:	f002 fbbb 	bl	800467c <HAL_RCC_ClockConfig>
 8001f06:	4603      	mov	r3, r0
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d001      	beq.n	8001f10 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8001f0c:	f000 f904 	bl	8002118 <Error_Handler>
  }
}
 8001f10:	bf00      	nop
 8001f12:	3768      	adds	r7, #104	; 0x68
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd80      	pop	{r7, pc}
 8001f18:	58000400 	.word	0x58000400

08001f1c <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b094      	sub	sp, #80	; 0x50
 8001f20:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001f22:	463b      	mov	r3, r7
 8001f24:	2250      	movs	r2, #80	; 0x50
 8001f26:	2100      	movs	r1, #0
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f009 fa4b 	bl	800b3c4 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP;
 8001f2e:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001f32:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_LSE;
 8001f34:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001f38:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSE;
 8001f3a:	2302      	movs	r3, #2
 8001f3c:	64bb      	str	r3, [r7, #72]	; 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 8001f3e:	2310      	movs	r3, #16
 8001f40:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001f42:	463b      	mov	r3, r7
 8001f44:	4618      	mov	r0, r3
 8001f46:	f002 ffd6 	bl	8004ef6 <HAL_RCCEx_PeriphCLKConfig>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d001      	beq.n	8001f54 <PeriphCommonClock_Config+0x38>
  {
    Error_Handler();
 8001f50:	f000 f8e2 	bl	8002118 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 8001f54:	bf00      	nop
 8001f56:	3750      	adds	r7, #80	; 0x50
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bd80      	pop	{r7, pc}

08001f5c <MX_IPCC_Init>:
  * @brief IPCC Initialization Function
  * @param None
  * @retval None
  */
static void MX_IPCC_Init(void)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	af00      	add	r7, sp, #0
  /* USER CODE END IPCC_Init 0 */

  /* USER CODE BEGIN IPCC_Init 1 */

  /* USER CODE END IPCC_Init 1 */
  hipcc.Instance = IPCC;
 8001f60:	4b06      	ldr	r3, [pc, #24]	; (8001f7c <MX_IPCC_Init+0x20>)
 8001f62:	4a07      	ldr	r2, [pc, #28]	; (8001f80 <MX_IPCC_Init+0x24>)
 8001f64:	601a      	str	r2, [r3, #0]
  if (HAL_IPCC_Init(&hipcc) != HAL_OK)
 8001f66:	4805      	ldr	r0, [pc, #20]	; (8001f7c <MX_IPCC_Init+0x20>)
 8001f68:	f001 fbe0 	bl	800372c <HAL_IPCC_Init>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d001      	beq.n	8001f76 <MX_IPCC_Init+0x1a>
  {
    Error_Handler();
 8001f72:	f000 f8d1 	bl	8002118 <Error_Handler>
  }
  /* USER CODE BEGIN IPCC_Init 2 */

  /* USER CODE END IPCC_Init 2 */

}
 8001f76:	bf00      	nop
 8001f78:	bd80      	pop	{r7, pc}
 8001f7a:	bf00      	nop
 8001f7c:	20000240 	.word	0x20000240
 8001f80:	58000c00 	.word	0x58000c00

08001f84 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART1_UART_Init(void)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001f88:	4b23      	ldr	r3, [pc, #140]	; (8002018 <MX_USART1_UART_Init+0x94>)
 8001f8a:	4a24      	ldr	r2, [pc, #144]	; (800201c <MX_USART1_UART_Init+0x98>)
 8001f8c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001f8e:	4b22      	ldr	r3, [pc, #136]	; (8002018 <MX_USART1_UART_Init+0x94>)
 8001f90:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001f94:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001f96:	4b20      	ldr	r3, [pc, #128]	; (8002018 <MX_USART1_UART_Init+0x94>)
 8001f98:	2200      	movs	r2, #0
 8001f9a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001f9c:	4b1e      	ldr	r3, [pc, #120]	; (8002018 <MX_USART1_UART_Init+0x94>)
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001fa2:	4b1d      	ldr	r3, [pc, #116]	; (8002018 <MX_USART1_UART_Init+0x94>)
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001fa8:	4b1b      	ldr	r3, [pc, #108]	; (8002018 <MX_USART1_UART_Init+0x94>)
 8001faa:	220c      	movs	r2, #12
 8001fac:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fae:	4b1a      	ldr	r3, [pc, #104]	; (8002018 <MX_USART1_UART_Init+0x94>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_8;
 8001fb4:	4b18      	ldr	r3, [pc, #96]	; (8002018 <MX_USART1_UART_Init+0x94>)
 8001fb6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001fba:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001fbc:	4b16      	ldr	r3, [pc, #88]	; (8002018 <MX_USART1_UART_Init+0x94>)
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001fc2:	4b15      	ldr	r3, [pc, #84]	; (8002018 <MX_USART1_UART_Init+0x94>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001fc8:	4b13      	ldr	r3, [pc, #76]	; (8002018 <MX_USART1_UART_Init+0x94>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001fce:	4812      	ldr	r0, [pc, #72]	; (8002018 <MX_USART1_UART_Init+0x94>)
 8001fd0:	f003 fc18 	bl	8005804 <HAL_UART_Init>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d001      	beq.n	8001fde <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 8001fda:	f000 f89d 	bl	8002118 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001fde:	2100      	movs	r1, #0
 8001fe0:	480d      	ldr	r0, [pc, #52]	; (8002018 <MX_USART1_UART_Init+0x94>)
 8001fe2:	f004 fde0 	bl	8006ba6 <HAL_UARTEx_SetTxFifoThreshold>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d001      	beq.n	8001ff0 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8001fec:	f000 f894 	bl	8002118 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001ff0:	2100      	movs	r1, #0
 8001ff2:	4809      	ldr	r0, [pc, #36]	; (8002018 <MX_USART1_UART_Init+0x94>)
 8001ff4:	f004 fe15 	bl	8006c22 <HAL_UARTEx_SetRxFifoThreshold>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d001      	beq.n	8002002 <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 8001ffe:	f000 f88b 	bl	8002118 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002002:	4805      	ldr	r0, [pc, #20]	; (8002018 <MX_USART1_UART_Init+0x94>)
 8002004:	f004 fd96 	bl	8006b34 <HAL_UARTEx_DisableFifoMode>
 8002008:	4603      	mov	r3, r0
 800200a:	2b00      	cmp	r3, #0
 800200c:	d001      	beq.n	8002012 <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 800200e:	f000 f883 	bl	8002118 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002012:	bf00      	nop
 8002014:	bd80      	pop	{r7, pc}
 8002016:	bf00      	nop
 8002018:	2000030c 	.word	0x2000030c
 800201c:	40013800 	.word	0x40013800

08002020 <MX_RF_Init>:
  * @brief RF Initialization Function
  * @param None
  * @retval None
  */
static void MX_RF_Init(void)
{
 8002020:	b480      	push	{r7}
 8002022:	af00      	add	r7, sp, #0
  /* USER CODE END RF_Init 1 */
  /* USER CODE BEGIN RF_Init 2 */

  /* USER CODE END RF_Init 2 */

}
 8002024:	bf00      	nop
 8002026:	46bd      	mov	sp, r7
 8002028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202c:	4770      	bx	lr
	...

08002030 <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8002034:	4b07      	ldr	r3, [pc, #28]	; (8002054 <MX_RNG_Init+0x24>)
 8002036:	4a08      	ldr	r2, [pc, #32]	; (8002058 <MX_RNG_Init+0x28>)
 8002038:	601a      	str	r2, [r3, #0]
  hrng.Init.ClockErrorDetection = RNG_CED_ENABLE;
 800203a:	4b06      	ldr	r3, [pc, #24]	; (8002054 <MX_RNG_Init+0x24>)
 800203c:	2200      	movs	r2, #0
 800203e:	605a      	str	r2, [r3, #4]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8002040:	4804      	ldr	r0, [pc, #16]	; (8002054 <MX_RNG_Init+0x24>)
 8002042:	f003 f9df 	bl	8005404 <HAL_RNG_Init>
 8002046:	4603      	mov	r3, r0
 8002048:	2b00      	cmp	r3, #0
 800204a:	d001      	beq.n	8002050 <MX_RNG_Init+0x20>
  {
    Error_Handler();
 800204c:	f000 f864 	bl	8002118 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8002050:	bf00      	nop
 8002052:	bd80      	pop	{r7, pc}
 8002054:	2000045c 	.word	0x2000045c
 8002058:	58001000 	.word	0x58001000

0800205c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002060:	4b16      	ldr	r3, [pc, #88]	; (80020bc <MX_RTC_Init+0x60>)
 8002062:	4a17      	ldr	r2, [pc, #92]	; (80020c0 <MX_RTC_Init+0x64>)
 8002064:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002066:	4b15      	ldr	r3, [pc, #84]	; (80020bc <MX_RTC_Init+0x60>)
 8002068:	2200      	movs	r2, #0
 800206a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 800206c:	4b13      	ldr	r3, [pc, #76]	; (80020bc <MX_RTC_Init+0x60>)
 800206e:	220f      	movs	r2, #15
 8002070:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 8002072:	4b12      	ldr	r3, [pc, #72]	; (80020bc <MX_RTC_Init+0x60>)
 8002074:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8002078:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800207a:	4b10      	ldr	r3, [pc, #64]	; (80020bc <MX_RTC_Init+0x60>)
 800207c:	2200      	movs	r2, #0
 800207e:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002080:	4b0e      	ldr	r3, [pc, #56]	; (80020bc <MX_RTC_Init+0x60>)
 8002082:	2200      	movs	r2, #0
 8002084:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002086:	4b0d      	ldr	r3, [pc, #52]	; (80020bc <MX_RTC_Init+0x60>)
 8002088:	2200      	movs	r2, #0
 800208a:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800208c:	4b0b      	ldr	r3, [pc, #44]	; (80020bc <MX_RTC_Init+0x60>)
 800208e:	2200      	movs	r2, #0
 8002090:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002092:	480a      	ldr	r0, [pc, #40]	; (80020bc <MX_RTC_Init+0x60>)
 8002094:	f003 f9eb 	bl	800546e <HAL_RTC_Init>
 8002098:	4603      	mov	r3, r0
 800209a:	2b00      	cmp	r3, #0
 800209c:	d001      	beq.n	80020a2 <MX_RTC_Init+0x46>
  {
    Error_Handler();
 800209e:	f000 f83b 	bl	8002118 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 80020a2:	2200      	movs	r2, #0
 80020a4:	2100      	movs	r1, #0
 80020a6:	4805      	ldr	r0, [pc, #20]	; (80020bc <MX_RTC_Init+0x60>)
 80020a8:	f003 fad0 	bl	800564c <HAL_RTCEx_SetWakeUpTimer_IT>
 80020ac:	4603      	mov	r3, r0
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d001      	beq.n	80020b6 <MX_RTC_Init+0x5a>
  {
    Error_Handler();
 80020b2:	f000 f831 	bl	8002118 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80020b6:	bf00      	nop
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	bf00      	nop
 80020bc:	20000470 	.word	0x20000470
 80020c0:	40002800 	.word	0x40002800

080020c4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80020c8:	2004      	movs	r0, #4
 80020ca:	f7ff fe7b 	bl	8001dc4 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80020ce:	2001      	movs	r0, #1
 80020d0:	f7ff fe78 	bl	8001dc4 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA2_CLK_ENABLE();
 80020d4:	2002      	movs	r0, #2
 80020d6:	f7ff fe75 	bl	8001dc4 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 15, 0);
 80020da:	2200      	movs	r2, #0
 80020dc:	210f      	movs	r1, #15
 80020de:	200e      	movs	r0, #14
 80020e0:	f000 fda7 	bl	8002c32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80020e4:	200e      	movs	r0, #14
 80020e6:	f000 fdbe 	bl	8002c66 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel4_IRQn, 15, 0);
 80020ea:	2200      	movs	r2, #0
 80020ec:	210f      	movs	r1, #15
 80020ee:	203a      	movs	r0, #58	; 0x3a
 80020f0:	f000 fd9f 	bl	8002c32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel4_IRQn);
 80020f4:	203a      	movs	r0, #58	; 0x3a
 80020f6:	f000 fdb6 	bl	8002c66 <HAL_NVIC_EnableIRQ>

}
 80020fa:	bf00      	nop
 80020fc:	bd80      	pop	{r7, pc}

080020fe <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80020fe:	b580      	push	{r7, lr}
 8002100:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002102:	2004      	movs	r0, #4
 8002104:	f7ff fe77 	bl	8001df6 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002108:	2001      	movs	r0, #1
 800210a:	f7ff fe74 	bl	8001df6 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800210e:	2002      	movs	r0, #2
 8002110:	f7ff fe71 	bl	8001df6 <LL_AHB2_GRP1_EnableClock>

}
 8002114:	bf00      	nop
 8002116:	bd80      	pop	{r7, pc}

08002118 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002118:	b480      	push	{r7}
 800211a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800211c:	bf00      	nop
 800211e:	46bd      	mov	sp, r7
 8002120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002124:	4770      	bx	lr

08002126 <LL_RCC_EnableRTC>:
{
 8002126:	b480      	push	{r7}
 8002128:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 800212a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800212e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002132:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002136:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800213a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800213e:	bf00      	nop
 8002140:	46bd      	mov	sp, r7
 8002142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002146:	4770      	bx	lr

08002148 <LL_AHB2_GRP1_EnableClock>:
{
 8002148:	b480      	push	{r7}
 800214a:	b085      	sub	sp, #20
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002150:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002154:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002156:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	4313      	orrs	r3, r2
 800215e:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002160:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002164:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	4013      	ands	r3, r2
 800216a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800216c:	68fb      	ldr	r3, [r7, #12]
}
 800216e:	bf00      	nop
 8002170:	3714      	adds	r7, #20
 8002172:	46bd      	mov	sp, r7
 8002174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002178:	4770      	bx	lr

0800217a <LL_AHB3_GRP1_EnableClock>:
{
 800217a:	b480      	push	{r7}
 800217c:	b085      	sub	sp, #20
 800217e:	af00      	add	r7, sp, #0
 8002180:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8002182:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002186:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002188:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	4313      	orrs	r3, r2
 8002190:	650b      	str	r3, [r1, #80]	; 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8002192:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002196:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	4013      	ands	r3, r2
 800219c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800219e:	68fb      	ldr	r3, [r7, #12]
}
 80021a0:	bf00      	nop
 80021a2:	3714      	adds	r7, #20
 80021a4:	46bd      	mov	sp, r7
 80021a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021aa:	4770      	bx	lr

080021ac <LL_APB1_GRP1_EnableClock>:
{
 80021ac:	b480      	push	{r7}
 80021ae:	b085      	sub	sp, #20
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 80021b4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021b8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80021ba:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	4313      	orrs	r3, r2
 80021c2:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80021c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021c8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	4013      	ands	r3, r2
 80021ce:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80021d0:	68fb      	ldr	r3, [r7, #12]
}
 80021d2:	bf00      	nop
 80021d4:	3714      	adds	r7, #20
 80021d6:	46bd      	mov	sp, r7
 80021d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021dc:	4770      	bx	lr

080021de <LL_APB1_GRP2_EnableClock>:
{
 80021de:	b480      	push	{r7}
 80021e0:	b085      	sub	sp, #20
 80021e2:	af00      	add	r7, sp, #0
 80021e4:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR2, Periphs);
 80021e6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021ea:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80021ec:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	4313      	orrs	r3, r2
 80021f4:	65cb      	str	r3, [r1, #92]	; 0x5c
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 80021f6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021fa:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	4013      	ands	r3, r2
 8002200:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002202:	68fb      	ldr	r3, [r7, #12]
}
 8002204:	bf00      	nop
 8002206:	3714      	adds	r7, #20
 8002208:	46bd      	mov	sp, r7
 800220a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220e:	4770      	bx	lr

08002210 <LL_APB2_GRP1_EnableClock>:
{
 8002210:	b480      	push	{r7}
 8002212:	b085      	sub	sp, #20
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8002218:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800221c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800221e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	4313      	orrs	r3, r2
 8002226:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002228:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800222c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	4013      	ands	r3, r2
 8002232:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002234:	68fb      	ldr	r3, [r7, #12]
}
 8002236:	bf00      	nop
 8002238:	3714      	adds	r7, #20
 800223a:	46bd      	mov	sp, r7
 800223c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002240:	4770      	bx	lr

08002242 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002242:	b580      	push	{r7, lr}
 8002244:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_HSEM_CLK_ENABLE();
 8002246:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800224a:	f7ff ff96 	bl	800217a <LL_AHB3_GRP1_EnableClock>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 0, 0);
 800224e:	2200      	movs	r2, #0
 8002250:	2100      	movs	r1, #0
 8002252:	202e      	movs	r0, #46	; 0x2e
 8002254:	f000 fced 	bl	8002c32 <HAL_NVIC_SetPriority>
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 8002258:	202e      	movs	r0, #46	; 0x2e
 800225a:	f000 fd04 	bl	8002c66 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800225e:	bf00      	nop
 8002260:	bd80      	pop	{r7, pc}
	...

08002264 <HAL_IPCC_MspInit>:
* This function configures the hardware resources used in this example
* @param hipcc: IPCC handle pointer
* @retval None
*/
void HAL_IPCC_MspInit(IPCC_HandleTypeDef* hipcc)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b082      	sub	sp, #8
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  if(hipcc->Instance==IPCC)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4a0d      	ldr	r2, [pc, #52]	; (80022a8 <HAL_IPCC_MspInit+0x44>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d113      	bne.n	800229e <HAL_IPCC_MspInit+0x3a>
  {
  /* USER CODE BEGIN IPCC_MspInit 0 */

  /* USER CODE END IPCC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
 8002276:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800227a:	f7ff ff7e 	bl	800217a <LL_AHB3_GRP1_EnableClock>
    /* IPCC interrupt Init */
    HAL_NVIC_SetPriority(IPCC_C1_RX_IRQn, 0, 0);
 800227e:	2200      	movs	r2, #0
 8002280:	2100      	movs	r1, #0
 8002282:	202c      	movs	r0, #44	; 0x2c
 8002284:	f000 fcd5 	bl	8002c32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8002288:	202c      	movs	r0, #44	; 0x2c
 800228a:	f000 fcec 	bl	8002c66 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(IPCC_C1_TX_IRQn, 0, 0);
 800228e:	2200      	movs	r2, #0
 8002290:	2100      	movs	r1, #0
 8002292:	202d      	movs	r0, #45	; 0x2d
 8002294:	f000 fccd 	bl	8002c32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 8002298:	202d      	movs	r0, #45	; 0x2d
 800229a:	f000 fce4 	bl	8002c66 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN IPCC_MspInit 1 */

  /* USER CODE END IPCC_MspInit 1 */
  }

}
 800229e:	bf00      	nop
 80022a0:	3708      	adds	r7, #8
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	bf00      	nop
 80022a8:	58000c00 	.word	0x58000c00

080022ac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b0a0      	sub	sp, #128	; 0x80
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022b4:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80022b8:	2200      	movs	r2, #0
 80022ba:	601a      	str	r2, [r3, #0]
 80022bc:	605a      	str	r2, [r3, #4]
 80022be:	609a      	str	r2, [r3, #8]
 80022c0:	60da      	str	r2, [r3, #12]
 80022c2:	611a      	str	r2, [r3, #16]
  HAL_DMA_MuxSyncConfigTypeDef pSyncConfig;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80022c4:	f107 030c 	add.w	r3, r7, #12
 80022c8:	2250      	movs	r2, #80	; 0x50
 80022ca:	2100      	movs	r1, #0
 80022cc:	4618      	mov	r0, r3
 80022ce:	f009 f879 	bl	800b3c4 <memset>
  if(huart->Instance==LPUART1)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	4a68      	ldr	r2, [pc, #416]	; (8002478 <HAL_UART_MspInit+0x1cc>)
 80022d8:	4293      	cmp	r3, r2
 80022da:	d16e      	bne.n	80023ba <HAL_UART_MspInit+0x10e>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80022dc:	2302      	movs	r3, #2
 80022de:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80022e0:	2300      	movs	r3, #0
 80022e2:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80022e4:	f107 030c 	add.w	r3, r7, #12
 80022e8:	4618      	mov	r0, r3
 80022ea:	f002 fe04 	bl	8004ef6 <HAL_RCCEx_PeriphCLKConfig>
 80022ee:	4603      	mov	r3, r0
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d001      	beq.n	80022f8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80022f4:	f7ff ff10 	bl	8002118 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80022f8:	2001      	movs	r0, #1
 80022fa:	f7ff ff70 	bl	80021de <LL_APB1_GRP2_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022fe:	2001      	movs	r0, #1
 8002300:	f7ff ff22 	bl	8002148 <LL_AHB2_GRP1_EnableClock>
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002304:	230c      	movs	r3, #12
 8002306:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002308:	2302      	movs	r3, #2
 800230a:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800230c:	2300      	movs	r3, #0
 800230e:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002310:	2303      	movs	r3, #3
 8002312:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002314:	2308      	movs	r3, #8
 8002316:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002318:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800231c:	4619      	mov	r1, r3
 800231e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002322:	f001 f857 	bl	80033d4 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_TX Init */
    hdma_lpuart1_tx.Instance = DMA1_Channel4;
 8002326:	4b55      	ldr	r3, [pc, #340]	; (800247c <HAL_UART_MspInit+0x1d0>)
 8002328:	4a55      	ldr	r2, [pc, #340]	; (8002480 <HAL_UART_MspInit+0x1d4>)
 800232a:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 800232c:	4b53      	ldr	r3, [pc, #332]	; (800247c <HAL_UART_MspInit+0x1d0>)
 800232e:	2211      	movs	r2, #17
 8002330:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002332:	4b52      	ldr	r3, [pc, #328]	; (800247c <HAL_UART_MspInit+0x1d0>)
 8002334:	2210      	movs	r2, #16
 8002336:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002338:	4b50      	ldr	r3, [pc, #320]	; (800247c <HAL_UART_MspInit+0x1d0>)
 800233a:	2200      	movs	r2, #0
 800233c:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800233e:	4b4f      	ldr	r3, [pc, #316]	; (800247c <HAL_UART_MspInit+0x1d0>)
 8002340:	2280      	movs	r2, #128	; 0x80
 8002342:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002344:	4b4d      	ldr	r3, [pc, #308]	; (800247c <HAL_UART_MspInit+0x1d0>)
 8002346:	2200      	movs	r2, #0
 8002348:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800234a:	4b4c      	ldr	r3, [pc, #304]	; (800247c <HAL_UART_MspInit+0x1d0>)
 800234c:	2200      	movs	r2, #0
 800234e:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 8002350:	4b4a      	ldr	r3, [pc, #296]	; (800247c <HAL_UART_MspInit+0x1d0>)
 8002352:	2200      	movs	r2, #0
 8002354:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002356:	4b49      	ldr	r3, [pc, #292]	; (800247c <HAL_UART_MspInit+0x1d0>)
 8002358:	2200      	movs	r2, #0
 800235a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 800235c:	4847      	ldr	r0, [pc, #284]	; (800247c <HAL_UART_MspInit+0x1d0>)
 800235e:	f000 fcc7 	bl	8002cf0 <HAL_DMA_Init>
 8002362:	4603      	mov	r3, r0
 8002364:	2b00      	cmp	r3, #0
 8002366:	d001      	beq.n	800236c <HAL_UART_MspInit+0xc0>
    {
      Error_Handler();
 8002368:	f7ff fed6 	bl	8002118 <Error_Handler>
    }

    pSyncConfig.SyncSignalID = HAL_DMAMUX1_SYNC_DMAMUX1_CH1_EVT;
 800236c:	f04f 5388 	mov.w	r3, #285212672	; 0x11000000
 8002370:	65fb      	str	r3, [r7, #92]	; 0x5c
    pSyncConfig.SyncPolarity = HAL_DMAMUX_SYNC_NO_EVENT;
 8002372:	2300      	movs	r3, #0
 8002374:	663b      	str	r3, [r7, #96]	; 0x60
    pSyncConfig.SyncEnable = DISABLE;
 8002376:	2300      	movs	r3, #0
 8002378:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
    pSyncConfig.EventEnable = DISABLE;
 800237c:	2300      	movs	r3, #0
 800237e:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
    pSyncConfig.RequestNumber = 1;
 8002382:	2301      	movs	r3, #1
 8002384:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_DMAEx_ConfigMuxSync(&hdma_lpuart1_tx, &pSyncConfig) != HAL_OK)
 8002386:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800238a:	4619      	mov	r1, r3
 800238c:	483b      	ldr	r0, [pc, #236]	; (800247c <HAL_UART_MspInit+0x1d0>)
 800238e:	f000 ffe1 	bl	8003354 <HAL_DMAEx_ConfigMuxSync>
 8002392:	4603      	mov	r3, r0
 8002394:	2b00      	cmp	r3, #0
 8002396:	d001      	beq.n	800239c <HAL_UART_MspInit+0xf0>
    {
      Error_Handler();
 8002398:	f7ff febe 	bl	8002118 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_lpuart1_tx);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	4a37      	ldr	r2, [pc, #220]	; (800247c <HAL_UART_MspInit+0x1d0>)
 80023a0:	679a      	str	r2, [r3, #120]	; 0x78
 80023a2:	4a36      	ldr	r2, [pc, #216]	; (800247c <HAL_UART_MspInit+0x1d0>)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6293      	str	r3, [r2, #40]	; 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 80023a8:	2200      	movs	r2, #0
 80023aa:	2100      	movs	r1, #0
 80023ac:	2025      	movs	r0, #37	; 0x25
 80023ae:	f000 fc40 	bl	8002c32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 80023b2:	2025      	movs	r0, #37	; 0x25
 80023b4:	f000 fc57 	bl	8002c66 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80023b8:	e05a      	b.n	8002470 <HAL_UART_MspInit+0x1c4>
  else if(huart->Instance==USART1)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	4a31      	ldr	r2, [pc, #196]	; (8002484 <HAL_UART_MspInit+0x1d8>)
 80023c0:	4293      	cmp	r3, r2
 80023c2:	d155      	bne.n	8002470 <HAL_UART_MspInit+0x1c4>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80023c4:	2301      	movs	r3, #1
 80023c6:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80023c8:	2300      	movs	r3, #0
 80023ca:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80023cc:	f107 030c 	add.w	r3, r7, #12
 80023d0:	4618      	mov	r0, r3
 80023d2:	f002 fd90 	bl	8004ef6 <HAL_RCCEx_PeriphCLKConfig>
 80023d6:	4603      	mov	r3, r0
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d001      	beq.n	80023e0 <HAL_UART_MspInit+0x134>
      Error_Handler();
 80023dc:	f7ff fe9c 	bl	8002118 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 80023e0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80023e4:	f7ff ff14 	bl	8002210 <LL_APB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023e8:	2002      	movs	r0, #2
 80023ea:	f7ff fead 	bl	8002148 <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80023ee:	23c0      	movs	r3, #192	; 0xc0
 80023f0:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023f2:	2302      	movs	r3, #2
 80023f4:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80023f6:	2301      	movs	r3, #1
 80023f8:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023fa:	2303      	movs	r3, #3
 80023fc:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80023fe:	2307      	movs	r3, #7
 8002400:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002402:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002406:	4619      	mov	r1, r3
 8002408:	481f      	ldr	r0, [pc, #124]	; (8002488 <HAL_UART_MspInit+0x1dc>)
 800240a:	f000 ffe3 	bl	80033d4 <HAL_GPIO_Init>
    hdma_usart1_tx.Instance = DMA2_Channel4;
 800240e:	4b1f      	ldr	r3, [pc, #124]	; (800248c <HAL_UART_MspInit+0x1e0>)
 8002410:	4a1f      	ldr	r2, [pc, #124]	; (8002490 <HAL_UART_MspInit+0x1e4>)
 8002412:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8002414:	4b1d      	ldr	r3, [pc, #116]	; (800248c <HAL_UART_MspInit+0x1e0>)
 8002416:	220f      	movs	r2, #15
 8002418:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800241a:	4b1c      	ldr	r3, [pc, #112]	; (800248c <HAL_UART_MspInit+0x1e0>)
 800241c:	2210      	movs	r2, #16
 800241e:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002420:	4b1a      	ldr	r3, [pc, #104]	; (800248c <HAL_UART_MspInit+0x1e0>)
 8002422:	2200      	movs	r2, #0
 8002424:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002426:	4b19      	ldr	r3, [pc, #100]	; (800248c <HAL_UART_MspInit+0x1e0>)
 8002428:	2280      	movs	r2, #128	; 0x80
 800242a:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800242c:	4b17      	ldr	r3, [pc, #92]	; (800248c <HAL_UART_MspInit+0x1e0>)
 800242e:	2200      	movs	r2, #0
 8002430:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002432:	4b16      	ldr	r3, [pc, #88]	; (800248c <HAL_UART_MspInit+0x1e0>)
 8002434:	2200      	movs	r2, #0
 8002436:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002438:	4b14      	ldr	r3, [pc, #80]	; (800248c <HAL_UART_MspInit+0x1e0>)
 800243a:	2200      	movs	r2, #0
 800243c:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800243e:	4b13      	ldr	r3, [pc, #76]	; (800248c <HAL_UART_MspInit+0x1e0>)
 8002440:	2200      	movs	r2, #0
 8002442:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002444:	4811      	ldr	r0, [pc, #68]	; (800248c <HAL_UART_MspInit+0x1e0>)
 8002446:	f000 fc53 	bl	8002cf0 <HAL_DMA_Init>
 800244a:	4603      	mov	r3, r0
 800244c:	2b00      	cmp	r3, #0
 800244e:	d001      	beq.n	8002454 <HAL_UART_MspInit+0x1a8>
      Error_Handler();
 8002450:	f7ff fe62 	bl	8002118 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	4a0d      	ldr	r2, [pc, #52]	; (800248c <HAL_UART_MspInit+0x1e0>)
 8002458:	679a      	str	r2, [r3, #120]	; 0x78
 800245a:	4a0c      	ldr	r2, [pc, #48]	; (800248c <HAL_UART_MspInit+0x1e0>)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6293      	str	r3, [r2, #40]	; 0x28
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002460:	2200      	movs	r2, #0
 8002462:	2100      	movs	r1, #0
 8002464:	2024      	movs	r0, #36	; 0x24
 8002466:	f000 fbe4 	bl	8002c32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800246a:	2024      	movs	r0, #36	; 0x24
 800246c:	f000 fbfb 	bl	8002c66 <HAL_NVIC_EnableIRQ>
}
 8002470:	bf00      	nop
 8002472:	3780      	adds	r7, #128	; 0x80
 8002474:	46bd      	mov	sp, r7
 8002476:	bd80      	pop	{r7, pc}
 8002478:	40008000 	.word	0x40008000
 800247c:	2000039c 	.word	0x2000039c
 8002480:	40020044 	.word	0x40020044
 8002484:	40013800 	.word	0x40013800
 8002488:	48000400 	.word	0x48000400
 800248c:	200003fc 	.word	0x200003fc
 8002490:	40020444 	.word	0x40020444

08002494 <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b096      	sub	sp, #88	; 0x58
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800249c:	f107 0308 	add.w	r3, r7, #8
 80024a0:	2250      	movs	r2, #80	; 0x50
 80024a2:	2100      	movs	r1, #0
 80024a4:	4618      	mov	r0, r3
 80024a6:	f008 ff8d 	bl	800b3c4 <memset>
  if(hrng->Instance==RNG)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4a0d      	ldr	r2, [pc, #52]	; (80024e4 <HAL_RNG_MspInit+0x50>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d113      	bne.n	80024dc <HAL_RNG_MspInit+0x48>

  /* USER CODE END RNG_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RNG;
 80024b4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80024b8:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RngClockSelection = RCC_RNGCLKSOURCE_HSI48;
 80024ba:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80024be:	643b      	str	r3, [r7, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80024c0:	f107 0308 	add.w	r3, r7, #8
 80024c4:	4618      	mov	r0, r3
 80024c6:	f002 fd16 	bl	8004ef6 <HAL_RCCEx_PeriphCLKConfig>
 80024ca:	4603      	mov	r3, r0
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d001      	beq.n	80024d4 <HAL_RNG_MspInit+0x40>
    {
      Error_Handler();
 80024d0:	f7ff fe22 	bl	8002118 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 80024d4:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80024d8:	f7ff fe4f 	bl	800217a <LL_AHB3_GRP1_EnableClock>
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }

}
 80024dc:	bf00      	nop
 80024de:	3758      	adds	r7, #88	; 0x58
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bd80      	pop	{r7, pc}
 80024e4:	58001000 	.word	0x58001000

080024e8 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b096      	sub	sp, #88	; 0x58
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80024f0:	f107 0308 	add.w	r3, r7, #8
 80024f4:	2250      	movs	r2, #80	; 0x50
 80024f6:	2100      	movs	r1, #0
 80024f8:	4618      	mov	r0, r3
 80024fa:	f008 ff63 	bl	800b3c4 <memset>
  if(hrtc->Instance==RTC)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	4a12      	ldr	r2, [pc, #72]	; (800254c <HAL_RTC_MspInit+0x64>)
 8002504:	4293      	cmp	r3, r2
 8002506:	d11d      	bne.n	8002544 <HAL_RTC_MspInit+0x5c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002508:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800250c:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800250e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002512:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002514:	f107 0308 	add.w	r3, r7, #8
 8002518:	4618      	mov	r0, r3
 800251a:	f002 fcec 	bl	8004ef6 <HAL_RCCEx_PeriphCLKConfig>
 800251e:	4603      	mov	r3, r0
 8002520:	2b00      	cmp	r3, #0
 8002522:	d001      	beq.n	8002528 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8002524:	f7ff fdf8 	bl	8002118 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002528:	f7ff fdfd 	bl	8002126 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 800252c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002530:	f7ff fe3c 	bl	80021ac <LL_APB1_GRP1_EnableClock>
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 8002534:	2200      	movs	r2, #0
 8002536:	2100      	movs	r1, #0
 8002538:	2003      	movs	r0, #3
 800253a:	f000 fb7a 	bl	8002c32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 800253e:	2003      	movs	r0, #3
 8002540:	f000 fb91 	bl	8002c66 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002544:	bf00      	nop
 8002546:	3758      	adds	r7, #88	; 0x58
 8002548:	46bd      	mov	sp, r7
 800254a:	bd80      	pop	{r7, pc}
 800254c:	40002800 	.word	0x40002800

08002550 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002550:	b480      	push	{r7}
 8002552:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002554:	bf00      	nop
 8002556:	46bd      	mov	sp, r7
 8002558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255c:	4770      	bx	lr

0800255e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800255e:	b480      	push	{r7}
 8002560:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002562:	e7fe      	b.n	8002562 <HardFault_Handler+0x4>

08002564 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002564:	b480      	push	{r7}
 8002566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002568:	e7fe      	b.n	8002568 <MemManage_Handler+0x4>

0800256a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800256a:	b480      	push	{r7}
 800256c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800256e:	e7fe      	b.n	800256e <BusFault_Handler+0x4>

08002570 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002570:	b480      	push	{r7}
 8002572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002574:	e7fe      	b.n	8002574 <UsageFault_Handler+0x4>

08002576 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002576:	b480      	push	{r7}
 8002578:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800257a:	bf00      	nop
 800257c:	46bd      	mov	sp, r7
 800257e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002582:	4770      	bx	lr

08002584 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002584:	b480      	push	{r7}
 8002586:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002588:	bf00      	nop
 800258a:	46bd      	mov	sp, r7
 800258c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002590:	4770      	bx	lr

08002592 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002592:	b480      	push	{r7}
 8002594:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002596:	bf00      	nop
 8002598:	46bd      	mov	sp, r7
 800259a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259e:	4770      	bx	lr

080025a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80025a4:	f000 f9d2 	bl	800294c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80025a8:	bf00      	nop
 80025aa:	bd80      	pop	{r7, pc}

080025ac <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 19.
  */
void RTC_WKUP_IRQHandler(void)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 80025b0:	f7ff f88a 	bl	80016c8 <HW_TS_RTC_Wakeup_Handler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 80025b4:	bf00      	nop
 80025b6:	bd80      	pop	{r7, pc}

080025b8 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 80025bc:	4802      	ldr	r0, [pc, #8]	; (80025c8 <DMA1_Channel4_IRQHandler+0x10>)
 80025be:	f000 fd78 	bl	80030b2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80025c2:	bf00      	nop
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	2000039c 	.word	0x2000039c

080025cc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80025d0:	4802      	ldr	r0, [pc, #8]	; (80025dc <USART1_IRQHandler+0x10>)
 80025d2:	f003 f9f9 	bl	80059c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80025d6:	bf00      	nop
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	2000030c 	.word	0x2000030c

080025e0 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 80025e4:	4802      	ldr	r0, [pc, #8]	; (80025f0 <LPUART1_IRQHandler+0x10>)
 80025e6:	f003 f9ef 	bl	80059c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 80025ea:	bf00      	nop
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop
 80025f0:	2000027c 	.word	0x2000027c

080025f4 <IPCC_C1_RX_IRQHandler>:

/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 80025f8:	f008 faf8 	bl	800abec <HW_IPCC_Rx_Handler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 80025fc:	bf00      	nop
 80025fe:	bd80      	pop	{r7, pc}

08002600 <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 8002604:	f008 fb2a 	bl	800ac5c <HW_IPCC_Tx_Handler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 8002608:	bf00      	nop
 800260a:	bd80      	pop	{r7, pc}

0800260c <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 8002610:	f001 f868 	bl	80036e4 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 8002614:	bf00      	nop
 8002616:	bd80      	pop	{r7, pc}

08002618 <DMA2_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA2 channel4 global interrupt.
  */
void DMA2_Channel4_IRQHandler(void)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel4_IRQn 0 */

  /* USER CODE END DMA2_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800261c:	4802      	ldr	r0, [pc, #8]	; (8002628 <DMA2_Channel4_IRQHandler+0x10>)
 800261e:	f000 fd48 	bl	80030b2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel4_IRQn 1 */

  /* USER CODE END DMA2_Channel4_IRQn 1 */
}
 8002622:	bf00      	nop
 8002624:	bd80      	pop	{r7, pc}
 8002626:	bf00      	nop
 8002628:	200003fc 	.word	0x200003fc

0800262c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b086      	sub	sp, #24
 8002630:	af00      	add	r7, sp, #0
 8002632:	60f8      	str	r0, [r7, #12]
 8002634:	60b9      	str	r1, [r7, #8]
 8002636:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002638:	2300      	movs	r3, #0
 800263a:	617b      	str	r3, [r7, #20]
 800263c:	e00a      	b.n	8002654 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800263e:	f3af 8000 	nop.w
 8002642:	4601      	mov	r1, r0
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	1c5a      	adds	r2, r3, #1
 8002648:	60ba      	str	r2, [r7, #8]
 800264a:	b2ca      	uxtb	r2, r1
 800264c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800264e:	697b      	ldr	r3, [r7, #20]
 8002650:	3301      	adds	r3, #1
 8002652:	617b      	str	r3, [r7, #20]
 8002654:	697a      	ldr	r2, [r7, #20]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	429a      	cmp	r2, r3
 800265a:	dbf0      	blt.n	800263e <_read+0x12>
	}

return len;
 800265c:	687b      	ldr	r3, [r7, #4]
}
 800265e:	4618      	mov	r0, r3
 8002660:	3718      	adds	r7, #24
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}

08002666 <_close>:
	}
	return len;
}

int _close(int file)
{
 8002666:	b480      	push	{r7}
 8002668:	b083      	sub	sp, #12
 800266a:	af00      	add	r7, sp, #0
 800266c:	6078      	str	r0, [r7, #4]
	return -1;
 800266e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002672:	4618      	mov	r0, r3
 8002674:	370c      	adds	r7, #12
 8002676:	46bd      	mov	sp, r7
 8002678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267c:	4770      	bx	lr

0800267e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800267e:	b480      	push	{r7}
 8002680:	b083      	sub	sp, #12
 8002682:	af00      	add	r7, sp, #0
 8002684:	6078      	str	r0, [r7, #4]
 8002686:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800268e:	605a      	str	r2, [r3, #4]
	return 0;
 8002690:	2300      	movs	r3, #0
}
 8002692:	4618      	mov	r0, r3
 8002694:	370c      	adds	r7, #12
 8002696:	46bd      	mov	sp, r7
 8002698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269c:	4770      	bx	lr

0800269e <_isatty>:

int _isatty(int file)
{
 800269e:	b480      	push	{r7}
 80026a0:	b083      	sub	sp, #12
 80026a2:	af00      	add	r7, sp, #0
 80026a4:	6078      	str	r0, [r7, #4]
	return 1;
 80026a6:	2301      	movs	r3, #1
}
 80026a8:	4618      	mov	r0, r3
 80026aa:	370c      	adds	r7, #12
 80026ac:	46bd      	mov	sp, r7
 80026ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b2:	4770      	bx	lr

080026b4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b085      	sub	sp, #20
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	60f8      	str	r0, [r7, #12]
 80026bc:	60b9      	str	r1, [r7, #8]
 80026be:	607a      	str	r2, [r7, #4]
	return 0;
 80026c0:	2300      	movs	r3, #0
}
 80026c2:	4618      	mov	r0, r3
 80026c4:	3714      	adds	r7, #20
 80026c6:	46bd      	mov	sp, r7
 80026c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026cc:	4770      	bx	lr
	...

080026d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b086      	sub	sp, #24
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80026d8:	4a14      	ldr	r2, [pc, #80]	; (800272c <_sbrk+0x5c>)
 80026da:	4b15      	ldr	r3, [pc, #84]	; (8002730 <_sbrk+0x60>)
 80026dc:	1ad3      	subs	r3, r2, r3
 80026de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80026e0:	697b      	ldr	r3, [r7, #20]
 80026e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80026e4:	4b13      	ldr	r3, [pc, #76]	; (8002734 <_sbrk+0x64>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d102      	bne.n	80026f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80026ec:	4b11      	ldr	r3, [pc, #68]	; (8002734 <_sbrk+0x64>)
 80026ee:	4a12      	ldr	r2, [pc, #72]	; (8002738 <_sbrk+0x68>)
 80026f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80026f2:	4b10      	ldr	r3, [pc, #64]	; (8002734 <_sbrk+0x64>)
 80026f4:	681a      	ldr	r2, [r3, #0]
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	4413      	add	r3, r2
 80026fa:	693a      	ldr	r2, [r7, #16]
 80026fc:	429a      	cmp	r2, r3
 80026fe:	d207      	bcs.n	8002710 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002700:	f008 fe28 	bl	800b354 <__errno>
 8002704:	4603      	mov	r3, r0
 8002706:	220c      	movs	r2, #12
 8002708:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800270a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800270e:	e009      	b.n	8002724 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002710:	4b08      	ldr	r3, [pc, #32]	; (8002734 <_sbrk+0x64>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002716:	4b07      	ldr	r3, [pc, #28]	; (8002734 <_sbrk+0x64>)
 8002718:	681a      	ldr	r2, [r3, #0]
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	4413      	add	r3, r2
 800271e:	4a05      	ldr	r2, [pc, #20]	; (8002734 <_sbrk+0x64>)
 8002720:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002722:	68fb      	ldr	r3, [r7, #12]
}
 8002724:	4618      	mov	r0, r3
 8002726:	3718      	adds	r7, #24
 8002728:	46bd      	mov	sp, r7
 800272a:	bd80      	pop	{r7, pc}
 800272c:	20030000 	.word	0x20030000
 8002730:	00001000 	.word	0x00001000
 8002734:	20000494 	.word	0x20000494
 8002738:	200017e8 	.word	0x200017e8

0800273c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800273c:	b480      	push	{r7}
 800273e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined(VECT_TAB_SRAM) && defined(VECT_TAB_BASE_ADDRESS)  
  /* program in SRAMx */
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;  /* Vector Table Relocation in Internal SRAMx for CPU1 */
#else    /* program in FLASH */
  SCB->VTOR = VECT_TAB_OFFSET;              /* Vector Table Relocation in Internal FLASH */
 8002740:	4b26      	ldr	r3, [pc, #152]	; (80027dc <SystemInit+0xa0>)
 8002742:	2200      	movs	r2, #0
 8002744:	609a      	str	r2, [r3, #8]
#endif

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
 8002746:	4b25      	ldr	r3, [pc, #148]	; (80027dc <SystemInit+0xa0>)
 8002748:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800274c:	4a23      	ldr	r2, [pc, #140]	; (80027dc <SystemInit+0xa0>)
 800274e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002752:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002756:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002760:	f043 0301 	orr.w	r3, r3, #1
 8002764:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8002766:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800276a:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 800276e:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8002770:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002774:	681a      	ldr	r2, [r3, #0]
 8002776:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800277a:	4b19      	ldr	r3, [pc, #100]	; (80027e0 <SystemInit+0xa4>)
 800277c:	4013      	ands	r3, r2
 800277e:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8002780:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002784:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002788:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800278c:	f023 0305 	bic.w	r3, r3, #5
 8002790:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  
  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8002794:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002798:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800279c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80027a0:	f023 0301 	bic.w	r3, r3, #1
 80027a4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
    
  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 80027a8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80027ac:	4a0d      	ldr	r2, [pc, #52]	; (80027e4 <SystemInit+0xa8>)
 80027ae:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 80027b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80027b4:	4a0b      	ldr	r2, [pc, #44]	; (80027e4 <SystemInit+0xa8>)
 80027b6:	611a      	str	r2, [r3, #16]
#endif
  
  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80027b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80027c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80027c6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80027c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80027cc:	2200      	movs	r2, #0
 80027ce:	619a      	str	r2, [r3, #24]
}
 80027d0:	bf00      	nop
 80027d2:	46bd      	mov	sp, r7
 80027d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d8:	4770      	bx	lr
 80027da:	bf00      	nop
 80027dc:	e000ed00 	.word	0xe000ed00
 80027e0:	faf6fefb 	.word	0xfaf6fefb
 80027e4:	22041000 	.word	0x22041000

080027e8 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 80027e8:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027ea:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027ec:	3304      	adds	r3, #4

080027ee <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80027ee:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80027f0:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 80027f2:	d3f9      	bcc.n	80027e8 <CopyDataInit>
  bx lr
 80027f4:	4770      	bx	lr

080027f6 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 80027f6:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 80027f8:	3004      	adds	r0, #4

080027fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 80027fa:	4288      	cmp	r0, r1
  bcc FillZerobss
 80027fc:	d3fb      	bcc.n	80027f6 <FillZerobss>
  bx lr
 80027fe:	4770      	bx	lr

08002800 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002800:	480c      	ldr	r0, [pc, #48]	; (8002834 <LoopForever+0x4>)
  mov   sp, r0          /* set stack pointer */
 8002802:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002804:	f7ff ff9a 	bl	800273c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8002808:	480b      	ldr	r0, [pc, #44]	; (8002838 <LoopForever+0x8>)
 800280a:	490c      	ldr	r1, [pc, #48]	; (800283c <LoopForever+0xc>)
 800280c:	4a0c      	ldr	r2, [pc, #48]	; (8002840 <LoopForever+0x10>)
 800280e:	2300      	movs	r3, #0
 8002810:	f7ff ffed 	bl	80027ee <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8002814:	480b      	ldr	r0, [pc, #44]	; (8002844 <LoopForever+0x14>)
 8002816:	490c      	ldr	r1, [pc, #48]	; (8002848 <LoopForever+0x18>)
 8002818:	2300      	movs	r3, #0
 800281a:	f7ff ffee 	bl	80027fa <LoopFillZerobss>
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 800281e:	480b      	ldr	r0, [pc, #44]	; (800284c <LoopForever+0x1c>)
 8002820:	490b      	ldr	r1, [pc, #44]	; (8002850 <LoopForever+0x20>)
 8002822:	2300      	movs	r3, #0
 8002824:	f7ff ffe9 	bl	80027fa <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002828:	f008 fd9a 	bl	800b360 <__libc_init_array>
/* Call the application s entry point.*/
	bl	main
 800282c:	f7ff fafc 	bl	8001e28 <main>

08002830 <LoopForever>:

LoopForever:
  b LoopForever
 8002830:	e7fe      	b.n	8002830 <LoopForever>
 8002832:	0000      	.short	0x0000
  ldr   r0, =_estack
 8002834:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8002838:	20000004 	.word	0x20000004
 800283c:	20000090 	.word	0x20000090
 8002840:	0800cfac 	.word	0x0800cfac
  INIT_BSS _sbss, _ebss
 8002844:	20000210 	.word	0x20000210
 8002848:	200017e4 	.word	0x200017e4
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 800284c:	200301e0 	.word	0x200301e0
 8002850:	20030a57 	.word	0x20030a57

08002854 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002854:	e7fe      	b.n	8002854 <ADC1_IRQHandler>
	...

08002858 <LL_DBGMCU_EnableDBGSleepMode>:
  * @brief  Enable the Debug Module during SLEEP mode
  * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_EnableDBGSleepMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_EnableDBGSleepMode(void)
{
 8002858:	b480      	push	{r7}
 800285a:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 800285c:	4b05      	ldr	r3, [pc, #20]	; (8002874 <LL_DBGMCU_EnableDBGSleepMode+0x1c>)
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	4a04      	ldr	r2, [pc, #16]	; (8002874 <LL_DBGMCU_EnableDBGSleepMode+0x1c>)
 8002862:	f043 0301 	orr.w	r3, r3, #1
 8002866:	6053      	str	r3, [r2, #4]
}
 8002868:	bf00      	nop
 800286a:	46bd      	mov	sp, r7
 800286c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002870:	4770      	bx	lr
 8002872:	bf00      	nop
 8002874:	e0042000 	.word	0xe0042000

08002878 <LL_DBGMCU_EnableDBGStopMode>:
  * @brief  Enable the Debug Module during STOP mode
  * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_EnableDBGStopMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void)
{
 8002878:	b480      	push	{r7}
 800287a:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 800287c:	4b05      	ldr	r3, [pc, #20]	; (8002894 <LL_DBGMCU_EnableDBGStopMode+0x1c>)
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	4a04      	ldr	r2, [pc, #16]	; (8002894 <LL_DBGMCU_EnableDBGStopMode+0x1c>)
 8002882:	f043 0302 	orr.w	r3, r3, #2
 8002886:	6053      	str	r3, [r2, #4]
}
 8002888:	bf00      	nop
 800288a:	46bd      	mov	sp, r7
 800288c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002890:	4770      	bx	lr
 8002892:	bf00      	nop
 8002894:	e0042000 	.word	0xe0042000

08002898 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b082      	sub	sp, #8
 800289c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800289e:	2300      	movs	r3, #0
 80028a0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80028a2:	4b0c      	ldr	r3, [pc, #48]	; (80028d4 <HAL_Init+0x3c>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4a0b      	ldr	r2, [pc, #44]	; (80028d4 <HAL_Init+0x3c>)
 80028a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028ac:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028ae:	2003      	movs	r0, #3
 80028b0:	f000 f9b4 	bl	8002c1c <HAL_NVIC_SetPriorityGrouping>
  
  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80028b4:	2000      	movs	r0, #0
 80028b6:	f000 f80f 	bl	80028d8 <HAL_InitTick>
 80028ba:	4603      	mov	r3, r0
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d002      	beq.n	80028c6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80028c0:	2301      	movs	r3, #1
 80028c2:	71fb      	strb	r3, [r7, #7]
 80028c4:	e001      	b.n	80028ca <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80028c6:	f7ff fcbc 	bl	8002242 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80028ca:	79fb      	ldrb	r3, [r7, #7]
}
 80028cc:	4618      	mov	r0, r3
 80028ce:	3708      	adds	r7, #8
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bd80      	pop	{r7, pc}
 80028d4:	58004000 	.word	0x58004000

080028d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b084      	sub	sp, #16
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80028e0:	2300      	movs	r3, #0
 80028e2:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 80028e4:	4b17      	ldr	r3, [pc, #92]	; (8002944 <HAL_InitTick+0x6c>)
 80028e6:	781b      	ldrb	r3, [r3, #0]
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d024      	beq.n	8002936 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/ (1000U / (uint32_t)uwTickFreq)) == 0U)
 80028ec:	f002 f872 	bl	80049d4 <HAL_RCC_GetHCLKFreq>
 80028f0:	4602      	mov	r2, r0
 80028f2:	4b14      	ldr	r3, [pc, #80]	; (8002944 <HAL_InitTick+0x6c>)
 80028f4:	781b      	ldrb	r3, [r3, #0]
 80028f6:	4619      	mov	r1, r3
 80028f8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80028fc:	fbb3 f3f1 	udiv	r3, r3, r1
 8002900:	fbb2 f3f3 	udiv	r3, r2, r3
 8002904:	4618      	mov	r0, r3
 8002906:	f000 f9ca 	bl	8002c9e <HAL_SYSTICK_Config>
 800290a:	4603      	mov	r3, r0
 800290c:	2b00      	cmp	r3, #0
 800290e:	d10f      	bne.n	8002930 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2b0f      	cmp	r3, #15
 8002914:	d809      	bhi.n	800292a <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002916:	2200      	movs	r2, #0
 8002918:	6879      	ldr	r1, [r7, #4]
 800291a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800291e:	f000 f988 	bl	8002c32 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002922:	4a09      	ldr	r2, [pc, #36]	; (8002948 <HAL_InitTick+0x70>)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6013      	str	r3, [r2, #0]
 8002928:	e007      	b.n	800293a <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 800292a:	2301      	movs	r3, #1
 800292c:	73fb      	strb	r3, [r7, #15]
 800292e:	e004      	b.n	800293a <HAL_InitTick+0x62>
      }
    }
    else
    {  
      status = HAL_ERROR;
 8002930:	2301      	movs	r3, #1
 8002932:	73fb      	strb	r3, [r7, #15]
 8002934:	e001      	b.n	800293a <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002936:	2301      	movs	r3, #1
 8002938:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800293a:	7bfb      	ldrb	r3, [r7, #15]
}
 800293c:	4618      	mov	r0, r3
 800293e:	3710      	adds	r7, #16
 8002940:	46bd      	mov	sp, r7
 8002942:	bd80      	pop	{r7, pc}
 8002944:	2000000c 	.word	0x2000000c
 8002948:	20000008 	.word	0x20000008

0800294c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800294c:	b480      	push	{r7}
 800294e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002950:	4b06      	ldr	r3, [pc, #24]	; (800296c <HAL_IncTick+0x20>)
 8002952:	781b      	ldrb	r3, [r3, #0]
 8002954:	461a      	mov	r2, r3
 8002956:	4b06      	ldr	r3, [pc, #24]	; (8002970 <HAL_IncTick+0x24>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4413      	add	r3, r2
 800295c:	4a04      	ldr	r2, [pc, #16]	; (8002970 <HAL_IncTick+0x24>)
 800295e:	6013      	str	r3, [r2, #0]
}
 8002960:	bf00      	nop
 8002962:	46bd      	mov	sp, r7
 8002964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002968:	4770      	bx	lr
 800296a:	bf00      	nop
 800296c:	2000000c 	.word	0x2000000c
 8002970:	20000498 	.word	0x20000498

08002974 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002974:	b480      	push	{r7}
 8002976:	af00      	add	r7, sp, #0
  return uwTick;
 8002978:	4b03      	ldr	r3, [pc, #12]	; (8002988 <HAL_GetTick+0x14>)
 800297a:	681b      	ldr	r3, [r3, #0]
}
 800297c:	4618      	mov	r0, r3
 800297e:	46bd      	mov	sp, r7
 8002980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002984:	4770      	bx	lr
 8002986:	bf00      	nop
 8002988:	20000498 	.word	0x20000498

0800298c <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 800298c:	b480      	push	{r7}
 800298e:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8002990:	4b03      	ldr	r3, [pc, #12]	; (80029a0 <HAL_GetTickPrio+0x14>)
 8002992:	681b      	ldr	r3, [r3, #0]
}
 8002994:	4618      	mov	r0, r3
 8002996:	46bd      	mov	sp, r7
 8002998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299c:	4770      	bx	lr
 800299e:	bf00      	nop
 80029a0:	20000008 	.word	0x20000008

080029a4 <HAL_DBGMCU_EnableDBGSleepMode>:
/**
  * @brief  Enable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGSleepMode();
 80029a8:	f7ff ff56 	bl	8002858 <LL_DBGMCU_EnableDBGSleepMode>
}
 80029ac:	bf00      	nop
 80029ae:	bd80      	pop	{r7, pc}

080029b0 <HAL_DBGMCU_EnableDBGStopMode>:
/**
  * @brief  Enable the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStopMode();
 80029b4:	f7ff ff60 	bl	8002878 <LL_DBGMCU_EnableDBGStopMode>
}
 80029b8:	bf00      	nop
 80029ba:	bd80      	pop	{r7, pc}

080029bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029bc:	b480      	push	{r7}
 80029be:	b085      	sub	sp, #20
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	f003 0307 	and.w	r3, r3, #7
 80029ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029cc:	4b0c      	ldr	r3, [pc, #48]	; (8002a00 <__NVIC_SetPriorityGrouping+0x44>)
 80029ce:	68db      	ldr	r3, [r3, #12]
 80029d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029d2:	68ba      	ldr	r2, [r7, #8]
 80029d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80029d8:	4013      	ands	r3, r2
 80029da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80029e0:	68bb      	ldr	r3, [r7, #8]
 80029e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80029e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80029e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80029ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80029ee:	4a04      	ldr	r2, [pc, #16]	; (8002a00 <__NVIC_SetPriorityGrouping+0x44>)
 80029f0:	68bb      	ldr	r3, [r7, #8]
 80029f2:	60d3      	str	r3, [r2, #12]
}
 80029f4:	bf00      	nop
 80029f6:	3714      	adds	r7, #20
 80029f8:	46bd      	mov	sp, r7
 80029fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fe:	4770      	bx	lr
 8002a00:	e000ed00 	.word	0xe000ed00

08002a04 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a04:	b480      	push	{r7}
 8002a06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a08:	4b04      	ldr	r3, [pc, #16]	; (8002a1c <__NVIC_GetPriorityGrouping+0x18>)
 8002a0a:	68db      	ldr	r3, [r3, #12]
 8002a0c:	0a1b      	lsrs	r3, r3, #8
 8002a0e:	f003 0307 	and.w	r3, r3, #7
}
 8002a12:	4618      	mov	r0, r3
 8002a14:	46bd      	mov	sp, r7
 8002a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1a:	4770      	bx	lr
 8002a1c:	e000ed00 	.word	0xe000ed00

08002a20 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a20:	b480      	push	{r7}
 8002a22:	b083      	sub	sp, #12
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	4603      	mov	r3, r0
 8002a28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	db0b      	blt.n	8002a4a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a32:	79fb      	ldrb	r3, [r7, #7]
 8002a34:	f003 021f 	and.w	r2, r3, #31
 8002a38:	4907      	ldr	r1, [pc, #28]	; (8002a58 <__NVIC_EnableIRQ+0x38>)
 8002a3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a3e:	095b      	lsrs	r3, r3, #5
 8002a40:	2001      	movs	r0, #1
 8002a42:	fa00 f202 	lsl.w	r2, r0, r2
 8002a46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002a4a:	bf00      	nop
 8002a4c:	370c      	adds	r7, #12
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a54:	4770      	bx	lr
 8002a56:	bf00      	nop
 8002a58:	e000e100 	.word	0xe000e100

08002a5c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b083      	sub	sp, #12
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	4603      	mov	r3, r0
 8002a64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	db12      	blt.n	8002a94 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a6e:	79fb      	ldrb	r3, [r7, #7]
 8002a70:	f003 021f 	and.w	r2, r3, #31
 8002a74:	490a      	ldr	r1, [pc, #40]	; (8002aa0 <__NVIC_DisableIRQ+0x44>)
 8002a76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a7a:	095b      	lsrs	r3, r3, #5
 8002a7c:	2001      	movs	r0, #1
 8002a7e:	fa00 f202 	lsl.w	r2, r0, r2
 8002a82:	3320      	adds	r3, #32
 8002a84:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002a88:	f3bf 8f4f 	dsb	sy
}
 8002a8c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002a8e:	f3bf 8f6f 	isb	sy
}
 8002a92:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002a94:	bf00      	nop
 8002a96:	370c      	adds	r7, #12
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9e:	4770      	bx	lr
 8002aa0:	e000e100 	.word	0xe000e100

08002aa4 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b083      	sub	sp, #12
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	4603      	mov	r3, r0
 8002aac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002aae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	db0c      	blt.n	8002ad0 <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ab6:	79fb      	ldrb	r3, [r7, #7]
 8002ab8:	f003 021f 	and.w	r2, r3, #31
 8002abc:	4907      	ldr	r1, [pc, #28]	; (8002adc <__NVIC_SetPendingIRQ+0x38>)
 8002abe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ac2:	095b      	lsrs	r3, r3, #5
 8002ac4:	2001      	movs	r0, #1
 8002ac6:	fa00 f202 	lsl.w	r2, r0, r2
 8002aca:	3340      	adds	r3, #64	; 0x40
 8002acc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002ad0:	bf00      	nop
 8002ad2:	370c      	adds	r7, #12
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ada:	4770      	bx	lr
 8002adc:	e000e100 	.word	0xe000e100

08002ae0 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	b083      	sub	sp, #12
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002aea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	db0c      	blt.n	8002b0c <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002af2:	79fb      	ldrb	r3, [r7, #7]
 8002af4:	f003 021f 	and.w	r2, r3, #31
 8002af8:	4907      	ldr	r1, [pc, #28]	; (8002b18 <__NVIC_ClearPendingIRQ+0x38>)
 8002afa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002afe:	095b      	lsrs	r3, r3, #5
 8002b00:	2001      	movs	r0, #1
 8002b02:	fa00 f202 	lsl.w	r2, r0, r2
 8002b06:	3360      	adds	r3, #96	; 0x60
 8002b08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002b0c:	bf00      	nop
 8002b0e:	370c      	adds	r7, #12
 8002b10:	46bd      	mov	sp, r7
 8002b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b16:	4770      	bx	lr
 8002b18:	e000e100 	.word	0xe000e100

08002b1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b083      	sub	sp, #12
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	4603      	mov	r3, r0
 8002b24:	6039      	str	r1, [r7, #0]
 8002b26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	db0a      	blt.n	8002b46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	b2da      	uxtb	r2, r3
 8002b34:	490c      	ldr	r1, [pc, #48]	; (8002b68 <__NVIC_SetPriority+0x4c>)
 8002b36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b3a:	0112      	lsls	r2, r2, #4
 8002b3c:	b2d2      	uxtb	r2, r2
 8002b3e:	440b      	add	r3, r1
 8002b40:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b44:	e00a      	b.n	8002b5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	b2da      	uxtb	r2, r3
 8002b4a:	4908      	ldr	r1, [pc, #32]	; (8002b6c <__NVIC_SetPriority+0x50>)
 8002b4c:	79fb      	ldrb	r3, [r7, #7]
 8002b4e:	f003 030f 	and.w	r3, r3, #15
 8002b52:	3b04      	subs	r3, #4
 8002b54:	0112      	lsls	r2, r2, #4
 8002b56:	b2d2      	uxtb	r2, r2
 8002b58:	440b      	add	r3, r1
 8002b5a:	761a      	strb	r2, [r3, #24]
}
 8002b5c:	bf00      	nop
 8002b5e:	370c      	adds	r7, #12
 8002b60:	46bd      	mov	sp, r7
 8002b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b66:	4770      	bx	lr
 8002b68:	e000e100 	.word	0xe000e100
 8002b6c:	e000ed00 	.word	0xe000ed00

08002b70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b70:	b480      	push	{r7}
 8002b72:	b089      	sub	sp, #36	; 0x24
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	60f8      	str	r0, [r7, #12]
 8002b78:	60b9      	str	r1, [r7, #8]
 8002b7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	f003 0307 	and.w	r3, r3, #7
 8002b82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b84:	69fb      	ldr	r3, [r7, #28]
 8002b86:	f1c3 0307 	rsb	r3, r3, #7
 8002b8a:	2b04      	cmp	r3, #4
 8002b8c:	bf28      	it	cs
 8002b8e:	2304      	movcs	r3, #4
 8002b90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b92:	69fb      	ldr	r3, [r7, #28]
 8002b94:	3304      	adds	r3, #4
 8002b96:	2b06      	cmp	r3, #6
 8002b98:	d902      	bls.n	8002ba0 <NVIC_EncodePriority+0x30>
 8002b9a:	69fb      	ldr	r3, [r7, #28]
 8002b9c:	3b03      	subs	r3, #3
 8002b9e:	e000      	b.n	8002ba2 <NVIC_EncodePriority+0x32>
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ba4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002ba8:	69bb      	ldr	r3, [r7, #24]
 8002baa:	fa02 f303 	lsl.w	r3, r2, r3
 8002bae:	43da      	mvns	r2, r3
 8002bb0:	68bb      	ldr	r3, [r7, #8]
 8002bb2:	401a      	ands	r2, r3
 8002bb4:	697b      	ldr	r3, [r7, #20]
 8002bb6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002bb8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002bbc:	697b      	ldr	r3, [r7, #20]
 8002bbe:	fa01 f303 	lsl.w	r3, r1, r3
 8002bc2:	43d9      	mvns	r1, r3
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bc8:	4313      	orrs	r3, r2
         );
}
 8002bca:	4618      	mov	r0, r3
 8002bcc:	3724      	adds	r7, #36	; 0x24
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd4:	4770      	bx	lr
	...

08002bd8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b082      	sub	sp, #8
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	3b01      	subs	r3, #1
 8002be4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002be8:	d301      	bcc.n	8002bee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002bea:	2301      	movs	r3, #1
 8002bec:	e00f      	b.n	8002c0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002bee:	4a0a      	ldr	r2, [pc, #40]	; (8002c18 <SysTick_Config+0x40>)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	3b01      	subs	r3, #1
 8002bf4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002bf6:	210f      	movs	r1, #15
 8002bf8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002bfc:	f7ff ff8e 	bl	8002b1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c00:	4b05      	ldr	r3, [pc, #20]	; (8002c18 <SysTick_Config+0x40>)
 8002c02:	2200      	movs	r2, #0
 8002c04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c06:	4b04      	ldr	r3, [pc, #16]	; (8002c18 <SysTick_Config+0x40>)
 8002c08:	2207      	movs	r2, #7
 8002c0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c0c:	2300      	movs	r3, #0
}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	3708      	adds	r7, #8
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	e000e010 	.word	0xe000e010

08002c1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b082      	sub	sp, #8
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c24:	6878      	ldr	r0, [r7, #4]
 8002c26:	f7ff fec9 	bl	80029bc <__NVIC_SetPriorityGrouping>
}
 8002c2a:	bf00      	nop
 8002c2c:	3708      	adds	r7, #8
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bd80      	pop	{r7, pc}

08002c32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c32:	b580      	push	{r7, lr}
 8002c34:	b086      	sub	sp, #24
 8002c36:	af00      	add	r7, sp, #0
 8002c38:	4603      	mov	r3, r0
 8002c3a:	60b9      	str	r1, [r7, #8]
 8002c3c:	607a      	str	r2, [r7, #4]
 8002c3e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002c40:	f7ff fee0 	bl	8002a04 <__NVIC_GetPriorityGrouping>
 8002c44:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c46:	687a      	ldr	r2, [r7, #4]
 8002c48:	68b9      	ldr	r1, [r7, #8]
 8002c4a:	6978      	ldr	r0, [r7, #20]
 8002c4c:	f7ff ff90 	bl	8002b70 <NVIC_EncodePriority>
 8002c50:	4602      	mov	r2, r0
 8002c52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c56:	4611      	mov	r1, r2
 8002c58:	4618      	mov	r0, r3
 8002c5a:	f7ff ff5f 	bl	8002b1c <__NVIC_SetPriority>
}
 8002c5e:	bf00      	nop
 8002c60:	3718      	adds	r7, #24
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bd80      	pop	{r7, pc}

08002c66 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c66:	b580      	push	{r7, lr}
 8002c68:	b082      	sub	sp, #8
 8002c6a:	af00      	add	r7, sp, #0
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c74:	4618      	mov	r0, r3
 8002c76:	f7ff fed3 	bl	8002a20 <__NVIC_EnableIRQ>
}
 8002c7a:	bf00      	nop
 8002c7c:	3708      	adds	r7, #8
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bd80      	pop	{r7, pc}

08002c82 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002c82:	b580      	push	{r7, lr}
 8002c84:	b082      	sub	sp, #8
 8002c86:	af00      	add	r7, sp, #0
 8002c88:	4603      	mov	r3, r0
 8002c8a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002c8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c90:	4618      	mov	r0, r3
 8002c92:	f7ff fee3 	bl	8002a5c <__NVIC_DisableIRQ>
}
 8002c96:	bf00      	nop
 8002c98:	3708      	adds	r7, #8
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}

08002c9e <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c9e:	b580      	push	{r7, lr}
 8002ca0:	b082      	sub	sp, #8
 8002ca2:	af00      	add	r7, sp, #0
 8002ca4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8002ca6:	6878      	ldr	r0, [r7, #4]
 8002ca8:	f7ff ff96 	bl	8002bd8 <SysTick_Config>
 8002cac:	4603      	mov	r3, r0
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	3708      	adds	r7, #8
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}

08002cb6 <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8002cb6:	b580      	push	{r7, lr}
 8002cb8:	b082      	sub	sp, #8
 8002cba:	af00      	add	r7, sp, #0
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 8002cc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	f7ff feed 	bl	8002aa4 <__NVIC_SetPendingIRQ>
}
 8002cca:	bf00      	nop
 8002ccc:	3708      	adds	r7, #8
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}

08002cd2 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8002cd2:	b580      	push	{r7, lr}
 8002cd4:	b082      	sub	sp, #8
 8002cd6:	af00      	add	r7, sp, #0
 8002cd8:	4603      	mov	r3, r0
 8002cda:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8002cdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f7ff fefd 	bl	8002ae0 <__NVIC_ClearPendingIRQ>
}
 8002ce6:	bf00      	nop
 8002ce8:	3708      	adds	r7, #8
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bd80      	pop	{r7, pc}
	...

08002cf0 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b084      	sub	sp, #16
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d101      	bne.n	8002d02 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002cfe:	2301      	movs	r3, #1
 8002d00:	e08e      	b.n	8002e20 <HAL_DMA_Init+0x130>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

#if defined(DMA2)
  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	461a      	mov	r2, r3
 8002d08:	4b47      	ldr	r3, [pc, #284]	; (8002e28 <HAL_DMA_Init+0x138>)
 8002d0a:	429a      	cmp	r2, r3
 8002d0c:	d80f      	bhi.n	8002d2e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	461a      	mov	r2, r3
 8002d14:	4b45      	ldr	r3, [pc, #276]	; (8002e2c <HAL_DMA_Init+0x13c>)
 8002d16:	4413      	add	r3, r2
 8002d18:	4a45      	ldr	r2, [pc, #276]	; (8002e30 <HAL_DMA_Init+0x140>)
 8002d1a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d1e:	091b      	lsrs	r3, r3, #4
 8002d20:	009a      	lsls	r2, r3, #2
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	4a42      	ldr	r2, [pc, #264]	; (8002e34 <HAL_DMA_Init+0x144>)
 8002d2a:	641a      	str	r2, [r3, #64]	; 0x40
 8002d2c:	e00e      	b.n	8002d4c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	461a      	mov	r2, r3
 8002d34:	4b40      	ldr	r3, [pc, #256]	; (8002e38 <HAL_DMA_Init+0x148>)
 8002d36:	4413      	add	r3, r2
 8002d38:	4a3d      	ldr	r2, [pc, #244]	; (8002e30 <HAL_DMA_Init+0x140>)
 8002d3a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d3e:	091b      	lsrs	r3, r3, #4
 8002d40:	009a      	lsls	r2, r3, #2
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	4a3c      	ldr	r2, [pc, #240]	; (8002e3c <HAL_DMA_Init+0x14c>)
 8002d4a:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2202      	movs	r2, #2
 8002d50:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8002d62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d66:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002d70:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	691b      	ldr	r3, [r3, #16]
 8002d76:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d7c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	699b      	ldr	r3, [r3, #24]
 8002d82:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d88:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6a1b      	ldr	r3, [r3, #32]
 8002d8e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002d90:	68fa      	ldr	r2, [r7, #12]
 8002d92:	4313      	orrs	r3, r2
 8002d94:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	68fa      	ldr	r2, [r7, #12]
 8002d9c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002d9e:	6878      	ldr	r0, [r7, #4]
 8002da0:	f000 fa74 	bl	800328c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	689b      	ldr	r3, [r3, #8]
 8002da8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002dac:	d102      	bne.n	8002db4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2200      	movs	r2, #0
 8002db2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	685a      	ldr	r2, [r3, #4]
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002dbc:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8002dc0:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002dc6:	687a      	ldr	r2, [r7, #4]
 8002dc8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002dca:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d010      	beq.n	8002df6 <HAL_DMA_Init+0x106>
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	2b04      	cmp	r3, #4
 8002dda:	d80c      	bhi.n	8002df6 <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002ddc:	6878      	ldr	r0, [r7, #4]
 8002dde:	f000 fa93 	bl	8003308 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002de6:	2200      	movs	r2, #0
 8002de8:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dee:	687a      	ldr	r2, [r7, #4]
 8002df0:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8002df2:	605a      	str	r2, [r3, #4]
 8002df4:	e008      	b.n	8002e08 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	2200      	movs	r2, #0
 8002dfa:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2200      	movs	r2, #0
 8002e00:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2200      	movs	r2, #0
 8002e06:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	2201      	movs	r2, #1
 8002e12:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2200      	movs	r2, #0
 8002e1a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8002e1e:	2300      	movs	r3, #0
}
 8002e20:	4618      	mov	r0, r3
 8002e22:	3710      	adds	r7, #16
 8002e24:	46bd      	mov	sp, r7
 8002e26:	bd80      	pop	{r7, pc}
 8002e28:	40020407 	.word	0x40020407
 8002e2c:	bffdfff8 	.word	0xbffdfff8
 8002e30:	cccccccd 	.word	0xcccccccd
 8002e34:	40020000 	.word	0x40020000
 8002e38:	bffdfbf8 	.word	0xbffdfbf8
 8002e3c:	40020400 	.word	0x40020400

08002e40 <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b086      	sub	sp, #24
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	60f8      	str	r0, [r7, #12]
 8002e48:	60b9      	str	r1, [r7, #8]
 8002e4a:	607a      	str	r2, [r7, #4]
 8002e4c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002e58:	2b01      	cmp	r3, #1
 8002e5a:	d101      	bne.n	8002e60 <HAL_DMA_Start_IT+0x20>
 8002e5c:	2302      	movs	r3, #2
 8002e5e:	e066      	b.n	8002f2e <HAL_DMA_Start_IT+0xee>
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	2201      	movs	r2, #1
 8002e64:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002e6e:	b2db      	uxtb	r3, r3
 8002e70:	2b01      	cmp	r3, #1
 8002e72:	d155      	bne.n	8002f20 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	2202      	movs	r2, #2
 8002e78:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	2200      	movs	r2, #0
 8002e80:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	681a      	ldr	r2, [r3, #0]
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f022 0201 	bic.w	r2, r2, #1
 8002e90:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	687a      	ldr	r2, [r7, #4]
 8002e96:	68b9      	ldr	r1, [r7, #8]
 8002e98:	68f8      	ldr	r0, [r7, #12]
 8002e9a:	f000 f9b9 	bl	8003210 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d008      	beq.n	8002eb8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	681a      	ldr	r2, [r3, #0]
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f042 020e 	orr.w	r2, r2, #14
 8002eb4:	601a      	str	r2, [r3, #0]
 8002eb6:	e00f      	b.n	8002ed8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	681a      	ldr	r2, [r3, #0]
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f022 0204 	bic.w	r2, r2, #4
 8002ec6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	681a      	ldr	r2, [r3, #0]
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f042 020a 	orr.w	r2, r2, #10
 8002ed6:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d007      	beq.n	8002ef6 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002eea:	681a      	ldr	r2, [r3, #0]
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ef0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002ef4:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d007      	beq.n	8002f0e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f02:	681a      	ldr	r2, [r3, #0]
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f08:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002f0c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	681a      	ldr	r2, [r3, #0]
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f042 0201 	orr.w	r2, r2, #1
 8002f1c:	601a      	str	r2, [r3, #0]
 8002f1e:	e005      	b.n	8002f2c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	2200      	movs	r2, #0
 8002f24:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002f28:	2302      	movs	r3, #2
 8002f2a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002f2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f2e:	4618      	mov	r0, r3
 8002f30:	3718      	adds	r7, #24
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}

08002f36 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002f36:	b480      	push	{r7}
 8002f38:	b083      	sub	sp, #12
 8002f3a:	af00      	add	r7, sp, #0
 8002f3c:	6078      	str	r0, [r7, #4]

  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d101      	bne.n	8002f48 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8002f44:	2301      	movs	r3, #1
 8002f46:	e04f      	b.n	8002fe8 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002f4e:	b2db      	uxtb	r3, r3
 8002f50:	2b02      	cmp	r3, #2
 8002f52:	d008      	beq.n	8002f66 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2204      	movs	r2, #4
 8002f58:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002f62:	2301      	movs	r3, #1
 8002f64:	e040      	b.n	8002fe8 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	681a      	ldr	r2, [r3, #0]
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f022 020e 	bic.w	r2, r2, #14
 8002f74:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f7a:	681a      	ldr	r2, [r3, #0]
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f80:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002f84:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	681a      	ldr	r2, [r3, #0]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f022 0201 	bic.w	r2, r2, #1
 8002f94:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f9a:	f003 021c 	and.w	r2, r3, #28
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fa2:	2101      	movs	r1, #1
 8002fa4:	fa01 f202 	lsl.w	r2, r1, r2
 8002fa8:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002fae:	687a      	ldr	r2, [r7, #4]
 8002fb0:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002fb2:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d00c      	beq.n	8002fd6 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fc0:	681a      	ldr	r2, [r3, #0]
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fc6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002fca:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fd0:	687a      	ldr	r2, [r7, #4]
 8002fd2:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8002fd4:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2201      	movs	r2, #1
 8002fda:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }

  return HAL_OK;
 8002fe6:	2300      	movs	r3, #0
}
 8002fe8:	4618      	mov	r0, r3
 8002fea:	370c      	adds	r7, #12
 8002fec:	46bd      	mov	sp, r7
 8002fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff2:	4770      	bx	lr

08002ff4 <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b084      	sub	sp, #16
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003006:	b2db      	uxtb	r3, r3
 8003008:	2b02      	cmp	r3, #2
 800300a:	d005      	beq.n	8003018 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2204      	movs	r2, #4
 8003010:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8003012:	2301      	movs	r3, #1
 8003014:	73fb      	strb	r3, [r7, #15]
 8003016:	e047      	b.n	80030a8 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	681a      	ldr	r2, [r3, #0]
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f022 020e 	bic.w	r2, r2, #14
 8003026:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	681a      	ldr	r2, [r3, #0]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f022 0201 	bic.w	r2, r2, #1
 8003036:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800303c:	681a      	ldr	r2, [r3, #0]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003042:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003046:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800304c:	f003 021c 	and.w	r2, r3, #28
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003054:	2101      	movs	r1, #1
 8003056:	fa01 f202 	lsl.w	r2, r1, r2
 800305a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003060:	687a      	ldr	r2, [r7, #4]
 8003062:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003064:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800306a:	2b00      	cmp	r3, #0
 800306c:	d00c      	beq.n	8003088 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003072:	681a      	ldr	r2, [r3, #0]
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003078:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800307c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003082:	687a      	ldr	r2, [r7, #4]
 8003084:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003086:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2201      	movs	r2, #1
 800308c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2200      	movs	r2, #0
 8003094:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800309c:	2b00      	cmp	r3, #0
 800309e:	d003      	beq.n	80030a8 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030a4:	6878      	ldr	r0, [r7, #4]
 80030a6:	4798      	blx	r3
    }
  }
  return status;
 80030a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80030aa:	4618      	mov	r0, r3
 80030ac:	3710      	adds	r7, #16
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bd80      	pop	{r7, pc}

080030b2 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80030b2:	b580      	push	{r7, lr}
 80030b4:	b084      	sub	sp, #16
 80030b6:	af00      	add	r7, sp, #0
 80030b8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030ce:	f003 031c 	and.w	r3, r3, #28
 80030d2:	2204      	movs	r2, #4
 80030d4:	409a      	lsls	r2, r3
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	4013      	ands	r3, r2
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d026      	beq.n	800312c <HAL_DMA_IRQHandler+0x7a>
 80030de:	68bb      	ldr	r3, [r7, #8]
 80030e0:	f003 0304 	and.w	r3, r3, #4
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d021      	beq.n	800312c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f003 0320 	and.w	r3, r3, #32
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d107      	bne.n	8003106 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	681a      	ldr	r2, [r3, #0]
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f022 0204 	bic.w	r2, r2, #4
 8003104:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800310a:	f003 021c 	and.w	r2, r3, #28
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003112:	2104      	movs	r1, #4
 8003114:	fa01 f202 	lsl.w	r2, r1, r2
 8003118:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800311e:	2b00      	cmp	r3, #0
 8003120:	d071      	beq.n	8003206 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003126:	6878      	ldr	r0, [r7, #4]
 8003128:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800312a:	e06c      	b.n	8003206 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003130:	f003 031c 	and.w	r3, r3, #28
 8003134:	2202      	movs	r2, #2
 8003136:	409a      	lsls	r2, r3
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	4013      	ands	r3, r2
 800313c:	2b00      	cmp	r3, #0
 800313e:	d02e      	beq.n	800319e <HAL_DMA_IRQHandler+0xec>
 8003140:	68bb      	ldr	r3, [r7, #8]
 8003142:	f003 0302 	and.w	r3, r3, #2
 8003146:	2b00      	cmp	r3, #0
 8003148:	d029      	beq.n	800319e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f003 0320 	and.w	r3, r3, #32
 8003154:	2b00      	cmp	r3, #0
 8003156:	d10b      	bne.n	8003170 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f022 020a 	bic.w	r2, r2, #10
 8003166:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2201      	movs	r2, #1
 800316c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003174:	f003 021c 	and.w	r2, r3, #28
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800317c:	2102      	movs	r1, #2
 800317e:	fa01 f202 	lsl.w	r2, r1, r2
 8003182:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2200      	movs	r2, #0
 8003188:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003190:	2b00      	cmp	r3, #0
 8003192:	d038      	beq.n	8003206 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003198:	6878      	ldr	r0, [r7, #4]
 800319a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800319c:	e033      	b.n	8003206 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))!= 0U) && ((source_it & DMA_IT_TE) != 0U))
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031a2:	f003 031c 	and.w	r3, r3, #28
 80031a6:	2208      	movs	r2, #8
 80031a8:	409a      	lsls	r2, r3
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	4013      	ands	r3, r2
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d02a      	beq.n	8003208 <HAL_DMA_IRQHandler+0x156>
 80031b2:	68bb      	ldr	r3, [r7, #8]
 80031b4:	f003 0308 	and.w	r3, r3, #8
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d025      	beq.n	8003208 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	681a      	ldr	r2, [r3, #0]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f022 020e 	bic.w	r2, r2, #14
 80031ca:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031d0:	f003 021c 	and.w	r2, r3, #28
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031d8:	2101      	movs	r1, #1
 80031da:	fa01 f202 	lsl.w	r2, r1, r2
 80031de:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2201      	movs	r2, #1
 80031e4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2201      	movs	r2, #1
 80031ea:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2200      	movs	r2, #0
 80031f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d004      	beq.n	8003208 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003202:	6878      	ldr	r0, [r7, #4]
 8003204:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003206:	bf00      	nop
 8003208:	bf00      	nop
}
 800320a:	3710      	adds	r7, #16
 800320c:	46bd      	mov	sp, r7
 800320e:	bd80      	pop	{r7, pc}

08003210 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003210:	b480      	push	{r7}
 8003212:	b085      	sub	sp, #20
 8003214:	af00      	add	r7, sp, #0
 8003216:	60f8      	str	r0, [r7, #12]
 8003218:	60b9      	str	r1, [r7, #8]
 800321a:	607a      	str	r2, [r7, #4]
 800321c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003222:	68fa      	ldr	r2, [r7, #12]
 8003224:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003226:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800322c:	2b00      	cmp	r3, #0
 800322e:	d004      	beq.n	800323a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003234:	68fa      	ldr	r2, [r7, #12]
 8003236:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003238:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800323e:	f003 021c 	and.w	r2, r3, #28
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003246:	2101      	movs	r1, #1
 8003248:	fa01 f202 	lsl.w	r2, r1, r2
 800324c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	683a      	ldr	r2, [r7, #0]
 8003254:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	689b      	ldr	r3, [r3, #8]
 800325a:	2b10      	cmp	r3, #16
 800325c:	d108      	bne.n	8003270 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	687a      	ldr	r2, [r7, #4]
 8003264:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	68ba      	ldr	r2, [r7, #8]
 800326c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800326e:	e007      	b.n	8003280 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	68ba      	ldr	r2, [r7, #8]
 8003276:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	687a      	ldr	r2, [r7, #4]
 800327e:	60da      	str	r2, [r3, #12]
}
 8003280:	bf00      	nop
 8003282:	3714      	adds	r7, #20
 8003284:	46bd      	mov	sp, r7
 8003286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328a:	4770      	bx	lr

0800328c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800328c:	b480      	push	{r7}
 800328e:	b085      	sub	sp, #20
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
#if defined(DMA2)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	461a      	mov	r2, r3
 800329a:	4b17      	ldr	r3, [pc, #92]	; (80032f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800329c:	429a      	cmp	r2, r3
 800329e:	d80a      	bhi.n	80032b6 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032a4:	089b      	lsrs	r3, r3, #2
 80032a6:	009b      	lsls	r3, r3, #2
 80032a8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80032ac:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 80032b0:	687a      	ldr	r2, [r7, #4]
 80032b2:	6493      	str	r3, [r2, #72]	; 0x48
 80032b4:	e007      	b.n	80032c6 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032ba:	089b      	lsrs	r3, r3, #2
 80032bc:	009a      	lsls	r2, r3, #2
 80032be:	4b0f      	ldr	r3, [pc, #60]	; (80032fc <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80032c0:	4413      	add	r3, r2
 80032c2:	687a      	ldr	r2, [r7, #4]
 80032c4:	6493      	str	r3, [r2, #72]	; 0x48
  }
#else
  /* DMA1 */
  hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
#endif
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	b2db      	uxtb	r3, r3
 80032cc:	3b08      	subs	r3, #8
 80032ce:	4a0c      	ldr	r2, [pc, #48]	; (8003300 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80032d0:	fba2 2303 	umull	r2, r3, r2, r3
 80032d4:	091b      	lsrs	r3, r3, #4
 80032d6:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	4a0a      	ldr	r2, [pc, #40]	; (8003304 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80032dc:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	f003 031f 	and.w	r3, r3, #31
 80032e4:	2201      	movs	r2, #1
 80032e6:	409a      	lsls	r2, r3
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	651a      	str	r2, [r3, #80]	; 0x50
}
 80032ec:	bf00      	nop
 80032ee:	3714      	adds	r7, #20
 80032f0:	46bd      	mov	sp, r7
 80032f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f6:	4770      	bx	lr
 80032f8:	40020407 	.word	0x40020407
 80032fc:	4002081c 	.word	0x4002081c
 8003300:	cccccccd 	.word	0xcccccccd
 8003304:	40020880 	.word	0x40020880

08003308 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003308:	b480      	push	{r7}
 800330a:	b085      	sub	sp, #20
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003318:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800331a:	68fa      	ldr	r2, [r7, #12]
 800331c:	4b0b      	ldr	r3, [pc, #44]	; (800334c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800331e:	4413      	add	r3, r2
 8003320:	009b      	lsls	r3, r3, #2
 8003322:	461a      	mov	r2, r3
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	4a09      	ldr	r2, [pc, #36]	; (8003350 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x48>)
 800332c:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	3b01      	subs	r3, #1
 8003332:	f003 0303 	and.w	r3, r3, #3
 8003336:	2201      	movs	r2, #1
 8003338:	409a      	lsls	r2, r3
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	65da      	str	r2, [r3, #92]	; 0x5c
}
 800333e:	bf00      	nop
 8003340:	3714      	adds	r7, #20
 8003342:	46bd      	mov	sp, r7
 8003344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003348:	4770      	bx	lr
 800334a:	bf00      	nop
 800334c:	1000823f 	.word	0x1000823f
 8003350:	40020940 	.word	0x40020940

08003354 <HAL_DMAEx_ConfigMuxSync>:
  *                     the configuration information for the specified DMA channel.
  * @param  pSyncConfig Pointer to HAL_DMA_MuxSyncConfigTypeDef : contains the DMAMUX synchronization parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_ConfigMuxSync(DMA_HandleTypeDef *hdma, HAL_DMA_MuxSyncConfigTypeDef *pSyncConfig)
{
 8003354:	b480      	push	{r7}
 8003356:	b083      	sub	sp, #12
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
 800335c:	6039      	str	r1, [r7, #0]
  assert_param(IS_DMAMUX_SYNC_STATE(pSyncConfig->SyncEnable));
  assert_param(IS_DMAMUX_SYNC_EVENT(pSyncConfig->EventEnable));
  assert_param(IS_DMAMUX_SYNC_REQUEST_NUMBER(pSyncConfig->RequestNumber));

  /*Check if the DMA state is ready */
  if (hdma->State == HAL_DMA_STATE_READY)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003364:	b2db      	uxtb	r3, r3
 8003366:	2b01      	cmp	r3, #1
 8003368:	d12b      	bne.n	80033c2 <HAL_DMAEx_ConfigMuxSync+0x6e>
  {
    /* Process Locked */
    __HAL_LOCK(hdma);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003370:	2b01      	cmp	r3, #1
 8003372:	d101      	bne.n	8003378 <HAL_DMAEx_ConfigMuxSync+0x24>
 8003374:	2302      	movs	r3, #2
 8003376:	e025      	b.n	80033c4 <HAL_DMAEx_ConfigMuxSync+0x70>
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2201      	movs	r2, #1
 800337c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Set the new synchronization parameters (and keep the request ID filled during the Init)*/
    MODIFY_REG(hdma->DMAmuxChannel->CCR, \
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003384:	681a      	ldr	r2, [r3, #0]
 8003386:	4b12      	ldr	r3, [pc, #72]	; (80033d0 <HAL_DMAEx_ConfigMuxSync+0x7c>)
 8003388:	4013      	ands	r3, r2
 800338a:	683a      	ldr	r2, [r7, #0]
 800338c:	6811      	ldr	r1, [r2, #0]
 800338e:	683a      	ldr	r2, [r7, #0]
 8003390:	68d2      	ldr	r2, [r2, #12]
 8003392:	3a01      	subs	r2, #1
 8003394:	04d2      	lsls	r2, r2, #19
 8003396:	4311      	orrs	r1, r2
 8003398:	683a      	ldr	r2, [r7, #0]
 800339a:	6852      	ldr	r2, [r2, #4]
 800339c:	4311      	orrs	r1, r2
 800339e:	683a      	ldr	r2, [r7, #0]
 80033a0:	7a12      	ldrb	r2, [r2, #8]
 80033a2:	0412      	lsls	r2, r2, #16
 80033a4:	4311      	orrs	r1, r2
 80033a6:	683a      	ldr	r2, [r7, #0]
 80033a8:	7a52      	ldrb	r2, [r2, #9]
 80033aa:	0252      	lsls	r2, r2, #9
 80033ac:	4311      	orrs	r1, r2
 80033ae:	687a      	ldr	r2, [r7, #4]
 80033b0:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80033b2:	430b      	orrs	r3, r1
 80033b4:	6013      	str	r3, [r2, #0]
                pSyncConfig->SyncPolarity                                       | \
                ((uint32_t)pSyncConfig->SyncEnable << DMAMUX_CxCR_SE_Pos)                 | \
                ((uint32_t)pSyncConfig->EventEnable << DMAMUX_CxCR_EGE_Pos)));

    /* Process UnLocked */
    __HAL_UNLOCK(hdma);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2200      	movs	r2, #0
 80033ba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_OK;
 80033be:	2300      	movs	r3, #0
 80033c0:	e000      	b.n	80033c4 <HAL_DMAEx_ConfigMuxSync+0x70>
  }
  else
  {
    /*DMA State not Ready*/
    return HAL_ERROR;
 80033c2:	2301      	movs	r3, #1
  }
}
 80033c4:	4618      	mov	r0, r3
 80033c6:	370c      	adds	r7, #12
 80033c8:	46bd      	mov	sp, r7
 80033ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ce:	4770      	bx	lr
 80033d0:	e000fdff 	.word	0xe000fdff

080033d4 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80033d4:	b480      	push	{r7}
 80033d6:	b087      	sub	sp, #28
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
 80033dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80033de:	2300      	movs	r3, #0
 80033e0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80033e2:	e14c      	b.n	800367e <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	681a      	ldr	r2, [r3, #0]
 80033e8:	2101      	movs	r1, #1
 80033ea:	697b      	ldr	r3, [r7, #20]
 80033ec:	fa01 f303 	lsl.w	r3, r1, r3
 80033f0:	4013      	ands	r3, r2
 80033f2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	f000 813e 	beq.w	8003678 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	f003 0303 	and.w	r3, r3, #3
 8003404:	2b01      	cmp	r3, #1
 8003406:	d005      	beq.n	8003414 <HAL_GPIO_Init+0x40>
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	685b      	ldr	r3, [r3, #4]
 800340c:	f003 0303 	and.w	r3, r3, #3
 8003410:	2b02      	cmp	r3, #2
 8003412:	d130      	bne.n	8003476 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	689b      	ldr	r3, [r3, #8]
 8003418:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800341a:	697b      	ldr	r3, [r7, #20]
 800341c:	005b      	lsls	r3, r3, #1
 800341e:	2203      	movs	r2, #3
 8003420:	fa02 f303 	lsl.w	r3, r2, r3
 8003424:	43db      	mvns	r3, r3
 8003426:	693a      	ldr	r2, [r7, #16]
 8003428:	4013      	ands	r3, r2
 800342a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	68da      	ldr	r2, [r3, #12]
 8003430:	697b      	ldr	r3, [r7, #20]
 8003432:	005b      	lsls	r3, r3, #1
 8003434:	fa02 f303 	lsl.w	r3, r2, r3
 8003438:	693a      	ldr	r2, [r7, #16]
 800343a:	4313      	orrs	r3, r2
 800343c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	693a      	ldr	r2, [r7, #16]
 8003442:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800344a:	2201      	movs	r2, #1
 800344c:	697b      	ldr	r3, [r7, #20]
 800344e:	fa02 f303 	lsl.w	r3, r2, r3
 8003452:	43db      	mvns	r3, r3
 8003454:	693a      	ldr	r2, [r7, #16]
 8003456:	4013      	ands	r3, r2
 8003458:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	091b      	lsrs	r3, r3, #4
 8003460:	f003 0201 	and.w	r2, r3, #1
 8003464:	697b      	ldr	r3, [r7, #20]
 8003466:	fa02 f303 	lsl.w	r3, r2, r3
 800346a:	693a      	ldr	r2, [r7, #16]
 800346c:	4313      	orrs	r3, r2
 800346e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	693a      	ldr	r2, [r7, #16]
 8003474:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	f003 0303 	and.w	r3, r3, #3
 800347e:	2b03      	cmp	r3, #3
 8003480:	d017      	beq.n	80034b2 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	68db      	ldr	r3, [r3, #12]
 8003486:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003488:	697b      	ldr	r3, [r7, #20]
 800348a:	005b      	lsls	r3, r3, #1
 800348c:	2203      	movs	r2, #3
 800348e:	fa02 f303 	lsl.w	r3, r2, r3
 8003492:	43db      	mvns	r3, r3
 8003494:	693a      	ldr	r2, [r7, #16]
 8003496:	4013      	ands	r3, r2
 8003498:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	689a      	ldr	r2, [r3, #8]
 800349e:	697b      	ldr	r3, [r7, #20]
 80034a0:	005b      	lsls	r3, r3, #1
 80034a2:	fa02 f303 	lsl.w	r3, r2, r3
 80034a6:	693a      	ldr	r2, [r7, #16]
 80034a8:	4313      	orrs	r3, r2
 80034aa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	693a      	ldr	r2, [r7, #16]
 80034b0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	f003 0303 	and.w	r3, r3, #3
 80034ba:	2b02      	cmp	r3, #2
 80034bc:	d123      	bne.n	8003506 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80034be:	697b      	ldr	r3, [r7, #20]
 80034c0:	08da      	lsrs	r2, r3, #3
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	3208      	adds	r2, #8
 80034c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80034ca:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80034cc:	697b      	ldr	r3, [r7, #20]
 80034ce:	f003 0307 	and.w	r3, r3, #7
 80034d2:	009b      	lsls	r3, r3, #2
 80034d4:	220f      	movs	r2, #15
 80034d6:	fa02 f303 	lsl.w	r3, r2, r3
 80034da:	43db      	mvns	r3, r3
 80034dc:	693a      	ldr	r2, [r7, #16]
 80034de:	4013      	ands	r3, r2
 80034e0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	691a      	ldr	r2, [r3, #16]
 80034e6:	697b      	ldr	r3, [r7, #20]
 80034e8:	f003 0307 	and.w	r3, r3, #7
 80034ec:	009b      	lsls	r3, r3, #2
 80034ee:	fa02 f303 	lsl.w	r3, r2, r3
 80034f2:	693a      	ldr	r2, [r7, #16]
 80034f4:	4313      	orrs	r3, r2
 80034f6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80034f8:	697b      	ldr	r3, [r7, #20]
 80034fa:	08da      	lsrs	r2, r3, #3
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	3208      	adds	r2, #8
 8003500:	6939      	ldr	r1, [r7, #16]
 8003502:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800350c:	697b      	ldr	r3, [r7, #20]
 800350e:	005b      	lsls	r3, r3, #1
 8003510:	2203      	movs	r2, #3
 8003512:	fa02 f303 	lsl.w	r3, r2, r3
 8003516:	43db      	mvns	r3, r3
 8003518:	693a      	ldr	r2, [r7, #16]
 800351a:	4013      	ands	r3, r2
 800351c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	f003 0203 	and.w	r2, r3, #3
 8003526:	697b      	ldr	r3, [r7, #20]
 8003528:	005b      	lsls	r3, r3, #1
 800352a:	fa02 f303 	lsl.w	r3, r2, r3
 800352e:	693a      	ldr	r2, [r7, #16]
 8003530:	4313      	orrs	r3, r2
 8003532:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	693a      	ldr	r2, [r7, #16]
 8003538:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003542:	2b00      	cmp	r3, #0
 8003544:	f000 8098 	beq.w	8003678 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8003548:	4a54      	ldr	r2, [pc, #336]	; (800369c <HAL_GPIO_Init+0x2c8>)
 800354a:	697b      	ldr	r3, [r7, #20]
 800354c:	089b      	lsrs	r3, r3, #2
 800354e:	3302      	adds	r3, #2
 8003550:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003554:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003556:	697b      	ldr	r3, [r7, #20]
 8003558:	f003 0303 	and.w	r3, r3, #3
 800355c:	009b      	lsls	r3, r3, #2
 800355e:	220f      	movs	r2, #15
 8003560:	fa02 f303 	lsl.w	r3, r2, r3
 8003564:	43db      	mvns	r3, r3
 8003566:	693a      	ldr	r2, [r7, #16]
 8003568:	4013      	ands	r3, r2
 800356a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003572:	d019      	beq.n	80035a8 <HAL_GPIO_Init+0x1d4>
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	4a4a      	ldr	r2, [pc, #296]	; (80036a0 <HAL_GPIO_Init+0x2cc>)
 8003578:	4293      	cmp	r3, r2
 800357a:	d013      	beq.n	80035a4 <HAL_GPIO_Init+0x1d0>
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	4a49      	ldr	r2, [pc, #292]	; (80036a4 <HAL_GPIO_Init+0x2d0>)
 8003580:	4293      	cmp	r3, r2
 8003582:	d00d      	beq.n	80035a0 <HAL_GPIO_Init+0x1cc>
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	4a48      	ldr	r2, [pc, #288]	; (80036a8 <HAL_GPIO_Init+0x2d4>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d007      	beq.n	800359c <HAL_GPIO_Init+0x1c8>
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	4a47      	ldr	r2, [pc, #284]	; (80036ac <HAL_GPIO_Init+0x2d8>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d101      	bne.n	8003598 <HAL_GPIO_Init+0x1c4>
 8003594:	2304      	movs	r3, #4
 8003596:	e008      	b.n	80035aa <HAL_GPIO_Init+0x1d6>
 8003598:	2307      	movs	r3, #7
 800359a:	e006      	b.n	80035aa <HAL_GPIO_Init+0x1d6>
 800359c:	2303      	movs	r3, #3
 800359e:	e004      	b.n	80035aa <HAL_GPIO_Init+0x1d6>
 80035a0:	2302      	movs	r3, #2
 80035a2:	e002      	b.n	80035aa <HAL_GPIO_Init+0x1d6>
 80035a4:	2301      	movs	r3, #1
 80035a6:	e000      	b.n	80035aa <HAL_GPIO_Init+0x1d6>
 80035a8:	2300      	movs	r3, #0
 80035aa:	697a      	ldr	r2, [r7, #20]
 80035ac:	f002 0203 	and.w	r2, r2, #3
 80035b0:	0092      	lsls	r2, r2, #2
 80035b2:	4093      	lsls	r3, r2
 80035b4:	693a      	ldr	r2, [r7, #16]
 80035b6:	4313      	orrs	r3, r2
 80035b8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80035ba:	4938      	ldr	r1, [pc, #224]	; (800369c <HAL_GPIO_Init+0x2c8>)
 80035bc:	697b      	ldr	r3, [r7, #20]
 80035be:	089b      	lsrs	r3, r3, #2
 80035c0:	3302      	adds	r3, #2
 80035c2:	693a      	ldr	r2, [r7, #16]
 80035c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80035c8:	4b39      	ldr	r3, [pc, #228]	; (80036b0 <HAL_GPIO_Init+0x2dc>)
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	43db      	mvns	r3, r3
 80035d2:	693a      	ldr	r2, [r7, #16]
 80035d4:	4013      	ands	r3, r2
 80035d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d003      	beq.n	80035ec <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 80035e4:	693a      	ldr	r2, [r7, #16]
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	4313      	orrs	r3, r2
 80035ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80035ec:	4a30      	ldr	r2, [pc, #192]	; (80036b0 <HAL_GPIO_Init+0x2dc>)
 80035ee:	693b      	ldr	r3, [r7, #16]
 80035f0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80035f2:	4b2f      	ldr	r3, [pc, #188]	; (80036b0 <HAL_GPIO_Init+0x2dc>)
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	43db      	mvns	r3, r3
 80035fc:	693a      	ldr	r2, [r7, #16]
 80035fe:	4013      	ands	r3, r2
 8003600:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800360a:	2b00      	cmp	r3, #0
 800360c:	d003      	beq.n	8003616 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 800360e:	693a      	ldr	r2, [r7, #16]
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	4313      	orrs	r3, r2
 8003614:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003616:	4a26      	ldr	r2, [pc, #152]	; (80036b0 <HAL_GPIO_Init+0x2dc>)
 8003618:	693b      	ldr	r3, [r7, #16]
 800361a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800361c:	4b24      	ldr	r3, [pc, #144]	; (80036b0 <HAL_GPIO_Init+0x2dc>)
 800361e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003622:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	43db      	mvns	r3, r3
 8003628:	693a      	ldr	r2, [r7, #16]
 800362a:	4013      	ands	r3, r2
 800362c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	685b      	ldr	r3, [r3, #4]
 8003632:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003636:	2b00      	cmp	r3, #0
 8003638:	d003      	beq.n	8003642 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 800363a:	693a      	ldr	r2, [r7, #16]
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	4313      	orrs	r3, r2
 8003640:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003642:	4a1b      	ldr	r2, [pc, #108]	; (80036b0 <HAL_GPIO_Init+0x2dc>)
 8003644:	693b      	ldr	r3, [r7, #16]
 8003646:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 800364a:	4b19      	ldr	r3, [pc, #100]	; (80036b0 <HAL_GPIO_Init+0x2dc>)
 800364c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003650:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	43db      	mvns	r3, r3
 8003656:	693a      	ldr	r2, [r7, #16]
 8003658:	4013      	ands	r3, r2
 800365a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003664:	2b00      	cmp	r3, #0
 8003666:	d003      	beq.n	8003670 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8003668:	693a      	ldr	r2, [r7, #16]
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	4313      	orrs	r3, r2
 800366e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003670:	4a0f      	ldr	r2, [pc, #60]	; (80036b0 <HAL_GPIO_Init+0x2dc>)
 8003672:	693b      	ldr	r3, [r7, #16]
 8003674:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      }
    }

    position++;
 8003678:	697b      	ldr	r3, [r7, #20]
 800367a:	3301      	adds	r3, #1
 800367c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	681a      	ldr	r2, [r3, #0]
 8003682:	697b      	ldr	r3, [r7, #20]
 8003684:	fa22 f303 	lsr.w	r3, r2, r3
 8003688:	2b00      	cmp	r3, #0
 800368a:	f47f aeab 	bne.w	80033e4 <HAL_GPIO_Init+0x10>
  }
}
 800368e:	bf00      	nop
 8003690:	bf00      	nop
 8003692:	371c      	adds	r7, #28
 8003694:	46bd      	mov	sp, r7
 8003696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369a:	4770      	bx	lr
 800369c:	40010000 	.word	0x40010000
 80036a0:	48000400 	.word	0x48000400
 80036a4:	48000800 	.word	0x48000800
 80036a8:	48000c00 	.word	0x48000c00
 80036ac:	48001000 	.word	0x48001000
 80036b0:	58000800 	.word	0x58000800

080036b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80036b4:	b480      	push	{r7}
 80036b6:	b083      	sub	sp, #12
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
 80036bc:	460b      	mov	r3, r1
 80036be:	807b      	strh	r3, [r7, #2]
 80036c0:	4613      	mov	r3, r2
 80036c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80036c4:	787b      	ldrb	r3, [r7, #1]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d003      	beq.n	80036d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80036ca:	887a      	ldrh	r2, [r7, #2]
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80036d0:	e002      	b.n	80036d8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80036d2:	887a      	ldrh	r2, [r7, #2]
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80036d8:	bf00      	nop
 80036da:	370c      	adds	r7, #12
 80036dc:	46bd      	mov	sp, r7
 80036de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e2:	4770      	bx	lr

080036e4 <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b082      	sub	sp, #8
 80036e8:	af00      	add	r7, sp, #0
  uint32_t statusreg;
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 80036ea:	4b0a      	ldr	r3, [pc, #40]	; (8003714 <HAL_HSEM_IRQHandler+0x30>)
 80036ec:	68db      	ldr	r3, [r3, #12]
 80036ee:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 80036f0:	4b08      	ldr	r3, [pc, #32]	; (8003714 <HAL_HSEM_IRQHandler+0x30>)
 80036f2:	681a      	ldr	r2, [r3, #0]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	43db      	mvns	r3, r3
 80036f8:	4906      	ldr	r1, [pc, #24]	; (8003714 <HAL_HSEM_IRQHandler+0x30>)
 80036fa:	4013      	ands	r3, r2
 80036fc:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 80036fe:	4a05      	ldr	r2, [pc, #20]	; (8003714 <HAL_HSEM_IRQHandler+0x30>)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6053      	str	r3, [r2, #4]

  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 8003704:	6878      	ldr	r0, [r7, #4]
 8003706:	f000 f807 	bl	8003718 <HAL_HSEM_FreeCallback>
}
 800370a:	bf00      	nop
 800370c:	3708      	adds	r7, #8
 800370e:	46bd      	mov	sp, r7
 8003710:	bd80      	pop	{r7, pc}
 8003712:	bf00      	nop
 8003714:	58001500 	.word	0x58001500

08003718 <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 8003718:	b480      	push	{r7}
 800371a:	b083      	sub	sp, #12
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 8003720:	bf00      	nop
 8003722:	370c      	adds	r7, #12
 8003724:	46bd      	mov	sp, r7
 8003726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372a:	4770      	bx	lr

0800372c <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b084      	sub	sp, #16
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 8003734:	2300      	movs	r3, #0
 8003736:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d01e      	beq.n	800377c <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 800373e:	4b13      	ldr	r3, [pc, #76]	; (800378c <HAL_IPCC_Init+0x60>)
 8003740:	60bb      	str	r3, [r7, #8]

    if (hipcc->State == HAL_IPCC_STATE_RESET)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003748:	b2db      	uxtb	r3, r3
 800374a:	2b00      	cmp	r3, #0
 800374c:	d102      	bne.n	8003754 <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
 800374e:	6878      	ldr	r0, [r7, #4]
 8003750:	f7fe fd88 	bl	8002264 <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
 8003754:	68b8      	ldr	r0, [r7, #8]
 8003756:	f000 f85b 	bl	8003810 <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 800375a:	68bb      	ldr	r3, [r7, #8]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f043 1201 	orr.w	r2, r3, #65537	; 0x10001
 8003762:	68bb      	ldr	r3, [r7, #8]
 8003764:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
 8003766:	6878      	ldr	r0, [r7, #4]
 8003768:	f000 f82c 	bl	80037c4 <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2200      	movs	r2, #0
 8003770:	635a      	str	r2, [r3, #52]	; 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2201      	movs	r2, #1
 8003776:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 800377a:	e001      	b.n	8003780 <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
 800377c:	2301      	movs	r3, #1
 800377e:	73fb      	strb	r3, [r7, #15]
  }

  return err;
 8003780:	7bfb      	ldrb	r3, [r7, #15]
}
 8003782:	4618      	mov	r0, r3
 8003784:	3710      	adds	r7, #16
 8003786:	46bd      	mov	sp, r7
 8003788:	bd80      	pop	{r7, pc}
 800378a:	bf00      	nop
 800378c:	58000c00 	.word	0x58000c00

08003790 <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8003790:	b480      	push	{r7}
 8003792:	b085      	sub	sp, #20
 8003794:	af00      	add	r7, sp, #0
 8003796:	60f8      	str	r0, [r7, #12]
 8003798:	60b9      	str	r1, [r7, #8]
 800379a:	4613      	mov	r3, r2
 800379c:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 800379e:	bf00      	nop
 80037a0:	3714      	adds	r7, #20
 80037a2:	46bd      	mov	sp, r7
 80037a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a8:	4770      	bx	lr

080037aa <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 80037aa:	b480      	push	{r7}
 80037ac:	b085      	sub	sp, #20
 80037ae:	af00      	add	r7, sp, #0
 80037b0:	60f8      	str	r0, [r7, #12]
 80037b2:	60b9      	str	r1, [r7, #8]
 80037b4:	4613      	mov	r3, r2
 80037b6:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 80037b8:	bf00      	nop
 80037ba:	3714      	adds	r7, #20
 80037bc:	46bd      	mov	sp, r7
 80037be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c2:	4770      	bx	lr

080037c4 <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
 80037c4:	b480      	push	{r7}
 80037c6:	b085      	sub	sp, #20
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 80037cc:	2300      	movs	r3, #0
 80037ce:	60fb      	str	r3, [r7, #12]
 80037d0:	e00f      	b.n	80037f2 <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 80037d2:	687a      	ldr	r2, [r7, #4]
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	009b      	lsls	r3, r3, #2
 80037d8:	4413      	add	r3, r2
 80037da:	4a0b      	ldr	r2, [pc, #44]	; (8003808 <IPCC_SetDefaultCallbacks+0x44>)
 80037dc:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 80037de:	687a      	ldr	r2, [r7, #4]
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	3306      	adds	r3, #6
 80037e4:	009b      	lsls	r3, r3, #2
 80037e6:	4413      	add	r3, r2
 80037e8:	4a08      	ldr	r2, [pc, #32]	; (800380c <IPCC_SetDefaultCallbacks+0x48>)
 80037ea:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	3301      	adds	r3, #1
 80037f0:	60fb      	str	r3, [r7, #12]
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	2b05      	cmp	r3, #5
 80037f6:	d9ec      	bls.n	80037d2 <IPCC_SetDefaultCallbacks+0xe>
  }
}
 80037f8:	bf00      	nop
 80037fa:	bf00      	nop
 80037fc:	3714      	adds	r7, #20
 80037fe:	46bd      	mov	sp, r7
 8003800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003804:	4770      	bx	lr
 8003806:	bf00      	nop
 8003808:	08003791 	.word	0x08003791
 800380c:	080037ab 	.word	0x080037ab

08003810 <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
 8003810:	b480      	push	{r7}
 8003812:	b083      	sub	sp, #12
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2200      	movs	r2, #0
 800381c:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	f04f 123f 	mov.w	r2, #4128831	; 0x3f003f
 8003824:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	223f      	movs	r2, #63	; 0x3f
 800382a:	609a      	str	r2, [r3, #8]
}
 800382c:	bf00      	nop
 800382e:	370c      	adds	r7, #12
 8003830:	46bd      	mov	sp, r7
 8003832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003836:	4770      	bx	lr

08003838 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003838:	b480      	push	{r7}
 800383a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800383c:	4b05      	ldr	r3, [pc, #20]	; (8003854 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4a04      	ldr	r2, [pc, #16]	; (8003854 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003842:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003846:	6013      	str	r3, [r2, #0]
}
 8003848:	bf00      	nop
 800384a:	46bd      	mov	sp, r7
 800384c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003850:	4770      	bx	lr
 8003852:	bf00      	nop
 8003854:	58000400 	.word	0x58000400

08003858 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003858:	b480      	push	{r7}
 800385a:	af00      	add	r7, sp, #0
  return  (PWR->CR1 & PWR_CR1_VOS);
 800385c:	4b04      	ldr	r3, [pc, #16]	; (8003870 <HAL_PWREx_GetVoltageRange+0x18>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8003864:	4618      	mov	r0, r3
 8003866:	46bd      	mov	sp, r7
 8003868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386c:	4770      	bx	lr
 800386e:	bf00      	nop
 8003870:	58000400 	.word	0x58000400

08003874 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8003874:	b480      	push	{r7}
 8003876:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8003878:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003882:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003886:	d101      	bne.n	800388c <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8003888:	2301      	movs	r3, #1
 800388a:	e000      	b.n	800388e <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 800388c:	2300      	movs	r3, #0
}
 800388e:	4618      	mov	r0, r3
 8003890:	46bd      	mov	sp, r7
 8003892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003896:	4770      	bx	lr

08003898 <LL_RCC_HSE_Enable>:
{
 8003898:	b480      	push	{r7}
 800389a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 800389c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80038a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038aa:	6013      	str	r3, [r2, #0]
}
 80038ac:	bf00      	nop
 80038ae:	46bd      	mov	sp, r7
 80038b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b4:	4770      	bx	lr

080038b6 <LL_RCC_HSE_Disable>:
{
 80038b6:	b480      	push	{r7}
 80038b8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 80038ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80038c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80038c8:	6013      	str	r3, [r2, #0]
}
 80038ca:	bf00      	nop
 80038cc:	46bd      	mov	sp, r7
 80038ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d2:	4770      	bx	lr

080038d4 <LL_RCC_HSE_IsReady>:
{
 80038d4:	b480      	push	{r7}
 80038d6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80038d8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038e2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80038e6:	d101      	bne.n	80038ec <LL_RCC_HSE_IsReady+0x18>
 80038e8:	2301      	movs	r3, #1
 80038ea:	e000      	b.n	80038ee <LL_RCC_HSE_IsReady+0x1a>
 80038ec:	2300      	movs	r3, #0
}
 80038ee:	4618      	mov	r0, r3
 80038f0:	46bd      	mov	sp, r7
 80038f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f6:	4770      	bx	lr

080038f8 <LL_RCC_HSI_Enable>:
{
 80038f8:	b480      	push	{r7}
 80038fa:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80038fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003906:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800390a:	6013      	str	r3, [r2, #0]
}
 800390c:	bf00      	nop
 800390e:	46bd      	mov	sp, r7
 8003910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003914:	4770      	bx	lr

08003916 <LL_RCC_HSI_Disable>:
{
 8003916:	b480      	push	{r7}
 8003918:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 800391a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003924:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003928:	6013      	str	r3, [r2, #0]
}
 800392a:	bf00      	nop
 800392c:	46bd      	mov	sp, r7
 800392e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003932:	4770      	bx	lr

08003934 <LL_RCC_HSI_IsReady>:
{
 8003934:	b480      	push	{r7}
 8003936:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8003938:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003942:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003946:	d101      	bne.n	800394c <LL_RCC_HSI_IsReady+0x18>
 8003948:	2301      	movs	r3, #1
 800394a:	e000      	b.n	800394e <LL_RCC_HSI_IsReady+0x1a>
 800394c:	2300      	movs	r3, #0
}
 800394e:	4618      	mov	r0, r3
 8003950:	46bd      	mov	sp, r7
 8003952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003956:	4770      	bx	lr

08003958 <LL_RCC_HSI_SetCalibTrimming>:
{
 8003958:	b480      	push	{r7}
 800395a:	b083      	sub	sp, #12
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8003960:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	061b      	lsls	r3, r3, #24
 800396e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003972:	4313      	orrs	r3, r2
 8003974:	604b      	str	r3, [r1, #4]
}
 8003976:	bf00      	nop
 8003978:	370c      	adds	r7, #12
 800397a:	46bd      	mov	sp, r7
 800397c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003980:	4770      	bx	lr

08003982 <LL_RCC_HSI48_Enable>:
{
 8003982:	b480      	push	{r7}
 8003984:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8003986:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800398a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800398e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003992:	f043 0301 	orr.w	r3, r3, #1
 8003996:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 800399a:	bf00      	nop
 800399c:	46bd      	mov	sp, r7
 800399e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a2:	4770      	bx	lr

080039a4 <LL_RCC_HSI48_Disable>:
{
 80039a4:	b480      	push	{r7}
 80039a6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 80039a8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80039ac:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80039b0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80039b4:	f023 0301 	bic.w	r3, r3, #1
 80039b8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 80039bc:	bf00      	nop
 80039be:	46bd      	mov	sp, r7
 80039c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c4:	4770      	bx	lr

080039c6 <LL_RCC_HSI48_IsReady>:
{
 80039c6:	b480      	push	{r7}
 80039c8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 80039ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80039ce:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80039d2:	f003 0302 	and.w	r3, r3, #2
 80039d6:	2b02      	cmp	r3, #2
 80039d8:	d101      	bne.n	80039de <LL_RCC_HSI48_IsReady+0x18>
 80039da:	2301      	movs	r3, #1
 80039dc:	e000      	b.n	80039e0 <LL_RCC_HSI48_IsReady+0x1a>
 80039de:	2300      	movs	r3, #0
}
 80039e0:	4618      	mov	r0, r3
 80039e2:	46bd      	mov	sp, r7
 80039e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e8:	4770      	bx	lr

080039ea <LL_RCC_LSE_Enable>:
{
 80039ea:	b480      	push	{r7}
 80039ec:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80039ee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80039f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039f6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80039fa:	f043 0301 	orr.w	r3, r3, #1
 80039fe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003a02:	bf00      	nop
 8003a04:	46bd      	mov	sp, r7
 8003a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0a:	4770      	bx	lr

08003a0c <LL_RCC_LSE_Disable>:
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003a10:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003a14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a18:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003a1c:	f023 0301 	bic.w	r3, r3, #1
 8003a20:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003a24:	bf00      	nop
 8003a26:	46bd      	mov	sp, r7
 8003a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2c:	4770      	bx	lr

08003a2e <LL_RCC_LSE_EnableBypass>:
{
 8003a2e:	b480      	push	{r7}
 8003a30:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003a32:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003a36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a3a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003a3e:	f043 0304 	orr.w	r3, r3, #4
 8003a42:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003a46:	bf00      	nop
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4e:	4770      	bx	lr

08003a50 <LL_RCC_LSE_DisableBypass>:
{
 8003a50:	b480      	push	{r7}
 8003a52:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003a54:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003a58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a5c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003a60:	f023 0304 	bic.w	r3, r3, #4
 8003a64:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003a68:	bf00      	nop
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a70:	4770      	bx	lr

08003a72 <LL_RCC_LSE_IsReady>:
{
 8003a72:	b480      	push	{r7}
 8003a74:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8003a76:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003a7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a7e:	f003 0302 	and.w	r3, r3, #2
 8003a82:	2b02      	cmp	r3, #2
 8003a84:	d101      	bne.n	8003a8a <LL_RCC_LSE_IsReady+0x18>
 8003a86:	2301      	movs	r3, #1
 8003a88:	e000      	b.n	8003a8c <LL_RCC_LSE_IsReady+0x1a>
 8003a8a:	2300      	movs	r3, #0
}
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a94:	4770      	bx	lr

08003a96 <LL_RCC_LSI1_Enable>:
{
 8003a96:	b480      	push	{r7}
 8003a98:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8003a9a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003a9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003aa2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003aa6:	f043 0301 	orr.w	r3, r3, #1
 8003aaa:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8003aae:	bf00      	nop
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab6:	4770      	bx	lr

08003ab8 <LL_RCC_LSI1_Disable>:
{
 8003ab8:	b480      	push	{r7}
 8003aba:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8003abc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003ac0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003ac4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003ac8:	f023 0301 	bic.w	r3, r3, #1
 8003acc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8003ad0:	bf00      	nop
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad8:	4770      	bx	lr

08003ada <LL_RCC_LSI1_IsReady>:
{
 8003ada:	b480      	push	{r7}
 8003adc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8003ade:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003ae2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003ae6:	f003 0302 	and.w	r3, r3, #2
 8003aea:	2b02      	cmp	r3, #2
 8003aec:	d101      	bne.n	8003af2 <LL_RCC_LSI1_IsReady+0x18>
 8003aee:	2301      	movs	r3, #1
 8003af0:	e000      	b.n	8003af4 <LL_RCC_LSI1_IsReady+0x1a>
 8003af2:	2300      	movs	r3, #0
}
 8003af4:	4618      	mov	r0, r3
 8003af6:	46bd      	mov	sp, r7
 8003af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afc:	4770      	bx	lr

08003afe <LL_RCC_LSI2_Enable>:
{
 8003afe:	b480      	push	{r7}
 8003b00:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8003b02:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b06:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b0a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003b0e:	f043 0304 	orr.w	r3, r3, #4
 8003b12:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8003b16:	bf00      	nop
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1e:	4770      	bx	lr

08003b20 <LL_RCC_LSI2_Disable>:
{
 8003b20:	b480      	push	{r7}
 8003b22:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8003b24:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b28:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b2c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003b30:	f023 0304 	bic.w	r3, r3, #4
 8003b34:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8003b38:	bf00      	nop
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b40:	4770      	bx	lr

08003b42 <LL_RCC_LSI2_IsReady>:
{
 8003b42:	b480      	push	{r7}
 8003b44:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8003b46:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b4e:	f003 0308 	and.w	r3, r3, #8
 8003b52:	2b08      	cmp	r3, #8
 8003b54:	d101      	bne.n	8003b5a <LL_RCC_LSI2_IsReady+0x18>
 8003b56:	2301      	movs	r3, #1
 8003b58:	e000      	b.n	8003b5c <LL_RCC_LSI2_IsReady+0x1a>
 8003b5a:	2300      	movs	r3, #0
}
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b64:	4770      	bx	lr

08003b66 <LL_RCC_LSI2_SetTrimming>:
{
 8003b66:	b480      	push	{r7}
 8003b68:	b083      	sub	sp, #12
 8003b6a:	af00      	add	r7, sp, #0
 8003b6c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8003b6e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b72:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b76:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	021b      	lsls	r3, r3, #8
 8003b7e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003b82:	4313      	orrs	r3, r2
 8003b84:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8003b88:	bf00      	nop
 8003b8a:	370c      	adds	r7, #12
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b92:	4770      	bx	lr

08003b94 <LL_RCC_MSI_Enable>:
{
 8003b94:	b480      	push	{r7}
 8003b96:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8003b98:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003ba2:	f043 0301 	orr.w	r3, r3, #1
 8003ba6:	6013      	str	r3, [r2, #0]
}
 8003ba8:	bf00      	nop
 8003baa:	46bd      	mov	sp, r7
 8003bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb0:	4770      	bx	lr

08003bb2 <LL_RCC_MSI_Disable>:
{
 8003bb2:	b480      	push	{r7}
 8003bb4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8003bb6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003bc0:	f023 0301 	bic.w	r3, r3, #1
 8003bc4:	6013      	str	r3, [r2, #0]
}
 8003bc6:	bf00      	nop
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bce:	4770      	bx	lr

08003bd0 <LL_RCC_MSI_IsReady>:
{
 8003bd0:	b480      	push	{r7}
 8003bd2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8003bd4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f003 0302 	and.w	r3, r3, #2
 8003bde:	2b02      	cmp	r3, #2
 8003be0:	d101      	bne.n	8003be6 <LL_RCC_MSI_IsReady+0x16>
 8003be2:	2301      	movs	r3, #1
 8003be4:	e000      	b.n	8003be8 <LL_RCC_MSI_IsReady+0x18>
 8003be6:	2300      	movs	r3, #0
}
 8003be8:	4618      	mov	r0, r3
 8003bea:	46bd      	mov	sp, r7
 8003bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf0:	4770      	bx	lr

08003bf2 <LL_RCC_MSI_SetRange>:
{
 8003bf2:	b480      	push	{r7}
 8003bf4:	b083      	sub	sp, #12
 8003bf6:	af00      	add	r7, sp, #0
 8003bf8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8003bfa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003c04:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	4313      	orrs	r3, r2
 8003c0c:	600b      	str	r3, [r1, #0]
}
 8003c0e:	bf00      	nop
 8003c10:	370c      	adds	r7, #12
 8003c12:	46bd      	mov	sp, r7
 8003c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c18:	4770      	bx	lr

08003c1a <LL_RCC_MSI_GetRange>:
{
 8003c1a:	b480      	push	{r7}
 8003c1c:	b083      	sub	sp, #12
 8003c1e:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8003c20:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003c2a:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2bb0      	cmp	r3, #176	; 0xb0
 8003c30:	d901      	bls.n	8003c36 <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 8003c32:	23b0      	movs	r3, #176	; 0xb0
 8003c34:	607b      	str	r3, [r7, #4]
  return msiRange;
 8003c36:	687b      	ldr	r3, [r7, #4]
}
 8003c38:	4618      	mov	r0, r3
 8003c3a:	370c      	adds	r7, #12
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c42:	4770      	bx	lr

08003c44 <LL_RCC_MSI_SetCalibTrimming>:
{
 8003c44:	b480      	push	{r7}
 8003c46:	b083      	sub	sp, #12
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8003c4c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003c50:	685b      	ldr	r3, [r3, #4]
 8003c52:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	021b      	lsls	r3, r3, #8
 8003c5a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003c5e:	4313      	orrs	r3, r2
 8003c60:	604b      	str	r3, [r1, #4]
}
 8003c62:	bf00      	nop
 8003c64:	370c      	adds	r7, #12
 8003c66:	46bd      	mov	sp, r7
 8003c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6c:	4770      	bx	lr

08003c6e <LL_RCC_SetSysClkSource>:
{
 8003c6e:	b480      	push	{r7}
 8003c70:	b083      	sub	sp, #12
 8003c72:	af00      	add	r7, sp, #0
 8003c74:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8003c76:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003c7a:	689b      	ldr	r3, [r3, #8]
 8003c7c:	f023 0203 	bic.w	r2, r3, #3
 8003c80:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	4313      	orrs	r3, r2
 8003c88:	608b      	str	r3, [r1, #8]
}
 8003c8a:	bf00      	nop
 8003c8c:	370c      	adds	r7, #12
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c94:	4770      	bx	lr

08003c96 <LL_RCC_GetSysClkSource>:
{
 8003c96:	b480      	push	{r7}
 8003c98:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8003c9a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003c9e:	689b      	ldr	r3, [r3, #8]
 8003ca0:	f003 030c 	and.w	r3, r3, #12
}
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cac:	4770      	bx	lr

08003cae <LL_RCC_SetAHBPrescaler>:
{
 8003cae:	b480      	push	{r7}
 8003cb0:	b083      	sub	sp, #12
 8003cb2:	af00      	add	r7, sp, #0
 8003cb4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8003cb6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003cba:	689b      	ldr	r3, [r3, #8]
 8003cbc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003cc0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	4313      	orrs	r3, r2
 8003cc8:	608b      	str	r3, [r1, #8]
}
 8003cca:	bf00      	nop
 8003ccc:	370c      	adds	r7, #12
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd4:	4770      	bx	lr

08003cd6 <LL_C2_RCC_SetAHBPrescaler>:
{
 8003cd6:	b480      	push	{r7}
 8003cd8:	b083      	sub	sp, #12
 8003cda:	af00      	add	r7, sp, #0
 8003cdc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8003cde:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003ce2:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8003ce6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003cea:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8003cf6:	bf00      	nop
 8003cf8:	370c      	adds	r7, #12
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d00:	4770      	bx	lr

08003d02 <LL_RCC_SetAHB4Prescaler>:
{
 8003d02:	b480      	push	{r7}
 8003d04:	b083      	sub	sp, #12
 8003d06:	af00      	add	r7, sp, #0
 8003d08:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8003d0a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d0e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8003d12:	f023 020f 	bic.w	r2, r3, #15
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	091b      	lsrs	r3, r3, #4
 8003d1a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8003d24:	bf00      	nop
 8003d26:	370c      	adds	r7, #12
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2e:	4770      	bx	lr

08003d30 <LL_RCC_SetAPB1Prescaler>:
{
 8003d30:	b480      	push	{r7}
 8003d32:	b083      	sub	sp, #12
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8003d38:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d3c:	689b      	ldr	r3, [r3, #8]
 8003d3e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003d42:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	4313      	orrs	r3, r2
 8003d4a:	608b      	str	r3, [r1, #8]
}
 8003d4c:	bf00      	nop
 8003d4e:	370c      	adds	r7, #12
 8003d50:	46bd      	mov	sp, r7
 8003d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d56:	4770      	bx	lr

08003d58 <LL_RCC_SetAPB2Prescaler>:
{
 8003d58:	b480      	push	{r7}
 8003d5a:	b083      	sub	sp, #12
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8003d60:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d64:	689b      	ldr	r3, [r3, #8]
 8003d66:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003d6a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	4313      	orrs	r3, r2
 8003d72:	608b      	str	r3, [r1, #8]
}
 8003d74:	bf00      	nop
 8003d76:	370c      	adds	r7, #12
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7e:	4770      	bx	lr

08003d80 <LL_RCC_GetAHBPrescaler>:
{
 8003d80:	b480      	push	{r7}
 8003d82:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8003d84:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d88:	689b      	ldr	r3, [r3, #8]
 8003d8a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8003d8e:	4618      	mov	r0, r3
 8003d90:	46bd      	mov	sp, r7
 8003d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d96:	4770      	bx	lr

08003d98 <LL_RCC_GetAHB4Prescaler>:
{
 8003d98:	b480      	push	{r7}
 8003d9a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8003d9c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003da0:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8003da4:	011b      	lsls	r3, r3, #4
 8003da6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8003daa:	4618      	mov	r0, r3
 8003dac:	46bd      	mov	sp, r7
 8003dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db2:	4770      	bx	lr

08003db4 <LL_RCC_GetAPB1Prescaler>:
{
 8003db4:	b480      	push	{r7}
 8003db6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8003db8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003dbc:	689b      	ldr	r3, [r3, #8]
 8003dbe:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dca:	4770      	bx	lr

08003dcc <LL_RCC_GetAPB2Prescaler>:
{
 8003dcc:	b480      	push	{r7}
 8003dce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8003dd0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003dd4:	689b      	ldr	r3, [r3, #8]
 8003dd6:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8003dda:	4618      	mov	r0, r3
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de2:	4770      	bx	lr

08003de4 <LL_RCC_PLL_Enable>:
{
 8003de4:	b480      	push	{r7}
 8003de6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8003de8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003df2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003df6:	6013      	str	r3, [r2, #0]
}
 8003df8:	bf00      	nop
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e00:	4770      	bx	lr

08003e02 <LL_RCC_PLL_Disable>:
{
 8003e02:	b480      	push	{r7}
 8003e04:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8003e06:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003e10:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003e14:	6013      	str	r3, [r2, #0]
}
 8003e16:	bf00      	nop
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1e:	4770      	bx	lr

08003e20 <LL_RCC_PLL_IsReady>:
{
 8003e20:	b480      	push	{r7}
 8003e22:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8003e24:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e2e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003e32:	d101      	bne.n	8003e38 <LL_RCC_PLL_IsReady+0x18>
 8003e34:	2301      	movs	r3, #1
 8003e36:	e000      	b.n	8003e3a <LL_RCC_PLL_IsReady+0x1a>
 8003e38:	2300      	movs	r3, #0
}
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e42:	4770      	bx	lr

08003e44 <LL_RCC_PLL_GetN>:
{
 8003e44:	b480      	push	{r7}
 8003e46:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8003e48:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e4c:	68db      	ldr	r3, [r3, #12]
 8003e4e:	0a1b      	lsrs	r3, r3, #8
 8003e50:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8003e54:	4618      	mov	r0, r3
 8003e56:	46bd      	mov	sp, r7
 8003e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5c:	4770      	bx	lr

08003e5e <LL_RCC_PLL_GetR>:
{
 8003e5e:	b480      	push	{r7}
 8003e60:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8003e62:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e66:	68db      	ldr	r3, [r3, #12]
 8003e68:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e74:	4770      	bx	lr

08003e76 <LL_RCC_PLL_GetDivider>:
{
 8003e76:	b480      	push	{r7}
 8003e78:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8003e7a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e7e:	68db      	ldr	r3, [r3, #12]
 8003e80:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8003e84:	4618      	mov	r0, r3
 8003e86:	46bd      	mov	sp, r7
 8003e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8c:	4770      	bx	lr

08003e8e <LL_RCC_PLL_GetMainSource>:
{
 8003e8e:	b480      	push	{r7}
 8003e90:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8003e92:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e96:	68db      	ldr	r3, [r3, #12]
 8003e98:	f003 0303 	and.w	r3, r3, #3
}
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea4:	4770      	bx	lr

08003ea6 <LL_RCC_IsActiveFlag_HPRE>:
{
 8003ea6:	b480      	push	{r7}
 8003ea8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8003eaa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003eae:	689b      	ldr	r3, [r3, #8]
 8003eb0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003eb4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003eb8:	d101      	bne.n	8003ebe <LL_RCC_IsActiveFlag_HPRE+0x18>
 8003eba:	2301      	movs	r3, #1
 8003ebc:	e000      	b.n	8003ec0 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8003ebe:	2300      	movs	r3, #0
}
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec8:	4770      	bx	lr

08003eca <LL_RCC_IsActiveFlag_C2HPRE>:
{
 8003eca:	b480      	push	{r7}
 8003ecc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8003ece:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003ed2:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8003ed6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003eda:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003ede:	d101      	bne.n	8003ee4 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	e000      	b.n	8003ee6 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8003ee4:	2300      	movs	r3, #0
}
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eee:	4770      	bx	lr

08003ef0 <LL_RCC_IsActiveFlag_SHDHPRE>:
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8003ef4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003ef8:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8003efc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f04:	d101      	bne.n	8003f0a <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8003f06:	2301      	movs	r3, #1
 8003f08:	e000      	b.n	8003f0c <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8003f0a:	2300      	movs	r3, #0
}
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f14:	4770      	bx	lr

08003f16 <LL_RCC_IsActiveFlag_PPRE1>:
{
 8003f16:	b480      	push	{r7}
 8003f18:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8003f1a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f1e:	689b      	ldr	r3, [r3, #8]
 8003f20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f24:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003f28:	d101      	bne.n	8003f2e <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	e000      	b.n	8003f30 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8003f2e:	2300      	movs	r3, #0
}
 8003f30:	4618      	mov	r0, r3
 8003f32:	46bd      	mov	sp, r7
 8003f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f38:	4770      	bx	lr

08003f3a <LL_RCC_IsActiveFlag_PPRE2>:
{
 8003f3a:	b480      	push	{r7}
 8003f3c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8003f3e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f42:	689b      	ldr	r3, [r3, #8]
 8003f44:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003f48:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003f4c:	d101      	bne.n	8003f52 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8003f4e:	2301      	movs	r3, #1
 8003f50:	e000      	b.n	8003f54 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8003f52:	2300      	movs	r3, #0
}
 8003f54:	4618      	mov	r0, r3
 8003f56:	46bd      	mov	sp, r7
 8003f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5c:	4770      	bx	lr
	...

08003f60 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f60:	b590      	push	{r4, r7, lr}
 8003f62:	b08d      	sub	sp, #52	; 0x34
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d101      	bne.n	8003f72 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f6e:	2301      	movs	r3, #1
 8003f70:	e37f      	b.n	8004672 <HAL_RCC_OscConfig+0x712>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f003 0320 	and.w	r3, r3, #32
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	f000 8092 	beq.w	80040a4 <HAL_RCC_OscConfig+0x144>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003f80:	f7ff fe89 	bl	8003c96 <LL_RCC_GetSysClkSource>
 8003f84:	62f8      	str	r0, [r7, #44]	; 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003f86:	f7ff ff82 	bl	8003e8e <LL_RCC_PLL_GetMainSource>
 8003f8a:	62b8      	str	r0, [r7, #40]	; 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8003f8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d005      	beq.n	8003f9e <HAL_RCC_OscConfig+0x3e>
 8003f92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f94:	2b0c      	cmp	r3, #12
 8003f96:	d14c      	bne.n	8004032 <HAL_RCC_OscConfig+0xd2>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8003f98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f9a:	2b01      	cmp	r3, #1
 8003f9c:	d149      	bne.n	8004032 <HAL_RCC_OscConfig+0xd2>
    {
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003f9e:	f7ff fe17 	bl	8003bd0 <LL_RCC_MSI_IsReady>
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d005      	beq.n	8003fb4 <HAL_RCC_OscConfig+0x54>
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	69db      	ldr	r3, [r3, #28]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d101      	bne.n	8003fb4 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	e35e      	b.n	8004672 <HAL_RCC_OscConfig+0x712>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8003fb8:	f7ff fe2f 	bl	8003c1a <LL_RCC_MSI_GetRange>
 8003fbc:	4603      	mov	r3, r0
 8003fbe:	429c      	cmp	r4, r3
 8003fc0:	d914      	bls.n	8003fec <HAL_RCC_OscConfig+0x8c>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	f000 fd44 	bl	8004a54 <RCC_SetFlashLatencyFromMSIRange>
 8003fcc:	4603      	mov	r3, r0
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d001      	beq.n	8003fd6 <HAL_RCC_OscConfig+0x76>
          {
            return HAL_ERROR;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	e34d      	b.n	8004672 <HAL_RCC_OscConfig+0x712>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fda:	4618      	mov	r0, r3
 8003fdc:	f7ff fe09 	bl	8003bf2 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6a1b      	ldr	r3, [r3, #32]
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	f7ff fe2d 	bl	8003c44 <LL_RCC_MSI_SetCalibTrimming>
 8003fea:	e013      	b.n	8004014 <HAL_RCC_OscConfig+0xb4>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	f7ff fdfe 	bl	8003bf2 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6a1b      	ldr	r3, [r3, #32]
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	f7ff fe22 	bl	8003c44 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004004:	4618      	mov	r0, r3
 8004006:	f000 fd25 	bl	8004a54 <RCC_SetFlashLatencyFromMSIRange>
 800400a:	4603      	mov	r3, r0
 800400c:	2b00      	cmp	r3, #0
 800400e:	d001      	beq.n	8004014 <HAL_RCC_OscConfig+0xb4>
          {
            return HAL_ERROR;
 8004010:	2301      	movs	r3, #1
 8004012:	e32e      	b.n	8004672 <HAL_RCC_OscConfig+0x712>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8004014:	f000 fcde 	bl	80049d4 <HAL_RCC_GetHCLKFreq>
 8004018:	4603      	mov	r3, r0
 800401a:	4aa5      	ldr	r2, [pc, #660]	; (80042b0 <HAL_RCC_OscConfig+0x350>)
 800401c:	6013      	str	r3, [r2, #0]
        
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800401e:	4ba5      	ldr	r3, [pc, #660]	; (80042b4 <HAL_RCC_OscConfig+0x354>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	4618      	mov	r0, r3
 8004024:	f7fe fc58 	bl	80028d8 <HAL_InitTick>
 8004028:	4603      	mov	r3, r0
 800402a:	2b00      	cmp	r3, #0
 800402c:	d039      	beq.n	80040a2 <HAL_RCC_OscConfig+0x142>
        {
          return HAL_ERROR;
 800402e:	2301      	movs	r3, #1
 8004030:	e31f      	b.n	8004672 <HAL_RCC_OscConfig+0x712>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	69db      	ldr	r3, [r3, #28]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d01e      	beq.n	8004078 <HAL_RCC_OscConfig+0x118>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800403a:	f7ff fdab 	bl	8003b94 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800403e:	f7fe fc99 	bl	8002974 <HAL_GetTick>
 8004042:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8004044:	e008      	b.n	8004058 <HAL_RCC_OscConfig+0xf8>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004046:	f7fe fc95 	bl	8002974 <HAL_GetTick>
 800404a:	4602      	mov	r2, r0
 800404c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800404e:	1ad3      	subs	r3, r2, r3
 8004050:	2b02      	cmp	r3, #2
 8004052:	d901      	bls.n	8004058 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8004054:	2303      	movs	r3, #3
 8004056:	e30c      	b.n	8004672 <HAL_RCC_OscConfig+0x712>
        while (LL_RCC_MSI_IsReady() == 0U)
 8004058:	f7ff fdba 	bl	8003bd0 <LL_RCC_MSI_IsReady>
 800405c:	4603      	mov	r3, r0
 800405e:	2b00      	cmp	r3, #0
 8004060:	d0f1      	beq.n	8004046 <HAL_RCC_OscConfig+0xe6>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004066:	4618      	mov	r0, r3
 8004068:	f7ff fdc3 	bl	8003bf2 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6a1b      	ldr	r3, [r3, #32]
 8004070:	4618      	mov	r0, r3
 8004072:	f7ff fde7 	bl	8003c44 <LL_RCC_MSI_SetCalibTrimming>
 8004076:	e015      	b.n	80040a4 <HAL_RCC_OscConfig+0x144>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004078:	f7ff fd9b 	bl	8003bb2 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800407c:	f7fe fc7a 	bl	8002974 <HAL_GetTick>
 8004080:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8004082:	e008      	b.n	8004096 <HAL_RCC_OscConfig+0x136>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004084:	f7fe fc76 	bl	8002974 <HAL_GetTick>
 8004088:	4602      	mov	r2, r0
 800408a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800408c:	1ad3      	subs	r3, r2, r3
 800408e:	2b02      	cmp	r3, #2
 8004090:	d901      	bls.n	8004096 <HAL_RCC_OscConfig+0x136>
          {
            return HAL_TIMEOUT;
 8004092:	2303      	movs	r3, #3
 8004094:	e2ed      	b.n	8004672 <HAL_RCC_OscConfig+0x712>
        while (LL_RCC_MSI_IsReady() != 0U)
 8004096:	f7ff fd9b 	bl	8003bd0 <LL_RCC_MSI_IsReady>
 800409a:	4603      	mov	r3, r0
 800409c:	2b00      	cmp	r3, #0
 800409e:	d1f1      	bne.n	8004084 <HAL_RCC_OscConfig+0x124>
 80040a0:	e000      	b.n	80040a4 <HAL_RCC_OscConfig+0x144>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80040a2:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f003 0301 	and.w	r3, r3, #1
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d04e      	beq.n	800414e <HAL_RCC_OscConfig+0x1ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80040b0:	f7ff fdf1 	bl	8003c96 <LL_RCC_GetSysClkSource>
 80040b4:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80040b6:	f7ff feea 	bl	8003e8e <LL_RCC_PLL_GetMainSource>
 80040ba:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80040bc:	6a3b      	ldr	r3, [r7, #32]
 80040be:	2b08      	cmp	r3, #8
 80040c0:	d005      	beq.n	80040ce <HAL_RCC_OscConfig+0x16e>
 80040c2:	6a3b      	ldr	r3, [r7, #32]
 80040c4:	2b0c      	cmp	r3, #12
 80040c6:	d10d      	bne.n	80040e4 <HAL_RCC_OscConfig+0x184>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 80040c8:	69fb      	ldr	r3, [r7, #28]
 80040ca:	2b03      	cmp	r3, #3
 80040cc:	d10a      	bne.n	80040e4 <HAL_RCC_OscConfig+0x184>
    {
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040ce:	f7ff fc01 	bl	80038d4 <LL_RCC_HSE_IsReady>
 80040d2:	4603      	mov	r3, r0
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d039      	beq.n	800414c <HAL_RCC_OscConfig+0x1ec>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d135      	bne.n	800414c <HAL_RCC_OscConfig+0x1ec>
      {
        return HAL_ERROR;
 80040e0:	2301      	movs	r3, #1
 80040e2:	e2c6      	b.n	8004672 <HAL_RCC_OscConfig+0x712>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	685b      	ldr	r3, [r3, #4]
 80040e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80040ec:	d102      	bne.n	80040f4 <HAL_RCC_OscConfig+0x194>
 80040ee:	f7ff fbd3 	bl	8003898 <LL_RCC_HSE_Enable>
 80040f2:	e001      	b.n	80040f8 <HAL_RCC_OscConfig+0x198>
 80040f4:	f7ff fbdf 	bl	80038b6 <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d012      	beq.n	8004126 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004100:	f7fe fc38 	bl	8002974 <HAL_GetTick>
 8004104:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8004106:	e008      	b.n	800411a <HAL_RCC_OscConfig+0x1ba>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004108:	f7fe fc34 	bl	8002974 <HAL_GetTick>
 800410c:	4602      	mov	r2, r0
 800410e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004110:	1ad3      	subs	r3, r2, r3
 8004112:	2b64      	cmp	r3, #100	; 0x64
 8004114:	d901      	bls.n	800411a <HAL_RCC_OscConfig+0x1ba>
          {
            return HAL_TIMEOUT;
 8004116:	2303      	movs	r3, #3
 8004118:	e2ab      	b.n	8004672 <HAL_RCC_OscConfig+0x712>
        while (LL_RCC_HSE_IsReady() == 0U)
 800411a:	f7ff fbdb 	bl	80038d4 <LL_RCC_HSE_IsReady>
 800411e:	4603      	mov	r3, r0
 8004120:	2b00      	cmp	r3, #0
 8004122:	d0f1      	beq.n	8004108 <HAL_RCC_OscConfig+0x1a8>
 8004124:	e013      	b.n	800414e <HAL_RCC_OscConfig+0x1ee>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004126:	f7fe fc25 	bl	8002974 <HAL_GetTick>
 800412a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 800412c:	e008      	b.n	8004140 <HAL_RCC_OscConfig+0x1e0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800412e:	f7fe fc21 	bl	8002974 <HAL_GetTick>
 8004132:	4602      	mov	r2, r0
 8004134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004136:	1ad3      	subs	r3, r2, r3
 8004138:	2b64      	cmp	r3, #100	; 0x64
 800413a:	d901      	bls.n	8004140 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 800413c:	2303      	movs	r3, #3
 800413e:	e298      	b.n	8004672 <HAL_RCC_OscConfig+0x712>
        while (LL_RCC_HSE_IsReady() != 0U)
 8004140:	f7ff fbc8 	bl	80038d4 <LL_RCC_HSE_IsReady>
 8004144:	4603      	mov	r3, r0
 8004146:	2b00      	cmp	r3, #0
 8004148:	d1f1      	bne.n	800412e <HAL_RCC_OscConfig+0x1ce>
 800414a:	e000      	b.n	800414e <HAL_RCC_OscConfig+0x1ee>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800414c:	bf00      	nop
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f003 0302 	and.w	r3, r3, #2
 8004156:	2b00      	cmp	r3, #0
 8004158:	d051      	beq.n	80041fe <HAL_RCC_OscConfig+0x29e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800415a:	f7ff fd9c 	bl	8003c96 <LL_RCC_GetSysClkSource>
 800415e:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004160:	f7ff fe95 	bl	8003e8e <LL_RCC_PLL_GetMainSource>
 8004164:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8004166:	69bb      	ldr	r3, [r7, #24]
 8004168:	2b04      	cmp	r3, #4
 800416a:	d005      	beq.n	8004178 <HAL_RCC_OscConfig+0x218>
 800416c:	69bb      	ldr	r3, [r7, #24]
 800416e:	2b0c      	cmp	r3, #12
 8004170:	d113      	bne.n	800419a <HAL_RCC_OscConfig+0x23a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 8004172:	697b      	ldr	r3, [r7, #20]
 8004174:	2b02      	cmp	r3, #2
 8004176:	d110      	bne.n	800419a <HAL_RCC_OscConfig+0x23a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004178:	f7ff fbdc 	bl	8003934 <LL_RCC_HSI_IsReady>
 800417c:	4603      	mov	r3, r0
 800417e:	2b00      	cmp	r3, #0
 8004180:	d005      	beq.n	800418e <HAL_RCC_OscConfig+0x22e>
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	68db      	ldr	r3, [r3, #12]
 8004186:	2b00      	cmp	r3, #0
 8004188:	d101      	bne.n	800418e <HAL_RCC_OscConfig+0x22e>
      {
        return HAL_ERROR;
 800418a:	2301      	movs	r3, #1
 800418c:	e271      	b.n	8004672 <HAL_RCC_OscConfig+0x712>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	691b      	ldr	r3, [r3, #16]
 8004192:	4618      	mov	r0, r3
 8004194:	f7ff fbe0 	bl	8003958 <LL_RCC_HSI_SetCalibTrimming>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004198:	e031      	b.n	80041fe <HAL_RCC_OscConfig+0x29e>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	68db      	ldr	r3, [r3, #12]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d019      	beq.n	80041d6 <HAL_RCC_OscConfig+0x276>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80041a2:	f7ff fba9 	bl	80038f8 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041a6:	f7fe fbe5 	bl	8002974 <HAL_GetTick>
 80041aa:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 80041ac:	e008      	b.n	80041c0 <HAL_RCC_OscConfig+0x260>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041ae:	f7fe fbe1 	bl	8002974 <HAL_GetTick>
 80041b2:	4602      	mov	r2, r0
 80041b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041b6:	1ad3      	subs	r3, r2, r3
 80041b8:	2b02      	cmp	r3, #2
 80041ba:	d901      	bls.n	80041c0 <HAL_RCC_OscConfig+0x260>
          {
            return HAL_TIMEOUT;
 80041bc:	2303      	movs	r3, #3
 80041be:	e258      	b.n	8004672 <HAL_RCC_OscConfig+0x712>
        while (LL_RCC_HSI_IsReady() == 0U)
 80041c0:	f7ff fbb8 	bl	8003934 <LL_RCC_HSI_IsReady>
 80041c4:	4603      	mov	r3, r0
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d0f1      	beq.n	80041ae <HAL_RCC_OscConfig+0x24e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	691b      	ldr	r3, [r3, #16]
 80041ce:	4618      	mov	r0, r3
 80041d0:	f7ff fbc2 	bl	8003958 <LL_RCC_HSI_SetCalibTrimming>
 80041d4:	e013      	b.n	80041fe <HAL_RCC_OscConfig+0x29e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80041d6:	f7ff fb9e 	bl	8003916 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041da:	f7fe fbcb 	bl	8002974 <HAL_GetTick>
 80041de:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 80041e0:	e008      	b.n	80041f4 <HAL_RCC_OscConfig+0x294>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041e2:	f7fe fbc7 	bl	8002974 <HAL_GetTick>
 80041e6:	4602      	mov	r2, r0
 80041e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041ea:	1ad3      	subs	r3, r2, r3
 80041ec:	2b02      	cmp	r3, #2
 80041ee:	d901      	bls.n	80041f4 <HAL_RCC_OscConfig+0x294>
          {
            return HAL_TIMEOUT;
 80041f0:	2303      	movs	r3, #3
 80041f2:	e23e      	b.n	8004672 <HAL_RCC_OscConfig+0x712>
        while (LL_RCC_HSI_IsReady() != 0U)
 80041f4:	f7ff fb9e 	bl	8003934 <LL_RCC_HSI_IsReady>
 80041f8:	4603      	mov	r3, r0
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d1f1      	bne.n	80041e2 <HAL_RCC_OscConfig+0x282>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f003 0308 	and.w	r3, r3, #8
 8004206:	2b00      	cmp	r3, #0
 8004208:	d106      	bne.n	8004218 <HAL_RCC_OscConfig+0x2b8>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8004212:	2b00      	cmp	r3, #0
 8004214:	f000 80a4 	beq.w	8004360 <HAL_RCC_OscConfig+0x400>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	695b      	ldr	r3, [r3, #20]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d077      	beq.n	8004310 <HAL_RCC_OscConfig+0x3b0>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f003 0310 	and.w	r3, r3, #16
 8004228:	2b00      	cmp	r3, #0
 800422a:	d04b      	beq.n	80042c4 <HAL_RCC_OscConfig+0x364>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 800422c:	f7ff fc55 	bl	8003ada <LL_RCC_LSI1_IsReady>
 8004230:	4603      	mov	r3, r0
 8004232:	2b00      	cmp	r3, #0
 8004234:	d113      	bne.n	800425e <HAL_RCC_OscConfig+0x2fe>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8004236:	f7ff fc2e 	bl	8003a96 <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800423a:	f7fe fb9b 	bl	8002974 <HAL_GetTick>
 800423e:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 8004240:	e008      	b.n	8004254 <HAL_RCC_OscConfig+0x2f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8004242:	f7fe fb97 	bl	8002974 <HAL_GetTick>
 8004246:	4602      	mov	r2, r0
 8004248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800424a:	1ad3      	subs	r3, r2, r3
 800424c:	2b02      	cmp	r3, #2
 800424e:	d901      	bls.n	8004254 <HAL_RCC_OscConfig+0x2f4>
            {
              return HAL_TIMEOUT;
 8004250:	2303      	movs	r3, #3
 8004252:	e20e      	b.n	8004672 <HAL_RCC_OscConfig+0x712>
          while (LL_RCC_LSI1_IsReady() == 0U)
 8004254:	f7ff fc41 	bl	8003ada <LL_RCC_LSI1_IsReady>
 8004258:	4603      	mov	r3, r0
 800425a:	2b00      	cmp	r3, #0
 800425c:	d0f1      	beq.n	8004242 <HAL_RCC_OscConfig+0x2e2>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 800425e:	f7ff fc4e 	bl	8003afe <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004262:	f7fe fb87 	bl	8002974 <HAL_GetTick>
 8004266:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 8004268:	e008      	b.n	800427c <HAL_RCC_OscConfig+0x31c>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800426a:	f7fe fb83 	bl	8002974 <HAL_GetTick>
 800426e:	4602      	mov	r2, r0
 8004270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004272:	1ad3      	subs	r3, r2, r3
 8004274:	2b03      	cmp	r3, #3
 8004276:	d901      	bls.n	800427c <HAL_RCC_OscConfig+0x31c>
          {
            return HAL_TIMEOUT;
 8004278:	2303      	movs	r3, #3
 800427a:	e1fa      	b.n	8004672 <HAL_RCC_OscConfig+0x712>
        while (LL_RCC_LSI2_IsReady() == 0U)
 800427c:	f7ff fc61 	bl	8003b42 <LL_RCC_LSI2_IsReady>
 8004280:	4603      	mov	r3, r0
 8004282:	2b00      	cmp	r3, #0
 8004284:	d0f1      	beq.n	800426a <HAL_RCC_OscConfig+0x30a>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	699b      	ldr	r3, [r3, #24]
 800428a:	4618      	mov	r0, r3
 800428c:	f7ff fc6b 	bl	8003b66 <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 8004290:	f7ff fc12 	bl	8003ab8 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004294:	f7fe fb6e 	bl	8002974 <HAL_GetTick>
 8004298:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 800429a:	e00d      	b.n	80042b8 <HAL_RCC_OscConfig+0x358>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800429c:	f7fe fb6a 	bl	8002974 <HAL_GetTick>
 80042a0:	4602      	mov	r2, r0
 80042a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042a4:	1ad3      	subs	r3, r2, r3
 80042a6:	2b02      	cmp	r3, #2
 80042a8:	d906      	bls.n	80042b8 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 80042aa:	2303      	movs	r3, #3
 80042ac:	e1e1      	b.n	8004672 <HAL_RCC_OscConfig+0x712>
 80042ae:	bf00      	nop
 80042b0:	20000004 	.word	0x20000004
 80042b4:	20000008 	.word	0x20000008
        while (LL_RCC_LSI1_IsReady() != 0U)
 80042b8:	f7ff fc0f 	bl	8003ada <LL_RCC_LSI1_IsReady>
 80042bc:	4603      	mov	r3, r0
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d1ec      	bne.n	800429c <HAL_RCC_OscConfig+0x33c>
 80042c2:	e04d      	b.n	8004360 <HAL_RCC_OscConfig+0x400>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 80042c4:	f7ff fbe7 	bl	8003a96 <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042c8:	f7fe fb54 	bl	8002974 <HAL_GetTick>
 80042cc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 80042ce:	e008      	b.n	80042e2 <HAL_RCC_OscConfig+0x382>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80042d0:	f7fe fb50 	bl	8002974 <HAL_GetTick>
 80042d4:	4602      	mov	r2, r0
 80042d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042d8:	1ad3      	subs	r3, r2, r3
 80042da:	2b02      	cmp	r3, #2
 80042dc:	d901      	bls.n	80042e2 <HAL_RCC_OscConfig+0x382>
          {
            return HAL_TIMEOUT;
 80042de:	2303      	movs	r3, #3
 80042e0:	e1c7      	b.n	8004672 <HAL_RCC_OscConfig+0x712>
        while (LL_RCC_LSI1_IsReady() == 0U)
 80042e2:	f7ff fbfa 	bl	8003ada <LL_RCC_LSI1_IsReady>
 80042e6:	4603      	mov	r3, r0
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d0f1      	beq.n	80042d0 <HAL_RCC_OscConfig+0x370>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 80042ec:	f7ff fc18 	bl	8003b20 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 80042f0:	e008      	b.n	8004304 <HAL_RCC_OscConfig+0x3a4>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80042f2:	f7fe fb3f 	bl	8002974 <HAL_GetTick>
 80042f6:	4602      	mov	r2, r0
 80042f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042fa:	1ad3      	subs	r3, r2, r3
 80042fc:	2b03      	cmp	r3, #3
 80042fe:	d901      	bls.n	8004304 <HAL_RCC_OscConfig+0x3a4>
          {
            return HAL_TIMEOUT;
 8004300:	2303      	movs	r3, #3
 8004302:	e1b6      	b.n	8004672 <HAL_RCC_OscConfig+0x712>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8004304:	f7ff fc1d 	bl	8003b42 <LL_RCC_LSI2_IsReady>
 8004308:	4603      	mov	r3, r0
 800430a:	2b00      	cmp	r3, #0
 800430c:	d1f1      	bne.n	80042f2 <HAL_RCC_OscConfig+0x392>
 800430e:	e027      	b.n	8004360 <HAL_RCC_OscConfig+0x400>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 8004310:	f7ff fc06 	bl	8003b20 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004314:	f7fe fb2e 	bl	8002974 <HAL_GetTick>
 8004318:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 800431a:	e008      	b.n	800432e <HAL_RCC_OscConfig+0x3ce>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800431c:	f7fe fb2a 	bl	8002974 <HAL_GetTick>
 8004320:	4602      	mov	r2, r0
 8004322:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004324:	1ad3      	subs	r3, r2, r3
 8004326:	2b03      	cmp	r3, #3
 8004328:	d901      	bls.n	800432e <HAL_RCC_OscConfig+0x3ce>
        {
          return HAL_TIMEOUT;
 800432a:	2303      	movs	r3, #3
 800432c:	e1a1      	b.n	8004672 <HAL_RCC_OscConfig+0x712>
      while (LL_RCC_LSI2_IsReady() != 0U)
 800432e:	f7ff fc08 	bl	8003b42 <LL_RCC_LSI2_IsReady>
 8004332:	4603      	mov	r3, r0
 8004334:	2b00      	cmp	r3, #0
 8004336:	d1f1      	bne.n	800431c <HAL_RCC_OscConfig+0x3bc>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8004338:	f7ff fbbe 	bl	8003ab8 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800433c:	f7fe fb1a 	bl	8002974 <HAL_GetTick>
 8004340:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 8004342:	e008      	b.n	8004356 <HAL_RCC_OscConfig+0x3f6>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8004344:	f7fe fb16 	bl	8002974 <HAL_GetTick>
 8004348:	4602      	mov	r2, r0
 800434a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800434c:	1ad3      	subs	r3, r2, r3
 800434e:	2b02      	cmp	r3, #2
 8004350:	d901      	bls.n	8004356 <HAL_RCC_OscConfig+0x3f6>
        {
          return HAL_TIMEOUT;
 8004352:	2303      	movs	r3, #3
 8004354:	e18d      	b.n	8004672 <HAL_RCC_OscConfig+0x712>
      while (LL_RCC_LSI1_IsReady() != 0U)
 8004356:	f7ff fbc0 	bl	8003ada <LL_RCC_LSI1_IsReady>
 800435a:	4603      	mov	r3, r0
 800435c:	2b00      	cmp	r3, #0
 800435e:	d1f1      	bne.n	8004344 <HAL_RCC_OscConfig+0x3e4>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f003 0304 	and.w	r3, r3, #4
 8004368:	2b00      	cmp	r3, #0
 800436a:	d05b      	beq.n	8004424 <HAL_RCC_OscConfig+0x4c4>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800436c:	4ba7      	ldr	r3, [pc, #668]	; (800460c <HAL_RCC_OscConfig+0x6ac>)
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004374:	2b00      	cmp	r3, #0
 8004376:	d114      	bne.n	80043a2 <HAL_RCC_OscConfig+0x442>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8004378:	f7ff fa5e 	bl	8003838 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800437c:	f7fe fafa 	bl	8002974 <HAL_GetTick>
 8004380:	6278      	str	r0, [r7, #36]	; 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004382:	e008      	b.n	8004396 <HAL_RCC_OscConfig+0x436>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004384:	f7fe faf6 	bl	8002974 <HAL_GetTick>
 8004388:	4602      	mov	r2, r0
 800438a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800438c:	1ad3      	subs	r3, r2, r3
 800438e:	2b02      	cmp	r3, #2
 8004390:	d901      	bls.n	8004396 <HAL_RCC_OscConfig+0x436>
        {
          return HAL_TIMEOUT;
 8004392:	2303      	movs	r3, #3
 8004394:	e16d      	b.n	8004672 <HAL_RCC_OscConfig+0x712>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004396:	4b9d      	ldr	r3, [pc, #628]	; (800460c <HAL_RCC_OscConfig+0x6ac>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d0f0      	beq.n	8004384 <HAL_RCC_OscConfig+0x424>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	689b      	ldr	r3, [r3, #8]
 80043a6:	2b01      	cmp	r3, #1
 80043a8:	d102      	bne.n	80043b0 <HAL_RCC_OscConfig+0x450>
 80043aa:	f7ff fb1e 	bl	80039ea <LL_RCC_LSE_Enable>
 80043ae:	e00c      	b.n	80043ca <HAL_RCC_OscConfig+0x46a>
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	689b      	ldr	r3, [r3, #8]
 80043b4:	2b05      	cmp	r3, #5
 80043b6:	d104      	bne.n	80043c2 <HAL_RCC_OscConfig+0x462>
 80043b8:	f7ff fb39 	bl	8003a2e <LL_RCC_LSE_EnableBypass>
 80043bc:	f7ff fb15 	bl	80039ea <LL_RCC_LSE_Enable>
 80043c0:	e003      	b.n	80043ca <HAL_RCC_OscConfig+0x46a>
 80043c2:	f7ff fb23 	bl	8003a0c <LL_RCC_LSE_Disable>
 80043c6:	f7ff fb43 	bl	8003a50 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	689b      	ldr	r3, [r3, #8]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d014      	beq.n	80043fc <HAL_RCC_OscConfig+0x49c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043d2:	f7fe facf 	bl	8002974 <HAL_GetTick>
 80043d6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 80043d8:	e00a      	b.n	80043f0 <HAL_RCC_OscConfig+0x490>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043da:	f7fe facb 	bl	8002974 <HAL_GetTick>
 80043de:	4602      	mov	r2, r0
 80043e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043e2:	1ad3      	subs	r3, r2, r3
 80043e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80043e8:	4293      	cmp	r3, r2
 80043ea:	d901      	bls.n	80043f0 <HAL_RCC_OscConfig+0x490>
        {
          return HAL_TIMEOUT;
 80043ec:	2303      	movs	r3, #3
 80043ee:	e140      	b.n	8004672 <HAL_RCC_OscConfig+0x712>
      while (LL_RCC_LSE_IsReady() == 0U)
 80043f0:	f7ff fb3f 	bl	8003a72 <LL_RCC_LSE_IsReady>
 80043f4:	4603      	mov	r3, r0
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d0ef      	beq.n	80043da <HAL_RCC_OscConfig+0x47a>
 80043fa:	e013      	b.n	8004424 <HAL_RCC_OscConfig+0x4c4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043fc:	f7fe faba 	bl	8002974 <HAL_GetTick>
 8004400:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8004402:	e00a      	b.n	800441a <HAL_RCC_OscConfig+0x4ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004404:	f7fe fab6 	bl	8002974 <HAL_GetTick>
 8004408:	4602      	mov	r2, r0
 800440a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800440c:	1ad3      	subs	r3, r2, r3
 800440e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004412:	4293      	cmp	r3, r2
 8004414:	d901      	bls.n	800441a <HAL_RCC_OscConfig+0x4ba>
        {
          return HAL_TIMEOUT;
 8004416:	2303      	movs	r3, #3
 8004418:	e12b      	b.n	8004672 <HAL_RCC_OscConfig+0x712>
      while (LL_RCC_LSE_IsReady() != 0U)
 800441a:	f7ff fb2a 	bl	8003a72 <LL_RCC_LSE_IsReady>
 800441e:	4603      	mov	r3, r0
 8004420:	2b00      	cmp	r3, #0
 8004422:	d1ef      	bne.n	8004404 <HAL_RCC_OscConfig+0x4a4>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800442c:	2b00      	cmp	r3, #0
 800442e:	d02c      	beq.n	800448a <HAL_RCC_OscConfig+0x52a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004434:	2b00      	cmp	r3, #0
 8004436:	d014      	beq.n	8004462 <HAL_RCC_OscConfig+0x502>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004438:	f7ff faa3 	bl	8003982 <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800443c:	f7fe fa9a 	bl	8002974 <HAL_GetTick>
 8004440:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 8004442:	e008      	b.n	8004456 <HAL_RCC_OscConfig+0x4f6>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004444:	f7fe fa96 	bl	8002974 <HAL_GetTick>
 8004448:	4602      	mov	r2, r0
 800444a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800444c:	1ad3      	subs	r3, r2, r3
 800444e:	2b02      	cmp	r3, #2
 8004450:	d901      	bls.n	8004456 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_TIMEOUT;
 8004452:	2303      	movs	r3, #3
 8004454:	e10d      	b.n	8004672 <HAL_RCC_OscConfig+0x712>
      while (LL_RCC_HSI48_IsReady() == 0U)
 8004456:	f7ff fab6 	bl	80039c6 <LL_RCC_HSI48_IsReady>
 800445a:	4603      	mov	r3, r0
 800445c:	2b00      	cmp	r3, #0
 800445e:	d0f1      	beq.n	8004444 <HAL_RCC_OscConfig+0x4e4>
 8004460:	e013      	b.n	800448a <HAL_RCC_OscConfig+0x52a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004462:	f7ff fa9f 	bl	80039a4 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004466:	f7fe fa85 	bl	8002974 <HAL_GetTick>
 800446a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 800446c:	e008      	b.n	8004480 <HAL_RCC_OscConfig+0x520>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800446e:	f7fe fa81 	bl	8002974 <HAL_GetTick>
 8004472:	4602      	mov	r2, r0
 8004474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004476:	1ad3      	subs	r3, r2, r3
 8004478:	2b02      	cmp	r3, #2
 800447a:	d901      	bls.n	8004480 <HAL_RCC_OscConfig+0x520>
        {
          return HAL_TIMEOUT;
 800447c:	2303      	movs	r3, #3
 800447e:	e0f8      	b.n	8004672 <HAL_RCC_OscConfig+0x712>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8004480:	f7ff faa1 	bl	80039c6 <LL_RCC_HSI48_IsReady>
 8004484:	4603      	mov	r3, r0
 8004486:	2b00      	cmp	r3, #0
 8004488:	d1f1      	bne.n	800446e <HAL_RCC_OscConfig+0x50e>
#endif
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800448e:	2b00      	cmp	r3, #0
 8004490:	f000 80ee 	beq.w	8004670 <HAL_RCC_OscConfig+0x710>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004494:	f7ff fbff 	bl	8003c96 <LL_RCC_GetSysClkSource>
 8004498:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 800449a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800449e:	68db      	ldr	r3, [r3, #12]
 80044a0:	60fb      	str	r3, [r7, #12]
    
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044a6:	2b02      	cmp	r3, #2
 80044a8:	f040 80b4 	bne.w	8004614 <HAL_RCC_OscConfig+0x6b4>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
      
      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	f003 0203 	and.w	r2, r3, #3
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044b6:	429a      	cmp	r2, r3
 80044b8:	d123      	bne.n	8004502 <HAL_RCC_OscConfig+0x5a2>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044c4:	429a      	cmp	r2, r3
 80044c6:	d11c      	bne.n	8004502 <HAL_RCC_OscConfig+0x5a2>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	0a1b      	lsrs	r3, r3, #8
 80044cc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80044d4:	429a      	cmp	r2, r3
 80044d6:	d114      	bne.n	8004502 <HAL_RCC_OscConfig+0x5a2>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80044e2:	429a      	cmp	r2, r3
 80044e4:	d10d      	bne.n	8004502 <HAL_RCC_OscConfig+0x5a2>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	f003 6260 	and.w	r2, r3, #234881024	; 0xe000000
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80044f0:	429a      	cmp	r2, r3
 80044f2:	d106      	bne.n	8004502 <HAL_RCC_OscConfig+0x5a2>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80044fe:	429a      	cmp	r2, r3
 8004500:	d05d      	beq.n	80045be <HAL_RCC_OscConfig+0x65e>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004502:	693b      	ldr	r3, [r7, #16]
 8004504:	2b0c      	cmp	r3, #12
 8004506:	d058      	beq.n	80045ba <HAL_RCC_OscConfig+0x65a>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004508:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004512:	2b00      	cmp	r3, #0
 8004514:	d001      	beq.n	800451a <HAL_RCC_OscConfig+0x5ba>

          {
            return HAL_ERROR;
 8004516:	2301      	movs	r3, #1
 8004518:	e0ab      	b.n	8004672 <HAL_RCC_OscConfig+0x712>
          }
          else
#endif
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800451a:	f7ff fc72 	bl	8003e02 <LL_RCC_PLL_Disable>
            
            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800451e:	f7fe fa29 	bl	8002974 <HAL_GetTick>
 8004522:	6278      	str	r0, [r7, #36]	; 0x24
            
            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004524:	e008      	b.n	8004538 <HAL_RCC_OscConfig+0x5d8>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004526:	f7fe fa25 	bl	8002974 <HAL_GetTick>
 800452a:	4602      	mov	r2, r0
 800452c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800452e:	1ad3      	subs	r3, r2, r3
 8004530:	2b02      	cmp	r3, #2
 8004532:	d901      	bls.n	8004538 <HAL_RCC_OscConfig+0x5d8>
              {
                return HAL_TIMEOUT;
 8004534:	2303      	movs	r3, #3
 8004536:	e09c      	b.n	8004672 <HAL_RCC_OscConfig+0x712>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004538:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004542:	2b00      	cmp	r3, #0
 8004544:	d1ef      	bne.n	8004526 <HAL_RCC_OscConfig+0x5c6>
              }
            }
            
            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004546:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800454a:	68da      	ldr	r2, [r3, #12]
 800454c:	4b30      	ldr	r3, [pc, #192]	; (8004610 <HAL_RCC_OscConfig+0x6b0>)
 800454e:	4013      	ands	r3, r2
 8004550:	687a      	ldr	r2, [r7, #4]
 8004552:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8004554:	687a      	ldr	r2, [r7, #4]
 8004556:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004558:	4311      	orrs	r1, r2
 800455a:	687a      	ldr	r2, [r7, #4]
 800455c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800455e:	0212      	lsls	r2, r2, #8
 8004560:	4311      	orrs	r1, r2
 8004562:	687a      	ldr	r2, [r7, #4]
 8004564:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004566:	4311      	orrs	r1, r2
 8004568:	687a      	ldr	r2, [r7, #4]
 800456a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800456c:	4311      	orrs	r1, r2
 800456e:	687a      	ldr	r2, [r7, #4]
 8004570:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004572:	430a      	orrs	r2, r1
 8004574:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004578:	4313      	orrs	r3, r2
 800457a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
            
            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800457c:	f7ff fc32 	bl	8003de4 <LL_RCC_PLL_Enable>
            
            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004580:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004584:	68db      	ldr	r3, [r3, #12]
 8004586:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800458a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800458e:	60d3      	str	r3, [r2, #12]
            
            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004590:	f7fe f9f0 	bl	8002974 <HAL_GetTick>
 8004594:	6278      	str	r0, [r7, #36]	; 0x24
            
            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004596:	e008      	b.n	80045aa <HAL_RCC_OscConfig+0x64a>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004598:	f7fe f9ec 	bl	8002974 <HAL_GetTick>
 800459c:	4602      	mov	r2, r0
 800459e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045a0:	1ad3      	subs	r3, r2, r3
 80045a2:	2b02      	cmp	r3, #2
 80045a4:	d901      	bls.n	80045aa <HAL_RCC_OscConfig+0x64a>
              {
                return HAL_TIMEOUT;
 80045a6:	2303      	movs	r3, #3
 80045a8:	e063      	b.n	8004672 <HAL_RCC_OscConfig+0x712>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80045aa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d0ef      	beq.n	8004598 <HAL_RCC_OscConfig+0x638>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80045b8:	e05a      	b.n	8004670 <HAL_RCC_OscConfig+0x710>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80045ba:	2301      	movs	r3, #1
 80045bc:	e059      	b.n	8004672 <HAL_RCC_OscConfig+0x712>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80045be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d151      	bne.n	8004670 <HAL_RCC_OscConfig+0x710>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80045cc:	f7ff fc0a 	bl	8003de4 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80045d0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80045d4:	68db      	ldr	r3, [r3, #12]
 80045d6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80045da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80045de:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80045e0:	f7fe f9c8 	bl	8002974 <HAL_GetTick>
 80045e4:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80045e6:	e008      	b.n	80045fa <HAL_RCC_OscConfig+0x69a>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045e8:	f7fe f9c4 	bl	8002974 <HAL_GetTick>
 80045ec:	4602      	mov	r2, r0
 80045ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045f0:	1ad3      	subs	r3, r2, r3
 80045f2:	2b02      	cmp	r3, #2
 80045f4:	d901      	bls.n	80045fa <HAL_RCC_OscConfig+0x69a>
            {
              return HAL_TIMEOUT;
 80045f6:	2303      	movs	r3, #3
 80045f8:	e03b      	b.n	8004672 <HAL_RCC_OscConfig+0x712>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80045fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004604:	2b00      	cmp	r3, #0
 8004606:	d0ef      	beq.n	80045e8 <HAL_RCC_OscConfig+0x688>
 8004608:	e032      	b.n	8004670 <HAL_RCC_OscConfig+0x710>
 800460a:	bf00      	nop
 800460c:	58000400 	.word	0x58000400
 8004610:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004614:	693b      	ldr	r3, [r7, #16]
 8004616:	2b0c      	cmp	r3, #12
 8004618:	d028      	beq.n	800466c <HAL_RCC_OscConfig+0x70c>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800461a:	f7ff fbf2 	bl	8003e02 <LL_RCC_PLL_Disable>
        

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 800461e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004622:	68db      	ldr	r3, [r3, #12]
 8004624:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004628:	f023 0303 	bic.w	r3, r3, #3
 800462c:	60d3      	str	r3, [r2, #12]

#if defined(SAI1) && defined(USB)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_USBCLK | RCC_PLL_SAI1CLK);
 800462e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004632:	68db      	ldr	r3, [r3, #12]
 8004634:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004638:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 800463c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004640:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK);
#endif

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004642:	f7fe f997 	bl	8002974 <HAL_GetTick>
 8004646:	6278      	str	r0, [r7, #36]	; 0x24
        
        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004648:	e008      	b.n	800465c <HAL_RCC_OscConfig+0x6fc>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800464a:	f7fe f993 	bl	8002974 <HAL_GetTick>
 800464e:	4602      	mov	r2, r0
 8004650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004652:	1ad3      	subs	r3, r2, r3
 8004654:	2b02      	cmp	r3, #2
 8004656:	d901      	bls.n	800465c <HAL_RCC_OscConfig+0x6fc>
          {
            return HAL_TIMEOUT;
 8004658:	2303      	movs	r3, #3
 800465a:	e00a      	b.n	8004672 <HAL_RCC_OscConfig+0x712>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800465c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004666:	2b00      	cmp	r3, #0
 8004668:	d1ef      	bne.n	800464a <HAL_RCC_OscConfig+0x6ea>
 800466a:	e001      	b.n	8004670 <HAL_RCC_OscConfig+0x710>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800466c:	2301      	movs	r3, #1
 800466e:	e000      	b.n	8004672 <HAL_RCC_OscConfig+0x712>
      }
    }
  }
  return HAL_OK;
 8004670:	2300      	movs	r3, #0
}
 8004672:	4618      	mov	r0, r3
 8004674:	3734      	adds	r7, #52	; 0x34
 8004676:	46bd      	mov	sp, r7
 8004678:	bd90      	pop	{r4, r7, pc}
 800467a:	bf00      	nop

0800467c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b084      	sub	sp, #16
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
 8004684:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2b00      	cmp	r3, #0
 800468a:	d101      	bne.n	8004690 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800468c:	2301      	movs	r3, #1
 800468e:	e12d      	b.n	80048ec <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004690:	4b98      	ldr	r3, [pc, #608]	; (80048f4 <HAL_RCC_ClockConfig+0x278>)
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f003 0307 	and.w	r3, r3, #7
 8004698:	683a      	ldr	r2, [r7, #0]
 800469a:	429a      	cmp	r2, r3
 800469c:	d91b      	bls.n	80046d6 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800469e:	4b95      	ldr	r3, [pc, #596]	; (80048f4 <HAL_RCC_ClockConfig+0x278>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f023 0207 	bic.w	r2, r3, #7
 80046a6:	4993      	ldr	r1, [pc, #588]	; (80048f4 <HAL_RCC_ClockConfig+0x278>)
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	4313      	orrs	r3, r2
 80046ac:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046ae:	f7fe f961 	bl	8002974 <HAL_GetTick>
 80046b2:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046b4:	e008      	b.n	80046c8 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80046b6:	f7fe f95d 	bl	8002974 <HAL_GetTick>
 80046ba:	4602      	mov	r2, r0
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	1ad3      	subs	r3, r2, r3
 80046c0:	2b02      	cmp	r3, #2
 80046c2:	d901      	bls.n	80046c8 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 80046c4:	2303      	movs	r3, #3
 80046c6:	e111      	b.n	80048ec <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046c8:	4b8a      	ldr	r3, [pc, #552]	; (80048f4 <HAL_RCC_ClockConfig+0x278>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f003 0307 	and.w	r3, r3, #7
 80046d0:	683a      	ldr	r2, [r7, #0]
 80046d2:	429a      	cmp	r2, r3
 80046d4:	d1ef      	bne.n	80046b6 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f003 0302 	and.w	r3, r3, #2
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d016      	beq.n	8004710 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	689b      	ldr	r3, [r3, #8]
 80046e6:	4618      	mov	r0, r3
 80046e8:	f7ff fae1 	bl	8003cae <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80046ec:	f7fe f942 	bl	8002974 <HAL_GetTick>
 80046f0:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80046f2:	e008      	b.n	8004706 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80046f4:	f7fe f93e 	bl	8002974 <HAL_GetTick>
 80046f8:	4602      	mov	r2, r0
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	1ad3      	subs	r3, r2, r3
 80046fe:	2b02      	cmp	r3, #2
 8004700:	d901      	bls.n	8004706 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8004702:	2303      	movs	r3, #3
 8004704:	e0f2      	b.n	80048ec <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8004706:	f7ff fbce 	bl	8003ea6 <LL_RCC_IsActiveFlag_HPRE>
 800470a:	4603      	mov	r3, r0
 800470c:	2b00      	cmp	r3, #0
 800470e:	d0f1      	beq.n	80046f4 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f003 0320 	and.w	r3, r3, #32
 8004718:	2b00      	cmp	r3, #0
 800471a:	d016      	beq.n	800474a <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	695b      	ldr	r3, [r3, #20]
 8004720:	4618      	mov	r0, r3
 8004722:	f7ff fad8 	bl	8003cd6 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8004726:	f7fe f925 	bl	8002974 <HAL_GetTick>
 800472a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800472c:	e008      	b.n	8004740 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800472e:	f7fe f921 	bl	8002974 <HAL_GetTick>
 8004732:	4602      	mov	r2, r0
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	1ad3      	subs	r3, r2, r3
 8004738:	2b02      	cmp	r3, #2
 800473a:	d901      	bls.n	8004740 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 800473c:	2303      	movs	r3, #3
 800473e:	e0d5      	b.n	80048ec <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8004740:	f7ff fbc3 	bl	8003eca <LL_RCC_IsActiveFlag_C2HPRE>
 8004744:	4603      	mov	r3, r0
 8004746:	2b00      	cmp	r3, #0
 8004748:	d0f1      	beq.n	800472e <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004752:	2b00      	cmp	r3, #0
 8004754:	d016      	beq.n	8004784 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	699b      	ldr	r3, [r3, #24]
 800475a:	4618      	mov	r0, r3
 800475c:	f7ff fad1 	bl	8003d02 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8004760:	f7fe f908 	bl	8002974 <HAL_GetTick>
 8004764:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8004766:	e008      	b.n	800477a <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8004768:	f7fe f904 	bl	8002974 <HAL_GetTick>
 800476c:	4602      	mov	r2, r0
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	1ad3      	subs	r3, r2, r3
 8004772:	2b02      	cmp	r3, #2
 8004774:	d901      	bls.n	800477a <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8004776:	2303      	movs	r3, #3
 8004778:	e0b8      	b.n	80048ec <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800477a:	f7ff fbb9 	bl	8003ef0 <LL_RCC_IsActiveFlag_SHDHPRE>
 800477e:	4603      	mov	r3, r0
 8004780:	2b00      	cmp	r3, #0
 8004782:	d0f1      	beq.n	8004768 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f003 0304 	and.w	r3, r3, #4
 800478c:	2b00      	cmp	r3, #0
 800478e:	d016      	beq.n	80047be <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	68db      	ldr	r3, [r3, #12]
 8004794:	4618      	mov	r0, r3
 8004796:	f7ff facb 	bl	8003d30 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800479a:	f7fe f8eb 	bl	8002974 <HAL_GetTick>
 800479e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80047a0:	e008      	b.n	80047b4 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80047a2:	f7fe f8e7 	bl	8002974 <HAL_GetTick>
 80047a6:	4602      	mov	r2, r0
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	1ad3      	subs	r3, r2, r3
 80047ac:	2b02      	cmp	r3, #2
 80047ae:	d901      	bls.n	80047b4 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 80047b0:	2303      	movs	r3, #3
 80047b2:	e09b      	b.n	80048ec <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80047b4:	f7ff fbaf 	bl	8003f16 <LL_RCC_IsActiveFlag_PPRE1>
 80047b8:	4603      	mov	r3, r0
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d0f1      	beq.n	80047a2 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f003 0308 	and.w	r3, r3, #8
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d017      	beq.n	80047fa <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	691b      	ldr	r3, [r3, #16]
 80047ce:	00db      	lsls	r3, r3, #3
 80047d0:	4618      	mov	r0, r3
 80047d2:	f7ff fac1 	bl	8003d58 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80047d6:	f7fe f8cd 	bl	8002974 <HAL_GetTick>
 80047da:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80047dc:	e008      	b.n	80047f0 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80047de:	f7fe f8c9 	bl	8002974 <HAL_GetTick>
 80047e2:	4602      	mov	r2, r0
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	1ad3      	subs	r3, r2, r3
 80047e8:	2b02      	cmp	r3, #2
 80047ea:	d901      	bls.n	80047f0 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 80047ec:	2303      	movs	r3, #3
 80047ee:	e07d      	b.n	80048ec <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80047f0:	f7ff fba3 	bl	8003f3a <LL_RCC_IsActiveFlag_PPRE2>
 80047f4:	4603      	mov	r3, r0
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d0f1      	beq.n	80047de <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f003 0301 	and.w	r3, r3, #1
 8004802:	2b00      	cmp	r3, #0
 8004804:	d043      	beq.n	800488e <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	685b      	ldr	r3, [r3, #4]
 800480a:	2b02      	cmp	r3, #2
 800480c:	d106      	bne.n	800481c <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800480e:	f7ff f861 	bl	80038d4 <LL_RCC_HSE_IsReady>
 8004812:	4603      	mov	r3, r0
 8004814:	2b00      	cmp	r3, #0
 8004816:	d11e      	bne.n	8004856 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8004818:	2301      	movs	r3, #1
 800481a:	e067      	b.n	80048ec <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	2b03      	cmp	r3, #3
 8004822:	d106      	bne.n	8004832 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8004824:	f7ff fafc 	bl	8003e20 <LL_RCC_PLL_IsReady>
 8004828:	4603      	mov	r3, r0
 800482a:	2b00      	cmp	r3, #0
 800482c:	d113      	bne.n	8004856 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800482e:	2301      	movs	r3, #1
 8004830:	e05c      	b.n	80048ec <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	685b      	ldr	r3, [r3, #4]
 8004836:	2b00      	cmp	r3, #0
 8004838:	d106      	bne.n	8004848 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 800483a:	f7ff f9c9 	bl	8003bd0 <LL_RCC_MSI_IsReady>
 800483e:	4603      	mov	r3, r0
 8004840:	2b00      	cmp	r3, #0
 8004842:	d108      	bne.n	8004856 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8004844:	2301      	movs	r3, #1
 8004846:	e051      	b.n	80048ec <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8004848:	f7ff f874 	bl	8003934 <LL_RCC_HSI_IsReady>
 800484c:	4603      	mov	r3, r0
 800484e:	2b00      	cmp	r3, #0
 8004850:	d101      	bne.n	8004856 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8004852:	2301      	movs	r3, #1
 8004854:	e04a      	b.n	80048ec <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	685b      	ldr	r3, [r3, #4]
 800485a:	4618      	mov	r0, r3
 800485c:	f7ff fa07 	bl	8003c6e <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004860:	f7fe f888 	bl	8002974 <HAL_GetTick>
 8004864:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004866:	e00a      	b.n	800487e <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004868:	f7fe f884 	bl	8002974 <HAL_GetTick>
 800486c:	4602      	mov	r2, r0
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	1ad3      	subs	r3, r2, r3
 8004872:	f241 3288 	movw	r2, #5000	; 0x1388
 8004876:	4293      	cmp	r3, r2
 8004878:	d901      	bls.n	800487e <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 800487a:	2303      	movs	r3, #3
 800487c:	e036      	b.n	80048ec <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800487e:	f7ff fa0a 	bl	8003c96 <LL_RCC_GetSysClkSource>
 8004882:	4602      	mov	r2, r0
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	009b      	lsls	r3, r3, #2
 800488a:	429a      	cmp	r2, r3
 800488c:	d1ec      	bne.n	8004868 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800488e:	4b19      	ldr	r3, [pc, #100]	; (80048f4 <HAL_RCC_ClockConfig+0x278>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f003 0307 	and.w	r3, r3, #7
 8004896:	683a      	ldr	r2, [r7, #0]
 8004898:	429a      	cmp	r2, r3
 800489a:	d21b      	bcs.n	80048d4 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800489c:	4b15      	ldr	r3, [pc, #84]	; (80048f4 <HAL_RCC_ClockConfig+0x278>)
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f023 0207 	bic.w	r2, r3, #7
 80048a4:	4913      	ldr	r1, [pc, #76]	; (80048f4 <HAL_RCC_ClockConfig+0x278>)
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	4313      	orrs	r3, r2
 80048aa:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80048ac:	f7fe f862 	bl	8002974 <HAL_GetTick>
 80048b0:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80048b2:	e008      	b.n	80048c6 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80048b4:	f7fe f85e 	bl	8002974 <HAL_GetTick>
 80048b8:	4602      	mov	r2, r0
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	1ad3      	subs	r3, r2, r3
 80048be:	2b02      	cmp	r3, #2
 80048c0:	d901      	bls.n	80048c6 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 80048c2:	2303      	movs	r3, #3
 80048c4:	e012      	b.n	80048ec <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80048c6:	4b0b      	ldr	r3, [pc, #44]	; (80048f4 <HAL_RCC_ClockConfig+0x278>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f003 0307 	and.w	r3, r3, #7
 80048ce:	683a      	ldr	r2, [r7, #0]
 80048d0:	429a      	cmp	r2, r3
 80048d2:	d1ef      	bne.n	80048b4 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80048d4:	f000 f87e 	bl	80049d4 <HAL_RCC_GetHCLKFreq>
 80048d8:	4603      	mov	r3, r0
 80048da:	4a07      	ldr	r2, [pc, #28]	; (80048f8 <HAL_RCC_ClockConfig+0x27c>)
 80048dc:	6013      	str	r3, [r2, #0]
  
  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 80048de:	f7fe f855 	bl	800298c <HAL_GetTickPrio>
 80048e2:	4603      	mov	r3, r0
 80048e4:	4618      	mov	r0, r3
 80048e6:	f7fd fff7 	bl	80028d8 <HAL_InitTick>
 80048ea:	4603      	mov	r3, r0
}
 80048ec:	4618      	mov	r0, r3
 80048ee:	3710      	adds	r7, #16
 80048f0:	46bd      	mov	sp, r7
 80048f2:	bd80      	pop	{r7, pc}
 80048f4:	58004000 	.word	0x58004000
 80048f8:	20000004 	.word	0x20000004

080048fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80048fc:	b590      	push	{r4, r7, lr}
 80048fe:	b085      	sub	sp, #20
 8004900:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq, pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004902:	f7ff f9c8 	bl	8003c96 <LL_RCC_GetSysClkSource>
 8004906:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d10a      	bne.n	8004924 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800490e:	f7ff f984 	bl	8003c1a <LL_RCC_MSI_GetRange>
 8004912:	4603      	mov	r3, r0
 8004914:	091b      	lsrs	r3, r3, #4
 8004916:	f003 030f 	and.w	r3, r3, #15
 800491a:	4a2b      	ldr	r2, [pc, #172]	; (80049c8 <HAL_RCC_GetSysClockFreq+0xcc>)
 800491c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004920:	60fb      	str	r3, [r7, #12]
 8004922:	e04b      	b.n	80049bc <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2b04      	cmp	r3, #4
 8004928:	d102      	bne.n	8004930 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800492a:	4b28      	ldr	r3, [pc, #160]	; (80049cc <HAL_RCC_GetSysClockFreq+0xd0>)
 800492c:	60fb      	str	r3, [r7, #12]
 800492e:	e045      	b.n	80049bc <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2b08      	cmp	r3, #8
 8004934:	d10a      	bne.n	800494c <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8004936:	f7fe ff9d 	bl	8003874 <LL_RCC_HSE_IsEnabledDiv2>
 800493a:	4603      	mov	r3, r0
 800493c:	2b01      	cmp	r3, #1
 800493e:	d102      	bne.n	8004946 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8004940:	4b22      	ldr	r3, [pc, #136]	; (80049cc <HAL_RCC_GetSysClockFreq+0xd0>)
 8004942:	60fb      	str	r3, [r7, #12]
 8004944:	e03a      	b.n	80049bc <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8004946:	4b22      	ldr	r3, [pc, #136]	; (80049d0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8004948:	60fb      	str	r3, [r7, #12]
 800494a:	e037      	b.n	80049bc <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 800494c:	f7ff fa9f 	bl	8003e8e <LL_RCC_PLL_GetMainSource>
 8004950:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8004952:	683b      	ldr	r3, [r7, #0]
 8004954:	2b02      	cmp	r3, #2
 8004956:	d003      	beq.n	8004960 <HAL_RCC_GetSysClockFreq+0x64>
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	2b03      	cmp	r3, #3
 800495c:	d003      	beq.n	8004966 <HAL_RCC_GetSysClockFreq+0x6a>
 800495e:	e00d      	b.n	800497c <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8004960:	4b1a      	ldr	r3, [pc, #104]	; (80049cc <HAL_RCC_GetSysClockFreq+0xd0>)
 8004962:	60bb      	str	r3, [r7, #8]
        break;
 8004964:	e015      	b.n	8004992 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8004966:	f7fe ff85 	bl	8003874 <LL_RCC_HSE_IsEnabledDiv2>
 800496a:	4603      	mov	r3, r0
 800496c:	2b01      	cmp	r3, #1
 800496e:	d102      	bne.n	8004976 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8004970:	4b16      	ldr	r3, [pc, #88]	; (80049cc <HAL_RCC_GetSysClockFreq+0xd0>)
 8004972:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8004974:	e00d      	b.n	8004992 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8004976:	4b16      	ldr	r3, [pc, #88]	; (80049d0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8004978:	60bb      	str	r3, [r7, #8]
        break;
 800497a:	e00a      	b.n	8004992 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800497c:	f7ff f94d 	bl	8003c1a <LL_RCC_MSI_GetRange>
 8004980:	4603      	mov	r3, r0
 8004982:	091b      	lsrs	r3, r3, #4
 8004984:	f003 030f 	and.w	r3, r3, #15
 8004988:	4a0f      	ldr	r2, [pc, #60]	; (80049c8 <HAL_RCC_GetSysClockFreq+0xcc>)
 800498a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800498e:	60bb      	str	r3, [r7, #8]
        break;
 8004990:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
 8004992:	f7ff fa57 	bl	8003e44 <LL_RCC_PLL_GetN>
 8004996:	4602      	mov	r2, r0
 8004998:	68bb      	ldr	r3, [r7, #8]
 800499a:	fb03 f402 	mul.w	r4, r3, r2
 800499e:	f7ff fa6a 	bl	8003e76 <LL_RCC_PLL_GetDivider>
 80049a2:	4603      	mov	r3, r0
 80049a4:	091b      	lsrs	r3, r3, #4
 80049a6:	3301      	adds	r3, #1
 80049a8:	fbb4 f4f3 	udiv	r4, r4, r3
 80049ac:	f7ff fa57 	bl	8003e5e <LL_RCC_PLL_GetR>
 80049b0:	4603      	mov	r3, r0
 80049b2:	0f5b      	lsrs	r3, r3, #29
 80049b4:	3301      	adds	r3, #1
 80049b6:	fbb4 f3f3 	udiv	r3, r4, r3
 80049ba:	60fb      	str	r3, [r7, #12]
  }

  return sysclockfreq;
 80049bc:	68fb      	ldr	r3, [r7, #12]
}
 80049be:	4618      	mov	r0, r3
 80049c0:	3714      	adds	r7, #20
 80049c2:	46bd      	mov	sp, r7
 80049c4:	bd90      	pop	{r4, r7, pc}
 80049c6:	bf00      	nop
 80049c8:	0800cddc 	.word	0x0800cddc
 80049cc:	00f42400 	.word	0x00f42400
 80049d0:	01e84800 	.word	0x01e84800

080049d4 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80049d4:	b598      	push	{r3, r4, r7, lr}
 80049d6:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 80049d8:	f7ff ff90 	bl	80048fc <HAL_RCC_GetSysClockFreq>
 80049dc:	4604      	mov	r4, r0
 80049de:	f7ff f9cf 	bl	8003d80 <LL_RCC_GetAHBPrescaler>
 80049e2:	4603      	mov	r3, r0
 80049e4:	091b      	lsrs	r3, r3, #4
 80049e6:	f003 030f 	and.w	r3, r3, #15
 80049ea:	4a03      	ldr	r2, [pc, #12]	; (80049f8 <HAL_RCC_GetHCLKFreq+0x24>)
 80049ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049f0:	fbb4 f3f3 	udiv	r3, r4, r3
}
 80049f4:	4618      	mov	r0, r3
 80049f6:	bd98      	pop	{r3, r4, r7, pc}
 80049f8:	0800cd7c 	.word	0x0800cd7c

080049fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80049fc:	b598      	push	{r3, r4, r7, lr}
 80049fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8004a00:	f7ff ffe8 	bl	80049d4 <HAL_RCC_GetHCLKFreq>
 8004a04:	4604      	mov	r4, r0
 8004a06:	f7ff f9d5 	bl	8003db4 <LL_RCC_GetAPB1Prescaler>
 8004a0a:	4603      	mov	r3, r0
 8004a0c:	0a1b      	lsrs	r3, r3, #8
 8004a0e:	f003 0307 	and.w	r3, r3, #7
 8004a12:	4a04      	ldr	r2, [pc, #16]	; (8004a24 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004a14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a18:	f003 031f 	and.w	r3, r3, #31
 8004a1c:	fa24 f303 	lsr.w	r3, r4, r3
}
 8004a20:	4618      	mov	r0, r3
 8004a22:	bd98      	pop	{r3, r4, r7, pc}
 8004a24:	0800cdbc 	.word	0x0800cdbc

08004a28 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a28:	b598      	push	{r3, r4, r7, lr}
 8004a2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8004a2c:	f7ff ffd2 	bl	80049d4 <HAL_RCC_GetHCLKFreq>
 8004a30:	4604      	mov	r4, r0
 8004a32:	f7ff f9cb 	bl	8003dcc <LL_RCC_GetAPB2Prescaler>
 8004a36:	4603      	mov	r3, r0
 8004a38:	0adb      	lsrs	r3, r3, #11
 8004a3a:	f003 0307 	and.w	r3, r3, #7
 8004a3e:	4a04      	ldr	r2, [pc, #16]	; (8004a50 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004a40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a44:	f003 031f 	and.w	r3, r3, #31
 8004a48:	fa24 f303 	lsr.w	r3, r4, r3
}
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	bd98      	pop	{r3, r4, r7, pc}
 8004a50:	0800cdbc 	.word	0x0800cdbc

08004a54 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8004a54:	b590      	push	{r4, r7, lr}
 8004a56:	b085      	sub	sp, #20
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2bb0      	cmp	r3, #176	; 0xb0
 8004a60:	d903      	bls.n	8004a6a <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8004a62:	4b15      	ldr	r3, [pc, #84]	; (8004ab8 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8004a64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a66:	60fb      	str	r3, [r7, #12]
 8004a68:	e007      	b.n	8004a7a <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	091b      	lsrs	r3, r3, #4
 8004a6e:	f003 030f 	and.w	r3, r3, #15
 8004a72:	4a11      	ldr	r2, [pc, #68]	; (8004ab8 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8004a74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a78:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8004a7a:	f7ff f98d 	bl	8003d98 <LL_RCC_GetAHB4Prescaler>
 8004a7e:	4603      	mov	r3, r0
 8004a80:	091b      	lsrs	r3, r3, #4
 8004a82:	f003 030f 	and.w	r3, r3, #15
 8004a86:	4a0d      	ldr	r2, [pc, #52]	; (8004abc <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8004a88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a8c:	68fa      	ldr	r2, [r7, #12]
 8004a8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a92:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8004a94:	68bb      	ldr	r3, [r7, #8]
 8004a96:	4a0a      	ldr	r2, [pc, #40]	; (8004ac0 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 8004a98:	fba2 2303 	umull	r2, r3, r2, r3
 8004a9c:	0c9c      	lsrs	r4, r3, #18
 8004a9e:	f7fe fedb 	bl	8003858 <HAL_PWREx_GetVoltageRange>
 8004aa2:	4603      	mov	r3, r0
 8004aa4:	4619      	mov	r1, r3
 8004aa6:	4620      	mov	r0, r4
 8004aa8:	f000 f80c 	bl	8004ac4 <RCC_SetFlashLatency>
 8004aac:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif
}
 8004aae:	4618      	mov	r0, r3
 8004ab0:	3714      	adds	r7, #20
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	bd90      	pop	{r4, r7, pc}
 8004ab6:	bf00      	nop
 8004ab8:	0800cddc 	.word	0x0800cddc
 8004abc:	0800cd7c 	.word	0x0800cd7c
 8004ac0:	431bde83 	.word	0x431bde83

08004ac4 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8004ac4:	b590      	push	{r4, r7, lr}
 8004ac6:	b093      	sub	sp, #76	; 0x4c
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
 8004acc:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8004ace:	4b37      	ldr	r3, [pc, #220]	; (8004bac <RCC_SetFlashLatency+0xe8>)
 8004ad0:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8004ad4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004ad6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8004ada:	4a35      	ldr	r2, [pc, #212]	; (8004bb0 <RCC_SetFlashLatency+0xec>)
 8004adc:	f107 031c 	add.w	r3, r7, #28
 8004ae0:	ca07      	ldmia	r2, {r0, r1, r2}
 8004ae2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8004ae6:	4b33      	ldr	r3, [pc, #204]	; (8004bb4 <RCC_SetFlashLatency+0xf0>)
 8004ae8:	f107 040c 	add.w	r4, r7, #12
 8004aec:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004aee:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8004af2:	2300      	movs	r3, #0
 8004af4:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004afc:	d11a      	bne.n	8004b34 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8004afe:	2300      	movs	r3, #0
 8004b00:	643b      	str	r3, [r7, #64]	; 0x40
 8004b02:	e013      	b.n	8004b2c <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8004b04:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004b06:	009b      	lsls	r3, r3, #2
 8004b08:	3348      	adds	r3, #72	; 0x48
 8004b0a:	443b      	add	r3, r7
 8004b0c:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8004b10:	687a      	ldr	r2, [r7, #4]
 8004b12:	429a      	cmp	r2, r3
 8004b14:	d807      	bhi.n	8004b26 <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8004b16:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004b18:	009b      	lsls	r3, r3, #2
 8004b1a:	3348      	adds	r3, #72	; 0x48
 8004b1c:	443b      	add	r3, r7
 8004b1e:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8004b22:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8004b24:	e020      	b.n	8004b68 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8004b26:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004b28:	3301      	adds	r3, #1
 8004b2a:	643b      	str	r3, [r7, #64]	; 0x40
 8004b2c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004b2e:	2b03      	cmp	r3, #3
 8004b30:	d9e8      	bls.n	8004b04 <RCC_SetFlashLatency+0x40>
 8004b32:	e019      	b.n	8004b68 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8004b34:	2300      	movs	r3, #0
 8004b36:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004b38:	e013      	b.n	8004b62 <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8004b3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b3c:	009b      	lsls	r3, r3, #2
 8004b3e:	3348      	adds	r3, #72	; 0x48
 8004b40:	443b      	add	r3, r7
 8004b42:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8004b46:	687a      	ldr	r2, [r7, #4]
 8004b48:	429a      	cmp	r2, r3
 8004b4a:	d807      	bhi.n	8004b5c <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8004b4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b4e:	009b      	lsls	r3, r3, #2
 8004b50:	3348      	adds	r3, #72	; 0x48
 8004b52:	443b      	add	r3, r7
 8004b54:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8004b58:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8004b5a:	e005      	b.n	8004b68 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8004b5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b5e:	3301      	adds	r3, #1
 8004b60:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004b62:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b64:	2b02      	cmp	r3, #2
 8004b66:	d9e8      	bls.n	8004b3a <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif

  __HAL_FLASH_SET_LATENCY(latency);
 8004b68:	4b13      	ldr	r3, [pc, #76]	; (8004bb8 <RCC_SetFlashLatency+0xf4>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f023 0207 	bic.w	r2, r3, #7
 8004b70:	4911      	ldr	r1, [pc, #68]	; (8004bb8 <RCC_SetFlashLatency+0xf4>)
 8004b72:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004b74:	4313      	orrs	r3, r2
 8004b76:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004b78:	f7fd fefc 	bl	8002974 <HAL_GetTick>
 8004b7c:	63b8      	str	r0, [r7, #56]	; 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8004b7e:	e008      	b.n	8004b92 <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8004b80:	f7fd fef8 	bl	8002974 <HAL_GetTick>
 8004b84:	4602      	mov	r2, r0
 8004b86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b88:	1ad3      	subs	r3, r2, r3
 8004b8a:	2b02      	cmp	r3, #2
 8004b8c:	d901      	bls.n	8004b92 <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 8004b8e:	2303      	movs	r3, #3
 8004b90:	e007      	b.n	8004ba2 <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8004b92:	4b09      	ldr	r3, [pc, #36]	; (8004bb8 <RCC_SetFlashLatency+0xf4>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f003 0307 	and.w	r3, r3, #7
 8004b9a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004b9c:	429a      	cmp	r2, r3
 8004b9e:	d1ef      	bne.n	8004b80 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 8004ba0:	2300      	movs	r3, #0
}
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	374c      	adds	r7, #76	; 0x4c
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	bd90      	pop	{r4, r7, pc}
 8004baa:	bf00      	nop
 8004bac:	0800c728 	.word	0x0800c728
 8004bb0:	0800c738 	.word	0x0800c738
 8004bb4:	0800c744 	.word	0x0800c744
 8004bb8:	58004000 	.word	0x58004000

08004bbc <LL_RCC_LSE_IsEnabled>:
{
 8004bbc:	b480      	push	{r7}
 8004bbe:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8004bc0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004bc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bc8:	f003 0301 	and.w	r3, r3, #1
 8004bcc:	2b01      	cmp	r3, #1
 8004bce:	d101      	bne.n	8004bd4 <LL_RCC_LSE_IsEnabled+0x18>
 8004bd0:	2301      	movs	r3, #1
 8004bd2:	e000      	b.n	8004bd6 <LL_RCC_LSE_IsEnabled+0x1a>
 8004bd4:	2300      	movs	r3, #0
}
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bde:	4770      	bx	lr

08004be0 <LL_RCC_LSE_IsReady>:
{
 8004be0:	b480      	push	{r7}
 8004be2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8004be4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004be8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bec:	f003 0302 	and.w	r3, r3, #2
 8004bf0:	2b02      	cmp	r3, #2
 8004bf2:	d101      	bne.n	8004bf8 <LL_RCC_LSE_IsReady+0x18>
 8004bf4:	2301      	movs	r3, #1
 8004bf6:	e000      	b.n	8004bfa <LL_RCC_LSE_IsReady+0x1a>
 8004bf8:	2300      	movs	r3, #0
}
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c02:	4770      	bx	lr

08004c04 <LL_RCC_SetRFWKPClockSource>:
{
 8004c04:	b480      	push	{r7}
 8004c06:	b083      	sub	sp, #12
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8004c0c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c10:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004c14:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004c18:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	4313      	orrs	r3, r2
 8004c20:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8004c24:	bf00      	nop
 8004c26:	370c      	adds	r7, #12
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2e:	4770      	bx	lr

08004c30 <LL_RCC_SetSMPSClockSource>:
{
 8004c30:	b480      	push	{r7}
 8004c32:	b083      	sub	sp, #12
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8004c38:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c3e:	f023 0203 	bic.w	r2, r3, #3
 8004c42:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	4313      	orrs	r3, r2
 8004c4a:	624b      	str	r3, [r1, #36]	; 0x24
}
 8004c4c:	bf00      	nop
 8004c4e:	370c      	adds	r7, #12
 8004c50:	46bd      	mov	sp, r7
 8004c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c56:	4770      	bx	lr

08004c58 <LL_RCC_SetSMPSPrescaler>:
{
 8004c58:	b480      	push	{r7}
 8004c5a:	b083      	sub	sp, #12
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8004c60:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c66:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004c6a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	4313      	orrs	r3, r2
 8004c72:	624b      	str	r3, [r1, #36]	; 0x24
}
 8004c74:	bf00      	nop
 8004c76:	370c      	adds	r7, #12
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7e:	4770      	bx	lr

08004c80 <LL_RCC_SetUSARTClockSource>:
{
 8004c80:	b480      	push	{r7}
 8004c82:	b083      	sub	sp, #12
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8004c88:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c90:	f023 0203 	bic.w	r2, r3, #3
 8004c94:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	4313      	orrs	r3, r2
 8004c9c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8004ca0:	bf00      	nop
 8004ca2:	370c      	adds	r7, #12
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004caa:	4770      	bx	lr

08004cac <LL_RCC_SetLPUARTClockSource>:
{
 8004cac:	b480      	push	{r7}
 8004cae:	b083      	sub	sp, #12
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8004cb4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004cb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cbc:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004cc0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	4313      	orrs	r3, r2
 8004cc8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8004ccc:	bf00      	nop
 8004cce:	370c      	adds	r7, #12
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd6:	4770      	bx	lr

08004cd8 <LL_RCC_SetI2CClockSource>:
{
 8004cd8:	b480      	push	{r7}
 8004cda:	b083      	sub	sp, #12
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8004ce0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ce4:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	091b      	lsrs	r3, r3, #4
 8004cec:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8004cf0:	43db      	mvns	r3, r3
 8004cf2:	401a      	ands	r2, r3
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	011b      	lsls	r3, r3, #4
 8004cf8:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8004cfc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004d00:	4313      	orrs	r3, r2
 8004d02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8004d06:	bf00      	nop
 8004d08:	370c      	adds	r7, #12
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d10:	4770      	bx	lr

08004d12 <LL_RCC_SetLPTIMClockSource>:
{
 8004d12:	b480      	push	{r7}
 8004d14:	b083      	sub	sp, #12
 8004d16:	af00      	add	r7, sp, #0
 8004d18:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8004d1a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d1e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	0c1b      	lsrs	r3, r3, #16
 8004d26:	041b      	lsls	r3, r3, #16
 8004d28:	43db      	mvns	r3, r3
 8004d2a:	401a      	ands	r2, r3
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	041b      	lsls	r3, r3, #16
 8004d30:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004d34:	4313      	orrs	r3, r2
 8004d36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8004d3a:	bf00      	nop
 8004d3c:	370c      	adds	r7, #12
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d44:	4770      	bx	lr

08004d46 <LL_RCC_SetSAIClockSource>:
{
 8004d46:	b480      	push	{r7}
 8004d48:	b083      	sub	sp, #12
 8004d4a:	af00      	add	r7, sp, #0
 8004d4c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 8004d4e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d56:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004d5a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	4313      	orrs	r3, r2
 8004d62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8004d66:	bf00      	nop
 8004d68:	370c      	adds	r7, #12
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d70:	4770      	bx	lr

08004d72 <LL_RCC_SetRNGClockSource>:
{
 8004d72:	b480      	push	{r7}
 8004d74:	b083      	sub	sp, #12
 8004d76:	af00      	add	r7, sp, #0
 8004d78:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8004d7a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d82:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8004d86:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	4313      	orrs	r3, r2
 8004d8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8004d92:	bf00      	nop
 8004d94:	370c      	adds	r7, #12
 8004d96:	46bd      	mov	sp, r7
 8004d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9c:	4770      	bx	lr

08004d9e <LL_RCC_SetCLK48ClockSource>:
{
 8004d9e:	b480      	push	{r7}
 8004da0:	b083      	sub	sp, #12
 8004da2:	af00      	add	r7, sp, #0
 8004da4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8004da6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004daa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dae:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004db2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	4313      	orrs	r3, r2
 8004dba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8004dbe:	bf00      	nop
 8004dc0:	370c      	adds	r7, #12
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc8:	4770      	bx	lr

08004dca <LL_RCC_SetUSBClockSource>:
{
 8004dca:	b580      	push	{r7, lr}
 8004dcc:	b082      	sub	sp, #8
 8004dce:	af00      	add	r7, sp, #0
 8004dd0:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 8004dd2:	6878      	ldr	r0, [r7, #4]
 8004dd4:	f7ff ffe3 	bl	8004d9e <LL_RCC_SetCLK48ClockSource>
}
 8004dd8:	bf00      	nop
 8004dda:	3708      	adds	r7, #8
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	bd80      	pop	{r7, pc}

08004de0 <LL_RCC_SetADCClockSource>:
{
 8004de0:	b480      	push	{r7}
 8004de2:	b083      	sub	sp, #12
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8004de8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004dec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004df0:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004df4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	4313      	orrs	r3, r2
 8004dfc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8004e00:	bf00      	nop
 8004e02:	370c      	adds	r7, #12
 8004e04:	46bd      	mov	sp, r7
 8004e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0a:	4770      	bx	lr

08004e0c <LL_RCC_SetRTCClockSource>:
{
 8004e0c:	b480      	push	{r7}
 8004e0e:	b083      	sub	sp, #12
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8004e14:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004e18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e1c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004e20:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	4313      	orrs	r3, r2
 8004e28:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8004e2c:	bf00      	nop
 8004e2e:	370c      	adds	r7, #12
 8004e30:	46bd      	mov	sp, r7
 8004e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e36:	4770      	bx	lr

08004e38 <LL_RCC_GetRTCClockSource>:
{
 8004e38:	b480      	push	{r7}
 8004e3a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8004e3c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004e40:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e44:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 8004e48:	4618      	mov	r0, r3
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e50:	4770      	bx	lr

08004e52 <LL_RCC_ForceBackupDomainReset>:
{
 8004e52:	b480      	push	{r7}
 8004e54:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8004e56:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004e5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e5e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004e62:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e66:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8004e6a:	bf00      	nop
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e72:	4770      	bx	lr

08004e74 <LL_RCC_ReleaseBackupDomainReset>:
{
 8004e74:	b480      	push	{r7}
 8004e76:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8004e78:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004e7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e80:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004e84:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e88:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8004e8c:	bf00      	nop
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e94:	4770      	bx	lr

08004e96 <LL_RCC_PLLSAI1_Enable>:
{
 8004e96:	b480      	push	{r7}
 8004e98:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8004e9a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004ea4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004ea8:	6013      	str	r3, [r2, #0]
}
 8004eaa:	bf00      	nop
 8004eac:	46bd      	mov	sp, r7
 8004eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb2:	4770      	bx	lr

08004eb4 <LL_RCC_PLLSAI1_Disable>:
{
 8004eb4:	b480      	push	{r7}
 8004eb6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8004eb8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004ec2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004ec6:	6013      	str	r3, [r2, #0]
}
 8004ec8:	bf00      	nop
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed0:	4770      	bx	lr

08004ed2 <LL_RCC_PLLSAI1_IsReady>:
{
 8004ed2:	b480      	push	{r7}
 8004ed4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8004ed6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004ee0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004ee4:	d101      	bne.n	8004eea <LL_RCC_PLLSAI1_IsReady+0x18>
 8004ee6:	2301      	movs	r3, #1
 8004ee8:	e000      	b.n	8004eec <LL_RCC_PLLSAI1_IsReady+0x1a>
 8004eea:	2300      	movs	r3, #0
}
 8004eec:	4618      	mov	r0, r3
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef4:	4770      	bx	lr

08004ef6 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004ef6:	b580      	push	{r7, lr}
 8004ef8:	b088      	sub	sp, #32
 8004efa:	af00      	add	r7, sp, #0
 8004efc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8004efe:	2300      	movs	r3, #0
 8004f00:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8004f02:	2300      	movs	r3, #0
 8004f04:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d034      	beq.n	8004f7c <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f16:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004f1a:	d021      	beq.n	8004f60 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8004f1c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004f20:	d81b      	bhi.n	8004f5a <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004f22:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004f26:	d01d      	beq.n	8004f64 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8004f28:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004f2c:	d815      	bhi.n	8004f5a <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d00b      	beq.n	8004f4a <HAL_RCCEx_PeriphCLKConfig+0x54>
 8004f32:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004f36:	d110      	bne.n	8004f5a <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 8004f38:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f3c:	68db      	ldr	r3, [r3, #12]
 8004f3e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004f42:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f46:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 8004f48:	e00d      	b.n	8004f66 <HAL_RCCEx_PeriphCLKConfig+0x70>

#if defined(SAI1)
      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	3304      	adds	r3, #4
 8004f4e:	4618      	mov	r0, r3
 8004f50:	f000 f947 	bl	80051e2 <RCCEx_PLLSAI1_ConfigNP>
 8004f54:	4603      	mov	r3, r0
 8004f56:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8004f58:	e005      	b.n	8004f66 <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	77fb      	strb	r3, [r7, #31]
        break;
 8004f5e:	e002      	b.n	8004f66 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8004f60:	bf00      	nop
 8004f62:	e000      	b.n	8004f66 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8004f64:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f66:	7ffb      	ldrb	r3, [r7, #31]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d105      	bne.n	8004f78 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f70:	4618      	mov	r0, r3
 8004f72:	f7ff fee8 	bl	8004d46 <LL_RCC_SetSAIClockSource>
 8004f76:	e001      	b.n	8004f7c <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f78:	7ffb      	ldrb	r3, [r7, #31]
 8004f7a:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d046      	beq.n	8005016 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8004f88:	f7ff ff56 	bl	8004e38 <LL_RCC_GetRTCClockSource>
 8004f8c:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f92:	69ba      	ldr	r2, [r7, #24]
 8004f94:	429a      	cmp	r2, r3
 8004f96:	d03c      	beq.n	8005012 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8004f98:	f7fe fc4e 	bl	8003838 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8004f9c:	69bb      	ldr	r3, [r7, #24]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d105      	bne.n	8004fae <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	f7ff ff30 	bl	8004e0c <LL_RCC_SetRTCClockSource>
 8004fac:	e02e      	b.n	800500c <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8004fae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004fb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fb6:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8004fb8:	f7ff ff4b 	bl	8004e52 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 8004fbc:	f7ff ff5a 	bl	8004e74 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8004fc0:	697b      	ldr	r3, [r7, #20]
 8004fc2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fca:	4313      	orrs	r3, r2
 8004fcc:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 8004fce:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004fd2:	697b      	ldr	r3, [r7, #20]
 8004fd4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8004fd8:	f7ff fdf0 	bl	8004bbc <LL_RCC_LSE_IsEnabled>
 8004fdc:	4603      	mov	r3, r0
 8004fde:	2b01      	cmp	r3, #1
 8004fe0:	d114      	bne.n	800500c <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004fe2:	f7fd fcc7 	bl	8002974 <HAL_GetTick>
 8004fe6:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 8004fe8:	e00b      	b.n	8005002 <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004fea:	f7fd fcc3 	bl	8002974 <HAL_GetTick>
 8004fee:	4602      	mov	r2, r0
 8004ff0:	693b      	ldr	r3, [r7, #16]
 8004ff2:	1ad3      	subs	r3, r2, r3
 8004ff4:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d902      	bls.n	8005002 <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 8004ffc:	2303      	movs	r3, #3
 8004ffe:	77fb      	strb	r3, [r7, #31]
              break;
 8005000:	e004      	b.n	800500c <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 8005002:	f7ff fded 	bl	8004be0 <LL_RCC_LSE_IsReady>
 8005006:	4603      	mov	r3, r0
 8005008:	2b01      	cmp	r3, #1
 800500a:	d1ee      	bne.n	8004fea <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 800500c:	7ffb      	ldrb	r3, [r7, #31]
 800500e:	77bb      	strb	r3, [r7, #30]
 8005010:	e001      	b.n	8005016 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005012:	7ffb      	ldrb	r3, [r7, #31]
 8005014:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f003 0301 	and.w	r3, r3, #1
 800501e:	2b00      	cmp	r3, #0
 8005020:	d004      	beq.n	800502c <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	699b      	ldr	r3, [r3, #24]
 8005026:	4618      	mov	r0, r3
 8005028:	f7ff fe2a 	bl	8004c80 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f003 0302 	and.w	r3, r3, #2
 8005034:	2b00      	cmp	r3, #0
 8005036:	d004      	beq.n	8005042 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	69db      	ldr	r3, [r3, #28]
 800503c:	4618      	mov	r0, r3
 800503e:	f7ff fe35 	bl	8004cac <LL_RCC_SetLPUARTClockSource>
  }
#endif

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f003 0310 	and.w	r3, r3, #16
 800504a:	2b00      	cmp	r3, #0
 800504c:	d004      	beq.n	8005058 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005052:	4618      	mov	r0, r3
 8005054:	f7ff fe5d 	bl	8004d12 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f003 0320 	and.w	r3, r3, #32
 8005060:	2b00      	cmp	r3, #0
 8005062:	d004      	beq.n	800506e <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005068:	4618      	mov	r0, r3
 800506a:	f7ff fe52 	bl	8004d12 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f003 0304 	and.w	r3, r3, #4
 8005076:	2b00      	cmp	r3, #0
 8005078:	d004      	beq.n	8005084 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6a1b      	ldr	r3, [r3, #32]
 800507e:	4618      	mov	r0, r3
 8005080:	f7ff fe2a 	bl	8004cd8 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f003 0308 	and.w	r3, r3, #8
 800508c:	2b00      	cmp	r3, #0
 800508e:	d004      	beq.n	800509a <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005094:	4618      	mov	r0, r3
 8005096:	f7ff fe1f 	bl	8004cd8 <LL_RCC_SetI2CClockSource>
  }
#endif

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d022      	beq.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050aa:	4618      	mov	r0, r3
 80050ac:	f7ff fe8d 	bl	8004dca <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050b4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80050b8:	d107      	bne.n	80050ca <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 80050ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80050be:	68db      	ldr	r3, [r3, #12]
 80050c0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80050c4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80050c8:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
  if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050ce:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80050d2:	d10b      	bne.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
    ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	3304      	adds	r3, #4
 80050d8:	4618      	mov	r0, r3
 80050da:	f000 f8dd 	bl	8005298 <RCCEx_PLLSAI1_ConfigNQ>
 80050de:	4603      	mov	r3, r0
 80050e0:	77fb      	strb	r3, [r7, #31]

    if (ret != HAL_OK)
 80050e2:	7ffb      	ldrb	r3, [r7, #31]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d001      	beq.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* set overall return value */
      status = ret;
 80050e8:	7ffb      	ldrb	r3, [r7, #31]
 80050ea:	77bb      	strb	r3, [r7, #30]
#endif
  }
#endif

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d02b      	beq.n	8005150 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005100:	d008      	beq.n	8005114 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005106:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800510a:	d003      	beq.n	8005114 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005110:	2b00      	cmp	r3, #0
 8005112:	d105      	bne.n	8005120 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005118:	4618      	mov	r0, r3
 800511a:	f7ff fe2a 	bl	8004d72 <LL_RCC_SetRNGClockSource>
 800511e:	e00a      	b.n	8005136 <HAL_RCCEx_PeriphCLKConfig+0x240>
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005124:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005128:	60fb      	str	r3, [r7, #12]
 800512a:	2000      	movs	r0, #0
 800512c:	f7ff fe21 	bl	8004d72 <LL_RCC_SetRNGClockSource>
 8005130:	68f8      	ldr	r0, [r7, #12]
 8005132:	f7ff fe34 	bl	8004d9e <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800513a:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 800513e:	d107      	bne.n	8005150 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8005140:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005144:	68db      	ldr	r3, [r3, #12]
 8005146:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800514a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800514e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005158:	2b00      	cmp	r3, #0
 800515a:	d022      	beq.n	80051a2 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005160:	4618      	mov	r0, r3
 8005162:	f7ff fe3d 	bl	8004de0 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800516a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800516e:	d107      	bne.n	8005180 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005170:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005174:	68db      	ldr	r3, [r3, #12]
 8005176:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800517a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800517e:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
  if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005184:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005188:	d10b      	bne.n	80051a2 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
    ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	3304      	adds	r3, #4
 800518e:	4618      	mov	r0, r3
 8005190:	f000 f8dd 	bl	800534e <RCCEx_PLLSAI1_ConfigNR>
 8005194:	4603      	mov	r3, r0
 8005196:	77fb      	strb	r3, [r7, #31]

    if (ret != HAL_OK)
 8005198:	7ffb      	ldrb	r3, [r7, #31]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d001      	beq.n	80051a2 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* set overall return value */
      status = ret;
 800519e:	7ffb      	ldrb	r3, [r7, #31]
 80051a0:	77bb      	strb	r3, [r7, #30]
  }
#endif
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d004      	beq.n	80051b8 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051b2:	4618      	mov	r0, r3
 80051b4:	f7ff fd26 	bl	8004c04 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d009      	beq.n	80051d8 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80051c8:	4618      	mov	r0, r3
 80051ca:	f7ff fd45 	bl	8004c58 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80051d2:	4618      	mov	r0, r3
 80051d4:	f7ff fd2c 	bl	8004c30 <LL_RCC_SetSMPSClockSource>
  }
#endif


  return status;
 80051d8:	7fbb      	ldrb	r3, [r7, #30]
}
 80051da:	4618      	mov	r0, r3
 80051dc:	3720      	adds	r7, #32
 80051de:	46bd      	mov	sp, r7
 80051e0:	bd80      	pop	{r7, pc}

080051e2 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80051e2:	b580      	push	{r7, lr}
 80051e4:	b084      	sub	sp, #16
 80051e6:	af00      	add	r7, sp, #0
 80051e8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80051ea:	2300      	movs	r3, #0
 80051ec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80051ee:	f7ff fe61 	bl	8004eb4 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80051f2:	f7fd fbbf 	bl	8002974 <HAL_GetTick>
 80051f6:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80051f8:	e009      	b.n	800520e <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80051fa:	f7fd fbbb 	bl	8002974 <HAL_GetTick>
 80051fe:	4602      	mov	r2, r0
 8005200:	68bb      	ldr	r3, [r7, #8]
 8005202:	1ad3      	subs	r3, r2, r3
 8005204:	2b02      	cmp	r3, #2
 8005206:	d902      	bls.n	800520e <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 8005208:	2303      	movs	r3, #3
 800520a:	73fb      	strb	r3, [r7, #15]
      break;
 800520c:	e004      	b.n	8005218 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800520e:	f7ff fe60 	bl	8004ed2 <LL_RCC_PLLSAI1_IsReady>
 8005212:	4603      	mov	r3, r0
 8005214:	2b00      	cmp	r3, #0
 8005216:	d1f0      	bne.n	80051fa <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 8005218:	7bfb      	ldrb	r3, [r7, #15]
 800521a:	2b00      	cmp	r3, #0
 800521c:	d137      	bne.n	800528e <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800521e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005222:	691b      	ldr	r3, [r3, #16]
 8005224:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	021b      	lsls	r3, r3, #8
 800522e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005232:	4313      	orrs	r3, r2
 8005234:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 8005236:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800523a:	691b      	ldr	r3, [r3, #16]
 800523c:	f423 1278 	bic.w	r2, r3, #4063232	; 0x3e0000
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	685b      	ldr	r3, [r3, #4]
 8005244:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005248:	4313      	orrs	r3, r2
 800524a:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800524c:	f7ff fe23 	bl	8004e96 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005250:	f7fd fb90 	bl	8002974 <HAL_GetTick>
 8005254:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8005256:	e009      	b.n	800526c <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005258:	f7fd fb8c 	bl	8002974 <HAL_GetTick>
 800525c:	4602      	mov	r2, r0
 800525e:	68bb      	ldr	r3, [r7, #8]
 8005260:	1ad3      	subs	r3, r2, r3
 8005262:	2b02      	cmp	r3, #2
 8005264:	d902      	bls.n	800526c <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 8005266:	2303      	movs	r3, #3
 8005268:	73fb      	strb	r3, [r7, #15]
        break;
 800526a:	e004      	b.n	8005276 <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800526c:	f7ff fe31 	bl	8004ed2 <LL_RCC_PLLSAI1_IsReady>
 8005270:	4603      	mov	r3, r0
 8005272:	2b01      	cmp	r3, #1
 8005274:	d1f0      	bne.n	8005258 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 8005276:	7bfb      	ldrb	r3, [r7, #15]
 8005278:	2b00      	cmp	r3, #0
 800527a:	d108      	bne.n	800528e <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800527c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005280:	691a      	ldr	r2, [r3, #16]
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	691b      	ldr	r3, [r3, #16]
 8005286:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800528a:	4313      	orrs	r3, r2
 800528c:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800528e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005290:	4618      	mov	r0, r3
 8005292:	3710      	adds	r7, #16
 8005294:	46bd      	mov	sp, r7
 8005296:	bd80      	pop	{r7, pc}

08005298 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8005298:	b580      	push	{r7, lr}
 800529a:	b084      	sub	sp, #16
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80052a0:	2300      	movs	r3, #0
 80052a2:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80052a4:	f7ff fe06 	bl	8004eb4 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80052a8:	f7fd fb64 	bl	8002974 <HAL_GetTick>
 80052ac:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80052ae:	e009      	b.n	80052c4 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80052b0:	f7fd fb60 	bl	8002974 <HAL_GetTick>
 80052b4:	4602      	mov	r2, r0
 80052b6:	68bb      	ldr	r3, [r7, #8]
 80052b8:	1ad3      	subs	r3, r2, r3
 80052ba:	2b02      	cmp	r3, #2
 80052bc:	d902      	bls.n	80052c4 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 80052be:	2303      	movs	r3, #3
 80052c0:	73fb      	strb	r3, [r7, #15]
      break;
 80052c2:	e004      	b.n	80052ce <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80052c4:	f7ff fe05 	bl	8004ed2 <LL_RCC_PLLSAI1_IsReady>
 80052c8:	4603      	mov	r3, r0
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d1f0      	bne.n	80052b0 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 80052ce:	7bfb      	ldrb	r3, [r7, #15]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d137      	bne.n	8005344 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80052d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80052d8:	691b      	ldr	r3, [r3, #16]
 80052da:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	021b      	lsls	r3, r3, #8
 80052e4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80052e8:	4313      	orrs	r3, r2
 80052ea:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 80052ec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80052f0:	691b      	ldr	r3, [r3, #16]
 80052f2:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	689b      	ldr	r3, [r3, #8]
 80052fa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80052fe:	4313      	orrs	r3, r2
 8005300:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8005302:	f7ff fdc8 	bl	8004e96 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005306:	f7fd fb35 	bl	8002974 <HAL_GetTick>
 800530a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800530c:	e009      	b.n	8005322 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800530e:	f7fd fb31 	bl	8002974 <HAL_GetTick>
 8005312:	4602      	mov	r2, r0
 8005314:	68bb      	ldr	r3, [r7, #8]
 8005316:	1ad3      	subs	r3, r2, r3
 8005318:	2b02      	cmp	r3, #2
 800531a:	d902      	bls.n	8005322 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 800531c:	2303      	movs	r3, #3
 800531e:	73fb      	strb	r3, [r7, #15]
        break;
 8005320:	e004      	b.n	800532c <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8005322:	f7ff fdd6 	bl	8004ed2 <LL_RCC_PLLSAI1_IsReady>
 8005326:	4603      	mov	r3, r0
 8005328:	2b01      	cmp	r3, #1
 800532a:	d1f0      	bne.n	800530e <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 800532c:	7bfb      	ldrb	r3, [r7, #15]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d108      	bne.n	8005344 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8005332:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005336:	691a      	ldr	r2, [r3, #16]
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	691b      	ldr	r3, [r3, #16]
 800533c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005340:	4313      	orrs	r3, r2
 8005342:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8005344:	7bfb      	ldrb	r3, [r7, #15]
}
 8005346:	4618      	mov	r0, r3
 8005348:	3710      	adds	r7, #16
 800534a:	46bd      	mov	sp, r7
 800534c:	bd80      	pop	{r7, pc}

0800534e <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800534e:	b580      	push	{r7, lr}
 8005350:	b084      	sub	sp, #16
 8005352:	af00      	add	r7, sp, #0
 8005354:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005356:	2300      	movs	r3, #0
 8005358:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800535a:	f7ff fdab 	bl	8004eb4 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800535e:	f7fd fb09 	bl	8002974 <HAL_GetTick>
 8005362:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8005364:	e009      	b.n	800537a <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005366:	f7fd fb05 	bl	8002974 <HAL_GetTick>
 800536a:	4602      	mov	r2, r0
 800536c:	68bb      	ldr	r3, [r7, #8]
 800536e:	1ad3      	subs	r3, r2, r3
 8005370:	2b02      	cmp	r3, #2
 8005372:	d902      	bls.n	800537a <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 8005374:	2303      	movs	r3, #3
 8005376:	73fb      	strb	r3, [r7, #15]
      break;
 8005378:	e004      	b.n	8005384 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800537a:	f7ff fdaa 	bl	8004ed2 <LL_RCC_PLLSAI1_IsReady>
 800537e:	4603      	mov	r3, r0
 8005380:	2b00      	cmp	r3, #0
 8005382:	d1f0      	bne.n	8005366 <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 8005384:	7bfb      	ldrb	r3, [r7, #15]
 8005386:	2b00      	cmp	r3, #0
 8005388:	d137      	bne.n	80053fa <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800538a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800538e:	691b      	ldr	r3, [r3, #16]
 8005390:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	021b      	lsls	r3, r3, #8
 800539a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800539e:	4313      	orrs	r3, r2
 80053a0:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 80053a2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80053a6:	691b      	ldr	r3, [r3, #16]
 80053a8:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	68db      	ldr	r3, [r3, #12]
 80053b0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80053b4:	4313      	orrs	r3, r2
 80053b6:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80053b8:	f7ff fd6d 	bl	8004e96 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80053bc:	f7fd fada 	bl	8002974 <HAL_GetTick>
 80053c0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80053c2:	e009      	b.n	80053d8 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80053c4:	f7fd fad6 	bl	8002974 <HAL_GetTick>
 80053c8:	4602      	mov	r2, r0
 80053ca:	68bb      	ldr	r3, [r7, #8]
 80053cc:	1ad3      	subs	r3, r2, r3
 80053ce:	2b02      	cmp	r3, #2
 80053d0:	d902      	bls.n	80053d8 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 80053d2:	2303      	movs	r3, #3
 80053d4:	73fb      	strb	r3, [r7, #15]
        break;
 80053d6:	e004      	b.n	80053e2 <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80053d8:	f7ff fd7b 	bl	8004ed2 <LL_RCC_PLLSAI1_IsReady>
 80053dc:	4603      	mov	r3, r0
 80053de:	2b01      	cmp	r3, #1
 80053e0:	d1f0      	bne.n	80053c4 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 80053e2:	7bfb      	ldrb	r3, [r7, #15]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d108      	bne.n	80053fa <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80053e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80053ec:	691a      	ldr	r2, [r3, #16]
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	691b      	ldr	r3, [r3, #16]
 80053f2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80053f6:	4313      	orrs	r3, r2
 80053f8:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80053fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80053fc:	4618      	mov	r0, r3
 80053fe:	3710      	adds	r7, #16
 8005400:	46bd      	mov	sp, r7
 8005402:	bd80      	pop	{r7, pc}

08005404 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8005404:	b580      	push	{r7, lr}
 8005406:	b082      	sub	sp, #8
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d101      	bne.n	8005416 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8005412:	2301      	movs	r3, #1
 8005414:	e027      	b.n	8005466 <HAL_RNG_Init+0x62>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	7a5b      	ldrb	r3, [r3, #9]
 800541a:	b2db      	uxtb	r3, r3
 800541c:	2b00      	cmp	r3, #0
 800541e:	d105      	bne.n	800542c <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2200      	movs	r2, #0
 8005424:	721a      	strb	r2, [r3, #8]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8005426:	6878      	ldr	r0, [r7, #4]
 8005428:	f7fd f834 	bl	8002494 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2202      	movs	r2, #2
 8005430:	725a      	strb	r2, [r3, #9]

  /* Clock Error Detection Configuration */
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED, hrng->Init.ClockErrorDetection);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f023 0120 	bic.w	r1, r3, #32
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	685a      	ldr	r2, [r3, #4]
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	430a      	orrs	r2, r1
 8005446:	601a      	str	r2, [r3, #0]

  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	681a      	ldr	r2, [r3, #0]
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f042 0204 	orr.w	r2, r2, #4
 8005456:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2201      	movs	r2, #1
 800545c:	725a      	strb	r2, [r3, #9]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2200      	movs	r2, #0
 8005462:	60da      	str	r2, [r3, #12]

  /* Return function status */
  return HAL_OK;
 8005464:	2300      	movs	r3, #0
}
 8005466:	4618      	mov	r0, r3
 8005468:	3708      	adds	r7, #8
 800546a:	46bd      	mov	sp, r7
 800546c:	bd80      	pop	{r7, pc}

0800546e <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800546e:	b580      	push	{r7, lr}
 8005470:	b082      	sub	sp, #8
 8005472:	af00      	add	r7, sp, #0
 8005474:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2b00      	cmp	r3, #0
 800547a:	d101      	bne.n	8005480 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800547c:	2301      	movs	r3, #1
 800547e:	e090      	b.n	80055a2 <HAL_RTC_Init+0x134>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005486:	b2db      	uxtb	r3, r3
 8005488:	2b00      	cmp	r3, #0
 800548a:	d106      	bne.n	800549a <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2200      	movs	r2, #0
 8005490:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005494:	6878      	ldr	r0, [r7, #4]
 8005496:	f7fd f827 	bl	80024e8 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2202      	movs	r2, #2
 800549e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	22ca      	movs	r2, #202	; 0xca
 80054a8:	625a      	str	r2, [r3, #36]	; 0x24
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	2253      	movs	r2, #83	; 0x53
 80054b0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80054b2:	6878      	ldr	r0, [r7, #4]
 80054b4:	f000 f89f 	bl	80055f6 <RTC_EnterInitMode>
 80054b8:	4603      	mov	r3, r0
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d009      	beq.n	80054d2 <HAL_RTC_Init+0x64>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	22ff      	movs	r2, #255	; 0xff
 80054c4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	2204      	movs	r2, #4
 80054ca:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    return HAL_ERROR;
 80054ce:	2301      	movs	r3, #1
 80054d0:	e067      	b.n	80055a2 <HAL_RTC_Init+0x134>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	689b      	ldr	r3, [r3, #8]
 80054d8:	687a      	ldr	r2, [r7, #4]
 80054da:	6812      	ldr	r2, [r2, #0]
 80054dc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80054e0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80054e4:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	6899      	ldr	r1, [r3, #8]
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	685a      	ldr	r2, [r3, #4]
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	691b      	ldr	r3, [r3, #16]
 80054f4:	431a      	orrs	r2, r3
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	699b      	ldr	r3, [r3, #24]
 80054fa:	431a      	orrs	r2, r3
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	430a      	orrs	r2, r1
 8005502:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	687a      	ldr	r2, [r7, #4]
 800550a:	68d2      	ldr	r2, [r2, #12]
 800550c:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	6919      	ldr	r1, [r3, #16]
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	689b      	ldr	r3, [r3, #8]
 8005518:	041a      	lsls	r2, r3, #16
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	430a      	orrs	r2, r1
 8005520:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	68da      	ldr	r2, [r3, #12]
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005530:	60da      	str	r2, [r3, #12]

#if defined(RTC_OR_ALARMOUTTYPE)
    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f022 0203 	bic.w	r2, r2, #3
 8005540:	64da      	str	r2, [r3, #76]	; 0x4c
#else
    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_OUT_RMP);
#endif
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	69da      	ldr	r2, [r3, #28]
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	695b      	ldr	r3, [r3, #20]
 8005550:	431a      	orrs	r2, r3
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	430a      	orrs	r2, r1
 8005558:	64da      	str	r2, [r3, #76]	; 0x4c

    /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	689b      	ldr	r3, [r3, #8]
 8005560:	f003 0320 	and.w	r3, r3, #32
 8005564:	2b00      	cmp	r3, #0
 8005566:	d113      	bne.n	8005590 <HAL_RTC_Init+0x122>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005568:	6878      	ldr	r0, [r7, #4]
 800556a:	f000 f81e 	bl	80055aa <HAL_RTC_WaitForSynchro>
 800556e:	4603      	mov	r3, r0
 8005570:	2b00      	cmp	r3, #0
 8005572:	d00d      	beq.n	8005590 <HAL_RTC_Init+0x122>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	22ff      	movs	r2, #255	; 0xff
 800557a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2204      	movs	r2, #4
 8005580:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2200      	movs	r2, #0
 8005588:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800558c:	2301      	movs	r3, #1
 800558e:	e008      	b.n	80055a2 <HAL_RTC_Init+0x134>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	22ff      	movs	r2, #255	; 0xff
 8005596:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2201      	movs	r2, #1
 800559c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    return HAL_OK;
 80055a0:	2300      	movs	r3, #0
  }
}
 80055a2:	4618      	mov	r0, r3
 80055a4:	3708      	adds	r7, #8
 80055a6:	46bd      	mov	sp, r7
 80055a8:	bd80      	pop	{r7, pc}

080055aa <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80055aa:	b580      	push	{r7, lr}
 80055ac:	b084      	sub	sp, #16
 80055ae:	af00      	add	r7, sp, #0
 80055b0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	68da      	ldr	r2, [r3, #12]
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80055c0:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 80055c2:	f7fd f9d7 	bl	8002974 <HAL_GetTick>
 80055c6:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80055c8:	e009      	b.n	80055de <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80055ca:	f7fd f9d3 	bl	8002974 <HAL_GetTick>
 80055ce:	4602      	mov	r2, r0
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	1ad3      	subs	r3, r2, r3
 80055d4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80055d8:	d901      	bls.n	80055de <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 80055da:	2303      	movs	r3, #3
 80055dc:	e007      	b.n	80055ee <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	68db      	ldr	r3, [r3, #12]
 80055e4:	f003 0320 	and.w	r3, r3, #32
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d0ee      	beq.n	80055ca <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 80055ec:	2300      	movs	r3, #0
}
 80055ee:	4618      	mov	r0, r3
 80055f0:	3710      	adds	r7, #16
 80055f2:	46bd      	mov	sp, r7
 80055f4:	bd80      	pop	{r7, pc}

080055f6 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80055f6:	b580      	push	{r7, lr}
 80055f8:	b084      	sub	sp, #16
 80055fa:	af00      	add	r7, sp, #0
 80055fc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	68db      	ldr	r3, [r3, #12]
 8005604:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005608:	2b00      	cmp	r3, #0
 800560a:	d119      	bne.n	8005640 <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005614:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8005616:	f7fd f9ad 	bl	8002974 <HAL_GetTick>
 800561a:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800561c:	e009      	b.n	8005632 <RTC_EnterInitMode+0x3c>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800561e:	f7fd f9a9 	bl	8002974 <HAL_GetTick>
 8005622:	4602      	mov	r2, r0
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	1ad3      	subs	r3, r2, r3
 8005628:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800562c:	d901      	bls.n	8005632 <RTC_EnterInitMode+0x3c>
      {
        return HAL_TIMEOUT;
 800562e:	2303      	movs	r3, #3
 8005630:	e007      	b.n	8005642 <RTC_EnterInitMode+0x4c>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	68db      	ldr	r3, [r3, #12]
 8005638:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800563c:	2b00      	cmp	r3, #0
 800563e:	d0ee      	beq.n	800561e <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 8005640:	2300      	movs	r3, #0
}
 8005642:	4618      	mov	r0, r3
 8005644:	3710      	adds	r7, #16
 8005646:	46bd      	mov	sp, r7
 8005648:	bd80      	pop	{r7, pc}
	...

0800564c <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param WakeUpCounter Wake up counter
  * @param WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 800564c:	b580      	push	{r7, lr}
 800564e:	b086      	sub	sp, #24
 8005650:	af00      	add	r7, sp, #0
 8005652:	60f8      	str	r0, [r7, #12]
 8005654:	60b9      	str	r1, [r7, #8]
 8005656:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800565e:	2b01      	cmp	r3, #1
 8005660:	d101      	bne.n	8005666 <HAL_RTCEx_SetWakeUpTimer_IT+0x1a>
 8005662:	2302      	movs	r3, #2
 8005664:	e0a8      	b.n	80057b8 <HAL_RTCEx_SetWakeUpTimer_IT+0x16c>
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	2201      	movs	r2, #1
 800566a:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	2202      	movs	r2, #2
 8005672:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	22ca      	movs	r2, #202	; 0xca
 800567c:	625a      	str	r2, [r3, #36]	; 0x24
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	2253      	movs	r2, #83	; 0x53
 8005684:	625a      	str	r2, [r3, #36]	; 0x24

  /*Check RTC WUTWF flag is reset only when wake up timer enabled*/
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	689b      	ldr	r3, [r3, #8]
 800568c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005690:	2b00      	cmp	r3, #0
 8005692:	d020      	beq.n	80056d6 <HAL_RTCEx_SetWakeUpTimer_IT+0x8a>
  {
    tickstart = HAL_GetTick();
 8005694:	f7fd f96e 	bl	8002974 <HAL_GetTick>
 8005698:	6178      	str	r0, [r7, #20]

    /* Wait till RTC WUTWF flag is reset and if Time out is reached exit */
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 1U)
 800569a:	e015      	b.n	80056c8 <HAL_RTCEx_SetWakeUpTimer_IT+0x7c>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800569c:	f7fd f96a 	bl	8002974 <HAL_GetTick>
 80056a0:	4602      	mov	r2, r0
 80056a2:	697b      	ldr	r3, [r7, #20]
 80056a4:	1ad3      	subs	r3, r2, r3
 80056a6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80056aa:	d90d      	bls.n	80056c8 <HAL_RTCEx_SetWakeUpTimer_IT+0x7c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	22ff      	movs	r2, #255	; 0xff
 80056b2:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	2203      	movs	r2, #3
 80056b8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	2200      	movs	r2, #0
 80056c0:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 80056c4:	2303      	movs	r3, #3
 80056c6:	e077      	b.n	80057b8 <HAL_RTCEx_SetWakeUpTimer_IT+0x16c>
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 1U)
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	68db      	ldr	r3, [r3, #12]
 80056ce:	f003 0304 	and.w	r3, r3, #4
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d1e2      	bne.n	800569c <HAL_RTCEx_SetWakeUpTimer_IT+0x50>
      }
    }
  }
  /* Disable the Wake-Up timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	689a      	ldr	r2, [r3, #8]
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80056e4:	609a      	str	r2, [r3, #8]

  /* Clear flag Wake-Up */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	68db      	ldr	r3, [r3, #12]
 80056ec:	b2da      	uxtb	r2, r3
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f462 6290 	orn	r2, r2, #1152	; 0x480
 80056f6:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 80056f8:	f7fd f93c 	bl	8002974 <HAL_GetTick>
 80056fc:	6178      	str	r0, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 80056fe:	e015      	b.n	800572c <HAL_RTCEx_SetWakeUpTimer_IT+0xe0>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005700:	f7fd f938 	bl	8002974 <HAL_GetTick>
 8005704:	4602      	mov	r2, r0
 8005706:	697b      	ldr	r3, [r7, #20]
 8005708:	1ad3      	subs	r3, r2, r3
 800570a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800570e:	d90d      	bls.n	800572c <HAL_RTCEx_SetWakeUpTimer_IT+0xe0>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	22ff      	movs	r2, #255	; 0xff
 8005716:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	2203      	movs	r2, #3
 800571c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	2200      	movs	r2, #0
 8005724:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_TIMEOUT;
 8005728:	2303      	movs	r3, #3
 800572a:	e045      	b.n	80057b8 <HAL_RTCEx_SetWakeUpTimer_IT+0x16c>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	68db      	ldr	r3, [r3, #12]
 8005732:	f003 0304 	and.w	r3, r3, #4
 8005736:	2b00      	cmp	r3, #0
 8005738:	d0e2      	beq.n	8005700 <HAL_RTCEx_SetWakeUpTimer_IT+0xb4>
    }
  }

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	68ba      	ldr	r2, [r7, #8]
 8005740:	615a      	str	r2, [r3, #20]

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	689a      	ldr	r2, [r3, #8]
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f022 0207 	bic.w	r2, r2, #7
 8005750:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	6899      	ldr	r1, [r3, #8]
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	687a      	ldr	r2, [r7, #4]
 800575e:	430a      	orrs	r2, r1
 8005760:	609a      	str	r2, [r3, #8]

  /* RTC WakeUpTimer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8005762:	4b17      	ldr	r3, [pc, #92]	; (80057c0 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 8005764:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005768:	4a15      	ldr	r2, [pc, #84]	; (80057c0 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 800576a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800576e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 8005772:	4b13      	ldr	r3, [pc, #76]	; (80057c0 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4a12      	ldr	r2, [pc, #72]	; (80057c0 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 8005778:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800577c:	6013      	str	r3, [r2, #0]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	689a      	ldr	r2, [r3, #8]
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800578c:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	689a      	ldr	r2, [r3, #8]
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800579c:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	22ff      	movs	r2, #255	; 0xff
 80057a4:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	2201      	movs	r2, #1
 80057aa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	2200      	movs	r2, #0
 80057b2:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80057b6:	2300      	movs	r3, #0
}
 80057b8:	4618      	mov	r0, r3
 80057ba:	3718      	adds	r7, #24
 80057bc:	46bd      	mov	sp, r7
 80057be:	bd80      	pop	{r7, pc}
 80057c0:	58000800 	.word	0x58000800

080057c4 <LL_RCC_GetUSARTClockSource>:
{
 80057c4:	b480      	push	{r7}
 80057c6:	b083      	sub	sp, #12
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 80057cc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80057d0:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	4013      	ands	r3, r2
}
 80057d8:	4618      	mov	r0, r3
 80057da:	370c      	adds	r7, #12
 80057dc:	46bd      	mov	sp, r7
 80057de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e2:	4770      	bx	lr

080057e4 <LL_RCC_GetLPUARTClockSource>:
{
 80057e4:	b480      	push	{r7}
 80057e6:	b083      	sub	sp, #12
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 80057ec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80057f0:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	4013      	ands	r3, r2
}
 80057f8:	4618      	mov	r0, r3
 80057fa:	370c      	adds	r7, #12
 80057fc:	46bd      	mov	sp, r7
 80057fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005802:	4770      	bx	lr

08005804 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	b082      	sub	sp, #8
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2b00      	cmp	r3, #0
 8005810:	d101      	bne.n	8005816 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005812:	2301      	movs	r3, #1
 8005814:	e042      	b.n	800589c <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800581c:	2b00      	cmp	r3, #0
 800581e:	d106      	bne.n	800582e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2200      	movs	r2, #0
 8005824:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005828:	6878      	ldr	r0, [r7, #4]
 800582a:	f7fc fd3f 	bl	80022ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2224      	movs	r2, #36	; 0x24
 8005832:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	681a      	ldr	r2, [r3, #0]
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f022 0201 	bic.w	r2, r2, #1
 8005844:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005846:	6878      	ldr	r0, [r7, #4]
 8005848:	f000 fbf6 	bl	8006038 <UART_SetConfig>
 800584c:	4603      	mov	r3, r0
 800584e:	2b01      	cmp	r3, #1
 8005850:	d101      	bne.n	8005856 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8005852:	2301      	movs	r3, #1
 8005854:	e022      	b.n	800589c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800585a:	2b00      	cmp	r3, #0
 800585c:	d002      	beq.n	8005864 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800585e:	6878      	ldr	r0, [r7, #4]
 8005860:	f000 fe12 	bl	8006488 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	685a      	ldr	r2, [r3, #4]
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005872:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	689a      	ldr	r2, [r3, #8]
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005882:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	681a      	ldr	r2, [r3, #0]
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f042 0201 	orr.w	r2, r2, #1
 8005892:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005894:	6878      	ldr	r0, [r7, #4]
 8005896:	f000 fe99 	bl	80065cc <UART_CheckIdleState>
 800589a:	4603      	mov	r3, r0
}
 800589c:	4618      	mov	r0, r3
 800589e:	3708      	adds	r7, #8
 80058a0:	46bd      	mov	sp, r7
 80058a2:	bd80      	pop	{r7, pc}

080058a4 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b08a      	sub	sp, #40	; 0x28
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	60f8      	str	r0, [r7, #12]
 80058ac:	60b9      	str	r1, [r7, #8]
 80058ae:	4613      	mov	r3, r2
 80058b0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80058b8:	2b20      	cmp	r3, #32
 80058ba:	d17a      	bne.n	80059b2 <HAL_UART_Transmit_DMA+0x10e>
  {
    if ((pData == NULL) || (Size == 0U))
 80058bc:	68bb      	ldr	r3, [r7, #8]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d002      	beq.n	80058c8 <HAL_UART_Transmit_DMA+0x24>
 80058c2:	88fb      	ldrh	r3, [r7, #6]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d101      	bne.n	80058cc <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 80058c8:	2301      	movs	r3, #1
 80058ca:	e073      	b.n	80059b4 <HAL_UART_Transmit_DMA+0x110>
    }

    __HAL_LOCK(huart);
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80058d2:	2b01      	cmp	r3, #1
 80058d4:	d101      	bne.n	80058da <HAL_UART_Transmit_DMA+0x36>
 80058d6:	2302      	movs	r3, #2
 80058d8:	e06c      	b.n	80059b4 <HAL_UART_Transmit_DMA+0x110>
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	2201      	movs	r2, #1
 80058de:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	68ba      	ldr	r2, [r7, #8]
 80058e6:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	88fa      	ldrh	r2, [r7, #6]
 80058ec:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	88fa      	ldrh	r2, [r7, #6]
 80058f4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	2200      	movs	r2, #0
 80058fc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	2221      	movs	r2, #33	; 0x21
 8005904:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    if (huart->hdmatx != NULL)
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800590c:	2b00      	cmp	r3, #0
 800590e:	d02c      	beq.n	800596a <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005914:	4a29      	ldr	r2, [pc, #164]	; (80059bc <HAL_UART_Transmit_DMA+0x118>)
 8005916:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800591c:	4a28      	ldr	r2, [pc, #160]	; (80059c0 <HAL_UART_Transmit_DMA+0x11c>)
 800591e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005924:	4a27      	ldr	r2, [pc, #156]	; (80059c4 <HAL_UART_Transmit_DMA+0x120>)
 8005926:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800592c:	2200      	movs	r2, #0
 800592e:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	6f98      	ldr	r0, [r3, #120]	; 0x78
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005938:	4619      	mov	r1, r3
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	3328      	adds	r3, #40	; 0x28
 8005940:	461a      	mov	r2, r3
 8005942:	88fb      	ldrh	r3, [r7, #6]
 8005944:	f7fd fa7c 	bl	8002e40 <HAL_DMA_Start_IT>
 8005948:	4603      	mov	r3, r0
 800594a:	2b00      	cmp	r3, #0
 800594c:	d00d      	beq.n	800596a <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	2210      	movs	r2, #16
 8005952:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	2200      	movs	r2, #0
 800595a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	2220      	movs	r2, #32
 8005962:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        return HAL_ERROR;
 8005966:	2301      	movs	r3, #1
 8005968:	e024      	b.n	80059b4 <HAL_UART_Transmit_DMA+0x110>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	2240      	movs	r2, #64	; 0x40
 8005970:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	2200      	movs	r2, #0
 8005976:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	3308      	adds	r3, #8
 8005980:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005982:	697b      	ldr	r3, [r7, #20]
 8005984:	e853 3f00 	ldrex	r3, [r3]
 8005988:	613b      	str	r3, [r7, #16]
   return(result);
 800598a:	693b      	ldr	r3, [r7, #16]
 800598c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005990:	627b      	str	r3, [r7, #36]	; 0x24
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	3308      	adds	r3, #8
 8005998:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800599a:	623a      	str	r2, [r7, #32]
 800599c:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800599e:	69f9      	ldr	r1, [r7, #28]
 80059a0:	6a3a      	ldr	r2, [r7, #32]
 80059a2:	e841 2300 	strex	r3, r2, [r1]
 80059a6:	61bb      	str	r3, [r7, #24]
   return(result);
 80059a8:	69bb      	ldr	r3, [r7, #24]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d1e5      	bne.n	800597a <HAL_UART_Transmit_DMA+0xd6>

    return HAL_OK;
 80059ae:	2300      	movs	r3, #0
 80059b0:	e000      	b.n	80059b4 <HAL_UART_Transmit_DMA+0x110>
  }
  else
  {
    return HAL_BUSY;
 80059b2:	2302      	movs	r3, #2
  }
}
 80059b4:	4618      	mov	r0, r3
 80059b6:	3728      	adds	r7, #40	; 0x28
 80059b8:	46bd      	mov	sp, r7
 80059ba:	bd80      	pop	{r7, pc}
 80059bc:	08006941 	.word	0x08006941
 80059c0:	080069db 	.word	0x080069db
 80059c4:	080069f7 	.word	0x080069f7

080059c8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80059c8:	b580      	push	{r7, lr}
 80059ca:	b0ba      	sub	sp, #232	; 0xe8
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	69db      	ldr	r3, [r3, #28]
 80059d6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	689b      	ldr	r3, [r3, #8]
 80059ea:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80059ee:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80059f2:	f640 030f 	movw	r3, #2063	; 0x80f
 80059f6:	4013      	ands	r3, r2
 80059f8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80059fc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d11b      	bne.n	8005a3c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005a04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a08:	f003 0320 	and.w	r3, r3, #32
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d015      	beq.n	8005a3c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005a10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a14:	f003 0320 	and.w	r3, r3, #32
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d105      	bne.n	8005a28 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005a1c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005a20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d009      	beq.n	8005a3c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	f000 82d6 	beq.w	8005fde <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a36:	6878      	ldr	r0, [r7, #4]
 8005a38:	4798      	blx	r3
      }
      return;
 8005a3a:	e2d0      	b.n	8005fde <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005a3c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	f000 811f 	beq.w	8005c84 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8005a46:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8005a4a:	4b8b      	ldr	r3, [pc, #556]	; (8005c78 <HAL_UART_IRQHandler+0x2b0>)
 8005a4c:	4013      	ands	r3, r2
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d106      	bne.n	8005a60 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8005a52:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8005a56:	4b89      	ldr	r3, [pc, #548]	; (8005c7c <HAL_UART_IRQHandler+0x2b4>)
 8005a58:	4013      	ands	r3, r2
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	f000 8112 	beq.w	8005c84 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005a60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a64:	f003 0301 	and.w	r3, r3, #1
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d011      	beq.n	8005a90 <HAL_UART_IRQHandler+0xc8>
 8005a6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d00b      	beq.n	8005a90 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	2201      	movs	r2, #1
 8005a7e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005a86:	f043 0201 	orr.w	r2, r3, #1
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005a90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a94:	f003 0302 	and.w	r3, r3, #2
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d011      	beq.n	8005ac0 <HAL_UART_IRQHandler+0xf8>
 8005a9c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005aa0:	f003 0301 	and.w	r3, r3, #1
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d00b      	beq.n	8005ac0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	2202      	movs	r2, #2
 8005aae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005ab6:	f043 0204 	orr.w	r2, r3, #4
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005ac0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ac4:	f003 0304 	and.w	r3, r3, #4
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d011      	beq.n	8005af0 <HAL_UART_IRQHandler+0x128>
 8005acc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005ad0:	f003 0301 	and.w	r3, r3, #1
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d00b      	beq.n	8005af0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	2204      	movs	r2, #4
 8005ade:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005ae6:	f043 0202 	orr.w	r2, r3, #2
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005af0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005af4:	f003 0308 	and.w	r3, r3, #8
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d017      	beq.n	8005b2c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005afc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005b00:	f003 0320 	and.w	r3, r3, #32
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d105      	bne.n	8005b14 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8005b08:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8005b0c:	4b5a      	ldr	r3, [pc, #360]	; (8005c78 <HAL_UART_IRQHandler+0x2b0>)
 8005b0e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d00b      	beq.n	8005b2c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	2208      	movs	r2, #8
 8005b1a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005b22:	f043 0208 	orr.w	r2, r3, #8
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005b2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b30:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d012      	beq.n	8005b5e <HAL_UART_IRQHandler+0x196>
 8005b38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005b3c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d00c      	beq.n	8005b5e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005b4c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005b54:	f043 0220 	orr.w	r2, r3, #32
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	f000 823c 	beq.w	8005fe2 <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005b6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b6e:	f003 0320 	and.w	r3, r3, #32
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d013      	beq.n	8005b9e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005b76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005b7a:	f003 0320 	and.w	r3, r3, #32
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d105      	bne.n	8005b8e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005b82:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005b86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d007      	beq.n	8005b9e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d003      	beq.n	8005b9e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b9a:	6878      	ldr	r0, [r7, #4]
 8005b9c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005ba4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	689b      	ldr	r3, [r3, #8]
 8005bae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bb2:	2b40      	cmp	r3, #64	; 0x40
 8005bb4:	d005      	beq.n	8005bc2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005bb6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005bba:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d04f      	beq.n	8005c62 <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005bc2:	6878      	ldr	r0, [r7, #4]
 8005bc4:	f000 fe56 	bl	8006874 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	689b      	ldr	r3, [r3, #8]
 8005bce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bd2:	2b40      	cmp	r3, #64	; 0x40
 8005bd4:	d141      	bne.n	8005c5a <HAL_UART_IRQHandler+0x292>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	3308      	adds	r3, #8
 8005bdc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005be0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005be4:	e853 3f00 	ldrex	r3, [r3]
 8005be8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005bec:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005bf0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005bf4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	3308      	adds	r3, #8
 8005bfe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005c02:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005c06:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c0a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005c0e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005c12:	e841 2300 	strex	r3, r2, [r1]
 8005c16:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005c1a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d1d9      	bne.n	8005bd6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d013      	beq.n	8005c52 <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005c2e:	4a14      	ldr	r2, [pc, #80]	; (8005c80 <HAL_UART_IRQHandler+0x2b8>)
 8005c30:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005c36:	4618      	mov	r0, r3
 8005c38:	f7fd f9dc 	bl	8002ff4 <HAL_DMA_Abort_IT>
 8005c3c:	4603      	mov	r3, r0
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d017      	beq.n	8005c72 <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005c46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c48:	687a      	ldr	r2, [r7, #4]
 8005c4a:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8005c4c:	4610      	mov	r0, r2
 8005c4e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c50:	e00f      	b.n	8005c72 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005c52:	6878      	ldr	r0, [r7, #4]
 8005c54:	f000 f9da 	bl	800600c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c58:	e00b      	b.n	8005c72 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005c5a:	6878      	ldr	r0, [r7, #4]
 8005c5c:	f000 f9d6 	bl	800600c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c60:	e007      	b.n	8005c72 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005c62:	6878      	ldr	r0, [r7, #4]
 8005c64:	f000 f9d2 	bl	800600c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 8005c70:	e1b7      	b.n	8005fe2 <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c72:	bf00      	nop
    return;
 8005c74:	e1b5      	b.n	8005fe2 <HAL_UART_IRQHandler+0x61a>
 8005c76:	bf00      	nop
 8005c78:	10000001 	.word	0x10000001
 8005c7c:	04000120 	.word	0x04000120
 8005c80:	08006a77 	.word	0x08006a77

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005c88:	2b01      	cmp	r3, #1
 8005c8a:	f040 814a 	bne.w	8005f22 <HAL_UART_IRQHandler+0x55a>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 8005c8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c92:	f003 0310 	and.w	r3, r3, #16
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	f000 8143 	beq.w	8005f22 <HAL_UART_IRQHandler+0x55a>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 8005c9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ca0:	f003 0310 	and.w	r3, r3, #16
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	f000 813c 	beq.w	8005f22 <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	2210      	movs	r2, #16
 8005cb0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	689b      	ldr	r3, [r3, #8]
 8005cb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cbc:	2b40      	cmp	r3, #64	; 0x40
 8005cbe:	f040 80b5 	bne.w	8005e2c <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	685b      	ldr	r3, [r3, #4]
 8005cca:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if (  (nb_remaining_rx_data > 0U)
 8005cce:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	f000 8187 	beq.w	8005fe6 <HAL_UART_IRQHandler+0x61e>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005cde:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005ce2:	429a      	cmp	r2, r3
 8005ce4:	f080 817f 	bcs.w	8005fe6 <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005cee:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f003 0320 	and.w	r3, r3, #32
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	f040 8086 	bne.w	8005e10 <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d0c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005d10:	e853 3f00 	ldrex	r3, [r3]
 8005d14:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005d18:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005d1c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005d20:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	461a      	mov	r2, r3
 8005d2a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005d2e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8005d32:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d36:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005d3a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005d3e:	e841 2300 	strex	r3, r2, [r1]
 8005d42:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005d46:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d1da      	bne.n	8005d04 <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	3308      	adds	r3, #8
 8005d54:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d56:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005d58:	e853 3f00 	ldrex	r3, [r3]
 8005d5c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005d5e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005d60:	f023 0301 	bic.w	r3, r3, #1
 8005d64:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	3308      	adds	r3, #8
 8005d6e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005d72:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005d76:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d78:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005d7a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005d7e:	e841 2300 	strex	r3, r2, [r1]
 8005d82:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005d84:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d1e1      	bne.n	8005d4e <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	3308      	adds	r3, #8
 8005d90:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d92:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005d94:	e853 3f00 	ldrex	r3, [r3]
 8005d98:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005d9a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005d9c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005da0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	3308      	adds	r3, #8
 8005daa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005dae:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005db0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005db2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005db4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005db6:	e841 2300 	strex	r3, r2, [r1]
 8005dba:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005dbc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d1e3      	bne.n	8005d8a <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	2220      	movs	r2, #32
 8005dc6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2200      	movs	r2, #0
 8005dce:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dd6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005dd8:	e853 3f00 	ldrex	r3, [r3]
 8005ddc:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005dde:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005de0:	f023 0310 	bic.w	r3, r3, #16
 8005de4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	461a      	mov	r2, r3
 8005dee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005df2:	65bb      	str	r3, [r7, #88]	; 0x58
 8005df4:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005df6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005df8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005dfa:	e841 2300 	strex	r3, r2, [r1]
 8005dfe:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005e00:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d1e4      	bne.n	8005dd0 <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	f7fd f893 	bl	8002f36 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005e1c:	b29b      	uxth	r3, r3
 8005e1e:	1ad3      	subs	r3, r2, r3
 8005e20:	b29b      	uxth	r3, r3
 8005e22:	4619      	mov	r1, r3
 8005e24:	6878      	ldr	r0, [r7, #4]
 8005e26:	f000 f8fb 	bl	8006020 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005e2a:	e0dc      	b.n	8005fe6 <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005e38:	b29b      	uxth	r3, r3
 8005e3a:	1ad3      	subs	r3, r2, r3
 8005e3c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if (  (huart->RxXferCount > 0U)
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005e46:	b29b      	uxth	r3, r3
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	f000 80ce 	beq.w	8005fea <HAL_UART_IRQHandler+0x622>
          &&(nb_rx_data > 0U) )
 8005e4e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	f000 80c9 	beq.w	8005fea <HAL_UART_IRQHandler+0x622>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e60:	e853 3f00 	ldrex	r3, [r3]
 8005e64:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005e66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e68:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005e6c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	461a      	mov	r2, r3
 8005e76:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005e7a:	647b      	str	r3, [r7, #68]	; 0x44
 8005e7c:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e7e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005e80:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005e82:	e841 2300 	strex	r3, r2, [r1]
 8005e86:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005e88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d1e4      	bne.n	8005e58 <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	3308      	adds	r3, #8
 8005e94:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e98:	e853 3f00 	ldrex	r3, [r3]
 8005e9c:	623b      	str	r3, [r7, #32]
   return(result);
 8005e9e:	6a3b      	ldr	r3, [r7, #32]
 8005ea0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005ea4:	f023 0301 	bic.w	r3, r3, #1
 8005ea8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	3308      	adds	r3, #8
 8005eb2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005eb6:	633a      	str	r2, [r7, #48]	; 0x30
 8005eb8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eba:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005ebc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005ebe:	e841 2300 	strex	r3, r2, [r1]
 8005ec2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005ec4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d1e1      	bne.n	8005e8e <HAL_UART_IRQHandler+0x4c6>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	2220      	movs	r2, #32
 8005ece:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2200      	movs	r2, #0
 8005edc:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ee4:	693b      	ldr	r3, [r7, #16]
 8005ee6:	e853 3f00 	ldrex	r3, [r3]
 8005eea:	60fb      	str	r3, [r7, #12]
   return(result);
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	f023 0310 	bic.w	r3, r3, #16
 8005ef2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	461a      	mov	r2, r3
 8005efc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005f00:	61fb      	str	r3, [r7, #28]
 8005f02:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f04:	69b9      	ldr	r1, [r7, #24]
 8005f06:	69fa      	ldr	r2, [r7, #28]
 8005f08:	e841 2300 	strex	r3, r2, [r1]
 8005f0c:	617b      	str	r3, [r7, #20]
   return(result);
 8005f0e:	697b      	ldr	r3, [r7, #20]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d1e4      	bne.n	8005ede <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005f14:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005f18:	4619      	mov	r1, r3
 8005f1a:	6878      	ldr	r0, [r7, #4]
 8005f1c:	f000 f880 	bl	8006020 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005f20:	e063      	b.n	8005fea <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005f22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f26:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d00e      	beq.n	8005f4c <HAL_UART_IRQHandler+0x584>
 8005f2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005f32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d008      	beq.n	8005f4c <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005f42:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005f44:	6878      	ldr	r0, [r7, #4]
 8005f46:	f000 fdd7 	bl	8006af8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005f4a:	e051      	b.n	8005ff0 <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005f4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d014      	beq.n	8005f82 <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005f58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d105      	bne.n	8005f70 <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005f64:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005f68:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d008      	beq.n	8005f82 <HAL_UART_IRQHandler+0x5ba>
  {
    if (huart->TxISR != NULL)
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d03a      	beq.n	8005fee <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f7c:	6878      	ldr	r0, [r7, #4]
 8005f7e:	4798      	blx	r3
    }
    return;
 8005f80:	e035      	b.n	8005fee <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005f82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d009      	beq.n	8005fa2 <HAL_UART_IRQHandler+0x5da>
 8005f8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d003      	beq.n	8005fa2 <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 8005f9a:	6878      	ldr	r0, [r7, #4]
 8005f9c:	f000 fd81 	bl	8006aa2 <UART_EndTransmit_IT>
    return;
 8005fa0:	e026      	b.n	8005ff0 <HAL_UART_IRQHandler+0x628>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005fa2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005fa6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d009      	beq.n	8005fc2 <HAL_UART_IRQHandler+0x5fa>
 8005fae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005fb2:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d003      	beq.n	8005fc2 <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8005fba:	6878      	ldr	r0, [r7, #4]
 8005fbc:	f000 fdb0 	bl	8006b20 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005fc0:	e016      	b.n	8005ff0 <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005fc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005fc6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d010      	beq.n	8005ff0 <HAL_UART_IRQHandler+0x628>
 8005fce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	da0c      	bge.n	8005ff0 <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8005fd6:	6878      	ldr	r0, [r7, #4]
 8005fd8:	f000 fd98 	bl	8006b0c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005fdc:	e008      	b.n	8005ff0 <HAL_UART_IRQHandler+0x628>
      return;
 8005fde:	bf00      	nop
 8005fe0:	e006      	b.n	8005ff0 <HAL_UART_IRQHandler+0x628>
    return;
 8005fe2:	bf00      	nop
 8005fe4:	e004      	b.n	8005ff0 <HAL_UART_IRQHandler+0x628>
      return;
 8005fe6:	bf00      	nop
 8005fe8:	e002      	b.n	8005ff0 <HAL_UART_IRQHandler+0x628>
      return;
 8005fea:	bf00      	nop
 8005fec:	e000      	b.n	8005ff0 <HAL_UART_IRQHandler+0x628>
    return;
 8005fee:	bf00      	nop
  }
}
 8005ff0:	37e8      	adds	r7, #232	; 0xe8
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	bd80      	pop	{r7, pc}
 8005ff6:	bf00      	nop

08005ff8 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005ff8:	b480      	push	{r7}
 8005ffa:	b083      	sub	sp, #12
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8006000:	bf00      	nop
 8006002:	370c      	adds	r7, #12
 8006004:	46bd      	mov	sp, r7
 8006006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600a:	4770      	bx	lr

0800600c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800600c:	b480      	push	{r7}
 800600e:	b083      	sub	sp, #12
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006014:	bf00      	nop
 8006016:	370c      	adds	r7, #12
 8006018:	46bd      	mov	sp, r7
 800601a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800601e:	4770      	bx	lr

08006020 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006020:	b480      	push	{r7}
 8006022:	b083      	sub	sp, #12
 8006024:	af00      	add	r7, sp, #0
 8006026:	6078      	str	r0, [r7, #4]
 8006028:	460b      	mov	r3, r1
 800602a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800602c:	bf00      	nop
 800602e:	370c      	adds	r7, #12
 8006030:	46bd      	mov	sp, r7
 8006032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006036:	4770      	bx	lr

08006038 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006038:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800603c:	b08c      	sub	sp, #48	; 0x30
 800603e:	af00      	add	r7, sp, #0
 8006040:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006042:	2300      	movs	r3, #0
 8006044:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006048:	697b      	ldr	r3, [r7, #20]
 800604a:	689a      	ldr	r2, [r3, #8]
 800604c:	697b      	ldr	r3, [r7, #20]
 800604e:	691b      	ldr	r3, [r3, #16]
 8006050:	431a      	orrs	r2, r3
 8006052:	697b      	ldr	r3, [r7, #20]
 8006054:	695b      	ldr	r3, [r3, #20]
 8006056:	431a      	orrs	r2, r3
 8006058:	697b      	ldr	r3, [r7, #20]
 800605a:	69db      	ldr	r3, [r3, #28]
 800605c:	4313      	orrs	r3, r2
 800605e:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006060:	697b      	ldr	r3, [r7, #20]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	681a      	ldr	r2, [r3, #0]
 8006066:	4baf      	ldr	r3, [pc, #700]	; (8006324 <UART_SetConfig+0x2ec>)
 8006068:	4013      	ands	r3, r2
 800606a:	697a      	ldr	r2, [r7, #20]
 800606c:	6812      	ldr	r2, [r2, #0]
 800606e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006070:	430b      	orrs	r3, r1
 8006072:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006074:	697b      	ldr	r3, [r7, #20]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	685b      	ldr	r3, [r3, #4]
 800607a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800607e:	697b      	ldr	r3, [r7, #20]
 8006080:	68da      	ldr	r2, [r3, #12]
 8006082:	697b      	ldr	r3, [r7, #20]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	430a      	orrs	r2, r1
 8006088:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800608a:	697b      	ldr	r3, [r7, #20]
 800608c:	699b      	ldr	r3, [r3, #24]
 800608e:	62fb      	str	r3, [r7, #44]	; 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006090:	697b      	ldr	r3, [r7, #20]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	4aa4      	ldr	r2, [pc, #656]	; (8006328 <UART_SetConfig+0x2f0>)
 8006096:	4293      	cmp	r3, r2
 8006098:	d004      	beq.n	80060a4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800609a:	697b      	ldr	r3, [r7, #20]
 800609c:	6a1b      	ldr	r3, [r3, #32]
 800609e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80060a0:	4313      	orrs	r3, r2
 80060a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80060a4:	697b      	ldr	r3, [r7, #20]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	689b      	ldr	r3, [r3, #8]
 80060aa:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80060ae:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80060b2:	697a      	ldr	r2, [r7, #20]
 80060b4:	6812      	ldr	r2, [r2, #0]
 80060b6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80060b8:	430b      	orrs	r3, r1
 80060ba:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80060bc:	697b      	ldr	r3, [r7, #20]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060c2:	f023 010f 	bic.w	r1, r3, #15
 80060c6:	697b      	ldr	r3, [r7, #20]
 80060c8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80060ca:	697b      	ldr	r3, [r7, #20]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	430a      	orrs	r2, r1
 80060d0:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80060d2:	697b      	ldr	r3, [r7, #20]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	4a95      	ldr	r2, [pc, #596]	; (800632c <UART_SetConfig+0x2f4>)
 80060d8:	4293      	cmp	r3, r2
 80060da:	d125      	bne.n	8006128 <UART_SetConfig+0xf0>
 80060dc:	2003      	movs	r0, #3
 80060de:	f7ff fb71 	bl	80057c4 <LL_RCC_GetUSARTClockSource>
 80060e2:	4603      	mov	r3, r0
 80060e4:	2b03      	cmp	r3, #3
 80060e6:	d81b      	bhi.n	8006120 <UART_SetConfig+0xe8>
 80060e8:	a201      	add	r2, pc, #4	; (adr r2, 80060f0 <UART_SetConfig+0xb8>)
 80060ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060ee:	bf00      	nop
 80060f0:	08006101 	.word	0x08006101
 80060f4:	08006111 	.word	0x08006111
 80060f8:	08006109 	.word	0x08006109
 80060fc:	08006119 	.word	0x08006119
 8006100:	2301      	movs	r3, #1
 8006102:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006106:	e042      	b.n	800618e <UART_SetConfig+0x156>
 8006108:	2302      	movs	r3, #2
 800610a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800610e:	e03e      	b.n	800618e <UART_SetConfig+0x156>
 8006110:	2304      	movs	r3, #4
 8006112:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006116:	e03a      	b.n	800618e <UART_SetConfig+0x156>
 8006118:	2308      	movs	r3, #8
 800611a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800611e:	e036      	b.n	800618e <UART_SetConfig+0x156>
 8006120:	2310      	movs	r3, #16
 8006122:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006126:	e032      	b.n	800618e <UART_SetConfig+0x156>
 8006128:	697b      	ldr	r3, [r7, #20]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	4a7e      	ldr	r2, [pc, #504]	; (8006328 <UART_SetConfig+0x2f0>)
 800612e:	4293      	cmp	r3, r2
 8006130:	d12a      	bne.n	8006188 <UART_SetConfig+0x150>
 8006132:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8006136:	f7ff fb55 	bl	80057e4 <LL_RCC_GetLPUARTClockSource>
 800613a:	4603      	mov	r3, r0
 800613c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006140:	d01a      	beq.n	8006178 <UART_SetConfig+0x140>
 8006142:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006146:	d81b      	bhi.n	8006180 <UART_SetConfig+0x148>
 8006148:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800614c:	d00c      	beq.n	8006168 <UART_SetConfig+0x130>
 800614e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006152:	d815      	bhi.n	8006180 <UART_SetConfig+0x148>
 8006154:	2b00      	cmp	r3, #0
 8006156:	d003      	beq.n	8006160 <UART_SetConfig+0x128>
 8006158:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800615c:	d008      	beq.n	8006170 <UART_SetConfig+0x138>
 800615e:	e00f      	b.n	8006180 <UART_SetConfig+0x148>
 8006160:	2300      	movs	r3, #0
 8006162:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006166:	e012      	b.n	800618e <UART_SetConfig+0x156>
 8006168:	2302      	movs	r3, #2
 800616a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800616e:	e00e      	b.n	800618e <UART_SetConfig+0x156>
 8006170:	2304      	movs	r3, #4
 8006172:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006176:	e00a      	b.n	800618e <UART_SetConfig+0x156>
 8006178:	2308      	movs	r3, #8
 800617a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800617e:	e006      	b.n	800618e <UART_SetConfig+0x156>
 8006180:	2310      	movs	r3, #16
 8006182:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006186:	e002      	b.n	800618e <UART_SetConfig+0x156>
 8006188:	2310      	movs	r3, #16
 800618a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800618e:	697b      	ldr	r3, [r7, #20]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	4a65      	ldr	r2, [pc, #404]	; (8006328 <UART_SetConfig+0x2f0>)
 8006194:	4293      	cmp	r3, r2
 8006196:	f040 8097 	bne.w	80062c8 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800619a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800619e:	2b08      	cmp	r3, #8
 80061a0:	d823      	bhi.n	80061ea <UART_SetConfig+0x1b2>
 80061a2:	a201      	add	r2, pc, #4	; (adr r2, 80061a8 <UART_SetConfig+0x170>)
 80061a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061a8:	080061cd 	.word	0x080061cd
 80061ac:	080061eb 	.word	0x080061eb
 80061b0:	080061d5 	.word	0x080061d5
 80061b4:	080061eb 	.word	0x080061eb
 80061b8:	080061db 	.word	0x080061db
 80061bc:	080061eb 	.word	0x080061eb
 80061c0:	080061eb 	.word	0x080061eb
 80061c4:	080061eb 	.word	0x080061eb
 80061c8:	080061e3 	.word	0x080061e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80061cc:	f7fe fc16 	bl	80049fc <HAL_RCC_GetPCLK1Freq>
 80061d0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80061d2:	e010      	b.n	80061f6 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80061d4:	4b56      	ldr	r3, [pc, #344]	; (8006330 <UART_SetConfig+0x2f8>)
 80061d6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80061d8:	e00d      	b.n	80061f6 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80061da:	f7fe fb8f 	bl	80048fc <HAL_RCC_GetSysClockFreq>
 80061de:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80061e0:	e009      	b.n	80061f6 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80061e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80061e6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80061e8:	e005      	b.n	80061f6 <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 80061ea:	2300      	movs	r3, #0
 80061ec:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80061ee:	2301      	movs	r3, #1
 80061f0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80061f4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80061f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	f000 812b 	beq.w	8006454 <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80061fe:	697b      	ldr	r3, [r7, #20]
 8006200:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006202:	4a4c      	ldr	r2, [pc, #304]	; (8006334 <UART_SetConfig+0x2fc>)
 8006204:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006208:	461a      	mov	r2, r3
 800620a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800620c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006210:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006212:	697b      	ldr	r3, [r7, #20]
 8006214:	685a      	ldr	r2, [r3, #4]
 8006216:	4613      	mov	r3, r2
 8006218:	005b      	lsls	r3, r3, #1
 800621a:	4413      	add	r3, r2
 800621c:	69ba      	ldr	r2, [r7, #24]
 800621e:	429a      	cmp	r2, r3
 8006220:	d305      	bcc.n	800622e <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006222:	697b      	ldr	r3, [r7, #20]
 8006224:	685b      	ldr	r3, [r3, #4]
 8006226:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006228:	69ba      	ldr	r2, [r7, #24]
 800622a:	429a      	cmp	r2, r3
 800622c:	d903      	bls.n	8006236 <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 800622e:	2301      	movs	r3, #1
 8006230:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8006234:	e10e      	b.n	8006454 <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006238:	2200      	movs	r2, #0
 800623a:	60bb      	str	r3, [r7, #8]
 800623c:	60fa      	str	r2, [r7, #12]
 800623e:	697b      	ldr	r3, [r7, #20]
 8006240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006242:	4a3c      	ldr	r2, [pc, #240]	; (8006334 <UART_SetConfig+0x2fc>)
 8006244:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006248:	b29b      	uxth	r3, r3
 800624a:	2200      	movs	r2, #0
 800624c:	603b      	str	r3, [r7, #0]
 800624e:	607a      	str	r2, [r7, #4]
 8006250:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006254:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006258:	f7f9 ffea 	bl	8000230 <__aeabi_uldivmod>
 800625c:	4602      	mov	r2, r0
 800625e:	460b      	mov	r3, r1
 8006260:	4610      	mov	r0, r2
 8006262:	4619      	mov	r1, r3
 8006264:	f04f 0200 	mov.w	r2, #0
 8006268:	f04f 0300 	mov.w	r3, #0
 800626c:	020b      	lsls	r3, r1, #8
 800626e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006272:	0202      	lsls	r2, r0, #8
 8006274:	6979      	ldr	r1, [r7, #20]
 8006276:	6849      	ldr	r1, [r1, #4]
 8006278:	0849      	lsrs	r1, r1, #1
 800627a:	2000      	movs	r0, #0
 800627c:	460c      	mov	r4, r1
 800627e:	4605      	mov	r5, r0
 8006280:	eb12 0804 	adds.w	r8, r2, r4
 8006284:	eb43 0905 	adc.w	r9, r3, r5
 8006288:	697b      	ldr	r3, [r7, #20]
 800628a:	685b      	ldr	r3, [r3, #4]
 800628c:	2200      	movs	r2, #0
 800628e:	469a      	mov	sl, r3
 8006290:	4693      	mov	fp, r2
 8006292:	4652      	mov	r2, sl
 8006294:	465b      	mov	r3, fp
 8006296:	4640      	mov	r0, r8
 8006298:	4649      	mov	r1, r9
 800629a:	f7f9 ffc9 	bl	8000230 <__aeabi_uldivmod>
 800629e:	4602      	mov	r2, r0
 80062a0:	460b      	mov	r3, r1
 80062a2:	4613      	mov	r3, r2
 80062a4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80062a6:	6a3b      	ldr	r3, [r7, #32]
 80062a8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80062ac:	d308      	bcc.n	80062c0 <UART_SetConfig+0x288>
 80062ae:	6a3b      	ldr	r3, [r7, #32]
 80062b0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80062b4:	d204      	bcs.n	80062c0 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 80062b6:	697b      	ldr	r3, [r7, #20]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	6a3a      	ldr	r2, [r7, #32]
 80062bc:	60da      	str	r2, [r3, #12]
 80062be:	e0c9      	b.n	8006454 <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 80062c0:	2301      	movs	r3, #1
 80062c2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80062c6:	e0c5      	b.n	8006454 <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80062c8:	697b      	ldr	r3, [r7, #20]
 80062ca:	69db      	ldr	r3, [r3, #28]
 80062cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80062d0:	d16e      	bne.n	80063b0 <UART_SetConfig+0x378>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 80062d2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80062d6:	3b01      	subs	r3, #1
 80062d8:	2b07      	cmp	r3, #7
 80062da:	d82d      	bhi.n	8006338 <UART_SetConfig+0x300>
 80062dc:	a201      	add	r2, pc, #4	; (adr r2, 80062e4 <UART_SetConfig+0x2ac>)
 80062de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062e2:	bf00      	nop
 80062e4:	08006305 	.word	0x08006305
 80062e8:	0800630d 	.word	0x0800630d
 80062ec:	08006339 	.word	0x08006339
 80062f0:	08006313 	.word	0x08006313
 80062f4:	08006339 	.word	0x08006339
 80062f8:	08006339 	.word	0x08006339
 80062fc:	08006339 	.word	0x08006339
 8006300:	0800631b 	.word	0x0800631b
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006304:	f7fe fb90 	bl	8004a28 <HAL_RCC_GetPCLK2Freq>
 8006308:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800630a:	e01b      	b.n	8006344 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800630c:	4b08      	ldr	r3, [pc, #32]	; (8006330 <UART_SetConfig+0x2f8>)
 800630e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006310:	e018      	b.n	8006344 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006312:	f7fe faf3 	bl	80048fc <HAL_RCC_GetSysClockFreq>
 8006316:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006318:	e014      	b.n	8006344 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800631a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800631e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006320:	e010      	b.n	8006344 <UART_SetConfig+0x30c>
 8006322:	bf00      	nop
 8006324:	cfff69f3 	.word	0xcfff69f3
 8006328:	40008000 	.word	0x40008000
 800632c:	40013800 	.word	0x40013800
 8006330:	00f42400 	.word	0x00f42400
 8006334:	0800ce1c 	.word	0x0800ce1c
      default:
        pclk = 0U;
 8006338:	2300      	movs	r3, #0
 800633a:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800633c:	2301      	movs	r3, #1
 800633e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8006342:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006344:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006346:	2b00      	cmp	r3, #0
 8006348:	f000 8084 	beq.w	8006454 <UART_SetConfig+0x41c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800634c:	697b      	ldr	r3, [r7, #20]
 800634e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006350:	4a4b      	ldr	r2, [pc, #300]	; (8006480 <UART_SetConfig+0x448>)
 8006352:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006356:	461a      	mov	r2, r3
 8006358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800635a:	fbb3 f3f2 	udiv	r3, r3, r2
 800635e:	005a      	lsls	r2, r3, #1
 8006360:	697b      	ldr	r3, [r7, #20]
 8006362:	685b      	ldr	r3, [r3, #4]
 8006364:	085b      	lsrs	r3, r3, #1
 8006366:	441a      	add	r2, r3
 8006368:	697b      	ldr	r3, [r7, #20]
 800636a:	685b      	ldr	r3, [r3, #4]
 800636c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006370:	b29b      	uxth	r3, r3
 8006372:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006374:	6a3b      	ldr	r3, [r7, #32]
 8006376:	2b0f      	cmp	r3, #15
 8006378:	d916      	bls.n	80063a8 <UART_SetConfig+0x370>
 800637a:	6a3b      	ldr	r3, [r7, #32]
 800637c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006380:	d212      	bcs.n	80063a8 <UART_SetConfig+0x370>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006382:	6a3b      	ldr	r3, [r7, #32]
 8006384:	b29b      	uxth	r3, r3
 8006386:	f023 030f 	bic.w	r3, r3, #15
 800638a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800638c:	6a3b      	ldr	r3, [r7, #32]
 800638e:	085b      	lsrs	r3, r3, #1
 8006390:	b29b      	uxth	r3, r3
 8006392:	f003 0307 	and.w	r3, r3, #7
 8006396:	b29a      	uxth	r2, r3
 8006398:	8bfb      	ldrh	r3, [r7, #30]
 800639a:	4313      	orrs	r3, r2
 800639c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800639e:	697b      	ldr	r3, [r7, #20]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	8bfa      	ldrh	r2, [r7, #30]
 80063a4:	60da      	str	r2, [r3, #12]
 80063a6:	e055      	b.n	8006454 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 80063a8:	2301      	movs	r3, #1
 80063aa:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80063ae:	e051      	b.n	8006454 <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80063b0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80063b4:	3b01      	subs	r3, #1
 80063b6:	2b07      	cmp	r3, #7
 80063b8:	d821      	bhi.n	80063fe <UART_SetConfig+0x3c6>
 80063ba:	a201      	add	r2, pc, #4	; (adr r2, 80063c0 <UART_SetConfig+0x388>)
 80063bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063c0:	080063e1 	.word	0x080063e1
 80063c4:	080063e9 	.word	0x080063e9
 80063c8:	080063ff 	.word	0x080063ff
 80063cc:	080063ef 	.word	0x080063ef
 80063d0:	080063ff 	.word	0x080063ff
 80063d4:	080063ff 	.word	0x080063ff
 80063d8:	080063ff 	.word	0x080063ff
 80063dc:	080063f7 	.word	0x080063f7
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80063e0:	f7fe fb22 	bl	8004a28 <HAL_RCC_GetPCLK2Freq>
 80063e4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80063e6:	e010      	b.n	800640a <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80063e8:	4b26      	ldr	r3, [pc, #152]	; (8006484 <UART_SetConfig+0x44c>)
 80063ea:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80063ec:	e00d      	b.n	800640a <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80063ee:	f7fe fa85 	bl	80048fc <HAL_RCC_GetSysClockFreq>
 80063f2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80063f4:	e009      	b.n	800640a <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80063f6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80063fa:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80063fc:	e005      	b.n	800640a <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 80063fe:	2300      	movs	r3, #0
 8006400:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8006402:	2301      	movs	r3, #1
 8006404:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8006408:	bf00      	nop
    }

    if (pclk != 0U)
 800640a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800640c:	2b00      	cmp	r3, #0
 800640e:	d021      	beq.n	8006454 <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006410:	697b      	ldr	r3, [r7, #20]
 8006412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006414:	4a1a      	ldr	r2, [pc, #104]	; (8006480 <UART_SetConfig+0x448>)
 8006416:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800641a:	461a      	mov	r2, r3
 800641c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800641e:	fbb3 f2f2 	udiv	r2, r3, r2
 8006422:	697b      	ldr	r3, [r7, #20]
 8006424:	685b      	ldr	r3, [r3, #4]
 8006426:	085b      	lsrs	r3, r3, #1
 8006428:	441a      	add	r2, r3
 800642a:	697b      	ldr	r3, [r7, #20]
 800642c:	685b      	ldr	r3, [r3, #4]
 800642e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006432:	b29b      	uxth	r3, r3
 8006434:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006436:	6a3b      	ldr	r3, [r7, #32]
 8006438:	2b0f      	cmp	r3, #15
 800643a:	d908      	bls.n	800644e <UART_SetConfig+0x416>
 800643c:	6a3b      	ldr	r3, [r7, #32]
 800643e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006442:	d204      	bcs.n	800644e <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = usartdiv;
 8006444:	697b      	ldr	r3, [r7, #20]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	6a3a      	ldr	r2, [r7, #32]
 800644a:	60da      	str	r2, [r3, #12]
 800644c:	e002      	b.n	8006454 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 800644e:	2301      	movs	r3, #1
 8006450:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006454:	697b      	ldr	r3, [r7, #20]
 8006456:	2201      	movs	r2, #1
 8006458:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800645c:	697b      	ldr	r3, [r7, #20]
 800645e:	2201      	movs	r2, #1
 8006460:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006464:	697b      	ldr	r3, [r7, #20]
 8006466:	2200      	movs	r2, #0
 8006468:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800646a:	697b      	ldr	r3, [r7, #20]
 800646c:	2200      	movs	r2, #0
 800646e:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8006470:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8006474:	4618      	mov	r0, r3
 8006476:	3730      	adds	r7, #48	; 0x30
 8006478:	46bd      	mov	sp, r7
 800647a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800647e:	bf00      	nop
 8006480:	0800ce1c 	.word	0x0800ce1c
 8006484:	00f42400 	.word	0x00f42400

08006488 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006488:	b480      	push	{r7}
 800648a:	b083      	sub	sp, #12
 800648c:	af00      	add	r7, sp, #0
 800648e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006494:	f003 0301 	and.w	r3, r3, #1
 8006498:	2b00      	cmp	r3, #0
 800649a:	d00a      	beq.n	80064b2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	685b      	ldr	r3, [r3, #4]
 80064a2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	430a      	orrs	r2, r1
 80064b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064b6:	f003 0302 	and.w	r3, r3, #2
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d00a      	beq.n	80064d4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	685b      	ldr	r3, [r3, #4]
 80064c4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	430a      	orrs	r2, r1
 80064d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064d8:	f003 0304 	and.w	r3, r3, #4
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d00a      	beq.n	80064f6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	685b      	ldr	r3, [r3, #4]
 80064e6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	430a      	orrs	r2, r1
 80064f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064fa:	f003 0308 	and.w	r3, r3, #8
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d00a      	beq.n	8006518 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	685b      	ldr	r3, [r3, #4]
 8006508:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	430a      	orrs	r2, r1
 8006516:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800651c:	f003 0310 	and.w	r3, r3, #16
 8006520:	2b00      	cmp	r3, #0
 8006522:	d00a      	beq.n	800653a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	689b      	ldr	r3, [r3, #8]
 800652a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	430a      	orrs	r2, r1
 8006538:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800653e:	f003 0320 	and.w	r3, r3, #32
 8006542:	2b00      	cmp	r3, #0
 8006544:	d00a      	beq.n	800655c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	689b      	ldr	r3, [r3, #8]
 800654c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	430a      	orrs	r2, r1
 800655a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006560:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006564:	2b00      	cmp	r3, #0
 8006566:	d01a      	beq.n	800659e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	685b      	ldr	r3, [r3, #4]
 800656e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	430a      	orrs	r2, r1
 800657c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006582:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006586:	d10a      	bne.n	800659e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	685b      	ldr	r3, [r3, #4]
 800658e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	430a      	orrs	r2, r1
 800659c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d00a      	beq.n	80065c0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	685b      	ldr	r3, [r3, #4]
 80065b0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	430a      	orrs	r2, r1
 80065be:	605a      	str	r2, [r3, #4]
  }
}
 80065c0:	bf00      	nop
 80065c2:	370c      	adds	r7, #12
 80065c4:	46bd      	mov	sp, r7
 80065c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ca:	4770      	bx	lr

080065cc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80065cc:	b580      	push	{r7, lr}
 80065ce:	b086      	sub	sp, #24
 80065d0:	af02      	add	r7, sp, #8
 80065d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2200      	movs	r2, #0
 80065d8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80065dc:	f7fc f9ca 	bl	8002974 <HAL_GetTick>
 80065e0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f003 0308 	and.w	r3, r3, #8
 80065ec:	2b08      	cmp	r3, #8
 80065ee:	d10e      	bne.n	800660e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80065f0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80065f4:	9300      	str	r3, [sp, #0]
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	2200      	movs	r2, #0
 80065fa:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80065fe:	6878      	ldr	r0, [r7, #4]
 8006600:	f000 f82f 	bl	8006662 <UART_WaitOnFlagUntilTimeout>
 8006604:	4603      	mov	r3, r0
 8006606:	2b00      	cmp	r3, #0
 8006608:	d001      	beq.n	800660e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800660a:	2303      	movs	r3, #3
 800660c:	e025      	b.n	800665a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f003 0304 	and.w	r3, r3, #4
 8006618:	2b04      	cmp	r3, #4
 800661a:	d10e      	bne.n	800663a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800661c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006620:	9300      	str	r3, [sp, #0]
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	2200      	movs	r2, #0
 8006626:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800662a:	6878      	ldr	r0, [r7, #4]
 800662c:	f000 f819 	bl	8006662 <UART_WaitOnFlagUntilTimeout>
 8006630:	4603      	mov	r3, r0
 8006632:	2b00      	cmp	r3, #0
 8006634:	d001      	beq.n	800663a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006636:	2303      	movs	r3, #3
 8006638:	e00f      	b.n	800665a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2220      	movs	r2, #32
 800663e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2220      	movs	r2, #32
 8006646:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	2200      	movs	r2, #0
 800664e:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2200      	movs	r2, #0
 8006654:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006658:	2300      	movs	r3, #0
}
 800665a:	4618      	mov	r0, r3
 800665c:	3710      	adds	r7, #16
 800665e:	46bd      	mov	sp, r7
 8006660:	bd80      	pop	{r7, pc}

08006662 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006662:	b580      	push	{r7, lr}
 8006664:	b09c      	sub	sp, #112	; 0x70
 8006666:	af00      	add	r7, sp, #0
 8006668:	60f8      	str	r0, [r7, #12]
 800666a:	60b9      	str	r1, [r7, #8]
 800666c:	603b      	str	r3, [r7, #0]
 800666e:	4613      	mov	r3, r2
 8006670:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006672:	e0a9      	b.n	80067c8 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006674:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006676:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800667a:	f000 80a5 	beq.w	80067c8 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800667e:	f7fc f979 	bl	8002974 <HAL_GetTick>
 8006682:	4602      	mov	r2, r0
 8006684:	683b      	ldr	r3, [r7, #0]
 8006686:	1ad3      	subs	r3, r2, r3
 8006688:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800668a:	429a      	cmp	r2, r3
 800668c:	d302      	bcc.n	8006694 <UART_WaitOnFlagUntilTimeout+0x32>
 800668e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006690:	2b00      	cmp	r3, #0
 8006692:	d140      	bne.n	8006716 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800669a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800669c:	e853 3f00 	ldrex	r3, [r3]
 80066a0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80066a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80066a4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80066a8:	667b      	str	r3, [r7, #100]	; 0x64
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	461a      	mov	r2, r3
 80066b0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80066b2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80066b4:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066b6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80066b8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80066ba:	e841 2300 	strex	r3, r2, [r1]
 80066be:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80066c0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d1e6      	bne.n	8006694 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	3308      	adds	r3, #8
 80066cc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80066d0:	e853 3f00 	ldrex	r3, [r3]
 80066d4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80066d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066d8:	f023 0301 	bic.w	r3, r3, #1
 80066dc:	663b      	str	r3, [r7, #96]	; 0x60
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	3308      	adds	r3, #8
 80066e4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80066e6:	64ba      	str	r2, [r7, #72]	; 0x48
 80066e8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066ea:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80066ec:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80066ee:	e841 2300 	strex	r3, r2, [r1]
 80066f2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80066f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d1e5      	bne.n	80066c6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	2220      	movs	r2, #32
 80066fe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	2220      	movs	r2, #32
 8006706:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	2200      	movs	r2, #0
 800670e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8006712:	2303      	movs	r3, #3
 8006714:	e069      	b.n	80067ea <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f003 0304 	and.w	r3, r3, #4
 8006720:	2b00      	cmp	r3, #0
 8006722:	d051      	beq.n	80067c8 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	69db      	ldr	r3, [r3, #28]
 800672a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800672e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006732:	d149      	bne.n	80067c8 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800673c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006744:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006746:	e853 3f00 	ldrex	r3, [r3]
 800674a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800674c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800674e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006752:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	461a      	mov	r2, r3
 800675a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800675c:	637b      	str	r3, [r7, #52]	; 0x34
 800675e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006760:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006762:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006764:	e841 2300 	strex	r3, r2, [r1]
 8006768:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800676a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800676c:	2b00      	cmp	r3, #0
 800676e:	d1e6      	bne.n	800673e <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	3308      	adds	r3, #8
 8006776:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006778:	697b      	ldr	r3, [r7, #20]
 800677a:	e853 3f00 	ldrex	r3, [r3]
 800677e:	613b      	str	r3, [r7, #16]
   return(result);
 8006780:	693b      	ldr	r3, [r7, #16]
 8006782:	f023 0301 	bic.w	r3, r3, #1
 8006786:	66bb      	str	r3, [r7, #104]	; 0x68
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	3308      	adds	r3, #8
 800678e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006790:	623a      	str	r2, [r7, #32]
 8006792:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006794:	69f9      	ldr	r1, [r7, #28]
 8006796:	6a3a      	ldr	r2, [r7, #32]
 8006798:	e841 2300 	strex	r3, r2, [r1]
 800679c:	61bb      	str	r3, [r7, #24]
   return(result);
 800679e:	69bb      	ldr	r3, [r7, #24]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d1e5      	bne.n	8006770 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	2220      	movs	r2, #32
 80067a8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	2220      	movs	r2, #32
 80067b0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	2220      	movs	r2, #32
 80067b8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	2200      	movs	r2, #0
 80067c0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80067c4:	2303      	movs	r3, #3
 80067c6:	e010      	b.n	80067ea <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	69da      	ldr	r2, [r3, #28]
 80067ce:	68bb      	ldr	r3, [r7, #8]
 80067d0:	4013      	ands	r3, r2
 80067d2:	68ba      	ldr	r2, [r7, #8]
 80067d4:	429a      	cmp	r2, r3
 80067d6:	bf0c      	ite	eq
 80067d8:	2301      	moveq	r3, #1
 80067da:	2300      	movne	r3, #0
 80067dc:	b2db      	uxtb	r3, r3
 80067de:	461a      	mov	r2, r3
 80067e0:	79fb      	ldrb	r3, [r7, #7]
 80067e2:	429a      	cmp	r2, r3
 80067e4:	f43f af46 	beq.w	8006674 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80067e8:	2300      	movs	r3, #0
}
 80067ea:	4618      	mov	r0, r3
 80067ec:	3770      	adds	r7, #112	; 0x70
 80067ee:	46bd      	mov	sp, r7
 80067f0:	bd80      	pop	{r7, pc}

080067f2 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80067f2:	b480      	push	{r7}
 80067f4:	b08f      	sub	sp, #60	; 0x3c
 80067f6:	af00      	add	r7, sp, #0
 80067f8:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006800:	6a3b      	ldr	r3, [r7, #32]
 8006802:	e853 3f00 	ldrex	r3, [r3]
 8006806:	61fb      	str	r3, [r7, #28]
   return(result);
 8006808:	69fb      	ldr	r3, [r7, #28]
 800680a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800680e:	637b      	str	r3, [r7, #52]	; 0x34
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	461a      	mov	r2, r3
 8006816:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006818:	62fb      	str	r3, [r7, #44]	; 0x2c
 800681a:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800681c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800681e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006820:	e841 2300 	strex	r3, r2, [r1]
 8006824:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006826:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006828:	2b00      	cmp	r3, #0
 800682a:	d1e6      	bne.n	80067fa <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	3308      	adds	r3, #8
 8006832:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	e853 3f00 	ldrex	r3, [r3]
 800683a:	60bb      	str	r3, [r7, #8]
   return(result);
 800683c:	68bb      	ldr	r3, [r7, #8]
 800683e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8006842:	633b      	str	r3, [r7, #48]	; 0x30
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	3308      	adds	r3, #8
 800684a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800684c:	61ba      	str	r2, [r7, #24]
 800684e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006850:	6979      	ldr	r1, [r7, #20]
 8006852:	69ba      	ldr	r2, [r7, #24]
 8006854:	e841 2300 	strex	r3, r2, [r1]
 8006858:	613b      	str	r3, [r7, #16]
   return(result);
 800685a:	693b      	ldr	r3, [r7, #16]
 800685c:	2b00      	cmp	r3, #0
 800685e:	d1e5      	bne.n	800682c <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2220      	movs	r2, #32
 8006864:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 8006868:	bf00      	nop
 800686a:	373c      	adds	r7, #60	; 0x3c
 800686c:	46bd      	mov	sp, r7
 800686e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006872:	4770      	bx	lr

08006874 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006874:	b480      	push	{r7}
 8006876:	b095      	sub	sp, #84	; 0x54
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006882:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006884:	e853 3f00 	ldrex	r3, [r3]
 8006888:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800688a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800688c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006890:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	461a      	mov	r2, r3
 8006898:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800689a:	643b      	str	r3, [r7, #64]	; 0x40
 800689c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800689e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80068a0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80068a2:	e841 2300 	strex	r3, r2, [r1]
 80068a6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80068a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d1e6      	bne.n	800687c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	3308      	adds	r3, #8
 80068b4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068b6:	6a3b      	ldr	r3, [r7, #32]
 80068b8:	e853 3f00 	ldrex	r3, [r3]
 80068bc:	61fb      	str	r3, [r7, #28]
   return(result);
 80068be:	69fb      	ldr	r3, [r7, #28]
 80068c0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80068c4:	f023 0301 	bic.w	r3, r3, #1
 80068c8:	64bb      	str	r3, [r7, #72]	; 0x48
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	3308      	adds	r3, #8
 80068d0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80068d2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80068d4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068d6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80068d8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80068da:	e841 2300 	strex	r3, r2, [r1]
 80068de:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80068e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d1e3      	bne.n	80068ae <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80068ea:	2b01      	cmp	r3, #1
 80068ec:	d118      	bne.n	8006920 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	e853 3f00 	ldrex	r3, [r3]
 80068fa:	60bb      	str	r3, [r7, #8]
   return(result);
 80068fc:	68bb      	ldr	r3, [r7, #8]
 80068fe:	f023 0310 	bic.w	r3, r3, #16
 8006902:	647b      	str	r3, [r7, #68]	; 0x44
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	461a      	mov	r2, r3
 800690a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800690c:	61bb      	str	r3, [r7, #24]
 800690e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006910:	6979      	ldr	r1, [r7, #20]
 8006912:	69ba      	ldr	r2, [r7, #24]
 8006914:	e841 2300 	strex	r3, r2, [r1]
 8006918:	613b      	str	r3, [r7, #16]
   return(result);
 800691a:	693b      	ldr	r3, [r7, #16]
 800691c:	2b00      	cmp	r3, #0
 800691e:	d1e6      	bne.n	80068ee <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	2220      	movs	r2, #32
 8006924:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	2200      	movs	r2, #0
 800692c:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	2200      	movs	r2, #0
 8006932:	671a      	str	r2, [r3, #112]	; 0x70
}
 8006934:	bf00      	nop
 8006936:	3754      	adds	r7, #84	; 0x54
 8006938:	46bd      	mov	sp, r7
 800693a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693e:	4770      	bx	lr

08006940 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006940:	b580      	push	{r7, lr}
 8006942:	b090      	sub	sp, #64	; 0x40
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800694c:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	f003 0320 	and.w	r3, r3, #32
 8006958:	2b00      	cmp	r3, #0
 800695a:	d137      	bne.n	80069cc <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800695c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800695e:	2200      	movs	r2, #0
 8006960:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006964:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	3308      	adds	r3, #8
 800696a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800696c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800696e:	e853 3f00 	ldrex	r3, [r3]
 8006972:	623b      	str	r3, [r7, #32]
   return(result);
 8006974:	6a3b      	ldr	r3, [r7, #32]
 8006976:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800697a:	63bb      	str	r3, [r7, #56]	; 0x38
 800697c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	3308      	adds	r3, #8
 8006982:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006984:	633a      	str	r2, [r7, #48]	; 0x30
 8006986:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006988:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800698a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800698c:	e841 2300 	strex	r3, r2, [r1]
 8006990:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006992:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006994:	2b00      	cmp	r3, #0
 8006996:	d1e5      	bne.n	8006964 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006998:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800699e:	693b      	ldr	r3, [r7, #16]
 80069a0:	e853 3f00 	ldrex	r3, [r3]
 80069a4:	60fb      	str	r3, [r7, #12]
   return(result);
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80069ac:	637b      	str	r3, [r7, #52]	; 0x34
 80069ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	461a      	mov	r2, r3
 80069b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80069b6:	61fb      	str	r3, [r7, #28]
 80069b8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069ba:	69b9      	ldr	r1, [r7, #24]
 80069bc:	69fa      	ldr	r2, [r7, #28]
 80069be:	e841 2300 	strex	r3, r2, [r1]
 80069c2:	617b      	str	r3, [r7, #20]
   return(result);
 80069c4:	697b      	ldr	r3, [r7, #20]
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d1e6      	bne.n	8006998 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80069ca:	e002      	b.n	80069d2 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80069cc:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80069ce:	f7fb f9b5 	bl	8001d3c <HAL_UART_TxCpltCallback>
}
 80069d2:	bf00      	nop
 80069d4:	3740      	adds	r7, #64	; 0x40
 80069d6:	46bd      	mov	sp, r7
 80069d8:	bd80      	pop	{r7, pc}

080069da <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80069da:	b580      	push	{r7, lr}
 80069dc:	b084      	sub	sp, #16
 80069de:	af00      	add	r7, sp, #0
 80069e0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069e6:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80069e8:	68f8      	ldr	r0, [r7, #12]
 80069ea:	f7ff fb05 	bl	8005ff8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80069ee:	bf00      	nop
 80069f0:	3710      	adds	r7, #16
 80069f2:	46bd      	mov	sp, r7
 80069f4:	bd80      	pop	{r7, pc}

080069f6 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80069f6:	b580      	push	{r7, lr}
 80069f8:	b086      	sub	sp, #24
 80069fa:	af00      	add	r7, sp, #0
 80069fc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a02:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8006a04:	697b      	ldr	r3, [r7, #20]
 8006a06:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006a0a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8006a0c:	697b      	ldr	r3, [r7, #20]
 8006a0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a12:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8006a14:	697b      	ldr	r3, [r7, #20]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	689b      	ldr	r3, [r3, #8]
 8006a1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a1e:	2b80      	cmp	r3, #128	; 0x80
 8006a20:	d109      	bne.n	8006a36 <UART_DMAError+0x40>
 8006a22:	693b      	ldr	r3, [r7, #16]
 8006a24:	2b21      	cmp	r3, #33	; 0x21
 8006a26:	d106      	bne.n	8006a36 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8006a28:	697b      	ldr	r3, [r7, #20]
 8006a2a:	2200      	movs	r2, #0
 8006a2c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 8006a30:	6978      	ldr	r0, [r7, #20]
 8006a32:	f7ff fede 	bl	80067f2 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8006a36:	697b      	ldr	r3, [r7, #20]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	689b      	ldr	r3, [r3, #8]
 8006a3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a40:	2b40      	cmp	r3, #64	; 0x40
 8006a42:	d109      	bne.n	8006a58 <UART_DMAError+0x62>
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	2b22      	cmp	r3, #34	; 0x22
 8006a48:	d106      	bne.n	8006a58 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8006a4a:	697b      	ldr	r3, [r7, #20]
 8006a4c:	2200      	movs	r2, #0
 8006a4e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 8006a52:	6978      	ldr	r0, [r7, #20]
 8006a54:	f7ff ff0e 	bl	8006874 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006a58:	697b      	ldr	r3, [r7, #20]
 8006a5a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006a5e:	f043 0210 	orr.w	r2, r3, #16
 8006a62:	697b      	ldr	r3, [r7, #20]
 8006a64:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006a68:	6978      	ldr	r0, [r7, #20]
 8006a6a:	f7ff facf 	bl	800600c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006a6e:	bf00      	nop
 8006a70:	3718      	adds	r7, #24
 8006a72:	46bd      	mov	sp, r7
 8006a74:	bd80      	pop	{r7, pc}

08006a76 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006a76:	b580      	push	{r7, lr}
 8006a78:	b084      	sub	sp, #16
 8006a7a:	af00      	add	r7, sp, #0
 8006a7c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a82:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	2200      	movs	r2, #0
 8006a88:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	2200      	movs	r2, #0
 8006a90:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006a94:	68f8      	ldr	r0, [r7, #12]
 8006a96:	f7ff fab9 	bl	800600c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006a9a:	bf00      	nop
 8006a9c:	3710      	adds	r7, #16
 8006a9e:	46bd      	mov	sp, r7
 8006aa0:	bd80      	pop	{r7, pc}

08006aa2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006aa2:	b580      	push	{r7, lr}
 8006aa4:	b088      	sub	sp, #32
 8006aa6:	af00      	add	r7, sp, #0
 8006aa8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	e853 3f00 	ldrex	r3, [r3]
 8006ab6:	60bb      	str	r3, [r7, #8]
   return(result);
 8006ab8:	68bb      	ldr	r3, [r7, #8]
 8006aba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006abe:	61fb      	str	r3, [r7, #28]
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	461a      	mov	r2, r3
 8006ac6:	69fb      	ldr	r3, [r7, #28]
 8006ac8:	61bb      	str	r3, [r7, #24]
 8006aca:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006acc:	6979      	ldr	r1, [r7, #20]
 8006ace:	69ba      	ldr	r2, [r7, #24]
 8006ad0:	e841 2300 	strex	r3, r2, [r1]
 8006ad4:	613b      	str	r3, [r7, #16]
   return(result);
 8006ad6:	693b      	ldr	r3, [r7, #16]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d1e6      	bne.n	8006aaa <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	2220      	movs	r2, #32
 8006ae0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	2200      	movs	r2, #0
 8006ae8:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006aea:	6878      	ldr	r0, [r7, #4]
 8006aec:	f7fb f926 	bl	8001d3c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006af0:	bf00      	nop
 8006af2:	3720      	adds	r7, #32
 8006af4:	46bd      	mov	sp, r7
 8006af6:	bd80      	pop	{r7, pc}

08006af8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006af8:	b480      	push	{r7}
 8006afa:	b083      	sub	sp, #12
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006b00:	bf00      	nop
 8006b02:	370c      	adds	r7, #12
 8006b04:	46bd      	mov	sp, r7
 8006b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0a:	4770      	bx	lr

08006b0c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8006b0c:	b480      	push	{r7}
 8006b0e:	b083      	sub	sp, #12
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8006b14:	bf00      	nop
 8006b16:	370c      	adds	r7, #12
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1e:	4770      	bx	lr

08006b20 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8006b20:	b480      	push	{r7}
 8006b22:	b083      	sub	sp, #12
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8006b28:	bf00      	nop
 8006b2a:	370c      	adds	r7, #12
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b32:	4770      	bx	lr

08006b34 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006b34:	b480      	push	{r7}
 8006b36:	b085      	sub	sp, #20
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006b42:	2b01      	cmp	r3, #1
 8006b44:	d101      	bne.n	8006b4a <HAL_UARTEx_DisableFifoMode+0x16>
 8006b46:	2302      	movs	r3, #2
 8006b48:	e027      	b.n	8006b9a <HAL_UARTEx_DisableFifoMode+0x66>
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	2201      	movs	r2, #1
 8006b4e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	2224      	movs	r2, #36	; 0x24
 8006b56:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	681a      	ldr	r2, [r3, #0]
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f022 0201 	bic.w	r2, r2, #1
 8006b70:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8006b78:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	68fa      	ldr	r2, [r7, #12]
 8006b86:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	2220      	movs	r2, #32
 8006b8c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2200      	movs	r2, #0
 8006b94:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006b98:	2300      	movs	r3, #0
}
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	3714      	adds	r7, #20
 8006b9e:	46bd      	mov	sp, r7
 8006ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba4:	4770      	bx	lr

08006ba6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006ba6:	b580      	push	{r7, lr}
 8006ba8:	b084      	sub	sp, #16
 8006baa:	af00      	add	r7, sp, #0
 8006bac:	6078      	str	r0, [r7, #4]
 8006bae:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006bb6:	2b01      	cmp	r3, #1
 8006bb8:	d101      	bne.n	8006bbe <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006bba:	2302      	movs	r3, #2
 8006bbc:	e02d      	b.n	8006c1a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	2201      	movs	r2, #1
 8006bc2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	2224      	movs	r2, #36	; 0x24
 8006bca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	681a      	ldr	r2, [r3, #0]
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	f022 0201 	bic.w	r2, r2, #1
 8006be4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	689b      	ldr	r3, [r3, #8]
 8006bec:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	683a      	ldr	r2, [r7, #0]
 8006bf6:	430a      	orrs	r2, r1
 8006bf8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006bfa:	6878      	ldr	r0, [r7, #4]
 8006bfc:	f000 f850 	bl	8006ca0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	68fa      	ldr	r2, [r7, #12]
 8006c06:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	2220      	movs	r2, #32
 8006c0c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	2200      	movs	r2, #0
 8006c14:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006c18:	2300      	movs	r3, #0
}
 8006c1a:	4618      	mov	r0, r3
 8006c1c:	3710      	adds	r7, #16
 8006c1e:	46bd      	mov	sp, r7
 8006c20:	bd80      	pop	{r7, pc}

08006c22 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006c22:	b580      	push	{r7, lr}
 8006c24:	b084      	sub	sp, #16
 8006c26:	af00      	add	r7, sp, #0
 8006c28:	6078      	str	r0, [r7, #4]
 8006c2a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006c32:	2b01      	cmp	r3, #1
 8006c34:	d101      	bne.n	8006c3a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006c36:	2302      	movs	r3, #2
 8006c38:	e02d      	b.n	8006c96 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	2201      	movs	r2, #1
 8006c3e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	2224      	movs	r2, #36	; 0x24
 8006c46:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	681a      	ldr	r2, [r3, #0]
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f022 0201 	bic.w	r2, r2, #1
 8006c60:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	689b      	ldr	r3, [r3, #8]
 8006c68:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	683a      	ldr	r2, [r7, #0]
 8006c72:	430a      	orrs	r2, r1
 8006c74:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006c76:	6878      	ldr	r0, [r7, #4]
 8006c78:	f000 f812 	bl	8006ca0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	68fa      	ldr	r2, [r7, #12]
 8006c82:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	2220      	movs	r2, #32
 8006c88:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	2200      	movs	r2, #0
 8006c90:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006c94:	2300      	movs	r3, #0
}
 8006c96:	4618      	mov	r0, r3
 8006c98:	3710      	adds	r7, #16
 8006c9a:	46bd      	mov	sp, r7
 8006c9c:	bd80      	pop	{r7, pc}
	...

08006ca0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006ca0:	b480      	push	{r7}
 8006ca2:	b085      	sub	sp, #20
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d108      	bne.n	8006cc2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	2201      	movs	r2, #1
 8006cb4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2201      	movs	r2, #1
 8006cbc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006cc0:	e031      	b.n	8006d26 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006cc2:	2308      	movs	r3, #8
 8006cc4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006cc6:	2308      	movs	r3, #8
 8006cc8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	689b      	ldr	r3, [r3, #8]
 8006cd0:	0e5b      	lsrs	r3, r3, #25
 8006cd2:	b2db      	uxtb	r3, r3
 8006cd4:	f003 0307 	and.w	r3, r3, #7
 8006cd8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	689b      	ldr	r3, [r3, #8]
 8006ce0:	0f5b      	lsrs	r3, r3, #29
 8006ce2:	b2db      	uxtb	r3, r3
 8006ce4:	f003 0307 	and.w	r3, r3, #7
 8006ce8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006cea:	7bbb      	ldrb	r3, [r7, #14]
 8006cec:	7b3a      	ldrb	r2, [r7, #12]
 8006cee:	4911      	ldr	r1, [pc, #68]	; (8006d34 <UARTEx_SetNbDataToProcess+0x94>)
 8006cf0:	5c8a      	ldrb	r2, [r1, r2]
 8006cf2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006cf6:	7b3a      	ldrb	r2, [r7, #12]
 8006cf8:	490f      	ldr	r1, [pc, #60]	; (8006d38 <UARTEx_SetNbDataToProcess+0x98>)
 8006cfa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006cfc:	fb93 f3f2 	sdiv	r3, r3, r2
 8006d00:	b29a      	uxth	r2, r3
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006d08:	7bfb      	ldrb	r3, [r7, #15]
 8006d0a:	7b7a      	ldrb	r2, [r7, #13]
 8006d0c:	4909      	ldr	r1, [pc, #36]	; (8006d34 <UARTEx_SetNbDataToProcess+0x94>)
 8006d0e:	5c8a      	ldrb	r2, [r1, r2]
 8006d10:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006d14:	7b7a      	ldrb	r2, [r7, #13]
 8006d16:	4908      	ldr	r1, [pc, #32]	; (8006d38 <UARTEx_SetNbDataToProcess+0x98>)
 8006d18:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006d1a:	fb93 f3f2 	sdiv	r3, r3, r2
 8006d1e:	b29a      	uxth	r2, r3
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8006d26:	bf00      	nop
 8006d28:	3714      	adds	r7, #20
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d30:	4770      	bx	lr
 8006d32:	bf00      	nop
 8006d34:	0800ce34 	.word	0x0800ce34
 8006d38:	0800ce3c 	.word	0x0800ce3c

08006d3c <aci_gap_set_non_discoverable>:
 */

#include "ble_gap_aci.h"

tBleStatus aci_gap_set_non_discoverable( void )
{
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	b088      	sub	sp, #32
 8006d40:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8006d42:	2300      	movs	r3, #0
 8006d44:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8006d46:	f107 0308 	add.w	r3, r7, #8
 8006d4a:	2218      	movs	r2, #24
 8006d4c:	2100      	movs	r1, #0
 8006d4e:	4618      	mov	r0, r3
 8006d50:	f001 f9da 	bl	8008108 <Osal_MemSet>
  rq.ogf = 0x3f;
 8006d54:	233f      	movs	r3, #63	; 0x3f
 8006d56:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x081;
 8006d58:	2381      	movs	r3, #129	; 0x81
 8006d5a:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8006d5c:	1dfb      	adds	r3, r7, #7
 8006d5e:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8006d60:	2301      	movs	r3, #1
 8006d62:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8006d64:	f107 0308 	add.w	r3, r7, #8
 8006d68:	2100      	movs	r1, #0
 8006d6a:	4618      	mov	r0, r3
 8006d6c:	f001 fc56 	bl	800861c <hci_send_req>
 8006d70:	4603      	mov	r3, r0
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	da01      	bge.n	8006d7a <aci_gap_set_non_discoverable+0x3e>
    return BLE_STATUS_TIMEOUT;
 8006d76:	23ff      	movs	r3, #255	; 0xff
 8006d78:	e000      	b.n	8006d7c <aci_gap_set_non_discoverable+0x40>
  return status;
 8006d7a:	79fb      	ldrb	r3, [r7, #7]
}
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	3720      	adds	r7, #32
 8006d80:	46bd      	mov	sp, r7
 8006d82:	bd80      	pop	{r7, pc}

08006d84 <aci_gap_set_discoverable>:
                                     const uint8_t* Local_Name,
                                     uint8_t Service_Uuid_length,
                                     const uint8_t* Service_Uuid_List,
                                     uint16_t Slave_Conn_Interval_Min,
                                     uint16_t Slave_Conn_Interval_Max )
{
 8006d84:	b5b0      	push	{r4, r5, r7, lr}
 8006d86:	b0ce      	sub	sp, #312	; 0x138
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	4605      	mov	r5, r0
 8006d8c:	460c      	mov	r4, r1
 8006d8e:	4610      	mov	r0, r2
 8006d90:	4619      	mov	r1, r3
 8006d92:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006d96:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 8006d9a:	462a      	mov	r2, r5
 8006d9c:	701a      	strb	r2, [r3, #0]
 8006d9e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006da2:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8006da6:	4622      	mov	r2, r4
 8006da8:	801a      	strh	r2, [r3, #0]
 8006daa:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006dae:	f5a3 739b 	sub.w	r3, r3, #310	; 0x136
 8006db2:	4602      	mov	r2, r0
 8006db4:	801a      	strh	r2, [r3, #0]
 8006db6:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006dba:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 8006dbe:	460a      	mov	r2, r1
 8006dc0:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 8006dc2:	f107 0310 	add.w	r3, r7, #16
 8006dc6:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 8006dca:	f897 314c 	ldrb.w	r3, [r7, #332]	; 0x14c
 8006dce:	3308      	adds	r3, #8
 8006dd0:	f107 0210 	add.w	r2, r7, #16
 8006dd4:	4413      	add	r3, r2
 8006dd6:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 8006dda:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 8006dde:	f897 3154 	ldrb.w	r3, [r7, #340]	; 0x154
 8006de2:	4413      	add	r3, r2
 8006de4:	3309      	adds	r3, #9
 8006de6:	f107 0210 	add.w	r2, r7, #16
 8006dea:	4413      	add	r3, r2
 8006dec:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8006df0:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006df4:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 8006df8:	2200      	movs	r2, #0
 8006dfa:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Advertising_Type = Advertising_Type;
 8006e02:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006e06:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8006e0a:	f2a2 1231 	subw	r2, r2, #305	; 0x131
 8006e0e:	7812      	ldrb	r2, [r2, #0]
 8006e10:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8006e12:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006e16:	3301      	adds	r3, #1
 8006e18:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Advertising_Interval_Min = Advertising_Interval_Min;
 8006e1c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006e20:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8006e24:	f5a2 729a 	sub.w	r2, r2, #308	; 0x134
 8006e28:	8812      	ldrh	r2, [r2, #0]
 8006e2a:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 8006e2e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006e32:	3302      	adds	r3, #2
 8006e34:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Advertising_Interval_Max = Advertising_Interval_Max;
 8006e38:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006e3c:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8006e40:	f5a2 729b 	sub.w	r2, r2, #310	; 0x136
 8006e44:	8812      	ldrh	r2, [r2, #0]
 8006e46:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 8006e4a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006e4e:	3302      	adds	r3, #2
 8006e50:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Own_Address_Type = Own_Address_Type;
 8006e54:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006e58:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8006e5c:	f5a2 7299 	sub.w	r2, r2, #306	; 0x132
 8006e60:	7812      	ldrb	r2, [r2, #0]
 8006e62:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 8006e64:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006e68:	3301      	adds	r3, #1
 8006e6a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Advertising_Filter_Policy = Advertising_Filter_Policy;
 8006e6e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006e72:	f897 2148 	ldrb.w	r2, [r7, #328]	; 0x148
 8006e76:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 8006e78:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006e7c:	3301      	adds	r3, #1
 8006e7e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Local_Name_Length = Local_Name_Length;
 8006e82:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006e86:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 8006e8a:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 8006e8c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006e90:	3301      	adds	r3, #1
 8006e92:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  /* var_len_data input */
  {
    Osal_MemCpy( (void*)&cp0->Local_Name, (const void*)Local_Name, Local_Name_Length );
 8006e96:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006e9a:	3308      	adds	r3, #8
 8006e9c:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 8006ea0:	f8d7 1150 	ldr.w	r1, [r7, #336]	; 0x150
 8006ea4:	4618      	mov	r0, r3
 8006ea6:	f001 f91f 	bl	80080e8 <Osal_MemCpy>
    index_input += Local_Name_Length;
 8006eaa:	f897 314c 	ldrb.w	r3, [r7, #332]	; 0x14c
 8006eae:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 8006eb2:	4413      	add	r3, r2
 8006eb4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp1->Service_Uuid_length = Service_Uuid_length;
 8006eb8:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8006ebc:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 8006ec0:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 8006ec2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006ec6:	3301      	adds	r3, #1
 8006ec8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    Osal_MemCpy( (void*)&cp1->Service_Uuid_List, (const void*)Service_Uuid_List, Service_Uuid_length );
 8006ecc:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8006ed0:	3301      	adds	r3, #1
 8006ed2:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 8006ed6:	f8d7 1158 	ldr.w	r1, [r7, #344]	; 0x158
 8006eda:	4618      	mov	r0, r3
 8006edc:	f001 f904 	bl	80080e8 <Osal_MemCpy>
    index_input += Service_Uuid_length;
 8006ee0:	f897 3154 	ldrb.w	r3, [r7, #340]	; 0x154
 8006ee4:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 8006ee8:	4413      	add	r3, r2
 8006eea:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp2->Slave_Conn_Interval_Min = Slave_Conn_Interval_Min;
 8006eee:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006ef2:	f8b7 215c 	ldrh.w	r2, [r7, #348]	; 0x15c
 8006ef6:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 8006ef8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006efc:	3302      	adds	r3, #2
 8006efe:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp2->Slave_Conn_Interval_Max = Slave_Conn_Interval_Max;
 8006f02:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006f06:	f8b7 2160 	ldrh.w	r2, [r7, #352]	; 0x160
 8006f0a:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 8006f0c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006f10:	3302      	adds	r3, #2
 8006f12:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8006f16:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006f1a:	2218      	movs	r2, #24
 8006f1c:	2100      	movs	r1, #0
 8006f1e:	4618      	mov	r0, r3
 8006f20:	f001 f8f2 	bl	8008108 <Osal_MemSet>
  rq.ogf = 0x3f;
 8006f24:	233f      	movs	r3, #63	; 0x3f
 8006f26:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x083;
 8006f2a:	2383      	movs	r3, #131	; 0x83
 8006f2c:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8006f30:	f107 0310 	add.w	r3, r7, #16
 8006f34:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8006f38:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006f3c:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8006f40:	f107 030f 	add.w	r3, r7, #15
 8006f44:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8006f48:	2301      	movs	r3, #1
 8006f4a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8006f4e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006f52:	2100      	movs	r1, #0
 8006f54:	4618      	mov	r0, r3
 8006f56:	f001 fb61 	bl	800861c <hci_send_req>
 8006f5a:	4603      	mov	r3, r0
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	da01      	bge.n	8006f64 <aci_gap_set_discoverable+0x1e0>
    return BLE_STATUS_TIMEOUT;
 8006f60:	23ff      	movs	r3, #255	; 0xff
 8006f62:	e004      	b.n	8006f6e <aci_gap_set_discoverable+0x1ea>
  return status;
 8006f64:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006f68:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 8006f6c:	781b      	ldrb	r3, [r3, #0]
}
 8006f6e:	4618      	mov	r0, r3
 8006f70:	f507 779c 	add.w	r7, r7, #312	; 0x138
 8006f74:	46bd      	mov	sp, r7
 8006f76:	bdb0      	pop	{r4, r5, r7, pc}

08006f78 <aci_gap_set_io_capability>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_set_io_capability( uint8_t IO_Capability )
{
 8006f78:	b580      	push	{r7, lr}
 8006f7a:	b0cc      	sub	sp, #304	; 0x130
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	4602      	mov	r2, r0
 8006f80:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006f84:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 8006f88:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
 8006f8a:	f107 0310 	add.w	r3, r7, #16
 8006f8e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8006f92:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006f96:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8006f9e:	2300      	movs	r3, #0
 8006fa0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->IO_Capability = IO_Capability;
 8006fa4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006fa8:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8006fac:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 8006fb0:	7812      	ldrb	r2, [r2, #0]
 8006fb2:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8006fb4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006fb8:	3301      	adds	r3, #1
 8006fba:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8006fbe:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006fc2:	2218      	movs	r2, #24
 8006fc4:	2100      	movs	r1, #0
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	f001 f89e 	bl	8008108 <Osal_MemSet>
  rq.ogf = 0x3f;
 8006fcc:	233f      	movs	r3, #63	; 0x3f
 8006fce:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x085;
 8006fd2:	2385      	movs	r3, #133	; 0x85
 8006fd4:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8006fd8:	f107 0310 	add.w	r3, r7, #16
 8006fdc:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8006fe0:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006fe4:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8006fe8:	f107 030f 	add.w	r3, r7, #15
 8006fec:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8006ff0:	2301      	movs	r3, #1
 8006ff2:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8006ff6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006ffa:	2100      	movs	r1, #0
 8006ffc:	4618      	mov	r0, r3
 8006ffe:	f001 fb0d 	bl	800861c <hci_send_req>
 8007002:	4603      	mov	r3, r0
 8007004:	2b00      	cmp	r3, #0
 8007006:	da01      	bge.n	800700c <aci_gap_set_io_capability+0x94>
    return BLE_STATUS_TIMEOUT;
 8007008:	23ff      	movs	r3, #255	; 0xff
 800700a:	e004      	b.n	8007016 <aci_gap_set_io_capability+0x9e>
  return status;
 800700c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007010:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 8007014:	781b      	ldrb	r3, [r3, #0]
}
 8007016:	4618      	mov	r0, r3
 8007018:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800701c:	46bd      	mov	sp, r7
 800701e:	bd80      	pop	{r7, pc}

08007020 <aci_gap_set_authentication_requirement>:
                                                   uint8_t Min_Encryption_Key_Size,
                                                   uint8_t Max_Encryption_Key_Size,
                                                   uint8_t Use_Fixed_Pin,
                                                   uint32_t Fixed_Pin,
                                                   uint8_t Identity_Address_Type )
{
 8007020:	b5b0      	push	{r4, r5, r7, lr}
 8007022:	b0cc      	sub	sp, #304	; 0x130
 8007024:	af00      	add	r7, sp, #0
 8007026:	4605      	mov	r5, r0
 8007028:	460c      	mov	r4, r1
 800702a:	4610      	mov	r0, r2
 800702c:	4619      	mov	r1, r3
 800702e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007032:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 8007036:	462a      	mov	r2, r5
 8007038:	701a      	strb	r2, [r3, #0]
 800703a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800703e:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 8007042:	4622      	mov	r2, r4
 8007044:	701a      	strb	r2, [r3, #0]
 8007046:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800704a:	f2a3 132b 	subw	r3, r3, #299	; 0x12b
 800704e:	4602      	mov	r2, r0
 8007050:	701a      	strb	r2, [r3, #0]
 8007052:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007056:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800705a:	460a      	mov	r2, r1
 800705c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
 800705e:	f107 0310 	add.w	r3, r7, #16
 8007062:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8007066:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800706a:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800706e:	2200      	movs	r2, #0
 8007070:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8007072:	2300      	movs	r3, #0
 8007074:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Bonding_Mode = Bonding_Mode;
 8007078:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800707c:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8007080:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 8007084:	7812      	ldrb	r2, [r2, #0]
 8007086:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8007088:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800708c:	3301      	adds	r3, #1
 800708e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->MITM_Mode = MITM_Mode;
 8007092:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007096:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800709a:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 800709e:	7812      	ldrb	r2, [r2, #0]
 80070a0:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 80070a2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80070a6:	3301      	adds	r3, #1
 80070a8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->SC_Support = SC_Support;
 80070ac:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80070b0:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80070b4:	f2a2 122b 	subw	r2, r2, #299	; 0x12b
 80070b8:	7812      	ldrb	r2, [r2, #0]
 80070ba:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 80070bc:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80070c0:	3301      	adds	r3, #1
 80070c2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->KeyPress_Notification_Support = KeyPress_Notification_Support;
 80070c6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80070ca:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80070ce:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 80070d2:	7812      	ldrb	r2, [r2, #0]
 80070d4:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 80070d6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80070da:	3301      	adds	r3, #1
 80070dc:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Min_Encryption_Key_Size = Min_Encryption_Key_Size;
 80070e0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80070e4:	f897 2140 	ldrb.w	r2, [r7, #320]	; 0x140
 80070e8:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 80070ea:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80070ee:	3301      	adds	r3, #1
 80070f0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Max_Encryption_Key_Size = Max_Encryption_Key_Size;
 80070f4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80070f8:	f897 2144 	ldrb.w	r2, [r7, #324]	; 0x144
 80070fc:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 80070fe:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007102:	3301      	adds	r3, #1
 8007104:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Use_Fixed_Pin = Use_Fixed_Pin;
 8007108:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800710c:	f897 2148 	ldrb.w	r2, [r7, #328]	; 0x148
 8007110:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 8007112:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007116:	3301      	adds	r3, #1
 8007118:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Fixed_Pin = Fixed_Pin;
 800711c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007120:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8007124:	f8c3 2007 	str.w	r2, [r3, #7]
  index_input += 4;
 8007128:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800712c:	3304      	adds	r3, #4
 800712e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Identity_Address_Type = Identity_Address_Type;
 8007132:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007136:	f897 2150 	ldrb.w	r2, [r7, #336]	; 0x150
 800713a:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 800713c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007140:	3301      	adds	r3, #1
 8007142:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8007146:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800714a:	2218      	movs	r2, #24
 800714c:	2100      	movs	r1, #0
 800714e:	4618      	mov	r0, r3
 8007150:	f000 ffda 	bl	8008108 <Osal_MemSet>
  rq.ogf = 0x3f;
 8007154:	233f      	movs	r3, #63	; 0x3f
 8007156:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x086;
 800715a:	2386      	movs	r3, #134	; 0x86
 800715c:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8007160:	f107 0310 	add.w	r3, r7, #16
 8007164:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8007168:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800716c:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8007170:	f107 030f 	add.w	r3, r7, #15
 8007174:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8007178:	2301      	movs	r3, #1
 800717a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800717e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007182:	2100      	movs	r1, #0
 8007184:	4618      	mov	r0, r3
 8007186:	f001 fa49 	bl	800861c <hci_send_req>
 800718a:	4603      	mov	r3, r0
 800718c:	2b00      	cmp	r3, #0
 800718e:	da01      	bge.n	8007194 <aci_gap_set_authentication_requirement+0x174>
    return BLE_STATUS_TIMEOUT;
 8007190:	23ff      	movs	r3, #255	; 0xff
 8007192:	e004      	b.n	800719e <aci_gap_set_authentication_requirement+0x17e>
  return status;
 8007194:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007198:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800719c:	781b      	ldrb	r3, [r3, #0]
}
 800719e:	4618      	mov	r0, r3
 80071a0:	f507 7798 	add.w	r7, r7, #304	; 0x130
 80071a4:	46bd      	mov	sp, r7
 80071a6:	bdb0      	pop	{r4, r5, r7, pc}

080071a8 <aci_gap_pass_key_resp>:
  return status;
}

tBleStatus aci_gap_pass_key_resp( uint16_t Connection_Handle,
                                  uint32_t Pass_Key )
{
 80071a8:	b580      	push	{r7, lr}
 80071aa:	b0cc      	sub	sp, #304	; 0x130
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	4602      	mov	r2, r0
 80071b0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80071b4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80071b8:	6019      	str	r1, [r3, #0]
 80071ba:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80071be:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 80071c2:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_pass_key_resp_cp0 *cp0 = (aci_gap_pass_key_resp_cp0*)(cmd_buffer);
 80071c4:	f107 0310 	add.w	r3, r7, #16
 80071c8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 80071cc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80071d0:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 80071d4:	2200      	movs	r2, #0
 80071d6:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80071d8:	2300      	movs	r3, #0
 80071da:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Connection_Handle = Connection_Handle;
 80071de:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80071e2:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80071e6:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 80071ea:	8812      	ldrh	r2, [r2, #0]
 80071ec:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80071ee:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80071f2:	3302      	adds	r3, #2
 80071f4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Pass_Key = Pass_Key;
 80071f8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80071fc:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8007200:	f5a2 7298 	sub.w	r2, r2, #304	; 0x130
 8007204:	6812      	ldr	r2, [r2, #0]
 8007206:	f8c3 2002 	str.w	r2, [r3, #2]
  index_input += 4;
 800720a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800720e:	3304      	adds	r3, #4
 8007210:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8007214:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007218:	2218      	movs	r2, #24
 800721a:	2100      	movs	r1, #0
 800721c:	4618      	mov	r0, r3
 800721e:	f000 ff73 	bl	8008108 <Osal_MemSet>
  rq.ogf = 0x3f;
 8007222:	233f      	movs	r3, #63	; 0x3f
 8007224:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x088;
 8007228:	2388      	movs	r3, #136	; 0x88
 800722a:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800722e:	f107 0310 	add.w	r3, r7, #16
 8007232:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8007236:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800723a:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800723e:	f107 030f 	add.w	r3, r7, #15
 8007242:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8007246:	2301      	movs	r3, #1
 8007248:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800724c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007250:	2100      	movs	r1, #0
 8007252:	4618      	mov	r0, r3
 8007254:	f001 f9e2 	bl	800861c <hci_send_req>
 8007258:	4603      	mov	r3, r0
 800725a:	2b00      	cmp	r3, #0
 800725c:	da01      	bge.n	8007262 <aci_gap_pass_key_resp+0xba>
    return BLE_STATUS_TIMEOUT;
 800725e:	23ff      	movs	r3, #255	; 0xff
 8007260:	e004      	b.n	800726c <aci_gap_pass_key_resp+0xc4>
  return status;
 8007262:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007266:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800726a:	781b      	ldrb	r3, [r3, #0]
}
 800726c:	4618      	mov	r0, r3
 800726e:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8007272:	46bd      	mov	sp, r7
 8007274:	bd80      	pop	{r7, pc}

08007276 <aci_gap_init>:
                         uint8_t privacy_enabled,
                         uint8_t device_name_char_len,
                         uint16_t* Service_Handle,
                         uint16_t* Dev_Name_Char_Handle,
                         uint16_t* Appearance_Char_Handle )
{
 8007276:	b590      	push	{r4, r7, lr}
 8007278:	b0cd      	sub	sp, #308	; 0x134
 800727a:	af00      	add	r7, sp, #0
 800727c:	4604      	mov	r4, r0
 800727e:	4608      	mov	r0, r1
 8007280:	4611      	mov	r1, r2
 8007282:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8007286:	f5a2 7298 	sub.w	r2, r2, #304	; 0x130
 800728a:	6013      	str	r3, [r2, #0]
 800728c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007290:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 8007294:	4622      	mov	r2, r4
 8007296:	701a      	strb	r2, [r3, #0]
 8007298:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800729c:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 80072a0:	4602      	mov	r2, r0
 80072a2:	701a      	strb	r2, [r3, #0]
 80072a4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80072a8:	f2a3 132b 	subw	r3, r3, #299	; 0x12b
 80072ac:	460a      	mov	r2, r1
 80072ae:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 80072b0:	f107 0310 	add.w	r3, r7, #16
 80072b4:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  aci_gap_init_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 80072b8:	f107 0308 	add.w	r3, r7, #8
 80072bc:	2207      	movs	r2, #7
 80072be:	2100      	movs	r1, #0
 80072c0:	4618      	mov	r0, r3
 80072c2:	f000 ff21 	bl	8008108 <Osal_MemSet>
  int index_input = 0;
 80072c6:	2300      	movs	r3, #0
 80072c8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Role = Role;
 80072cc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80072d0:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80072d4:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 80072d8:	7812      	ldrb	r2, [r2, #0]
 80072da:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80072dc:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80072e0:	3301      	adds	r3, #1
 80072e2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->privacy_enabled = privacy_enabled;
 80072e6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80072ea:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80072ee:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 80072f2:	7812      	ldrb	r2, [r2, #0]
 80072f4:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 80072f6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80072fa:	3301      	adds	r3, #1
 80072fc:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->device_name_char_len = device_name_char_len;
 8007300:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007304:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8007308:	f2a2 122b 	subw	r2, r2, #299	; 0x12b
 800730c:	7812      	ldrb	r2, [r2, #0]
 800730e:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8007310:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007314:	3301      	adds	r3, #1
 8007316:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800731a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800731e:	2218      	movs	r2, #24
 8007320:	2100      	movs	r1, #0
 8007322:	4618      	mov	r0, r3
 8007324:	f000 fef0 	bl	8008108 <Osal_MemSet>
  rq.ogf = 0x3f;
 8007328:	233f      	movs	r3, #63	; 0x3f
 800732a:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x08a;
 800732e:	238a      	movs	r3, #138	; 0x8a
 8007330:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8007334:	f107 0310 	add.w	r3, r7, #16
 8007338:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800733c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007340:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &resp;
 8007344:	f107 0308 	add.w	r3, r7, #8
 8007348:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = sizeof(resp);
 800734c:	2307      	movs	r3, #7
 800734e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8007352:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007356:	2100      	movs	r1, #0
 8007358:	4618      	mov	r0, r3
 800735a:	f001 f95f 	bl	800861c <hci_send_req>
 800735e:	4603      	mov	r3, r0
 8007360:	2b00      	cmp	r3, #0
 8007362:	da01      	bge.n	8007368 <aci_gap_init+0xf2>
    return BLE_STATUS_TIMEOUT;
 8007364:	23ff      	movs	r3, #255	; 0xff
 8007366:	e02e      	b.n	80073c6 <aci_gap_init+0x150>
  if ( resp.Status )
 8007368:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800736c:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8007370:	781b      	ldrb	r3, [r3, #0]
 8007372:	2b00      	cmp	r3, #0
 8007374:	d005      	beq.n	8007382 <aci_gap_init+0x10c>
    return resp.Status;
 8007376:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800737a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800737e:	781b      	ldrb	r3, [r3, #0]
 8007380:	e021      	b.n	80073c6 <aci_gap_init+0x150>
  *Service_Handle = resp.Service_Handle;
 8007382:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007386:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800738a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800738e:	b29a      	uxth	r2, r3
 8007390:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007394:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = resp.Dev_Name_Char_Handle;
 800739c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80073a0:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80073a4:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 80073a8:	b29a      	uxth	r2, r3
 80073aa:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 80073ae:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = resp.Appearance_Char_Handle;
 80073b0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80073b4:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80073b8:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 80073bc:	b29a      	uxth	r2, r3
 80073be:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 80073c2:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 80073c4:	2300      	movs	r3, #0
}
 80073c6:	4618      	mov	r0, r3
 80073c8:	f507 779a 	add.w	r7, r7, #308	; 0x134
 80073cc:	46bd      	mov	sp, r7
 80073ce:	bd90      	pop	{r4, r7, pc}

080073d0 <aci_gap_update_adv_data>:
  return status;
}

tBleStatus aci_gap_update_adv_data( uint8_t AdvDataLen,
                                    const uint8_t* AdvData )
{
 80073d0:	b580      	push	{r7, lr}
 80073d2:	b0cc      	sub	sp, #304	; 0x130
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	4602      	mov	r2, r0
 80073d8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80073dc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80073e0:	6019      	str	r1, [r3, #0]
 80073e2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80073e6:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 80073ea:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer);
 80073ec:	f107 0310 	add.w	r3, r7, #16
 80073f0:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 80073f4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80073f8:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 80073fc:	2200      	movs	r2, #0
 80073fe:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8007400:	2300      	movs	r3, #0
 8007402:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->AdvDataLen = AdvDataLen;
 8007406:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800740a:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800740e:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 8007412:	7812      	ldrb	r2, [r2, #0]
 8007414:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8007416:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800741a:	3301      	adds	r3, #1
 800741c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemCpy( (void*)&cp0->AdvData, (const void*)AdvData, AdvDataLen );
 8007420:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007424:	1c58      	adds	r0, r3, #1
 8007426:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800742a:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 800742e:	781a      	ldrb	r2, [r3, #0]
 8007430:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007434:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007438:	6819      	ldr	r1, [r3, #0]
 800743a:	f000 fe55 	bl	80080e8 <Osal_MemCpy>
  index_input += AdvDataLen;
 800743e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007442:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 8007446:	781b      	ldrb	r3, [r3, #0]
 8007448:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 800744c:	4413      	add	r3, r2
 800744e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8007452:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007456:	2218      	movs	r2, #24
 8007458:	2100      	movs	r1, #0
 800745a:	4618      	mov	r0, r3
 800745c:	f000 fe54 	bl	8008108 <Osal_MemSet>
  rq.ogf = 0x3f;
 8007460:	233f      	movs	r3, #63	; 0x3f
 8007462:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x08e;
 8007466:	238e      	movs	r3, #142	; 0x8e
 8007468:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800746c:	f107 0310 	add.w	r3, r7, #16
 8007470:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8007474:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007478:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800747c:	f107 030f 	add.w	r3, r7, #15
 8007480:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8007484:	2301      	movs	r3, #1
 8007486:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800748a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800748e:	2100      	movs	r1, #0
 8007490:	4618      	mov	r0, r3
 8007492:	f001 f8c3 	bl	800861c <hci_send_req>
 8007496:	4603      	mov	r3, r0
 8007498:	2b00      	cmp	r3, #0
 800749a:	da01      	bge.n	80074a0 <aci_gap_update_adv_data+0xd0>
    return BLE_STATUS_TIMEOUT;
 800749c:	23ff      	movs	r3, #255	; 0xff
 800749e:	e004      	b.n	80074aa <aci_gap_update_adv_data+0xda>
  return status;
 80074a0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80074a4:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 80074a8:	781b      	ldrb	r3, [r3, #0]
}
 80074aa:	4618      	mov	r0, r3
 80074ac:	f507 7798 	add.w	r7, r7, #304	; 0x130
 80074b0:	46bd      	mov	sp, r7
 80074b2:	bd80      	pop	{r7, pc}

080074b4 <aci_gap_configure_whitelist>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_configure_whitelist( void )
{
 80074b4:	b580      	push	{r7, lr}
 80074b6:	b088      	sub	sp, #32
 80074b8:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 80074ba:	2300      	movs	r3, #0
 80074bc:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80074be:	f107 0308 	add.w	r3, r7, #8
 80074c2:	2218      	movs	r2, #24
 80074c4:	2100      	movs	r1, #0
 80074c6:	4618      	mov	r0, r3
 80074c8:	f000 fe1e 	bl	8008108 <Osal_MemSet>
  rq.ogf = 0x3f;
 80074cc:	233f      	movs	r3, #63	; 0x3f
 80074ce:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x092;
 80074d0:	2392      	movs	r3, #146	; 0x92
 80074d2:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 80074d4:	1dfb      	adds	r3, r7, #7
 80074d6:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 80074d8:	2301      	movs	r3, #1
 80074da:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 80074dc:	f107 0308 	add.w	r3, r7, #8
 80074e0:	2100      	movs	r1, #0
 80074e2:	4618      	mov	r0, r3
 80074e4:	f001 f89a 	bl	800861c <hci_send_req>
 80074e8:	4603      	mov	r3, r0
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	da01      	bge.n	80074f2 <aci_gap_configure_whitelist+0x3e>
    return BLE_STATUS_TIMEOUT;
 80074ee:	23ff      	movs	r3, #255	; 0xff
 80074f0:	e000      	b.n	80074f4 <aci_gap_configure_whitelist+0x40>
  return status;
 80074f2:	79fb      	ldrb	r3, [r7, #7]
}
 80074f4:	4618      	mov	r0, r3
 80074f6:	3720      	adds	r7, #32
 80074f8:	46bd      	mov	sp, r7
 80074fa:	bd80      	pop	{r7, pc}

080074fc <aci_gap_numeric_comparison_value_confirm_yesno>:
  return status;
}

tBleStatus aci_gap_numeric_comparison_value_confirm_yesno( uint16_t Connection_Handle,
                                                           uint8_t Confirm_Yes_No )
{
 80074fc:	b580      	push	{r7, lr}
 80074fe:	b0cc      	sub	sp, #304	; 0x130
 8007500:	af00      	add	r7, sp, #0
 8007502:	4602      	mov	r2, r0
 8007504:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007508:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800750c:	801a      	strh	r2, [r3, #0]
 800750e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007512:	f2a3 132b 	subw	r3, r3, #299	; 0x12b
 8007516:	460a      	mov	r2, r1
 8007518:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_numeric_comparison_value_confirm_yesno_cp0 *cp0 = (aci_gap_numeric_comparison_value_confirm_yesno_cp0*)(cmd_buffer);
 800751a:	f107 0310 	add.w	r3, r7, #16
 800751e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8007522:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007526:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800752a:	2200      	movs	r2, #0
 800752c:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800752e:	2300      	movs	r3, #0
 8007530:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Connection_Handle = Connection_Handle;
 8007534:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007538:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800753c:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 8007540:	8812      	ldrh	r2, [r2, #0]
 8007542:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8007544:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007548:	3302      	adds	r3, #2
 800754a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Confirm_Yes_No = Confirm_Yes_No;
 800754e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007552:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8007556:	f2a2 122b 	subw	r2, r2, #299	; 0x12b
 800755a:	7812      	ldrb	r2, [r2, #0]
 800755c:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800755e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007562:	3301      	adds	r3, #1
 8007564:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8007568:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800756c:	2218      	movs	r2, #24
 800756e:	2100      	movs	r1, #0
 8007570:	4618      	mov	r0, r3
 8007572:	f000 fdc9 	bl	8008108 <Osal_MemSet>
  rq.ogf = 0x3f;
 8007576:	233f      	movs	r3, #63	; 0x3f
 8007578:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x0a5;
 800757c:	23a5      	movs	r3, #165	; 0xa5
 800757e:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8007582:	f107 0310 	add.w	r3, r7, #16
 8007586:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800758a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800758e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8007592:	f107 030f 	add.w	r3, r7, #15
 8007596:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800759a:	2301      	movs	r3, #1
 800759c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80075a0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80075a4:	2100      	movs	r1, #0
 80075a6:	4618      	mov	r0, r3
 80075a8:	f001 f838 	bl	800861c <hci_send_req>
 80075ac:	4603      	mov	r3, r0
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	da01      	bge.n	80075b6 <aci_gap_numeric_comparison_value_confirm_yesno+0xba>
    return BLE_STATUS_TIMEOUT;
 80075b2:	23ff      	movs	r3, #255	; 0xff
 80075b4:	e004      	b.n	80075c0 <aci_gap_numeric_comparison_value_confirm_yesno+0xc4>
  return status;
 80075b6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80075ba:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 80075be:	781b      	ldrb	r3, [r3, #0]
}
 80075c0:	4618      	mov	r0, r3
 80075c2:	f507 7798 	add.w	r7, r7, #304	; 0x130
 80075c6:	46bd      	mov	sp, r7
 80075c8:	bd80      	pop	{r7, pc}

080075ca <aci_gatt_init>:
 */

#include "ble_gatt_aci.h"

tBleStatus aci_gatt_init( void )
{
 80075ca:	b580      	push	{r7, lr}
 80075cc:	b088      	sub	sp, #32
 80075ce:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 80075d0:	2300      	movs	r3, #0
 80075d2:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80075d4:	f107 0308 	add.w	r3, r7, #8
 80075d8:	2218      	movs	r2, #24
 80075da:	2100      	movs	r1, #0
 80075dc:	4618      	mov	r0, r3
 80075de:	f000 fd93 	bl	8008108 <Osal_MemSet>
  rq.ogf = 0x3f;
 80075e2:	233f      	movs	r3, #63	; 0x3f
 80075e4:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 80075e6:	f240 1301 	movw	r3, #257	; 0x101
 80075ea:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 80075ec:	1dfb      	adds	r3, r7, #7
 80075ee:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 80075f0:	2301      	movs	r3, #1
 80075f2:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 80075f4:	f107 0308 	add.w	r3, r7, #8
 80075f8:	2100      	movs	r1, #0
 80075fa:	4618      	mov	r0, r3
 80075fc:	f001 f80e 	bl	800861c <hci_send_req>
 8007600:	4603      	mov	r3, r0
 8007602:	2b00      	cmp	r3, #0
 8007604:	da01      	bge.n	800760a <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 8007606:	23ff      	movs	r3, #255	; 0xff
 8007608:	e000      	b.n	800760c <aci_gatt_init+0x42>
  return status;
 800760a:	79fb      	ldrb	r3, [r7, #7]
}
 800760c:	4618      	mov	r0, r3
 800760e:	3720      	adds	r7, #32
 8007610:	46bd      	mov	sp, r7
 8007612:	bd80      	pop	{r7, pc}

08007614 <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service( uint8_t Service_UUID_Type,
                                 const Service_UUID_t* Service_UUID,
                                 uint8_t Service_Type,
                                 uint8_t Max_Attribute_Records,
                                 uint16_t* Service_Handle )
{
 8007614:	b590      	push	{r4, r7, lr}
 8007616:	b0cf      	sub	sp, #316	; 0x13c
 8007618:	af00      	add	r7, sp, #0
 800761a:	4604      	mov	r4, r0
 800761c:	f507 709c 	add.w	r0, r7, #312	; 0x138
 8007620:	f5a0 709c 	sub.w	r0, r0, #312	; 0x138
 8007624:	6001      	str	r1, [r0, #0]
 8007626:	4610      	mov	r0, r2
 8007628:	4619      	mov	r1, r3
 800762a:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800762e:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 8007632:	4622      	mov	r2, r4
 8007634:	701a      	strb	r2, [r3, #0]
 8007636:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800763a:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 800763e:	4602      	mov	r2, r0
 8007640:	701a      	strb	r2, [r3, #0]
 8007642:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8007646:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 800764a:	460a      	mov	r2, r1
 800764c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 800764e:	f107 0310 	add.w	r3, r7, #16
 8007652:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 8007656:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800765a:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 800765e:	781b      	ldrb	r3, [r3, #0]
 8007660:	2b01      	cmp	r3, #1
 8007662:	d00a      	beq.n	800767a <aci_gatt_add_service+0x66>
 8007664:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8007668:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 800766c:	781b      	ldrb	r3, [r3, #0]
 800766e:	2b02      	cmp	r3, #2
 8007670:	d101      	bne.n	8007676 <aci_gatt_add_service+0x62>
 8007672:	2311      	movs	r3, #17
 8007674:	e002      	b.n	800767c <aci_gatt_add_service+0x68>
 8007676:	2301      	movs	r3, #1
 8007678:	e000      	b.n	800767c <aci_gatt_add_service+0x68>
 800767a:	2303      	movs	r3, #3
 800767c:	f107 0210 	add.w	r2, r7, #16
 8007680:	4413      	add	r3, r2
 8007682:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  aci_gatt_add_service_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8007686:	f107 030c 	add.w	r3, r7, #12
 800768a:	2203      	movs	r2, #3
 800768c:	2100      	movs	r1, #0
 800768e:	4618      	mov	r0, r3
 8007690:	f000 fd3a 	bl	8008108 <Osal_MemSet>
  int index_input = 0;
 8007694:	2300      	movs	r3, #0
 8007696:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Service_UUID_Type = Service_UUID_Type;
 800769a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800769e:	f507 729c 	add.w	r2, r7, #312	; 0x138
 80076a2:	f2a2 1231 	subw	r2, r2, #305	; 0x131
 80076a6:	7812      	ldrb	r2, [r2, #0]
 80076a8:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80076aa:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80076ae:	3301      	adds	r3, #1
 80076b0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Service_UUID_Type )
 80076b4:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80076b8:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 80076bc:	781b      	ldrb	r3, [r3, #0]
 80076be:	2b01      	cmp	r3, #1
 80076c0:	d002      	beq.n	80076c8 <aci_gatt_add_service+0xb4>
 80076c2:	2b02      	cmp	r3, #2
 80076c4:	d004      	beq.n	80076d0 <aci_gatt_add_service+0xbc>
 80076c6:	e007      	b.n	80076d8 <aci_gatt_add_service+0xc4>
    {
      case 1: size = 2; break;
 80076c8:	2302      	movs	r3, #2
 80076ca:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
 80076ce:	e005      	b.n	80076dc <aci_gatt_add_service+0xc8>
      case 2: size = 16; break;
 80076d0:	2310      	movs	r3, #16
 80076d2:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
 80076d6:	e001      	b.n	80076dc <aci_gatt_add_service+0xc8>
      default: return BLE_STATUS_ERROR;
 80076d8:	2397      	movs	r3, #151	; 0x97
 80076da:	e06c      	b.n	80077b6 <aci_gatt_add_service+0x1a2>
    }
    Osal_MemCpy( (void*)&cp0->Service_UUID, (const void*)Service_UUID, size );
 80076dc:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80076e0:	1c58      	adds	r0, r3, #1
 80076e2:	f897 2137 	ldrb.w	r2, [r7, #311]	; 0x137
 80076e6:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80076ea:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80076ee:	6819      	ldr	r1, [r3, #0]
 80076f0:	f000 fcfa 	bl	80080e8 <Osal_MemCpy>
    index_input += size;
 80076f4:	f897 3137 	ldrb.w	r3, [r7, #311]	; 0x137
 80076f8:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 80076fc:	4413      	add	r3, r2
 80076fe:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp1->Service_Type = Service_Type;
 8007702:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007706:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800770a:	f5a2 7299 	sub.w	r2, r2, #306	; 0x132
 800770e:	7812      	ldrb	r2, [r2, #0]
 8007710:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 8007712:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007716:	3301      	adds	r3, #1
 8007718:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp1->Max_Attribute_Records = Max_Attribute_Records;
 800771c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007720:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8007724:	f2a2 1233 	subw	r2, r2, #307	; 0x133
 8007728:	7812      	ldrb	r2, [r2, #0]
 800772a:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 800772c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007730:	3301      	adds	r3, #1
 8007732:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8007736:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800773a:	2218      	movs	r2, #24
 800773c:	2100      	movs	r1, #0
 800773e:	4618      	mov	r0, r3
 8007740:	f000 fce2 	bl	8008108 <Osal_MemSet>
  rq.ogf = 0x3f;
 8007744:	233f      	movs	r3, #63	; 0x3f
 8007746:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x102;
 800774a:	f44f 7381 	mov.w	r3, #258	; 0x102
 800774e:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8007752:	f107 0310 	add.w	r3, r7, #16
 8007756:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800775a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800775e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &resp;
 8007762:	f107 030c 	add.w	r3, r7, #12
 8007766:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = sizeof(resp);
 800776a:	2303      	movs	r3, #3
 800776c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8007770:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007774:	2100      	movs	r1, #0
 8007776:	4618      	mov	r0, r3
 8007778:	f000 ff50 	bl	800861c <hci_send_req>
 800777c:	4603      	mov	r3, r0
 800777e:	2b00      	cmp	r3, #0
 8007780:	da01      	bge.n	8007786 <aci_gatt_add_service+0x172>
    return BLE_STATUS_TIMEOUT;
 8007782:	23ff      	movs	r3, #255	; 0xff
 8007784:	e017      	b.n	80077b6 <aci_gatt_add_service+0x1a2>
  if ( resp.Status )
 8007786:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800778a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800778e:	781b      	ldrb	r3, [r3, #0]
 8007790:	2b00      	cmp	r3, #0
 8007792:	d005      	beq.n	80077a0 <aci_gatt_add_service+0x18c>
    return resp.Status;
 8007794:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8007798:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800779c:	781b      	ldrb	r3, [r3, #0]
 800779e:	e00a      	b.n	80077b6 <aci_gatt_add_service+0x1a2>
  *Service_Handle = resp.Service_Handle;
 80077a0:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80077a4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80077a8:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80077ac:	b29a      	uxth	r2, r3
 80077ae:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 80077b2:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 80077b4:	2300      	movs	r3, #0
}
 80077b6:	4618      	mov	r0, r3
 80077b8:	f507 779e 	add.w	r7, r7, #316	; 0x13c
 80077bc:	46bd      	mov	sp, r7
 80077be:	bd90      	pop	{r4, r7, pc}

080077c0 <aci_gatt_add_char>:
                              uint8_t Security_Permissions,
                              uint8_t GATT_Evt_Mask,
                              uint8_t Enc_Key_Size,
                              uint8_t Is_Variable,
                              uint16_t* Char_Handle )
{
 80077c0:	b590      	push	{r4, r7, lr}
 80077c2:	b0d1      	sub	sp, #324	; 0x144
 80077c4:	af00      	add	r7, sp, #0
 80077c6:	4604      	mov	r4, r0
 80077c8:	4608      	mov	r0, r1
 80077ca:	f507 71a0 	add.w	r1, r7, #320	; 0x140
 80077ce:	f5a1 719c 	sub.w	r1, r1, #312	; 0x138
 80077d2:	600a      	str	r2, [r1, #0]
 80077d4:	4619      	mov	r1, r3
 80077d6:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80077da:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 80077de:	4622      	mov	r2, r4
 80077e0:	801a      	strh	r2, [r3, #0]
 80077e2:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80077e6:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 80077ea:	4602      	mov	r2, r0
 80077ec:	701a      	strb	r2, [r3, #0]
 80077ee:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80077f2:	f5a3 739d 	sub.w	r3, r3, #314	; 0x13a
 80077f6:	460a      	mov	r2, r1
 80077f8:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 80077fa:	f107 0318 	add.w	r3, r7, #24
 80077fe:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 8007802:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8007806:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 800780a:	781b      	ldrb	r3, [r3, #0]
 800780c:	2b01      	cmp	r3, #1
 800780e:	d00a      	beq.n	8007826 <aci_gatt_add_char+0x66>
 8007810:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8007814:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 8007818:	781b      	ldrb	r3, [r3, #0]
 800781a:	2b02      	cmp	r3, #2
 800781c:	d101      	bne.n	8007822 <aci_gatt_add_char+0x62>
 800781e:	2313      	movs	r3, #19
 8007820:	e002      	b.n	8007828 <aci_gatt_add_char+0x68>
 8007822:	2303      	movs	r3, #3
 8007824:	e000      	b.n	8007828 <aci_gatt_add_char+0x68>
 8007826:	2305      	movs	r3, #5
 8007828:	f107 0218 	add.w	r2, r7, #24
 800782c:	4413      	add	r3, r2
 800782e:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  aci_gatt_add_char_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8007832:	f107 0314 	add.w	r3, r7, #20
 8007836:	2203      	movs	r2, #3
 8007838:	2100      	movs	r1, #0
 800783a:	4618      	mov	r0, r3
 800783c:	f000 fc64 	bl	8008108 <Osal_MemSet>
  int index_input = 0;
 8007840:	2300      	movs	r3, #0
 8007842:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  cp0->Service_Handle = Service_Handle;
 8007846:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800784a:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 800784e:	f5a2 7299 	sub.w	r2, r2, #306	; 0x132
 8007852:	8812      	ldrh	r2, [r2, #0]
 8007854:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8007856:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800785a:	3302      	adds	r3, #2
 800785c:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  cp0->Char_UUID_Type = Char_UUID_Type;
 8007860:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8007864:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 8007868:	f2a2 1233 	subw	r2, r2, #307	; 0x133
 800786c:	7812      	ldrb	r2, [r2, #0]
 800786e:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8007870:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8007874:	3301      	adds	r3, #1
 8007876:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Char_UUID_Type )
 800787a:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800787e:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 8007882:	781b      	ldrb	r3, [r3, #0]
 8007884:	2b01      	cmp	r3, #1
 8007886:	d002      	beq.n	800788e <aci_gatt_add_char+0xce>
 8007888:	2b02      	cmp	r3, #2
 800788a:	d004      	beq.n	8007896 <aci_gatt_add_char+0xd6>
 800788c:	e007      	b.n	800789e <aci_gatt_add_char+0xde>
    {
      case 1: size = 2; break;
 800788e:	2302      	movs	r3, #2
 8007890:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
 8007894:	e005      	b.n	80078a2 <aci_gatt_add_char+0xe2>
      case 2: size = 16; break;
 8007896:	2310      	movs	r3, #16
 8007898:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
 800789c:	e001      	b.n	80078a2 <aci_gatt_add_char+0xe2>
      default: return BLE_STATUS_ERROR;
 800789e:	2397      	movs	r3, #151	; 0x97
 80078a0:	e091      	b.n	80079c6 <aci_gatt_add_char+0x206>
    }
    Osal_MemCpy( (void*)&cp0->Char_UUID, (const void*)Char_UUID, size );
 80078a2:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80078a6:	1cd8      	adds	r0, r3, #3
 80078a8:	f897 213f 	ldrb.w	r2, [r7, #319]	; 0x13f
 80078ac:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80078b0:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80078b4:	6819      	ldr	r1, [r3, #0]
 80078b6:	f000 fc17 	bl	80080e8 <Osal_MemCpy>
    index_input += size;
 80078ba:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
 80078be:	f8d7 2130 	ldr.w	r2, [r7, #304]	; 0x130
 80078c2:	4413      	add	r3, r2
 80078c4:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Char_Value_Length = Char_Value_Length;
 80078c8:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80078cc:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 80078d0:	f5a2 729d 	sub.w	r2, r2, #314	; 0x13a
 80078d4:	8812      	ldrh	r2, [r2, #0]
 80078d6:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 80078d8:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80078dc:	3302      	adds	r3, #2
 80078de:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Char_Properties = Char_Properties;
 80078e2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80078e6:	f897 2150 	ldrb.w	r2, [r7, #336]	; 0x150
 80078ea:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 80078ec:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80078f0:	3301      	adds	r3, #1
 80078f2:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Security_Permissions = Security_Permissions;
 80078f6:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80078fa:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 80078fe:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 8007900:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8007904:	3301      	adds	r3, #1
 8007906:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->GATT_Evt_Mask = GATT_Evt_Mask;
 800790a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800790e:	f897 2158 	ldrb.w	r2, [r7, #344]	; 0x158
 8007912:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 8007914:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8007918:	3301      	adds	r3, #1
 800791a:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Enc_Key_Size = Enc_Key_Size;
 800791e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007922:	f897 215c 	ldrb.w	r2, [r7, #348]	; 0x15c
 8007926:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 8007928:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800792c:	3301      	adds	r3, #1
 800792e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Is_Variable = Is_Variable;
 8007932:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007936:	f897 2160 	ldrb.w	r2, [r7, #352]	; 0x160
 800793a:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 800793c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8007940:	3301      	adds	r3, #1
 8007942:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8007946:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800794a:	2218      	movs	r2, #24
 800794c:	2100      	movs	r1, #0
 800794e:	4618      	mov	r0, r3
 8007950:	f000 fbda 	bl	8008108 <Osal_MemSet>
  rq.ogf = 0x3f;
 8007954:	233f      	movs	r3, #63	; 0x3f
 8007956:	f8a7 3118 	strh.w	r3, [r7, #280]	; 0x118
  rq.ocf = 0x104;
 800795a:	f44f 7382 	mov.w	r3, #260	; 0x104
 800795e:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a
  rq.cparam = cmd_buffer;
 8007962:	f107 0318 	add.w	r3, r7, #24
 8007966:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.clen = index_input;
 800796a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800796e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  rq.rparam = &resp;
 8007972:	f107 0314 	add.w	r3, r7, #20
 8007976:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  rq.rlen = sizeof(resp);
 800797a:	2303      	movs	r3, #3
 800797c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 8007980:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8007984:	2100      	movs	r1, #0
 8007986:	4618      	mov	r0, r3
 8007988:	f000 fe48 	bl	800861c <hci_send_req>
 800798c:	4603      	mov	r3, r0
 800798e:	2b00      	cmp	r3, #0
 8007990:	da01      	bge.n	8007996 <aci_gatt_add_char+0x1d6>
    return BLE_STATUS_TIMEOUT;
 8007992:	23ff      	movs	r3, #255	; 0xff
 8007994:	e017      	b.n	80079c6 <aci_gatt_add_char+0x206>
  if ( resp.Status )
 8007996:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800799a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800799e:	781b      	ldrb	r3, [r3, #0]
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d005      	beq.n	80079b0 <aci_gatt_add_char+0x1f0>
    return resp.Status;
 80079a4:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80079a8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80079ac:	781b      	ldrb	r3, [r3, #0]
 80079ae:	e00a      	b.n	80079c6 <aci_gatt_add_char+0x206>
  *Char_Handle = resp.Char_Handle;
 80079b0:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80079b4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80079b8:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80079bc:	b29a      	uxth	r2, r3
 80079be:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 80079c2:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 80079c4:	2300      	movs	r3, #0
}
 80079c6:	4618      	mov	r0, r3
 80079c8:	f507 77a2 	add.w	r7, r7, #324	; 0x144
 80079cc:	46bd      	mov	sp, r7
 80079ce:	bd90      	pop	{r4, r7, pc}

080079d0 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value( uint16_t Service_Handle,
                                       uint16_t Char_Handle,
                                       uint8_t Val_Offset,
                                       uint8_t Char_Value_Length,
                                       const uint8_t* Char_Value )
{
 80079d0:	b5b0      	push	{r4, r5, r7, lr}
 80079d2:	b0cc      	sub	sp, #304	; 0x130
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	4605      	mov	r5, r0
 80079d8:	460c      	mov	r4, r1
 80079da:	4610      	mov	r0, r2
 80079dc:	4619      	mov	r1, r3
 80079de:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80079e2:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 80079e6:	462a      	mov	r2, r5
 80079e8:	801a      	strh	r2, [r3, #0]
 80079ea:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80079ee:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80079f2:	4622      	mov	r2, r4
 80079f4:	801a      	strh	r2, [r3, #0]
 80079f6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80079fa:	f2a3 132d 	subw	r3, r3, #301	; 0x12d
 80079fe:	4602      	mov	r2, r0
 8007a00:	701a      	strb	r2, [r3, #0]
 8007a02:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007a06:	f5a3 7397 	sub.w	r3, r3, #302	; 0x12e
 8007a0a:	460a      	mov	r2, r1
 8007a0c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 8007a0e:	f107 0310 	add.w	r3, r7, #16
 8007a12:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8007a16:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007a1a:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 8007a1e:	2200      	movs	r2, #0
 8007a20:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8007a22:	2300      	movs	r3, #0
 8007a24:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Service_Handle = Service_Handle;
 8007a28:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007a2c:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8007a30:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 8007a34:	8812      	ldrh	r2, [r2, #0]
 8007a36:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8007a38:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007a3c:	3302      	adds	r3, #2
 8007a3e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Char_Handle = Char_Handle;
 8007a42:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007a46:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8007a4a:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 8007a4e:	8812      	ldrh	r2, [r2, #0]
 8007a50:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 8007a52:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007a56:	3302      	adds	r3, #2
 8007a58:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Val_Offset = Val_Offset;
 8007a5c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007a60:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8007a64:	f2a2 122d 	subw	r2, r2, #301	; 0x12d
 8007a68:	7812      	ldrb	r2, [r2, #0]
 8007a6a:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 8007a6c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007a70:	3301      	adds	r3, #1
 8007a72:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Char_Value_Length = Char_Value_Length;
 8007a76:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007a7a:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8007a7e:	f5a2 7297 	sub.w	r2, r2, #302	; 0x12e
 8007a82:	7812      	ldrb	r2, [r2, #0]
 8007a84:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 8007a86:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007a8a:	3301      	adds	r3, #1
 8007a8c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemCpy( (void*)&cp0->Char_Value, (const void*)Char_Value, Char_Value_Length );
 8007a90:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007a94:	1d98      	adds	r0, r3, #6
 8007a96:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007a9a:	f5a3 7397 	sub.w	r3, r3, #302	; 0x12e
 8007a9e:	781b      	ldrb	r3, [r3, #0]
 8007aa0:	461a      	mov	r2, r3
 8007aa2:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8007aa6:	f000 fb1f 	bl	80080e8 <Osal_MemCpy>
  index_input += Char_Value_Length;
 8007aaa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007aae:	f5a3 7397 	sub.w	r3, r3, #302	; 0x12e
 8007ab2:	781b      	ldrb	r3, [r3, #0]
 8007ab4:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 8007ab8:	4413      	add	r3, r2
 8007aba:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8007abe:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007ac2:	2218      	movs	r2, #24
 8007ac4:	2100      	movs	r1, #0
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	f000 fb1e 	bl	8008108 <Osal_MemSet>
  rq.ogf = 0x3f;
 8007acc:	233f      	movs	r3, #63	; 0x3f
 8007ace:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x106;
 8007ad2:	f44f 7383 	mov.w	r3, #262	; 0x106
 8007ad6:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8007ada:	f107 0310 	add.w	r3, r7, #16
 8007ade:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8007ae2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007ae6:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8007aea:	f107 030f 	add.w	r3, r7, #15
 8007aee:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8007af2:	2301      	movs	r3, #1
 8007af4:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8007af8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007afc:	2100      	movs	r1, #0
 8007afe:	4618      	mov	r0, r3
 8007b00:	f000 fd8c 	bl	800861c <hci_send_req>
 8007b04:	4603      	mov	r3, r0
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	da01      	bge.n	8007b0e <aci_gatt_update_char_value+0x13e>
    return BLE_STATUS_TIMEOUT;
 8007b0a:	23ff      	movs	r3, #255	; 0xff
 8007b0c:	e004      	b.n	8007b18 <aci_gatt_update_char_value+0x148>
  return status;
 8007b0e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007b12:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 8007b16:	781b      	ldrb	r3, [r3, #0]
}
 8007b18:	4618      	mov	r0, r3
 8007b1a:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8007b1e:	46bd      	mov	sp, r7
 8007b20:	bdb0      	pop	{r4, r5, r7, pc}

08007b22 <aci_gatt_write_resp>:
                                uint16_t Attr_Handle,
                                uint8_t Write_status,
                                uint8_t Error_Code,
                                uint8_t Attribute_Val_Length,
                                const uint8_t* Attribute_Val )
{
 8007b22:	b5b0      	push	{r4, r5, r7, lr}
 8007b24:	b0cc      	sub	sp, #304	; 0x130
 8007b26:	af00      	add	r7, sp, #0
 8007b28:	4605      	mov	r5, r0
 8007b2a:	460c      	mov	r4, r1
 8007b2c:	4610      	mov	r0, r2
 8007b2e:	4619      	mov	r1, r3
 8007b30:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007b34:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 8007b38:	462a      	mov	r2, r5
 8007b3a:	801a      	strh	r2, [r3, #0]
 8007b3c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007b40:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007b44:	4622      	mov	r2, r4
 8007b46:	801a      	strh	r2, [r3, #0]
 8007b48:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007b4c:	f2a3 132d 	subw	r3, r3, #301	; 0x12d
 8007b50:	4602      	mov	r2, r0
 8007b52:	701a      	strb	r2, [r3, #0]
 8007b54:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007b58:	f5a3 7397 	sub.w	r3, r3, #302	; 0x12e
 8007b5c:	460a      	mov	r2, r1
 8007b5e:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_write_resp_cp0 *cp0 = (aci_gatt_write_resp_cp0*)(cmd_buffer);
 8007b60:	f107 0310 	add.w	r3, r7, #16
 8007b64:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8007b68:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007b6c:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 8007b70:	2200      	movs	r2, #0
 8007b72:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8007b74:	2300      	movs	r3, #0
 8007b76:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Connection_Handle = Connection_Handle;
 8007b7a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007b7e:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8007b82:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 8007b86:	8812      	ldrh	r2, [r2, #0]
 8007b88:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8007b8a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007b8e:	3302      	adds	r3, #2
 8007b90:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Attr_Handle = Attr_Handle;
 8007b94:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007b98:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8007b9c:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 8007ba0:	8812      	ldrh	r2, [r2, #0]
 8007ba2:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 8007ba4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007ba8:	3302      	adds	r3, #2
 8007baa:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Write_status = Write_status;
 8007bae:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007bb2:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8007bb6:	f2a2 122d 	subw	r2, r2, #301	; 0x12d
 8007bba:	7812      	ldrb	r2, [r2, #0]
 8007bbc:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 8007bbe:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007bc2:	3301      	adds	r3, #1
 8007bc4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Error_Code = Error_Code;
 8007bc8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007bcc:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8007bd0:	f5a2 7297 	sub.w	r2, r2, #302	; 0x12e
 8007bd4:	7812      	ldrb	r2, [r2, #0]
 8007bd6:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 8007bd8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007bdc:	3301      	adds	r3, #1
 8007bde:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Attribute_Val_Length = Attribute_Val_Length;
 8007be2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007be6:	f897 2140 	ldrb.w	r2, [r7, #320]	; 0x140
 8007bea:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 8007bec:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007bf0:	3301      	adds	r3, #1
 8007bf2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemCpy( (void*)&cp0->Attribute_Val, (const void*)Attribute_Val, Attribute_Val_Length );
 8007bf6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007bfa:	3307      	adds	r3, #7
 8007bfc:	f897 2140 	ldrb.w	r2, [r7, #320]	; 0x140
 8007c00:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8007c04:	4618      	mov	r0, r3
 8007c06:	f000 fa6f 	bl	80080e8 <Osal_MemCpy>
  index_input += Attribute_Val_Length;
 8007c0a:	f897 3140 	ldrb.w	r3, [r7, #320]	; 0x140
 8007c0e:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 8007c12:	4413      	add	r3, r2
 8007c14:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8007c18:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007c1c:	2218      	movs	r2, #24
 8007c1e:	2100      	movs	r1, #0
 8007c20:	4618      	mov	r0, r3
 8007c22:	f000 fa71 	bl	8008108 <Osal_MemSet>
  rq.ogf = 0x3f;
 8007c26:	233f      	movs	r3, #63	; 0x3f
 8007c28:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x126;
 8007c2c:	f44f 7393 	mov.w	r3, #294	; 0x126
 8007c30:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8007c34:	f107 0310 	add.w	r3, r7, #16
 8007c38:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8007c3c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007c40:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8007c44:	f107 030f 	add.w	r3, r7, #15
 8007c48:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8007c4c:	2301      	movs	r3, #1
 8007c4e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8007c52:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007c56:	2100      	movs	r1, #0
 8007c58:	4618      	mov	r0, r3
 8007c5a:	f000 fcdf 	bl	800861c <hci_send_req>
 8007c5e:	4603      	mov	r3, r0
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	da01      	bge.n	8007c68 <aci_gatt_write_resp+0x146>
    return BLE_STATUS_TIMEOUT;
 8007c64:	23ff      	movs	r3, #255	; 0xff
 8007c66:	e004      	b.n	8007c72 <aci_gatt_write_resp+0x150>
  return status;
 8007c68:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007c6c:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 8007c70:	781b      	ldrb	r3, [r3, #0]
}
 8007c72:	4618      	mov	r0, r3
 8007c74:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	bdb0      	pop	{r4, r5, r7, pc}

08007c7c <aci_gatt_allow_read>:

tBleStatus aci_gatt_allow_read( uint16_t Connection_Handle )
{
 8007c7c:	b580      	push	{r7, lr}
 8007c7e:	b0cc      	sub	sp, #304	; 0x130
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	4602      	mov	r2, r0
 8007c84:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007c88:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 8007c8c:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_allow_read_cp0 *cp0 = (aci_gatt_allow_read_cp0*)(cmd_buffer);
 8007c8e:	f107 0310 	add.w	r3, r7, #16
 8007c92:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8007c96:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007c9a:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 8007c9e:	2200      	movs	r2, #0
 8007ca0:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8007ca2:	2300      	movs	r3, #0
 8007ca4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Connection_Handle = Connection_Handle;
 8007ca8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007cac:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8007cb0:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 8007cb4:	8812      	ldrh	r2, [r2, #0]
 8007cb6:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8007cb8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007cbc:	3302      	adds	r3, #2
 8007cbe:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8007cc2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007cc6:	2218      	movs	r2, #24
 8007cc8:	2100      	movs	r1, #0
 8007cca:	4618      	mov	r0, r3
 8007ccc:	f000 fa1c 	bl	8008108 <Osal_MemSet>
  rq.ogf = 0x3f;
 8007cd0:	233f      	movs	r3, #63	; 0x3f
 8007cd2:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x127;
 8007cd6:	f240 1327 	movw	r3, #295	; 0x127
 8007cda:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8007cde:	f107 0310 	add.w	r3, r7, #16
 8007ce2:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8007ce6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007cea:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8007cee:	f107 030f 	add.w	r3, r7, #15
 8007cf2:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8007cf6:	2301      	movs	r3, #1
 8007cf8:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8007cfc:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007d00:	2100      	movs	r1, #0
 8007d02:	4618      	mov	r0, r3
 8007d04:	f000 fc8a 	bl	800861c <hci_send_req>
 8007d08:	4603      	mov	r3, r0
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	da01      	bge.n	8007d12 <aci_gatt_allow_read+0x96>
    return BLE_STATUS_TIMEOUT;
 8007d0e:	23ff      	movs	r3, #255	; 0xff
 8007d10:	e004      	b.n	8007d1c <aci_gatt_allow_read+0xa0>
  return status;
 8007d12:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007d16:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 8007d1a:	781b      	ldrb	r3, [r3, #0]
}
 8007d1c:	4618      	mov	r0, r3
 8007d1e:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8007d22:	46bd      	mov	sp, r7
 8007d24:	bd80      	pop	{r7, pc}

08007d26 <aci_hal_write_config_data>:
}

tBleStatus aci_hal_write_config_data( uint8_t Offset,
                                      uint8_t Length,
                                      const uint8_t* Value )
{
 8007d26:	b580      	push	{r7, lr}
 8007d28:	b0cc      	sub	sp, #304	; 0x130
 8007d2a:	af00      	add	r7, sp, #0
 8007d2c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007d30:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007d34:	601a      	str	r2, [r3, #0]
 8007d36:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007d3a:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 8007d3e:	4602      	mov	r2, r0
 8007d40:	701a      	strb	r2, [r3, #0]
 8007d42:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007d46:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 8007d4a:	460a      	mov	r2, r1
 8007d4c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 8007d4e:	f107 0310 	add.w	r3, r7, #16
 8007d52:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8007d56:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007d5a:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 8007d5e:	2200      	movs	r2, #0
 8007d60:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8007d62:	2300      	movs	r3, #0
 8007d64:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Offset = Offset;
 8007d68:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007d6c:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8007d70:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 8007d74:	7812      	ldrb	r2, [r2, #0]
 8007d76:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8007d78:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007d7c:	3301      	adds	r3, #1
 8007d7e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Length = Length;
 8007d82:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007d86:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8007d8a:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 8007d8e:	7812      	ldrb	r2, [r2, #0]
 8007d90:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8007d92:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007d96:	3301      	adds	r3, #1
 8007d98:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemCpy( (void*)&cp0->Value, (const void*)Value, Length );
 8007d9c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007da0:	1c98      	adds	r0, r3, #2
 8007da2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007da6:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 8007daa:	781a      	ldrb	r2, [r3, #0]
 8007dac:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007db0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007db4:	6819      	ldr	r1, [r3, #0]
 8007db6:	f000 f997 	bl	80080e8 <Osal_MemCpy>
  index_input += Length;
 8007dba:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007dbe:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 8007dc2:	781b      	ldrb	r3, [r3, #0]
 8007dc4:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 8007dc8:	4413      	add	r3, r2
 8007dca:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8007dce:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007dd2:	2218      	movs	r2, #24
 8007dd4:	2100      	movs	r1, #0
 8007dd6:	4618      	mov	r0, r3
 8007dd8:	f000 f996 	bl	8008108 <Osal_MemSet>
  rq.ogf = 0x3f;
 8007ddc:	233f      	movs	r3, #63	; 0x3f
 8007dde:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x00c;
 8007de2:	230c      	movs	r3, #12
 8007de4:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8007de8:	f107 0310 	add.w	r3, r7, #16
 8007dec:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8007df0:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007df4:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8007df8:	f107 030f 	add.w	r3, r7, #15
 8007dfc:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8007e00:	2301      	movs	r3, #1
 8007e02:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8007e06:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007e0a:	2100      	movs	r1, #0
 8007e0c:	4618      	mov	r0, r3
 8007e0e:	f000 fc05 	bl	800861c <hci_send_req>
 8007e12:	4603      	mov	r3, r0
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	da01      	bge.n	8007e1c <aci_hal_write_config_data+0xf6>
    return BLE_STATUS_TIMEOUT;
 8007e18:	23ff      	movs	r3, #255	; 0xff
 8007e1a:	e004      	b.n	8007e26 <aci_hal_write_config_data+0x100>
  return status;
 8007e1c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007e20:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 8007e24:	781b      	ldrb	r3, [r3, #0]
}
 8007e26:	4618      	mov	r0, r3
 8007e28:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8007e2c:	46bd      	mov	sp, r7
 8007e2e:	bd80      	pop	{r7, pc}

08007e30 <aci_hal_set_tx_power_level>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_tx_power_level( uint8_t En_High_Power,
                                       uint8_t PA_Level )
{
 8007e30:	b580      	push	{r7, lr}
 8007e32:	b0cc      	sub	sp, #304	; 0x130
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	4602      	mov	r2, r0
 8007e38:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007e3c:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 8007e40:	701a      	strb	r2, [r3, #0]
 8007e42:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007e46:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 8007e4a:	460a      	mov	r2, r1
 8007e4c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 8007e4e:	f107 0310 	add.w	r3, r7, #16
 8007e52:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8007e56:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007e5a:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 8007e5e:	2200      	movs	r2, #0
 8007e60:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8007e62:	2300      	movs	r3, #0
 8007e64:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->En_High_Power = En_High_Power;
 8007e68:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007e6c:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8007e70:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 8007e74:	7812      	ldrb	r2, [r2, #0]
 8007e76:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8007e78:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007e7c:	3301      	adds	r3, #1
 8007e7e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->PA_Level = PA_Level;
 8007e82:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007e86:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8007e8a:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 8007e8e:	7812      	ldrb	r2, [r2, #0]
 8007e90:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8007e92:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007e96:	3301      	adds	r3, #1
 8007e98:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8007e9c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007ea0:	2218      	movs	r2, #24
 8007ea2:	2100      	movs	r1, #0
 8007ea4:	4618      	mov	r0, r3
 8007ea6:	f000 f92f 	bl	8008108 <Osal_MemSet>
  rq.ogf = 0x3f;
 8007eaa:	233f      	movs	r3, #63	; 0x3f
 8007eac:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x00f;
 8007eb0:	230f      	movs	r3, #15
 8007eb2:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8007eb6:	f107 0310 	add.w	r3, r7, #16
 8007eba:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8007ebe:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007ec2:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8007ec6:	f107 030f 	add.w	r3, r7, #15
 8007eca:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8007ece:	2301      	movs	r3, #1
 8007ed0:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8007ed4:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007ed8:	2100      	movs	r1, #0
 8007eda:	4618      	mov	r0, r3
 8007edc:	f000 fb9e 	bl	800861c <hci_send_req>
 8007ee0:	4603      	mov	r3, r0
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	da01      	bge.n	8007eea <aci_hal_set_tx_power_level+0xba>
    return BLE_STATUS_TIMEOUT;
 8007ee6:	23ff      	movs	r3, #255	; 0xff
 8007ee8:	e004      	b.n	8007ef4 <aci_hal_set_tx_power_level+0xc4>
  return status;
 8007eea:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007eee:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 8007ef2:	781b      	ldrb	r3, [r3, #0]
}
 8007ef4:	4618      	mov	r0, r3
 8007ef6:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8007efa:	46bd      	mov	sp, r7
 8007efc:	bd80      	pop	{r7, pc}

08007efe <aci_hal_set_radio_activity_mask>:
  Osal_MemCpy( (void*)Link_Connection_Handle, (const void*)resp.Link_Connection_Handle, 16 );
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_radio_activity_mask( uint16_t Radio_Activity_Mask )
{
 8007efe:	b580      	push	{r7, lr}
 8007f00:	b0cc      	sub	sp, #304	; 0x130
 8007f02:	af00      	add	r7, sp, #0
 8007f04:	4602      	mov	r2, r0
 8007f06:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007f0a:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 8007f0e:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_radio_activity_mask_cp0 *cp0 = (aci_hal_set_radio_activity_mask_cp0*)(cmd_buffer);
 8007f10:	f107 0310 	add.w	r3, r7, #16
 8007f14:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8007f18:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007f1c:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 8007f20:	2200      	movs	r2, #0
 8007f22:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8007f24:	2300      	movs	r3, #0
 8007f26:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Radio_Activity_Mask = Radio_Activity_Mask;
 8007f2a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007f2e:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8007f32:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 8007f36:	8812      	ldrh	r2, [r2, #0]
 8007f38:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8007f3a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007f3e:	3302      	adds	r3, #2
 8007f40:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8007f44:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007f48:	2218      	movs	r2, #24
 8007f4a:	2100      	movs	r1, #0
 8007f4c:	4618      	mov	r0, r3
 8007f4e:	f000 f8db 	bl	8008108 <Osal_MemSet>
  rq.ogf = 0x3f;
 8007f52:	233f      	movs	r3, #63	; 0x3f
 8007f54:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x018;
 8007f58:	2318      	movs	r3, #24
 8007f5a:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8007f5e:	f107 0310 	add.w	r3, r7, #16
 8007f62:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8007f66:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007f6a:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8007f6e:	f107 030f 	add.w	r3, r7, #15
 8007f72:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8007f76:	2301      	movs	r3, #1
 8007f78:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8007f7c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007f80:	2100      	movs	r1, #0
 8007f82:	4618      	mov	r0, r3
 8007f84:	f000 fb4a 	bl	800861c <hci_send_req>
 8007f88:	4603      	mov	r3, r0
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	da01      	bge.n	8007f92 <aci_hal_set_radio_activity_mask+0x94>
    return BLE_STATUS_TIMEOUT;
 8007f8e:	23ff      	movs	r3, #255	; 0xff
 8007f90:	e004      	b.n	8007f9c <aci_hal_set_radio_activity_mask+0x9e>
  return status;
 8007f92:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007f96:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 8007f9a:	781b      	ldrb	r3, [r3, #0]
}
 8007f9c:	4618      	mov	r0, r3
 8007f9e:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8007fa2:	46bd      	mov	sp, r7
 8007fa4:	bd80      	pop	{r7, pc}

08007fa6 <hci_reset>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus hci_reset( void )
{
 8007fa6:	b580      	push	{r7, lr}
 8007fa8:	b088      	sub	sp, #32
 8007faa:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8007fac:	2300      	movs	r3, #0
 8007fae:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8007fb0:	f107 0308 	add.w	r3, r7, #8
 8007fb4:	2218      	movs	r2, #24
 8007fb6:	2100      	movs	r1, #0
 8007fb8:	4618      	mov	r0, r3
 8007fba:	f000 f8a5 	bl	8008108 <Osal_MemSet>
  rq.ogf = 0x03;
 8007fbe:	2303      	movs	r3, #3
 8007fc0:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 8007fc2:	2303      	movs	r3, #3
 8007fc4:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8007fc6:	1dfb      	adds	r3, r7, #7
 8007fc8:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8007fca:	2301      	movs	r3, #1
 8007fcc:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8007fce:	f107 0308 	add.w	r3, r7, #8
 8007fd2:	2100      	movs	r1, #0
 8007fd4:	4618      	mov	r0, r3
 8007fd6:	f000 fb21 	bl	800861c <hci_send_req>
 8007fda:	4603      	mov	r3, r0
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	da01      	bge.n	8007fe4 <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 8007fe0:	23ff      	movs	r3, #255	; 0xff
 8007fe2:	e000      	b.n	8007fe6 <hci_reset+0x40>
  return status;
 8007fe4:	79fb      	ldrb	r3, [r7, #7]
}
 8007fe6:	4618      	mov	r0, r3
 8007fe8:	3720      	adds	r7, #32
 8007fea:	46bd      	mov	sp, r7
 8007fec:	bd80      	pop	{r7, pc}

08007fee <hci_le_set_default_phy>:
}

tBleStatus hci_le_set_default_phy( uint8_t ALL_PHYS,
                                   uint8_t TX_PHYS,
                                   uint8_t RX_PHYS )
{
 8007fee:	b590      	push	{r4, r7, lr}
 8007ff0:	b0cd      	sub	sp, #308	; 0x134
 8007ff2:	af00      	add	r7, sp, #0
 8007ff4:	4604      	mov	r4, r0
 8007ff6:	4608      	mov	r0, r1
 8007ff8:	4611      	mov	r1, r2
 8007ffa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007ffe:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 8008002:	4622      	mov	r2, r4
 8008004:	701a      	strb	r2, [r3, #0]
 8008006:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800800a:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800800e:	4602      	mov	r2, r0
 8008010:	701a      	strb	r2, [r3, #0]
 8008012:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008016:	f2a3 132b 	subw	r3, r3, #299	; 0x12b
 800801a:	460a      	mov	r2, r1
 800801c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_set_default_phy_cp0 *cp0 = (hci_le_set_default_phy_cp0*)(cmd_buffer);
 800801e:	f107 0310 	add.w	r3, r7, #16
 8008022:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8008026:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800802a:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800802e:	2200      	movs	r2, #0
 8008030:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8008032:	2300      	movs	r3, #0
 8008034:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->ALL_PHYS = ALL_PHYS;
 8008038:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800803c:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008040:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 8008044:	7812      	ldrb	r2, [r2, #0]
 8008046:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8008048:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800804c:	3301      	adds	r3, #1
 800804e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->TX_PHYS = TX_PHYS;
 8008052:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008056:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800805a:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 800805e:	7812      	ldrb	r2, [r2, #0]
 8008060:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8008062:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008066:	3301      	adds	r3, #1
 8008068:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->RX_PHYS = RX_PHYS;
 800806c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008070:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008074:	f2a2 122b 	subw	r2, r2, #299	; 0x12b
 8008078:	7812      	ldrb	r2, [r2, #0]
 800807a:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800807c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008080:	3301      	adds	r3, #1
 8008082:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8008086:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800808a:	2218      	movs	r2, #24
 800808c:	2100      	movs	r1, #0
 800808e:	4618      	mov	r0, r3
 8008090:	f000 f83a 	bl	8008108 <Osal_MemSet>
  rq.ogf = 0x08;
 8008094:	2308      	movs	r3, #8
 8008096:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x031;
 800809a:	2331      	movs	r3, #49	; 0x31
 800809c:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 80080a0:	f107 0310 	add.w	r3, r7, #16
 80080a4:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 80080a8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80080ac:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 80080b0:	f107 030f 	add.w	r3, r7, #15
 80080b4:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 80080b8:	2301      	movs	r3, #1
 80080ba:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80080be:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80080c2:	2100      	movs	r1, #0
 80080c4:	4618      	mov	r0, r3
 80080c6:	f000 faa9 	bl	800861c <hci_send_req>
 80080ca:	4603      	mov	r3, r0
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	da01      	bge.n	80080d4 <hci_le_set_default_phy+0xe6>
    return BLE_STATUS_TIMEOUT;
 80080d0:	23ff      	movs	r3, #255	; 0xff
 80080d2:	e004      	b.n	80080de <hci_le_set_default_phy+0xf0>
  return status;
 80080d4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80080d8:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 80080dc:	781b      	ldrb	r3, [r3, #0]
}
 80080de:	4618      	mov	r0, r3
 80080e0:	f507 779a 	add.w	r7, r7, #308	; 0x134
 80080e4:	46bd      	mov	sp, r7
 80080e6:	bd90      	pop	{r4, r7, pc}

080080e8 <Osal_MemCpy>:
 * Osal_MemCpy
 * 
 */
 
void* Osal_MemCpy( void *dest, const void *src, unsigned int size )
{
 80080e8:	b580      	push	{r7, lr}
 80080ea:	b084      	sub	sp, #16
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	60f8      	str	r0, [r7, #12]
 80080f0:	60b9      	str	r1, [r7, #8]
 80080f2:	607a      	str	r2, [r7, #4]
  return memcpy( dest, src, size ); 
 80080f4:	687a      	ldr	r2, [r7, #4]
 80080f6:	68b9      	ldr	r1, [r7, #8]
 80080f8:	68f8      	ldr	r0, [r7, #12]
 80080fa:	f003 f955 	bl	800b3a8 <memcpy>
 80080fe:	4603      	mov	r3, r0
}
 8008100:	4618      	mov	r0, r3
 8008102:	3710      	adds	r7, #16
 8008104:	46bd      	mov	sp, r7
 8008106:	bd80      	pop	{r7, pc}

08008108 <Osal_MemSet>:
 * Osal_MemSet
 * 
 */
 
void* Osal_MemSet( void *ptr, int value, unsigned int size )
{
 8008108:	b580      	push	{r7, lr}
 800810a:	b084      	sub	sp, #16
 800810c:	af00      	add	r7, sp, #0
 800810e:	60f8      	str	r0, [r7, #12]
 8008110:	60b9      	str	r1, [r7, #8]
 8008112:	607a      	str	r2, [r7, #4]
  return memset( ptr, value, size );
 8008114:	687a      	ldr	r2, [r7, #4]
 8008116:	68b9      	ldr	r1, [r7, #8]
 8008118:	68f8      	ldr	r0, [r7, #12]
 800811a:	f003 f953 	bl	800b3c4 <memset>
 800811e:	4603      	mov	r3, r0
}
 8008120:	4618      	mov	r0, r3
 8008122:	3710      	adds	r7, #16
 8008124:	46bd      	mov	sp, r7
 8008126:	bd80      	pop	{r7, pc}

08008128 <BAS_Init>:
/* Private functions ----------------------------------------------------------*/
/* Weak functions ----------------------------------------------------------*/
void BVOPUS_STM_Init(void);

__WEAK void BAS_Init( void )
{
 8008128:	b480      	push	{r7}
 800812a:	af00      	add	r7, sp, #0
  return;
 800812c:	bf00      	nop
}
 800812e:	46bd      	mov	sp, r7
 8008130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008134:	4770      	bx	lr

08008136 <BLS_Init>:

__WEAK void BLS_Init( void )
{
 8008136:	b480      	push	{r7}
 8008138:	af00      	add	r7, sp, #0
  return;
 800813a:	bf00      	nop
}
 800813c:	46bd      	mov	sp, r7
 800813e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008142:	4770      	bx	lr

08008144 <CRS_STM_Init>:
__WEAK void CRS_STM_Init( void )
{
 8008144:	b480      	push	{r7}
 8008146:	af00      	add	r7, sp, #0
  return;
 8008148:	bf00      	nop
}
 800814a:	46bd      	mov	sp, r7
 800814c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008150:	4770      	bx	lr

08008152 <DIS_Init>:
__WEAK void DIS_Init( void )
{
 8008152:	b480      	push	{r7}
 8008154:	af00      	add	r7, sp, #0
  return;
 8008156:	bf00      	nop
}
 8008158:	46bd      	mov	sp, r7
 800815a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800815e:	4770      	bx	lr

08008160 <EDS_STM_Init>:
__WEAK void EDS_STM_Init( void )
{
 8008160:	b480      	push	{r7}
 8008162:	af00      	add	r7, sp, #0
  return;
 8008164:	bf00      	nop
}
 8008166:	46bd      	mov	sp, r7
 8008168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800816c:	4770      	bx	lr

0800816e <HIDS_Init>:
__WEAK void HIDS_Init( void )
{
 800816e:	b480      	push	{r7}
 8008170:	af00      	add	r7, sp, #0
  return;
 8008172:	bf00      	nop
}
 8008174:	46bd      	mov	sp, r7
 8008176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800817a:	4770      	bx	lr

0800817c <HRS_Init>:
__WEAK void HRS_Init( void )
{
 800817c:	b480      	push	{r7}
 800817e:	af00      	add	r7, sp, #0
  return;
 8008180:	bf00      	nop
}
 8008182:	46bd      	mov	sp, r7
 8008184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008188:	4770      	bx	lr

0800818a <HTS_Init>:
__WEAK void HTS_Init( void )
{
 800818a:	b480      	push	{r7}
 800818c:	af00      	add	r7, sp, #0
  return;
 800818e:	bf00      	nop
}
 8008190:	46bd      	mov	sp, r7
 8008192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008196:	4770      	bx	lr

08008198 <IAS_Init>:
__WEAK void IAS_Init( void )
{
 8008198:	b480      	push	{r7}
 800819a:	af00      	add	r7, sp, #0
  return;
 800819c:	bf00      	nop
}
 800819e:	46bd      	mov	sp, r7
 80081a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a4:	4770      	bx	lr

080081a6 <LLS_Init>:
__WEAK void LLS_Init( void )
{
 80081a6:	b480      	push	{r7}
 80081a8:	af00      	add	r7, sp, #0
  return;
 80081aa:	bf00      	nop
}
 80081ac:	46bd      	mov	sp, r7
 80081ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b2:	4770      	bx	lr

080081b4 <TPS_Init>:
__WEAK void TPS_Init( void )
{
 80081b4:	b480      	push	{r7}
 80081b6:	af00      	add	r7, sp, #0
  return;
 80081b8:	bf00      	nop
}
 80081ba:	46bd      	mov	sp, r7
 80081bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c0:	4770      	bx	lr

080081c2 <MOTENV_STM_Init>:
__WEAK void MOTENV_STM_Init( void )
{
 80081c2:	b480      	push	{r7}
 80081c4:	af00      	add	r7, sp, #0
  return;
 80081c6:	bf00      	nop
}
 80081c8:	46bd      	mov	sp, r7
 80081ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ce:	4770      	bx	lr

080081d0 <P2PS_STM_Init>:
__WEAK void P2PS_STM_Init( void )
{
 80081d0:	b480      	push	{r7}
 80081d2:	af00      	add	r7, sp, #0
  return;
 80081d4:	bf00      	nop
}
 80081d6:	46bd      	mov	sp, r7
 80081d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081dc:	4770      	bx	lr

080081de <ZDD_STM_Init>:
__WEAK void ZDD_STM_Init( void )
{
 80081de:	b480      	push	{r7}
 80081e0:	af00      	add	r7, sp, #0
  return;
 80081e2:	bf00      	nop
}
 80081e4:	46bd      	mov	sp, r7
 80081e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ea:	4770      	bx	lr

080081ec <OTAS_STM_Init>:
__WEAK void OTAS_STM_Init( void )
{
 80081ec:	b480      	push	{r7}
 80081ee:	af00      	add	r7, sp, #0
  return;
 80081f0:	bf00      	nop
}
 80081f2:	46bd      	mov	sp, r7
 80081f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f8:	4770      	bx	lr

080081fa <MESH_Init>:
__WEAK void MESH_Init( void )
{
 80081fa:	b480      	push	{r7}
 80081fc:	af00      	add	r7, sp, #0
  return;
 80081fe:	bf00      	nop
}
 8008200:	46bd      	mov	sp, r7
 8008202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008206:	4770      	bx	lr

08008208 <BVOPUS_STM_Init>:
__WEAK void BVOPUS_STM_Init( void )
{
 8008208:	b480      	push	{r7}
 800820a:	af00      	add	r7, sp, #0
  return;
 800820c:	bf00      	nop
}
 800820e:	46bd      	mov	sp, r7
 8008210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008214:	4770      	bx	lr
	...

08008218 <SVCCTL_Init>:
}

/* Functions Definition ------------------------------------------------------*/

void SVCCTL_Init( void )
{
 8008218:	b580      	push	{r7, lr}
 800821a:	af00      	add	r7, sp, #0
 
  /**
   * Initialize the number of registered Handler
   */
  SVCCTL_EvtHandler.NbreOfRegisteredHandler = 0;
 800821c:	4b04      	ldr	r3, [pc, #16]	; (8008230 <SVCCTL_Init+0x18>)
 800821e:	2200      	movs	r2, #0
 8008220:	771a      	strb	r2, [r3, #28]
  SVCCTL_CltHandler.NbreOfRegisteredHandler = 0;
 8008222:	4b04      	ldr	r3, [pc, #16]	; (8008234 <SVCCTL_Init+0x1c>)
 8008224:	2200      	movs	r2, #0
 8008226:	701a      	strb	r2, [r3, #0]

  /**
   * Add and Initialize requested services
   */
  SVCCTL_SvcInit();
 8008228:	f000 f806 	bl	8008238 <SVCCTL_SvcInit>

  return;
 800822c:	bf00      	nop
}
 800822e:	bd80      	pop	{r7, pc}
 8008230:	2000012c 	.word	0x2000012c
 8008234:	2000014c 	.word	0x2000014c

08008238 <SVCCTL_SvcInit>:

__WEAK void SVCCTL_SvcInit(void)
{
 8008238:	b580      	push	{r7, lr}
 800823a:	af00      	add	r7, sp, #0
  BAS_Init();
 800823c:	f7ff ff74 	bl	8008128 <BAS_Init>

  BLS_Init();
 8008240:	f7ff ff79 	bl	8008136 <BLS_Init>

  CRS_STM_Init();
 8008244:	f7ff ff7e 	bl	8008144 <CRS_STM_Init>

  DIS_Init();
 8008248:	f7ff ff83 	bl	8008152 <DIS_Init>

  EDS_STM_Init();
 800824c:	f7ff ff88 	bl	8008160 <EDS_STM_Init>

  HIDS_Init();
 8008250:	f7ff ff8d 	bl	800816e <HIDS_Init>

  HRS_Init();
 8008254:	f7ff ff92 	bl	800817c <HRS_Init>

  HTS_Init();
 8008258:	f7ff ff97 	bl	800818a <HTS_Init>

  IAS_Init();
 800825c:	f7ff ff9c 	bl	8008198 <IAS_Init>

  LLS_Init();
 8008260:	f7ff ffa1 	bl	80081a6 <LLS_Init>

  TPS_Init();
 8008264:	f7ff ffa6 	bl	80081b4 <TPS_Init>

  MOTENV_STM_Init();
 8008268:	f7ff ffab 	bl	80081c2 <MOTENV_STM_Init>

  P2PS_STM_Init();
 800826c:	f7ff ffb0 	bl	80081d0 <P2PS_STM_Init>

  ZDD_STM_Init();
 8008270:	f7ff ffb5 	bl	80081de <ZDD_STM_Init>

  OTAS_STM_Init();
 8008274:	f7ff ffba 	bl	80081ec <OTAS_STM_Init>
  
  BVOPUS_STM_Init();
 8008278:	f7ff ffc6 	bl	8008208 <BVOPUS_STM_Init>

  MESH_Init();
 800827c:	f7ff ffbd 	bl	80081fa <MESH_Init>

  SVCCTL_InitCustomSvc();
 8008280:	f002 fa4a 	bl	800a718 <SVCCTL_InitCustomSvc>
  
  return;
 8008284:	bf00      	nop
}
 8008286:	bd80      	pop	{r7, pc}

08008288 <SVCCTL_RegisterSvcHandler>:
 * @brief  BLE Controller initialization
 * @param  None
 * @retval None
 */
void SVCCTL_RegisterSvcHandler( SVC_CTL_p_EvtHandler_t pfBLE_SVC_Service_Event_Handler )
{
 8008288:	b480      	push	{r7}
 800828a:	b083      	sub	sp, #12
 800828c:	af00      	add	r7, sp, #0
 800828e:	6078      	str	r0, [r7, #4]
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
  SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[SVCCTL_EvtHandler.NbreOfRegisteredHandler] = pfBLE_SVC_Service_Event_Handler;
 8008290:	4b09      	ldr	r3, [pc, #36]	; (80082b8 <SVCCTL_RegisterSvcHandler+0x30>)
 8008292:	7f1b      	ldrb	r3, [r3, #28]
 8008294:	4619      	mov	r1, r3
 8008296:	4a08      	ldr	r2, [pc, #32]	; (80082b8 <SVCCTL_RegisterSvcHandler+0x30>)
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  SVCCTL_EvtHandler.NbreOfRegisteredHandler++;
 800829e:	4b06      	ldr	r3, [pc, #24]	; (80082b8 <SVCCTL_RegisterSvcHandler+0x30>)
 80082a0:	7f1b      	ldrb	r3, [r3, #28]
 80082a2:	3301      	adds	r3, #1
 80082a4:	b2da      	uxtb	r2, r3
 80082a6:	4b04      	ldr	r3, [pc, #16]	; (80082b8 <SVCCTL_RegisterSvcHandler+0x30>)
 80082a8:	771a      	strb	r2, [r3, #28]
#else
  (void)(pfBLE_SVC_Service_Event_Handler);
#endif

  return;
 80082aa:	bf00      	nop
}
 80082ac:	370c      	adds	r7, #12
 80082ae:	46bd      	mov	sp, r7
 80082b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b4:	4770      	bx	lr
 80082b6:	bf00      	nop
 80082b8:	2000012c 	.word	0x2000012c

080082bc <SVCCTL_UserEvtRx>:

  return;
}

__WEAK SVCCTL_UserEvtFlowStatus_t SVCCTL_UserEvtRx( void *pckt )
{
 80082bc:	b580      	push	{r7, lr}
 80082be:	b086      	sub	sp, #24
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
  evt_blecore_aci *blecore_evt;
  SVCCTL_EvtAckStatus_t event_notification_status;
  SVCCTL_UserEvtFlowStatus_t return_status;
  uint8_t index;

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	3301      	adds	r3, #1
 80082c8:	613b      	str	r3, [r7, #16]
  event_notification_status = SVCCTL_EvtNotAck;
 80082ca:	2300      	movs	r3, #0
 80082cc:	75fb      	strb	r3, [r7, #23]

  switch (event_pckt->evt)
 80082ce:	693b      	ldr	r3, [r7, #16]
 80082d0:	781b      	ldrb	r3, [r3, #0]
 80082d2:	2bff      	cmp	r3, #255	; 0xff
 80082d4:	d125      	bne.n	8008322 <SVCCTL_UserEvtRx+0x66>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*) event_pckt->data;
 80082d6:	693b      	ldr	r3, [r7, #16]
 80082d8:	3302      	adds	r3, #2
 80082da:	60fb      	str	r3, [r7, #12]

      switch ((blecore_evt->ecode) & SVCCTL_EGID_EVT_MASK)
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	881b      	ldrh	r3, [r3, #0]
 80082e0:	b29b      	uxth	r3, r3
 80082e2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80082e6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80082ea:	d118      	bne.n	800831e <SVCCTL_UserEvtRx+0x62>
      {
        case SVCCTL_GATT_EVT_TYPE:
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
          /* For Service event handler */
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 80082ec:	2300      	movs	r3, #0
 80082ee:	757b      	strb	r3, [r7, #21]
 80082f0:	e00d      	b.n	800830e <SVCCTL_UserEvtRx+0x52>
          {
            event_notification_status = SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[index](pckt);
 80082f2:	7d7b      	ldrb	r3, [r7, #21]
 80082f4:	4a1a      	ldr	r2, [pc, #104]	; (8008360 <SVCCTL_UserEvtRx+0xa4>)
 80082f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80082fa:	6878      	ldr	r0, [r7, #4]
 80082fc:	4798      	blx	r3
 80082fe:	4603      	mov	r3, r0
 8008300:	75fb      	strb	r3, [r7, #23]
            /**
             * When a GATT event has been acknowledged by a Service, there is no need to call the other registered handlers
             * a GATT event is relevant for only one Service
             */
            if (event_notification_status != SVCCTL_EvtNotAck)
 8008302:	7dfb      	ldrb	r3, [r7, #23]
 8008304:	2b00      	cmp	r3, #0
 8008306:	d108      	bne.n	800831a <SVCCTL_UserEvtRx+0x5e>
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 8008308:	7d7b      	ldrb	r3, [r7, #21]
 800830a:	3301      	adds	r3, #1
 800830c:	757b      	strb	r3, [r7, #21]
 800830e:	4b14      	ldr	r3, [pc, #80]	; (8008360 <SVCCTL_UserEvtRx+0xa4>)
 8008310:	7f1b      	ldrb	r3, [r3, #28]
 8008312:	7d7a      	ldrb	r2, [r7, #21]
 8008314:	429a      	cmp	r2, r3
 8008316:	d3ec      	bcc.n	80082f2 <SVCCTL_UserEvtRx+0x36>
               */
              break;
            }
          }
#endif
          break;
 8008318:	e002      	b.n	8008320 <SVCCTL_UserEvtRx+0x64>
              break;
 800831a:	bf00      	nop
          break;
 800831c:	e000      	b.n	8008320 <SVCCTL_UserEvtRx+0x64>

        default:
          break;
 800831e:	bf00      	nop
      }
    }
      break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 8008320:	e000      	b.n	8008324 <SVCCTL_UserEvtRx+0x68>

    default:
      break;
 8008322:	bf00      	nop

  /**
   * When no registered handlers (either Service or Client) has acknowledged the GATT event, it is reported to the application
   * a GAP event is always reported to the applicaiton.
   */
  switch (event_notification_status)
 8008324:	7dfb      	ldrb	r3, [r7, #23]
 8008326:	2b02      	cmp	r3, #2
 8008328:	d00f      	beq.n	800834a <SVCCTL_UserEvtRx+0x8e>
 800832a:	2b02      	cmp	r3, #2
 800832c:	dc10      	bgt.n	8008350 <SVCCTL_UserEvtRx+0x94>
 800832e:	2b00      	cmp	r3, #0
 8008330:	d002      	beq.n	8008338 <SVCCTL_UserEvtRx+0x7c>
 8008332:	2b01      	cmp	r3, #1
 8008334:	d006      	beq.n	8008344 <SVCCTL_UserEvtRx+0x88>
 8008336:	e00b      	b.n	8008350 <SVCCTL_UserEvtRx+0x94>
    case SVCCTL_EvtNotAck:
      /**
       *  The event has NOT been managed.
       *  It shall be passed to the application for processing
       */
      return_status = SVCCTL_App_Notification(pckt);
 8008338:	6878      	ldr	r0, [r7, #4]
 800833a:	f001 fc4f 	bl	8009bdc <SVCCTL_App_Notification>
 800833e:	4603      	mov	r3, r0
 8008340:	75bb      	strb	r3, [r7, #22]
      break;
 8008342:	e008      	b.n	8008356 <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowEnable:
      return_status = SVCCTL_UserEvtFlowEnable;
 8008344:	2301      	movs	r3, #1
 8008346:	75bb      	strb	r3, [r7, #22]
      break;
 8008348:	e005      	b.n	8008356 <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowDisable:
      return_status = SVCCTL_UserEvtFlowDisable;
 800834a:	2300      	movs	r3, #0
 800834c:	75bb      	strb	r3, [r7, #22]
      break;
 800834e:	e002      	b.n	8008356 <SVCCTL_UserEvtRx+0x9a>

    default:
      return_status = SVCCTL_UserEvtFlowEnable;
 8008350:	2301      	movs	r3, #1
 8008352:	75bb      	strb	r3, [r7, #22]
      break;
 8008354:	bf00      	nop
  }

  return (return_status);
 8008356:	7dbb      	ldrb	r3, [r7, #22]
}
 8008358:	4618      	mov	r0, r3
 800835a:	3718      	adds	r7, #24
 800835c:	46bd      	mov	sp, r7
 800835e:	bd80      	pop	{r7, pc}
 8008360:	2000012c 	.word	0x2000012c

08008364 <SHCI_C2_BLE_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_BLE_Init( SHCI_C2_Ble_Init_Cmd_Packet_t *pCmdPacket )
{
 8008364:	b580      	push	{r7, lr}
 8008366:	b088      	sub	sp, #32
 8008368:	af00      	add	r7, sp, #0
 800836a:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800836c:	f107 030c 	add.w	r3, r7, #12
 8008370:	61fb      	str	r3, [r7, #28]

 shci_send( SHCI_OPCODE_C2_BLE_INIT,
            sizeof( SHCI_C2_Ble_Init_Cmd_Param_t ),
            (uint8_t*)&pCmdPacket->Param,
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	f103 020c 	add.w	r2, r3, #12
 shci_send( SHCI_OPCODE_C2_BLE_INIT,
 8008378:	69fb      	ldr	r3, [r7, #28]
 800837a:	2125      	movs	r1, #37	; 0x25
 800837c:	f64f 4066 	movw	r0, #64614	; 0xfc66
 8008380:	f000 fae2 	bl	8008948 <shci_send>
            p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 8008384:	69fb      	ldr	r3, [r7, #28]
 8008386:	330b      	adds	r3, #11
 8008388:	78db      	ldrb	r3, [r3, #3]
}
 800838a:	4618      	mov	r0, r3
 800838c:	3720      	adds	r7, #32
 800838e:	46bd      	mov	sp, r7
 8008390:	bd80      	pop	{r7, pc}

08008392 <SHCI_C2_DEBUG_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_DEBUG_Init( SHCI_C2_DEBUG_Init_Cmd_Packet_t *pCmdPacket  )
{
 8008392:	b580      	push	{r7, lr}
 8008394:	b088      	sub	sp, #32
 8008396:	af00      	add	r7, sp, #0
 8008398:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800839a:	f107 030c 	add.w	r3, r7, #12
 800839e:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
             sizeof( SHCI_C2_DEBUG_init_Cmd_Param_t ),
             (uint8_t*)&pCmdPacket->Param,
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	f103 020c 	add.w	r2, r3, #12
  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
 80083a6:	69fb      	ldr	r3, [r7, #28]
 80083a8:	210f      	movs	r1, #15
 80083aa:	f64f 4068 	movw	r0, #64616	; 0xfc68
 80083ae:	f000 facb 	bl	8008948 <shci_send>
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 80083b2:	69fb      	ldr	r3, [r7, #28]
 80083b4:	330b      	adds	r3, #11
 80083b6:	78db      	ldrb	r3, [r3, #3]
}
 80083b8:	4618      	mov	r0, r3
 80083ba:	3720      	adds	r7, #32
 80083bc:	46bd      	mov	sp, r7
 80083be:	bd80      	pop	{r7, pc}

080083c0 <SHCI_C2_Config>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_Config(SHCI_C2_CONFIG_Cmd_Param_t *pCmdPacket)
{
 80083c0:	b580      	push	{r7, lr}
 80083c2:	b088      	sub	sp, #32
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 80083c8:	f107 030c 	add.w	r3, r7, #12
 80083cc:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_CONFIG,
 80083ce:	69fb      	ldr	r3, [r7, #28]
 80083d0:	687a      	ldr	r2, [r7, #4]
 80083d2:	210e      	movs	r1, #14
 80083d4:	f64f 4075 	movw	r0, #64629	; 0xfc75
 80083d8:	f000 fab6 	bl	8008948 <shci_send>
             sizeof(SHCI_C2_CONFIG_Cmd_Param_t),
             (uint8_t*)pCmdPacket,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 80083dc:	69fb      	ldr	r3, [r7, #28]
 80083de:	330b      	adds	r3, #11
 80083e0:	78db      	ldrb	r3, [r3, #3]
}
 80083e2:	4618      	mov	r0, r3
 80083e4:	3720      	adds	r7, #32
 80083e6:	46bd      	mov	sp, r7
 80083e8:	bd80      	pop	{r7, pc}
	...

080083ec <SHCI_GetWirelessFwInfo>:
 *  Local System COMMAND
 *  These commands are NOT sent to the CPU2
 */

SHCI_CmdStatus_t SHCI_GetWirelessFwInfo( WirelessFwInfo_t* pWirelessInfo )
{
 80083ec:	b480      	push	{r7}
 80083ee:	b08b      	sub	sp, #44	; 0x2c
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	6078      	str	r0, [r7, #4]
  uint32_t ipccdba = 0;
 80083f4:	2300      	movs	r3, #0
 80083f6:	613b      	str	r3, [r7, #16]
  MB_RefTable_t * p_RefTable = NULL;
 80083f8:	2300      	movs	r3, #0
 80083fa:	60fb      	str	r3, [r7, #12]
  uint32_t wireless_firmware_version = 0;
 80083fc:	2300      	movs	r3, #0
 80083fe:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t wireless_firmware_memorySize = 0;
 8008400:	2300      	movs	r3, #0
 8008402:	623b      	str	r3, [r7, #32]
  uint32_t wireless_firmware_infoStack = 0;
 8008404:	2300      	movs	r3, #0
 8008406:	61fb      	str	r3, [r7, #28]
  MB_FUS_DeviceInfoTable_t * p_fus_device_info_table = NULL;
 8008408:	2300      	movs	r3, #0
 800840a:	60bb      	str	r3, [r7, #8]
  uint32_t fus_version = 0;
 800840c:	2300      	movs	r3, #0
 800840e:	61bb      	str	r3, [r7, #24]
  uint32_t fus_memorySize = 0;
 8008410:	2300      	movs	r3, #0
 8008412:	617b      	str	r3, [r7, #20]

  ipccdba = READ_BIT( FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA );
 8008414:	4b4a      	ldr	r3, [pc, #296]	; (8008540 <SHCI_GetWirelessFwInfo+0x154>)
 8008416:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008418:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800841c:	613b      	str	r3, [r7, #16]
  /**
   * The Device Info Table mapping depends on which firmware is running on CPU2.
   * If the FUS is running on CPU2, FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD shall be written in the table.
   * Otherwise, it means the Wireless Firmware is running on the CPU2
   */
  p_fus_device_info_table = (MB_FUS_DeviceInfoTable_t*)(*(uint32_t*)((ipccdba<<2) + SRAM2A_BASE));
 800841e:	693b      	ldr	r3, [r7, #16]
 8008420:	009b      	lsls	r3, r3, #2
 8008422:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8008426:	f503 3340 	add.w	r3, r3, #196608	; 0x30000
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	60bb      	str	r3, [r7, #8]

  if(p_fus_device_info_table->DeviceInfoTableState == FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD)
 800842e:	68bb      	ldr	r3, [r7, #8]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	4a44      	ldr	r2, [pc, #272]	; (8008544 <SHCI_GetWirelessFwInfo+0x158>)
 8008434:	4293      	cmp	r3, r2
 8008436:	d10f      	bne.n	8008458 <SHCI_GetWirelessFwInfo+0x6c>
    /* The FUS is running on CPU2 */
    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_fus_device_info_table->WirelessStackVersion;
 8008438:	68bb      	ldr	r3, [r7, #8]
 800843a:	695b      	ldr	r3, [r3, #20]
 800843c:	627b      	str	r3, [r7, #36]	; 0x24
    wireless_firmware_memorySize =  p_fus_device_info_table->WirelessStackMemorySize;
 800843e:	68bb      	ldr	r3, [r7, #8]
 8008440:	699b      	ldr	r3, [r3, #24]
 8008442:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_fus_device_info_table->WirelessFirmwareBleInfo;
 8008444:	68bb      	ldr	r3, [r7, #8]
 8008446:	69db      	ldr	r3, [r3, #28]
 8008448:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_fus_device_info_table->FusVersion;
 800844a:	68bb      	ldr	r3, [r7, #8]
 800844c:	68db      	ldr	r3, [r3, #12]
 800844e:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_fus_device_info_table->FusMemorySize;
 8008450:	68bb      	ldr	r3, [r7, #8]
 8008452:	691b      	ldr	r3, [r3, #16]
 8008454:	617b      	str	r3, [r7, #20]
 8008456:	e01a      	b.n	800848e <SHCI_GetWirelessFwInfo+0xa2>
  }
  else
  {
    /* The Wireless Firmware is running on CPU2 */
    p_RefTable = (MB_RefTable_t*)((ipccdba<<2) + SRAM2A_BASE);
 8008458:	693b      	ldr	r3, [r7, #16]
 800845a:	009b      	lsls	r3, r3, #2
 800845c:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8008460:	f503 3340 	add.w	r3, r3, #196608	; 0x30000
 8008464:	60fb      	str	r3, [r7, #12]

    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_RefTable->p_device_info_table->WirelessFwInfoTable.Version;
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	691b      	ldr	r3, [r3, #16]
 800846c:	627b      	str	r3, [r7, #36]	; 0x24
    wireless_firmware_memorySize =  p_RefTable->p_device_info_table->WirelessFwInfoTable.MemorySize;
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	695b      	ldr	r3, [r3, #20]
 8008474:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_RefTable->p_device_info_table->WirelessFwInfoTable.InfoStack;
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	699b      	ldr	r3, [r3, #24]
 800847c:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_RefTable->p_device_info_table->FusInfoTable.Version;
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	685b      	ldr	r3, [r3, #4]
 8008484:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_RefTable->p_device_info_table->FusInfoTable.MemorySize;
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	689b      	ldr	r3, [r3, #8]
 800848c:	617b      	str	r3, [r7, #20]

  /**
   *  Retrieve the WirelessFwInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->VersionMajor       = ((wireless_firmware_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 800848e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008490:	0e1b      	lsrs	r3, r3, #24
 8008492:	b2da      	uxtb	r2, r3
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	701a      	strb	r2, [r3, #0]
  pWirelessInfo->VersionMinor       = ((wireless_firmware_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 8008498:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800849a:	0c1b      	lsrs	r3, r3, #16
 800849c:	b2da      	uxtb	r2, r3
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	705a      	strb	r2, [r3, #1]
  pWirelessInfo->VersionSub         = ((wireless_firmware_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 80084a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084a4:	0a1b      	lsrs	r3, r3, #8
 80084a6:	b2da      	uxtb	r2, r3
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	709a      	strb	r2, [r3, #2]
  pWirelessInfo->VersionBranch      = ((wireless_firmware_version & INFO_VERSION_BRANCH_MASK) >> INFO_VERSION_BRANCH_OFFSET);
 80084ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084ae:	091b      	lsrs	r3, r3, #4
 80084b0:	b2db      	uxtb	r3, r3
 80084b2:	f003 030f 	and.w	r3, r3, #15
 80084b6:	b2da      	uxtb	r2, r3
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	70da      	strb	r2, [r3, #3]
  pWirelessInfo->VersionReleaseType = ((wireless_firmware_version & INFO_VERSION_TYPE_MASK) >> INFO_VERSION_TYPE_OFFSET);
 80084bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084be:	b2db      	uxtb	r3, r3
 80084c0:	f003 030f 	and.w	r3, r3, #15
 80084c4:	b2da      	uxtb	r2, r3
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	711a      	strb	r2, [r3, #4]

  pWirelessInfo->MemorySizeSram2B   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 80084ca:	6a3b      	ldr	r3, [r7, #32]
 80084cc:	0e1b      	lsrs	r3, r3, #24
 80084ce:	b2da      	uxtb	r2, r3
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	715a      	strb	r2, [r3, #5]
  pWirelessInfo->MemorySizeSram2A   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 80084d4:	6a3b      	ldr	r3, [r7, #32]
 80084d6:	0c1b      	lsrs	r3, r3, #16
 80084d8:	b2da      	uxtb	r2, r3
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	719a      	strb	r2, [r3, #6]
  pWirelessInfo->MemorySizeSram1    = ((wireless_firmware_memorySize & INFO_SIZE_SRAM1_MASK) >> INFO_SIZE_SRAM1_OFFSET);
 80084de:	6a3b      	ldr	r3, [r7, #32]
 80084e0:	0a1b      	lsrs	r3, r3, #8
 80084e2:	b2da      	uxtb	r2, r3
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	71da      	strb	r2, [r3, #7]
  pWirelessInfo->MemorySizeFlash    = ((wireless_firmware_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 80084e8:	6a3b      	ldr	r3, [r7, #32]
 80084ea:	b2da      	uxtb	r2, r3
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	721a      	strb	r2, [r3, #8]

  pWirelessInfo->StackType          = ((wireless_firmware_infoStack & INFO_STACK_TYPE_MASK) >> INFO_STACK_TYPE_OFFSET);
 80084f0:	69fb      	ldr	r3, [r7, #28]
 80084f2:	b2da      	uxtb	r2, r3
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	725a      	strb	r2, [r3, #9]

  /**
   *  Retrieve the FusInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->FusVersionMajor       = ((fus_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 80084f8:	69bb      	ldr	r3, [r7, #24]
 80084fa:	0e1b      	lsrs	r3, r3, #24
 80084fc:	b2da      	uxtb	r2, r3
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	729a      	strb	r2, [r3, #10]
  pWirelessInfo->FusVersionMinor       = ((fus_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 8008502:	69bb      	ldr	r3, [r7, #24]
 8008504:	0c1b      	lsrs	r3, r3, #16
 8008506:	b2da      	uxtb	r2, r3
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	72da      	strb	r2, [r3, #11]
  pWirelessInfo->FusVersionSub         = ((fus_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800850c:	69bb      	ldr	r3, [r7, #24]
 800850e:	0a1b      	lsrs	r3, r3, #8
 8008510:	b2da      	uxtb	r2, r3
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	731a      	strb	r2, [r3, #12]

  pWirelessInfo->FusMemorySizeSram2B   = ((fus_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 8008516:	697b      	ldr	r3, [r7, #20]
 8008518:	0e1b      	lsrs	r3, r3, #24
 800851a:	b2da      	uxtb	r2, r3
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	735a      	strb	r2, [r3, #13]
  pWirelessInfo->FusMemorySizeSram2A   = ((fus_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 8008520:	697b      	ldr	r3, [r7, #20]
 8008522:	0c1b      	lsrs	r3, r3, #16
 8008524:	b2da      	uxtb	r2, r3
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	739a      	strb	r2, [r3, #14]
  pWirelessInfo->FusMemorySizeFlash    = ((fus_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 800852a:	697b      	ldr	r3, [r7, #20]
 800852c:	b2da      	uxtb	r2, r3
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	73da      	strb	r2, [r3, #15]

  return (SHCI_Success);
 8008532:	2300      	movs	r3, #0
}
 8008534:	4618      	mov	r0, r3
 8008536:	372c      	adds	r7, #44	; 0x2c
 8008538:	46bd      	mov	sp, r7
 800853a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853e:	4770      	bx	lr
 8008540:	58004000 	.word	0x58004000
 8008544:	a94656b9 	.word	0xa94656b9

08008548 <hci_init>:
static void TlEvtReceived(TL_EvtPacket_t *hcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 8008548:	b580      	push	{r7, lr}
 800854a:	b082      	sub	sp, #8
 800854c:	af00      	add	r7, sp, #0
 800854e:	6078      	str	r0, [r7, #4]
 8008550:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((HCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 8008552:	683b      	ldr	r3, [r7, #0]
 8008554:	685b      	ldr	r3, [r3, #4]
 8008556:	4a08      	ldr	r2, [pc, #32]	; (8008578 <hci_init+0x30>)
 8008558:	6013      	str	r3, [r2, #0]
  hciContext.UserEvtRx = UserEvtRx;
 800855a:	4a08      	ldr	r2, [pc, #32]	; (800857c <hci_init+0x34>)
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	61d3      	str	r3, [r2, #28]

  hci_register_io_bus (&hciContext.io);
 8008560:	4806      	ldr	r0, [pc, #24]	; (800857c <hci_init+0x34>)
 8008562:	f000 f973 	bl	800884c <hci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((HCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 8008566:	683b      	ldr	r3, [r7, #0]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	4618      	mov	r0, r3
 800856c:	f000 f8d4 	bl	8008718 <TlInit>

  return;
 8008570:	bf00      	nop
}
 8008572:	3708      	adds	r7, #8
 8008574:	46bd      	mov	sp, r7
 8008576:	bd80      	pop	{r7, pc}
 8008578:	200004c4 	.word	0x200004c4
 800857c:	2000049c 	.word	0x2000049c

08008580 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 8008580:	b580      	push	{r7, lr}
 8008582:	b084      	sub	sp, #16
 8008584:	af00      	add	r7, sp, #0
  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 8008586:	4822      	ldr	r0, [pc, #136]	; (8008610 <hci_user_evt_proc+0x90>)
 8008588:	f000 fe06 	bl	8009198 <LST_is_empty>
 800858c:	4603      	mov	r3, r0
 800858e:	2b00      	cmp	r3, #0
 8008590:	d12b      	bne.n	80085ea <hci_user_evt_proc+0x6a>
 8008592:	4b20      	ldr	r3, [pc, #128]	; (8008614 <hci_user_evt_proc+0x94>)
 8008594:	781b      	ldrb	r3, [r3, #0]
 8008596:	2b00      	cmp	r3, #0
 8008598:	d027      	beq.n	80085ea <hci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &HciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800859a:	f107 030c 	add.w	r3, r7, #12
 800859e:	4619      	mov	r1, r3
 80085a0:	481b      	ldr	r0, [pc, #108]	; (8008610 <hci_user_evt_proc+0x90>)
 80085a2:	f000 fe88 	bl	80092b6 <LST_remove_head>

    if (hciContext.UserEvtRx != NULL)
 80085a6:	4b1c      	ldr	r3, [pc, #112]	; (8008618 <hci_user_evt_proc+0x98>)
 80085a8:	69db      	ldr	r3, [r3, #28]
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d00c      	beq.n	80085c8 <hci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = HCI_TL_UserEventFlow_Enable;
 80085b2:	2301      	movs	r3, #1
 80085b4:	713b      	strb	r3, [r7, #4]
      hciContext.UserEvtRx((void *)&UserEvtRxParam);
 80085b6:	4b18      	ldr	r3, [pc, #96]	; (8008618 <hci_user_evt_proc+0x98>)
 80085b8:	69db      	ldr	r3, [r3, #28]
 80085ba:	1d3a      	adds	r2, r7, #4
 80085bc:	4610      	mov	r0, r2
 80085be:	4798      	blx	r3
      UserEventFlow = UserEvtRxParam.status;
 80085c0:	793a      	ldrb	r2, [r7, #4]
 80085c2:	4b14      	ldr	r3, [pc, #80]	; (8008614 <hci_user_evt_proc+0x94>)
 80085c4:	701a      	strb	r2, [r3, #0]
 80085c6:	e002      	b.n	80085ce <hci_user_evt_proc+0x4e>
    }
    else
    {
      UserEventFlow = HCI_TL_UserEventFlow_Enable;
 80085c8:	4b12      	ldr	r3, [pc, #72]	; (8008614 <hci_user_evt_proc+0x94>)
 80085ca:	2201      	movs	r2, #1
 80085cc:	701a      	strb	r2, [r3, #0]
    }

    if(UserEventFlow != HCI_TL_UserEventFlow_Disable)
 80085ce:	4b11      	ldr	r3, [pc, #68]	; (8008614 <hci_user_evt_proc+0x94>)
 80085d0:	781b      	ldrb	r3, [r3, #0]
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d004      	beq.n	80085e0 <hci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	4618      	mov	r0, r3
 80085da:	f000 fc03 	bl	8008de4 <TL_MM_EvtDone>
 80085de:	e004      	b.n	80085ea <hci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &HciAsynchEventQueue, (tListNode *)phcievtbuffer );
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	4619      	mov	r1, r3
 80085e4:	480a      	ldr	r0, [pc, #40]	; (8008610 <hci_user_evt_proc+0x90>)
 80085e6:	f000 fdf9 	bl	80091dc <LST_insert_head>
    }
  }

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 80085ea:	4809      	ldr	r0, [pc, #36]	; (8008610 <hci_user_evt_proc+0x90>)
 80085ec:	f000 fdd4 	bl	8009198 <LST_is_empty>
 80085f0:	4603      	mov	r3, r0
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d107      	bne.n	8008606 <hci_user_evt_proc+0x86>
 80085f6:	4b07      	ldr	r3, [pc, #28]	; (8008614 <hci_user_evt_proc+0x94>)
 80085f8:	781b      	ldrb	r3, [r3, #0]
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d003      	beq.n	8008606 <hci_user_evt_proc+0x86>
  {
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue);
 80085fe:	4804      	ldr	r0, [pc, #16]	; (8008610 <hci_user_evt_proc+0x90>)
 8008600:	f001 fdc4 	bl	800a18c <hci_notify_asynch_evt>
  }


  return;
 8008604:	bf00      	nop
 8008606:	bf00      	nop
}
 8008608:	3710      	adds	r7, #16
 800860a:	46bd      	mov	sp, r7
 800860c:	bd80      	pop	{r7, pc}
 800860e:	bf00      	nop
 8008610:	20000154 	.word	0x20000154
 8008614:	20000160 	.word	0x20000160
 8008618:	2000049c 	.word	0x2000049c

0800861c <hci_send_req>:

  return;
}

int hci_send_req(struct hci_request *p_cmd, uint8_t async)
{
 800861c:	b580      	push	{r7, lr}
 800861e:	b088      	sub	sp, #32
 8008620:	af00      	add	r7, sp, #0
 8008622:	6078      	str	r0, [r7, #4]
 8008624:	460b      	mov	r3, r1
 8008626:	70fb      	strb	r3, [r7, #3]
  TL_CsEvt_t    *pcommand_status_event;
  TL_EvtPacket_t *pevtpacket;
  uint8_t hci_cmd_complete_return_parameters_length;
  HCI_TL_CmdStatus_t local_cmd_status;

  NotifyCmdStatus(HCI_TL_CmdBusy);
 8008628:	2000      	movs	r0, #0
 800862a:	f000 f8cb 	bl	80087c4 <NotifyCmdStatus>
  local_cmd_status = HCI_TL_CmdBusy;
 800862e:	2300      	movs	r3, #0
 8008630:	77fb      	strb	r3, [r7, #31]
  opcode = ((p_cmd->ocf) & 0x03ff) | ((p_cmd->ogf) << 10);
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	885b      	ldrh	r3, [r3, #2]
 8008636:	b21b      	sxth	r3, r3
 8008638:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800863c:	b21a      	sxth	r2, r3
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	881b      	ldrh	r3, [r3, #0]
 8008642:	029b      	lsls	r3, r3, #10
 8008644:	b21b      	sxth	r3, r3
 8008646:	4313      	orrs	r3, r2
 8008648:	b21b      	sxth	r3, r3
 800864a:	83bb      	strh	r3, [r7, #28]
  SendCmd(opcode, p_cmd->clen, p_cmd->cparam);
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	68db      	ldr	r3, [r3, #12]
 8008650:	b2d9      	uxtb	r1, r3
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	689a      	ldr	r2, [r3, #8]
 8008656:	8bbb      	ldrh	r3, [r7, #28]
 8008658:	4618      	mov	r0, r3
 800865a:	f000 f88d 	bl	8008778 <SendCmd>

  while(local_cmd_status == HCI_TL_CmdBusy)
 800865e:	e04e      	b.n	80086fe <hci_send_req+0xe2>
  {
    hci_cmd_resp_wait(HCI_TL_DEFAULT_TIMEOUT);
 8008660:	f248 00e8 	movw	r0, #33000	; 0x80e8
 8008664:	f001 fda9 	bl	800a1ba <hci_cmd_resp_wait>

    /**
     * Process Cmd Event
     */
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 8008668:	e043      	b.n	80086f2 <hci_send_req+0xd6>
    {
      LST_remove_head (&HciCmdEventQueue, (tListNode **)&pevtpacket);
 800866a:	f107 030c 	add.w	r3, r7, #12
 800866e:	4619      	mov	r1, r3
 8008670:	4828      	ldr	r0, [pc, #160]	; (8008714 <hci_send_req+0xf8>)
 8008672:	f000 fe20 	bl	80092b6 <LST_remove_head>

      if(pevtpacket->evtserial.evt.evtcode == TL_BLEEVT_CS_OPCODE)
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	7a5b      	ldrb	r3, [r3, #9]
 800867a:	2b0f      	cmp	r3, #15
 800867c:	d114      	bne.n	80086a8 <hci_send_req+0x8c>
      {
        pcommand_status_event = (TL_CsEvt_t*)pevtpacket->evtserial.evt.payload;
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	330b      	adds	r3, #11
 8008682:	613b      	str	r3, [r7, #16]
        if(pcommand_status_event->cmdcode == opcode)
 8008684:	693b      	ldr	r3, [r7, #16]
 8008686:	885b      	ldrh	r3, [r3, #2]
 8008688:	b29b      	uxth	r3, r3
 800868a:	8bba      	ldrh	r2, [r7, #28]
 800868c:	429a      	cmp	r2, r3
 800868e:	d104      	bne.n	800869a <hci_send_req+0x7e>
        {
          *(uint8_t *)(p_cmd->rparam) = pcommand_status_event->status;
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	691b      	ldr	r3, [r3, #16]
 8008694:	693a      	ldr	r2, [r7, #16]
 8008696:	7812      	ldrb	r2, [r2, #0]
 8008698:	701a      	strb	r2, [r3, #0]
        }

        if(pcommand_status_event->numcmd != 0)
 800869a:	693b      	ldr	r3, [r7, #16]
 800869c:	785b      	ldrb	r3, [r3, #1]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d027      	beq.n	80086f2 <hci_send_req+0xd6>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 80086a2:	2301      	movs	r3, #1
 80086a4:	77fb      	strb	r3, [r7, #31]
 80086a6:	e024      	b.n	80086f2 <hci_send_req+0xd6>
        }
      }
      else
      {
        pcommand_complete_event = (TL_CcEvt_t*)pevtpacket->evtserial.evt.payload;
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	330b      	adds	r3, #11
 80086ac:	61bb      	str	r3, [r7, #24]

        if(pcommand_complete_event->cmdcode == opcode)
 80086ae:	69bb      	ldr	r3, [r7, #24]
 80086b0:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80086b4:	b29b      	uxth	r3, r3
 80086b6:	8bba      	ldrh	r2, [r7, #28]
 80086b8:	429a      	cmp	r2, r3
 80086ba:	d114      	bne.n	80086e6 <hci_send_req+0xca>
        {
          hci_cmd_complete_return_parameters_length = pevtpacket->evtserial.evt.plen - TL_EVT_HDR_SIZE;
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	7a9b      	ldrb	r3, [r3, #10]
 80086c0:	3b03      	subs	r3, #3
 80086c2:	75fb      	strb	r3, [r7, #23]
          p_cmd->rlen = MIN(hci_cmd_complete_return_parameters_length, p_cmd->rlen);
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	695a      	ldr	r2, [r3, #20]
 80086c8:	7dfb      	ldrb	r3, [r7, #23]
 80086ca:	429a      	cmp	r2, r3
 80086cc:	bfa8      	it	ge
 80086ce:	461a      	movge	r2, r3
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	615a      	str	r2, [r3, #20]
          memcpy(p_cmd->rparam, pcommand_complete_event->payload, p_cmd->rlen);
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	6918      	ldr	r0, [r3, #16]
 80086d8:	69bb      	ldr	r3, [r7, #24]
 80086da:	1cd9      	adds	r1, r3, #3
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	695b      	ldr	r3, [r3, #20]
 80086e0:	461a      	mov	r2, r3
 80086e2:	f002 fe61 	bl	800b3a8 <memcpy>
        }

        if(pcommand_complete_event->numcmd != 0)
 80086e6:	69bb      	ldr	r3, [r7, #24]
 80086e8:	781b      	ldrb	r3, [r3, #0]
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d001      	beq.n	80086f2 <hci_send_req+0xd6>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 80086ee:	2301      	movs	r3, #1
 80086f0:	77fb      	strb	r3, [r7, #31]
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 80086f2:	4808      	ldr	r0, [pc, #32]	; (8008714 <hci_send_req+0xf8>)
 80086f4:	f000 fd50 	bl	8009198 <LST_is_empty>
 80086f8:	4603      	mov	r3, r0
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d0b5      	beq.n	800866a <hci_send_req+0x4e>
  while(local_cmd_status == HCI_TL_CmdBusy)
 80086fe:	7ffb      	ldrb	r3, [r7, #31]
 8008700:	2b00      	cmp	r3, #0
 8008702:	d0ad      	beq.n	8008660 <hci_send_req+0x44>
        }
      }
    }
  }

  NotifyCmdStatus(HCI_TL_CmdAvailable);
 8008704:	2001      	movs	r0, #1
 8008706:	f000 f85d 	bl	80087c4 <NotifyCmdStatus>

  return 0;
 800870a:	2300      	movs	r3, #0
}
 800870c:	4618      	mov	r0, r3
 800870e:	3720      	adds	r7, #32
 8008710:	46bd      	mov	sp, r7
 8008712:	bd80      	pop	{r7, pc}
 8008714:	200004bc 	.word	0x200004bc

08008718 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 8008718:	b580      	push	{r7, lr}
 800871a:	b086      	sub	sp, #24
 800871c:	af00      	add	r7, sp, #0
 800871e:	6078      	str	r0, [r7, #4]
  TL_BLE_InitConf_t Conf;

  /**
   * Always initialize the command event queue
   */
  LST_init_head (&HciCmdEventQueue);
 8008720:	480f      	ldr	r0, [pc, #60]	; (8008760 <TlInit+0x48>)
 8008722:	f000 fd29 	bl	8009178 <LST_init_head>

  pCmdBuffer = p_cmdbuffer;
 8008726:	4a0f      	ldr	r2, [pc, #60]	; (8008764 <TlInit+0x4c>)
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	6013      	str	r3, [r2, #0]

  LST_init_head (&HciAsynchEventQueue);
 800872c:	480e      	ldr	r0, [pc, #56]	; (8008768 <TlInit+0x50>)
 800872e:	f000 fd23 	bl	8009178 <LST_init_head>

  UserEventFlow = HCI_TL_UserEventFlow_Enable;
 8008732:	4b0e      	ldr	r3, [pc, #56]	; (800876c <TlInit+0x54>)
 8008734:	2201      	movs	r2, #1
 8008736:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (hciContext.io.Init)
 8008738:	4b0d      	ldr	r3, [pc, #52]	; (8008770 <TlInit+0x58>)
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	2b00      	cmp	r3, #0
 800873e:	d00a      	beq.n	8008756 <TlInit+0x3e>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	613b      	str	r3, [r7, #16]
    Conf.IoBusEvtCallBack = TlEvtReceived;
 8008744:	4b0b      	ldr	r3, [pc, #44]	; (8008774 <TlInit+0x5c>)
 8008746:	60bb      	str	r3, [r7, #8]
    hciContext.io.Init(&Conf);
 8008748:	4b09      	ldr	r3, [pc, #36]	; (8008770 <TlInit+0x58>)
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	f107 0208 	add.w	r2, r7, #8
 8008750:	4610      	mov	r0, r2
 8008752:	4798      	blx	r3
  }

  return;
 8008754:	bf00      	nop
 8008756:	bf00      	nop
}
 8008758:	3718      	adds	r7, #24
 800875a:	46bd      	mov	sp, r7
 800875c:	bd80      	pop	{r7, pc}
 800875e:	bf00      	nop
 8008760:	200004bc 	.word	0x200004bc
 8008764:	2000015c 	.word	0x2000015c
 8008768:	20000154 	.word	0x20000154
 800876c:	20000160 	.word	0x20000160
 8008770:	2000049c 	.word	0x2000049c
 8008774:	08008805 	.word	0x08008805

08008778 <SendCmd>:

static void SendCmd(uint16_t opcode, uint8_t plen, void *param)
{
 8008778:	b580      	push	{r7, lr}
 800877a:	b082      	sub	sp, #8
 800877c:	af00      	add	r7, sp, #0
 800877e:	4603      	mov	r3, r0
 8008780:	603a      	str	r2, [r7, #0]
 8008782:	80fb      	strh	r3, [r7, #6]
 8008784:	460b      	mov	r3, r1
 8008786:	717b      	strb	r3, [r7, #5]
  pCmdBuffer->cmdserial.cmd.cmdcode = opcode;
 8008788:	4b0c      	ldr	r3, [pc, #48]	; (80087bc <SendCmd+0x44>)
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	88fa      	ldrh	r2, [r7, #6]
 800878e:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = plen;
 8008792:	4b0a      	ldr	r3, [pc, #40]	; (80087bc <SendCmd+0x44>)
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	797a      	ldrb	r2, [r7, #5]
 8008798:	72da      	strb	r2, [r3, #11]
  memcpy( pCmdBuffer->cmdserial.cmd.payload, param, plen );
 800879a:	4b08      	ldr	r3, [pc, #32]	; (80087bc <SendCmd+0x44>)
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	330c      	adds	r3, #12
 80087a0:	797a      	ldrb	r2, [r7, #5]
 80087a2:	6839      	ldr	r1, [r7, #0]
 80087a4:	4618      	mov	r0, r3
 80087a6:	f002 fdff 	bl	800b3a8 <memcpy>

  hciContext.io.Send(0,0);
 80087aa:	4b05      	ldr	r3, [pc, #20]	; (80087c0 <SendCmd+0x48>)
 80087ac:	691b      	ldr	r3, [r3, #16]
 80087ae:	2100      	movs	r1, #0
 80087b0:	2000      	movs	r0, #0
 80087b2:	4798      	blx	r3

  return;
 80087b4:	bf00      	nop
}
 80087b6:	3708      	adds	r7, #8
 80087b8:	46bd      	mov	sp, r7
 80087ba:	bd80      	pop	{r7, pc}
 80087bc:	2000015c 	.word	0x2000015c
 80087c0:	2000049c 	.word	0x2000049c

080087c4 <NotifyCmdStatus>:

static void NotifyCmdStatus(HCI_TL_CmdStatus_t hcicmdstatus)
{
 80087c4:	b580      	push	{r7, lr}
 80087c6:	b082      	sub	sp, #8
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	4603      	mov	r3, r0
 80087cc:	71fb      	strb	r3, [r7, #7]
  if(hcicmdstatus == HCI_TL_CmdBusy)
 80087ce:	79fb      	ldrb	r3, [r7, #7]
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d108      	bne.n	80087e6 <NotifyCmdStatus+0x22>
  {
    if(StatusNotCallBackFunction != 0)
 80087d4:	4b0a      	ldr	r3, [pc, #40]	; (8008800 <NotifyCmdStatus+0x3c>)
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d00d      	beq.n	80087f8 <NotifyCmdStatus+0x34>
    {
      StatusNotCallBackFunction(HCI_TL_CmdBusy);
 80087dc:	4b08      	ldr	r3, [pc, #32]	; (8008800 <NotifyCmdStatus+0x3c>)
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	2000      	movs	r0, #0
 80087e2:	4798      	blx	r3
    {
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
    }
  }

  return;
 80087e4:	e008      	b.n	80087f8 <NotifyCmdStatus+0x34>
    if(StatusNotCallBackFunction != 0)
 80087e6:	4b06      	ldr	r3, [pc, #24]	; (8008800 <NotifyCmdStatus+0x3c>)
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d004      	beq.n	80087f8 <NotifyCmdStatus+0x34>
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
 80087ee:	4b04      	ldr	r3, [pc, #16]	; (8008800 <NotifyCmdStatus+0x3c>)
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	2001      	movs	r0, #1
 80087f4:	4798      	blx	r3
  return;
 80087f6:	bf00      	nop
 80087f8:	bf00      	nop
}
 80087fa:	3708      	adds	r7, #8
 80087fc:	46bd      	mov	sp, r7
 80087fe:	bd80      	pop	{r7, pc}
 8008800:	200004c4 	.word	0x200004c4

08008804 <TlEvtReceived>:

static void TlEvtReceived(TL_EvtPacket_t *hcievt)
{
 8008804:	b580      	push	{r7, lr}
 8008806:	b082      	sub	sp, #8
 8008808:	af00      	add	r7, sp, #0
 800880a:	6078      	str	r0, [r7, #4]
  if ( ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	7a5b      	ldrb	r3, [r3, #9]
 8008810:	2b0f      	cmp	r3, #15
 8008812:	d003      	beq.n	800881c <TlEvtReceived+0x18>
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	7a5b      	ldrb	r3, [r3, #9]
 8008818:	2b0e      	cmp	r3, #14
 800881a:	d107      	bne.n	800882c <TlEvtReceived+0x28>
  {
    LST_insert_tail(&HciCmdEventQueue, (tListNode *)hcievt);
 800881c:	6879      	ldr	r1, [r7, #4]
 800881e:	4809      	ldr	r0, [pc, #36]	; (8008844 <TlEvtReceived+0x40>)
 8008820:	f000 fd02 	bl	8009228 <LST_insert_tail>
    hci_cmd_resp_release(0); /**< Notify the application a full Cmd Event has been received */
 8008824:	2000      	movs	r0, #0
 8008826:	f001 fcbd 	bl	800a1a4 <hci_cmd_resp_release>
 800882a:	e006      	b.n	800883a <TlEvtReceived+0x36>
  }
  else
  {
    LST_insert_tail(&HciAsynchEventQueue, (tListNode *)hcievt);
 800882c:	6879      	ldr	r1, [r7, #4]
 800882e:	4806      	ldr	r0, [pc, #24]	; (8008848 <TlEvtReceived+0x44>)
 8008830:	f000 fcfa 	bl	8009228 <LST_insert_tail>
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 8008834:	4804      	ldr	r0, [pc, #16]	; (8008848 <TlEvtReceived+0x44>)
 8008836:	f001 fca9 	bl	800a18c <hci_notify_asynch_evt>
  }

  return;
 800883a:	bf00      	nop
}
 800883c:	3708      	adds	r7, #8
 800883e:	46bd      	mov	sp, r7
 8008840:	bd80      	pop	{r7, pc}
 8008842:	bf00      	nop
 8008844:	200004bc 	.word	0x200004bc
 8008848:	20000154 	.word	0x20000154

0800884c <hci_register_io_bus>:
#include "hci_tl.h"
#include "tl.h"


void hci_register_io_bus(tHciIO* fops)
{
 800884c:	b480      	push	{r7}
 800884e:	b083      	sub	sp, #12
 8008850:	af00      	add	r7, sp, #0
 8008852:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_BLE_Init;
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	4a05      	ldr	r2, [pc, #20]	; (800886c <hci_register_io_bus+0x20>)
 8008858:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_BLE_SendCmd;
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	4a04      	ldr	r2, [pc, #16]	; (8008870 <hci_register_io_bus+0x24>)
 800885e:	611a      	str	r2, [r3, #16]

  return;
 8008860:	bf00      	nop
}
 8008862:	370c      	adds	r7, #12
 8008864:	46bd      	mov	sp, r7
 8008866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800886a:	4770      	bx	lr
 800886c:	08008b5d 	.word	0x08008b5d
 8008870:	08008bc5 	.word	0x08008bc5

08008874 <shci_init>:
static void TlUserEvtReceived(TL_EvtPacket_t *shcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void shci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 8008874:	b580      	push	{r7, lr}
 8008876:	b082      	sub	sp, #8
 8008878:	af00      	add	r7, sp, #0
 800887a:	6078      	str	r0, [r7, #4]
 800887c:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800887e:	683b      	ldr	r3, [r7, #0]
 8008880:	685b      	ldr	r3, [r3, #4]
 8008882:	4a08      	ldr	r2, [pc, #32]	; (80088a4 <shci_init+0x30>)
 8008884:	6013      	str	r3, [r2, #0]
  shciContext.UserEvtRx = UserEvtRx;
 8008886:	4a08      	ldr	r2, [pc, #32]	; (80088a8 <shci_init+0x34>)
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	61d3      	str	r3, [r2, #28]

  shci_register_io_bus (&shciContext.io);
 800888c:	4806      	ldr	r0, [pc, #24]	; (80088a8 <shci_init+0x34>)
 800888e:	f000 f911 	bl	8008ab4 <shci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 8008892:	683b      	ldr	r3, [r7, #0]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	4618      	mov	r0, r3
 8008898:	f000 f894 	bl	80089c4 <TlInit>

  return;
 800889c:	bf00      	nop
}
 800889e:	3708      	adds	r7, #8
 80088a0:	46bd      	mov	sp, r7
 80088a2:	bd80      	pop	{r7, pc}
 80088a4:	200004e8 	.word	0x200004e8
 80088a8:	200004c8 	.word	0x200004c8

080088ac <shci_user_evt_proc>:

void shci_user_evt_proc(void)
{
 80088ac:	b580      	push	{r7, lr}
 80088ae:	b084      	sub	sp, #16
 80088b0:	af00      	add	r7, sp, #0

  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 80088b2:	4822      	ldr	r0, [pc, #136]	; (800893c <shci_user_evt_proc+0x90>)
 80088b4:	f000 fc70 	bl	8009198 <LST_is_empty>
 80088b8:	4603      	mov	r3, r0
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d12b      	bne.n	8008916 <shci_user_evt_proc+0x6a>
 80088be:	4b20      	ldr	r3, [pc, #128]	; (8008940 <shci_user_evt_proc+0x94>)
 80088c0:	781b      	ldrb	r3, [r3, #0]
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d027      	beq.n	8008916 <shci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 80088c6:	f107 030c 	add.w	r3, r7, #12
 80088ca:	4619      	mov	r1, r3
 80088cc:	481b      	ldr	r0, [pc, #108]	; (800893c <shci_user_evt_proc+0x90>)
 80088ce:	f000 fcf2 	bl	80092b6 <LST_remove_head>

    if (shciContext.UserEvtRx != NULL)
 80088d2:	4b1c      	ldr	r3, [pc, #112]	; (8008944 <shci_user_evt_proc+0x98>)
 80088d4:	69db      	ldr	r3, [r3, #28]
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d00c      	beq.n	80088f4 <shci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 80088de:	2301      	movs	r3, #1
 80088e0:	713b      	strb	r3, [r7, #4]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 80088e2:	4b18      	ldr	r3, [pc, #96]	; (8008944 <shci_user_evt_proc+0x98>)
 80088e4:	69db      	ldr	r3, [r3, #28]
 80088e6:	1d3a      	adds	r2, r7, #4
 80088e8:	4610      	mov	r0, r2
 80088ea:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 80088ec:	793a      	ldrb	r2, [r7, #4]
 80088ee:	4b14      	ldr	r3, [pc, #80]	; (8008940 <shci_user_evt_proc+0x94>)
 80088f0:	701a      	strb	r2, [r3, #0]
 80088f2:	e002      	b.n	80088fa <shci_user_evt_proc+0x4e>
    }
    else
    {
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 80088f4:	4b12      	ldr	r3, [pc, #72]	; (8008940 <shci_user_evt_proc+0x94>)
 80088f6:	2201      	movs	r2, #1
 80088f8:	701a      	strb	r2, [r3, #0]
    }

    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 80088fa:	4b11      	ldr	r3, [pc, #68]	; (8008940 <shci_user_evt_proc+0x94>)
 80088fc:	781b      	ldrb	r3, [r3, #0]
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d004      	beq.n	800890c <shci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	4618      	mov	r0, r3
 8008906:	f000 fa6d 	bl	8008de4 <TL_MM_EvtDone>
 800890a:	e004      	b.n	8008916 <shci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	4619      	mov	r1, r3
 8008910:	480a      	ldr	r0, [pc, #40]	; (800893c <shci_user_evt_proc+0x90>)
 8008912:	f000 fc63 	bl	80091dc <LST_insert_head>
    }
  }

  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 8008916:	4809      	ldr	r0, [pc, #36]	; (800893c <shci_user_evt_proc+0x90>)
 8008918:	f000 fc3e 	bl	8009198 <LST_is_empty>
 800891c:	4603      	mov	r3, r0
 800891e:	2b00      	cmp	r3, #0
 8008920:	d107      	bne.n	8008932 <shci_user_evt_proc+0x86>
 8008922:	4b07      	ldr	r3, [pc, #28]	; (8008940 <shci_user_evt_proc+0x94>)
 8008924:	781b      	ldrb	r3, [r3, #0]
 8008926:	2b00      	cmp	r3, #0
 8008928:	d003      	beq.n	8008932 <shci_user_evt_proc+0x86>
  {
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 800892a:	4804      	ldr	r0, [pc, #16]	; (800893c <shci_user_evt_proc+0x90>)
 800892c:	f7f8 fb54 	bl	8000fd8 <shci_notify_asynch_evt>
  }


  return;
 8008930:	bf00      	nop
 8008932:	bf00      	nop
}
 8008934:	3710      	adds	r7, #16
 8008936:	46bd      	mov	sp, r7
 8008938:	bd80      	pop	{r7, pc}
 800893a:	bf00      	nop
 800893c:	20000174 	.word	0x20000174
 8008940:	20000184 	.word	0x20000184
 8008944:	200004c8 	.word	0x200004c8

08008948 <shci_send>:

  return;
}

void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp )
{
 8008948:	b580      	push	{r7, lr}
 800894a:	b084      	sub	sp, #16
 800894c:	af00      	add	r7, sp, #0
 800894e:	60ba      	str	r2, [r7, #8]
 8008950:	607b      	str	r3, [r7, #4]
 8008952:	4603      	mov	r3, r0
 8008954:	81fb      	strh	r3, [r7, #14]
 8008956:	460b      	mov	r3, r1
 8008958:	737b      	strb	r3, [r7, #13]
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 800895a:	2000      	movs	r0, #0
 800895c:	f000 f864 	bl	8008a28 <Cmd_SetStatus>

  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 8008960:	4b16      	ldr	r3, [pc, #88]	; (80089bc <shci_send+0x74>)
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	89fa      	ldrh	r2, [r7, #14]
 8008966:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 800896a:	4b14      	ldr	r3, [pc, #80]	; (80089bc <shci_send+0x74>)
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	7b7a      	ldrb	r2, [r7, #13]
 8008970:	72da      	strb	r2, [r3, #11]

  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 8008972:	4b12      	ldr	r3, [pc, #72]	; (80089bc <shci_send+0x74>)
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	330c      	adds	r3, #12
 8008978:	7b7a      	ldrb	r2, [r7, #13]
 800897a:	68b9      	ldr	r1, [r7, #8]
 800897c:	4618      	mov	r0, r3
 800897e:	f002 fd13 	bl	800b3a8 <memcpy>

  shciContext.io.Send(0,0);
 8008982:	4b0f      	ldr	r3, [pc, #60]	; (80089c0 <shci_send+0x78>)
 8008984:	691b      	ldr	r3, [r3, #16]
 8008986:	2100      	movs	r1, #0
 8008988:	2000      	movs	r0, #0
 800898a:	4798      	blx	r3

  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 800898c:	f248 00e8 	movw	r0, #33000	; 0x80e8
 8008990:	f7f8 fb39 	bl	8001006 <shci_cmd_resp_wait>

  /**
   * The command complete of a system command does not have the header
   * It starts immediately with the evtserial field
   */
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	f103 0008 	add.w	r0, r3, #8
 800899a:	4b08      	ldr	r3, [pc, #32]	; (80089bc <shci_send+0x74>)
 800899c:	6819      	ldr	r1, [r3, #0]
 800899e:	4b07      	ldr	r3, [pc, #28]	; (80089bc <shci_send+0x74>)
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	789b      	ldrb	r3, [r3, #2]
 80089a4:	3303      	adds	r3, #3
 80089a6:	461a      	mov	r2, r3
 80089a8:	f002 fcfe 	bl	800b3a8 <memcpy>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 80089ac:	2001      	movs	r0, #1
 80089ae:	f000 f83b 	bl	8008a28 <Cmd_SetStatus>

  return;
 80089b2:	bf00      	nop
}
 80089b4:	3710      	adds	r7, #16
 80089b6:	46bd      	mov	sp, r7
 80089b8:	bd80      	pop	{r7, pc}
 80089ba:	bf00      	nop
 80089bc:	20000180 	.word	0x20000180
 80089c0:	200004c8 	.word	0x200004c8

080089c4 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 80089c4:	b580      	push	{r7, lr}
 80089c6:	b086      	sub	sp, #24
 80089c8:	af00      	add	r7, sp, #0
 80089ca:	6078      	str	r0, [r7, #4]
  TL_SYS_InitConf_t Conf;

  pCmdBuffer = p_cmdbuffer;
 80089cc:	4a10      	ldr	r2, [pc, #64]	; (8008a10 <TlInit+0x4c>)
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	6013      	str	r3, [r2, #0]

  LST_init_head (&SHciAsynchEventQueue);
 80089d2:	4810      	ldr	r0, [pc, #64]	; (8008a14 <TlInit+0x50>)
 80089d4:	f000 fbd0 	bl	8009178 <LST_init_head>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 80089d8:	2001      	movs	r0, #1
 80089da:	f000 f825 	bl	8008a28 <Cmd_SetStatus>

  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 80089de:	4b0e      	ldr	r3, [pc, #56]	; (8008a18 <TlInit+0x54>)
 80089e0:	2201      	movs	r2, #1
 80089e2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (shciContext.io.Init)
 80089e4:	4b0d      	ldr	r3, [pc, #52]	; (8008a1c <TlInit+0x58>)
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d00c      	beq.n	8008a06 <TlInit+0x42>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	617b      	str	r3, [r7, #20]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 80089f0:	4b0b      	ldr	r3, [pc, #44]	; (8008a20 <TlInit+0x5c>)
 80089f2:	60fb      	str	r3, [r7, #12]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 80089f4:	4b0b      	ldr	r3, [pc, #44]	; (8008a24 <TlInit+0x60>)
 80089f6:	613b      	str	r3, [r7, #16]
    shciContext.io.Init(&Conf);
 80089f8:	4b08      	ldr	r3, [pc, #32]	; (8008a1c <TlInit+0x58>)
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	f107 020c 	add.w	r2, r7, #12
 8008a00:	4610      	mov	r0, r2
 8008a02:	4798      	blx	r3
  }

  return;
 8008a04:	bf00      	nop
 8008a06:	bf00      	nop
}
 8008a08:	3718      	adds	r7, #24
 8008a0a:	46bd      	mov	sp, r7
 8008a0c:	bd80      	pop	{r7, pc}
 8008a0e:	bf00      	nop
 8008a10:	20000180 	.word	0x20000180
 8008a14:	20000174 	.word	0x20000174
 8008a18:	20000184 	.word	0x20000184
 8008a1c:	200004c8 	.word	0x200004c8
 8008a20:	08008a79 	.word	0x08008a79
 8008a24:	08008a91 	.word	0x08008a91

08008a28 <Cmd_SetStatus>:

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 8008a28:	b580      	push	{r7, lr}
 8008a2a:	b082      	sub	sp, #8
 8008a2c:	af00      	add	r7, sp, #0
 8008a2e:	4603      	mov	r3, r0
 8008a30:	71fb      	strb	r3, [r7, #7]
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 8008a32:	79fb      	ldrb	r3, [r7, #7]
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d10b      	bne.n	8008a50 <Cmd_SetStatus+0x28>
  {
    if(StatusNotCallBackFunction != 0)
 8008a38:	4b0d      	ldr	r3, [pc, #52]	; (8008a70 <Cmd_SetStatus+0x48>)
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d003      	beq.n	8008a48 <Cmd_SetStatus+0x20>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 8008a40:	4b0b      	ldr	r3, [pc, #44]	; (8008a70 <Cmd_SetStatus+0x48>)
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	2000      	movs	r0, #0
 8008a46:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 8008a48:	4b0a      	ldr	r3, [pc, #40]	; (8008a74 <Cmd_SetStatus+0x4c>)
 8008a4a:	2200      	movs	r2, #0
 8008a4c:	701a      	strb	r2, [r3, #0]
    {
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
 8008a4e:	e00b      	b.n	8008a68 <Cmd_SetStatus+0x40>
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 8008a50:	4b08      	ldr	r3, [pc, #32]	; (8008a74 <Cmd_SetStatus+0x4c>)
 8008a52:	2201      	movs	r2, #1
 8008a54:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 8008a56:	4b06      	ldr	r3, [pc, #24]	; (8008a70 <Cmd_SetStatus+0x48>)
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d004      	beq.n	8008a68 <Cmd_SetStatus+0x40>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 8008a5e:	4b04      	ldr	r3, [pc, #16]	; (8008a70 <Cmd_SetStatus+0x48>)
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	2001      	movs	r0, #1
 8008a64:	4798      	blx	r3
  return;
 8008a66:	bf00      	nop
 8008a68:	bf00      	nop
}
 8008a6a:	3708      	adds	r7, #8
 8008a6c:	46bd      	mov	sp, r7
 8008a6e:	bd80      	pop	{r7, pc}
 8008a70:	200004e8 	.word	0x200004e8
 8008a74:	2000017c 	.word	0x2000017c

08008a78 <TlCmdEvtReceived>:

static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt)
{
 8008a78:	b580      	push	{r7, lr}
 8008a7a:	b082      	sub	sp, #8
 8008a7c:	af00      	add	r7, sp, #0
 8008a7e:	6078      	str	r0, [r7, #4]
  (void)(shcievt);
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 8008a80:	2000      	movs	r0, #0
 8008a82:	f7f8 fab5 	bl	8000ff0 <shci_cmd_resp_release>

  return;
 8008a86:	bf00      	nop
}
 8008a88:	3708      	adds	r7, #8
 8008a8a:	46bd      	mov	sp, r7
 8008a8c:	bd80      	pop	{r7, pc}
	...

08008a90 <TlUserEvtReceived>:

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 8008a90:	b580      	push	{r7, lr}
 8008a92:	b082      	sub	sp, #8
 8008a94:	af00      	add	r7, sp, #0
 8008a96:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 8008a98:	6879      	ldr	r1, [r7, #4]
 8008a9a:	4805      	ldr	r0, [pc, #20]	; (8008ab0 <TlUserEvtReceived+0x20>)
 8008a9c:	f000 fbc4 	bl	8009228 <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 8008aa0:	4803      	ldr	r0, [pc, #12]	; (8008ab0 <TlUserEvtReceived+0x20>)
 8008aa2:	f7f8 fa99 	bl	8000fd8 <shci_notify_asynch_evt>

  return;
 8008aa6:	bf00      	nop
}
 8008aa8:	3708      	adds	r7, #8
 8008aaa:	46bd      	mov	sp, r7
 8008aac:	bd80      	pop	{r7, pc}
 8008aae:	bf00      	nop
 8008ab0:	20000174 	.word	0x20000174

08008ab4 <shci_register_io_bus>:
#include "shci_tl.h"
#include "tl.h"


void shci_register_io_bus(tSHciIO* fops)
{
 8008ab4:	b480      	push	{r7}
 8008ab6:	b083      	sub	sp, #12
 8008ab8:	af00      	add	r7, sp, #0
 8008aba:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	4a05      	ldr	r2, [pc, #20]	; (8008ad4 <shci_register_io_bus+0x20>)
 8008ac0:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_SYS_SendCmd;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	4a04      	ldr	r2, [pc, #16]	; (8008ad8 <shci_register_io_bus+0x24>)
 8008ac6:	611a      	str	r2, [r3, #16]

  return;
 8008ac8:	bf00      	nop
}
 8008aca:	370c      	adds	r7, #12
 8008acc:	46bd      	mov	sp, r7
 8008ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad2:	4770      	bx	lr
 8008ad4:	08008c71 	.word	0x08008c71
 8008ad8:	08008cc5 	.word	0x08008cc5

08008adc <TL_Enable>:

/******************************************************************************
 * GENERAL
 ******************************************************************************/
void TL_Enable( void )
{
 8008adc:	b580      	push	{r7, lr}
 8008ade:	af00      	add	r7, sp, #0
  HW_IPCC_Enable();
 8008ae0:	f002 f8f6 	bl	800acd0 <HW_IPCC_Enable>

  return;
 8008ae4:	bf00      	nop
}
 8008ae6:	bd80      	pop	{r7, pc}

08008ae8 <TL_Init>:


void TL_Init( void )
{
 8008ae8:	b580      	push	{r7, lr}
 8008aea:	af00      	add	r7, sp, #0
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 8008aec:	4b10      	ldr	r3, [pc, #64]	; (8008b30 <TL_Init+0x48>)
 8008aee:	4a11      	ldr	r2, [pc, #68]	; (8008b34 <TL_Init+0x4c>)
 8008af0:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 8008af2:	4b0f      	ldr	r3, [pc, #60]	; (8008b30 <TL_Init+0x48>)
 8008af4:	4a10      	ldr	r2, [pc, #64]	; (8008b38 <TL_Init+0x50>)
 8008af6:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 8008af8:	4b0d      	ldr	r3, [pc, #52]	; (8008b30 <TL_Init+0x48>)
 8008afa:	4a10      	ldr	r2, [pc, #64]	; (8008b3c <TL_Init+0x54>)
 8008afc:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 8008afe:	4b0c      	ldr	r3, [pc, #48]	; (8008b30 <TL_Init+0x48>)
 8008b00:	4a0f      	ldr	r2, [pc, #60]	; (8008b40 <TL_Init+0x58>)
 8008b02:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_ble_lld_table = &TL_BleLldTable;
 8008b04:	4b0a      	ldr	r3, [pc, #40]	; (8008b30 <TL_Init+0x48>)
 8008b06:	4a0f      	ldr	r2, [pc, #60]	; (8008b44 <TL_Init+0x5c>)
 8008b08:	625a      	str	r2, [r3, #36]	; 0x24
  TL_RefTable.p_sys_table = &TL_SysTable;
 8008b0a:	4b09      	ldr	r3, [pc, #36]	; (8008b30 <TL_Init+0x48>)
 8008b0c:	4a0e      	ldr	r2, [pc, #56]	; (8008b48 <TL_Init+0x60>)
 8008b0e:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 8008b10:	4b07      	ldr	r3, [pc, #28]	; (8008b30 <TL_Init+0x48>)
 8008b12:	4a0e      	ldr	r2, [pc, #56]	; (8008b4c <TL_Init+0x64>)
 8008b14:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 8008b16:	4b06      	ldr	r3, [pc, #24]	; (8008b30 <TL_Init+0x48>)
 8008b18:	4a0d      	ldr	r2, [pc, #52]	; (8008b50 <TL_Init+0x68>)
 8008b1a:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 8008b1c:	4b04      	ldr	r3, [pc, #16]	; (8008b30 <TL_Init+0x48>)
 8008b1e:	4a0d      	ldr	r2, [pc, #52]	; (8008b54 <TL_Init+0x6c>)
 8008b20:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 8008b22:	4b03      	ldr	r3, [pc, #12]	; (8008b30 <TL_Init+0x48>)
 8008b24:	4a0c      	ldr	r2, [pc, #48]	; (8008b58 <TL_Init+0x70>)
 8008b26:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 8008b28:	f002 f8e6 	bl	800acf8 <HW_IPCC_Init>

  return;
 8008b2c:	bf00      	nop
}
 8008b2e:	bd80      	pop	{r7, pc}
 8008b30:	20030000 	.word	0x20030000
 8008b34:	20030028 	.word	0x20030028
 8008b38:	20030048 	.word	0x20030048
 8008b3c:	20030058 	.word	0x20030058
 8008b40:	20030064 	.word	0x20030064
 8008b44:	2003006c 	.word	0x2003006c
 8008b48:	20030074 	.word	0x20030074
 8008b4c:	2003007c 	.word	0x2003007c
 8008b50:	20030098 	.word	0x20030098
 8008b54:	2003009c 	.word	0x2003009c
 8008b58:	200300a8 	.word	0x200300a8

08008b5c <TL_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
int32_t TL_BLE_Init( void* pConf )
{
 8008b5c:	b580      	push	{r7, lr}
 8008b5e:	b084      	sub	sp, #16
 8008b60:	af00      	add	r7, sp, #0
 8008b62:	6078      	str	r0, [r7, #4]
  MB_BleTable_t  * p_bletable;

  TL_BLE_InitConf_t *pInitHciConf = (TL_BLE_InitConf_t *) pConf;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	60fb      	str	r3, [r7, #12]

  LST_init_head (&EvtQueue);
 8008b68:	4811      	ldr	r0, [pc, #68]	; (8008bb0 <TL_BLE_Init+0x54>)
 8008b6a:	f000 fb05 	bl	8009178 <LST_init_head>

  p_bletable = TL_RefTable.p_ble_table;
 8008b6e:	4b11      	ldr	r3, [pc, #68]	; (8008bb4 <TL_BLE_Init+0x58>)
 8008b70:	685b      	ldr	r3, [r3, #4]
 8008b72:	60bb      	str	r3, [r7, #8]

  p_bletable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	689a      	ldr	r2, [r3, #8]
 8008b78:	68bb      	ldr	r3, [r7, #8]
 8008b7a:	601a      	str	r2, [r3, #0]
  p_bletable->phci_acl_data_buffer = pInitHciConf->p_AclDataBuffer;
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	68da      	ldr	r2, [r3, #12]
 8008b80:	68bb      	ldr	r3, [r7, #8]
 8008b82:	60da      	str	r2, [r3, #12]
  p_bletable->pcs_buffer  = (uint8_t*)CsBuffer;
 8008b84:	68bb      	ldr	r3, [r7, #8]
 8008b86:	4a0c      	ldr	r2, [pc, #48]	; (8008bb8 <TL_BLE_Init+0x5c>)
 8008b88:	605a      	str	r2, [r3, #4]
  p_bletable->pevt_queue  = (uint8_t*)&EvtQueue;
 8008b8a:	68bb      	ldr	r3, [r7, #8]
 8008b8c:	4a08      	ldr	r2, [pc, #32]	; (8008bb0 <TL_BLE_Init+0x54>)
 8008b8e:	609a      	str	r2, [r3, #8]

  HW_IPCC_BLE_Init();
 8008b90:	f002 f8c8 	bl	800ad24 <HW_IPCC_BLE_Init>

  BLE_IoBusEvtCallBackFunction = pInitHciConf->IoBusEvtCallBack;
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	4a08      	ldr	r2, [pc, #32]	; (8008bbc <TL_BLE_Init+0x60>)
 8008b9a:	6013      	str	r3, [r2, #0]
  BLE_IoBusAclDataTxAck = pInitHciConf->IoBusAclDataTxAck;
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	685b      	ldr	r3, [r3, #4]
 8008ba0:	4a07      	ldr	r2, [pc, #28]	; (8008bc0 <TL_BLE_Init+0x64>)
 8008ba2:	6013      	str	r3, [r2, #0]

  return 0;
 8008ba4:	2300      	movs	r3, #0
}
 8008ba6:	4618      	mov	r0, r3
 8008ba8:	3710      	adds	r7, #16
 8008baa:	46bd      	mov	sp, r7
 8008bac:	bd80      	pop	{r7, pc}
 8008bae:	bf00      	nop
 8008bb0:	200300c4 	.word	0x200300c4
 8008bb4:	20030000 	.word	0x20030000
 8008bb8:	20030a48 	.word	0x20030a48
 8008bbc:	200004f4 	.word	0x200004f4
 8008bc0:	200004f8 	.word	0x200004f8

08008bc4 <TL_BLE_SendCmd>:

int32_t TL_BLE_SendCmd( uint8_t* buffer, uint16_t size )
{
 8008bc4:	b580      	push	{r7, lr}
 8008bc6:	b082      	sub	sp, #8
 8008bc8:	af00      	add	r7, sp, #0
 8008bca:	6078      	str	r0, [r7, #4]
 8008bcc:	460b      	mov	r3, r1
 8008bce:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t*)(TL_RefTable.p_ble_table->pcmd_buffer))->cmdserial.type = TL_BLECMD_PKT_TYPE;
 8008bd0:	4b09      	ldr	r3, [pc, #36]	; (8008bf8 <TL_BLE_SendCmd+0x34>)
 8008bd2:	685b      	ldr	r3, [r3, #4]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	2201      	movs	r2, #1
 8008bd8:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_BLE_CMD, TL_RefTable.p_ble_table->pcmd_buffer);
 8008bda:	4b07      	ldr	r3, [pc, #28]	; (8008bf8 <TL_BLE_SendCmd+0x34>)
 8008bdc:	685b      	ldr	r3, [r3, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	4619      	mov	r1, r3
 8008be2:	2001      	movs	r0, #1
 8008be4:	f000 f96c 	bl	8008ec0 <OutputDbgTrace>

  HW_IPCC_BLE_SendCmd();
 8008be8:	f002 f8a6 	bl	800ad38 <HW_IPCC_BLE_SendCmd>

  return 0;
 8008bec:	2300      	movs	r3, #0
}
 8008bee:	4618      	mov	r0, r3
 8008bf0:	3708      	adds	r7, #8
 8008bf2:	46bd      	mov	sp, r7
 8008bf4:	bd80      	pop	{r7, pc}
 8008bf6:	bf00      	nop
 8008bf8:	20030000 	.word	0x20030000

08008bfc <HW_IPCC_BLE_RxEvtNot>:

void HW_IPCC_BLE_RxEvtNot(void)
{
 8008bfc:	b580      	push	{r7, lr}
 8008bfe:	b082      	sub	sp, #8
 8008c00:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&EvtQueue) == FALSE)
 8008c02:	e01c      	b.n	8008c3e <HW_IPCC_BLE_RxEvtNot+0x42>
  {
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 8008c04:	1d3b      	adds	r3, r7, #4
 8008c06:	4619      	mov	r1, r3
 8008c08:	4812      	ldr	r0, [pc, #72]	; (8008c54 <HW_IPCC_BLE_RxEvtNot+0x58>)
 8008c0a:	f000 fb54 	bl	80092b6 <LST_remove_head>

    if ( ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	7a5b      	ldrb	r3, [r3, #9]
 8008c12:	2b0f      	cmp	r3, #15
 8008c14:	d003      	beq.n	8008c1e <HW_IPCC_BLE_RxEvtNot+0x22>
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	7a5b      	ldrb	r3, [r3, #9]
 8008c1a:	2b0e      	cmp	r3, #14
 8008c1c:	d105      	bne.n	8008c2a <HW_IPCC_BLE_RxEvtNot+0x2e>
    {
      OutputDbgTrace(TL_MB_BLE_CMD_RSP, (uint8_t*)phcievt);
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	4619      	mov	r1, r3
 8008c22:	2002      	movs	r0, #2
 8008c24:	f000 f94c 	bl	8008ec0 <OutputDbgTrace>
 8008c28:	e004      	b.n	8008c34 <HW_IPCC_BLE_RxEvtNot+0x38>
    }
    else
    {
      OutputDbgTrace(TL_MB_BLE_ASYNCH_EVT, (uint8_t*)phcievt);
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	4619      	mov	r1, r3
 8008c2e:	2003      	movs	r0, #3
 8008c30:	f000 f946 	bl	8008ec0 <OutputDbgTrace>
    }

    BLE_IoBusEvtCallBackFunction(phcievt);
 8008c34:	4b08      	ldr	r3, [pc, #32]	; (8008c58 <HW_IPCC_BLE_RxEvtNot+0x5c>)
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	687a      	ldr	r2, [r7, #4]
 8008c3a:	4610      	mov	r0, r2
 8008c3c:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 8008c3e:	4805      	ldr	r0, [pc, #20]	; (8008c54 <HW_IPCC_BLE_RxEvtNot+0x58>)
 8008c40:	f000 faaa 	bl	8009198 <LST_is_empty>
 8008c44:	4603      	mov	r3, r0
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d0dc      	beq.n	8008c04 <HW_IPCC_BLE_RxEvtNot+0x8>
  }

  return;
 8008c4a:	bf00      	nop
}
 8008c4c:	3708      	adds	r7, #8
 8008c4e:	46bd      	mov	sp, r7
 8008c50:	bd80      	pop	{r7, pc}
 8008c52:	bf00      	nop
 8008c54:	200300c4 	.word	0x200300c4
 8008c58:	200004f4 	.word	0x200004f4

08008c5c <HW_IPCC_BLE_AclDataAckNot>:

  return 0;
}

void HW_IPCC_BLE_AclDataAckNot(void)
{
 8008c5c:	b580      	push	{r7, lr}
 8008c5e:	af00      	add	r7, sp, #0
  BLE_IoBusAclDataTxAck( );
 8008c60:	4b02      	ldr	r3, [pc, #8]	; (8008c6c <HW_IPCC_BLE_AclDataAckNot+0x10>)
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	4798      	blx	r3

  return;
 8008c66:	bf00      	nop
}
 8008c68:	bd80      	pop	{r7, pc}
 8008c6a:	bf00      	nop
 8008c6c:	200004f8 	.word	0x200004f8

08008c70 <TL_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
int32_t TL_SYS_Init( void* pConf  )
{
 8008c70:	b580      	push	{r7, lr}
 8008c72:	b084      	sub	sp, #16
 8008c74:	af00      	add	r7, sp, #0
 8008c76:	6078      	str	r0, [r7, #4]
  MB_SysTable_t  * p_systable;

  TL_SYS_InitConf_t *pInitHciConf = (TL_SYS_InitConf_t *) pConf;
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	60fb      	str	r3, [r7, #12]

  LST_init_head (&SystemEvtQueue);
 8008c7c:	480d      	ldr	r0, [pc, #52]	; (8008cb4 <TL_SYS_Init+0x44>)
 8008c7e:	f000 fa7b 	bl	8009178 <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 8008c82:	4b0d      	ldr	r3, [pc, #52]	; (8008cb8 <TL_SYS_Init+0x48>)
 8008c84:	68db      	ldr	r3, [r3, #12]
 8008c86:	60bb      	str	r3, [r7, #8]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	689a      	ldr	r2, [r3, #8]
 8008c8c:	68bb      	ldr	r3, [r7, #8]
 8008c8e:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 8008c90:	68bb      	ldr	r3, [r7, #8]
 8008c92:	4a08      	ldr	r2, [pc, #32]	; (8008cb4 <TL_SYS_Init+0x44>)
 8008c94:	605a      	str	r2, [r3, #4]

  HW_IPCC_SYS_Init();
 8008c96:	f002 f871 	bl	800ad7c <HW_IPCC_SYS_Init>

  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	4a07      	ldr	r2, [pc, #28]	; (8008cbc <TL_SYS_Init+0x4c>)
 8008ca0:	6013      	str	r3, [r2, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	685b      	ldr	r3, [r3, #4]
 8008ca6:	4a06      	ldr	r2, [pc, #24]	; (8008cc0 <TL_SYS_Init+0x50>)
 8008ca8:	6013      	str	r3, [r2, #0]

  return 0;
 8008caa:	2300      	movs	r3, #0
}
 8008cac:	4618      	mov	r0, r3
 8008cae:	3710      	adds	r7, #16
 8008cb0:	46bd      	mov	sp, r7
 8008cb2:	bd80      	pop	{r7, pc}
 8008cb4:	200300cc 	.word	0x200300cc
 8008cb8:	20030000 	.word	0x20030000
 8008cbc:	200004fc 	.word	0x200004fc
 8008cc0:	20000500 	.word	0x20000500

08008cc4 <TL_SYS_SendCmd>:

int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size )
{
 8008cc4:	b580      	push	{r7, lr}
 8008cc6:	b082      	sub	sp, #8
 8008cc8:	af00      	add	r7, sp, #0
 8008cca:	6078      	str	r0, [r7, #4]
 8008ccc:	460b      	mov	r3, r1
 8008cce:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 8008cd0:	4b09      	ldr	r3, [pc, #36]	; (8008cf8 <TL_SYS_SendCmd+0x34>)
 8008cd2:	68db      	ldr	r3, [r3, #12]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	2210      	movs	r2, #16
 8008cd8:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_SYS_CMD, TL_RefTable.p_sys_table->pcmd_buffer);
 8008cda:	4b07      	ldr	r3, [pc, #28]	; (8008cf8 <TL_SYS_SendCmd+0x34>)
 8008cdc:	68db      	ldr	r3, [r3, #12]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	4619      	mov	r1, r3
 8008ce2:	2004      	movs	r0, #4
 8008ce4:	f000 f8ec 	bl	8008ec0 <OutputDbgTrace>

  HW_IPCC_SYS_SendCmd();
 8008ce8:	f002 f852 	bl	800ad90 <HW_IPCC_SYS_SendCmd>

  return 0;
 8008cec:	2300      	movs	r3, #0
}
 8008cee:	4618      	mov	r0, r3
 8008cf0:	3708      	adds	r7, #8
 8008cf2:	46bd      	mov	sp, r7
 8008cf4:	bd80      	pop	{r7, pc}
 8008cf6:	bf00      	nop
 8008cf8:	20030000 	.word	0x20030000

08008cfc <HW_IPCC_SYS_CmdEvtNot>:

void HW_IPCC_SYS_CmdEvtNot(void)
{
 8008cfc:	b580      	push	{r7, lr}
 8008cfe:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_SYS_CMD_RSP, (uint8_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 8008d00:	4b07      	ldr	r3, [pc, #28]	; (8008d20 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 8008d02:	68db      	ldr	r3, [r3, #12]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	4619      	mov	r1, r3
 8008d08:	2005      	movs	r0, #5
 8008d0a:	f000 f8d9 	bl	8008ec0 <OutputDbgTrace>

  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 8008d0e:	4b05      	ldr	r3, [pc, #20]	; (8008d24 <HW_IPCC_SYS_CmdEvtNot+0x28>)
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	4a03      	ldr	r2, [pc, #12]	; (8008d20 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 8008d14:	68d2      	ldr	r2, [r2, #12]
 8008d16:	6812      	ldr	r2, [r2, #0]
 8008d18:	4610      	mov	r0, r2
 8008d1a:	4798      	blx	r3

  return;
 8008d1c:	bf00      	nop
}
 8008d1e:	bd80      	pop	{r7, pc}
 8008d20:	20030000 	.word	0x20030000
 8008d24:	200004fc 	.word	0x200004fc

08008d28 <HW_IPCC_SYS_EvtNot>:

void HW_IPCC_SYS_EvtNot( void )
{
 8008d28:	b580      	push	{r7, lr}
 8008d2a:	b082      	sub	sp, #8
 8008d2c:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *p_evt;

  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 8008d2e:	e00e      	b.n	8008d4e <HW_IPCC_SYS_EvtNot+0x26>
  {
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 8008d30:	1d3b      	adds	r3, r7, #4
 8008d32:	4619      	mov	r1, r3
 8008d34:	480b      	ldr	r0, [pc, #44]	; (8008d64 <HW_IPCC_SYS_EvtNot+0x3c>)
 8008d36:	f000 fabe 	bl	80092b6 <LST_remove_head>

    OutputDbgTrace(TL_MB_SYS_ASYNCH_EVT, (uint8_t*)p_evt );
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	4619      	mov	r1, r3
 8008d3e:	2006      	movs	r0, #6
 8008d40:	f000 f8be 	bl	8008ec0 <OutputDbgTrace>

    SYS_EVT_IoBusCallBackFunction( p_evt );
 8008d44:	4b08      	ldr	r3, [pc, #32]	; (8008d68 <HW_IPCC_SYS_EvtNot+0x40>)
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	687a      	ldr	r2, [r7, #4]
 8008d4a:	4610      	mov	r0, r2
 8008d4c:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 8008d4e:	4805      	ldr	r0, [pc, #20]	; (8008d64 <HW_IPCC_SYS_EvtNot+0x3c>)
 8008d50:	f000 fa22 	bl	8009198 <LST_is_empty>
 8008d54:	4603      	mov	r3, r0
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d0ea      	beq.n	8008d30 <HW_IPCC_SYS_EvtNot+0x8>
  }

  return;
 8008d5a:	bf00      	nop
}
 8008d5c:	3708      	adds	r7, #8
 8008d5e:	46bd      	mov	sp, r7
 8008d60:	bd80      	pop	{r7, pc}
 8008d62:	bf00      	nop
 8008d64:	200300cc 	.word	0x200300cc
 8008d68:	20000500 	.word	0x20000500

08008d6c <TL_MM_Init>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void TL_MM_Init( TL_MM_Config_t *p_Config )
{
 8008d6c:	b580      	push	{r7, lr}
 8008d6e:	b082      	sub	sp, #8
 8008d70:	af00      	add	r7, sp, #0
 8008d72:	6078      	str	r0, [r7, #4]
  static MB_MemManagerTable_t  * p_mem_manager_table;

  LST_init_head (&FreeBufQueue);
 8008d74:	4817      	ldr	r0, [pc, #92]	; (8008dd4 <TL_MM_Init+0x68>)
 8008d76:	f000 f9ff 	bl	8009178 <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 8008d7a:	4817      	ldr	r0, [pc, #92]	; (8008dd8 <TL_MM_Init+0x6c>)
 8008d7c:	f000 f9fc 	bl	8009178 <LST_init_head>

  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 8008d80:	4b16      	ldr	r3, [pc, #88]	; (8008ddc <TL_MM_Init+0x70>)
 8008d82:	691b      	ldr	r3, [r3, #16]
 8008d84:	4a16      	ldr	r2, [pc, #88]	; (8008de0 <TL_MM_Init+0x74>)
 8008d86:	6013      	str	r3, [r2, #0]

  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 8008d88:	4b15      	ldr	r3, [pc, #84]	; (8008de0 <TL_MM_Init+0x74>)
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	687a      	ldr	r2, [r7, #4]
 8008d8e:	6892      	ldr	r2, [r2, #8]
 8008d90:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 8008d92:	4b13      	ldr	r3, [pc, #76]	; (8008de0 <TL_MM_Init+0x74>)
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	687a      	ldr	r2, [r7, #4]
 8008d98:	68d2      	ldr	r2, [r2, #12]
 8008d9a:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 8008d9c:	4b10      	ldr	r3, [pc, #64]	; (8008de0 <TL_MM_Init+0x74>)
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	4a0c      	ldr	r2, [pc, #48]	; (8008dd4 <TL_MM_Init+0x68>)
 8008da2:	611a      	str	r2, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 8008da4:	4b0e      	ldr	r3, [pc, #56]	; (8008de0 <TL_MM_Init+0x74>)
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	687a      	ldr	r2, [r7, #4]
 8008daa:	6812      	ldr	r2, [r2, #0]
 8008dac:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 8008dae:	4b0c      	ldr	r3, [pc, #48]	; (8008de0 <TL_MM_Init+0x74>)
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	687a      	ldr	r2, [r7, #4]
 8008db4:	6852      	ldr	r2, [r2, #4]
 8008db6:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 8008db8:	4b09      	ldr	r3, [pc, #36]	; (8008de0 <TL_MM_Init+0x74>)
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	687a      	ldr	r2, [r7, #4]
 8008dbe:	6912      	ldr	r2, [r2, #16]
 8008dc0:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 8008dc2:	4b07      	ldr	r3, [pc, #28]	; (8008de0 <TL_MM_Init+0x74>)
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	687a      	ldr	r2, [r7, #4]
 8008dc8:	6952      	ldr	r2, [r2, #20]
 8008dca:	619a      	str	r2, [r3, #24]

  return;
 8008dcc:	bf00      	nop
}
 8008dce:	3708      	adds	r7, #8
 8008dd0:	46bd      	mov	sp, r7
 8008dd2:	bd80      	pop	{r7, pc}
 8008dd4:	200300b4 	.word	0x200300b4
 8008dd8:	200004ec 	.word	0x200004ec
 8008ddc:	20030000 	.word	0x20030000
 8008de0:	20000504 	.word	0x20000504

08008de4 <TL_MM_EvtDone>:

void TL_MM_EvtDone(TL_EvtPacket_t * phcievt)
{
 8008de4:	b580      	push	{r7, lr}
 8008de6:	b082      	sub	sp, #8
 8008de8:	af00      	add	r7, sp, #0
 8008dea:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 8008dec:	6879      	ldr	r1, [r7, #4]
 8008dee:	4807      	ldr	r0, [pc, #28]	; (8008e0c <TL_MM_EvtDone+0x28>)
 8008df0:	f000 fa1a 	bl	8009228 <LST_insert_tail>

  OutputDbgTrace(TL_MB_MM_RELEASE_BUFFER, (uint8_t*)phcievt);
 8008df4:	6879      	ldr	r1, [r7, #4]
 8008df6:	2000      	movs	r0, #0
 8008df8:	f000 f862 	bl	8008ec0 <OutputDbgTrace>

  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 8008dfc:	4804      	ldr	r0, [pc, #16]	; (8008e10 <TL_MM_EvtDone+0x2c>)
 8008dfe:	f001 ffed 	bl	800addc <HW_IPCC_MM_SendFreeBuf>

  return;
 8008e02:	bf00      	nop
}
 8008e04:	3708      	adds	r7, #8
 8008e06:	46bd      	mov	sp, r7
 8008e08:	bd80      	pop	{r7, pc}
 8008e0a:	bf00      	nop
 8008e0c:	200004ec 	.word	0x200004ec
 8008e10:	08008e15 	.word	0x08008e15

08008e14 <SendFreeBuf>:

static void SendFreeBuf( void )
{
 8008e14:	b580      	push	{r7, lr}
 8008e16:	b082      	sub	sp, #8
 8008e18:	af00      	add	r7, sp, #0
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 8008e1a:	e00c      	b.n	8008e36 <SendFreeBuf+0x22>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 8008e1c:	1d3b      	adds	r3, r7, #4
 8008e1e:	4619      	mov	r1, r3
 8008e20:	480a      	ldr	r0, [pc, #40]	; (8008e4c <SendFreeBuf+0x38>)
 8008e22:	f000 fa48 	bl	80092b6 <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 8008e26:	4b0a      	ldr	r3, [pc, #40]	; (8008e50 <SendFreeBuf+0x3c>)
 8008e28:	691b      	ldr	r3, [r3, #16]
 8008e2a:	691b      	ldr	r3, [r3, #16]
 8008e2c:	687a      	ldr	r2, [r7, #4]
 8008e2e:	4611      	mov	r1, r2
 8008e30:	4618      	mov	r0, r3
 8008e32:	f000 f9f9 	bl	8009228 <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 8008e36:	4805      	ldr	r0, [pc, #20]	; (8008e4c <SendFreeBuf+0x38>)
 8008e38:	f000 f9ae 	bl	8009198 <LST_is_empty>
 8008e3c:	4603      	mov	r3, r0
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d0ec      	beq.n	8008e1c <SendFreeBuf+0x8>
  }

  return;
 8008e42:	bf00      	nop
}
 8008e44:	3708      	adds	r7, #8
 8008e46:	46bd      	mov	sp, r7
 8008e48:	bd80      	pop	{r7, pc}
 8008e4a:	bf00      	nop
 8008e4c:	200004ec 	.word	0x200004ec
 8008e50:	20030000 	.word	0x20030000

08008e54 <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 8008e54:	b580      	push	{r7, lr}
 8008e56:	af00      	add	r7, sp, #0
  LST_init_head (&TracesEvtQueue);
 8008e58:	4805      	ldr	r0, [pc, #20]	; (8008e70 <TL_TRACES_Init+0x1c>)
 8008e5a:	f000 f98d 	bl	8009178 <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 8008e5e:	4b05      	ldr	r3, [pc, #20]	; (8008e74 <TL_TRACES_Init+0x20>)
 8008e60:	695b      	ldr	r3, [r3, #20]
 8008e62:	4a03      	ldr	r2, [pc, #12]	; (8008e70 <TL_TRACES_Init+0x1c>)
 8008e64:	601a      	str	r2, [r3, #0]

  HW_IPCC_TRACES_Init();
 8008e66:	f001 ffef 	bl	800ae48 <HW_IPCC_TRACES_Init>

  return;
 8008e6a:	bf00      	nop
}
 8008e6c:	bd80      	pop	{r7, pc}
 8008e6e:	bf00      	nop
 8008e70:	200300bc 	.word	0x200300bc
 8008e74:	20030000 	.word	0x20030000

08008e78 <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	b082      	sub	sp, #8
 8008e7c:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 8008e7e:	e008      	b.n	8008e92 <HW_IPCC_TRACES_EvtNot+0x1a>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 8008e80:	1d3b      	adds	r3, r7, #4
 8008e82:	4619      	mov	r1, r3
 8008e84:	4808      	ldr	r0, [pc, #32]	; (8008ea8 <HW_IPCC_TRACES_EvtNot+0x30>)
 8008e86:	f000 fa16 	bl	80092b6 <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	4618      	mov	r0, r3
 8008e8e:	f000 f80d 	bl	8008eac <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 8008e92:	4805      	ldr	r0, [pc, #20]	; (8008ea8 <HW_IPCC_TRACES_EvtNot+0x30>)
 8008e94:	f000 f980 	bl	8009198 <LST_is_empty>
 8008e98:	4603      	mov	r3, r0
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d0f0      	beq.n	8008e80 <HW_IPCC_TRACES_EvtNot+0x8>
  }

  return;
 8008e9e:	bf00      	nop
}
 8008ea0:	3708      	adds	r7, #8
 8008ea2:	46bd      	mov	sp, r7
 8008ea4:	bd80      	pop	{r7, pc}
 8008ea6:	bf00      	nop
 8008ea8:	200300bc 	.word	0x200300bc

08008eac <TL_TRACES_EvtReceived>:

__WEAK void TL_TRACES_EvtReceived( TL_EvtPacket_t * hcievt )
{
 8008eac:	b480      	push	{r7}
 8008eae:	b083      	sub	sp, #12
 8008eb0:	af00      	add	r7, sp, #0
 8008eb2:	6078      	str	r0, [r7, #4]
  (void)(hcievt);
}
 8008eb4:	bf00      	nop
 8008eb6:	370c      	adds	r7, #12
 8008eb8:	46bd      	mov	sp, r7
 8008eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ebe:	4770      	bx	lr

08008ec0 <OutputDbgTrace>:

/******************************************************************************
 * DEBUG INFORMATION
 ******************************************************************************/
static void OutputDbgTrace(TL_MB_PacketType_t packet_type, uint8_t* buffer)
{
 8008ec0:	b480      	push	{r7}
 8008ec2:	b085      	sub	sp, #20
 8008ec4:	af00      	add	r7, sp, #0
 8008ec6:	4603      	mov	r3, r0
 8008ec8:	6039      	str	r1, [r7, #0]
 8008eca:	71fb      	strb	r3, [r7, #7]
  TL_EvtPacket_t *p_evt_packet;
  TL_CmdPacket_t *p_cmd_packet;

  switch(packet_type)
 8008ecc:	79fb      	ldrb	r3, [r7, #7]
 8008ece:	2b06      	cmp	r3, #6
 8008ed0:	d845      	bhi.n	8008f5e <OutputDbgTrace+0x9e>
 8008ed2:	a201      	add	r2, pc, #4	; (adr r2, 8008ed8 <OutputDbgTrace+0x18>)
 8008ed4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ed8:	08008ef5 	.word	0x08008ef5
 8008edc:	08008f19 	.word	0x08008f19
 8008ee0:	08008f1f 	.word	0x08008f1f
 8008ee4:	08008f33 	.word	0x08008f33
 8008ee8:	08008f3f 	.word	0x08008f3f
 8008eec:	08008f45 	.word	0x08008f45
 8008ef0:	08008f53 	.word	0x08008f53
  {
    case TL_MB_MM_RELEASE_BUFFER:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8008ef4:	683b      	ldr	r3, [r7, #0]
 8008ef6:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	7a5b      	ldrb	r3, [r3, #9]
 8008efc:	2bff      	cmp	r3, #255	; 0xff
 8008efe:	d005      	beq.n	8008f0c <OutputDbgTrace+0x4c>
 8008f00:	2bff      	cmp	r3, #255	; 0xff
 8008f02:	dc05      	bgt.n	8008f10 <OutputDbgTrace+0x50>
 8008f04:	2b0e      	cmp	r3, #14
 8008f06:	d005      	beq.n	8008f14 <OutputDbgTrace+0x54>
 8008f08:	2b0f      	cmp	r3, #15
          break;

        default:
          TL_MM_DBG_MSG("mm evt released: 0x%02X", p_evt_packet->evtserial.evt.evtcode);
          TL_MM_DBG_MSG(" buffer addr: 0x%08X", p_evt_packet);
          break;
 8008f0a:	e001      	b.n	8008f10 <OutputDbgTrace+0x50>
          break;
 8008f0c:	bf00      	nop
 8008f0e:	e027      	b.n	8008f60 <OutputDbgTrace+0xa0>
          break;
 8008f10:	bf00      	nop
 8008f12:	e025      	b.n	8008f60 <OutputDbgTrace+0xa0>
          break;
 8008f14:	bf00      	nop
      }

      TL_MM_DBG_MSG("\r\n");
      break;
 8008f16:	e023      	b.n	8008f60 <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 8008f18:	683b      	ldr	r3, [r7, #0]
 8008f1a:	60bb      	str	r3, [r7, #8]
        TL_HCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 8008f1c:	e020      	b.n	8008f60 <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8008f1e:	683b      	ldr	r3, [r7, #0]
 8008f20:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	7a5b      	ldrb	r3, [r3, #9]
 8008f26:	2b0e      	cmp	r3, #14
 8008f28:	d001      	beq.n	8008f2e <OutputDbgTrace+0x6e>
 8008f2a:	2b0f      	cmp	r3, #15
          }
          break;

        default:
          TL_HCI_CMD_DBG_MSG("unknown ble rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 8008f2c:	e000      	b.n	8008f30 <OutputDbgTrace+0x70>
          break;
 8008f2e:	bf00      	nop
      }

      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 8008f30:	e016      	b.n	8008f60 <OutputDbgTrace+0xa0>

    case TL_MB_BLE_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8008f32:	683b      	ldr	r3, [r7, #0]
 8008f34:	60fb      	str	r3, [r7, #12]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	7a5b      	ldrb	r3, [r3, #9]
 8008f3a:	2bff      	cmp	r3, #255	; 0xff
      }

      TL_HCI_EVT_DBG_MSG("\r\n");

      TL_HCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 8008f3c:	e010      	b.n	8008f60 <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 8008f3e:	683b      	ldr	r3, [r7, #0]
 8008f40:	60bb      	str	r3, [r7, #8]
        TL_SHCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 8008f42:	e00d      	b.n	8008f60 <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8008f44:	683b      	ldr	r3, [r7, #0]
 8008f46:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	7a5b      	ldrb	r3, [r3, #9]
 8008f4c:	2b0e      	cmp	r3, #14
          }
          break;

        default:
          TL_SHCI_CMD_DBG_MSG("unknown sys rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 8008f4e:	bf00      	nop
      }

      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 8008f50:	e006      	b.n	8008f60 <OutputDbgTrace+0xa0>

    case  TL_MB_SYS_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8008f52:	683b      	ldr	r3, [r7, #0]
 8008f54:	60fb      	str	r3, [r7, #12]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	7a5b      	ldrb	r3, [r3, #9]
 8008f5a:	2bff      	cmp	r3, #255	; 0xff
      }

      TL_SHCI_EVT_DBG_MSG("\r\n");

      TL_SHCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 8008f5c:	e000      	b.n	8008f60 <OutputDbgTrace+0xa0>

    default:
      break;
 8008f5e:	bf00      	nop
  }

  return;
 8008f60:	bf00      	nop
}
 8008f62:	3714      	adds	r7, #20
 8008f64:	46bd      	mov	sp, r7
 8008f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f6a:	4770      	bx	lr

08008f6c <DbgTraceGetFileName>:
 * @param  *fullPath Fullpath string (path + filename)
 * @retval char* Pointer on filename string
 */

const char *DbgTraceGetFileName(const char *fullpath)
{
 8008f6c:	b580      	push	{r7, lr}
 8008f6e:	b084      	sub	sp, #16
 8008f70:	af00      	add	r7, sp, #0
 8008f72:	6078      	str	r0, [r7, #4]
  const char *ret = fullpath;
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	60fb      	str	r3, [r7, #12]

  if (strrchr(fullpath, '\\') != NULL)
 8008f78:	215c      	movs	r1, #92	; 0x5c
 8008f7a:	6878      	ldr	r0, [r7, #4]
 8008f7c:	f002 fab8 	bl	800b4f0 <strrchr>
 8008f80:	4603      	mov	r3, r0
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d007      	beq.n	8008f96 <DbgTraceGetFileName+0x2a>
  {
    ret = strrchr(fullpath, '\\') + 1;
 8008f86:	215c      	movs	r1, #92	; 0x5c
 8008f88:	6878      	ldr	r0, [r7, #4]
 8008f8a:	f002 fab1 	bl	800b4f0 <strrchr>
 8008f8e:	4603      	mov	r3, r0
 8008f90:	3301      	adds	r3, #1
 8008f92:	60fb      	str	r3, [r7, #12]
 8008f94:	e00d      	b.n	8008fb2 <DbgTraceGetFileName+0x46>
  }
  else if (strrchr(fullpath, '/') != NULL)
 8008f96:	212f      	movs	r1, #47	; 0x2f
 8008f98:	6878      	ldr	r0, [r7, #4]
 8008f9a:	f002 faa9 	bl	800b4f0 <strrchr>
 8008f9e:	4603      	mov	r3, r0
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d006      	beq.n	8008fb2 <DbgTraceGetFileName+0x46>
  {
    ret = strrchr(fullpath, '/') + 1;
 8008fa4:	212f      	movs	r1, #47	; 0x2f
 8008fa6:	6878      	ldr	r0, [r7, #4]
 8008fa8:	f002 faa2 	bl	800b4f0 <strrchr>
 8008fac:	4603      	mov	r3, r0
 8008fae:	3301      	adds	r3, #1
 8008fb0:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8008fb2:	68fb      	ldr	r3, [r7, #12]
}
 8008fb4:	4618      	mov	r0, r3
 8008fb6:	3710      	adds	r7, #16
 8008fb8:	46bd      	mov	sp, r7
 8008fba:	bd80      	pop	{r7, pc}

08008fbc <DbgTrace_TxCpltCallback>:
 * @note   Indicate the end of the transmission of a DBG_TRACE trace buffer to DBG_TRACE USART. If queue
 *         contains new trace data to transmit, start a new transmission.
 * @retval None
 */
static void DbgTrace_TxCpltCallback(void)
{
 8008fbc:	b580      	push	{r7, lr}
 8008fbe:	b086      	sub	sp, #24
 8008fc0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008fc2:	f3ef 8310 	mrs	r3, PRIMASK
 8008fc6:	60fb      	str	r3, [r7, #12]
  return(result);
 8008fc8:	68fb      	ldr	r3, [r7, #12]
#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
  uint8_t* buf;
  uint16_t bufSize;

  BACKUP_PRIMASK();
 8008fca:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8008fcc:	b672      	cpsid	i
}
 8008fce:	bf00      	nop

  DISABLE_IRQ();			/**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  /* Remove element just sent to UART */
  CircularQueue_Remove(&MsgDbgTraceQueue,&bufSize);
 8008fd0:	1cbb      	adds	r3, r7, #2
 8008fd2:	4619      	mov	r1, r3
 8008fd4:	4812      	ldr	r0, [pc, #72]	; (8009020 <DbgTrace_TxCpltCallback+0x64>)
 8008fd6:	f000 fbe6 	bl	80097a6 <CircularQueue_Remove>

  /* Sense if new data to be sent */
  buf=CircularQueue_Sense(&MsgDbgTraceQueue,&bufSize);
 8008fda:	1cbb      	adds	r3, r7, #2
 8008fdc:	4619      	mov	r1, r3
 8008fde:	4810      	ldr	r0, [pc, #64]	; (8009020 <DbgTrace_TxCpltCallback+0x64>)
 8008fe0:	f000 fcd2 	bl	8009988 <CircularQueue_Sense>
 8008fe4:	6138      	str	r0, [r7, #16]


  if ( buf != NULL) 
 8008fe6:	693b      	ldr	r3, [r7, #16]
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d00c      	beq.n	8009006 <DbgTrace_TxCpltCallback+0x4a>
 8008fec:	697b      	ldr	r3, [r7, #20]
 8008fee:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ff0:	68bb      	ldr	r3, [r7, #8]
 8008ff2:	f383 8810 	msr	PRIMASK, r3
}
 8008ff6:	bf00      	nop
  {
    RESTORE_PRIMASK();
    DbgOutputTraces((uint8_t*)buf, bufSize, DbgTrace_TxCpltCallback);
 8008ff8:	887b      	ldrh	r3, [r7, #2]
 8008ffa:	4a0a      	ldr	r2, [pc, #40]	; (8009024 <DbgTrace_TxCpltCallback+0x68>)
 8008ffc:	4619      	mov	r1, r3
 8008ffe:	6938      	ldr	r0, [r7, #16]
 8009000:	f7f7 fbc1 	bl	8000786 <DbgOutputTraces>

  DbgTracePeripheralReady = SET;

  RESTORE_PRIMASK();
#endif
}
 8009004:	e008      	b.n	8009018 <DbgTrace_TxCpltCallback+0x5c>
    DbgTracePeripheralReady = SET;
 8009006:	4b08      	ldr	r3, [pc, #32]	; (8009028 <DbgTrace_TxCpltCallback+0x6c>)
 8009008:	2201      	movs	r2, #1
 800900a:	701a      	strb	r2, [r3, #0]
 800900c:	697b      	ldr	r3, [r7, #20]
 800900e:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	f383 8810 	msr	PRIMASK, r3
}
 8009016:	bf00      	nop
}
 8009018:	bf00      	nop
 800901a:	3718      	adds	r7, #24
 800901c:	46bd      	mov	sp, r7
 800901e:	bd80      	pop	{r7, pc}
 8009020:	20000508 	.word	0x20000508
 8009024:	08008fbd 	.word	0x08008fbd
 8009028:	2000000d 	.word	0x2000000d

0800902c <DbgTraceInit>:
#endif

void DbgTraceInit( void )
{
 800902c:	b580      	push	{r7, lr}
 800902e:	b082      	sub	sp, #8
 8009030:	af02      	add	r7, sp, #8
#if (( CFG_DEBUG_TRACE_FULL != 0 ) || ( CFG_DEBUG_TRACE_LIGHT != 0 ))
  DbgOutputInit();
 8009032:	f7f7 fba2 	bl	800077a <DbgOutputInit>
#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
  CircularQueue_Init(&MsgDbgTraceQueue, MsgDbgTraceQueueBuff, DBG_TRACE_MSG_QUEUE_SIZE, 0, CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG);
 8009036:	2302      	movs	r3, #2
 8009038:	9300      	str	r3, [sp, #0]
 800903a:	2300      	movs	r3, #0
 800903c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8009040:	4903      	ldr	r1, [pc, #12]	; (8009050 <DbgTraceInit+0x24>)
 8009042:	4804      	ldr	r0, [pc, #16]	; (8009054 <DbgTraceInit+0x28>)
 8009044:	f000 f956 	bl	80092f4 <CircularQueue_Init>
#endif 
#endif
  return;
 8009048:	bf00      	nop
}
 800904a:	46bd      	mov	sp, r7
 800904c:	bd80      	pop	{r7, pc}
 800904e:	bf00      	nop
 8009050:	20000528 	.word	0x20000528
 8009054:	20000508 	.word	0x20000508

08009058 <_write>:
 * @param	bufsize buffer size
 * @param	...: arguments to be formatted in format string
 * @retval none
 */
size_t _write(int handle, const unsigned char * buf, size_t bufSize)
{
 8009058:	b580      	push	{r7, lr}
 800905a:	b084      	sub	sp, #16
 800905c:	af00      	add	r7, sp, #0
 800905e:	60f8      	str	r0, [r7, #12]
 8009060:	60b9      	str	r1, [r7, #8]
 8009062:	607a      	str	r2, [r7, #4]
  return ( DbgTraceWrite(handle, buf, bufSize) );
 8009064:	687a      	ldr	r2, [r7, #4]
 8009066:	68b9      	ldr	r1, [r7, #8]
 8009068:	68f8      	ldr	r0, [r7, #12]
 800906a:	f000 f805 	bl	8009078 <DbgTraceWrite>
 800906e:	4603      	mov	r3, r0
}
 8009070:	4618      	mov	r0, r3
 8009072:	3710      	adds	r7, #16
 8009074:	46bd      	mov	sp, r7
 8009076:	bd80      	pop	{r7, pc}

08009078 <DbgTraceWrite>:
 * @param buf buffer to write
 * @param bufsize buffer size
 * @retval Number of elements written
 */
size_t DbgTraceWrite(int handle, const unsigned char * buf, size_t bufSize)
{
 8009078:	b580      	push	{r7, lr}
 800907a:	b08a      	sub	sp, #40	; 0x28
 800907c:	af00      	add	r7, sp, #0
 800907e:	60f8      	str	r0, [r7, #12]
 8009080:	60b9      	str	r1, [r7, #8]
 8009082:	607a      	str	r2, [r7, #4]
  size_t chars_written = 0;
 8009084:	2300      	movs	r3, #0
 8009086:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009088:	f3ef 8310 	mrs	r3, PRIMASK
 800908c:	61bb      	str	r3, [r7, #24]
  return(result);
 800908e:	69bb      	ldr	r3, [r7, #24]
  uint8_t* buffer;

  BACKUP_PRIMASK();
 8009090:	623b      	str	r3, [r7, #32]

  /* Ignore flushes */
  if ( handle == -1 )
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009098:	d102      	bne.n	80090a0 <DbgTraceWrite+0x28>
  {
    chars_written = ( size_t ) 0;
 800909a:	2300      	movs	r3, #0
 800909c:	627b      	str	r3, [r7, #36]	; 0x24
 800909e:	e037      	b.n	8009110 <DbgTraceWrite+0x98>
  }
  /* Only allow stdout/stderr output */
  else if ( ( handle != 1 ) && ( handle != 2 ) )
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	2b01      	cmp	r3, #1
 80090a4:	d006      	beq.n	80090b4 <DbgTraceWrite+0x3c>
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	2b02      	cmp	r3, #2
 80090aa:	d003      	beq.n	80090b4 <DbgTraceWrite+0x3c>
  {
    chars_written = ( size_t ) - 1;
 80090ac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80090b0:	627b      	str	r3, [r7, #36]	; 0x24
 80090b2:	e02d      	b.n	8009110 <DbgTraceWrite+0x98>
  }
  /* Parameters OK, call the low-level character output routine */
  else if (bufSize != 0)
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d02a      	beq.n	8009110 <DbgTraceWrite+0x98>
  {
    chars_written = bufSize;
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 80090be:	b672      	cpsid	i
}
 80090c0:	bf00      	nop
    /* If queue emepty and TX free, send directly */
    /* CS Start */

#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
    DISABLE_IRQ();      /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
    buffer=CircularQueue_Add(&MsgDbgTraceQueue,(uint8_t*)buf, bufSize,1);
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	b29a      	uxth	r2, r3
 80090c6:	2301      	movs	r3, #1
 80090c8:	68b9      	ldr	r1, [r7, #8]
 80090ca:	4814      	ldr	r0, [pc, #80]	; (800911c <DbgTraceWrite+0xa4>)
 80090cc:	f000 f944 	bl	8009358 <CircularQueue_Add>
 80090d0:	61f8      	str	r0, [r7, #28]
    if (buffer && DbgTracePeripheralReady)
 80090d2:	69fb      	ldr	r3, [r7, #28]
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d015      	beq.n	8009104 <DbgTraceWrite+0x8c>
 80090d8:	4b11      	ldr	r3, [pc, #68]	; (8009120 <DbgTraceWrite+0xa8>)
 80090da:	781b      	ldrb	r3, [r3, #0]
 80090dc:	b2db      	uxtb	r3, r3
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d010      	beq.n	8009104 <DbgTraceWrite+0x8c>
    {
      DbgTracePeripheralReady = RESET;
 80090e2:	4b0f      	ldr	r3, [pc, #60]	; (8009120 <DbgTraceWrite+0xa8>)
 80090e4:	2200      	movs	r2, #0
 80090e6:	701a      	strb	r2, [r3, #0]
 80090e8:	6a3b      	ldr	r3, [r7, #32]
 80090ea:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80090ec:	697b      	ldr	r3, [r7, #20]
 80090ee:	f383 8810 	msr	PRIMASK, r3
}
 80090f2:	bf00      	nop
      RESTORE_PRIMASK();
      DbgOutputTraces((uint8_t*)buffer, bufSize, DbgTrace_TxCpltCallback);
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	b29b      	uxth	r3, r3
 80090f8:	4a0a      	ldr	r2, [pc, #40]	; (8009124 <DbgTraceWrite+0xac>)
 80090fa:	4619      	mov	r1, r3
 80090fc:	69f8      	ldr	r0, [r7, #28]
 80090fe:	f7f7 fb42 	bl	8000786 <DbgOutputTraces>
 8009102:	e005      	b.n	8009110 <DbgTraceWrite+0x98>
 8009104:	6a3b      	ldr	r3, [r7, #32]
 8009106:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009108:	693b      	ldr	r3, [r7, #16]
 800910a:	f383 8810 	msr	PRIMASK, r3
}
 800910e:	bf00      	nop
    DbgOutputTraces((uint8_t*)buf, bufSize, DbgTrace_TxCpltCallback);
    while (!DbgTracePeripheralReady);
#endif
    /* CS END */
  }
  return ( chars_written );
 8009110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009112:	4618      	mov	r0, r3
 8009114:	3728      	adds	r7, #40	; 0x28
 8009116:	46bd      	mov	sp, r7
 8009118:	bd80      	pop	{r7, pc}
 800911a:	bf00      	nop
 800911c:	20000508 	.word	0x20000508
 8009120:	2000000d 	.word	0x2000000d
 8009124:	08008fbd 	.word	0x08008fbd

08009128 <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 8009128:	b480      	push	{r7}
 800912a:	b085      	sub	sp, #20
 800912c:	af00      	add	r7, sp, #0
 800912e:	4603      	mov	r3, r0
 8009130:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 8009132:	4b0f      	ldr	r3, [pc, #60]	; (8009170 <OTP_Read+0x48>)
 8009134:	60fb      	str	r3, [r7, #12]

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 8009136:	e002      	b.n	800913e <OTP_Read+0x16>
  {
    p_id -= 8 ;
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	3b08      	subs	r3, #8
 800913c:	60fb      	str	r3, [r7, #12]
  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	3307      	adds	r3, #7
 8009142:	781b      	ldrb	r3, [r3, #0]
 8009144:	79fa      	ldrb	r2, [r7, #7]
 8009146:	429a      	cmp	r2, r3
 8009148:	d003      	beq.n	8009152 <OTP_Read+0x2a>
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	4a09      	ldr	r2, [pc, #36]	; (8009174 <OTP_Read+0x4c>)
 800914e:	4293      	cmp	r3, r2
 8009150:	d1f2      	bne.n	8009138 <OTP_Read+0x10>
  }

  if((*( p_id + 7 )) != id)
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	3307      	adds	r3, #7
 8009156:	781b      	ldrb	r3, [r3, #0]
 8009158:	79fa      	ldrb	r2, [r7, #7]
 800915a:	429a      	cmp	r2, r3
 800915c:	d001      	beq.n	8009162 <OTP_Read+0x3a>
  {
    p_id = 0 ;
 800915e:	2300      	movs	r3, #0
 8009160:	60fb      	str	r3, [r7, #12]
  }

  return p_id ;
 8009162:	68fb      	ldr	r3, [r7, #12]
}
 8009164:	4618      	mov	r0, r3
 8009166:	3714      	adds	r7, #20
 8009168:	46bd      	mov	sp, r7
 800916a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800916e:	4770      	bx	lr
 8009170:	1fff73f8 	.word	0x1fff73f8
 8009174:	1fff7000 	.word	0x1fff7000

08009178 <LST_init_head>:

/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
 8009178:	b480      	push	{r7}
 800917a:	b083      	sub	sp, #12
 800917c:	af00      	add	r7, sp, #0
 800917e:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	687a      	ldr	r2, [r7, #4]
 8009184:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	687a      	ldr	r2, [r7, #4]
 800918a:	605a      	str	r2, [r3, #4]
}
 800918c:	bf00      	nop
 800918e:	370c      	adds	r7, #12
 8009190:	46bd      	mov	sp, r7
 8009192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009196:	4770      	bx	lr

08009198 <LST_is_empty>:

uint8_t LST_is_empty (tListNode * listHead)
{
 8009198:	b480      	push	{r7}
 800919a:	b087      	sub	sp, #28
 800919c:	af00      	add	r7, sp, #0
 800919e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80091a0:	f3ef 8310 	mrs	r3, PRIMASK
 80091a4:	60fb      	str	r3, [r7, #12]
  return(result);
 80091a6:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80091a8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80091aa:	b672      	cpsid	i
}
 80091ac:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	687a      	ldr	r2, [r7, #4]
 80091b4:	429a      	cmp	r2, r3
 80091b6:	d102      	bne.n	80091be <LST_is_empty+0x26>
  {
    return_value = TRUE;
 80091b8:	2301      	movs	r3, #1
 80091ba:	75fb      	strb	r3, [r7, #23]
 80091bc:	e001      	b.n	80091c2 <LST_is_empty+0x2a>
  }
  else
  {
    return_value = FALSE;
 80091be:	2300      	movs	r3, #0
 80091c0:	75fb      	strb	r3, [r7, #23]
 80091c2:	693b      	ldr	r3, [r7, #16]
 80091c4:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80091c6:	68bb      	ldr	r3, [r7, #8]
 80091c8:	f383 8810 	msr	PRIMASK, r3
}
 80091cc:	bf00      	nop
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
 80091ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80091d0:	4618      	mov	r0, r3
 80091d2:	371c      	adds	r7, #28
 80091d4:	46bd      	mov	sp, r7
 80091d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091da:	4770      	bx	lr

080091dc <LST_insert_head>:

void LST_insert_head (tListNode * listHead, tListNode * node)
{
 80091dc:	b480      	push	{r7}
 80091de:	b087      	sub	sp, #28
 80091e0:	af00      	add	r7, sp, #0
 80091e2:	6078      	str	r0, [r7, #4]
 80091e4:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80091e6:	f3ef 8310 	mrs	r3, PRIMASK
 80091ea:	60fb      	str	r3, [r7, #12]
  return(result);
 80091ec:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80091ee:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80091f0:	b672      	cpsid	i
}
 80091f2:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681a      	ldr	r2, [r3, #0]
 80091f8:	683b      	ldr	r3, [r7, #0]
 80091fa:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 80091fc:	683b      	ldr	r3, [r7, #0]
 80091fe:	687a      	ldr	r2, [r7, #4]
 8009200:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	683a      	ldr	r2, [r7, #0]
 8009206:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 8009208:	683b      	ldr	r3, [r7, #0]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	683a      	ldr	r2, [r7, #0]
 800920e:	605a      	str	r2, [r3, #4]
 8009210:	697b      	ldr	r3, [r7, #20]
 8009212:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009214:	693b      	ldr	r3, [r7, #16]
 8009216:	f383 8810 	msr	PRIMASK, r3
}
 800921a:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800921c:	bf00      	nop
 800921e:	371c      	adds	r7, #28
 8009220:	46bd      	mov	sp, r7
 8009222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009226:	4770      	bx	lr

08009228 <LST_insert_tail>:


void LST_insert_tail (tListNode * listHead, tListNode * node)
{
 8009228:	b480      	push	{r7}
 800922a:	b087      	sub	sp, #28
 800922c:	af00      	add	r7, sp, #0
 800922e:	6078      	str	r0, [r7, #4]
 8009230:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009232:	f3ef 8310 	mrs	r3, PRIMASK
 8009236:	60fb      	str	r3, [r7, #12]
  return(result);
 8009238:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800923a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800923c:	b672      	cpsid	i
}
 800923e:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 8009240:	683b      	ldr	r3, [r7, #0]
 8009242:	687a      	ldr	r2, [r7, #4]
 8009244:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	685a      	ldr	r2, [r3, #4]
 800924a:	683b      	ldr	r3, [r7, #0]
 800924c:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	683a      	ldr	r2, [r7, #0]
 8009252:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 8009254:	683b      	ldr	r3, [r7, #0]
 8009256:	685b      	ldr	r3, [r3, #4]
 8009258:	683a      	ldr	r2, [r7, #0]
 800925a:	601a      	str	r2, [r3, #0]
 800925c:	697b      	ldr	r3, [r7, #20]
 800925e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009260:	693b      	ldr	r3, [r7, #16]
 8009262:	f383 8810 	msr	PRIMASK, r3
}
 8009266:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8009268:	bf00      	nop
 800926a:	371c      	adds	r7, #28
 800926c:	46bd      	mov	sp, r7
 800926e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009272:	4770      	bx	lr

08009274 <LST_remove_node>:


void LST_remove_node (tListNode * node)
{
 8009274:	b480      	push	{r7}
 8009276:	b087      	sub	sp, #28
 8009278:	af00      	add	r7, sp, #0
 800927a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800927c:	f3ef 8310 	mrs	r3, PRIMASK
 8009280:	60fb      	str	r3, [r7, #12]
  return(result);
 8009282:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8009284:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8009286:	b672      	cpsid	i
}
 8009288:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	685b      	ldr	r3, [r3, #4]
 800928e:	687a      	ldr	r2, [r7, #4]
 8009290:	6812      	ldr	r2, [r2, #0]
 8009292:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	687a      	ldr	r2, [r7, #4]
 800929a:	6852      	ldr	r2, [r2, #4]
 800929c:	605a      	str	r2, [r3, #4]
 800929e:	697b      	ldr	r3, [r7, #20]
 80092a0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80092a2:	693b      	ldr	r3, [r7, #16]
 80092a4:	f383 8810 	msr	PRIMASK, r3
}
 80092a8:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 80092aa:	bf00      	nop
 80092ac:	371c      	adds	r7, #28
 80092ae:	46bd      	mov	sp, r7
 80092b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b4:	4770      	bx	lr

080092b6 <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 80092b6:	b580      	push	{r7, lr}
 80092b8:	b086      	sub	sp, #24
 80092ba:	af00      	add	r7, sp, #0
 80092bc:	6078      	str	r0, [r7, #4]
 80092be:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80092c0:	f3ef 8310 	mrs	r3, PRIMASK
 80092c4:	60fb      	str	r3, [r7, #12]
  return(result);
 80092c6:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80092c8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80092ca:	b672      	cpsid	i
}
 80092cc:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	681a      	ldr	r2, [r3, #0]
 80092d2:	683b      	ldr	r3, [r7, #0]
 80092d4:	601a      	str	r2, [r3, #0]
  LST_remove_node (listHead->next);
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	4618      	mov	r0, r3
 80092dc:	f7ff ffca 	bl	8009274 <LST_remove_node>
 80092e0:	697b      	ldr	r3, [r7, #20]
 80092e2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80092e4:	693b      	ldr	r3, [r7, #16]
 80092e6:	f383 8810 	msr	PRIMASK, r3
}
 80092ea:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 80092ec:	bf00      	nop
 80092ee:	3718      	adds	r7, #24
 80092f0:	46bd      	mov	sp, r7
 80092f2:	bd80      	pop	{r7, pc}

080092f4 <CircularQueue_Init>:
  * @param  queueSize:  Size of Queue Buffer
  * @param  elementSize: Size of an element in the queue. if =0, the queue will manage variable sizze elements
  * @retval   always 0
  */
int CircularQueue_Init(queue_t *q, uint8_t* queueBuffer, uint32_t queueSize, uint16_t elementSize, uint8_t optionFlags)
{
 80092f4:	b480      	push	{r7}
 80092f6:	b085      	sub	sp, #20
 80092f8:	af00      	add	r7, sp, #0
 80092fa:	60f8      	str	r0, [r7, #12]
 80092fc:	60b9      	str	r1, [r7, #8]
 80092fe:	607a      	str	r2, [r7, #4]
 8009300:	807b      	strh	r3, [r7, #2]
  q->qBuff = queueBuffer;
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	68ba      	ldr	r2, [r7, #8]
 8009306:	601a      	str	r2, [r3, #0]
  q->first = 0;
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	2200      	movs	r2, #0
 800930c:	60da      	str	r2, [r3, #12]
  q->last = 0; /* queueSize-1; */
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	2200      	movs	r2, #0
 8009312:	611a      	str	r2, [r3, #16]
  q->byteCount = 0;
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	2200      	movs	r2, #0
 8009318:	615a      	str	r2, [r3, #20]
  q->elementCount = 0;
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	2200      	movs	r2, #0
 800931e:	619a      	str	r2, [r3, #24]
  q->queueMaxSize = queueSize;
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	687a      	ldr	r2, [r7, #4]
 8009324:	605a      	str	r2, [r3, #4]
  q->elementSize = elementSize;
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	887a      	ldrh	r2, [r7, #2]
 800932a:	811a      	strh	r2, [r3, #8]
  q->optionFlags = optionFlags;
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	7e3a      	ldrb	r2, [r7, #24]
 8009330:	771a      	strb	r2, [r3, #28]

   if ((optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG) && q-> elementSize)
 8009332:	7e3b      	ldrb	r3, [r7, #24]
 8009334:	f003 0302 	and.w	r3, r3, #2
 8009338:	2b00      	cmp	r3, #0
 800933a:	d006      	beq.n	800934a <CircularQueue_Init+0x56>
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	891b      	ldrh	r3, [r3, #8]
 8009340:	2b00      	cmp	r3, #0
 8009342:	d002      	beq.n	800934a <CircularQueue_Init+0x56>
   {
    /* can not deal with splitting at the end of buffer with fixed size element */
    return -1;
 8009344:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009348:	e000      	b.n	800934c <CircularQueue_Init+0x58>
  }
  return 0;
 800934a:	2300      	movs	r3, #0
}
 800934c:	4618      	mov	r0, r3
 800934e:	3714      	adds	r7, #20
 8009350:	46bd      	mov	sp, r7
 8009352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009356:	4770      	bx	lr

08009358 <CircularQueue_Add>:
  * @param  elementSize:  Size of element to be added to the queue. Only used if the queue manage variable size elements
  * @param  nbElements:  number of elements in the in buffer pointed by x
  * @retval  pointer on last element just added to the queue, NULL if the element to be added do not fit in the queue (too big)
  */
uint8_t* CircularQueue_Add(queue_t *q, uint8_t* x, uint16_t elementSize, uint32_t nbElements)
{
 8009358:	b580      	push	{r7, lr}
 800935a:	b08e      	sub	sp, #56	; 0x38
 800935c:	af00      	add	r7, sp, #0
 800935e:	60f8      	str	r0, [r7, #12]
 8009360:	60b9      	str	r1, [r7, #8]
 8009362:	603b      	str	r3, [r7, #0]
 8009364:	4613      	mov	r3, r2
 8009366:	80fb      	strh	r3, [r7, #6]

  uint8_t* ptr = NULL;                      /* fct return ptr to the element freshly added, if no room fct return NULL */
 8009368:	2300      	movs	r3, #0
 800936a:	623b      	str	r3, [r7, #32]
  uint16_t curElementSize = 0;              /* the size of the element currently  stored at q->last position */
 800936c:	2300      	movs	r3, #0
 800936e:	86fb      	strh	r3, [r7, #54]	; 0x36
  uint8_t  elemSizeStorageRoom  = 0 ;       /* Indicate the header (which contain only size) of element in case of varaibale size elemenet (q->elementsize == 0) */
 8009370:	2300      	movs	r3, #0
 8009372:	77fb      	strb	r3, [r7, #31]
  uint32_t curBuffPosition;                  /* the current position in the queue buffer */
  uint32_t i;                               /* loop counter */
  uint32_t NbBytesToCopy = 0, NbCopiedBytes = 0 ; /* Indicators for copying bytes in queue */
 8009374:	2300      	movs	r3, #0
 8009376:	62bb      	str	r3, [r7, #40]	; 0x28
 8009378:	2300      	movs	r3, #0
 800937a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t eob_free_size;                         /* Eof End of Quque Buffer Free Size */
  uint8_t  wrap_will_occur = 0;                   /* indicate if a wrap around will occurs */
 800937c:	2300      	movs	r3, #0
 800937e:	77bb      	strb	r3, [r7, #30]
  uint8_t  wrapped_element_eob_size;              /* In case of Wrap around, indicat size of parta of elemenet that fit at thened of the queuue  buffer */
  uint16_t overhead = 0;                          /* In case of CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG or CIRCULAR_QUEUE_NO_WRAP_FLAG options, 
 8009380:	2300      	movs	r3, #0
 8009382:	83bb      	strh	r3, [r7, #28]
                                                     indcate the size overhead that will be generated by adding the element with wrap management (split or no wrap ) */ 
  
  
  elemSizeStorageRoom  = (q->elementSize == 0) ? 2 : 0;
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	891b      	ldrh	r3, [r3, #8]
 8009388:	2b00      	cmp	r3, #0
 800938a:	d101      	bne.n	8009390 <CircularQueue_Add+0x38>
 800938c:	2302      	movs	r3, #2
 800938e:	e000      	b.n	8009392 <CircularQueue_Add+0x3a>
 8009390:	2300      	movs	r3, #0
 8009392:	77fb      	strb	r3, [r7, #31]
  /* retrieve the size of last element sored: the value stored at the beginning of the queue element if element size is variable otherwise take it from fixed element Size member */
  if (q->byteCount)
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	695b      	ldr	r3, [r3, #20]
 8009398:	2b00      	cmp	r3, #0
 800939a:	d02a      	beq.n	80093f2 <CircularQueue_Add+0x9a>
  {
    curElementSize = (q->elementSize == 0) ? q->qBuff[q->last] + ((q->qBuff[MOD((q->last+1), q->queueMaxSize)])<<8) + 2 : q->elementSize;
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	891b      	ldrh	r3, [r3, #8]
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d123      	bne.n	80093ec <CircularQueue_Add+0x94>
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	681a      	ldr	r2, [r3, #0]
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	691b      	ldr	r3, [r3, #16]
 80093ac:	4413      	add	r3, r2
 80093ae:	781b      	ldrb	r3, [r3, #0]
 80093b0:	b29a      	uxth	r2, r3
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	6819      	ldr	r1, [r3, #0]
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	691b      	ldr	r3, [r3, #16]
 80093ba:	1c58      	adds	r0, r3, #1
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	685b      	ldr	r3, [r3, #4]
 80093c0:	4298      	cmp	r0, r3
 80093c2:	d306      	bcc.n	80093d2 <CircularQueue_Add+0x7a>
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	6918      	ldr	r0, [r3, #16]
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	685b      	ldr	r3, [r3, #4]
 80093cc:	1ac3      	subs	r3, r0, r3
 80093ce:	3301      	adds	r3, #1
 80093d0:	e002      	b.n	80093d8 <CircularQueue_Add+0x80>
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	691b      	ldr	r3, [r3, #16]
 80093d6:	3301      	adds	r3, #1
 80093d8:	440b      	add	r3, r1
 80093da:	781b      	ldrb	r3, [r3, #0]
 80093dc:	b29b      	uxth	r3, r3
 80093de:	021b      	lsls	r3, r3, #8
 80093e0:	b29b      	uxth	r3, r3
 80093e2:	4413      	add	r3, r2
 80093e4:	b29b      	uxth	r3, r3
 80093e6:	3302      	adds	r3, #2
 80093e8:	b29b      	uxth	r3, r3
 80093ea:	e001      	b.n	80093f0 <CircularQueue_Add+0x98>
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	891b      	ldrh	r3, [r3, #8]
 80093f0:	86fb      	strh	r3, [r7, #54]	; 0x36
  }
  /* if queue element have fixed size , reset the elementSize arg with fixed element size value */
  if (q->elementSize > 0)               
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	891b      	ldrh	r3, [r3, #8]
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d002      	beq.n	8009400 <CircularQueue_Add+0xa8>
  {
    elementSize = q->elementSize;
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	891b      	ldrh	r3, [r3, #8]
 80093fe:	80fb      	strh	r3, [r7, #6]
  }

   eob_free_size = (q->last >= q->first) ? q->queueMaxSize - (q->last + curElementSize) : 0;
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	691a      	ldr	r2, [r3, #16]
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	68db      	ldr	r3, [r3, #12]
 8009408:	429a      	cmp	r2, r3
 800940a:	d307      	bcc.n	800941c <CircularQueue_Add+0xc4>
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	685a      	ldr	r2, [r3, #4]
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	6919      	ldr	r1, [r3, #16]
 8009414:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8009416:	440b      	add	r3, r1
 8009418:	1ad3      	subs	r3, r2, r3
 800941a:	e000      	b.n	800941e <CircularQueue_Add+0xc6>
 800941c:	2300      	movs	r3, #0
 800941e:	61bb      	str	r3, [r7, #24]

   /* check how many bytes of wrapped element (if anay) are at end of buffer */
   wrapped_element_eob_size = (((elementSize + elemSizeStorageRoom )*nbElements) < eob_free_size) ? 0 : (eob_free_size % (elementSize + elemSizeStorageRoom));
 8009420:	88fa      	ldrh	r2, [r7, #6]
 8009422:	7ffb      	ldrb	r3, [r7, #31]
 8009424:	4413      	add	r3, r2
 8009426:	461a      	mov	r2, r3
 8009428:	683b      	ldr	r3, [r7, #0]
 800942a:	fb02 f303 	mul.w	r3, r2, r3
 800942e:	69ba      	ldr	r2, [r7, #24]
 8009430:	429a      	cmp	r2, r3
 8009432:	d80b      	bhi.n	800944c <CircularQueue_Add+0xf4>
 8009434:	88fa      	ldrh	r2, [r7, #6]
 8009436:	7ffb      	ldrb	r3, [r7, #31]
 8009438:	4413      	add	r3, r2
 800943a:	461a      	mov	r2, r3
 800943c:	69bb      	ldr	r3, [r7, #24]
 800943e:	fbb3 f1f2 	udiv	r1, r3, r2
 8009442:	fb01 f202 	mul.w	r2, r1, r2
 8009446:	1a9b      	subs	r3, r3, r2
 8009448:	b2db      	uxtb	r3, r3
 800944a:	e000      	b.n	800944e <CircularQueue_Add+0xf6>
 800944c:	2300      	movs	r3, #0
 800944e:	75fb      	strb	r3, [r7, #23]
   wrap_will_occur  = wrapped_element_eob_size > elemSizeStorageRoom;
 8009450:	7dfa      	ldrb	r2, [r7, #23]
 8009452:	7ffb      	ldrb	r3, [r7, #31]
 8009454:	429a      	cmp	r2, r3
 8009456:	bf8c      	ite	hi
 8009458:	2301      	movhi	r3, #1
 800945a:	2300      	movls	r3, #0
 800945c:	b2db      	uxtb	r3, r3
 800945e:	77bb      	strb	r3, [r7, #30]

   overhead = (wrap_will_occur && (q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG)) ? wrapped_element_eob_size : overhead;
 8009460:	7fbb      	ldrb	r3, [r7, #30]
 8009462:	2b00      	cmp	r3, #0
 8009464:	d008      	beq.n	8009478 <CircularQueue_Add+0x120>
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	7f1b      	ldrb	r3, [r3, #28]
 800946a:	f003 0301 	and.w	r3, r3, #1
 800946e:	2b00      	cmp	r3, #0
 8009470:	d002      	beq.n	8009478 <CircularQueue_Add+0x120>
 8009472:	7dfb      	ldrb	r3, [r7, #23]
 8009474:	b29b      	uxth	r3, r3
 8009476:	e000      	b.n	800947a <CircularQueue_Add+0x122>
 8009478:	8bbb      	ldrh	r3, [r7, #28]
 800947a:	83bb      	strh	r3, [r7, #28]
   overhead = (wrap_will_occur && (q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG)) ? elemSizeStorageRoom  : overhead;
 800947c:	7fbb      	ldrb	r3, [r7, #30]
 800947e:	2b00      	cmp	r3, #0
 8009480:	d008      	beq.n	8009494 <CircularQueue_Add+0x13c>
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	7f1b      	ldrb	r3, [r3, #28]
 8009486:	f003 0302 	and.w	r3, r3, #2
 800948a:	2b00      	cmp	r3, #0
 800948c:	d002      	beq.n	8009494 <CircularQueue_Add+0x13c>
 800948e:	7ffb      	ldrb	r3, [r7, #31]
 8009490:	b29b      	uxth	r3, r3
 8009492:	e000      	b.n	8009496 <CircularQueue_Add+0x13e>
 8009494:	8bbb      	ldrh	r3, [r7, #28]
 8009496:	83bb      	strh	r3, [r7, #28]
   
   
  /* Store now the elements if ennough room for all elements */
  if (elementSize && ((q->byteCount + ((elementSize + elemSizeStorageRoom )*nbElements) + overhead) <= q->queueMaxSize)) 
 8009498:	88fb      	ldrh	r3, [r7, #6]
 800949a:	2b00      	cmp	r3, #0
 800949c:	f000 817e 	beq.w	800979c <CircularQueue_Add+0x444>
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	695a      	ldr	r2, [r3, #20]
 80094a4:	88f9      	ldrh	r1, [r7, #6]
 80094a6:	7ffb      	ldrb	r3, [r7, #31]
 80094a8:	440b      	add	r3, r1
 80094aa:	4619      	mov	r1, r3
 80094ac:	683b      	ldr	r3, [r7, #0]
 80094ae:	fb01 f303 	mul.w	r3, r1, r3
 80094b2:	441a      	add	r2, r3
 80094b4:	8bbb      	ldrh	r3, [r7, #28]
 80094b6:	441a      	add	r2, r3
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	685b      	ldr	r3, [r3, #4]
 80094bc:	429a      	cmp	r2, r3
 80094be:	f200 816d 	bhi.w	800979c <CircularQueue_Add+0x444>
  { 
    /* loop to add all elements  */
    for (i=0; i < nbElements; i++) 
 80094c2:	2300      	movs	r3, #0
 80094c4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80094c6:	e14a      	b.n	800975e <CircularQueue_Add+0x406>
    {
      q->last = MOD ((q->last + curElementSize),q->queueMaxSize);
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	691a      	ldr	r2, [r3, #16]
 80094cc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80094ce:	441a      	add	r2, r3
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	685b      	ldr	r3, [r3, #4]
 80094d4:	429a      	cmp	r2, r3
 80094d6:	d307      	bcc.n	80094e8 <CircularQueue_Add+0x190>
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	691a      	ldr	r2, [r3, #16]
 80094dc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80094de:	441a      	add	r2, r3
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	685b      	ldr	r3, [r3, #4]
 80094e4:	1ad3      	subs	r3, r2, r3
 80094e6:	e003      	b.n	80094f0 <CircularQueue_Add+0x198>
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	691a      	ldr	r2, [r3, #16]
 80094ec:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80094ee:	4413      	add	r3, r2
 80094f0:	68fa      	ldr	r2, [r7, #12]
 80094f2:	6113      	str	r3, [r2, #16]
      curBuffPosition = q->last;
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	691b      	ldr	r3, [r3, #16]
 80094f8:	633b      	str	r3, [r7, #48]	; 0x30
      
      /* store the element  */
      /* store fisrt the element size if element size is varaible */
      if (q->elementSize == 0) 
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	891b      	ldrh	r3, [r3, #8]
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d130      	bne.n	8009564 <CircularQueue_Add+0x20c>
      {
        q->qBuff[curBuffPosition++]= elementSize & 0xFF;
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	681a      	ldr	r2, [r3, #0]
 8009506:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009508:	1c59      	adds	r1, r3, #1
 800950a:	6339      	str	r1, [r7, #48]	; 0x30
 800950c:	4413      	add	r3, r2
 800950e:	88fa      	ldrh	r2, [r7, #6]
 8009510:	b2d2      	uxtb	r2, r2
 8009512:	701a      	strb	r2, [r3, #0]
        curBuffPosition = MOD(curBuffPosition, q->queueMaxSize);
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	685b      	ldr	r3, [r3, #4]
 8009518:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800951a:	429a      	cmp	r2, r3
 800951c:	d304      	bcc.n	8009528 <CircularQueue_Add+0x1d0>
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	685b      	ldr	r3, [r3, #4]
 8009522:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009524:	1ad3      	subs	r3, r2, r3
 8009526:	e000      	b.n	800952a <CircularQueue_Add+0x1d2>
 8009528:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800952a:	633b      	str	r3, [r7, #48]	; 0x30
        q->qBuff[curBuffPosition++]= (elementSize & 0xFF00) >> 8 ;
 800952c:	88fb      	ldrh	r3, [r7, #6]
 800952e:	0a1b      	lsrs	r3, r3, #8
 8009530:	b298      	uxth	r0, r3
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	681a      	ldr	r2, [r3, #0]
 8009536:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009538:	1c59      	adds	r1, r3, #1
 800953a:	6339      	str	r1, [r7, #48]	; 0x30
 800953c:	4413      	add	r3, r2
 800953e:	b2c2      	uxtb	r2, r0
 8009540:	701a      	strb	r2, [r3, #0]
        curBuffPosition = MOD(curBuffPosition, q->queueMaxSize);
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	685b      	ldr	r3, [r3, #4]
 8009546:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009548:	429a      	cmp	r2, r3
 800954a:	d304      	bcc.n	8009556 <CircularQueue_Add+0x1fe>
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	685b      	ldr	r3, [r3, #4]
 8009550:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009552:	1ad3      	subs	r3, r2, r3
 8009554:	e000      	b.n	8009558 <CircularQueue_Add+0x200>
 8009556:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009558:	633b      	str	r3, [r7, #48]	; 0x30
        q->byteCount += 2;
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	695b      	ldr	r3, [r3, #20]
 800955e:	1c9a      	adds	r2, r3, #2
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	615a      	str	r2, [r3, #20]
      }
      
      /* Identify number of bytes of copy takeing account possible wrap, in this case NbBytesToCopy will contains size that fit at end of the queue buffer */
      NbBytesToCopy = MIN((q->queueMaxSize-curBuffPosition),elementSize);
 8009564:	88fa      	ldrh	r2, [r7, #6]
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	6859      	ldr	r1, [r3, #4]
 800956a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800956c:	1acb      	subs	r3, r1, r3
 800956e:	4293      	cmp	r3, r2
 8009570:	bf28      	it	cs
 8009572:	4613      	movcs	r3, r2
 8009574:	62bb      	str	r3, [r7, #40]	; 0x28
      /* check if no wrap (NbBytesToCopy == elementSize) or if Wrap and no spsicf option; 
         In thi case part of data will copied at the end of the buffer and the rest a the beggining */
      if ((NbBytesToCopy == elementSize) || ((NbBytesToCopy < elementSize) && (q->optionFlags == CIRCULAR_QUEUE_NO_FLAG)))
 8009576:	88fb      	ldrh	r3, [r7, #6]
 8009578:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800957a:	429a      	cmp	r2, r3
 800957c:	d007      	beq.n	800958e <CircularQueue_Add+0x236>
 800957e:	88fb      	ldrh	r3, [r7, #6]
 8009580:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009582:	429a      	cmp	r2, r3
 8009584:	d225      	bcs.n	80095d2 <CircularQueue_Add+0x27a>
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	7f1b      	ldrb	r3, [r3, #28]
 800958a:	2b00      	cmp	r3, #0
 800958c:	d121      	bne.n	80095d2 <CircularQueue_Add+0x27a>
      {
        /* Copy First part (or emtire buffer ) from current position up to the end of the buffer queue (or before if enough room)  */
        memcpy(&q->qBuff[curBuffPosition],&x[i*elementSize],NbBytesToCopy);
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	681a      	ldr	r2, [r3, #0]
 8009592:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009594:	18d0      	adds	r0, r2, r3
 8009596:	88fb      	ldrh	r3, [r7, #6]
 8009598:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800959a:	fb02 f303 	mul.w	r3, r2, r3
 800959e:	68ba      	ldr	r2, [r7, #8]
 80095a0:	4413      	add	r3, r2
 80095a2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80095a4:	4619      	mov	r1, r3
 80095a6:	f001 feff 	bl	800b3a8 <memcpy>
        /* Adjust bytes count */
        q->byteCount += NbBytesToCopy;
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	695a      	ldr	r2, [r3, #20]
 80095ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095b0:	441a      	add	r2, r3
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	615a      	str	r2, [r3, #20]
        /* Wrap */
        curBuffPosition = 0; 
 80095b6:	2300      	movs	r3, #0
 80095b8:	633b      	str	r3, [r7, #48]	; 0x30
        /* set NbCopiedBytes bytes with  ampount copied */
        NbCopiedBytes = NbBytesToCopy;
 80095ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095bc:	627b      	str	r3, [r7, #36]	; 0x24
        /* set the rest to copy if wrao , if no wrap will be 0 */
        NbBytesToCopy = elementSize - NbBytesToCopy;
 80095be:	88fa      	ldrh	r2, [r7, #6]
 80095c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095c2:	1ad3      	subs	r3, r2, r3
 80095c4:	62bb      	str	r3, [r7, #40]	; 0x28
        /* set the current element Size, will be used to calaculate next last position at beggining of loop */
        curElementSize = (elementSize) + elemSizeStorageRoom ;
 80095c6:	7ffb      	ldrb	r3, [r7, #31]
 80095c8:	b29a      	uxth	r2, r3
 80095ca:	88fb      	ldrh	r3, [r7, #6]
 80095cc:	4413      	add	r3, r2
 80095ce:	86fb      	strh	r3, [r7, #54]	; 0x36
 80095d0:	e0a4      	b.n	800971c <CircularQueue_Add+0x3c4>
      }
      else if (NbBytesToCopy)  /* We have a wrap  to manage */
 80095d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	f000 80a1 	beq.w	800971c <CircularQueue_Add+0x3c4>
      {
       /* case of CIRCULAR_QUEUE_NO_WRAP_FLAG option */
         if (q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG)
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	7f1b      	ldrb	r3, [r3, #28]
 80095de:	f003 0301 	and.w	r3, r3, #1
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d03a      	beq.n	800965c <CircularQueue_Add+0x304>
        {
          /* if element size are variable and NO_WRAP option, Invalidate end of buffer setting 0xFFFF size*/
          if (q->elementSize == 0)
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	891b      	ldrh	r3, [r3, #8]
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d10d      	bne.n	800960a <CircularQueue_Add+0x2b2>
          {
             q->qBuff[curBuffPosition-2] = 0xFF;
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	681a      	ldr	r2, [r3, #0]
 80095f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095f4:	3b02      	subs	r3, #2
 80095f6:	4413      	add	r3, r2
 80095f8:	22ff      	movs	r2, #255	; 0xff
 80095fa:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition-1] = 0xFF;
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	681a      	ldr	r2, [r3, #0]
 8009600:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009602:	3b01      	subs	r3, #1
 8009604:	4413      	add	r3, r2
 8009606:	22ff      	movs	r2, #255	; 0xff
 8009608:	701a      	strb	r2, [r3, #0]
          }
          q->byteCount += NbBytesToCopy;  /* invalid data at the end of buffer are take into account in byteCount */
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	695a      	ldr	r2, [r3, #20]
 800960e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009610:	441a      	add	r2, r3
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	615a      	str	r2, [r3, #20]
          /* No bytes coped a the end of buffer */
          NbCopiedBytes = 0;
 8009616:	2300      	movs	r3, #0
 8009618:	627b      	str	r3, [r7, #36]	; 0x24
          /* all element to be copied at the begnning of buffer */
          NbBytesToCopy = elementSize; 
 800961a:	88fb      	ldrh	r3, [r7, #6]
 800961c:	62bb      	str	r3, [r7, #40]	; 0x28
          /* Wrap */
          curBuffPosition = 0; 
 800961e:	2300      	movs	r3, #0
 8009620:	633b      	str	r3, [r7, #48]	; 0x30
          /* if variable size element, invalidate end of buffer setting OxFFFF in element header (size) */
          if (q->elementSize == 0)
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	891b      	ldrh	r3, [r3, #8]
 8009626:	2b00      	cmp	r3, #0
 8009628:	d16f      	bne.n	800970a <CircularQueue_Add+0x3b2>
          {
            q->qBuff[curBuffPosition++] = NbBytesToCopy & 0xFF;
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	681a      	ldr	r2, [r3, #0]
 800962e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009630:	1c59      	adds	r1, r3, #1
 8009632:	6339      	str	r1, [r7, #48]	; 0x30
 8009634:	4413      	add	r3, r2
 8009636:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009638:	b2d2      	uxtb	r2, r2
 800963a:	701a      	strb	r2, [r3, #0]
            q->qBuff[curBuffPosition++] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800963c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800963e:	0a18      	lsrs	r0, r3, #8
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	681a      	ldr	r2, [r3, #0]
 8009644:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009646:	1c59      	adds	r1, r3, #1
 8009648:	6339      	str	r1, [r7, #48]	; 0x30
 800964a:	4413      	add	r3, r2
 800964c:	b2c2      	uxtb	r2, r0
 800964e:	701a      	strb	r2, [r3, #0]
            q->byteCount += 2;   
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	695b      	ldr	r3, [r3, #20]
 8009654:	1c9a      	adds	r2, r3, #2
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	615a      	str	r2, [r3, #20]
 800965a:	e056      	b.n	800970a <CircularQueue_Add+0x3b2>
          } 
           
        }
        /* case of CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG option */
        else if (q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG)
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	7f1b      	ldrb	r3, [r3, #28]
 8009660:	f003 0302 	and.w	r3, r3, #2
 8009664:	2b00      	cmp	r3, #0
 8009666:	d050      	beq.n	800970a <CircularQueue_Add+0x3b2>
        {
          if (q->elementSize == 0)
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	891b      	ldrh	r3, [r3, #8]
 800966c:	2b00      	cmp	r3, #0
 800966e:	d14a      	bne.n	8009706 <CircularQueue_Add+0x3ae>
          {
            /* reset the size of current element to the nb bytes fitting at the end of buffer */
             q->qBuff[curBuffPosition-2] = NbBytesToCopy & 0xFF;
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	681a      	ldr	r2, [r3, #0]
 8009674:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009676:	3b02      	subs	r3, #2
 8009678:	4413      	add	r3, r2
 800967a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800967c:	b2d2      	uxtb	r2, r2
 800967e:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition-1] = (NbBytesToCopy & 0xFF00) >> 8 ;
 8009680:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009682:	0a19      	lsrs	r1, r3, #8
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	681a      	ldr	r2, [r3, #0]
 8009688:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800968a:	3b01      	subs	r3, #1
 800968c:	4413      	add	r3, r2
 800968e:	b2ca      	uxtb	r2, r1
 8009690:	701a      	strb	r2, [r3, #0]
             /* copy the bytes */ 
             memcpy(&q->qBuff[curBuffPosition],&x[i*elementSize],NbBytesToCopy);
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	681a      	ldr	r2, [r3, #0]
 8009696:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009698:	18d0      	adds	r0, r2, r3
 800969a:	88fb      	ldrh	r3, [r7, #6]
 800969c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800969e:	fb02 f303 	mul.w	r3, r2, r3
 80096a2:	68ba      	ldr	r2, [r7, #8]
 80096a4:	4413      	add	r3, r2
 80096a6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80096a8:	4619      	mov	r1, r3
 80096aa:	f001 fe7d 	bl	800b3a8 <memcpy>
             q->byteCount += NbBytesToCopy; 
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	695a      	ldr	r2, [r3, #20]
 80096b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096b4:	441a      	add	r2, r3
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	615a      	str	r2, [r3, #20]
             /* set the number of copied bytes */
             NbCopiedBytes = NbBytesToCopy;             
 80096ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096bc:	627b      	str	r3, [r7, #36]	; 0x24
             /* set rest of data to be copied to begnning of buffer */
             NbBytesToCopy = elementSize - NbBytesToCopy;
 80096be:	88fa      	ldrh	r2, [r7, #6]
 80096c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096c2:	1ad3      	subs	r3, r2, r3
 80096c4:	62bb      	str	r3, [r7, #40]	; 0x28
             /* one element more dur to split in 2 elements */
             q->elementCount++;
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	699b      	ldr	r3, [r3, #24]
 80096ca:	1c5a      	adds	r2, r3, #1
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	619a      	str	r2, [r3, #24]
             /* Wrap */
             curBuffPosition = 0; 
 80096d0:	2300      	movs	r3, #0
 80096d2:	633b      	str	r3, [r7, #48]	; 0x30
             /* Set new size for rest of data */
             q->qBuff[curBuffPosition++] = NbBytesToCopy & 0xFF;
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	681a      	ldr	r2, [r3, #0]
 80096d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096da:	1c59      	adds	r1, r3, #1
 80096dc:	6339      	str	r1, [r7, #48]	; 0x30
 80096de:	4413      	add	r3, r2
 80096e0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80096e2:	b2d2      	uxtb	r2, r2
 80096e4:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition++] = (NbBytesToCopy & 0xFF00) >> 8 ;
 80096e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096e8:	0a18      	lsrs	r0, r3, #8
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	681a      	ldr	r2, [r3, #0]
 80096ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096f0:	1c59      	adds	r1, r3, #1
 80096f2:	6339      	str	r1, [r7, #48]	; 0x30
 80096f4:	4413      	add	r3, r2
 80096f6:	b2c2      	uxtb	r2, r0
 80096f8:	701a      	strb	r2, [r3, #0]
             q->byteCount += 2;              
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	695b      	ldr	r3, [r3, #20]
 80096fe:	1c9a      	adds	r2, r3, #2
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	615a      	str	r2, [r3, #20]
 8009704:	e001      	b.n	800970a <CircularQueue_Add+0x3b2>
          else
          {
            /* Should not occur */
            /* can not manage split Flag on Fixed size element */
            /* Buffer is corrupted */
            return NULL;
 8009706:	2300      	movs	r3, #0
 8009708:	e049      	b.n	800979e <CircularQueue_Add+0x446>
          }
        }
        curElementSize = (NbBytesToCopy) + elemSizeStorageRoom ;
 800970a:	7ffb      	ldrb	r3, [r7, #31]
 800970c:	b29a      	uxth	r2, r3
 800970e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009710:	b29b      	uxth	r3, r3
 8009712:	4413      	add	r3, r2
 8009714:	86fb      	strh	r3, [r7, #54]	; 0x36
        q->last = 0;        
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	2200      	movs	r2, #0
 800971a:	611a      	str	r2, [r3, #16]
      }  
      
      /* some remaning byte to copy */
      if (NbBytesToCopy)      
 800971c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800971e:	2b00      	cmp	r3, #0
 8009720:	d015      	beq.n	800974e <CircularQueue_Add+0x3f6>
      {
        memcpy(&q->qBuff[curBuffPosition],&x[(i*elementSize)+NbCopiedBytes],NbBytesToCopy);
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	681a      	ldr	r2, [r3, #0]
 8009726:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009728:	18d0      	adds	r0, r2, r3
 800972a:	88fb      	ldrh	r3, [r7, #6]
 800972c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800972e:	fb03 f202 	mul.w	r2, r3, r2
 8009732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009734:	4413      	add	r3, r2
 8009736:	68ba      	ldr	r2, [r7, #8]
 8009738:	4413      	add	r3, r2
 800973a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800973c:	4619      	mov	r1, r3
 800973e:	f001 fe33 	bl	800b3a8 <memcpy>
        q->byteCount += NbBytesToCopy;
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	695a      	ldr	r2, [r3, #20]
 8009746:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009748:	441a      	add	r2, r3
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	615a      	str	r2, [r3, #20]
      }      
      
      /* One more element */
      q->elementCount++;
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	699b      	ldr	r3, [r3, #24]
 8009752:	1c5a      	adds	r2, r3, #1
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	619a      	str	r2, [r3, #24]
    for (i=0; i < nbElements; i++) 
 8009758:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800975a:	3301      	adds	r3, #1
 800975c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800975e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009760:	683b      	ldr	r3, [r7, #0]
 8009762:	429a      	cmp	r2, r3
 8009764:	f4ff aeb0 	bcc.w	80094c8 <CircularQueue_Add+0x170>
    }
    
    ptr = q->qBuff + (MOD((q->last+elemSizeStorageRoom ),q->queueMaxSize));
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	681a      	ldr	r2, [r3, #0]
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	6919      	ldr	r1, [r3, #16]
 8009770:	7ffb      	ldrb	r3, [r7, #31]
 8009772:	4419      	add	r1, r3
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	685b      	ldr	r3, [r3, #4]
 8009778:	4299      	cmp	r1, r3
 800977a:	d307      	bcc.n	800978c <CircularQueue_Add+0x434>
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	6919      	ldr	r1, [r3, #16]
 8009780:	7ffb      	ldrb	r3, [r7, #31]
 8009782:	4419      	add	r1, r3
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	685b      	ldr	r3, [r3, #4]
 8009788:	1acb      	subs	r3, r1, r3
 800978a:	e003      	b.n	8009794 <CircularQueue_Add+0x43c>
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	6919      	ldr	r1, [r3, #16]
 8009790:	7ffb      	ldrb	r3, [r7, #31]
 8009792:	440b      	add	r3, r1
 8009794:	4413      	add	r3, r2
 8009796:	623b      	str	r3, [r7, #32]
  /* for Breakpoint only...to remove */
  else
  {
    return NULL;
  }
  return ptr;
 8009798:	6a3b      	ldr	r3, [r7, #32]
 800979a:	e000      	b.n	800979e <CircularQueue_Add+0x446>
    return NULL;
 800979c:	2300      	movs	r3, #0
}
 800979e:	4618      	mov	r0, r3
 80097a0:	3738      	adds	r7, #56	; 0x38
 80097a2:	46bd      	mov	sp, r7
 80097a4:	bd80      	pop	{r7, pc}

080097a6 <CircularQueue_Remove>:
  * @param  q: pointer on queue structure  to be handled
  * @param  elementSize: Pointer to return Size of element to be removed (ignored if NULL)
  * @retval Pointer on removed element. NULL if queue was empty
  */
uint8_t* CircularQueue_Remove(queue_t *q, uint16_t* elementSize)
{
 80097a6:	b480      	push	{r7}
 80097a8:	b085      	sub	sp, #20
 80097aa:	af00      	add	r7, sp, #0
 80097ac:	6078      	str	r0, [r7, #4]
 80097ae:	6039      	str	r1, [r7, #0]
  uint8_t  elemSizeStorageRoom = 0;
 80097b0:	2300      	movs	r3, #0
 80097b2:	727b      	strb	r3, [r7, #9]
  uint8_t* ptr= NULL;
 80097b4:	2300      	movs	r3, #0
 80097b6:	60fb      	str	r3, [r7, #12]
  elemSizeStorageRoom = (q->elementSize == 0) ? 2 : 0;
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	891b      	ldrh	r3, [r3, #8]
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d101      	bne.n	80097c4 <CircularQueue_Remove+0x1e>
 80097c0:	2302      	movs	r3, #2
 80097c2:	e000      	b.n	80097c6 <CircularQueue_Remove+0x20>
 80097c4:	2300      	movs	r3, #0
 80097c6:	727b      	strb	r3, [r7, #9]
  uint16_t eltSize = 0;
 80097c8:	2300      	movs	r3, #0
 80097ca:	817b      	strh	r3, [r7, #10]
  if (q->byteCount > 0) 
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	695b      	ldr	r3, [r3, #20]
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	f000 80cc 	beq.w	800996e <CircularQueue_Remove+0x1c8>
  {
    /* retreive element Size */
    eltSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	891b      	ldrh	r3, [r3, #8]
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d121      	bne.n	8009822 <CircularQueue_Remove+0x7c>
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681a      	ldr	r2, [r3, #0]
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	68db      	ldr	r3, [r3, #12]
 80097e6:	4413      	add	r3, r2
 80097e8:	781b      	ldrb	r3, [r3, #0]
 80097ea:	b29a      	uxth	r2, r3
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	6819      	ldr	r1, [r3, #0]
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	68db      	ldr	r3, [r3, #12]
 80097f4:	1c58      	adds	r0, r3, #1
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	685b      	ldr	r3, [r3, #4]
 80097fa:	4298      	cmp	r0, r3
 80097fc:	d306      	bcc.n	800980c <CircularQueue_Remove+0x66>
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	68d8      	ldr	r0, [r3, #12]
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	685b      	ldr	r3, [r3, #4]
 8009806:	1ac3      	subs	r3, r0, r3
 8009808:	3301      	adds	r3, #1
 800980a:	e002      	b.n	8009812 <CircularQueue_Remove+0x6c>
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	68db      	ldr	r3, [r3, #12]
 8009810:	3301      	adds	r3, #1
 8009812:	440b      	add	r3, r1
 8009814:	781b      	ldrb	r3, [r3, #0]
 8009816:	b29b      	uxth	r3, r3
 8009818:	021b      	lsls	r3, r3, #8
 800981a:	b29b      	uxth	r3, r3
 800981c:	4413      	add	r3, r2
 800981e:	b29b      	uxth	r3, r3
 8009820:	e001      	b.n	8009826 <CircularQueue_Remove+0x80>
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	891b      	ldrh	r3, [r3, #8]
 8009826:	817b      	strh	r3, [r7, #10]

     if ((q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG) && !(q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG))
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	7f1b      	ldrb	r3, [r3, #28]
 800982c:	f003 0301 	and.w	r3, r3, #1
 8009830:	2b00      	cmp	r3, #0
 8009832:	d057      	beq.n	80098e4 <CircularQueue_Remove+0x13e>
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	7f1b      	ldrb	r3, [r3, #28]
 8009838:	f003 0302 	and.w	r3, r3, #2
 800983c:	2b00      	cmp	r3, #0
 800983e:	d151      	bne.n	80098e4 <CircularQueue_Remove+0x13e>
     {
       if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 8009840:	897b      	ldrh	r3, [r7, #10]
 8009842:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009846:	4293      	cmp	r3, r2
 8009848:	d103      	bne.n	8009852 <CircularQueue_Remove+0xac>
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	891b      	ldrh	r3, [r3, #8]
 800984e:	2b00      	cmp	r3, #0
 8009850:	d012      	beq.n	8009878 <CircularQueue_Remove+0xd2>
           ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	68da      	ldr	r2, [r3, #12]
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	691b      	ldr	r3, [r3, #16]
       if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800985a:	429a      	cmp	r2, r3
 800985c:	d942      	bls.n	80098e4 <CircularQueue_Remove+0x13e>
           ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	891b      	ldrh	r3, [r3, #8]
 8009862:	2b00      	cmp	r3, #0
 8009864:	d03e      	beq.n	80098e4 <CircularQueue_Remove+0x13e>
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	685a      	ldr	r2, [r3, #4]
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	68db      	ldr	r3, [r3, #12]
 800986e:	1ad3      	subs	r3, r2, r3
 8009870:	687a      	ldr	r2, [r7, #4]
 8009872:	8912      	ldrh	r2, [r2, #8]
 8009874:	4293      	cmp	r3, r2
 8009876:	d235      	bcs.n	80098e4 <CircularQueue_Remove+0x13e>
       {
          /* all data from current position up to the end of buffer are invalid */
          q->byteCount -= (q->queueMaxSize - q->first);
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	695a      	ldr	r2, [r3, #20]
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	68d9      	ldr	r1, [r3, #12]
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	685b      	ldr	r3, [r3, #4]
 8009884:	1acb      	subs	r3, r1, r3
 8009886:	441a      	add	r2, r3
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	615a      	str	r2, [r3, #20]
          /* Adjust first element pos */
          q->first = 0;
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	2200      	movs	r2, #0
 8009890:	60da      	str	r2, [r3, #12]
          /* retrieve the rigth size after the wrap [if varaible size element] */
          eltSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	891b      	ldrh	r3, [r3, #8]
 8009896:	2b00      	cmp	r3, #0
 8009898:	d121      	bne.n	80098de <CircularQueue_Remove+0x138>
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	681a      	ldr	r2, [r3, #0]
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	68db      	ldr	r3, [r3, #12]
 80098a2:	4413      	add	r3, r2
 80098a4:	781b      	ldrb	r3, [r3, #0]
 80098a6:	b29a      	uxth	r2, r3
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	6819      	ldr	r1, [r3, #0]
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	68db      	ldr	r3, [r3, #12]
 80098b0:	1c58      	adds	r0, r3, #1
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	685b      	ldr	r3, [r3, #4]
 80098b6:	4298      	cmp	r0, r3
 80098b8:	d306      	bcc.n	80098c8 <CircularQueue_Remove+0x122>
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	68d8      	ldr	r0, [r3, #12]
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	685b      	ldr	r3, [r3, #4]
 80098c2:	1ac3      	subs	r3, r0, r3
 80098c4:	3301      	adds	r3, #1
 80098c6:	e002      	b.n	80098ce <CircularQueue_Remove+0x128>
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	68db      	ldr	r3, [r3, #12]
 80098cc:	3301      	adds	r3, #1
 80098ce:	440b      	add	r3, r1
 80098d0:	781b      	ldrb	r3, [r3, #0]
 80098d2:	b29b      	uxth	r3, r3
 80098d4:	021b      	lsls	r3, r3, #8
 80098d6:	b29b      	uxth	r3, r3
 80098d8:	4413      	add	r3, r2
 80098da:	b29b      	uxth	r3, r3
 80098dc:	e001      	b.n	80098e2 <CircularQueue_Remove+0x13c>
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	891b      	ldrh	r3, [r3, #8]
 80098e2:	817b      	strh	r3, [r7, #10]
       }
     }

    /* retreive element */
    ptr = q->qBuff + (MOD((q->first + elemSizeStorageRoom), q->queueMaxSize));
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	681a      	ldr	r2, [r3, #0]
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	68d9      	ldr	r1, [r3, #12]
 80098ec:	7a7b      	ldrb	r3, [r7, #9]
 80098ee:	4419      	add	r1, r3
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	685b      	ldr	r3, [r3, #4]
 80098f4:	4299      	cmp	r1, r3
 80098f6:	d307      	bcc.n	8009908 <CircularQueue_Remove+0x162>
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	68d9      	ldr	r1, [r3, #12]
 80098fc:	7a7b      	ldrb	r3, [r7, #9]
 80098fe:	4419      	add	r1, r3
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	685b      	ldr	r3, [r3, #4]
 8009904:	1acb      	subs	r3, r1, r3
 8009906:	e003      	b.n	8009910 <CircularQueue_Remove+0x16a>
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	68d9      	ldr	r1, [r3, #12]
 800990c:	7a7b      	ldrb	r3, [r7, #9]
 800990e:	440b      	add	r3, r1
 8009910:	4413      	add	r3, r2
 8009912:	60fb      	str	r3, [r7, #12]

    /* adjust byte count */
    q->byteCount -= (eltSize + elemSizeStorageRoom) ;
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	695b      	ldr	r3, [r3, #20]
 8009918:	8979      	ldrh	r1, [r7, #10]
 800991a:	7a7a      	ldrb	r2, [r7, #9]
 800991c:	440a      	add	r2, r1
 800991e:	1a9a      	subs	r2, r3, r2
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	615a      	str	r2, [r3, #20]
    
    /* Adjust q->first */
    if (q->byteCount > 0)
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	695b      	ldr	r3, [r3, #20]
 8009928:	2b00      	cmp	r3, #0
 800992a:	d01b      	beq.n	8009964 <CircularQueue_Remove+0x1be>
    {
      q->first = MOD((q->first+ eltSize + elemSizeStorageRoom ), q->queueMaxSize);
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	68da      	ldr	r2, [r3, #12]
 8009930:	897b      	ldrh	r3, [r7, #10]
 8009932:	441a      	add	r2, r3
 8009934:	7a7b      	ldrb	r3, [r7, #9]
 8009936:	441a      	add	r2, r3
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	685b      	ldr	r3, [r3, #4]
 800993c:	429a      	cmp	r2, r3
 800993e:	d309      	bcc.n	8009954 <CircularQueue_Remove+0x1ae>
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	68da      	ldr	r2, [r3, #12]
 8009944:	897b      	ldrh	r3, [r7, #10]
 8009946:	441a      	add	r2, r3
 8009948:	7a7b      	ldrb	r3, [r7, #9]
 800994a:	441a      	add	r2, r3
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	685b      	ldr	r3, [r3, #4]
 8009950:	1ad3      	subs	r3, r2, r3
 8009952:	e005      	b.n	8009960 <CircularQueue_Remove+0x1ba>
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	68da      	ldr	r2, [r3, #12]
 8009958:	897b      	ldrh	r3, [r7, #10]
 800995a:	441a      	add	r2, r3
 800995c:	7a7b      	ldrb	r3, [r7, #9]
 800995e:	4413      	add	r3, r2
 8009960:	687a      	ldr	r2, [r7, #4]
 8009962:	60d3      	str	r3, [r2, #12]
    }    
    /* adjust element count */    
    --q->elementCount;    
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	699b      	ldr	r3, [r3, #24]
 8009968:	1e5a      	subs	r2, r3, #1
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	619a      	str	r2, [r3, #24]
  }
  if (elementSize != NULL)
 800996e:	683b      	ldr	r3, [r7, #0]
 8009970:	2b00      	cmp	r3, #0
 8009972:	d002      	beq.n	800997a <CircularQueue_Remove+0x1d4>
  {
    *elementSize = eltSize;
 8009974:	683b      	ldr	r3, [r7, #0]
 8009976:	897a      	ldrh	r2, [r7, #10]
 8009978:	801a      	strh	r2, [r3, #0]
  }
  return ptr;
 800997a:	68fb      	ldr	r3, [r7, #12]
}
 800997c:	4618      	mov	r0, r3
 800997e:	3714      	adds	r7, #20
 8009980:	46bd      	mov	sp, r7
 8009982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009986:	4770      	bx	lr

08009988 <CircularQueue_Sense>:
  * @param  q: pointer on queue structure  to be handled
  * @param  elementSize:  Pointer to return Size of element to be removed (ignored if NULL)
  * @retval Pointer on sensed element. NULL if queue was empty
  */
uint8_t* CircularQueue_Sense(queue_t *q, uint16_t* elementSize)
{
 8009988:	b480      	push	{r7}
 800998a:	b087      	sub	sp, #28
 800998c:	af00      	add	r7, sp, #0
 800998e:	6078      	str	r0, [r7, #4]
 8009990:	6039      	str	r1, [r7, #0]
  uint8_t  elemSizeStorageRoom = 0;
 8009992:	2300      	movs	r3, #0
 8009994:	72fb      	strb	r3, [r7, #11]
  uint8_t* x= NULL;
 8009996:	2300      	movs	r3, #0
 8009998:	617b      	str	r3, [r7, #20]
  elemSizeStorageRoom = (q->elementSize == 0) ? 2 : 0;
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	891b      	ldrh	r3, [r3, #8]
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d101      	bne.n	80099a6 <CircularQueue_Sense+0x1e>
 80099a2:	2302      	movs	r3, #2
 80099a4:	e000      	b.n	80099a8 <CircularQueue_Sense+0x20>
 80099a6:	2300      	movs	r3, #0
 80099a8:	72fb      	strb	r3, [r7, #11]
  uint16_t eltSize = 0;
 80099aa:	2300      	movs	r3, #0
 80099ac:	827b      	strh	r3, [r7, #18]
  uint32_t FirstElemetPos = 0;
 80099ae:	2300      	movs	r3, #0
 80099b0:	60fb      	str	r3, [r7, #12]
    
  if (q->byteCount > 0) 
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	695b      	ldr	r3, [r3, #20]
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	f000 8090 	beq.w	8009adc <CircularQueue_Sense+0x154>
  {
    FirstElemetPos = q->first;
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	68db      	ldr	r3, [r3, #12]
 80099c0:	60fb      	str	r3, [r7, #12]
    eltSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	891b      	ldrh	r3, [r3, #8]
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d121      	bne.n	8009a0e <CircularQueue_Sense+0x86>
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	681a      	ldr	r2, [r3, #0]
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	68db      	ldr	r3, [r3, #12]
 80099d2:	4413      	add	r3, r2
 80099d4:	781b      	ldrb	r3, [r3, #0]
 80099d6:	b29a      	uxth	r2, r3
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	6819      	ldr	r1, [r3, #0]
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	68db      	ldr	r3, [r3, #12]
 80099e0:	1c58      	adds	r0, r3, #1
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	685b      	ldr	r3, [r3, #4]
 80099e6:	4298      	cmp	r0, r3
 80099e8:	d306      	bcc.n	80099f8 <CircularQueue_Sense+0x70>
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	68d8      	ldr	r0, [r3, #12]
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	685b      	ldr	r3, [r3, #4]
 80099f2:	1ac3      	subs	r3, r0, r3
 80099f4:	3301      	adds	r3, #1
 80099f6:	e002      	b.n	80099fe <CircularQueue_Sense+0x76>
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	68db      	ldr	r3, [r3, #12]
 80099fc:	3301      	adds	r3, #1
 80099fe:	440b      	add	r3, r1
 8009a00:	781b      	ldrb	r3, [r3, #0]
 8009a02:	b29b      	uxth	r3, r3
 8009a04:	021b      	lsls	r3, r3, #8
 8009a06:	b29b      	uxth	r3, r3
 8009a08:	4413      	add	r3, r2
 8009a0a:	b29b      	uxth	r3, r3
 8009a0c:	e001      	b.n	8009a12 <CircularQueue_Sense+0x8a>
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	891b      	ldrh	r3, [r3, #8]
 8009a12:	827b      	strh	r3, [r7, #18]
    
    if ((q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG) && !(q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG))
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	7f1b      	ldrb	r3, [r3, #28]
 8009a18:	f003 0301 	and.w	r3, r3, #1
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d048      	beq.n	8009ab2 <CircularQueue_Sense+0x12a>
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	7f1b      	ldrb	r3, [r3, #28]
 8009a24:	f003 0302 	and.w	r3, r3, #2
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d142      	bne.n	8009ab2 <CircularQueue_Sense+0x12a>
    { 
      if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 8009a2c:	8a7b      	ldrh	r3, [r7, #18]
 8009a2e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009a32:	4293      	cmp	r3, r2
 8009a34:	d103      	bne.n	8009a3e <CircularQueue_Sense+0xb6>
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	891b      	ldrh	r3, [r3, #8]
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d012      	beq.n	8009a64 <CircularQueue_Sense+0xdc>
          ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	68da      	ldr	r2, [r3, #12]
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	691b      	ldr	r3, [r3, #16]
      if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 8009a46:	429a      	cmp	r2, r3
 8009a48:	d933      	bls.n	8009ab2 <CircularQueue_Sense+0x12a>
          ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	891b      	ldrh	r3, [r3, #8]
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d02f      	beq.n	8009ab2 <CircularQueue_Sense+0x12a>
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	685a      	ldr	r2, [r3, #4]
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	68db      	ldr	r3, [r3, #12]
 8009a5a:	1ad3      	subs	r3, r2, r3
 8009a5c:	687a      	ldr	r2, [r7, #4]
 8009a5e:	8912      	ldrh	r2, [r2, #8]
 8009a60:	4293      	cmp	r3, r2
 8009a62:	d226      	bcs.n	8009ab2 <CircularQueue_Sense+0x12a>

      {
        /* all data from current position up to the end of buffer are invalid */
        FirstElemetPos = 0; /* wrap to the begiining of buffer */
 8009a64:	2300      	movs	r3, #0
 8009a66:	60fb      	str	r3, [r7, #12]

        /* retrieve the rigth size after the wrap [if varaible size element] */
        eltSize = (q->elementSize == 0) ? q->qBuff[FirstElemetPos]+ ((q->qBuff[MOD((FirstElemetPos+1), q->queueMaxSize)])<<8) : q->elementSize;
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	891b      	ldrh	r3, [r3, #8]
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d11d      	bne.n	8009aac <CircularQueue_Sense+0x124>
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	681a      	ldr	r2, [r3, #0]
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	4413      	add	r3, r2
 8009a78:	781b      	ldrb	r3, [r3, #0]
 8009a7a:	b29a      	uxth	r2, r3
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	6819      	ldr	r1, [r3, #0]
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	1c58      	adds	r0, r3, #1
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	685b      	ldr	r3, [r3, #4]
 8009a88:	4298      	cmp	r0, r3
 8009a8a:	d305      	bcc.n	8009a98 <CircularQueue_Sense+0x110>
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	685b      	ldr	r3, [r3, #4]
 8009a90:	68f8      	ldr	r0, [r7, #12]
 8009a92:	1ac3      	subs	r3, r0, r3
 8009a94:	3301      	adds	r3, #1
 8009a96:	e001      	b.n	8009a9c <CircularQueue_Sense+0x114>
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	3301      	adds	r3, #1
 8009a9c:	440b      	add	r3, r1
 8009a9e:	781b      	ldrb	r3, [r3, #0]
 8009aa0:	b29b      	uxth	r3, r3
 8009aa2:	021b      	lsls	r3, r3, #8
 8009aa4:	b29b      	uxth	r3, r3
 8009aa6:	4413      	add	r3, r2
 8009aa8:	b29b      	uxth	r3, r3
 8009aaa:	e001      	b.n	8009ab0 <CircularQueue_Sense+0x128>
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	891b      	ldrh	r3, [r3, #8]
 8009ab0:	827b      	strh	r3, [r7, #18]
      }
   }
   /* retrieve element */
    x = q->qBuff + (MOD((FirstElemetPos + elemSizeStorageRoom), q->queueMaxSize));
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	681a      	ldr	r2, [r3, #0]
 8009ab6:	7af9      	ldrb	r1, [r7, #11]
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	4419      	add	r1, r3
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	685b      	ldr	r3, [r3, #4]
 8009ac0:	4299      	cmp	r1, r3
 8009ac2:	d306      	bcc.n	8009ad2 <CircularQueue_Sense+0x14a>
 8009ac4:	7af9      	ldrb	r1, [r7, #11]
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	4419      	add	r1, r3
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	685b      	ldr	r3, [r3, #4]
 8009ace:	1acb      	subs	r3, r1, r3
 8009ad0:	e002      	b.n	8009ad8 <CircularQueue_Sense+0x150>
 8009ad2:	7af9      	ldrb	r1, [r7, #11]
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	440b      	add	r3, r1
 8009ad8:	4413      	add	r3, r2
 8009ada:	617b      	str	r3, [r7, #20]
  }
  if (elementSize != NULL)
 8009adc:	683b      	ldr	r3, [r7, #0]
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d002      	beq.n	8009ae8 <CircularQueue_Sense+0x160>
  {
    *elementSize = eltSize;
 8009ae2:	683b      	ldr	r3, [r7, #0]
 8009ae4:	8a7a      	ldrh	r2, [r7, #18]
 8009ae6:	801a      	strh	r2, [r3, #0]
  }
  return x;
 8009ae8:	697b      	ldr	r3, [r7, #20]
}
 8009aea:	4618      	mov	r0, r3
 8009aec:	371c      	adds	r7, #28
 8009aee:	46bd      	mov	sp, r7
 8009af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009af4:	4770      	bx	lr
	...

08009af8 <LL_FLASH_GetUDN>:
  * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
  *         802.15.4 64-bit Device Address EUI-64.
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 8009af8:	b480      	push	{r7}
 8009afa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_REG(*((uint32_t *)UID64_BASE)));
 8009afc:	4b03      	ldr	r3, [pc, #12]	; (8009b0c <LL_FLASH_GetUDN+0x14>)
 8009afe:	681b      	ldr	r3, [r3, #0]
}
 8009b00:	4618      	mov	r0, r3
 8009b02:	46bd      	mov	sp, r7
 8009b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b08:	4770      	bx	lr
 8009b0a:	bf00      	nop
 8009b0c:	1fff7580 	.word	0x1fff7580

08009b10 <LL_FLASH_GetDeviceID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the device ID is 0x26
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x26 for STM32WB55x)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 8009b10:	b480      	push	{r7}
 8009b12:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 8009b14:	4b03      	ldr	r3, [pc, #12]	; (8009b24 <LL_FLASH_GetDeviceID+0x14>)
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	b2db      	uxtb	r3, r3
}
 8009b1a:	4618      	mov	r0, r3
 8009b1c:	46bd      	mov	sp, r7
 8009b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b22:	4770      	bx	lr
 8009b24:	1fff7584 	.word	0x1fff7584

08009b28 <LL_FLASH_GetSTCompanyID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 8009b28:	b480      	push	{r7}
 8009b2a:	af00      	add	r7, sp, #0
  return (uint32_t)(((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U ) & 0x00FFFFFFU);
 8009b2c:	4b03      	ldr	r3, [pc, #12]	; (8009b3c <LL_FLASH_GetSTCompanyID+0x14>)
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	0a1b      	lsrs	r3, r3, #8
}
 8009b32:	4618      	mov	r0, r3
 8009b34:	46bd      	mov	sp, r7
 8009b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b3a:	4770      	bx	lr
 8009b3c:	1fff7584 	.word	0x1fff7584

08009b40 <APP_BLE_Init>:

/* USER CODE END EV */

/* Functions Definition ------------------------------------------------------*/
void APP_BLE_Init( void )
{
 8009b40:	b5b0      	push	{r4, r5, r7, lr}
 8009b42:	b08e      	sub	sp, #56	; 0x38
 8009b44:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APP_BLE_Init_1 */

/* USER CODE END APP_BLE_Init_1 */
  SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet =
 8009b46:	4b21      	ldr	r3, [pc, #132]	; (8009bcc <APP_BLE_Init+0x8c>)
 8009b48:	1d3c      	adds	r4, r7, #4
 8009b4a:	461d      	mov	r5, r3
 8009b4c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009b4e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009b50:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009b52:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009b54:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009b56:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009b58:	682b      	ldr	r3, [r5, #0]
 8009b5a:	7023      	strb	r3, [r4, #0]
  };

  /**
   * Initialize Ble Transport Layer
   */
  Ble_Tl_Init( );
 8009b5c:	f000 f978 	bl	8009e50 <Ble_Tl_Init>

  /**
   * Do not allow standby in the application
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE);
 8009b60:	2101      	movs	r1, #1
 8009b62:	2002      	movs	r0, #2
 8009b64:	f001 f998 	bl	800ae98 <UTIL_LPM_SetOffMode>

  /**
   * Register the hci transport layer to handle BLE User Asynchronous Events
   */
  UTIL_SEQ_RegTask( 1<<CFG_TASK_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, hci_user_evt_proc);
 8009b68:	4a19      	ldr	r2, [pc, #100]	; (8009bd0 <APP_BLE_Init+0x90>)
 8009b6a:	2100      	movs	r1, #0
 8009b6c:	2002      	movs	r0, #2
 8009b6e:	f001 faad 	bl	800b0cc <UTIL_SEQ_RegTask>

  /**
   * Starts the BLE Stack on CPU2
   */
  if (SHCI_C2_BLE_Init( &ble_init_cmd_packet ) != SHCI_Success)
 8009b72:	1d3b      	adds	r3, r7, #4
 8009b74:	4618      	mov	r0, r3
 8009b76:	f7fe fbf5 	bl	8008364 <SHCI_C2_BLE_Init>
 8009b7a:	4603      	mov	r3, r0
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d001      	beq.n	8009b84 <APP_BLE_Init+0x44>
  {
    Error_Handler();
 8009b80:	f7f8 faca 	bl	8002118 <Error_Handler>
  }

  /**
   * Initialization of HCI & GATT & GAP layer
   */
  Ble_Hci_Gap_Gatt_Init();
 8009b84:	f000 f97a 	bl	8009e7c <Ble_Hci_Gap_Gatt_Init>

  /**
   * Initialization of the BLE Services
   */
  SVCCTL_Init();
 8009b88:	f7fe fb46 	bl	8008218 <SVCCTL_Init>

  /**
   * Initialization of the BLE App Context
   */
  BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8009b8c:	4b11      	ldr	r3, [pc, #68]	; (8009bd4 <APP_BLE_Init+0x94>)
 8009b8e:	2200      	movs	r2, #0
 8009b90:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
  BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 8009b94:	4b0f      	ldr	r3, [pc, #60]	; (8009bd4 <APP_BLE_Init+0x94>)
 8009b96:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009b9a:	82da      	strh	r2, [r3, #22]
  /**
   * From here, all initialization are BLE application specific
   */
  UTIL_SEQ_RegTask( 1<<CFG_TASK_ADV_CANCEL_ID, UTIL_SEQ_RFU, Adv_Cancel);
 8009b9c:	4a0e      	ldr	r2, [pc, #56]	; (8009bd8 <APP_BLE_Init+0x98>)
 8009b9e:	2100      	movs	r1, #0
 8009ba0:	2001      	movs	r0, #1
 8009ba2:	f001 fa93 	bl	800b0cc <UTIL_SEQ_RegTask>
  /**
   * Initialization of ADV - Ad Manufacturer Element - Support OTA Bit Mask
   */
#if(RADIO_ACTIVITY_EVENT != 0)
  aci_hal_set_radio_activity_mask(0x0006);
 8009ba6:	2006      	movs	r0, #6
 8009ba8:	f7fe f9a9 	bl	8007efe <aci_hal_set_radio_activity_mask>
  mutex = 1;
#endif
  /**
   * Initialize Custom Template Application
   */
  Custom_APP_Init();
 8009bac:	f000 fc50 	bl	800a450 <Custom_APP_Init>
/* USER CODE END APP_BLE_Init_3 */

  /**
   * Make device discoverable
   */
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[0] = NULL;
 8009bb0:	4b08      	ldr	r3, [pc, #32]	; (8009bd4 <APP_BLE_Init+0x94>)
 8009bb2:	2200      	movs	r2, #0
 8009bb4:	765a      	strb	r2, [r3, #25]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 0;
 8009bb6:	4b07      	ldr	r3, [pc, #28]	; (8009bd4 <APP_BLE_Init+0x94>)
 8009bb8:	2200      	movs	r2, #0
 8009bba:	761a      	strb	r2, [r3, #24]

  /**
   * Start to Advertise to be connected by a Client
   */
   Adv_Request(APP_BLE_FAST_ADV);
 8009bbc:	2001      	movs	r0, #1
 8009bbe:	f000 f9f7 	bl	8009fb0 <Adv_Request>

/* USER CODE BEGIN APP_BLE_Init_2 */

/* USER CODE END APP_BLE_Init_2 */
  return;
 8009bc2:	bf00      	nop
}
 8009bc4:	3738      	adds	r7, #56	; 0x38
 8009bc6:	46bd      	mov	sp, r7
 8009bc8:	bdb0      	pop	{r4, r5, r7, pc}
 8009bca:	bf00      	nop
 8009bcc:	0800c754 	.word	0x0800c754
 8009bd0:	08008581 	.word	0x08008581
 8009bd4:	20000188 	.word	0x20000188
 8009bd8:	0800a0ed 	.word	0x0800a0ed

08009bdc <SVCCTL_App_Notification>:

SVCCTL_UserEvtFlowStatus_t SVCCTL_App_Notification( void *pckt )
{
 8009bdc:	b580      	push	{r7, lr}
 8009bde:	b08a      	sub	sp, #40	; 0x28
 8009be0:	af00      	add	r7, sp, #0
 8009be2:	6078      	str	r0, [r7, #4]
  hci_event_pckt *event_pckt;
  evt_le_meta_event *meta_evt;
  evt_blecore_aci *blecore_evt;

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	3301      	adds	r3, #1
 8009be8:	627b      	str	r3, [r7, #36]	; 0x24

  /* USER CODE BEGIN SVCCTL_App_Notification */

  /* USER CODE END SVCCTL_App_Notification */

  switch (event_pckt->evt)
 8009bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bec:	781b      	ldrb	r3, [r3, #0]
 8009bee:	2bff      	cmp	r3, #255	; 0xff
 8009bf0:	f000 8082 	beq.w	8009cf8 <SVCCTL_App_Notification+0x11c>
 8009bf4:	2bff      	cmp	r3, #255	; 0xff
 8009bf6:	f300 8108 	bgt.w	8009e0a <SVCCTL_App_Notification+0x22e>
 8009bfa:	2b05      	cmp	r3, #5
 8009bfc:	d002      	beq.n	8009c04 <SVCCTL_App_Notification+0x28>
 8009bfe:	2b3e      	cmp	r3, #62	; 0x3e
 8009c00:	d02d      	beq.n	8009c5e <SVCCTL_App_Notification+0x82>

      default:
      /* USER CODE BEGIN ECODE_DEFAULT*/

      /* USER CODE END ECODE_DEFAULT*/
      break;
 8009c02:	e102      	b.n	8009e0a <SVCCTL_App_Notification+0x22e>
      disconnection_complete_event = (hci_disconnection_complete_event_rp0 *) event_pckt->data;
 8009c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c06:	3302      	adds	r3, #2
 8009c08:	60bb      	str	r3, [r7, #8]
      if (disconnection_complete_event->Connection_Handle == BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 8009c0a:	68bb      	ldr	r3, [r7, #8]
 8009c0c:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8009c10:	b29a      	uxth	r2, r3
 8009c12:	4b82      	ldr	r3, [pc, #520]	; (8009e1c <SVCCTL_App_Notification+0x240>)
 8009c14:	8adb      	ldrh	r3, [r3, #22]
 8009c16:	429a      	cmp	r2, r3
 8009c18:	d113      	bne.n	8009c42 <SVCCTL_App_Notification+0x66>
        BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0;
 8009c1a:	4b80      	ldr	r3, [pc, #512]	; (8009e1c <SVCCTL_App_Notification+0x240>)
 8009c1c:	2200      	movs	r2, #0
 8009c1e:	82da      	strh	r2, [r3, #22]
        BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8009c20:	4b7e      	ldr	r3, [pc, #504]	; (8009e1c <SVCCTL_App_Notification+0x240>)
 8009c22:	2200      	movs	r2, #0
 8009c24:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
        APP_DBG_MSG("\r\n\r** DISCONNECTION EVENT WITH CLIENT \n");
 8009c28:	487d      	ldr	r0, [pc, #500]	; (8009e20 <SVCCTL_App_Notification+0x244>)
 8009c2a:	f7ff f99f 	bl	8008f6c <DbgTraceGetFileName>
 8009c2e:	4601      	mov	r1, r0
 8009c30:	f44f 73c6 	mov.w	r3, #396	; 0x18c
 8009c34:	4a7b      	ldr	r2, [pc, #492]	; (8009e24 <SVCCTL_App_Notification+0x248>)
 8009c36:	487c      	ldr	r0, [pc, #496]	; (8009e28 <SVCCTL_App_Notification+0x24c>)
 8009c38:	f001 fbcc 	bl	800b3d4 <iprintf>
 8009c3c:	487b      	ldr	r0, [pc, #492]	; (8009e2c <SVCCTL_App_Notification+0x250>)
 8009c3e:	f001 fc4f 	bl	800b4e0 <puts>
      Adv_Request(APP_BLE_FAST_ADV);
 8009c42:	2001      	movs	r0, #1
 8009c44:	f000 f9b4 	bl	8009fb0 <Adv_Request>
      handleNotification.Custom_Evt_Opcode = CUSTOM_DISCON_HANDLE_EVT;
 8009c48:	4b79      	ldr	r3, [pc, #484]	; (8009e30 <SVCCTL_App_Notification+0x254>)
 8009c4a:	2201      	movs	r2, #1
 8009c4c:	701a      	strb	r2, [r3, #0]
      handleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 8009c4e:	4b73      	ldr	r3, [pc, #460]	; (8009e1c <SVCCTL_App_Notification+0x240>)
 8009c50:	8ada      	ldrh	r2, [r3, #22]
 8009c52:	4b77      	ldr	r3, [pc, #476]	; (8009e30 <SVCCTL_App_Notification+0x254>)
 8009c54:	805a      	strh	r2, [r3, #2]
      Custom_APP_Notification(&handleNotification);
 8009c56:	4876      	ldr	r0, [pc, #472]	; (8009e30 <SVCCTL_App_Notification+0x254>)
 8009c58:	f000 fbe6 	bl	800a428 <Custom_APP_Notification>
    break; /* HCI_DISCONNECTION_COMPLETE_EVT_CODE */
 8009c5c:	e0d8      	b.n	8009e10 <SVCCTL_App_Notification+0x234>
      meta_evt = (evt_le_meta_event*) event_pckt->data;
 8009c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c60:	3302      	adds	r3, #2
 8009c62:	613b      	str	r3, [r7, #16]
      switch (meta_evt->subevent)
 8009c64:	693b      	ldr	r3, [r7, #16]
 8009c66:	781b      	ldrb	r3, [r3, #0]
 8009c68:	2b01      	cmp	r3, #1
 8009c6a:	d00f      	beq.n	8009c8c <SVCCTL_App_Notification+0xb0>
 8009c6c:	2b03      	cmp	r3, #3
 8009c6e:	d141      	bne.n	8009cf4 <SVCCTL_App_Notification+0x118>
          APP_DBG_MSG("\r\n\r** CONNECTION UPDATE EVENT WITH CLIENT \n");
 8009c70:	486b      	ldr	r0, [pc, #428]	; (8009e20 <SVCCTL_App_Notification+0x244>)
 8009c72:	f7ff f97b 	bl	8008f6c <DbgTraceGetFileName>
 8009c76:	4601      	mov	r1, r0
 8009c78:	f44f 73d4 	mov.w	r3, #424	; 0x1a8
 8009c7c:	4a69      	ldr	r2, [pc, #420]	; (8009e24 <SVCCTL_App_Notification+0x248>)
 8009c7e:	486a      	ldr	r0, [pc, #424]	; (8009e28 <SVCCTL_App_Notification+0x24c>)
 8009c80:	f001 fba8 	bl	800b3d4 <iprintf>
 8009c84:	486b      	ldr	r0, [pc, #428]	; (8009e34 <SVCCTL_App_Notification+0x258>)
 8009c86:	f001 fc2b 	bl	800b4e0 <puts>
          break;
 8009c8a:	e034      	b.n	8009cf6 <SVCCTL_App_Notification+0x11a>
          connection_complete_event = (hci_le_connection_complete_event_rp0 *) meta_evt->data;
 8009c8c:	693b      	ldr	r3, [r7, #16]
 8009c8e:	3301      	adds	r3, #1
 8009c90:	60fb      	str	r3, [r7, #12]
          APP_DBG_MSG("HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE for connection handle 0x%x\n", connection_complete_event->Connection_Handle);
 8009c92:	4863      	ldr	r0, [pc, #396]	; (8009e20 <SVCCTL_App_Notification+0x244>)
 8009c94:	f7ff f96a 	bl	8008f6c <DbgTraceGetFileName>
 8009c98:	4601      	mov	r1, r0
 8009c9a:	f240 13b7 	movw	r3, #439	; 0x1b7
 8009c9e:	4a61      	ldr	r2, [pc, #388]	; (8009e24 <SVCCTL_App_Notification+0x248>)
 8009ca0:	4861      	ldr	r0, [pc, #388]	; (8009e28 <SVCCTL_App_Notification+0x24c>)
 8009ca2:	f001 fb97 	bl	800b3d4 <iprintf>
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8009cac:	b29b      	uxth	r3, r3
 8009cae:	4619      	mov	r1, r3
 8009cb0:	4861      	ldr	r0, [pc, #388]	; (8009e38 <SVCCTL_App_Notification+0x25c>)
 8009cb2:	f001 fb8f 	bl	800b3d4 <iprintf>
          if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 8009cb6:	4b59      	ldr	r3, [pc, #356]	; (8009e1c <SVCCTL_App_Notification+0x240>)
 8009cb8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009cbc:	2b04      	cmp	r3, #4
 8009cbe:	d104      	bne.n	8009cca <SVCCTL_App_Notification+0xee>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_CLIENT;
 8009cc0:	4b56      	ldr	r3, [pc, #344]	; (8009e1c <SVCCTL_App_Notification+0x240>)
 8009cc2:	2206      	movs	r2, #6
 8009cc4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
 8009cc8:	e003      	b.n	8009cd2 <SVCCTL_App_Notification+0xf6>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_SERVER;
 8009cca:	4b54      	ldr	r3, [pc, #336]	; (8009e1c <SVCCTL_App_Notification+0x240>)
 8009ccc:	2205      	movs	r2, #5
 8009cce:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
          BleApplicationContext.BleApplicationContext_legacy.connectionHandle = connection_complete_event->Connection_Handle;
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8009cd8:	b29a      	uxth	r2, r3
 8009cda:	4b50      	ldr	r3, [pc, #320]	; (8009e1c <SVCCTL_App_Notification+0x240>)
 8009cdc:	82da      	strh	r2, [r3, #22]
          handleNotification.Custom_Evt_Opcode = CUSTOM_CONN_HANDLE_EVT;
 8009cde:	4b54      	ldr	r3, [pc, #336]	; (8009e30 <SVCCTL_App_Notification+0x254>)
 8009ce0:	2200      	movs	r2, #0
 8009ce2:	701a      	strb	r2, [r3, #0]
          handleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 8009ce4:	4b4d      	ldr	r3, [pc, #308]	; (8009e1c <SVCCTL_App_Notification+0x240>)
 8009ce6:	8ada      	ldrh	r2, [r3, #22]
 8009ce8:	4b51      	ldr	r3, [pc, #324]	; (8009e30 <SVCCTL_App_Notification+0x254>)
 8009cea:	805a      	strh	r2, [r3, #2]
          Custom_APP_Notification(&handleNotification);
 8009cec:	4850      	ldr	r0, [pc, #320]	; (8009e30 <SVCCTL_App_Notification+0x254>)
 8009cee:	f000 fb9b 	bl	800a428 <Custom_APP_Notification>
        break; /* HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE */
 8009cf2:	e000      	b.n	8009cf6 <SVCCTL_App_Notification+0x11a>
          break;
 8009cf4:	bf00      	nop
    break; /* HCI_LE_META_EVT_CODE */
 8009cf6:	e08b      	b.n	8009e10 <SVCCTL_App_Notification+0x234>
      blecore_evt = (evt_blecore_aci*) event_pckt->data;
 8009cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cfa:	3302      	adds	r3, #2
 8009cfc:	623b      	str	r3, [r7, #32]
      switch (blecore_evt->ecode)
 8009cfe:	6a3b      	ldr	r3, [r7, #32]
 8009d00:	881b      	ldrh	r3, [r3, #0]
 8009d02:	b29b      	uxth	r3, r3
 8009d04:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009d08:	d07b      	beq.n	8009e02 <SVCCTL_App_Notification+0x226>
 8009d0a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009d0e:	dc7e      	bgt.n	8009e0e <SVCCTL_App_Notification+0x232>
 8009d10:	2b04      	cmp	r3, #4
 8009d12:	d078      	beq.n	8009e06 <SVCCTL_App_Notification+0x22a>
 8009d14:	2b04      	cmp	r3, #4
 8009d16:	db7a      	blt.n	8009e0e <SVCCTL_App_Notification+0x232>
 8009d18:	f240 420a 	movw	r2, #1034	; 0x40a
 8009d1c:	4293      	cmp	r3, r2
 8009d1e:	dc76      	bgt.n	8009e0e <SVCCTL_App_Notification+0x232>
 8009d20:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009d24:	dd73      	ble.n	8009e0e <SVCCTL_App_Notification+0x232>
 8009d26:	f2a3 4301 	subw	r3, r3, #1025	; 0x401
 8009d2a:	2b09      	cmp	r3, #9
 8009d2c:	d86f      	bhi.n	8009e0e <SVCCTL_App_Notification+0x232>
 8009d2e:	a201      	add	r2, pc, #4	; (adr r2, 8009d34 <SVCCTL_App_Notification+0x158>)
 8009d30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d34:	08009ddb 	.word	0x08009ddb
 8009d38:	08009d95 	.word	0x08009d95
 8009d3c:	08009e0f 	.word	0x08009e0f
 8009d40:	08009e0f 	.word	0x08009e0f
 8009d44:	08009e0f 	.word	0x08009e0f
 8009d48:	08009e0f 	.word	0x08009e0f
 8009d4c:	08009d5d 	.word	0x08009d5d
 8009d50:	08009e0f 	.word	0x08009e0f
 8009d54:	08009da3 	.word	0x08009da3
 8009d58:	08009d79 	.word	0x08009d79
        APP_DBG_MSG("\r\n\r** ACI_GAP_PROC_COMPLETE_VSEVT_CODE \n");
 8009d5c:	4830      	ldr	r0, [pc, #192]	; (8009e20 <SVCCTL_App_Notification+0x244>)
 8009d5e:	f7ff f905 	bl	8008f6c <DbgTraceGetFileName>
 8009d62:	4601      	mov	r1, r0
 8009d64:	f44f 73f9 	mov.w	r3, #498	; 0x1f2
 8009d68:	4a2e      	ldr	r2, [pc, #184]	; (8009e24 <SVCCTL_App_Notification+0x248>)
 8009d6a:	482f      	ldr	r0, [pc, #188]	; (8009e28 <SVCCTL_App_Notification+0x24c>)
 8009d6c:	f001 fb32 	bl	800b3d4 <iprintf>
 8009d70:	4832      	ldr	r0, [pc, #200]	; (8009e3c <SVCCTL_App_Notification+0x260>)
 8009d72:	f001 fbb5 	bl	800b4e0 <puts>
          break; /* ACI_GAP_PROC_COMPLETE_VSEVT_CODE */
 8009d76:	e047      	b.n	8009e08 <SVCCTL_App_Notification+0x22c>
         APP_DBG_MSG("\r\n\r** ACI_GAP_KEYPRESS_NOTIFICATION_VSEVT_CODE \n");
 8009d78:	4829      	ldr	r0, [pc, #164]	; (8009e20 <SVCCTL_App_Notification+0x244>)
 8009d7a:	f7ff f8f7 	bl	8008f6c <DbgTraceGetFileName>
 8009d7e:	4601      	mov	r1, r0
 8009d80:	f240 2301 	movw	r3, #513	; 0x201
 8009d84:	4a27      	ldr	r2, [pc, #156]	; (8009e24 <SVCCTL_App_Notification+0x248>)
 8009d86:	4828      	ldr	r0, [pc, #160]	; (8009e28 <SVCCTL_App_Notification+0x24c>)
 8009d88:	f001 fb24 	bl	800b3d4 <iprintf>
 8009d8c:	482c      	ldr	r0, [pc, #176]	; (8009e40 <SVCCTL_App_Notification+0x264>)
 8009d8e:	f001 fba7 	bl	800b4e0 <puts>
        break;
 8009d92:	e039      	b.n	8009e08 <SVCCTL_App_Notification+0x22c>
            aci_gap_pass_key_resp(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, CFG_FIXED_PIN);
 8009d94:	4b21      	ldr	r3, [pc, #132]	; (8009e1c <SVCCTL_App_Notification+0x240>)
 8009d96:	8adb      	ldrh	r3, [r3, #22]
 8009d98:	492a      	ldr	r1, [pc, #168]	; (8009e44 <SVCCTL_App_Notification+0x268>)
 8009d9a:	4618      	mov	r0, r3
 8009d9c:	f7fd fa04 	bl	80071a8 <aci_gap_pass_key_resp>
        break;
 8009da0:	e032      	b.n	8009e08 <SVCCTL_App_Notification+0x22c>
            evt_numeric_value = (aci_gap_numeric_comparison_value_event_rp0 *)blecore_evt->data;
 8009da2:	6a3b      	ldr	r3, [r7, #32]
 8009da4:	3302      	adds	r3, #2
 8009da6:	61fb      	str	r3, [r7, #28]
            numeric_value = evt_numeric_value->Numeric_Value;
 8009da8:	69fb      	ldr	r3, [r7, #28]
 8009daa:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8009dae:	61bb      	str	r3, [r7, #24]
            APP_DBG_MSG("numeric_value = %ld\n", numeric_value);
 8009db0:	481b      	ldr	r0, [pc, #108]	; (8009e20 <SVCCTL_App_Notification+0x244>)
 8009db2:	f7ff f8db 	bl	8008f6c <DbgTraceGetFileName>
 8009db6:	4601      	mov	r1, r0
 8009db8:	f240 230b 	movw	r3, #523	; 0x20b
 8009dbc:	4a19      	ldr	r2, [pc, #100]	; (8009e24 <SVCCTL_App_Notification+0x248>)
 8009dbe:	481a      	ldr	r0, [pc, #104]	; (8009e28 <SVCCTL_App_Notification+0x24c>)
 8009dc0:	f001 fb08 	bl	800b3d4 <iprintf>
 8009dc4:	69b9      	ldr	r1, [r7, #24]
 8009dc6:	4820      	ldr	r0, [pc, #128]	; (8009e48 <SVCCTL_App_Notification+0x26c>)
 8009dc8:	f001 fb04 	bl	800b3d4 <iprintf>
            aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, YES);
 8009dcc:	4b13      	ldr	r3, [pc, #76]	; (8009e1c <SVCCTL_App_Notification+0x240>)
 8009dce:	8adb      	ldrh	r3, [r3, #22]
 8009dd0:	2101      	movs	r1, #1
 8009dd2:	4618      	mov	r0, r3
 8009dd4:	f7fd fb92 	bl	80074fc <aci_gap_numeric_comparison_value_confirm_yesno>
        break;
 8009dd8:	e016      	b.n	8009e08 <SVCCTL_App_Notification+0x22c>
            pairing_complete = (aci_gap_pairing_complete_event_rp0*)blecore_evt->data;
 8009dda:	6a3b      	ldr	r3, [r7, #32]
 8009ddc:	3302      	adds	r3, #2
 8009dde:	617b      	str	r3, [r7, #20]
            APP_DBG_MSG("BLE_CTRL_App_Notification: ACI_GAP_PAIRING_COMPLETE_VSEVT_CODE, pairing_complete->Status = %d\n",pairing_complete->Status);
 8009de0:	480f      	ldr	r0, [pc, #60]	; (8009e20 <SVCCTL_App_Notification+0x244>)
 8009de2:	f7ff f8c3 	bl	8008f6c <DbgTraceGetFileName>
 8009de6:	4601      	mov	r1, r0
 8009de8:	f240 2311 	movw	r3, #529	; 0x211
 8009dec:	4a0d      	ldr	r2, [pc, #52]	; (8009e24 <SVCCTL_App_Notification+0x248>)
 8009dee:	480e      	ldr	r0, [pc, #56]	; (8009e28 <SVCCTL_App_Notification+0x24c>)
 8009df0:	f001 faf0 	bl	800b3d4 <iprintf>
 8009df4:	697b      	ldr	r3, [r7, #20]
 8009df6:	789b      	ldrb	r3, [r3, #2]
 8009df8:	4619      	mov	r1, r3
 8009dfa:	4814      	ldr	r0, [pc, #80]	; (8009e4c <SVCCTL_App_Notification+0x270>)
 8009dfc:	f001 faea 	bl	800b3d4 <iprintf>
        break;
 8009e00:	e002      	b.n	8009e08 <SVCCTL_App_Notification+0x22c>
      break;
 8009e02:	bf00      	nop
 8009e04:	e003      	b.n	8009e0e <SVCCTL_App_Notification+0x232>
          break; /* ACI_HAL_END_OF_RADIO_ACTIVITY_VSEVT_CODE */
 8009e06:	bf00      	nop
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8009e08:	e001      	b.n	8009e0e <SVCCTL_App_Notification+0x232>
      break;
 8009e0a:	bf00      	nop
 8009e0c:	e000      	b.n	8009e10 <SVCCTL_App_Notification+0x234>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8009e0e:	bf00      	nop
  }

  return (SVCCTL_UserEvtFlowEnable);
 8009e10:	2301      	movs	r3, #1
}
 8009e12:	4618      	mov	r0, r3
 8009e14:	3728      	adds	r7, #40	; 0x28
 8009e16:	46bd      	mov	sp, r7
 8009e18:	bd80      	pop	{r7, pc}
 8009e1a:	bf00      	nop
 8009e1c:	20000188 	.word	0x20000188
 8009e20:	0800c788 	.word	0x0800c788
 8009e24:	0800ce6c 	.word	0x0800ce6c
 8009e28:	0800c7a4 	.word	0x0800c7a4
 8009e2c:	0800c7b8 	.word	0x0800c7b8
 8009e30:	20001530 	.word	0x20001530
 8009e34:	0800c7e0 	.word	0x0800c7e0
 8009e38:	0800c80c 	.word	0x0800c80c
 8009e3c:	0800c850 	.word	0x0800c850
 8009e40:	0800c878 	.word	0x0800c878
 8009e44:	0001b207 	.word	0x0001b207
 8009e48:	0800c8a8 	.word	0x0800c8a8
 8009e4c:	0800c8c0 	.word	0x0800c8c0

08009e50 <Ble_Tl_Init>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Ble_Tl_Init( void )
{
 8009e50:	b580      	push	{r7, lr}
 8009e52:	b082      	sub	sp, #8
 8009e54:	af00      	add	r7, sp, #0
  HCI_TL_HciInitConf_t Hci_Tl_Init_Conf;

  Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer;
 8009e56:	4b06      	ldr	r3, [pc, #24]	; (8009e70 <Ble_Tl_Init+0x20>)
 8009e58:	603b      	str	r3, [r7, #0]
  Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 8009e5a:	4b06      	ldr	r3, [pc, #24]	; (8009e74 <Ble_Tl_Init+0x24>)
 8009e5c:	607b      	str	r3, [r7, #4]
  hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 8009e5e:	463b      	mov	r3, r7
 8009e60:	4619      	mov	r1, r3
 8009e62:	4805      	ldr	r0, [pc, #20]	; (8009e78 <Ble_Tl_Init+0x28>)
 8009e64:	f7fe fb70 	bl	8008548 <hci_init>

  return;
 8009e68:	bf00      	nop
}
 8009e6a:	3708      	adds	r7, #8
 8009e6c:	46bd      	mov	sp, r7
 8009e6e:	bd80      	pop	{r7, pc}
 8009e70:	200300d4 	.word	0x200300d4
 8009e74:	0800a209 	.word	0x0800a209
 8009e78:	0800a1d1 	.word	0x0800a1d1

08009e7c <Ble_Hci_Gap_Gatt_Init>:

static void Ble_Hci_Gap_Gatt_Init(void){
 8009e7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009e7e:	b08d      	sub	sp, #52	; 0x34
 8009e80:	af06      	add	r7, sp, #24

  uint8_t role;
  uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle;
  const uint8_t *bd_addr;
  uint16_t appearance[1] = { BLE_CFG_GAP_APPEARANCE };
 8009e82:	2300      	movs	r3, #0
 8009e84:	80bb      	strh	r3, [r7, #4]

  /**
   * Initialize HCI layer
   */
  /*HCI Reset to synchronise BLE Stack*/
  hci_reset();
 8009e86:	f7fe f88e 	bl	8007fa6 <hci_reset>

  /**
   * Write the BD Address
   */

  bd_addr = BleGetBdAddress();
 8009e8a:	f000 f8eb 	bl	800a064 <BleGetBdAddress>
 8009e8e:	6178      	str	r0, [r7, #20]
  aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET,
 8009e90:	697a      	ldr	r2, [r7, #20]
 8009e92:	2106      	movs	r1, #6
 8009e94:	2000      	movs	r0, #0
 8009e96:	f7fd ff46 	bl	8007d26 <aci_hal_write_config_data>
#endif

  /**
   * Write Identity root key used to derive LTK and CSRK
   */
  aci_hal_write_config_data( CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)BLE_CFG_IR_VALUE );
 8009e9a:	4a40      	ldr	r2, [pc, #256]	; (8009f9c <Ble_Hci_Gap_Gatt_Init+0x120>)
 8009e9c:	2110      	movs	r1, #16
 8009e9e:	2018      	movs	r0, #24
 8009ea0:	f7fd ff41 	bl	8007d26 <aci_hal_write_config_data>

  /**
   * Write Encryption root key used to derive LTK and CSRK
   */
  aci_hal_write_config_data( CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)BLE_CFG_ER_VALUE );
 8009ea4:	4a3e      	ldr	r2, [pc, #248]	; (8009fa0 <Ble_Hci_Gap_Gatt_Init+0x124>)
 8009ea6:	2110      	movs	r1, #16
 8009ea8:	2008      	movs	r0, #8
 8009eaa:	f7fd ff3c 	bl	8007d26 <aci_hal_write_config_data>

  /**
   * Set TX Power to 0dBm.
   */
  aci_hal_set_tx_power_level(1, CFG_TX_POWER);
 8009eae:	2119      	movs	r1, #25
 8009eb0:	2001      	movs	r0, #1
 8009eb2:	f7fd ffbd 	bl	8007e30 <aci_hal_set_tx_power_level>

  /**
   * Initialize GATT interface
   */
  aci_gatt_init();
 8009eb6:	f7fd fb88 	bl	80075ca <aci_gatt_init>

  /**
   * Initialize GAP interface
   */
  role = 0;
 8009eba:	2300      	movs	r3, #0
 8009ebc:	74fb      	strb	r3, [r7, #19]

#if (BLE_CFG_PERIPHERAL == 1)
  role |= GAP_PERIPHERAL_ROLE;
 8009ebe:	7cfb      	ldrb	r3, [r7, #19]
 8009ec0:	f043 0301 	orr.w	r3, r3, #1
 8009ec4:	74fb      	strb	r3, [r7, #19]

#if (BLE_CFG_CENTRAL == 1)
  role |= GAP_CENTRAL_ROLE;
#endif

  if (role > 0)
 8009ec6:	7cfb      	ldrb	r3, [r7, #19]
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d01d      	beq.n	8009f08 <Ble_Hci_Gap_Gatt_Init+0x8c>
  {
    const char *name = CFG_GAP_DEVICE_NAME;
 8009ecc:	4b35      	ldr	r3, [pc, #212]	; (8009fa4 <Ble_Hci_Gap_Gatt_Init+0x128>)
 8009ece:	60fb      	str	r3, [r7, #12]
    aci_gap_init(role,
 8009ed0:	f107 020a 	add.w	r2, r7, #10
 8009ed4:	7cf8      	ldrb	r0, [r7, #19]
 8009ed6:	1dbb      	adds	r3, r7, #6
 8009ed8:	9301      	str	r3, [sp, #4]
 8009eda:	f107 0308 	add.w	r3, r7, #8
 8009ede:	9300      	str	r3, [sp, #0]
 8009ee0:	4613      	mov	r3, r2
 8009ee2:	2209      	movs	r2, #9
 8009ee4:	2100      	movs	r1, #0
 8009ee6:	f7fd f9c6 	bl	8007276 <aci_gap_init>
                 CFG_GAP_DEVICE_NAME_LENGTH,
                 &gap_service_handle,
                 &gap_dev_name_char_handle,
                 &gap_appearance_char_handle);

    if (aci_gatt_update_char_value(gap_service_handle, gap_dev_name_char_handle, 0, strlen(name), (uint8_t *) name))
 8009eea:	897c      	ldrh	r4, [r7, #10]
 8009eec:	893d      	ldrh	r5, [r7, #8]
 8009eee:	68f8      	ldr	r0, [r7, #12]
 8009ef0:	f7f6 f946 	bl	8000180 <strlen>
 8009ef4:	4603      	mov	r3, r0
 8009ef6:	b2da      	uxtb	r2, r3
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	9300      	str	r3, [sp, #0]
 8009efc:	4613      	mov	r3, r2
 8009efe:	2200      	movs	r2, #0
 8009f00:	4629      	mov	r1, r5
 8009f02:	4620      	mov	r0, r4
 8009f04:	f7fd fd64 	bl	80079d0 <aci_gatt_update_char_value>
    {
      BLE_DBG_SVCCTL_MSG("Device Name aci_gatt_update_char_value failed.\n");
    }
  }

  if(aci_gatt_update_char_value(gap_service_handle,
 8009f08:	8978      	ldrh	r0, [r7, #10]
 8009f0a:	88f9      	ldrh	r1, [r7, #6]
 8009f0c:	1d3b      	adds	r3, r7, #4
 8009f0e:	9300      	str	r3, [sp, #0]
 8009f10:	2302      	movs	r3, #2
 8009f12:	2200      	movs	r2, #0
 8009f14:	f7fd fd5c 	bl	80079d0 <aci_gatt_update_char_value>
    BLE_DBG_SVCCTL_MSG("Appearance aci_gatt_update_char_value failed.\n");
  }
  /**
   * Initialize Default PHY
   */
  hci_le_set_default_phy(ALL_PHYS_PREFERENCE,TX_2M_PREFERRED,RX_2M_PREFERRED);
 8009f18:	2202      	movs	r2, #2
 8009f1a:	2102      	movs	r1, #2
 8009f1c:	2000      	movs	r0, #0
 8009f1e:	f7fe f866 	bl	8007fee <hci_le_set_default_phy>

  /**
   * Initialize IO capability
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_IO_CAPABILITY;
 8009f22:	4b21      	ldr	r3, [pc, #132]	; (8009fa8 <Ble_Hci_Gap_Gatt_Init+0x12c>)
 8009f24:	2201      	movs	r2, #1
 8009f26:	701a      	strb	r2, [r3, #0]
  aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability);
 8009f28:	4b1f      	ldr	r3, [pc, #124]	; (8009fa8 <Ble_Hci_Gap_Gatt_Init+0x12c>)
 8009f2a:	781b      	ldrb	r3, [r3, #0]
 8009f2c:	4618      	mov	r0, r3
 8009f2e:	f7fd f823 	bl	8006f78 <aci_gap_set_io_capability>

  /**
   * Initialize authentication
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_MITM_PROTECTION;
 8009f32:	4b1d      	ldr	r3, [pc, #116]	; (8009fa8 <Ble_Hci_Gap_Gatt_Init+0x12c>)
 8009f34:	2201      	movs	r2, #1
 8009f36:	705a      	strb	r2, [r3, #1]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_ENCRYPTION_KEY_SIZE_MIN;
 8009f38:	4b1b      	ldr	r3, [pc, #108]	; (8009fa8 <Ble_Hci_Gap_Gatt_Init+0x12c>)
 8009f3a:	2208      	movs	r2, #8
 8009f3c:	711a      	strb	r2, [r3, #4]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_ENCRYPTION_KEY_SIZE_MAX;
 8009f3e:	4b1a      	ldr	r3, [pc, #104]	; (8009fa8 <Ble_Hci_Gap_Gatt_Init+0x12c>)
 8009f40:	2210      	movs	r2, #16
 8009f42:	715a      	strb	r2, [r3, #5]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin = CFG_USED_FIXED_PIN;
 8009f44:	4b18      	ldr	r3, [pc, #96]	; (8009fa8 <Ble_Hci_Gap_Gatt_Init+0x12c>)
 8009f46:	2200      	movs	r2, #0
 8009f48:	70da      	strb	r2, [r3, #3]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin = CFG_FIXED_PIN;
 8009f4a:	4b17      	ldr	r3, [pc, #92]	; (8009fa8 <Ble_Hci_Gap_Gatt_Init+0x12c>)
 8009f4c:	4a17      	ldr	r2, [pc, #92]	; (8009fac <Ble_Hci_Gap_Gatt_Init+0x130>)
 8009f4e:	609a      	str	r2, [r3, #8]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MODE;
 8009f50:	4b15      	ldr	r3, [pc, #84]	; (8009fa8 <Ble_Hci_Gap_Gatt_Init+0x12c>)
 8009f52:	2200      	movs	r2, #0
 8009f54:	709a      	strb	r2, [r3, #2]

  aci_gap_set_authentication_requirement(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode,
 8009f56:	4b14      	ldr	r3, [pc, #80]	; (8009fa8 <Ble_Hci_Gap_Gatt_Init+0x12c>)
 8009f58:	789c      	ldrb	r4, [r3, #2]
 8009f5a:	4b13      	ldr	r3, [pc, #76]	; (8009fa8 <Ble_Hci_Gap_Gatt_Init+0x12c>)
 8009f5c:	785d      	ldrb	r5, [r3, #1]
 8009f5e:	4b12      	ldr	r3, [pc, #72]	; (8009fa8 <Ble_Hci_Gap_Gatt_Init+0x12c>)
 8009f60:	791b      	ldrb	r3, [r3, #4]
 8009f62:	4a11      	ldr	r2, [pc, #68]	; (8009fa8 <Ble_Hci_Gap_Gatt_Init+0x12c>)
 8009f64:	7952      	ldrb	r2, [r2, #5]
 8009f66:	4910      	ldr	r1, [pc, #64]	; (8009fa8 <Ble_Hci_Gap_Gatt_Init+0x12c>)
 8009f68:	78c9      	ldrb	r1, [r1, #3]
 8009f6a:	480f      	ldr	r0, [pc, #60]	; (8009fa8 <Ble_Hci_Gap_Gatt_Init+0x12c>)
 8009f6c:	6880      	ldr	r0, [r0, #8]
 8009f6e:	2600      	movs	r6, #0
 8009f70:	9604      	str	r6, [sp, #16]
 8009f72:	9003      	str	r0, [sp, #12]
 8009f74:	9102      	str	r1, [sp, #8]
 8009f76:	9201      	str	r2, [sp, #4]
 8009f78:	9300      	str	r3, [sp, #0]
 8009f7a:	2300      	movs	r3, #0
 8009f7c:	2201      	movs	r2, #1
 8009f7e:	4629      	mov	r1, r5
 8009f80:	4620      	mov	r0, r4
 8009f82:	f7fd f84d 	bl	8007020 <aci_gap_set_authentication_requirement>
                                         );

  /**
   * Initialize whitelist
   */
   if (BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode)
 8009f86:	4b08      	ldr	r3, [pc, #32]	; (8009fa8 <Ble_Hci_Gap_Gatt_Init+0x12c>)
 8009f88:	789b      	ldrb	r3, [r3, #2]
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d001      	beq.n	8009f92 <Ble_Hci_Gap_Gatt_Init+0x116>
   {
     aci_gap_configure_whitelist();
 8009f8e:	f7fd fa91 	bl	80074b4 <aci_gap_configure_whitelist>
   }
}
 8009f92:	bf00      	nop
 8009f94:	371c      	adds	r7, #28
 8009f96:	46bd      	mov	sp, r7
 8009f98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009f9a:	bf00      	nop
 8009f9c:	0800ce4c 	.word	0x0800ce4c
 8009fa0:	0800ce5c 	.word	0x0800ce5c
 8009fa4:	0800c920 	.word	0x0800c920
 8009fa8:	20000188 	.word	0x20000188
 8009fac:	0001b207 	.word	0x0001b207

08009fb0 <Adv_Request>:

static void Adv_Request(APP_BLE_ConnStatus_t New_Status)
{
 8009fb0:	b580      	push	{r7, lr}
 8009fb2:	b08c      	sub	sp, #48	; 0x30
 8009fb4:	af08      	add	r7, sp, #32
 8009fb6:	4603      	mov	r3, r0
 8009fb8:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8009fba:	2392      	movs	r3, #146	; 0x92
 8009fbc:	73fb      	strb	r3, [r7, #15]

    BleApplicationContext.Device_Connection_Status = New_Status;
 8009fbe:	4a22      	ldr	r2, [pc, #136]	; (800a048 <Adv_Request+0x98>)
 8009fc0:	79fb      	ldrb	r3, [r7, #7]
 8009fc2:	f882 3080 	strb.w	r3, [r2, #128]	; 0x80
    /* Start Fast or Low Power Advertising */
    ret = aci_gap_set_discoverable(
 8009fc6:	2300      	movs	r3, #0
 8009fc8:	9306      	str	r3, [sp, #24]
 8009fca:	2300      	movs	r3, #0
 8009fcc:	9305      	str	r3, [sp, #20]
 8009fce:	2300      	movs	r3, #0
 8009fd0:	9304      	str	r3, [sp, #16]
 8009fd2:	2300      	movs	r3, #0
 8009fd4:	9303      	str	r3, [sp, #12]
 8009fd6:	2300      	movs	r3, #0
 8009fd8:	9302      	str	r3, [sp, #8]
 8009fda:	2300      	movs	r3, #0
 8009fdc:	9301      	str	r3, [sp, #4]
 8009fde:	2300      	movs	r3, #0
 8009fe0:	9300      	str	r3, [sp, #0]
 8009fe2:	2300      	movs	r3, #0
 8009fe4:	22a0      	movs	r2, #160	; 0xa0
 8009fe6:	2180      	movs	r1, #128	; 0x80
 8009fe8:	2000      	movs	r0, #0
 8009fea:	f7fc fecb 	bl	8006d84 <aci_gap_set_discoverable>
 8009fee:	4603      	mov	r3, r0
 8009ff0:	73fb      	strb	r3, [r7, #15]
        0,
        0,
        0);

    /* Update Advertising data */
    ret = aci_gap_update_adv_data(sizeof(ad_data), (uint8_t*) ad_data);
 8009ff2:	4916      	ldr	r1, [pc, #88]	; (800a04c <Adv_Request+0x9c>)
 8009ff4:	2013      	movs	r0, #19
 8009ff6:	f7fd f9eb 	bl	80073d0 <aci_gap_update_adv_data>
 8009ffa:	4603      	mov	r3, r0
 8009ffc:	73fb      	strb	r3, [r7, #15]

    if (ret == BLE_STATUS_SUCCESS)
 8009ffe:	7bfb      	ldrb	r3, [r7, #15]
 800a000:	2b00      	cmp	r3, #0
 800a002:	d10d      	bne.n	800a020 <Adv_Request+0x70>
    {
        APP_DBG_MSG("Successfully Start Fast Advertising \n" );
 800a004:	4812      	ldr	r0, [pc, #72]	; (800a050 <Adv_Request+0xa0>)
 800a006:	f7fe ffb1 	bl	8008f6c <DbgTraceGetFileName>
 800a00a:	4601      	mov	r1, r0
 800a00c:	f240 3305 	movw	r3, #773	; 0x305
 800a010:	4a10      	ldr	r2, [pc, #64]	; (800a054 <Adv_Request+0xa4>)
 800a012:	4811      	ldr	r0, [pc, #68]	; (800a058 <Adv_Request+0xa8>)
 800a014:	f001 f9de 	bl	800b3d4 <iprintf>
 800a018:	4810      	ldr	r0, [pc, #64]	; (800a05c <Adv_Request+0xac>)
 800a01a:	f001 fa61 	bl	800b4e0 <puts>
    else
    {
        APP_DBG_MSG("Start Fast Advertising Failed , result: %d \n", ret);
    }

  return;
 800a01e:	e00f      	b.n	800a040 <Adv_Request+0x90>
        APP_DBG_MSG("Start Fast Advertising Failed , result: %d \n", ret);
 800a020:	480b      	ldr	r0, [pc, #44]	; (800a050 <Adv_Request+0xa0>)
 800a022:	f7fe ffa3 	bl	8008f6c <DbgTraceGetFileName>
 800a026:	4601      	mov	r1, r0
 800a028:	f240 3309 	movw	r3, #777	; 0x309
 800a02c:	4a09      	ldr	r2, [pc, #36]	; (800a054 <Adv_Request+0xa4>)
 800a02e:	480a      	ldr	r0, [pc, #40]	; (800a058 <Adv_Request+0xa8>)
 800a030:	f001 f9d0 	bl	800b3d4 <iprintf>
 800a034:	7bfb      	ldrb	r3, [r7, #15]
 800a036:	4619      	mov	r1, r3
 800a038:	4809      	ldr	r0, [pc, #36]	; (800a060 <Adv_Request+0xb0>)
 800a03a:	f001 f9cb 	bl	800b3d4 <iprintf>
  return;
 800a03e:	bf00      	nop
}
 800a040:	3710      	adds	r7, #16
 800a042:	46bd      	mov	sp, r7
 800a044:	bd80      	pop	{r7, pc}
 800a046:	bf00      	nop
 800a048:	20000188 	.word	0x20000188
 800a04c:	20000010 	.word	0x20000010
 800a050:	0800c788 	.word	0x0800c788
 800a054:	0800ce84 	.word	0x0800ce84
 800a058:	0800c7a4 	.word	0x0800c7a4
 800a05c:	0800c92c 	.word	0x0800c92c
 800a060:	0800c954 	.word	0x0800c954

0800a064 <BleGetBdAddress>:

const uint8_t* BleGetBdAddress( void )
{
 800a064:	b580      	push	{r7, lr}
 800a066:	b086      	sub	sp, #24
 800a068:	af00      	add	r7, sp, #0
  const uint8_t *bd_addr;
  uint32_t udn;
  uint32_t company_id;
  uint32_t device_id;

  udn = LL_FLASH_GetUDN();
 800a06a:	f7ff fd45 	bl	8009af8 <LL_FLASH_GetUDN>
 800a06e:	6138      	str	r0, [r7, #16]

  if(udn != 0xFFFFFFFF)
 800a070:	693b      	ldr	r3, [r7, #16]
 800a072:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a076:	d023      	beq.n	800a0c0 <BleGetBdAddress+0x5c>
  {
    company_id = LL_FLASH_GetSTCompanyID();
 800a078:	f7ff fd56 	bl	8009b28 <LL_FLASH_GetSTCompanyID>
 800a07c:	60b8      	str	r0, [r7, #8]
    device_id = LL_FLASH_GetDeviceID();
 800a07e:	f7ff fd47 	bl	8009b10 <LL_FLASH_GetDeviceID>
 800a082:	6078      	str	r0, [r7, #4]
 * bit[23:16] : Device ID.
 * bit[15:0] : The last 16bits from the UDN
 * Note: In order to use the Public Address in a final product, a dedicated
 * 24bits company ID (OUI) shall be bought.
 */
    bd_addr_udn[0] = (uint8_t)(udn & 0x000000FF);
 800a084:	693b      	ldr	r3, [r7, #16]
 800a086:	b2da      	uxtb	r2, r3
 800a088:	4b16      	ldr	r3, [pc, #88]	; (800a0e4 <BleGetBdAddress+0x80>)
 800a08a:	701a      	strb	r2, [r3, #0]
    bd_addr_udn[1] = (uint8_t)( (udn & 0x0000FF00) >> 8 );
 800a08c:	693b      	ldr	r3, [r7, #16]
 800a08e:	0a1b      	lsrs	r3, r3, #8
 800a090:	b2da      	uxtb	r2, r3
 800a092:	4b14      	ldr	r3, [pc, #80]	; (800a0e4 <BleGetBdAddress+0x80>)
 800a094:	705a      	strb	r2, [r3, #1]
    bd_addr_udn[2] = (uint8_t)device_id;
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	b2da      	uxtb	r2, r3
 800a09a:	4b12      	ldr	r3, [pc, #72]	; (800a0e4 <BleGetBdAddress+0x80>)
 800a09c:	709a      	strb	r2, [r3, #2]
    bd_addr_udn[3] = (uint8_t)(company_id & 0x000000FF);
 800a09e:	68bb      	ldr	r3, [r7, #8]
 800a0a0:	b2da      	uxtb	r2, r3
 800a0a2:	4b10      	ldr	r3, [pc, #64]	; (800a0e4 <BleGetBdAddress+0x80>)
 800a0a4:	70da      	strb	r2, [r3, #3]
    bd_addr_udn[4] = (uint8_t)( (company_id & 0x0000FF00) >> 8 );
 800a0a6:	68bb      	ldr	r3, [r7, #8]
 800a0a8:	0a1b      	lsrs	r3, r3, #8
 800a0aa:	b2da      	uxtb	r2, r3
 800a0ac:	4b0d      	ldr	r3, [pc, #52]	; (800a0e4 <BleGetBdAddress+0x80>)
 800a0ae:	711a      	strb	r2, [r3, #4]
    bd_addr_udn[5] = (uint8_t)( (company_id & 0x00FF0000) >> 16 );
 800a0b0:	68bb      	ldr	r3, [r7, #8]
 800a0b2:	0c1b      	lsrs	r3, r3, #16
 800a0b4:	b2da      	uxtb	r2, r3
 800a0b6:	4b0b      	ldr	r3, [pc, #44]	; (800a0e4 <BleGetBdAddress+0x80>)
 800a0b8:	715a      	strb	r2, [r3, #5]

    bd_addr = (const uint8_t *)bd_addr_udn;
 800a0ba:	4b0a      	ldr	r3, [pc, #40]	; (800a0e4 <BleGetBdAddress+0x80>)
 800a0bc:	617b      	str	r3, [r7, #20]
 800a0be:	e00b      	b.n	800a0d8 <BleGetBdAddress+0x74>
  }
  else
  {
    otp_addr = OTP_Read(0);
 800a0c0:	2000      	movs	r0, #0
 800a0c2:	f7ff f831 	bl	8009128 <OTP_Read>
 800a0c6:	60f8      	str	r0, [r7, #12]
    if(otp_addr)
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d002      	beq.n	800a0d4 <BleGetBdAddress+0x70>
    {
      bd_addr = ((OTP_ID0_t*)otp_addr)->bd_address;
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	617b      	str	r3, [r7, #20]
 800a0d2:	e001      	b.n	800a0d8 <BleGetBdAddress+0x74>
    }
    else
    {
      bd_addr = M_bd_addr;
 800a0d4:	4b04      	ldr	r3, [pc, #16]	; (800a0e8 <BleGetBdAddress+0x84>)
 800a0d6:	617b      	str	r3, [r7, #20]
    }
  }

  return bd_addr;
 800a0d8:	697b      	ldr	r3, [r7, #20]
}
 800a0da:	4618      	mov	r0, r3
 800a0dc:	3718      	adds	r7, #24
 800a0de:	46bd      	mov	sp, r7
 800a0e0:	bd80      	pop	{r7, pc}
 800a0e2:	bf00      	nop
 800a0e4:	20001528 	.word	0x20001528
 800a0e8:	0800ce44 	.word	0x0800ce44

0800a0ec <Adv_Cancel>:
 *
 *SPECIFIC FUNCTIONS FOR CUSTOM
 *
 *************************************************************/
static void Adv_Cancel( void )
{
 800a0ec:	b580      	push	{r7, lr}
 800a0ee:	b082      	sub	sp, #8
 800a0f0:	af00      	add	r7, sp, #0
/* USER CODE BEGIN Adv_Cancel_1 */

/* USER CODE END Adv_Cancel_1 */

  if (BleApplicationContext.Device_Connection_Status != APP_BLE_CONNECTED_SERVER)
 800a0f2:	4b1f      	ldr	r3, [pc, #124]	; (800a170 <Adv_Cancel+0x84>)
 800a0f4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a0f8:	2b05      	cmp	r3, #5
 800a0fa:	d035      	beq.n	800a168 <Adv_Cancel+0x7c>

  {

    tBleStatus result = 0x00;
 800a0fc:	2300      	movs	r3, #0
 800a0fe:	71fb      	strb	r3, [r7, #7]

    result = aci_gap_set_non_discoverable();
 800a100:	f7fc fe1c 	bl	8006d3c <aci_gap_set_non_discoverable>
 800a104:	4603      	mov	r3, r0
 800a106:	71fb      	strb	r3, [r7, #7]

    BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800a108:	4b19      	ldr	r3, [pc, #100]	; (800a170 <Adv_Cancel+0x84>)
 800a10a:	2200      	movs	r2, #0
 800a10c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    if (result == BLE_STATUS_SUCCESS)
 800a110:	79fb      	ldrb	r3, [r7, #7]
 800a112:	2b00      	cmp	r3, #0
 800a114:	d11a      	bne.n	800a14c <Adv_Cancel+0x60>
    {
      APP_DBG_MSG("  \r\n\r");APP_DBG_MSG("** STOP ADVERTISING **  \r\n\r");
 800a116:	4817      	ldr	r0, [pc, #92]	; (800a174 <Adv_Cancel+0x88>)
 800a118:	f7fe ff28 	bl	8008f6c <DbgTraceGetFileName>
 800a11c:	4601      	mov	r1, r0
 800a11e:	f240 3359 	movw	r3, #857	; 0x359
 800a122:	4a15      	ldr	r2, [pc, #84]	; (800a178 <Adv_Cancel+0x8c>)
 800a124:	4815      	ldr	r0, [pc, #84]	; (800a17c <Adv_Cancel+0x90>)
 800a126:	f001 f955 	bl	800b3d4 <iprintf>
 800a12a:	4815      	ldr	r0, [pc, #84]	; (800a180 <Adv_Cancel+0x94>)
 800a12c:	f001 f952 	bl	800b3d4 <iprintf>
 800a130:	4810      	ldr	r0, [pc, #64]	; (800a174 <Adv_Cancel+0x88>)
 800a132:	f7fe ff1b 	bl	8008f6c <DbgTraceGetFileName>
 800a136:	4601      	mov	r1, r0
 800a138:	f240 3359 	movw	r3, #857	; 0x359
 800a13c:	4a0e      	ldr	r2, [pc, #56]	; (800a178 <Adv_Cancel+0x8c>)
 800a13e:	480f      	ldr	r0, [pc, #60]	; (800a17c <Adv_Cancel+0x90>)
 800a140:	f001 f948 	bl	800b3d4 <iprintf>
 800a144:	480f      	ldr	r0, [pc, #60]	; (800a184 <Adv_Cancel+0x98>)
 800a146:	f001 f945 	bl	800b3d4 <iprintf>
  }

/* USER CODE BEGIN Adv_Cancel_2 */

/* USER CODE END Adv_Cancel_2 */
  return;
 800a14a:	e00d      	b.n	800a168 <Adv_Cancel+0x7c>
      APP_DBG_MSG("** STOP ADVERTISING **  Failed \r\n\r");
 800a14c:	4809      	ldr	r0, [pc, #36]	; (800a174 <Adv_Cancel+0x88>)
 800a14e:	f7fe ff0d 	bl	8008f6c <DbgTraceGetFileName>
 800a152:	4601      	mov	r1, r0
 800a154:	f240 335d 	movw	r3, #861	; 0x35d
 800a158:	4a07      	ldr	r2, [pc, #28]	; (800a178 <Adv_Cancel+0x8c>)
 800a15a:	4808      	ldr	r0, [pc, #32]	; (800a17c <Adv_Cancel+0x90>)
 800a15c:	f001 f93a 	bl	800b3d4 <iprintf>
 800a160:	4809      	ldr	r0, [pc, #36]	; (800a188 <Adv_Cancel+0x9c>)
 800a162:	f001 f937 	bl	800b3d4 <iprintf>
  return;
 800a166:	bf00      	nop
 800a168:	bf00      	nop
}
 800a16a:	3708      	adds	r7, #8
 800a16c:	46bd      	mov	sp, r7
 800a16e:	bd80      	pop	{r7, pc}
 800a170:	20000188 	.word	0x20000188
 800a174:	0800c788 	.word	0x0800c788
 800a178:	0800ce90 	.word	0x0800ce90
 800a17c:	0800c7a4 	.word	0x0800c7a4
 800a180:	0800c984 	.word	0x0800c984
 800a184:	0800c98c 	.word	0x0800c98c
 800a188:	0800c9a8 	.word	0x0800c9a8

0800a18c <hci_notify_asynch_evt>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void hci_notify_asynch_evt(void* pdata)
{
 800a18c:	b580      	push	{r7, lr}
 800a18e:	b082      	sub	sp, #8
 800a190:	af00      	add	r7, sp, #0
 800a192:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 800a194:	2100      	movs	r1, #0
 800a196:	2002      	movs	r0, #2
 800a198:	f000 ffba 	bl	800b110 <UTIL_SEQ_SetTask>
  return;
 800a19c:	bf00      	nop
}
 800a19e:	3708      	adds	r7, #8
 800a1a0:	46bd      	mov	sp, r7
 800a1a2:	bd80      	pop	{r7, pc}

0800a1a4 <hci_cmd_resp_release>:

void hci_cmd_resp_release(uint32_t flag)
{
 800a1a4:	b580      	push	{r7, lr}
 800a1a6:	b082      	sub	sp, #8
 800a1a8:	af00      	add	r7, sp, #0
 800a1aa:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 800a1ac:	2001      	movs	r0, #1
 800a1ae:	f001 f81b 	bl	800b1e8 <UTIL_SEQ_SetEvt>
  return;
 800a1b2:	bf00      	nop
}
 800a1b4:	3708      	adds	r7, #8
 800a1b6:	46bd      	mov	sp, r7
 800a1b8:	bd80      	pop	{r7, pc}

0800a1ba <hci_cmd_resp_wait>:

void hci_cmd_resp_wait(uint32_t timeout)
{
 800a1ba:	b580      	push	{r7, lr}
 800a1bc:	b082      	sub	sp, #8
 800a1be:	af00      	add	r7, sp, #0
 800a1c0:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 800a1c2:	2001      	movs	r0, #1
 800a1c4:	f001 f830 	bl	800b228 <UTIL_SEQ_WaitEvt>
  return;
 800a1c8:	bf00      	nop
}
 800a1ca:	3708      	adds	r7, #8
 800a1cc:	46bd      	mov	sp, r7
 800a1ce:	bd80      	pop	{r7, pc}

0800a1d0 <BLE_UserEvtRx>:

static void BLE_UserEvtRx( void * pPayload )
{
 800a1d0:	b580      	push	{r7, lr}
 800a1d2:	b084      	sub	sp, #16
 800a1d4:	af00      	add	r7, sp, #0
 800a1d6:	6078      	str	r0, [r7, #4]
  SVCCTL_UserEvtFlowStatus_t svctl_return_status;
  tHCI_UserEvtRxParam *pParam;

  pParam = (tHCI_UserEvtRxParam *)pPayload;
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	60fb      	str	r3, [r7, #12]

  svctl_return_status = SVCCTL_UserEvtRx((void *)&(pParam->pckt->evtserial));
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	685b      	ldr	r3, [r3, #4]
 800a1e0:	3308      	adds	r3, #8
 800a1e2:	4618      	mov	r0, r3
 800a1e4:	f7fe f86a 	bl	80082bc <SVCCTL_UserEvtRx>
 800a1e8:	4603      	mov	r3, r0
 800a1ea:	72fb      	strb	r3, [r7, #11]
  if (svctl_return_status != SVCCTL_UserEvtFlowDisable)
 800a1ec:	7afb      	ldrb	r3, [r7, #11]
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d003      	beq.n	800a1fa <BLE_UserEvtRx+0x2a>
  {
    pParam->status = HCI_TL_UserEventFlow_Enable;
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	2201      	movs	r2, #1
 800a1f6:	701a      	strb	r2, [r3, #0]
  else
  {
    pParam->status = HCI_TL_UserEventFlow_Disable;
  }

  return;
 800a1f8:	e003      	b.n	800a202 <BLE_UserEvtRx+0x32>
    pParam->status = HCI_TL_UserEventFlow_Disable;
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	2200      	movs	r2, #0
 800a1fe:	701a      	strb	r2, [r3, #0]
  return;
 800a200:	bf00      	nop
}
 800a202:	3710      	adds	r7, #16
 800a204:	46bd      	mov	sp, r7
 800a206:	bd80      	pop	{r7, pc}

0800a208 <BLE_StatusNot>:

static void BLE_StatusNot( HCI_TL_CmdStatus_t status )
{
 800a208:	b580      	push	{r7, lr}
 800a20a:	b084      	sub	sp, #16
 800a20c:	af00      	add	r7, sp, #0
 800a20e:	4603      	mov	r3, r0
 800a210:	71fb      	strb	r3, [r7, #7]
  uint32_t task_id_list;
  switch (status)
 800a212:	79fb      	ldrb	r3, [r7, #7]
 800a214:	2b00      	cmp	r3, #0
 800a216:	d002      	beq.n	800a21e <BLE_StatusNot+0x16>
 800a218:	2b01      	cmp	r3, #1
 800a21a:	d006      	beq.n	800a22a <BLE_StatusNot+0x22>
      UTIL_SEQ_ResumeTask(task_id_list);

      break;

    default:
      break;
 800a21c:	e00b      	b.n	800a236 <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 800a21e:	231f      	movs	r3, #31
 800a220:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_PauseTask(task_id_list);
 800a222:	68f8      	ldr	r0, [r7, #12]
 800a224:	f000 ffa0 	bl	800b168 <UTIL_SEQ_PauseTask>
      break;
 800a228:	e005      	b.n	800a236 <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 800a22a:	231f      	movs	r3, #31
 800a22c:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_ResumeTask(task_id_list);
 800a22e:	68f8      	ldr	r0, [r7, #12]
 800a230:	f000 ffba 	bl	800b1a8 <UTIL_SEQ_ResumeTask>
      break;
 800a234:	bf00      	nop
  }
  return;
 800a236:	bf00      	nop
}
 800a238:	3710      	adds	r7, #16
 800a23a:	46bd      	mov	sp, r7
 800a23c:	bd80      	pop	{r7, pc}
	...

0800a240 <Custom_STM_App_Notification>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void Custom_STM_App_Notification(Custom_STM_App_Notification_evt_t *pNotification)
{
 800a240:	b580      	push	{r7, lr}
 800a242:	b082      	sub	sp, #8
 800a244:	af00      	add	r7, sp, #0
 800a246:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CUSTOM_STM_App_Notification_1 */
  static uint16_t hr_value, hr_energy;
    
  /* USER CODE END CUSTOM_STM_App_Notification_1 */
  switch(pNotification->Custom_Evt_Opcode)
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	781b      	ldrb	r3, [r3, #0]
 800a24c:	2b06      	cmp	r3, #6
 800a24e:	f200 80c8 	bhi.w	800a3e2 <Custom_STM_App_Notification+0x1a2>
 800a252:	a201      	add	r2, pc, #4	; (adr r2, 800a258 <Custom_STM_App_Notification+0x18>)
 800a254:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a258:	0800a275 	.word	0x0800a275
 800a25c:	0800a2bb 	.word	0x0800a2bb
 800a260:	0800a3e3 	.word	0x0800a3e3
 800a264:	0800a2d5 	.word	0x0800a2d5
 800a268:	0800a3a3 	.word	0x0800a3a3
 800a26c:	0800a3e3 	.word	0x0800a3e3
 800a270:	0800a3c3 	.word	0x0800a3c3
    /* USER CODE END CUSTOM_STM_App_Notification_Custom_Evt_Opcode */

  /* My_P2P_Server */
    case CUSTOM_STM_LED_C_READ_EVT:
      /* USER CODE BEGIN CUSTOM_STM_LED_C_READ_EVT */
       PRINT_MESG_DBG("ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE My_Led_Char Read\n");
 800a274:	485d      	ldr	r0, [pc, #372]	; (800a3ec <Custom_STM_App_Notification+0x1ac>)
 800a276:	f7fe fe79 	bl	8008f6c <DbgTraceGetFileName>
 800a27a:	4601      	mov	r1, r0
 800a27c:	2372      	movs	r3, #114	; 0x72
 800a27e:	4a5c      	ldr	r2, [pc, #368]	; (800a3f0 <Custom_STM_App_Notification+0x1b0>)
 800a280:	485c      	ldr	r0, [pc, #368]	; (800a3f4 <Custom_STM_App_Notification+0x1b4>)
 800a282:	f001 f8a7 	bl	800b3d4 <iprintf>
 800a286:	485c      	ldr	r0, [pc, #368]	; (800a3f8 <Custom_STM_App_Notification+0x1b8>)
 800a288:	f001 f92a 	bl	800b4e0 <puts>
       UpdateCharData[0] = '2';
 800a28c:	4b5b      	ldr	r3, [pc, #364]	; (800a3fc <Custom_STM_App_Notification+0x1bc>)
 800a28e:	2232      	movs	r2, #50	; 0x32
 800a290:	701a      	strb	r2, [r3, #0]
       UpdateCharData[1] = '2';
 800a292:	4b5a      	ldr	r3, [pc, #360]	; (800a3fc <Custom_STM_App_Notification+0x1bc>)
 800a294:	2232      	movs	r2, #50	; 0x32
 800a296:	705a      	strb	r2, [r3, #1]
       UpdateCharData[2] = '2';
 800a298:	4b58      	ldr	r3, [pc, #352]	; (800a3fc <Custom_STM_App_Notification+0x1bc>)
 800a29a:	2232      	movs	r2, #50	; 0x32
 800a29c:	709a      	strb	r2, [r3, #2]
       UpdateCharData[3] = '2';
 800a29e:	4b57      	ldr	r3, [pc, #348]	; (800a3fc <Custom_STM_App_Notification+0x1bc>)
 800a2a0:	2232      	movs	r2, #50	; 0x32
 800a2a2:	70da      	strb	r2, [r3, #3]
       UpdateCharData[4] = '2';
 800a2a4:	4b55      	ldr	r3, [pc, #340]	; (800a3fc <Custom_STM_App_Notification+0x1bc>)
 800a2a6:	2232      	movs	r2, #50	; 0x32
 800a2a8:	711a      	strb	r2, [r3, #4]
       UpdateCharData[5] = '2';
 800a2aa:	4b54      	ldr	r3, [pc, #336]	; (800a3fc <Custom_STM_App_Notification+0x1bc>)
 800a2ac:	2232      	movs	r2, #50	; 0x32
 800a2ae:	715a      	strb	r2, [r3, #5]
       Custom_STM_App_Update_Char(CUSTOM_STM_LED_C, (uint8_t *)UpdateCharData);
 800a2b0:	4952      	ldr	r1, [pc, #328]	; (800a3fc <Custom_STM_App_Notification+0x1bc>)
 800a2b2:	2000      	movs	r0, #0
 800a2b4:	f000 fb2a 	bl	800a90c <Custom_STM_App_Update_Char>
      /* USER CODE END CUSTOM_STM_LED_C_READ_EVT */
      break;
 800a2b8:	e094      	b.n	800a3e4 <Custom_STM_App_Notification+0x1a4>

    case CUSTOM_STM_LED_C_WRITE_NO_RESP_EVT:
      /* USER CODE BEGIN CUSTOM_STM_LED_C_WRITE_NO_RESP_EVT */
       PRINT_MESG_DBG("ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE My_Led_Char Write\n");
 800a2ba:	484c      	ldr	r0, [pc, #304]	; (800a3ec <Custom_STM_App_Notification+0x1ac>)
 800a2bc:	f7fe fe56 	bl	8008f6c <DbgTraceGetFileName>
 800a2c0:	4601      	mov	r1, r0
 800a2c2:	237f      	movs	r3, #127	; 0x7f
 800a2c4:	4a4a      	ldr	r2, [pc, #296]	; (800a3f0 <Custom_STM_App_Notification+0x1b0>)
 800a2c6:	484b      	ldr	r0, [pc, #300]	; (800a3f4 <Custom_STM_App_Notification+0x1b4>)
 800a2c8:	f001 f884 	bl	800b3d4 <iprintf>
 800a2cc:	484c      	ldr	r0, [pc, #304]	; (800a400 <Custom_STM_App_Notification+0x1c0>)
 800a2ce:	f001 f907 	bl	800b4e0 <puts>

      /* USER CODE END CUSTOM_STM_LED_C_WRITE_NO_RESP_EVT */
      break;
 800a2d2:	e087      	b.n	800a3e4 <Custom_STM_App_Notification+0x1a4>

  /* My_Heart_Rate */
    case CUSTOM_STM_HRS_M_NOTIFY_ENABLED_EVT:
      /* USER CODE BEGIN CUSTOM_STM_HRS_M_NOTIFY_ENABLED_EVT */

       PRINT_MESG_DBG("ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE My_HRS_Meas NOTIFICATION_ENABLED\n");
 800a2d4:	4845      	ldr	r0, [pc, #276]	; (800a3ec <Custom_STM_App_Notification+0x1ac>)
 800a2d6:	f7fe fe49 	bl	8008f6c <DbgTraceGetFileName>
 800a2da:	4601      	mov	r1, r0
 800a2dc:	238e      	movs	r3, #142	; 0x8e
 800a2de:	4a44      	ldr	r2, [pc, #272]	; (800a3f0 <Custom_STM_App_Notification+0x1b0>)
 800a2e0:	4844      	ldr	r0, [pc, #272]	; (800a3f4 <Custom_STM_App_Notification+0x1b4>)
 800a2e2:	f001 f877 	bl	800b3d4 <iprintf>
 800a2e6:	4847      	ldr	r0, [pc, #284]	; (800a404 <Custom_STM_App_Notification+0x1c4>)
 800a2e8:	f001 f8fa 	bl	800b4e0 <puts>

       Custom_App_Context.Hrs_m_Notification_Status = 1;         /* Hrs_m notification status has been enabled */
 800a2ec:	4b46      	ldr	r3, [pc, #280]	; (800a408 <Custom_STM_App_Notification+0x1c8>)
 800a2ee:	2201      	movs	r2, #1
 800a2f0:	701a      	strb	r2, [r3, #0]

       /* Set Heart Rate Measurement value */
       if ((hr_value >= CUSTOM_STM_HRS_VALUE_MIN) && (hr_value <= CUSTOM_STM_HRS_VALUE_MAX))
 800a2f2:	4b46      	ldr	r3, [pc, #280]	; (800a40c <Custom_STM_App_Notification+0x1cc>)
 800a2f4:	881b      	ldrh	r3, [r3, #0]
 800a2f6:	2b43      	cmp	r3, #67	; 0x43
 800a2f8:	d91c      	bls.n	800a334 <Custom_STM_App_Notification+0xf4>
 800a2fa:	4b44      	ldr	r3, [pc, #272]	; (800a40c <Custom_STM_App_Notification+0x1cc>)
 800a2fc:	881b      	ldrh	r3, [r3, #0]
 800a2fe:	2b49      	cmp	r3, #73	; 0x49
 800a300:	d818      	bhi.n	800a334 <Custom_STM_App_Notification+0xf4>
       {
         hr_value += 1;
 800a302:	4b42      	ldr	r3, [pc, #264]	; (800a40c <Custom_STM_App_Notification+0x1cc>)
 800a304:	881b      	ldrh	r3, [r3, #0]
 800a306:	3301      	adds	r3, #1
 800a308:	b29a      	uxth	r2, r3
 800a30a:	4b40      	ldr	r3, [pc, #256]	; (800a40c <Custom_STM_App_Notification+0x1cc>)
 800a30c:	801a      	strh	r2, [r3, #0]
         
         /* Check if energy expanded has been reset */
         if (hr_energy_reset == CUSTOM_STM_HRS_ENERGY_RESET)
 800a30e:	4b40      	ldr	r3, [pc, #256]	; (800a410 <Custom_STM_App_Notification+0x1d0>)
 800a310:	781b      	ldrb	r3, [r3, #0]
 800a312:	2b00      	cmp	r3, #0
 800a314:	d107      	bne.n	800a326 <Custom_STM_App_Notification+0xe6>
         {
           hr_energy = (uint16_t)CUSTOM_STM_HRS_ENERGY_MIN;
 800a316:	4b3f      	ldr	r3, [pc, #252]	; (800a414 <Custom_STM_App_Notification+0x1d4>)
 800a318:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a31c:	801a      	strh	r2, [r3, #0]
           hr_energy_reset = (uint8_t)CUSTOM_STM_HRS_ENERGY_NOT_RESET;
 800a31e:	4b3c      	ldr	r3, [pc, #240]	; (800a410 <Custom_STM_App_Notification+0x1d0>)
 800a320:	2201      	movs	r2, #1
 800a322:	701a      	strb	r2, [r3, #0]
         if (hr_energy_reset == CUSTOM_STM_HRS_ENERGY_RESET)
 800a324:	e00d      	b.n	800a342 <Custom_STM_App_Notification+0x102>
         }
         else
         {
           hr_energy += 1;
 800a326:	4b3b      	ldr	r3, [pc, #236]	; (800a414 <Custom_STM_App_Notification+0x1d4>)
 800a328:	881b      	ldrh	r3, [r3, #0]
 800a32a:	3301      	adds	r3, #1
 800a32c:	b29a      	uxth	r2, r3
 800a32e:	4b39      	ldr	r3, [pc, #228]	; (800a414 <Custom_STM_App_Notification+0x1d4>)
 800a330:	801a      	strh	r2, [r3, #0]
         if (hr_energy_reset == CUSTOM_STM_HRS_ENERGY_RESET)
 800a332:	e006      	b.n	800a342 <Custom_STM_App_Notification+0x102>
         }
       }
       else
       {
         hr_value = (uint16_t)CUSTOM_STM_HRS_VALUE_MIN;
 800a334:	4b35      	ldr	r3, [pc, #212]	; (800a40c <Custom_STM_App_Notification+0x1cc>)
 800a336:	2244      	movs	r2, #68	; 0x44
 800a338:	801a      	strh	r2, [r3, #0]
         hr_energy = (uint16_t)CUSTOM_STM_HRS_ENERGY_MIN;
 800a33a:	4b36      	ldr	r3, [pc, #216]	; (800a414 <Custom_STM_App_Notification+0x1d4>)
 800a33c:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a340:	801a      	strh	r2, [r3, #0]
       }
       PRINT_MESG_DBG("hr_value : %d, hr_energy : %d\n", hr_value, hr_energy);
 800a342:	482a      	ldr	r0, [pc, #168]	; (800a3ec <Custom_STM_App_Notification+0x1ac>)
 800a344:	f7fe fe12 	bl	8008f6c <DbgTraceGetFileName>
 800a348:	4601      	mov	r1, r0
 800a34a:	23a7      	movs	r3, #167	; 0xa7
 800a34c:	4a28      	ldr	r2, [pc, #160]	; (800a3f0 <Custom_STM_App_Notification+0x1b0>)
 800a34e:	4829      	ldr	r0, [pc, #164]	; (800a3f4 <Custom_STM_App_Notification+0x1b4>)
 800a350:	f001 f840 	bl	800b3d4 <iprintf>
 800a354:	4b2d      	ldr	r3, [pc, #180]	; (800a40c <Custom_STM_App_Notification+0x1cc>)
 800a356:	881b      	ldrh	r3, [r3, #0]
 800a358:	4619      	mov	r1, r3
 800a35a:	4b2e      	ldr	r3, [pc, #184]	; (800a414 <Custom_STM_App_Notification+0x1d4>)
 800a35c:	881b      	ldrh	r3, [r3, #0]
 800a35e:	461a      	mov	r2, r3
 800a360:	482d      	ldr	r0, [pc, #180]	; (800a418 <Custom_STM_App_Notification+0x1d8>)
 800a362:	f001 f837 	bl	800b3d4 <iprintf>
       
       /* NotifyCharData array size depends on SizeHrs_M defined in custom_stm.c file */
       NotifyCharData[0] = HRS_HRM_ENERGY_EXPENDED_PRESENT | HRS_HRM_VALUE_FORMAT_UINT16;     /* Heart Rate Value Format is set to UINT16. Units: beats per minute (bpm). Energy Expended field is present. Units: kilo Joules  */
 800a366:	4b2d      	ldr	r3, [pc, #180]	; (800a41c <Custom_STM_App_Notification+0x1dc>)
 800a368:	2209      	movs	r2, #9
 800a36a:	701a      	strb	r2, [r3, #0]
       NotifyCharData[1] = (uint8_t)hr_value;           /* Heart Rate Measurement Value LSB*/
 800a36c:	4b27      	ldr	r3, [pc, #156]	; (800a40c <Custom_STM_App_Notification+0x1cc>)
 800a36e:	881b      	ldrh	r3, [r3, #0]
 800a370:	b2da      	uxtb	r2, r3
 800a372:	4b2a      	ldr	r3, [pc, #168]	; (800a41c <Custom_STM_App_Notification+0x1dc>)
 800a374:	705a      	strb	r2, [r3, #1]
       NotifyCharData[2] = (uint8_t)(hr_value >> 8);    /* Heart Rate Measurement Value MSB*/
 800a376:	4b25      	ldr	r3, [pc, #148]	; (800a40c <Custom_STM_App_Notification+0x1cc>)
 800a378:	881b      	ldrh	r3, [r3, #0]
 800a37a:	0a1b      	lsrs	r3, r3, #8
 800a37c:	b29b      	uxth	r3, r3
 800a37e:	b2da      	uxtb	r2, r3
 800a380:	4b26      	ldr	r3, [pc, #152]	; (800a41c <Custom_STM_App_Notification+0x1dc>)
 800a382:	709a      	strb	r2, [r3, #2]
       NotifyCharData[3] = (uint8_t)hr_energy;          /* Energy Expended LSB*/
 800a384:	4b23      	ldr	r3, [pc, #140]	; (800a414 <Custom_STM_App_Notification+0x1d4>)
 800a386:	881b      	ldrh	r3, [r3, #0]
 800a388:	b2da      	uxtb	r2, r3
 800a38a:	4b24      	ldr	r3, [pc, #144]	; (800a41c <Custom_STM_App_Notification+0x1dc>)
 800a38c:	70da      	strb	r2, [r3, #3]
       NotifyCharData[4] = (uint8_t)(hr_energy >> 8);   /* Energy Expended MSB*/
 800a38e:	4b21      	ldr	r3, [pc, #132]	; (800a414 <Custom_STM_App_Notification+0x1d4>)
 800a390:	881b      	ldrh	r3, [r3, #0]
 800a392:	0a1b      	lsrs	r3, r3, #8
 800a394:	b29b      	uxth	r3, r3
 800a396:	b2da      	uxtb	r2, r3
 800a398:	4b20      	ldr	r3, [pc, #128]	; (800a41c <Custom_STM_App_Notification+0x1dc>)
 800a39a:	711a      	strb	r2, [r3, #4]
       
       Custom_Hrs_m_Send_Notification();                       
 800a39c:	f000 f872 	bl	800a484 <Custom_Hrs_m_Send_Notification>
      /* USER CODE END CUSTOM_STM_HRS_M_NOTIFY_ENABLED_EVT */
      break;
 800a3a0:	e020      	b.n	800a3e4 <Custom_STM_App_Notification+0x1a4>

    case CUSTOM_STM_HRS_M_NOTIFY_DISABLED_EVT:
      /* USER CODE BEGIN CUSTOM_STM_HRS_M_NOTIFY_DISABLED_EVT */
      PRINT_MESG_DBG("ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE My_HRS_Meas NOTIFICATION_DISABLED\n");
 800a3a2:	4812      	ldr	r0, [pc, #72]	; (800a3ec <Custom_STM_App_Notification+0x1ac>)
 800a3a4:	f7fe fde2 	bl	8008f6c <DbgTraceGetFileName>
 800a3a8:	4601      	mov	r1, r0
 800a3aa:	23b6      	movs	r3, #182	; 0xb6
 800a3ac:	4a10      	ldr	r2, [pc, #64]	; (800a3f0 <Custom_STM_App_Notification+0x1b0>)
 800a3ae:	4811      	ldr	r0, [pc, #68]	; (800a3f4 <Custom_STM_App_Notification+0x1b4>)
 800a3b0:	f001 f810 	bl	800b3d4 <iprintf>
 800a3b4:	481a      	ldr	r0, [pc, #104]	; (800a420 <Custom_STM_App_Notification+0x1e0>)
 800a3b6:	f001 f893 	bl	800b4e0 <puts>
      
      Custom_App_Context.Hrs_m_Notification_Status = 0;         /* Hrs_m notification status has been disabled */
 800a3ba:	4b13      	ldr	r3, [pc, #76]	; (800a408 <Custom_STM_App_Notification+0x1c8>)
 800a3bc:	2200      	movs	r2, #0
 800a3be:	701a      	strb	r2, [r3, #0]
      /* USER CODE END CUSTOM_STM_HRS_M_NOTIFY_DISABLED_EVT */
      break;
 800a3c0:	e010      	b.n	800a3e4 <Custom_STM_App_Notification+0x1a4>
      /* USER CODE END CUSTOM_STM_HRS_SL_READ_EVT */
      break;

    case CUSTOM_STM_HRS_CTRLP_WRITE_EVT:
      /* USER CODE BEGIN CUSTOM_STM_HRS_CTRLP_WRITE_EVT */
      PRINT_MESG_DBG("ACI_GATT_WRITE_PERMIT_REQ_VSEVT_CODE My_HRS_CTRL_Point Write\n");
 800a3c2:	480a      	ldr	r0, [pc, #40]	; (800a3ec <Custom_STM_App_Notification+0x1ac>)
 800a3c4:	f7fe fdd2 	bl	8008f6c <DbgTraceGetFileName>
 800a3c8:	4601      	mov	r1, r0
 800a3ca:	23c4      	movs	r3, #196	; 0xc4
 800a3cc:	4a08      	ldr	r2, [pc, #32]	; (800a3f0 <Custom_STM_App_Notification+0x1b0>)
 800a3ce:	4809      	ldr	r0, [pc, #36]	; (800a3f4 <Custom_STM_App_Notification+0x1b4>)
 800a3d0:	f001 f800 	bl	800b3d4 <iprintf>
 800a3d4:	4813      	ldr	r0, [pc, #76]	; (800a424 <Custom_STM_App_Notification+0x1e4>)
 800a3d6:	f001 f883 	bl	800b4e0 <puts>
      
      /* reset energy expended */
      hr_energy_reset = CUSTOM_STM_HRS_ENERGY_RESET;
 800a3da:	4b0d      	ldr	r3, [pc, #52]	; (800a410 <Custom_STM_App_Notification+0x1d0>)
 800a3dc:	2200      	movs	r2, #0
 800a3de:	701a      	strb	r2, [r3, #0]
      /* USER CODE END CUSTOM_STM_HRS_CTRLP_WRITE_EVT */
      break;
 800a3e0:	e000      	b.n	800a3e4 <Custom_STM_App_Notification+0x1a4>

    default:
      /* USER CODE BEGIN CUSTOM_STM_App_Notification_default */

      /* USER CODE END CUSTOM_STM_App_Notification_default */
      break;
 800a3e2:	bf00      	nop
  }
  /* USER CODE BEGIN CUSTOM_STM_App_Notification_2 */

  /* USER CODE END CUSTOM_STM_App_Notification_2 */
  return;
 800a3e4:	bf00      	nop
}
 800a3e6:	3708      	adds	r7, #8
 800a3e8:	46bd      	mov	sp, r7
 800a3ea:	bd80      	pop	{r7, pc}
 800a3ec:	0800c9cc 	.word	0x0800c9cc
 800a3f0:	0800ce9c 	.word	0x0800ce9c
 800a3f4:	0800c9ec 	.word	0x0800c9ec
 800a3f8:	0800ca00 	.word	0x0800ca00
 800a3fc:	20001534 	.word	0x20001534
 800a400:	0800ca38 	.word	0x0800ca38
 800a404:	0800ca74 	.word	0x0800ca74
 800a408:	2000020c 	.word	0x2000020c
 800a40c:	20001724 	.word	0x20001724
 800a410:	20000023 	.word	0x20000023
 800a414:	20001726 	.word	0x20001726
 800a418:	0800cabc 	.word	0x0800cabc
 800a41c:	2000162c 	.word	0x2000162c
 800a420:	0800cadc 	.word	0x0800cadc
 800a424:	0800cb28 	.word	0x0800cb28

0800a428 <Custom_APP_Notification>:

void Custom_APP_Notification(Custom_App_ConnHandle_Not_evt_t *pNotification)
{
 800a428:	b480      	push	{r7}
 800a42a:	b083      	sub	sp, #12
 800a42c:	af00      	add	r7, sp, #0
 800a42e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CUSTOM_APP_Notification_1 */

  /* USER CODE END CUSTOM_APP_Notification_1 */

  switch(pNotification->Custom_Evt_Opcode)
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	781b      	ldrb	r3, [r3, #0]
 800a434:	2b00      	cmp	r3, #0
 800a436:	d002      	beq.n	800a43e <Custom_APP_Notification+0x16>
 800a438:	2b01      	cmp	r3, #1
 800a43a:	d002      	beq.n	800a442 <Custom_APP_Notification+0x1a>

    default:
      /* USER CODE BEGIN CUSTOM_APP_Notification_default */

      /* USER CODE END CUSTOM_APP_Notification_default */
      break;
 800a43c:	e002      	b.n	800a444 <Custom_APP_Notification+0x1c>
      break;
 800a43e:	bf00      	nop
 800a440:	e000      	b.n	800a444 <Custom_APP_Notification+0x1c>
      break;
 800a442:	bf00      	nop

  /* USER CODE BEGIN CUSTOM_APP_Notification_2 */

  /* USER CODE END CUSTOM_APP_Notification_2 */

  return;
 800a444:	bf00      	nop
}
 800a446:	370c      	adds	r7, #12
 800a448:	46bd      	mov	sp, r7
 800a44a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a44e:	4770      	bx	lr

0800a450 <Custom_APP_Init>:

void Custom_APP_Init(void)
{
 800a450:	b580      	push	{r7, lr}
 800a452:	b082      	sub	sp, #8
 800a454:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CUSTOM_APP_Init */
  uint8_t sensor_loc;

  sensor_loc = CUSTOM_STM_HRS_BODY_SENSOR_LOCATION_WRIST;
 800a456:	2302      	movs	r3, #2
 800a458:	71fb      	strb	r3, [r7, #7]
  Custom_STM_App_Update_Char(CUSTOM_STM_HRS_SL, (uint8_t *) &sensor_loc);       /*initialise My_Sensor_Loc char to wrist */
 800a45a:	1dfb      	adds	r3, r7, #7
 800a45c:	4619      	mov	r1, r3
 800a45e:	2003      	movs	r0, #3
 800a460:	f000 fa54 	bl	800a90c <Custom_STM_App_Update_Char>
  
  //Custom_Switch_c_Update_Char();
  Custom_Hrs_m_Update_Char();
 800a464:	f000 f804 	bl	800a470 <Custom_Hrs_m_Update_Char>
  /* USER CODE END CUSTOM_APP_Init */
  return;
 800a468:	bf00      	nop
}
 800a46a:	3708      	adds	r7, #8
 800a46c:	46bd      	mov	sp, r7
 800a46e:	bd80      	pop	{r7, pc}

0800a470 <Custom_Hrs_m_Update_Char>:
 *************************************************************/

  /* My_P2P_Server */
  /* My_Heart_Rate */
void Custom_Hrs_m_Update_Char(void) /* Property Read */
{
 800a470:	b580      	push	{r7, lr}
 800a472:	af00      	add	r7, sp, #0
  Custom_STM_App_Update_Char(CUSTOM_STM_HRS_M, (uint8_t *)UpdateCharData);
 800a474:	4902      	ldr	r1, [pc, #8]	; (800a480 <Custom_Hrs_m_Update_Char+0x10>)
 800a476:	2002      	movs	r0, #2
 800a478:	f000 fa48 	bl	800a90c <Custom_STM_App_Update_Char>
  /* USER CODE BEGIN Hrs_m_UC*/

  /* USER CODE END Hrs_m_UC*/
  return;
 800a47c:	bf00      	nop
}
 800a47e:	bd80      	pop	{r7, pc}
 800a480:	20001534 	.word	0x20001534

0800a484 <Custom_Hrs_m_Send_Notification>:

void Custom_Hrs_m_Send_Notification(void) /* Property Notification */
 {
 800a484:	b580      	push	{r7, lr}
 800a486:	af00      	add	r7, sp, #0
  if(Custom_App_Context.Hrs_m_Notification_Status)
 800a488:	4b0b      	ldr	r3, [pc, #44]	; (800a4b8 <Custom_Hrs_m_Send_Notification+0x34>)
 800a48a:	781b      	ldrb	r3, [r3, #0]
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d004      	beq.n	800a49a <Custom_Hrs_m_Send_Notification+0x16>
  {
    Custom_STM_App_Update_Char(CUSTOM_STM_HRS_M, (uint8_t *)NotifyCharData);
 800a490:	490a      	ldr	r1, [pc, #40]	; (800a4bc <Custom_Hrs_m_Send_Notification+0x38>)
 800a492:	2002      	movs	r0, #2
 800a494:	f000 fa3a 	bl	800a90c <Custom_STM_App_Update_Char>
  }
  else
  {
    APP_DBG_MSG("-- CUSTOM APPLICATION : CAN'T INFORM CLIENT -  NOTIFICATION DISABLED\n ");
  }
  return;
 800a498:	e00d      	b.n	800a4b6 <Custom_Hrs_m_Send_Notification+0x32>
    APP_DBG_MSG("-- CUSTOM APPLICATION : CAN'T INFORM CLIENT -  NOTIFICATION DISABLED\n ");
 800a49a:	4809      	ldr	r0, [pc, #36]	; (800a4c0 <Custom_Hrs_m_Send_Notification+0x3c>)
 800a49c:	f7fe fd66 	bl	8008f6c <DbgTraceGetFileName>
 800a4a0:	4601      	mov	r1, r0
 800a4a2:	f44f 7395 	mov.w	r3, #298	; 0x12a
 800a4a6:	4a07      	ldr	r2, [pc, #28]	; (800a4c4 <Custom_Hrs_m_Send_Notification+0x40>)
 800a4a8:	4807      	ldr	r0, [pc, #28]	; (800a4c8 <Custom_Hrs_m_Send_Notification+0x44>)
 800a4aa:	f000 ff93 	bl	800b3d4 <iprintf>
 800a4ae:	4807      	ldr	r0, [pc, #28]	; (800a4cc <Custom_Hrs_m_Send_Notification+0x48>)
 800a4b0:	f000 ff90 	bl	800b3d4 <iprintf>
  return;
 800a4b4:	bf00      	nop
}
 800a4b6:	bd80      	pop	{r7, pc}
 800a4b8:	2000020c 	.word	0x2000020c
 800a4bc:	2000162c 	.word	0x2000162c
 800a4c0:	0800c9cc 	.word	0x0800c9cc
 800a4c4:	0800ceb8 	.word	0x0800ceb8
 800a4c8:	0800c9ec 	.word	0x0800c9ec
 800a4cc:	0800cb68 	.word	0x0800cb68

0800a4d0 <Custom_STM_Event_Handler>:
 * @brief  Event handler
 * @param  Event: Address of the buffer holding the Event
 * @retval Ack: Return whether the Event has been managed or not
 */
static SVCCTL_EvtAckStatus_t Custom_STM_Event_Handler(void *Event)
{
 800a4d0:	b580      	push	{r7, lr}
 800a4d2:	b090      	sub	sp, #64	; 0x40
 800a4d4:	af02      	add	r7, sp, #8
 800a4d6:	6078      	str	r0, [r7, #4]
                           Gatt Event Mask = GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP are defined, so:
                           BLE core event ACI_GATT_READ_PERMIT_REQ_VSEVT_CODE must be considered*/
  /* aci_gatt_read_permit_req_event_rp0    *read_req; */ 
  /* USER CODE END Custom_STM_Event_Handler_1 */

  return_value = SVCCTL_EvtNotAck;
 800a4d8:	2300      	movs	r3, #0
 800a4da:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data);
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	3301      	adds	r3, #1
 800a4e2:	62fb      	str	r3, [r7, #44]	; 0x2c

  switch(event_pckt->evt)
 800a4e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a4e6:	781b      	ldrb	r3, [r3, #0]
 800a4e8:	2bff      	cmp	r3, #255	; 0xff
 800a4ea:	f040 8102 	bne.w	800a6f2 <Custom_STM_Event_Handler+0x222>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
      blecore_evt = (evt_blecore_aci*)event_pckt->data;
 800a4ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a4f0:	3302      	adds	r3, #2
 800a4f2:	62bb      	str	r3, [r7, #40]	; 0x28
      switch(blecore_evt->ecode)
 800a4f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4f6:	881b      	ldrh	r3, [r3, #0]
 800a4f8:	b29b      	uxth	r3, r3
 800a4fa:	f640 4214 	movw	r2, #3092	; 0xc14
 800a4fe:	4293      	cmp	r3, r2
 800a500:	f000 8087 	beq.w	800a612 <Custom_STM_Event_Handler+0x142>
 800a504:	f640 4214 	movw	r2, #3092	; 0xc14
 800a508:	4293      	cmp	r3, r2
 800a50a:	f300 80ea 	bgt.w	800a6e2 <Custom_STM_Event_Handler+0x212>
 800a50e:	f640 4201 	movw	r2, #3073	; 0xc01
 800a512:	4293      	cmp	r3, r2
 800a514:	d005      	beq.n	800a522 <Custom_STM_Event_Handler+0x52>
 800a516:	f640 4213 	movw	r2, #3091	; 0xc13
 800a51a:	4293      	cmp	r3, r2
 800a51c:	f000 80a5 	beq.w	800a66a <Custom_STM_Event_Handler+0x19a>
        /* USER CODE END BLECORE_EVT */
        default:
          /* USER CODE BEGIN EVT_DEFAULT */

          /* USER CODE END EVT_DEFAULT */
          break;
 800a520:	e0df      	b.n	800a6e2 <Custom_STM_Event_Handler+0x212>
          attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blecore_evt->data;
 800a522:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a524:	3302      	adds	r3, #2
 800a526:	627b      	str	r3, [r7, #36]	; 0x24
          if(attribute_modified->Attr_Handle == (CustomContext.CustomHrs_MHdle + CHARACTERISTIC_DESCRIPTOR_ATTRIBUTE_OFFSET))
 800a528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a52a:	885b      	ldrh	r3, [r3, #2]
 800a52c:	b29b      	uxth	r3, r3
 800a52e:	461a      	mov	r2, r3
 800a530:	4b73      	ldr	r3, [pc, #460]	; (800a700 <Custom_STM_Event_Handler+0x230>)
 800a532:	891b      	ldrh	r3, [r3, #8]
 800a534:	3302      	adds	r3, #2
 800a536:	429a      	cmp	r2, r3
 800a538:	d119      	bne.n	800a56e <Custom_STM_Event_Handler+0x9e>
            return_value = SVCCTL_EvtAckFlowEnable;
 800a53a:	2301      	movs	r3, #1
 800a53c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
            switch(attribute_modified->Attr_Data[0])
 800a540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a542:	7a1b      	ldrb	r3, [r3, #8]
 800a544:	2b00      	cmp	r3, #0
 800a546:	d002      	beq.n	800a54e <Custom_STM_Event_Handler+0x7e>
 800a548:	2b01      	cmp	r3, #1
 800a54a:	d008      	beq.n	800a55e <Custom_STM_Event_Handler+0x8e>
              break;
 800a54c:	e060      	b.n	800a610 <Custom_STM_Event_Handler+0x140>
                Notification.Custom_Evt_Opcode = CUSTOM_STM_HRS_M_NOTIFY_DISABLED_EVT;
 800a54e:	2304      	movs	r3, #4
 800a550:	733b      	strb	r3, [r7, #12]
                Custom_STM_App_Notification(&Notification);
 800a552:	f107 030c 	add.w	r3, r7, #12
 800a556:	4618      	mov	r0, r3
 800a558:	f7ff fe72 	bl	800a240 <Custom_STM_App_Notification>
                break;
 800a55c:	e058      	b.n	800a610 <Custom_STM_Event_Handler+0x140>
                Notification.Custom_Evt_Opcode = CUSTOM_STM_HRS_M_NOTIFY_ENABLED_EVT;
 800a55e:	2303      	movs	r3, #3
 800a560:	733b      	strb	r3, [r7, #12]
                Custom_STM_App_Notification(&Notification);
 800a562:	f107 030c 	add.w	r3, r7, #12
 800a566:	4618      	mov	r0, r3
 800a568:	f7ff fe6a 	bl	800a240 <Custom_STM_App_Notification>
                break;
 800a56c:	e050      	b.n	800a610 <Custom_STM_Event_Handler+0x140>
          else if(attribute_modified->Attr_Handle == (CustomContext.CustomLed_CHdle + CHARACTERISTIC_VALUE_ATTRIBUTE_OFFSET))
 800a56e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a570:	885b      	ldrh	r3, [r3, #2]
 800a572:	b29b      	uxth	r3, r3
 800a574:	461a      	mov	r2, r3
 800a576:	4b62      	ldr	r3, [pc, #392]	; (800a700 <Custom_STM_Event_Handler+0x230>)
 800a578:	885b      	ldrh	r3, [r3, #2]
 800a57a:	3301      	adds	r3, #1
 800a57c:	429a      	cmp	r2, r3
 800a57e:	f040 80b2 	bne.w	800a6e6 <Custom_STM_Event_Handler+0x216>
            return_value = SVCCTL_EvtAckFlowEnable;
 800a582:	2301      	movs	r3, #1
 800a584:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
            Notification.Custom_Evt_Opcode = CUSTOM_STM_LED_C_WRITE_NO_RESP_EVT;
 800a588:	2301      	movs	r3, #1
 800a58a:	733b      	strb	r3, [r7, #12]
            Notification.DataTransfered.Length=attribute_modified->Attr_Data_Length;
 800a58c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a58e:	88db      	ldrh	r3, [r3, #6]
 800a590:	b29b      	uxth	r3, r3
 800a592:	b2db      	uxtb	r3, r3
 800a594:	753b      	strb	r3, [r7, #20]
            Notification.DataTransfered.pPayload=attribute_modified->Attr_Data;
 800a596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a598:	3308      	adds	r3, #8
 800a59a:	613b      	str	r3, [r7, #16]
            for(int i=0; i < attribute_modified->Attr_Data_Length;i++ )
 800a59c:	2300      	movs	r3, #0
 800a59e:	633b      	str	r3, [r7, #48]	; 0x30
 800a5a0:	e026      	b.n	800a5f0 <Custom_STM_Event_Handler+0x120>
            	PRINT_MESG_DBG("Data ascii = %c\n", attribute_modified->Attr_Data[i]);
 800a5a2:	4858      	ldr	r0, [pc, #352]	; (800a704 <Custom_STM_Event_Handler+0x234>)
 800a5a4:	f7fe fce2 	bl	8008f6c <DbgTraceGetFileName>
 800a5a8:	4601      	mov	r1, r0
 800a5aa:	23db      	movs	r3, #219	; 0xdb
 800a5ac:	4a56      	ldr	r2, [pc, #344]	; (800a708 <Custom_STM_Event_Handler+0x238>)
 800a5ae:	4857      	ldr	r0, [pc, #348]	; (800a70c <Custom_STM_Event_Handler+0x23c>)
 800a5b0:	f000 ff10 	bl	800b3d4 <iprintf>
 800a5b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a5b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5b8:	4413      	add	r3, r2
 800a5ba:	3308      	adds	r3, #8
 800a5bc:	781b      	ldrb	r3, [r3, #0]
 800a5be:	4619      	mov	r1, r3
 800a5c0:	4853      	ldr	r0, [pc, #332]	; (800a710 <Custom_STM_Event_Handler+0x240>)
 800a5c2:	f000 ff07 	bl	800b3d4 <iprintf>
            	PRINT_MESG_DBG("Data dec = %i\n", attribute_modified->Attr_Data[i]);
 800a5c6:	484f      	ldr	r0, [pc, #316]	; (800a704 <Custom_STM_Event_Handler+0x234>)
 800a5c8:	f7fe fcd0 	bl	8008f6c <DbgTraceGetFileName>
 800a5cc:	4601      	mov	r1, r0
 800a5ce:	23dc      	movs	r3, #220	; 0xdc
 800a5d0:	4a4d      	ldr	r2, [pc, #308]	; (800a708 <Custom_STM_Event_Handler+0x238>)
 800a5d2:	484e      	ldr	r0, [pc, #312]	; (800a70c <Custom_STM_Event_Handler+0x23c>)
 800a5d4:	f000 fefe 	bl	800b3d4 <iprintf>
 800a5d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a5da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5dc:	4413      	add	r3, r2
 800a5de:	3308      	adds	r3, #8
 800a5e0:	781b      	ldrb	r3, [r3, #0]
 800a5e2:	4619      	mov	r1, r3
 800a5e4:	484b      	ldr	r0, [pc, #300]	; (800a714 <Custom_STM_Event_Handler+0x244>)
 800a5e6:	f000 fef5 	bl	800b3d4 <iprintf>
            for(int i=0; i < attribute_modified->Attr_Data_Length;i++ )
 800a5ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5ec:	3301      	adds	r3, #1
 800a5ee:	633b      	str	r3, [r7, #48]	; 0x30
 800a5f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5f2:	88db      	ldrh	r3, [r3, #6]
 800a5f4:	b29b      	uxth	r3, r3
 800a5f6:	461a      	mov	r2, r3
 800a5f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5fa:	4293      	cmp	r3, r2
 800a5fc:	dbd1      	blt.n	800a5a2 <Custom_STM_Event_Handler+0xd2>
            attribute_modified->Attr_Data[0] = 0x46;
 800a5fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a600:	2246      	movs	r2, #70	; 0x46
 800a602:	721a      	strb	r2, [r3, #8]
            Custom_STM_App_Notification(&Notification);  
 800a604:	f107 030c 	add.w	r3, r7, #12
 800a608:	4618      	mov	r0, r3
 800a60a:	f7ff fe19 	bl	800a240 <Custom_STM_App_Notification>
          break;
 800a60e:	e06a      	b.n	800a6e6 <Custom_STM_Event_Handler+0x216>
 800a610:	e069      	b.n	800a6e6 <Custom_STM_Event_Handler+0x216>
        	attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blecore_evt->data;
 800a612:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a614:	3302      	adds	r3, #2
 800a616:	627b      	str	r3, [r7, #36]	; 0x24
          read_req = (aci_gatt_read_permit_req_event_rp0*)blecore_evt->data;
 800a618:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a61a:	3302      	adds	r3, #2
 800a61c:	623b      	str	r3, [r7, #32]
          if(read_req->Attribute_Handle == (CustomContext.CustomLed_CHdle + CHARACTERISTIC_VALUE_ATTRIBUTE_OFFSET))
 800a61e:	6a3b      	ldr	r3, [r7, #32]
 800a620:	885b      	ldrh	r3, [r3, #2]
 800a622:	b29b      	uxth	r3, r3
 800a624:	461a      	mov	r2, r3
 800a626:	4b36      	ldr	r3, [pc, #216]	; (800a700 <Custom_STM_Event_Handler+0x230>)
 800a628:	885b      	ldrh	r3, [r3, #2]
 800a62a:	3301      	adds	r3, #1
 800a62c:	429a      	cmp	r2, r3
 800a62e:	d109      	bne.n	800a644 <Custom_STM_Event_Handler+0x174>
            return_value = SVCCTL_EvtAckFlowEnable;
 800a630:	2301      	movs	r3, #1
 800a632:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
            aci_gatt_allow_read(read_req->Connection_Handle);
 800a636:	6a3b      	ldr	r3, [r7, #32]
 800a638:	881b      	ldrh	r3, [r3, #0]
 800a63a:	b29b      	uxth	r3, r3
 800a63c:	4618      	mov	r0, r3
 800a63e:	f7fd fb1d 	bl	8007c7c <aci_gatt_allow_read>
          break;
 800a642:	e052      	b.n	800a6ea <Custom_STM_Event_Handler+0x21a>
          else if(read_req->Attribute_Handle == (CustomContext.CustomSwitch_CHdle + CHARACTERISTIC_VALUE_ATTRIBUTE_OFFSET))
 800a644:	6a3b      	ldr	r3, [r7, #32]
 800a646:	885b      	ldrh	r3, [r3, #2]
 800a648:	b29b      	uxth	r3, r3
 800a64a:	461a      	mov	r2, r3
 800a64c:	4b2c      	ldr	r3, [pc, #176]	; (800a700 <Custom_STM_Event_Handler+0x230>)
 800a64e:	889b      	ldrh	r3, [r3, #4]
 800a650:	3301      	adds	r3, #1
 800a652:	429a      	cmp	r2, r3
 800a654:	d149      	bne.n	800a6ea <Custom_STM_Event_Handler+0x21a>
            return_value = SVCCTL_EvtAckFlowEnable;
 800a656:	2301      	movs	r3, #1
 800a658:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
            aci_gatt_allow_read(read_req->Connection_Handle);
 800a65c:	6a3b      	ldr	r3, [r7, #32]
 800a65e:	881b      	ldrh	r3, [r3, #0]
 800a660:	b29b      	uxth	r3, r3
 800a662:	4618      	mov	r0, r3
 800a664:	f7fd fb0a 	bl	8007c7c <aci_gatt_allow_read>
          break;
 800a668:	e03f      	b.n	800a6ea <Custom_STM_Event_Handler+0x21a>
          write_perm_req = (aci_gatt_write_permit_req_event_rp0*)blecore_evt->data;
 800a66a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a66c:	3302      	adds	r3, #2
 800a66e:	61fb      	str	r3, [r7, #28]
          if(write_perm_req->Attribute_Handle == (CustomContext.CustomHrs_CtrlpHdle + CHARACTERISTIC_VALUE_ATTRIBUTE_OFFSET))
 800a670:	69fb      	ldr	r3, [r7, #28]
 800a672:	885b      	ldrh	r3, [r3, #2]
 800a674:	b29b      	uxth	r3, r3
 800a676:	461a      	mov	r2, r3
 800a678:	4b21      	ldr	r3, [pc, #132]	; (800a700 <Custom_STM_Event_Handler+0x230>)
 800a67a:	899b      	ldrh	r3, [r3, #12]
 800a67c:	3301      	adds	r3, #1
 800a67e:	429a      	cmp	r2, r3
 800a680:	d135      	bne.n	800a6ee <Custom_STM_Event_Handler+0x21e>
            return_value = SVCCTL_EvtAckFlowEnable;
 800a682:	2301      	movs	r3, #1
 800a684:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
            if (write_perm_req->Data[0] == CUSTOM_STM_HRS_CNTL_POINT_RESET_ENERGY_EXPENDED)
 800a688:	69fb      	ldr	r3, [r7, #28]
 800a68a:	795b      	ldrb	r3, [r3, #5]
 800a68c:	2b01      	cmp	r3, #1
 800a68e:	d117      	bne.n	800a6c0 <Custom_STM_Event_Handler+0x1f0>
              aci_gatt_write_resp(write_perm_req->Connection_Handle,
 800a690:	69fb      	ldr	r3, [r7, #28]
 800a692:	881b      	ldrh	r3, [r3, #0]
 800a694:	b298      	uxth	r0, r3
 800a696:	69fb      	ldr	r3, [r7, #28]
 800a698:	885b      	ldrh	r3, [r3, #2]
 800a69a:	b299      	uxth	r1, r3
 800a69c:	69fb      	ldr	r3, [r7, #28]
 800a69e:	791b      	ldrb	r3, [r3, #4]
                                  (uint8_t *)&write_perm_req->Data[0]);
 800a6a0:	69fa      	ldr	r2, [r7, #28]
 800a6a2:	3205      	adds	r2, #5
              aci_gatt_write_resp(write_perm_req->Connection_Handle,
 800a6a4:	9201      	str	r2, [sp, #4]
 800a6a6:	9300      	str	r3, [sp, #0]
 800a6a8:	2300      	movs	r3, #0
 800a6aa:	2200      	movs	r2, #0
 800a6ac:	f7fd fa39 	bl	8007b22 <aci_gatt_write_resp>
              Notification.Custom_Evt_Opcode = CUSTOM_STM_HRS_CTRLP_WRITE_EVT;
 800a6b0:	2306      	movs	r3, #6
 800a6b2:	733b      	strb	r3, [r7, #12]
              Custom_STM_App_Notification(&Notification);
 800a6b4:	f107 030c 	add.w	r3, r7, #12
 800a6b8:	4618      	mov	r0, r3
 800a6ba:	f7ff fdc1 	bl	800a240 <Custom_STM_App_Notification>
          break;
 800a6be:	e016      	b.n	800a6ee <Custom_STM_Event_Handler+0x21e>
              aci_gatt_write_resp(write_perm_req->Connection_Handle,
 800a6c0:	69fb      	ldr	r3, [r7, #28]
 800a6c2:	881b      	ldrh	r3, [r3, #0]
 800a6c4:	b298      	uxth	r0, r3
 800a6c6:	69fb      	ldr	r3, [r7, #28]
 800a6c8:	885b      	ldrh	r3, [r3, #2]
 800a6ca:	b299      	uxth	r1, r3
 800a6cc:	69fb      	ldr	r3, [r7, #28]
 800a6ce:	791b      	ldrb	r3, [r3, #4]
                                  (uint8_t *)&write_perm_req->Data[0]);
 800a6d0:	69fa      	ldr	r2, [r7, #28]
 800a6d2:	3205      	adds	r2, #5
              aci_gatt_write_resp(write_perm_req->Connection_Handle,
 800a6d4:	9201      	str	r2, [sp, #4]
 800a6d6:	9300      	str	r3, [sp, #0]
 800a6d8:	2380      	movs	r3, #128	; 0x80
 800a6da:	2201      	movs	r2, #1
 800a6dc:	f7fd fa21 	bl	8007b22 <aci_gatt_write_resp>
          break;
 800a6e0:	e005      	b.n	800a6ee <Custom_STM_Event_Handler+0x21e>
          break;
 800a6e2:	bf00      	nop
 800a6e4:	e006      	b.n	800a6f4 <Custom_STM_Event_Handler+0x224>
          break;
 800a6e6:	bf00      	nop
 800a6e8:	e004      	b.n	800a6f4 <Custom_STM_Event_Handler+0x224>
          break;
 800a6ea:	bf00      	nop
 800a6ec:	e002      	b.n	800a6f4 <Custom_STM_Event_Handler+0x224>
          break;
 800a6ee:	bf00      	nop
      }
      /* USER CODE BEGIN EVT_VENDOR*/

      /* USER CODE END EVT_VENDOR*/
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 800a6f0:	e000      	b.n	800a6f4 <Custom_STM_Event_Handler+0x224>

    default:
      /* USER CODE BEGIN EVENT_PCKT*/

      /* USER CODE END EVENT_PCKT*/
      break;
 800a6f2:	bf00      	nop

  /* USER CODE BEGIN Custom_STM_Event_Handler_2 */

  /* USER CODE END Custom_STM_Event_Handler_2 */

  return(return_value);
 800a6f4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}/* end Custom_STM_Event_Handler */
 800a6f8:	4618      	mov	r0, r3
 800a6fa:	3738      	adds	r7, #56	; 0x38
 800a6fc:	46bd      	mov	sp, r7
 800a6fe:	bd80      	pop	{r7, pc}
 800a700:	20000164 	.word	0x20000164
 800a704:	0800cbb0 	.word	0x0800cbb0
 800a708:	0800ced8 	.word	0x0800ced8
 800a70c:	0800cbd0 	.word	0x0800cbd0
 800a710:	0800cbe4 	.word	0x0800cbe4
 800a714:	0800cbf8 	.word	0x0800cbf8

0800a718 <SVCCTL_InitCustomSvc>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void SVCCTL_InitCustomSvc(void)
{
 800a718:	b580      	push	{r7, lr}
 800a71a:	b08a      	sub	sp, #40	; 0x28
 800a71c:	af06      	add	r7, sp, #24
  /* USER CODE END SVCCTL_InitCustomSvc_1 */

  /**
   *  Register the event handler to the BLE controller
   */
  SVCCTL_RegisterSvcHandler(Custom_STM_Event_Handler);
 800a71e:	4873      	ldr	r0, [pc, #460]	; (800a8ec <SVCCTL_InitCustomSvc+0x1d4>)
 800a720:	f7fd fdb2 	bl	8008288 <SVCCTL_RegisterSvcHandler>
   *                                2 for My_LED_Char +
   *                                2 for My_Switch_Char +
   *                              = 5
   */

  COPY_MY_P2P_SERVER_UUID(uuid.Char_UUID_128);
 800a724:	238f      	movs	r3, #143	; 0x8f
 800a726:	703b      	strb	r3, [r7, #0]
 800a728:	23e5      	movs	r3, #229	; 0xe5
 800a72a:	707b      	strb	r3, [r7, #1]
 800a72c:	23b3      	movs	r3, #179	; 0xb3
 800a72e:	70bb      	strb	r3, [r7, #2]
 800a730:	23d5      	movs	r3, #213	; 0xd5
 800a732:	70fb      	strb	r3, [r7, #3]
 800a734:	232e      	movs	r3, #46	; 0x2e
 800a736:	713b      	strb	r3, [r7, #4]
 800a738:	237f      	movs	r3, #127	; 0x7f
 800a73a:	717b      	strb	r3, [r7, #5]
 800a73c:	234a      	movs	r3, #74	; 0x4a
 800a73e:	71bb      	strb	r3, [r7, #6]
 800a740:	2398      	movs	r3, #152	; 0x98
 800a742:	71fb      	strb	r3, [r7, #7]
 800a744:	232a      	movs	r3, #42	; 0x2a
 800a746:	723b      	strb	r3, [r7, #8]
 800a748:	2348      	movs	r3, #72	; 0x48
 800a74a:	727b      	strb	r3, [r7, #9]
 800a74c:	237a      	movs	r3, #122	; 0x7a
 800a74e:	72bb      	strb	r3, [r7, #10]
 800a750:	23cc      	movs	r3, #204	; 0xcc
 800a752:	72fb      	strb	r3, [r7, #11]
 800a754:	2340      	movs	r3, #64	; 0x40
 800a756:	733b      	strb	r3, [r7, #12]
 800a758:	23fe      	movs	r3, #254	; 0xfe
 800a75a:	737b      	strb	r3, [r7, #13]
 800a75c:	2300      	movs	r3, #0
 800a75e:	73bb      	strb	r3, [r7, #14]
 800a760:	2300      	movs	r3, #0
 800a762:	73fb      	strb	r3, [r7, #15]
  aci_gatt_add_service(UUID_TYPE_128,
 800a764:	4639      	mov	r1, r7
 800a766:	4b62      	ldr	r3, [pc, #392]	; (800a8f0 <SVCCTL_InitCustomSvc+0x1d8>)
 800a768:	9300      	str	r3, [sp, #0]
 800a76a:	2305      	movs	r3, #5
 800a76c:	2201      	movs	r2, #1
 800a76e:	2002      	movs	r0, #2
 800a770:	f7fc ff50 	bl	8007614 <aci_gatt_add_service>
                       &(CustomContext.CustomMy_P2PsHdle));

  /**
   *  My_LED_Char
   */
  COPY_MY_LED_CHAR_UUID(uuid.Char_UUID_128);
 800a774:	2319      	movs	r3, #25
 800a776:	703b      	strb	r3, [r7, #0]
 800a778:	23ed      	movs	r3, #237	; 0xed
 800a77a:	707b      	strb	r3, [r7, #1]
 800a77c:	2382      	movs	r3, #130	; 0x82
 800a77e:	70bb      	strb	r3, [r7, #2]
 800a780:	23ae      	movs	r3, #174	; 0xae
 800a782:	70fb      	strb	r3, [r7, #3]
 800a784:	23ed      	movs	r3, #237	; 0xed
 800a786:	713b      	strb	r3, [r7, #4]
 800a788:	2321      	movs	r3, #33	; 0x21
 800a78a:	717b      	strb	r3, [r7, #5]
 800a78c:	234c      	movs	r3, #76	; 0x4c
 800a78e:	71bb      	strb	r3, [r7, #6]
 800a790:	239d      	movs	r3, #157	; 0x9d
 800a792:	71fb      	strb	r3, [r7, #7]
 800a794:	2341      	movs	r3, #65	; 0x41
 800a796:	723b      	strb	r3, [r7, #8]
 800a798:	2345      	movs	r3, #69	; 0x45
 800a79a:	727b      	strb	r3, [r7, #9]
 800a79c:	2322      	movs	r3, #34	; 0x22
 800a79e:	72bb      	strb	r3, [r7, #10]
 800a7a0:	238e      	movs	r3, #142	; 0x8e
 800a7a2:	72fb      	strb	r3, [r7, #11]
 800a7a4:	2341      	movs	r3, #65	; 0x41
 800a7a6:	733b      	strb	r3, [r7, #12]
 800a7a8:	23fe      	movs	r3, #254	; 0xfe
 800a7aa:	737b      	strb	r3, [r7, #13]
 800a7ac:	2300      	movs	r3, #0
 800a7ae:	73bb      	strb	r3, [r7, #14]
 800a7b0:	2300      	movs	r3, #0
 800a7b2:	73fb      	strb	r3, [r7, #15]
  aci_gatt_add_char(CustomContext.CustomMy_P2PsHdle,
 800a7b4:	4b4e      	ldr	r3, [pc, #312]	; (800a8f0 <SVCCTL_InitCustomSvc+0x1d8>)
 800a7b6:	8818      	ldrh	r0, [r3, #0]
 800a7b8:	2314      	movs	r3, #20
 800a7ba:	b29b      	uxth	r3, r3
 800a7bc:	463a      	mov	r2, r7
 800a7be:	494d      	ldr	r1, [pc, #308]	; (800a8f4 <SVCCTL_InitCustomSvc+0x1dc>)
 800a7c0:	9105      	str	r1, [sp, #20]
 800a7c2:	2101      	movs	r1, #1
 800a7c4:	9104      	str	r1, [sp, #16]
 800a7c6:	2110      	movs	r1, #16
 800a7c8:	9103      	str	r1, [sp, #12]
 800a7ca:	2105      	movs	r1, #5
 800a7cc:	9102      	str	r1, [sp, #8]
 800a7ce:	2100      	movs	r1, #0
 800a7d0:	9101      	str	r1, [sp, #4]
 800a7d2:	2106      	movs	r1, #6
 800a7d4:	9100      	str	r1, [sp, #0]
 800a7d6:	2102      	movs	r1, #2
 800a7d8:	f7fc fff2 	bl	80077c0 <aci_gatt_add_char>
                    CHAR_VALUE_LEN_VARIABLE,
                    &(CustomContext.CustomLed_CHdle));
  /**
   *  My_Switch_Char
   */
  COPY_MY_SWITCH_CHAR_UUID(uuid.Char_UUID_128);
 800a7dc:	2319      	movs	r3, #25
 800a7de:	703b      	strb	r3, [r7, #0]
 800a7e0:	23ed      	movs	r3, #237	; 0xed
 800a7e2:	707b      	strb	r3, [r7, #1]
 800a7e4:	2382      	movs	r3, #130	; 0x82
 800a7e6:	70bb      	strb	r3, [r7, #2]
 800a7e8:	23ae      	movs	r3, #174	; 0xae
 800a7ea:	70fb      	strb	r3, [r7, #3]
 800a7ec:	23ed      	movs	r3, #237	; 0xed
 800a7ee:	713b      	strb	r3, [r7, #4]
 800a7f0:	2321      	movs	r3, #33	; 0x21
 800a7f2:	717b      	strb	r3, [r7, #5]
 800a7f4:	234c      	movs	r3, #76	; 0x4c
 800a7f6:	71bb      	strb	r3, [r7, #6]
 800a7f8:	239d      	movs	r3, #157	; 0x9d
 800a7fa:	71fb      	strb	r3, [r7, #7]
 800a7fc:	2341      	movs	r3, #65	; 0x41
 800a7fe:	723b      	strb	r3, [r7, #8]
 800a800:	2345      	movs	r3, #69	; 0x45
 800a802:	727b      	strb	r3, [r7, #9]
 800a804:	2322      	movs	r3, #34	; 0x22
 800a806:	72bb      	strb	r3, [r7, #10]
 800a808:	238e      	movs	r3, #142	; 0x8e
 800a80a:	72fb      	strb	r3, [r7, #11]
 800a80c:	2342      	movs	r3, #66	; 0x42
 800a80e:	733b      	strb	r3, [r7, #12]
 800a810:	23fe      	movs	r3, #254	; 0xfe
 800a812:	737b      	strb	r3, [r7, #13]
 800a814:	2300      	movs	r3, #0
 800a816:	73bb      	strb	r3, [r7, #14]
 800a818:	2300      	movs	r3, #0
 800a81a:	73fb      	strb	r3, [r7, #15]
  aci_gatt_add_char(CustomContext.CustomMy_P2PsHdle,
 800a81c:	4b34      	ldr	r3, [pc, #208]	; (800a8f0 <SVCCTL_InitCustomSvc+0x1d8>)
 800a81e:	8818      	ldrh	r0, [r3, #0]
 800a820:	2302      	movs	r3, #2
 800a822:	b29b      	uxth	r3, r3
 800a824:	463a      	mov	r2, r7
 800a826:	4934      	ldr	r1, [pc, #208]	; (800a8f8 <SVCCTL_InitCustomSvc+0x1e0>)
 800a828:	9105      	str	r1, [sp, #20]
 800a82a:	2101      	movs	r1, #1
 800a82c:	9104      	str	r1, [sp, #16]
 800a82e:	2110      	movs	r1, #16
 800a830:	9103      	str	r1, [sp, #12]
 800a832:	2105      	movs	r1, #5
 800a834:	9102      	str	r1, [sp, #8]
 800a836:	2100      	movs	r1, #0
 800a838:	9101      	str	r1, [sp, #4]
 800a83a:	2102      	movs	r1, #2
 800a83c:	9100      	str	r1, [sp, #0]
 800a83e:	2102      	movs	r1, #2
 800a840:	f7fc ffbe 	bl	80077c0 <aci_gatt_add_char>
   *                                2 for My_HRS_CTRL_Point +
   *                                1 for My_HRS_Meas configuration descriptor +
   *                              = 8
   */

  uuid.Char_UUID_16 = 0x180d;
 800a844:	f641 030d 	movw	r3, #6157	; 0x180d
 800a848:	803b      	strh	r3, [r7, #0]
  aci_gatt_add_service(UUID_TYPE_16,
 800a84a:	4639      	mov	r1, r7
 800a84c:	4b2b      	ldr	r3, [pc, #172]	; (800a8fc <SVCCTL_InitCustomSvc+0x1e4>)
 800a84e:	9300      	str	r3, [sp, #0]
 800a850:	2308      	movs	r3, #8
 800a852:	2201      	movs	r2, #1
 800a854:	2001      	movs	r0, #1
 800a856:	f7fc fedd 	bl	8007614 <aci_gatt_add_service>
                       &(CustomContext.CustomMy_HrsHdle));

  /**
   *  My_HRS_Meas
   */
  uuid.Char_UUID_16 = 0x2a37;
 800a85a:	f642 2337 	movw	r3, #10807	; 0x2a37
 800a85e:	803b      	strh	r3, [r7, #0]
  aci_gatt_add_char(CustomContext.CustomMy_HrsHdle,
 800a860:	4b23      	ldr	r3, [pc, #140]	; (800a8f0 <SVCCTL_InitCustomSvc+0x1d8>)
 800a862:	88d8      	ldrh	r0, [r3, #6]
 800a864:	2305      	movs	r3, #5
 800a866:	b29b      	uxth	r3, r3
 800a868:	463a      	mov	r2, r7
 800a86a:	4925      	ldr	r1, [pc, #148]	; (800a900 <SVCCTL_InitCustomSvc+0x1e8>)
 800a86c:	9105      	str	r1, [sp, #20]
 800a86e:	2101      	movs	r1, #1
 800a870:	9104      	str	r1, [sp, #16]
 800a872:	2110      	movs	r1, #16
 800a874:	9103      	str	r1, [sp, #12]
 800a876:	2100      	movs	r1, #0
 800a878:	9102      	str	r1, [sp, #8]
 800a87a:	2100      	movs	r1, #0
 800a87c:	9101      	str	r1, [sp, #4]
 800a87e:	2110      	movs	r1, #16
 800a880:	9100      	str	r1, [sp, #0]
 800a882:	2101      	movs	r1, #1
 800a884:	f7fc ff9c 	bl	80077c0 <aci_gatt_add_char>
                    CHAR_VALUE_LEN_VARIABLE,
                    &(CustomContext.CustomHrs_MHdle));
  /**
   *  My_Sensor_Loc
   */
  uuid.Char_UUID_16 = 0x2a38;
 800a888:	f642 2338 	movw	r3, #10808	; 0x2a38
 800a88c:	803b      	strh	r3, [r7, #0]
  aci_gatt_add_char(CustomContext.CustomMy_HrsHdle,
 800a88e:	4b18      	ldr	r3, [pc, #96]	; (800a8f0 <SVCCTL_InitCustomSvc+0x1d8>)
 800a890:	88d8      	ldrh	r0, [r3, #6]
 800a892:	2301      	movs	r3, #1
 800a894:	b29b      	uxth	r3, r3
 800a896:	463a      	mov	r2, r7
 800a898:	491a      	ldr	r1, [pc, #104]	; (800a904 <SVCCTL_InitCustomSvc+0x1ec>)
 800a89a:	9105      	str	r1, [sp, #20]
 800a89c:	2100      	movs	r1, #0
 800a89e:	9104      	str	r1, [sp, #16]
 800a8a0:	2110      	movs	r1, #16
 800a8a2:	9103      	str	r1, [sp, #12]
 800a8a4:	2100      	movs	r1, #0
 800a8a6:	9102      	str	r1, [sp, #8]
 800a8a8:	2100      	movs	r1, #0
 800a8aa:	9101      	str	r1, [sp, #4]
 800a8ac:	2102      	movs	r1, #2
 800a8ae:	9100      	str	r1, [sp, #0]
 800a8b0:	2101      	movs	r1, #1
 800a8b2:	f7fc ff85 	bl	80077c0 <aci_gatt_add_char>
                    CHAR_VALUE_LEN_CONSTANT,
                    &(CustomContext.CustomHrs_SlHdle));
  /**
   *  My_HRS_CTRL_Point
   */
  uuid.Char_UUID_16 = 0x2a39;
 800a8b6:	f642 2339 	movw	r3, #10809	; 0x2a39
 800a8ba:	803b      	strh	r3, [r7, #0]
  aci_gatt_add_char(CustomContext.CustomMy_HrsHdle,
 800a8bc:	4b0c      	ldr	r3, [pc, #48]	; (800a8f0 <SVCCTL_InitCustomSvc+0x1d8>)
 800a8be:	88d8      	ldrh	r0, [r3, #6]
 800a8c0:	2301      	movs	r3, #1
 800a8c2:	b29b      	uxth	r3, r3
 800a8c4:	463a      	mov	r2, r7
 800a8c6:	4910      	ldr	r1, [pc, #64]	; (800a908 <SVCCTL_InitCustomSvc+0x1f0>)
 800a8c8:	9105      	str	r1, [sp, #20]
 800a8ca:	2100      	movs	r1, #0
 800a8cc:	9104      	str	r1, [sp, #16]
 800a8ce:	2110      	movs	r1, #16
 800a8d0:	9103      	str	r1, [sp, #12]
 800a8d2:	2102      	movs	r1, #2
 800a8d4:	9102      	str	r1, [sp, #8]
 800a8d6:	2100      	movs	r1, #0
 800a8d8:	9101      	str	r1, [sp, #4]
 800a8da:	2108      	movs	r1, #8
 800a8dc:	9100      	str	r1, [sp, #0]
 800a8de:	2101      	movs	r1, #1
 800a8e0:	f7fc ff6e 	bl	80077c0 <aci_gatt_add_char>

  /* USER CODE BEGIN SVCCTL_InitCustomSvc_2 */

  /* USER CODE END SVCCTL_InitCustomSvc_2 */

  return;
 800a8e4:	bf00      	nop
}
 800a8e6:	3710      	adds	r7, #16
 800a8e8:	46bd      	mov	sp, r7
 800a8ea:	bd80      	pop	{r7, pc}
 800a8ec:	0800a4d1 	.word	0x0800a4d1
 800a8f0:	20000164 	.word	0x20000164
 800a8f4:	20000166 	.word	0x20000166
 800a8f8:	20000168 	.word	0x20000168
 800a8fc:	2000016a 	.word	0x2000016a
 800a900:	2000016c 	.word	0x2000016c
 800a904:	2000016e 	.word	0x2000016e
 800a908:	20000170 	.word	0x20000170

0800a90c <Custom_STM_App_Update_Char>:
 * @param  CharOpcode: Characteristic identifier
 * @param  Service_Instance: Instance of the service to which the characteristic belongs
 *
 */
tBleStatus Custom_STM_App_Update_Char(Custom_STM_Char_Opcode_t CharOpcode, uint8_t *pPayload)
{
 800a90c:	b580      	push	{r7, lr}
 800a90e:	b086      	sub	sp, #24
 800a910:	af02      	add	r7, sp, #8
 800a912:	4603      	mov	r3, r0
 800a914:	6039      	str	r1, [r7, #0]
 800a916:	71fb      	strb	r3, [r7, #7]
  tBleStatus result = BLE_STATUS_INVALID_PARAMS;
 800a918:	2392      	movs	r3, #146	; 0x92
 800a91a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN Custom_STM_App_Update_Char_1 */

  /* USER CODE END Custom_STM_App_Update_Char_1 */

  switch(CharOpcode)
 800a91c:	79fb      	ldrb	r3, [r7, #7]
 800a91e:	2b04      	cmp	r3, #4
 800a920:	d852      	bhi.n	800a9c8 <Custom_STM_App_Update_Char+0xbc>
 800a922:	a201      	add	r2, pc, #4	; (adr r2, 800a928 <Custom_STM_App_Update_Char+0x1c>)
 800a924:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a928:	0800a93d 	.word	0x0800a93d
 800a92c:	0800a959 	.word	0x0800a959
 800a930:	0800a975 	.word	0x0800a975
 800a934:	0800a991 	.word	0x0800a991
 800a938:	0800a9ad 	.word	0x0800a9ad
  {

    case CUSTOM_STM_LED_C:
      result = aci_gatt_update_char_value(CustomContext.CustomMy_P2PsHdle,
 800a93c:	4b25      	ldr	r3, [pc, #148]	; (800a9d4 <Custom_STM_App_Update_Char+0xc8>)
 800a93e:	8818      	ldrh	r0, [r3, #0]
 800a940:	4b24      	ldr	r3, [pc, #144]	; (800a9d4 <Custom_STM_App_Update_Char+0xc8>)
 800a942:	8859      	ldrh	r1, [r3, #2]
 800a944:	2214      	movs	r2, #20
 800a946:	683b      	ldr	r3, [r7, #0]
 800a948:	9300      	str	r3, [sp, #0]
 800a94a:	4613      	mov	r3, r2
 800a94c:	2200      	movs	r2, #0
 800a94e:	f7fd f83f 	bl	80079d0 <aci_gatt_update_char_value>
 800a952:	4603      	mov	r3, r0
 800a954:	73fb      	strb	r3, [r7, #15]
                                          0, /* charValOffset */
                                          SizeLed_C, /* charValueLen */
                                          (uint8_t *)  pPayload);
      /* USER CODE BEGIN CUSTOM_STM_Service_1_Char_1*/
      /* USER CODE END CUSTOM_STM_Service_1_Char_1*/
      break;
 800a956:	e038      	b.n	800a9ca <Custom_STM_App_Update_Char+0xbe>

    case CUSTOM_STM_SWITCH_C:
      result = aci_gatt_update_char_value(CustomContext.CustomMy_P2PsHdle,
 800a958:	4b1e      	ldr	r3, [pc, #120]	; (800a9d4 <Custom_STM_App_Update_Char+0xc8>)
 800a95a:	8818      	ldrh	r0, [r3, #0]
 800a95c:	4b1d      	ldr	r3, [pc, #116]	; (800a9d4 <Custom_STM_App_Update_Char+0xc8>)
 800a95e:	8899      	ldrh	r1, [r3, #4]
 800a960:	2202      	movs	r2, #2
 800a962:	683b      	ldr	r3, [r7, #0]
 800a964:	9300      	str	r3, [sp, #0]
 800a966:	4613      	mov	r3, r2
 800a968:	2200      	movs	r2, #0
 800a96a:	f7fd f831 	bl	80079d0 <aci_gatt_update_char_value>
 800a96e:	4603      	mov	r3, r0
 800a970:	73fb      	strb	r3, [r7, #15]
      /* USER CODE BEGIN CUSTOM_STM_Service_1_Char_2*/
            /**
            *  Manage My_Switch_Char Characteristic, Notify descriptor
            */
      /* USER CODE END CUSTOM_STM_Service_1_Char_2*/
      break;
 800a972:	e02a      	b.n	800a9ca <Custom_STM_App_Update_Char+0xbe>

    case CUSTOM_STM_HRS_M:
      result = aci_gatt_update_char_value(CustomContext.CustomMy_HrsHdle,
 800a974:	4b17      	ldr	r3, [pc, #92]	; (800a9d4 <Custom_STM_App_Update_Char+0xc8>)
 800a976:	88d8      	ldrh	r0, [r3, #6]
 800a978:	4b16      	ldr	r3, [pc, #88]	; (800a9d4 <Custom_STM_App_Update_Char+0xc8>)
 800a97a:	8919      	ldrh	r1, [r3, #8]
 800a97c:	2205      	movs	r2, #5
 800a97e:	683b      	ldr	r3, [r7, #0]
 800a980:	9300      	str	r3, [sp, #0]
 800a982:	4613      	mov	r3, r2
 800a984:	2200      	movs	r2, #0
 800a986:	f7fd f823 	bl	80079d0 <aci_gatt_update_char_value>
 800a98a:	4603      	mov	r3, r0
 800a98c:	73fb      	strb	r3, [r7, #15]
      /* USER CODE BEGIN CUSTOM_STM_Service_2_Char_1*/
            /**
             *  Manage My_HRS_Meas Characteristic, Notify descriptor
            */
      /* USER CODE END CUSTOM_STM_Service_2_Char_1*/
      break;
 800a98e:	e01c      	b.n	800a9ca <Custom_STM_App_Update_Char+0xbe>

    case CUSTOM_STM_HRS_SL:
      result = aci_gatt_update_char_value(CustomContext.CustomMy_HrsHdle,
 800a990:	4b10      	ldr	r3, [pc, #64]	; (800a9d4 <Custom_STM_App_Update_Char+0xc8>)
 800a992:	88d8      	ldrh	r0, [r3, #6]
 800a994:	4b0f      	ldr	r3, [pc, #60]	; (800a9d4 <Custom_STM_App_Update_Char+0xc8>)
 800a996:	8959      	ldrh	r1, [r3, #10]
 800a998:	2201      	movs	r2, #1
 800a99a:	683b      	ldr	r3, [r7, #0]
 800a99c:	9300      	str	r3, [sp, #0]
 800a99e:	4613      	mov	r3, r2
 800a9a0:	2200      	movs	r2, #0
 800a9a2:	f7fd f815 	bl	80079d0 <aci_gatt_update_char_value>
 800a9a6:	4603      	mov	r3, r0
 800a9a8:	73fb      	strb	r3, [r7, #15]
                                          SizeHrs_Sl, /* charValueLen */
                                          (uint8_t *)  pPayload);
      /* USER CODE BEGIN CUSTOM_STM_Service_2_Char_2*/

      /* USER CODE END CUSTOM_STM_Service_2_Char_2*/
      break;
 800a9aa:	e00e      	b.n	800a9ca <Custom_STM_App_Update_Char+0xbe>

    case CUSTOM_STM_HRS_CTRLP:
      result = aci_gatt_update_char_value(CustomContext.CustomMy_HrsHdle,
 800a9ac:	4b09      	ldr	r3, [pc, #36]	; (800a9d4 <Custom_STM_App_Update_Char+0xc8>)
 800a9ae:	88d8      	ldrh	r0, [r3, #6]
 800a9b0:	4b08      	ldr	r3, [pc, #32]	; (800a9d4 <Custom_STM_App_Update_Char+0xc8>)
 800a9b2:	8999      	ldrh	r1, [r3, #12]
 800a9b4:	2201      	movs	r2, #1
 800a9b6:	683b      	ldr	r3, [r7, #0]
 800a9b8:	9300      	str	r3, [sp, #0]
 800a9ba:	4613      	mov	r3, r2
 800a9bc:	2200      	movs	r2, #0
 800a9be:	f7fd f807 	bl	80079d0 <aci_gatt_update_char_value>
 800a9c2:	4603      	mov	r3, r0
 800a9c4:	73fb      	strb	r3, [r7, #15]
                                          SizeHrs_Ctrlp, /* charValueLen */
                                          (uint8_t *)  pPayload);
      /* USER CODE BEGIN CUSTOM_STM_Service_2_Char_3*/

      /* USER CODE END CUSTOM_STM_Service_2_Char_3*/
      break;
 800a9c6:	e000      	b.n	800a9ca <Custom_STM_App_Update_Char+0xbe>

    default:
      break;
 800a9c8:	bf00      	nop

  /* USER CODE BEGIN Custom_STM_App_Update_Char_2 */

  /* USER CODE END Custom_STM_App_Update_Char_2 */

  return result;
 800a9ca:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9cc:	4618      	mov	r0, r3
 800a9ce:	3710      	adds	r7, #16
 800a9d0:	46bd      	mov	sp, r7
 800a9d2:	bd80      	pop	{r7, pc}
 800a9d4:	20000164 	.word	0x20000164

0800a9d8 <LL_PWR_EnableBootC2>:
{
 800a9d8:	b480      	push	{r7}
 800a9da:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 800a9dc:	4b05      	ldr	r3, [pc, #20]	; (800a9f4 <LL_PWR_EnableBootC2+0x1c>)
 800a9de:	68db      	ldr	r3, [r3, #12]
 800a9e0:	4a04      	ldr	r2, [pc, #16]	; (800a9f4 <LL_PWR_EnableBootC2+0x1c>)
 800a9e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a9e6:	60d3      	str	r3, [r2, #12]
}
 800a9e8:	bf00      	nop
 800a9ea:	46bd      	mov	sp, r7
 800a9ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9f0:	4770      	bx	lr
 800a9f2:	bf00      	nop
 800a9f4:	58000400 	.word	0x58000400

0800a9f8 <LL_C2_EXTI_EnableEvent_32_63>:
{
 800a9f8:	b480      	push	{r7}
 800a9fa:	b083      	sub	sp, #12
 800a9fc:	af00      	add	r7, sp, #0
 800a9fe:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 800aa00:	4b06      	ldr	r3, [pc, #24]	; (800aa1c <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 800aa02:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 800aa06:	4905      	ldr	r1, [pc, #20]	; (800aa1c <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	4313      	orrs	r3, r2
 800aa0c:	f8c1 30d4 	str.w	r3, [r1, #212]	; 0xd4
}
 800aa10:	bf00      	nop
 800aa12:	370c      	adds	r7, #12
 800aa14:	46bd      	mov	sp, r7
 800aa16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa1a:	4770      	bx	lr
 800aa1c:	58000800 	.word	0x58000800

0800aa20 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 800aa20:	b480      	push	{r7}
 800aa22:	b083      	sub	sp, #12
 800aa24:	af00      	add	r7, sp, #0
 800aa26:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 800aa28:	4b05      	ldr	r3, [pc, #20]	; (800aa40 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800aa2a:	6a1a      	ldr	r2, [r3, #32]
 800aa2c:	4904      	ldr	r1, [pc, #16]	; (800aa40 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	4313      	orrs	r3, r2
 800aa32:	620b      	str	r3, [r1, #32]
}
 800aa34:	bf00      	nop
 800aa36:	370c      	adds	r7, #12
 800aa38:	46bd      	mov	sp, r7
 800aa3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa3e:	4770      	bx	lr
 800aa40:	58000800 	.word	0x58000800

0800aa44 <LL_AHB3_GRP1_EnableClock>:
{
 800aa44:	b480      	push	{r7}
 800aa46:	b085      	sub	sp, #20
 800aa48:	af00      	add	r7, sp, #0
 800aa4a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 800aa4c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800aa50:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800aa52:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	4313      	orrs	r3, r2
 800aa5a:	650b      	str	r3, [r1, #80]	; 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 800aa5c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800aa60:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	4013      	ands	r3, r2
 800aa66:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800aa68:	68fb      	ldr	r3, [r7, #12]
}
 800aa6a:	bf00      	nop
 800aa6c:	3714      	adds	r7, #20
 800aa6e:	46bd      	mov	sp, r7
 800aa70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa74:	4770      	bx	lr

0800aa76 <LL_C2_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_IPCC
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 800aa76:	b480      	push	{r7}
 800aa78:	b085      	sub	sp, #20
 800aa7a:	af00      	add	r7, sp, #0
 800aa7c:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB3ENR, Periphs);
 800aa7e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800aa82:	f8d3 2150 	ldr.w	r2, [r3, #336]	; 0x150
 800aa86:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	4313      	orrs	r3, r2
 800aa8e:	f8c1 3150 	str.w	r3, [r1, #336]	; 0x150
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB3ENR, Periphs);
 800aa92:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800aa96:	f8d3 2150 	ldr.w	r2, [r3, #336]	; 0x150
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	4013      	ands	r3, r2
 800aa9e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800aaa0:	68fb      	ldr	r3, [r7, #12]
}
 800aaa2:	bf00      	nop
 800aaa4:	3714      	adds	r7, #20
 800aaa6:	46bd      	mov	sp, r7
 800aaa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaac:	4770      	bx	lr

0800aaae <LL_C1_IPCC_EnableIT_TXF>:
{
 800aaae:	b480      	push	{r7}
 800aab0:	b083      	sub	sp, #12
 800aab2:	af00      	add	r7, sp, #0
 800aab4:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	601a      	str	r2, [r3, #0]
}
 800aac2:	bf00      	nop
 800aac4:	370c      	adds	r7, #12
 800aac6:	46bd      	mov	sp, r7
 800aac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aacc:	4770      	bx	lr

0800aace <LL_C1_IPCC_EnableIT_RXO>:
{
 800aace:	b480      	push	{r7}
 800aad0:	b083      	sub	sp, #12
 800aad2:	af00      	add	r7, sp, #0
 800aad4:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	681b      	ldr	r3, [r3, #0]
 800aada:	f043 0201 	orr.w	r2, r3, #1
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	601a      	str	r2, [r3, #0]
}
 800aae2:	bf00      	nop
 800aae4:	370c      	adds	r7, #12
 800aae6:	46bd      	mov	sp, r7
 800aae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaec:	4770      	bx	lr

0800aaee <LL_C1_IPCC_EnableTransmitChannel>:
{
 800aaee:	b480      	push	{r7}
 800aaf0:	b083      	sub	sp, #12
 800aaf2:	af00      	add	r7, sp, #0
 800aaf4:	6078      	str	r0, [r7, #4]
 800aaf6:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	685a      	ldr	r2, [r3, #4]
 800aafc:	683b      	ldr	r3, [r7, #0]
 800aafe:	041b      	lsls	r3, r3, #16
 800ab00:	43db      	mvns	r3, r3
 800ab02:	401a      	ands	r2, r3
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	605a      	str	r2, [r3, #4]
}
 800ab08:	bf00      	nop
 800ab0a:	370c      	adds	r7, #12
 800ab0c:	46bd      	mov	sp, r7
 800ab0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab12:	4770      	bx	lr

0800ab14 <LL_C1_IPCC_DisableTransmitChannel>:
{
 800ab14:	b480      	push	{r7}
 800ab16:	b083      	sub	sp, #12
 800ab18:	af00      	add	r7, sp, #0
 800ab1a:	6078      	str	r0, [r7, #4]
 800ab1c:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	685a      	ldr	r2, [r3, #4]
 800ab22:	683b      	ldr	r3, [r7, #0]
 800ab24:	041b      	lsls	r3, r3, #16
 800ab26:	431a      	orrs	r2, r3
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	605a      	str	r2, [r3, #4]
}
 800ab2c:	bf00      	nop
 800ab2e:	370c      	adds	r7, #12
 800ab30:	46bd      	mov	sp, r7
 800ab32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab36:	4770      	bx	lr

0800ab38 <LL_C1_IPCC_EnableReceiveChannel>:
{
 800ab38:	b480      	push	{r7}
 800ab3a:	b083      	sub	sp, #12
 800ab3c:	af00      	add	r7, sp, #0
 800ab3e:	6078      	str	r0, [r7, #4]
 800ab40:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	685a      	ldr	r2, [r3, #4]
 800ab46:	683b      	ldr	r3, [r7, #0]
 800ab48:	43db      	mvns	r3, r3
 800ab4a:	401a      	ands	r2, r3
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	605a      	str	r2, [r3, #4]
}
 800ab50:	bf00      	nop
 800ab52:	370c      	adds	r7, #12
 800ab54:	46bd      	mov	sp, r7
 800ab56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab5a:	4770      	bx	lr

0800ab5c <LL_C1_IPCC_ClearFlag_CHx>:
{
 800ab5c:	b480      	push	{r7}
 800ab5e:	b083      	sub	sp, #12
 800ab60:	af00      	add	r7, sp, #0
 800ab62:	6078      	str	r0, [r7, #4]
 800ab64:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	683a      	ldr	r2, [r7, #0]
 800ab6a:	609a      	str	r2, [r3, #8]
}
 800ab6c:	bf00      	nop
 800ab6e:	370c      	adds	r7, #12
 800ab70:	46bd      	mov	sp, r7
 800ab72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab76:	4770      	bx	lr

0800ab78 <LL_C1_IPCC_SetFlag_CHx>:
{
 800ab78:	b480      	push	{r7}
 800ab7a:	b083      	sub	sp, #12
 800ab7c:	af00      	add	r7, sp, #0
 800ab7e:	6078      	str	r0, [r7, #4]
 800ab80:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 800ab82:	683b      	ldr	r3, [r7, #0]
 800ab84:	041a      	lsls	r2, r3, #16
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	609a      	str	r2, [r3, #8]
}
 800ab8a:	bf00      	nop
 800ab8c:	370c      	adds	r7, #12
 800ab8e:	46bd      	mov	sp, r7
 800ab90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab94:	4770      	bx	lr

0800ab96 <LL_C1_IPCC_IsActiveFlag_CHx>:
{
 800ab96:	b480      	push	{r7}
 800ab98:	b083      	sub	sp, #12
 800ab9a:	af00      	add	r7, sp, #0
 800ab9c:	6078      	str	r0, [r7, #4]
 800ab9e:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	68da      	ldr	r2, [r3, #12]
 800aba4:	683b      	ldr	r3, [r7, #0]
 800aba6:	4013      	ands	r3, r2
 800aba8:	683a      	ldr	r2, [r7, #0]
 800abaa:	429a      	cmp	r2, r3
 800abac:	d101      	bne.n	800abb2 <LL_C1_IPCC_IsActiveFlag_CHx+0x1c>
 800abae:	2301      	movs	r3, #1
 800abb0:	e000      	b.n	800abb4 <LL_C1_IPCC_IsActiveFlag_CHx+0x1e>
 800abb2:	2300      	movs	r3, #0
}
 800abb4:	4618      	mov	r0, r3
 800abb6:	370c      	adds	r7, #12
 800abb8:	46bd      	mov	sp, r7
 800abba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abbe:	4770      	bx	lr

0800abc0 <LL_C2_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 800abc0:	b480      	push	{r7}
 800abc2:	b083      	sub	sp, #12
 800abc4:	af00      	add	r7, sp, #0
 800abc6:	6078      	str	r0, [r7, #4]
 800abc8:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	69da      	ldr	r2, [r3, #28]
 800abce:	683b      	ldr	r3, [r7, #0]
 800abd0:	4013      	ands	r3, r2
 800abd2:	683a      	ldr	r2, [r7, #0]
 800abd4:	429a      	cmp	r2, r3
 800abd6:	d101      	bne.n	800abdc <LL_C2_IPCC_IsActiveFlag_CHx+0x1c>
 800abd8:	2301      	movs	r3, #1
 800abda:	e000      	b.n	800abde <LL_C2_IPCC_IsActiveFlag_CHx+0x1e>
 800abdc:	2300      	movs	r3, #0
}
 800abde:	4618      	mov	r0, r3
 800abe0:	370c      	adds	r7, #12
 800abe2:	46bd      	mov	sp, r7
 800abe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abe8:	4770      	bx	lr
	...

0800abec <HW_IPCC_Rx_Handler>:

/******************************************************************************
 * INTERRUPT HANDLER
 ******************************************************************************/
void HW_IPCC_Rx_Handler( void )
{
 800abec:	b580      	push	{r7, lr}
 800abee:	af00      	add	r7, sp, #0
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 800abf0:	2102      	movs	r1, #2
 800abf2:	4819      	ldr	r0, [pc, #100]	; (800ac58 <HW_IPCC_Rx_Handler+0x6c>)
 800abf4:	f7ff ffe4 	bl	800abc0 <LL_C2_IPCC_IsActiveFlag_CHx>
 800abf8:	4603      	mov	r3, r0
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d009      	beq.n	800ac12 <HW_IPCC_Rx_Handler+0x26>
 800abfe:	4b16      	ldr	r3, [pc, #88]	; (800ac58 <HW_IPCC_Rx_Handler+0x6c>)
 800ac00:	685b      	ldr	r3, [r3, #4]
 800ac02:	43db      	mvns	r3, r3
 800ac04:	f003 0302 	and.w	r3, r3, #2
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d002      	beq.n	800ac12 <HW_IPCC_Rx_Handler+0x26>
  {
      HW_IPCC_SYS_EvtHandler();
 800ac0c:	f000 f8da 	bl	800adc4 <HW_IPCC_SYS_EvtHandler>
 800ac10:	e01f      	b.n	800ac52 <HW_IPCC_Rx_Handler+0x66>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ))
  {
    HW_IPCC_ZIGBEE_StackM0RequestHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 800ac12:	2101      	movs	r1, #1
 800ac14:	4810      	ldr	r0, [pc, #64]	; (800ac58 <HW_IPCC_Rx_Handler+0x6c>)
 800ac16:	f7ff ffd3 	bl	800abc0 <LL_C2_IPCC_IsActiveFlag_CHx>
 800ac1a:	4603      	mov	r3, r0
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d008      	beq.n	800ac32 <HW_IPCC_Rx_Handler+0x46>
 800ac20:	4b0d      	ldr	r3, [pc, #52]	; (800ac58 <HW_IPCC_Rx_Handler+0x6c>)
 800ac22:	685b      	ldr	r3, [r3, #4]
 800ac24:	f003 0301 	and.w	r3, r3, #1
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d102      	bne.n	800ac32 <HW_IPCC_Rx_Handler+0x46>
  {
    HW_IPCC_BLE_EvtHandler();
 800ac2c:	f000 f88e 	bl	800ad4c <HW_IPCC_BLE_EvtHandler>
 800ac30:	e00f      	b.n	800ac52 <HW_IPCC_Rx_Handler+0x66>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 800ac32:	2108      	movs	r1, #8
 800ac34:	4808      	ldr	r0, [pc, #32]	; (800ac58 <HW_IPCC_Rx_Handler+0x6c>)
 800ac36:	f7ff ffc3 	bl	800abc0 <LL_C2_IPCC_IsActiveFlag_CHx>
 800ac3a:	4603      	mov	r3, r0
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d009      	beq.n	800ac54 <HW_IPCC_Rx_Handler+0x68>
 800ac40:	4b05      	ldr	r3, [pc, #20]	; (800ac58 <HW_IPCC_Rx_Handler+0x6c>)
 800ac42:	685b      	ldr	r3, [r3, #4]
 800ac44:	43db      	mvns	r3, r3
 800ac46:	f003 0308 	and.w	r3, r3, #8
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	d002      	beq.n	800ac54 <HW_IPCC_Rx_Handler+0x68>
  {
    HW_IPCC_TRACES_EvtHandler();
 800ac4e:	f000 f905 	bl	800ae5c <HW_IPCC_TRACES_EvtHandler>
  }

  return;
 800ac52:	bf00      	nop
 800ac54:	bf00      	nop
}
 800ac56:	bd80      	pop	{r7, pc}
 800ac58:	58000c00 	.word	0x58000c00

0800ac5c <HW_IPCC_Tx_Handler>:

void HW_IPCC_Tx_Handler( void )
{
 800ac5c:	b580      	push	{r7, lr}
 800ac5e:	af00      	add	r7, sp, #0
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 800ac60:	2102      	movs	r1, #2
 800ac62:	481a      	ldr	r0, [pc, #104]	; (800accc <HW_IPCC_Tx_Handler+0x70>)
 800ac64:	f7ff ff97 	bl	800ab96 <LL_C1_IPCC_IsActiveFlag_CHx>
 800ac68:	4603      	mov	r3, r0
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d109      	bne.n	800ac82 <HW_IPCC_Tx_Handler+0x26>
 800ac6e:	4b17      	ldr	r3, [pc, #92]	; (800accc <HW_IPCC_Tx_Handler+0x70>)
 800ac70:	685b      	ldr	r3, [r3, #4]
 800ac72:	43db      	mvns	r3, r3
 800ac74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	d002      	beq.n	800ac82 <HW_IPCC_Tx_Handler+0x26>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 800ac7c:	f000 f896 	bl	800adac <HW_IPCC_SYS_CmdEvtHandler>
 800ac80:	e020      	b.n	800acc4 <HW_IPCC_Tx_Handler+0x68>
  if (HW_IPCC_TX_PENDING( HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL ))
  {
      HW_IPCC_ZIGBEE_CmdEvtHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 800ac82:	2108      	movs	r1, #8
 800ac84:	4811      	ldr	r0, [pc, #68]	; (800accc <HW_IPCC_Tx_Handler+0x70>)
 800ac86:	f7ff ff86 	bl	800ab96 <LL_C1_IPCC_IsActiveFlag_CHx>
 800ac8a:	4603      	mov	r3, r0
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d109      	bne.n	800aca4 <HW_IPCC_Tx_Handler+0x48>
 800ac90:	4b0e      	ldr	r3, [pc, #56]	; (800accc <HW_IPCC_Tx_Handler+0x70>)
 800ac92:	685b      	ldr	r3, [r3, #4]
 800ac94:	43db      	mvns	r3, r3
 800ac96:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d002      	beq.n	800aca4 <HW_IPCC_Tx_Handler+0x48>
  {
    HW_IPCC_MM_FreeBufHandler();
 800ac9e:	f000 f8bf 	bl	800ae20 <HW_IPCC_MM_FreeBufHandler>
 800aca2:	e00f      	b.n	800acc4 <HW_IPCC_Tx_Handler+0x68>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 800aca4:	2120      	movs	r1, #32
 800aca6:	4809      	ldr	r0, [pc, #36]	; (800accc <HW_IPCC_Tx_Handler+0x70>)
 800aca8:	f7ff ff75 	bl	800ab96 <LL_C1_IPCC_IsActiveFlag_CHx>
 800acac:	4603      	mov	r3, r0
 800acae:	2b00      	cmp	r3, #0
 800acb0:	d109      	bne.n	800acc6 <HW_IPCC_Tx_Handler+0x6a>
 800acb2:	4b06      	ldr	r3, [pc, #24]	; (800accc <HW_IPCC_Tx_Handler+0x70>)
 800acb4:	685b      	ldr	r3, [r3, #4]
 800acb6:	43db      	mvns	r3, r3
 800acb8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d002      	beq.n	800acc6 <HW_IPCC_Tx_Handler+0x6a>
  {
    HW_IPCC_BLE_AclDataEvtHandler();
 800acc0:	f000 f850 	bl	800ad64 <HW_IPCC_BLE_AclDataEvtHandler>
  }

  return;
 800acc4:	bf00      	nop
 800acc6:	bf00      	nop
}
 800acc8:	bd80      	pop	{r7, pc}
 800acca:	bf00      	nop
 800accc:	58000c00 	.word	0x58000c00

0800acd0 <HW_IPCC_Enable>:
/******************************************************************************
 * GENERAL
 ******************************************************************************/
void HW_IPCC_Enable( void )
{
 800acd0:	b580      	push	{r7, lr}
 800acd2:	af00      	add	r7, sp, #0
  /**
  * Such as IPCC IP available to the CPU2, it is required to keep the IPCC clock running
    when FUS is running on CPU2 and CPU1 enters deep sleep mode
  */
  LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_IPCC);
 800acd4:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800acd8:	f7ff fecd 	bl	800aa76 <LL_C2_AHB3_GRP1_EnableClock>

   /**
   * When the device is out of standby, it is required to use the EXTI mechanism to wakeup CPU2
   */
  LL_C2_EXTI_EnableEvent_32_63( LL_EXTI_LINE_41 );
 800acdc:	f44f 7000 	mov.w	r0, #512	; 0x200
 800ace0:	f7ff fe8a 	bl	800a9f8 <LL_C2_EXTI_EnableEvent_32_63>
  LL_EXTI_EnableRisingTrig_32_63( LL_EXTI_LINE_41 );
 800ace4:	f44f 7000 	mov.w	r0, #512	; 0x200
 800ace8:	f7ff fe9a 	bl	800aa20 <LL_EXTI_EnableRisingTrig_32_63>
   * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware.
   * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect.
   * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect
   * So, by default, the application shall both set the event flag and set the C2BOOT bit.
   */
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 800acec:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 800acee:	bf20      	wfe
  LL_PWR_EnableBootC2( );
 800acf0:	f7ff fe72 	bl	800a9d8 <LL_PWR_EnableBootC2>

  return;
 800acf4:	bf00      	nop
}
 800acf6:	bd80      	pop	{r7, pc}

0800acf8 <HW_IPCC_Init>:

void HW_IPCC_Init( void )
{
 800acf8:	b580      	push	{r7, lr}
 800acfa:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC );
 800acfc:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800ad00:	f7ff fea0 	bl	800aa44 <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_EnableIT_RXO( IPCC );
 800ad04:	4806      	ldr	r0, [pc, #24]	; (800ad20 <HW_IPCC_Init+0x28>)
 800ad06:	f7ff fee2 	bl	800aace <LL_C1_IPCC_EnableIT_RXO>
  LL_C1_IPCC_EnableIT_TXF( IPCC );
 800ad0a:	4805      	ldr	r0, [pc, #20]	; (800ad20 <HW_IPCC_Init+0x28>)
 800ad0c:	f7ff fecf 	bl	800aaae <LL_C1_IPCC_EnableIT_TXF>

  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 800ad10:	202c      	movs	r0, #44	; 0x2c
 800ad12:	f7f7 ffa8 	bl	8002c66 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 800ad16:	202d      	movs	r0, #45	; 0x2d
 800ad18:	f7f7 ffa5 	bl	8002c66 <HAL_NVIC_EnableIRQ>

  return;
 800ad1c:	bf00      	nop
}
 800ad1e:	bd80      	pop	{r7, pc}
 800ad20:	58000c00 	.word	0x58000c00

0800ad24 <HW_IPCC_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
void HW_IPCC_BLE_Init( void )
{
 800ad24:	b580      	push	{r7, lr}
 800ad26:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 800ad28:	2101      	movs	r1, #1
 800ad2a:	4802      	ldr	r0, [pc, #8]	; (800ad34 <HW_IPCC_BLE_Init+0x10>)
 800ad2c:	f7ff ff04 	bl	800ab38 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 800ad30:	bf00      	nop
}
 800ad32:	bd80      	pop	{r7, pc}
 800ad34:	58000c00 	.word	0x58000c00

0800ad38 <HW_IPCC_BLE_SendCmd>:

void HW_IPCC_BLE_SendCmd( void )
{
 800ad38:	b580      	push	{r7, lr}
 800ad3a:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_BLE_CMD_CHANNEL );
 800ad3c:	2101      	movs	r1, #1
 800ad3e:	4802      	ldr	r0, [pc, #8]	; (800ad48 <HW_IPCC_BLE_SendCmd+0x10>)
 800ad40:	f7ff ff1a 	bl	800ab78 <LL_C1_IPCC_SetFlag_CHx>

  return;
 800ad44:	bf00      	nop
}
 800ad46:	bd80      	pop	{r7, pc}
 800ad48:	58000c00 	.word	0x58000c00

0800ad4c <HW_IPCC_BLE_EvtHandler>:

static void HW_IPCC_BLE_EvtHandler( void )
{
 800ad4c:	b580      	push	{r7, lr}
 800ad4e:	af00      	add	r7, sp, #0
  HW_IPCC_BLE_RxEvtNot();
 800ad50:	f7fd ff54 	bl	8008bfc <HW_IPCC_BLE_RxEvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 800ad54:	2101      	movs	r1, #1
 800ad56:	4802      	ldr	r0, [pc, #8]	; (800ad60 <HW_IPCC_BLE_EvtHandler+0x14>)
 800ad58:	f7ff ff00 	bl	800ab5c <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800ad5c:	bf00      	nop
}
 800ad5e:	bd80      	pop	{r7, pc}
 800ad60:	58000c00 	.word	0x58000c00

0800ad64 <HW_IPCC_BLE_AclDataEvtHandler>:

  return;
}

static void HW_IPCC_BLE_AclDataEvtHandler( void )
{
 800ad64:	b580      	push	{r7, lr}
 800ad66:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL );
 800ad68:	2120      	movs	r1, #32
 800ad6a:	4803      	ldr	r0, [pc, #12]	; (800ad78 <HW_IPCC_BLE_AclDataEvtHandler+0x14>)
 800ad6c:	f7ff fed2 	bl	800ab14 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_BLE_AclDataAckNot();
 800ad70:	f7fd ff74 	bl	8008c5c <HW_IPCC_BLE_AclDataAckNot>

  return;
 800ad74:	bf00      	nop
}
 800ad76:	bd80      	pop	{r7, pc}
 800ad78:	58000c00 	.word	0x58000c00

0800ad7c <HW_IPCC_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
void HW_IPCC_SYS_Init( void )
{
 800ad7c:	b580      	push	{r7, lr}
 800ad7e:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 800ad80:	2102      	movs	r1, #2
 800ad82:	4802      	ldr	r0, [pc, #8]	; (800ad8c <HW_IPCC_SYS_Init+0x10>)
 800ad84:	f7ff fed8 	bl	800ab38 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 800ad88:	bf00      	nop
}
 800ad8a:	bd80      	pop	{r7, pc}
 800ad8c:	58000c00 	.word	0x58000c00

0800ad90 <HW_IPCC_SYS_SendCmd>:

void HW_IPCC_SYS_SendCmd( void )
{
 800ad90:	b580      	push	{r7, lr}
 800ad92:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800ad94:	2102      	movs	r1, #2
 800ad96:	4804      	ldr	r0, [pc, #16]	; (800ada8 <HW_IPCC_SYS_SendCmd+0x18>)
 800ad98:	f7ff feee 	bl	800ab78 <LL_C1_IPCC_SetFlag_CHx>
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800ad9c:	2102      	movs	r1, #2
 800ad9e:	4802      	ldr	r0, [pc, #8]	; (800ada8 <HW_IPCC_SYS_SendCmd+0x18>)
 800ada0:	f7ff fea5 	bl	800aaee <LL_C1_IPCC_EnableTransmitChannel>

  return;
 800ada4:	bf00      	nop
}
 800ada6:	bd80      	pop	{r7, pc}
 800ada8:	58000c00 	.word	0x58000c00

0800adac <HW_IPCC_SYS_CmdEvtHandler>:

static void HW_IPCC_SYS_CmdEvtHandler( void )
{
 800adac:	b580      	push	{r7, lr}
 800adae:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800adb0:	2102      	movs	r1, #2
 800adb2:	4803      	ldr	r0, [pc, #12]	; (800adc0 <HW_IPCC_SYS_CmdEvtHandler+0x14>)
 800adb4:	f7ff feae 	bl	800ab14 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_SYS_CmdEvtNot();
 800adb8:	f7fd ffa0 	bl	8008cfc <HW_IPCC_SYS_CmdEvtNot>

  return;
 800adbc:	bf00      	nop
}
 800adbe:	bd80      	pop	{r7, pc}
 800adc0:	58000c00 	.word	0x58000c00

0800adc4 <HW_IPCC_SYS_EvtHandler>:

static void HW_IPCC_SYS_EvtHandler( void )
{
 800adc4:	b580      	push	{r7, lr}
 800adc6:	af00      	add	r7, sp, #0
  HW_IPCC_SYS_EvtNot();
 800adc8:	f7fd ffae 	bl	8008d28 <HW_IPCC_SYS_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 800adcc:	2102      	movs	r1, #2
 800adce:	4802      	ldr	r0, [pc, #8]	; (800add8 <HW_IPCC_SYS_EvtHandler+0x14>)
 800add0:	f7ff fec4 	bl	800ab5c <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800add4:	bf00      	nop
}
 800add6:	bd80      	pop	{r7, pc}
 800add8:	58000c00 	.word	0x58000c00

0800addc <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 800addc:	b580      	push	{r7, lr}
 800adde:	b082      	sub	sp, #8
 800ade0:	af00      	add	r7, sp, #0
 800ade2:	6078      	str	r0, [r7, #4]
  if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) )
 800ade4:	2108      	movs	r1, #8
 800ade6:	480c      	ldr	r0, [pc, #48]	; (800ae18 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 800ade8:	f7ff fed5 	bl	800ab96 <LL_C1_IPCC_IsActiveFlag_CHx>
 800adec:	4603      	mov	r3, r0
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d007      	beq.n	800ae02 <HW_IPCC_MM_SendFreeBuf+0x26>
  {
    FreeBufCb = cb;
 800adf2:	4a0a      	ldr	r2, [pc, #40]	; (800ae1c <HW_IPCC_MM_SendFreeBuf+0x40>)
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	6013      	str	r3, [r2, #0]
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800adf8:	2108      	movs	r1, #8
 800adfa:	4807      	ldr	r0, [pc, #28]	; (800ae18 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 800adfc:	f7ff fe77 	bl	800aaee <LL_C1_IPCC_EnableTransmitChannel>
    cb();

    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
  }

  return;
 800ae00:	e006      	b.n	800ae10 <HW_IPCC_MM_SendFreeBuf+0x34>
    cb();
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	4798      	blx	r3
    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800ae06:	2108      	movs	r1, #8
 800ae08:	4803      	ldr	r0, [pc, #12]	; (800ae18 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 800ae0a:	f7ff feb5 	bl	800ab78 <LL_C1_IPCC_SetFlag_CHx>
  return;
 800ae0e:	bf00      	nop
}
 800ae10:	3708      	adds	r7, #8
 800ae12:	46bd      	mov	sp, r7
 800ae14:	bd80      	pop	{r7, pc}
 800ae16:	bf00      	nop
 800ae18:	58000c00 	.word	0x58000c00
 800ae1c:	20001728 	.word	0x20001728

0800ae20 <HW_IPCC_MM_FreeBufHandler>:

static void HW_IPCC_MM_FreeBufHandler( void )
{
 800ae20:	b580      	push	{r7, lr}
 800ae22:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800ae24:	2108      	movs	r1, #8
 800ae26:	4806      	ldr	r0, [pc, #24]	; (800ae40 <HW_IPCC_MM_FreeBufHandler+0x20>)
 800ae28:	f7ff fe74 	bl	800ab14 <LL_C1_IPCC_DisableTransmitChannel>

  FreeBufCb();
 800ae2c:	4b05      	ldr	r3, [pc, #20]	; (800ae44 <HW_IPCC_MM_FreeBufHandler+0x24>)
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	4798      	blx	r3

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800ae32:	2108      	movs	r1, #8
 800ae34:	4802      	ldr	r0, [pc, #8]	; (800ae40 <HW_IPCC_MM_FreeBufHandler+0x20>)
 800ae36:	f7ff fe9f 	bl	800ab78 <LL_C1_IPCC_SetFlag_CHx>

  return;
 800ae3a:	bf00      	nop
}
 800ae3c:	bd80      	pop	{r7, pc}
 800ae3e:	bf00      	nop
 800ae40:	58000c00 	.word	0x58000c00
 800ae44:	20001728 	.word	0x20001728

0800ae48 <HW_IPCC_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void HW_IPCC_TRACES_Init( void )
{
 800ae48:	b580      	push	{r7, lr}
 800ae4a:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
 800ae4c:	2108      	movs	r1, #8
 800ae4e:	4802      	ldr	r0, [pc, #8]	; (800ae58 <HW_IPCC_TRACES_Init+0x10>)
 800ae50:	f7ff fe72 	bl	800ab38 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 800ae54:	bf00      	nop
}
 800ae56:	bd80      	pop	{r7, pc}
 800ae58:	58000c00 	.word	0x58000c00

0800ae5c <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 800ae5c:	b580      	push	{r7, lr}
 800ae5e:	af00      	add	r7, sp, #0
  HW_IPCC_TRACES_EvtNot();
 800ae60:	f7fe f80a 	bl	8008e78 <HW_IPCC_TRACES_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );
 800ae64:	2108      	movs	r1, #8
 800ae66:	4802      	ldr	r0, [pc, #8]	; (800ae70 <HW_IPCC_TRACES_EvtHandler+0x14>)
 800ae68:	f7ff fe78 	bl	800ab5c <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800ae6c:	bf00      	nop
}
 800ae6e:	bd80      	pop	{r7, pc}
 800ae70:	58000c00 	.word	0x58000c00

0800ae74 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 800ae74:	b480      	push	{r7}
 800ae76:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 800ae78:	4b05      	ldr	r3, [pc, #20]	; (800ae90 <UTIL_LPM_Init+0x1c>)
 800ae7a:	2200      	movs	r2, #0
 800ae7c:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 800ae7e:	4b05      	ldr	r3, [pc, #20]	; (800ae94 <UTIL_LPM_Init+0x20>)
 800ae80:	2200      	movs	r2, #0
 800ae82:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 800ae84:	bf00      	nop
 800ae86:	46bd      	mov	sp, r7
 800ae88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae8c:	4770      	bx	lr
 800ae8e:	bf00      	nop
 800ae90:	2000172c 	.word	0x2000172c
 800ae94:	20001730 	.word	0x20001730

0800ae98 <UTIL_LPM_SetOffMode>:
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 800ae98:	b480      	push	{r7}
 800ae9a:	b087      	sub	sp, #28
 800ae9c:	af00      	add	r7, sp, #0
 800ae9e:	6078      	str	r0, [r7, #4]
 800aea0:	460b      	mov	r3, r1
 800aea2:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800aea4:	f3ef 8310 	mrs	r3, PRIMASK
 800aea8:	613b      	str	r3, [r7, #16]
  return(result);
 800aeaa:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 800aeac:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800aeae:	b672      	cpsid	i
}
 800aeb0:	bf00      	nop
  
  switch(state)
 800aeb2:	78fb      	ldrb	r3, [r7, #3]
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d008      	beq.n	800aeca <UTIL_LPM_SetOffMode+0x32>
 800aeb8:	2b01      	cmp	r3, #1
 800aeba:	d10e      	bne.n	800aeda <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 800aebc:	4b0d      	ldr	r3, [pc, #52]	; (800aef4 <UTIL_LPM_SetOffMode+0x5c>)
 800aebe:	681a      	ldr	r2, [r3, #0]
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	4313      	orrs	r3, r2
 800aec4:	4a0b      	ldr	r2, [pc, #44]	; (800aef4 <UTIL_LPM_SetOffMode+0x5c>)
 800aec6:	6013      	str	r3, [r2, #0]
      break;
 800aec8:	e008      	b.n	800aedc <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	43da      	mvns	r2, r3
 800aece:	4b09      	ldr	r3, [pc, #36]	; (800aef4 <UTIL_LPM_SetOffMode+0x5c>)
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	4013      	ands	r3, r2
 800aed4:	4a07      	ldr	r2, [pc, #28]	; (800aef4 <UTIL_LPM_SetOffMode+0x5c>)
 800aed6:	6013      	str	r3, [r2, #0]
      break;
 800aed8:	e000      	b.n	800aedc <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 800aeda:	bf00      	nop
 800aedc:	697b      	ldr	r3, [r7, #20]
 800aede:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	f383 8810 	msr	PRIMASK, r3
}
 800aee6:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 800aee8:	bf00      	nop
 800aeea:	371c      	adds	r7, #28
 800aeec:	46bd      	mov	sp, r7
 800aeee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aef2:	4770      	bx	lr
 800aef4:	20001730 	.word	0x20001730

0800aef8 <UTIL_SEQ_Run>:
 * This function can be nested.
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 800aef8:	b580      	push	{r7, lr}
 800aefa:	b08c      	sub	sp, #48	; 0x30
 800aefc:	af00      	add	r7, sp, #0
 800aefe:	6078      	str	r0, [r7, #4]
  /**
   *  When this function is nested, the mask to be applied cannot be larger than the first call
   *  The mask is always getting smaller and smaller
   *  A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 800af00:	4b6a      	ldr	r3, [pc, #424]	; (800b0ac <UTIL_SEQ_Run+0x1b4>)
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	627b      	str	r3, [r7, #36]	; 0x24
  SuperMask &= Mask_bm;
 800af06:	4b69      	ldr	r3, [pc, #420]	; (800b0ac <UTIL_SEQ_Run+0x1b4>)
 800af08:	681a      	ldr	r2, [r3, #0]
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	4013      	ands	r3, r2
 800af0e:	4a67      	ldr	r2, [pc, #412]	; (800b0ac <UTIL_SEQ_Run+0x1b4>)
 800af10:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  local_taskset = TaskSet;
 800af12:	4b67      	ldr	r3, [pc, #412]	; (800b0b0 <UTIL_SEQ_Run+0x1b8>)
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	62bb      	str	r3, [r7, #40]	; 0x28
  while(((local_taskset & TaskMask & SuperMask) != 0U) && ((EvtSet & EvtWaited)==0U))
 800af18:	e086      	b.n	800b028 <UTIL_SEQ_Run+0x130>
  {
    counter = 0U;
 800af1a:	2300      	movs	r3, #0
 800af1c:	62fb      	str	r3, [r7, #44]	; 0x2c
    /**
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & TaskMask & SuperMask)== 0U)
 800af1e:	e002      	b.n	800af26 <UTIL_SEQ_Run+0x2e>
    {
      counter++;
 800af20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af22:	3301      	adds	r3, #1
 800af24:	62fb      	str	r3, [r7, #44]	; 0x2c
    while((TaskPrio[counter].priority & TaskMask & SuperMask)== 0U)
 800af26:	4a63      	ldr	r2, [pc, #396]	; (800b0b4 <UTIL_SEQ_Run+0x1bc>)
 800af28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af2a:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800af2e:	4b62      	ldr	r3, [pc, #392]	; (800b0b8 <UTIL_SEQ_Run+0x1c0>)
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	401a      	ands	r2, r3
 800af34:	4b5d      	ldr	r3, [pc, #372]	; (800b0ac <UTIL_SEQ_Run+0x1b4>)
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	4013      	ands	r3, r2
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d0f0      	beq.n	800af20 <UTIL_SEQ_Run+0x28>
    }

    current_task_set = TaskPrio[counter].priority & TaskMask & SuperMask;
 800af3e:	4a5d      	ldr	r2, [pc, #372]	; (800b0b4 <UTIL_SEQ_Run+0x1bc>)
 800af40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af42:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800af46:	4b5c      	ldr	r3, [pc, #368]	; (800b0b8 <UTIL_SEQ_Run+0x1c0>)
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	401a      	ands	r2, r3
 800af4c:	4b57      	ldr	r3, [pc, #348]	; (800b0ac <UTIL_SEQ_Run+0x1b4>)
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	4013      	ands	r3, r2
 800af52:	623b      	str	r3, [r7, #32]
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 800af54:	4a57      	ldr	r2, [pc, #348]	; (800b0b4 <UTIL_SEQ_Run+0x1bc>)
 800af56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af58:	00db      	lsls	r3, r3, #3
 800af5a:	4413      	add	r3, r2
 800af5c:	685a      	ldr	r2, [r3, #4]
 800af5e:	6a3b      	ldr	r3, [r7, #32]
 800af60:	4013      	ands	r3, r2
 800af62:	2b00      	cmp	r3, #0
 800af64:	d106      	bne.n	800af74 <UTIL_SEQ_Run+0x7c>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 800af66:	4a53      	ldr	r2, [pc, #332]	; (800b0b4 <UTIL_SEQ_Run+0x1bc>)
 800af68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af6a:	00db      	lsls	r3, r3, #3
 800af6c:	4413      	add	r3, r2
 800af6e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800af72:	605a      	str	r2, [r3, #4]

    /** Read the flag index of the task to be executed
	 *  Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 *  before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 800af74:	4a4f      	ldr	r2, [pc, #316]	; (800b0b4 <UTIL_SEQ_Run+0x1bc>)
 800af76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af78:	00db      	lsls	r3, r3, #3
 800af7a:	4413      	add	r3, r2
 800af7c:	685a      	ldr	r2, [r3, #4]
 800af7e:	6a3b      	ldr	r3, [r7, #32]
 800af80:	4013      	ands	r3, r2
 800af82:	4618      	mov	r0, r3
 800af84:	f000 f9ac 	bl	800b2e0 <SEQ_BitPosition>
 800af88:	4603      	mov	r3, r0
 800af8a:	461a      	mov	r2, r3
 800af8c:	4b4b      	ldr	r3, [pc, #300]	; (800b0bc <UTIL_SEQ_Run+0x1c4>)
 800af8e:	601a      	str	r2, [r3, #0]

    /** remove from the roun_robin mask the task that has been selected to be executed */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 800af90:	4a48      	ldr	r2, [pc, #288]	; (800b0b4 <UTIL_SEQ_Run+0x1bc>)
 800af92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af94:	00db      	lsls	r3, r3, #3
 800af96:	4413      	add	r3, r2
 800af98:	685a      	ldr	r2, [r3, #4]
 800af9a:	4b48      	ldr	r3, [pc, #288]	; (800b0bc <UTIL_SEQ_Run+0x1c4>)
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	2101      	movs	r1, #1
 800afa0:	fa01 f303 	lsl.w	r3, r1, r3
 800afa4:	43db      	mvns	r3, r3
 800afa6:	401a      	ands	r2, r3
 800afa8:	4942      	ldr	r1, [pc, #264]	; (800b0b4 <UTIL_SEQ_Run+0x1bc>)
 800afaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800afac:	00db      	lsls	r3, r3, #3
 800afae:	440b      	add	r3, r1
 800afb0:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800afb2:	f3ef 8310 	mrs	r3, PRIMASK
 800afb6:	617b      	str	r3, [r7, #20]
  return(result);
 800afb8:	697b      	ldr	r3, [r7, #20]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800afba:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800afbc:	b672      	cpsid	i
}
 800afbe:	bf00      	nop
    /** remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 800afc0:	4b3e      	ldr	r3, [pc, #248]	; (800b0bc <UTIL_SEQ_Run+0x1c4>)
 800afc2:	681b      	ldr	r3, [r3, #0]
 800afc4:	2201      	movs	r2, #1
 800afc6:	fa02 f303 	lsl.w	r3, r2, r3
 800afca:	43da      	mvns	r2, r3
 800afcc:	4b38      	ldr	r3, [pc, #224]	; (800b0b0 <UTIL_SEQ_Run+0x1b8>)
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	4013      	ands	r3, r2
 800afd2:	4a37      	ldr	r2, [pc, #220]	; (800b0b0 <UTIL_SEQ_Run+0x1b8>)
 800afd4:	6013      	str	r3, [r2, #0]
    /** remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800afd6:	2302      	movs	r3, #2
 800afd8:	62fb      	str	r3, [r7, #44]	; 0x2c
 800afda:	e013      	b.n	800b004 <UTIL_SEQ_Run+0x10c>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 800afdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800afde:	3b01      	subs	r3, #1
 800afe0:	4a34      	ldr	r2, [pc, #208]	; (800b0b4 <UTIL_SEQ_Run+0x1bc>)
 800afe2:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 800afe6:	4b35      	ldr	r3, [pc, #212]	; (800b0bc <UTIL_SEQ_Run+0x1c4>)
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	2201      	movs	r2, #1
 800afec:	fa02 f303 	lsl.w	r3, r2, r3
 800aff0:	43da      	mvns	r2, r3
 800aff2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aff4:	3b01      	subs	r3, #1
 800aff6:	400a      	ands	r2, r1
 800aff8:	492e      	ldr	r1, [pc, #184]	; (800b0b4 <UTIL_SEQ_Run+0x1bc>)
 800affa:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800affe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b000:	3b01      	subs	r3, #1
 800b002:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b004:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b006:	2b00      	cmp	r3, #0
 800b008:	d1e8      	bne.n	800afdc <UTIL_SEQ_Run+0xe4>
 800b00a:	69fb      	ldr	r3, [r7, #28]
 800b00c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b00e:	693b      	ldr	r3, [r7, #16]
 800b010:	f383 8810 	msr	PRIMASK, r3
}
 800b014:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );
    /** Execute the task */
    TaskCb[CurrentTaskIdx]( );
 800b016:	4b29      	ldr	r3, [pc, #164]	; (800b0bc <UTIL_SEQ_Run+0x1c4>)
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	4a29      	ldr	r2, [pc, #164]	; (800b0c0 <UTIL_SEQ_Run+0x1c8>)
 800b01c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b020:	4798      	blx	r3
    
    local_taskset = TaskSet;
 800b022:	4b23      	ldr	r3, [pc, #140]	; (800b0b0 <UTIL_SEQ_Run+0x1b8>)
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	62bb      	str	r3, [r7, #40]	; 0x28
  while(((local_taskset & TaskMask & SuperMask) != 0U) && ((EvtSet & EvtWaited)==0U))
 800b028:	4b23      	ldr	r3, [pc, #140]	; (800b0b8 <UTIL_SEQ_Run+0x1c0>)
 800b02a:	681a      	ldr	r2, [r3, #0]
 800b02c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b02e:	401a      	ands	r2, r3
 800b030:	4b1e      	ldr	r3, [pc, #120]	; (800b0ac <UTIL_SEQ_Run+0x1b4>)
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	4013      	ands	r3, r2
 800b036:	2b00      	cmp	r3, #0
 800b038:	d007      	beq.n	800b04a <UTIL_SEQ_Run+0x152>
 800b03a:	4b22      	ldr	r3, [pc, #136]	; (800b0c4 <UTIL_SEQ_Run+0x1cc>)
 800b03c:	681a      	ldr	r2, [r3, #0]
 800b03e:	4b22      	ldr	r3, [pc, #136]	; (800b0c8 <UTIL_SEQ_Run+0x1d0>)
 800b040:	681b      	ldr	r3, [r3, #0]
 800b042:	4013      	ands	r3, r2
 800b044:	2b00      	cmp	r3, #0
 800b046:	f43f af68 	beq.w	800af1a <UTIL_SEQ_Run+0x22>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 800b04a:	4b1c      	ldr	r3, [pc, #112]	; (800b0bc <UTIL_SEQ_Run+0x1c4>)
 800b04c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b050:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 800b052:	f000 f937 	bl	800b2c4 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b056:	f3ef 8310 	mrs	r3, PRIMASK
 800b05a:	60fb      	str	r3, [r7, #12]
  return(result);
 800b05c:	68fb      	ldr	r3, [r7, #12]
  
  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 800b05e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 800b060:	b672      	cpsid	i
}
 800b062:	bf00      	nop
  local_taskset = TaskSet;
 800b064:	4b12      	ldr	r3, [pc, #72]	; (800b0b0 <UTIL_SEQ_Run+0x1b8>)
 800b066:	681b      	ldr	r3, [r3, #0]
 800b068:	62bb      	str	r3, [r7, #40]	; 0x28
  if (!(((local_taskset & TaskMask & SuperMask) != 0U) || ((EvtSet & EvtWaited)!= 0U))) 
 800b06a:	4b13      	ldr	r3, [pc, #76]	; (800b0b8 <UTIL_SEQ_Run+0x1c0>)
 800b06c:	681a      	ldr	r2, [r3, #0]
 800b06e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b070:	401a      	ands	r2, r3
 800b072:	4b0e      	ldr	r3, [pc, #56]	; (800b0ac <UTIL_SEQ_Run+0x1b4>)
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	4013      	ands	r3, r2
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d108      	bne.n	800b08e <UTIL_SEQ_Run+0x196>
 800b07c:	4b11      	ldr	r3, [pc, #68]	; (800b0c4 <UTIL_SEQ_Run+0x1cc>)
 800b07e:	681a      	ldr	r2, [r3, #0]
 800b080:	4b11      	ldr	r3, [pc, #68]	; (800b0c8 <UTIL_SEQ_Run+0x1d0>)
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	4013      	ands	r3, r2
 800b086:	2b00      	cmp	r3, #0
 800b088:	d101      	bne.n	800b08e <UTIL_SEQ_Run+0x196>
  {
	UTIL_SEQ_Idle( );
 800b08a:	f7f5 ff91 	bl	8000fb0 <UTIL_SEQ_Idle>
 800b08e:	69bb      	ldr	r3, [r7, #24]
 800b090:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b092:	68bb      	ldr	r3, [r7, #8]
 800b094:	f383 8810 	msr	PRIMASK, r3
}
 800b098:	bf00      	nop
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );
  
  UTIL_SEQ_PostIdle( );
 800b09a:	f000 f91a 	bl	800b2d2 <UTIL_SEQ_PostIdle>

  /** restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 800b09e:	4a03      	ldr	r2, [pc, #12]	; (800b0ac <UTIL_SEQ_Run+0x1b4>)
 800b0a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0a2:	6013      	str	r3, [r2, #0]

  return;
 800b0a4:	bf00      	nop
}
 800b0a6:	3730      	adds	r7, #48	; 0x30
 800b0a8:	46bd      	mov	sp, r7
 800b0aa:	bd80      	pop	{r7, pc}
 800b0ac:	20000028 	.word	0x20000028
 800b0b0:	20001734 	.word	0x20001734
 800b0b4:	200017c4 	.word	0x200017c4
 800b0b8:	20000024 	.word	0x20000024
 800b0bc:	20001740 	.word	0x20001740
 800b0c0:	20001744 	.word	0x20001744
 800b0c4:	20001738 	.word	0x20001738
 800b0c8:	2000173c 	.word	0x2000173c

0800b0cc <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 800b0cc:	b580      	push	{r7, lr}
 800b0ce:	b088      	sub	sp, #32
 800b0d0:	af00      	add	r7, sp, #0
 800b0d2:	60f8      	str	r0, [r7, #12]
 800b0d4:	60b9      	str	r1, [r7, #8]
 800b0d6:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b0d8:	f3ef 8310 	mrs	r3, PRIMASK
 800b0dc:	617b      	str	r3, [r7, #20]
  return(result);
 800b0de:	697b      	ldr	r3, [r7, #20]
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 800b0e0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800b0e2:	b672      	cpsid	i
}
 800b0e4:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 800b0e6:	68f8      	ldr	r0, [r7, #12]
 800b0e8:	f000 f8fa 	bl	800b2e0 <SEQ_BitPosition>
 800b0ec:	4603      	mov	r3, r0
 800b0ee:	4619      	mov	r1, r3
 800b0f0:	4a06      	ldr	r2, [pc, #24]	; (800b10c <UTIL_SEQ_RegTask+0x40>)
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800b0f8:	69fb      	ldr	r3, [r7, #28]
 800b0fa:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b0fc:	69bb      	ldr	r3, [r7, #24]
 800b0fe:	f383 8810 	msr	PRIMASK, r3
}
 800b102:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 800b104:	bf00      	nop
}
 800b106:	3720      	adds	r7, #32
 800b108:	46bd      	mov	sp, r7
 800b10a:	bd80      	pop	{r7, pc}
 800b10c:	20001744 	.word	0x20001744

0800b110 <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 800b110:	b480      	push	{r7}
 800b112:	b087      	sub	sp, #28
 800b114:	af00      	add	r7, sp, #0
 800b116:	6078      	str	r0, [r7, #4]
 800b118:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b11a:	f3ef 8310 	mrs	r3, PRIMASK
 800b11e:	60fb      	str	r3, [r7, #12]
  return(result);
 800b120:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800b122:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800b124:	b672      	cpsid	i
}
 800b126:	bf00      	nop

  TaskSet |= TaskId_bm;
 800b128:	4b0d      	ldr	r3, [pc, #52]	; (800b160 <UTIL_SEQ_SetTask+0x50>)
 800b12a:	681a      	ldr	r2, [r3, #0]
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	4313      	orrs	r3, r2
 800b130:	4a0b      	ldr	r2, [pc, #44]	; (800b160 <UTIL_SEQ_SetTask+0x50>)
 800b132:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 800b134:	4a0b      	ldr	r2, [pc, #44]	; (800b164 <UTIL_SEQ_SetTask+0x54>)
 800b136:	683b      	ldr	r3, [r7, #0]
 800b138:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	431a      	orrs	r2, r3
 800b140:	4908      	ldr	r1, [pc, #32]	; (800b164 <UTIL_SEQ_SetTask+0x54>)
 800b142:	683b      	ldr	r3, [r7, #0]
 800b144:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 800b148:	697b      	ldr	r3, [r7, #20]
 800b14a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b14c:	693b      	ldr	r3, [r7, #16]
 800b14e:	f383 8810 	msr	PRIMASK, r3
}
 800b152:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800b154:	bf00      	nop
}
 800b156:	371c      	adds	r7, #28
 800b158:	46bd      	mov	sp, r7
 800b15a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b15e:	4770      	bx	lr
 800b160:	20001734 	.word	0x20001734
 800b164:	200017c4 	.word	0x200017c4

0800b168 <UTIL_SEQ_PauseTask>:
  UTIL_SEQ_EXIT_CRITICAL_SECTION();
  return _status;
}

void UTIL_SEQ_PauseTask( UTIL_SEQ_bm_t TaskId_bm )
{
 800b168:	b480      	push	{r7}
 800b16a:	b087      	sub	sp, #28
 800b16c:	af00      	add	r7, sp, #0
 800b16e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b170:	f3ef 8310 	mrs	r3, PRIMASK
 800b174:	60fb      	str	r3, [r7, #12]
  return(result);
 800b176:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800b178:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800b17a:	b672      	cpsid	i
}
 800b17c:	bf00      	nop

  TaskMask &= (~TaskId_bm);
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	43da      	mvns	r2, r3
 800b182:	4b08      	ldr	r3, [pc, #32]	; (800b1a4 <UTIL_SEQ_PauseTask+0x3c>)
 800b184:	681b      	ldr	r3, [r3, #0]
 800b186:	4013      	ands	r3, r2
 800b188:	4a06      	ldr	r2, [pc, #24]	; (800b1a4 <UTIL_SEQ_PauseTask+0x3c>)
 800b18a:	6013      	str	r3, [r2, #0]
 800b18c:	697b      	ldr	r3, [r7, #20]
 800b18e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b190:	693b      	ldr	r3, [r7, #16]
 800b192:	f383 8810 	msr	PRIMASK, r3
}
 800b196:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800b198:	bf00      	nop
}
 800b19a:	371c      	adds	r7, #28
 800b19c:	46bd      	mov	sp, r7
 800b19e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1a2:	4770      	bx	lr
 800b1a4:	20000024 	.word	0x20000024

0800b1a8 <UTIL_SEQ_ResumeTask>:
  UTIL_SEQ_EXIT_CRITICAL_SECTION( );
  return _status;
}

void UTIL_SEQ_ResumeTask( UTIL_SEQ_bm_t TaskId_bm )
{
 800b1a8:	b480      	push	{r7}
 800b1aa:	b087      	sub	sp, #28
 800b1ac:	af00      	add	r7, sp, #0
 800b1ae:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b1b0:	f3ef 8310 	mrs	r3, PRIMASK
 800b1b4:	60fb      	str	r3, [r7, #12]
  return(result);
 800b1b6:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800b1b8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800b1ba:	b672      	cpsid	i
}
 800b1bc:	bf00      	nop

  TaskMask |= TaskId_bm;
 800b1be:	4b09      	ldr	r3, [pc, #36]	; (800b1e4 <UTIL_SEQ_ResumeTask+0x3c>)
 800b1c0:	681a      	ldr	r2, [r3, #0]
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	4313      	orrs	r3, r2
 800b1c6:	4a07      	ldr	r2, [pc, #28]	; (800b1e4 <UTIL_SEQ_ResumeTask+0x3c>)
 800b1c8:	6013      	str	r3, [r2, #0]
 800b1ca:	697b      	ldr	r3, [r7, #20]
 800b1cc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b1ce:	693b      	ldr	r3, [r7, #16]
 800b1d0:	f383 8810 	msr	PRIMASK, r3
}
 800b1d4:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800b1d6:	bf00      	nop
}
 800b1d8:	371c      	adds	r7, #28
 800b1da:	46bd      	mov	sp, r7
 800b1dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1e0:	4770      	bx	lr
 800b1e2:	bf00      	nop
 800b1e4:	20000024 	.word	0x20000024

0800b1e8 <UTIL_SEQ_SetEvt>:

void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm )
{
 800b1e8:	b480      	push	{r7}
 800b1ea:	b087      	sub	sp, #28
 800b1ec:	af00      	add	r7, sp, #0
 800b1ee:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b1f0:	f3ef 8310 	mrs	r3, PRIMASK
 800b1f4:	60fb      	str	r3, [r7, #12]
  return(result);
 800b1f6:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800b1f8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800b1fa:	b672      	cpsid	i
}
 800b1fc:	bf00      	nop

  EvtSet |= EvtId_bm;
 800b1fe:	4b09      	ldr	r3, [pc, #36]	; (800b224 <UTIL_SEQ_SetEvt+0x3c>)
 800b200:	681a      	ldr	r2, [r3, #0]
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	4313      	orrs	r3, r2
 800b206:	4a07      	ldr	r2, [pc, #28]	; (800b224 <UTIL_SEQ_SetEvt+0x3c>)
 800b208:	6013      	str	r3, [r2, #0]
 800b20a:	697b      	ldr	r3, [r7, #20]
 800b20c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b20e:	693b      	ldr	r3, [r7, #16]
 800b210:	f383 8810 	msr	PRIMASK, r3
}
 800b214:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800b216:	bf00      	nop
}
 800b218:	371c      	adds	r7, #28
 800b21a:	46bd      	mov	sp, r7
 800b21c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b220:	4770      	bx	lr
 800b222:	bf00      	nop
 800b224:	20001738 	.word	0x20001738

0800b228 <UTIL_SEQ_WaitEvt>:

  return;
}

void UTIL_SEQ_WaitEvt(UTIL_SEQ_bm_t EvtId_bm)
{
 800b228:	b580      	push	{r7, lr}
 800b22a:	b088      	sub	sp, #32
 800b22c:	af00      	add	r7, sp, #0
 800b22e:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_bm_t current_task_idx;
  UTIL_SEQ_bm_t wait_task_idx;
  /** store in local the current_task_id_bm as the global variable CurrentTaskIdx
   *  may be overwritten in case there are nested call of UTIL_SEQ_Run()
   */
  current_task_idx = CurrentTaskIdx;
 800b230:	4b21      	ldr	r3, [pc, #132]	; (800b2b8 <UTIL_SEQ_WaitEvt+0x90>)
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	61bb      	str	r3, [r7, #24]
  if(UTIL_SEQ_NOTASKRUNNING == CurrentTaskIdx)
 800b236:	4b20      	ldr	r3, [pc, #128]	; (800b2b8 <UTIL_SEQ_WaitEvt+0x90>)
 800b238:	681b      	ldr	r3, [r3, #0]
 800b23a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b23e:	d102      	bne.n	800b246 <UTIL_SEQ_WaitEvt+0x1e>
  {
    wait_task_idx = 0;
 800b240:	2300      	movs	r3, #0
 800b242:	61fb      	str	r3, [r7, #28]
 800b244:	e005      	b.n	800b252 <UTIL_SEQ_WaitEvt+0x2a>
  }
  else
  {
    wait_task_idx = 1 << CurrentTaskIdx;
 800b246:	4b1c      	ldr	r3, [pc, #112]	; (800b2b8 <UTIL_SEQ_WaitEvt+0x90>)
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	2201      	movs	r2, #1
 800b24c:	fa02 f303 	lsl.w	r3, r2, r3
 800b250:	61fb      	str	r3, [r7, #28]
  }

  /** backup the event id that was currently waited */
  event_waited_id_backup = EvtWaited;
 800b252:	4b1a      	ldr	r3, [pc, #104]	; (800b2bc <UTIL_SEQ_WaitEvt+0x94>)
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	617b      	str	r3, [r7, #20]
  EvtWaited = EvtId_bm;
 800b258:	4a18      	ldr	r2, [pc, #96]	; (800b2bc <UTIL_SEQ_WaitEvt+0x94>)
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	6013      	str	r3, [r2, #0]
   *  the while loop below.
   *  The system is waiting only for the last waited event.
   *  When it will go out, it will wait again from the previous one.
   *  It case it occurs while waiting for the second one, the while loop will exit immediately
   */
  while ((EvtSet & EvtWaited) == 0U)
 800b25e:	e005      	b.n	800b26c <UTIL_SEQ_WaitEvt+0x44>
  {
    UTIL_SEQ_EvtIdle(wait_task_idx, EvtWaited);
 800b260:	4b16      	ldr	r3, [pc, #88]	; (800b2bc <UTIL_SEQ_WaitEvt+0x94>)
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	4619      	mov	r1, r3
 800b266:	69f8      	ldr	r0, [r7, #28]
 800b268:	f7f5 fea9 	bl	8000fbe <UTIL_SEQ_EvtIdle>
  while ((EvtSet & EvtWaited) == 0U)
 800b26c:	4b14      	ldr	r3, [pc, #80]	; (800b2c0 <UTIL_SEQ_WaitEvt+0x98>)
 800b26e:	681a      	ldr	r2, [r3, #0]
 800b270:	4b12      	ldr	r3, [pc, #72]	; (800b2bc <UTIL_SEQ_WaitEvt+0x94>)
 800b272:	681b      	ldr	r3, [r3, #0]
 800b274:	4013      	ands	r3, r2
 800b276:	2b00      	cmp	r3, #0
 800b278:	d0f2      	beq.n	800b260 <UTIL_SEQ_WaitEvt+0x38>
  /**
   * Restore the CurrentTaskIdx that may have been modified by call of UTIL_SEQ_Run() from UTIL_SEQ_EvtIdle()
   * This is required so that a second call of UTIL_SEQ_WaitEvt() in the same process pass the correct current_task_id_bm
   * in the call of UTIL_SEQ_EvtIdle()
   */
  CurrentTaskIdx = current_task_idx;
 800b27a:	4a0f      	ldr	r2, [pc, #60]	; (800b2b8 <UTIL_SEQ_WaitEvt+0x90>)
 800b27c:	69bb      	ldr	r3, [r7, #24]
 800b27e:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b280:	f3ef 8310 	mrs	r3, PRIMASK
 800b284:	60bb      	str	r3, [r7, #8]
  return(result);
 800b286:	68bb      	ldr	r3, [r7, #8]

  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800b288:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800b28a:	b672      	cpsid	i
}
 800b28c:	bf00      	nop

  EvtSet &= (~EvtWaited);
 800b28e:	4b0b      	ldr	r3, [pc, #44]	; (800b2bc <UTIL_SEQ_WaitEvt+0x94>)
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	43da      	mvns	r2, r3
 800b294:	4b0a      	ldr	r3, [pc, #40]	; (800b2c0 <UTIL_SEQ_WaitEvt+0x98>)
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	4013      	ands	r3, r2
 800b29a:	4a09      	ldr	r2, [pc, #36]	; (800b2c0 <UTIL_SEQ_WaitEvt+0x98>)
 800b29c:	6013      	str	r3, [r2, #0]
 800b29e:	693b      	ldr	r3, [r7, #16]
 800b2a0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b2a2:	68fb      	ldr	r3, [r7, #12]
 800b2a4:	f383 8810 	msr	PRIMASK, r3
}
 800b2a8:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  EvtWaited = event_waited_id_backup;
 800b2aa:	4a04      	ldr	r2, [pc, #16]	; (800b2bc <UTIL_SEQ_WaitEvt+0x94>)
 800b2ac:	697b      	ldr	r3, [r7, #20]
 800b2ae:	6013      	str	r3, [r2, #0]

  return;
 800b2b0:	bf00      	nop
}
 800b2b2:	3720      	adds	r7, #32
 800b2b4:	46bd      	mov	sp, r7
 800b2b6:	bd80      	pop	{r7, pc}
 800b2b8:	20001740 	.word	0x20001740
 800b2bc:	2000173c 	.word	0x2000173c
 800b2c0:	20001738 	.word	0x20001738

0800b2c4 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 800b2c4:	b480      	push	{r7}
 800b2c6:	af00      	add	r7, sp, #0
  /**
   * Unless specified by the application, there is nothing to be done
   */
  return;
 800b2c8:	bf00      	nop
}
 800b2ca:	46bd      	mov	sp, r7
 800b2cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2d0:	4770      	bx	lr

0800b2d2 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 800b2d2:	b480      	push	{r7}
 800b2d4:	af00      	add	r7, sp, #0
  /**
   * Unless specified by the application, there is nothing to be done
   */
  return;
 800b2d6:	bf00      	nop
}
 800b2d8:	46bd      	mov	sp, r7
 800b2da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2de:	4770      	bx	lr

0800b2e0 <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 800b2e0:	b480      	push	{r7}
 800b2e2:	b085      	sub	sp, #20
 800b2e4:	af00      	add	r7, sp, #0
 800b2e6:	6078      	str	r0, [r7, #4]
  uint8_t n = 0U;
 800b2e8:	2300      	movs	r3, #0
 800b2ea:	73fb      	strb	r3, [r7, #15]

  if ((Value & 0xFFFF0000U) == 0U)  { n  = 16U; Value <<= 16U;  }
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	0c1b      	lsrs	r3, r3, #16
 800b2f0:	041b      	lsls	r3, r3, #16
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d104      	bne.n	800b300 <SEQ_BitPosition+0x20>
 800b2f6:	2310      	movs	r3, #16
 800b2f8:	73fb      	strb	r3, [r7, #15]
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	041b      	lsls	r3, r3, #16
 800b2fe:	607b      	str	r3, [r7, #4]
  if ((Value & 0xFF000000U) == 0U)  { n +=  8U; Value <<=  8U;  }
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800b306:	2b00      	cmp	r3, #0
 800b308:	d105      	bne.n	800b316 <SEQ_BitPosition+0x36>
 800b30a:	7bfb      	ldrb	r3, [r7, #15]
 800b30c:	3308      	adds	r3, #8
 800b30e:	73fb      	strb	r3, [r7, #15]
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	021b      	lsls	r3, r3, #8
 800b314:	607b      	str	r3, [r7, #4]
  if ((Value & 0xF0000000U) == 0U)  { n +=  4U; Value <<=  4U;  }
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	d105      	bne.n	800b32c <SEQ_BitPosition+0x4c>
 800b320:	7bfb      	ldrb	r3, [r7, #15]
 800b322:	3304      	adds	r3, #4
 800b324:	73fb      	strb	r3, [r7, #15]
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	011b      	lsls	r3, r3, #4
 800b32a:	607b      	str	r3, [r7, #4]

  n += SEQ_clz_table_4bit[Value >> (32-4)];
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	0f1b      	lsrs	r3, r3, #28
 800b330:	4a07      	ldr	r2, [pc, #28]	; (800b350 <SEQ_BitPosition+0x70>)
 800b332:	5cd2      	ldrb	r2, [r2, r3]
 800b334:	7bfb      	ldrb	r3, [r7, #15]
 800b336:	4413      	add	r3, r2
 800b338:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 800b33a:	7bfb      	ldrb	r3, [r7, #15]
 800b33c:	f1c3 031f 	rsb	r3, r3, #31
 800b340:	b2db      	uxtb	r3, r3
}
 800b342:	4618      	mov	r0, r3
 800b344:	3714      	adds	r7, #20
 800b346:	46bd      	mov	sp, r7
 800b348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b34c:	4770      	bx	lr
 800b34e:	bf00      	nop
 800b350:	0800cef4 	.word	0x0800cef4

0800b354 <__errno>:
 800b354:	4b01      	ldr	r3, [pc, #4]	; (800b35c <__errno+0x8>)
 800b356:	6818      	ldr	r0, [r3, #0]
 800b358:	4770      	bx	lr
 800b35a:	bf00      	nop
 800b35c:	2000002c 	.word	0x2000002c

0800b360 <__libc_init_array>:
 800b360:	b570      	push	{r4, r5, r6, lr}
 800b362:	4d0d      	ldr	r5, [pc, #52]	; (800b398 <__libc_init_array+0x38>)
 800b364:	4c0d      	ldr	r4, [pc, #52]	; (800b39c <__libc_init_array+0x3c>)
 800b366:	1b64      	subs	r4, r4, r5
 800b368:	10a4      	asrs	r4, r4, #2
 800b36a:	2600      	movs	r6, #0
 800b36c:	42a6      	cmp	r6, r4
 800b36e:	d109      	bne.n	800b384 <__libc_init_array+0x24>
 800b370:	4d0b      	ldr	r5, [pc, #44]	; (800b3a0 <__libc_init_array+0x40>)
 800b372:	4c0c      	ldr	r4, [pc, #48]	; (800b3a4 <__libc_init_array+0x44>)
 800b374:	f001 f852 	bl	800c41c <_init>
 800b378:	1b64      	subs	r4, r4, r5
 800b37a:	10a4      	asrs	r4, r4, #2
 800b37c:	2600      	movs	r6, #0
 800b37e:	42a6      	cmp	r6, r4
 800b380:	d105      	bne.n	800b38e <__libc_init_array+0x2e>
 800b382:	bd70      	pop	{r4, r5, r6, pc}
 800b384:	f855 3b04 	ldr.w	r3, [r5], #4
 800b388:	4798      	blx	r3
 800b38a:	3601      	adds	r6, #1
 800b38c:	e7ee      	b.n	800b36c <__libc_init_array+0xc>
 800b38e:	f855 3b04 	ldr.w	r3, [r5], #4
 800b392:	4798      	blx	r3
 800b394:	3601      	adds	r6, #1
 800b396:	e7f2      	b.n	800b37e <__libc_init_array+0x1e>
 800b398:	0800cfa4 	.word	0x0800cfa4
 800b39c:	0800cfa4 	.word	0x0800cfa4
 800b3a0:	0800cfa4 	.word	0x0800cfa4
 800b3a4:	0800cfa8 	.word	0x0800cfa8

0800b3a8 <memcpy>:
 800b3a8:	440a      	add	r2, r1
 800b3aa:	4291      	cmp	r1, r2
 800b3ac:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800b3b0:	d100      	bne.n	800b3b4 <memcpy+0xc>
 800b3b2:	4770      	bx	lr
 800b3b4:	b510      	push	{r4, lr}
 800b3b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b3ba:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b3be:	4291      	cmp	r1, r2
 800b3c0:	d1f9      	bne.n	800b3b6 <memcpy+0xe>
 800b3c2:	bd10      	pop	{r4, pc}

0800b3c4 <memset>:
 800b3c4:	4402      	add	r2, r0
 800b3c6:	4603      	mov	r3, r0
 800b3c8:	4293      	cmp	r3, r2
 800b3ca:	d100      	bne.n	800b3ce <memset+0xa>
 800b3cc:	4770      	bx	lr
 800b3ce:	f803 1b01 	strb.w	r1, [r3], #1
 800b3d2:	e7f9      	b.n	800b3c8 <memset+0x4>

0800b3d4 <iprintf>:
 800b3d4:	b40f      	push	{r0, r1, r2, r3}
 800b3d6:	4b0a      	ldr	r3, [pc, #40]	; (800b400 <iprintf+0x2c>)
 800b3d8:	b513      	push	{r0, r1, r4, lr}
 800b3da:	681c      	ldr	r4, [r3, #0]
 800b3dc:	b124      	cbz	r4, 800b3e8 <iprintf+0x14>
 800b3de:	69a3      	ldr	r3, [r4, #24]
 800b3e0:	b913      	cbnz	r3, 800b3e8 <iprintf+0x14>
 800b3e2:	4620      	mov	r0, r4
 800b3e4:	f000 fa72 	bl	800b8cc <__sinit>
 800b3e8:	ab05      	add	r3, sp, #20
 800b3ea:	9a04      	ldr	r2, [sp, #16]
 800b3ec:	68a1      	ldr	r1, [r4, #8]
 800b3ee:	9301      	str	r3, [sp, #4]
 800b3f0:	4620      	mov	r0, r4
 800b3f2:	f000 fc7b 	bl	800bcec <_vfiprintf_r>
 800b3f6:	b002      	add	sp, #8
 800b3f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b3fc:	b004      	add	sp, #16
 800b3fe:	4770      	bx	lr
 800b400:	2000002c 	.word	0x2000002c

0800b404 <_puts_r>:
 800b404:	b570      	push	{r4, r5, r6, lr}
 800b406:	460e      	mov	r6, r1
 800b408:	4605      	mov	r5, r0
 800b40a:	b118      	cbz	r0, 800b414 <_puts_r+0x10>
 800b40c:	6983      	ldr	r3, [r0, #24]
 800b40e:	b90b      	cbnz	r3, 800b414 <_puts_r+0x10>
 800b410:	f000 fa5c 	bl	800b8cc <__sinit>
 800b414:	69ab      	ldr	r3, [r5, #24]
 800b416:	68ac      	ldr	r4, [r5, #8]
 800b418:	b913      	cbnz	r3, 800b420 <_puts_r+0x1c>
 800b41a:	4628      	mov	r0, r5
 800b41c:	f000 fa56 	bl	800b8cc <__sinit>
 800b420:	4b2c      	ldr	r3, [pc, #176]	; (800b4d4 <_puts_r+0xd0>)
 800b422:	429c      	cmp	r4, r3
 800b424:	d120      	bne.n	800b468 <_puts_r+0x64>
 800b426:	686c      	ldr	r4, [r5, #4]
 800b428:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b42a:	07db      	lsls	r3, r3, #31
 800b42c:	d405      	bmi.n	800b43a <_puts_r+0x36>
 800b42e:	89a3      	ldrh	r3, [r4, #12]
 800b430:	0598      	lsls	r0, r3, #22
 800b432:	d402      	bmi.n	800b43a <_puts_r+0x36>
 800b434:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b436:	f000 fae7 	bl	800ba08 <__retarget_lock_acquire_recursive>
 800b43a:	89a3      	ldrh	r3, [r4, #12]
 800b43c:	0719      	lsls	r1, r3, #28
 800b43e:	d51d      	bpl.n	800b47c <_puts_r+0x78>
 800b440:	6923      	ldr	r3, [r4, #16]
 800b442:	b1db      	cbz	r3, 800b47c <_puts_r+0x78>
 800b444:	3e01      	subs	r6, #1
 800b446:	68a3      	ldr	r3, [r4, #8]
 800b448:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b44c:	3b01      	subs	r3, #1
 800b44e:	60a3      	str	r3, [r4, #8]
 800b450:	bb39      	cbnz	r1, 800b4a2 <_puts_r+0x9e>
 800b452:	2b00      	cmp	r3, #0
 800b454:	da38      	bge.n	800b4c8 <_puts_r+0xc4>
 800b456:	4622      	mov	r2, r4
 800b458:	210a      	movs	r1, #10
 800b45a:	4628      	mov	r0, r5
 800b45c:	f000 f85c 	bl	800b518 <__swbuf_r>
 800b460:	3001      	adds	r0, #1
 800b462:	d011      	beq.n	800b488 <_puts_r+0x84>
 800b464:	250a      	movs	r5, #10
 800b466:	e011      	b.n	800b48c <_puts_r+0x88>
 800b468:	4b1b      	ldr	r3, [pc, #108]	; (800b4d8 <_puts_r+0xd4>)
 800b46a:	429c      	cmp	r4, r3
 800b46c:	d101      	bne.n	800b472 <_puts_r+0x6e>
 800b46e:	68ac      	ldr	r4, [r5, #8]
 800b470:	e7da      	b.n	800b428 <_puts_r+0x24>
 800b472:	4b1a      	ldr	r3, [pc, #104]	; (800b4dc <_puts_r+0xd8>)
 800b474:	429c      	cmp	r4, r3
 800b476:	bf08      	it	eq
 800b478:	68ec      	ldreq	r4, [r5, #12]
 800b47a:	e7d5      	b.n	800b428 <_puts_r+0x24>
 800b47c:	4621      	mov	r1, r4
 800b47e:	4628      	mov	r0, r5
 800b480:	f000 f89c 	bl	800b5bc <__swsetup_r>
 800b484:	2800      	cmp	r0, #0
 800b486:	d0dd      	beq.n	800b444 <_puts_r+0x40>
 800b488:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800b48c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b48e:	07da      	lsls	r2, r3, #31
 800b490:	d405      	bmi.n	800b49e <_puts_r+0x9a>
 800b492:	89a3      	ldrh	r3, [r4, #12]
 800b494:	059b      	lsls	r3, r3, #22
 800b496:	d402      	bmi.n	800b49e <_puts_r+0x9a>
 800b498:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b49a:	f000 fab6 	bl	800ba0a <__retarget_lock_release_recursive>
 800b49e:	4628      	mov	r0, r5
 800b4a0:	bd70      	pop	{r4, r5, r6, pc}
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	da04      	bge.n	800b4b0 <_puts_r+0xac>
 800b4a6:	69a2      	ldr	r2, [r4, #24]
 800b4a8:	429a      	cmp	r2, r3
 800b4aa:	dc06      	bgt.n	800b4ba <_puts_r+0xb6>
 800b4ac:	290a      	cmp	r1, #10
 800b4ae:	d004      	beq.n	800b4ba <_puts_r+0xb6>
 800b4b0:	6823      	ldr	r3, [r4, #0]
 800b4b2:	1c5a      	adds	r2, r3, #1
 800b4b4:	6022      	str	r2, [r4, #0]
 800b4b6:	7019      	strb	r1, [r3, #0]
 800b4b8:	e7c5      	b.n	800b446 <_puts_r+0x42>
 800b4ba:	4622      	mov	r2, r4
 800b4bc:	4628      	mov	r0, r5
 800b4be:	f000 f82b 	bl	800b518 <__swbuf_r>
 800b4c2:	3001      	adds	r0, #1
 800b4c4:	d1bf      	bne.n	800b446 <_puts_r+0x42>
 800b4c6:	e7df      	b.n	800b488 <_puts_r+0x84>
 800b4c8:	6823      	ldr	r3, [r4, #0]
 800b4ca:	250a      	movs	r5, #10
 800b4cc:	1c5a      	adds	r2, r3, #1
 800b4ce:	6022      	str	r2, [r4, #0]
 800b4d0:	701d      	strb	r5, [r3, #0]
 800b4d2:	e7db      	b.n	800b48c <_puts_r+0x88>
 800b4d4:	0800cf28 	.word	0x0800cf28
 800b4d8:	0800cf48 	.word	0x0800cf48
 800b4dc:	0800cf08 	.word	0x0800cf08

0800b4e0 <puts>:
 800b4e0:	4b02      	ldr	r3, [pc, #8]	; (800b4ec <puts+0xc>)
 800b4e2:	4601      	mov	r1, r0
 800b4e4:	6818      	ldr	r0, [r3, #0]
 800b4e6:	f7ff bf8d 	b.w	800b404 <_puts_r>
 800b4ea:	bf00      	nop
 800b4ec:	2000002c 	.word	0x2000002c

0800b4f0 <strrchr>:
 800b4f0:	b538      	push	{r3, r4, r5, lr}
 800b4f2:	4603      	mov	r3, r0
 800b4f4:	460c      	mov	r4, r1
 800b4f6:	b969      	cbnz	r1, 800b514 <strrchr+0x24>
 800b4f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b4fc:	f000 bf0d 	b.w	800c31a <strchr>
 800b500:	1c43      	adds	r3, r0, #1
 800b502:	4605      	mov	r5, r0
 800b504:	4621      	mov	r1, r4
 800b506:	4618      	mov	r0, r3
 800b508:	f000 ff07 	bl	800c31a <strchr>
 800b50c:	2800      	cmp	r0, #0
 800b50e:	d1f7      	bne.n	800b500 <strrchr+0x10>
 800b510:	4628      	mov	r0, r5
 800b512:	bd38      	pop	{r3, r4, r5, pc}
 800b514:	2500      	movs	r5, #0
 800b516:	e7f5      	b.n	800b504 <strrchr+0x14>

0800b518 <__swbuf_r>:
 800b518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b51a:	460e      	mov	r6, r1
 800b51c:	4614      	mov	r4, r2
 800b51e:	4605      	mov	r5, r0
 800b520:	b118      	cbz	r0, 800b52a <__swbuf_r+0x12>
 800b522:	6983      	ldr	r3, [r0, #24]
 800b524:	b90b      	cbnz	r3, 800b52a <__swbuf_r+0x12>
 800b526:	f000 f9d1 	bl	800b8cc <__sinit>
 800b52a:	4b21      	ldr	r3, [pc, #132]	; (800b5b0 <__swbuf_r+0x98>)
 800b52c:	429c      	cmp	r4, r3
 800b52e:	d12b      	bne.n	800b588 <__swbuf_r+0x70>
 800b530:	686c      	ldr	r4, [r5, #4]
 800b532:	69a3      	ldr	r3, [r4, #24]
 800b534:	60a3      	str	r3, [r4, #8]
 800b536:	89a3      	ldrh	r3, [r4, #12]
 800b538:	071a      	lsls	r2, r3, #28
 800b53a:	d52f      	bpl.n	800b59c <__swbuf_r+0x84>
 800b53c:	6923      	ldr	r3, [r4, #16]
 800b53e:	b36b      	cbz	r3, 800b59c <__swbuf_r+0x84>
 800b540:	6923      	ldr	r3, [r4, #16]
 800b542:	6820      	ldr	r0, [r4, #0]
 800b544:	1ac0      	subs	r0, r0, r3
 800b546:	6963      	ldr	r3, [r4, #20]
 800b548:	b2f6      	uxtb	r6, r6
 800b54a:	4283      	cmp	r3, r0
 800b54c:	4637      	mov	r7, r6
 800b54e:	dc04      	bgt.n	800b55a <__swbuf_r+0x42>
 800b550:	4621      	mov	r1, r4
 800b552:	4628      	mov	r0, r5
 800b554:	f000 f926 	bl	800b7a4 <_fflush_r>
 800b558:	bb30      	cbnz	r0, 800b5a8 <__swbuf_r+0x90>
 800b55a:	68a3      	ldr	r3, [r4, #8]
 800b55c:	3b01      	subs	r3, #1
 800b55e:	60a3      	str	r3, [r4, #8]
 800b560:	6823      	ldr	r3, [r4, #0]
 800b562:	1c5a      	adds	r2, r3, #1
 800b564:	6022      	str	r2, [r4, #0]
 800b566:	701e      	strb	r6, [r3, #0]
 800b568:	6963      	ldr	r3, [r4, #20]
 800b56a:	3001      	adds	r0, #1
 800b56c:	4283      	cmp	r3, r0
 800b56e:	d004      	beq.n	800b57a <__swbuf_r+0x62>
 800b570:	89a3      	ldrh	r3, [r4, #12]
 800b572:	07db      	lsls	r3, r3, #31
 800b574:	d506      	bpl.n	800b584 <__swbuf_r+0x6c>
 800b576:	2e0a      	cmp	r6, #10
 800b578:	d104      	bne.n	800b584 <__swbuf_r+0x6c>
 800b57a:	4621      	mov	r1, r4
 800b57c:	4628      	mov	r0, r5
 800b57e:	f000 f911 	bl	800b7a4 <_fflush_r>
 800b582:	b988      	cbnz	r0, 800b5a8 <__swbuf_r+0x90>
 800b584:	4638      	mov	r0, r7
 800b586:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b588:	4b0a      	ldr	r3, [pc, #40]	; (800b5b4 <__swbuf_r+0x9c>)
 800b58a:	429c      	cmp	r4, r3
 800b58c:	d101      	bne.n	800b592 <__swbuf_r+0x7a>
 800b58e:	68ac      	ldr	r4, [r5, #8]
 800b590:	e7cf      	b.n	800b532 <__swbuf_r+0x1a>
 800b592:	4b09      	ldr	r3, [pc, #36]	; (800b5b8 <__swbuf_r+0xa0>)
 800b594:	429c      	cmp	r4, r3
 800b596:	bf08      	it	eq
 800b598:	68ec      	ldreq	r4, [r5, #12]
 800b59a:	e7ca      	b.n	800b532 <__swbuf_r+0x1a>
 800b59c:	4621      	mov	r1, r4
 800b59e:	4628      	mov	r0, r5
 800b5a0:	f000 f80c 	bl	800b5bc <__swsetup_r>
 800b5a4:	2800      	cmp	r0, #0
 800b5a6:	d0cb      	beq.n	800b540 <__swbuf_r+0x28>
 800b5a8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800b5ac:	e7ea      	b.n	800b584 <__swbuf_r+0x6c>
 800b5ae:	bf00      	nop
 800b5b0:	0800cf28 	.word	0x0800cf28
 800b5b4:	0800cf48 	.word	0x0800cf48
 800b5b8:	0800cf08 	.word	0x0800cf08

0800b5bc <__swsetup_r>:
 800b5bc:	4b32      	ldr	r3, [pc, #200]	; (800b688 <__swsetup_r+0xcc>)
 800b5be:	b570      	push	{r4, r5, r6, lr}
 800b5c0:	681d      	ldr	r5, [r3, #0]
 800b5c2:	4606      	mov	r6, r0
 800b5c4:	460c      	mov	r4, r1
 800b5c6:	b125      	cbz	r5, 800b5d2 <__swsetup_r+0x16>
 800b5c8:	69ab      	ldr	r3, [r5, #24]
 800b5ca:	b913      	cbnz	r3, 800b5d2 <__swsetup_r+0x16>
 800b5cc:	4628      	mov	r0, r5
 800b5ce:	f000 f97d 	bl	800b8cc <__sinit>
 800b5d2:	4b2e      	ldr	r3, [pc, #184]	; (800b68c <__swsetup_r+0xd0>)
 800b5d4:	429c      	cmp	r4, r3
 800b5d6:	d10f      	bne.n	800b5f8 <__swsetup_r+0x3c>
 800b5d8:	686c      	ldr	r4, [r5, #4]
 800b5da:	89a3      	ldrh	r3, [r4, #12]
 800b5dc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b5e0:	0719      	lsls	r1, r3, #28
 800b5e2:	d42c      	bmi.n	800b63e <__swsetup_r+0x82>
 800b5e4:	06dd      	lsls	r5, r3, #27
 800b5e6:	d411      	bmi.n	800b60c <__swsetup_r+0x50>
 800b5e8:	2309      	movs	r3, #9
 800b5ea:	6033      	str	r3, [r6, #0]
 800b5ec:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b5f0:	81a3      	strh	r3, [r4, #12]
 800b5f2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b5f6:	e03e      	b.n	800b676 <__swsetup_r+0xba>
 800b5f8:	4b25      	ldr	r3, [pc, #148]	; (800b690 <__swsetup_r+0xd4>)
 800b5fa:	429c      	cmp	r4, r3
 800b5fc:	d101      	bne.n	800b602 <__swsetup_r+0x46>
 800b5fe:	68ac      	ldr	r4, [r5, #8]
 800b600:	e7eb      	b.n	800b5da <__swsetup_r+0x1e>
 800b602:	4b24      	ldr	r3, [pc, #144]	; (800b694 <__swsetup_r+0xd8>)
 800b604:	429c      	cmp	r4, r3
 800b606:	bf08      	it	eq
 800b608:	68ec      	ldreq	r4, [r5, #12]
 800b60a:	e7e6      	b.n	800b5da <__swsetup_r+0x1e>
 800b60c:	0758      	lsls	r0, r3, #29
 800b60e:	d512      	bpl.n	800b636 <__swsetup_r+0x7a>
 800b610:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b612:	b141      	cbz	r1, 800b626 <__swsetup_r+0x6a>
 800b614:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b618:	4299      	cmp	r1, r3
 800b61a:	d002      	beq.n	800b622 <__swsetup_r+0x66>
 800b61c:	4630      	mov	r0, r6
 800b61e:	f000 fa5b 	bl	800bad8 <_free_r>
 800b622:	2300      	movs	r3, #0
 800b624:	6363      	str	r3, [r4, #52]	; 0x34
 800b626:	89a3      	ldrh	r3, [r4, #12]
 800b628:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b62c:	81a3      	strh	r3, [r4, #12]
 800b62e:	2300      	movs	r3, #0
 800b630:	6063      	str	r3, [r4, #4]
 800b632:	6923      	ldr	r3, [r4, #16]
 800b634:	6023      	str	r3, [r4, #0]
 800b636:	89a3      	ldrh	r3, [r4, #12]
 800b638:	f043 0308 	orr.w	r3, r3, #8
 800b63c:	81a3      	strh	r3, [r4, #12]
 800b63e:	6923      	ldr	r3, [r4, #16]
 800b640:	b94b      	cbnz	r3, 800b656 <__swsetup_r+0x9a>
 800b642:	89a3      	ldrh	r3, [r4, #12]
 800b644:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b648:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b64c:	d003      	beq.n	800b656 <__swsetup_r+0x9a>
 800b64e:	4621      	mov	r1, r4
 800b650:	4630      	mov	r0, r6
 800b652:	f000 fa01 	bl	800ba58 <__smakebuf_r>
 800b656:	89a0      	ldrh	r0, [r4, #12]
 800b658:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b65c:	f010 0301 	ands.w	r3, r0, #1
 800b660:	d00a      	beq.n	800b678 <__swsetup_r+0xbc>
 800b662:	2300      	movs	r3, #0
 800b664:	60a3      	str	r3, [r4, #8]
 800b666:	6963      	ldr	r3, [r4, #20]
 800b668:	425b      	negs	r3, r3
 800b66a:	61a3      	str	r3, [r4, #24]
 800b66c:	6923      	ldr	r3, [r4, #16]
 800b66e:	b943      	cbnz	r3, 800b682 <__swsetup_r+0xc6>
 800b670:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b674:	d1ba      	bne.n	800b5ec <__swsetup_r+0x30>
 800b676:	bd70      	pop	{r4, r5, r6, pc}
 800b678:	0781      	lsls	r1, r0, #30
 800b67a:	bf58      	it	pl
 800b67c:	6963      	ldrpl	r3, [r4, #20]
 800b67e:	60a3      	str	r3, [r4, #8]
 800b680:	e7f4      	b.n	800b66c <__swsetup_r+0xb0>
 800b682:	2000      	movs	r0, #0
 800b684:	e7f7      	b.n	800b676 <__swsetup_r+0xba>
 800b686:	bf00      	nop
 800b688:	2000002c 	.word	0x2000002c
 800b68c:	0800cf28 	.word	0x0800cf28
 800b690:	0800cf48 	.word	0x0800cf48
 800b694:	0800cf08 	.word	0x0800cf08

0800b698 <__sflush_r>:
 800b698:	898a      	ldrh	r2, [r1, #12]
 800b69a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b69e:	4605      	mov	r5, r0
 800b6a0:	0710      	lsls	r0, r2, #28
 800b6a2:	460c      	mov	r4, r1
 800b6a4:	d458      	bmi.n	800b758 <__sflush_r+0xc0>
 800b6a6:	684b      	ldr	r3, [r1, #4]
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	dc05      	bgt.n	800b6b8 <__sflush_r+0x20>
 800b6ac:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	dc02      	bgt.n	800b6b8 <__sflush_r+0x20>
 800b6b2:	2000      	movs	r0, #0
 800b6b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b6b8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b6ba:	2e00      	cmp	r6, #0
 800b6bc:	d0f9      	beq.n	800b6b2 <__sflush_r+0x1a>
 800b6be:	2300      	movs	r3, #0
 800b6c0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b6c4:	682f      	ldr	r7, [r5, #0]
 800b6c6:	602b      	str	r3, [r5, #0]
 800b6c8:	d032      	beq.n	800b730 <__sflush_r+0x98>
 800b6ca:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b6cc:	89a3      	ldrh	r3, [r4, #12]
 800b6ce:	075a      	lsls	r2, r3, #29
 800b6d0:	d505      	bpl.n	800b6de <__sflush_r+0x46>
 800b6d2:	6863      	ldr	r3, [r4, #4]
 800b6d4:	1ac0      	subs	r0, r0, r3
 800b6d6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b6d8:	b10b      	cbz	r3, 800b6de <__sflush_r+0x46>
 800b6da:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b6dc:	1ac0      	subs	r0, r0, r3
 800b6de:	2300      	movs	r3, #0
 800b6e0:	4602      	mov	r2, r0
 800b6e2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b6e4:	6a21      	ldr	r1, [r4, #32]
 800b6e6:	4628      	mov	r0, r5
 800b6e8:	47b0      	blx	r6
 800b6ea:	1c43      	adds	r3, r0, #1
 800b6ec:	89a3      	ldrh	r3, [r4, #12]
 800b6ee:	d106      	bne.n	800b6fe <__sflush_r+0x66>
 800b6f0:	6829      	ldr	r1, [r5, #0]
 800b6f2:	291d      	cmp	r1, #29
 800b6f4:	d82c      	bhi.n	800b750 <__sflush_r+0xb8>
 800b6f6:	4a2a      	ldr	r2, [pc, #168]	; (800b7a0 <__sflush_r+0x108>)
 800b6f8:	40ca      	lsrs	r2, r1
 800b6fa:	07d6      	lsls	r6, r2, #31
 800b6fc:	d528      	bpl.n	800b750 <__sflush_r+0xb8>
 800b6fe:	2200      	movs	r2, #0
 800b700:	6062      	str	r2, [r4, #4]
 800b702:	04d9      	lsls	r1, r3, #19
 800b704:	6922      	ldr	r2, [r4, #16]
 800b706:	6022      	str	r2, [r4, #0]
 800b708:	d504      	bpl.n	800b714 <__sflush_r+0x7c>
 800b70a:	1c42      	adds	r2, r0, #1
 800b70c:	d101      	bne.n	800b712 <__sflush_r+0x7a>
 800b70e:	682b      	ldr	r3, [r5, #0]
 800b710:	b903      	cbnz	r3, 800b714 <__sflush_r+0x7c>
 800b712:	6560      	str	r0, [r4, #84]	; 0x54
 800b714:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b716:	602f      	str	r7, [r5, #0]
 800b718:	2900      	cmp	r1, #0
 800b71a:	d0ca      	beq.n	800b6b2 <__sflush_r+0x1a>
 800b71c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b720:	4299      	cmp	r1, r3
 800b722:	d002      	beq.n	800b72a <__sflush_r+0x92>
 800b724:	4628      	mov	r0, r5
 800b726:	f000 f9d7 	bl	800bad8 <_free_r>
 800b72a:	2000      	movs	r0, #0
 800b72c:	6360      	str	r0, [r4, #52]	; 0x34
 800b72e:	e7c1      	b.n	800b6b4 <__sflush_r+0x1c>
 800b730:	6a21      	ldr	r1, [r4, #32]
 800b732:	2301      	movs	r3, #1
 800b734:	4628      	mov	r0, r5
 800b736:	47b0      	blx	r6
 800b738:	1c41      	adds	r1, r0, #1
 800b73a:	d1c7      	bne.n	800b6cc <__sflush_r+0x34>
 800b73c:	682b      	ldr	r3, [r5, #0]
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d0c4      	beq.n	800b6cc <__sflush_r+0x34>
 800b742:	2b1d      	cmp	r3, #29
 800b744:	d001      	beq.n	800b74a <__sflush_r+0xb2>
 800b746:	2b16      	cmp	r3, #22
 800b748:	d101      	bne.n	800b74e <__sflush_r+0xb6>
 800b74a:	602f      	str	r7, [r5, #0]
 800b74c:	e7b1      	b.n	800b6b2 <__sflush_r+0x1a>
 800b74e:	89a3      	ldrh	r3, [r4, #12]
 800b750:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b754:	81a3      	strh	r3, [r4, #12]
 800b756:	e7ad      	b.n	800b6b4 <__sflush_r+0x1c>
 800b758:	690f      	ldr	r7, [r1, #16]
 800b75a:	2f00      	cmp	r7, #0
 800b75c:	d0a9      	beq.n	800b6b2 <__sflush_r+0x1a>
 800b75e:	0793      	lsls	r3, r2, #30
 800b760:	680e      	ldr	r6, [r1, #0]
 800b762:	bf08      	it	eq
 800b764:	694b      	ldreq	r3, [r1, #20]
 800b766:	600f      	str	r7, [r1, #0]
 800b768:	bf18      	it	ne
 800b76a:	2300      	movne	r3, #0
 800b76c:	eba6 0807 	sub.w	r8, r6, r7
 800b770:	608b      	str	r3, [r1, #8]
 800b772:	f1b8 0f00 	cmp.w	r8, #0
 800b776:	dd9c      	ble.n	800b6b2 <__sflush_r+0x1a>
 800b778:	6a21      	ldr	r1, [r4, #32]
 800b77a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b77c:	4643      	mov	r3, r8
 800b77e:	463a      	mov	r2, r7
 800b780:	4628      	mov	r0, r5
 800b782:	47b0      	blx	r6
 800b784:	2800      	cmp	r0, #0
 800b786:	dc06      	bgt.n	800b796 <__sflush_r+0xfe>
 800b788:	89a3      	ldrh	r3, [r4, #12]
 800b78a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b78e:	81a3      	strh	r3, [r4, #12]
 800b790:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b794:	e78e      	b.n	800b6b4 <__sflush_r+0x1c>
 800b796:	4407      	add	r7, r0
 800b798:	eba8 0800 	sub.w	r8, r8, r0
 800b79c:	e7e9      	b.n	800b772 <__sflush_r+0xda>
 800b79e:	bf00      	nop
 800b7a0:	20400001 	.word	0x20400001

0800b7a4 <_fflush_r>:
 800b7a4:	b538      	push	{r3, r4, r5, lr}
 800b7a6:	690b      	ldr	r3, [r1, #16]
 800b7a8:	4605      	mov	r5, r0
 800b7aa:	460c      	mov	r4, r1
 800b7ac:	b913      	cbnz	r3, 800b7b4 <_fflush_r+0x10>
 800b7ae:	2500      	movs	r5, #0
 800b7b0:	4628      	mov	r0, r5
 800b7b2:	bd38      	pop	{r3, r4, r5, pc}
 800b7b4:	b118      	cbz	r0, 800b7be <_fflush_r+0x1a>
 800b7b6:	6983      	ldr	r3, [r0, #24]
 800b7b8:	b90b      	cbnz	r3, 800b7be <_fflush_r+0x1a>
 800b7ba:	f000 f887 	bl	800b8cc <__sinit>
 800b7be:	4b14      	ldr	r3, [pc, #80]	; (800b810 <_fflush_r+0x6c>)
 800b7c0:	429c      	cmp	r4, r3
 800b7c2:	d11b      	bne.n	800b7fc <_fflush_r+0x58>
 800b7c4:	686c      	ldr	r4, [r5, #4]
 800b7c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d0ef      	beq.n	800b7ae <_fflush_r+0xa>
 800b7ce:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b7d0:	07d0      	lsls	r0, r2, #31
 800b7d2:	d404      	bmi.n	800b7de <_fflush_r+0x3a>
 800b7d4:	0599      	lsls	r1, r3, #22
 800b7d6:	d402      	bmi.n	800b7de <_fflush_r+0x3a>
 800b7d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b7da:	f000 f915 	bl	800ba08 <__retarget_lock_acquire_recursive>
 800b7de:	4628      	mov	r0, r5
 800b7e0:	4621      	mov	r1, r4
 800b7e2:	f7ff ff59 	bl	800b698 <__sflush_r>
 800b7e6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b7e8:	07da      	lsls	r2, r3, #31
 800b7ea:	4605      	mov	r5, r0
 800b7ec:	d4e0      	bmi.n	800b7b0 <_fflush_r+0xc>
 800b7ee:	89a3      	ldrh	r3, [r4, #12]
 800b7f0:	059b      	lsls	r3, r3, #22
 800b7f2:	d4dd      	bmi.n	800b7b0 <_fflush_r+0xc>
 800b7f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b7f6:	f000 f908 	bl	800ba0a <__retarget_lock_release_recursive>
 800b7fa:	e7d9      	b.n	800b7b0 <_fflush_r+0xc>
 800b7fc:	4b05      	ldr	r3, [pc, #20]	; (800b814 <_fflush_r+0x70>)
 800b7fe:	429c      	cmp	r4, r3
 800b800:	d101      	bne.n	800b806 <_fflush_r+0x62>
 800b802:	68ac      	ldr	r4, [r5, #8]
 800b804:	e7df      	b.n	800b7c6 <_fflush_r+0x22>
 800b806:	4b04      	ldr	r3, [pc, #16]	; (800b818 <_fflush_r+0x74>)
 800b808:	429c      	cmp	r4, r3
 800b80a:	bf08      	it	eq
 800b80c:	68ec      	ldreq	r4, [r5, #12]
 800b80e:	e7da      	b.n	800b7c6 <_fflush_r+0x22>
 800b810:	0800cf28 	.word	0x0800cf28
 800b814:	0800cf48 	.word	0x0800cf48
 800b818:	0800cf08 	.word	0x0800cf08

0800b81c <std>:
 800b81c:	2300      	movs	r3, #0
 800b81e:	b510      	push	{r4, lr}
 800b820:	4604      	mov	r4, r0
 800b822:	e9c0 3300 	strd	r3, r3, [r0]
 800b826:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b82a:	6083      	str	r3, [r0, #8]
 800b82c:	8181      	strh	r1, [r0, #12]
 800b82e:	6643      	str	r3, [r0, #100]	; 0x64
 800b830:	81c2      	strh	r2, [r0, #14]
 800b832:	6183      	str	r3, [r0, #24]
 800b834:	4619      	mov	r1, r3
 800b836:	2208      	movs	r2, #8
 800b838:	305c      	adds	r0, #92	; 0x5c
 800b83a:	f7ff fdc3 	bl	800b3c4 <memset>
 800b83e:	4b05      	ldr	r3, [pc, #20]	; (800b854 <std+0x38>)
 800b840:	6263      	str	r3, [r4, #36]	; 0x24
 800b842:	4b05      	ldr	r3, [pc, #20]	; (800b858 <std+0x3c>)
 800b844:	62a3      	str	r3, [r4, #40]	; 0x28
 800b846:	4b05      	ldr	r3, [pc, #20]	; (800b85c <std+0x40>)
 800b848:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b84a:	4b05      	ldr	r3, [pc, #20]	; (800b860 <std+0x44>)
 800b84c:	6224      	str	r4, [r4, #32]
 800b84e:	6323      	str	r3, [r4, #48]	; 0x30
 800b850:	bd10      	pop	{r4, pc}
 800b852:	bf00      	nop
 800b854:	0800c295 	.word	0x0800c295
 800b858:	0800c2b7 	.word	0x0800c2b7
 800b85c:	0800c2ef 	.word	0x0800c2ef
 800b860:	0800c313 	.word	0x0800c313

0800b864 <_cleanup_r>:
 800b864:	4901      	ldr	r1, [pc, #4]	; (800b86c <_cleanup_r+0x8>)
 800b866:	f000 b8af 	b.w	800b9c8 <_fwalk_reent>
 800b86a:	bf00      	nop
 800b86c:	0800b7a5 	.word	0x0800b7a5

0800b870 <__sfmoreglue>:
 800b870:	b570      	push	{r4, r5, r6, lr}
 800b872:	2268      	movs	r2, #104	; 0x68
 800b874:	1e4d      	subs	r5, r1, #1
 800b876:	4355      	muls	r5, r2
 800b878:	460e      	mov	r6, r1
 800b87a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b87e:	f000 f997 	bl	800bbb0 <_malloc_r>
 800b882:	4604      	mov	r4, r0
 800b884:	b140      	cbz	r0, 800b898 <__sfmoreglue+0x28>
 800b886:	2100      	movs	r1, #0
 800b888:	e9c0 1600 	strd	r1, r6, [r0]
 800b88c:	300c      	adds	r0, #12
 800b88e:	60a0      	str	r0, [r4, #8]
 800b890:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b894:	f7ff fd96 	bl	800b3c4 <memset>
 800b898:	4620      	mov	r0, r4
 800b89a:	bd70      	pop	{r4, r5, r6, pc}

0800b89c <__sfp_lock_acquire>:
 800b89c:	4801      	ldr	r0, [pc, #4]	; (800b8a4 <__sfp_lock_acquire+0x8>)
 800b89e:	f000 b8b3 	b.w	800ba08 <__retarget_lock_acquire_recursive>
 800b8a2:	bf00      	nop
 800b8a4:	200017d5 	.word	0x200017d5

0800b8a8 <__sfp_lock_release>:
 800b8a8:	4801      	ldr	r0, [pc, #4]	; (800b8b0 <__sfp_lock_release+0x8>)
 800b8aa:	f000 b8ae 	b.w	800ba0a <__retarget_lock_release_recursive>
 800b8ae:	bf00      	nop
 800b8b0:	200017d5 	.word	0x200017d5

0800b8b4 <__sinit_lock_acquire>:
 800b8b4:	4801      	ldr	r0, [pc, #4]	; (800b8bc <__sinit_lock_acquire+0x8>)
 800b8b6:	f000 b8a7 	b.w	800ba08 <__retarget_lock_acquire_recursive>
 800b8ba:	bf00      	nop
 800b8bc:	200017d6 	.word	0x200017d6

0800b8c0 <__sinit_lock_release>:
 800b8c0:	4801      	ldr	r0, [pc, #4]	; (800b8c8 <__sinit_lock_release+0x8>)
 800b8c2:	f000 b8a2 	b.w	800ba0a <__retarget_lock_release_recursive>
 800b8c6:	bf00      	nop
 800b8c8:	200017d6 	.word	0x200017d6

0800b8cc <__sinit>:
 800b8cc:	b510      	push	{r4, lr}
 800b8ce:	4604      	mov	r4, r0
 800b8d0:	f7ff fff0 	bl	800b8b4 <__sinit_lock_acquire>
 800b8d4:	69a3      	ldr	r3, [r4, #24]
 800b8d6:	b11b      	cbz	r3, 800b8e0 <__sinit+0x14>
 800b8d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b8dc:	f7ff bff0 	b.w	800b8c0 <__sinit_lock_release>
 800b8e0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b8e4:	6523      	str	r3, [r4, #80]	; 0x50
 800b8e6:	4b13      	ldr	r3, [pc, #76]	; (800b934 <__sinit+0x68>)
 800b8e8:	4a13      	ldr	r2, [pc, #76]	; (800b938 <__sinit+0x6c>)
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	62a2      	str	r2, [r4, #40]	; 0x28
 800b8ee:	42a3      	cmp	r3, r4
 800b8f0:	bf04      	itt	eq
 800b8f2:	2301      	moveq	r3, #1
 800b8f4:	61a3      	streq	r3, [r4, #24]
 800b8f6:	4620      	mov	r0, r4
 800b8f8:	f000 f820 	bl	800b93c <__sfp>
 800b8fc:	6060      	str	r0, [r4, #4]
 800b8fe:	4620      	mov	r0, r4
 800b900:	f000 f81c 	bl	800b93c <__sfp>
 800b904:	60a0      	str	r0, [r4, #8]
 800b906:	4620      	mov	r0, r4
 800b908:	f000 f818 	bl	800b93c <__sfp>
 800b90c:	2200      	movs	r2, #0
 800b90e:	60e0      	str	r0, [r4, #12]
 800b910:	2104      	movs	r1, #4
 800b912:	6860      	ldr	r0, [r4, #4]
 800b914:	f7ff ff82 	bl	800b81c <std>
 800b918:	68a0      	ldr	r0, [r4, #8]
 800b91a:	2201      	movs	r2, #1
 800b91c:	2109      	movs	r1, #9
 800b91e:	f7ff ff7d 	bl	800b81c <std>
 800b922:	68e0      	ldr	r0, [r4, #12]
 800b924:	2202      	movs	r2, #2
 800b926:	2112      	movs	r1, #18
 800b928:	f7ff ff78 	bl	800b81c <std>
 800b92c:	2301      	movs	r3, #1
 800b92e:	61a3      	str	r3, [r4, #24]
 800b930:	e7d2      	b.n	800b8d8 <__sinit+0xc>
 800b932:	bf00      	nop
 800b934:	0800cf04 	.word	0x0800cf04
 800b938:	0800b865 	.word	0x0800b865

0800b93c <__sfp>:
 800b93c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b93e:	4607      	mov	r7, r0
 800b940:	f7ff ffac 	bl	800b89c <__sfp_lock_acquire>
 800b944:	4b1e      	ldr	r3, [pc, #120]	; (800b9c0 <__sfp+0x84>)
 800b946:	681e      	ldr	r6, [r3, #0]
 800b948:	69b3      	ldr	r3, [r6, #24]
 800b94a:	b913      	cbnz	r3, 800b952 <__sfp+0x16>
 800b94c:	4630      	mov	r0, r6
 800b94e:	f7ff ffbd 	bl	800b8cc <__sinit>
 800b952:	3648      	adds	r6, #72	; 0x48
 800b954:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b958:	3b01      	subs	r3, #1
 800b95a:	d503      	bpl.n	800b964 <__sfp+0x28>
 800b95c:	6833      	ldr	r3, [r6, #0]
 800b95e:	b30b      	cbz	r3, 800b9a4 <__sfp+0x68>
 800b960:	6836      	ldr	r6, [r6, #0]
 800b962:	e7f7      	b.n	800b954 <__sfp+0x18>
 800b964:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b968:	b9d5      	cbnz	r5, 800b9a0 <__sfp+0x64>
 800b96a:	4b16      	ldr	r3, [pc, #88]	; (800b9c4 <__sfp+0x88>)
 800b96c:	60e3      	str	r3, [r4, #12]
 800b96e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b972:	6665      	str	r5, [r4, #100]	; 0x64
 800b974:	f000 f847 	bl	800ba06 <__retarget_lock_init_recursive>
 800b978:	f7ff ff96 	bl	800b8a8 <__sfp_lock_release>
 800b97c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b980:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b984:	6025      	str	r5, [r4, #0]
 800b986:	61a5      	str	r5, [r4, #24]
 800b988:	2208      	movs	r2, #8
 800b98a:	4629      	mov	r1, r5
 800b98c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b990:	f7ff fd18 	bl	800b3c4 <memset>
 800b994:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b998:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b99c:	4620      	mov	r0, r4
 800b99e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b9a0:	3468      	adds	r4, #104	; 0x68
 800b9a2:	e7d9      	b.n	800b958 <__sfp+0x1c>
 800b9a4:	2104      	movs	r1, #4
 800b9a6:	4638      	mov	r0, r7
 800b9a8:	f7ff ff62 	bl	800b870 <__sfmoreglue>
 800b9ac:	4604      	mov	r4, r0
 800b9ae:	6030      	str	r0, [r6, #0]
 800b9b0:	2800      	cmp	r0, #0
 800b9b2:	d1d5      	bne.n	800b960 <__sfp+0x24>
 800b9b4:	f7ff ff78 	bl	800b8a8 <__sfp_lock_release>
 800b9b8:	230c      	movs	r3, #12
 800b9ba:	603b      	str	r3, [r7, #0]
 800b9bc:	e7ee      	b.n	800b99c <__sfp+0x60>
 800b9be:	bf00      	nop
 800b9c0:	0800cf04 	.word	0x0800cf04
 800b9c4:	ffff0001 	.word	0xffff0001

0800b9c8 <_fwalk_reent>:
 800b9c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b9cc:	4606      	mov	r6, r0
 800b9ce:	4688      	mov	r8, r1
 800b9d0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b9d4:	2700      	movs	r7, #0
 800b9d6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b9da:	f1b9 0901 	subs.w	r9, r9, #1
 800b9de:	d505      	bpl.n	800b9ec <_fwalk_reent+0x24>
 800b9e0:	6824      	ldr	r4, [r4, #0]
 800b9e2:	2c00      	cmp	r4, #0
 800b9e4:	d1f7      	bne.n	800b9d6 <_fwalk_reent+0xe>
 800b9e6:	4638      	mov	r0, r7
 800b9e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b9ec:	89ab      	ldrh	r3, [r5, #12]
 800b9ee:	2b01      	cmp	r3, #1
 800b9f0:	d907      	bls.n	800ba02 <_fwalk_reent+0x3a>
 800b9f2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b9f6:	3301      	adds	r3, #1
 800b9f8:	d003      	beq.n	800ba02 <_fwalk_reent+0x3a>
 800b9fa:	4629      	mov	r1, r5
 800b9fc:	4630      	mov	r0, r6
 800b9fe:	47c0      	blx	r8
 800ba00:	4307      	orrs	r7, r0
 800ba02:	3568      	adds	r5, #104	; 0x68
 800ba04:	e7e9      	b.n	800b9da <_fwalk_reent+0x12>

0800ba06 <__retarget_lock_init_recursive>:
 800ba06:	4770      	bx	lr

0800ba08 <__retarget_lock_acquire_recursive>:
 800ba08:	4770      	bx	lr

0800ba0a <__retarget_lock_release_recursive>:
 800ba0a:	4770      	bx	lr

0800ba0c <__swhatbuf_r>:
 800ba0c:	b570      	push	{r4, r5, r6, lr}
 800ba0e:	460e      	mov	r6, r1
 800ba10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba14:	2900      	cmp	r1, #0
 800ba16:	b096      	sub	sp, #88	; 0x58
 800ba18:	4614      	mov	r4, r2
 800ba1a:	461d      	mov	r5, r3
 800ba1c:	da08      	bge.n	800ba30 <__swhatbuf_r+0x24>
 800ba1e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800ba22:	2200      	movs	r2, #0
 800ba24:	602a      	str	r2, [r5, #0]
 800ba26:	061a      	lsls	r2, r3, #24
 800ba28:	d410      	bmi.n	800ba4c <__swhatbuf_r+0x40>
 800ba2a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ba2e:	e00e      	b.n	800ba4e <__swhatbuf_r+0x42>
 800ba30:	466a      	mov	r2, sp
 800ba32:	f000 fca1 	bl	800c378 <_fstat_r>
 800ba36:	2800      	cmp	r0, #0
 800ba38:	dbf1      	blt.n	800ba1e <__swhatbuf_r+0x12>
 800ba3a:	9a01      	ldr	r2, [sp, #4]
 800ba3c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ba40:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ba44:	425a      	negs	r2, r3
 800ba46:	415a      	adcs	r2, r3
 800ba48:	602a      	str	r2, [r5, #0]
 800ba4a:	e7ee      	b.n	800ba2a <__swhatbuf_r+0x1e>
 800ba4c:	2340      	movs	r3, #64	; 0x40
 800ba4e:	2000      	movs	r0, #0
 800ba50:	6023      	str	r3, [r4, #0]
 800ba52:	b016      	add	sp, #88	; 0x58
 800ba54:	bd70      	pop	{r4, r5, r6, pc}
	...

0800ba58 <__smakebuf_r>:
 800ba58:	898b      	ldrh	r3, [r1, #12]
 800ba5a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ba5c:	079d      	lsls	r5, r3, #30
 800ba5e:	4606      	mov	r6, r0
 800ba60:	460c      	mov	r4, r1
 800ba62:	d507      	bpl.n	800ba74 <__smakebuf_r+0x1c>
 800ba64:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ba68:	6023      	str	r3, [r4, #0]
 800ba6a:	6123      	str	r3, [r4, #16]
 800ba6c:	2301      	movs	r3, #1
 800ba6e:	6163      	str	r3, [r4, #20]
 800ba70:	b002      	add	sp, #8
 800ba72:	bd70      	pop	{r4, r5, r6, pc}
 800ba74:	ab01      	add	r3, sp, #4
 800ba76:	466a      	mov	r2, sp
 800ba78:	f7ff ffc8 	bl	800ba0c <__swhatbuf_r>
 800ba7c:	9900      	ldr	r1, [sp, #0]
 800ba7e:	4605      	mov	r5, r0
 800ba80:	4630      	mov	r0, r6
 800ba82:	f000 f895 	bl	800bbb0 <_malloc_r>
 800ba86:	b948      	cbnz	r0, 800ba9c <__smakebuf_r+0x44>
 800ba88:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ba8c:	059a      	lsls	r2, r3, #22
 800ba8e:	d4ef      	bmi.n	800ba70 <__smakebuf_r+0x18>
 800ba90:	f023 0303 	bic.w	r3, r3, #3
 800ba94:	f043 0302 	orr.w	r3, r3, #2
 800ba98:	81a3      	strh	r3, [r4, #12]
 800ba9a:	e7e3      	b.n	800ba64 <__smakebuf_r+0xc>
 800ba9c:	4b0d      	ldr	r3, [pc, #52]	; (800bad4 <__smakebuf_r+0x7c>)
 800ba9e:	62b3      	str	r3, [r6, #40]	; 0x28
 800baa0:	89a3      	ldrh	r3, [r4, #12]
 800baa2:	6020      	str	r0, [r4, #0]
 800baa4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800baa8:	81a3      	strh	r3, [r4, #12]
 800baaa:	9b00      	ldr	r3, [sp, #0]
 800baac:	6163      	str	r3, [r4, #20]
 800baae:	9b01      	ldr	r3, [sp, #4]
 800bab0:	6120      	str	r0, [r4, #16]
 800bab2:	b15b      	cbz	r3, 800bacc <__smakebuf_r+0x74>
 800bab4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bab8:	4630      	mov	r0, r6
 800baba:	f000 fc6f 	bl	800c39c <_isatty_r>
 800babe:	b128      	cbz	r0, 800bacc <__smakebuf_r+0x74>
 800bac0:	89a3      	ldrh	r3, [r4, #12]
 800bac2:	f023 0303 	bic.w	r3, r3, #3
 800bac6:	f043 0301 	orr.w	r3, r3, #1
 800baca:	81a3      	strh	r3, [r4, #12]
 800bacc:	89a0      	ldrh	r0, [r4, #12]
 800bace:	4305      	orrs	r5, r0
 800bad0:	81a5      	strh	r5, [r4, #12]
 800bad2:	e7cd      	b.n	800ba70 <__smakebuf_r+0x18>
 800bad4:	0800b865 	.word	0x0800b865

0800bad8 <_free_r>:
 800bad8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bada:	2900      	cmp	r1, #0
 800badc:	d044      	beq.n	800bb68 <_free_r+0x90>
 800bade:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bae2:	9001      	str	r0, [sp, #4]
 800bae4:	2b00      	cmp	r3, #0
 800bae6:	f1a1 0404 	sub.w	r4, r1, #4
 800baea:	bfb8      	it	lt
 800baec:	18e4      	addlt	r4, r4, r3
 800baee:	f000 fc77 	bl	800c3e0 <__malloc_lock>
 800baf2:	4a1e      	ldr	r2, [pc, #120]	; (800bb6c <_free_r+0x94>)
 800baf4:	9801      	ldr	r0, [sp, #4]
 800baf6:	6813      	ldr	r3, [r2, #0]
 800baf8:	b933      	cbnz	r3, 800bb08 <_free_r+0x30>
 800bafa:	6063      	str	r3, [r4, #4]
 800bafc:	6014      	str	r4, [r2, #0]
 800bafe:	b003      	add	sp, #12
 800bb00:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bb04:	f000 bc72 	b.w	800c3ec <__malloc_unlock>
 800bb08:	42a3      	cmp	r3, r4
 800bb0a:	d908      	bls.n	800bb1e <_free_r+0x46>
 800bb0c:	6825      	ldr	r5, [r4, #0]
 800bb0e:	1961      	adds	r1, r4, r5
 800bb10:	428b      	cmp	r3, r1
 800bb12:	bf01      	itttt	eq
 800bb14:	6819      	ldreq	r1, [r3, #0]
 800bb16:	685b      	ldreq	r3, [r3, #4]
 800bb18:	1949      	addeq	r1, r1, r5
 800bb1a:	6021      	streq	r1, [r4, #0]
 800bb1c:	e7ed      	b.n	800bafa <_free_r+0x22>
 800bb1e:	461a      	mov	r2, r3
 800bb20:	685b      	ldr	r3, [r3, #4]
 800bb22:	b10b      	cbz	r3, 800bb28 <_free_r+0x50>
 800bb24:	42a3      	cmp	r3, r4
 800bb26:	d9fa      	bls.n	800bb1e <_free_r+0x46>
 800bb28:	6811      	ldr	r1, [r2, #0]
 800bb2a:	1855      	adds	r5, r2, r1
 800bb2c:	42a5      	cmp	r5, r4
 800bb2e:	d10b      	bne.n	800bb48 <_free_r+0x70>
 800bb30:	6824      	ldr	r4, [r4, #0]
 800bb32:	4421      	add	r1, r4
 800bb34:	1854      	adds	r4, r2, r1
 800bb36:	42a3      	cmp	r3, r4
 800bb38:	6011      	str	r1, [r2, #0]
 800bb3a:	d1e0      	bne.n	800bafe <_free_r+0x26>
 800bb3c:	681c      	ldr	r4, [r3, #0]
 800bb3e:	685b      	ldr	r3, [r3, #4]
 800bb40:	6053      	str	r3, [r2, #4]
 800bb42:	4421      	add	r1, r4
 800bb44:	6011      	str	r1, [r2, #0]
 800bb46:	e7da      	b.n	800bafe <_free_r+0x26>
 800bb48:	d902      	bls.n	800bb50 <_free_r+0x78>
 800bb4a:	230c      	movs	r3, #12
 800bb4c:	6003      	str	r3, [r0, #0]
 800bb4e:	e7d6      	b.n	800bafe <_free_r+0x26>
 800bb50:	6825      	ldr	r5, [r4, #0]
 800bb52:	1961      	adds	r1, r4, r5
 800bb54:	428b      	cmp	r3, r1
 800bb56:	bf04      	itt	eq
 800bb58:	6819      	ldreq	r1, [r3, #0]
 800bb5a:	685b      	ldreq	r3, [r3, #4]
 800bb5c:	6063      	str	r3, [r4, #4]
 800bb5e:	bf04      	itt	eq
 800bb60:	1949      	addeq	r1, r1, r5
 800bb62:	6021      	streq	r1, [r4, #0]
 800bb64:	6054      	str	r4, [r2, #4]
 800bb66:	e7ca      	b.n	800bafe <_free_r+0x26>
 800bb68:	b003      	add	sp, #12
 800bb6a:	bd30      	pop	{r4, r5, pc}
 800bb6c:	200017d8 	.word	0x200017d8

0800bb70 <sbrk_aligned>:
 800bb70:	b570      	push	{r4, r5, r6, lr}
 800bb72:	4e0e      	ldr	r6, [pc, #56]	; (800bbac <sbrk_aligned+0x3c>)
 800bb74:	460c      	mov	r4, r1
 800bb76:	6831      	ldr	r1, [r6, #0]
 800bb78:	4605      	mov	r5, r0
 800bb7a:	b911      	cbnz	r1, 800bb82 <sbrk_aligned+0x12>
 800bb7c:	f000 fb7a 	bl	800c274 <_sbrk_r>
 800bb80:	6030      	str	r0, [r6, #0]
 800bb82:	4621      	mov	r1, r4
 800bb84:	4628      	mov	r0, r5
 800bb86:	f000 fb75 	bl	800c274 <_sbrk_r>
 800bb8a:	1c43      	adds	r3, r0, #1
 800bb8c:	d00a      	beq.n	800bba4 <sbrk_aligned+0x34>
 800bb8e:	1cc4      	adds	r4, r0, #3
 800bb90:	f024 0403 	bic.w	r4, r4, #3
 800bb94:	42a0      	cmp	r0, r4
 800bb96:	d007      	beq.n	800bba8 <sbrk_aligned+0x38>
 800bb98:	1a21      	subs	r1, r4, r0
 800bb9a:	4628      	mov	r0, r5
 800bb9c:	f000 fb6a 	bl	800c274 <_sbrk_r>
 800bba0:	3001      	adds	r0, #1
 800bba2:	d101      	bne.n	800bba8 <sbrk_aligned+0x38>
 800bba4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800bba8:	4620      	mov	r0, r4
 800bbaa:	bd70      	pop	{r4, r5, r6, pc}
 800bbac:	200017dc 	.word	0x200017dc

0800bbb0 <_malloc_r>:
 800bbb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bbb4:	1ccd      	adds	r5, r1, #3
 800bbb6:	f025 0503 	bic.w	r5, r5, #3
 800bbba:	3508      	adds	r5, #8
 800bbbc:	2d0c      	cmp	r5, #12
 800bbbe:	bf38      	it	cc
 800bbc0:	250c      	movcc	r5, #12
 800bbc2:	2d00      	cmp	r5, #0
 800bbc4:	4607      	mov	r7, r0
 800bbc6:	db01      	blt.n	800bbcc <_malloc_r+0x1c>
 800bbc8:	42a9      	cmp	r1, r5
 800bbca:	d905      	bls.n	800bbd8 <_malloc_r+0x28>
 800bbcc:	230c      	movs	r3, #12
 800bbce:	603b      	str	r3, [r7, #0]
 800bbd0:	2600      	movs	r6, #0
 800bbd2:	4630      	mov	r0, r6
 800bbd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bbd8:	4e2e      	ldr	r6, [pc, #184]	; (800bc94 <_malloc_r+0xe4>)
 800bbda:	f000 fc01 	bl	800c3e0 <__malloc_lock>
 800bbde:	6833      	ldr	r3, [r6, #0]
 800bbe0:	461c      	mov	r4, r3
 800bbe2:	bb34      	cbnz	r4, 800bc32 <_malloc_r+0x82>
 800bbe4:	4629      	mov	r1, r5
 800bbe6:	4638      	mov	r0, r7
 800bbe8:	f7ff ffc2 	bl	800bb70 <sbrk_aligned>
 800bbec:	1c43      	adds	r3, r0, #1
 800bbee:	4604      	mov	r4, r0
 800bbf0:	d14d      	bne.n	800bc8e <_malloc_r+0xde>
 800bbf2:	6834      	ldr	r4, [r6, #0]
 800bbf4:	4626      	mov	r6, r4
 800bbf6:	2e00      	cmp	r6, #0
 800bbf8:	d140      	bne.n	800bc7c <_malloc_r+0xcc>
 800bbfa:	6823      	ldr	r3, [r4, #0]
 800bbfc:	4631      	mov	r1, r6
 800bbfe:	4638      	mov	r0, r7
 800bc00:	eb04 0803 	add.w	r8, r4, r3
 800bc04:	f000 fb36 	bl	800c274 <_sbrk_r>
 800bc08:	4580      	cmp	r8, r0
 800bc0a:	d13a      	bne.n	800bc82 <_malloc_r+0xd2>
 800bc0c:	6821      	ldr	r1, [r4, #0]
 800bc0e:	3503      	adds	r5, #3
 800bc10:	1a6d      	subs	r5, r5, r1
 800bc12:	f025 0503 	bic.w	r5, r5, #3
 800bc16:	3508      	adds	r5, #8
 800bc18:	2d0c      	cmp	r5, #12
 800bc1a:	bf38      	it	cc
 800bc1c:	250c      	movcc	r5, #12
 800bc1e:	4629      	mov	r1, r5
 800bc20:	4638      	mov	r0, r7
 800bc22:	f7ff ffa5 	bl	800bb70 <sbrk_aligned>
 800bc26:	3001      	adds	r0, #1
 800bc28:	d02b      	beq.n	800bc82 <_malloc_r+0xd2>
 800bc2a:	6823      	ldr	r3, [r4, #0]
 800bc2c:	442b      	add	r3, r5
 800bc2e:	6023      	str	r3, [r4, #0]
 800bc30:	e00e      	b.n	800bc50 <_malloc_r+0xa0>
 800bc32:	6822      	ldr	r2, [r4, #0]
 800bc34:	1b52      	subs	r2, r2, r5
 800bc36:	d41e      	bmi.n	800bc76 <_malloc_r+0xc6>
 800bc38:	2a0b      	cmp	r2, #11
 800bc3a:	d916      	bls.n	800bc6a <_malloc_r+0xba>
 800bc3c:	1961      	adds	r1, r4, r5
 800bc3e:	42a3      	cmp	r3, r4
 800bc40:	6025      	str	r5, [r4, #0]
 800bc42:	bf18      	it	ne
 800bc44:	6059      	strne	r1, [r3, #4]
 800bc46:	6863      	ldr	r3, [r4, #4]
 800bc48:	bf08      	it	eq
 800bc4a:	6031      	streq	r1, [r6, #0]
 800bc4c:	5162      	str	r2, [r4, r5]
 800bc4e:	604b      	str	r3, [r1, #4]
 800bc50:	4638      	mov	r0, r7
 800bc52:	f104 060b 	add.w	r6, r4, #11
 800bc56:	f000 fbc9 	bl	800c3ec <__malloc_unlock>
 800bc5a:	f026 0607 	bic.w	r6, r6, #7
 800bc5e:	1d23      	adds	r3, r4, #4
 800bc60:	1af2      	subs	r2, r6, r3
 800bc62:	d0b6      	beq.n	800bbd2 <_malloc_r+0x22>
 800bc64:	1b9b      	subs	r3, r3, r6
 800bc66:	50a3      	str	r3, [r4, r2]
 800bc68:	e7b3      	b.n	800bbd2 <_malloc_r+0x22>
 800bc6a:	6862      	ldr	r2, [r4, #4]
 800bc6c:	42a3      	cmp	r3, r4
 800bc6e:	bf0c      	ite	eq
 800bc70:	6032      	streq	r2, [r6, #0]
 800bc72:	605a      	strne	r2, [r3, #4]
 800bc74:	e7ec      	b.n	800bc50 <_malloc_r+0xa0>
 800bc76:	4623      	mov	r3, r4
 800bc78:	6864      	ldr	r4, [r4, #4]
 800bc7a:	e7b2      	b.n	800bbe2 <_malloc_r+0x32>
 800bc7c:	4634      	mov	r4, r6
 800bc7e:	6876      	ldr	r6, [r6, #4]
 800bc80:	e7b9      	b.n	800bbf6 <_malloc_r+0x46>
 800bc82:	230c      	movs	r3, #12
 800bc84:	603b      	str	r3, [r7, #0]
 800bc86:	4638      	mov	r0, r7
 800bc88:	f000 fbb0 	bl	800c3ec <__malloc_unlock>
 800bc8c:	e7a1      	b.n	800bbd2 <_malloc_r+0x22>
 800bc8e:	6025      	str	r5, [r4, #0]
 800bc90:	e7de      	b.n	800bc50 <_malloc_r+0xa0>
 800bc92:	bf00      	nop
 800bc94:	200017d8 	.word	0x200017d8

0800bc98 <__sfputc_r>:
 800bc98:	6893      	ldr	r3, [r2, #8]
 800bc9a:	3b01      	subs	r3, #1
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	b410      	push	{r4}
 800bca0:	6093      	str	r3, [r2, #8]
 800bca2:	da08      	bge.n	800bcb6 <__sfputc_r+0x1e>
 800bca4:	6994      	ldr	r4, [r2, #24]
 800bca6:	42a3      	cmp	r3, r4
 800bca8:	db01      	blt.n	800bcae <__sfputc_r+0x16>
 800bcaa:	290a      	cmp	r1, #10
 800bcac:	d103      	bne.n	800bcb6 <__sfputc_r+0x1e>
 800bcae:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bcb2:	f7ff bc31 	b.w	800b518 <__swbuf_r>
 800bcb6:	6813      	ldr	r3, [r2, #0]
 800bcb8:	1c58      	adds	r0, r3, #1
 800bcba:	6010      	str	r0, [r2, #0]
 800bcbc:	7019      	strb	r1, [r3, #0]
 800bcbe:	4608      	mov	r0, r1
 800bcc0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bcc4:	4770      	bx	lr

0800bcc6 <__sfputs_r>:
 800bcc6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bcc8:	4606      	mov	r6, r0
 800bcca:	460f      	mov	r7, r1
 800bccc:	4614      	mov	r4, r2
 800bcce:	18d5      	adds	r5, r2, r3
 800bcd0:	42ac      	cmp	r4, r5
 800bcd2:	d101      	bne.n	800bcd8 <__sfputs_r+0x12>
 800bcd4:	2000      	movs	r0, #0
 800bcd6:	e007      	b.n	800bce8 <__sfputs_r+0x22>
 800bcd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bcdc:	463a      	mov	r2, r7
 800bcde:	4630      	mov	r0, r6
 800bce0:	f7ff ffda 	bl	800bc98 <__sfputc_r>
 800bce4:	1c43      	adds	r3, r0, #1
 800bce6:	d1f3      	bne.n	800bcd0 <__sfputs_r+0xa>
 800bce8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bcec <_vfiprintf_r>:
 800bcec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcf0:	460d      	mov	r5, r1
 800bcf2:	b09d      	sub	sp, #116	; 0x74
 800bcf4:	4614      	mov	r4, r2
 800bcf6:	4698      	mov	r8, r3
 800bcf8:	4606      	mov	r6, r0
 800bcfa:	b118      	cbz	r0, 800bd04 <_vfiprintf_r+0x18>
 800bcfc:	6983      	ldr	r3, [r0, #24]
 800bcfe:	b90b      	cbnz	r3, 800bd04 <_vfiprintf_r+0x18>
 800bd00:	f7ff fde4 	bl	800b8cc <__sinit>
 800bd04:	4b89      	ldr	r3, [pc, #548]	; (800bf2c <_vfiprintf_r+0x240>)
 800bd06:	429d      	cmp	r5, r3
 800bd08:	d11b      	bne.n	800bd42 <_vfiprintf_r+0x56>
 800bd0a:	6875      	ldr	r5, [r6, #4]
 800bd0c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bd0e:	07d9      	lsls	r1, r3, #31
 800bd10:	d405      	bmi.n	800bd1e <_vfiprintf_r+0x32>
 800bd12:	89ab      	ldrh	r3, [r5, #12]
 800bd14:	059a      	lsls	r2, r3, #22
 800bd16:	d402      	bmi.n	800bd1e <_vfiprintf_r+0x32>
 800bd18:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bd1a:	f7ff fe75 	bl	800ba08 <__retarget_lock_acquire_recursive>
 800bd1e:	89ab      	ldrh	r3, [r5, #12]
 800bd20:	071b      	lsls	r3, r3, #28
 800bd22:	d501      	bpl.n	800bd28 <_vfiprintf_r+0x3c>
 800bd24:	692b      	ldr	r3, [r5, #16]
 800bd26:	b9eb      	cbnz	r3, 800bd64 <_vfiprintf_r+0x78>
 800bd28:	4629      	mov	r1, r5
 800bd2a:	4630      	mov	r0, r6
 800bd2c:	f7ff fc46 	bl	800b5bc <__swsetup_r>
 800bd30:	b1c0      	cbz	r0, 800bd64 <_vfiprintf_r+0x78>
 800bd32:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bd34:	07dc      	lsls	r4, r3, #31
 800bd36:	d50e      	bpl.n	800bd56 <_vfiprintf_r+0x6a>
 800bd38:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bd3c:	b01d      	add	sp, #116	; 0x74
 800bd3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd42:	4b7b      	ldr	r3, [pc, #492]	; (800bf30 <_vfiprintf_r+0x244>)
 800bd44:	429d      	cmp	r5, r3
 800bd46:	d101      	bne.n	800bd4c <_vfiprintf_r+0x60>
 800bd48:	68b5      	ldr	r5, [r6, #8]
 800bd4a:	e7df      	b.n	800bd0c <_vfiprintf_r+0x20>
 800bd4c:	4b79      	ldr	r3, [pc, #484]	; (800bf34 <_vfiprintf_r+0x248>)
 800bd4e:	429d      	cmp	r5, r3
 800bd50:	bf08      	it	eq
 800bd52:	68f5      	ldreq	r5, [r6, #12]
 800bd54:	e7da      	b.n	800bd0c <_vfiprintf_r+0x20>
 800bd56:	89ab      	ldrh	r3, [r5, #12]
 800bd58:	0598      	lsls	r0, r3, #22
 800bd5a:	d4ed      	bmi.n	800bd38 <_vfiprintf_r+0x4c>
 800bd5c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bd5e:	f7ff fe54 	bl	800ba0a <__retarget_lock_release_recursive>
 800bd62:	e7e9      	b.n	800bd38 <_vfiprintf_r+0x4c>
 800bd64:	2300      	movs	r3, #0
 800bd66:	9309      	str	r3, [sp, #36]	; 0x24
 800bd68:	2320      	movs	r3, #32
 800bd6a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bd6e:	f8cd 800c 	str.w	r8, [sp, #12]
 800bd72:	2330      	movs	r3, #48	; 0x30
 800bd74:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800bf38 <_vfiprintf_r+0x24c>
 800bd78:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bd7c:	f04f 0901 	mov.w	r9, #1
 800bd80:	4623      	mov	r3, r4
 800bd82:	469a      	mov	sl, r3
 800bd84:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bd88:	b10a      	cbz	r2, 800bd8e <_vfiprintf_r+0xa2>
 800bd8a:	2a25      	cmp	r2, #37	; 0x25
 800bd8c:	d1f9      	bne.n	800bd82 <_vfiprintf_r+0x96>
 800bd8e:	ebba 0b04 	subs.w	fp, sl, r4
 800bd92:	d00b      	beq.n	800bdac <_vfiprintf_r+0xc0>
 800bd94:	465b      	mov	r3, fp
 800bd96:	4622      	mov	r2, r4
 800bd98:	4629      	mov	r1, r5
 800bd9a:	4630      	mov	r0, r6
 800bd9c:	f7ff ff93 	bl	800bcc6 <__sfputs_r>
 800bda0:	3001      	adds	r0, #1
 800bda2:	f000 80aa 	beq.w	800befa <_vfiprintf_r+0x20e>
 800bda6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bda8:	445a      	add	r2, fp
 800bdaa:	9209      	str	r2, [sp, #36]	; 0x24
 800bdac:	f89a 3000 	ldrb.w	r3, [sl]
 800bdb0:	2b00      	cmp	r3, #0
 800bdb2:	f000 80a2 	beq.w	800befa <_vfiprintf_r+0x20e>
 800bdb6:	2300      	movs	r3, #0
 800bdb8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bdbc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bdc0:	f10a 0a01 	add.w	sl, sl, #1
 800bdc4:	9304      	str	r3, [sp, #16]
 800bdc6:	9307      	str	r3, [sp, #28]
 800bdc8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bdcc:	931a      	str	r3, [sp, #104]	; 0x68
 800bdce:	4654      	mov	r4, sl
 800bdd0:	2205      	movs	r2, #5
 800bdd2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bdd6:	4858      	ldr	r0, [pc, #352]	; (800bf38 <_vfiprintf_r+0x24c>)
 800bdd8:	f7f4 f9da 	bl	8000190 <memchr>
 800bddc:	9a04      	ldr	r2, [sp, #16]
 800bdde:	b9d8      	cbnz	r0, 800be18 <_vfiprintf_r+0x12c>
 800bde0:	06d1      	lsls	r1, r2, #27
 800bde2:	bf44      	itt	mi
 800bde4:	2320      	movmi	r3, #32
 800bde6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bdea:	0713      	lsls	r3, r2, #28
 800bdec:	bf44      	itt	mi
 800bdee:	232b      	movmi	r3, #43	; 0x2b
 800bdf0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bdf4:	f89a 3000 	ldrb.w	r3, [sl]
 800bdf8:	2b2a      	cmp	r3, #42	; 0x2a
 800bdfa:	d015      	beq.n	800be28 <_vfiprintf_r+0x13c>
 800bdfc:	9a07      	ldr	r2, [sp, #28]
 800bdfe:	4654      	mov	r4, sl
 800be00:	2000      	movs	r0, #0
 800be02:	f04f 0c0a 	mov.w	ip, #10
 800be06:	4621      	mov	r1, r4
 800be08:	f811 3b01 	ldrb.w	r3, [r1], #1
 800be0c:	3b30      	subs	r3, #48	; 0x30
 800be0e:	2b09      	cmp	r3, #9
 800be10:	d94e      	bls.n	800beb0 <_vfiprintf_r+0x1c4>
 800be12:	b1b0      	cbz	r0, 800be42 <_vfiprintf_r+0x156>
 800be14:	9207      	str	r2, [sp, #28]
 800be16:	e014      	b.n	800be42 <_vfiprintf_r+0x156>
 800be18:	eba0 0308 	sub.w	r3, r0, r8
 800be1c:	fa09 f303 	lsl.w	r3, r9, r3
 800be20:	4313      	orrs	r3, r2
 800be22:	9304      	str	r3, [sp, #16]
 800be24:	46a2      	mov	sl, r4
 800be26:	e7d2      	b.n	800bdce <_vfiprintf_r+0xe2>
 800be28:	9b03      	ldr	r3, [sp, #12]
 800be2a:	1d19      	adds	r1, r3, #4
 800be2c:	681b      	ldr	r3, [r3, #0]
 800be2e:	9103      	str	r1, [sp, #12]
 800be30:	2b00      	cmp	r3, #0
 800be32:	bfbb      	ittet	lt
 800be34:	425b      	neglt	r3, r3
 800be36:	f042 0202 	orrlt.w	r2, r2, #2
 800be3a:	9307      	strge	r3, [sp, #28]
 800be3c:	9307      	strlt	r3, [sp, #28]
 800be3e:	bfb8      	it	lt
 800be40:	9204      	strlt	r2, [sp, #16]
 800be42:	7823      	ldrb	r3, [r4, #0]
 800be44:	2b2e      	cmp	r3, #46	; 0x2e
 800be46:	d10c      	bne.n	800be62 <_vfiprintf_r+0x176>
 800be48:	7863      	ldrb	r3, [r4, #1]
 800be4a:	2b2a      	cmp	r3, #42	; 0x2a
 800be4c:	d135      	bne.n	800beba <_vfiprintf_r+0x1ce>
 800be4e:	9b03      	ldr	r3, [sp, #12]
 800be50:	1d1a      	adds	r2, r3, #4
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	9203      	str	r2, [sp, #12]
 800be56:	2b00      	cmp	r3, #0
 800be58:	bfb8      	it	lt
 800be5a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800be5e:	3402      	adds	r4, #2
 800be60:	9305      	str	r3, [sp, #20]
 800be62:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800bf48 <_vfiprintf_r+0x25c>
 800be66:	7821      	ldrb	r1, [r4, #0]
 800be68:	2203      	movs	r2, #3
 800be6a:	4650      	mov	r0, sl
 800be6c:	f7f4 f990 	bl	8000190 <memchr>
 800be70:	b140      	cbz	r0, 800be84 <_vfiprintf_r+0x198>
 800be72:	2340      	movs	r3, #64	; 0x40
 800be74:	eba0 000a 	sub.w	r0, r0, sl
 800be78:	fa03 f000 	lsl.w	r0, r3, r0
 800be7c:	9b04      	ldr	r3, [sp, #16]
 800be7e:	4303      	orrs	r3, r0
 800be80:	3401      	adds	r4, #1
 800be82:	9304      	str	r3, [sp, #16]
 800be84:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be88:	482c      	ldr	r0, [pc, #176]	; (800bf3c <_vfiprintf_r+0x250>)
 800be8a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800be8e:	2206      	movs	r2, #6
 800be90:	f7f4 f97e 	bl	8000190 <memchr>
 800be94:	2800      	cmp	r0, #0
 800be96:	d03f      	beq.n	800bf18 <_vfiprintf_r+0x22c>
 800be98:	4b29      	ldr	r3, [pc, #164]	; (800bf40 <_vfiprintf_r+0x254>)
 800be9a:	bb1b      	cbnz	r3, 800bee4 <_vfiprintf_r+0x1f8>
 800be9c:	9b03      	ldr	r3, [sp, #12]
 800be9e:	3307      	adds	r3, #7
 800bea0:	f023 0307 	bic.w	r3, r3, #7
 800bea4:	3308      	adds	r3, #8
 800bea6:	9303      	str	r3, [sp, #12]
 800bea8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800beaa:	443b      	add	r3, r7
 800beac:	9309      	str	r3, [sp, #36]	; 0x24
 800beae:	e767      	b.n	800bd80 <_vfiprintf_r+0x94>
 800beb0:	fb0c 3202 	mla	r2, ip, r2, r3
 800beb4:	460c      	mov	r4, r1
 800beb6:	2001      	movs	r0, #1
 800beb8:	e7a5      	b.n	800be06 <_vfiprintf_r+0x11a>
 800beba:	2300      	movs	r3, #0
 800bebc:	3401      	adds	r4, #1
 800bebe:	9305      	str	r3, [sp, #20]
 800bec0:	4619      	mov	r1, r3
 800bec2:	f04f 0c0a 	mov.w	ip, #10
 800bec6:	4620      	mov	r0, r4
 800bec8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800becc:	3a30      	subs	r2, #48	; 0x30
 800bece:	2a09      	cmp	r2, #9
 800bed0:	d903      	bls.n	800beda <_vfiprintf_r+0x1ee>
 800bed2:	2b00      	cmp	r3, #0
 800bed4:	d0c5      	beq.n	800be62 <_vfiprintf_r+0x176>
 800bed6:	9105      	str	r1, [sp, #20]
 800bed8:	e7c3      	b.n	800be62 <_vfiprintf_r+0x176>
 800beda:	fb0c 2101 	mla	r1, ip, r1, r2
 800bede:	4604      	mov	r4, r0
 800bee0:	2301      	movs	r3, #1
 800bee2:	e7f0      	b.n	800bec6 <_vfiprintf_r+0x1da>
 800bee4:	ab03      	add	r3, sp, #12
 800bee6:	9300      	str	r3, [sp, #0]
 800bee8:	462a      	mov	r2, r5
 800beea:	4b16      	ldr	r3, [pc, #88]	; (800bf44 <_vfiprintf_r+0x258>)
 800beec:	a904      	add	r1, sp, #16
 800beee:	4630      	mov	r0, r6
 800bef0:	f3af 8000 	nop.w
 800bef4:	4607      	mov	r7, r0
 800bef6:	1c78      	adds	r0, r7, #1
 800bef8:	d1d6      	bne.n	800bea8 <_vfiprintf_r+0x1bc>
 800befa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800befc:	07d9      	lsls	r1, r3, #31
 800befe:	d405      	bmi.n	800bf0c <_vfiprintf_r+0x220>
 800bf00:	89ab      	ldrh	r3, [r5, #12]
 800bf02:	059a      	lsls	r2, r3, #22
 800bf04:	d402      	bmi.n	800bf0c <_vfiprintf_r+0x220>
 800bf06:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bf08:	f7ff fd7f 	bl	800ba0a <__retarget_lock_release_recursive>
 800bf0c:	89ab      	ldrh	r3, [r5, #12]
 800bf0e:	065b      	lsls	r3, r3, #25
 800bf10:	f53f af12 	bmi.w	800bd38 <_vfiprintf_r+0x4c>
 800bf14:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bf16:	e711      	b.n	800bd3c <_vfiprintf_r+0x50>
 800bf18:	ab03      	add	r3, sp, #12
 800bf1a:	9300      	str	r3, [sp, #0]
 800bf1c:	462a      	mov	r2, r5
 800bf1e:	4b09      	ldr	r3, [pc, #36]	; (800bf44 <_vfiprintf_r+0x258>)
 800bf20:	a904      	add	r1, sp, #16
 800bf22:	4630      	mov	r0, r6
 800bf24:	f000 f880 	bl	800c028 <_printf_i>
 800bf28:	e7e4      	b.n	800bef4 <_vfiprintf_r+0x208>
 800bf2a:	bf00      	nop
 800bf2c:	0800cf28 	.word	0x0800cf28
 800bf30:	0800cf48 	.word	0x0800cf48
 800bf34:	0800cf08 	.word	0x0800cf08
 800bf38:	0800cf68 	.word	0x0800cf68
 800bf3c:	0800cf72 	.word	0x0800cf72
 800bf40:	00000000 	.word	0x00000000
 800bf44:	0800bcc7 	.word	0x0800bcc7
 800bf48:	0800cf6e 	.word	0x0800cf6e

0800bf4c <_printf_common>:
 800bf4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bf50:	4616      	mov	r6, r2
 800bf52:	4699      	mov	r9, r3
 800bf54:	688a      	ldr	r2, [r1, #8]
 800bf56:	690b      	ldr	r3, [r1, #16]
 800bf58:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800bf5c:	4293      	cmp	r3, r2
 800bf5e:	bfb8      	it	lt
 800bf60:	4613      	movlt	r3, r2
 800bf62:	6033      	str	r3, [r6, #0]
 800bf64:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800bf68:	4607      	mov	r7, r0
 800bf6a:	460c      	mov	r4, r1
 800bf6c:	b10a      	cbz	r2, 800bf72 <_printf_common+0x26>
 800bf6e:	3301      	adds	r3, #1
 800bf70:	6033      	str	r3, [r6, #0]
 800bf72:	6823      	ldr	r3, [r4, #0]
 800bf74:	0699      	lsls	r1, r3, #26
 800bf76:	bf42      	ittt	mi
 800bf78:	6833      	ldrmi	r3, [r6, #0]
 800bf7a:	3302      	addmi	r3, #2
 800bf7c:	6033      	strmi	r3, [r6, #0]
 800bf7e:	6825      	ldr	r5, [r4, #0]
 800bf80:	f015 0506 	ands.w	r5, r5, #6
 800bf84:	d106      	bne.n	800bf94 <_printf_common+0x48>
 800bf86:	f104 0a19 	add.w	sl, r4, #25
 800bf8a:	68e3      	ldr	r3, [r4, #12]
 800bf8c:	6832      	ldr	r2, [r6, #0]
 800bf8e:	1a9b      	subs	r3, r3, r2
 800bf90:	42ab      	cmp	r3, r5
 800bf92:	dc26      	bgt.n	800bfe2 <_printf_common+0x96>
 800bf94:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800bf98:	1e13      	subs	r3, r2, #0
 800bf9a:	6822      	ldr	r2, [r4, #0]
 800bf9c:	bf18      	it	ne
 800bf9e:	2301      	movne	r3, #1
 800bfa0:	0692      	lsls	r2, r2, #26
 800bfa2:	d42b      	bmi.n	800bffc <_printf_common+0xb0>
 800bfa4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800bfa8:	4649      	mov	r1, r9
 800bfaa:	4638      	mov	r0, r7
 800bfac:	47c0      	blx	r8
 800bfae:	3001      	adds	r0, #1
 800bfb0:	d01e      	beq.n	800bff0 <_printf_common+0xa4>
 800bfb2:	6823      	ldr	r3, [r4, #0]
 800bfb4:	68e5      	ldr	r5, [r4, #12]
 800bfb6:	6832      	ldr	r2, [r6, #0]
 800bfb8:	f003 0306 	and.w	r3, r3, #6
 800bfbc:	2b04      	cmp	r3, #4
 800bfbe:	bf08      	it	eq
 800bfc0:	1aad      	subeq	r5, r5, r2
 800bfc2:	68a3      	ldr	r3, [r4, #8]
 800bfc4:	6922      	ldr	r2, [r4, #16]
 800bfc6:	bf0c      	ite	eq
 800bfc8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bfcc:	2500      	movne	r5, #0
 800bfce:	4293      	cmp	r3, r2
 800bfd0:	bfc4      	itt	gt
 800bfd2:	1a9b      	subgt	r3, r3, r2
 800bfd4:	18ed      	addgt	r5, r5, r3
 800bfd6:	2600      	movs	r6, #0
 800bfd8:	341a      	adds	r4, #26
 800bfda:	42b5      	cmp	r5, r6
 800bfdc:	d11a      	bne.n	800c014 <_printf_common+0xc8>
 800bfde:	2000      	movs	r0, #0
 800bfe0:	e008      	b.n	800bff4 <_printf_common+0xa8>
 800bfe2:	2301      	movs	r3, #1
 800bfe4:	4652      	mov	r2, sl
 800bfe6:	4649      	mov	r1, r9
 800bfe8:	4638      	mov	r0, r7
 800bfea:	47c0      	blx	r8
 800bfec:	3001      	adds	r0, #1
 800bfee:	d103      	bne.n	800bff8 <_printf_common+0xac>
 800bff0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bff4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bff8:	3501      	adds	r5, #1
 800bffa:	e7c6      	b.n	800bf8a <_printf_common+0x3e>
 800bffc:	18e1      	adds	r1, r4, r3
 800bffe:	1c5a      	adds	r2, r3, #1
 800c000:	2030      	movs	r0, #48	; 0x30
 800c002:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c006:	4422      	add	r2, r4
 800c008:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c00c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c010:	3302      	adds	r3, #2
 800c012:	e7c7      	b.n	800bfa4 <_printf_common+0x58>
 800c014:	2301      	movs	r3, #1
 800c016:	4622      	mov	r2, r4
 800c018:	4649      	mov	r1, r9
 800c01a:	4638      	mov	r0, r7
 800c01c:	47c0      	blx	r8
 800c01e:	3001      	adds	r0, #1
 800c020:	d0e6      	beq.n	800bff0 <_printf_common+0xa4>
 800c022:	3601      	adds	r6, #1
 800c024:	e7d9      	b.n	800bfda <_printf_common+0x8e>
	...

0800c028 <_printf_i>:
 800c028:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c02c:	7e0f      	ldrb	r7, [r1, #24]
 800c02e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c030:	2f78      	cmp	r7, #120	; 0x78
 800c032:	4691      	mov	r9, r2
 800c034:	4680      	mov	r8, r0
 800c036:	460c      	mov	r4, r1
 800c038:	469a      	mov	sl, r3
 800c03a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800c03e:	d807      	bhi.n	800c050 <_printf_i+0x28>
 800c040:	2f62      	cmp	r7, #98	; 0x62
 800c042:	d80a      	bhi.n	800c05a <_printf_i+0x32>
 800c044:	2f00      	cmp	r7, #0
 800c046:	f000 80d8 	beq.w	800c1fa <_printf_i+0x1d2>
 800c04a:	2f58      	cmp	r7, #88	; 0x58
 800c04c:	f000 80a3 	beq.w	800c196 <_printf_i+0x16e>
 800c050:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c054:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c058:	e03a      	b.n	800c0d0 <_printf_i+0xa8>
 800c05a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c05e:	2b15      	cmp	r3, #21
 800c060:	d8f6      	bhi.n	800c050 <_printf_i+0x28>
 800c062:	a101      	add	r1, pc, #4	; (adr r1, 800c068 <_printf_i+0x40>)
 800c064:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c068:	0800c0c1 	.word	0x0800c0c1
 800c06c:	0800c0d5 	.word	0x0800c0d5
 800c070:	0800c051 	.word	0x0800c051
 800c074:	0800c051 	.word	0x0800c051
 800c078:	0800c051 	.word	0x0800c051
 800c07c:	0800c051 	.word	0x0800c051
 800c080:	0800c0d5 	.word	0x0800c0d5
 800c084:	0800c051 	.word	0x0800c051
 800c088:	0800c051 	.word	0x0800c051
 800c08c:	0800c051 	.word	0x0800c051
 800c090:	0800c051 	.word	0x0800c051
 800c094:	0800c1e1 	.word	0x0800c1e1
 800c098:	0800c105 	.word	0x0800c105
 800c09c:	0800c1c3 	.word	0x0800c1c3
 800c0a0:	0800c051 	.word	0x0800c051
 800c0a4:	0800c051 	.word	0x0800c051
 800c0a8:	0800c203 	.word	0x0800c203
 800c0ac:	0800c051 	.word	0x0800c051
 800c0b0:	0800c105 	.word	0x0800c105
 800c0b4:	0800c051 	.word	0x0800c051
 800c0b8:	0800c051 	.word	0x0800c051
 800c0bc:	0800c1cb 	.word	0x0800c1cb
 800c0c0:	682b      	ldr	r3, [r5, #0]
 800c0c2:	1d1a      	adds	r2, r3, #4
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	602a      	str	r2, [r5, #0]
 800c0c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c0cc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c0d0:	2301      	movs	r3, #1
 800c0d2:	e0a3      	b.n	800c21c <_printf_i+0x1f4>
 800c0d4:	6820      	ldr	r0, [r4, #0]
 800c0d6:	6829      	ldr	r1, [r5, #0]
 800c0d8:	0606      	lsls	r6, r0, #24
 800c0da:	f101 0304 	add.w	r3, r1, #4
 800c0de:	d50a      	bpl.n	800c0f6 <_printf_i+0xce>
 800c0e0:	680e      	ldr	r6, [r1, #0]
 800c0e2:	602b      	str	r3, [r5, #0]
 800c0e4:	2e00      	cmp	r6, #0
 800c0e6:	da03      	bge.n	800c0f0 <_printf_i+0xc8>
 800c0e8:	232d      	movs	r3, #45	; 0x2d
 800c0ea:	4276      	negs	r6, r6
 800c0ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c0f0:	485e      	ldr	r0, [pc, #376]	; (800c26c <_printf_i+0x244>)
 800c0f2:	230a      	movs	r3, #10
 800c0f4:	e019      	b.n	800c12a <_printf_i+0x102>
 800c0f6:	680e      	ldr	r6, [r1, #0]
 800c0f8:	602b      	str	r3, [r5, #0]
 800c0fa:	f010 0f40 	tst.w	r0, #64	; 0x40
 800c0fe:	bf18      	it	ne
 800c100:	b236      	sxthne	r6, r6
 800c102:	e7ef      	b.n	800c0e4 <_printf_i+0xbc>
 800c104:	682b      	ldr	r3, [r5, #0]
 800c106:	6820      	ldr	r0, [r4, #0]
 800c108:	1d19      	adds	r1, r3, #4
 800c10a:	6029      	str	r1, [r5, #0]
 800c10c:	0601      	lsls	r1, r0, #24
 800c10e:	d501      	bpl.n	800c114 <_printf_i+0xec>
 800c110:	681e      	ldr	r6, [r3, #0]
 800c112:	e002      	b.n	800c11a <_printf_i+0xf2>
 800c114:	0646      	lsls	r6, r0, #25
 800c116:	d5fb      	bpl.n	800c110 <_printf_i+0xe8>
 800c118:	881e      	ldrh	r6, [r3, #0]
 800c11a:	4854      	ldr	r0, [pc, #336]	; (800c26c <_printf_i+0x244>)
 800c11c:	2f6f      	cmp	r7, #111	; 0x6f
 800c11e:	bf0c      	ite	eq
 800c120:	2308      	moveq	r3, #8
 800c122:	230a      	movne	r3, #10
 800c124:	2100      	movs	r1, #0
 800c126:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c12a:	6865      	ldr	r5, [r4, #4]
 800c12c:	60a5      	str	r5, [r4, #8]
 800c12e:	2d00      	cmp	r5, #0
 800c130:	bfa2      	ittt	ge
 800c132:	6821      	ldrge	r1, [r4, #0]
 800c134:	f021 0104 	bicge.w	r1, r1, #4
 800c138:	6021      	strge	r1, [r4, #0]
 800c13a:	b90e      	cbnz	r6, 800c140 <_printf_i+0x118>
 800c13c:	2d00      	cmp	r5, #0
 800c13e:	d04d      	beq.n	800c1dc <_printf_i+0x1b4>
 800c140:	4615      	mov	r5, r2
 800c142:	fbb6 f1f3 	udiv	r1, r6, r3
 800c146:	fb03 6711 	mls	r7, r3, r1, r6
 800c14a:	5dc7      	ldrb	r7, [r0, r7]
 800c14c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c150:	4637      	mov	r7, r6
 800c152:	42bb      	cmp	r3, r7
 800c154:	460e      	mov	r6, r1
 800c156:	d9f4      	bls.n	800c142 <_printf_i+0x11a>
 800c158:	2b08      	cmp	r3, #8
 800c15a:	d10b      	bne.n	800c174 <_printf_i+0x14c>
 800c15c:	6823      	ldr	r3, [r4, #0]
 800c15e:	07de      	lsls	r6, r3, #31
 800c160:	d508      	bpl.n	800c174 <_printf_i+0x14c>
 800c162:	6923      	ldr	r3, [r4, #16]
 800c164:	6861      	ldr	r1, [r4, #4]
 800c166:	4299      	cmp	r1, r3
 800c168:	bfde      	ittt	le
 800c16a:	2330      	movle	r3, #48	; 0x30
 800c16c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c170:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800c174:	1b52      	subs	r2, r2, r5
 800c176:	6122      	str	r2, [r4, #16]
 800c178:	f8cd a000 	str.w	sl, [sp]
 800c17c:	464b      	mov	r3, r9
 800c17e:	aa03      	add	r2, sp, #12
 800c180:	4621      	mov	r1, r4
 800c182:	4640      	mov	r0, r8
 800c184:	f7ff fee2 	bl	800bf4c <_printf_common>
 800c188:	3001      	adds	r0, #1
 800c18a:	d14c      	bne.n	800c226 <_printf_i+0x1fe>
 800c18c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c190:	b004      	add	sp, #16
 800c192:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c196:	4835      	ldr	r0, [pc, #212]	; (800c26c <_printf_i+0x244>)
 800c198:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800c19c:	6829      	ldr	r1, [r5, #0]
 800c19e:	6823      	ldr	r3, [r4, #0]
 800c1a0:	f851 6b04 	ldr.w	r6, [r1], #4
 800c1a4:	6029      	str	r1, [r5, #0]
 800c1a6:	061d      	lsls	r5, r3, #24
 800c1a8:	d514      	bpl.n	800c1d4 <_printf_i+0x1ac>
 800c1aa:	07df      	lsls	r7, r3, #31
 800c1ac:	bf44      	itt	mi
 800c1ae:	f043 0320 	orrmi.w	r3, r3, #32
 800c1b2:	6023      	strmi	r3, [r4, #0]
 800c1b4:	b91e      	cbnz	r6, 800c1be <_printf_i+0x196>
 800c1b6:	6823      	ldr	r3, [r4, #0]
 800c1b8:	f023 0320 	bic.w	r3, r3, #32
 800c1bc:	6023      	str	r3, [r4, #0]
 800c1be:	2310      	movs	r3, #16
 800c1c0:	e7b0      	b.n	800c124 <_printf_i+0xfc>
 800c1c2:	6823      	ldr	r3, [r4, #0]
 800c1c4:	f043 0320 	orr.w	r3, r3, #32
 800c1c8:	6023      	str	r3, [r4, #0]
 800c1ca:	2378      	movs	r3, #120	; 0x78
 800c1cc:	4828      	ldr	r0, [pc, #160]	; (800c270 <_printf_i+0x248>)
 800c1ce:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c1d2:	e7e3      	b.n	800c19c <_printf_i+0x174>
 800c1d4:	0659      	lsls	r1, r3, #25
 800c1d6:	bf48      	it	mi
 800c1d8:	b2b6      	uxthmi	r6, r6
 800c1da:	e7e6      	b.n	800c1aa <_printf_i+0x182>
 800c1dc:	4615      	mov	r5, r2
 800c1de:	e7bb      	b.n	800c158 <_printf_i+0x130>
 800c1e0:	682b      	ldr	r3, [r5, #0]
 800c1e2:	6826      	ldr	r6, [r4, #0]
 800c1e4:	6961      	ldr	r1, [r4, #20]
 800c1e6:	1d18      	adds	r0, r3, #4
 800c1e8:	6028      	str	r0, [r5, #0]
 800c1ea:	0635      	lsls	r5, r6, #24
 800c1ec:	681b      	ldr	r3, [r3, #0]
 800c1ee:	d501      	bpl.n	800c1f4 <_printf_i+0x1cc>
 800c1f0:	6019      	str	r1, [r3, #0]
 800c1f2:	e002      	b.n	800c1fa <_printf_i+0x1d2>
 800c1f4:	0670      	lsls	r0, r6, #25
 800c1f6:	d5fb      	bpl.n	800c1f0 <_printf_i+0x1c8>
 800c1f8:	8019      	strh	r1, [r3, #0]
 800c1fa:	2300      	movs	r3, #0
 800c1fc:	6123      	str	r3, [r4, #16]
 800c1fe:	4615      	mov	r5, r2
 800c200:	e7ba      	b.n	800c178 <_printf_i+0x150>
 800c202:	682b      	ldr	r3, [r5, #0]
 800c204:	1d1a      	adds	r2, r3, #4
 800c206:	602a      	str	r2, [r5, #0]
 800c208:	681d      	ldr	r5, [r3, #0]
 800c20a:	6862      	ldr	r2, [r4, #4]
 800c20c:	2100      	movs	r1, #0
 800c20e:	4628      	mov	r0, r5
 800c210:	f7f3 ffbe 	bl	8000190 <memchr>
 800c214:	b108      	cbz	r0, 800c21a <_printf_i+0x1f2>
 800c216:	1b40      	subs	r0, r0, r5
 800c218:	6060      	str	r0, [r4, #4]
 800c21a:	6863      	ldr	r3, [r4, #4]
 800c21c:	6123      	str	r3, [r4, #16]
 800c21e:	2300      	movs	r3, #0
 800c220:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c224:	e7a8      	b.n	800c178 <_printf_i+0x150>
 800c226:	6923      	ldr	r3, [r4, #16]
 800c228:	462a      	mov	r2, r5
 800c22a:	4649      	mov	r1, r9
 800c22c:	4640      	mov	r0, r8
 800c22e:	47d0      	blx	sl
 800c230:	3001      	adds	r0, #1
 800c232:	d0ab      	beq.n	800c18c <_printf_i+0x164>
 800c234:	6823      	ldr	r3, [r4, #0]
 800c236:	079b      	lsls	r3, r3, #30
 800c238:	d413      	bmi.n	800c262 <_printf_i+0x23a>
 800c23a:	68e0      	ldr	r0, [r4, #12]
 800c23c:	9b03      	ldr	r3, [sp, #12]
 800c23e:	4298      	cmp	r0, r3
 800c240:	bfb8      	it	lt
 800c242:	4618      	movlt	r0, r3
 800c244:	e7a4      	b.n	800c190 <_printf_i+0x168>
 800c246:	2301      	movs	r3, #1
 800c248:	4632      	mov	r2, r6
 800c24a:	4649      	mov	r1, r9
 800c24c:	4640      	mov	r0, r8
 800c24e:	47d0      	blx	sl
 800c250:	3001      	adds	r0, #1
 800c252:	d09b      	beq.n	800c18c <_printf_i+0x164>
 800c254:	3501      	adds	r5, #1
 800c256:	68e3      	ldr	r3, [r4, #12]
 800c258:	9903      	ldr	r1, [sp, #12]
 800c25a:	1a5b      	subs	r3, r3, r1
 800c25c:	42ab      	cmp	r3, r5
 800c25e:	dcf2      	bgt.n	800c246 <_printf_i+0x21e>
 800c260:	e7eb      	b.n	800c23a <_printf_i+0x212>
 800c262:	2500      	movs	r5, #0
 800c264:	f104 0619 	add.w	r6, r4, #25
 800c268:	e7f5      	b.n	800c256 <_printf_i+0x22e>
 800c26a:	bf00      	nop
 800c26c:	0800cf79 	.word	0x0800cf79
 800c270:	0800cf8a 	.word	0x0800cf8a

0800c274 <_sbrk_r>:
 800c274:	b538      	push	{r3, r4, r5, lr}
 800c276:	4d06      	ldr	r5, [pc, #24]	; (800c290 <_sbrk_r+0x1c>)
 800c278:	2300      	movs	r3, #0
 800c27a:	4604      	mov	r4, r0
 800c27c:	4608      	mov	r0, r1
 800c27e:	602b      	str	r3, [r5, #0]
 800c280:	f7f6 fa26 	bl	80026d0 <_sbrk>
 800c284:	1c43      	adds	r3, r0, #1
 800c286:	d102      	bne.n	800c28e <_sbrk_r+0x1a>
 800c288:	682b      	ldr	r3, [r5, #0]
 800c28a:	b103      	cbz	r3, 800c28e <_sbrk_r+0x1a>
 800c28c:	6023      	str	r3, [r4, #0]
 800c28e:	bd38      	pop	{r3, r4, r5, pc}
 800c290:	200017e0 	.word	0x200017e0

0800c294 <__sread>:
 800c294:	b510      	push	{r4, lr}
 800c296:	460c      	mov	r4, r1
 800c298:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c29c:	f000 f8ac 	bl	800c3f8 <_read_r>
 800c2a0:	2800      	cmp	r0, #0
 800c2a2:	bfab      	itete	ge
 800c2a4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c2a6:	89a3      	ldrhlt	r3, [r4, #12]
 800c2a8:	181b      	addge	r3, r3, r0
 800c2aa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c2ae:	bfac      	ite	ge
 800c2b0:	6563      	strge	r3, [r4, #84]	; 0x54
 800c2b2:	81a3      	strhlt	r3, [r4, #12]
 800c2b4:	bd10      	pop	{r4, pc}

0800c2b6 <__swrite>:
 800c2b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c2ba:	461f      	mov	r7, r3
 800c2bc:	898b      	ldrh	r3, [r1, #12]
 800c2be:	05db      	lsls	r3, r3, #23
 800c2c0:	4605      	mov	r5, r0
 800c2c2:	460c      	mov	r4, r1
 800c2c4:	4616      	mov	r6, r2
 800c2c6:	d505      	bpl.n	800c2d4 <__swrite+0x1e>
 800c2c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c2cc:	2302      	movs	r3, #2
 800c2ce:	2200      	movs	r2, #0
 800c2d0:	f000 f874 	bl	800c3bc <_lseek_r>
 800c2d4:	89a3      	ldrh	r3, [r4, #12]
 800c2d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c2da:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c2de:	81a3      	strh	r3, [r4, #12]
 800c2e0:	4632      	mov	r2, r6
 800c2e2:	463b      	mov	r3, r7
 800c2e4:	4628      	mov	r0, r5
 800c2e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c2ea:	f000 b823 	b.w	800c334 <_write_r>

0800c2ee <__sseek>:
 800c2ee:	b510      	push	{r4, lr}
 800c2f0:	460c      	mov	r4, r1
 800c2f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c2f6:	f000 f861 	bl	800c3bc <_lseek_r>
 800c2fa:	1c43      	adds	r3, r0, #1
 800c2fc:	89a3      	ldrh	r3, [r4, #12]
 800c2fe:	bf15      	itete	ne
 800c300:	6560      	strne	r0, [r4, #84]	; 0x54
 800c302:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c306:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c30a:	81a3      	strheq	r3, [r4, #12]
 800c30c:	bf18      	it	ne
 800c30e:	81a3      	strhne	r3, [r4, #12]
 800c310:	bd10      	pop	{r4, pc}

0800c312 <__sclose>:
 800c312:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c316:	f000 b81f 	b.w	800c358 <_close_r>

0800c31a <strchr>:
 800c31a:	b2c9      	uxtb	r1, r1
 800c31c:	4603      	mov	r3, r0
 800c31e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c322:	b11a      	cbz	r2, 800c32c <strchr+0x12>
 800c324:	428a      	cmp	r2, r1
 800c326:	d1f9      	bne.n	800c31c <strchr+0x2>
 800c328:	4618      	mov	r0, r3
 800c32a:	4770      	bx	lr
 800c32c:	2900      	cmp	r1, #0
 800c32e:	bf18      	it	ne
 800c330:	2300      	movne	r3, #0
 800c332:	e7f9      	b.n	800c328 <strchr+0xe>

0800c334 <_write_r>:
 800c334:	b538      	push	{r3, r4, r5, lr}
 800c336:	4d07      	ldr	r5, [pc, #28]	; (800c354 <_write_r+0x20>)
 800c338:	4604      	mov	r4, r0
 800c33a:	4608      	mov	r0, r1
 800c33c:	4611      	mov	r1, r2
 800c33e:	2200      	movs	r2, #0
 800c340:	602a      	str	r2, [r5, #0]
 800c342:	461a      	mov	r2, r3
 800c344:	f7fc fe88 	bl	8009058 <_write>
 800c348:	1c43      	adds	r3, r0, #1
 800c34a:	d102      	bne.n	800c352 <_write_r+0x1e>
 800c34c:	682b      	ldr	r3, [r5, #0]
 800c34e:	b103      	cbz	r3, 800c352 <_write_r+0x1e>
 800c350:	6023      	str	r3, [r4, #0]
 800c352:	bd38      	pop	{r3, r4, r5, pc}
 800c354:	200017e0 	.word	0x200017e0

0800c358 <_close_r>:
 800c358:	b538      	push	{r3, r4, r5, lr}
 800c35a:	4d06      	ldr	r5, [pc, #24]	; (800c374 <_close_r+0x1c>)
 800c35c:	2300      	movs	r3, #0
 800c35e:	4604      	mov	r4, r0
 800c360:	4608      	mov	r0, r1
 800c362:	602b      	str	r3, [r5, #0]
 800c364:	f7f6 f97f 	bl	8002666 <_close>
 800c368:	1c43      	adds	r3, r0, #1
 800c36a:	d102      	bne.n	800c372 <_close_r+0x1a>
 800c36c:	682b      	ldr	r3, [r5, #0]
 800c36e:	b103      	cbz	r3, 800c372 <_close_r+0x1a>
 800c370:	6023      	str	r3, [r4, #0]
 800c372:	bd38      	pop	{r3, r4, r5, pc}
 800c374:	200017e0 	.word	0x200017e0

0800c378 <_fstat_r>:
 800c378:	b538      	push	{r3, r4, r5, lr}
 800c37a:	4d07      	ldr	r5, [pc, #28]	; (800c398 <_fstat_r+0x20>)
 800c37c:	2300      	movs	r3, #0
 800c37e:	4604      	mov	r4, r0
 800c380:	4608      	mov	r0, r1
 800c382:	4611      	mov	r1, r2
 800c384:	602b      	str	r3, [r5, #0]
 800c386:	f7f6 f97a 	bl	800267e <_fstat>
 800c38a:	1c43      	adds	r3, r0, #1
 800c38c:	d102      	bne.n	800c394 <_fstat_r+0x1c>
 800c38e:	682b      	ldr	r3, [r5, #0]
 800c390:	b103      	cbz	r3, 800c394 <_fstat_r+0x1c>
 800c392:	6023      	str	r3, [r4, #0]
 800c394:	bd38      	pop	{r3, r4, r5, pc}
 800c396:	bf00      	nop
 800c398:	200017e0 	.word	0x200017e0

0800c39c <_isatty_r>:
 800c39c:	b538      	push	{r3, r4, r5, lr}
 800c39e:	4d06      	ldr	r5, [pc, #24]	; (800c3b8 <_isatty_r+0x1c>)
 800c3a0:	2300      	movs	r3, #0
 800c3a2:	4604      	mov	r4, r0
 800c3a4:	4608      	mov	r0, r1
 800c3a6:	602b      	str	r3, [r5, #0]
 800c3a8:	f7f6 f979 	bl	800269e <_isatty>
 800c3ac:	1c43      	adds	r3, r0, #1
 800c3ae:	d102      	bne.n	800c3b6 <_isatty_r+0x1a>
 800c3b0:	682b      	ldr	r3, [r5, #0]
 800c3b2:	b103      	cbz	r3, 800c3b6 <_isatty_r+0x1a>
 800c3b4:	6023      	str	r3, [r4, #0]
 800c3b6:	bd38      	pop	{r3, r4, r5, pc}
 800c3b8:	200017e0 	.word	0x200017e0

0800c3bc <_lseek_r>:
 800c3bc:	b538      	push	{r3, r4, r5, lr}
 800c3be:	4d07      	ldr	r5, [pc, #28]	; (800c3dc <_lseek_r+0x20>)
 800c3c0:	4604      	mov	r4, r0
 800c3c2:	4608      	mov	r0, r1
 800c3c4:	4611      	mov	r1, r2
 800c3c6:	2200      	movs	r2, #0
 800c3c8:	602a      	str	r2, [r5, #0]
 800c3ca:	461a      	mov	r2, r3
 800c3cc:	f7f6 f972 	bl	80026b4 <_lseek>
 800c3d0:	1c43      	adds	r3, r0, #1
 800c3d2:	d102      	bne.n	800c3da <_lseek_r+0x1e>
 800c3d4:	682b      	ldr	r3, [r5, #0]
 800c3d6:	b103      	cbz	r3, 800c3da <_lseek_r+0x1e>
 800c3d8:	6023      	str	r3, [r4, #0]
 800c3da:	bd38      	pop	{r3, r4, r5, pc}
 800c3dc:	200017e0 	.word	0x200017e0

0800c3e0 <__malloc_lock>:
 800c3e0:	4801      	ldr	r0, [pc, #4]	; (800c3e8 <__malloc_lock+0x8>)
 800c3e2:	f7ff bb11 	b.w	800ba08 <__retarget_lock_acquire_recursive>
 800c3e6:	bf00      	nop
 800c3e8:	200017d4 	.word	0x200017d4

0800c3ec <__malloc_unlock>:
 800c3ec:	4801      	ldr	r0, [pc, #4]	; (800c3f4 <__malloc_unlock+0x8>)
 800c3ee:	f7ff bb0c 	b.w	800ba0a <__retarget_lock_release_recursive>
 800c3f2:	bf00      	nop
 800c3f4:	200017d4 	.word	0x200017d4

0800c3f8 <_read_r>:
 800c3f8:	b538      	push	{r3, r4, r5, lr}
 800c3fa:	4d07      	ldr	r5, [pc, #28]	; (800c418 <_read_r+0x20>)
 800c3fc:	4604      	mov	r4, r0
 800c3fe:	4608      	mov	r0, r1
 800c400:	4611      	mov	r1, r2
 800c402:	2200      	movs	r2, #0
 800c404:	602a      	str	r2, [r5, #0]
 800c406:	461a      	mov	r2, r3
 800c408:	f7f6 f910 	bl	800262c <_read>
 800c40c:	1c43      	adds	r3, r0, #1
 800c40e:	d102      	bne.n	800c416 <_read_r+0x1e>
 800c410:	682b      	ldr	r3, [r5, #0]
 800c412:	b103      	cbz	r3, 800c416 <_read_r+0x1e>
 800c414:	6023      	str	r3, [r4, #0]
 800c416:	bd38      	pop	{r3, r4, r5, pc}
 800c418:	200017e0 	.word	0x200017e0

0800c41c <_init>:
 800c41c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c41e:	bf00      	nop
 800c420:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c422:	bc08      	pop	{r3}
 800c424:	469e      	mov	lr, r3
 800c426:	4770      	bx	lr

0800c428 <_fini>:
 800c428:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c42a:	bf00      	nop
 800c42c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c42e:	bc08      	pop	{r3}
 800c430:	469e      	mov	lr, r3
 800c432:	4770      	bx	lr
