
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 3.61

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[0]$_DFF_PN1_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     2    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ state[0]$_DFF_PN1_/SET_B (sky130_fd_sc_hd__dfstp_2)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ state[0]$_DFF_PN1_/CLK (sky130_fd_sc_hd__dfstp_2)
                          0.15    0.15   library removal time
                                  0.15   data required time
-----------------------------------------------------------------------------
                                  0.15   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: load (input port clocked by core_clock)
Endpoint: state[0]$_DFF_PN1_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     5    0.01    0.00    0.00    0.20 ^ load (in)
                                         load (net)
                  0.00    0.00    0.20 ^ _067_/A2 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.03    0.04    0.24 v _067_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _000_ (net)
                  0.03    0.00    0.24 v state[0]$_DFF_PN1_/D (sky130_fd_sc_hd__dfstp_2)
                                  0.24   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ state[0]$_DFF_PN1_/CLK (sky130_fd_sc_hd__dfstp_2)
                         -0.01   -0.01   library hold time
                                 -0.01   data required time
-----------------------------------------------------------------------------
                                 -0.01   data required time
                                 -0.24   data arrival time
-----------------------------------------------------------------------------
                                  0.26   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bit_counter[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     2    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
    27    0.10    0.95    1.16    1.36 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1 (net)
                  0.95    0.00    1.36 ^ bit_counter[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.36   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ bit_counter[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.02    4.98   library recovery time
                                  4.98   data required time
-----------------------------------------------------------------------------
                                  4.98   data required time
                                 -1.36   data arrival time
-----------------------------------------------------------------------------
                                  3.61   slack (MET)


Startpoint: clk_div_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bit_counter[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ clk_div_counter[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.01    0.06    0.36    0.36 v clk_div_counter[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         clk_div_counter[0] (net)
                  0.06    0.00    0.36 v _075_/A (sky130_fd_sc_hd__inv_1)
     2    0.00    0.05    0.07    0.43 ^ _075_/Y (sky130_fd_sc_hd__inv_1)
                                         _056_ (net)
                  0.05    0.00    0.43 ^ _122_/A (sky130_fd_sc_hd__ha_1)
     3    0.01    0.07    0.16    0.58 ^ _122_/COUT (sky130_fd_sc_hd__ha_1)
                                         _058_ (net)
                  0.07    0.00    0.58 ^ _077_/C (sky130_fd_sc_hd__and4b_1)
     3    0.01    0.09    0.22    0.80 ^ _077_/X (sky130_fd_sc_hd__and4b_1)
                                         _041_ (net)
                  0.09    0.00    0.80 ^ _080_/A (sky130_fd_sc_hd__nor2b_1)
     1    0.00    0.03    0.05    0.85 v _080_/Y (sky130_fd_sc_hd__nor2b_1)
                                         _044_ (net)
                  0.03    0.00    0.85 v _081_/A (sky130_fd_sc_hd__buf_2)
    10    0.02    0.06    0.15    1.00 v _081_/X (sky130_fd_sc_hd__buf_2)
                                         _045_ (net)
                  0.06    0.00    1.00 v _082_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.26    1.26 v _082_/X (sky130_fd_sc_hd__mux2_2)
                                         _003_ (net)
                  0.05    0.00    1.26 v bit_counter[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.26   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ bit_counter[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.12    4.88   library setup time
                                  4.88   data required time
-----------------------------------------------------------------------------
                                  4.88   data required time
                                 -1.26   data arrival time
-----------------------------------------------------------------------------
                                  3.62   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bit_counter[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     2    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
    27    0.10    0.95    1.16    1.36 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1 (net)
                  0.95    0.00    1.36 ^ bit_counter[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.36   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ bit_counter[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.02    4.98   library recovery time
                                  4.98   data required time
-----------------------------------------------------------------------------
                                  4.98   data required time
                                 -1.36   data arrival time
-----------------------------------------------------------------------------
                                  3.61   slack (MET)


Startpoint: clk_div_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bit_counter[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ clk_div_counter[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.01    0.06    0.36    0.36 v clk_div_counter[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         clk_div_counter[0] (net)
                  0.06    0.00    0.36 v _075_/A (sky130_fd_sc_hd__inv_1)
     2    0.00    0.05    0.07    0.43 ^ _075_/Y (sky130_fd_sc_hd__inv_1)
                                         _056_ (net)
                  0.05    0.00    0.43 ^ _122_/A (sky130_fd_sc_hd__ha_1)
     3    0.01    0.07    0.16    0.58 ^ _122_/COUT (sky130_fd_sc_hd__ha_1)
                                         _058_ (net)
                  0.07    0.00    0.58 ^ _077_/C (sky130_fd_sc_hd__and4b_1)
     3    0.01    0.09    0.22    0.80 ^ _077_/X (sky130_fd_sc_hd__and4b_1)
                                         _041_ (net)
                  0.09    0.00    0.80 ^ _080_/A (sky130_fd_sc_hd__nor2b_1)
     1    0.00    0.03    0.05    0.85 v _080_/Y (sky130_fd_sc_hd__nor2b_1)
                                         _044_ (net)
                  0.03    0.00    0.85 v _081_/A (sky130_fd_sc_hd__buf_2)
    10    0.02    0.06    0.15    1.00 v _081_/X (sky130_fd_sc_hd__buf_2)
                                         _045_ (net)
                  0.06    0.00    1.00 v _082_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.26    1.26 v _082_/X (sky130_fd_sc_hd__mux2_2)
                                         _003_ (net)
                  0.05    0.00    1.26 v bit_counter[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.26   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ bit_counter[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.12    4.88   library setup time
                                  4.88   data required time
-----------------------------------------------------------------------------
                                  4.88   data required time
                                 -1.26   data arrival time
-----------------------------------------------------------------------------
                                  3.62   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.26e-04   4.42e-05   3.64e-10   3.70e-04  73.0%
Combinational          9.10e-05   4.63e-05   2.39e-10   1.37e-04  27.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.17e-04   9.04e-05   6.03e-10   5.08e-04 100.0%
                          82.2%      17.8%       0.0%
