*******************************************************************
*      Copyright (c) 2004 - 2019 Mentor Graphics Corporation      *
*                       All Rights Reserved                       *
*                                                                 *
*                                                                 *
*   THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION   *
*      WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION       *
*        OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.        *
*                                                                 *
* Program : ../bin/Linux-x86_64-O/oasys                           *
* Version : 19.1-s007                                             *
* Date    : Wed Sep 18 03:40:12 PDT 2019                          *
* Build   : releases/19.1-49021.0-CentOS_5.8-O                    *
*******************************************************************
 config sdc-v1.7-cpd cli cmd explore mxdb
loading: oasys fp rta dft-d ctl verify edit bt upf-c aos conc vcd prot int
         date     : Wed Feb 03 19:35:51 EST 2021
         ppid/pid : 58674/58684
         hostname : hansolo.poly.edu
         arch/os  : x86_64/Linux-3.10.0-1127.18.2.el7.x86_64 
         install  : /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/cds_oasys/rls
         currdir  : /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/prototyping
         logfile  : /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/prototyping/oasys.log.00
         tmpdir   : /tmp/oasys.58674/
info:    IPC session info: token 1 role listener  [CMD-001]
> set_parameter numMpgWorkersLocal 0
info:    Parameter 'numMpgWorkersLocal' set to '0'  [PARAM-104]
> set_parameter NPlaceConcurrency 0
info:    Parameter 'NPlaceConcurrency' set to '0'  [PARAM-104]
> set_parameter preserveConnectedEmptyModules true
info:    Parameter 'preserveConnectedEmptyModules' set to 'true'  [PARAM-104]
> set_parameter treeSolveSizeEnable false
info:    Parameter 'treeSolveSizeEnable' set to 'false'  [PARAM-104]
> get_parameter version
-- Library search_path is set to '' 
info:    Executing: read_library /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/nangate/nangate45nm_nldm.lib -target_library tgt_lib  [CMD-001]
> read_library /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/nangate/nangate45nm_nldm.lib -target_library tgt_lib
reading /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/nangate/nangate45nm_nldm.lib...
Finished reading. 
Elapsed time= 1 seconds
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
info:    timer ignores arcs of type 'recovery'  [LIB-117]
info:    timer ignores arcs of type 'asynchronous'  [LIB-117]
info:    timer ignores arcs of type 'three state disable'  [LIB-117]
info:    found transparent arc 'DLH_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X2/D->Q'  [NL-120]
info:    found transparent arc 'TLAT_X1/D->Q'  [NL-120]
> set_target_library tgt_lib
> read_lef /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/nangate/nangate45nm.lef
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
note:    the above message has more detailed information, see "message LEF-118"
info:    use manufacturing grid 100  [LEF-110]
info:    Site FreePDK45_38x28_10R_NP_162NW_34O defined in /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/nangate/nangate45nm.lef  [LEF-119]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X16' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X2' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X4' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X8' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'ZN' of cell 'TINV_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Q' of cell 'TLAT_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
> set_dont_use {NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3}
> get_parameter version
> set_design_effort -hls_lib 0
> delete_design
> set_target_library tgt_lib
> set_parameter time_units_for_reports ns
info:    Parameter 'time_units_for_reports' set to 'ns'  [PARAM-104]
> set_design_effort -area 1 -timing 1
> set_parameter useZeroWireLoad 1
info:    Parameter 'useZeroWireLoad' set to 'true'  [PARAM-104]
> set_parameter numMpgWorkersLocal 0
info:    Parameter 'numMpgWorkersLocal' set to '0'  [PARAM-104]
-- Note: Oasys-RTL Started
> set_parameter max_loop_limit 1000
info:    Parameter 'max_loop_limit' set to '1000'  [PARAM-104]
-- RTL_TOOL_SCRIPT_DIR is set to '/home/dss545/.catapult/Cache/10_5c_896140/Cluster' 
-- pwd is /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/prototyping 
read_verilog $RTL_TOOL_SCRIPT_DIR/rtl.v
> read_verilog /home/dss545/.catapult/Cache/10_5c_896140/Cluster/1612398950c1e75058.1/./rtl.v
-- Starting synthesis for design 'ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2'
> synthesize -module ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2
starting synthesize at 00:00:01(cpu)/0:00:08(wall) 70MB(vsz)/318MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    synthesizing module 'ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2' (depth 1) ((/home/dss545/.catapult/Cache/10_5c_896140/Cluster/1612398950c1e75058.1/rtl.v:16)[7])  [VLOG-400]
info:    done synthesizing module 'ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2' (depth 1) (1#1) ((/home/dss545/.catapult/Cache/10_5c_896140/Cluster/1612398950c1e75058.1/rtl.v:16)[7])  [VLOG-401]
finished synthesize at 00:00:01(cpu)/0:00:08(wall) 87MB(vsz)/338MB(peak)
> read_sdc -echo /home/dss545/small_projects/fir_filter/fir_filter/../../../.catapult/Cache/10_5c_896140/Cluster/1612398950c1e75058.1/rtl.v.or.sdc
> # written for flow package RTLCompiler 
> set sdc_version 1.7 
> 
> set_operating_conditions typical
info:    setting operating condition 'typical' from library 'NangateOpenCellLibrary'  [NL-144]
> set_load 2.0 [all_outputs]
> ## driver/slew constraints on inputs
> set data_inputs [list {I_1[*]}]
> set_driving_cell -no_design_rule -library NangateOpenCellLibrary -lib_cell BUF_X2 -pin Z $data_inputs
info:    'set_driving_cell -no_design_rule' option ignored 1 time(s)  [SDC-334]
> create_clock -name virtual_io_clk -period 1.0
> ## IO TIMING CONSTRAINTS
> set_max_delay 1.0 -from [all_inputs] -to [all_outputs]
> set_input_delay 0.0 -clock virtual_io_clk [get_ports {I_1[*]}]
> set_output_delay 0.0 -clock virtual_io_clk [get_ports {O_1[*]}]
> set_max_delay 1.0 -from [all_inputs] -to [all_outputs]
> 
> 
> check_timing -verbose
Report Check Timing: 
-----+------------------------------+------+--------+------+--------------------------------------
     |Item                          |Errors|Warnings|Status|Description                           
-----+------------------------------+------+--------+------+--------------------------------------
1    |unconstrained_IO              |     0|       0|Passed|Unconstrained IO pin                  
2    |unexpected_assertion          |     0|       0|Passed|Found unexpected timing assertion     
3    |trigger_pin_without_required  |     0|       0|Passed|Trigger pin does not get required data
4    |setup_pin_without_data        |     0|       0|Passed|Setup pin does not get arriving data  
5    |setup_pin_with_clock          |     0|       0|Passed|Setup pin has clock signal arriving   
6    |clock_pin_with_multiple_clocks|     0|       0|Passed|Clock pin has multiple clock signals  
7    |clock_pin_without_clock       |     0|       0|Passed|Clock pin does not have clock signal  
8    |clock_pin_with_data           |     0|       0|Passed|Clock pin has data signal arriving    
-----+------------------------------+------+--------+------+--------------------------------------
> set_design_effort -prototype 0
> optimize -area
starting optimize at 00:00:02(cpu)/0:00:09(wall) 87MB(vsz)/338MB(peak)
info: optimized '<TOP>' area changed 0.0squm (x1), total 28.5squm (1#2, 0 secs)
info: optimized 'ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2__genmod__0' area changed -13.6squm (x1), total 14.9squm (2#2)
info: optimized '<TOP>' area changed 0.0squm (x1), total 14.9squm (3#2, 0 secs)
done optimizing area at 00:00:02(cpu)/0:00:09(wall) 107MB(vsz)/378MB(peak)
finished optimize at 00:00:02(cpu)/0:00:10(wall) 107MB(vsz)/378MB(peak)
> optimize -virtual
starting optimize at 00:00:02(cpu)/0:00:10(wall) 107MB(vsz)/378MB(peak)
Splitting congested rtl-partitions
info: (0) optimizing 'O_1[5]' (path group default) @ 839.4ps(1/1) (1 secs)
info: optimizing design 'ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 14.9squm (1#2, 0 secs)
info: (1) optimizing 'O_1[5]' (path group default) @ 839.4ps(1/1) (0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ 0.839
info: finished path group default @ 0.839
info: reactivating path groups
info: reactivated path group default @ 0.839
info: finished path group default @ 0.839
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
done optimizing virtual at 00:00:03(cpu)/0:00:10(wall) 92MB(vsz)/378MB(peak)
finished optimize at 00:00:03(cpu)/0:00:11(wall) 92MB(vsz)/378MB(peak)
> optimize -place
starting optimize at 00:00:03(cpu)/0:00:11(wall) 92MB(vsz)/378MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 839 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 839 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 7 x 7 rows), maximum utilization: 19.57% average utilization: 4.89%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                 0.00
Average Wire      =                 0.00
Longest Wire      =                 0.00
Shortest Wire     =                 0.00
WNS               = 839.4ps
info:	placing 12 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 839 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 7 x 7 rows), maximum utilization: 19.05% average utilization: 4.76%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                58.30
Average Wire      =                 4.86
Longest Wire      =                 5.55
Shortest Wire     =                 4.16
WNS               = 839.4ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 839.4ps
done optimize placement at 00:00:04(cpu)/0:00:12(wall) 295MB(vsz)/546MB(peak)
finished optimize at 00:00:04(cpu)/0:00:12(wall) 295MB(vsz)/546MB(peak)
> optimize
starting optimize at 00:00:04(cpu)/0:00:12(wall) 295MB(vsz)/546MB(peak)
info: (0) optimizing 'O_1[5]' (path group default) @ 839.4ps(1/1) (0 secs)
info: optimizing design 'ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 14.9squm (1#2, 0 secs)
info: (1) optimizing 'O_1[5]' (path group default) @ 839.4ps(1/1) (0 secs)
info:    cell density map (bin size 7 x 7 rows), maximum utilization: 19.05% average utilization: 4.76%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ 0.839
info: finished path group default @ 0.839
info: reactivating path groups
info: reactivated path group default @ 0.839
info: finished path group default @ 0.839
info:    cell density map (bin size 7 x 7 rows), maximum utilization: 19.05% average utilization: 4.76%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: (2) optimizing 'O_1[5]' (path group default) @ 839.4ps(1/1) (0 secs)
finished optimize at 00:00:04(cpu)/0:00:13(wall) 307MB(vsz)/556MB(peak)
-- Requested 3 fractional digits for design 'ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2' area
-- Requested 3 fractional digits for design 'ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2' timing
-- Requested 3 fractional digits for design 'ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2' capacitance
-- Tool output delay factor to nS: 1.0
-- Characterization mode: base 
> write_sdc ./gate_synthesis_rc/understood.sdc
info:    writing Sdc file './gate_synthesis_rc/understood.sdc' for design 'ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2'  [WRITE-104]
> get_parameter version
-- Synthesis area report for design 'ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2'
Top instance area is 14.895999908447266
-- END Synthesis area report for design 'ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2'
Timing reporting started 
> all_outputs
> all_inputs

-- Synthesis input_to_output:timing report for design 'ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2'
> all_inputs
> all_clocks
> all_outputs
DELAY=0.161
Slack: 0.839
-- END Synthesis input_to_output:timing report for design 'ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2'

Wed Feb 03 19:36:03 EST 2021
-- Synthesis finished for design 'ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2'
RETURNING: usable 1 Schema {IMPLEMENTATIONS {ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2 {NAME ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2 AREA 14.895999908447266 DELAY 0.161 LKG_POWER 0.3296377547085285 SLACK 0.839}}} Area 14.895999908447266 TID Oasys19.1-s007 Slack 0.839 design ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2 Delay 0.161 LkgPwr 0.3296377547085285
> get_parameter version
> set_design_effort -hls_lib 0
> delete_design
> set_target_library tgt_lib
> set_parameter time_units_for_reports ns
info:    Parameter 'time_units_for_reports' set to 'ns'  [PARAM-104]
> set_design_effort -area 1 -timing 1
> set_parameter useZeroWireLoad 1
info:    Parameter 'useZeroWireLoad' set to 'true'  [PARAM-104]
> set_parameter numMpgWorkersLocal 0
warning: Parameter 'numMpgWorkersLocal' is locked  [PARAM-106]
-- Note: Oasys-RTL Started
> set_parameter max_loop_limit 1000
info:    Parameter 'max_loop_limit' set to '1000'  [PARAM-104]
-- RTL_TOOL_SCRIPT_DIR is set to '/home/dss545/.catapult/Cache/10_5c_896140/Cluster' 
-- pwd is /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/prototyping 
Note: Removing old directory gate_synthesis_rc
read_verilog $RTL_TOOL_SCRIPT_DIR/rtl.v
> read_verilog /home/dss545/.catapult/Cache/10_5c_896140/Cluster/1612398963b17ed8d8.2/./rtl.v
-- Starting synthesis for design 'ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2'
> synthesize -module ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2
starting synthesize at 00:00:04(cpu)/0:00:14(wall) 287MB(vsz)/556MB(peak)
info:    synthesizing module 'ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2' (depth 1) ((/home/dss545/.catapult/Cache/10_5c_896140/Cluster/1612398963b17ed8d8.2/rtl.v:16)[7])  [VLOG-400]
info:    done synthesizing module 'ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2' (depth 1) (1#1) ((/home/dss545/.catapult/Cache/10_5c_896140/Cluster/1612398963b17ed8d8.2/rtl.v:16)[7])  [VLOG-401]
finished synthesize at 00:00:04(cpu)/0:00:14(wall) 305MB(vsz)/556MB(peak)
> read_sdc -echo /home/dss545/small_projects/fir_filter/fir_filter/../../../.catapult/Cache/10_5c_896140/Cluster/1612398963b17ed8d8.2/rtl.v.or.sdc
> # written for flow package RTLCompiler 
> set sdc_version 1.7 
> 
> set_operating_conditions typical
info:    setting operating condition 'typical' from library 'NangateOpenCellLibrary'  [NL-144]
> set_load 2.0 [all_outputs]
> ## driver/slew constraints on inputs
> set data_inputs [list {I_1[*]}]
> set_driving_cell -no_design_rule -library NangateOpenCellLibrary -lib_cell BUF_X2 -pin Z $data_inputs
info:    'set_driving_cell -no_design_rule' option ignored 1 time(s)  [SDC-334]
> create_clock -name virtual_io_clk -period 1.0
> ## IO TIMING CONSTRAINTS
> set_max_delay 1.0 -from [all_inputs] -to [all_outputs]
> set_input_delay 0.0 -clock virtual_io_clk [get_ports {I_1[*]}]
> set_output_delay 0.0 -clock virtual_io_clk [get_ports {O_1}]
> set_max_delay 1.0 -from [all_inputs] -to [all_outputs]
> 
> 
> check_timing -verbose
Report Check Timing: 
-----+------------------------------+------+--------+------+--------------------------------------
     |Item                          |Errors|Warnings|Status|Description                           
-----+------------------------------+------+--------+------+--------------------------------------
1    |unconstrained_IO              |     0|       0|Passed|Unconstrained IO pin                  
2    |unexpected_assertion          |     0|       0|Passed|Found unexpected timing assertion     
3    |trigger_pin_without_required  |     0|       0|Passed|Trigger pin does not get required data
4    |setup_pin_without_data        |     0|       0|Passed|Setup pin does not get arriving data  
5    |setup_pin_with_clock          |     0|       0|Passed|Setup pin has clock signal arriving   
6    |clock_pin_with_multiple_clocks|     0|       0|Passed|Clock pin has multiple clock signals  
7    |clock_pin_without_clock       |     0|       0|Passed|Clock pin does not have clock signal  
8    |clock_pin_with_data           |     0|       0|Passed|Clock pin has data signal arriving    
-----+------------------------------+------+--------+------+--------------------------------------
> set_design_effort -prototype 0
> optimize -area
starting optimize at 00:00:05(cpu)/0:00:15(wall) 305MB(vsz)/556MB(peak)
info: optimized '<TOP>' area changed 0.0squm (x1), total 2.7squm (1#2, 0 secs)
info: optimized 'ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2__genmod__0' area changed -0.8squm (x1), total 1.9squm (2#2)
info: optimized '<TOP>' area changed 0.0squm (x1), total 1.9squm (3#2, 0 secs)
done optimizing area at 00:00:05(cpu)/0:00:15(wall) 296MB(vsz)/576MB(peak)
finished optimize at 00:00:05(cpu)/0:00:16(wall) 296MB(vsz)/576MB(peak)
> optimize -virtual
starting optimize at 00:00:05(cpu)/0:00:16(wall) 296MB(vsz)/576MB(peak)
Splitting congested rtl-partitions
info: (0) optimizing 'O_1' (path group default) @ 951.9ps(1/1) (0 secs)
info: optimizing design 'ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 1.9squm (1#2, 0 secs)
info: (1) optimizing 'O_1' (path group default) @ 951.9ps(1/1) (0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ 0.952
info: finished path group default @ 0.952
info: reactivating path groups
info: reactivated path group default @ 0.952
info: finished path group default @ 0.952
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
done optimizing virtual at 00:00:06(cpu)/0:00:16(wall) 307MB(vsz)/576MB(peak)
finished optimize at 00:00:06(cpu)/0:00:17(wall) 307MB(vsz)/576MB(peak)
> optimize -place
starting optimize at 00:00:06(cpu)/0:00:17(wall) 307MB(vsz)/576MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 951 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 951 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 951 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 7 x 7 rows), maximum utilization: 2.45% average utilization: 0.61%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                 0.00
Average Wire      =                 0.00
Longest Wire      =                 0.00
Shortest Wire     =                 0.00
WNS               = 951.9ps
info:	placing 5 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 951 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 951 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 7 x 7 rows), maximum utilization: 2.38% average utilization: 0.60%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                13.85
Average Wire      =                 2.77
Longest Wire      =                 7.19
Shortest Wire     =                 1.41
WNS               = 951.9ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 951.9ps
done optimize placement at 00:00:06(cpu)/0:00:17(wall) 308MB(vsz)/576MB(peak)
finished optimize at 00:00:06(cpu)/0:00:17(wall) 308MB(vsz)/576MB(peak)
> optimize
starting optimize at 00:00:06(cpu)/0:00:17(wall) 308MB(vsz)/576MB(peak)
info: (0) optimizing 'O_1' (path group default) @ 951.9ps(1/1) (0 secs)
info: optimizing design 'ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 1.9squm (1#2, 0 secs)
info: (1) optimizing 'O_1' (path group default) @ 951.9ps(1/1) (0 secs)
info:    cell density map (bin size 7 x 7 rows), maximum utilization: 2.38% average utilization: 0.60%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ 0.952
info: finished path group default @ 0.952
info: reactivating path groups
info: reactivated path group default @ 0.952
info: finished path group default @ 0.952
info:    cell density map (bin size 7 x 7 rows), maximum utilization: 2.38% average utilization: 0.60%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: (2) optimizing 'O_1' (path group default) @ 951.9ps(1/1) (0 secs)
finished optimize at 00:00:06(cpu)/0:00:18(wall) 308MB(vsz)/576MB(peak)
-- Requested 3 fractional digits for design 'ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2' area
-- Requested 3 fractional digits for design 'ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2' timing
-- Requested 3 fractional digits for design 'ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2' capacitance
-- Tool output delay factor to nS: 1.0
-- Characterization mode: base 
> write_sdc ./gate_synthesis_rc/understood.sdc
info:    writing Sdc file './gate_synthesis_rc/understood.sdc' for design 'ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2'  [WRITE-104]
> get_parameter version
-- Synthesis area report for design 'ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2'
Top instance area is 1.8619999885559082
-- END Synthesis area report for design 'ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2'
Timing reporting started 
> all_outputs
> all_inputs

-- Synthesis input_to_output:timing report for design 'ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2'
> all_inputs
> all_clocks
> all_outputs
DELAY=0.048
Slack: 0.952
-- END Synthesis input_to_output:timing report for design 'ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2'

Wed Feb 03 19:36:08 EST 2021
-- Synthesis finished for design 'ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2'
RETURNING: usable 1 Schema {IMPLEMENTATIONS {ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2 {NAME ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2 AREA 1.8619999885559082 DELAY 0.048 LKG_POWER 0.04001275449991226 SLACK 0.952}}} Area 1.8619999885559082 TID Oasys19.1-s007 Slack 0.952 design ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2 Delay 0.048 LkgPwr 0.04001275449991226
Downstream synthesis information: design='ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2' TID='Oasys19.1-s007' Area=1.862 Delay=0.048 LkgPwr=0.04001275449991226
