
Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_all' will be deprecated in a future release.  Please use 
  '-debug_acc+all+dmptf -debug_region+cell+encrypt' instead.

Command: vcs -Mupdate test_bench.sv -o salida -full64 -debug_all -kdb -sverilog -l \
log_test +lint=TFIPC-L
                         Chronologic VCS (TM)
       Version R-2020.12-SP2_Full64 -- Thu Sep 26 20:47:54 2024

                    Copyright (c) 1991 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.


Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_all' will be deprecated in a future release.  Please use 
  '-debug_acc+all -debug_region+cell+encrypt' instead.

Parsing design file 'test_bench.sv'
Parsing included file 'interface_transactions.sv'.
Back to file 'test_bench.sv'.
Parsing included file 'Library.sv'.
Back to file 'test_bench.sv'.
Parsing included file 'driver.sv'.
Back to file 'test_bench.sv'.
Parsing included file 'monitor.sv'.
Back to file 'test_bench.sv'.
Parsing included file 'agent.sv'.
Back to file 'test_bench.sv'.
Parsing included file 'ambiente.sv'.

Error-[SE] Syntax error
  Following verilog source has syntax error :
  "ambiente.sv", 12: token is '#'
      fifo_if_out #(.width(width)) _driver_dut_if  [DRVS];
                   ^

1 warning
1 error
CPU time: .158 seconds to compile
