{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1605383279954 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1605383279954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 14 20:47:59 2020 " "Processing started: Sat Nov 14 20:47:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1605383279954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1605383279954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off controlador -c controlador --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off controlador -c controlador --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1605383279955 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1605383280230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victor/documents/fibq9/mp/lab2/lab2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/codigo/procedimientos_controlador_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/victor/documents/fibq9/mp/lab2/lab2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/codigo/procedimientos_controlador_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 procedimientos_controlador_pkg " "Found design unit 1: procedimientos_controlador_pkg" {  } { { "../CODIGO/procedimientos_controlador_pkg.vhd" "" { Text "C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/procedimientos_controlador_pkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605383280585 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 procedimientos_controlador_pkg-body " "Found design unit 2: procedimientos_controlador_pkg-body" {  } { { "../CODIGO/procedimientos_controlador_pkg.vhd" "" { Text "C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/procedimientos_controlador_pkg.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605383280585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605383280585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victor/documents/fibq9/mp/lab2/lab2/proyecto_1/tipos_constantes_pkg/acciones_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/victor/documents/fibq9/mp/lab2/lab2/proyecto_1/tipos_constantes_pkg/acciones_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acciones_pkg " "Found design unit 1: acciones_pkg" {  } { { "../../../../../tipos_constantes_pkg/acciones_pkg.vhd" "" { Text "C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/acciones_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605383280588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605383280588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victor/documents/fibq9/mp/lab2/lab2/proyecto_1/tipos_constantes_pkg/retardos_controlador_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/victor/documents/fibq9/mp/lab2/lab2/proyecto_1/tipos_constantes_pkg/retardos_controlador_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos_controlador_pkg " "Found design unit 1: retardos_controlador_pkg" {  } { { "../../../../../tipos_constantes_pkg/retardos_controlador_pkg.vhd" "" { Text "C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_controlador_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605383280590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605383280590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victor/documents/fibq9/mp/lab2/lab2/proyecto_1/tipos_constantes_pkg/param_disenyo_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/victor/documents/fibq9/mp/lab2/lab2/proyecto_1/tipos_constantes_pkg/param_disenyo_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 param_disenyo_pkg " "Found design unit 1: param_disenyo_pkg" {  } { { "../../../../../tipos_constantes_pkg/param_disenyo_pkg.vhd" "" { Text "C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/param_disenyo_pkg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605383280593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605383280593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victor/documents/fibq9/mp/lab2/lab2/proyecto_1/tipos_constantes_pkg/controlador_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/victor/documents/fibq9/mp/lab2/lab2/proyecto_1/tipos_constantes_pkg/controlador_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador_pkg " "Found design unit 1: controlador_pkg" {  } { { "../../../../../tipos_constantes_pkg/controlador_pkg.vhd" "" { Text "C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/controlador_pkg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605383280596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605383280596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victor/documents/fibq9/mp/lab2/lab2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/codigo/controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victor/documents/fibq9/mp/lab2/lab2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/codigo/controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-compor " "Found design unit 1: controlador-compor" {  } { { "../CODIGO/controlador.vhd" "" { Text "C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605383280599 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "../CODIGO/controlador.vhd" "" { Text "C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605383280599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605383280599 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controlador " "Elaborating entity \"controlador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1605383280637 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_control controlador.vhd(20) " "VHDL Signal Declaration warning at controlador.vhd(20): used implicit default value for signal \"s_control\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../CODIGO/controlador.vhd" "" { Text "C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605383280711 "|controlador"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "resp controlador.vhd(21) " "VHDL Signal Declaration warning at controlador.vhd(21): used implicit default value for signal \"resp\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../CODIGO/controlador.vhd" "" { Text "C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605383280711 "|controlador"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pet_m controlador.vhd(23) " "VHDL Signal Declaration warning at controlador.vhd(23): used implicit default value for signal \"pet_m\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../CODIGO/controlador.vhd" "" { Text "C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605383280712 "|controlador"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "derechos_acceso controlador.vhd(33) " "Verilog HDL or VHDL warning at controlador.vhd(33): object \"derechos_acceso\" assigned a value but never read" {  } { { "../CODIGO/controlador.vhd" "" { Text "C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1605383280712 "|controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prxestado.HECHOE controlador.vhd(40) " "Inferred latch for \"prxestado.HECHOE\" at controlador.vhd(40)" {  } { { "../CODIGO/controlador.vhd" "" { Text "C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605383280713 "|controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prxestado.HECHOL controlador.vhd(40) " "Inferred latch for \"prxestado.HECHOL\" at controlador.vhd(40)" {  } { { "../CODIGO/controlador.vhd" "" { Text "C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605383280713 "|controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prxestado.ESCP controlador.vhd(40) " "Inferred latch for \"prxestado.ESCP\" at controlador.vhd(40)" {  } { { "../CODIGO/controlador.vhd" "" { Text "C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605383280713 "|controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prxestado.ESB controlador.vhd(40) " "Inferred latch for \"prxestado.ESB\" at controlador.vhd(40)" {  } { { "../CODIGO/controlador.vhd" "" { Text "C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605383280714 "|controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prxestado.ESPEF controlador.vhd(40) " "Inferred latch for \"prxestado.ESPEF\" at controlador.vhd(40)" {  } { { "../CODIGO/controlador.vhd" "" { Text "C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605383280714 "|controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prxestado.ESPEA controlador.vhd(40) " "Inferred latch for \"prxestado.ESPEA\" at controlador.vhd(40)" {  } { { "../CODIGO/controlador.vhd" "" { Text "C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605383280714 "|controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prxestado.ESPL controlador.vhd(40) " "Inferred latch for \"prxestado.ESPL\" at controlador.vhd(40)" {  } { { "../CODIGO/controlador.vhd" "" { Text "C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605383280714 "|controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prxestado.PMEF controlador.vhd(40) " "Inferred latch for \"prxestado.PMEF\" at controlador.vhd(40)" {  } { { "../CODIGO/controlador.vhd" "" { Text "C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605383280714 "|controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prxestado.PMEA controlador.vhd(40) " "Inferred latch for \"prxestado.PMEA\" at controlador.vhd(40)" {  } { { "../CODIGO/controlador.vhd" "" { Text "C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605383280714 "|controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prxestado.PML controlador.vhd(40) " "Inferred latch for \"prxestado.PML\" at controlador.vhd(40)" {  } { { "../CODIGO/controlador.vhd" "" { Text "C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605383280714 "|controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prxestado.LEC controlador.vhd(40) " "Inferred latch for \"prxestado.LEC\" at controlador.vhd(40)" {  } { { "../CODIGO/controlador.vhd" "" { Text "C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605383280714 "|controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prxestado.ESCINI controlador.vhd(40) " "Inferred latch for \"prxestado.ESCINI\" at controlador.vhd(40)" {  } { { "../CODIGO/controlador.vhd" "" { Text "C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605383280714 "|controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prxestado.INI controlador.vhd(40) " "Inferred latch for \"prxestado.INI\" at controlador.vhd(40)" {  } { { "../CODIGO/controlador.vhd" "" { Text "C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605383280714 "|controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prxestado.CMPETIQ controlador.vhd(40) " "Inferred latch for \"prxestado.CMPETIQ\" at controlador.vhd(40)" {  } { { "../CODIGO/controlador.vhd" "" { Text "C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605383280714 "|controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prxestado.DES controlador.vhd(40) " "Inferred latch for \"prxestado.DES\" at controlador.vhd(40)" {  } { { "../CODIGO/controlador.vhd" "" { Text "C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605383280714 "|controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prxestado.DES0 controlador.vhd(40) " "Inferred latch for \"prxestado.DES0\" at controlador.vhd(40)" {  } { { "../CODIGO/controlador.vhd" "" { Text "C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605383280715 "|controlador"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1605383281106 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 14 20:48:01 2020 " "Processing ended: Sat Nov 14 20:48:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1605383281106 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1605383281106 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1605383281106 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1605383281106 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1605383284676 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1605383284676 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 14 20:48:04 2020 " "Processing started: Sat Nov 14 20:48:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1605383284676 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1605383284676 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp controlador -c controlador --netlist_type=sgate " "Command: quartus_rpp controlador -c controlador --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1605383284676 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4420 " "Peak virtual memory: 4420 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1605383284781 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 14 20:48:04 2020 " "Processing ended: Sat Nov 14 20:48:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1605383284781 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1605383284781 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1605383284781 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1605383284781 ""}
