# Component constraints for C:\Users\Dennis\Desktop\Ase\Semester4\Projekt\Min mappe\PSOC UART\UART\UART.cydsn\TopDesign\TopDesign.cysch
# Project: C:\Users\Dennis\Desktop\Ase\Semester4\Projekt\Min mappe\PSOC UART\UART\UART.cydsn\UART.cyprj
# Date: Wed, 26 Apr 2017 12:18:07 GMT
