// Seed: 1419092903
module module_0;
endmodule
module module_1 (
    id_1[-1 : 1'b0],
    id_2
);
  output tri0 id_2;
  input logic [7:0] id_1;
  module_0 modCall_1 ();
  wire id_3, id_4;
  assign id_2 = 1 + id_1;
  logic id_5;
endmodule
module module_2 (
    input supply1 id_0,
    input wor id_1,
    output tri1 id_2,
    output tri1 id_3,
    input wor id_4,
    input supply0 id_5,
    input supply0 id_6,
    output tri1 id_7,
    input wor id_8
);
  module_0 modCall_1 ();
endmodule
