strict digraph "" {
	node [label="\N"];
	"1751:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5592650>",
		fillcolor=firebrick,
		label="1751:NS
crc16_sum <= 16'hffff;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5592650>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_1750:AL"	 [def_var="['crc16_sum']",
		label="Leaf_1750:AL"];
	"1751:NS" -> "Leaf_1750:AL"	 [cond="[]",
		lineno=None];
	"1753:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5592790>",
		fillcolor=springgreen,
		label="1753:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1753:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b55927d0>",
		fillcolor=firebrick,
		label="1753:NS
crc16_sum <= crc16_out;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b55927d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1753:IF" -> "1753:NS"	 [cond="['data_valid_d']",
		label=data_valid_d,
		lineno=1753];
	"1750:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f13b5592990>",
		clk_sens=True,
		fillcolor=gold,
		label="1750:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['data_valid_d', 'crc16_out', 'crc16_clr']"];
	"1751:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5592a90>",
		fillcolor=springgreen,
		label="1751:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1750:AL" -> "1751:IF"	 [cond="[]",
		lineno=None];
	"1753:NS" -> "Leaf_1750:AL"	 [cond="[]",
		lineno=None];
	"1751:IF" -> "1751:NS"	 [cond="['crc16_clr']",
		label=crc16_clr,
		lineno=1751];
	"1751:IF" -> "1753:IF"	 [cond="['crc16_clr']",
		label="!(crc16_clr)",
		lineno=1751];
}
