// Seed: 4074920945
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5 = 1;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    output tri0 id_2,
    output tri1 id_3,
    input tri0 id_4,
    output uwire id_5,
    output tri1 id_6,
    output wire id_7,
    input tri0 id_8,
    input tri0 id_9,
    input wand id_10
);
  wand id_12;
  assign id_2 = 1;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
  wire id_13;
  wire id_14;
  assign id_12 = 1'b0;
endmodule
