Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Fri Oct 25 13:09:59 2024
| Host         : simtool5-3 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_control_sets -verbose -file top_level_wrapper_control_sets_placed.rpt
| Design       : top_level_wrapper
| Device       : xc7a100t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   122 |
|    Minimum number of control sets                        |   122 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   398 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   122 |
| >= 0 to < 4        |    47 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     8 |
| >= 8 to < 10       |    33 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    20 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             179 |           66 |
| No           | No                    | Yes                    |              75 |           25 |
| No           | Yes                   | No                     |             160 |           76 |
| Yes          | No                    | No                     |             711 |          174 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             229 |           52 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                       Clock Signal                      |                                                                                             Enable Signal                                                                                             |                                                           Set/Reset Signal                                                          | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/system_interconnect/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                    |                1 |              1 |         1.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/system_interconnect/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                    |                1 |              1 |         1.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/system_interconnect/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                     |                1 |              1 |         1.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/system_interconnect/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                     |                1 |              1 |         1.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/system_interconnect/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                     |                1 |              1 |         1.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/system_interconnect/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                     |                1 |              1 |         1.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/system_interconnect/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                     |                1 |              1 |         1.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                    |                1 |              1 |         1.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/system_interconnect/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                            |                1 |              1 |         1.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/system_interconnect/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                     |                1 |              1 |         1.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/system_interconnect/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                     |                1 |              1 |         1.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/system_interconnect/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                    |                1 |              1 |         1.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/system_interconnect/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                    |                1 |              1 |         1.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/system_interconnect/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                            |                1 |              1 |         1.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/system_interconnect/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                     |                1 |              1 |         1.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                           |                1 |              1 |         1.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                           |                1 |              1 |         1.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/system_interconnect/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                    |                1 |              1 |         1.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/system_interconnect/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                     |                1 |              1 |         1.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/system_interconnect/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                            |                1 |              1 |         1.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_xmit_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                           |                1 |              3 |         3.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/system_interconnect/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                       |                1 |              3 |         3.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                      |                1 |              3 |         3.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                               |                1 |              3 |         3.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                      |                1 |              3 |         3.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/system_interconnect/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                |                1 |              3 |         3.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/system_interconnect/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                |                1 |              3 |         3.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/system_interconnect/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                               |                1 |              3 |         3.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/system_interconnect/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                               |                1 |              3 |         3.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/system_interconnect/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                               |                1 |              3 |         3.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/system_interconnect/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                       |                1 |              3 |         3.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/system_interconnect/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                               |                1 |              3 |         3.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/system_interconnect/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                |                1 |              3 |         3.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/system_interconnect/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                               |                1 |              3 |         3.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/system_interconnect/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                               |                1 |              3 |         3.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/system_interconnect/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                               |                1 |              3 |         3.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                      |                1 |              3 |         3.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/system_interconnect/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                |                1 |              3 |         3.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/system_interconnect/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                |                1 |              3 |         3.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/system_interconnect/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                               |                1 |              3 |         3.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/system_interconnect/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                       |                1 |              3 |         3.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol             |                1 |              3 |         3.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/system_interconnect/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                |                1 |              3 |         3.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/system_interconnect/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                |                1 |              3 |         3.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/system_interconnect/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                |                1 |              3 |         3.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/system_interconnect/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                |                1 |              3 |         3.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                           |                1 |              3 |         3.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/inp_count[3]_i_1_n_0                                                                                                                                 |                                                                                                                                     |                3 |              4 |         1.33 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/uart_axi_bridge/axi_uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                 | top_level_i/uart_axi_bridge/axi_uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                  |                1 |              4 |         4.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/axi_revision/inst/s_axi_rdata                                                                                                                                                             |                                                                                                                                     |                1 |              4 |         4.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/FSM_sequential_csm_state[3]_i_1_n_0                                                                                                                  | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_UART_AWVALID_i_1_n_0                                                             |                3 |              4 |         1.33 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/uart_axi_bridge/axi_uartlite/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                   |                                                                                                                                     |                2 |              4 |         2.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/source_100mhz/system_reset/U0/EXT_LPF/lpf_int                                                                           |                2 |              4 |         2.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/system_interconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                            |                1 |              4 |         4.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/axi_revision/inst/s_axi_arready_i_1_n_0                                                                                 |                2 |              4 |         2.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                            |                2 |              5 |         2.50 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_xmit_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                            |                2 |              5 |         2.50 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/example_slave/inst/i_axi4lite_slave/ashi_raddr_0                                                                                                                                          |                                                                                                                                     |                1 |              6 |         6.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/uart_axi_bridge/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                2 |              6 |         3.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/tx_fifo_din[7]_i_2_n_0                                                                                                                               | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/tx_fifo_din[7]_i_1_n_0                                                             |                2 |              6 |         3.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/uart_axi_bridge/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                2 |              6 |         3.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/source_100mhz/system_reset/U0/SEQ/seq_cnt_en                                                                                                                                              | top_level_i/source_100mhz/system_reset/U0/SEQ/SEQ_COUNTER/clear                                                                     |                1 |              6 |         6.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/system_interconnect/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                               | top_level_i/system_interconnect/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                      |                1 |              6 |         6.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/uart_axi_bridge/axi_uartlite/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                   | top_level_i/uart_axi_bridge/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                 |                1 |              7 |         7.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/uart_amci_wdata[7]_i_2_n_0                                                                                                                           | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/uart_amci_wdata[7]_i_1_n_0                                                         |                2 |              7 |         3.50 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1136]_i_1_n_0                                                                                            |                                                                                                                                     |                2 |              8 |         4.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/inp_buff[0][7]_i_1_n_0                                                                                                                               |                                                                                                                                     |                2 |              8 |         4.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1136]_i_1__0_n_0                                                                                         |                                                                                                                                     |                3 |              8 |         2.67 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/system_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1_n_0 |                                                                                                                                     |                3 |              8 |         2.67 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/inp_buff[10][7]_i_1_n_0                                                                                                                              |                                                                                                                                     |                3 |              8 |         2.67 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                              | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                            |                1 |              8 |         8.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/inp_buff[11][7]_i_1_n_0                                                                                                                              |                                                                                                                                     |                1 |              8 |         8.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                              | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                            |                2 |              8 |         4.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/rx_fifo_din[7]_i_1_n_0                                                                                                                               |                                                                                                                                     |                2 |              8 |         4.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/reset_stretch_1                                                                                                                                      | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_UART_AWVALID_i_1_n_0                                                             |                2 |              8 |         4.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_xmit_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                              | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_xmit_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                            |                2 |              8 |         4.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_xmit_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                              | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_xmit_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                            |                2 |              8 |         4.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_xmit_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                                                        |                                                                                                                                     |                2 |              8 |         4.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_xmit_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                                                        | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_xmit_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                            |                2 |              8 |         4.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                                                        |                                                                                                                                     |                2 |              8 |         4.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                                                        | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                            |                3 |              8 |         2.67 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/system_interconnect/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_si_handler/areset_r                         |                3 |              8 |         2.67 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/inp_buff[1][7]_i_1_n_0                                                                                                                               |                                                                                                                                     |                1 |              8 |         8.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/system_interconnect/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_si_handler/areset_r                         |                3 |              8 |         2.67 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/system_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[164]_i_1_n_0 |                                                                                                                                     |                4 |              8 |         2.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/uart_axi_bridge/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                            |                                                                                                                                     |                1 |              8 |         8.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/uart_axi_bridge/axi_uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                      |                                                                                                                                     |                1 |              8 |         8.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/inp_buff[9][7]_i_1_n_0                                                                                                                               |                                                                                                                                     |                2 |              8 |         4.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/inp_buff[8][7]_i_1_n_0                                                                                                                               |                                                                                                                                     |                2 |              8 |         4.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/inp_buff[7][7]_i_1_n_0                                                                                                                               |                                                                                                                                     |                2 |              8 |         4.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/inp_buff[6][7]_i_1_n_0                                                                                                                               |                                                                                                                                     |                3 |              8 |         2.67 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/inp_buff[5][7]_i_1_n_0                                                                                                                               |                                                                                                                                     |                2 |              8 |         4.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/inp_buff[12][7]_i_1_n_0                                                                                                                              |                                                                                                                                     |                2 |              8 |         4.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/inp_buff[2][7]_i_1_n_0                                                                                                                               |                                                                                                                                     |                2 |              8 |         4.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/inp_buff[3][7]_i_1_n_0                                                                                                                               |                                                                                                                                     |                2 |              8 |         4.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/inp_buff[4][7]_i_1_n_0                                                                                                                               |                                                                                                                                     |                3 |              8 |         2.67 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/uart_axi_bridge/axi_uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                          | top_level_i/uart_axi_bridge/axi_uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                3 |              9 |         3.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/uart_amci_rdata_0                                                                                                                                    |                                                                                                                                     |                3 |              9 |         3.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_UART_AWADDR[3]_i_1_n_0                                                                                                                             |                                                                                                                                     |                2 |             10 |         5.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/uart_axi_bridge/axi_uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                3 |             11 |         3.67 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_xmit_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                              |                                                                                                                                     |                2 |             12 |         6.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/xpm_recv_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                              |                                                                                                                                     |                2 |             12 |         6.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/system_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                         |                6 |             16 |         2.67 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/uart_axi_bridge/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                           |               11 |             27 |         2.45 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/uart_axi_bridge/axi_uartlite/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                   | top_level_i/uart_axi_bridge/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                           |                4 |             28 |         7.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/amci_raddr[31]_i_1_n_0                                                                                                                               |                                                                                                                                     |                6 |             30 |         5.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_UART_AWVALID_i_1_n_0                                                             |               15 |             30 |         2.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/example_slave/inst/i_axi4lite_slave/resetn_1[0]                                                                                                                                           |                                                                                                                                     |               11 |             32 |         2.91 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/example_slave/inst/i_axi4lite_slave/resetn_0[0]                                                                                                                                           |                                                                                                                                     |                7 |             32 |         4.57 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/example_slave/inst/i_axi4lite_slave/E[0]                                                                                                                                                  |                                                                                                                                     |                8 |             32 |         4.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/reset_clk_counter[31]_i_1_n_0                                                                                                                        | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_UART_AWVALID_i_1_n_0                                                             |                8 |             32 |         4.00 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/read_data[31]_i_1_n_0                                                                                                                                |                                                                                                                                     |                5 |             32 |         6.40 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/amci_waddr[31]_i_1_n_0                                                                                                                               | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/amci_waddr[63]_i_1_n_0                                                             |                6 |             32 |         5.33 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/amci_raddr[31]_i_1_n_0                                                                                                                               | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/amci_raddr[63]_i_1_n_0                                                             |                6 |             32 |         5.33 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/amci_rdata_2                                                                                                                                         |                                                                                                                                     |                5 |             34 |         6.80 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/system_interconnect/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/s_sc_valid                                 |                                                                                                                                     |                7 |             34 |         4.86 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/system_interconnect/inst/switchboards/i_nodes/i_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[54]_i_1_n_0   |                                                                                                                                     |               11 |             34 |         3.09 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/example_slave/inst/i_axi4lite_slave/ashi_waddr[7]_i_1_n_0                                                                                                                                 |                                                                                                                                     |               14 |             38 |         2.71 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_ARADDR[63]_i_1_n_0                                                                                                                             |                                                                                                                                     |               12 |             62 |         5.17 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/amci_waddr[31]_i_1_n_0                                                                                                                               |                                                                                                                                     |               12 |             62 |         5.17 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz | top_level_i/uart_axi_bridge/axi_uart_bridge/inst/M_AXI_AWADDR[63]_i_1_n_0                                                                                                                             |                                                                                                                                     |               19 |             94 |         4.95 |
|  top_level_i/source_100mhz/system_clock/inst/clk_100mhz |                                                                                                                                                                                                       |                                                                                                                                     |               68 |            181 |         2.66 |
+---------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


