$date
	Thu Oct 27 10:00:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module qb_tb $end
$var wire 1 ! f $end
$var reg 8 " a [7:0] $end
$var reg 3 # s [2:0] $end
$scope module m1 $end
$var wire 8 $ a [7:0] $end
$var wire 3 % s [2:0] $end
$var wire 8 & c [7:0] $end
$var reg 1 ! f $end
$var integer 32 ' i [31:0] $end
$scope module s0 $end
$var wire 1 ( En $end
$var wire 3 ) a [2:0] $end
$var reg 8 * f [7:0] $end
$var integer 32 + i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1001 +
b1 *
b0 )
1(
b1000 '
b1 &
b0 %
b1 $
b0 #
b1 "
1!
$end
#20
b1000 '
0!
b10 &
b10 *
b1001 +
b1 #
b1 %
b1 )
#40
b1000 '
b100 &
b100 *
b1001 +
b10 #
b10 %
b10 )
#60
b1000 '
b1000 &
b1000 *
b1001 +
b11 #
b11 %
b11 )
#80
b1000 '
b10000 &
b10000 *
b1001 +
b100 #
b100 %
b100 )
#100
b1000 '
b100000 &
b100000 *
b1001 +
b101 #
b101 %
b101 )
#120
b1000 '
b1000000 &
b1000000 *
b1001 +
b110 #
b110 %
b110 )
#140
b1000 '
b10000000 &
b10000000 *
b1001 +
b111 #
b111 %
b111 )
#160
