set NETLIST_CACHE(Inverters8Bits,cells) {{icon inverter has_schematic}}
set netlist_props verilog
set netlist_level 1000
set NETLIST_CACHE(Inverters8Bits,version) MMI_SUE4.4.0
set NETLIST_CACHE(Inverters8Bits) {{module Inverters8Bits (in, out);} {	input	[7:0]	in;} {	output	[7:0]	out;} { } {	wire		net_6;} {	wire		net_2;} {	wire		net_7;} {	wire		net_3;} {	wire		net_8;} {	wire		net_4;} {	wire		net_5;} {	wire		net_1;} { } {	not #0 inv(net_8, in[0]);} {	not #0 inv_1(out[0], net_8);} {	not #0 inv_2(net_1, in[1]);} {	not #0 inv_3(out[1], net_1);} {	not #0 inv_4(net_2, in[2]);} {	not #0 inv_5(out[2], net_2);} {	not #0 inv_6(net_4, in[3]);} {	not #0 inv_7(out[3], net_4);} {	not #0 inv_8(net_6, in[4]);} {	not #0 inv_9(out[4], net_6);} {	not #0 inv_10(net_3, in[5]);} {	not #0 inv_11(out[5], net_3);} {	not #0 inv_12(net_5, in[6]);} {	not #0 inv_13(out[6], net_5);} {	not #0 inv_14(net_7, in[7]);} {	not #0 inv_15(out[7], net_7);} {} {endmodule		// Inverters8Bits} {}}
set NETLIST_CACHE(Inverters8Bits,names) {{800 620 {1 out[7]}} {450 450 {0 inv_5}} {730 450 {0 inv_13}} {450 370 {0 inv_4}} {730 370 {0 inv_12}} {590 270 {1 in[4]}} {450 620 {1 out[2]}} {730 620 {1 out[6]}} {380 450 {0 inv_3}} {660 450 {0 inv_11}} {380 370 {0 inv_2}} {660 370 {0 inv_10}} {310 500 {0 out[0]}} {310 420 {0 net_8} {1 net_8}} {310 340 {0 in[0]}} {380 620 {1 out[1]}} {660 620 {1 out[5]}} {590 450 {0 inv_9}} {590 370 {0 inv_8}} {520 500 {0 out[3]}} {520 420 {0 net_4} {1 net_4}} {800 500 {0 out[7]}} {310 270 {1 in[0]}} {520 340 {0 in[3]}} {800 420 {0 net_7} {1 net_7}} {590 620 {1 out[4]}} {800 340 {0 in[7]}} {450 500 {0 out[2]}} {450 420 {0 net_2} {1 net_2}} {730 500 {0 out[6]}} {450 340 {0 in[2]}} {730 420 {0 net_5} {1 net_5}} {520 270 {1 in[3]}} {730 340 {0 in[6]}} {800 270 {1 in[7]}} {310 450 {0 inv_1}} {310 370 {0 inv}} {380 500 {0 out[1]}} {380 420 {0 net_1} {1 net_1}} {660 500 {0 out[5]}} {380 340 {0 in[1]}} {660 420 {0 net_3} {1 net_3}} {450 270 {1 in[2]}} {660 340 {0 in[5]}} {730 270 {1 in[6]}} {310 620 {1 out[0]}} {520 450 {0 inv_7}} {800 450 {0 inv_15}} {520 370 {0 inv_6}} {800 370 {0 inv_14}} {590 500 {0 out[4]}} {590 420 {0 net_6} {1 net_6}} {380 270 {1 in[1]}} {590 340 {0 in[4]}} {660 270 {1 in[5]}} {520 620 {1 out[3]}}}
set NETLIST_CACHE(Inverters8Bits,wires) {{310 270 310 340 in[0]} {310 500 310 620 out[0]} {380 270 380 340 in[1]} {380 500 380 620 out[1]} {450 270 450 340 in[2]} {450 500 450 620 out[2]} {520 270 520 340 in[3]} {520 500 520 620 out[3]} {590 270 590 340 in[4]} {590 500 590 620 out[4]} {660 270 660 340 in[5]} {660 500 660 620 out[5]} {730 270 730 340 in[6]} {730 500 730 620 out[6]} {800 270 800 340 in[7]} {800 500 800 620 out[7]}}
