.model h_u_cla32
.inputs  a[0] a[1] a[2] a[3] a[4] a[5] a[6] a[7] a[8] a[9] a[10] a[11] a[12] a[13] a[14] a[15] a[16] a[17] a[18] a[19] a[20] a[21] a[22] a[23] a[24] a[25] a[26] a[27] a[28] a[29] a[30] a[31] b[0] b[1] b[2] b[3] b[4] b[5] b[6] b[7] b[8] b[9] b[10] b[11] b[12] b[13] b[14] b[15] b[16] b[17] b[18] b[19] b[20] b[21] b[22] b[23] b[24] b[25] b[26] b[27] b[28] b[29] b[30] b[31]
.outputs out[0] out[1] out[2] out[3] out[4] out[5] out[6] out[7] out[8] out[9] out[10] out[11] out[12] out[13] out[14] out[15] out[16] out[17] out[18] out[19] out[20] out[21] out[22] out[23] out[24] out[25] out[26] out[27] out[28] out[29] out[30] out[31] out[32]
.names a[0] a_0
1 1
.names a[1] a_1
1 1
.names a[2] a_2
1 1
.names a[3] a_3
1 1
.names a[4] a_4
1 1
.names a[5] a_5
1 1
.names a[6] a_6
1 1
.names a[7] a_7
1 1
.names a[8] a_8
1 1
.names a[9] a_9
1 1
.names a[10] a_10
1 1
.names a[11] a_11
1 1
.names a[12] a_12
1 1
.names a[13] a_13
1 1
.names a[14] a_14
1 1
.names a[15] a_15
1 1
.names a[16] a_16
1 1
.names a[17] a_17
1 1
.names a[18] a_18
1 1
.names a[19] a_19
1 1
.names a[20] a_20
1 1
.names a[21] a_21
1 1
.names a[22] a_22
1 1
.names a[23] a_23
1 1
.names a[24] a_24
1 1
.names a[25] a_25
1 1
.names a[26] a_26
1 1
.names a[27] a_27
1 1
.names a[28] a_28
1 1
.names a[29] a_29
1 1
.names a[30] a_30
1 1
.names a[31] a_31
1 1
.names b[0] b_0
1 1
.names b[1] b_1
1 1
.names b[2] b_2
1 1
.names b[3] b_3
1 1
.names b[4] b_4
1 1
.names b[5] b_5
1 1
.names b[6] b_6
1 1
.names b[7] b_7
1 1
.names b[8] b_8
1 1
.names b[9] b_9
1 1
.names b[10] b_10
1 1
.names b[11] b_11
1 1
.names b[12] b_12
1 1
.names b[13] b_13
1 1
.names b[14] b_14
1 1
.names b[15] b_15
1 1
.names b[16] b_16
1 1
.names b[17] b_17
1 1
.names b[18] b_18
1 1
.names b[19] b_19
1 1
.names b[20] b_20
1 1
.names b[21] b_21
1 1
.names b[22] b_22
1 1
.names b[23] b_23
1 1
.names b[24] b_24
1 1
.names b[25] b_25
1 1
.names b[26] b_26
1 1
.names b[27] b_27
1 1
.names b[28] b_28
1 1
.names b[29] b_29
1 1
.names b[30] b_30
1 1
.names b[31] b_31
1 1
.names a_0 constant_wire_value_0_a_0
1 1
.names b_0 constant_wire_value_0_b_0
1 1
.subckt constant_wire_value_0 a=constant_wire_value_0_a_0 b=constant_wire_value_0_b_0 constant_wire_0=constant_wire_0
.names a_0 h_u_cla32_pg_logic0_a_0
1 1
.names b_0 h_u_cla32_pg_logic0_b_0
1 1
.subckt pg_logic a=h_u_cla32_pg_logic0_a_0 b=h_u_cla32_pg_logic0_b_0 pg_logic_y0=h_u_cla32_pg_logic0_y0 pg_logic_y1=h_u_cla32_pg_logic0_y1 pg_logic_y2=h_u_cla32_pg_logic0_y2
.names h_u_cla32_pg_logic0_y2 h_u_cla32_xor0_h_u_cla32_pg_logic0_y2
1 1
.names constant_wire_0 h_u_cla32_xor0_constant_wire_0
1 1
.subckt xor_gate _a=h_u_cla32_xor0_h_u_cla32_pg_logic0_y2 _b=h_u_cla32_xor0_constant_wire_0 _y0=h_u_cla32_xor0_y0
.names h_u_cla32_pg_logic0_y0 h_u_cla32_and0_h_u_cla32_pg_logic0_y0
1 1
.names constant_wire_0 h_u_cla32_and0_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and0_h_u_cla32_pg_logic0_y0 _b=h_u_cla32_and0_constant_wire_0 _y0=h_u_cla32_and0_y0
.names h_u_cla32_pg_logic0_y1 h_u_cla32_or0_h_u_cla32_pg_logic0_y1
1 1
.names h_u_cla32_and0_y0 h_u_cla32_or0_h_u_cla32_and0_y0
1 1
.subckt or_gate _a=h_u_cla32_or0_h_u_cla32_pg_logic0_y1 _b=h_u_cla32_or0_h_u_cla32_and0_y0 _y0=h_u_cla32_or0_y0
.names a_1 h_u_cla32_pg_logic1_a_1
1 1
.names b_1 h_u_cla32_pg_logic1_b_1
1 1
.subckt pg_logic a=h_u_cla32_pg_logic1_a_1 b=h_u_cla32_pg_logic1_b_1 pg_logic_y0=h_u_cla32_pg_logic1_y0 pg_logic_y1=h_u_cla32_pg_logic1_y1 pg_logic_y2=h_u_cla32_pg_logic1_y2
.names h_u_cla32_pg_logic1_y2 h_u_cla32_xor1_h_u_cla32_pg_logic1_y2
1 1
.names h_u_cla32_or0_y0 h_u_cla32_xor1_h_u_cla32_or0_y0
1 1
.subckt xor_gate _a=h_u_cla32_xor1_h_u_cla32_pg_logic1_y2 _b=h_u_cla32_xor1_h_u_cla32_or0_y0 _y0=h_u_cla32_xor1_y0
.names h_u_cla32_pg_logic0_y0 h_u_cla32_and1_h_u_cla32_pg_logic0_y0
1 1
.names constant_wire_0 h_u_cla32_and1_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1_h_u_cla32_pg_logic0_y0 _b=h_u_cla32_and1_constant_wire_0 _y0=h_u_cla32_and1_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and2_h_u_cla32_pg_logic1_y0
1 1
.names constant_wire_0 h_u_cla32_and2_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and2_constant_wire_0 _y0=h_u_cla32_and2_y0
.names h_u_cla32_and2_y0 h_u_cla32_and3_h_u_cla32_and2_y0
1 1
.names h_u_cla32_and1_y0 h_u_cla32_and3_h_u_cla32_and1_y0
1 1
.subckt and_gate _a=h_u_cla32_and3_h_u_cla32_and2_y0 _b=h_u_cla32_and3_h_u_cla32_and1_y0 _y0=h_u_cla32_and3_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and4_h_u_cla32_pg_logic1_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and4_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and4_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and4_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and4_y0
.names h_u_cla32_and4_y0 h_u_cla32_or1_h_u_cla32_and4_y0
1 1
.names h_u_cla32_and3_y0 h_u_cla32_or1_h_u_cla32_and3_y0
1 1
.subckt or_gate _a=h_u_cla32_or1_h_u_cla32_and4_y0 _b=h_u_cla32_or1_h_u_cla32_and3_y0 _y0=h_u_cla32_or1_y0
.names h_u_cla32_pg_logic1_y1 h_u_cla32_or2_h_u_cla32_pg_logic1_y1
1 1
.names h_u_cla32_or1_y0 h_u_cla32_or2_h_u_cla32_or1_y0
1 1
.subckt or_gate _a=h_u_cla32_or2_h_u_cla32_pg_logic1_y1 _b=h_u_cla32_or2_h_u_cla32_or1_y0 _y0=h_u_cla32_or2_y0
.names a_2 h_u_cla32_pg_logic2_a_2
1 1
.names b_2 h_u_cla32_pg_logic2_b_2
1 1
.subckt pg_logic a=h_u_cla32_pg_logic2_a_2 b=h_u_cla32_pg_logic2_b_2 pg_logic_y0=h_u_cla32_pg_logic2_y0 pg_logic_y1=h_u_cla32_pg_logic2_y1 pg_logic_y2=h_u_cla32_pg_logic2_y2
.names h_u_cla32_pg_logic2_y2 h_u_cla32_xor2_h_u_cla32_pg_logic2_y2
1 1
.names h_u_cla32_or2_y0 h_u_cla32_xor2_h_u_cla32_or2_y0
1 1
.subckt xor_gate _a=h_u_cla32_xor2_h_u_cla32_pg_logic2_y2 _b=h_u_cla32_xor2_h_u_cla32_or2_y0 _y0=h_u_cla32_xor2_y0
.names h_u_cla32_pg_logic0_y0 h_u_cla32_and5_h_u_cla32_pg_logic0_y0
1 1
.names constant_wire_0 h_u_cla32_and5_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and5_h_u_cla32_pg_logic0_y0 _b=h_u_cla32_and5_constant_wire_0 _y0=h_u_cla32_and5_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and6_h_u_cla32_pg_logic1_y0
1 1
.names constant_wire_0 h_u_cla32_and6_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and6_constant_wire_0 _y0=h_u_cla32_and6_y0
.names h_u_cla32_and6_y0 h_u_cla32_and7_h_u_cla32_and6_y0
1 1
.names h_u_cla32_and5_y0 h_u_cla32_and7_h_u_cla32_and5_y0
1 1
.subckt and_gate _a=h_u_cla32_and7_h_u_cla32_and6_y0 _b=h_u_cla32_and7_h_u_cla32_and5_y0 _y0=h_u_cla32_and7_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and8_h_u_cla32_pg_logic2_y0
1 1
.names constant_wire_0 h_u_cla32_and8_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and8_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and8_constant_wire_0 _y0=h_u_cla32_and8_y0
.names h_u_cla32_and8_y0 h_u_cla32_and9_h_u_cla32_and8_y0
1 1
.names h_u_cla32_and7_y0 h_u_cla32_and9_h_u_cla32_and7_y0
1 1
.subckt and_gate _a=h_u_cla32_and9_h_u_cla32_and8_y0 _b=h_u_cla32_and9_h_u_cla32_and7_y0 _y0=h_u_cla32_and9_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and10_h_u_cla32_pg_logic1_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and10_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and10_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and10_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and10_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and11_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and11_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and11_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and11_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and11_y0
.names h_u_cla32_and11_y0 h_u_cla32_and12_h_u_cla32_and11_y0
1 1
.names h_u_cla32_and10_y0 h_u_cla32_and12_h_u_cla32_and10_y0
1 1
.subckt and_gate _a=h_u_cla32_and12_h_u_cla32_and11_y0 _b=h_u_cla32_and12_h_u_cla32_and10_y0 _y0=h_u_cla32_and12_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and13_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and13_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and13_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and13_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and13_y0
.names h_u_cla32_and13_y0 h_u_cla32_or3_h_u_cla32_and13_y0
1 1
.names h_u_cla32_and9_y0 h_u_cla32_or3_h_u_cla32_and9_y0
1 1
.subckt or_gate _a=h_u_cla32_or3_h_u_cla32_and13_y0 _b=h_u_cla32_or3_h_u_cla32_and9_y0 _y0=h_u_cla32_or3_y0
.names h_u_cla32_or3_y0 h_u_cla32_or4_h_u_cla32_or3_y0
1 1
.names h_u_cla32_and12_y0 h_u_cla32_or4_h_u_cla32_and12_y0
1 1
.subckt or_gate _a=h_u_cla32_or4_h_u_cla32_or3_y0 _b=h_u_cla32_or4_h_u_cla32_and12_y0 _y0=h_u_cla32_or4_y0
.names h_u_cla32_pg_logic2_y1 h_u_cla32_or5_h_u_cla32_pg_logic2_y1
1 1
.names h_u_cla32_or4_y0 h_u_cla32_or5_h_u_cla32_or4_y0
1 1
.subckt or_gate _a=h_u_cla32_or5_h_u_cla32_pg_logic2_y1 _b=h_u_cla32_or5_h_u_cla32_or4_y0 _y0=h_u_cla32_or5_y0
.names a_3 h_u_cla32_pg_logic3_a_3
1 1
.names b_3 h_u_cla32_pg_logic3_b_3
1 1
.subckt pg_logic a=h_u_cla32_pg_logic3_a_3 b=h_u_cla32_pg_logic3_b_3 pg_logic_y0=h_u_cla32_pg_logic3_y0 pg_logic_y1=h_u_cla32_pg_logic3_y1 pg_logic_y2=h_u_cla32_pg_logic3_y2
.names h_u_cla32_pg_logic3_y2 h_u_cla32_xor3_h_u_cla32_pg_logic3_y2
1 1
.names h_u_cla32_or5_y0 h_u_cla32_xor3_h_u_cla32_or5_y0
1 1
.subckt xor_gate _a=h_u_cla32_xor3_h_u_cla32_pg_logic3_y2 _b=h_u_cla32_xor3_h_u_cla32_or5_y0 _y0=h_u_cla32_xor3_y0
.names h_u_cla32_pg_logic0_y0 h_u_cla32_and14_h_u_cla32_pg_logic0_y0
1 1
.names constant_wire_0 h_u_cla32_and14_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and14_h_u_cla32_pg_logic0_y0 _b=h_u_cla32_and14_constant_wire_0 _y0=h_u_cla32_and14_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and15_h_u_cla32_pg_logic1_y0
1 1
.names constant_wire_0 h_u_cla32_and15_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and15_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and15_constant_wire_0 _y0=h_u_cla32_and15_y0
.names h_u_cla32_and15_y0 h_u_cla32_and16_h_u_cla32_and15_y0
1 1
.names h_u_cla32_and14_y0 h_u_cla32_and16_h_u_cla32_and14_y0
1 1
.subckt and_gate _a=h_u_cla32_and16_h_u_cla32_and15_y0 _b=h_u_cla32_and16_h_u_cla32_and14_y0 _y0=h_u_cla32_and16_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and17_h_u_cla32_pg_logic2_y0
1 1
.names constant_wire_0 h_u_cla32_and17_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and17_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and17_constant_wire_0 _y0=h_u_cla32_and17_y0
.names h_u_cla32_and17_y0 h_u_cla32_and18_h_u_cla32_and17_y0
1 1
.names h_u_cla32_and16_y0 h_u_cla32_and18_h_u_cla32_and16_y0
1 1
.subckt and_gate _a=h_u_cla32_and18_h_u_cla32_and17_y0 _b=h_u_cla32_and18_h_u_cla32_and16_y0 _y0=h_u_cla32_and18_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and19_h_u_cla32_pg_logic3_y0
1 1
.names constant_wire_0 h_u_cla32_and19_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and19_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and19_constant_wire_0 _y0=h_u_cla32_and19_y0
.names h_u_cla32_and19_y0 h_u_cla32_and20_h_u_cla32_and19_y0
1 1
.names h_u_cla32_and18_y0 h_u_cla32_and20_h_u_cla32_and18_y0
1 1
.subckt and_gate _a=h_u_cla32_and20_h_u_cla32_and19_y0 _b=h_u_cla32_and20_h_u_cla32_and18_y0 _y0=h_u_cla32_and20_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and21_h_u_cla32_pg_logic1_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and21_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and21_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and21_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and21_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and22_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and22_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and22_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and22_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and22_y0
.names h_u_cla32_and22_y0 h_u_cla32_and23_h_u_cla32_and22_y0
1 1
.names h_u_cla32_and21_y0 h_u_cla32_and23_h_u_cla32_and21_y0
1 1
.subckt and_gate _a=h_u_cla32_and23_h_u_cla32_and22_y0 _b=h_u_cla32_and23_h_u_cla32_and21_y0 _y0=h_u_cla32_and23_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and24_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and24_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and24_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and24_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and24_y0
.names h_u_cla32_and24_y0 h_u_cla32_and25_h_u_cla32_and24_y0
1 1
.names h_u_cla32_and23_y0 h_u_cla32_and25_h_u_cla32_and23_y0
1 1
.subckt and_gate _a=h_u_cla32_and25_h_u_cla32_and24_y0 _b=h_u_cla32_and25_h_u_cla32_and23_y0 _y0=h_u_cla32_and25_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and26_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and26_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and26_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and26_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and26_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and27_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and27_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and27_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and27_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and27_y0
.names h_u_cla32_and27_y0 h_u_cla32_and28_h_u_cla32_and27_y0
1 1
.names h_u_cla32_and26_y0 h_u_cla32_and28_h_u_cla32_and26_y0
1 1
.subckt and_gate _a=h_u_cla32_and28_h_u_cla32_and27_y0 _b=h_u_cla32_and28_h_u_cla32_and26_y0 _y0=h_u_cla32_and28_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and29_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and29_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and29_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and29_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and29_y0
.names h_u_cla32_and29_y0 h_u_cla32_or6_h_u_cla32_and29_y0
1 1
.names h_u_cla32_and20_y0 h_u_cla32_or6_h_u_cla32_and20_y0
1 1
.subckt or_gate _a=h_u_cla32_or6_h_u_cla32_and29_y0 _b=h_u_cla32_or6_h_u_cla32_and20_y0 _y0=h_u_cla32_or6_y0
.names h_u_cla32_or6_y0 h_u_cla32_or7_h_u_cla32_or6_y0
1 1
.names h_u_cla32_and25_y0 h_u_cla32_or7_h_u_cla32_and25_y0
1 1
.subckt or_gate _a=h_u_cla32_or7_h_u_cla32_or6_y0 _b=h_u_cla32_or7_h_u_cla32_and25_y0 _y0=h_u_cla32_or7_y0
.names h_u_cla32_or7_y0 h_u_cla32_or8_h_u_cla32_or7_y0
1 1
.names h_u_cla32_and28_y0 h_u_cla32_or8_h_u_cla32_and28_y0
1 1
.subckt or_gate _a=h_u_cla32_or8_h_u_cla32_or7_y0 _b=h_u_cla32_or8_h_u_cla32_and28_y0 _y0=h_u_cla32_or8_y0
.names h_u_cla32_pg_logic3_y1 h_u_cla32_or9_h_u_cla32_pg_logic3_y1
1 1
.names h_u_cla32_or8_y0 h_u_cla32_or9_h_u_cla32_or8_y0
1 1
.subckt or_gate _a=h_u_cla32_or9_h_u_cla32_pg_logic3_y1 _b=h_u_cla32_or9_h_u_cla32_or8_y0 _y0=h_u_cla32_or9_y0
.names a_4 h_u_cla32_pg_logic4_a_4
1 1
.names b_4 h_u_cla32_pg_logic4_b_4
1 1
.subckt pg_logic a=h_u_cla32_pg_logic4_a_4 b=h_u_cla32_pg_logic4_b_4 pg_logic_y0=h_u_cla32_pg_logic4_y0 pg_logic_y1=h_u_cla32_pg_logic4_y1 pg_logic_y2=h_u_cla32_pg_logic4_y2
.names h_u_cla32_pg_logic4_y2 h_u_cla32_xor4_h_u_cla32_pg_logic4_y2
1 1
.names h_u_cla32_or9_y0 h_u_cla32_xor4_h_u_cla32_or9_y0
1 1
.subckt xor_gate _a=h_u_cla32_xor4_h_u_cla32_pg_logic4_y2 _b=h_u_cla32_xor4_h_u_cla32_or9_y0 _y0=h_u_cla32_xor4_y0
.names h_u_cla32_pg_logic0_y0 h_u_cla32_and30_h_u_cla32_pg_logic0_y0
1 1
.names constant_wire_0 h_u_cla32_and30_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and30_h_u_cla32_pg_logic0_y0 _b=h_u_cla32_and30_constant_wire_0 _y0=h_u_cla32_and30_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and31_h_u_cla32_pg_logic1_y0
1 1
.names constant_wire_0 h_u_cla32_and31_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and31_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and31_constant_wire_0 _y0=h_u_cla32_and31_y0
.names h_u_cla32_and31_y0 h_u_cla32_and32_h_u_cla32_and31_y0
1 1
.names h_u_cla32_and30_y0 h_u_cla32_and32_h_u_cla32_and30_y0
1 1
.subckt and_gate _a=h_u_cla32_and32_h_u_cla32_and31_y0 _b=h_u_cla32_and32_h_u_cla32_and30_y0 _y0=h_u_cla32_and32_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and33_h_u_cla32_pg_logic2_y0
1 1
.names constant_wire_0 h_u_cla32_and33_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and33_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and33_constant_wire_0 _y0=h_u_cla32_and33_y0
.names h_u_cla32_and33_y0 h_u_cla32_and34_h_u_cla32_and33_y0
1 1
.names h_u_cla32_and32_y0 h_u_cla32_and34_h_u_cla32_and32_y0
1 1
.subckt and_gate _a=h_u_cla32_and34_h_u_cla32_and33_y0 _b=h_u_cla32_and34_h_u_cla32_and32_y0 _y0=h_u_cla32_and34_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and35_h_u_cla32_pg_logic3_y0
1 1
.names constant_wire_0 h_u_cla32_and35_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and35_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and35_constant_wire_0 _y0=h_u_cla32_and35_y0
.names h_u_cla32_and35_y0 h_u_cla32_and36_h_u_cla32_and35_y0
1 1
.names h_u_cla32_and34_y0 h_u_cla32_and36_h_u_cla32_and34_y0
1 1
.subckt and_gate _a=h_u_cla32_and36_h_u_cla32_and35_y0 _b=h_u_cla32_and36_h_u_cla32_and34_y0 _y0=h_u_cla32_and36_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and37_h_u_cla32_pg_logic4_y0
1 1
.names constant_wire_0 h_u_cla32_and37_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and37_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and37_constant_wire_0 _y0=h_u_cla32_and37_y0
.names h_u_cla32_and37_y0 h_u_cla32_and38_h_u_cla32_and37_y0
1 1
.names h_u_cla32_and36_y0 h_u_cla32_and38_h_u_cla32_and36_y0
1 1
.subckt and_gate _a=h_u_cla32_and38_h_u_cla32_and37_y0 _b=h_u_cla32_and38_h_u_cla32_and36_y0 _y0=h_u_cla32_and38_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and39_h_u_cla32_pg_logic1_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and39_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and39_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and39_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and39_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and40_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and40_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and40_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and40_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and40_y0
.names h_u_cla32_and40_y0 h_u_cla32_and41_h_u_cla32_and40_y0
1 1
.names h_u_cla32_and39_y0 h_u_cla32_and41_h_u_cla32_and39_y0
1 1
.subckt and_gate _a=h_u_cla32_and41_h_u_cla32_and40_y0 _b=h_u_cla32_and41_h_u_cla32_and39_y0 _y0=h_u_cla32_and41_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and42_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and42_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and42_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and42_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and42_y0
.names h_u_cla32_and42_y0 h_u_cla32_and43_h_u_cla32_and42_y0
1 1
.names h_u_cla32_and41_y0 h_u_cla32_and43_h_u_cla32_and41_y0
1 1
.subckt and_gate _a=h_u_cla32_and43_h_u_cla32_and42_y0 _b=h_u_cla32_and43_h_u_cla32_and41_y0 _y0=h_u_cla32_and43_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and44_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and44_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and44_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and44_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and44_y0
.names h_u_cla32_and44_y0 h_u_cla32_and45_h_u_cla32_and44_y0
1 1
.names h_u_cla32_and43_y0 h_u_cla32_and45_h_u_cla32_and43_y0
1 1
.subckt and_gate _a=h_u_cla32_and45_h_u_cla32_and44_y0 _b=h_u_cla32_and45_h_u_cla32_and43_y0 _y0=h_u_cla32_and45_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and46_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and46_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and46_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and46_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and46_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and47_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and47_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and47_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and47_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and47_y0
.names h_u_cla32_and47_y0 h_u_cla32_and48_h_u_cla32_and47_y0
1 1
.names h_u_cla32_and46_y0 h_u_cla32_and48_h_u_cla32_and46_y0
1 1
.subckt and_gate _a=h_u_cla32_and48_h_u_cla32_and47_y0 _b=h_u_cla32_and48_h_u_cla32_and46_y0 _y0=h_u_cla32_and48_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and49_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and49_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and49_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and49_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and49_y0
.names h_u_cla32_and49_y0 h_u_cla32_and50_h_u_cla32_and49_y0
1 1
.names h_u_cla32_and48_y0 h_u_cla32_and50_h_u_cla32_and48_y0
1 1
.subckt and_gate _a=h_u_cla32_and50_h_u_cla32_and49_y0 _b=h_u_cla32_and50_h_u_cla32_and48_y0 _y0=h_u_cla32_and50_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and51_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and51_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and51_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and51_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and51_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and52_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and52_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and52_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and52_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and52_y0
.names h_u_cla32_and52_y0 h_u_cla32_and53_h_u_cla32_and52_y0
1 1
.names h_u_cla32_and51_y0 h_u_cla32_and53_h_u_cla32_and51_y0
1 1
.subckt and_gate _a=h_u_cla32_and53_h_u_cla32_and52_y0 _b=h_u_cla32_and53_h_u_cla32_and51_y0 _y0=h_u_cla32_and53_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and54_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and54_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and54_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and54_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and54_y0
.names h_u_cla32_and54_y0 h_u_cla32_or10_h_u_cla32_and54_y0
1 1
.names h_u_cla32_and38_y0 h_u_cla32_or10_h_u_cla32_and38_y0
1 1
.subckt or_gate _a=h_u_cla32_or10_h_u_cla32_and54_y0 _b=h_u_cla32_or10_h_u_cla32_and38_y0 _y0=h_u_cla32_or10_y0
.names h_u_cla32_or10_y0 h_u_cla32_or11_h_u_cla32_or10_y0
1 1
.names h_u_cla32_and45_y0 h_u_cla32_or11_h_u_cla32_and45_y0
1 1
.subckt or_gate _a=h_u_cla32_or11_h_u_cla32_or10_y0 _b=h_u_cla32_or11_h_u_cla32_and45_y0 _y0=h_u_cla32_or11_y0
.names h_u_cla32_or11_y0 h_u_cla32_or12_h_u_cla32_or11_y0
1 1
.names h_u_cla32_and50_y0 h_u_cla32_or12_h_u_cla32_and50_y0
1 1
.subckt or_gate _a=h_u_cla32_or12_h_u_cla32_or11_y0 _b=h_u_cla32_or12_h_u_cla32_and50_y0 _y0=h_u_cla32_or12_y0
.names h_u_cla32_or12_y0 h_u_cla32_or13_h_u_cla32_or12_y0
1 1
.names h_u_cla32_and53_y0 h_u_cla32_or13_h_u_cla32_and53_y0
1 1
.subckt or_gate _a=h_u_cla32_or13_h_u_cla32_or12_y0 _b=h_u_cla32_or13_h_u_cla32_and53_y0 _y0=h_u_cla32_or13_y0
.names h_u_cla32_pg_logic4_y1 h_u_cla32_or14_h_u_cla32_pg_logic4_y1
1 1
.names h_u_cla32_or13_y0 h_u_cla32_or14_h_u_cla32_or13_y0
1 1
.subckt or_gate _a=h_u_cla32_or14_h_u_cla32_pg_logic4_y1 _b=h_u_cla32_or14_h_u_cla32_or13_y0 _y0=h_u_cla32_or14_y0
.names a_5 h_u_cla32_pg_logic5_a_5
1 1
.names b_5 h_u_cla32_pg_logic5_b_5
1 1
.subckt pg_logic a=h_u_cla32_pg_logic5_a_5 b=h_u_cla32_pg_logic5_b_5 pg_logic_y0=h_u_cla32_pg_logic5_y0 pg_logic_y1=h_u_cla32_pg_logic5_y1 pg_logic_y2=h_u_cla32_pg_logic5_y2
.names h_u_cla32_pg_logic5_y2 h_u_cla32_xor5_h_u_cla32_pg_logic5_y2
1 1
.names h_u_cla32_or14_y0 h_u_cla32_xor5_h_u_cla32_or14_y0
1 1
.subckt xor_gate _a=h_u_cla32_xor5_h_u_cla32_pg_logic5_y2 _b=h_u_cla32_xor5_h_u_cla32_or14_y0 _y0=h_u_cla32_xor5_y0
.names h_u_cla32_pg_logic0_y0 h_u_cla32_and55_h_u_cla32_pg_logic0_y0
1 1
.names constant_wire_0 h_u_cla32_and55_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and55_h_u_cla32_pg_logic0_y0 _b=h_u_cla32_and55_constant_wire_0 _y0=h_u_cla32_and55_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and56_h_u_cla32_pg_logic1_y0
1 1
.names constant_wire_0 h_u_cla32_and56_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and56_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and56_constant_wire_0 _y0=h_u_cla32_and56_y0
.names h_u_cla32_and56_y0 h_u_cla32_and57_h_u_cla32_and56_y0
1 1
.names h_u_cla32_and55_y0 h_u_cla32_and57_h_u_cla32_and55_y0
1 1
.subckt and_gate _a=h_u_cla32_and57_h_u_cla32_and56_y0 _b=h_u_cla32_and57_h_u_cla32_and55_y0 _y0=h_u_cla32_and57_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and58_h_u_cla32_pg_logic2_y0
1 1
.names constant_wire_0 h_u_cla32_and58_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and58_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and58_constant_wire_0 _y0=h_u_cla32_and58_y0
.names h_u_cla32_and58_y0 h_u_cla32_and59_h_u_cla32_and58_y0
1 1
.names h_u_cla32_and57_y0 h_u_cla32_and59_h_u_cla32_and57_y0
1 1
.subckt and_gate _a=h_u_cla32_and59_h_u_cla32_and58_y0 _b=h_u_cla32_and59_h_u_cla32_and57_y0 _y0=h_u_cla32_and59_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and60_h_u_cla32_pg_logic3_y0
1 1
.names constant_wire_0 h_u_cla32_and60_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and60_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and60_constant_wire_0 _y0=h_u_cla32_and60_y0
.names h_u_cla32_and60_y0 h_u_cla32_and61_h_u_cla32_and60_y0
1 1
.names h_u_cla32_and59_y0 h_u_cla32_and61_h_u_cla32_and59_y0
1 1
.subckt and_gate _a=h_u_cla32_and61_h_u_cla32_and60_y0 _b=h_u_cla32_and61_h_u_cla32_and59_y0 _y0=h_u_cla32_and61_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and62_h_u_cla32_pg_logic4_y0
1 1
.names constant_wire_0 h_u_cla32_and62_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and62_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and62_constant_wire_0 _y0=h_u_cla32_and62_y0
.names h_u_cla32_and62_y0 h_u_cla32_and63_h_u_cla32_and62_y0
1 1
.names h_u_cla32_and61_y0 h_u_cla32_and63_h_u_cla32_and61_y0
1 1
.subckt and_gate _a=h_u_cla32_and63_h_u_cla32_and62_y0 _b=h_u_cla32_and63_h_u_cla32_and61_y0 _y0=h_u_cla32_and63_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and64_h_u_cla32_pg_logic5_y0
1 1
.names constant_wire_0 h_u_cla32_and64_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and64_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and64_constant_wire_0 _y0=h_u_cla32_and64_y0
.names h_u_cla32_and64_y0 h_u_cla32_and65_h_u_cla32_and64_y0
1 1
.names h_u_cla32_and63_y0 h_u_cla32_and65_h_u_cla32_and63_y0
1 1
.subckt and_gate _a=h_u_cla32_and65_h_u_cla32_and64_y0 _b=h_u_cla32_and65_h_u_cla32_and63_y0 _y0=h_u_cla32_and65_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and66_h_u_cla32_pg_logic1_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and66_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and66_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and66_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and66_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and67_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and67_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and67_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and67_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and67_y0
.names h_u_cla32_and67_y0 h_u_cla32_and68_h_u_cla32_and67_y0
1 1
.names h_u_cla32_and66_y0 h_u_cla32_and68_h_u_cla32_and66_y0
1 1
.subckt and_gate _a=h_u_cla32_and68_h_u_cla32_and67_y0 _b=h_u_cla32_and68_h_u_cla32_and66_y0 _y0=h_u_cla32_and68_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and69_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and69_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and69_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and69_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and69_y0
.names h_u_cla32_and69_y0 h_u_cla32_and70_h_u_cla32_and69_y0
1 1
.names h_u_cla32_and68_y0 h_u_cla32_and70_h_u_cla32_and68_y0
1 1
.subckt and_gate _a=h_u_cla32_and70_h_u_cla32_and69_y0 _b=h_u_cla32_and70_h_u_cla32_and68_y0 _y0=h_u_cla32_and70_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and71_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and71_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and71_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and71_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and71_y0
.names h_u_cla32_and71_y0 h_u_cla32_and72_h_u_cla32_and71_y0
1 1
.names h_u_cla32_and70_y0 h_u_cla32_and72_h_u_cla32_and70_y0
1 1
.subckt and_gate _a=h_u_cla32_and72_h_u_cla32_and71_y0 _b=h_u_cla32_and72_h_u_cla32_and70_y0 _y0=h_u_cla32_and72_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and73_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and73_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and73_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and73_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and73_y0
.names h_u_cla32_and73_y0 h_u_cla32_and74_h_u_cla32_and73_y0
1 1
.names h_u_cla32_and72_y0 h_u_cla32_and74_h_u_cla32_and72_y0
1 1
.subckt and_gate _a=h_u_cla32_and74_h_u_cla32_and73_y0 _b=h_u_cla32_and74_h_u_cla32_and72_y0 _y0=h_u_cla32_and74_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and75_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and75_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and75_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and75_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and75_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and76_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and76_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and76_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and76_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and76_y0
.names h_u_cla32_and76_y0 h_u_cla32_and77_h_u_cla32_and76_y0
1 1
.names h_u_cla32_and75_y0 h_u_cla32_and77_h_u_cla32_and75_y0
1 1
.subckt and_gate _a=h_u_cla32_and77_h_u_cla32_and76_y0 _b=h_u_cla32_and77_h_u_cla32_and75_y0 _y0=h_u_cla32_and77_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and78_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and78_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and78_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and78_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and78_y0
.names h_u_cla32_and78_y0 h_u_cla32_and79_h_u_cla32_and78_y0
1 1
.names h_u_cla32_and77_y0 h_u_cla32_and79_h_u_cla32_and77_y0
1 1
.subckt and_gate _a=h_u_cla32_and79_h_u_cla32_and78_y0 _b=h_u_cla32_and79_h_u_cla32_and77_y0 _y0=h_u_cla32_and79_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and80_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and80_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and80_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and80_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and80_y0
.names h_u_cla32_and80_y0 h_u_cla32_and81_h_u_cla32_and80_y0
1 1
.names h_u_cla32_and79_y0 h_u_cla32_and81_h_u_cla32_and79_y0
1 1
.subckt and_gate _a=h_u_cla32_and81_h_u_cla32_and80_y0 _b=h_u_cla32_and81_h_u_cla32_and79_y0 _y0=h_u_cla32_and81_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and82_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and82_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and82_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and82_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and82_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and83_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and83_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and83_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and83_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and83_y0
.names h_u_cla32_and83_y0 h_u_cla32_and84_h_u_cla32_and83_y0
1 1
.names h_u_cla32_and82_y0 h_u_cla32_and84_h_u_cla32_and82_y0
1 1
.subckt and_gate _a=h_u_cla32_and84_h_u_cla32_and83_y0 _b=h_u_cla32_and84_h_u_cla32_and82_y0 _y0=h_u_cla32_and84_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and85_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and85_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and85_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and85_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and85_y0
.names h_u_cla32_and85_y0 h_u_cla32_and86_h_u_cla32_and85_y0
1 1
.names h_u_cla32_and84_y0 h_u_cla32_and86_h_u_cla32_and84_y0
1 1
.subckt and_gate _a=h_u_cla32_and86_h_u_cla32_and85_y0 _b=h_u_cla32_and86_h_u_cla32_and84_y0 _y0=h_u_cla32_and86_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and87_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and87_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and87_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and87_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and87_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and88_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and88_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and88_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and88_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and88_y0
.names h_u_cla32_and88_y0 h_u_cla32_and89_h_u_cla32_and88_y0
1 1
.names h_u_cla32_and87_y0 h_u_cla32_and89_h_u_cla32_and87_y0
1 1
.subckt and_gate _a=h_u_cla32_and89_h_u_cla32_and88_y0 _b=h_u_cla32_and89_h_u_cla32_and87_y0 _y0=h_u_cla32_and89_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and90_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and90_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and90_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and90_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and90_y0
.names h_u_cla32_and90_y0 h_u_cla32_or15_h_u_cla32_and90_y0
1 1
.names h_u_cla32_and65_y0 h_u_cla32_or15_h_u_cla32_and65_y0
1 1
.subckt or_gate _a=h_u_cla32_or15_h_u_cla32_and90_y0 _b=h_u_cla32_or15_h_u_cla32_and65_y0 _y0=h_u_cla32_or15_y0
.names h_u_cla32_or15_y0 h_u_cla32_or16_h_u_cla32_or15_y0
1 1
.names h_u_cla32_and74_y0 h_u_cla32_or16_h_u_cla32_and74_y0
1 1
.subckt or_gate _a=h_u_cla32_or16_h_u_cla32_or15_y0 _b=h_u_cla32_or16_h_u_cla32_and74_y0 _y0=h_u_cla32_or16_y0
.names h_u_cla32_or16_y0 h_u_cla32_or17_h_u_cla32_or16_y0
1 1
.names h_u_cla32_and81_y0 h_u_cla32_or17_h_u_cla32_and81_y0
1 1
.subckt or_gate _a=h_u_cla32_or17_h_u_cla32_or16_y0 _b=h_u_cla32_or17_h_u_cla32_and81_y0 _y0=h_u_cla32_or17_y0
.names h_u_cla32_or17_y0 h_u_cla32_or18_h_u_cla32_or17_y0
1 1
.names h_u_cla32_and86_y0 h_u_cla32_or18_h_u_cla32_and86_y0
1 1
.subckt or_gate _a=h_u_cla32_or18_h_u_cla32_or17_y0 _b=h_u_cla32_or18_h_u_cla32_and86_y0 _y0=h_u_cla32_or18_y0
.names h_u_cla32_or18_y0 h_u_cla32_or19_h_u_cla32_or18_y0
1 1
.names h_u_cla32_and89_y0 h_u_cla32_or19_h_u_cla32_and89_y0
1 1
.subckt or_gate _a=h_u_cla32_or19_h_u_cla32_or18_y0 _b=h_u_cla32_or19_h_u_cla32_and89_y0 _y0=h_u_cla32_or19_y0
.names h_u_cla32_pg_logic5_y1 h_u_cla32_or20_h_u_cla32_pg_logic5_y1
1 1
.names h_u_cla32_or19_y0 h_u_cla32_or20_h_u_cla32_or19_y0
1 1
.subckt or_gate _a=h_u_cla32_or20_h_u_cla32_pg_logic5_y1 _b=h_u_cla32_or20_h_u_cla32_or19_y0 _y0=h_u_cla32_or20_y0
.names a_6 h_u_cla32_pg_logic6_a_6
1 1
.names b_6 h_u_cla32_pg_logic6_b_6
1 1
.subckt pg_logic a=h_u_cla32_pg_logic6_a_6 b=h_u_cla32_pg_logic6_b_6 pg_logic_y0=h_u_cla32_pg_logic6_y0 pg_logic_y1=h_u_cla32_pg_logic6_y1 pg_logic_y2=h_u_cla32_pg_logic6_y2
.names h_u_cla32_pg_logic6_y2 h_u_cla32_xor6_h_u_cla32_pg_logic6_y2
1 1
.names h_u_cla32_or20_y0 h_u_cla32_xor6_h_u_cla32_or20_y0
1 1
.subckt xor_gate _a=h_u_cla32_xor6_h_u_cla32_pg_logic6_y2 _b=h_u_cla32_xor6_h_u_cla32_or20_y0 _y0=h_u_cla32_xor6_y0
.names h_u_cla32_pg_logic0_y0 h_u_cla32_and91_h_u_cla32_pg_logic0_y0
1 1
.names constant_wire_0 h_u_cla32_and91_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and91_h_u_cla32_pg_logic0_y0 _b=h_u_cla32_and91_constant_wire_0 _y0=h_u_cla32_and91_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and92_h_u_cla32_pg_logic1_y0
1 1
.names constant_wire_0 h_u_cla32_and92_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and92_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and92_constant_wire_0 _y0=h_u_cla32_and92_y0
.names h_u_cla32_and92_y0 h_u_cla32_and93_h_u_cla32_and92_y0
1 1
.names h_u_cla32_and91_y0 h_u_cla32_and93_h_u_cla32_and91_y0
1 1
.subckt and_gate _a=h_u_cla32_and93_h_u_cla32_and92_y0 _b=h_u_cla32_and93_h_u_cla32_and91_y0 _y0=h_u_cla32_and93_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and94_h_u_cla32_pg_logic2_y0
1 1
.names constant_wire_0 h_u_cla32_and94_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and94_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and94_constant_wire_0 _y0=h_u_cla32_and94_y0
.names h_u_cla32_and94_y0 h_u_cla32_and95_h_u_cla32_and94_y0
1 1
.names h_u_cla32_and93_y0 h_u_cla32_and95_h_u_cla32_and93_y0
1 1
.subckt and_gate _a=h_u_cla32_and95_h_u_cla32_and94_y0 _b=h_u_cla32_and95_h_u_cla32_and93_y0 _y0=h_u_cla32_and95_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and96_h_u_cla32_pg_logic3_y0
1 1
.names constant_wire_0 h_u_cla32_and96_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and96_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and96_constant_wire_0 _y0=h_u_cla32_and96_y0
.names h_u_cla32_and96_y0 h_u_cla32_and97_h_u_cla32_and96_y0
1 1
.names h_u_cla32_and95_y0 h_u_cla32_and97_h_u_cla32_and95_y0
1 1
.subckt and_gate _a=h_u_cla32_and97_h_u_cla32_and96_y0 _b=h_u_cla32_and97_h_u_cla32_and95_y0 _y0=h_u_cla32_and97_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and98_h_u_cla32_pg_logic4_y0
1 1
.names constant_wire_0 h_u_cla32_and98_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and98_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and98_constant_wire_0 _y0=h_u_cla32_and98_y0
.names h_u_cla32_and98_y0 h_u_cla32_and99_h_u_cla32_and98_y0
1 1
.names h_u_cla32_and97_y0 h_u_cla32_and99_h_u_cla32_and97_y0
1 1
.subckt and_gate _a=h_u_cla32_and99_h_u_cla32_and98_y0 _b=h_u_cla32_and99_h_u_cla32_and97_y0 _y0=h_u_cla32_and99_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and100_h_u_cla32_pg_logic5_y0
1 1
.names constant_wire_0 h_u_cla32_and100_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and100_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and100_constant_wire_0 _y0=h_u_cla32_and100_y0
.names h_u_cla32_and100_y0 h_u_cla32_and101_h_u_cla32_and100_y0
1 1
.names h_u_cla32_and99_y0 h_u_cla32_and101_h_u_cla32_and99_y0
1 1
.subckt and_gate _a=h_u_cla32_and101_h_u_cla32_and100_y0 _b=h_u_cla32_and101_h_u_cla32_and99_y0 _y0=h_u_cla32_and101_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and102_h_u_cla32_pg_logic6_y0
1 1
.names constant_wire_0 h_u_cla32_and102_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and102_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and102_constant_wire_0 _y0=h_u_cla32_and102_y0
.names h_u_cla32_and102_y0 h_u_cla32_and103_h_u_cla32_and102_y0
1 1
.names h_u_cla32_and101_y0 h_u_cla32_and103_h_u_cla32_and101_y0
1 1
.subckt and_gate _a=h_u_cla32_and103_h_u_cla32_and102_y0 _b=h_u_cla32_and103_h_u_cla32_and101_y0 _y0=h_u_cla32_and103_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and104_h_u_cla32_pg_logic1_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and104_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and104_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and104_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and104_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and105_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and105_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and105_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and105_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and105_y0
.names h_u_cla32_and105_y0 h_u_cla32_and106_h_u_cla32_and105_y0
1 1
.names h_u_cla32_and104_y0 h_u_cla32_and106_h_u_cla32_and104_y0
1 1
.subckt and_gate _a=h_u_cla32_and106_h_u_cla32_and105_y0 _b=h_u_cla32_and106_h_u_cla32_and104_y0 _y0=h_u_cla32_and106_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and107_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and107_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and107_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and107_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and107_y0
.names h_u_cla32_and107_y0 h_u_cla32_and108_h_u_cla32_and107_y0
1 1
.names h_u_cla32_and106_y0 h_u_cla32_and108_h_u_cla32_and106_y0
1 1
.subckt and_gate _a=h_u_cla32_and108_h_u_cla32_and107_y0 _b=h_u_cla32_and108_h_u_cla32_and106_y0 _y0=h_u_cla32_and108_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and109_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and109_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and109_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and109_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and109_y0
.names h_u_cla32_and109_y0 h_u_cla32_and110_h_u_cla32_and109_y0
1 1
.names h_u_cla32_and108_y0 h_u_cla32_and110_h_u_cla32_and108_y0
1 1
.subckt and_gate _a=h_u_cla32_and110_h_u_cla32_and109_y0 _b=h_u_cla32_and110_h_u_cla32_and108_y0 _y0=h_u_cla32_and110_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and111_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and111_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and111_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and111_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and111_y0
.names h_u_cla32_and111_y0 h_u_cla32_and112_h_u_cla32_and111_y0
1 1
.names h_u_cla32_and110_y0 h_u_cla32_and112_h_u_cla32_and110_y0
1 1
.subckt and_gate _a=h_u_cla32_and112_h_u_cla32_and111_y0 _b=h_u_cla32_and112_h_u_cla32_and110_y0 _y0=h_u_cla32_and112_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and113_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and113_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and113_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and113_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and113_y0
.names h_u_cla32_and113_y0 h_u_cla32_and114_h_u_cla32_and113_y0
1 1
.names h_u_cla32_and112_y0 h_u_cla32_and114_h_u_cla32_and112_y0
1 1
.subckt and_gate _a=h_u_cla32_and114_h_u_cla32_and113_y0 _b=h_u_cla32_and114_h_u_cla32_and112_y0 _y0=h_u_cla32_and114_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and115_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and115_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and115_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and115_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and115_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and116_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and116_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and116_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and116_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and116_y0
.names h_u_cla32_and116_y0 h_u_cla32_and117_h_u_cla32_and116_y0
1 1
.names h_u_cla32_and115_y0 h_u_cla32_and117_h_u_cla32_and115_y0
1 1
.subckt and_gate _a=h_u_cla32_and117_h_u_cla32_and116_y0 _b=h_u_cla32_and117_h_u_cla32_and115_y0 _y0=h_u_cla32_and117_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and118_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and118_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and118_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and118_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and118_y0
.names h_u_cla32_and118_y0 h_u_cla32_and119_h_u_cla32_and118_y0
1 1
.names h_u_cla32_and117_y0 h_u_cla32_and119_h_u_cla32_and117_y0
1 1
.subckt and_gate _a=h_u_cla32_and119_h_u_cla32_and118_y0 _b=h_u_cla32_and119_h_u_cla32_and117_y0 _y0=h_u_cla32_and119_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and120_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and120_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and120_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and120_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and120_y0
.names h_u_cla32_and120_y0 h_u_cla32_and121_h_u_cla32_and120_y0
1 1
.names h_u_cla32_and119_y0 h_u_cla32_and121_h_u_cla32_and119_y0
1 1
.subckt and_gate _a=h_u_cla32_and121_h_u_cla32_and120_y0 _b=h_u_cla32_and121_h_u_cla32_and119_y0 _y0=h_u_cla32_and121_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and122_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and122_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and122_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and122_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and122_y0
.names h_u_cla32_and122_y0 h_u_cla32_and123_h_u_cla32_and122_y0
1 1
.names h_u_cla32_and121_y0 h_u_cla32_and123_h_u_cla32_and121_y0
1 1
.subckt and_gate _a=h_u_cla32_and123_h_u_cla32_and122_y0 _b=h_u_cla32_and123_h_u_cla32_and121_y0 _y0=h_u_cla32_and123_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and124_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and124_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and124_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and124_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and124_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and125_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and125_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and125_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and125_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and125_y0
.names h_u_cla32_and125_y0 h_u_cla32_and126_h_u_cla32_and125_y0
1 1
.names h_u_cla32_and124_y0 h_u_cla32_and126_h_u_cla32_and124_y0
1 1
.subckt and_gate _a=h_u_cla32_and126_h_u_cla32_and125_y0 _b=h_u_cla32_and126_h_u_cla32_and124_y0 _y0=h_u_cla32_and126_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and127_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and127_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and127_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and127_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and127_y0
.names h_u_cla32_and127_y0 h_u_cla32_and128_h_u_cla32_and127_y0
1 1
.names h_u_cla32_and126_y0 h_u_cla32_and128_h_u_cla32_and126_y0
1 1
.subckt and_gate _a=h_u_cla32_and128_h_u_cla32_and127_y0 _b=h_u_cla32_and128_h_u_cla32_and126_y0 _y0=h_u_cla32_and128_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and129_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and129_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and129_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and129_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and129_y0
.names h_u_cla32_and129_y0 h_u_cla32_and130_h_u_cla32_and129_y0
1 1
.names h_u_cla32_and128_y0 h_u_cla32_and130_h_u_cla32_and128_y0
1 1
.subckt and_gate _a=h_u_cla32_and130_h_u_cla32_and129_y0 _b=h_u_cla32_and130_h_u_cla32_and128_y0 _y0=h_u_cla32_and130_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and131_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and131_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and131_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and131_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and131_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and132_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and132_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and132_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and132_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and132_y0
.names h_u_cla32_and132_y0 h_u_cla32_and133_h_u_cla32_and132_y0
1 1
.names h_u_cla32_and131_y0 h_u_cla32_and133_h_u_cla32_and131_y0
1 1
.subckt and_gate _a=h_u_cla32_and133_h_u_cla32_and132_y0 _b=h_u_cla32_and133_h_u_cla32_and131_y0 _y0=h_u_cla32_and133_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and134_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and134_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and134_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and134_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and134_y0
.names h_u_cla32_and134_y0 h_u_cla32_and135_h_u_cla32_and134_y0
1 1
.names h_u_cla32_and133_y0 h_u_cla32_and135_h_u_cla32_and133_y0
1 1
.subckt and_gate _a=h_u_cla32_and135_h_u_cla32_and134_y0 _b=h_u_cla32_and135_h_u_cla32_and133_y0 _y0=h_u_cla32_and135_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and136_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and136_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and136_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and136_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and136_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and137_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and137_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and137_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and137_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and137_y0
.names h_u_cla32_and137_y0 h_u_cla32_and138_h_u_cla32_and137_y0
1 1
.names h_u_cla32_and136_y0 h_u_cla32_and138_h_u_cla32_and136_y0
1 1
.subckt and_gate _a=h_u_cla32_and138_h_u_cla32_and137_y0 _b=h_u_cla32_and138_h_u_cla32_and136_y0 _y0=h_u_cla32_and138_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and139_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and139_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and139_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and139_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and139_y0
.names h_u_cla32_and139_y0 h_u_cla32_or21_h_u_cla32_and139_y0
1 1
.names h_u_cla32_and103_y0 h_u_cla32_or21_h_u_cla32_and103_y0
1 1
.subckt or_gate _a=h_u_cla32_or21_h_u_cla32_and139_y0 _b=h_u_cla32_or21_h_u_cla32_and103_y0 _y0=h_u_cla32_or21_y0
.names h_u_cla32_or21_y0 h_u_cla32_or22_h_u_cla32_or21_y0
1 1
.names h_u_cla32_and114_y0 h_u_cla32_or22_h_u_cla32_and114_y0
1 1
.subckt or_gate _a=h_u_cla32_or22_h_u_cla32_or21_y0 _b=h_u_cla32_or22_h_u_cla32_and114_y0 _y0=h_u_cla32_or22_y0
.names h_u_cla32_or22_y0 h_u_cla32_or23_h_u_cla32_or22_y0
1 1
.names h_u_cla32_and123_y0 h_u_cla32_or23_h_u_cla32_and123_y0
1 1
.subckt or_gate _a=h_u_cla32_or23_h_u_cla32_or22_y0 _b=h_u_cla32_or23_h_u_cla32_and123_y0 _y0=h_u_cla32_or23_y0
.names h_u_cla32_or23_y0 h_u_cla32_or24_h_u_cla32_or23_y0
1 1
.names h_u_cla32_and130_y0 h_u_cla32_or24_h_u_cla32_and130_y0
1 1
.subckt or_gate _a=h_u_cla32_or24_h_u_cla32_or23_y0 _b=h_u_cla32_or24_h_u_cla32_and130_y0 _y0=h_u_cla32_or24_y0
.names h_u_cla32_or24_y0 h_u_cla32_or25_h_u_cla32_or24_y0
1 1
.names h_u_cla32_and135_y0 h_u_cla32_or25_h_u_cla32_and135_y0
1 1
.subckt or_gate _a=h_u_cla32_or25_h_u_cla32_or24_y0 _b=h_u_cla32_or25_h_u_cla32_and135_y0 _y0=h_u_cla32_or25_y0
.names h_u_cla32_or25_y0 h_u_cla32_or26_h_u_cla32_or25_y0
1 1
.names h_u_cla32_and138_y0 h_u_cla32_or26_h_u_cla32_and138_y0
1 1
.subckt or_gate _a=h_u_cla32_or26_h_u_cla32_or25_y0 _b=h_u_cla32_or26_h_u_cla32_and138_y0 _y0=h_u_cla32_or26_y0
.names h_u_cla32_pg_logic6_y1 h_u_cla32_or27_h_u_cla32_pg_logic6_y1
1 1
.names h_u_cla32_or26_y0 h_u_cla32_or27_h_u_cla32_or26_y0
1 1
.subckt or_gate _a=h_u_cla32_or27_h_u_cla32_pg_logic6_y1 _b=h_u_cla32_or27_h_u_cla32_or26_y0 _y0=h_u_cla32_or27_y0
.names a_7 h_u_cla32_pg_logic7_a_7
1 1
.names b_7 h_u_cla32_pg_logic7_b_7
1 1
.subckt pg_logic a=h_u_cla32_pg_logic7_a_7 b=h_u_cla32_pg_logic7_b_7 pg_logic_y0=h_u_cla32_pg_logic7_y0 pg_logic_y1=h_u_cla32_pg_logic7_y1 pg_logic_y2=h_u_cla32_pg_logic7_y2
.names h_u_cla32_pg_logic7_y2 h_u_cla32_xor7_h_u_cla32_pg_logic7_y2
1 1
.names h_u_cla32_or27_y0 h_u_cla32_xor7_h_u_cla32_or27_y0
1 1
.subckt xor_gate _a=h_u_cla32_xor7_h_u_cla32_pg_logic7_y2 _b=h_u_cla32_xor7_h_u_cla32_or27_y0 _y0=h_u_cla32_xor7_y0
.names h_u_cla32_pg_logic0_y0 h_u_cla32_and140_h_u_cla32_pg_logic0_y0
1 1
.names constant_wire_0 h_u_cla32_and140_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and140_h_u_cla32_pg_logic0_y0 _b=h_u_cla32_and140_constant_wire_0 _y0=h_u_cla32_and140_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and141_h_u_cla32_pg_logic1_y0
1 1
.names constant_wire_0 h_u_cla32_and141_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and141_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and141_constant_wire_0 _y0=h_u_cla32_and141_y0
.names h_u_cla32_and141_y0 h_u_cla32_and142_h_u_cla32_and141_y0
1 1
.names h_u_cla32_and140_y0 h_u_cla32_and142_h_u_cla32_and140_y0
1 1
.subckt and_gate _a=h_u_cla32_and142_h_u_cla32_and141_y0 _b=h_u_cla32_and142_h_u_cla32_and140_y0 _y0=h_u_cla32_and142_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and143_h_u_cla32_pg_logic2_y0
1 1
.names constant_wire_0 h_u_cla32_and143_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and143_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and143_constant_wire_0 _y0=h_u_cla32_and143_y0
.names h_u_cla32_and143_y0 h_u_cla32_and144_h_u_cla32_and143_y0
1 1
.names h_u_cla32_and142_y0 h_u_cla32_and144_h_u_cla32_and142_y0
1 1
.subckt and_gate _a=h_u_cla32_and144_h_u_cla32_and143_y0 _b=h_u_cla32_and144_h_u_cla32_and142_y0 _y0=h_u_cla32_and144_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and145_h_u_cla32_pg_logic3_y0
1 1
.names constant_wire_0 h_u_cla32_and145_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and145_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and145_constant_wire_0 _y0=h_u_cla32_and145_y0
.names h_u_cla32_and145_y0 h_u_cla32_and146_h_u_cla32_and145_y0
1 1
.names h_u_cla32_and144_y0 h_u_cla32_and146_h_u_cla32_and144_y0
1 1
.subckt and_gate _a=h_u_cla32_and146_h_u_cla32_and145_y0 _b=h_u_cla32_and146_h_u_cla32_and144_y0 _y0=h_u_cla32_and146_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and147_h_u_cla32_pg_logic4_y0
1 1
.names constant_wire_0 h_u_cla32_and147_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and147_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and147_constant_wire_0 _y0=h_u_cla32_and147_y0
.names h_u_cla32_and147_y0 h_u_cla32_and148_h_u_cla32_and147_y0
1 1
.names h_u_cla32_and146_y0 h_u_cla32_and148_h_u_cla32_and146_y0
1 1
.subckt and_gate _a=h_u_cla32_and148_h_u_cla32_and147_y0 _b=h_u_cla32_and148_h_u_cla32_and146_y0 _y0=h_u_cla32_and148_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and149_h_u_cla32_pg_logic5_y0
1 1
.names constant_wire_0 h_u_cla32_and149_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and149_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and149_constant_wire_0 _y0=h_u_cla32_and149_y0
.names h_u_cla32_and149_y0 h_u_cla32_and150_h_u_cla32_and149_y0
1 1
.names h_u_cla32_and148_y0 h_u_cla32_and150_h_u_cla32_and148_y0
1 1
.subckt and_gate _a=h_u_cla32_and150_h_u_cla32_and149_y0 _b=h_u_cla32_and150_h_u_cla32_and148_y0 _y0=h_u_cla32_and150_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and151_h_u_cla32_pg_logic6_y0
1 1
.names constant_wire_0 h_u_cla32_and151_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and151_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and151_constant_wire_0 _y0=h_u_cla32_and151_y0
.names h_u_cla32_and151_y0 h_u_cla32_and152_h_u_cla32_and151_y0
1 1
.names h_u_cla32_and150_y0 h_u_cla32_and152_h_u_cla32_and150_y0
1 1
.subckt and_gate _a=h_u_cla32_and152_h_u_cla32_and151_y0 _b=h_u_cla32_and152_h_u_cla32_and150_y0 _y0=h_u_cla32_and152_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and153_h_u_cla32_pg_logic7_y0
1 1
.names constant_wire_0 h_u_cla32_and153_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and153_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and153_constant_wire_0 _y0=h_u_cla32_and153_y0
.names h_u_cla32_and153_y0 h_u_cla32_and154_h_u_cla32_and153_y0
1 1
.names h_u_cla32_and152_y0 h_u_cla32_and154_h_u_cla32_and152_y0
1 1
.subckt and_gate _a=h_u_cla32_and154_h_u_cla32_and153_y0 _b=h_u_cla32_and154_h_u_cla32_and152_y0 _y0=h_u_cla32_and154_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and155_h_u_cla32_pg_logic1_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and155_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and155_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and155_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and155_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and156_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and156_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and156_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and156_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and156_y0
.names h_u_cla32_and156_y0 h_u_cla32_and157_h_u_cla32_and156_y0
1 1
.names h_u_cla32_and155_y0 h_u_cla32_and157_h_u_cla32_and155_y0
1 1
.subckt and_gate _a=h_u_cla32_and157_h_u_cla32_and156_y0 _b=h_u_cla32_and157_h_u_cla32_and155_y0 _y0=h_u_cla32_and157_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and158_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and158_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and158_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and158_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and158_y0
.names h_u_cla32_and158_y0 h_u_cla32_and159_h_u_cla32_and158_y0
1 1
.names h_u_cla32_and157_y0 h_u_cla32_and159_h_u_cla32_and157_y0
1 1
.subckt and_gate _a=h_u_cla32_and159_h_u_cla32_and158_y0 _b=h_u_cla32_and159_h_u_cla32_and157_y0 _y0=h_u_cla32_and159_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and160_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and160_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and160_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and160_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and160_y0
.names h_u_cla32_and160_y0 h_u_cla32_and161_h_u_cla32_and160_y0
1 1
.names h_u_cla32_and159_y0 h_u_cla32_and161_h_u_cla32_and159_y0
1 1
.subckt and_gate _a=h_u_cla32_and161_h_u_cla32_and160_y0 _b=h_u_cla32_and161_h_u_cla32_and159_y0 _y0=h_u_cla32_and161_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and162_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and162_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and162_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and162_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and162_y0
.names h_u_cla32_and162_y0 h_u_cla32_and163_h_u_cla32_and162_y0
1 1
.names h_u_cla32_and161_y0 h_u_cla32_and163_h_u_cla32_and161_y0
1 1
.subckt and_gate _a=h_u_cla32_and163_h_u_cla32_and162_y0 _b=h_u_cla32_and163_h_u_cla32_and161_y0 _y0=h_u_cla32_and163_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and164_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and164_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and164_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and164_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and164_y0
.names h_u_cla32_and164_y0 h_u_cla32_and165_h_u_cla32_and164_y0
1 1
.names h_u_cla32_and163_y0 h_u_cla32_and165_h_u_cla32_and163_y0
1 1
.subckt and_gate _a=h_u_cla32_and165_h_u_cla32_and164_y0 _b=h_u_cla32_and165_h_u_cla32_and163_y0 _y0=h_u_cla32_and165_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and166_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and166_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and166_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and166_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and166_y0
.names h_u_cla32_and166_y0 h_u_cla32_and167_h_u_cla32_and166_y0
1 1
.names h_u_cla32_and165_y0 h_u_cla32_and167_h_u_cla32_and165_y0
1 1
.subckt and_gate _a=h_u_cla32_and167_h_u_cla32_and166_y0 _b=h_u_cla32_and167_h_u_cla32_and165_y0 _y0=h_u_cla32_and167_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and168_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and168_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and168_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and168_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and168_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and169_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and169_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and169_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and169_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and169_y0
.names h_u_cla32_and169_y0 h_u_cla32_and170_h_u_cla32_and169_y0
1 1
.names h_u_cla32_and168_y0 h_u_cla32_and170_h_u_cla32_and168_y0
1 1
.subckt and_gate _a=h_u_cla32_and170_h_u_cla32_and169_y0 _b=h_u_cla32_and170_h_u_cla32_and168_y0 _y0=h_u_cla32_and170_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and171_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and171_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and171_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and171_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and171_y0
.names h_u_cla32_and171_y0 h_u_cla32_and172_h_u_cla32_and171_y0
1 1
.names h_u_cla32_and170_y0 h_u_cla32_and172_h_u_cla32_and170_y0
1 1
.subckt and_gate _a=h_u_cla32_and172_h_u_cla32_and171_y0 _b=h_u_cla32_and172_h_u_cla32_and170_y0 _y0=h_u_cla32_and172_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and173_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and173_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and173_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and173_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and173_y0
.names h_u_cla32_and173_y0 h_u_cla32_and174_h_u_cla32_and173_y0
1 1
.names h_u_cla32_and172_y0 h_u_cla32_and174_h_u_cla32_and172_y0
1 1
.subckt and_gate _a=h_u_cla32_and174_h_u_cla32_and173_y0 _b=h_u_cla32_and174_h_u_cla32_and172_y0 _y0=h_u_cla32_and174_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and175_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and175_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and175_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and175_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and175_y0
.names h_u_cla32_and175_y0 h_u_cla32_and176_h_u_cla32_and175_y0
1 1
.names h_u_cla32_and174_y0 h_u_cla32_and176_h_u_cla32_and174_y0
1 1
.subckt and_gate _a=h_u_cla32_and176_h_u_cla32_and175_y0 _b=h_u_cla32_and176_h_u_cla32_and174_y0 _y0=h_u_cla32_and176_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and177_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and177_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and177_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and177_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and177_y0
.names h_u_cla32_and177_y0 h_u_cla32_and178_h_u_cla32_and177_y0
1 1
.names h_u_cla32_and176_y0 h_u_cla32_and178_h_u_cla32_and176_y0
1 1
.subckt and_gate _a=h_u_cla32_and178_h_u_cla32_and177_y0 _b=h_u_cla32_and178_h_u_cla32_and176_y0 _y0=h_u_cla32_and178_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and179_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and179_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and179_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and179_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and179_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and180_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and180_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and180_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and180_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and180_y0
.names h_u_cla32_and180_y0 h_u_cla32_and181_h_u_cla32_and180_y0
1 1
.names h_u_cla32_and179_y0 h_u_cla32_and181_h_u_cla32_and179_y0
1 1
.subckt and_gate _a=h_u_cla32_and181_h_u_cla32_and180_y0 _b=h_u_cla32_and181_h_u_cla32_and179_y0 _y0=h_u_cla32_and181_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and182_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and182_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and182_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and182_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and182_y0
.names h_u_cla32_and182_y0 h_u_cla32_and183_h_u_cla32_and182_y0
1 1
.names h_u_cla32_and181_y0 h_u_cla32_and183_h_u_cla32_and181_y0
1 1
.subckt and_gate _a=h_u_cla32_and183_h_u_cla32_and182_y0 _b=h_u_cla32_and183_h_u_cla32_and181_y0 _y0=h_u_cla32_and183_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and184_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and184_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and184_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and184_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and184_y0
.names h_u_cla32_and184_y0 h_u_cla32_and185_h_u_cla32_and184_y0
1 1
.names h_u_cla32_and183_y0 h_u_cla32_and185_h_u_cla32_and183_y0
1 1
.subckt and_gate _a=h_u_cla32_and185_h_u_cla32_and184_y0 _b=h_u_cla32_and185_h_u_cla32_and183_y0 _y0=h_u_cla32_and185_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and186_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and186_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and186_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and186_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and186_y0
.names h_u_cla32_and186_y0 h_u_cla32_and187_h_u_cla32_and186_y0
1 1
.names h_u_cla32_and185_y0 h_u_cla32_and187_h_u_cla32_and185_y0
1 1
.subckt and_gate _a=h_u_cla32_and187_h_u_cla32_and186_y0 _b=h_u_cla32_and187_h_u_cla32_and185_y0 _y0=h_u_cla32_and187_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and188_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and188_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and188_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and188_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and188_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and189_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and189_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and189_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and189_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and189_y0
.names h_u_cla32_and189_y0 h_u_cla32_and190_h_u_cla32_and189_y0
1 1
.names h_u_cla32_and188_y0 h_u_cla32_and190_h_u_cla32_and188_y0
1 1
.subckt and_gate _a=h_u_cla32_and190_h_u_cla32_and189_y0 _b=h_u_cla32_and190_h_u_cla32_and188_y0 _y0=h_u_cla32_and190_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and191_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and191_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and191_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and191_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and191_y0
.names h_u_cla32_and191_y0 h_u_cla32_and192_h_u_cla32_and191_y0
1 1
.names h_u_cla32_and190_y0 h_u_cla32_and192_h_u_cla32_and190_y0
1 1
.subckt and_gate _a=h_u_cla32_and192_h_u_cla32_and191_y0 _b=h_u_cla32_and192_h_u_cla32_and190_y0 _y0=h_u_cla32_and192_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and193_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and193_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and193_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and193_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and193_y0
.names h_u_cla32_and193_y0 h_u_cla32_and194_h_u_cla32_and193_y0
1 1
.names h_u_cla32_and192_y0 h_u_cla32_and194_h_u_cla32_and192_y0
1 1
.subckt and_gate _a=h_u_cla32_and194_h_u_cla32_and193_y0 _b=h_u_cla32_and194_h_u_cla32_and192_y0 _y0=h_u_cla32_and194_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and195_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and195_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and195_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and195_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and195_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and196_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and196_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and196_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and196_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and196_y0
.names h_u_cla32_and196_y0 h_u_cla32_and197_h_u_cla32_and196_y0
1 1
.names h_u_cla32_and195_y0 h_u_cla32_and197_h_u_cla32_and195_y0
1 1
.subckt and_gate _a=h_u_cla32_and197_h_u_cla32_and196_y0 _b=h_u_cla32_and197_h_u_cla32_and195_y0 _y0=h_u_cla32_and197_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and198_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and198_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and198_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and198_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and198_y0
.names h_u_cla32_and198_y0 h_u_cla32_and199_h_u_cla32_and198_y0
1 1
.names h_u_cla32_and197_y0 h_u_cla32_and199_h_u_cla32_and197_y0
1 1
.subckt and_gate _a=h_u_cla32_and199_h_u_cla32_and198_y0 _b=h_u_cla32_and199_h_u_cla32_and197_y0 _y0=h_u_cla32_and199_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and200_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and200_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and200_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and200_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and200_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and201_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and201_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and201_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and201_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and201_y0
.names h_u_cla32_and201_y0 h_u_cla32_and202_h_u_cla32_and201_y0
1 1
.names h_u_cla32_and200_y0 h_u_cla32_and202_h_u_cla32_and200_y0
1 1
.subckt and_gate _a=h_u_cla32_and202_h_u_cla32_and201_y0 _b=h_u_cla32_and202_h_u_cla32_and200_y0 _y0=h_u_cla32_and202_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and203_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and203_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and203_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and203_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and203_y0
.names h_u_cla32_and203_y0 h_u_cla32_or28_h_u_cla32_and203_y0
1 1
.names h_u_cla32_and154_y0 h_u_cla32_or28_h_u_cla32_and154_y0
1 1
.subckt or_gate _a=h_u_cla32_or28_h_u_cla32_and203_y0 _b=h_u_cla32_or28_h_u_cla32_and154_y0 _y0=h_u_cla32_or28_y0
.names h_u_cla32_or28_y0 h_u_cla32_or29_h_u_cla32_or28_y0
1 1
.names h_u_cla32_and167_y0 h_u_cla32_or29_h_u_cla32_and167_y0
1 1
.subckt or_gate _a=h_u_cla32_or29_h_u_cla32_or28_y0 _b=h_u_cla32_or29_h_u_cla32_and167_y0 _y0=h_u_cla32_or29_y0
.names h_u_cla32_or29_y0 h_u_cla32_or30_h_u_cla32_or29_y0
1 1
.names h_u_cla32_and178_y0 h_u_cla32_or30_h_u_cla32_and178_y0
1 1
.subckt or_gate _a=h_u_cla32_or30_h_u_cla32_or29_y0 _b=h_u_cla32_or30_h_u_cla32_and178_y0 _y0=h_u_cla32_or30_y0
.names h_u_cla32_or30_y0 h_u_cla32_or31_h_u_cla32_or30_y0
1 1
.names h_u_cla32_and187_y0 h_u_cla32_or31_h_u_cla32_and187_y0
1 1
.subckt or_gate _a=h_u_cla32_or31_h_u_cla32_or30_y0 _b=h_u_cla32_or31_h_u_cla32_and187_y0 _y0=h_u_cla32_or31_y0
.names h_u_cla32_or31_y0 h_u_cla32_or32_h_u_cla32_or31_y0
1 1
.names h_u_cla32_and194_y0 h_u_cla32_or32_h_u_cla32_and194_y0
1 1
.subckt or_gate _a=h_u_cla32_or32_h_u_cla32_or31_y0 _b=h_u_cla32_or32_h_u_cla32_and194_y0 _y0=h_u_cla32_or32_y0
.names h_u_cla32_or32_y0 h_u_cla32_or33_h_u_cla32_or32_y0
1 1
.names h_u_cla32_and199_y0 h_u_cla32_or33_h_u_cla32_and199_y0
1 1
.subckt or_gate _a=h_u_cla32_or33_h_u_cla32_or32_y0 _b=h_u_cla32_or33_h_u_cla32_and199_y0 _y0=h_u_cla32_or33_y0
.names h_u_cla32_or33_y0 h_u_cla32_or34_h_u_cla32_or33_y0
1 1
.names h_u_cla32_and202_y0 h_u_cla32_or34_h_u_cla32_and202_y0
1 1
.subckt or_gate _a=h_u_cla32_or34_h_u_cla32_or33_y0 _b=h_u_cla32_or34_h_u_cla32_and202_y0 _y0=h_u_cla32_or34_y0
.names h_u_cla32_pg_logic7_y1 h_u_cla32_or35_h_u_cla32_pg_logic7_y1
1 1
.names h_u_cla32_or34_y0 h_u_cla32_or35_h_u_cla32_or34_y0
1 1
.subckt or_gate _a=h_u_cla32_or35_h_u_cla32_pg_logic7_y1 _b=h_u_cla32_or35_h_u_cla32_or34_y0 _y0=h_u_cla32_or35_y0
.names a_8 h_u_cla32_pg_logic8_a_8
1 1
.names b_8 h_u_cla32_pg_logic8_b_8
1 1
.subckt pg_logic a=h_u_cla32_pg_logic8_a_8 b=h_u_cla32_pg_logic8_b_8 pg_logic_y0=h_u_cla32_pg_logic8_y0 pg_logic_y1=h_u_cla32_pg_logic8_y1 pg_logic_y2=h_u_cla32_pg_logic8_y2
.names h_u_cla32_pg_logic8_y2 h_u_cla32_xor8_h_u_cla32_pg_logic8_y2
1 1
.names h_u_cla32_or35_y0 h_u_cla32_xor8_h_u_cla32_or35_y0
1 1
.subckt xor_gate _a=h_u_cla32_xor8_h_u_cla32_pg_logic8_y2 _b=h_u_cla32_xor8_h_u_cla32_or35_y0 _y0=h_u_cla32_xor8_y0
.names h_u_cla32_pg_logic0_y0 h_u_cla32_and204_h_u_cla32_pg_logic0_y0
1 1
.names constant_wire_0 h_u_cla32_and204_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and204_h_u_cla32_pg_logic0_y0 _b=h_u_cla32_and204_constant_wire_0 _y0=h_u_cla32_and204_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and205_h_u_cla32_pg_logic1_y0
1 1
.names constant_wire_0 h_u_cla32_and205_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and205_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and205_constant_wire_0 _y0=h_u_cla32_and205_y0
.names h_u_cla32_and205_y0 h_u_cla32_and206_h_u_cla32_and205_y0
1 1
.names h_u_cla32_and204_y0 h_u_cla32_and206_h_u_cla32_and204_y0
1 1
.subckt and_gate _a=h_u_cla32_and206_h_u_cla32_and205_y0 _b=h_u_cla32_and206_h_u_cla32_and204_y0 _y0=h_u_cla32_and206_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and207_h_u_cla32_pg_logic2_y0
1 1
.names constant_wire_0 h_u_cla32_and207_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and207_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and207_constant_wire_0 _y0=h_u_cla32_and207_y0
.names h_u_cla32_and207_y0 h_u_cla32_and208_h_u_cla32_and207_y0
1 1
.names h_u_cla32_and206_y0 h_u_cla32_and208_h_u_cla32_and206_y0
1 1
.subckt and_gate _a=h_u_cla32_and208_h_u_cla32_and207_y0 _b=h_u_cla32_and208_h_u_cla32_and206_y0 _y0=h_u_cla32_and208_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and209_h_u_cla32_pg_logic3_y0
1 1
.names constant_wire_0 h_u_cla32_and209_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and209_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and209_constant_wire_0 _y0=h_u_cla32_and209_y0
.names h_u_cla32_and209_y0 h_u_cla32_and210_h_u_cla32_and209_y0
1 1
.names h_u_cla32_and208_y0 h_u_cla32_and210_h_u_cla32_and208_y0
1 1
.subckt and_gate _a=h_u_cla32_and210_h_u_cla32_and209_y0 _b=h_u_cla32_and210_h_u_cla32_and208_y0 _y0=h_u_cla32_and210_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and211_h_u_cla32_pg_logic4_y0
1 1
.names constant_wire_0 h_u_cla32_and211_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and211_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and211_constant_wire_0 _y0=h_u_cla32_and211_y0
.names h_u_cla32_and211_y0 h_u_cla32_and212_h_u_cla32_and211_y0
1 1
.names h_u_cla32_and210_y0 h_u_cla32_and212_h_u_cla32_and210_y0
1 1
.subckt and_gate _a=h_u_cla32_and212_h_u_cla32_and211_y0 _b=h_u_cla32_and212_h_u_cla32_and210_y0 _y0=h_u_cla32_and212_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and213_h_u_cla32_pg_logic5_y0
1 1
.names constant_wire_0 h_u_cla32_and213_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and213_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and213_constant_wire_0 _y0=h_u_cla32_and213_y0
.names h_u_cla32_and213_y0 h_u_cla32_and214_h_u_cla32_and213_y0
1 1
.names h_u_cla32_and212_y0 h_u_cla32_and214_h_u_cla32_and212_y0
1 1
.subckt and_gate _a=h_u_cla32_and214_h_u_cla32_and213_y0 _b=h_u_cla32_and214_h_u_cla32_and212_y0 _y0=h_u_cla32_and214_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and215_h_u_cla32_pg_logic6_y0
1 1
.names constant_wire_0 h_u_cla32_and215_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and215_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and215_constant_wire_0 _y0=h_u_cla32_and215_y0
.names h_u_cla32_and215_y0 h_u_cla32_and216_h_u_cla32_and215_y0
1 1
.names h_u_cla32_and214_y0 h_u_cla32_and216_h_u_cla32_and214_y0
1 1
.subckt and_gate _a=h_u_cla32_and216_h_u_cla32_and215_y0 _b=h_u_cla32_and216_h_u_cla32_and214_y0 _y0=h_u_cla32_and216_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and217_h_u_cla32_pg_logic7_y0
1 1
.names constant_wire_0 h_u_cla32_and217_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and217_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and217_constant_wire_0 _y0=h_u_cla32_and217_y0
.names h_u_cla32_and217_y0 h_u_cla32_and218_h_u_cla32_and217_y0
1 1
.names h_u_cla32_and216_y0 h_u_cla32_and218_h_u_cla32_and216_y0
1 1
.subckt and_gate _a=h_u_cla32_and218_h_u_cla32_and217_y0 _b=h_u_cla32_and218_h_u_cla32_and216_y0 _y0=h_u_cla32_and218_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and219_h_u_cla32_pg_logic8_y0
1 1
.names constant_wire_0 h_u_cla32_and219_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and219_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and219_constant_wire_0 _y0=h_u_cla32_and219_y0
.names h_u_cla32_and219_y0 h_u_cla32_and220_h_u_cla32_and219_y0
1 1
.names h_u_cla32_and218_y0 h_u_cla32_and220_h_u_cla32_and218_y0
1 1
.subckt and_gate _a=h_u_cla32_and220_h_u_cla32_and219_y0 _b=h_u_cla32_and220_h_u_cla32_and218_y0 _y0=h_u_cla32_and220_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and221_h_u_cla32_pg_logic1_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and221_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and221_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and221_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and221_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and222_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and222_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and222_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and222_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and222_y0
.names h_u_cla32_and222_y0 h_u_cla32_and223_h_u_cla32_and222_y0
1 1
.names h_u_cla32_and221_y0 h_u_cla32_and223_h_u_cla32_and221_y0
1 1
.subckt and_gate _a=h_u_cla32_and223_h_u_cla32_and222_y0 _b=h_u_cla32_and223_h_u_cla32_and221_y0 _y0=h_u_cla32_and223_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and224_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and224_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and224_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and224_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and224_y0
.names h_u_cla32_and224_y0 h_u_cla32_and225_h_u_cla32_and224_y0
1 1
.names h_u_cla32_and223_y0 h_u_cla32_and225_h_u_cla32_and223_y0
1 1
.subckt and_gate _a=h_u_cla32_and225_h_u_cla32_and224_y0 _b=h_u_cla32_and225_h_u_cla32_and223_y0 _y0=h_u_cla32_and225_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and226_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and226_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and226_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and226_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and226_y0
.names h_u_cla32_and226_y0 h_u_cla32_and227_h_u_cla32_and226_y0
1 1
.names h_u_cla32_and225_y0 h_u_cla32_and227_h_u_cla32_and225_y0
1 1
.subckt and_gate _a=h_u_cla32_and227_h_u_cla32_and226_y0 _b=h_u_cla32_and227_h_u_cla32_and225_y0 _y0=h_u_cla32_and227_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and228_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and228_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and228_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and228_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and228_y0
.names h_u_cla32_and228_y0 h_u_cla32_and229_h_u_cla32_and228_y0
1 1
.names h_u_cla32_and227_y0 h_u_cla32_and229_h_u_cla32_and227_y0
1 1
.subckt and_gate _a=h_u_cla32_and229_h_u_cla32_and228_y0 _b=h_u_cla32_and229_h_u_cla32_and227_y0 _y0=h_u_cla32_and229_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and230_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and230_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and230_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and230_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and230_y0
.names h_u_cla32_and230_y0 h_u_cla32_and231_h_u_cla32_and230_y0
1 1
.names h_u_cla32_and229_y0 h_u_cla32_and231_h_u_cla32_and229_y0
1 1
.subckt and_gate _a=h_u_cla32_and231_h_u_cla32_and230_y0 _b=h_u_cla32_and231_h_u_cla32_and229_y0 _y0=h_u_cla32_and231_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and232_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and232_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and232_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and232_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and232_y0
.names h_u_cla32_and232_y0 h_u_cla32_and233_h_u_cla32_and232_y0
1 1
.names h_u_cla32_and231_y0 h_u_cla32_and233_h_u_cla32_and231_y0
1 1
.subckt and_gate _a=h_u_cla32_and233_h_u_cla32_and232_y0 _b=h_u_cla32_and233_h_u_cla32_and231_y0 _y0=h_u_cla32_and233_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and234_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and234_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and234_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and234_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and234_y0
.names h_u_cla32_and234_y0 h_u_cla32_and235_h_u_cla32_and234_y0
1 1
.names h_u_cla32_and233_y0 h_u_cla32_and235_h_u_cla32_and233_y0
1 1
.subckt and_gate _a=h_u_cla32_and235_h_u_cla32_and234_y0 _b=h_u_cla32_and235_h_u_cla32_and233_y0 _y0=h_u_cla32_and235_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and236_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and236_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and236_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and236_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and236_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and237_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and237_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and237_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and237_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and237_y0
.names h_u_cla32_and237_y0 h_u_cla32_and238_h_u_cla32_and237_y0
1 1
.names h_u_cla32_and236_y0 h_u_cla32_and238_h_u_cla32_and236_y0
1 1
.subckt and_gate _a=h_u_cla32_and238_h_u_cla32_and237_y0 _b=h_u_cla32_and238_h_u_cla32_and236_y0 _y0=h_u_cla32_and238_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and239_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and239_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and239_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and239_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and239_y0
.names h_u_cla32_and239_y0 h_u_cla32_and240_h_u_cla32_and239_y0
1 1
.names h_u_cla32_and238_y0 h_u_cla32_and240_h_u_cla32_and238_y0
1 1
.subckt and_gate _a=h_u_cla32_and240_h_u_cla32_and239_y0 _b=h_u_cla32_and240_h_u_cla32_and238_y0 _y0=h_u_cla32_and240_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and241_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and241_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and241_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and241_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and241_y0
.names h_u_cla32_and241_y0 h_u_cla32_and242_h_u_cla32_and241_y0
1 1
.names h_u_cla32_and240_y0 h_u_cla32_and242_h_u_cla32_and240_y0
1 1
.subckt and_gate _a=h_u_cla32_and242_h_u_cla32_and241_y0 _b=h_u_cla32_and242_h_u_cla32_and240_y0 _y0=h_u_cla32_and242_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and243_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and243_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and243_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and243_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and243_y0
.names h_u_cla32_and243_y0 h_u_cla32_and244_h_u_cla32_and243_y0
1 1
.names h_u_cla32_and242_y0 h_u_cla32_and244_h_u_cla32_and242_y0
1 1
.subckt and_gate _a=h_u_cla32_and244_h_u_cla32_and243_y0 _b=h_u_cla32_and244_h_u_cla32_and242_y0 _y0=h_u_cla32_and244_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and245_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and245_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and245_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and245_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and245_y0
.names h_u_cla32_and245_y0 h_u_cla32_and246_h_u_cla32_and245_y0
1 1
.names h_u_cla32_and244_y0 h_u_cla32_and246_h_u_cla32_and244_y0
1 1
.subckt and_gate _a=h_u_cla32_and246_h_u_cla32_and245_y0 _b=h_u_cla32_and246_h_u_cla32_and244_y0 _y0=h_u_cla32_and246_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and247_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and247_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and247_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and247_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and247_y0
.names h_u_cla32_and247_y0 h_u_cla32_and248_h_u_cla32_and247_y0
1 1
.names h_u_cla32_and246_y0 h_u_cla32_and248_h_u_cla32_and246_y0
1 1
.subckt and_gate _a=h_u_cla32_and248_h_u_cla32_and247_y0 _b=h_u_cla32_and248_h_u_cla32_and246_y0 _y0=h_u_cla32_and248_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and249_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and249_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and249_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and249_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and249_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and250_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and250_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and250_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and250_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and250_y0
.names h_u_cla32_and250_y0 h_u_cla32_and251_h_u_cla32_and250_y0
1 1
.names h_u_cla32_and249_y0 h_u_cla32_and251_h_u_cla32_and249_y0
1 1
.subckt and_gate _a=h_u_cla32_and251_h_u_cla32_and250_y0 _b=h_u_cla32_and251_h_u_cla32_and249_y0 _y0=h_u_cla32_and251_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and252_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and252_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and252_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and252_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and252_y0
.names h_u_cla32_and252_y0 h_u_cla32_and253_h_u_cla32_and252_y0
1 1
.names h_u_cla32_and251_y0 h_u_cla32_and253_h_u_cla32_and251_y0
1 1
.subckt and_gate _a=h_u_cla32_and253_h_u_cla32_and252_y0 _b=h_u_cla32_and253_h_u_cla32_and251_y0 _y0=h_u_cla32_and253_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and254_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and254_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and254_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and254_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and254_y0
.names h_u_cla32_and254_y0 h_u_cla32_and255_h_u_cla32_and254_y0
1 1
.names h_u_cla32_and253_y0 h_u_cla32_and255_h_u_cla32_and253_y0
1 1
.subckt and_gate _a=h_u_cla32_and255_h_u_cla32_and254_y0 _b=h_u_cla32_and255_h_u_cla32_and253_y0 _y0=h_u_cla32_and255_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and256_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and256_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and256_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and256_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and256_y0
.names h_u_cla32_and256_y0 h_u_cla32_and257_h_u_cla32_and256_y0
1 1
.names h_u_cla32_and255_y0 h_u_cla32_and257_h_u_cla32_and255_y0
1 1
.subckt and_gate _a=h_u_cla32_and257_h_u_cla32_and256_y0 _b=h_u_cla32_and257_h_u_cla32_and255_y0 _y0=h_u_cla32_and257_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and258_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and258_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and258_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and258_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and258_y0
.names h_u_cla32_and258_y0 h_u_cla32_and259_h_u_cla32_and258_y0
1 1
.names h_u_cla32_and257_y0 h_u_cla32_and259_h_u_cla32_and257_y0
1 1
.subckt and_gate _a=h_u_cla32_and259_h_u_cla32_and258_y0 _b=h_u_cla32_and259_h_u_cla32_and257_y0 _y0=h_u_cla32_and259_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and260_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and260_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and260_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and260_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and260_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and261_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and261_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and261_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and261_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and261_y0
.names h_u_cla32_and261_y0 h_u_cla32_and262_h_u_cla32_and261_y0
1 1
.names h_u_cla32_and260_y0 h_u_cla32_and262_h_u_cla32_and260_y0
1 1
.subckt and_gate _a=h_u_cla32_and262_h_u_cla32_and261_y0 _b=h_u_cla32_and262_h_u_cla32_and260_y0 _y0=h_u_cla32_and262_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and263_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and263_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and263_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and263_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and263_y0
.names h_u_cla32_and263_y0 h_u_cla32_and264_h_u_cla32_and263_y0
1 1
.names h_u_cla32_and262_y0 h_u_cla32_and264_h_u_cla32_and262_y0
1 1
.subckt and_gate _a=h_u_cla32_and264_h_u_cla32_and263_y0 _b=h_u_cla32_and264_h_u_cla32_and262_y0 _y0=h_u_cla32_and264_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and265_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and265_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and265_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and265_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and265_y0
.names h_u_cla32_and265_y0 h_u_cla32_and266_h_u_cla32_and265_y0
1 1
.names h_u_cla32_and264_y0 h_u_cla32_and266_h_u_cla32_and264_y0
1 1
.subckt and_gate _a=h_u_cla32_and266_h_u_cla32_and265_y0 _b=h_u_cla32_and266_h_u_cla32_and264_y0 _y0=h_u_cla32_and266_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and267_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and267_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and267_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and267_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and267_y0
.names h_u_cla32_and267_y0 h_u_cla32_and268_h_u_cla32_and267_y0
1 1
.names h_u_cla32_and266_y0 h_u_cla32_and268_h_u_cla32_and266_y0
1 1
.subckt and_gate _a=h_u_cla32_and268_h_u_cla32_and267_y0 _b=h_u_cla32_and268_h_u_cla32_and266_y0 _y0=h_u_cla32_and268_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and269_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and269_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and269_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and269_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and269_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and270_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and270_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and270_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and270_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and270_y0
.names h_u_cla32_and270_y0 h_u_cla32_and271_h_u_cla32_and270_y0
1 1
.names h_u_cla32_and269_y0 h_u_cla32_and271_h_u_cla32_and269_y0
1 1
.subckt and_gate _a=h_u_cla32_and271_h_u_cla32_and270_y0 _b=h_u_cla32_and271_h_u_cla32_and269_y0 _y0=h_u_cla32_and271_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and272_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and272_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and272_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and272_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and272_y0
.names h_u_cla32_and272_y0 h_u_cla32_and273_h_u_cla32_and272_y0
1 1
.names h_u_cla32_and271_y0 h_u_cla32_and273_h_u_cla32_and271_y0
1 1
.subckt and_gate _a=h_u_cla32_and273_h_u_cla32_and272_y0 _b=h_u_cla32_and273_h_u_cla32_and271_y0 _y0=h_u_cla32_and273_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and274_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and274_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and274_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and274_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and274_y0
.names h_u_cla32_and274_y0 h_u_cla32_and275_h_u_cla32_and274_y0
1 1
.names h_u_cla32_and273_y0 h_u_cla32_and275_h_u_cla32_and273_y0
1 1
.subckt and_gate _a=h_u_cla32_and275_h_u_cla32_and274_y0 _b=h_u_cla32_and275_h_u_cla32_and273_y0 _y0=h_u_cla32_and275_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and276_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and276_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and276_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and276_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and276_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and277_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and277_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and277_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and277_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and277_y0
.names h_u_cla32_and277_y0 h_u_cla32_and278_h_u_cla32_and277_y0
1 1
.names h_u_cla32_and276_y0 h_u_cla32_and278_h_u_cla32_and276_y0
1 1
.subckt and_gate _a=h_u_cla32_and278_h_u_cla32_and277_y0 _b=h_u_cla32_and278_h_u_cla32_and276_y0 _y0=h_u_cla32_and278_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and279_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and279_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and279_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and279_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and279_y0
.names h_u_cla32_and279_y0 h_u_cla32_and280_h_u_cla32_and279_y0
1 1
.names h_u_cla32_and278_y0 h_u_cla32_and280_h_u_cla32_and278_y0
1 1
.subckt and_gate _a=h_u_cla32_and280_h_u_cla32_and279_y0 _b=h_u_cla32_and280_h_u_cla32_and278_y0 _y0=h_u_cla32_and280_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and281_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and281_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and281_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and281_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and281_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and282_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and282_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and282_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and282_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and282_y0
.names h_u_cla32_and282_y0 h_u_cla32_and283_h_u_cla32_and282_y0
1 1
.names h_u_cla32_and281_y0 h_u_cla32_and283_h_u_cla32_and281_y0
1 1
.subckt and_gate _a=h_u_cla32_and283_h_u_cla32_and282_y0 _b=h_u_cla32_and283_h_u_cla32_and281_y0 _y0=h_u_cla32_and283_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and284_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and284_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and284_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and284_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and284_y0
.names h_u_cla32_and284_y0 h_u_cla32_or36_h_u_cla32_and284_y0
1 1
.names h_u_cla32_and220_y0 h_u_cla32_or36_h_u_cla32_and220_y0
1 1
.subckt or_gate _a=h_u_cla32_or36_h_u_cla32_and284_y0 _b=h_u_cla32_or36_h_u_cla32_and220_y0 _y0=h_u_cla32_or36_y0
.names h_u_cla32_or36_y0 h_u_cla32_or37_h_u_cla32_or36_y0
1 1
.names h_u_cla32_and235_y0 h_u_cla32_or37_h_u_cla32_and235_y0
1 1
.subckt or_gate _a=h_u_cla32_or37_h_u_cla32_or36_y0 _b=h_u_cla32_or37_h_u_cla32_and235_y0 _y0=h_u_cla32_or37_y0
.names h_u_cla32_or37_y0 h_u_cla32_or38_h_u_cla32_or37_y0
1 1
.names h_u_cla32_and248_y0 h_u_cla32_or38_h_u_cla32_and248_y0
1 1
.subckt or_gate _a=h_u_cla32_or38_h_u_cla32_or37_y0 _b=h_u_cla32_or38_h_u_cla32_and248_y0 _y0=h_u_cla32_or38_y0
.names h_u_cla32_or38_y0 h_u_cla32_or39_h_u_cla32_or38_y0
1 1
.names h_u_cla32_and259_y0 h_u_cla32_or39_h_u_cla32_and259_y0
1 1
.subckt or_gate _a=h_u_cla32_or39_h_u_cla32_or38_y0 _b=h_u_cla32_or39_h_u_cla32_and259_y0 _y0=h_u_cla32_or39_y0
.names h_u_cla32_or39_y0 h_u_cla32_or40_h_u_cla32_or39_y0
1 1
.names h_u_cla32_and268_y0 h_u_cla32_or40_h_u_cla32_and268_y0
1 1
.subckt or_gate _a=h_u_cla32_or40_h_u_cla32_or39_y0 _b=h_u_cla32_or40_h_u_cla32_and268_y0 _y0=h_u_cla32_or40_y0
.names h_u_cla32_or40_y0 h_u_cla32_or41_h_u_cla32_or40_y0
1 1
.names h_u_cla32_and275_y0 h_u_cla32_or41_h_u_cla32_and275_y0
1 1
.subckt or_gate _a=h_u_cla32_or41_h_u_cla32_or40_y0 _b=h_u_cla32_or41_h_u_cla32_and275_y0 _y0=h_u_cla32_or41_y0
.names h_u_cla32_or41_y0 h_u_cla32_or42_h_u_cla32_or41_y0
1 1
.names h_u_cla32_and280_y0 h_u_cla32_or42_h_u_cla32_and280_y0
1 1
.subckt or_gate _a=h_u_cla32_or42_h_u_cla32_or41_y0 _b=h_u_cla32_or42_h_u_cla32_and280_y0 _y0=h_u_cla32_or42_y0
.names h_u_cla32_or42_y0 h_u_cla32_or43_h_u_cla32_or42_y0
1 1
.names h_u_cla32_and283_y0 h_u_cla32_or43_h_u_cla32_and283_y0
1 1
.subckt or_gate _a=h_u_cla32_or43_h_u_cla32_or42_y0 _b=h_u_cla32_or43_h_u_cla32_and283_y0 _y0=h_u_cla32_or43_y0
.names h_u_cla32_pg_logic8_y1 h_u_cla32_or44_h_u_cla32_pg_logic8_y1
1 1
.names h_u_cla32_or43_y0 h_u_cla32_or44_h_u_cla32_or43_y0
1 1
.subckt or_gate _a=h_u_cla32_or44_h_u_cla32_pg_logic8_y1 _b=h_u_cla32_or44_h_u_cla32_or43_y0 _y0=h_u_cla32_or44_y0
.names a_9 h_u_cla32_pg_logic9_a_9
1 1
.names b_9 h_u_cla32_pg_logic9_b_9
1 1
.subckt pg_logic a=h_u_cla32_pg_logic9_a_9 b=h_u_cla32_pg_logic9_b_9 pg_logic_y0=h_u_cla32_pg_logic9_y0 pg_logic_y1=h_u_cla32_pg_logic9_y1 pg_logic_y2=h_u_cla32_pg_logic9_y2
.names h_u_cla32_pg_logic9_y2 h_u_cla32_xor9_h_u_cla32_pg_logic9_y2
1 1
.names h_u_cla32_or44_y0 h_u_cla32_xor9_h_u_cla32_or44_y0
1 1
.subckt xor_gate _a=h_u_cla32_xor9_h_u_cla32_pg_logic9_y2 _b=h_u_cla32_xor9_h_u_cla32_or44_y0 _y0=h_u_cla32_xor9_y0
.names h_u_cla32_pg_logic0_y0 h_u_cla32_and285_h_u_cla32_pg_logic0_y0
1 1
.names constant_wire_0 h_u_cla32_and285_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and285_h_u_cla32_pg_logic0_y0 _b=h_u_cla32_and285_constant_wire_0 _y0=h_u_cla32_and285_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and286_h_u_cla32_pg_logic1_y0
1 1
.names constant_wire_0 h_u_cla32_and286_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and286_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and286_constant_wire_0 _y0=h_u_cla32_and286_y0
.names h_u_cla32_and286_y0 h_u_cla32_and287_h_u_cla32_and286_y0
1 1
.names h_u_cla32_and285_y0 h_u_cla32_and287_h_u_cla32_and285_y0
1 1
.subckt and_gate _a=h_u_cla32_and287_h_u_cla32_and286_y0 _b=h_u_cla32_and287_h_u_cla32_and285_y0 _y0=h_u_cla32_and287_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and288_h_u_cla32_pg_logic2_y0
1 1
.names constant_wire_0 h_u_cla32_and288_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and288_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and288_constant_wire_0 _y0=h_u_cla32_and288_y0
.names h_u_cla32_and288_y0 h_u_cla32_and289_h_u_cla32_and288_y0
1 1
.names h_u_cla32_and287_y0 h_u_cla32_and289_h_u_cla32_and287_y0
1 1
.subckt and_gate _a=h_u_cla32_and289_h_u_cla32_and288_y0 _b=h_u_cla32_and289_h_u_cla32_and287_y0 _y0=h_u_cla32_and289_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and290_h_u_cla32_pg_logic3_y0
1 1
.names constant_wire_0 h_u_cla32_and290_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and290_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and290_constant_wire_0 _y0=h_u_cla32_and290_y0
.names h_u_cla32_and290_y0 h_u_cla32_and291_h_u_cla32_and290_y0
1 1
.names h_u_cla32_and289_y0 h_u_cla32_and291_h_u_cla32_and289_y0
1 1
.subckt and_gate _a=h_u_cla32_and291_h_u_cla32_and290_y0 _b=h_u_cla32_and291_h_u_cla32_and289_y0 _y0=h_u_cla32_and291_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and292_h_u_cla32_pg_logic4_y0
1 1
.names constant_wire_0 h_u_cla32_and292_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and292_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and292_constant_wire_0 _y0=h_u_cla32_and292_y0
.names h_u_cla32_and292_y0 h_u_cla32_and293_h_u_cla32_and292_y0
1 1
.names h_u_cla32_and291_y0 h_u_cla32_and293_h_u_cla32_and291_y0
1 1
.subckt and_gate _a=h_u_cla32_and293_h_u_cla32_and292_y0 _b=h_u_cla32_and293_h_u_cla32_and291_y0 _y0=h_u_cla32_and293_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and294_h_u_cla32_pg_logic5_y0
1 1
.names constant_wire_0 h_u_cla32_and294_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and294_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and294_constant_wire_0 _y0=h_u_cla32_and294_y0
.names h_u_cla32_and294_y0 h_u_cla32_and295_h_u_cla32_and294_y0
1 1
.names h_u_cla32_and293_y0 h_u_cla32_and295_h_u_cla32_and293_y0
1 1
.subckt and_gate _a=h_u_cla32_and295_h_u_cla32_and294_y0 _b=h_u_cla32_and295_h_u_cla32_and293_y0 _y0=h_u_cla32_and295_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and296_h_u_cla32_pg_logic6_y0
1 1
.names constant_wire_0 h_u_cla32_and296_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and296_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and296_constant_wire_0 _y0=h_u_cla32_and296_y0
.names h_u_cla32_and296_y0 h_u_cla32_and297_h_u_cla32_and296_y0
1 1
.names h_u_cla32_and295_y0 h_u_cla32_and297_h_u_cla32_and295_y0
1 1
.subckt and_gate _a=h_u_cla32_and297_h_u_cla32_and296_y0 _b=h_u_cla32_and297_h_u_cla32_and295_y0 _y0=h_u_cla32_and297_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and298_h_u_cla32_pg_logic7_y0
1 1
.names constant_wire_0 h_u_cla32_and298_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and298_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and298_constant_wire_0 _y0=h_u_cla32_and298_y0
.names h_u_cla32_and298_y0 h_u_cla32_and299_h_u_cla32_and298_y0
1 1
.names h_u_cla32_and297_y0 h_u_cla32_and299_h_u_cla32_and297_y0
1 1
.subckt and_gate _a=h_u_cla32_and299_h_u_cla32_and298_y0 _b=h_u_cla32_and299_h_u_cla32_and297_y0 _y0=h_u_cla32_and299_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and300_h_u_cla32_pg_logic8_y0
1 1
.names constant_wire_0 h_u_cla32_and300_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and300_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and300_constant_wire_0 _y0=h_u_cla32_and300_y0
.names h_u_cla32_and300_y0 h_u_cla32_and301_h_u_cla32_and300_y0
1 1
.names h_u_cla32_and299_y0 h_u_cla32_and301_h_u_cla32_and299_y0
1 1
.subckt and_gate _a=h_u_cla32_and301_h_u_cla32_and300_y0 _b=h_u_cla32_and301_h_u_cla32_and299_y0 _y0=h_u_cla32_and301_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and302_h_u_cla32_pg_logic9_y0
1 1
.names constant_wire_0 h_u_cla32_and302_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and302_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and302_constant_wire_0 _y0=h_u_cla32_and302_y0
.names h_u_cla32_and302_y0 h_u_cla32_and303_h_u_cla32_and302_y0
1 1
.names h_u_cla32_and301_y0 h_u_cla32_and303_h_u_cla32_and301_y0
1 1
.subckt and_gate _a=h_u_cla32_and303_h_u_cla32_and302_y0 _b=h_u_cla32_and303_h_u_cla32_and301_y0 _y0=h_u_cla32_and303_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and304_h_u_cla32_pg_logic1_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and304_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and304_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and304_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and304_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and305_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and305_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and305_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and305_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and305_y0
.names h_u_cla32_and305_y0 h_u_cla32_and306_h_u_cla32_and305_y0
1 1
.names h_u_cla32_and304_y0 h_u_cla32_and306_h_u_cla32_and304_y0
1 1
.subckt and_gate _a=h_u_cla32_and306_h_u_cla32_and305_y0 _b=h_u_cla32_and306_h_u_cla32_and304_y0 _y0=h_u_cla32_and306_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and307_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and307_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and307_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and307_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and307_y0
.names h_u_cla32_and307_y0 h_u_cla32_and308_h_u_cla32_and307_y0
1 1
.names h_u_cla32_and306_y0 h_u_cla32_and308_h_u_cla32_and306_y0
1 1
.subckt and_gate _a=h_u_cla32_and308_h_u_cla32_and307_y0 _b=h_u_cla32_and308_h_u_cla32_and306_y0 _y0=h_u_cla32_and308_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and309_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and309_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and309_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and309_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and309_y0
.names h_u_cla32_and309_y0 h_u_cla32_and310_h_u_cla32_and309_y0
1 1
.names h_u_cla32_and308_y0 h_u_cla32_and310_h_u_cla32_and308_y0
1 1
.subckt and_gate _a=h_u_cla32_and310_h_u_cla32_and309_y0 _b=h_u_cla32_and310_h_u_cla32_and308_y0 _y0=h_u_cla32_and310_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and311_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and311_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and311_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and311_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and311_y0
.names h_u_cla32_and311_y0 h_u_cla32_and312_h_u_cla32_and311_y0
1 1
.names h_u_cla32_and310_y0 h_u_cla32_and312_h_u_cla32_and310_y0
1 1
.subckt and_gate _a=h_u_cla32_and312_h_u_cla32_and311_y0 _b=h_u_cla32_and312_h_u_cla32_and310_y0 _y0=h_u_cla32_and312_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and313_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and313_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and313_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and313_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and313_y0
.names h_u_cla32_and313_y0 h_u_cla32_and314_h_u_cla32_and313_y0
1 1
.names h_u_cla32_and312_y0 h_u_cla32_and314_h_u_cla32_and312_y0
1 1
.subckt and_gate _a=h_u_cla32_and314_h_u_cla32_and313_y0 _b=h_u_cla32_and314_h_u_cla32_and312_y0 _y0=h_u_cla32_and314_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and315_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and315_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and315_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and315_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and315_y0
.names h_u_cla32_and315_y0 h_u_cla32_and316_h_u_cla32_and315_y0
1 1
.names h_u_cla32_and314_y0 h_u_cla32_and316_h_u_cla32_and314_y0
1 1
.subckt and_gate _a=h_u_cla32_and316_h_u_cla32_and315_y0 _b=h_u_cla32_and316_h_u_cla32_and314_y0 _y0=h_u_cla32_and316_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and317_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and317_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and317_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and317_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and317_y0
.names h_u_cla32_and317_y0 h_u_cla32_and318_h_u_cla32_and317_y0
1 1
.names h_u_cla32_and316_y0 h_u_cla32_and318_h_u_cla32_and316_y0
1 1
.subckt and_gate _a=h_u_cla32_and318_h_u_cla32_and317_y0 _b=h_u_cla32_and318_h_u_cla32_and316_y0 _y0=h_u_cla32_and318_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and319_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and319_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and319_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and319_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and319_y0
.names h_u_cla32_and319_y0 h_u_cla32_and320_h_u_cla32_and319_y0
1 1
.names h_u_cla32_and318_y0 h_u_cla32_and320_h_u_cla32_and318_y0
1 1
.subckt and_gate _a=h_u_cla32_and320_h_u_cla32_and319_y0 _b=h_u_cla32_and320_h_u_cla32_and318_y0 _y0=h_u_cla32_and320_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and321_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and321_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and321_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and321_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and321_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and322_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and322_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and322_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and322_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and322_y0
.names h_u_cla32_and322_y0 h_u_cla32_and323_h_u_cla32_and322_y0
1 1
.names h_u_cla32_and321_y0 h_u_cla32_and323_h_u_cla32_and321_y0
1 1
.subckt and_gate _a=h_u_cla32_and323_h_u_cla32_and322_y0 _b=h_u_cla32_and323_h_u_cla32_and321_y0 _y0=h_u_cla32_and323_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and324_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and324_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and324_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and324_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and324_y0
.names h_u_cla32_and324_y0 h_u_cla32_and325_h_u_cla32_and324_y0
1 1
.names h_u_cla32_and323_y0 h_u_cla32_and325_h_u_cla32_and323_y0
1 1
.subckt and_gate _a=h_u_cla32_and325_h_u_cla32_and324_y0 _b=h_u_cla32_and325_h_u_cla32_and323_y0 _y0=h_u_cla32_and325_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and326_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and326_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and326_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and326_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and326_y0
.names h_u_cla32_and326_y0 h_u_cla32_and327_h_u_cla32_and326_y0
1 1
.names h_u_cla32_and325_y0 h_u_cla32_and327_h_u_cla32_and325_y0
1 1
.subckt and_gate _a=h_u_cla32_and327_h_u_cla32_and326_y0 _b=h_u_cla32_and327_h_u_cla32_and325_y0 _y0=h_u_cla32_and327_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and328_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and328_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and328_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and328_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and328_y0
.names h_u_cla32_and328_y0 h_u_cla32_and329_h_u_cla32_and328_y0
1 1
.names h_u_cla32_and327_y0 h_u_cla32_and329_h_u_cla32_and327_y0
1 1
.subckt and_gate _a=h_u_cla32_and329_h_u_cla32_and328_y0 _b=h_u_cla32_and329_h_u_cla32_and327_y0 _y0=h_u_cla32_and329_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and330_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and330_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and330_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and330_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and330_y0
.names h_u_cla32_and330_y0 h_u_cla32_and331_h_u_cla32_and330_y0
1 1
.names h_u_cla32_and329_y0 h_u_cla32_and331_h_u_cla32_and329_y0
1 1
.subckt and_gate _a=h_u_cla32_and331_h_u_cla32_and330_y0 _b=h_u_cla32_and331_h_u_cla32_and329_y0 _y0=h_u_cla32_and331_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and332_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and332_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and332_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and332_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and332_y0
.names h_u_cla32_and332_y0 h_u_cla32_and333_h_u_cla32_and332_y0
1 1
.names h_u_cla32_and331_y0 h_u_cla32_and333_h_u_cla32_and331_y0
1 1
.subckt and_gate _a=h_u_cla32_and333_h_u_cla32_and332_y0 _b=h_u_cla32_and333_h_u_cla32_and331_y0 _y0=h_u_cla32_and333_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and334_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and334_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and334_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and334_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and334_y0
.names h_u_cla32_and334_y0 h_u_cla32_and335_h_u_cla32_and334_y0
1 1
.names h_u_cla32_and333_y0 h_u_cla32_and335_h_u_cla32_and333_y0
1 1
.subckt and_gate _a=h_u_cla32_and335_h_u_cla32_and334_y0 _b=h_u_cla32_and335_h_u_cla32_and333_y0 _y0=h_u_cla32_and335_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and336_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and336_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and336_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and336_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and336_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and337_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and337_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and337_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and337_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and337_y0
.names h_u_cla32_and337_y0 h_u_cla32_and338_h_u_cla32_and337_y0
1 1
.names h_u_cla32_and336_y0 h_u_cla32_and338_h_u_cla32_and336_y0
1 1
.subckt and_gate _a=h_u_cla32_and338_h_u_cla32_and337_y0 _b=h_u_cla32_and338_h_u_cla32_and336_y0 _y0=h_u_cla32_and338_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and339_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and339_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and339_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and339_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and339_y0
.names h_u_cla32_and339_y0 h_u_cla32_and340_h_u_cla32_and339_y0
1 1
.names h_u_cla32_and338_y0 h_u_cla32_and340_h_u_cla32_and338_y0
1 1
.subckt and_gate _a=h_u_cla32_and340_h_u_cla32_and339_y0 _b=h_u_cla32_and340_h_u_cla32_and338_y0 _y0=h_u_cla32_and340_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and341_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and341_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and341_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and341_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and341_y0
.names h_u_cla32_and341_y0 h_u_cla32_and342_h_u_cla32_and341_y0
1 1
.names h_u_cla32_and340_y0 h_u_cla32_and342_h_u_cla32_and340_y0
1 1
.subckt and_gate _a=h_u_cla32_and342_h_u_cla32_and341_y0 _b=h_u_cla32_and342_h_u_cla32_and340_y0 _y0=h_u_cla32_and342_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and343_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and343_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and343_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and343_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and343_y0
.names h_u_cla32_and343_y0 h_u_cla32_and344_h_u_cla32_and343_y0
1 1
.names h_u_cla32_and342_y0 h_u_cla32_and344_h_u_cla32_and342_y0
1 1
.subckt and_gate _a=h_u_cla32_and344_h_u_cla32_and343_y0 _b=h_u_cla32_and344_h_u_cla32_and342_y0 _y0=h_u_cla32_and344_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and345_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and345_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and345_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and345_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and345_y0
.names h_u_cla32_and345_y0 h_u_cla32_and346_h_u_cla32_and345_y0
1 1
.names h_u_cla32_and344_y0 h_u_cla32_and346_h_u_cla32_and344_y0
1 1
.subckt and_gate _a=h_u_cla32_and346_h_u_cla32_and345_y0 _b=h_u_cla32_and346_h_u_cla32_and344_y0 _y0=h_u_cla32_and346_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and347_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and347_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and347_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and347_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and347_y0
.names h_u_cla32_and347_y0 h_u_cla32_and348_h_u_cla32_and347_y0
1 1
.names h_u_cla32_and346_y0 h_u_cla32_and348_h_u_cla32_and346_y0
1 1
.subckt and_gate _a=h_u_cla32_and348_h_u_cla32_and347_y0 _b=h_u_cla32_and348_h_u_cla32_and346_y0 _y0=h_u_cla32_and348_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and349_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and349_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and349_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and349_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and349_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and350_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and350_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and350_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and350_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and350_y0
.names h_u_cla32_and350_y0 h_u_cla32_and351_h_u_cla32_and350_y0
1 1
.names h_u_cla32_and349_y0 h_u_cla32_and351_h_u_cla32_and349_y0
1 1
.subckt and_gate _a=h_u_cla32_and351_h_u_cla32_and350_y0 _b=h_u_cla32_and351_h_u_cla32_and349_y0 _y0=h_u_cla32_and351_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and352_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and352_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and352_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and352_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and352_y0
.names h_u_cla32_and352_y0 h_u_cla32_and353_h_u_cla32_and352_y0
1 1
.names h_u_cla32_and351_y0 h_u_cla32_and353_h_u_cla32_and351_y0
1 1
.subckt and_gate _a=h_u_cla32_and353_h_u_cla32_and352_y0 _b=h_u_cla32_and353_h_u_cla32_and351_y0 _y0=h_u_cla32_and353_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and354_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and354_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and354_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and354_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and354_y0
.names h_u_cla32_and354_y0 h_u_cla32_and355_h_u_cla32_and354_y0
1 1
.names h_u_cla32_and353_y0 h_u_cla32_and355_h_u_cla32_and353_y0
1 1
.subckt and_gate _a=h_u_cla32_and355_h_u_cla32_and354_y0 _b=h_u_cla32_and355_h_u_cla32_and353_y0 _y0=h_u_cla32_and355_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and356_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and356_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and356_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and356_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and356_y0
.names h_u_cla32_and356_y0 h_u_cla32_and357_h_u_cla32_and356_y0
1 1
.names h_u_cla32_and355_y0 h_u_cla32_and357_h_u_cla32_and355_y0
1 1
.subckt and_gate _a=h_u_cla32_and357_h_u_cla32_and356_y0 _b=h_u_cla32_and357_h_u_cla32_and355_y0 _y0=h_u_cla32_and357_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and358_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and358_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and358_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and358_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and358_y0
.names h_u_cla32_and358_y0 h_u_cla32_and359_h_u_cla32_and358_y0
1 1
.names h_u_cla32_and357_y0 h_u_cla32_and359_h_u_cla32_and357_y0
1 1
.subckt and_gate _a=h_u_cla32_and359_h_u_cla32_and358_y0 _b=h_u_cla32_and359_h_u_cla32_and357_y0 _y0=h_u_cla32_and359_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and360_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and360_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and360_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and360_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and360_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and361_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and361_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and361_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and361_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and361_y0
.names h_u_cla32_and361_y0 h_u_cla32_and362_h_u_cla32_and361_y0
1 1
.names h_u_cla32_and360_y0 h_u_cla32_and362_h_u_cla32_and360_y0
1 1
.subckt and_gate _a=h_u_cla32_and362_h_u_cla32_and361_y0 _b=h_u_cla32_and362_h_u_cla32_and360_y0 _y0=h_u_cla32_and362_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and363_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and363_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and363_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and363_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and363_y0
.names h_u_cla32_and363_y0 h_u_cla32_and364_h_u_cla32_and363_y0
1 1
.names h_u_cla32_and362_y0 h_u_cla32_and364_h_u_cla32_and362_y0
1 1
.subckt and_gate _a=h_u_cla32_and364_h_u_cla32_and363_y0 _b=h_u_cla32_and364_h_u_cla32_and362_y0 _y0=h_u_cla32_and364_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and365_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and365_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and365_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and365_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and365_y0
.names h_u_cla32_and365_y0 h_u_cla32_and366_h_u_cla32_and365_y0
1 1
.names h_u_cla32_and364_y0 h_u_cla32_and366_h_u_cla32_and364_y0
1 1
.subckt and_gate _a=h_u_cla32_and366_h_u_cla32_and365_y0 _b=h_u_cla32_and366_h_u_cla32_and364_y0 _y0=h_u_cla32_and366_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and367_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and367_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and367_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and367_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and367_y0
.names h_u_cla32_and367_y0 h_u_cla32_and368_h_u_cla32_and367_y0
1 1
.names h_u_cla32_and366_y0 h_u_cla32_and368_h_u_cla32_and366_y0
1 1
.subckt and_gate _a=h_u_cla32_and368_h_u_cla32_and367_y0 _b=h_u_cla32_and368_h_u_cla32_and366_y0 _y0=h_u_cla32_and368_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and369_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and369_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and369_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and369_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and369_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and370_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and370_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and370_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and370_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and370_y0
.names h_u_cla32_and370_y0 h_u_cla32_and371_h_u_cla32_and370_y0
1 1
.names h_u_cla32_and369_y0 h_u_cla32_and371_h_u_cla32_and369_y0
1 1
.subckt and_gate _a=h_u_cla32_and371_h_u_cla32_and370_y0 _b=h_u_cla32_and371_h_u_cla32_and369_y0 _y0=h_u_cla32_and371_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and372_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and372_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and372_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and372_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and372_y0
.names h_u_cla32_and372_y0 h_u_cla32_and373_h_u_cla32_and372_y0
1 1
.names h_u_cla32_and371_y0 h_u_cla32_and373_h_u_cla32_and371_y0
1 1
.subckt and_gate _a=h_u_cla32_and373_h_u_cla32_and372_y0 _b=h_u_cla32_and373_h_u_cla32_and371_y0 _y0=h_u_cla32_and373_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and374_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and374_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and374_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and374_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and374_y0
.names h_u_cla32_and374_y0 h_u_cla32_and375_h_u_cla32_and374_y0
1 1
.names h_u_cla32_and373_y0 h_u_cla32_and375_h_u_cla32_and373_y0
1 1
.subckt and_gate _a=h_u_cla32_and375_h_u_cla32_and374_y0 _b=h_u_cla32_and375_h_u_cla32_and373_y0 _y0=h_u_cla32_and375_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and376_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and376_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and376_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and376_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and376_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and377_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and377_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and377_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and377_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and377_y0
.names h_u_cla32_and377_y0 h_u_cla32_and378_h_u_cla32_and377_y0
1 1
.names h_u_cla32_and376_y0 h_u_cla32_and378_h_u_cla32_and376_y0
1 1
.subckt and_gate _a=h_u_cla32_and378_h_u_cla32_and377_y0 _b=h_u_cla32_and378_h_u_cla32_and376_y0 _y0=h_u_cla32_and378_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and379_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and379_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and379_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and379_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and379_y0
.names h_u_cla32_and379_y0 h_u_cla32_and380_h_u_cla32_and379_y0
1 1
.names h_u_cla32_and378_y0 h_u_cla32_and380_h_u_cla32_and378_y0
1 1
.subckt and_gate _a=h_u_cla32_and380_h_u_cla32_and379_y0 _b=h_u_cla32_and380_h_u_cla32_and378_y0 _y0=h_u_cla32_and380_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and381_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and381_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and381_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and381_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and381_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and382_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and382_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and382_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and382_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and382_y0
.names h_u_cla32_and382_y0 h_u_cla32_and383_h_u_cla32_and382_y0
1 1
.names h_u_cla32_and381_y0 h_u_cla32_and383_h_u_cla32_and381_y0
1 1
.subckt and_gate _a=h_u_cla32_and383_h_u_cla32_and382_y0 _b=h_u_cla32_and383_h_u_cla32_and381_y0 _y0=h_u_cla32_and383_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and384_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and384_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and384_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and384_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and384_y0
.names h_u_cla32_and384_y0 h_u_cla32_or45_h_u_cla32_and384_y0
1 1
.names h_u_cla32_and303_y0 h_u_cla32_or45_h_u_cla32_and303_y0
1 1
.subckt or_gate _a=h_u_cla32_or45_h_u_cla32_and384_y0 _b=h_u_cla32_or45_h_u_cla32_and303_y0 _y0=h_u_cla32_or45_y0
.names h_u_cla32_or45_y0 h_u_cla32_or46_h_u_cla32_or45_y0
1 1
.names h_u_cla32_and320_y0 h_u_cla32_or46_h_u_cla32_and320_y0
1 1
.subckt or_gate _a=h_u_cla32_or46_h_u_cla32_or45_y0 _b=h_u_cla32_or46_h_u_cla32_and320_y0 _y0=h_u_cla32_or46_y0
.names h_u_cla32_or46_y0 h_u_cla32_or47_h_u_cla32_or46_y0
1 1
.names h_u_cla32_and335_y0 h_u_cla32_or47_h_u_cla32_and335_y0
1 1
.subckt or_gate _a=h_u_cla32_or47_h_u_cla32_or46_y0 _b=h_u_cla32_or47_h_u_cla32_and335_y0 _y0=h_u_cla32_or47_y0
.names h_u_cla32_or47_y0 h_u_cla32_or48_h_u_cla32_or47_y0
1 1
.names h_u_cla32_and348_y0 h_u_cla32_or48_h_u_cla32_and348_y0
1 1
.subckt or_gate _a=h_u_cla32_or48_h_u_cla32_or47_y0 _b=h_u_cla32_or48_h_u_cla32_and348_y0 _y0=h_u_cla32_or48_y0
.names h_u_cla32_or48_y0 h_u_cla32_or49_h_u_cla32_or48_y0
1 1
.names h_u_cla32_and359_y0 h_u_cla32_or49_h_u_cla32_and359_y0
1 1
.subckt or_gate _a=h_u_cla32_or49_h_u_cla32_or48_y0 _b=h_u_cla32_or49_h_u_cla32_and359_y0 _y0=h_u_cla32_or49_y0
.names h_u_cla32_or49_y0 h_u_cla32_or50_h_u_cla32_or49_y0
1 1
.names h_u_cla32_and368_y0 h_u_cla32_or50_h_u_cla32_and368_y0
1 1
.subckt or_gate _a=h_u_cla32_or50_h_u_cla32_or49_y0 _b=h_u_cla32_or50_h_u_cla32_and368_y0 _y0=h_u_cla32_or50_y0
.names h_u_cla32_or50_y0 h_u_cla32_or51_h_u_cla32_or50_y0
1 1
.names h_u_cla32_and375_y0 h_u_cla32_or51_h_u_cla32_and375_y0
1 1
.subckt or_gate _a=h_u_cla32_or51_h_u_cla32_or50_y0 _b=h_u_cla32_or51_h_u_cla32_and375_y0 _y0=h_u_cla32_or51_y0
.names h_u_cla32_or51_y0 h_u_cla32_or52_h_u_cla32_or51_y0
1 1
.names h_u_cla32_and380_y0 h_u_cla32_or52_h_u_cla32_and380_y0
1 1
.subckt or_gate _a=h_u_cla32_or52_h_u_cla32_or51_y0 _b=h_u_cla32_or52_h_u_cla32_and380_y0 _y0=h_u_cla32_or52_y0
.names h_u_cla32_or52_y0 h_u_cla32_or53_h_u_cla32_or52_y0
1 1
.names h_u_cla32_and383_y0 h_u_cla32_or53_h_u_cla32_and383_y0
1 1
.subckt or_gate _a=h_u_cla32_or53_h_u_cla32_or52_y0 _b=h_u_cla32_or53_h_u_cla32_and383_y0 _y0=h_u_cla32_or53_y0
.names h_u_cla32_pg_logic9_y1 h_u_cla32_or54_h_u_cla32_pg_logic9_y1
1 1
.names h_u_cla32_or53_y0 h_u_cla32_or54_h_u_cla32_or53_y0
1 1
.subckt or_gate _a=h_u_cla32_or54_h_u_cla32_pg_logic9_y1 _b=h_u_cla32_or54_h_u_cla32_or53_y0 _y0=h_u_cla32_or54_y0
.names a_10 h_u_cla32_pg_logic10_a_10
1 1
.names b_10 h_u_cla32_pg_logic10_b_10
1 1
.subckt pg_logic a=h_u_cla32_pg_logic10_a_10 b=h_u_cla32_pg_logic10_b_10 pg_logic_y0=h_u_cla32_pg_logic10_y0 pg_logic_y1=h_u_cla32_pg_logic10_y1 pg_logic_y2=h_u_cla32_pg_logic10_y2
.names h_u_cla32_pg_logic10_y2 h_u_cla32_xor10_h_u_cla32_pg_logic10_y2
1 1
.names h_u_cla32_or54_y0 h_u_cla32_xor10_h_u_cla32_or54_y0
1 1
.subckt xor_gate _a=h_u_cla32_xor10_h_u_cla32_pg_logic10_y2 _b=h_u_cla32_xor10_h_u_cla32_or54_y0 _y0=h_u_cla32_xor10_y0
.names h_u_cla32_pg_logic0_y0 h_u_cla32_and385_h_u_cla32_pg_logic0_y0
1 1
.names constant_wire_0 h_u_cla32_and385_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and385_h_u_cla32_pg_logic0_y0 _b=h_u_cla32_and385_constant_wire_0 _y0=h_u_cla32_and385_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and386_h_u_cla32_pg_logic1_y0
1 1
.names constant_wire_0 h_u_cla32_and386_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and386_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and386_constant_wire_0 _y0=h_u_cla32_and386_y0
.names h_u_cla32_and386_y0 h_u_cla32_and387_h_u_cla32_and386_y0
1 1
.names h_u_cla32_and385_y0 h_u_cla32_and387_h_u_cla32_and385_y0
1 1
.subckt and_gate _a=h_u_cla32_and387_h_u_cla32_and386_y0 _b=h_u_cla32_and387_h_u_cla32_and385_y0 _y0=h_u_cla32_and387_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and388_h_u_cla32_pg_logic2_y0
1 1
.names constant_wire_0 h_u_cla32_and388_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and388_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and388_constant_wire_0 _y0=h_u_cla32_and388_y0
.names h_u_cla32_and388_y0 h_u_cla32_and389_h_u_cla32_and388_y0
1 1
.names h_u_cla32_and387_y0 h_u_cla32_and389_h_u_cla32_and387_y0
1 1
.subckt and_gate _a=h_u_cla32_and389_h_u_cla32_and388_y0 _b=h_u_cla32_and389_h_u_cla32_and387_y0 _y0=h_u_cla32_and389_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and390_h_u_cla32_pg_logic3_y0
1 1
.names constant_wire_0 h_u_cla32_and390_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and390_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and390_constant_wire_0 _y0=h_u_cla32_and390_y0
.names h_u_cla32_and390_y0 h_u_cla32_and391_h_u_cla32_and390_y0
1 1
.names h_u_cla32_and389_y0 h_u_cla32_and391_h_u_cla32_and389_y0
1 1
.subckt and_gate _a=h_u_cla32_and391_h_u_cla32_and390_y0 _b=h_u_cla32_and391_h_u_cla32_and389_y0 _y0=h_u_cla32_and391_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and392_h_u_cla32_pg_logic4_y0
1 1
.names constant_wire_0 h_u_cla32_and392_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and392_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and392_constant_wire_0 _y0=h_u_cla32_and392_y0
.names h_u_cla32_and392_y0 h_u_cla32_and393_h_u_cla32_and392_y0
1 1
.names h_u_cla32_and391_y0 h_u_cla32_and393_h_u_cla32_and391_y0
1 1
.subckt and_gate _a=h_u_cla32_and393_h_u_cla32_and392_y0 _b=h_u_cla32_and393_h_u_cla32_and391_y0 _y0=h_u_cla32_and393_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and394_h_u_cla32_pg_logic5_y0
1 1
.names constant_wire_0 h_u_cla32_and394_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and394_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and394_constant_wire_0 _y0=h_u_cla32_and394_y0
.names h_u_cla32_and394_y0 h_u_cla32_and395_h_u_cla32_and394_y0
1 1
.names h_u_cla32_and393_y0 h_u_cla32_and395_h_u_cla32_and393_y0
1 1
.subckt and_gate _a=h_u_cla32_and395_h_u_cla32_and394_y0 _b=h_u_cla32_and395_h_u_cla32_and393_y0 _y0=h_u_cla32_and395_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and396_h_u_cla32_pg_logic6_y0
1 1
.names constant_wire_0 h_u_cla32_and396_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and396_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and396_constant_wire_0 _y0=h_u_cla32_and396_y0
.names h_u_cla32_and396_y0 h_u_cla32_and397_h_u_cla32_and396_y0
1 1
.names h_u_cla32_and395_y0 h_u_cla32_and397_h_u_cla32_and395_y0
1 1
.subckt and_gate _a=h_u_cla32_and397_h_u_cla32_and396_y0 _b=h_u_cla32_and397_h_u_cla32_and395_y0 _y0=h_u_cla32_and397_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and398_h_u_cla32_pg_logic7_y0
1 1
.names constant_wire_0 h_u_cla32_and398_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and398_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and398_constant_wire_0 _y0=h_u_cla32_and398_y0
.names h_u_cla32_and398_y0 h_u_cla32_and399_h_u_cla32_and398_y0
1 1
.names h_u_cla32_and397_y0 h_u_cla32_and399_h_u_cla32_and397_y0
1 1
.subckt and_gate _a=h_u_cla32_and399_h_u_cla32_and398_y0 _b=h_u_cla32_and399_h_u_cla32_and397_y0 _y0=h_u_cla32_and399_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and400_h_u_cla32_pg_logic8_y0
1 1
.names constant_wire_0 h_u_cla32_and400_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and400_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and400_constant_wire_0 _y0=h_u_cla32_and400_y0
.names h_u_cla32_and400_y0 h_u_cla32_and401_h_u_cla32_and400_y0
1 1
.names h_u_cla32_and399_y0 h_u_cla32_and401_h_u_cla32_and399_y0
1 1
.subckt and_gate _a=h_u_cla32_and401_h_u_cla32_and400_y0 _b=h_u_cla32_and401_h_u_cla32_and399_y0 _y0=h_u_cla32_and401_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and402_h_u_cla32_pg_logic9_y0
1 1
.names constant_wire_0 h_u_cla32_and402_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and402_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and402_constant_wire_0 _y0=h_u_cla32_and402_y0
.names h_u_cla32_and402_y0 h_u_cla32_and403_h_u_cla32_and402_y0
1 1
.names h_u_cla32_and401_y0 h_u_cla32_and403_h_u_cla32_and401_y0
1 1
.subckt and_gate _a=h_u_cla32_and403_h_u_cla32_and402_y0 _b=h_u_cla32_and403_h_u_cla32_and401_y0 _y0=h_u_cla32_and403_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and404_h_u_cla32_pg_logic10_y0
1 1
.names constant_wire_0 h_u_cla32_and404_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and404_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and404_constant_wire_0 _y0=h_u_cla32_and404_y0
.names h_u_cla32_and404_y0 h_u_cla32_and405_h_u_cla32_and404_y0
1 1
.names h_u_cla32_and403_y0 h_u_cla32_and405_h_u_cla32_and403_y0
1 1
.subckt and_gate _a=h_u_cla32_and405_h_u_cla32_and404_y0 _b=h_u_cla32_and405_h_u_cla32_and403_y0 _y0=h_u_cla32_and405_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and406_h_u_cla32_pg_logic1_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and406_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and406_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and406_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and406_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and407_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and407_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and407_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and407_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and407_y0
.names h_u_cla32_and407_y0 h_u_cla32_and408_h_u_cla32_and407_y0
1 1
.names h_u_cla32_and406_y0 h_u_cla32_and408_h_u_cla32_and406_y0
1 1
.subckt and_gate _a=h_u_cla32_and408_h_u_cla32_and407_y0 _b=h_u_cla32_and408_h_u_cla32_and406_y0 _y0=h_u_cla32_and408_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and409_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and409_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and409_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and409_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and409_y0
.names h_u_cla32_and409_y0 h_u_cla32_and410_h_u_cla32_and409_y0
1 1
.names h_u_cla32_and408_y0 h_u_cla32_and410_h_u_cla32_and408_y0
1 1
.subckt and_gate _a=h_u_cla32_and410_h_u_cla32_and409_y0 _b=h_u_cla32_and410_h_u_cla32_and408_y0 _y0=h_u_cla32_and410_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and411_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and411_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and411_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and411_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and411_y0
.names h_u_cla32_and411_y0 h_u_cla32_and412_h_u_cla32_and411_y0
1 1
.names h_u_cla32_and410_y0 h_u_cla32_and412_h_u_cla32_and410_y0
1 1
.subckt and_gate _a=h_u_cla32_and412_h_u_cla32_and411_y0 _b=h_u_cla32_and412_h_u_cla32_and410_y0 _y0=h_u_cla32_and412_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and413_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and413_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and413_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and413_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and413_y0
.names h_u_cla32_and413_y0 h_u_cla32_and414_h_u_cla32_and413_y0
1 1
.names h_u_cla32_and412_y0 h_u_cla32_and414_h_u_cla32_and412_y0
1 1
.subckt and_gate _a=h_u_cla32_and414_h_u_cla32_and413_y0 _b=h_u_cla32_and414_h_u_cla32_and412_y0 _y0=h_u_cla32_and414_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and415_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and415_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and415_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and415_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and415_y0
.names h_u_cla32_and415_y0 h_u_cla32_and416_h_u_cla32_and415_y0
1 1
.names h_u_cla32_and414_y0 h_u_cla32_and416_h_u_cla32_and414_y0
1 1
.subckt and_gate _a=h_u_cla32_and416_h_u_cla32_and415_y0 _b=h_u_cla32_and416_h_u_cla32_and414_y0 _y0=h_u_cla32_and416_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and417_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and417_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and417_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and417_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and417_y0
.names h_u_cla32_and417_y0 h_u_cla32_and418_h_u_cla32_and417_y0
1 1
.names h_u_cla32_and416_y0 h_u_cla32_and418_h_u_cla32_and416_y0
1 1
.subckt and_gate _a=h_u_cla32_and418_h_u_cla32_and417_y0 _b=h_u_cla32_and418_h_u_cla32_and416_y0 _y0=h_u_cla32_and418_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and419_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and419_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and419_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and419_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and419_y0
.names h_u_cla32_and419_y0 h_u_cla32_and420_h_u_cla32_and419_y0
1 1
.names h_u_cla32_and418_y0 h_u_cla32_and420_h_u_cla32_and418_y0
1 1
.subckt and_gate _a=h_u_cla32_and420_h_u_cla32_and419_y0 _b=h_u_cla32_and420_h_u_cla32_and418_y0 _y0=h_u_cla32_and420_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and421_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and421_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and421_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and421_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and421_y0
.names h_u_cla32_and421_y0 h_u_cla32_and422_h_u_cla32_and421_y0
1 1
.names h_u_cla32_and420_y0 h_u_cla32_and422_h_u_cla32_and420_y0
1 1
.subckt and_gate _a=h_u_cla32_and422_h_u_cla32_and421_y0 _b=h_u_cla32_and422_h_u_cla32_and420_y0 _y0=h_u_cla32_and422_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and423_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and423_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and423_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and423_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and423_y0
.names h_u_cla32_and423_y0 h_u_cla32_and424_h_u_cla32_and423_y0
1 1
.names h_u_cla32_and422_y0 h_u_cla32_and424_h_u_cla32_and422_y0
1 1
.subckt and_gate _a=h_u_cla32_and424_h_u_cla32_and423_y0 _b=h_u_cla32_and424_h_u_cla32_and422_y0 _y0=h_u_cla32_and424_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and425_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and425_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and425_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and425_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and425_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and426_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and426_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and426_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and426_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and426_y0
.names h_u_cla32_and426_y0 h_u_cla32_and427_h_u_cla32_and426_y0
1 1
.names h_u_cla32_and425_y0 h_u_cla32_and427_h_u_cla32_and425_y0
1 1
.subckt and_gate _a=h_u_cla32_and427_h_u_cla32_and426_y0 _b=h_u_cla32_and427_h_u_cla32_and425_y0 _y0=h_u_cla32_and427_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and428_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and428_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and428_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and428_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and428_y0
.names h_u_cla32_and428_y0 h_u_cla32_and429_h_u_cla32_and428_y0
1 1
.names h_u_cla32_and427_y0 h_u_cla32_and429_h_u_cla32_and427_y0
1 1
.subckt and_gate _a=h_u_cla32_and429_h_u_cla32_and428_y0 _b=h_u_cla32_and429_h_u_cla32_and427_y0 _y0=h_u_cla32_and429_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and430_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and430_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and430_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and430_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and430_y0
.names h_u_cla32_and430_y0 h_u_cla32_and431_h_u_cla32_and430_y0
1 1
.names h_u_cla32_and429_y0 h_u_cla32_and431_h_u_cla32_and429_y0
1 1
.subckt and_gate _a=h_u_cla32_and431_h_u_cla32_and430_y0 _b=h_u_cla32_and431_h_u_cla32_and429_y0 _y0=h_u_cla32_and431_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and432_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and432_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and432_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and432_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and432_y0
.names h_u_cla32_and432_y0 h_u_cla32_and433_h_u_cla32_and432_y0
1 1
.names h_u_cla32_and431_y0 h_u_cla32_and433_h_u_cla32_and431_y0
1 1
.subckt and_gate _a=h_u_cla32_and433_h_u_cla32_and432_y0 _b=h_u_cla32_and433_h_u_cla32_and431_y0 _y0=h_u_cla32_and433_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and434_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and434_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and434_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and434_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and434_y0
.names h_u_cla32_and434_y0 h_u_cla32_and435_h_u_cla32_and434_y0
1 1
.names h_u_cla32_and433_y0 h_u_cla32_and435_h_u_cla32_and433_y0
1 1
.subckt and_gate _a=h_u_cla32_and435_h_u_cla32_and434_y0 _b=h_u_cla32_and435_h_u_cla32_and433_y0 _y0=h_u_cla32_and435_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and436_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and436_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and436_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and436_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and436_y0
.names h_u_cla32_and436_y0 h_u_cla32_and437_h_u_cla32_and436_y0
1 1
.names h_u_cla32_and435_y0 h_u_cla32_and437_h_u_cla32_and435_y0
1 1
.subckt and_gate _a=h_u_cla32_and437_h_u_cla32_and436_y0 _b=h_u_cla32_and437_h_u_cla32_and435_y0 _y0=h_u_cla32_and437_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and438_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and438_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and438_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and438_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and438_y0
.names h_u_cla32_and438_y0 h_u_cla32_and439_h_u_cla32_and438_y0
1 1
.names h_u_cla32_and437_y0 h_u_cla32_and439_h_u_cla32_and437_y0
1 1
.subckt and_gate _a=h_u_cla32_and439_h_u_cla32_and438_y0 _b=h_u_cla32_and439_h_u_cla32_and437_y0 _y0=h_u_cla32_and439_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and440_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and440_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and440_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and440_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and440_y0
.names h_u_cla32_and440_y0 h_u_cla32_and441_h_u_cla32_and440_y0
1 1
.names h_u_cla32_and439_y0 h_u_cla32_and441_h_u_cla32_and439_y0
1 1
.subckt and_gate _a=h_u_cla32_and441_h_u_cla32_and440_y0 _b=h_u_cla32_and441_h_u_cla32_and439_y0 _y0=h_u_cla32_and441_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and442_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and442_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and442_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and442_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and442_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and443_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and443_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and443_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and443_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and443_y0
.names h_u_cla32_and443_y0 h_u_cla32_and444_h_u_cla32_and443_y0
1 1
.names h_u_cla32_and442_y0 h_u_cla32_and444_h_u_cla32_and442_y0
1 1
.subckt and_gate _a=h_u_cla32_and444_h_u_cla32_and443_y0 _b=h_u_cla32_and444_h_u_cla32_and442_y0 _y0=h_u_cla32_and444_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and445_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and445_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and445_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and445_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and445_y0
.names h_u_cla32_and445_y0 h_u_cla32_and446_h_u_cla32_and445_y0
1 1
.names h_u_cla32_and444_y0 h_u_cla32_and446_h_u_cla32_and444_y0
1 1
.subckt and_gate _a=h_u_cla32_and446_h_u_cla32_and445_y0 _b=h_u_cla32_and446_h_u_cla32_and444_y0 _y0=h_u_cla32_and446_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and447_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and447_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and447_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and447_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and447_y0
.names h_u_cla32_and447_y0 h_u_cla32_and448_h_u_cla32_and447_y0
1 1
.names h_u_cla32_and446_y0 h_u_cla32_and448_h_u_cla32_and446_y0
1 1
.subckt and_gate _a=h_u_cla32_and448_h_u_cla32_and447_y0 _b=h_u_cla32_and448_h_u_cla32_and446_y0 _y0=h_u_cla32_and448_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and449_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and449_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and449_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and449_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and449_y0
.names h_u_cla32_and449_y0 h_u_cla32_and450_h_u_cla32_and449_y0
1 1
.names h_u_cla32_and448_y0 h_u_cla32_and450_h_u_cla32_and448_y0
1 1
.subckt and_gate _a=h_u_cla32_and450_h_u_cla32_and449_y0 _b=h_u_cla32_and450_h_u_cla32_and448_y0 _y0=h_u_cla32_and450_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and451_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and451_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and451_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and451_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and451_y0
.names h_u_cla32_and451_y0 h_u_cla32_and452_h_u_cla32_and451_y0
1 1
.names h_u_cla32_and450_y0 h_u_cla32_and452_h_u_cla32_and450_y0
1 1
.subckt and_gate _a=h_u_cla32_and452_h_u_cla32_and451_y0 _b=h_u_cla32_and452_h_u_cla32_and450_y0 _y0=h_u_cla32_and452_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and453_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and453_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and453_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and453_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and453_y0
.names h_u_cla32_and453_y0 h_u_cla32_and454_h_u_cla32_and453_y0
1 1
.names h_u_cla32_and452_y0 h_u_cla32_and454_h_u_cla32_and452_y0
1 1
.subckt and_gate _a=h_u_cla32_and454_h_u_cla32_and453_y0 _b=h_u_cla32_and454_h_u_cla32_and452_y0 _y0=h_u_cla32_and454_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and455_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and455_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and455_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and455_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and455_y0
.names h_u_cla32_and455_y0 h_u_cla32_and456_h_u_cla32_and455_y0
1 1
.names h_u_cla32_and454_y0 h_u_cla32_and456_h_u_cla32_and454_y0
1 1
.subckt and_gate _a=h_u_cla32_and456_h_u_cla32_and455_y0 _b=h_u_cla32_and456_h_u_cla32_and454_y0 _y0=h_u_cla32_and456_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and457_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and457_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and457_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and457_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and457_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and458_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and458_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and458_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and458_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and458_y0
.names h_u_cla32_and458_y0 h_u_cla32_and459_h_u_cla32_and458_y0
1 1
.names h_u_cla32_and457_y0 h_u_cla32_and459_h_u_cla32_and457_y0
1 1
.subckt and_gate _a=h_u_cla32_and459_h_u_cla32_and458_y0 _b=h_u_cla32_and459_h_u_cla32_and457_y0 _y0=h_u_cla32_and459_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and460_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and460_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and460_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and460_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and460_y0
.names h_u_cla32_and460_y0 h_u_cla32_and461_h_u_cla32_and460_y0
1 1
.names h_u_cla32_and459_y0 h_u_cla32_and461_h_u_cla32_and459_y0
1 1
.subckt and_gate _a=h_u_cla32_and461_h_u_cla32_and460_y0 _b=h_u_cla32_and461_h_u_cla32_and459_y0 _y0=h_u_cla32_and461_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and462_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and462_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and462_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and462_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and462_y0
.names h_u_cla32_and462_y0 h_u_cla32_and463_h_u_cla32_and462_y0
1 1
.names h_u_cla32_and461_y0 h_u_cla32_and463_h_u_cla32_and461_y0
1 1
.subckt and_gate _a=h_u_cla32_and463_h_u_cla32_and462_y0 _b=h_u_cla32_and463_h_u_cla32_and461_y0 _y0=h_u_cla32_and463_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and464_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and464_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and464_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and464_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and464_y0
.names h_u_cla32_and464_y0 h_u_cla32_and465_h_u_cla32_and464_y0
1 1
.names h_u_cla32_and463_y0 h_u_cla32_and465_h_u_cla32_and463_y0
1 1
.subckt and_gate _a=h_u_cla32_and465_h_u_cla32_and464_y0 _b=h_u_cla32_and465_h_u_cla32_and463_y0 _y0=h_u_cla32_and465_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and466_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and466_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and466_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and466_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and466_y0
.names h_u_cla32_and466_y0 h_u_cla32_and467_h_u_cla32_and466_y0
1 1
.names h_u_cla32_and465_y0 h_u_cla32_and467_h_u_cla32_and465_y0
1 1
.subckt and_gate _a=h_u_cla32_and467_h_u_cla32_and466_y0 _b=h_u_cla32_and467_h_u_cla32_and465_y0 _y0=h_u_cla32_and467_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and468_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and468_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and468_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and468_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and468_y0
.names h_u_cla32_and468_y0 h_u_cla32_and469_h_u_cla32_and468_y0
1 1
.names h_u_cla32_and467_y0 h_u_cla32_and469_h_u_cla32_and467_y0
1 1
.subckt and_gate _a=h_u_cla32_and469_h_u_cla32_and468_y0 _b=h_u_cla32_and469_h_u_cla32_and467_y0 _y0=h_u_cla32_and469_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and470_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and470_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and470_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and470_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and470_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and471_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and471_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and471_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and471_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and471_y0
.names h_u_cla32_and471_y0 h_u_cla32_and472_h_u_cla32_and471_y0
1 1
.names h_u_cla32_and470_y0 h_u_cla32_and472_h_u_cla32_and470_y0
1 1
.subckt and_gate _a=h_u_cla32_and472_h_u_cla32_and471_y0 _b=h_u_cla32_and472_h_u_cla32_and470_y0 _y0=h_u_cla32_and472_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and473_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and473_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and473_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and473_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and473_y0
.names h_u_cla32_and473_y0 h_u_cla32_and474_h_u_cla32_and473_y0
1 1
.names h_u_cla32_and472_y0 h_u_cla32_and474_h_u_cla32_and472_y0
1 1
.subckt and_gate _a=h_u_cla32_and474_h_u_cla32_and473_y0 _b=h_u_cla32_and474_h_u_cla32_and472_y0 _y0=h_u_cla32_and474_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and475_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and475_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and475_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and475_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and475_y0
.names h_u_cla32_and475_y0 h_u_cla32_and476_h_u_cla32_and475_y0
1 1
.names h_u_cla32_and474_y0 h_u_cla32_and476_h_u_cla32_and474_y0
1 1
.subckt and_gate _a=h_u_cla32_and476_h_u_cla32_and475_y0 _b=h_u_cla32_and476_h_u_cla32_and474_y0 _y0=h_u_cla32_and476_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and477_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and477_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and477_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and477_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and477_y0
.names h_u_cla32_and477_y0 h_u_cla32_and478_h_u_cla32_and477_y0
1 1
.names h_u_cla32_and476_y0 h_u_cla32_and478_h_u_cla32_and476_y0
1 1
.subckt and_gate _a=h_u_cla32_and478_h_u_cla32_and477_y0 _b=h_u_cla32_and478_h_u_cla32_and476_y0 _y0=h_u_cla32_and478_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and479_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and479_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and479_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and479_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and479_y0
.names h_u_cla32_and479_y0 h_u_cla32_and480_h_u_cla32_and479_y0
1 1
.names h_u_cla32_and478_y0 h_u_cla32_and480_h_u_cla32_and478_y0
1 1
.subckt and_gate _a=h_u_cla32_and480_h_u_cla32_and479_y0 _b=h_u_cla32_and480_h_u_cla32_and478_y0 _y0=h_u_cla32_and480_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and481_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and481_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and481_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and481_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and481_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and482_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and482_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and482_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and482_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and482_y0
.names h_u_cla32_and482_y0 h_u_cla32_and483_h_u_cla32_and482_y0
1 1
.names h_u_cla32_and481_y0 h_u_cla32_and483_h_u_cla32_and481_y0
1 1
.subckt and_gate _a=h_u_cla32_and483_h_u_cla32_and482_y0 _b=h_u_cla32_and483_h_u_cla32_and481_y0 _y0=h_u_cla32_and483_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and484_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and484_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and484_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and484_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and484_y0
.names h_u_cla32_and484_y0 h_u_cla32_and485_h_u_cla32_and484_y0
1 1
.names h_u_cla32_and483_y0 h_u_cla32_and485_h_u_cla32_and483_y0
1 1
.subckt and_gate _a=h_u_cla32_and485_h_u_cla32_and484_y0 _b=h_u_cla32_and485_h_u_cla32_and483_y0 _y0=h_u_cla32_and485_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and486_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and486_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and486_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and486_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and486_y0
.names h_u_cla32_and486_y0 h_u_cla32_and487_h_u_cla32_and486_y0
1 1
.names h_u_cla32_and485_y0 h_u_cla32_and487_h_u_cla32_and485_y0
1 1
.subckt and_gate _a=h_u_cla32_and487_h_u_cla32_and486_y0 _b=h_u_cla32_and487_h_u_cla32_and485_y0 _y0=h_u_cla32_and487_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and488_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and488_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and488_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and488_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and488_y0
.names h_u_cla32_and488_y0 h_u_cla32_and489_h_u_cla32_and488_y0
1 1
.names h_u_cla32_and487_y0 h_u_cla32_and489_h_u_cla32_and487_y0
1 1
.subckt and_gate _a=h_u_cla32_and489_h_u_cla32_and488_y0 _b=h_u_cla32_and489_h_u_cla32_and487_y0 _y0=h_u_cla32_and489_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and490_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and490_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and490_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and490_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and490_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and491_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and491_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and491_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and491_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and491_y0
.names h_u_cla32_and491_y0 h_u_cla32_and492_h_u_cla32_and491_y0
1 1
.names h_u_cla32_and490_y0 h_u_cla32_and492_h_u_cla32_and490_y0
1 1
.subckt and_gate _a=h_u_cla32_and492_h_u_cla32_and491_y0 _b=h_u_cla32_and492_h_u_cla32_and490_y0 _y0=h_u_cla32_and492_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and493_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and493_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and493_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and493_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and493_y0
.names h_u_cla32_and493_y0 h_u_cla32_and494_h_u_cla32_and493_y0
1 1
.names h_u_cla32_and492_y0 h_u_cla32_and494_h_u_cla32_and492_y0
1 1
.subckt and_gate _a=h_u_cla32_and494_h_u_cla32_and493_y0 _b=h_u_cla32_and494_h_u_cla32_and492_y0 _y0=h_u_cla32_and494_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and495_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and495_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and495_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and495_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and495_y0
.names h_u_cla32_and495_y0 h_u_cla32_and496_h_u_cla32_and495_y0
1 1
.names h_u_cla32_and494_y0 h_u_cla32_and496_h_u_cla32_and494_y0
1 1
.subckt and_gate _a=h_u_cla32_and496_h_u_cla32_and495_y0 _b=h_u_cla32_and496_h_u_cla32_and494_y0 _y0=h_u_cla32_and496_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and497_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and497_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and497_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and497_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and497_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and498_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and498_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and498_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and498_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and498_y0
.names h_u_cla32_and498_y0 h_u_cla32_and499_h_u_cla32_and498_y0
1 1
.names h_u_cla32_and497_y0 h_u_cla32_and499_h_u_cla32_and497_y0
1 1
.subckt and_gate _a=h_u_cla32_and499_h_u_cla32_and498_y0 _b=h_u_cla32_and499_h_u_cla32_and497_y0 _y0=h_u_cla32_and499_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and500_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and500_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and500_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and500_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and500_y0
.names h_u_cla32_and500_y0 h_u_cla32_and501_h_u_cla32_and500_y0
1 1
.names h_u_cla32_and499_y0 h_u_cla32_and501_h_u_cla32_and499_y0
1 1
.subckt and_gate _a=h_u_cla32_and501_h_u_cla32_and500_y0 _b=h_u_cla32_and501_h_u_cla32_and499_y0 _y0=h_u_cla32_and501_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and502_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and502_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and502_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and502_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and502_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and503_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and503_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and503_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and503_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and503_y0
.names h_u_cla32_and503_y0 h_u_cla32_and504_h_u_cla32_and503_y0
1 1
.names h_u_cla32_and502_y0 h_u_cla32_and504_h_u_cla32_and502_y0
1 1
.subckt and_gate _a=h_u_cla32_and504_h_u_cla32_and503_y0 _b=h_u_cla32_and504_h_u_cla32_and502_y0 _y0=h_u_cla32_and504_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and505_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and505_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and505_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and505_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and505_y0
.names h_u_cla32_and505_y0 h_u_cla32_or55_h_u_cla32_and505_y0
1 1
.names h_u_cla32_and405_y0 h_u_cla32_or55_h_u_cla32_and405_y0
1 1
.subckt or_gate _a=h_u_cla32_or55_h_u_cla32_and505_y0 _b=h_u_cla32_or55_h_u_cla32_and405_y0 _y0=h_u_cla32_or55_y0
.names h_u_cla32_or55_y0 h_u_cla32_or56_h_u_cla32_or55_y0
1 1
.names h_u_cla32_and424_y0 h_u_cla32_or56_h_u_cla32_and424_y0
1 1
.subckt or_gate _a=h_u_cla32_or56_h_u_cla32_or55_y0 _b=h_u_cla32_or56_h_u_cla32_and424_y0 _y0=h_u_cla32_or56_y0
.names h_u_cla32_or56_y0 h_u_cla32_or57_h_u_cla32_or56_y0
1 1
.names h_u_cla32_and441_y0 h_u_cla32_or57_h_u_cla32_and441_y0
1 1
.subckt or_gate _a=h_u_cla32_or57_h_u_cla32_or56_y0 _b=h_u_cla32_or57_h_u_cla32_and441_y0 _y0=h_u_cla32_or57_y0
.names h_u_cla32_or57_y0 h_u_cla32_or58_h_u_cla32_or57_y0
1 1
.names h_u_cla32_and456_y0 h_u_cla32_or58_h_u_cla32_and456_y0
1 1
.subckt or_gate _a=h_u_cla32_or58_h_u_cla32_or57_y0 _b=h_u_cla32_or58_h_u_cla32_and456_y0 _y0=h_u_cla32_or58_y0
.names h_u_cla32_or58_y0 h_u_cla32_or59_h_u_cla32_or58_y0
1 1
.names h_u_cla32_and469_y0 h_u_cla32_or59_h_u_cla32_and469_y0
1 1
.subckt or_gate _a=h_u_cla32_or59_h_u_cla32_or58_y0 _b=h_u_cla32_or59_h_u_cla32_and469_y0 _y0=h_u_cla32_or59_y0
.names h_u_cla32_or59_y0 h_u_cla32_or60_h_u_cla32_or59_y0
1 1
.names h_u_cla32_and480_y0 h_u_cla32_or60_h_u_cla32_and480_y0
1 1
.subckt or_gate _a=h_u_cla32_or60_h_u_cla32_or59_y0 _b=h_u_cla32_or60_h_u_cla32_and480_y0 _y0=h_u_cla32_or60_y0
.names h_u_cla32_or60_y0 h_u_cla32_or61_h_u_cla32_or60_y0
1 1
.names h_u_cla32_and489_y0 h_u_cla32_or61_h_u_cla32_and489_y0
1 1
.subckt or_gate _a=h_u_cla32_or61_h_u_cla32_or60_y0 _b=h_u_cla32_or61_h_u_cla32_and489_y0 _y0=h_u_cla32_or61_y0
.names h_u_cla32_or61_y0 h_u_cla32_or62_h_u_cla32_or61_y0
1 1
.names h_u_cla32_and496_y0 h_u_cla32_or62_h_u_cla32_and496_y0
1 1
.subckt or_gate _a=h_u_cla32_or62_h_u_cla32_or61_y0 _b=h_u_cla32_or62_h_u_cla32_and496_y0 _y0=h_u_cla32_or62_y0
.names h_u_cla32_or62_y0 h_u_cla32_or63_h_u_cla32_or62_y0
1 1
.names h_u_cla32_and501_y0 h_u_cla32_or63_h_u_cla32_and501_y0
1 1
.subckt or_gate _a=h_u_cla32_or63_h_u_cla32_or62_y0 _b=h_u_cla32_or63_h_u_cla32_and501_y0 _y0=h_u_cla32_or63_y0
.names h_u_cla32_or63_y0 h_u_cla32_or64_h_u_cla32_or63_y0
1 1
.names h_u_cla32_and504_y0 h_u_cla32_or64_h_u_cla32_and504_y0
1 1
.subckt or_gate _a=h_u_cla32_or64_h_u_cla32_or63_y0 _b=h_u_cla32_or64_h_u_cla32_and504_y0 _y0=h_u_cla32_or64_y0
.names h_u_cla32_pg_logic10_y1 h_u_cla32_or65_h_u_cla32_pg_logic10_y1
1 1
.names h_u_cla32_or64_y0 h_u_cla32_or65_h_u_cla32_or64_y0
1 1
.subckt or_gate _a=h_u_cla32_or65_h_u_cla32_pg_logic10_y1 _b=h_u_cla32_or65_h_u_cla32_or64_y0 _y0=h_u_cla32_or65_y0
.names a_11 h_u_cla32_pg_logic11_a_11
1 1
.names b_11 h_u_cla32_pg_logic11_b_11
1 1
.subckt pg_logic a=h_u_cla32_pg_logic11_a_11 b=h_u_cla32_pg_logic11_b_11 pg_logic_y0=h_u_cla32_pg_logic11_y0 pg_logic_y1=h_u_cla32_pg_logic11_y1 pg_logic_y2=h_u_cla32_pg_logic11_y2
.names h_u_cla32_pg_logic11_y2 h_u_cla32_xor11_h_u_cla32_pg_logic11_y2
1 1
.names h_u_cla32_or65_y0 h_u_cla32_xor11_h_u_cla32_or65_y0
1 1
.subckt xor_gate _a=h_u_cla32_xor11_h_u_cla32_pg_logic11_y2 _b=h_u_cla32_xor11_h_u_cla32_or65_y0 _y0=h_u_cla32_xor11_y0
.names h_u_cla32_pg_logic0_y0 h_u_cla32_and506_h_u_cla32_pg_logic0_y0
1 1
.names constant_wire_0 h_u_cla32_and506_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and506_h_u_cla32_pg_logic0_y0 _b=h_u_cla32_and506_constant_wire_0 _y0=h_u_cla32_and506_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and507_h_u_cla32_pg_logic1_y0
1 1
.names constant_wire_0 h_u_cla32_and507_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and507_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and507_constant_wire_0 _y0=h_u_cla32_and507_y0
.names h_u_cla32_and507_y0 h_u_cla32_and508_h_u_cla32_and507_y0
1 1
.names h_u_cla32_and506_y0 h_u_cla32_and508_h_u_cla32_and506_y0
1 1
.subckt and_gate _a=h_u_cla32_and508_h_u_cla32_and507_y0 _b=h_u_cla32_and508_h_u_cla32_and506_y0 _y0=h_u_cla32_and508_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and509_h_u_cla32_pg_logic2_y0
1 1
.names constant_wire_0 h_u_cla32_and509_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and509_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and509_constant_wire_0 _y0=h_u_cla32_and509_y0
.names h_u_cla32_and509_y0 h_u_cla32_and510_h_u_cla32_and509_y0
1 1
.names h_u_cla32_and508_y0 h_u_cla32_and510_h_u_cla32_and508_y0
1 1
.subckt and_gate _a=h_u_cla32_and510_h_u_cla32_and509_y0 _b=h_u_cla32_and510_h_u_cla32_and508_y0 _y0=h_u_cla32_and510_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and511_h_u_cla32_pg_logic3_y0
1 1
.names constant_wire_0 h_u_cla32_and511_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and511_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and511_constant_wire_0 _y0=h_u_cla32_and511_y0
.names h_u_cla32_and511_y0 h_u_cla32_and512_h_u_cla32_and511_y0
1 1
.names h_u_cla32_and510_y0 h_u_cla32_and512_h_u_cla32_and510_y0
1 1
.subckt and_gate _a=h_u_cla32_and512_h_u_cla32_and511_y0 _b=h_u_cla32_and512_h_u_cla32_and510_y0 _y0=h_u_cla32_and512_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and513_h_u_cla32_pg_logic4_y0
1 1
.names constant_wire_0 h_u_cla32_and513_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and513_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and513_constant_wire_0 _y0=h_u_cla32_and513_y0
.names h_u_cla32_and513_y0 h_u_cla32_and514_h_u_cla32_and513_y0
1 1
.names h_u_cla32_and512_y0 h_u_cla32_and514_h_u_cla32_and512_y0
1 1
.subckt and_gate _a=h_u_cla32_and514_h_u_cla32_and513_y0 _b=h_u_cla32_and514_h_u_cla32_and512_y0 _y0=h_u_cla32_and514_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and515_h_u_cla32_pg_logic5_y0
1 1
.names constant_wire_0 h_u_cla32_and515_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and515_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and515_constant_wire_0 _y0=h_u_cla32_and515_y0
.names h_u_cla32_and515_y0 h_u_cla32_and516_h_u_cla32_and515_y0
1 1
.names h_u_cla32_and514_y0 h_u_cla32_and516_h_u_cla32_and514_y0
1 1
.subckt and_gate _a=h_u_cla32_and516_h_u_cla32_and515_y0 _b=h_u_cla32_and516_h_u_cla32_and514_y0 _y0=h_u_cla32_and516_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and517_h_u_cla32_pg_logic6_y0
1 1
.names constant_wire_0 h_u_cla32_and517_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and517_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and517_constant_wire_0 _y0=h_u_cla32_and517_y0
.names h_u_cla32_and517_y0 h_u_cla32_and518_h_u_cla32_and517_y0
1 1
.names h_u_cla32_and516_y0 h_u_cla32_and518_h_u_cla32_and516_y0
1 1
.subckt and_gate _a=h_u_cla32_and518_h_u_cla32_and517_y0 _b=h_u_cla32_and518_h_u_cla32_and516_y0 _y0=h_u_cla32_and518_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and519_h_u_cla32_pg_logic7_y0
1 1
.names constant_wire_0 h_u_cla32_and519_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and519_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and519_constant_wire_0 _y0=h_u_cla32_and519_y0
.names h_u_cla32_and519_y0 h_u_cla32_and520_h_u_cla32_and519_y0
1 1
.names h_u_cla32_and518_y0 h_u_cla32_and520_h_u_cla32_and518_y0
1 1
.subckt and_gate _a=h_u_cla32_and520_h_u_cla32_and519_y0 _b=h_u_cla32_and520_h_u_cla32_and518_y0 _y0=h_u_cla32_and520_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and521_h_u_cla32_pg_logic8_y0
1 1
.names constant_wire_0 h_u_cla32_and521_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and521_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and521_constant_wire_0 _y0=h_u_cla32_and521_y0
.names h_u_cla32_and521_y0 h_u_cla32_and522_h_u_cla32_and521_y0
1 1
.names h_u_cla32_and520_y0 h_u_cla32_and522_h_u_cla32_and520_y0
1 1
.subckt and_gate _a=h_u_cla32_and522_h_u_cla32_and521_y0 _b=h_u_cla32_and522_h_u_cla32_and520_y0 _y0=h_u_cla32_and522_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and523_h_u_cla32_pg_logic9_y0
1 1
.names constant_wire_0 h_u_cla32_and523_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and523_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and523_constant_wire_0 _y0=h_u_cla32_and523_y0
.names h_u_cla32_and523_y0 h_u_cla32_and524_h_u_cla32_and523_y0
1 1
.names h_u_cla32_and522_y0 h_u_cla32_and524_h_u_cla32_and522_y0
1 1
.subckt and_gate _a=h_u_cla32_and524_h_u_cla32_and523_y0 _b=h_u_cla32_and524_h_u_cla32_and522_y0 _y0=h_u_cla32_and524_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and525_h_u_cla32_pg_logic10_y0
1 1
.names constant_wire_0 h_u_cla32_and525_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and525_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and525_constant_wire_0 _y0=h_u_cla32_and525_y0
.names h_u_cla32_and525_y0 h_u_cla32_and526_h_u_cla32_and525_y0
1 1
.names h_u_cla32_and524_y0 h_u_cla32_and526_h_u_cla32_and524_y0
1 1
.subckt and_gate _a=h_u_cla32_and526_h_u_cla32_and525_y0 _b=h_u_cla32_and526_h_u_cla32_and524_y0 _y0=h_u_cla32_and526_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and527_h_u_cla32_pg_logic11_y0
1 1
.names constant_wire_0 h_u_cla32_and527_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and527_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and527_constant_wire_0 _y0=h_u_cla32_and527_y0
.names h_u_cla32_and527_y0 h_u_cla32_and528_h_u_cla32_and527_y0
1 1
.names h_u_cla32_and526_y0 h_u_cla32_and528_h_u_cla32_and526_y0
1 1
.subckt and_gate _a=h_u_cla32_and528_h_u_cla32_and527_y0 _b=h_u_cla32_and528_h_u_cla32_and526_y0 _y0=h_u_cla32_and528_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and529_h_u_cla32_pg_logic1_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and529_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and529_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and529_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and529_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and530_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and530_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and530_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and530_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and530_y0
.names h_u_cla32_and530_y0 h_u_cla32_and531_h_u_cla32_and530_y0
1 1
.names h_u_cla32_and529_y0 h_u_cla32_and531_h_u_cla32_and529_y0
1 1
.subckt and_gate _a=h_u_cla32_and531_h_u_cla32_and530_y0 _b=h_u_cla32_and531_h_u_cla32_and529_y0 _y0=h_u_cla32_and531_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and532_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and532_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and532_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and532_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and532_y0
.names h_u_cla32_and532_y0 h_u_cla32_and533_h_u_cla32_and532_y0
1 1
.names h_u_cla32_and531_y0 h_u_cla32_and533_h_u_cla32_and531_y0
1 1
.subckt and_gate _a=h_u_cla32_and533_h_u_cla32_and532_y0 _b=h_u_cla32_and533_h_u_cla32_and531_y0 _y0=h_u_cla32_and533_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and534_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and534_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and534_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and534_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and534_y0
.names h_u_cla32_and534_y0 h_u_cla32_and535_h_u_cla32_and534_y0
1 1
.names h_u_cla32_and533_y0 h_u_cla32_and535_h_u_cla32_and533_y0
1 1
.subckt and_gate _a=h_u_cla32_and535_h_u_cla32_and534_y0 _b=h_u_cla32_and535_h_u_cla32_and533_y0 _y0=h_u_cla32_and535_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and536_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and536_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and536_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and536_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and536_y0
.names h_u_cla32_and536_y0 h_u_cla32_and537_h_u_cla32_and536_y0
1 1
.names h_u_cla32_and535_y0 h_u_cla32_and537_h_u_cla32_and535_y0
1 1
.subckt and_gate _a=h_u_cla32_and537_h_u_cla32_and536_y0 _b=h_u_cla32_and537_h_u_cla32_and535_y0 _y0=h_u_cla32_and537_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and538_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and538_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and538_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and538_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and538_y0
.names h_u_cla32_and538_y0 h_u_cla32_and539_h_u_cla32_and538_y0
1 1
.names h_u_cla32_and537_y0 h_u_cla32_and539_h_u_cla32_and537_y0
1 1
.subckt and_gate _a=h_u_cla32_and539_h_u_cla32_and538_y0 _b=h_u_cla32_and539_h_u_cla32_and537_y0 _y0=h_u_cla32_and539_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and540_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and540_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and540_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and540_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and540_y0
.names h_u_cla32_and540_y0 h_u_cla32_and541_h_u_cla32_and540_y0
1 1
.names h_u_cla32_and539_y0 h_u_cla32_and541_h_u_cla32_and539_y0
1 1
.subckt and_gate _a=h_u_cla32_and541_h_u_cla32_and540_y0 _b=h_u_cla32_and541_h_u_cla32_and539_y0 _y0=h_u_cla32_and541_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and542_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and542_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and542_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and542_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and542_y0
.names h_u_cla32_and542_y0 h_u_cla32_and543_h_u_cla32_and542_y0
1 1
.names h_u_cla32_and541_y0 h_u_cla32_and543_h_u_cla32_and541_y0
1 1
.subckt and_gate _a=h_u_cla32_and543_h_u_cla32_and542_y0 _b=h_u_cla32_and543_h_u_cla32_and541_y0 _y0=h_u_cla32_and543_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and544_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and544_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and544_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and544_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and544_y0
.names h_u_cla32_and544_y0 h_u_cla32_and545_h_u_cla32_and544_y0
1 1
.names h_u_cla32_and543_y0 h_u_cla32_and545_h_u_cla32_and543_y0
1 1
.subckt and_gate _a=h_u_cla32_and545_h_u_cla32_and544_y0 _b=h_u_cla32_and545_h_u_cla32_and543_y0 _y0=h_u_cla32_and545_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and546_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and546_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and546_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and546_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and546_y0
.names h_u_cla32_and546_y0 h_u_cla32_and547_h_u_cla32_and546_y0
1 1
.names h_u_cla32_and545_y0 h_u_cla32_and547_h_u_cla32_and545_y0
1 1
.subckt and_gate _a=h_u_cla32_and547_h_u_cla32_and546_y0 _b=h_u_cla32_and547_h_u_cla32_and545_y0 _y0=h_u_cla32_and547_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and548_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and548_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and548_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and548_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and548_y0
.names h_u_cla32_and548_y0 h_u_cla32_and549_h_u_cla32_and548_y0
1 1
.names h_u_cla32_and547_y0 h_u_cla32_and549_h_u_cla32_and547_y0
1 1
.subckt and_gate _a=h_u_cla32_and549_h_u_cla32_and548_y0 _b=h_u_cla32_and549_h_u_cla32_and547_y0 _y0=h_u_cla32_and549_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and550_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and550_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and550_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and550_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and550_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and551_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and551_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and551_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and551_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and551_y0
.names h_u_cla32_and551_y0 h_u_cla32_and552_h_u_cla32_and551_y0
1 1
.names h_u_cla32_and550_y0 h_u_cla32_and552_h_u_cla32_and550_y0
1 1
.subckt and_gate _a=h_u_cla32_and552_h_u_cla32_and551_y0 _b=h_u_cla32_and552_h_u_cla32_and550_y0 _y0=h_u_cla32_and552_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and553_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and553_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and553_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and553_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and553_y0
.names h_u_cla32_and553_y0 h_u_cla32_and554_h_u_cla32_and553_y0
1 1
.names h_u_cla32_and552_y0 h_u_cla32_and554_h_u_cla32_and552_y0
1 1
.subckt and_gate _a=h_u_cla32_and554_h_u_cla32_and553_y0 _b=h_u_cla32_and554_h_u_cla32_and552_y0 _y0=h_u_cla32_and554_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and555_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and555_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and555_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and555_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and555_y0
.names h_u_cla32_and555_y0 h_u_cla32_and556_h_u_cla32_and555_y0
1 1
.names h_u_cla32_and554_y0 h_u_cla32_and556_h_u_cla32_and554_y0
1 1
.subckt and_gate _a=h_u_cla32_and556_h_u_cla32_and555_y0 _b=h_u_cla32_and556_h_u_cla32_and554_y0 _y0=h_u_cla32_and556_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and557_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and557_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and557_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and557_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and557_y0
.names h_u_cla32_and557_y0 h_u_cla32_and558_h_u_cla32_and557_y0
1 1
.names h_u_cla32_and556_y0 h_u_cla32_and558_h_u_cla32_and556_y0
1 1
.subckt and_gate _a=h_u_cla32_and558_h_u_cla32_and557_y0 _b=h_u_cla32_and558_h_u_cla32_and556_y0 _y0=h_u_cla32_and558_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and559_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and559_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and559_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and559_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and559_y0
.names h_u_cla32_and559_y0 h_u_cla32_and560_h_u_cla32_and559_y0
1 1
.names h_u_cla32_and558_y0 h_u_cla32_and560_h_u_cla32_and558_y0
1 1
.subckt and_gate _a=h_u_cla32_and560_h_u_cla32_and559_y0 _b=h_u_cla32_and560_h_u_cla32_and558_y0 _y0=h_u_cla32_and560_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and561_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and561_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and561_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and561_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and561_y0
.names h_u_cla32_and561_y0 h_u_cla32_and562_h_u_cla32_and561_y0
1 1
.names h_u_cla32_and560_y0 h_u_cla32_and562_h_u_cla32_and560_y0
1 1
.subckt and_gate _a=h_u_cla32_and562_h_u_cla32_and561_y0 _b=h_u_cla32_and562_h_u_cla32_and560_y0 _y0=h_u_cla32_and562_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and563_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and563_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and563_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and563_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and563_y0
.names h_u_cla32_and563_y0 h_u_cla32_and564_h_u_cla32_and563_y0
1 1
.names h_u_cla32_and562_y0 h_u_cla32_and564_h_u_cla32_and562_y0
1 1
.subckt and_gate _a=h_u_cla32_and564_h_u_cla32_and563_y0 _b=h_u_cla32_and564_h_u_cla32_and562_y0 _y0=h_u_cla32_and564_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and565_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and565_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and565_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and565_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and565_y0
.names h_u_cla32_and565_y0 h_u_cla32_and566_h_u_cla32_and565_y0
1 1
.names h_u_cla32_and564_y0 h_u_cla32_and566_h_u_cla32_and564_y0
1 1
.subckt and_gate _a=h_u_cla32_and566_h_u_cla32_and565_y0 _b=h_u_cla32_and566_h_u_cla32_and564_y0 _y0=h_u_cla32_and566_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and567_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and567_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and567_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and567_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and567_y0
.names h_u_cla32_and567_y0 h_u_cla32_and568_h_u_cla32_and567_y0
1 1
.names h_u_cla32_and566_y0 h_u_cla32_and568_h_u_cla32_and566_y0
1 1
.subckt and_gate _a=h_u_cla32_and568_h_u_cla32_and567_y0 _b=h_u_cla32_and568_h_u_cla32_and566_y0 _y0=h_u_cla32_and568_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and569_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and569_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and569_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and569_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and569_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and570_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and570_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and570_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and570_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and570_y0
.names h_u_cla32_and570_y0 h_u_cla32_and571_h_u_cla32_and570_y0
1 1
.names h_u_cla32_and569_y0 h_u_cla32_and571_h_u_cla32_and569_y0
1 1
.subckt and_gate _a=h_u_cla32_and571_h_u_cla32_and570_y0 _b=h_u_cla32_and571_h_u_cla32_and569_y0 _y0=h_u_cla32_and571_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and572_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and572_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and572_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and572_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and572_y0
.names h_u_cla32_and572_y0 h_u_cla32_and573_h_u_cla32_and572_y0
1 1
.names h_u_cla32_and571_y0 h_u_cla32_and573_h_u_cla32_and571_y0
1 1
.subckt and_gate _a=h_u_cla32_and573_h_u_cla32_and572_y0 _b=h_u_cla32_and573_h_u_cla32_and571_y0 _y0=h_u_cla32_and573_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and574_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and574_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and574_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and574_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and574_y0
.names h_u_cla32_and574_y0 h_u_cla32_and575_h_u_cla32_and574_y0
1 1
.names h_u_cla32_and573_y0 h_u_cla32_and575_h_u_cla32_and573_y0
1 1
.subckt and_gate _a=h_u_cla32_and575_h_u_cla32_and574_y0 _b=h_u_cla32_and575_h_u_cla32_and573_y0 _y0=h_u_cla32_and575_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and576_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and576_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and576_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and576_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and576_y0
.names h_u_cla32_and576_y0 h_u_cla32_and577_h_u_cla32_and576_y0
1 1
.names h_u_cla32_and575_y0 h_u_cla32_and577_h_u_cla32_and575_y0
1 1
.subckt and_gate _a=h_u_cla32_and577_h_u_cla32_and576_y0 _b=h_u_cla32_and577_h_u_cla32_and575_y0 _y0=h_u_cla32_and577_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and578_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and578_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and578_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and578_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and578_y0
.names h_u_cla32_and578_y0 h_u_cla32_and579_h_u_cla32_and578_y0
1 1
.names h_u_cla32_and577_y0 h_u_cla32_and579_h_u_cla32_and577_y0
1 1
.subckt and_gate _a=h_u_cla32_and579_h_u_cla32_and578_y0 _b=h_u_cla32_and579_h_u_cla32_and577_y0 _y0=h_u_cla32_and579_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and580_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and580_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and580_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and580_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and580_y0
.names h_u_cla32_and580_y0 h_u_cla32_and581_h_u_cla32_and580_y0
1 1
.names h_u_cla32_and579_y0 h_u_cla32_and581_h_u_cla32_and579_y0
1 1
.subckt and_gate _a=h_u_cla32_and581_h_u_cla32_and580_y0 _b=h_u_cla32_and581_h_u_cla32_and579_y0 _y0=h_u_cla32_and581_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and582_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and582_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and582_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and582_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and582_y0
.names h_u_cla32_and582_y0 h_u_cla32_and583_h_u_cla32_and582_y0
1 1
.names h_u_cla32_and581_y0 h_u_cla32_and583_h_u_cla32_and581_y0
1 1
.subckt and_gate _a=h_u_cla32_and583_h_u_cla32_and582_y0 _b=h_u_cla32_and583_h_u_cla32_and581_y0 _y0=h_u_cla32_and583_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and584_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and584_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and584_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and584_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and584_y0
.names h_u_cla32_and584_y0 h_u_cla32_and585_h_u_cla32_and584_y0
1 1
.names h_u_cla32_and583_y0 h_u_cla32_and585_h_u_cla32_and583_y0
1 1
.subckt and_gate _a=h_u_cla32_and585_h_u_cla32_and584_y0 _b=h_u_cla32_and585_h_u_cla32_and583_y0 _y0=h_u_cla32_and585_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and586_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and586_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and586_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and586_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and586_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and587_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and587_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and587_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and587_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and587_y0
.names h_u_cla32_and587_y0 h_u_cla32_and588_h_u_cla32_and587_y0
1 1
.names h_u_cla32_and586_y0 h_u_cla32_and588_h_u_cla32_and586_y0
1 1
.subckt and_gate _a=h_u_cla32_and588_h_u_cla32_and587_y0 _b=h_u_cla32_and588_h_u_cla32_and586_y0 _y0=h_u_cla32_and588_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and589_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and589_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and589_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and589_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and589_y0
.names h_u_cla32_and589_y0 h_u_cla32_and590_h_u_cla32_and589_y0
1 1
.names h_u_cla32_and588_y0 h_u_cla32_and590_h_u_cla32_and588_y0
1 1
.subckt and_gate _a=h_u_cla32_and590_h_u_cla32_and589_y0 _b=h_u_cla32_and590_h_u_cla32_and588_y0 _y0=h_u_cla32_and590_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and591_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and591_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and591_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and591_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and591_y0
.names h_u_cla32_and591_y0 h_u_cla32_and592_h_u_cla32_and591_y0
1 1
.names h_u_cla32_and590_y0 h_u_cla32_and592_h_u_cla32_and590_y0
1 1
.subckt and_gate _a=h_u_cla32_and592_h_u_cla32_and591_y0 _b=h_u_cla32_and592_h_u_cla32_and590_y0 _y0=h_u_cla32_and592_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and593_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and593_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and593_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and593_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and593_y0
.names h_u_cla32_and593_y0 h_u_cla32_and594_h_u_cla32_and593_y0
1 1
.names h_u_cla32_and592_y0 h_u_cla32_and594_h_u_cla32_and592_y0
1 1
.subckt and_gate _a=h_u_cla32_and594_h_u_cla32_and593_y0 _b=h_u_cla32_and594_h_u_cla32_and592_y0 _y0=h_u_cla32_and594_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and595_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and595_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and595_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and595_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and595_y0
.names h_u_cla32_and595_y0 h_u_cla32_and596_h_u_cla32_and595_y0
1 1
.names h_u_cla32_and594_y0 h_u_cla32_and596_h_u_cla32_and594_y0
1 1
.subckt and_gate _a=h_u_cla32_and596_h_u_cla32_and595_y0 _b=h_u_cla32_and596_h_u_cla32_and594_y0 _y0=h_u_cla32_and596_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and597_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and597_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and597_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and597_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and597_y0
.names h_u_cla32_and597_y0 h_u_cla32_and598_h_u_cla32_and597_y0
1 1
.names h_u_cla32_and596_y0 h_u_cla32_and598_h_u_cla32_and596_y0
1 1
.subckt and_gate _a=h_u_cla32_and598_h_u_cla32_and597_y0 _b=h_u_cla32_and598_h_u_cla32_and596_y0 _y0=h_u_cla32_and598_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and599_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and599_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and599_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and599_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and599_y0
.names h_u_cla32_and599_y0 h_u_cla32_and600_h_u_cla32_and599_y0
1 1
.names h_u_cla32_and598_y0 h_u_cla32_and600_h_u_cla32_and598_y0
1 1
.subckt and_gate _a=h_u_cla32_and600_h_u_cla32_and599_y0 _b=h_u_cla32_and600_h_u_cla32_and598_y0 _y0=h_u_cla32_and600_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and601_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and601_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and601_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and601_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and601_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and602_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and602_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and602_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and602_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and602_y0
.names h_u_cla32_and602_y0 h_u_cla32_and603_h_u_cla32_and602_y0
1 1
.names h_u_cla32_and601_y0 h_u_cla32_and603_h_u_cla32_and601_y0
1 1
.subckt and_gate _a=h_u_cla32_and603_h_u_cla32_and602_y0 _b=h_u_cla32_and603_h_u_cla32_and601_y0 _y0=h_u_cla32_and603_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and604_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and604_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and604_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and604_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and604_y0
.names h_u_cla32_and604_y0 h_u_cla32_and605_h_u_cla32_and604_y0
1 1
.names h_u_cla32_and603_y0 h_u_cla32_and605_h_u_cla32_and603_y0
1 1
.subckt and_gate _a=h_u_cla32_and605_h_u_cla32_and604_y0 _b=h_u_cla32_and605_h_u_cla32_and603_y0 _y0=h_u_cla32_and605_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and606_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and606_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and606_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and606_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and606_y0
.names h_u_cla32_and606_y0 h_u_cla32_and607_h_u_cla32_and606_y0
1 1
.names h_u_cla32_and605_y0 h_u_cla32_and607_h_u_cla32_and605_y0
1 1
.subckt and_gate _a=h_u_cla32_and607_h_u_cla32_and606_y0 _b=h_u_cla32_and607_h_u_cla32_and605_y0 _y0=h_u_cla32_and607_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and608_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and608_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and608_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and608_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and608_y0
.names h_u_cla32_and608_y0 h_u_cla32_and609_h_u_cla32_and608_y0
1 1
.names h_u_cla32_and607_y0 h_u_cla32_and609_h_u_cla32_and607_y0
1 1
.subckt and_gate _a=h_u_cla32_and609_h_u_cla32_and608_y0 _b=h_u_cla32_and609_h_u_cla32_and607_y0 _y0=h_u_cla32_and609_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and610_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and610_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and610_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and610_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and610_y0
.names h_u_cla32_and610_y0 h_u_cla32_and611_h_u_cla32_and610_y0
1 1
.names h_u_cla32_and609_y0 h_u_cla32_and611_h_u_cla32_and609_y0
1 1
.subckt and_gate _a=h_u_cla32_and611_h_u_cla32_and610_y0 _b=h_u_cla32_and611_h_u_cla32_and609_y0 _y0=h_u_cla32_and611_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and612_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and612_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and612_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and612_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and612_y0
.names h_u_cla32_and612_y0 h_u_cla32_and613_h_u_cla32_and612_y0
1 1
.names h_u_cla32_and611_y0 h_u_cla32_and613_h_u_cla32_and611_y0
1 1
.subckt and_gate _a=h_u_cla32_and613_h_u_cla32_and612_y0 _b=h_u_cla32_and613_h_u_cla32_and611_y0 _y0=h_u_cla32_and613_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and614_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and614_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and614_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and614_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and614_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and615_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and615_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and615_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and615_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and615_y0
.names h_u_cla32_and615_y0 h_u_cla32_and616_h_u_cla32_and615_y0
1 1
.names h_u_cla32_and614_y0 h_u_cla32_and616_h_u_cla32_and614_y0
1 1
.subckt and_gate _a=h_u_cla32_and616_h_u_cla32_and615_y0 _b=h_u_cla32_and616_h_u_cla32_and614_y0 _y0=h_u_cla32_and616_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and617_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and617_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and617_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and617_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and617_y0
.names h_u_cla32_and617_y0 h_u_cla32_and618_h_u_cla32_and617_y0
1 1
.names h_u_cla32_and616_y0 h_u_cla32_and618_h_u_cla32_and616_y0
1 1
.subckt and_gate _a=h_u_cla32_and618_h_u_cla32_and617_y0 _b=h_u_cla32_and618_h_u_cla32_and616_y0 _y0=h_u_cla32_and618_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and619_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and619_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and619_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and619_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and619_y0
.names h_u_cla32_and619_y0 h_u_cla32_and620_h_u_cla32_and619_y0
1 1
.names h_u_cla32_and618_y0 h_u_cla32_and620_h_u_cla32_and618_y0
1 1
.subckt and_gate _a=h_u_cla32_and620_h_u_cla32_and619_y0 _b=h_u_cla32_and620_h_u_cla32_and618_y0 _y0=h_u_cla32_and620_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and621_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and621_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and621_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and621_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and621_y0
.names h_u_cla32_and621_y0 h_u_cla32_and622_h_u_cla32_and621_y0
1 1
.names h_u_cla32_and620_y0 h_u_cla32_and622_h_u_cla32_and620_y0
1 1
.subckt and_gate _a=h_u_cla32_and622_h_u_cla32_and621_y0 _b=h_u_cla32_and622_h_u_cla32_and620_y0 _y0=h_u_cla32_and622_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and623_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and623_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and623_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and623_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and623_y0
.names h_u_cla32_and623_y0 h_u_cla32_and624_h_u_cla32_and623_y0
1 1
.names h_u_cla32_and622_y0 h_u_cla32_and624_h_u_cla32_and622_y0
1 1
.subckt and_gate _a=h_u_cla32_and624_h_u_cla32_and623_y0 _b=h_u_cla32_and624_h_u_cla32_and622_y0 _y0=h_u_cla32_and624_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and625_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and625_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and625_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and625_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and625_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and626_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and626_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and626_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and626_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and626_y0
.names h_u_cla32_and626_y0 h_u_cla32_and627_h_u_cla32_and626_y0
1 1
.names h_u_cla32_and625_y0 h_u_cla32_and627_h_u_cla32_and625_y0
1 1
.subckt and_gate _a=h_u_cla32_and627_h_u_cla32_and626_y0 _b=h_u_cla32_and627_h_u_cla32_and625_y0 _y0=h_u_cla32_and627_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and628_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and628_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and628_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and628_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and628_y0
.names h_u_cla32_and628_y0 h_u_cla32_and629_h_u_cla32_and628_y0
1 1
.names h_u_cla32_and627_y0 h_u_cla32_and629_h_u_cla32_and627_y0
1 1
.subckt and_gate _a=h_u_cla32_and629_h_u_cla32_and628_y0 _b=h_u_cla32_and629_h_u_cla32_and627_y0 _y0=h_u_cla32_and629_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and630_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and630_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and630_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and630_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and630_y0
.names h_u_cla32_and630_y0 h_u_cla32_and631_h_u_cla32_and630_y0
1 1
.names h_u_cla32_and629_y0 h_u_cla32_and631_h_u_cla32_and629_y0
1 1
.subckt and_gate _a=h_u_cla32_and631_h_u_cla32_and630_y0 _b=h_u_cla32_and631_h_u_cla32_and629_y0 _y0=h_u_cla32_and631_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and632_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and632_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and632_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and632_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and632_y0
.names h_u_cla32_and632_y0 h_u_cla32_and633_h_u_cla32_and632_y0
1 1
.names h_u_cla32_and631_y0 h_u_cla32_and633_h_u_cla32_and631_y0
1 1
.subckt and_gate _a=h_u_cla32_and633_h_u_cla32_and632_y0 _b=h_u_cla32_and633_h_u_cla32_and631_y0 _y0=h_u_cla32_and633_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and634_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and634_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and634_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and634_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and634_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and635_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and635_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and635_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and635_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and635_y0
.names h_u_cla32_and635_y0 h_u_cla32_and636_h_u_cla32_and635_y0
1 1
.names h_u_cla32_and634_y0 h_u_cla32_and636_h_u_cla32_and634_y0
1 1
.subckt and_gate _a=h_u_cla32_and636_h_u_cla32_and635_y0 _b=h_u_cla32_and636_h_u_cla32_and634_y0 _y0=h_u_cla32_and636_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and637_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and637_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and637_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and637_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and637_y0
.names h_u_cla32_and637_y0 h_u_cla32_and638_h_u_cla32_and637_y0
1 1
.names h_u_cla32_and636_y0 h_u_cla32_and638_h_u_cla32_and636_y0
1 1
.subckt and_gate _a=h_u_cla32_and638_h_u_cla32_and637_y0 _b=h_u_cla32_and638_h_u_cla32_and636_y0 _y0=h_u_cla32_and638_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and639_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and639_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and639_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and639_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and639_y0
.names h_u_cla32_and639_y0 h_u_cla32_and640_h_u_cla32_and639_y0
1 1
.names h_u_cla32_and638_y0 h_u_cla32_and640_h_u_cla32_and638_y0
1 1
.subckt and_gate _a=h_u_cla32_and640_h_u_cla32_and639_y0 _b=h_u_cla32_and640_h_u_cla32_and638_y0 _y0=h_u_cla32_and640_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and641_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and641_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and641_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and641_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and641_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and642_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and642_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and642_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and642_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and642_y0
.names h_u_cla32_and642_y0 h_u_cla32_and643_h_u_cla32_and642_y0
1 1
.names h_u_cla32_and641_y0 h_u_cla32_and643_h_u_cla32_and641_y0
1 1
.subckt and_gate _a=h_u_cla32_and643_h_u_cla32_and642_y0 _b=h_u_cla32_and643_h_u_cla32_and641_y0 _y0=h_u_cla32_and643_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and644_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and644_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and644_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and644_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and644_y0
.names h_u_cla32_and644_y0 h_u_cla32_and645_h_u_cla32_and644_y0
1 1
.names h_u_cla32_and643_y0 h_u_cla32_and645_h_u_cla32_and643_y0
1 1
.subckt and_gate _a=h_u_cla32_and645_h_u_cla32_and644_y0 _b=h_u_cla32_and645_h_u_cla32_and643_y0 _y0=h_u_cla32_and645_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and646_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and646_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and646_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and646_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and646_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and647_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and647_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and647_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and647_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and647_y0
.names h_u_cla32_and647_y0 h_u_cla32_and648_h_u_cla32_and647_y0
1 1
.names h_u_cla32_and646_y0 h_u_cla32_and648_h_u_cla32_and646_y0
1 1
.subckt and_gate _a=h_u_cla32_and648_h_u_cla32_and647_y0 _b=h_u_cla32_and648_h_u_cla32_and646_y0 _y0=h_u_cla32_and648_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and649_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and649_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and649_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and649_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and649_y0
.names h_u_cla32_and649_y0 h_u_cla32_or66_h_u_cla32_and649_y0
1 1
.names h_u_cla32_and528_y0 h_u_cla32_or66_h_u_cla32_and528_y0
1 1
.subckt or_gate _a=h_u_cla32_or66_h_u_cla32_and649_y0 _b=h_u_cla32_or66_h_u_cla32_and528_y0 _y0=h_u_cla32_or66_y0
.names h_u_cla32_or66_y0 h_u_cla32_or67_h_u_cla32_or66_y0
1 1
.names h_u_cla32_and549_y0 h_u_cla32_or67_h_u_cla32_and549_y0
1 1
.subckt or_gate _a=h_u_cla32_or67_h_u_cla32_or66_y0 _b=h_u_cla32_or67_h_u_cla32_and549_y0 _y0=h_u_cla32_or67_y0
.names h_u_cla32_or67_y0 h_u_cla32_or68_h_u_cla32_or67_y0
1 1
.names h_u_cla32_and568_y0 h_u_cla32_or68_h_u_cla32_and568_y0
1 1
.subckt or_gate _a=h_u_cla32_or68_h_u_cla32_or67_y0 _b=h_u_cla32_or68_h_u_cla32_and568_y0 _y0=h_u_cla32_or68_y0
.names h_u_cla32_or68_y0 h_u_cla32_or69_h_u_cla32_or68_y0
1 1
.names h_u_cla32_and585_y0 h_u_cla32_or69_h_u_cla32_and585_y0
1 1
.subckt or_gate _a=h_u_cla32_or69_h_u_cla32_or68_y0 _b=h_u_cla32_or69_h_u_cla32_and585_y0 _y0=h_u_cla32_or69_y0
.names h_u_cla32_or69_y0 h_u_cla32_or70_h_u_cla32_or69_y0
1 1
.names h_u_cla32_and600_y0 h_u_cla32_or70_h_u_cla32_and600_y0
1 1
.subckt or_gate _a=h_u_cla32_or70_h_u_cla32_or69_y0 _b=h_u_cla32_or70_h_u_cla32_and600_y0 _y0=h_u_cla32_or70_y0
.names h_u_cla32_or70_y0 h_u_cla32_or71_h_u_cla32_or70_y0
1 1
.names h_u_cla32_and613_y0 h_u_cla32_or71_h_u_cla32_and613_y0
1 1
.subckt or_gate _a=h_u_cla32_or71_h_u_cla32_or70_y0 _b=h_u_cla32_or71_h_u_cla32_and613_y0 _y0=h_u_cla32_or71_y0
.names h_u_cla32_or71_y0 h_u_cla32_or72_h_u_cla32_or71_y0
1 1
.names h_u_cla32_and624_y0 h_u_cla32_or72_h_u_cla32_and624_y0
1 1
.subckt or_gate _a=h_u_cla32_or72_h_u_cla32_or71_y0 _b=h_u_cla32_or72_h_u_cla32_and624_y0 _y0=h_u_cla32_or72_y0
.names h_u_cla32_or72_y0 h_u_cla32_or73_h_u_cla32_or72_y0
1 1
.names h_u_cla32_and633_y0 h_u_cla32_or73_h_u_cla32_and633_y0
1 1
.subckt or_gate _a=h_u_cla32_or73_h_u_cla32_or72_y0 _b=h_u_cla32_or73_h_u_cla32_and633_y0 _y0=h_u_cla32_or73_y0
.names h_u_cla32_or73_y0 h_u_cla32_or74_h_u_cla32_or73_y0
1 1
.names h_u_cla32_and640_y0 h_u_cla32_or74_h_u_cla32_and640_y0
1 1
.subckt or_gate _a=h_u_cla32_or74_h_u_cla32_or73_y0 _b=h_u_cla32_or74_h_u_cla32_and640_y0 _y0=h_u_cla32_or74_y0
.names h_u_cla32_or74_y0 h_u_cla32_or75_h_u_cla32_or74_y0
1 1
.names h_u_cla32_and645_y0 h_u_cla32_or75_h_u_cla32_and645_y0
1 1
.subckt or_gate _a=h_u_cla32_or75_h_u_cla32_or74_y0 _b=h_u_cla32_or75_h_u_cla32_and645_y0 _y0=h_u_cla32_or75_y0
.names h_u_cla32_or75_y0 h_u_cla32_or76_h_u_cla32_or75_y0
1 1
.names h_u_cla32_and648_y0 h_u_cla32_or76_h_u_cla32_and648_y0
1 1
.subckt or_gate _a=h_u_cla32_or76_h_u_cla32_or75_y0 _b=h_u_cla32_or76_h_u_cla32_and648_y0 _y0=h_u_cla32_or76_y0
.names h_u_cla32_pg_logic11_y1 h_u_cla32_or77_h_u_cla32_pg_logic11_y1
1 1
.names h_u_cla32_or76_y0 h_u_cla32_or77_h_u_cla32_or76_y0
1 1
.subckt or_gate _a=h_u_cla32_or77_h_u_cla32_pg_logic11_y1 _b=h_u_cla32_or77_h_u_cla32_or76_y0 _y0=h_u_cla32_or77_y0
.names a_12 h_u_cla32_pg_logic12_a_12
1 1
.names b_12 h_u_cla32_pg_logic12_b_12
1 1
.subckt pg_logic a=h_u_cla32_pg_logic12_a_12 b=h_u_cla32_pg_logic12_b_12 pg_logic_y0=h_u_cla32_pg_logic12_y0 pg_logic_y1=h_u_cla32_pg_logic12_y1 pg_logic_y2=h_u_cla32_pg_logic12_y2
.names h_u_cla32_pg_logic12_y2 h_u_cla32_xor12_h_u_cla32_pg_logic12_y2
1 1
.names h_u_cla32_or77_y0 h_u_cla32_xor12_h_u_cla32_or77_y0
1 1
.subckt xor_gate _a=h_u_cla32_xor12_h_u_cla32_pg_logic12_y2 _b=h_u_cla32_xor12_h_u_cla32_or77_y0 _y0=h_u_cla32_xor12_y0
.names h_u_cla32_pg_logic0_y0 h_u_cla32_and650_h_u_cla32_pg_logic0_y0
1 1
.names constant_wire_0 h_u_cla32_and650_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and650_h_u_cla32_pg_logic0_y0 _b=h_u_cla32_and650_constant_wire_0 _y0=h_u_cla32_and650_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and651_h_u_cla32_pg_logic1_y0
1 1
.names constant_wire_0 h_u_cla32_and651_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and651_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and651_constant_wire_0 _y0=h_u_cla32_and651_y0
.names h_u_cla32_and651_y0 h_u_cla32_and652_h_u_cla32_and651_y0
1 1
.names h_u_cla32_and650_y0 h_u_cla32_and652_h_u_cla32_and650_y0
1 1
.subckt and_gate _a=h_u_cla32_and652_h_u_cla32_and651_y0 _b=h_u_cla32_and652_h_u_cla32_and650_y0 _y0=h_u_cla32_and652_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and653_h_u_cla32_pg_logic2_y0
1 1
.names constant_wire_0 h_u_cla32_and653_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and653_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and653_constant_wire_0 _y0=h_u_cla32_and653_y0
.names h_u_cla32_and653_y0 h_u_cla32_and654_h_u_cla32_and653_y0
1 1
.names h_u_cla32_and652_y0 h_u_cla32_and654_h_u_cla32_and652_y0
1 1
.subckt and_gate _a=h_u_cla32_and654_h_u_cla32_and653_y0 _b=h_u_cla32_and654_h_u_cla32_and652_y0 _y0=h_u_cla32_and654_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and655_h_u_cla32_pg_logic3_y0
1 1
.names constant_wire_0 h_u_cla32_and655_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and655_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and655_constant_wire_0 _y0=h_u_cla32_and655_y0
.names h_u_cla32_and655_y0 h_u_cla32_and656_h_u_cla32_and655_y0
1 1
.names h_u_cla32_and654_y0 h_u_cla32_and656_h_u_cla32_and654_y0
1 1
.subckt and_gate _a=h_u_cla32_and656_h_u_cla32_and655_y0 _b=h_u_cla32_and656_h_u_cla32_and654_y0 _y0=h_u_cla32_and656_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and657_h_u_cla32_pg_logic4_y0
1 1
.names constant_wire_0 h_u_cla32_and657_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and657_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and657_constant_wire_0 _y0=h_u_cla32_and657_y0
.names h_u_cla32_and657_y0 h_u_cla32_and658_h_u_cla32_and657_y0
1 1
.names h_u_cla32_and656_y0 h_u_cla32_and658_h_u_cla32_and656_y0
1 1
.subckt and_gate _a=h_u_cla32_and658_h_u_cla32_and657_y0 _b=h_u_cla32_and658_h_u_cla32_and656_y0 _y0=h_u_cla32_and658_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and659_h_u_cla32_pg_logic5_y0
1 1
.names constant_wire_0 h_u_cla32_and659_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and659_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and659_constant_wire_0 _y0=h_u_cla32_and659_y0
.names h_u_cla32_and659_y0 h_u_cla32_and660_h_u_cla32_and659_y0
1 1
.names h_u_cla32_and658_y0 h_u_cla32_and660_h_u_cla32_and658_y0
1 1
.subckt and_gate _a=h_u_cla32_and660_h_u_cla32_and659_y0 _b=h_u_cla32_and660_h_u_cla32_and658_y0 _y0=h_u_cla32_and660_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and661_h_u_cla32_pg_logic6_y0
1 1
.names constant_wire_0 h_u_cla32_and661_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and661_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and661_constant_wire_0 _y0=h_u_cla32_and661_y0
.names h_u_cla32_and661_y0 h_u_cla32_and662_h_u_cla32_and661_y0
1 1
.names h_u_cla32_and660_y0 h_u_cla32_and662_h_u_cla32_and660_y0
1 1
.subckt and_gate _a=h_u_cla32_and662_h_u_cla32_and661_y0 _b=h_u_cla32_and662_h_u_cla32_and660_y0 _y0=h_u_cla32_and662_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and663_h_u_cla32_pg_logic7_y0
1 1
.names constant_wire_0 h_u_cla32_and663_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and663_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and663_constant_wire_0 _y0=h_u_cla32_and663_y0
.names h_u_cla32_and663_y0 h_u_cla32_and664_h_u_cla32_and663_y0
1 1
.names h_u_cla32_and662_y0 h_u_cla32_and664_h_u_cla32_and662_y0
1 1
.subckt and_gate _a=h_u_cla32_and664_h_u_cla32_and663_y0 _b=h_u_cla32_and664_h_u_cla32_and662_y0 _y0=h_u_cla32_and664_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and665_h_u_cla32_pg_logic8_y0
1 1
.names constant_wire_0 h_u_cla32_and665_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and665_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and665_constant_wire_0 _y0=h_u_cla32_and665_y0
.names h_u_cla32_and665_y0 h_u_cla32_and666_h_u_cla32_and665_y0
1 1
.names h_u_cla32_and664_y0 h_u_cla32_and666_h_u_cla32_and664_y0
1 1
.subckt and_gate _a=h_u_cla32_and666_h_u_cla32_and665_y0 _b=h_u_cla32_and666_h_u_cla32_and664_y0 _y0=h_u_cla32_and666_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and667_h_u_cla32_pg_logic9_y0
1 1
.names constant_wire_0 h_u_cla32_and667_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and667_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and667_constant_wire_0 _y0=h_u_cla32_and667_y0
.names h_u_cla32_and667_y0 h_u_cla32_and668_h_u_cla32_and667_y0
1 1
.names h_u_cla32_and666_y0 h_u_cla32_and668_h_u_cla32_and666_y0
1 1
.subckt and_gate _a=h_u_cla32_and668_h_u_cla32_and667_y0 _b=h_u_cla32_and668_h_u_cla32_and666_y0 _y0=h_u_cla32_and668_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and669_h_u_cla32_pg_logic10_y0
1 1
.names constant_wire_0 h_u_cla32_and669_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and669_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and669_constant_wire_0 _y0=h_u_cla32_and669_y0
.names h_u_cla32_and669_y0 h_u_cla32_and670_h_u_cla32_and669_y0
1 1
.names h_u_cla32_and668_y0 h_u_cla32_and670_h_u_cla32_and668_y0
1 1
.subckt and_gate _a=h_u_cla32_and670_h_u_cla32_and669_y0 _b=h_u_cla32_and670_h_u_cla32_and668_y0 _y0=h_u_cla32_and670_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and671_h_u_cla32_pg_logic11_y0
1 1
.names constant_wire_0 h_u_cla32_and671_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and671_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and671_constant_wire_0 _y0=h_u_cla32_and671_y0
.names h_u_cla32_and671_y0 h_u_cla32_and672_h_u_cla32_and671_y0
1 1
.names h_u_cla32_and670_y0 h_u_cla32_and672_h_u_cla32_and670_y0
1 1
.subckt and_gate _a=h_u_cla32_and672_h_u_cla32_and671_y0 _b=h_u_cla32_and672_h_u_cla32_and670_y0 _y0=h_u_cla32_and672_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and673_h_u_cla32_pg_logic12_y0
1 1
.names constant_wire_0 h_u_cla32_and673_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and673_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and673_constant_wire_0 _y0=h_u_cla32_and673_y0
.names h_u_cla32_and673_y0 h_u_cla32_and674_h_u_cla32_and673_y0
1 1
.names h_u_cla32_and672_y0 h_u_cla32_and674_h_u_cla32_and672_y0
1 1
.subckt and_gate _a=h_u_cla32_and674_h_u_cla32_and673_y0 _b=h_u_cla32_and674_h_u_cla32_and672_y0 _y0=h_u_cla32_and674_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and675_h_u_cla32_pg_logic1_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and675_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and675_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and675_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and675_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and676_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and676_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and676_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and676_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and676_y0
.names h_u_cla32_and676_y0 h_u_cla32_and677_h_u_cla32_and676_y0
1 1
.names h_u_cla32_and675_y0 h_u_cla32_and677_h_u_cla32_and675_y0
1 1
.subckt and_gate _a=h_u_cla32_and677_h_u_cla32_and676_y0 _b=h_u_cla32_and677_h_u_cla32_and675_y0 _y0=h_u_cla32_and677_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and678_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and678_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and678_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and678_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and678_y0
.names h_u_cla32_and678_y0 h_u_cla32_and679_h_u_cla32_and678_y0
1 1
.names h_u_cla32_and677_y0 h_u_cla32_and679_h_u_cla32_and677_y0
1 1
.subckt and_gate _a=h_u_cla32_and679_h_u_cla32_and678_y0 _b=h_u_cla32_and679_h_u_cla32_and677_y0 _y0=h_u_cla32_and679_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and680_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and680_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and680_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and680_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and680_y0
.names h_u_cla32_and680_y0 h_u_cla32_and681_h_u_cla32_and680_y0
1 1
.names h_u_cla32_and679_y0 h_u_cla32_and681_h_u_cla32_and679_y0
1 1
.subckt and_gate _a=h_u_cla32_and681_h_u_cla32_and680_y0 _b=h_u_cla32_and681_h_u_cla32_and679_y0 _y0=h_u_cla32_and681_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and682_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and682_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and682_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and682_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and682_y0
.names h_u_cla32_and682_y0 h_u_cla32_and683_h_u_cla32_and682_y0
1 1
.names h_u_cla32_and681_y0 h_u_cla32_and683_h_u_cla32_and681_y0
1 1
.subckt and_gate _a=h_u_cla32_and683_h_u_cla32_and682_y0 _b=h_u_cla32_and683_h_u_cla32_and681_y0 _y0=h_u_cla32_and683_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and684_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and684_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and684_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and684_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and684_y0
.names h_u_cla32_and684_y0 h_u_cla32_and685_h_u_cla32_and684_y0
1 1
.names h_u_cla32_and683_y0 h_u_cla32_and685_h_u_cla32_and683_y0
1 1
.subckt and_gate _a=h_u_cla32_and685_h_u_cla32_and684_y0 _b=h_u_cla32_and685_h_u_cla32_and683_y0 _y0=h_u_cla32_and685_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and686_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and686_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and686_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and686_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and686_y0
.names h_u_cla32_and686_y0 h_u_cla32_and687_h_u_cla32_and686_y0
1 1
.names h_u_cla32_and685_y0 h_u_cla32_and687_h_u_cla32_and685_y0
1 1
.subckt and_gate _a=h_u_cla32_and687_h_u_cla32_and686_y0 _b=h_u_cla32_and687_h_u_cla32_and685_y0 _y0=h_u_cla32_and687_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and688_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and688_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and688_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and688_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and688_y0
.names h_u_cla32_and688_y0 h_u_cla32_and689_h_u_cla32_and688_y0
1 1
.names h_u_cla32_and687_y0 h_u_cla32_and689_h_u_cla32_and687_y0
1 1
.subckt and_gate _a=h_u_cla32_and689_h_u_cla32_and688_y0 _b=h_u_cla32_and689_h_u_cla32_and687_y0 _y0=h_u_cla32_and689_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and690_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and690_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and690_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and690_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and690_y0
.names h_u_cla32_and690_y0 h_u_cla32_and691_h_u_cla32_and690_y0
1 1
.names h_u_cla32_and689_y0 h_u_cla32_and691_h_u_cla32_and689_y0
1 1
.subckt and_gate _a=h_u_cla32_and691_h_u_cla32_and690_y0 _b=h_u_cla32_and691_h_u_cla32_and689_y0 _y0=h_u_cla32_and691_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and692_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and692_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and692_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and692_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and692_y0
.names h_u_cla32_and692_y0 h_u_cla32_and693_h_u_cla32_and692_y0
1 1
.names h_u_cla32_and691_y0 h_u_cla32_and693_h_u_cla32_and691_y0
1 1
.subckt and_gate _a=h_u_cla32_and693_h_u_cla32_and692_y0 _b=h_u_cla32_and693_h_u_cla32_and691_y0 _y0=h_u_cla32_and693_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and694_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and694_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and694_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and694_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and694_y0
.names h_u_cla32_and694_y0 h_u_cla32_and695_h_u_cla32_and694_y0
1 1
.names h_u_cla32_and693_y0 h_u_cla32_and695_h_u_cla32_and693_y0
1 1
.subckt and_gate _a=h_u_cla32_and695_h_u_cla32_and694_y0 _b=h_u_cla32_and695_h_u_cla32_and693_y0 _y0=h_u_cla32_and695_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and696_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and696_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and696_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and696_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and696_y0
.names h_u_cla32_and696_y0 h_u_cla32_and697_h_u_cla32_and696_y0
1 1
.names h_u_cla32_and695_y0 h_u_cla32_and697_h_u_cla32_and695_y0
1 1
.subckt and_gate _a=h_u_cla32_and697_h_u_cla32_and696_y0 _b=h_u_cla32_and697_h_u_cla32_and695_y0 _y0=h_u_cla32_and697_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and698_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and698_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and698_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and698_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and698_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and699_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and699_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and699_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and699_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and699_y0
.names h_u_cla32_and699_y0 h_u_cla32_and700_h_u_cla32_and699_y0
1 1
.names h_u_cla32_and698_y0 h_u_cla32_and700_h_u_cla32_and698_y0
1 1
.subckt and_gate _a=h_u_cla32_and700_h_u_cla32_and699_y0 _b=h_u_cla32_and700_h_u_cla32_and698_y0 _y0=h_u_cla32_and700_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and701_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and701_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and701_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and701_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and701_y0
.names h_u_cla32_and701_y0 h_u_cla32_and702_h_u_cla32_and701_y0
1 1
.names h_u_cla32_and700_y0 h_u_cla32_and702_h_u_cla32_and700_y0
1 1
.subckt and_gate _a=h_u_cla32_and702_h_u_cla32_and701_y0 _b=h_u_cla32_and702_h_u_cla32_and700_y0 _y0=h_u_cla32_and702_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and703_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and703_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and703_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and703_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and703_y0
.names h_u_cla32_and703_y0 h_u_cla32_and704_h_u_cla32_and703_y0
1 1
.names h_u_cla32_and702_y0 h_u_cla32_and704_h_u_cla32_and702_y0
1 1
.subckt and_gate _a=h_u_cla32_and704_h_u_cla32_and703_y0 _b=h_u_cla32_and704_h_u_cla32_and702_y0 _y0=h_u_cla32_and704_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and705_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and705_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and705_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and705_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and705_y0
.names h_u_cla32_and705_y0 h_u_cla32_and706_h_u_cla32_and705_y0
1 1
.names h_u_cla32_and704_y0 h_u_cla32_and706_h_u_cla32_and704_y0
1 1
.subckt and_gate _a=h_u_cla32_and706_h_u_cla32_and705_y0 _b=h_u_cla32_and706_h_u_cla32_and704_y0 _y0=h_u_cla32_and706_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and707_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and707_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and707_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and707_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and707_y0
.names h_u_cla32_and707_y0 h_u_cla32_and708_h_u_cla32_and707_y0
1 1
.names h_u_cla32_and706_y0 h_u_cla32_and708_h_u_cla32_and706_y0
1 1
.subckt and_gate _a=h_u_cla32_and708_h_u_cla32_and707_y0 _b=h_u_cla32_and708_h_u_cla32_and706_y0 _y0=h_u_cla32_and708_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and709_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and709_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and709_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and709_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and709_y0
.names h_u_cla32_and709_y0 h_u_cla32_and710_h_u_cla32_and709_y0
1 1
.names h_u_cla32_and708_y0 h_u_cla32_and710_h_u_cla32_and708_y0
1 1
.subckt and_gate _a=h_u_cla32_and710_h_u_cla32_and709_y0 _b=h_u_cla32_and710_h_u_cla32_and708_y0 _y0=h_u_cla32_and710_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and711_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and711_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and711_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and711_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and711_y0
.names h_u_cla32_and711_y0 h_u_cla32_and712_h_u_cla32_and711_y0
1 1
.names h_u_cla32_and710_y0 h_u_cla32_and712_h_u_cla32_and710_y0
1 1
.subckt and_gate _a=h_u_cla32_and712_h_u_cla32_and711_y0 _b=h_u_cla32_and712_h_u_cla32_and710_y0 _y0=h_u_cla32_and712_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and713_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and713_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and713_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and713_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and713_y0
.names h_u_cla32_and713_y0 h_u_cla32_and714_h_u_cla32_and713_y0
1 1
.names h_u_cla32_and712_y0 h_u_cla32_and714_h_u_cla32_and712_y0
1 1
.subckt and_gate _a=h_u_cla32_and714_h_u_cla32_and713_y0 _b=h_u_cla32_and714_h_u_cla32_and712_y0 _y0=h_u_cla32_and714_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and715_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and715_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and715_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and715_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and715_y0
.names h_u_cla32_and715_y0 h_u_cla32_and716_h_u_cla32_and715_y0
1 1
.names h_u_cla32_and714_y0 h_u_cla32_and716_h_u_cla32_and714_y0
1 1
.subckt and_gate _a=h_u_cla32_and716_h_u_cla32_and715_y0 _b=h_u_cla32_and716_h_u_cla32_and714_y0 _y0=h_u_cla32_and716_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and717_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and717_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and717_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and717_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and717_y0
.names h_u_cla32_and717_y0 h_u_cla32_and718_h_u_cla32_and717_y0
1 1
.names h_u_cla32_and716_y0 h_u_cla32_and718_h_u_cla32_and716_y0
1 1
.subckt and_gate _a=h_u_cla32_and718_h_u_cla32_and717_y0 _b=h_u_cla32_and718_h_u_cla32_and716_y0 _y0=h_u_cla32_and718_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and719_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and719_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and719_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and719_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and719_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and720_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and720_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and720_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and720_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and720_y0
.names h_u_cla32_and720_y0 h_u_cla32_and721_h_u_cla32_and720_y0
1 1
.names h_u_cla32_and719_y0 h_u_cla32_and721_h_u_cla32_and719_y0
1 1
.subckt and_gate _a=h_u_cla32_and721_h_u_cla32_and720_y0 _b=h_u_cla32_and721_h_u_cla32_and719_y0 _y0=h_u_cla32_and721_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and722_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and722_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and722_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and722_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and722_y0
.names h_u_cla32_and722_y0 h_u_cla32_and723_h_u_cla32_and722_y0
1 1
.names h_u_cla32_and721_y0 h_u_cla32_and723_h_u_cla32_and721_y0
1 1
.subckt and_gate _a=h_u_cla32_and723_h_u_cla32_and722_y0 _b=h_u_cla32_and723_h_u_cla32_and721_y0 _y0=h_u_cla32_and723_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and724_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and724_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and724_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and724_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and724_y0
.names h_u_cla32_and724_y0 h_u_cla32_and725_h_u_cla32_and724_y0
1 1
.names h_u_cla32_and723_y0 h_u_cla32_and725_h_u_cla32_and723_y0
1 1
.subckt and_gate _a=h_u_cla32_and725_h_u_cla32_and724_y0 _b=h_u_cla32_and725_h_u_cla32_and723_y0 _y0=h_u_cla32_and725_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and726_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and726_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and726_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and726_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and726_y0
.names h_u_cla32_and726_y0 h_u_cla32_and727_h_u_cla32_and726_y0
1 1
.names h_u_cla32_and725_y0 h_u_cla32_and727_h_u_cla32_and725_y0
1 1
.subckt and_gate _a=h_u_cla32_and727_h_u_cla32_and726_y0 _b=h_u_cla32_and727_h_u_cla32_and725_y0 _y0=h_u_cla32_and727_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and728_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and728_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and728_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and728_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and728_y0
.names h_u_cla32_and728_y0 h_u_cla32_and729_h_u_cla32_and728_y0
1 1
.names h_u_cla32_and727_y0 h_u_cla32_and729_h_u_cla32_and727_y0
1 1
.subckt and_gate _a=h_u_cla32_and729_h_u_cla32_and728_y0 _b=h_u_cla32_and729_h_u_cla32_and727_y0 _y0=h_u_cla32_and729_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and730_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and730_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and730_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and730_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and730_y0
.names h_u_cla32_and730_y0 h_u_cla32_and731_h_u_cla32_and730_y0
1 1
.names h_u_cla32_and729_y0 h_u_cla32_and731_h_u_cla32_and729_y0
1 1
.subckt and_gate _a=h_u_cla32_and731_h_u_cla32_and730_y0 _b=h_u_cla32_and731_h_u_cla32_and729_y0 _y0=h_u_cla32_and731_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and732_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and732_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and732_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and732_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and732_y0
.names h_u_cla32_and732_y0 h_u_cla32_and733_h_u_cla32_and732_y0
1 1
.names h_u_cla32_and731_y0 h_u_cla32_and733_h_u_cla32_and731_y0
1 1
.subckt and_gate _a=h_u_cla32_and733_h_u_cla32_and732_y0 _b=h_u_cla32_and733_h_u_cla32_and731_y0 _y0=h_u_cla32_and733_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and734_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and734_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and734_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and734_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and734_y0
.names h_u_cla32_and734_y0 h_u_cla32_and735_h_u_cla32_and734_y0
1 1
.names h_u_cla32_and733_y0 h_u_cla32_and735_h_u_cla32_and733_y0
1 1
.subckt and_gate _a=h_u_cla32_and735_h_u_cla32_and734_y0 _b=h_u_cla32_and735_h_u_cla32_and733_y0 _y0=h_u_cla32_and735_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and736_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and736_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and736_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and736_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and736_y0
.names h_u_cla32_and736_y0 h_u_cla32_and737_h_u_cla32_and736_y0
1 1
.names h_u_cla32_and735_y0 h_u_cla32_and737_h_u_cla32_and735_y0
1 1
.subckt and_gate _a=h_u_cla32_and737_h_u_cla32_and736_y0 _b=h_u_cla32_and737_h_u_cla32_and735_y0 _y0=h_u_cla32_and737_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and738_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and738_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and738_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and738_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and738_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and739_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and739_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and739_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and739_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and739_y0
.names h_u_cla32_and739_y0 h_u_cla32_and740_h_u_cla32_and739_y0
1 1
.names h_u_cla32_and738_y0 h_u_cla32_and740_h_u_cla32_and738_y0
1 1
.subckt and_gate _a=h_u_cla32_and740_h_u_cla32_and739_y0 _b=h_u_cla32_and740_h_u_cla32_and738_y0 _y0=h_u_cla32_and740_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and741_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and741_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and741_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and741_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and741_y0
.names h_u_cla32_and741_y0 h_u_cla32_and742_h_u_cla32_and741_y0
1 1
.names h_u_cla32_and740_y0 h_u_cla32_and742_h_u_cla32_and740_y0
1 1
.subckt and_gate _a=h_u_cla32_and742_h_u_cla32_and741_y0 _b=h_u_cla32_and742_h_u_cla32_and740_y0 _y0=h_u_cla32_and742_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and743_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and743_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and743_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and743_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and743_y0
.names h_u_cla32_and743_y0 h_u_cla32_and744_h_u_cla32_and743_y0
1 1
.names h_u_cla32_and742_y0 h_u_cla32_and744_h_u_cla32_and742_y0
1 1
.subckt and_gate _a=h_u_cla32_and744_h_u_cla32_and743_y0 _b=h_u_cla32_and744_h_u_cla32_and742_y0 _y0=h_u_cla32_and744_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and745_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and745_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and745_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and745_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and745_y0
.names h_u_cla32_and745_y0 h_u_cla32_and746_h_u_cla32_and745_y0
1 1
.names h_u_cla32_and744_y0 h_u_cla32_and746_h_u_cla32_and744_y0
1 1
.subckt and_gate _a=h_u_cla32_and746_h_u_cla32_and745_y0 _b=h_u_cla32_and746_h_u_cla32_and744_y0 _y0=h_u_cla32_and746_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and747_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and747_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and747_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and747_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and747_y0
.names h_u_cla32_and747_y0 h_u_cla32_and748_h_u_cla32_and747_y0
1 1
.names h_u_cla32_and746_y0 h_u_cla32_and748_h_u_cla32_and746_y0
1 1
.subckt and_gate _a=h_u_cla32_and748_h_u_cla32_and747_y0 _b=h_u_cla32_and748_h_u_cla32_and746_y0 _y0=h_u_cla32_and748_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and749_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and749_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and749_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and749_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and749_y0
.names h_u_cla32_and749_y0 h_u_cla32_and750_h_u_cla32_and749_y0
1 1
.names h_u_cla32_and748_y0 h_u_cla32_and750_h_u_cla32_and748_y0
1 1
.subckt and_gate _a=h_u_cla32_and750_h_u_cla32_and749_y0 _b=h_u_cla32_and750_h_u_cla32_and748_y0 _y0=h_u_cla32_and750_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and751_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and751_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and751_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and751_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and751_y0
.names h_u_cla32_and751_y0 h_u_cla32_and752_h_u_cla32_and751_y0
1 1
.names h_u_cla32_and750_y0 h_u_cla32_and752_h_u_cla32_and750_y0
1 1
.subckt and_gate _a=h_u_cla32_and752_h_u_cla32_and751_y0 _b=h_u_cla32_and752_h_u_cla32_and750_y0 _y0=h_u_cla32_and752_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and753_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and753_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and753_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and753_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and753_y0
.names h_u_cla32_and753_y0 h_u_cla32_and754_h_u_cla32_and753_y0
1 1
.names h_u_cla32_and752_y0 h_u_cla32_and754_h_u_cla32_and752_y0
1 1
.subckt and_gate _a=h_u_cla32_and754_h_u_cla32_and753_y0 _b=h_u_cla32_and754_h_u_cla32_and752_y0 _y0=h_u_cla32_and754_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and755_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and755_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and755_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and755_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and755_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and756_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and756_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and756_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and756_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and756_y0
.names h_u_cla32_and756_y0 h_u_cla32_and757_h_u_cla32_and756_y0
1 1
.names h_u_cla32_and755_y0 h_u_cla32_and757_h_u_cla32_and755_y0
1 1
.subckt and_gate _a=h_u_cla32_and757_h_u_cla32_and756_y0 _b=h_u_cla32_and757_h_u_cla32_and755_y0 _y0=h_u_cla32_and757_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and758_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and758_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and758_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and758_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and758_y0
.names h_u_cla32_and758_y0 h_u_cla32_and759_h_u_cla32_and758_y0
1 1
.names h_u_cla32_and757_y0 h_u_cla32_and759_h_u_cla32_and757_y0
1 1
.subckt and_gate _a=h_u_cla32_and759_h_u_cla32_and758_y0 _b=h_u_cla32_and759_h_u_cla32_and757_y0 _y0=h_u_cla32_and759_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and760_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and760_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and760_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and760_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and760_y0
.names h_u_cla32_and760_y0 h_u_cla32_and761_h_u_cla32_and760_y0
1 1
.names h_u_cla32_and759_y0 h_u_cla32_and761_h_u_cla32_and759_y0
1 1
.subckt and_gate _a=h_u_cla32_and761_h_u_cla32_and760_y0 _b=h_u_cla32_and761_h_u_cla32_and759_y0 _y0=h_u_cla32_and761_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and762_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and762_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and762_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and762_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and762_y0
.names h_u_cla32_and762_y0 h_u_cla32_and763_h_u_cla32_and762_y0
1 1
.names h_u_cla32_and761_y0 h_u_cla32_and763_h_u_cla32_and761_y0
1 1
.subckt and_gate _a=h_u_cla32_and763_h_u_cla32_and762_y0 _b=h_u_cla32_and763_h_u_cla32_and761_y0 _y0=h_u_cla32_and763_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and764_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and764_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and764_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and764_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and764_y0
.names h_u_cla32_and764_y0 h_u_cla32_and765_h_u_cla32_and764_y0
1 1
.names h_u_cla32_and763_y0 h_u_cla32_and765_h_u_cla32_and763_y0
1 1
.subckt and_gate _a=h_u_cla32_and765_h_u_cla32_and764_y0 _b=h_u_cla32_and765_h_u_cla32_and763_y0 _y0=h_u_cla32_and765_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and766_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and766_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and766_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and766_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and766_y0
.names h_u_cla32_and766_y0 h_u_cla32_and767_h_u_cla32_and766_y0
1 1
.names h_u_cla32_and765_y0 h_u_cla32_and767_h_u_cla32_and765_y0
1 1
.subckt and_gate _a=h_u_cla32_and767_h_u_cla32_and766_y0 _b=h_u_cla32_and767_h_u_cla32_and765_y0 _y0=h_u_cla32_and767_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and768_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and768_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and768_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and768_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and768_y0
.names h_u_cla32_and768_y0 h_u_cla32_and769_h_u_cla32_and768_y0
1 1
.names h_u_cla32_and767_y0 h_u_cla32_and769_h_u_cla32_and767_y0
1 1
.subckt and_gate _a=h_u_cla32_and769_h_u_cla32_and768_y0 _b=h_u_cla32_and769_h_u_cla32_and767_y0 _y0=h_u_cla32_and769_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and770_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and770_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and770_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and770_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and770_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and771_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and771_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and771_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and771_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and771_y0
.names h_u_cla32_and771_y0 h_u_cla32_and772_h_u_cla32_and771_y0
1 1
.names h_u_cla32_and770_y0 h_u_cla32_and772_h_u_cla32_and770_y0
1 1
.subckt and_gate _a=h_u_cla32_and772_h_u_cla32_and771_y0 _b=h_u_cla32_and772_h_u_cla32_and770_y0 _y0=h_u_cla32_and772_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and773_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and773_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and773_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and773_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and773_y0
.names h_u_cla32_and773_y0 h_u_cla32_and774_h_u_cla32_and773_y0
1 1
.names h_u_cla32_and772_y0 h_u_cla32_and774_h_u_cla32_and772_y0
1 1
.subckt and_gate _a=h_u_cla32_and774_h_u_cla32_and773_y0 _b=h_u_cla32_and774_h_u_cla32_and772_y0 _y0=h_u_cla32_and774_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and775_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and775_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and775_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and775_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and775_y0
.names h_u_cla32_and775_y0 h_u_cla32_and776_h_u_cla32_and775_y0
1 1
.names h_u_cla32_and774_y0 h_u_cla32_and776_h_u_cla32_and774_y0
1 1
.subckt and_gate _a=h_u_cla32_and776_h_u_cla32_and775_y0 _b=h_u_cla32_and776_h_u_cla32_and774_y0 _y0=h_u_cla32_and776_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and777_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and777_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and777_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and777_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and777_y0
.names h_u_cla32_and777_y0 h_u_cla32_and778_h_u_cla32_and777_y0
1 1
.names h_u_cla32_and776_y0 h_u_cla32_and778_h_u_cla32_and776_y0
1 1
.subckt and_gate _a=h_u_cla32_and778_h_u_cla32_and777_y0 _b=h_u_cla32_and778_h_u_cla32_and776_y0 _y0=h_u_cla32_and778_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and779_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and779_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and779_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and779_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and779_y0
.names h_u_cla32_and779_y0 h_u_cla32_and780_h_u_cla32_and779_y0
1 1
.names h_u_cla32_and778_y0 h_u_cla32_and780_h_u_cla32_and778_y0
1 1
.subckt and_gate _a=h_u_cla32_and780_h_u_cla32_and779_y0 _b=h_u_cla32_and780_h_u_cla32_and778_y0 _y0=h_u_cla32_and780_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and781_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and781_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and781_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and781_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and781_y0
.names h_u_cla32_and781_y0 h_u_cla32_and782_h_u_cla32_and781_y0
1 1
.names h_u_cla32_and780_y0 h_u_cla32_and782_h_u_cla32_and780_y0
1 1
.subckt and_gate _a=h_u_cla32_and782_h_u_cla32_and781_y0 _b=h_u_cla32_and782_h_u_cla32_and780_y0 _y0=h_u_cla32_and782_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and783_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and783_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and783_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and783_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and783_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and784_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and784_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and784_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and784_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and784_y0
.names h_u_cla32_and784_y0 h_u_cla32_and785_h_u_cla32_and784_y0
1 1
.names h_u_cla32_and783_y0 h_u_cla32_and785_h_u_cla32_and783_y0
1 1
.subckt and_gate _a=h_u_cla32_and785_h_u_cla32_and784_y0 _b=h_u_cla32_and785_h_u_cla32_and783_y0 _y0=h_u_cla32_and785_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and786_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and786_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and786_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and786_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and786_y0
.names h_u_cla32_and786_y0 h_u_cla32_and787_h_u_cla32_and786_y0
1 1
.names h_u_cla32_and785_y0 h_u_cla32_and787_h_u_cla32_and785_y0
1 1
.subckt and_gate _a=h_u_cla32_and787_h_u_cla32_and786_y0 _b=h_u_cla32_and787_h_u_cla32_and785_y0 _y0=h_u_cla32_and787_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and788_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and788_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and788_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and788_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and788_y0
.names h_u_cla32_and788_y0 h_u_cla32_and789_h_u_cla32_and788_y0
1 1
.names h_u_cla32_and787_y0 h_u_cla32_and789_h_u_cla32_and787_y0
1 1
.subckt and_gate _a=h_u_cla32_and789_h_u_cla32_and788_y0 _b=h_u_cla32_and789_h_u_cla32_and787_y0 _y0=h_u_cla32_and789_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and790_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and790_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and790_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and790_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and790_y0
.names h_u_cla32_and790_y0 h_u_cla32_and791_h_u_cla32_and790_y0
1 1
.names h_u_cla32_and789_y0 h_u_cla32_and791_h_u_cla32_and789_y0
1 1
.subckt and_gate _a=h_u_cla32_and791_h_u_cla32_and790_y0 _b=h_u_cla32_and791_h_u_cla32_and789_y0 _y0=h_u_cla32_and791_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and792_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and792_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and792_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and792_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and792_y0
.names h_u_cla32_and792_y0 h_u_cla32_and793_h_u_cla32_and792_y0
1 1
.names h_u_cla32_and791_y0 h_u_cla32_and793_h_u_cla32_and791_y0
1 1
.subckt and_gate _a=h_u_cla32_and793_h_u_cla32_and792_y0 _b=h_u_cla32_and793_h_u_cla32_and791_y0 _y0=h_u_cla32_and793_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and794_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and794_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and794_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and794_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and794_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and795_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and795_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and795_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and795_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and795_y0
.names h_u_cla32_and795_y0 h_u_cla32_and796_h_u_cla32_and795_y0
1 1
.names h_u_cla32_and794_y0 h_u_cla32_and796_h_u_cla32_and794_y0
1 1
.subckt and_gate _a=h_u_cla32_and796_h_u_cla32_and795_y0 _b=h_u_cla32_and796_h_u_cla32_and794_y0 _y0=h_u_cla32_and796_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and797_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and797_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and797_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and797_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and797_y0
.names h_u_cla32_and797_y0 h_u_cla32_and798_h_u_cla32_and797_y0
1 1
.names h_u_cla32_and796_y0 h_u_cla32_and798_h_u_cla32_and796_y0
1 1
.subckt and_gate _a=h_u_cla32_and798_h_u_cla32_and797_y0 _b=h_u_cla32_and798_h_u_cla32_and796_y0 _y0=h_u_cla32_and798_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and799_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and799_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and799_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and799_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and799_y0
.names h_u_cla32_and799_y0 h_u_cla32_and800_h_u_cla32_and799_y0
1 1
.names h_u_cla32_and798_y0 h_u_cla32_and800_h_u_cla32_and798_y0
1 1
.subckt and_gate _a=h_u_cla32_and800_h_u_cla32_and799_y0 _b=h_u_cla32_and800_h_u_cla32_and798_y0 _y0=h_u_cla32_and800_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and801_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and801_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and801_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and801_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and801_y0
.names h_u_cla32_and801_y0 h_u_cla32_and802_h_u_cla32_and801_y0
1 1
.names h_u_cla32_and800_y0 h_u_cla32_and802_h_u_cla32_and800_y0
1 1
.subckt and_gate _a=h_u_cla32_and802_h_u_cla32_and801_y0 _b=h_u_cla32_and802_h_u_cla32_and800_y0 _y0=h_u_cla32_and802_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and803_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and803_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and803_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and803_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and803_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and804_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and804_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and804_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and804_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and804_y0
.names h_u_cla32_and804_y0 h_u_cla32_and805_h_u_cla32_and804_y0
1 1
.names h_u_cla32_and803_y0 h_u_cla32_and805_h_u_cla32_and803_y0
1 1
.subckt and_gate _a=h_u_cla32_and805_h_u_cla32_and804_y0 _b=h_u_cla32_and805_h_u_cla32_and803_y0 _y0=h_u_cla32_and805_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and806_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and806_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and806_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and806_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and806_y0
.names h_u_cla32_and806_y0 h_u_cla32_and807_h_u_cla32_and806_y0
1 1
.names h_u_cla32_and805_y0 h_u_cla32_and807_h_u_cla32_and805_y0
1 1
.subckt and_gate _a=h_u_cla32_and807_h_u_cla32_and806_y0 _b=h_u_cla32_and807_h_u_cla32_and805_y0 _y0=h_u_cla32_and807_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and808_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and808_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and808_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and808_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and808_y0
.names h_u_cla32_and808_y0 h_u_cla32_and809_h_u_cla32_and808_y0
1 1
.names h_u_cla32_and807_y0 h_u_cla32_and809_h_u_cla32_and807_y0
1 1
.subckt and_gate _a=h_u_cla32_and809_h_u_cla32_and808_y0 _b=h_u_cla32_and809_h_u_cla32_and807_y0 _y0=h_u_cla32_and809_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and810_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and810_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and810_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and810_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and810_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and811_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and811_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and811_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and811_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and811_y0
.names h_u_cla32_and811_y0 h_u_cla32_and812_h_u_cla32_and811_y0
1 1
.names h_u_cla32_and810_y0 h_u_cla32_and812_h_u_cla32_and810_y0
1 1
.subckt and_gate _a=h_u_cla32_and812_h_u_cla32_and811_y0 _b=h_u_cla32_and812_h_u_cla32_and810_y0 _y0=h_u_cla32_and812_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and813_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and813_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and813_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and813_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and813_y0
.names h_u_cla32_and813_y0 h_u_cla32_and814_h_u_cla32_and813_y0
1 1
.names h_u_cla32_and812_y0 h_u_cla32_and814_h_u_cla32_and812_y0
1 1
.subckt and_gate _a=h_u_cla32_and814_h_u_cla32_and813_y0 _b=h_u_cla32_and814_h_u_cla32_and812_y0 _y0=h_u_cla32_and814_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and815_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and815_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and815_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and815_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and815_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and816_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and816_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and816_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and816_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and816_y0
.names h_u_cla32_and816_y0 h_u_cla32_and817_h_u_cla32_and816_y0
1 1
.names h_u_cla32_and815_y0 h_u_cla32_and817_h_u_cla32_and815_y0
1 1
.subckt and_gate _a=h_u_cla32_and817_h_u_cla32_and816_y0 _b=h_u_cla32_and817_h_u_cla32_and815_y0 _y0=h_u_cla32_and817_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and818_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and818_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and818_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and818_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and818_y0
.names h_u_cla32_and818_y0 h_u_cla32_or78_h_u_cla32_and818_y0
1 1
.names h_u_cla32_and674_y0 h_u_cla32_or78_h_u_cla32_and674_y0
1 1
.subckt or_gate _a=h_u_cla32_or78_h_u_cla32_and818_y0 _b=h_u_cla32_or78_h_u_cla32_and674_y0 _y0=h_u_cla32_or78_y0
.names h_u_cla32_or78_y0 h_u_cla32_or79_h_u_cla32_or78_y0
1 1
.names h_u_cla32_and697_y0 h_u_cla32_or79_h_u_cla32_and697_y0
1 1
.subckt or_gate _a=h_u_cla32_or79_h_u_cla32_or78_y0 _b=h_u_cla32_or79_h_u_cla32_and697_y0 _y0=h_u_cla32_or79_y0
.names h_u_cla32_or79_y0 h_u_cla32_or80_h_u_cla32_or79_y0
1 1
.names h_u_cla32_and718_y0 h_u_cla32_or80_h_u_cla32_and718_y0
1 1
.subckt or_gate _a=h_u_cla32_or80_h_u_cla32_or79_y0 _b=h_u_cla32_or80_h_u_cla32_and718_y0 _y0=h_u_cla32_or80_y0
.names h_u_cla32_or80_y0 h_u_cla32_or81_h_u_cla32_or80_y0
1 1
.names h_u_cla32_and737_y0 h_u_cla32_or81_h_u_cla32_and737_y0
1 1
.subckt or_gate _a=h_u_cla32_or81_h_u_cla32_or80_y0 _b=h_u_cla32_or81_h_u_cla32_and737_y0 _y0=h_u_cla32_or81_y0
.names h_u_cla32_or81_y0 h_u_cla32_or82_h_u_cla32_or81_y0
1 1
.names h_u_cla32_and754_y0 h_u_cla32_or82_h_u_cla32_and754_y0
1 1
.subckt or_gate _a=h_u_cla32_or82_h_u_cla32_or81_y0 _b=h_u_cla32_or82_h_u_cla32_and754_y0 _y0=h_u_cla32_or82_y0
.names h_u_cla32_or82_y0 h_u_cla32_or83_h_u_cla32_or82_y0
1 1
.names h_u_cla32_and769_y0 h_u_cla32_or83_h_u_cla32_and769_y0
1 1
.subckt or_gate _a=h_u_cla32_or83_h_u_cla32_or82_y0 _b=h_u_cla32_or83_h_u_cla32_and769_y0 _y0=h_u_cla32_or83_y0
.names h_u_cla32_or83_y0 h_u_cla32_or84_h_u_cla32_or83_y0
1 1
.names h_u_cla32_and782_y0 h_u_cla32_or84_h_u_cla32_and782_y0
1 1
.subckt or_gate _a=h_u_cla32_or84_h_u_cla32_or83_y0 _b=h_u_cla32_or84_h_u_cla32_and782_y0 _y0=h_u_cla32_or84_y0
.names h_u_cla32_or84_y0 h_u_cla32_or85_h_u_cla32_or84_y0
1 1
.names h_u_cla32_and793_y0 h_u_cla32_or85_h_u_cla32_and793_y0
1 1
.subckt or_gate _a=h_u_cla32_or85_h_u_cla32_or84_y0 _b=h_u_cla32_or85_h_u_cla32_and793_y0 _y0=h_u_cla32_or85_y0
.names h_u_cla32_or85_y0 h_u_cla32_or86_h_u_cla32_or85_y0
1 1
.names h_u_cla32_and802_y0 h_u_cla32_or86_h_u_cla32_and802_y0
1 1
.subckt or_gate _a=h_u_cla32_or86_h_u_cla32_or85_y0 _b=h_u_cla32_or86_h_u_cla32_and802_y0 _y0=h_u_cla32_or86_y0
.names h_u_cla32_or86_y0 h_u_cla32_or87_h_u_cla32_or86_y0
1 1
.names h_u_cla32_and809_y0 h_u_cla32_or87_h_u_cla32_and809_y0
1 1
.subckt or_gate _a=h_u_cla32_or87_h_u_cla32_or86_y0 _b=h_u_cla32_or87_h_u_cla32_and809_y0 _y0=h_u_cla32_or87_y0
.names h_u_cla32_or87_y0 h_u_cla32_or88_h_u_cla32_or87_y0
1 1
.names h_u_cla32_and814_y0 h_u_cla32_or88_h_u_cla32_and814_y0
1 1
.subckt or_gate _a=h_u_cla32_or88_h_u_cla32_or87_y0 _b=h_u_cla32_or88_h_u_cla32_and814_y0 _y0=h_u_cla32_or88_y0
.names h_u_cla32_or88_y0 h_u_cla32_or89_h_u_cla32_or88_y0
1 1
.names h_u_cla32_and817_y0 h_u_cla32_or89_h_u_cla32_and817_y0
1 1
.subckt or_gate _a=h_u_cla32_or89_h_u_cla32_or88_y0 _b=h_u_cla32_or89_h_u_cla32_and817_y0 _y0=h_u_cla32_or89_y0
.names h_u_cla32_pg_logic12_y1 h_u_cla32_or90_h_u_cla32_pg_logic12_y1
1 1
.names h_u_cla32_or89_y0 h_u_cla32_or90_h_u_cla32_or89_y0
1 1
.subckt or_gate _a=h_u_cla32_or90_h_u_cla32_pg_logic12_y1 _b=h_u_cla32_or90_h_u_cla32_or89_y0 _y0=h_u_cla32_or90_y0
.names a_13 h_u_cla32_pg_logic13_a_13
1 1
.names b_13 h_u_cla32_pg_logic13_b_13
1 1
.subckt pg_logic a=h_u_cla32_pg_logic13_a_13 b=h_u_cla32_pg_logic13_b_13 pg_logic_y0=h_u_cla32_pg_logic13_y0 pg_logic_y1=h_u_cla32_pg_logic13_y1 pg_logic_y2=h_u_cla32_pg_logic13_y2
.names h_u_cla32_pg_logic13_y2 h_u_cla32_xor13_h_u_cla32_pg_logic13_y2
1 1
.names h_u_cla32_or90_y0 h_u_cla32_xor13_h_u_cla32_or90_y0
1 1
.subckt xor_gate _a=h_u_cla32_xor13_h_u_cla32_pg_logic13_y2 _b=h_u_cla32_xor13_h_u_cla32_or90_y0 _y0=h_u_cla32_xor13_y0
.names h_u_cla32_pg_logic0_y0 h_u_cla32_and819_h_u_cla32_pg_logic0_y0
1 1
.names constant_wire_0 h_u_cla32_and819_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and819_h_u_cla32_pg_logic0_y0 _b=h_u_cla32_and819_constant_wire_0 _y0=h_u_cla32_and819_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and820_h_u_cla32_pg_logic1_y0
1 1
.names constant_wire_0 h_u_cla32_and820_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and820_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and820_constant_wire_0 _y0=h_u_cla32_and820_y0
.names h_u_cla32_and820_y0 h_u_cla32_and821_h_u_cla32_and820_y0
1 1
.names h_u_cla32_and819_y0 h_u_cla32_and821_h_u_cla32_and819_y0
1 1
.subckt and_gate _a=h_u_cla32_and821_h_u_cla32_and820_y0 _b=h_u_cla32_and821_h_u_cla32_and819_y0 _y0=h_u_cla32_and821_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and822_h_u_cla32_pg_logic2_y0
1 1
.names constant_wire_0 h_u_cla32_and822_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and822_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and822_constant_wire_0 _y0=h_u_cla32_and822_y0
.names h_u_cla32_and822_y0 h_u_cla32_and823_h_u_cla32_and822_y0
1 1
.names h_u_cla32_and821_y0 h_u_cla32_and823_h_u_cla32_and821_y0
1 1
.subckt and_gate _a=h_u_cla32_and823_h_u_cla32_and822_y0 _b=h_u_cla32_and823_h_u_cla32_and821_y0 _y0=h_u_cla32_and823_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and824_h_u_cla32_pg_logic3_y0
1 1
.names constant_wire_0 h_u_cla32_and824_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and824_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and824_constant_wire_0 _y0=h_u_cla32_and824_y0
.names h_u_cla32_and824_y0 h_u_cla32_and825_h_u_cla32_and824_y0
1 1
.names h_u_cla32_and823_y0 h_u_cla32_and825_h_u_cla32_and823_y0
1 1
.subckt and_gate _a=h_u_cla32_and825_h_u_cla32_and824_y0 _b=h_u_cla32_and825_h_u_cla32_and823_y0 _y0=h_u_cla32_and825_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and826_h_u_cla32_pg_logic4_y0
1 1
.names constant_wire_0 h_u_cla32_and826_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and826_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and826_constant_wire_0 _y0=h_u_cla32_and826_y0
.names h_u_cla32_and826_y0 h_u_cla32_and827_h_u_cla32_and826_y0
1 1
.names h_u_cla32_and825_y0 h_u_cla32_and827_h_u_cla32_and825_y0
1 1
.subckt and_gate _a=h_u_cla32_and827_h_u_cla32_and826_y0 _b=h_u_cla32_and827_h_u_cla32_and825_y0 _y0=h_u_cla32_and827_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and828_h_u_cla32_pg_logic5_y0
1 1
.names constant_wire_0 h_u_cla32_and828_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and828_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and828_constant_wire_0 _y0=h_u_cla32_and828_y0
.names h_u_cla32_and828_y0 h_u_cla32_and829_h_u_cla32_and828_y0
1 1
.names h_u_cla32_and827_y0 h_u_cla32_and829_h_u_cla32_and827_y0
1 1
.subckt and_gate _a=h_u_cla32_and829_h_u_cla32_and828_y0 _b=h_u_cla32_and829_h_u_cla32_and827_y0 _y0=h_u_cla32_and829_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and830_h_u_cla32_pg_logic6_y0
1 1
.names constant_wire_0 h_u_cla32_and830_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and830_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and830_constant_wire_0 _y0=h_u_cla32_and830_y0
.names h_u_cla32_and830_y0 h_u_cla32_and831_h_u_cla32_and830_y0
1 1
.names h_u_cla32_and829_y0 h_u_cla32_and831_h_u_cla32_and829_y0
1 1
.subckt and_gate _a=h_u_cla32_and831_h_u_cla32_and830_y0 _b=h_u_cla32_and831_h_u_cla32_and829_y0 _y0=h_u_cla32_and831_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and832_h_u_cla32_pg_logic7_y0
1 1
.names constant_wire_0 h_u_cla32_and832_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and832_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and832_constant_wire_0 _y0=h_u_cla32_and832_y0
.names h_u_cla32_and832_y0 h_u_cla32_and833_h_u_cla32_and832_y0
1 1
.names h_u_cla32_and831_y0 h_u_cla32_and833_h_u_cla32_and831_y0
1 1
.subckt and_gate _a=h_u_cla32_and833_h_u_cla32_and832_y0 _b=h_u_cla32_and833_h_u_cla32_and831_y0 _y0=h_u_cla32_and833_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and834_h_u_cla32_pg_logic8_y0
1 1
.names constant_wire_0 h_u_cla32_and834_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and834_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and834_constant_wire_0 _y0=h_u_cla32_and834_y0
.names h_u_cla32_and834_y0 h_u_cla32_and835_h_u_cla32_and834_y0
1 1
.names h_u_cla32_and833_y0 h_u_cla32_and835_h_u_cla32_and833_y0
1 1
.subckt and_gate _a=h_u_cla32_and835_h_u_cla32_and834_y0 _b=h_u_cla32_and835_h_u_cla32_and833_y0 _y0=h_u_cla32_and835_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and836_h_u_cla32_pg_logic9_y0
1 1
.names constant_wire_0 h_u_cla32_and836_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and836_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and836_constant_wire_0 _y0=h_u_cla32_and836_y0
.names h_u_cla32_and836_y0 h_u_cla32_and837_h_u_cla32_and836_y0
1 1
.names h_u_cla32_and835_y0 h_u_cla32_and837_h_u_cla32_and835_y0
1 1
.subckt and_gate _a=h_u_cla32_and837_h_u_cla32_and836_y0 _b=h_u_cla32_and837_h_u_cla32_and835_y0 _y0=h_u_cla32_and837_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and838_h_u_cla32_pg_logic10_y0
1 1
.names constant_wire_0 h_u_cla32_and838_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and838_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and838_constant_wire_0 _y0=h_u_cla32_and838_y0
.names h_u_cla32_and838_y0 h_u_cla32_and839_h_u_cla32_and838_y0
1 1
.names h_u_cla32_and837_y0 h_u_cla32_and839_h_u_cla32_and837_y0
1 1
.subckt and_gate _a=h_u_cla32_and839_h_u_cla32_and838_y0 _b=h_u_cla32_and839_h_u_cla32_and837_y0 _y0=h_u_cla32_and839_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and840_h_u_cla32_pg_logic11_y0
1 1
.names constant_wire_0 h_u_cla32_and840_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and840_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and840_constant_wire_0 _y0=h_u_cla32_and840_y0
.names h_u_cla32_and840_y0 h_u_cla32_and841_h_u_cla32_and840_y0
1 1
.names h_u_cla32_and839_y0 h_u_cla32_and841_h_u_cla32_and839_y0
1 1
.subckt and_gate _a=h_u_cla32_and841_h_u_cla32_and840_y0 _b=h_u_cla32_and841_h_u_cla32_and839_y0 _y0=h_u_cla32_and841_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and842_h_u_cla32_pg_logic12_y0
1 1
.names constant_wire_0 h_u_cla32_and842_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and842_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and842_constant_wire_0 _y0=h_u_cla32_and842_y0
.names h_u_cla32_and842_y0 h_u_cla32_and843_h_u_cla32_and842_y0
1 1
.names h_u_cla32_and841_y0 h_u_cla32_and843_h_u_cla32_and841_y0
1 1
.subckt and_gate _a=h_u_cla32_and843_h_u_cla32_and842_y0 _b=h_u_cla32_and843_h_u_cla32_and841_y0 _y0=h_u_cla32_and843_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and844_h_u_cla32_pg_logic13_y0
1 1
.names constant_wire_0 h_u_cla32_and844_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and844_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and844_constant_wire_0 _y0=h_u_cla32_and844_y0
.names h_u_cla32_and844_y0 h_u_cla32_and845_h_u_cla32_and844_y0
1 1
.names h_u_cla32_and843_y0 h_u_cla32_and845_h_u_cla32_and843_y0
1 1
.subckt and_gate _a=h_u_cla32_and845_h_u_cla32_and844_y0 _b=h_u_cla32_and845_h_u_cla32_and843_y0 _y0=h_u_cla32_and845_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and846_h_u_cla32_pg_logic1_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and846_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and846_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and846_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and846_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and847_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and847_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and847_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and847_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and847_y0
.names h_u_cla32_and847_y0 h_u_cla32_and848_h_u_cla32_and847_y0
1 1
.names h_u_cla32_and846_y0 h_u_cla32_and848_h_u_cla32_and846_y0
1 1
.subckt and_gate _a=h_u_cla32_and848_h_u_cla32_and847_y0 _b=h_u_cla32_and848_h_u_cla32_and846_y0 _y0=h_u_cla32_and848_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and849_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and849_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and849_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and849_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and849_y0
.names h_u_cla32_and849_y0 h_u_cla32_and850_h_u_cla32_and849_y0
1 1
.names h_u_cla32_and848_y0 h_u_cla32_and850_h_u_cla32_and848_y0
1 1
.subckt and_gate _a=h_u_cla32_and850_h_u_cla32_and849_y0 _b=h_u_cla32_and850_h_u_cla32_and848_y0 _y0=h_u_cla32_and850_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and851_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and851_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and851_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and851_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and851_y0
.names h_u_cla32_and851_y0 h_u_cla32_and852_h_u_cla32_and851_y0
1 1
.names h_u_cla32_and850_y0 h_u_cla32_and852_h_u_cla32_and850_y0
1 1
.subckt and_gate _a=h_u_cla32_and852_h_u_cla32_and851_y0 _b=h_u_cla32_and852_h_u_cla32_and850_y0 _y0=h_u_cla32_and852_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and853_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and853_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and853_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and853_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and853_y0
.names h_u_cla32_and853_y0 h_u_cla32_and854_h_u_cla32_and853_y0
1 1
.names h_u_cla32_and852_y0 h_u_cla32_and854_h_u_cla32_and852_y0
1 1
.subckt and_gate _a=h_u_cla32_and854_h_u_cla32_and853_y0 _b=h_u_cla32_and854_h_u_cla32_and852_y0 _y0=h_u_cla32_and854_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and855_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and855_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and855_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and855_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and855_y0
.names h_u_cla32_and855_y0 h_u_cla32_and856_h_u_cla32_and855_y0
1 1
.names h_u_cla32_and854_y0 h_u_cla32_and856_h_u_cla32_and854_y0
1 1
.subckt and_gate _a=h_u_cla32_and856_h_u_cla32_and855_y0 _b=h_u_cla32_and856_h_u_cla32_and854_y0 _y0=h_u_cla32_and856_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and857_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and857_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and857_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and857_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and857_y0
.names h_u_cla32_and857_y0 h_u_cla32_and858_h_u_cla32_and857_y0
1 1
.names h_u_cla32_and856_y0 h_u_cla32_and858_h_u_cla32_and856_y0
1 1
.subckt and_gate _a=h_u_cla32_and858_h_u_cla32_and857_y0 _b=h_u_cla32_and858_h_u_cla32_and856_y0 _y0=h_u_cla32_and858_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and859_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and859_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and859_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and859_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and859_y0
.names h_u_cla32_and859_y0 h_u_cla32_and860_h_u_cla32_and859_y0
1 1
.names h_u_cla32_and858_y0 h_u_cla32_and860_h_u_cla32_and858_y0
1 1
.subckt and_gate _a=h_u_cla32_and860_h_u_cla32_and859_y0 _b=h_u_cla32_and860_h_u_cla32_and858_y0 _y0=h_u_cla32_and860_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and861_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and861_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and861_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and861_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and861_y0
.names h_u_cla32_and861_y0 h_u_cla32_and862_h_u_cla32_and861_y0
1 1
.names h_u_cla32_and860_y0 h_u_cla32_and862_h_u_cla32_and860_y0
1 1
.subckt and_gate _a=h_u_cla32_and862_h_u_cla32_and861_y0 _b=h_u_cla32_and862_h_u_cla32_and860_y0 _y0=h_u_cla32_and862_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and863_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and863_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and863_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and863_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and863_y0
.names h_u_cla32_and863_y0 h_u_cla32_and864_h_u_cla32_and863_y0
1 1
.names h_u_cla32_and862_y0 h_u_cla32_and864_h_u_cla32_and862_y0
1 1
.subckt and_gate _a=h_u_cla32_and864_h_u_cla32_and863_y0 _b=h_u_cla32_and864_h_u_cla32_and862_y0 _y0=h_u_cla32_and864_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and865_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and865_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and865_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and865_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and865_y0
.names h_u_cla32_and865_y0 h_u_cla32_and866_h_u_cla32_and865_y0
1 1
.names h_u_cla32_and864_y0 h_u_cla32_and866_h_u_cla32_and864_y0
1 1
.subckt and_gate _a=h_u_cla32_and866_h_u_cla32_and865_y0 _b=h_u_cla32_and866_h_u_cla32_and864_y0 _y0=h_u_cla32_and866_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and867_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and867_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and867_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and867_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and867_y0
.names h_u_cla32_and867_y0 h_u_cla32_and868_h_u_cla32_and867_y0
1 1
.names h_u_cla32_and866_y0 h_u_cla32_and868_h_u_cla32_and866_y0
1 1
.subckt and_gate _a=h_u_cla32_and868_h_u_cla32_and867_y0 _b=h_u_cla32_and868_h_u_cla32_and866_y0 _y0=h_u_cla32_and868_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and869_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and869_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and869_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and869_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and869_y0
.names h_u_cla32_and869_y0 h_u_cla32_and870_h_u_cla32_and869_y0
1 1
.names h_u_cla32_and868_y0 h_u_cla32_and870_h_u_cla32_and868_y0
1 1
.subckt and_gate _a=h_u_cla32_and870_h_u_cla32_and869_y0 _b=h_u_cla32_and870_h_u_cla32_and868_y0 _y0=h_u_cla32_and870_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and871_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and871_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and871_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and871_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and871_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and872_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and872_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and872_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and872_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and872_y0
.names h_u_cla32_and872_y0 h_u_cla32_and873_h_u_cla32_and872_y0
1 1
.names h_u_cla32_and871_y0 h_u_cla32_and873_h_u_cla32_and871_y0
1 1
.subckt and_gate _a=h_u_cla32_and873_h_u_cla32_and872_y0 _b=h_u_cla32_and873_h_u_cla32_and871_y0 _y0=h_u_cla32_and873_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and874_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and874_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and874_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and874_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and874_y0
.names h_u_cla32_and874_y0 h_u_cla32_and875_h_u_cla32_and874_y0
1 1
.names h_u_cla32_and873_y0 h_u_cla32_and875_h_u_cla32_and873_y0
1 1
.subckt and_gate _a=h_u_cla32_and875_h_u_cla32_and874_y0 _b=h_u_cla32_and875_h_u_cla32_and873_y0 _y0=h_u_cla32_and875_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and876_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and876_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and876_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and876_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and876_y0
.names h_u_cla32_and876_y0 h_u_cla32_and877_h_u_cla32_and876_y0
1 1
.names h_u_cla32_and875_y0 h_u_cla32_and877_h_u_cla32_and875_y0
1 1
.subckt and_gate _a=h_u_cla32_and877_h_u_cla32_and876_y0 _b=h_u_cla32_and877_h_u_cla32_and875_y0 _y0=h_u_cla32_and877_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and878_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and878_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and878_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and878_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and878_y0
.names h_u_cla32_and878_y0 h_u_cla32_and879_h_u_cla32_and878_y0
1 1
.names h_u_cla32_and877_y0 h_u_cla32_and879_h_u_cla32_and877_y0
1 1
.subckt and_gate _a=h_u_cla32_and879_h_u_cla32_and878_y0 _b=h_u_cla32_and879_h_u_cla32_and877_y0 _y0=h_u_cla32_and879_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and880_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and880_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and880_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and880_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and880_y0
.names h_u_cla32_and880_y0 h_u_cla32_and881_h_u_cla32_and880_y0
1 1
.names h_u_cla32_and879_y0 h_u_cla32_and881_h_u_cla32_and879_y0
1 1
.subckt and_gate _a=h_u_cla32_and881_h_u_cla32_and880_y0 _b=h_u_cla32_and881_h_u_cla32_and879_y0 _y0=h_u_cla32_and881_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and882_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and882_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and882_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and882_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and882_y0
.names h_u_cla32_and882_y0 h_u_cla32_and883_h_u_cla32_and882_y0
1 1
.names h_u_cla32_and881_y0 h_u_cla32_and883_h_u_cla32_and881_y0
1 1
.subckt and_gate _a=h_u_cla32_and883_h_u_cla32_and882_y0 _b=h_u_cla32_and883_h_u_cla32_and881_y0 _y0=h_u_cla32_and883_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and884_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and884_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and884_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and884_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and884_y0
.names h_u_cla32_and884_y0 h_u_cla32_and885_h_u_cla32_and884_y0
1 1
.names h_u_cla32_and883_y0 h_u_cla32_and885_h_u_cla32_and883_y0
1 1
.subckt and_gate _a=h_u_cla32_and885_h_u_cla32_and884_y0 _b=h_u_cla32_and885_h_u_cla32_and883_y0 _y0=h_u_cla32_and885_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and886_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and886_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and886_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and886_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and886_y0
.names h_u_cla32_and886_y0 h_u_cla32_and887_h_u_cla32_and886_y0
1 1
.names h_u_cla32_and885_y0 h_u_cla32_and887_h_u_cla32_and885_y0
1 1
.subckt and_gate _a=h_u_cla32_and887_h_u_cla32_and886_y0 _b=h_u_cla32_and887_h_u_cla32_and885_y0 _y0=h_u_cla32_and887_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and888_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and888_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and888_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and888_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and888_y0
.names h_u_cla32_and888_y0 h_u_cla32_and889_h_u_cla32_and888_y0
1 1
.names h_u_cla32_and887_y0 h_u_cla32_and889_h_u_cla32_and887_y0
1 1
.subckt and_gate _a=h_u_cla32_and889_h_u_cla32_and888_y0 _b=h_u_cla32_and889_h_u_cla32_and887_y0 _y0=h_u_cla32_and889_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and890_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and890_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and890_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and890_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and890_y0
.names h_u_cla32_and890_y0 h_u_cla32_and891_h_u_cla32_and890_y0
1 1
.names h_u_cla32_and889_y0 h_u_cla32_and891_h_u_cla32_and889_y0
1 1
.subckt and_gate _a=h_u_cla32_and891_h_u_cla32_and890_y0 _b=h_u_cla32_and891_h_u_cla32_and889_y0 _y0=h_u_cla32_and891_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and892_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and892_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and892_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and892_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and892_y0
.names h_u_cla32_and892_y0 h_u_cla32_and893_h_u_cla32_and892_y0
1 1
.names h_u_cla32_and891_y0 h_u_cla32_and893_h_u_cla32_and891_y0
1 1
.subckt and_gate _a=h_u_cla32_and893_h_u_cla32_and892_y0 _b=h_u_cla32_and893_h_u_cla32_and891_y0 _y0=h_u_cla32_and893_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and894_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and894_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and894_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and894_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and894_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and895_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and895_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and895_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and895_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and895_y0
.names h_u_cla32_and895_y0 h_u_cla32_and896_h_u_cla32_and895_y0
1 1
.names h_u_cla32_and894_y0 h_u_cla32_and896_h_u_cla32_and894_y0
1 1
.subckt and_gate _a=h_u_cla32_and896_h_u_cla32_and895_y0 _b=h_u_cla32_and896_h_u_cla32_and894_y0 _y0=h_u_cla32_and896_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and897_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and897_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and897_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and897_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and897_y0
.names h_u_cla32_and897_y0 h_u_cla32_and898_h_u_cla32_and897_y0
1 1
.names h_u_cla32_and896_y0 h_u_cla32_and898_h_u_cla32_and896_y0
1 1
.subckt and_gate _a=h_u_cla32_and898_h_u_cla32_and897_y0 _b=h_u_cla32_and898_h_u_cla32_and896_y0 _y0=h_u_cla32_and898_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and899_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and899_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and899_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and899_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and899_y0
.names h_u_cla32_and899_y0 h_u_cla32_and900_h_u_cla32_and899_y0
1 1
.names h_u_cla32_and898_y0 h_u_cla32_and900_h_u_cla32_and898_y0
1 1
.subckt and_gate _a=h_u_cla32_and900_h_u_cla32_and899_y0 _b=h_u_cla32_and900_h_u_cla32_and898_y0 _y0=h_u_cla32_and900_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and901_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and901_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and901_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and901_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and901_y0
.names h_u_cla32_and901_y0 h_u_cla32_and902_h_u_cla32_and901_y0
1 1
.names h_u_cla32_and900_y0 h_u_cla32_and902_h_u_cla32_and900_y0
1 1
.subckt and_gate _a=h_u_cla32_and902_h_u_cla32_and901_y0 _b=h_u_cla32_and902_h_u_cla32_and900_y0 _y0=h_u_cla32_and902_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and903_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and903_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and903_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and903_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and903_y0
.names h_u_cla32_and903_y0 h_u_cla32_and904_h_u_cla32_and903_y0
1 1
.names h_u_cla32_and902_y0 h_u_cla32_and904_h_u_cla32_and902_y0
1 1
.subckt and_gate _a=h_u_cla32_and904_h_u_cla32_and903_y0 _b=h_u_cla32_and904_h_u_cla32_and902_y0 _y0=h_u_cla32_and904_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and905_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and905_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and905_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and905_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and905_y0
.names h_u_cla32_and905_y0 h_u_cla32_and906_h_u_cla32_and905_y0
1 1
.names h_u_cla32_and904_y0 h_u_cla32_and906_h_u_cla32_and904_y0
1 1
.subckt and_gate _a=h_u_cla32_and906_h_u_cla32_and905_y0 _b=h_u_cla32_and906_h_u_cla32_and904_y0 _y0=h_u_cla32_and906_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and907_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and907_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and907_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and907_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and907_y0
.names h_u_cla32_and907_y0 h_u_cla32_and908_h_u_cla32_and907_y0
1 1
.names h_u_cla32_and906_y0 h_u_cla32_and908_h_u_cla32_and906_y0
1 1
.subckt and_gate _a=h_u_cla32_and908_h_u_cla32_and907_y0 _b=h_u_cla32_and908_h_u_cla32_and906_y0 _y0=h_u_cla32_and908_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and909_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and909_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and909_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and909_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and909_y0
.names h_u_cla32_and909_y0 h_u_cla32_and910_h_u_cla32_and909_y0
1 1
.names h_u_cla32_and908_y0 h_u_cla32_and910_h_u_cla32_and908_y0
1 1
.subckt and_gate _a=h_u_cla32_and910_h_u_cla32_and909_y0 _b=h_u_cla32_and910_h_u_cla32_and908_y0 _y0=h_u_cla32_and910_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and911_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and911_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and911_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and911_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and911_y0
.names h_u_cla32_and911_y0 h_u_cla32_and912_h_u_cla32_and911_y0
1 1
.names h_u_cla32_and910_y0 h_u_cla32_and912_h_u_cla32_and910_y0
1 1
.subckt and_gate _a=h_u_cla32_and912_h_u_cla32_and911_y0 _b=h_u_cla32_and912_h_u_cla32_and910_y0 _y0=h_u_cla32_and912_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and913_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and913_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and913_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and913_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and913_y0
.names h_u_cla32_and913_y0 h_u_cla32_and914_h_u_cla32_and913_y0
1 1
.names h_u_cla32_and912_y0 h_u_cla32_and914_h_u_cla32_and912_y0
1 1
.subckt and_gate _a=h_u_cla32_and914_h_u_cla32_and913_y0 _b=h_u_cla32_and914_h_u_cla32_and912_y0 _y0=h_u_cla32_and914_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and915_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and915_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and915_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and915_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and915_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and916_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and916_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and916_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and916_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and916_y0
.names h_u_cla32_and916_y0 h_u_cla32_and917_h_u_cla32_and916_y0
1 1
.names h_u_cla32_and915_y0 h_u_cla32_and917_h_u_cla32_and915_y0
1 1
.subckt and_gate _a=h_u_cla32_and917_h_u_cla32_and916_y0 _b=h_u_cla32_and917_h_u_cla32_and915_y0 _y0=h_u_cla32_and917_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and918_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and918_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and918_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and918_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and918_y0
.names h_u_cla32_and918_y0 h_u_cla32_and919_h_u_cla32_and918_y0
1 1
.names h_u_cla32_and917_y0 h_u_cla32_and919_h_u_cla32_and917_y0
1 1
.subckt and_gate _a=h_u_cla32_and919_h_u_cla32_and918_y0 _b=h_u_cla32_and919_h_u_cla32_and917_y0 _y0=h_u_cla32_and919_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and920_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and920_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and920_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and920_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and920_y0
.names h_u_cla32_and920_y0 h_u_cla32_and921_h_u_cla32_and920_y0
1 1
.names h_u_cla32_and919_y0 h_u_cla32_and921_h_u_cla32_and919_y0
1 1
.subckt and_gate _a=h_u_cla32_and921_h_u_cla32_and920_y0 _b=h_u_cla32_and921_h_u_cla32_and919_y0 _y0=h_u_cla32_and921_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and922_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and922_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and922_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and922_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and922_y0
.names h_u_cla32_and922_y0 h_u_cla32_and923_h_u_cla32_and922_y0
1 1
.names h_u_cla32_and921_y0 h_u_cla32_and923_h_u_cla32_and921_y0
1 1
.subckt and_gate _a=h_u_cla32_and923_h_u_cla32_and922_y0 _b=h_u_cla32_and923_h_u_cla32_and921_y0 _y0=h_u_cla32_and923_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and924_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and924_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and924_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and924_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and924_y0
.names h_u_cla32_and924_y0 h_u_cla32_and925_h_u_cla32_and924_y0
1 1
.names h_u_cla32_and923_y0 h_u_cla32_and925_h_u_cla32_and923_y0
1 1
.subckt and_gate _a=h_u_cla32_and925_h_u_cla32_and924_y0 _b=h_u_cla32_and925_h_u_cla32_and923_y0 _y0=h_u_cla32_and925_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and926_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and926_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and926_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and926_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and926_y0
.names h_u_cla32_and926_y0 h_u_cla32_and927_h_u_cla32_and926_y0
1 1
.names h_u_cla32_and925_y0 h_u_cla32_and927_h_u_cla32_and925_y0
1 1
.subckt and_gate _a=h_u_cla32_and927_h_u_cla32_and926_y0 _b=h_u_cla32_and927_h_u_cla32_and925_y0 _y0=h_u_cla32_and927_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and928_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and928_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and928_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and928_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and928_y0
.names h_u_cla32_and928_y0 h_u_cla32_and929_h_u_cla32_and928_y0
1 1
.names h_u_cla32_and927_y0 h_u_cla32_and929_h_u_cla32_and927_y0
1 1
.subckt and_gate _a=h_u_cla32_and929_h_u_cla32_and928_y0 _b=h_u_cla32_and929_h_u_cla32_and927_y0 _y0=h_u_cla32_and929_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and930_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and930_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and930_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and930_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and930_y0
.names h_u_cla32_and930_y0 h_u_cla32_and931_h_u_cla32_and930_y0
1 1
.names h_u_cla32_and929_y0 h_u_cla32_and931_h_u_cla32_and929_y0
1 1
.subckt and_gate _a=h_u_cla32_and931_h_u_cla32_and930_y0 _b=h_u_cla32_and931_h_u_cla32_and929_y0 _y0=h_u_cla32_and931_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and932_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and932_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and932_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and932_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and932_y0
.names h_u_cla32_and932_y0 h_u_cla32_and933_h_u_cla32_and932_y0
1 1
.names h_u_cla32_and931_y0 h_u_cla32_and933_h_u_cla32_and931_y0
1 1
.subckt and_gate _a=h_u_cla32_and933_h_u_cla32_and932_y0 _b=h_u_cla32_and933_h_u_cla32_and931_y0 _y0=h_u_cla32_and933_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and934_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and934_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and934_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and934_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and934_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and935_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and935_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and935_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and935_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and935_y0
.names h_u_cla32_and935_y0 h_u_cla32_and936_h_u_cla32_and935_y0
1 1
.names h_u_cla32_and934_y0 h_u_cla32_and936_h_u_cla32_and934_y0
1 1
.subckt and_gate _a=h_u_cla32_and936_h_u_cla32_and935_y0 _b=h_u_cla32_and936_h_u_cla32_and934_y0 _y0=h_u_cla32_and936_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and937_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and937_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and937_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and937_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and937_y0
.names h_u_cla32_and937_y0 h_u_cla32_and938_h_u_cla32_and937_y0
1 1
.names h_u_cla32_and936_y0 h_u_cla32_and938_h_u_cla32_and936_y0
1 1
.subckt and_gate _a=h_u_cla32_and938_h_u_cla32_and937_y0 _b=h_u_cla32_and938_h_u_cla32_and936_y0 _y0=h_u_cla32_and938_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and939_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and939_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and939_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and939_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and939_y0
.names h_u_cla32_and939_y0 h_u_cla32_and940_h_u_cla32_and939_y0
1 1
.names h_u_cla32_and938_y0 h_u_cla32_and940_h_u_cla32_and938_y0
1 1
.subckt and_gate _a=h_u_cla32_and940_h_u_cla32_and939_y0 _b=h_u_cla32_and940_h_u_cla32_and938_y0 _y0=h_u_cla32_and940_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and941_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and941_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and941_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and941_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and941_y0
.names h_u_cla32_and941_y0 h_u_cla32_and942_h_u_cla32_and941_y0
1 1
.names h_u_cla32_and940_y0 h_u_cla32_and942_h_u_cla32_and940_y0
1 1
.subckt and_gate _a=h_u_cla32_and942_h_u_cla32_and941_y0 _b=h_u_cla32_and942_h_u_cla32_and940_y0 _y0=h_u_cla32_and942_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and943_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and943_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and943_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and943_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and943_y0
.names h_u_cla32_and943_y0 h_u_cla32_and944_h_u_cla32_and943_y0
1 1
.names h_u_cla32_and942_y0 h_u_cla32_and944_h_u_cla32_and942_y0
1 1
.subckt and_gate _a=h_u_cla32_and944_h_u_cla32_and943_y0 _b=h_u_cla32_and944_h_u_cla32_and942_y0 _y0=h_u_cla32_and944_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and945_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and945_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and945_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and945_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and945_y0
.names h_u_cla32_and945_y0 h_u_cla32_and946_h_u_cla32_and945_y0
1 1
.names h_u_cla32_and944_y0 h_u_cla32_and946_h_u_cla32_and944_y0
1 1
.subckt and_gate _a=h_u_cla32_and946_h_u_cla32_and945_y0 _b=h_u_cla32_and946_h_u_cla32_and944_y0 _y0=h_u_cla32_and946_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and947_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and947_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and947_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and947_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and947_y0
.names h_u_cla32_and947_y0 h_u_cla32_and948_h_u_cla32_and947_y0
1 1
.names h_u_cla32_and946_y0 h_u_cla32_and948_h_u_cla32_and946_y0
1 1
.subckt and_gate _a=h_u_cla32_and948_h_u_cla32_and947_y0 _b=h_u_cla32_and948_h_u_cla32_and946_y0 _y0=h_u_cla32_and948_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and949_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and949_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and949_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and949_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and949_y0
.names h_u_cla32_and949_y0 h_u_cla32_and950_h_u_cla32_and949_y0
1 1
.names h_u_cla32_and948_y0 h_u_cla32_and950_h_u_cla32_and948_y0
1 1
.subckt and_gate _a=h_u_cla32_and950_h_u_cla32_and949_y0 _b=h_u_cla32_and950_h_u_cla32_and948_y0 _y0=h_u_cla32_and950_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and951_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and951_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and951_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and951_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and951_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and952_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and952_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and952_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and952_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and952_y0
.names h_u_cla32_and952_y0 h_u_cla32_and953_h_u_cla32_and952_y0
1 1
.names h_u_cla32_and951_y0 h_u_cla32_and953_h_u_cla32_and951_y0
1 1
.subckt and_gate _a=h_u_cla32_and953_h_u_cla32_and952_y0 _b=h_u_cla32_and953_h_u_cla32_and951_y0 _y0=h_u_cla32_and953_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and954_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and954_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and954_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and954_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and954_y0
.names h_u_cla32_and954_y0 h_u_cla32_and955_h_u_cla32_and954_y0
1 1
.names h_u_cla32_and953_y0 h_u_cla32_and955_h_u_cla32_and953_y0
1 1
.subckt and_gate _a=h_u_cla32_and955_h_u_cla32_and954_y0 _b=h_u_cla32_and955_h_u_cla32_and953_y0 _y0=h_u_cla32_and955_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and956_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and956_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and956_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and956_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and956_y0
.names h_u_cla32_and956_y0 h_u_cla32_and957_h_u_cla32_and956_y0
1 1
.names h_u_cla32_and955_y0 h_u_cla32_and957_h_u_cla32_and955_y0
1 1
.subckt and_gate _a=h_u_cla32_and957_h_u_cla32_and956_y0 _b=h_u_cla32_and957_h_u_cla32_and955_y0 _y0=h_u_cla32_and957_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and958_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and958_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and958_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and958_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and958_y0
.names h_u_cla32_and958_y0 h_u_cla32_and959_h_u_cla32_and958_y0
1 1
.names h_u_cla32_and957_y0 h_u_cla32_and959_h_u_cla32_and957_y0
1 1
.subckt and_gate _a=h_u_cla32_and959_h_u_cla32_and958_y0 _b=h_u_cla32_and959_h_u_cla32_and957_y0 _y0=h_u_cla32_and959_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and960_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and960_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and960_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and960_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and960_y0
.names h_u_cla32_and960_y0 h_u_cla32_and961_h_u_cla32_and960_y0
1 1
.names h_u_cla32_and959_y0 h_u_cla32_and961_h_u_cla32_and959_y0
1 1
.subckt and_gate _a=h_u_cla32_and961_h_u_cla32_and960_y0 _b=h_u_cla32_and961_h_u_cla32_and959_y0 _y0=h_u_cla32_and961_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and962_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and962_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and962_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and962_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and962_y0
.names h_u_cla32_and962_y0 h_u_cla32_and963_h_u_cla32_and962_y0
1 1
.names h_u_cla32_and961_y0 h_u_cla32_and963_h_u_cla32_and961_y0
1 1
.subckt and_gate _a=h_u_cla32_and963_h_u_cla32_and962_y0 _b=h_u_cla32_and963_h_u_cla32_and961_y0 _y0=h_u_cla32_and963_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and964_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and964_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and964_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and964_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and964_y0
.names h_u_cla32_and964_y0 h_u_cla32_and965_h_u_cla32_and964_y0
1 1
.names h_u_cla32_and963_y0 h_u_cla32_and965_h_u_cla32_and963_y0
1 1
.subckt and_gate _a=h_u_cla32_and965_h_u_cla32_and964_y0 _b=h_u_cla32_and965_h_u_cla32_and963_y0 _y0=h_u_cla32_and965_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and966_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and966_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and966_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and966_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and966_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and967_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and967_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and967_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and967_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and967_y0
.names h_u_cla32_and967_y0 h_u_cla32_and968_h_u_cla32_and967_y0
1 1
.names h_u_cla32_and966_y0 h_u_cla32_and968_h_u_cla32_and966_y0
1 1
.subckt and_gate _a=h_u_cla32_and968_h_u_cla32_and967_y0 _b=h_u_cla32_and968_h_u_cla32_and966_y0 _y0=h_u_cla32_and968_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and969_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and969_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and969_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and969_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and969_y0
.names h_u_cla32_and969_y0 h_u_cla32_and970_h_u_cla32_and969_y0
1 1
.names h_u_cla32_and968_y0 h_u_cla32_and970_h_u_cla32_and968_y0
1 1
.subckt and_gate _a=h_u_cla32_and970_h_u_cla32_and969_y0 _b=h_u_cla32_and970_h_u_cla32_and968_y0 _y0=h_u_cla32_and970_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and971_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and971_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and971_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and971_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and971_y0
.names h_u_cla32_and971_y0 h_u_cla32_and972_h_u_cla32_and971_y0
1 1
.names h_u_cla32_and970_y0 h_u_cla32_and972_h_u_cla32_and970_y0
1 1
.subckt and_gate _a=h_u_cla32_and972_h_u_cla32_and971_y0 _b=h_u_cla32_and972_h_u_cla32_and970_y0 _y0=h_u_cla32_and972_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and973_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and973_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and973_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and973_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and973_y0
.names h_u_cla32_and973_y0 h_u_cla32_and974_h_u_cla32_and973_y0
1 1
.names h_u_cla32_and972_y0 h_u_cla32_and974_h_u_cla32_and972_y0
1 1
.subckt and_gate _a=h_u_cla32_and974_h_u_cla32_and973_y0 _b=h_u_cla32_and974_h_u_cla32_and972_y0 _y0=h_u_cla32_and974_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and975_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and975_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and975_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and975_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and975_y0
.names h_u_cla32_and975_y0 h_u_cla32_and976_h_u_cla32_and975_y0
1 1
.names h_u_cla32_and974_y0 h_u_cla32_and976_h_u_cla32_and974_y0
1 1
.subckt and_gate _a=h_u_cla32_and976_h_u_cla32_and975_y0 _b=h_u_cla32_and976_h_u_cla32_and974_y0 _y0=h_u_cla32_and976_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and977_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and977_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and977_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and977_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and977_y0
.names h_u_cla32_and977_y0 h_u_cla32_and978_h_u_cla32_and977_y0
1 1
.names h_u_cla32_and976_y0 h_u_cla32_and978_h_u_cla32_and976_y0
1 1
.subckt and_gate _a=h_u_cla32_and978_h_u_cla32_and977_y0 _b=h_u_cla32_and978_h_u_cla32_and976_y0 _y0=h_u_cla32_and978_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and979_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and979_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and979_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and979_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and979_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and980_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and980_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and980_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and980_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and980_y0
.names h_u_cla32_and980_y0 h_u_cla32_and981_h_u_cla32_and980_y0
1 1
.names h_u_cla32_and979_y0 h_u_cla32_and981_h_u_cla32_and979_y0
1 1
.subckt and_gate _a=h_u_cla32_and981_h_u_cla32_and980_y0 _b=h_u_cla32_and981_h_u_cla32_and979_y0 _y0=h_u_cla32_and981_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and982_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and982_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and982_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and982_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and982_y0
.names h_u_cla32_and982_y0 h_u_cla32_and983_h_u_cla32_and982_y0
1 1
.names h_u_cla32_and981_y0 h_u_cla32_and983_h_u_cla32_and981_y0
1 1
.subckt and_gate _a=h_u_cla32_and983_h_u_cla32_and982_y0 _b=h_u_cla32_and983_h_u_cla32_and981_y0 _y0=h_u_cla32_and983_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and984_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and984_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and984_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and984_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and984_y0
.names h_u_cla32_and984_y0 h_u_cla32_and985_h_u_cla32_and984_y0
1 1
.names h_u_cla32_and983_y0 h_u_cla32_and985_h_u_cla32_and983_y0
1 1
.subckt and_gate _a=h_u_cla32_and985_h_u_cla32_and984_y0 _b=h_u_cla32_and985_h_u_cla32_and983_y0 _y0=h_u_cla32_and985_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and986_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and986_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and986_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and986_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and986_y0
.names h_u_cla32_and986_y0 h_u_cla32_and987_h_u_cla32_and986_y0
1 1
.names h_u_cla32_and985_y0 h_u_cla32_and987_h_u_cla32_and985_y0
1 1
.subckt and_gate _a=h_u_cla32_and987_h_u_cla32_and986_y0 _b=h_u_cla32_and987_h_u_cla32_and985_y0 _y0=h_u_cla32_and987_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and988_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and988_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and988_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and988_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and988_y0
.names h_u_cla32_and988_y0 h_u_cla32_and989_h_u_cla32_and988_y0
1 1
.names h_u_cla32_and987_y0 h_u_cla32_and989_h_u_cla32_and987_y0
1 1
.subckt and_gate _a=h_u_cla32_and989_h_u_cla32_and988_y0 _b=h_u_cla32_and989_h_u_cla32_and987_y0 _y0=h_u_cla32_and989_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and990_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and990_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and990_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and990_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and990_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and991_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and991_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and991_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and991_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and991_y0
.names h_u_cla32_and991_y0 h_u_cla32_and992_h_u_cla32_and991_y0
1 1
.names h_u_cla32_and990_y0 h_u_cla32_and992_h_u_cla32_and990_y0
1 1
.subckt and_gate _a=h_u_cla32_and992_h_u_cla32_and991_y0 _b=h_u_cla32_and992_h_u_cla32_and990_y0 _y0=h_u_cla32_and992_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and993_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and993_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and993_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and993_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and993_y0
.names h_u_cla32_and993_y0 h_u_cla32_and994_h_u_cla32_and993_y0
1 1
.names h_u_cla32_and992_y0 h_u_cla32_and994_h_u_cla32_and992_y0
1 1
.subckt and_gate _a=h_u_cla32_and994_h_u_cla32_and993_y0 _b=h_u_cla32_and994_h_u_cla32_and992_y0 _y0=h_u_cla32_and994_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and995_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and995_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and995_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and995_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and995_y0
.names h_u_cla32_and995_y0 h_u_cla32_and996_h_u_cla32_and995_y0
1 1
.names h_u_cla32_and994_y0 h_u_cla32_and996_h_u_cla32_and994_y0
1 1
.subckt and_gate _a=h_u_cla32_and996_h_u_cla32_and995_y0 _b=h_u_cla32_and996_h_u_cla32_and994_y0 _y0=h_u_cla32_and996_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and997_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and997_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and997_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and997_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and997_y0
.names h_u_cla32_and997_y0 h_u_cla32_and998_h_u_cla32_and997_y0
1 1
.names h_u_cla32_and996_y0 h_u_cla32_and998_h_u_cla32_and996_y0
1 1
.subckt and_gate _a=h_u_cla32_and998_h_u_cla32_and997_y0 _b=h_u_cla32_and998_h_u_cla32_and996_y0 _y0=h_u_cla32_and998_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and999_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and999_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and999_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and999_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and999_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and1000_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and1000_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and1000_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and1000_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and1000_y0
.names h_u_cla32_and1000_y0 h_u_cla32_and1001_h_u_cla32_and1000_y0
1 1
.names h_u_cla32_and999_y0 h_u_cla32_and1001_h_u_cla32_and999_y0
1 1
.subckt and_gate _a=h_u_cla32_and1001_h_u_cla32_and1000_y0 _b=h_u_cla32_and1001_h_u_cla32_and999_y0 _y0=h_u_cla32_and1001_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and1002_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and1002_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and1002_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and1002_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and1002_y0
.names h_u_cla32_and1002_y0 h_u_cla32_and1003_h_u_cla32_and1002_y0
1 1
.names h_u_cla32_and1001_y0 h_u_cla32_and1003_h_u_cla32_and1001_y0
1 1
.subckt and_gate _a=h_u_cla32_and1003_h_u_cla32_and1002_y0 _b=h_u_cla32_and1003_h_u_cla32_and1001_y0 _y0=h_u_cla32_and1003_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1004_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and1004_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and1004_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1004_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and1004_y0
.names h_u_cla32_and1004_y0 h_u_cla32_and1005_h_u_cla32_and1004_y0
1 1
.names h_u_cla32_and1003_y0 h_u_cla32_and1005_h_u_cla32_and1003_y0
1 1
.subckt and_gate _a=h_u_cla32_and1005_h_u_cla32_and1004_y0 _b=h_u_cla32_and1005_h_u_cla32_and1003_y0 _y0=h_u_cla32_and1005_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and1006_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and1006_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and1006_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and1006_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and1006_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and1007_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and1007_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and1007_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and1007_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and1007_y0
.names h_u_cla32_and1007_y0 h_u_cla32_and1008_h_u_cla32_and1007_y0
1 1
.names h_u_cla32_and1006_y0 h_u_cla32_and1008_h_u_cla32_and1006_y0
1 1
.subckt and_gate _a=h_u_cla32_and1008_h_u_cla32_and1007_y0 _b=h_u_cla32_and1008_h_u_cla32_and1006_y0 _y0=h_u_cla32_and1008_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1009_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and1009_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and1009_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1009_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and1009_y0
.names h_u_cla32_and1009_y0 h_u_cla32_and1010_h_u_cla32_and1009_y0
1 1
.names h_u_cla32_and1008_y0 h_u_cla32_and1010_h_u_cla32_and1008_y0
1 1
.subckt and_gate _a=h_u_cla32_and1010_h_u_cla32_and1009_y0 _b=h_u_cla32_and1010_h_u_cla32_and1008_y0 _y0=h_u_cla32_and1010_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and1011_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and1011_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and1011_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and1011_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and1011_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1012_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and1012_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and1012_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1012_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and1012_y0
.names h_u_cla32_and1012_y0 h_u_cla32_and1013_h_u_cla32_and1012_y0
1 1
.names h_u_cla32_and1011_y0 h_u_cla32_and1013_h_u_cla32_and1011_y0
1 1
.subckt and_gate _a=h_u_cla32_and1013_h_u_cla32_and1012_y0 _b=h_u_cla32_and1013_h_u_cla32_and1011_y0 _y0=h_u_cla32_and1013_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1014_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and1014_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and1014_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1014_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and1014_y0
.names h_u_cla32_and1014_y0 h_u_cla32_or91_h_u_cla32_and1014_y0
1 1
.names h_u_cla32_and845_y0 h_u_cla32_or91_h_u_cla32_and845_y0
1 1
.subckt or_gate _a=h_u_cla32_or91_h_u_cla32_and1014_y0 _b=h_u_cla32_or91_h_u_cla32_and845_y0 _y0=h_u_cla32_or91_y0
.names h_u_cla32_or91_y0 h_u_cla32_or92_h_u_cla32_or91_y0
1 1
.names h_u_cla32_and870_y0 h_u_cla32_or92_h_u_cla32_and870_y0
1 1
.subckt or_gate _a=h_u_cla32_or92_h_u_cla32_or91_y0 _b=h_u_cla32_or92_h_u_cla32_and870_y0 _y0=h_u_cla32_or92_y0
.names h_u_cla32_or92_y0 h_u_cla32_or93_h_u_cla32_or92_y0
1 1
.names h_u_cla32_and893_y0 h_u_cla32_or93_h_u_cla32_and893_y0
1 1
.subckt or_gate _a=h_u_cla32_or93_h_u_cla32_or92_y0 _b=h_u_cla32_or93_h_u_cla32_and893_y0 _y0=h_u_cla32_or93_y0
.names h_u_cla32_or93_y0 h_u_cla32_or94_h_u_cla32_or93_y0
1 1
.names h_u_cla32_and914_y0 h_u_cla32_or94_h_u_cla32_and914_y0
1 1
.subckt or_gate _a=h_u_cla32_or94_h_u_cla32_or93_y0 _b=h_u_cla32_or94_h_u_cla32_and914_y0 _y0=h_u_cla32_or94_y0
.names h_u_cla32_or94_y0 h_u_cla32_or95_h_u_cla32_or94_y0
1 1
.names h_u_cla32_and933_y0 h_u_cla32_or95_h_u_cla32_and933_y0
1 1
.subckt or_gate _a=h_u_cla32_or95_h_u_cla32_or94_y0 _b=h_u_cla32_or95_h_u_cla32_and933_y0 _y0=h_u_cla32_or95_y0
.names h_u_cla32_or95_y0 h_u_cla32_or96_h_u_cla32_or95_y0
1 1
.names h_u_cla32_and950_y0 h_u_cla32_or96_h_u_cla32_and950_y0
1 1
.subckt or_gate _a=h_u_cla32_or96_h_u_cla32_or95_y0 _b=h_u_cla32_or96_h_u_cla32_and950_y0 _y0=h_u_cla32_or96_y0
.names h_u_cla32_or96_y0 h_u_cla32_or97_h_u_cla32_or96_y0
1 1
.names h_u_cla32_and965_y0 h_u_cla32_or97_h_u_cla32_and965_y0
1 1
.subckt or_gate _a=h_u_cla32_or97_h_u_cla32_or96_y0 _b=h_u_cla32_or97_h_u_cla32_and965_y0 _y0=h_u_cla32_or97_y0
.names h_u_cla32_or97_y0 h_u_cla32_or98_h_u_cla32_or97_y0
1 1
.names h_u_cla32_and978_y0 h_u_cla32_or98_h_u_cla32_and978_y0
1 1
.subckt or_gate _a=h_u_cla32_or98_h_u_cla32_or97_y0 _b=h_u_cla32_or98_h_u_cla32_and978_y0 _y0=h_u_cla32_or98_y0
.names h_u_cla32_or98_y0 h_u_cla32_or99_h_u_cla32_or98_y0
1 1
.names h_u_cla32_and989_y0 h_u_cla32_or99_h_u_cla32_and989_y0
1 1
.subckt or_gate _a=h_u_cla32_or99_h_u_cla32_or98_y0 _b=h_u_cla32_or99_h_u_cla32_and989_y0 _y0=h_u_cla32_or99_y0
.names h_u_cla32_or99_y0 h_u_cla32_or100_h_u_cla32_or99_y0
1 1
.names h_u_cla32_and998_y0 h_u_cla32_or100_h_u_cla32_and998_y0
1 1
.subckt or_gate _a=h_u_cla32_or100_h_u_cla32_or99_y0 _b=h_u_cla32_or100_h_u_cla32_and998_y0 _y0=h_u_cla32_or100_y0
.names h_u_cla32_or100_y0 h_u_cla32_or101_h_u_cla32_or100_y0
1 1
.names h_u_cla32_and1005_y0 h_u_cla32_or101_h_u_cla32_and1005_y0
1 1
.subckt or_gate _a=h_u_cla32_or101_h_u_cla32_or100_y0 _b=h_u_cla32_or101_h_u_cla32_and1005_y0 _y0=h_u_cla32_or101_y0
.names h_u_cla32_or101_y0 h_u_cla32_or102_h_u_cla32_or101_y0
1 1
.names h_u_cla32_and1010_y0 h_u_cla32_or102_h_u_cla32_and1010_y0
1 1
.subckt or_gate _a=h_u_cla32_or102_h_u_cla32_or101_y0 _b=h_u_cla32_or102_h_u_cla32_and1010_y0 _y0=h_u_cla32_or102_y0
.names h_u_cla32_or102_y0 h_u_cla32_or103_h_u_cla32_or102_y0
1 1
.names h_u_cla32_and1013_y0 h_u_cla32_or103_h_u_cla32_and1013_y0
1 1
.subckt or_gate _a=h_u_cla32_or103_h_u_cla32_or102_y0 _b=h_u_cla32_or103_h_u_cla32_and1013_y0 _y0=h_u_cla32_or103_y0
.names h_u_cla32_pg_logic13_y1 h_u_cla32_or104_h_u_cla32_pg_logic13_y1
1 1
.names h_u_cla32_or103_y0 h_u_cla32_or104_h_u_cla32_or103_y0
1 1
.subckt or_gate _a=h_u_cla32_or104_h_u_cla32_pg_logic13_y1 _b=h_u_cla32_or104_h_u_cla32_or103_y0 _y0=h_u_cla32_or104_y0
.names a_14 h_u_cla32_pg_logic14_a_14
1 1
.names b_14 h_u_cla32_pg_logic14_b_14
1 1
.subckt pg_logic a=h_u_cla32_pg_logic14_a_14 b=h_u_cla32_pg_logic14_b_14 pg_logic_y0=h_u_cla32_pg_logic14_y0 pg_logic_y1=h_u_cla32_pg_logic14_y1 pg_logic_y2=h_u_cla32_pg_logic14_y2
.names h_u_cla32_pg_logic14_y2 h_u_cla32_xor14_h_u_cla32_pg_logic14_y2
1 1
.names h_u_cla32_or104_y0 h_u_cla32_xor14_h_u_cla32_or104_y0
1 1
.subckt xor_gate _a=h_u_cla32_xor14_h_u_cla32_pg_logic14_y2 _b=h_u_cla32_xor14_h_u_cla32_or104_y0 _y0=h_u_cla32_xor14_y0
.names h_u_cla32_pg_logic0_y0 h_u_cla32_and1015_h_u_cla32_pg_logic0_y0
1 1
.names constant_wire_0 h_u_cla32_and1015_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1015_h_u_cla32_pg_logic0_y0 _b=h_u_cla32_and1015_constant_wire_0 _y0=h_u_cla32_and1015_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and1016_h_u_cla32_pg_logic1_y0
1 1
.names constant_wire_0 h_u_cla32_and1016_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1016_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and1016_constant_wire_0 _y0=h_u_cla32_and1016_y0
.names h_u_cla32_and1016_y0 h_u_cla32_and1017_h_u_cla32_and1016_y0
1 1
.names h_u_cla32_and1015_y0 h_u_cla32_and1017_h_u_cla32_and1015_y0
1 1
.subckt and_gate _a=h_u_cla32_and1017_h_u_cla32_and1016_y0 _b=h_u_cla32_and1017_h_u_cla32_and1015_y0 _y0=h_u_cla32_and1017_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and1018_h_u_cla32_pg_logic2_y0
1 1
.names constant_wire_0 h_u_cla32_and1018_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1018_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and1018_constant_wire_0 _y0=h_u_cla32_and1018_y0
.names h_u_cla32_and1018_y0 h_u_cla32_and1019_h_u_cla32_and1018_y0
1 1
.names h_u_cla32_and1017_y0 h_u_cla32_and1019_h_u_cla32_and1017_y0
1 1
.subckt and_gate _a=h_u_cla32_and1019_h_u_cla32_and1018_y0 _b=h_u_cla32_and1019_h_u_cla32_and1017_y0 _y0=h_u_cla32_and1019_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and1020_h_u_cla32_pg_logic3_y0
1 1
.names constant_wire_0 h_u_cla32_and1020_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1020_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and1020_constant_wire_0 _y0=h_u_cla32_and1020_y0
.names h_u_cla32_and1020_y0 h_u_cla32_and1021_h_u_cla32_and1020_y0
1 1
.names h_u_cla32_and1019_y0 h_u_cla32_and1021_h_u_cla32_and1019_y0
1 1
.subckt and_gate _a=h_u_cla32_and1021_h_u_cla32_and1020_y0 _b=h_u_cla32_and1021_h_u_cla32_and1019_y0 _y0=h_u_cla32_and1021_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and1022_h_u_cla32_pg_logic4_y0
1 1
.names constant_wire_0 h_u_cla32_and1022_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1022_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and1022_constant_wire_0 _y0=h_u_cla32_and1022_y0
.names h_u_cla32_and1022_y0 h_u_cla32_and1023_h_u_cla32_and1022_y0
1 1
.names h_u_cla32_and1021_y0 h_u_cla32_and1023_h_u_cla32_and1021_y0
1 1
.subckt and_gate _a=h_u_cla32_and1023_h_u_cla32_and1022_y0 _b=h_u_cla32_and1023_h_u_cla32_and1021_y0 _y0=h_u_cla32_and1023_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and1024_h_u_cla32_pg_logic5_y0
1 1
.names constant_wire_0 h_u_cla32_and1024_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1024_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and1024_constant_wire_0 _y0=h_u_cla32_and1024_y0
.names h_u_cla32_and1024_y0 h_u_cla32_and1025_h_u_cla32_and1024_y0
1 1
.names h_u_cla32_and1023_y0 h_u_cla32_and1025_h_u_cla32_and1023_y0
1 1
.subckt and_gate _a=h_u_cla32_and1025_h_u_cla32_and1024_y0 _b=h_u_cla32_and1025_h_u_cla32_and1023_y0 _y0=h_u_cla32_and1025_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and1026_h_u_cla32_pg_logic6_y0
1 1
.names constant_wire_0 h_u_cla32_and1026_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1026_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and1026_constant_wire_0 _y0=h_u_cla32_and1026_y0
.names h_u_cla32_and1026_y0 h_u_cla32_and1027_h_u_cla32_and1026_y0
1 1
.names h_u_cla32_and1025_y0 h_u_cla32_and1027_h_u_cla32_and1025_y0
1 1
.subckt and_gate _a=h_u_cla32_and1027_h_u_cla32_and1026_y0 _b=h_u_cla32_and1027_h_u_cla32_and1025_y0 _y0=h_u_cla32_and1027_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and1028_h_u_cla32_pg_logic7_y0
1 1
.names constant_wire_0 h_u_cla32_and1028_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1028_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and1028_constant_wire_0 _y0=h_u_cla32_and1028_y0
.names h_u_cla32_and1028_y0 h_u_cla32_and1029_h_u_cla32_and1028_y0
1 1
.names h_u_cla32_and1027_y0 h_u_cla32_and1029_h_u_cla32_and1027_y0
1 1
.subckt and_gate _a=h_u_cla32_and1029_h_u_cla32_and1028_y0 _b=h_u_cla32_and1029_h_u_cla32_and1027_y0 _y0=h_u_cla32_and1029_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and1030_h_u_cla32_pg_logic8_y0
1 1
.names constant_wire_0 h_u_cla32_and1030_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1030_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and1030_constant_wire_0 _y0=h_u_cla32_and1030_y0
.names h_u_cla32_and1030_y0 h_u_cla32_and1031_h_u_cla32_and1030_y0
1 1
.names h_u_cla32_and1029_y0 h_u_cla32_and1031_h_u_cla32_and1029_y0
1 1
.subckt and_gate _a=h_u_cla32_and1031_h_u_cla32_and1030_y0 _b=h_u_cla32_and1031_h_u_cla32_and1029_y0 _y0=h_u_cla32_and1031_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and1032_h_u_cla32_pg_logic9_y0
1 1
.names constant_wire_0 h_u_cla32_and1032_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1032_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and1032_constant_wire_0 _y0=h_u_cla32_and1032_y0
.names h_u_cla32_and1032_y0 h_u_cla32_and1033_h_u_cla32_and1032_y0
1 1
.names h_u_cla32_and1031_y0 h_u_cla32_and1033_h_u_cla32_and1031_y0
1 1
.subckt and_gate _a=h_u_cla32_and1033_h_u_cla32_and1032_y0 _b=h_u_cla32_and1033_h_u_cla32_and1031_y0 _y0=h_u_cla32_and1033_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and1034_h_u_cla32_pg_logic10_y0
1 1
.names constant_wire_0 h_u_cla32_and1034_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1034_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and1034_constant_wire_0 _y0=h_u_cla32_and1034_y0
.names h_u_cla32_and1034_y0 h_u_cla32_and1035_h_u_cla32_and1034_y0
1 1
.names h_u_cla32_and1033_y0 h_u_cla32_and1035_h_u_cla32_and1033_y0
1 1
.subckt and_gate _a=h_u_cla32_and1035_h_u_cla32_and1034_y0 _b=h_u_cla32_and1035_h_u_cla32_and1033_y0 _y0=h_u_cla32_and1035_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and1036_h_u_cla32_pg_logic11_y0
1 1
.names constant_wire_0 h_u_cla32_and1036_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1036_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and1036_constant_wire_0 _y0=h_u_cla32_and1036_y0
.names h_u_cla32_and1036_y0 h_u_cla32_and1037_h_u_cla32_and1036_y0
1 1
.names h_u_cla32_and1035_y0 h_u_cla32_and1037_h_u_cla32_and1035_y0
1 1
.subckt and_gate _a=h_u_cla32_and1037_h_u_cla32_and1036_y0 _b=h_u_cla32_and1037_h_u_cla32_and1035_y0 _y0=h_u_cla32_and1037_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and1038_h_u_cla32_pg_logic12_y0
1 1
.names constant_wire_0 h_u_cla32_and1038_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1038_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and1038_constant_wire_0 _y0=h_u_cla32_and1038_y0
.names h_u_cla32_and1038_y0 h_u_cla32_and1039_h_u_cla32_and1038_y0
1 1
.names h_u_cla32_and1037_y0 h_u_cla32_and1039_h_u_cla32_and1037_y0
1 1
.subckt and_gate _a=h_u_cla32_and1039_h_u_cla32_and1038_y0 _b=h_u_cla32_and1039_h_u_cla32_and1037_y0 _y0=h_u_cla32_and1039_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1040_h_u_cla32_pg_logic13_y0
1 1
.names constant_wire_0 h_u_cla32_and1040_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1040_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1040_constant_wire_0 _y0=h_u_cla32_and1040_y0
.names h_u_cla32_and1040_y0 h_u_cla32_and1041_h_u_cla32_and1040_y0
1 1
.names h_u_cla32_and1039_y0 h_u_cla32_and1041_h_u_cla32_and1039_y0
1 1
.subckt and_gate _a=h_u_cla32_and1041_h_u_cla32_and1040_y0 _b=h_u_cla32_and1041_h_u_cla32_and1039_y0 _y0=h_u_cla32_and1041_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1042_h_u_cla32_pg_logic14_y0
1 1
.names constant_wire_0 h_u_cla32_and1042_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1042_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1042_constant_wire_0 _y0=h_u_cla32_and1042_y0
.names h_u_cla32_and1042_y0 h_u_cla32_and1043_h_u_cla32_and1042_y0
1 1
.names h_u_cla32_and1041_y0 h_u_cla32_and1043_h_u_cla32_and1041_y0
1 1
.subckt and_gate _a=h_u_cla32_and1043_h_u_cla32_and1042_y0 _b=h_u_cla32_and1043_h_u_cla32_and1041_y0 _y0=h_u_cla32_and1043_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and1044_h_u_cla32_pg_logic1_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1044_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1044_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and1044_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1044_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and1045_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1045_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1045_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and1045_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1045_y0
.names h_u_cla32_and1045_y0 h_u_cla32_and1046_h_u_cla32_and1045_y0
1 1
.names h_u_cla32_and1044_y0 h_u_cla32_and1046_h_u_cla32_and1044_y0
1 1
.subckt and_gate _a=h_u_cla32_and1046_h_u_cla32_and1045_y0 _b=h_u_cla32_and1046_h_u_cla32_and1044_y0 _y0=h_u_cla32_and1046_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and1047_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1047_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1047_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and1047_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1047_y0
.names h_u_cla32_and1047_y0 h_u_cla32_and1048_h_u_cla32_and1047_y0
1 1
.names h_u_cla32_and1046_y0 h_u_cla32_and1048_h_u_cla32_and1046_y0
1 1
.subckt and_gate _a=h_u_cla32_and1048_h_u_cla32_and1047_y0 _b=h_u_cla32_and1048_h_u_cla32_and1046_y0 _y0=h_u_cla32_and1048_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and1049_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1049_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1049_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and1049_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1049_y0
.names h_u_cla32_and1049_y0 h_u_cla32_and1050_h_u_cla32_and1049_y0
1 1
.names h_u_cla32_and1048_y0 h_u_cla32_and1050_h_u_cla32_and1048_y0
1 1
.subckt and_gate _a=h_u_cla32_and1050_h_u_cla32_and1049_y0 _b=h_u_cla32_and1050_h_u_cla32_and1048_y0 _y0=h_u_cla32_and1050_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and1051_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1051_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1051_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and1051_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1051_y0
.names h_u_cla32_and1051_y0 h_u_cla32_and1052_h_u_cla32_and1051_y0
1 1
.names h_u_cla32_and1050_y0 h_u_cla32_and1052_h_u_cla32_and1050_y0
1 1
.subckt and_gate _a=h_u_cla32_and1052_h_u_cla32_and1051_y0 _b=h_u_cla32_and1052_h_u_cla32_and1050_y0 _y0=h_u_cla32_and1052_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and1053_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1053_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1053_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and1053_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1053_y0
.names h_u_cla32_and1053_y0 h_u_cla32_and1054_h_u_cla32_and1053_y0
1 1
.names h_u_cla32_and1052_y0 h_u_cla32_and1054_h_u_cla32_and1052_y0
1 1
.subckt and_gate _a=h_u_cla32_and1054_h_u_cla32_and1053_y0 _b=h_u_cla32_and1054_h_u_cla32_and1052_y0 _y0=h_u_cla32_and1054_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and1055_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1055_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1055_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and1055_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1055_y0
.names h_u_cla32_and1055_y0 h_u_cla32_and1056_h_u_cla32_and1055_y0
1 1
.names h_u_cla32_and1054_y0 h_u_cla32_and1056_h_u_cla32_and1054_y0
1 1
.subckt and_gate _a=h_u_cla32_and1056_h_u_cla32_and1055_y0 _b=h_u_cla32_and1056_h_u_cla32_and1054_y0 _y0=h_u_cla32_and1056_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and1057_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1057_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1057_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and1057_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1057_y0
.names h_u_cla32_and1057_y0 h_u_cla32_and1058_h_u_cla32_and1057_y0
1 1
.names h_u_cla32_and1056_y0 h_u_cla32_and1058_h_u_cla32_and1056_y0
1 1
.subckt and_gate _a=h_u_cla32_and1058_h_u_cla32_and1057_y0 _b=h_u_cla32_and1058_h_u_cla32_and1056_y0 _y0=h_u_cla32_and1058_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and1059_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1059_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1059_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and1059_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1059_y0
.names h_u_cla32_and1059_y0 h_u_cla32_and1060_h_u_cla32_and1059_y0
1 1
.names h_u_cla32_and1058_y0 h_u_cla32_and1060_h_u_cla32_and1058_y0
1 1
.subckt and_gate _a=h_u_cla32_and1060_h_u_cla32_and1059_y0 _b=h_u_cla32_and1060_h_u_cla32_and1058_y0 _y0=h_u_cla32_and1060_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and1061_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1061_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1061_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and1061_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1061_y0
.names h_u_cla32_and1061_y0 h_u_cla32_and1062_h_u_cla32_and1061_y0
1 1
.names h_u_cla32_and1060_y0 h_u_cla32_and1062_h_u_cla32_and1060_y0
1 1
.subckt and_gate _a=h_u_cla32_and1062_h_u_cla32_and1061_y0 _b=h_u_cla32_and1062_h_u_cla32_and1060_y0 _y0=h_u_cla32_and1062_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and1063_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1063_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1063_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and1063_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1063_y0
.names h_u_cla32_and1063_y0 h_u_cla32_and1064_h_u_cla32_and1063_y0
1 1
.names h_u_cla32_and1062_y0 h_u_cla32_and1064_h_u_cla32_and1062_y0
1 1
.subckt and_gate _a=h_u_cla32_and1064_h_u_cla32_and1063_y0 _b=h_u_cla32_and1064_h_u_cla32_and1062_y0 _y0=h_u_cla32_and1064_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and1065_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1065_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1065_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and1065_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1065_y0
.names h_u_cla32_and1065_y0 h_u_cla32_and1066_h_u_cla32_and1065_y0
1 1
.names h_u_cla32_and1064_y0 h_u_cla32_and1066_h_u_cla32_and1064_y0
1 1
.subckt and_gate _a=h_u_cla32_and1066_h_u_cla32_and1065_y0 _b=h_u_cla32_and1066_h_u_cla32_and1064_y0 _y0=h_u_cla32_and1066_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1067_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1067_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1067_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1067_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1067_y0
.names h_u_cla32_and1067_y0 h_u_cla32_and1068_h_u_cla32_and1067_y0
1 1
.names h_u_cla32_and1066_y0 h_u_cla32_and1068_h_u_cla32_and1066_y0
1 1
.subckt and_gate _a=h_u_cla32_and1068_h_u_cla32_and1067_y0 _b=h_u_cla32_and1068_h_u_cla32_and1066_y0 _y0=h_u_cla32_and1068_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1069_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1069_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1069_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1069_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1069_y0
.names h_u_cla32_and1069_y0 h_u_cla32_and1070_h_u_cla32_and1069_y0
1 1
.names h_u_cla32_and1068_y0 h_u_cla32_and1070_h_u_cla32_and1068_y0
1 1
.subckt and_gate _a=h_u_cla32_and1070_h_u_cla32_and1069_y0 _b=h_u_cla32_and1070_h_u_cla32_and1068_y0 _y0=h_u_cla32_and1070_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and1071_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1071_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1071_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and1071_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1071_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and1072_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1072_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1072_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and1072_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1072_y0
.names h_u_cla32_and1072_y0 h_u_cla32_and1073_h_u_cla32_and1072_y0
1 1
.names h_u_cla32_and1071_y0 h_u_cla32_and1073_h_u_cla32_and1071_y0
1 1
.subckt and_gate _a=h_u_cla32_and1073_h_u_cla32_and1072_y0 _b=h_u_cla32_and1073_h_u_cla32_and1071_y0 _y0=h_u_cla32_and1073_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and1074_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1074_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1074_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and1074_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1074_y0
.names h_u_cla32_and1074_y0 h_u_cla32_and1075_h_u_cla32_and1074_y0
1 1
.names h_u_cla32_and1073_y0 h_u_cla32_and1075_h_u_cla32_and1073_y0
1 1
.subckt and_gate _a=h_u_cla32_and1075_h_u_cla32_and1074_y0 _b=h_u_cla32_and1075_h_u_cla32_and1073_y0 _y0=h_u_cla32_and1075_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and1076_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1076_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1076_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and1076_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1076_y0
.names h_u_cla32_and1076_y0 h_u_cla32_and1077_h_u_cla32_and1076_y0
1 1
.names h_u_cla32_and1075_y0 h_u_cla32_and1077_h_u_cla32_and1075_y0
1 1
.subckt and_gate _a=h_u_cla32_and1077_h_u_cla32_and1076_y0 _b=h_u_cla32_and1077_h_u_cla32_and1075_y0 _y0=h_u_cla32_and1077_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and1078_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1078_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1078_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and1078_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1078_y0
.names h_u_cla32_and1078_y0 h_u_cla32_and1079_h_u_cla32_and1078_y0
1 1
.names h_u_cla32_and1077_y0 h_u_cla32_and1079_h_u_cla32_and1077_y0
1 1
.subckt and_gate _a=h_u_cla32_and1079_h_u_cla32_and1078_y0 _b=h_u_cla32_and1079_h_u_cla32_and1077_y0 _y0=h_u_cla32_and1079_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and1080_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1080_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1080_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and1080_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1080_y0
.names h_u_cla32_and1080_y0 h_u_cla32_and1081_h_u_cla32_and1080_y0
1 1
.names h_u_cla32_and1079_y0 h_u_cla32_and1081_h_u_cla32_and1079_y0
1 1
.subckt and_gate _a=h_u_cla32_and1081_h_u_cla32_and1080_y0 _b=h_u_cla32_and1081_h_u_cla32_and1079_y0 _y0=h_u_cla32_and1081_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and1082_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1082_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1082_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and1082_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1082_y0
.names h_u_cla32_and1082_y0 h_u_cla32_and1083_h_u_cla32_and1082_y0
1 1
.names h_u_cla32_and1081_y0 h_u_cla32_and1083_h_u_cla32_and1081_y0
1 1
.subckt and_gate _a=h_u_cla32_and1083_h_u_cla32_and1082_y0 _b=h_u_cla32_and1083_h_u_cla32_and1081_y0 _y0=h_u_cla32_and1083_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and1084_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1084_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1084_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and1084_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1084_y0
.names h_u_cla32_and1084_y0 h_u_cla32_and1085_h_u_cla32_and1084_y0
1 1
.names h_u_cla32_and1083_y0 h_u_cla32_and1085_h_u_cla32_and1083_y0
1 1
.subckt and_gate _a=h_u_cla32_and1085_h_u_cla32_and1084_y0 _b=h_u_cla32_and1085_h_u_cla32_and1083_y0 _y0=h_u_cla32_and1085_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and1086_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1086_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1086_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and1086_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1086_y0
.names h_u_cla32_and1086_y0 h_u_cla32_and1087_h_u_cla32_and1086_y0
1 1
.names h_u_cla32_and1085_y0 h_u_cla32_and1087_h_u_cla32_and1085_y0
1 1
.subckt and_gate _a=h_u_cla32_and1087_h_u_cla32_and1086_y0 _b=h_u_cla32_and1087_h_u_cla32_and1085_y0 _y0=h_u_cla32_and1087_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and1088_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1088_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1088_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and1088_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1088_y0
.names h_u_cla32_and1088_y0 h_u_cla32_and1089_h_u_cla32_and1088_y0
1 1
.names h_u_cla32_and1087_y0 h_u_cla32_and1089_h_u_cla32_and1087_y0
1 1
.subckt and_gate _a=h_u_cla32_and1089_h_u_cla32_and1088_y0 _b=h_u_cla32_and1089_h_u_cla32_and1087_y0 _y0=h_u_cla32_and1089_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and1090_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1090_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1090_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and1090_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1090_y0
.names h_u_cla32_and1090_y0 h_u_cla32_and1091_h_u_cla32_and1090_y0
1 1
.names h_u_cla32_and1089_y0 h_u_cla32_and1091_h_u_cla32_and1089_y0
1 1
.subckt and_gate _a=h_u_cla32_and1091_h_u_cla32_and1090_y0 _b=h_u_cla32_and1091_h_u_cla32_and1089_y0 _y0=h_u_cla32_and1091_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1092_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1092_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1092_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1092_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1092_y0
.names h_u_cla32_and1092_y0 h_u_cla32_and1093_h_u_cla32_and1092_y0
1 1
.names h_u_cla32_and1091_y0 h_u_cla32_and1093_h_u_cla32_and1091_y0
1 1
.subckt and_gate _a=h_u_cla32_and1093_h_u_cla32_and1092_y0 _b=h_u_cla32_and1093_h_u_cla32_and1091_y0 _y0=h_u_cla32_and1093_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1094_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1094_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1094_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1094_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1094_y0
.names h_u_cla32_and1094_y0 h_u_cla32_and1095_h_u_cla32_and1094_y0
1 1
.names h_u_cla32_and1093_y0 h_u_cla32_and1095_h_u_cla32_and1093_y0
1 1
.subckt and_gate _a=h_u_cla32_and1095_h_u_cla32_and1094_y0 _b=h_u_cla32_and1095_h_u_cla32_and1093_y0 _y0=h_u_cla32_and1095_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and1096_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1096_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1096_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and1096_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1096_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and1097_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1097_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1097_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and1097_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1097_y0
.names h_u_cla32_and1097_y0 h_u_cla32_and1098_h_u_cla32_and1097_y0
1 1
.names h_u_cla32_and1096_y0 h_u_cla32_and1098_h_u_cla32_and1096_y0
1 1
.subckt and_gate _a=h_u_cla32_and1098_h_u_cla32_and1097_y0 _b=h_u_cla32_and1098_h_u_cla32_and1096_y0 _y0=h_u_cla32_and1098_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and1099_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1099_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1099_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and1099_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1099_y0
.names h_u_cla32_and1099_y0 h_u_cla32_and1100_h_u_cla32_and1099_y0
1 1
.names h_u_cla32_and1098_y0 h_u_cla32_and1100_h_u_cla32_and1098_y0
1 1
.subckt and_gate _a=h_u_cla32_and1100_h_u_cla32_and1099_y0 _b=h_u_cla32_and1100_h_u_cla32_and1098_y0 _y0=h_u_cla32_and1100_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and1101_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1101_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1101_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and1101_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1101_y0
.names h_u_cla32_and1101_y0 h_u_cla32_and1102_h_u_cla32_and1101_y0
1 1
.names h_u_cla32_and1100_y0 h_u_cla32_and1102_h_u_cla32_and1100_y0
1 1
.subckt and_gate _a=h_u_cla32_and1102_h_u_cla32_and1101_y0 _b=h_u_cla32_and1102_h_u_cla32_and1100_y0 _y0=h_u_cla32_and1102_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and1103_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1103_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1103_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and1103_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1103_y0
.names h_u_cla32_and1103_y0 h_u_cla32_and1104_h_u_cla32_and1103_y0
1 1
.names h_u_cla32_and1102_y0 h_u_cla32_and1104_h_u_cla32_and1102_y0
1 1
.subckt and_gate _a=h_u_cla32_and1104_h_u_cla32_and1103_y0 _b=h_u_cla32_and1104_h_u_cla32_and1102_y0 _y0=h_u_cla32_and1104_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and1105_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1105_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1105_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and1105_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1105_y0
.names h_u_cla32_and1105_y0 h_u_cla32_and1106_h_u_cla32_and1105_y0
1 1
.names h_u_cla32_and1104_y0 h_u_cla32_and1106_h_u_cla32_and1104_y0
1 1
.subckt and_gate _a=h_u_cla32_and1106_h_u_cla32_and1105_y0 _b=h_u_cla32_and1106_h_u_cla32_and1104_y0 _y0=h_u_cla32_and1106_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and1107_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1107_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1107_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and1107_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1107_y0
.names h_u_cla32_and1107_y0 h_u_cla32_and1108_h_u_cla32_and1107_y0
1 1
.names h_u_cla32_and1106_y0 h_u_cla32_and1108_h_u_cla32_and1106_y0
1 1
.subckt and_gate _a=h_u_cla32_and1108_h_u_cla32_and1107_y0 _b=h_u_cla32_and1108_h_u_cla32_and1106_y0 _y0=h_u_cla32_and1108_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and1109_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1109_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1109_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and1109_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1109_y0
.names h_u_cla32_and1109_y0 h_u_cla32_and1110_h_u_cla32_and1109_y0
1 1
.names h_u_cla32_and1108_y0 h_u_cla32_and1110_h_u_cla32_and1108_y0
1 1
.subckt and_gate _a=h_u_cla32_and1110_h_u_cla32_and1109_y0 _b=h_u_cla32_and1110_h_u_cla32_and1108_y0 _y0=h_u_cla32_and1110_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and1111_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1111_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1111_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and1111_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1111_y0
.names h_u_cla32_and1111_y0 h_u_cla32_and1112_h_u_cla32_and1111_y0
1 1
.names h_u_cla32_and1110_y0 h_u_cla32_and1112_h_u_cla32_and1110_y0
1 1
.subckt and_gate _a=h_u_cla32_and1112_h_u_cla32_and1111_y0 _b=h_u_cla32_and1112_h_u_cla32_and1110_y0 _y0=h_u_cla32_and1112_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and1113_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1113_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1113_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and1113_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1113_y0
.names h_u_cla32_and1113_y0 h_u_cla32_and1114_h_u_cla32_and1113_y0
1 1
.names h_u_cla32_and1112_y0 h_u_cla32_and1114_h_u_cla32_and1112_y0
1 1
.subckt and_gate _a=h_u_cla32_and1114_h_u_cla32_and1113_y0 _b=h_u_cla32_and1114_h_u_cla32_and1112_y0 _y0=h_u_cla32_and1114_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1115_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1115_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1115_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1115_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1115_y0
.names h_u_cla32_and1115_y0 h_u_cla32_and1116_h_u_cla32_and1115_y0
1 1
.names h_u_cla32_and1114_y0 h_u_cla32_and1116_h_u_cla32_and1114_y0
1 1
.subckt and_gate _a=h_u_cla32_and1116_h_u_cla32_and1115_y0 _b=h_u_cla32_and1116_h_u_cla32_and1114_y0 _y0=h_u_cla32_and1116_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1117_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1117_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1117_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1117_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1117_y0
.names h_u_cla32_and1117_y0 h_u_cla32_and1118_h_u_cla32_and1117_y0
1 1
.names h_u_cla32_and1116_y0 h_u_cla32_and1118_h_u_cla32_and1116_y0
1 1
.subckt and_gate _a=h_u_cla32_and1118_h_u_cla32_and1117_y0 _b=h_u_cla32_and1118_h_u_cla32_and1116_y0 _y0=h_u_cla32_and1118_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and1119_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and1119_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and1119_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and1119_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and1119_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and1120_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and1120_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and1120_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and1120_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and1120_y0
.names h_u_cla32_and1120_y0 h_u_cla32_and1121_h_u_cla32_and1120_y0
1 1
.names h_u_cla32_and1119_y0 h_u_cla32_and1121_h_u_cla32_and1119_y0
1 1
.subckt and_gate _a=h_u_cla32_and1121_h_u_cla32_and1120_y0 _b=h_u_cla32_and1121_h_u_cla32_and1119_y0 _y0=h_u_cla32_and1121_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and1122_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and1122_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and1122_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and1122_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and1122_y0
.names h_u_cla32_and1122_y0 h_u_cla32_and1123_h_u_cla32_and1122_y0
1 1
.names h_u_cla32_and1121_y0 h_u_cla32_and1123_h_u_cla32_and1121_y0
1 1
.subckt and_gate _a=h_u_cla32_and1123_h_u_cla32_and1122_y0 _b=h_u_cla32_and1123_h_u_cla32_and1121_y0 _y0=h_u_cla32_and1123_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and1124_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and1124_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and1124_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and1124_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and1124_y0
.names h_u_cla32_and1124_y0 h_u_cla32_and1125_h_u_cla32_and1124_y0
1 1
.names h_u_cla32_and1123_y0 h_u_cla32_and1125_h_u_cla32_and1123_y0
1 1
.subckt and_gate _a=h_u_cla32_and1125_h_u_cla32_and1124_y0 _b=h_u_cla32_and1125_h_u_cla32_and1123_y0 _y0=h_u_cla32_and1125_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and1126_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and1126_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and1126_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and1126_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and1126_y0
.names h_u_cla32_and1126_y0 h_u_cla32_and1127_h_u_cla32_and1126_y0
1 1
.names h_u_cla32_and1125_y0 h_u_cla32_and1127_h_u_cla32_and1125_y0
1 1
.subckt and_gate _a=h_u_cla32_and1127_h_u_cla32_and1126_y0 _b=h_u_cla32_and1127_h_u_cla32_and1125_y0 _y0=h_u_cla32_and1127_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and1128_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and1128_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and1128_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and1128_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and1128_y0
.names h_u_cla32_and1128_y0 h_u_cla32_and1129_h_u_cla32_and1128_y0
1 1
.names h_u_cla32_and1127_y0 h_u_cla32_and1129_h_u_cla32_and1127_y0
1 1
.subckt and_gate _a=h_u_cla32_and1129_h_u_cla32_and1128_y0 _b=h_u_cla32_and1129_h_u_cla32_and1127_y0 _y0=h_u_cla32_and1129_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and1130_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and1130_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and1130_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and1130_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and1130_y0
.names h_u_cla32_and1130_y0 h_u_cla32_and1131_h_u_cla32_and1130_y0
1 1
.names h_u_cla32_and1129_y0 h_u_cla32_and1131_h_u_cla32_and1129_y0
1 1
.subckt and_gate _a=h_u_cla32_and1131_h_u_cla32_and1130_y0 _b=h_u_cla32_and1131_h_u_cla32_and1129_y0 _y0=h_u_cla32_and1131_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and1132_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and1132_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and1132_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and1132_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and1132_y0
.names h_u_cla32_and1132_y0 h_u_cla32_and1133_h_u_cla32_and1132_y0
1 1
.names h_u_cla32_and1131_y0 h_u_cla32_and1133_h_u_cla32_and1131_y0
1 1
.subckt and_gate _a=h_u_cla32_and1133_h_u_cla32_and1132_y0 _b=h_u_cla32_and1133_h_u_cla32_and1131_y0 _y0=h_u_cla32_and1133_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and1134_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and1134_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and1134_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and1134_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and1134_y0
.names h_u_cla32_and1134_y0 h_u_cla32_and1135_h_u_cla32_and1134_y0
1 1
.names h_u_cla32_and1133_y0 h_u_cla32_and1135_h_u_cla32_and1133_y0
1 1
.subckt and_gate _a=h_u_cla32_and1135_h_u_cla32_and1134_y0 _b=h_u_cla32_and1135_h_u_cla32_and1133_y0 _y0=h_u_cla32_and1135_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1136_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and1136_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and1136_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1136_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and1136_y0
.names h_u_cla32_and1136_y0 h_u_cla32_and1137_h_u_cla32_and1136_y0
1 1
.names h_u_cla32_and1135_y0 h_u_cla32_and1137_h_u_cla32_and1135_y0
1 1
.subckt and_gate _a=h_u_cla32_and1137_h_u_cla32_and1136_y0 _b=h_u_cla32_and1137_h_u_cla32_and1135_y0 _y0=h_u_cla32_and1137_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1138_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and1138_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and1138_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1138_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and1138_y0
.names h_u_cla32_and1138_y0 h_u_cla32_and1139_h_u_cla32_and1138_y0
1 1
.names h_u_cla32_and1137_y0 h_u_cla32_and1139_h_u_cla32_and1137_y0
1 1
.subckt and_gate _a=h_u_cla32_and1139_h_u_cla32_and1138_y0 _b=h_u_cla32_and1139_h_u_cla32_and1137_y0 _y0=h_u_cla32_and1139_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and1140_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and1140_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and1140_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and1140_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and1140_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and1141_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and1141_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and1141_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and1141_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and1141_y0
.names h_u_cla32_and1141_y0 h_u_cla32_and1142_h_u_cla32_and1141_y0
1 1
.names h_u_cla32_and1140_y0 h_u_cla32_and1142_h_u_cla32_and1140_y0
1 1
.subckt and_gate _a=h_u_cla32_and1142_h_u_cla32_and1141_y0 _b=h_u_cla32_and1142_h_u_cla32_and1140_y0 _y0=h_u_cla32_and1142_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and1143_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and1143_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and1143_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and1143_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and1143_y0
.names h_u_cla32_and1143_y0 h_u_cla32_and1144_h_u_cla32_and1143_y0
1 1
.names h_u_cla32_and1142_y0 h_u_cla32_and1144_h_u_cla32_and1142_y0
1 1
.subckt and_gate _a=h_u_cla32_and1144_h_u_cla32_and1143_y0 _b=h_u_cla32_and1144_h_u_cla32_and1142_y0 _y0=h_u_cla32_and1144_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and1145_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and1145_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and1145_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and1145_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and1145_y0
.names h_u_cla32_and1145_y0 h_u_cla32_and1146_h_u_cla32_and1145_y0
1 1
.names h_u_cla32_and1144_y0 h_u_cla32_and1146_h_u_cla32_and1144_y0
1 1
.subckt and_gate _a=h_u_cla32_and1146_h_u_cla32_and1145_y0 _b=h_u_cla32_and1146_h_u_cla32_and1144_y0 _y0=h_u_cla32_and1146_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and1147_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and1147_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and1147_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and1147_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and1147_y0
.names h_u_cla32_and1147_y0 h_u_cla32_and1148_h_u_cla32_and1147_y0
1 1
.names h_u_cla32_and1146_y0 h_u_cla32_and1148_h_u_cla32_and1146_y0
1 1
.subckt and_gate _a=h_u_cla32_and1148_h_u_cla32_and1147_y0 _b=h_u_cla32_and1148_h_u_cla32_and1146_y0 _y0=h_u_cla32_and1148_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and1149_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and1149_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and1149_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and1149_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and1149_y0
.names h_u_cla32_and1149_y0 h_u_cla32_and1150_h_u_cla32_and1149_y0
1 1
.names h_u_cla32_and1148_y0 h_u_cla32_and1150_h_u_cla32_and1148_y0
1 1
.subckt and_gate _a=h_u_cla32_and1150_h_u_cla32_and1149_y0 _b=h_u_cla32_and1150_h_u_cla32_and1148_y0 _y0=h_u_cla32_and1150_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and1151_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and1151_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and1151_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and1151_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and1151_y0
.names h_u_cla32_and1151_y0 h_u_cla32_and1152_h_u_cla32_and1151_y0
1 1
.names h_u_cla32_and1150_y0 h_u_cla32_and1152_h_u_cla32_and1150_y0
1 1
.subckt and_gate _a=h_u_cla32_and1152_h_u_cla32_and1151_y0 _b=h_u_cla32_and1152_h_u_cla32_and1150_y0 _y0=h_u_cla32_and1152_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and1153_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and1153_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and1153_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and1153_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and1153_y0
.names h_u_cla32_and1153_y0 h_u_cla32_and1154_h_u_cla32_and1153_y0
1 1
.names h_u_cla32_and1152_y0 h_u_cla32_and1154_h_u_cla32_and1152_y0
1 1
.subckt and_gate _a=h_u_cla32_and1154_h_u_cla32_and1153_y0 _b=h_u_cla32_and1154_h_u_cla32_and1152_y0 _y0=h_u_cla32_and1154_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1155_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and1155_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and1155_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1155_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and1155_y0
.names h_u_cla32_and1155_y0 h_u_cla32_and1156_h_u_cla32_and1155_y0
1 1
.names h_u_cla32_and1154_y0 h_u_cla32_and1156_h_u_cla32_and1154_y0
1 1
.subckt and_gate _a=h_u_cla32_and1156_h_u_cla32_and1155_y0 _b=h_u_cla32_and1156_h_u_cla32_and1154_y0 _y0=h_u_cla32_and1156_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1157_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and1157_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and1157_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1157_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and1157_y0
.names h_u_cla32_and1157_y0 h_u_cla32_and1158_h_u_cla32_and1157_y0
1 1
.names h_u_cla32_and1156_y0 h_u_cla32_and1158_h_u_cla32_and1156_y0
1 1
.subckt and_gate _a=h_u_cla32_and1158_h_u_cla32_and1157_y0 _b=h_u_cla32_and1158_h_u_cla32_and1156_y0 _y0=h_u_cla32_and1158_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and1159_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and1159_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and1159_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and1159_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and1159_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and1160_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and1160_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and1160_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and1160_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and1160_y0
.names h_u_cla32_and1160_y0 h_u_cla32_and1161_h_u_cla32_and1160_y0
1 1
.names h_u_cla32_and1159_y0 h_u_cla32_and1161_h_u_cla32_and1159_y0
1 1
.subckt and_gate _a=h_u_cla32_and1161_h_u_cla32_and1160_y0 _b=h_u_cla32_and1161_h_u_cla32_and1159_y0 _y0=h_u_cla32_and1161_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and1162_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and1162_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and1162_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and1162_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and1162_y0
.names h_u_cla32_and1162_y0 h_u_cla32_and1163_h_u_cla32_and1162_y0
1 1
.names h_u_cla32_and1161_y0 h_u_cla32_and1163_h_u_cla32_and1161_y0
1 1
.subckt and_gate _a=h_u_cla32_and1163_h_u_cla32_and1162_y0 _b=h_u_cla32_and1163_h_u_cla32_and1161_y0 _y0=h_u_cla32_and1163_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and1164_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and1164_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and1164_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and1164_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and1164_y0
.names h_u_cla32_and1164_y0 h_u_cla32_and1165_h_u_cla32_and1164_y0
1 1
.names h_u_cla32_and1163_y0 h_u_cla32_and1165_h_u_cla32_and1163_y0
1 1
.subckt and_gate _a=h_u_cla32_and1165_h_u_cla32_and1164_y0 _b=h_u_cla32_and1165_h_u_cla32_and1163_y0 _y0=h_u_cla32_and1165_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and1166_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and1166_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and1166_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and1166_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and1166_y0
.names h_u_cla32_and1166_y0 h_u_cla32_and1167_h_u_cla32_and1166_y0
1 1
.names h_u_cla32_and1165_y0 h_u_cla32_and1167_h_u_cla32_and1165_y0
1 1
.subckt and_gate _a=h_u_cla32_and1167_h_u_cla32_and1166_y0 _b=h_u_cla32_and1167_h_u_cla32_and1165_y0 _y0=h_u_cla32_and1167_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and1168_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and1168_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and1168_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and1168_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and1168_y0
.names h_u_cla32_and1168_y0 h_u_cla32_and1169_h_u_cla32_and1168_y0
1 1
.names h_u_cla32_and1167_y0 h_u_cla32_and1169_h_u_cla32_and1167_y0
1 1
.subckt and_gate _a=h_u_cla32_and1169_h_u_cla32_and1168_y0 _b=h_u_cla32_and1169_h_u_cla32_and1167_y0 _y0=h_u_cla32_and1169_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and1170_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and1170_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and1170_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and1170_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and1170_y0
.names h_u_cla32_and1170_y0 h_u_cla32_and1171_h_u_cla32_and1170_y0
1 1
.names h_u_cla32_and1169_y0 h_u_cla32_and1171_h_u_cla32_and1169_y0
1 1
.subckt and_gate _a=h_u_cla32_and1171_h_u_cla32_and1170_y0 _b=h_u_cla32_and1171_h_u_cla32_and1169_y0 _y0=h_u_cla32_and1171_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1172_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and1172_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and1172_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1172_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and1172_y0
.names h_u_cla32_and1172_y0 h_u_cla32_and1173_h_u_cla32_and1172_y0
1 1
.names h_u_cla32_and1171_y0 h_u_cla32_and1173_h_u_cla32_and1171_y0
1 1
.subckt and_gate _a=h_u_cla32_and1173_h_u_cla32_and1172_y0 _b=h_u_cla32_and1173_h_u_cla32_and1171_y0 _y0=h_u_cla32_and1173_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1174_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and1174_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and1174_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1174_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and1174_y0
.names h_u_cla32_and1174_y0 h_u_cla32_and1175_h_u_cla32_and1174_y0
1 1
.names h_u_cla32_and1173_y0 h_u_cla32_and1175_h_u_cla32_and1173_y0
1 1
.subckt and_gate _a=h_u_cla32_and1175_h_u_cla32_and1174_y0 _b=h_u_cla32_and1175_h_u_cla32_and1173_y0 _y0=h_u_cla32_and1175_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and1176_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and1176_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and1176_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and1176_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and1176_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and1177_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and1177_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and1177_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and1177_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and1177_y0
.names h_u_cla32_and1177_y0 h_u_cla32_and1178_h_u_cla32_and1177_y0
1 1
.names h_u_cla32_and1176_y0 h_u_cla32_and1178_h_u_cla32_and1176_y0
1 1
.subckt and_gate _a=h_u_cla32_and1178_h_u_cla32_and1177_y0 _b=h_u_cla32_and1178_h_u_cla32_and1176_y0 _y0=h_u_cla32_and1178_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and1179_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and1179_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and1179_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and1179_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and1179_y0
.names h_u_cla32_and1179_y0 h_u_cla32_and1180_h_u_cla32_and1179_y0
1 1
.names h_u_cla32_and1178_y0 h_u_cla32_and1180_h_u_cla32_and1178_y0
1 1
.subckt and_gate _a=h_u_cla32_and1180_h_u_cla32_and1179_y0 _b=h_u_cla32_and1180_h_u_cla32_and1178_y0 _y0=h_u_cla32_and1180_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and1181_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and1181_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and1181_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and1181_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and1181_y0
.names h_u_cla32_and1181_y0 h_u_cla32_and1182_h_u_cla32_and1181_y0
1 1
.names h_u_cla32_and1180_y0 h_u_cla32_and1182_h_u_cla32_and1180_y0
1 1
.subckt and_gate _a=h_u_cla32_and1182_h_u_cla32_and1181_y0 _b=h_u_cla32_and1182_h_u_cla32_and1180_y0 _y0=h_u_cla32_and1182_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and1183_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and1183_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and1183_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and1183_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and1183_y0
.names h_u_cla32_and1183_y0 h_u_cla32_and1184_h_u_cla32_and1183_y0
1 1
.names h_u_cla32_and1182_y0 h_u_cla32_and1184_h_u_cla32_and1182_y0
1 1
.subckt and_gate _a=h_u_cla32_and1184_h_u_cla32_and1183_y0 _b=h_u_cla32_and1184_h_u_cla32_and1182_y0 _y0=h_u_cla32_and1184_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and1185_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and1185_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and1185_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and1185_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and1185_y0
.names h_u_cla32_and1185_y0 h_u_cla32_and1186_h_u_cla32_and1185_y0
1 1
.names h_u_cla32_and1184_y0 h_u_cla32_and1186_h_u_cla32_and1184_y0
1 1
.subckt and_gate _a=h_u_cla32_and1186_h_u_cla32_and1185_y0 _b=h_u_cla32_and1186_h_u_cla32_and1184_y0 _y0=h_u_cla32_and1186_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1187_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and1187_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and1187_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1187_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and1187_y0
.names h_u_cla32_and1187_y0 h_u_cla32_and1188_h_u_cla32_and1187_y0
1 1
.names h_u_cla32_and1186_y0 h_u_cla32_and1188_h_u_cla32_and1186_y0
1 1
.subckt and_gate _a=h_u_cla32_and1188_h_u_cla32_and1187_y0 _b=h_u_cla32_and1188_h_u_cla32_and1186_y0 _y0=h_u_cla32_and1188_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1189_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and1189_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and1189_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1189_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and1189_y0
.names h_u_cla32_and1189_y0 h_u_cla32_and1190_h_u_cla32_and1189_y0
1 1
.names h_u_cla32_and1188_y0 h_u_cla32_and1190_h_u_cla32_and1188_y0
1 1
.subckt and_gate _a=h_u_cla32_and1190_h_u_cla32_and1189_y0 _b=h_u_cla32_and1190_h_u_cla32_and1188_y0 _y0=h_u_cla32_and1190_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and1191_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and1191_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and1191_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and1191_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and1191_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and1192_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and1192_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and1192_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and1192_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and1192_y0
.names h_u_cla32_and1192_y0 h_u_cla32_and1193_h_u_cla32_and1192_y0
1 1
.names h_u_cla32_and1191_y0 h_u_cla32_and1193_h_u_cla32_and1191_y0
1 1
.subckt and_gate _a=h_u_cla32_and1193_h_u_cla32_and1192_y0 _b=h_u_cla32_and1193_h_u_cla32_and1191_y0 _y0=h_u_cla32_and1193_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and1194_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and1194_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and1194_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and1194_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and1194_y0
.names h_u_cla32_and1194_y0 h_u_cla32_and1195_h_u_cla32_and1194_y0
1 1
.names h_u_cla32_and1193_y0 h_u_cla32_and1195_h_u_cla32_and1193_y0
1 1
.subckt and_gate _a=h_u_cla32_and1195_h_u_cla32_and1194_y0 _b=h_u_cla32_and1195_h_u_cla32_and1193_y0 _y0=h_u_cla32_and1195_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and1196_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and1196_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and1196_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and1196_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and1196_y0
.names h_u_cla32_and1196_y0 h_u_cla32_and1197_h_u_cla32_and1196_y0
1 1
.names h_u_cla32_and1195_y0 h_u_cla32_and1197_h_u_cla32_and1195_y0
1 1
.subckt and_gate _a=h_u_cla32_and1197_h_u_cla32_and1196_y0 _b=h_u_cla32_and1197_h_u_cla32_and1195_y0 _y0=h_u_cla32_and1197_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and1198_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and1198_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and1198_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and1198_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and1198_y0
.names h_u_cla32_and1198_y0 h_u_cla32_and1199_h_u_cla32_and1198_y0
1 1
.names h_u_cla32_and1197_y0 h_u_cla32_and1199_h_u_cla32_and1197_y0
1 1
.subckt and_gate _a=h_u_cla32_and1199_h_u_cla32_and1198_y0 _b=h_u_cla32_and1199_h_u_cla32_and1197_y0 _y0=h_u_cla32_and1199_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1200_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and1200_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and1200_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1200_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and1200_y0
.names h_u_cla32_and1200_y0 h_u_cla32_and1201_h_u_cla32_and1200_y0
1 1
.names h_u_cla32_and1199_y0 h_u_cla32_and1201_h_u_cla32_and1199_y0
1 1
.subckt and_gate _a=h_u_cla32_and1201_h_u_cla32_and1200_y0 _b=h_u_cla32_and1201_h_u_cla32_and1199_y0 _y0=h_u_cla32_and1201_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1202_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and1202_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and1202_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1202_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and1202_y0
.names h_u_cla32_and1202_y0 h_u_cla32_and1203_h_u_cla32_and1202_y0
1 1
.names h_u_cla32_and1201_y0 h_u_cla32_and1203_h_u_cla32_and1201_y0
1 1
.subckt and_gate _a=h_u_cla32_and1203_h_u_cla32_and1202_y0 _b=h_u_cla32_and1203_h_u_cla32_and1201_y0 _y0=h_u_cla32_and1203_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and1204_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and1204_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and1204_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and1204_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and1204_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and1205_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and1205_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and1205_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and1205_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and1205_y0
.names h_u_cla32_and1205_y0 h_u_cla32_and1206_h_u_cla32_and1205_y0
1 1
.names h_u_cla32_and1204_y0 h_u_cla32_and1206_h_u_cla32_and1204_y0
1 1
.subckt and_gate _a=h_u_cla32_and1206_h_u_cla32_and1205_y0 _b=h_u_cla32_and1206_h_u_cla32_and1204_y0 _y0=h_u_cla32_and1206_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and1207_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and1207_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and1207_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and1207_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and1207_y0
.names h_u_cla32_and1207_y0 h_u_cla32_and1208_h_u_cla32_and1207_y0
1 1
.names h_u_cla32_and1206_y0 h_u_cla32_and1208_h_u_cla32_and1206_y0
1 1
.subckt and_gate _a=h_u_cla32_and1208_h_u_cla32_and1207_y0 _b=h_u_cla32_and1208_h_u_cla32_and1206_y0 _y0=h_u_cla32_and1208_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and1209_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and1209_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and1209_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and1209_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and1209_y0
.names h_u_cla32_and1209_y0 h_u_cla32_and1210_h_u_cla32_and1209_y0
1 1
.names h_u_cla32_and1208_y0 h_u_cla32_and1210_h_u_cla32_and1208_y0
1 1
.subckt and_gate _a=h_u_cla32_and1210_h_u_cla32_and1209_y0 _b=h_u_cla32_and1210_h_u_cla32_and1208_y0 _y0=h_u_cla32_and1210_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1211_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and1211_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and1211_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1211_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and1211_y0
.names h_u_cla32_and1211_y0 h_u_cla32_and1212_h_u_cla32_and1211_y0
1 1
.names h_u_cla32_and1210_y0 h_u_cla32_and1212_h_u_cla32_and1210_y0
1 1
.subckt and_gate _a=h_u_cla32_and1212_h_u_cla32_and1211_y0 _b=h_u_cla32_and1212_h_u_cla32_and1210_y0 _y0=h_u_cla32_and1212_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1213_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and1213_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and1213_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1213_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and1213_y0
.names h_u_cla32_and1213_y0 h_u_cla32_and1214_h_u_cla32_and1213_y0
1 1
.names h_u_cla32_and1212_y0 h_u_cla32_and1214_h_u_cla32_and1212_y0
1 1
.subckt and_gate _a=h_u_cla32_and1214_h_u_cla32_and1213_y0 _b=h_u_cla32_and1214_h_u_cla32_and1212_y0 _y0=h_u_cla32_and1214_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and1215_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and1215_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and1215_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and1215_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and1215_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and1216_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and1216_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and1216_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and1216_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and1216_y0
.names h_u_cla32_and1216_y0 h_u_cla32_and1217_h_u_cla32_and1216_y0
1 1
.names h_u_cla32_and1215_y0 h_u_cla32_and1217_h_u_cla32_and1215_y0
1 1
.subckt and_gate _a=h_u_cla32_and1217_h_u_cla32_and1216_y0 _b=h_u_cla32_and1217_h_u_cla32_and1215_y0 _y0=h_u_cla32_and1217_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and1218_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and1218_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and1218_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and1218_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and1218_y0
.names h_u_cla32_and1218_y0 h_u_cla32_and1219_h_u_cla32_and1218_y0
1 1
.names h_u_cla32_and1217_y0 h_u_cla32_and1219_h_u_cla32_and1217_y0
1 1
.subckt and_gate _a=h_u_cla32_and1219_h_u_cla32_and1218_y0 _b=h_u_cla32_and1219_h_u_cla32_and1217_y0 _y0=h_u_cla32_and1219_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1220_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and1220_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and1220_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1220_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and1220_y0
.names h_u_cla32_and1220_y0 h_u_cla32_and1221_h_u_cla32_and1220_y0
1 1
.names h_u_cla32_and1219_y0 h_u_cla32_and1221_h_u_cla32_and1219_y0
1 1
.subckt and_gate _a=h_u_cla32_and1221_h_u_cla32_and1220_y0 _b=h_u_cla32_and1221_h_u_cla32_and1219_y0 _y0=h_u_cla32_and1221_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1222_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and1222_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and1222_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1222_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and1222_y0
.names h_u_cla32_and1222_y0 h_u_cla32_and1223_h_u_cla32_and1222_y0
1 1
.names h_u_cla32_and1221_y0 h_u_cla32_and1223_h_u_cla32_and1221_y0
1 1
.subckt and_gate _a=h_u_cla32_and1223_h_u_cla32_and1222_y0 _b=h_u_cla32_and1223_h_u_cla32_and1221_y0 _y0=h_u_cla32_and1223_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and1224_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and1224_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and1224_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and1224_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and1224_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and1225_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and1225_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and1225_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and1225_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and1225_y0
.names h_u_cla32_and1225_y0 h_u_cla32_and1226_h_u_cla32_and1225_y0
1 1
.names h_u_cla32_and1224_y0 h_u_cla32_and1226_h_u_cla32_and1224_y0
1 1
.subckt and_gate _a=h_u_cla32_and1226_h_u_cla32_and1225_y0 _b=h_u_cla32_and1226_h_u_cla32_and1224_y0 _y0=h_u_cla32_and1226_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1227_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and1227_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and1227_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1227_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and1227_y0
.names h_u_cla32_and1227_y0 h_u_cla32_and1228_h_u_cla32_and1227_y0
1 1
.names h_u_cla32_and1226_y0 h_u_cla32_and1228_h_u_cla32_and1226_y0
1 1
.subckt and_gate _a=h_u_cla32_and1228_h_u_cla32_and1227_y0 _b=h_u_cla32_and1228_h_u_cla32_and1226_y0 _y0=h_u_cla32_and1228_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1229_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and1229_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and1229_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1229_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and1229_y0
.names h_u_cla32_and1229_y0 h_u_cla32_and1230_h_u_cla32_and1229_y0
1 1
.names h_u_cla32_and1228_y0 h_u_cla32_and1230_h_u_cla32_and1228_y0
1 1
.subckt and_gate _a=h_u_cla32_and1230_h_u_cla32_and1229_y0 _b=h_u_cla32_and1230_h_u_cla32_and1228_y0 _y0=h_u_cla32_and1230_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and1231_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and1231_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and1231_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and1231_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and1231_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1232_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and1232_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and1232_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1232_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and1232_y0
.names h_u_cla32_and1232_y0 h_u_cla32_and1233_h_u_cla32_and1232_y0
1 1
.names h_u_cla32_and1231_y0 h_u_cla32_and1233_h_u_cla32_and1231_y0
1 1
.subckt and_gate _a=h_u_cla32_and1233_h_u_cla32_and1232_y0 _b=h_u_cla32_and1233_h_u_cla32_and1231_y0 _y0=h_u_cla32_and1233_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1234_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and1234_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and1234_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1234_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and1234_y0
.names h_u_cla32_and1234_y0 h_u_cla32_and1235_h_u_cla32_and1234_y0
1 1
.names h_u_cla32_and1233_y0 h_u_cla32_and1235_h_u_cla32_and1233_y0
1 1
.subckt and_gate _a=h_u_cla32_and1235_h_u_cla32_and1234_y0 _b=h_u_cla32_and1235_h_u_cla32_and1233_y0 _y0=h_u_cla32_and1235_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1236_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and1236_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and1236_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1236_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and1236_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1237_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and1237_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and1237_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1237_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and1237_y0
.names h_u_cla32_and1237_y0 h_u_cla32_and1238_h_u_cla32_and1237_y0
1 1
.names h_u_cla32_and1236_y0 h_u_cla32_and1238_h_u_cla32_and1236_y0
1 1
.subckt and_gate _a=h_u_cla32_and1238_h_u_cla32_and1237_y0 _b=h_u_cla32_and1238_h_u_cla32_and1236_y0 _y0=h_u_cla32_and1238_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1239_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and1239_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and1239_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1239_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and1239_y0
.names h_u_cla32_and1239_y0 h_u_cla32_or105_h_u_cla32_and1239_y0
1 1
.names h_u_cla32_and1043_y0 h_u_cla32_or105_h_u_cla32_and1043_y0
1 1
.subckt or_gate _a=h_u_cla32_or105_h_u_cla32_and1239_y0 _b=h_u_cla32_or105_h_u_cla32_and1043_y0 _y0=h_u_cla32_or105_y0
.names h_u_cla32_or105_y0 h_u_cla32_or106_h_u_cla32_or105_y0
1 1
.names h_u_cla32_and1070_y0 h_u_cla32_or106_h_u_cla32_and1070_y0
1 1
.subckt or_gate _a=h_u_cla32_or106_h_u_cla32_or105_y0 _b=h_u_cla32_or106_h_u_cla32_and1070_y0 _y0=h_u_cla32_or106_y0
.names h_u_cla32_or106_y0 h_u_cla32_or107_h_u_cla32_or106_y0
1 1
.names h_u_cla32_and1095_y0 h_u_cla32_or107_h_u_cla32_and1095_y0
1 1
.subckt or_gate _a=h_u_cla32_or107_h_u_cla32_or106_y0 _b=h_u_cla32_or107_h_u_cla32_and1095_y0 _y0=h_u_cla32_or107_y0
.names h_u_cla32_or107_y0 h_u_cla32_or108_h_u_cla32_or107_y0
1 1
.names h_u_cla32_and1118_y0 h_u_cla32_or108_h_u_cla32_and1118_y0
1 1
.subckt or_gate _a=h_u_cla32_or108_h_u_cla32_or107_y0 _b=h_u_cla32_or108_h_u_cla32_and1118_y0 _y0=h_u_cla32_or108_y0
.names h_u_cla32_or108_y0 h_u_cla32_or109_h_u_cla32_or108_y0
1 1
.names h_u_cla32_and1139_y0 h_u_cla32_or109_h_u_cla32_and1139_y0
1 1
.subckt or_gate _a=h_u_cla32_or109_h_u_cla32_or108_y0 _b=h_u_cla32_or109_h_u_cla32_and1139_y0 _y0=h_u_cla32_or109_y0
.names h_u_cla32_or109_y0 h_u_cla32_or110_h_u_cla32_or109_y0
1 1
.names h_u_cla32_and1158_y0 h_u_cla32_or110_h_u_cla32_and1158_y0
1 1
.subckt or_gate _a=h_u_cla32_or110_h_u_cla32_or109_y0 _b=h_u_cla32_or110_h_u_cla32_and1158_y0 _y0=h_u_cla32_or110_y0
.names h_u_cla32_or110_y0 h_u_cla32_or111_h_u_cla32_or110_y0
1 1
.names h_u_cla32_and1175_y0 h_u_cla32_or111_h_u_cla32_and1175_y0
1 1
.subckt or_gate _a=h_u_cla32_or111_h_u_cla32_or110_y0 _b=h_u_cla32_or111_h_u_cla32_and1175_y0 _y0=h_u_cla32_or111_y0
.names h_u_cla32_or111_y0 h_u_cla32_or112_h_u_cla32_or111_y0
1 1
.names h_u_cla32_and1190_y0 h_u_cla32_or112_h_u_cla32_and1190_y0
1 1
.subckt or_gate _a=h_u_cla32_or112_h_u_cla32_or111_y0 _b=h_u_cla32_or112_h_u_cla32_and1190_y0 _y0=h_u_cla32_or112_y0
.names h_u_cla32_or112_y0 h_u_cla32_or113_h_u_cla32_or112_y0
1 1
.names h_u_cla32_and1203_y0 h_u_cla32_or113_h_u_cla32_and1203_y0
1 1
.subckt or_gate _a=h_u_cla32_or113_h_u_cla32_or112_y0 _b=h_u_cla32_or113_h_u_cla32_and1203_y0 _y0=h_u_cla32_or113_y0
.names h_u_cla32_or113_y0 h_u_cla32_or114_h_u_cla32_or113_y0
1 1
.names h_u_cla32_and1214_y0 h_u_cla32_or114_h_u_cla32_and1214_y0
1 1
.subckt or_gate _a=h_u_cla32_or114_h_u_cla32_or113_y0 _b=h_u_cla32_or114_h_u_cla32_and1214_y0 _y0=h_u_cla32_or114_y0
.names h_u_cla32_or114_y0 h_u_cla32_or115_h_u_cla32_or114_y0
1 1
.names h_u_cla32_and1223_y0 h_u_cla32_or115_h_u_cla32_and1223_y0
1 1
.subckt or_gate _a=h_u_cla32_or115_h_u_cla32_or114_y0 _b=h_u_cla32_or115_h_u_cla32_and1223_y0 _y0=h_u_cla32_or115_y0
.names h_u_cla32_or115_y0 h_u_cla32_or116_h_u_cla32_or115_y0
1 1
.names h_u_cla32_and1230_y0 h_u_cla32_or116_h_u_cla32_and1230_y0
1 1
.subckt or_gate _a=h_u_cla32_or116_h_u_cla32_or115_y0 _b=h_u_cla32_or116_h_u_cla32_and1230_y0 _y0=h_u_cla32_or116_y0
.names h_u_cla32_or116_y0 h_u_cla32_or117_h_u_cla32_or116_y0
1 1
.names h_u_cla32_and1235_y0 h_u_cla32_or117_h_u_cla32_and1235_y0
1 1
.subckt or_gate _a=h_u_cla32_or117_h_u_cla32_or116_y0 _b=h_u_cla32_or117_h_u_cla32_and1235_y0 _y0=h_u_cla32_or117_y0
.names h_u_cla32_or117_y0 h_u_cla32_or118_h_u_cla32_or117_y0
1 1
.names h_u_cla32_and1238_y0 h_u_cla32_or118_h_u_cla32_and1238_y0
1 1
.subckt or_gate _a=h_u_cla32_or118_h_u_cla32_or117_y0 _b=h_u_cla32_or118_h_u_cla32_and1238_y0 _y0=h_u_cla32_or118_y0
.names h_u_cla32_pg_logic14_y1 h_u_cla32_or119_h_u_cla32_pg_logic14_y1
1 1
.names h_u_cla32_or118_y0 h_u_cla32_or119_h_u_cla32_or118_y0
1 1
.subckt or_gate _a=h_u_cla32_or119_h_u_cla32_pg_logic14_y1 _b=h_u_cla32_or119_h_u_cla32_or118_y0 _y0=h_u_cla32_or119_y0
.names a_15 h_u_cla32_pg_logic15_a_15
1 1
.names b_15 h_u_cla32_pg_logic15_b_15
1 1
.subckt pg_logic a=h_u_cla32_pg_logic15_a_15 b=h_u_cla32_pg_logic15_b_15 pg_logic_y0=h_u_cla32_pg_logic15_y0 pg_logic_y1=h_u_cla32_pg_logic15_y1 pg_logic_y2=h_u_cla32_pg_logic15_y2
.names h_u_cla32_pg_logic15_y2 h_u_cla32_xor15_h_u_cla32_pg_logic15_y2
1 1
.names h_u_cla32_or119_y0 h_u_cla32_xor15_h_u_cla32_or119_y0
1 1
.subckt xor_gate _a=h_u_cla32_xor15_h_u_cla32_pg_logic15_y2 _b=h_u_cla32_xor15_h_u_cla32_or119_y0 _y0=h_u_cla32_xor15_y0
.names h_u_cla32_pg_logic0_y0 h_u_cla32_and1240_h_u_cla32_pg_logic0_y0
1 1
.names constant_wire_0 h_u_cla32_and1240_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1240_h_u_cla32_pg_logic0_y0 _b=h_u_cla32_and1240_constant_wire_0 _y0=h_u_cla32_and1240_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and1241_h_u_cla32_pg_logic1_y0
1 1
.names constant_wire_0 h_u_cla32_and1241_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1241_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and1241_constant_wire_0 _y0=h_u_cla32_and1241_y0
.names h_u_cla32_and1241_y0 h_u_cla32_and1242_h_u_cla32_and1241_y0
1 1
.names h_u_cla32_and1240_y0 h_u_cla32_and1242_h_u_cla32_and1240_y0
1 1
.subckt and_gate _a=h_u_cla32_and1242_h_u_cla32_and1241_y0 _b=h_u_cla32_and1242_h_u_cla32_and1240_y0 _y0=h_u_cla32_and1242_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and1243_h_u_cla32_pg_logic2_y0
1 1
.names constant_wire_0 h_u_cla32_and1243_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1243_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and1243_constant_wire_0 _y0=h_u_cla32_and1243_y0
.names h_u_cla32_and1243_y0 h_u_cla32_and1244_h_u_cla32_and1243_y0
1 1
.names h_u_cla32_and1242_y0 h_u_cla32_and1244_h_u_cla32_and1242_y0
1 1
.subckt and_gate _a=h_u_cla32_and1244_h_u_cla32_and1243_y0 _b=h_u_cla32_and1244_h_u_cla32_and1242_y0 _y0=h_u_cla32_and1244_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and1245_h_u_cla32_pg_logic3_y0
1 1
.names constant_wire_0 h_u_cla32_and1245_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1245_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and1245_constant_wire_0 _y0=h_u_cla32_and1245_y0
.names h_u_cla32_and1245_y0 h_u_cla32_and1246_h_u_cla32_and1245_y0
1 1
.names h_u_cla32_and1244_y0 h_u_cla32_and1246_h_u_cla32_and1244_y0
1 1
.subckt and_gate _a=h_u_cla32_and1246_h_u_cla32_and1245_y0 _b=h_u_cla32_and1246_h_u_cla32_and1244_y0 _y0=h_u_cla32_and1246_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and1247_h_u_cla32_pg_logic4_y0
1 1
.names constant_wire_0 h_u_cla32_and1247_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1247_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and1247_constant_wire_0 _y0=h_u_cla32_and1247_y0
.names h_u_cla32_and1247_y0 h_u_cla32_and1248_h_u_cla32_and1247_y0
1 1
.names h_u_cla32_and1246_y0 h_u_cla32_and1248_h_u_cla32_and1246_y0
1 1
.subckt and_gate _a=h_u_cla32_and1248_h_u_cla32_and1247_y0 _b=h_u_cla32_and1248_h_u_cla32_and1246_y0 _y0=h_u_cla32_and1248_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and1249_h_u_cla32_pg_logic5_y0
1 1
.names constant_wire_0 h_u_cla32_and1249_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1249_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and1249_constant_wire_0 _y0=h_u_cla32_and1249_y0
.names h_u_cla32_and1249_y0 h_u_cla32_and1250_h_u_cla32_and1249_y0
1 1
.names h_u_cla32_and1248_y0 h_u_cla32_and1250_h_u_cla32_and1248_y0
1 1
.subckt and_gate _a=h_u_cla32_and1250_h_u_cla32_and1249_y0 _b=h_u_cla32_and1250_h_u_cla32_and1248_y0 _y0=h_u_cla32_and1250_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and1251_h_u_cla32_pg_logic6_y0
1 1
.names constant_wire_0 h_u_cla32_and1251_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1251_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and1251_constant_wire_0 _y0=h_u_cla32_and1251_y0
.names h_u_cla32_and1251_y0 h_u_cla32_and1252_h_u_cla32_and1251_y0
1 1
.names h_u_cla32_and1250_y0 h_u_cla32_and1252_h_u_cla32_and1250_y0
1 1
.subckt and_gate _a=h_u_cla32_and1252_h_u_cla32_and1251_y0 _b=h_u_cla32_and1252_h_u_cla32_and1250_y0 _y0=h_u_cla32_and1252_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and1253_h_u_cla32_pg_logic7_y0
1 1
.names constant_wire_0 h_u_cla32_and1253_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1253_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and1253_constant_wire_0 _y0=h_u_cla32_and1253_y0
.names h_u_cla32_and1253_y0 h_u_cla32_and1254_h_u_cla32_and1253_y0
1 1
.names h_u_cla32_and1252_y0 h_u_cla32_and1254_h_u_cla32_and1252_y0
1 1
.subckt and_gate _a=h_u_cla32_and1254_h_u_cla32_and1253_y0 _b=h_u_cla32_and1254_h_u_cla32_and1252_y0 _y0=h_u_cla32_and1254_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and1255_h_u_cla32_pg_logic8_y0
1 1
.names constant_wire_0 h_u_cla32_and1255_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1255_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and1255_constant_wire_0 _y0=h_u_cla32_and1255_y0
.names h_u_cla32_and1255_y0 h_u_cla32_and1256_h_u_cla32_and1255_y0
1 1
.names h_u_cla32_and1254_y0 h_u_cla32_and1256_h_u_cla32_and1254_y0
1 1
.subckt and_gate _a=h_u_cla32_and1256_h_u_cla32_and1255_y0 _b=h_u_cla32_and1256_h_u_cla32_and1254_y0 _y0=h_u_cla32_and1256_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and1257_h_u_cla32_pg_logic9_y0
1 1
.names constant_wire_0 h_u_cla32_and1257_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1257_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and1257_constant_wire_0 _y0=h_u_cla32_and1257_y0
.names h_u_cla32_and1257_y0 h_u_cla32_and1258_h_u_cla32_and1257_y0
1 1
.names h_u_cla32_and1256_y0 h_u_cla32_and1258_h_u_cla32_and1256_y0
1 1
.subckt and_gate _a=h_u_cla32_and1258_h_u_cla32_and1257_y0 _b=h_u_cla32_and1258_h_u_cla32_and1256_y0 _y0=h_u_cla32_and1258_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and1259_h_u_cla32_pg_logic10_y0
1 1
.names constant_wire_0 h_u_cla32_and1259_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1259_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and1259_constant_wire_0 _y0=h_u_cla32_and1259_y0
.names h_u_cla32_and1259_y0 h_u_cla32_and1260_h_u_cla32_and1259_y0
1 1
.names h_u_cla32_and1258_y0 h_u_cla32_and1260_h_u_cla32_and1258_y0
1 1
.subckt and_gate _a=h_u_cla32_and1260_h_u_cla32_and1259_y0 _b=h_u_cla32_and1260_h_u_cla32_and1258_y0 _y0=h_u_cla32_and1260_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and1261_h_u_cla32_pg_logic11_y0
1 1
.names constant_wire_0 h_u_cla32_and1261_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1261_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and1261_constant_wire_0 _y0=h_u_cla32_and1261_y0
.names h_u_cla32_and1261_y0 h_u_cla32_and1262_h_u_cla32_and1261_y0
1 1
.names h_u_cla32_and1260_y0 h_u_cla32_and1262_h_u_cla32_and1260_y0
1 1
.subckt and_gate _a=h_u_cla32_and1262_h_u_cla32_and1261_y0 _b=h_u_cla32_and1262_h_u_cla32_and1260_y0 _y0=h_u_cla32_and1262_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and1263_h_u_cla32_pg_logic12_y0
1 1
.names constant_wire_0 h_u_cla32_and1263_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1263_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and1263_constant_wire_0 _y0=h_u_cla32_and1263_y0
.names h_u_cla32_and1263_y0 h_u_cla32_and1264_h_u_cla32_and1263_y0
1 1
.names h_u_cla32_and1262_y0 h_u_cla32_and1264_h_u_cla32_and1262_y0
1 1
.subckt and_gate _a=h_u_cla32_and1264_h_u_cla32_and1263_y0 _b=h_u_cla32_and1264_h_u_cla32_and1262_y0 _y0=h_u_cla32_and1264_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1265_h_u_cla32_pg_logic13_y0
1 1
.names constant_wire_0 h_u_cla32_and1265_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1265_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1265_constant_wire_0 _y0=h_u_cla32_and1265_y0
.names h_u_cla32_and1265_y0 h_u_cla32_and1266_h_u_cla32_and1265_y0
1 1
.names h_u_cla32_and1264_y0 h_u_cla32_and1266_h_u_cla32_and1264_y0
1 1
.subckt and_gate _a=h_u_cla32_and1266_h_u_cla32_and1265_y0 _b=h_u_cla32_and1266_h_u_cla32_and1264_y0 _y0=h_u_cla32_and1266_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1267_h_u_cla32_pg_logic14_y0
1 1
.names constant_wire_0 h_u_cla32_and1267_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1267_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1267_constant_wire_0 _y0=h_u_cla32_and1267_y0
.names h_u_cla32_and1267_y0 h_u_cla32_and1268_h_u_cla32_and1267_y0
1 1
.names h_u_cla32_and1266_y0 h_u_cla32_and1268_h_u_cla32_and1266_y0
1 1
.subckt and_gate _a=h_u_cla32_and1268_h_u_cla32_and1267_y0 _b=h_u_cla32_and1268_h_u_cla32_and1266_y0 _y0=h_u_cla32_and1268_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and1269_h_u_cla32_pg_logic15_y0
1 1
.names constant_wire_0 h_u_cla32_and1269_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1269_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and1269_constant_wire_0 _y0=h_u_cla32_and1269_y0
.names h_u_cla32_and1269_y0 h_u_cla32_and1270_h_u_cla32_and1269_y0
1 1
.names h_u_cla32_and1268_y0 h_u_cla32_and1270_h_u_cla32_and1268_y0
1 1
.subckt and_gate _a=h_u_cla32_and1270_h_u_cla32_and1269_y0 _b=h_u_cla32_and1270_h_u_cla32_and1268_y0 _y0=h_u_cla32_and1270_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and1271_h_u_cla32_pg_logic1_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1271_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1271_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and1271_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1271_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and1272_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1272_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1272_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and1272_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1272_y0
.names h_u_cla32_and1272_y0 h_u_cla32_and1273_h_u_cla32_and1272_y0
1 1
.names h_u_cla32_and1271_y0 h_u_cla32_and1273_h_u_cla32_and1271_y0
1 1
.subckt and_gate _a=h_u_cla32_and1273_h_u_cla32_and1272_y0 _b=h_u_cla32_and1273_h_u_cla32_and1271_y0 _y0=h_u_cla32_and1273_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and1274_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1274_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1274_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and1274_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1274_y0
.names h_u_cla32_and1274_y0 h_u_cla32_and1275_h_u_cla32_and1274_y0
1 1
.names h_u_cla32_and1273_y0 h_u_cla32_and1275_h_u_cla32_and1273_y0
1 1
.subckt and_gate _a=h_u_cla32_and1275_h_u_cla32_and1274_y0 _b=h_u_cla32_and1275_h_u_cla32_and1273_y0 _y0=h_u_cla32_and1275_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and1276_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1276_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1276_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and1276_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1276_y0
.names h_u_cla32_and1276_y0 h_u_cla32_and1277_h_u_cla32_and1276_y0
1 1
.names h_u_cla32_and1275_y0 h_u_cla32_and1277_h_u_cla32_and1275_y0
1 1
.subckt and_gate _a=h_u_cla32_and1277_h_u_cla32_and1276_y0 _b=h_u_cla32_and1277_h_u_cla32_and1275_y0 _y0=h_u_cla32_and1277_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and1278_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1278_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1278_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and1278_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1278_y0
.names h_u_cla32_and1278_y0 h_u_cla32_and1279_h_u_cla32_and1278_y0
1 1
.names h_u_cla32_and1277_y0 h_u_cla32_and1279_h_u_cla32_and1277_y0
1 1
.subckt and_gate _a=h_u_cla32_and1279_h_u_cla32_and1278_y0 _b=h_u_cla32_and1279_h_u_cla32_and1277_y0 _y0=h_u_cla32_and1279_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and1280_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1280_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1280_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and1280_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1280_y0
.names h_u_cla32_and1280_y0 h_u_cla32_and1281_h_u_cla32_and1280_y0
1 1
.names h_u_cla32_and1279_y0 h_u_cla32_and1281_h_u_cla32_and1279_y0
1 1
.subckt and_gate _a=h_u_cla32_and1281_h_u_cla32_and1280_y0 _b=h_u_cla32_and1281_h_u_cla32_and1279_y0 _y0=h_u_cla32_and1281_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and1282_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1282_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1282_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and1282_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1282_y0
.names h_u_cla32_and1282_y0 h_u_cla32_and1283_h_u_cla32_and1282_y0
1 1
.names h_u_cla32_and1281_y0 h_u_cla32_and1283_h_u_cla32_and1281_y0
1 1
.subckt and_gate _a=h_u_cla32_and1283_h_u_cla32_and1282_y0 _b=h_u_cla32_and1283_h_u_cla32_and1281_y0 _y0=h_u_cla32_and1283_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and1284_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1284_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1284_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and1284_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1284_y0
.names h_u_cla32_and1284_y0 h_u_cla32_and1285_h_u_cla32_and1284_y0
1 1
.names h_u_cla32_and1283_y0 h_u_cla32_and1285_h_u_cla32_and1283_y0
1 1
.subckt and_gate _a=h_u_cla32_and1285_h_u_cla32_and1284_y0 _b=h_u_cla32_and1285_h_u_cla32_and1283_y0 _y0=h_u_cla32_and1285_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and1286_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1286_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1286_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and1286_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1286_y0
.names h_u_cla32_and1286_y0 h_u_cla32_and1287_h_u_cla32_and1286_y0
1 1
.names h_u_cla32_and1285_y0 h_u_cla32_and1287_h_u_cla32_and1285_y0
1 1
.subckt and_gate _a=h_u_cla32_and1287_h_u_cla32_and1286_y0 _b=h_u_cla32_and1287_h_u_cla32_and1285_y0 _y0=h_u_cla32_and1287_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and1288_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1288_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1288_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and1288_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1288_y0
.names h_u_cla32_and1288_y0 h_u_cla32_and1289_h_u_cla32_and1288_y0
1 1
.names h_u_cla32_and1287_y0 h_u_cla32_and1289_h_u_cla32_and1287_y0
1 1
.subckt and_gate _a=h_u_cla32_and1289_h_u_cla32_and1288_y0 _b=h_u_cla32_and1289_h_u_cla32_and1287_y0 _y0=h_u_cla32_and1289_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and1290_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1290_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1290_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and1290_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1290_y0
.names h_u_cla32_and1290_y0 h_u_cla32_and1291_h_u_cla32_and1290_y0
1 1
.names h_u_cla32_and1289_y0 h_u_cla32_and1291_h_u_cla32_and1289_y0
1 1
.subckt and_gate _a=h_u_cla32_and1291_h_u_cla32_and1290_y0 _b=h_u_cla32_and1291_h_u_cla32_and1289_y0 _y0=h_u_cla32_and1291_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and1292_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1292_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1292_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and1292_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1292_y0
.names h_u_cla32_and1292_y0 h_u_cla32_and1293_h_u_cla32_and1292_y0
1 1
.names h_u_cla32_and1291_y0 h_u_cla32_and1293_h_u_cla32_and1291_y0
1 1
.subckt and_gate _a=h_u_cla32_and1293_h_u_cla32_and1292_y0 _b=h_u_cla32_and1293_h_u_cla32_and1291_y0 _y0=h_u_cla32_and1293_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1294_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1294_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1294_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1294_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1294_y0
.names h_u_cla32_and1294_y0 h_u_cla32_and1295_h_u_cla32_and1294_y0
1 1
.names h_u_cla32_and1293_y0 h_u_cla32_and1295_h_u_cla32_and1293_y0
1 1
.subckt and_gate _a=h_u_cla32_and1295_h_u_cla32_and1294_y0 _b=h_u_cla32_and1295_h_u_cla32_and1293_y0 _y0=h_u_cla32_and1295_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1296_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1296_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1296_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1296_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1296_y0
.names h_u_cla32_and1296_y0 h_u_cla32_and1297_h_u_cla32_and1296_y0
1 1
.names h_u_cla32_and1295_y0 h_u_cla32_and1297_h_u_cla32_and1295_y0
1 1
.subckt and_gate _a=h_u_cla32_and1297_h_u_cla32_and1296_y0 _b=h_u_cla32_and1297_h_u_cla32_and1295_y0 _y0=h_u_cla32_and1297_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and1298_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1298_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1298_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and1298_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1298_y0
.names h_u_cla32_and1298_y0 h_u_cla32_and1299_h_u_cla32_and1298_y0
1 1
.names h_u_cla32_and1297_y0 h_u_cla32_and1299_h_u_cla32_and1297_y0
1 1
.subckt and_gate _a=h_u_cla32_and1299_h_u_cla32_and1298_y0 _b=h_u_cla32_and1299_h_u_cla32_and1297_y0 _y0=h_u_cla32_and1299_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and1300_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1300_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1300_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and1300_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1300_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and1301_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1301_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1301_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and1301_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1301_y0
.names h_u_cla32_and1301_y0 h_u_cla32_and1302_h_u_cla32_and1301_y0
1 1
.names h_u_cla32_and1300_y0 h_u_cla32_and1302_h_u_cla32_and1300_y0
1 1
.subckt and_gate _a=h_u_cla32_and1302_h_u_cla32_and1301_y0 _b=h_u_cla32_and1302_h_u_cla32_and1300_y0 _y0=h_u_cla32_and1302_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and1303_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1303_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1303_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and1303_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1303_y0
.names h_u_cla32_and1303_y0 h_u_cla32_and1304_h_u_cla32_and1303_y0
1 1
.names h_u_cla32_and1302_y0 h_u_cla32_and1304_h_u_cla32_and1302_y0
1 1
.subckt and_gate _a=h_u_cla32_and1304_h_u_cla32_and1303_y0 _b=h_u_cla32_and1304_h_u_cla32_and1302_y0 _y0=h_u_cla32_and1304_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and1305_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1305_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1305_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and1305_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1305_y0
.names h_u_cla32_and1305_y0 h_u_cla32_and1306_h_u_cla32_and1305_y0
1 1
.names h_u_cla32_and1304_y0 h_u_cla32_and1306_h_u_cla32_and1304_y0
1 1
.subckt and_gate _a=h_u_cla32_and1306_h_u_cla32_and1305_y0 _b=h_u_cla32_and1306_h_u_cla32_and1304_y0 _y0=h_u_cla32_and1306_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and1307_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1307_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1307_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and1307_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1307_y0
.names h_u_cla32_and1307_y0 h_u_cla32_and1308_h_u_cla32_and1307_y0
1 1
.names h_u_cla32_and1306_y0 h_u_cla32_and1308_h_u_cla32_and1306_y0
1 1
.subckt and_gate _a=h_u_cla32_and1308_h_u_cla32_and1307_y0 _b=h_u_cla32_and1308_h_u_cla32_and1306_y0 _y0=h_u_cla32_and1308_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and1309_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1309_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1309_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and1309_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1309_y0
.names h_u_cla32_and1309_y0 h_u_cla32_and1310_h_u_cla32_and1309_y0
1 1
.names h_u_cla32_and1308_y0 h_u_cla32_and1310_h_u_cla32_and1308_y0
1 1
.subckt and_gate _a=h_u_cla32_and1310_h_u_cla32_and1309_y0 _b=h_u_cla32_and1310_h_u_cla32_and1308_y0 _y0=h_u_cla32_and1310_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and1311_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1311_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1311_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and1311_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1311_y0
.names h_u_cla32_and1311_y0 h_u_cla32_and1312_h_u_cla32_and1311_y0
1 1
.names h_u_cla32_and1310_y0 h_u_cla32_and1312_h_u_cla32_and1310_y0
1 1
.subckt and_gate _a=h_u_cla32_and1312_h_u_cla32_and1311_y0 _b=h_u_cla32_and1312_h_u_cla32_and1310_y0 _y0=h_u_cla32_and1312_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and1313_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1313_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1313_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and1313_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1313_y0
.names h_u_cla32_and1313_y0 h_u_cla32_and1314_h_u_cla32_and1313_y0
1 1
.names h_u_cla32_and1312_y0 h_u_cla32_and1314_h_u_cla32_and1312_y0
1 1
.subckt and_gate _a=h_u_cla32_and1314_h_u_cla32_and1313_y0 _b=h_u_cla32_and1314_h_u_cla32_and1312_y0 _y0=h_u_cla32_and1314_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and1315_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1315_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1315_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and1315_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1315_y0
.names h_u_cla32_and1315_y0 h_u_cla32_and1316_h_u_cla32_and1315_y0
1 1
.names h_u_cla32_and1314_y0 h_u_cla32_and1316_h_u_cla32_and1314_y0
1 1
.subckt and_gate _a=h_u_cla32_and1316_h_u_cla32_and1315_y0 _b=h_u_cla32_and1316_h_u_cla32_and1314_y0 _y0=h_u_cla32_and1316_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and1317_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1317_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1317_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and1317_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1317_y0
.names h_u_cla32_and1317_y0 h_u_cla32_and1318_h_u_cla32_and1317_y0
1 1
.names h_u_cla32_and1316_y0 h_u_cla32_and1318_h_u_cla32_and1316_y0
1 1
.subckt and_gate _a=h_u_cla32_and1318_h_u_cla32_and1317_y0 _b=h_u_cla32_and1318_h_u_cla32_and1316_y0 _y0=h_u_cla32_and1318_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and1319_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1319_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1319_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and1319_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1319_y0
.names h_u_cla32_and1319_y0 h_u_cla32_and1320_h_u_cla32_and1319_y0
1 1
.names h_u_cla32_and1318_y0 h_u_cla32_and1320_h_u_cla32_and1318_y0
1 1
.subckt and_gate _a=h_u_cla32_and1320_h_u_cla32_and1319_y0 _b=h_u_cla32_and1320_h_u_cla32_and1318_y0 _y0=h_u_cla32_and1320_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1321_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1321_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1321_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1321_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1321_y0
.names h_u_cla32_and1321_y0 h_u_cla32_and1322_h_u_cla32_and1321_y0
1 1
.names h_u_cla32_and1320_y0 h_u_cla32_and1322_h_u_cla32_and1320_y0
1 1
.subckt and_gate _a=h_u_cla32_and1322_h_u_cla32_and1321_y0 _b=h_u_cla32_and1322_h_u_cla32_and1320_y0 _y0=h_u_cla32_and1322_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1323_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1323_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1323_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1323_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1323_y0
.names h_u_cla32_and1323_y0 h_u_cla32_and1324_h_u_cla32_and1323_y0
1 1
.names h_u_cla32_and1322_y0 h_u_cla32_and1324_h_u_cla32_and1322_y0
1 1
.subckt and_gate _a=h_u_cla32_and1324_h_u_cla32_and1323_y0 _b=h_u_cla32_and1324_h_u_cla32_and1322_y0 _y0=h_u_cla32_and1324_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and1325_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1325_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1325_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and1325_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1325_y0
.names h_u_cla32_and1325_y0 h_u_cla32_and1326_h_u_cla32_and1325_y0
1 1
.names h_u_cla32_and1324_y0 h_u_cla32_and1326_h_u_cla32_and1324_y0
1 1
.subckt and_gate _a=h_u_cla32_and1326_h_u_cla32_and1325_y0 _b=h_u_cla32_and1326_h_u_cla32_and1324_y0 _y0=h_u_cla32_and1326_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and1327_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1327_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1327_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and1327_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1327_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and1328_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1328_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1328_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and1328_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1328_y0
.names h_u_cla32_and1328_y0 h_u_cla32_and1329_h_u_cla32_and1328_y0
1 1
.names h_u_cla32_and1327_y0 h_u_cla32_and1329_h_u_cla32_and1327_y0
1 1
.subckt and_gate _a=h_u_cla32_and1329_h_u_cla32_and1328_y0 _b=h_u_cla32_and1329_h_u_cla32_and1327_y0 _y0=h_u_cla32_and1329_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and1330_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1330_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1330_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and1330_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1330_y0
.names h_u_cla32_and1330_y0 h_u_cla32_and1331_h_u_cla32_and1330_y0
1 1
.names h_u_cla32_and1329_y0 h_u_cla32_and1331_h_u_cla32_and1329_y0
1 1
.subckt and_gate _a=h_u_cla32_and1331_h_u_cla32_and1330_y0 _b=h_u_cla32_and1331_h_u_cla32_and1329_y0 _y0=h_u_cla32_and1331_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and1332_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1332_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1332_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and1332_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1332_y0
.names h_u_cla32_and1332_y0 h_u_cla32_and1333_h_u_cla32_and1332_y0
1 1
.names h_u_cla32_and1331_y0 h_u_cla32_and1333_h_u_cla32_and1331_y0
1 1
.subckt and_gate _a=h_u_cla32_and1333_h_u_cla32_and1332_y0 _b=h_u_cla32_and1333_h_u_cla32_and1331_y0 _y0=h_u_cla32_and1333_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and1334_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1334_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1334_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and1334_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1334_y0
.names h_u_cla32_and1334_y0 h_u_cla32_and1335_h_u_cla32_and1334_y0
1 1
.names h_u_cla32_and1333_y0 h_u_cla32_and1335_h_u_cla32_and1333_y0
1 1
.subckt and_gate _a=h_u_cla32_and1335_h_u_cla32_and1334_y0 _b=h_u_cla32_and1335_h_u_cla32_and1333_y0 _y0=h_u_cla32_and1335_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and1336_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1336_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1336_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and1336_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1336_y0
.names h_u_cla32_and1336_y0 h_u_cla32_and1337_h_u_cla32_and1336_y0
1 1
.names h_u_cla32_and1335_y0 h_u_cla32_and1337_h_u_cla32_and1335_y0
1 1
.subckt and_gate _a=h_u_cla32_and1337_h_u_cla32_and1336_y0 _b=h_u_cla32_and1337_h_u_cla32_and1335_y0 _y0=h_u_cla32_and1337_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and1338_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1338_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1338_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and1338_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1338_y0
.names h_u_cla32_and1338_y0 h_u_cla32_and1339_h_u_cla32_and1338_y0
1 1
.names h_u_cla32_and1337_y0 h_u_cla32_and1339_h_u_cla32_and1337_y0
1 1
.subckt and_gate _a=h_u_cla32_and1339_h_u_cla32_and1338_y0 _b=h_u_cla32_and1339_h_u_cla32_and1337_y0 _y0=h_u_cla32_and1339_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and1340_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1340_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1340_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and1340_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1340_y0
.names h_u_cla32_and1340_y0 h_u_cla32_and1341_h_u_cla32_and1340_y0
1 1
.names h_u_cla32_and1339_y0 h_u_cla32_and1341_h_u_cla32_and1339_y0
1 1
.subckt and_gate _a=h_u_cla32_and1341_h_u_cla32_and1340_y0 _b=h_u_cla32_and1341_h_u_cla32_and1339_y0 _y0=h_u_cla32_and1341_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and1342_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1342_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1342_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and1342_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1342_y0
.names h_u_cla32_and1342_y0 h_u_cla32_and1343_h_u_cla32_and1342_y0
1 1
.names h_u_cla32_and1341_y0 h_u_cla32_and1343_h_u_cla32_and1341_y0
1 1
.subckt and_gate _a=h_u_cla32_and1343_h_u_cla32_and1342_y0 _b=h_u_cla32_and1343_h_u_cla32_and1341_y0 _y0=h_u_cla32_and1343_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and1344_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1344_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1344_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and1344_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1344_y0
.names h_u_cla32_and1344_y0 h_u_cla32_and1345_h_u_cla32_and1344_y0
1 1
.names h_u_cla32_and1343_y0 h_u_cla32_and1345_h_u_cla32_and1343_y0
1 1
.subckt and_gate _a=h_u_cla32_and1345_h_u_cla32_and1344_y0 _b=h_u_cla32_and1345_h_u_cla32_and1343_y0 _y0=h_u_cla32_and1345_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1346_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1346_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1346_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1346_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1346_y0
.names h_u_cla32_and1346_y0 h_u_cla32_and1347_h_u_cla32_and1346_y0
1 1
.names h_u_cla32_and1345_y0 h_u_cla32_and1347_h_u_cla32_and1345_y0
1 1
.subckt and_gate _a=h_u_cla32_and1347_h_u_cla32_and1346_y0 _b=h_u_cla32_and1347_h_u_cla32_and1345_y0 _y0=h_u_cla32_and1347_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1348_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1348_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1348_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1348_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1348_y0
.names h_u_cla32_and1348_y0 h_u_cla32_and1349_h_u_cla32_and1348_y0
1 1
.names h_u_cla32_and1347_y0 h_u_cla32_and1349_h_u_cla32_and1347_y0
1 1
.subckt and_gate _a=h_u_cla32_and1349_h_u_cla32_and1348_y0 _b=h_u_cla32_and1349_h_u_cla32_and1347_y0 _y0=h_u_cla32_and1349_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and1350_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1350_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1350_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and1350_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1350_y0
.names h_u_cla32_and1350_y0 h_u_cla32_and1351_h_u_cla32_and1350_y0
1 1
.names h_u_cla32_and1349_y0 h_u_cla32_and1351_h_u_cla32_and1349_y0
1 1
.subckt and_gate _a=h_u_cla32_and1351_h_u_cla32_and1350_y0 _b=h_u_cla32_and1351_h_u_cla32_and1349_y0 _y0=h_u_cla32_and1351_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and1352_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and1352_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and1352_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and1352_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and1352_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and1353_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and1353_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and1353_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and1353_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and1353_y0
.names h_u_cla32_and1353_y0 h_u_cla32_and1354_h_u_cla32_and1353_y0
1 1
.names h_u_cla32_and1352_y0 h_u_cla32_and1354_h_u_cla32_and1352_y0
1 1
.subckt and_gate _a=h_u_cla32_and1354_h_u_cla32_and1353_y0 _b=h_u_cla32_and1354_h_u_cla32_and1352_y0 _y0=h_u_cla32_and1354_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and1355_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and1355_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and1355_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and1355_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and1355_y0
.names h_u_cla32_and1355_y0 h_u_cla32_and1356_h_u_cla32_and1355_y0
1 1
.names h_u_cla32_and1354_y0 h_u_cla32_and1356_h_u_cla32_and1354_y0
1 1
.subckt and_gate _a=h_u_cla32_and1356_h_u_cla32_and1355_y0 _b=h_u_cla32_and1356_h_u_cla32_and1354_y0 _y0=h_u_cla32_and1356_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and1357_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and1357_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and1357_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and1357_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and1357_y0
.names h_u_cla32_and1357_y0 h_u_cla32_and1358_h_u_cla32_and1357_y0
1 1
.names h_u_cla32_and1356_y0 h_u_cla32_and1358_h_u_cla32_and1356_y0
1 1
.subckt and_gate _a=h_u_cla32_and1358_h_u_cla32_and1357_y0 _b=h_u_cla32_and1358_h_u_cla32_and1356_y0 _y0=h_u_cla32_and1358_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and1359_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and1359_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and1359_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and1359_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and1359_y0
.names h_u_cla32_and1359_y0 h_u_cla32_and1360_h_u_cla32_and1359_y0
1 1
.names h_u_cla32_and1358_y0 h_u_cla32_and1360_h_u_cla32_and1358_y0
1 1
.subckt and_gate _a=h_u_cla32_and1360_h_u_cla32_and1359_y0 _b=h_u_cla32_and1360_h_u_cla32_and1358_y0 _y0=h_u_cla32_and1360_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and1361_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and1361_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and1361_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and1361_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and1361_y0
.names h_u_cla32_and1361_y0 h_u_cla32_and1362_h_u_cla32_and1361_y0
1 1
.names h_u_cla32_and1360_y0 h_u_cla32_and1362_h_u_cla32_and1360_y0
1 1
.subckt and_gate _a=h_u_cla32_and1362_h_u_cla32_and1361_y0 _b=h_u_cla32_and1362_h_u_cla32_and1360_y0 _y0=h_u_cla32_and1362_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and1363_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and1363_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and1363_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and1363_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and1363_y0
.names h_u_cla32_and1363_y0 h_u_cla32_and1364_h_u_cla32_and1363_y0
1 1
.names h_u_cla32_and1362_y0 h_u_cla32_and1364_h_u_cla32_and1362_y0
1 1
.subckt and_gate _a=h_u_cla32_and1364_h_u_cla32_and1363_y0 _b=h_u_cla32_and1364_h_u_cla32_and1362_y0 _y0=h_u_cla32_and1364_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and1365_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and1365_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and1365_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and1365_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and1365_y0
.names h_u_cla32_and1365_y0 h_u_cla32_and1366_h_u_cla32_and1365_y0
1 1
.names h_u_cla32_and1364_y0 h_u_cla32_and1366_h_u_cla32_and1364_y0
1 1
.subckt and_gate _a=h_u_cla32_and1366_h_u_cla32_and1365_y0 _b=h_u_cla32_and1366_h_u_cla32_and1364_y0 _y0=h_u_cla32_and1366_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and1367_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and1367_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and1367_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and1367_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and1367_y0
.names h_u_cla32_and1367_y0 h_u_cla32_and1368_h_u_cla32_and1367_y0
1 1
.names h_u_cla32_and1366_y0 h_u_cla32_and1368_h_u_cla32_and1366_y0
1 1
.subckt and_gate _a=h_u_cla32_and1368_h_u_cla32_and1367_y0 _b=h_u_cla32_and1368_h_u_cla32_and1366_y0 _y0=h_u_cla32_and1368_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1369_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and1369_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and1369_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1369_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and1369_y0
.names h_u_cla32_and1369_y0 h_u_cla32_and1370_h_u_cla32_and1369_y0
1 1
.names h_u_cla32_and1368_y0 h_u_cla32_and1370_h_u_cla32_and1368_y0
1 1
.subckt and_gate _a=h_u_cla32_and1370_h_u_cla32_and1369_y0 _b=h_u_cla32_and1370_h_u_cla32_and1368_y0 _y0=h_u_cla32_and1370_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1371_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and1371_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and1371_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1371_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and1371_y0
.names h_u_cla32_and1371_y0 h_u_cla32_and1372_h_u_cla32_and1371_y0
1 1
.names h_u_cla32_and1370_y0 h_u_cla32_and1372_h_u_cla32_and1370_y0
1 1
.subckt and_gate _a=h_u_cla32_and1372_h_u_cla32_and1371_y0 _b=h_u_cla32_and1372_h_u_cla32_and1370_y0 _y0=h_u_cla32_and1372_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and1373_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and1373_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and1373_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and1373_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and1373_y0
.names h_u_cla32_and1373_y0 h_u_cla32_and1374_h_u_cla32_and1373_y0
1 1
.names h_u_cla32_and1372_y0 h_u_cla32_and1374_h_u_cla32_and1372_y0
1 1
.subckt and_gate _a=h_u_cla32_and1374_h_u_cla32_and1373_y0 _b=h_u_cla32_and1374_h_u_cla32_and1372_y0 _y0=h_u_cla32_and1374_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and1375_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and1375_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and1375_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and1375_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and1375_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and1376_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and1376_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and1376_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and1376_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and1376_y0
.names h_u_cla32_and1376_y0 h_u_cla32_and1377_h_u_cla32_and1376_y0
1 1
.names h_u_cla32_and1375_y0 h_u_cla32_and1377_h_u_cla32_and1375_y0
1 1
.subckt and_gate _a=h_u_cla32_and1377_h_u_cla32_and1376_y0 _b=h_u_cla32_and1377_h_u_cla32_and1375_y0 _y0=h_u_cla32_and1377_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and1378_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and1378_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and1378_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and1378_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and1378_y0
.names h_u_cla32_and1378_y0 h_u_cla32_and1379_h_u_cla32_and1378_y0
1 1
.names h_u_cla32_and1377_y0 h_u_cla32_and1379_h_u_cla32_and1377_y0
1 1
.subckt and_gate _a=h_u_cla32_and1379_h_u_cla32_and1378_y0 _b=h_u_cla32_and1379_h_u_cla32_and1377_y0 _y0=h_u_cla32_and1379_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and1380_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and1380_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and1380_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and1380_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and1380_y0
.names h_u_cla32_and1380_y0 h_u_cla32_and1381_h_u_cla32_and1380_y0
1 1
.names h_u_cla32_and1379_y0 h_u_cla32_and1381_h_u_cla32_and1379_y0
1 1
.subckt and_gate _a=h_u_cla32_and1381_h_u_cla32_and1380_y0 _b=h_u_cla32_and1381_h_u_cla32_and1379_y0 _y0=h_u_cla32_and1381_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and1382_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and1382_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and1382_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and1382_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and1382_y0
.names h_u_cla32_and1382_y0 h_u_cla32_and1383_h_u_cla32_and1382_y0
1 1
.names h_u_cla32_and1381_y0 h_u_cla32_and1383_h_u_cla32_and1381_y0
1 1
.subckt and_gate _a=h_u_cla32_and1383_h_u_cla32_and1382_y0 _b=h_u_cla32_and1383_h_u_cla32_and1381_y0 _y0=h_u_cla32_and1383_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and1384_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and1384_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and1384_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and1384_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and1384_y0
.names h_u_cla32_and1384_y0 h_u_cla32_and1385_h_u_cla32_and1384_y0
1 1
.names h_u_cla32_and1383_y0 h_u_cla32_and1385_h_u_cla32_and1383_y0
1 1
.subckt and_gate _a=h_u_cla32_and1385_h_u_cla32_and1384_y0 _b=h_u_cla32_and1385_h_u_cla32_and1383_y0 _y0=h_u_cla32_and1385_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and1386_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and1386_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and1386_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and1386_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and1386_y0
.names h_u_cla32_and1386_y0 h_u_cla32_and1387_h_u_cla32_and1386_y0
1 1
.names h_u_cla32_and1385_y0 h_u_cla32_and1387_h_u_cla32_and1385_y0
1 1
.subckt and_gate _a=h_u_cla32_and1387_h_u_cla32_and1386_y0 _b=h_u_cla32_and1387_h_u_cla32_and1385_y0 _y0=h_u_cla32_and1387_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and1388_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and1388_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and1388_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and1388_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and1388_y0
.names h_u_cla32_and1388_y0 h_u_cla32_and1389_h_u_cla32_and1388_y0
1 1
.names h_u_cla32_and1387_y0 h_u_cla32_and1389_h_u_cla32_and1387_y0
1 1
.subckt and_gate _a=h_u_cla32_and1389_h_u_cla32_and1388_y0 _b=h_u_cla32_and1389_h_u_cla32_and1387_y0 _y0=h_u_cla32_and1389_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1390_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and1390_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and1390_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1390_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and1390_y0
.names h_u_cla32_and1390_y0 h_u_cla32_and1391_h_u_cla32_and1390_y0
1 1
.names h_u_cla32_and1389_y0 h_u_cla32_and1391_h_u_cla32_and1389_y0
1 1
.subckt and_gate _a=h_u_cla32_and1391_h_u_cla32_and1390_y0 _b=h_u_cla32_and1391_h_u_cla32_and1389_y0 _y0=h_u_cla32_and1391_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1392_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and1392_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and1392_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1392_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and1392_y0
.names h_u_cla32_and1392_y0 h_u_cla32_and1393_h_u_cla32_and1392_y0
1 1
.names h_u_cla32_and1391_y0 h_u_cla32_and1393_h_u_cla32_and1391_y0
1 1
.subckt and_gate _a=h_u_cla32_and1393_h_u_cla32_and1392_y0 _b=h_u_cla32_and1393_h_u_cla32_and1391_y0 _y0=h_u_cla32_and1393_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and1394_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and1394_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and1394_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and1394_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and1394_y0
.names h_u_cla32_and1394_y0 h_u_cla32_and1395_h_u_cla32_and1394_y0
1 1
.names h_u_cla32_and1393_y0 h_u_cla32_and1395_h_u_cla32_and1393_y0
1 1
.subckt and_gate _a=h_u_cla32_and1395_h_u_cla32_and1394_y0 _b=h_u_cla32_and1395_h_u_cla32_and1393_y0 _y0=h_u_cla32_and1395_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and1396_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and1396_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and1396_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and1396_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and1396_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and1397_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and1397_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and1397_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and1397_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and1397_y0
.names h_u_cla32_and1397_y0 h_u_cla32_and1398_h_u_cla32_and1397_y0
1 1
.names h_u_cla32_and1396_y0 h_u_cla32_and1398_h_u_cla32_and1396_y0
1 1
.subckt and_gate _a=h_u_cla32_and1398_h_u_cla32_and1397_y0 _b=h_u_cla32_and1398_h_u_cla32_and1396_y0 _y0=h_u_cla32_and1398_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and1399_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and1399_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and1399_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and1399_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and1399_y0
.names h_u_cla32_and1399_y0 h_u_cla32_and1400_h_u_cla32_and1399_y0
1 1
.names h_u_cla32_and1398_y0 h_u_cla32_and1400_h_u_cla32_and1398_y0
1 1
.subckt and_gate _a=h_u_cla32_and1400_h_u_cla32_and1399_y0 _b=h_u_cla32_and1400_h_u_cla32_and1398_y0 _y0=h_u_cla32_and1400_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and1401_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and1401_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and1401_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and1401_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and1401_y0
.names h_u_cla32_and1401_y0 h_u_cla32_and1402_h_u_cla32_and1401_y0
1 1
.names h_u_cla32_and1400_y0 h_u_cla32_and1402_h_u_cla32_and1400_y0
1 1
.subckt and_gate _a=h_u_cla32_and1402_h_u_cla32_and1401_y0 _b=h_u_cla32_and1402_h_u_cla32_and1400_y0 _y0=h_u_cla32_and1402_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and1403_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and1403_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and1403_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and1403_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and1403_y0
.names h_u_cla32_and1403_y0 h_u_cla32_and1404_h_u_cla32_and1403_y0
1 1
.names h_u_cla32_and1402_y0 h_u_cla32_and1404_h_u_cla32_and1402_y0
1 1
.subckt and_gate _a=h_u_cla32_and1404_h_u_cla32_and1403_y0 _b=h_u_cla32_and1404_h_u_cla32_and1402_y0 _y0=h_u_cla32_and1404_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and1405_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and1405_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and1405_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and1405_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and1405_y0
.names h_u_cla32_and1405_y0 h_u_cla32_and1406_h_u_cla32_and1405_y0
1 1
.names h_u_cla32_and1404_y0 h_u_cla32_and1406_h_u_cla32_and1404_y0
1 1
.subckt and_gate _a=h_u_cla32_and1406_h_u_cla32_and1405_y0 _b=h_u_cla32_and1406_h_u_cla32_and1404_y0 _y0=h_u_cla32_and1406_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and1407_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and1407_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and1407_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and1407_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and1407_y0
.names h_u_cla32_and1407_y0 h_u_cla32_and1408_h_u_cla32_and1407_y0
1 1
.names h_u_cla32_and1406_y0 h_u_cla32_and1408_h_u_cla32_and1406_y0
1 1
.subckt and_gate _a=h_u_cla32_and1408_h_u_cla32_and1407_y0 _b=h_u_cla32_and1408_h_u_cla32_and1406_y0 _y0=h_u_cla32_and1408_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1409_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and1409_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and1409_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1409_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and1409_y0
.names h_u_cla32_and1409_y0 h_u_cla32_and1410_h_u_cla32_and1409_y0
1 1
.names h_u_cla32_and1408_y0 h_u_cla32_and1410_h_u_cla32_and1408_y0
1 1
.subckt and_gate _a=h_u_cla32_and1410_h_u_cla32_and1409_y0 _b=h_u_cla32_and1410_h_u_cla32_and1408_y0 _y0=h_u_cla32_and1410_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1411_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and1411_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and1411_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1411_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and1411_y0
.names h_u_cla32_and1411_y0 h_u_cla32_and1412_h_u_cla32_and1411_y0
1 1
.names h_u_cla32_and1410_y0 h_u_cla32_and1412_h_u_cla32_and1410_y0
1 1
.subckt and_gate _a=h_u_cla32_and1412_h_u_cla32_and1411_y0 _b=h_u_cla32_and1412_h_u_cla32_and1410_y0 _y0=h_u_cla32_and1412_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and1413_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and1413_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and1413_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and1413_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and1413_y0
.names h_u_cla32_and1413_y0 h_u_cla32_and1414_h_u_cla32_and1413_y0
1 1
.names h_u_cla32_and1412_y0 h_u_cla32_and1414_h_u_cla32_and1412_y0
1 1
.subckt and_gate _a=h_u_cla32_and1414_h_u_cla32_and1413_y0 _b=h_u_cla32_and1414_h_u_cla32_and1412_y0 _y0=h_u_cla32_and1414_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and1415_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and1415_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and1415_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and1415_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and1415_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and1416_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and1416_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and1416_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and1416_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and1416_y0
.names h_u_cla32_and1416_y0 h_u_cla32_and1417_h_u_cla32_and1416_y0
1 1
.names h_u_cla32_and1415_y0 h_u_cla32_and1417_h_u_cla32_and1415_y0
1 1
.subckt and_gate _a=h_u_cla32_and1417_h_u_cla32_and1416_y0 _b=h_u_cla32_and1417_h_u_cla32_and1415_y0 _y0=h_u_cla32_and1417_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and1418_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and1418_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and1418_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and1418_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and1418_y0
.names h_u_cla32_and1418_y0 h_u_cla32_and1419_h_u_cla32_and1418_y0
1 1
.names h_u_cla32_and1417_y0 h_u_cla32_and1419_h_u_cla32_and1417_y0
1 1
.subckt and_gate _a=h_u_cla32_and1419_h_u_cla32_and1418_y0 _b=h_u_cla32_and1419_h_u_cla32_and1417_y0 _y0=h_u_cla32_and1419_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and1420_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and1420_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and1420_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and1420_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and1420_y0
.names h_u_cla32_and1420_y0 h_u_cla32_and1421_h_u_cla32_and1420_y0
1 1
.names h_u_cla32_and1419_y0 h_u_cla32_and1421_h_u_cla32_and1419_y0
1 1
.subckt and_gate _a=h_u_cla32_and1421_h_u_cla32_and1420_y0 _b=h_u_cla32_and1421_h_u_cla32_and1419_y0 _y0=h_u_cla32_and1421_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and1422_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and1422_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and1422_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and1422_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and1422_y0
.names h_u_cla32_and1422_y0 h_u_cla32_and1423_h_u_cla32_and1422_y0
1 1
.names h_u_cla32_and1421_y0 h_u_cla32_and1423_h_u_cla32_and1421_y0
1 1
.subckt and_gate _a=h_u_cla32_and1423_h_u_cla32_and1422_y0 _b=h_u_cla32_and1423_h_u_cla32_and1421_y0 _y0=h_u_cla32_and1423_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and1424_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and1424_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and1424_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and1424_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and1424_y0
.names h_u_cla32_and1424_y0 h_u_cla32_and1425_h_u_cla32_and1424_y0
1 1
.names h_u_cla32_and1423_y0 h_u_cla32_and1425_h_u_cla32_and1423_y0
1 1
.subckt and_gate _a=h_u_cla32_and1425_h_u_cla32_and1424_y0 _b=h_u_cla32_and1425_h_u_cla32_and1423_y0 _y0=h_u_cla32_and1425_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1426_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and1426_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and1426_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1426_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and1426_y0
.names h_u_cla32_and1426_y0 h_u_cla32_and1427_h_u_cla32_and1426_y0
1 1
.names h_u_cla32_and1425_y0 h_u_cla32_and1427_h_u_cla32_and1425_y0
1 1
.subckt and_gate _a=h_u_cla32_and1427_h_u_cla32_and1426_y0 _b=h_u_cla32_and1427_h_u_cla32_and1425_y0 _y0=h_u_cla32_and1427_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1428_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and1428_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and1428_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1428_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and1428_y0
.names h_u_cla32_and1428_y0 h_u_cla32_and1429_h_u_cla32_and1428_y0
1 1
.names h_u_cla32_and1427_y0 h_u_cla32_and1429_h_u_cla32_and1427_y0
1 1
.subckt and_gate _a=h_u_cla32_and1429_h_u_cla32_and1428_y0 _b=h_u_cla32_and1429_h_u_cla32_and1427_y0 _y0=h_u_cla32_and1429_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and1430_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and1430_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and1430_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and1430_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and1430_y0
.names h_u_cla32_and1430_y0 h_u_cla32_and1431_h_u_cla32_and1430_y0
1 1
.names h_u_cla32_and1429_y0 h_u_cla32_and1431_h_u_cla32_and1429_y0
1 1
.subckt and_gate _a=h_u_cla32_and1431_h_u_cla32_and1430_y0 _b=h_u_cla32_and1431_h_u_cla32_and1429_y0 _y0=h_u_cla32_and1431_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and1432_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and1432_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and1432_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and1432_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and1432_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and1433_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and1433_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and1433_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and1433_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and1433_y0
.names h_u_cla32_and1433_y0 h_u_cla32_and1434_h_u_cla32_and1433_y0
1 1
.names h_u_cla32_and1432_y0 h_u_cla32_and1434_h_u_cla32_and1432_y0
1 1
.subckt and_gate _a=h_u_cla32_and1434_h_u_cla32_and1433_y0 _b=h_u_cla32_and1434_h_u_cla32_and1432_y0 _y0=h_u_cla32_and1434_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and1435_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and1435_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and1435_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and1435_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and1435_y0
.names h_u_cla32_and1435_y0 h_u_cla32_and1436_h_u_cla32_and1435_y0
1 1
.names h_u_cla32_and1434_y0 h_u_cla32_and1436_h_u_cla32_and1434_y0
1 1
.subckt and_gate _a=h_u_cla32_and1436_h_u_cla32_and1435_y0 _b=h_u_cla32_and1436_h_u_cla32_and1434_y0 _y0=h_u_cla32_and1436_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and1437_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and1437_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and1437_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and1437_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and1437_y0
.names h_u_cla32_and1437_y0 h_u_cla32_and1438_h_u_cla32_and1437_y0
1 1
.names h_u_cla32_and1436_y0 h_u_cla32_and1438_h_u_cla32_and1436_y0
1 1
.subckt and_gate _a=h_u_cla32_and1438_h_u_cla32_and1437_y0 _b=h_u_cla32_and1438_h_u_cla32_and1436_y0 _y0=h_u_cla32_and1438_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and1439_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and1439_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and1439_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and1439_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and1439_y0
.names h_u_cla32_and1439_y0 h_u_cla32_and1440_h_u_cla32_and1439_y0
1 1
.names h_u_cla32_and1438_y0 h_u_cla32_and1440_h_u_cla32_and1438_y0
1 1
.subckt and_gate _a=h_u_cla32_and1440_h_u_cla32_and1439_y0 _b=h_u_cla32_and1440_h_u_cla32_and1438_y0 _y0=h_u_cla32_and1440_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1441_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and1441_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and1441_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1441_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and1441_y0
.names h_u_cla32_and1441_y0 h_u_cla32_and1442_h_u_cla32_and1441_y0
1 1
.names h_u_cla32_and1440_y0 h_u_cla32_and1442_h_u_cla32_and1440_y0
1 1
.subckt and_gate _a=h_u_cla32_and1442_h_u_cla32_and1441_y0 _b=h_u_cla32_and1442_h_u_cla32_and1440_y0 _y0=h_u_cla32_and1442_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1443_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and1443_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and1443_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1443_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and1443_y0
.names h_u_cla32_and1443_y0 h_u_cla32_and1444_h_u_cla32_and1443_y0
1 1
.names h_u_cla32_and1442_y0 h_u_cla32_and1444_h_u_cla32_and1442_y0
1 1
.subckt and_gate _a=h_u_cla32_and1444_h_u_cla32_and1443_y0 _b=h_u_cla32_and1444_h_u_cla32_and1442_y0 _y0=h_u_cla32_and1444_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and1445_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and1445_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and1445_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and1445_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and1445_y0
.names h_u_cla32_and1445_y0 h_u_cla32_and1446_h_u_cla32_and1445_y0
1 1
.names h_u_cla32_and1444_y0 h_u_cla32_and1446_h_u_cla32_and1444_y0
1 1
.subckt and_gate _a=h_u_cla32_and1446_h_u_cla32_and1445_y0 _b=h_u_cla32_and1446_h_u_cla32_and1444_y0 _y0=h_u_cla32_and1446_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and1447_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and1447_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and1447_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and1447_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and1447_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and1448_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and1448_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and1448_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and1448_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and1448_y0
.names h_u_cla32_and1448_y0 h_u_cla32_and1449_h_u_cla32_and1448_y0
1 1
.names h_u_cla32_and1447_y0 h_u_cla32_and1449_h_u_cla32_and1447_y0
1 1
.subckt and_gate _a=h_u_cla32_and1449_h_u_cla32_and1448_y0 _b=h_u_cla32_and1449_h_u_cla32_and1447_y0 _y0=h_u_cla32_and1449_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and1450_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and1450_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and1450_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and1450_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and1450_y0
.names h_u_cla32_and1450_y0 h_u_cla32_and1451_h_u_cla32_and1450_y0
1 1
.names h_u_cla32_and1449_y0 h_u_cla32_and1451_h_u_cla32_and1449_y0
1 1
.subckt and_gate _a=h_u_cla32_and1451_h_u_cla32_and1450_y0 _b=h_u_cla32_and1451_h_u_cla32_and1449_y0 _y0=h_u_cla32_and1451_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and1452_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and1452_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and1452_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and1452_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and1452_y0
.names h_u_cla32_and1452_y0 h_u_cla32_and1453_h_u_cla32_and1452_y0
1 1
.names h_u_cla32_and1451_y0 h_u_cla32_and1453_h_u_cla32_and1451_y0
1 1
.subckt and_gate _a=h_u_cla32_and1453_h_u_cla32_and1452_y0 _b=h_u_cla32_and1453_h_u_cla32_and1451_y0 _y0=h_u_cla32_and1453_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1454_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and1454_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and1454_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1454_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and1454_y0
.names h_u_cla32_and1454_y0 h_u_cla32_and1455_h_u_cla32_and1454_y0
1 1
.names h_u_cla32_and1453_y0 h_u_cla32_and1455_h_u_cla32_and1453_y0
1 1
.subckt and_gate _a=h_u_cla32_and1455_h_u_cla32_and1454_y0 _b=h_u_cla32_and1455_h_u_cla32_and1453_y0 _y0=h_u_cla32_and1455_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1456_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and1456_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and1456_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1456_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and1456_y0
.names h_u_cla32_and1456_y0 h_u_cla32_and1457_h_u_cla32_and1456_y0
1 1
.names h_u_cla32_and1455_y0 h_u_cla32_and1457_h_u_cla32_and1455_y0
1 1
.subckt and_gate _a=h_u_cla32_and1457_h_u_cla32_and1456_y0 _b=h_u_cla32_and1457_h_u_cla32_and1455_y0 _y0=h_u_cla32_and1457_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and1458_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and1458_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and1458_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and1458_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and1458_y0
.names h_u_cla32_and1458_y0 h_u_cla32_and1459_h_u_cla32_and1458_y0
1 1
.names h_u_cla32_and1457_y0 h_u_cla32_and1459_h_u_cla32_and1457_y0
1 1
.subckt and_gate _a=h_u_cla32_and1459_h_u_cla32_and1458_y0 _b=h_u_cla32_and1459_h_u_cla32_and1457_y0 _y0=h_u_cla32_and1459_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and1460_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and1460_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and1460_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and1460_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and1460_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and1461_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and1461_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and1461_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and1461_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and1461_y0
.names h_u_cla32_and1461_y0 h_u_cla32_and1462_h_u_cla32_and1461_y0
1 1
.names h_u_cla32_and1460_y0 h_u_cla32_and1462_h_u_cla32_and1460_y0
1 1
.subckt and_gate _a=h_u_cla32_and1462_h_u_cla32_and1461_y0 _b=h_u_cla32_and1462_h_u_cla32_and1460_y0 _y0=h_u_cla32_and1462_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and1463_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and1463_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and1463_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and1463_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and1463_y0
.names h_u_cla32_and1463_y0 h_u_cla32_and1464_h_u_cla32_and1463_y0
1 1
.names h_u_cla32_and1462_y0 h_u_cla32_and1464_h_u_cla32_and1462_y0
1 1
.subckt and_gate _a=h_u_cla32_and1464_h_u_cla32_and1463_y0 _b=h_u_cla32_and1464_h_u_cla32_and1462_y0 _y0=h_u_cla32_and1464_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1465_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and1465_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and1465_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1465_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and1465_y0
.names h_u_cla32_and1465_y0 h_u_cla32_and1466_h_u_cla32_and1465_y0
1 1
.names h_u_cla32_and1464_y0 h_u_cla32_and1466_h_u_cla32_and1464_y0
1 1
.subckt and_gate _a=h_u_cla32_and1466_h_u_cla32_and1465_y0 _b=h_u_cla32_and1466_h_u_cla32_and1464_y0 _y0=h_u_cla32_and1466_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1467_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and1467_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and1467_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1467_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and1467_y0
.names h_u_cla32_and1467_y0 h_u_cla32_and1468_h_u_cla32_and1467_y0
1 1
.names h_u_cla32_and1466_y0 h_u_cla32_and1468_h_u_cla32_and1466_y0
1 1
.subckt and_gate _a=h_u_cla32_and1468_h_u_cla32_and1467_y0 _b=h_u_cla32_and1468_h_u_cla32_and1466_y0 _y0=h_u_cla32_and1468_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and1469_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and1469_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and1469_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and1469_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and1469_y0
.names h_u_cla32_and1469_y0 h_u_cla32_and1470_h_u_cla32_and1469_y0
1 1
.names h_u_cla32_and1468_y0 h_u_cla32_and1470_h_u_cla32_and1468_y0
1 1
.subckt and_gate _a=h_u_cla32_and1470_h_u_cla32_and1469_y0 _b=h_u_cla32_and1470_h_u_cla32_and1468_y0 _y0=h_u_cla32_and1470_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and1471_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and1471_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and1471_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and1471_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and1471_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and1472_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and1472_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and1472_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and1472_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and1472_y0
.names h_u_cla32_and1472_y0 h_u_cla32_and1473_h_u_cla32_and1472_y0
1 1
.names h_u_cla32_and1471_y0 h_u_cla32_and1473_h_u_cla32_and1471_y0
1 1
.subckt and_gate _a=h_u_cla32_and1473_h_u_cla32_and1472_y0 _b=h_u_cla32_and1473_h_u_cla32_and1471_y0 _y0=h_u_cla32_and1473_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1474_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and1474_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and1474_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1474_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and1474_y0
.names h_u_cla32_and1474_y0 h_u_cla32_and1475_h_u_cla32_and1474_y0
1 1
.names h_u_cla32_and1473_y0 h_u_cla32_and1475_h_u_cla32_and1473_y0
1 1
.subckt and_gate _a=h_u_cla32_and1475_h_u_cla32_and1474_y0 _b=h_u_cla32_and1475_h_u_cla32_and1473_y0 _y0=h_u_cla32_and1475_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1476_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and1476_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and1476_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1476_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and1476_y0
.names h_u_cla32_and1476_y0 h_u_cla32_and1477_h_u_cla32_and1476_y0
1 1
.names h_u_cla32_and1475_y0 h_u_cla32_and1477_h_u_cla32_and1475_y0
1 1
.subckt and_gate _a=h_u_cla32_and1477_h_u_cla32_and1476_y0 _b=h_u_cla32_and1477_h_u_cla32_and1475_y0 _y0=h_u_cla32_and1477_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and1478_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and1478_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and1478_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and1478_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and1478_y0
.names h_u_cla32_and1478_y0 h_u_cla32_and1479_h_u_cla32_and1478_y0
1 1
.names h_u_cla32_and1477_y0 h_u_cla32_and1479_h_u_cla32_and1477_y0
1 1
.subckt and_gate _a=h_u_cla32_and1479_h_u_cla32_and1478_y0 _b=h_u_cla32_and1479_h_u_cla32_and1477_y0 _y0=h_u_cla32_and1479_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and1480_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and1480_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and1480_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and1480_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and1480_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1481_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and1481_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and1481_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1481_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and1481_y0
.names h_u_cla32_and1481_y0 h_u_cla32_and1482_h_u_cla32_and1481_y0
1 1
.names h_u_cla32_and1480_y0 h_u_cla32_and1482_h_u_cla32_and1480_y0
1 1
.subckt and_gate _a=h_u_cla32_and1482_h_u_cla32_and1481_y0 _b=h_u_cla32_and1482_h_u_cla32_and1480_y0 _y0=h_u_cla32_and1482_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1483_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and1483_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and1483_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1483_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and1483_y0
.names h_u_cla32_and1483_y0 h_u_cla32_and1484_h_u_cla32_and1483_y0
1 1
.names h_u_cla32_and1482_y0 h_u_cla32_and1484_h_u_cla32_and1482_y0
1 1
.subckt and_gate _a=h_u_cla32_and1484_h_u_cla32_and1483_y0 _b=h_u_cla32_and1484_h_u_cla32_and1482_y0 _y0=h_u_cla32_and1484_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and1485_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and1485_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and1485_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and1485_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and1485_y0
.names h_u_cla32_and1485_y0 h_u_cla32_and1486_h_u_cla32_and1485_y0
1 1
.names h_u_cla32_and1484_y0 h_u_cla32_and1486_h_u_cla32_and1484_y0
1 1
.subckt and_gate _a=h_u_cla32_and1486_h_u_cla32_and1485_y0 _b=h_u_cla32_and1486_h_u_cla32_and1484_y0 _y0=h_u_cla32_and1486_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1487_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and1487_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and1487_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1487_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and1487_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1488_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and1488_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and1488_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1488_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and1488_y0
.names h_u_cla32_and1488_y0 h_u_cla32_and1489_h_u_cla32_and1488_y0
1 1
.names h_u_cla32_and1487_y0 h_u_cla32_and1489_h_u_cla32_and1487_y0
1 1
.subckt and_gate _a=h_u_cla32_and1489_h_u_cla32_and1488_y0 _b=h_u_cla32_and1489_h_u_cla32_and1487_y0 _y0=h_u_cla32_and1489_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and1490_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and1490_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and1490_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and1490_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and1490_y0
.names h_u_cla32_and1490_y0 h_u_cla32_and1491_h_u_cla32_and1490_y0
1 1
.names h_u_cla32_and1489_y0 h_u_cla32_and1491_h_u_cla32_and1489_y0
1 1
.subckt and_gate _a=h_u_cla32_and1491_h_u_cla32_and1490_y0 _b=h_u_cla32_and1491_h_u_cla32_and1489_y0 _y0=h_u_cla32_and1491_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1492_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and1492_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and1492_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1492_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and1492_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and1493_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and1493_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and1493_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and1493_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and1493_y0
.names h_u_cla32_and1493_y0 h_u_cla32_and1494_h_u_cla32_and1493_y0
1 1
.names h_u_cla32_and1492_y0 h_u_cla32_and1494_h_u_cla32_and1492_y0
1 1
.subckt and_gate _a=h_u_cla32_and1494_h_u_cla32_and1493_y0 _b=h_u_cla32_and1494_h_u_cla32_and1492_y0 _y0=h_u_cla32_and1494_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and1495_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and1495_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and1495_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and1495_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and1495_y0
.names h_u_cla32_and1495_y0 h_u_cla32_or120_h_u_cla32_and1495_y0
1 1
.names h_u_cla32_and1270_y0 h_u_cla32_or120_h_u_cla32_and1270_y0
1 1
.subckt or_gate _a=h_u_cla32_or120_h_u_cla32_and1495_y0 _b=h_u_cla32_or120_h_u_cla32_and1270_y0 _y0=h_u_cla32_or120_y0
.names h_u_cla32_or120_y0 h_u_cla32_or121_h_u_cla32_or120_y0
1 1
.names h_u_cla32_and1299_y0 h_u_cla32_or121_h_u_cla32_and1299_y0
1 1
.subckt or_gate _a=h_u_cla32_or121_h_u_cla32_or120_y0 _b=h_u_cla32_or121_h_u_cla32_and1299_y0 _y0=h_u_cla32_or121_y0
.names h_u_cla32_or121_y0 h_u_cla32_or122_h_u_cla32_or121_y0
1 1
.names h_u_cla32_and1326_y0 h_u_cla32_or122_h_u_cla32_and1326_y0
1 1
.subckt or_gate _a=h_u_cla32_or122_h_u_cla32_or121_y0 _b=h_u_cla32_or122_h_u_cla32_and1326_y0 _y0=h_u_cla32_or122_y0
.names h_u_cla32_or122_y0 h_u_cla32_or123_h_u_cla32_or122_y0
1 1
.names h_u_cla32_and1351_y0 h_u_cla32_or123_h_u_cla32_and1351_y0
1 1
.subckt or_gate _a=h_u_cla32_or123_h_u_cla32_or122_y0 _b=h_u_cla32_or123_h_u_cla32_and1351_y0 _y0=h_u_cla32_or123_y0
.names h_u_cla32_or123_y0 h_u_cla32_or124_h_u_cla32_or123_y0
1 1
.names h_u_cla32_and1374_y0 h_u_cla32_or124_h_u_cla32_and1374_y0
1 1
.subckt or_gate _a=h_u_cla32_or124_h_u_cla32_or123_y0 _b=h_u_cla32_or124_h_u_cla32_and1374_y0 _y0=h_u_cla32_or124_y0
.names h_u_cla32_or124_y0 h_u_cla32_or125_h_u_cla32_or124_y0
1 1
.names h_u_cla32_and1395_y0 h_u_cla32_or125_h_u_cla32_and1395_y0
1 1
.subckt or_gate _a=h_u_cla32_or125_h_u_cla32_or124_y0 _b=h_u_cla32_or125_h_u_cla32_and1395_y0 _y0=h_u_cla32_or125_y0
.names h_u_cla32_or125_y0 h_u_cla32_or126_h_u_cla32_or125_y0
1 1
.names h_u_cla32_and1414_y0 h_u_cla32_or126_h_u_cla32_and1414_y0
1 1
.subckt or_gate _a=h_u_cla32_or126_h_u_cla32_or125_y0 _b=h_u_cla32_or126_h_u_cla32_and1414_y0 _y0=h_u_cla32_or126_y0
.names h_u_cla32_or126_y0 h_u_cla32_or127_h_u_cla32_or126_y0
1 1
.names h_u_cla32_and1431_y0 h_u_cla32_or127_h_u_cla32_and1431_y0
1 1
.subckt or_gate _a=h_u_cla32_or127_h_u_cla32_or126_y0 _b=h_u_cla32_or127_h_u_cla32_and1431_y0 _y0=h_u_cla32_or127_y0
.names h_u_cla32_or127_y0 h_u_cla32_or128_h_u_cla32_or127_y0
1 1
.names h_u_cla32_and1446_y0 h_u_cla32_or128_h_u_cla32_and1446_y0
1 1
.subckt or_gate _a=h_u_cla32_or128_h_u_cla32_or127_y0 _b=h_u_cla32_or128_h_u_cla32_and1446_y0 _y0=h_u_cla32_or128_y0
.names h_u_cla32_or128_y0 h_u_cla32_or129_h_u_cla32_or128_y0
1 1
.names h_u_cla32_and1459_y0 h_u_cla32_or129_h_u_cla32_and1459_y0
1 1
.subckt or_gate _a=h_u_cla32_or129_h_u_cla32_or128_y0 _b=h_u_cla32_or129_h_u_cla32_and1459_y0 _y0=h_u_cla32_or129_y0
.names h_u_cla32_or129_y0 h_u_cla32_or130_h_u_cla32_or129_y0
1 1
.names h_u_cla32_and1470_y0 h_u_cla32_or130_h_u_cla32_and1470_y0
1 1
.subckt or_gate _a=h_u_cla32_or130_h_u_cla32_or129_y0 _b=h_u_cla32_or130_h_u_cla32_and1470_y0 _y0=h_u_cla32_or130_y0
.names h_u_cla32_or130_y0 h_u_cla32_or131_h_u_cla32_or130_y0
1 1
.names h_u_cla32_and1479_y0 h_u_cla32_or131_h_u_cla32_and1479_y0
1 1
.subckt or_gate _a=h_u_cla32_or131_h_u_cla32_or130_y0 _b=h_u_cla32_or131_h_u_cla32_and1479_y0 _y0=h_u_cla32_or131_y0
.names h_u_cla32_or131_y0 h_u_cla32_or132_h_u_cla32_or131_y0
1 1
.names h_u_cla32_and1486_y0 h_u_cla32_or132_h_u_cla32_and1486_y0
1 1
.subckt or_gate _a=h_u_cla32_or132_h_u_cla32_or131_y0 _b=h_u_cla32_or132_h_u_cla32_and1486_y0 _y0=h_u_cla32_or132_y0
.names h_u_cla32_or132_y0 h_u_cla32_or133_h_u_cla32_or132_y0
1 1
.names h_u_cla32_and1491_y0 h_u_cla32_or133_h_u_cla32_and1491_y0
1 1
.subckt or_gate _a=h_u_cla32_or133_h_u_cla32_or132_y0 _b=h_u_cla32_or133_h_u_cla32_and1491_y0 _y0=h_u_cla32_or133_y0
.names h_u_cla32_or133_y0 h_u_cla32_or134_h_u_cla32_or133_y0
1 1
.names h_u_cla32_and1494_y0 h_u_cla32_or134_h_u_cla32_and1494_y0
1 1
.subckt or_gate _a=h_u_cla32_or134_h_u_cla32_or133_y0 _b=h_u_cla32_or134_h_u_cla32_and1494_y0 _y0=h_u_cla32_or134_y0
.names h_u_cla32_pg_logic15_y1 h_u_cla32_or135_h_u_cla32_pg_logic15_y1
1 1
.names h_u_cla32_or134_y0 h_u_cla32_or135_h_u_cla32_or134_y0
1 1
.subckt or_gate _a=h_u_cla32_or135_h_u_cla32_pg_logic15_y1 _b=h_u_cla32_or135_h_u_cla32_or134_y0 _y0=h_u_cla32_or135_y0
.names a_16 h_u_cla32_pg_logic16_a_16
1 1
.names b_16 h_u_cla32_pg_logic16_b_16
1 1
.subckt pg_logic a=h_u_cla32_pg_logic16_a_16 b=h_u_cla32_pg_logic16_b_16 pg_logic_y0=h_u_cla32_pg_logic16_y0 pg_logic_y1=h_u_cla32_pg_logic16_y1 pg_logic_y2=h_u_cla32_pg_logic16_y2
.names h_u_cla32_pg_logic16_y2 h_u_cla32_xor16_h_u_cla32_pg_logic16_y2
1 1
.names h_u_cla32_or135_y0 h_u_cla32_xor16_h_u_cla32_or135_y0
1 1
.subckt xor_gate _a=h_u_cla32_xor16_h_u_cla32_pg_logic16_y2 _b=h_u_cla32_xor16_h_u_cla32_or135_y0 _y0=h_u_cla32_xor16_y0
.names h_u_cla32_pg_logic0_y0 h_u_cla32_and1496_h_u_cla32_pg_logic0_y0
1 1
.names constant_wire_0 h_u_cla32_and1496_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1496_h_u_cla32_pg_logic0_y0 _b=h_u_cla32_and1496_constant_wire_0 _y0=h_u_cla32_and1496_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and1497_h_u_cla32_pg_logic1_y0
1 1
.names constant_wire_0 h_u_cla32_and1497_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1497_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and1497_constant_wire_0 _y0=h_u_cla32_and1497_y0
.names h_u_cla32_and1497_y0 h_u_cla32_and1498_h_u_cla32_and1497_y0
1 1
.names h_u_cla32_and1496_y0 h_u_cla32_and1498_h_u_cla32_and1496_y0
1 1
.subckt and_gate _a=h_u_cla32_and1498_h_u_cla32_and1497_y0 _b=h_u_cla32_and1498_h_u_cla32_and1496_y0 _y0=h_u_cla32_and1498_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and1499_h_u_cla32_pg_logic2_y0
1 1
.names constant_wire_0 h_u_cla32_and1499_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1499_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and1499_constant_wire_0 _y0=h_u_cla32_and1499_y0
.names h_u_cla32_and1499_y0 h_u_cla32_and1500_h_u_cla32_and1499_y0
1 1
.names h_u_cla32_and1498_y0 h_u_cla32_and1500_h_u_cla32_and1498_y0
1 1
.subckt and_gate _a=h_u_cla32_and1500_h_u_cla32_and1499_y0 _b=h_u_cla32_and1500_h_u_cla32_and1498_y0 _y0=h_u_cla32_and1500_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and1501_h_u_cla32_pg_logic3_y0
1 1
.names constant_wire_0 h_u_cla32_and1501_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1501_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and1501_constant_wire_0 _y0=h_u_cla32_and1501_y0
.names h_u_cla32_and1501_y0 h_u_cla32_and1502_h_u_cla32_and1501_y0
1 1
.names h_u_cla32_and1500_y0 h_u_cla32_and1502_h_u_cla32_and1500_y0
1 1
.subckt and_gate _a=h_u_cla32_and1502_h_u_cla32_and1501_y0 _b=h_u_cla32_and1502_h_u_cla32_and1500_y0 _y0=h_u_cla32_and1502_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and1503_h_u_cla32_pg_logic4_y0
1 1
.names constant_wire_0 h_u_cla32_and1503_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1503_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and1503_constant_wire_0 _y0=h_u_cla32_and1503_y0
.names h_u_cla32_and1503_y0 h_u_cla32_and1504_h_u_cla32_and1503_y0
1 1
.names h_u_cla32_and1502_y0 h_u_cla32_and1504_h_u_cla32_and1502_y0
1 1
.subckt and_gate _a=h_u_cla32_and1504_h_u_cla32_and1503_y0 _b=h_u_cla32_and1504_h_u_cla32_and1502_y0 _y0=h_u_cla32_and1504_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and1505_h_u_cla32_pg_logic5_y0
1 1
.names constant_wire_0 h_u_cla32_and1505_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1505_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and1505_constant_wire_0 _y0=h_u_cla32_and1505_y0
.names h_u_cla32_and1505_y0 h_u_cla32_and1506_h_u_cla32_and1505_y0
1 1
.names h_u_cla32_and1504_y0 h_u_cla32_and1506_h_u_cla32_and1504_y0
1 1
.subckt and_gate _a=h_u_cla32_and1506_h_u_cla32_and1505_y0 _b=h_u_cla32_and1506_h_u_cla32_and1504_y0 _y0=h_u_cla32_and1506_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and1507_h_u_cla32_pg_logic6_y0
1 1
.names constant_wire_0 h_u_cla32_and1507_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1507_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and1507_constant_wire_0 _y0=h_u_cla32_and1507_y0
.names h_u_cla32_and1507_y0 h_u_cla32_and1508_h_u_cla32_and1507_y0
1 1
.names h_u_cla32_and1506_y0 h_u_cla32_and1508_h_u_cla32_and1506_y0
1 1
.subckt and_gate _a=h_u_cla32_and1508_h_u_cla32_and1507_y0 _b=h_u_cla32_and1508_h_u_cla32_and1506_y0 _y0=h_u_cla32_and1508_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and1509_h_u_cla32_pg_logic7_y0
1 1
.names constant_wire_0 h_u_cla32_and1509_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1509_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and1509_constant_wire_0 _y0=h_u_cla32_and1509_y0
.names h_u_cla32_and1509_y0 h_u_cla32_and1510_h_u_cla32_and1509_y0
1 1
.names h_u_cla32_and1508_y0 h_u_cla32_and1510_h_u_cla32_and1508_y0
1 1
.subckt and_gate _a=h_u_cla32_and1510_h_u_cla32_and1509_y0 _b=h_u_cla32_and1510_h_u_cla32_and1508_y0 _y0=h_u_cla32_and1510_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and1511_h_u_cla32_pg_logic8_y0
1 1
.names constant_wire_0 h_u_cla32_and1511_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1511_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and1511_constant_wire_0 _y0=h_u_cla32_and1511_y0
.names h_u_cla32_and1511_y0 h_u_cla32_and1512_h_u_cla32_and1511_y0
1 1
.names h_u_cla32_and1510_y0 h_u_cla32_and1512_h_u_cla32_and1510_y0
1 1
.subckt and_gate _a=h_u_cla32_and1512_h_u_cla32_and1511_y0 _b=h_u_cla32_and1512_h_u_cla32_and1510_y0 _y0=h_u_cla32_and1512_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and1513_h_u_cla32_pg_logic9_y0
1 1
.names constant_wire_0 h_u_cla32_and1513_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1513_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and1513_constant_wire_0 _y0=h_u_cla32_and1513_y0
.names h_u_cla32_and1513_y0 h_u_cla32_and1514_h_u_cla32_and1513_y0
1 1
.names h_u_cla32_and1512_y0 h_u_cla32_and1514_h_u_cla32_and1512_y0
1 1
.subckt and_gate _a=h_u_cla32_and1514_h_u_cla32_and1513_y0 _b=h_u_cla32_and1514_h_u_cla32_and1512_y0 _y0=h_u_cla32_and1514_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and1515_h_u_cla32_pg_logic10_y0
1 1
.names constant_wire_0 h_u_cla32_and1515_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1515_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and1515_constant_wire_0 _y0=h_u_cla32_and1515_y0
.names h_u_cla32_and1515_y0 h_u_cla32_and1516_h_u_cla32_and1515_y0
1 1
.names h_u_cla32_and1514_y0 h_u_cla32_and1516_h_u_cla32_and1514_y0
1 1
.subckt and_gate _a=h_u_cla32_and1516_h_u_cla32_and1515_y0 _b=h_u_cla32_and1516_h_u_cla32_and1514_y0 _y0=h_u_cla32_and1516_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and1517_h_u_cla32_pg_logic11_y0
1 1
.names constant_wire_0 h_u_cla32_and1517_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1517_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and1517_constant_wire_0 _y0=h_u_cla32_and1517_y0
.names h_u_cla32_and1517_y0 h_u_cla32_and1518_h_u_cla32_and1517_y0
1 1
.names h_u_cla32_and1516_y0 h_u_cla32_and1518_h_u_cla32_and1516_y0
1 1
.subckt and_gate _a=h_u_cla32_and1518_h_u_cla32_and1517_y0 _b=h_u_cla32_and1518_h_u_cla32_and1516_y0 _y0=h_u_cla32_and1518_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and1519_h_u_cla32_pg_logic12_y0
1 1
.names constant_wire_0 h_u_cla32_and1519_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1519_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and1519_constant_wire_0 _y0=h_u_cla32_and1519_y0
.names h_u_cla32_and1519_y0 h_u_cla32_and1520_h_u_cla32_and1519_y0
1 1
.names h_u_cla32_and1518_y0 h_u_cla32_and1520_h_u_cla32_and1518_y0
1 1
.subckt and_gate _a=h_u_cla32_and1520_h_u_cla32_and1519_y0 _b=h_u_cla32_and1520_h_u_cla32_and1518_y0 _y0=h_u_cla32_and1520_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1521_h_u_cla32_pg_logic13_y0
1 1
.names constant_wire_0 h_u_cla32_and1521_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1521_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1521_constant_wire_0 _y0=h_u_cla32_and1521_y0
.names h_u_cla32_and1521_y0 h_u_cla32_and1522_h_u_cla32_and1521_y0
1 1
.names h_u_cla32_and1520_y0 h_u_cla32_and1522_h_u_cla32_and1520_y0
1 1
.subckt and_gate _a=h_u_cla32_and1522_h_u_cla32_and1521_y0 _b=h_u_cla32_and1522_h_u_cla32_and1520_y0 _y0=h_u_cla32_and1522_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1523_h_u_cla32_pg_logic14_y0
1 1
.names constant_wire_0 h_u_cla32_and1523_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1523_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1523_constant_wire_0 _y0=h_u_cla32_and1523_y0
.names h_u_cla32_and1523_y0 h_u_cla32_and1524_h_u_cla32_and1523_y0
1 1
.names h_u_cla32_and1522_y0 h_u_cla32_and1524_h_u_cla32_and1522_y0
1 1
.subckt and_gate _a=h_u_cla32_and1524_h_u_cla32_and1523_y0 _b=h_u_cla32_and1524_h_u_cla32_and1522_y0 _y0=h_u_cla32_and1524_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and1525_h_u_cla32_pg_logic15_y0
1 1
.names constant_wire_0 h_u_cla32_and1525_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1525_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and1525_constant_wire_0 _y0=h_u_cla32_and1525_y0
.names h_u_cla32_and1525_y0 h_u_cla32_and1526_h_u_cla32_and1525_y0
1 1
.names h_u_cla32_and1524_y0 h_u_cla32_and1526_h_u_cla32_and1524_y0
1 1
.subckt and_gate _a=h_u_cla32_and1526_h_u_cla32_and1525_y0 _b=h_u_cla32_and1526_h_u_cla32_and1524_y0 _y0=h_u_cla32_and1526_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and1527_h_u_cla32_pg_logic16_y0
1 1
.names constant_wire_0 h_u_cla32_and1527_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1527_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and1527_constant_wire_0 _y0=h_u_cla32_and1527_y0
.names h_u_cla32_and1527_y0 h_u_cla32_and1528_h_u_cla32_and1527_y0
1 1
.names h_u_cla32_and1526_y0 h_u_cla32_and1528_h_u_cla32_and1526_y0
1 1
.subckt and_gate _a=h_u_cla32_and1528_h_u_cla32_and1527_y0 _b=h_u_cla32_and1528_h_u_cla32_and1526_y0 _y0=h_u_cla32_and1528_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and1529_h_u_cla32_pg_logic1_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1529_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1529_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and1529_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1529_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and1530_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1530_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1530_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and1530_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1530_y0
.names h_u_cla32_and1530_y0 h_u_cla32_and1531_h_u_cla32_and1530_y0
1 1
.names h_u_cla32_and1529_y0 h_u_cla32_and1531_h_u_cla32_and1529_y0
1 1
.subckt and_gate _a=h_u_cla32_and1531_h_u_cla32_and1530_y0 _b=h_u_cla32_and1531_h_u_cla32_and1529_y0 _y0=h_u_cla32_and1531_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and1532_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1532_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1532_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and1532_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1532_y0
.names h_u_cla32_and1532_y0 h_u_cla32_and1533_h_u_cla32_and1532_y0
1 1
.names h_u_cla32_and1531_y0 h_u_cla32_and1533_h_u_cla32_and1531_y0
1 1
.subckt and_gate _a=h_u_cla32_and1533_h_u_cla32_and1532_y0 _b=h_u_cla32_and1533_h_u_cla32_and1531_y0 _y0=h_u_cla32_and1533_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and1534_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1534_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1534_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and1534_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1534_y0
.names h_u_cla32_and1534_y0 h_u_cla32_and1535_h_u_cla32_and1534_y0
1 1
.names h_u_cla32_and1533_y0 h_u_cla32_and1535_h_u_cla32_and1533_y0
1 1
.subckt and_gate _a=h_u_cla32_and1535_h_u_cla32_and1534_y0 _b=h_u_cla32_and1535_h_u_cla32_and1533_y0 _y0=h_u_cla32_and1535_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and1536_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1536_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1536_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and1536_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1536_y0
.names h_u_cla32_and1536_y0 h_u_cla32_and1537_h_u_cla32_and1536_y0
1 1
.names h_u_cla32_and1535_y0 h_u_cla32_and1537_h_u_cla32_and1535_y0
1 1
.subckt and_gate _a=h_u_cla32_and1537_h_u_cla32_and1536_y0 _b=h_u_cla32_and1537_h_u_cla32_and1535_y0 _y0=h_u_cla32_and1537_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and1538_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1538_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1538_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and1538_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1538_y0
.names h_u_cla32_and1538_y0 h_u_cla32_and1539_h_u_cla32_and1538_y0
1 1
.names h_u_cla32_and1537_y0 h_u_cla32_and1539_h_u_cla32_and1537_y0
1 1
.subckt and_gate _a=h_u_cla32_and1539_h_u_cla32_and1538_y0 _b=h_u_cla32_and1539_h_u_cla32_and1537_y0 _y0=h_u_cla32_and1539_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and1540_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1540_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1540_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and1540_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1540_y0
.names h_u_cla32_and1540_y0 h_u_cla32_and1541_h_u_cla32_and1540_y0
1 1
.names h_u_cla32_and1539_y0 h_u_cla32_and1541_h_u_cla32_and1539_y0
1 1
.subckt and_gate _a=h_u_cla32_and1541_h_u_cla32_and1540_y0 _b=h_u_cla32_and1541_h_u_cla32_and1539_y0 _y0=h_u_cla32_and1541_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and1542_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1542_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1542_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and1542_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1542_y0
.names h_u_cla32_and1542_y0 h_u_cla32_and1543_h_u_cla32_and1542_y0
1 1
.names h_u_cla32_and1541_y0 h_u_cla32_and1543_h_u_cla32_and1541_y0
1 1
.subckt and_gate _a=h_u_cla32_and1543_h_u_cla32_and1542_y0 _b=h_u_cla32_and1543_h_u_cla32_and1541_y0 _y0=h_u_cla32_and1543_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and1544_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1544_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1544_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and1544_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1544_y0
.names h_u_cla32_and1544_y0 h_u_cla32_and1545_h_u_cla32_and1544_y0
1 1
.names h_u_cla32_and1543_y0 h_u_cla32_and1545_h_u_cla32_and1543_y0
1 1
.subckt and_gate _a=h_u_cla32_and1545_h_u_cla32_and1544_y0 _b=h_u_cla32_and1545_h_u_cla32_and1543_y0 _y0=h_u_cla32_and1545_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and1546_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1546_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1546_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and1546_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1546_y0
.names h_u_cla32_and1546_y0 h_u_cla32_and1547_h_u_cla32_and1546_y0
1 1
.names h_u_cla32_and1545_y0 h_u_cla32_and1547_h_u_cla32_and1545_y0
1 1
.subckt and_gate _a=h_u_cla32_and1547_h_u_cla32_and1546_y0 _b=h_u_cla32_and1547_h_u_cla32_and1545_y0 _y0=h_u_cla32_and1547_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and1548_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1548_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1548_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and1548_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1548_y0
.names h_u_cla32_and1548_y0 h_u_cla32_and1549_h_u_cla32_and1548_y0
1 1
.names h_u_cla32_and1547_y0 h_u_cla32_and1549_h_u_cla32_and1547_y0
1 1
.subckt and_gate _a=h_u_cla32_and1549_h_u_cla32_and1548_y0 _b=h_u_cla32_and1549_h_u_cla32_and1547_y0 _y0=h_u_cla32_and1549_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and1550_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1550_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1550_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and1550_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1550_y0
.names h_u_cla32_and1550_y0 h_u_cla32_and1551_h_u_cla32_and1550_y0
1 1
.names h_u_cla32_and1549_y0 h_u_cla32_and1551_h_u_cla32_and1549_y0
1 1
.subckt and_gate _a=h_u_cla32_and1551_h_u_cla32_and1550_y0 _b=h_u_cla32_and1551_h_u_cla32_and1549_y0 _y0=h_u_cla32_and1551_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1552_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1552_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1552_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1552_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1552_y0
.names h_u_cla32_and1552_y0 h_u_cla32_and1553_h_u_cla32_and1552_y0
1 1
.names h_u_cla32_and1551_y0 h_u_cla32_and1553_h_u_cla32_and1551_y0
1 1
.subckt and_gate _a=h_u_cla32_and1553_h_u_cla32_and1552_y0 _b=h_u_cla32_and1553_h_u_cla32_and1551_y0 _y0=h_u_cla32_and1553_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1554_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1554_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1554_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1554_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1554_y0
.names h_u_cla32_and1554_y0 h_u_cla32_and1555_h_u_cla32_and1554_y0
1 1
.names h_u_cla32_and1553_y0 h_u_cla32_and1555_h_u_cla32_and1553_y0
1 1
.subckt and_gate _a=h_u_cla32_and1555_h_u_cla32_and1554_y0 _b=h_u_cla32_and1555_h_u_cla32_and1553_y0 _y0=h_u_cla32_and1555_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and1556_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1556_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1556_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and1556_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1556_y0
.names h_u_cla32_and1556_y0 h_u_cla32_and1557_h_u_cla32_and1556_y0
1 1
.names h_u_cla32_and1555_y0 h_u_cla32_and1557_h_u_cla32_and1555_y0
1 1
.subckt and_gate _a=h_u_cla32_and1557_h_u_cla32_and1556_y0 _b=h_u_cla32_and1557_h_u_cla32_and1555_y0 _y0=h_u_cla32_and1557_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and1558_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1558_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1558_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and1558_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1558_y0
.names h_u_cla32_and1558_y0 h_u_cla32_and1559_h_u_cla32_and1558_y0
1 1
.names h_u_cla32_and1557_y0 h_u_cla32_and1559_h_u_cla32_and1557_y0
1 1
.subckt and_gate _a=h_u_cla32_and1559_h_u_cla32_and1558_y0 _b=h_u_cla32_and1559_h_u_cla32_and1557_y0 _y0=h_u_cla32_and1559_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and1560_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1560_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1560_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and1560_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1560_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and1561_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1561_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1561_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and1561_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1561_y0
.names h_u_cla32_and1561_y0 h_u_cla32_and1562_h_u_cla32_and1561_y0
1 1
.names h_u_cla32_and1560_y0 h_u_cla32_and1562_h_u_cla32_and1560_y0
1 1
.subckt and_gate _a=h_u_cla32_and1562_h_u_cla32_and1561_y0 _b=h_u_cla32_and1562_h_u_cla32_and1560_y0 _y0=h_u_cla32_and1562_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and1563_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1563_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1563_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and1563_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1563_y0
.names h_u_cla32_and1563_y0 h_u_cla32_and1564_h_u_cla32_and1563_y0
1 1
.names h_u_cla32_and1562_y0 h_u_cla32_and1564_h_u_cla32_and1562_y0
1 1
.subckt and_gate _a=h_u_cla32_and1564_h_u_cla32_and1563_y0 _b=h_u_cla32_and1564_h_u_cla32_and1562_y0 _y0=h_u_cla32_and1564_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and1565_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1565_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1565_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and1565_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1565_y0
.names h_u_cla32_and1565_y0 h_u_cla32_and1566_h_u_cla32_and1565_y0
1 1
.names h_u_cla32_and1564_y0 h_u_cla32_and1566_h_u_cla32_and1564_y0
1 1
.subckt and_gate _a=h_u_cla32_and1566_h_u_cla32_and1565_y0 _b=h_u_cla32_and1566_h_u_cla32_and1564_y0 _y0=h_u_cla32_and1566_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and1567_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1567_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1567_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and1567_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1567_y0
.names h_u_cla32_and1567_y0 h_u_cla32_and1568_h_u_cla32_and1567_y0
1 1
.names h_u_cla32_and1566_y0 h_u_cla32_and1568_h_u_cla32_and1566_y0
1 1
.subckt and_gate _a=h_u_cla32_and1568_h_u_cla32_and1567_y0 _b=h_u_cla32_and1568_h_u_cla32_and1566_y0 _y0=h_u_cla32_and1568_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and1569_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1569_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1569_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and1569_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1569_y0
.names h_u_cla32_and1569_y0 h_u_cla32_and1570_h_u_cla32_and1569_y0
1 1
.names h_u_cla32_and1568_y0 h_u_cla32_and1570_h_u_cla32_and1568_y0
1 1
.subckt and_gate _a=h_u_cla32_and1570_h_u_cla32_and1569_y0 _b=h_u_cla32_and1570_h_u_cla32_and1568_y0 _y0=h_u_cla32_and1570_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and1571_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1571_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1571_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and1571_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1571_y0
.names h_u_cla32_and1571_y0 h_u_cla32_and1572_h_u_cla32_and1571_y0
1 1
.names h_u_cla32_and1570_y0 h_u_cla32_and1572_h_u_cla32_and1570_y0
1 1
.subckt and_gate _a=h_u_cla32_and1572_h_u_cla32_and1571_y0 _b=h_u_cla32_and1572_h_u_cla32_and1570_y0 _y0=h_u_cla32_and1572_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and1573_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1573_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1573_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and1573_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1573_y0
.names h_u_cla32_and1573_y0 h_u_cla32_and1574_h_u_cla32_and1573_y0
1 1
.names h_u_cla32_and1572_y0 h_u_cla32_and1574_h_u_cla32_and1572_y0
1 1
.subckt and_gate _a=h_u_cla32_and1574_h_u_cla32_and1573_y0 _b=h_u_cla32_and1574_h_u_cla32_and1572_y0 _y0=h_u_cla32_and1574_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and1575_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1575_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1575_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and1575_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1575_y0
.names h_u_cla32_and1575_y0 h_u_cla32_and1576_h_u_cla32_and1575_y0
1 1
.names h_u_cla32_and1574_y0 h_u_cla32_and1576_h_u_cla32_and1574_y0
1 1
.subckt and_gate _a=h_u_cla32_and1576_h_u_cla32_and1575_y0 _b=h_u_cla32_and1576_h_u_cla32_and1574_y0 _y0=h_u_cla32_and1576_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and1577_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1577_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1577_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and1577_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1577_y0
.names h_u_cla32_and1577_y0 h_u_cla32_and1578_h_u_cla32_and1577_y0
1 1
.names h_u_cla32_and1576_y0 h_u_cla32_and1578_h_u_cla32_and1576_y0
1 1
.subckt and_gate _a=h_u_cla32_and1578_h_u_cla32_and1577_y0 _b=h_u_cla32_and1578_h_u_cla32_and1576_y0 _y0=h_u_cla32_and1578_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and1579_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1579_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1579_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and1579_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1579_y0
.names h_u_cla32_and1579_y0 h_u_cla32_and1580_h_u_cla32_and1579_y0
1 1
.names h_u_cla32_and1578_y0 h_u_cla32_and1580_h_u_cla32_and1578_y0
1 1
.subckt and_gate _a=h_u_cla32_and1580_h_u_cla32_and1579_y0 _b=h_u_cla32_and1580_h_u_cla32_and1578_y0 _y0=h_u_cla32_and1580_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1581_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1581_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1581_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1581_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1581_y0
.names h_u_cla32_and1581_y0 h_u_cla32_and1582_h_u_cla32_and1581_y0
1 1
.names h_u_cla32_and1580_y0 h_u_cla32_and1582_h_u_cla32_and1580_y0
1 1
.subckt and_gate _a=h_u_cla32_and1582_h_u_cla32_and1581_y0 _b=h_u_cla32_and1582_h_u_cla32_and1580_y0 _y0=h_u_cla32_and1582_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1583_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1583_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1583_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1583_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1583_y0
.names h_u_cla32_and1583_y0 h_u_cla32_and1584_h_u_cla32_and1583_y0
1 1
.names h_u_cla32_and1582_y0 h_u_cla32_and1584_h_u_cla32_and1582_y0
1 1
.subckt and_gate _a=h_u_cla32_and1584_h_u_cla32_and1583_y0 _b=h_u_cla32_and1584_h_u_cla32_and1582_y0 _y0=h_u_cla32_and1584_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and1585_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1585_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1585_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and1585_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1585_y0
.names h_u_cla32_and1585_y0 h_u_cla32_and1586_h_u_cla32_and1585_y0
1 1
.names h_u_cla32_and1584_y0 h_u_cla32_and1586_h_u_cla32_and1584_y0
1 1
.subckt and_gate _a=h_u_cla32_and1586_h_u_cla32_and1585_y0 _b=h_u_cla32_and1586_h_u_cla32_and1584_y0 _y0=h_u_cla32_and1586_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and1587_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1587_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1587_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and1587_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1587_y0
.names h_u_cla32_and1587_y0 h_u_cla32_and1588_h_u_cla32_and1587_y0
1 1
.names h_u_cla32_and1586_y0 h_u_cla32_and1588_h_u_cla32_and1586_y0
1 1
.subckt and_gate _a=h_u_cla32_and1588_h_u_cla32_and1587_y0 _b=h_u_cla32_and1588_h_u_cla32_and1586_y0 _y0=h_u_cla32_and1588_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and1589_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1589_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1589_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and1589_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1589_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and1590_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1590_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1590_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and1590_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1590_y0
.names h_u_cla32_and1590_y0 h_u_cla32_and1591_h_u_cla32_and1590_y0
1 1
.names h_u_cla32_and1589_y0 h_u_cla32_and1591_h_u_cla32_and1589_y0
1 1
.subckt and_gate _a=h_u_cla32_and1591_h_u_cla32_and1590_y0 _b=h_u_cla32_and1591_h_u_cla32_and1589_y0 _y0=h_u_cla32_and1591_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and1592_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1592_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1592_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and1592_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1592_y0
.names h_u_cla32_and1592_y0 h_u_cla32_and1593_h_u_cla32_and1592_y0
1 1
.names h_u_cla32_and1591_y0 h_u_cla32_and1593_h_u_cla32_and1591_y0
1 1
.subckt and_gate _a=h_u_cla32_and1593_h_u_cla32_and1592_y0 _b=h_u_cla32_and1593_h_u_cla32_and1591_y0 _y0=h_u_cla32_and1593_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and1594_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1594_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1594_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and1594_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1594_y0
.names h_u_cla32_and1594_y0 h_u_cla32_and1595_h_u_cla32_and1594_y0
1 1
.names h_u_cla32_and1593_y0 h_u_cla32_and1595_h_u_cla32_and1593_y0
1 1
.subckt and_gate _a=h_u_cla32_and1595_h_u_cla32_and1594_y0 _b=h_u_cla32_and1595_h_u_cla32_and1593_y0 _y0=h_u_cla32_and1595_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and1596_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1596_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1596_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and1596_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1596_y0
.names h_u_cla32_and1596_y0 h_u_cla32_and1597_h_u_cla32_and1596_y0
1 1
.names h_u_cla32_and1595_y0 h_u_cla32_and1597_h_u_cla32_and1595_y0
1 1
.subckt and_gate _a=h_u_cla32_and1597_h_u_cla32_and1596_y0 _b=h_u_cla32_and1597_h_u_cla32_and1595_y0 _y0=h_u_cla32_and1597_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and1598_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1598_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1598_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and1598_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1598_y0
.names h_u_cla32_and1598_y0 h_u_cla32_and1599_h_u_cla32_and1598_y0
1 1
.names h_u_cla32_and1597_y0 h_u_cla32_and1599_h_u_cla32_and1597_y0
1 1
.subckt and_gate _a=h_u_cla32_and1599_h_u_cla32_and1598_y0 _b=h_u_cla32_and1599_h_u_cla32_and1597_y0 _y0=h_u_cla32_and1599_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and1600_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1600_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1600_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and1600_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1600_y0
.names h_u_cla32_and1600_y0 h_u_cla32_and1601_h_u_cla32_and1600_y0
1 1
.names h_u_cla32_and1599_y0 h_u_cla32_and1601_h_u_cla32_and1599_y0
1 1
.subckt and_gate _a=h_u_cla32_and1601_h_u_cla32_and1600_y0 _b=h_u_cla32_and1601_h_u_cla32_and1599_y0 _y0=h_u_cla32_and1601_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and1602_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1602_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1602_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and1602_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1602_y0
.names h_u_cla32_and1602_y0 h_u_cla32_and1603_h_u_cla32_and1602_y0
1 1
.names h_u_cla32_and1601_y0 h_u_cla32_and1603_h_u_cla32_and1601_y0
1 1
.subckt and_gate _a=h_u_cla32_and1603_h_u_cla32_and1602_y0 _b=h_u_cla32_and1603_h_u_cla32_and1601_y0 _y0=h_u_cla32_and1603_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and1604_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1604_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1604_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and1604_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1604_y0
.names h_u_cla32_and1604_y0 h_u_cla32_and1605_h_u_cla32_and1604_y0
1 1
.names h_u_cla32_and1603_y0 h_u_cla32_and1605_h_u_cla32_and1603_y0
1 1
.subckt and_gate _a=h_u_cla32_and1605_h_u_cla32_and1604_y0 _b=h_u_cla32_and1605_h_u_cla32_and1603_y0 _y0=h_u_cla32_and1605_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and1606_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1606_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1606_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and1606_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1606_y0
.names h_u_cla32_and1606_y0 h_u_cla32_and1607_h_u_cla32_and1606_y0
1 1
.names h_u_cla32_and1605_y0 h_u_cla32_and1607_h_u_cla32_and1605_y0
1 1
.subckt and_gate _a=h_u_cla32_and1607_h_u_cla32_and1606_y0 _b=h_u_cla32_and1607_h_u_cla32_and1605_y0 _y0=h_u_cla32_and1607_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1608_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1608_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1608_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1608_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1608_y0
.names h_u_cla32_and1608_y0 h_u_cla32_and1609_h_u_cla32_and1608_y0
1 1
.names h_u_cla32_and1607_y0 h_u_cla32_and1609_h_u_cla32_and1607_y0
1 1
.subckt and_gate _a=h_u_cla32_and1609_h_u_cla32_and1608_y0 _b=h_u_cla32_and1609_h_u_cla32_and1607_y0 _y0=h_u_cla32_and1609_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1610_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1610_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1610_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1610_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1610_y0
.names h_u_cla32_and1610_y0 h_u_cla32_and1611_h_u_cla32_and1610_y0
1 1
.names h_u_cla32_and1609_y0 h_u_cla32_and1611_h_u_cla32_and1609_y0
1 1
.subckt and_gate _a=h_u_cla32_and1611_h_u_cla32_and1610_y0 _b=h_u_cla32_and1611_h_u_cla32_and1609_y0 _y0=h_u_cla32_and1611_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and1612_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1612_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1612_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and1612_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1612_y0
.names h_u_cla32_and1612_y0 h_u_cla32_and1613_h_u_cla32_and1612_y0
1 1
.names h_u_cla32_and1611_y0 h_u_cla32_and1613_h_u_cla32_and1611_y0
1 1
.subckt and_gate _a=h_u_cla32_and1613_h_u_cla32_and1612_y0 _b=h_u_cla32_and1613_h_u_cla32_and1611_y0 _y0=h_u_cla32_and1613_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and1614_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1614_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1614_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and1614_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1614_y0
.names h_u_cla32_and1614_y0 h_u_cla32_and1615_h_u_cla32_and1614_y0
1 1
.names h_u_cla32_and1613_y0 h_u_cla32_and1615_h_u_cla32_and1613_y0
1 1
.subckt and_gate _a=h_u_cla32_and1615_h_u_cla32_and1614_y0 _b=h_u_cla32_and1615_h_u_cla32_and1613_y0 _y0=h_u_cla32_and1615_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and1616_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and1616_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and1616_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and1616_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and1616_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and1617_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and1617_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and1617_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and1617_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and1617_y0
.names h_u_cla32_and1617_y0 h_u_cla32_and1618_h_u_cla32_and1617_y0
1 1
.names h_u_cla32_and1616_y0 h_u_cla32_and1618_h_u_cla32_and1616_y0
1 1
.subckt and_gate _a=h_u_cla32_and1618_h_u_cla32_and1617_y0 _b=h_u_cla32_and1618_h_u_cla32_and1616_y0 _y0=h_u_cla32_and1618_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and1619_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and1619_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and1619_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and1619_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and1619_y0
.names h_u_cla32_and1619_y0 h_u_cla32_and1620_h_u_cla32_and1619_y0
1 1
.names h_u_cla32_and1618_y0 h_u_cla32_and1620_h_u_cla32_and1618_y0
1 1
.subckt and_gate _a=h_u_cla32_and1620_h_u_cla32_and1619_y0 _b=h_u_cla32_and1620_h_u_cla32_and1618_y0 _y0=h_u_cla32_and1620_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and1621_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and1621_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and1621_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and1621_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and1621_y0
.names h_u_cla32_and1621_y0 h_u_cla32_and1622_h_u_cla32_and1621_y0
1 1
.names h_u_cla32_and1620_y0 h_u_cla32_and1622_h_u_cla32_and1620_y0
1 1
.subckt and_gate _a=h_u_cla32_and1622_h_u_cla32_and1621_y0 _b=h_u_cla32_and1622_h_u_cla32_and1620_y0 _y0=h_u_cla32_and1622_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and1623_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and1623_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and1623_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and1623_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and1623_y0
.names h_u_cla32_and1623_y0 h_u_cla32_and1624_h_u_cla32_and1623_y0
1 1
.names h_u_cla32_and1622_y0 h_u_cla32_and1624_h_u_cla32_and1622_y0
1 1
.subckt and_gate _a=h_u_cla32_and1624_h_u_cla32_and1623_y0 _b=h_u_cla32_and1624_h_u_cla32_and1622_y0 _y0=h_u_cla32_and1624_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and1625_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and1625_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and1625_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and1625_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and1625_y0
.names h_u_cla32_and1625_y0 h_u_cla32_and1626_h_u_cla32_and1625_y0
1 1
.names h_u_cla32_and1624_y0 h_u_cla32_and1626_h_u_cla32_and1624_y0
1 1
.subckt and_gate _a=h_u_cla32_and1626_h_u_cla32_and1625_y0 _b=h_u_cla32_and1626_h_u_cla32_and1624_y0 _y0=h_u_cla32_and1626_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and1627_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and1627_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and1627_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and1627_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and1627_y0
.names h_u_cla32_and1627_y0 h_u_cla32_and1628_h_u_cla32_and1627_y0
1 1
.names h_u_cla32_and1626_y0 h_u_cla32_and1628_h_u_cla32_and1626_y0
1 1
.subckt and_gate _a=h_u_cla32_and1628_h_u_cla32_and1627_y0 _b=h_u_cla32_and1628_h_u_cla32_and1626_y0 _y0=h_u_cla32_and1628_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and1629_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and1629_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and1629_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and1629_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and1629_y0
.names h_u_cla32_and1629_y0 h_u_cla32_and1630_h_u_cla32_and1629_y0
1 1
.names h_u_cla32_and1628_y0 h_u_cla32_and1630_h_u_cla32_and1628_y0
1 1
.subckt and_gate _a=h_u_cla32_and1630_h_u_cla32_and1629_y0 _b=h_u_cla32_and1630_h_u_cla32_and1628_y0 _y0=h_u_cla32_and1630_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and1631_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and1631_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and1631_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and1631_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and1631_y0
.names h_u_cla32_and1631_y0 h_u_cla32_and1632_h_u_cla32_and1631_y0
1 1
.names h_u_cla32_and1630_y0 h_u_cla32_and1632_h_u_cla32_and1630_y0
1 1
.subckt and_gate _a=h_u_cla32_and1632_h_u_cla32_and1631_y0 _b=h_u_cla32_and1632_h_u_cla32_and1630_y0 _y0=h_u_cla32_and1632_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1633_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and1633_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and1633_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1633_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and1633_y0
.names h_u_cla32_and1633_y0 h_u_cla32_and1634_h_u_cla32_and1633_y0
1 1
.names h_u_cla32_and1632_y0 h_u_cla32_and1634_h_u_cla32_and1632_y0
1 1
.subckt and_gate _a=h_u_cla32_and1634_h_u_cla32_and1633_y0 _b=h_u_cla32_and1634_h_u_cla32_and1632_y0 _y0=h_u_cla32_and1634_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1635_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and1635_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and1635_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1635_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and1635_y0
.names h_u_cla32_and1635_y0 h_u_cla32_and1636_h_u_cla32_and1635_y0
1 1
.names h_u_cla32_and1634_y0 h_u_cla32_and1636_h_u_cla32_and1634_y0
1 1
.subckt and_gate _a=h_u_cla32_and1636_h_u_cla32_and1635_y0 _b=h_u_cla32_and1636_h_u_cla32_and1634_y0 _y0=h_u_cla32_and1636_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and1637_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and1637_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and1637_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and1637_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and1637_y0
.names h_u_cla32_and1637_y0 h_u_cla32_and1638_h_u_cla32_and1637_y0
1 1
.names h_u_cla32_and1636_y0 h_u_cla32_and1638_h_u_cla32_and1636_y0
1 1
.subckt and_gate _a=h_u_cla32_and1638_h_u_cla32_and1637_y0 _b=h_u_cla32_and1638_h_u_cla32_and1636_y0 _y0=h_u_cla32_and1638_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and1639_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and1639_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and1639_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and1639_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and1639_y0
.names h_u_cla32_and1639_y0 h_u_cla32_and1640_h_u_cla32_and1639_y0
1 1
.names h_u_cla32_and1638_y0 h_u_cla32_and1640_h_u_cla32_and1638_y0
1 1
.subckt and_gate _a=h_u_cla32_and1640_h_u_cla32_and1639_y0 _b=h_u_cla32_and1640_h_u_cla32_and1638_y0 _y0=h_u_cla32_and1640_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and1641_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and1641_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and1641_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and1641_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and1641_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and1642_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and1642_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and1642_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and1642_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and1642_y0
.names h_u_cla32_and1642_y0 h_u_cla32_and1643_h_u_cla32_and1642_y0
1 1
.names h_u_cla32_and1641_y0 h_u_cla32_and1643_h_u_cla32_and1641_y0
1 1
.subckt and_gate _a=h_u_cla32_and1643_h_u_cla32_and1642_y0 _b=h_u_cla32_and1643_h_u_cla32_and1641_y0 _y0=h_u_cla32_and1643_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and1644_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and1644_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and1644_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and1644_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and1644_y0
.names h_u_cla32_and1644_y0 h_u_cla32_and1645_h_u_cla32_and1644_y0
1 1
.names h_u_cla32_and1643_y0 h_u_cla32_and1645_h_u_cla32_and1643_y0
1 1
.subckt and_gate _a=h_u_cla32_and1645_h_u_cla32_and1644_y0 _b=h_u_cla32_and1645_h_u_cla32_and1643_y0 _y0=h_u_cla32_and1645_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and1646_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and1646_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and1646_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and1646_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and1646_y0
.names h_u_cla32_and1646_y0 h_u_cla32_and1647_h_u_cla32_and1646_y0
1 1
.names h_u_cla32_and1645_y0 h_u_cla32_and1647_h_u_cla32_and1645_y0
1 1
.subckt and_gate _a=h_u_cla32_and1647_h_u_cla32_and1646_y0 _b=h_u_cla32_and1647_h_u_cla32_and1645_y0 _y0=h_u_cla32_and1647_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and1648_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and1648_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and1648_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and1648_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and1648_y0
.names h_u_cla32_and1648_y0 h_u_cla32_and1649_h_u_cla32_and1648_y0
1 1
.names h_u_cla32_and1647_y0 h_u_cla32_and1649_h_u_cla32_and1647_y0
1 1
.subckt and_gate _a=h_u_cla32_and1649_h_u_cla32_and1648_y0 _b=h_u_cla32_and1649_h_u_cla32_and1647_y0 _y0=h_u_cla32_and1649_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and1650_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and1650_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and1650_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and1650_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and1650_y0
.names h_u_cla32_and1650_y0 h_u_cla32_and1651_h_u_cla32_and1650_y0
1 1
.names h_u_cla32_and1649_y0 h_u_cla32_and1651_h_u_cla32_and1649_y0
1 1
.subckt and_gate _a=h_u_cla32_and1651_h_u_cla32_and1650_y0 _b=h_u_cla32_and1651_h_u_cla32_and1649_y0 _y0=h_u_cla32_and1651_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and1652_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and1652_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and1652_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and1652_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and1652_y0
.names h_u_cla32_and1652_y0 h_u_cla32_and1653_h_u_cla32_and1652_y0
1 1
.names h_u_cla32_and1651_y0 h_u_cla32_and1653_h_u_cla32_and1651_y0
1 1
.subckt and_gate _a=h_u_cla32_and1653_h_u_cla32_and1652_y0 _b=h_u_cla32_and1653_h_u_cla32_and1651_y0 _y0=h_u_cla32_and1653_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and1654_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and1654_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and1654_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and1654_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and1654_y0
.names h_u_cla32_and1654_y0 h_u_cla32_and1655_h_u_cla32_and1654_y0
1 1
.names h_u_cla32_and1653_y0 h_u_cla32_and1655_h_u_cla32_and1653_y0
1 1
.subckt and_gate _a=h_u_cla32_and1655_h_u_cla32_and1654_y0 _b=h_u_cla32_and1655_h_u_cla32_and1653_y0 _y0=h_u_cla32_and1655_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1656_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and1656_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and1656_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1656_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and1656_y0
.names h_u_cla32_and1656_y0 h_u_cla32_and1657_h_u_cla32_and1656_y0
1 1
.names h_u_cla32_and1655_y0 h_u_cla32_and1657_h_u_cla32_and1655_y0
1 1
.subckt and_gate _a=h_u_cla32_and1657_h_u_cla32_and1656_y0 _b=h_u_cla32_and1657_h_u_cla32_and1655_y0 _y0=h_u_cla32_and1657_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1658_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and1658_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and1658_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1658_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and1658_y0
.names h_u_cla32_and1658_y0 h_u_cla32_and1659_h_u_cla32_and1658_y0
1 1
.names h_u_cla32_and1657_y0 h_u_cla32_and1659_h_u_cla32_and1657_y0
1 1
.subckt and_gate _a=h_u_cla32_and1659_h_u_cla32_and1658_y0 _b=h_u_cla32_and1659_h_u_cla32_and1657_y0 _y0=h_u_cla32_and1659_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and1660_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and1660_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and1660_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and1660_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and1660_y0
.names h_u_cla32_and1660_y0 h_u_cla32_and1661_h_u_cla32_and1660_y0
1 1
.names h_u_cla32_and1659_y0 h_u_cla32_and1661_h_u_cla32_and1659_y0
1 1
.subckt and_gate _a=h_u_cla32_and1661_h_u_cla32_and1660_y0 _b=h_u_cla32_and1661_h_u_cla32_and1659_y0 _y0=h_u_cla32_and1661_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and1662_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and1662_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and1662_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and1662_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and1662_y0
.names h_u_cla32_and1662_y0 h_u_cla32_and1663_h_u_cla32_and1662_y0
1 1
.names h_u_cla32_and1661_y0 h_u_cla32_and1663_h_u_cla32_and1661_y0
1 1
.subckt and_gate _a=h_u_cla32_and1663_h_u_cla32_and1662_y0 _b=h_u_cla32_and1663_h_u_cla32_and1661_y0 _y0=h_u_cla32_and1663_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and1664_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and1664_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and1664_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and1664_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and1664_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and1665_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and1665_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and1665_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and1665_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and1665_y0
.names h_u_cla32_and1665_y0 h_u_cla32_and1666_h_u_cla32_and1665_y0
1 1
.names h_u_cla32_and1664_y0 h_u_cla32_and1666_h_u_cla32_and1664_y0
1 1
.subckt and_gate _a=h_u_cla32_and1666_h_u_cla32_and1665_y0 _b=h_u_cla32_and1666_h_u_cla32_and1664_y0 _y0=h_u_cla32_and1666_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and1667_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and1667_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and1667_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and1667_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and1667_y0
.names h_u_cla32_and1667_y0 h_u_cla32_and1668_h_u_cla32_and1667_y0
1 1
.names h_u_cla32_and1666_y0 h_u_cla32_and1668_h_u_cla32_and1666_y0
1 1
.subckt and_gate _a=h_u_cla32_and1668_h_u_cla32_and1667_y0 _b=h_u_cla32_and1668_h_u_cla32_and1666_y0 _y0=h_u_cla32_and1668_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and1669_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and1669_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and1669_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and1669_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and1669_y0
.names h_u_cla32_and1669_y0 h_u_cla32_and1670_h_u_cla32_and1669_y0
1 1
.names h_u_cla32_and1668_y0 h_u_cla32_and1670_h_u_cla32_and1668_y0
1 1
.subckt and_gate _a=h_u_cla32_and1670_h_u_cla32_and1669_y0 _b=h_u_cla32_and1670_h_u_cla32_and1668_y0 _y0=h_u_cla32_and1670_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and1671_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and1671_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and1671_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and1671_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and1671_y0
.names h_u_cla32_and1671_y0 h_u_cla32_and1672_h_u_cla32_and1671_y0
1 1
.names h_u_cla32_and1670_y0 h_u_cla32_and1672_h_u_cla32_and1670_y0
1 1
.subckt and_gate _a=h_u_cla32_and1672_h_u_cla32_and1671_y0 _b=h_u_cla32_and1672_h_u_cla32_and1670_y0 _y0=h_u_cla32_and1672_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and1673_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and1673_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and1673_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and1673_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and1673_y0
.names h_u_cla32_and1673_y0 h_u_cla32_and1674_h_u_cla32_and1673_y0
1 1
.names h_u_cla32_and1672_y0 h_u_cla32_and1674_h_u_cla32_and1672_y0
1 1
.subckt and_gate _a=h_u_cla32_and1674_h_u_cla32_and1673_y0 _b=h_u_cla32_and1674_h_u_cla32_and1672_y0 _y0=h_u_cla32_and1674_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and1675_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and1675_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and1675_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and1675_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and1675_y0
.names h_u_cla32_and1675_y0 h_u_cla32_and1676_h_u_cla32_and1675_y0
1 1
.names h_u_cla32_and1674_y0 h_u_cla32_and1676_h_u_cla32_and1674_y0
1 1
.subckt and_gate _a=h_u_cla32_and1676_h_u_cla32_and1675_y0 _b=h_u_cla32_and1676_h_u_cla32_and1674_y0 _y0=h_u_cla32_and1676_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1677_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and1677_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and1677_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1677_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and1677_y0
.names h_u_cla32_and1677_y0 h_u_cla32_and1678_h_u_cla32_and1677_y0
1 1
.names h_u_cla32_and1676_y0 h_u_cla32_and1678_h_u_cla32_and1676_y0
1 1
.subckt and_gate _a=h_u_cla32_and1678_h_u_cla32_and1677_y0 _b=h_u_cla32_and1678_h_u_cla32_and1676_y0 _y0=h_u_cla32_and1678_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1679_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and1679_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and1679_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1679_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and1679_y0
.names h_u_cla32_and1679_y0 h_u_cla32_and1680_h_u_cla32_and1679_y0
1 1
.names h_u_cla32_and1678_y0 h_u_cla32_and1680_h_u_cla32_and1678_y0
1 1
.subckt and_gate _a=h_u_cla32_and1680_h_u_cla32_and1679_y0 _b=h_u_cla32_and1680_h_u_cla32_and1678_y0 _y0=h_u_cla32_and1680_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and1681_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and1681_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and1681_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and1681_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and1681_y0
.names h_u_cla32_and1681_y0 h_u_cla32_and1682_h_u_cla32_and1681_y0
1 1
.names h_u_cla32_and1680_y0 h_u_cla32_and1682_h_u_cla32_and1680_y0
1 1
.subckt and_gate _a=h_u_cla32_and1682_h_u_cla32_and1681_y0 _b=h_u_cla32_and1682_h_u_cla32_and1680_y0 _y0=h_u_cla32_and1682_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and1683_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and1683_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and1683_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and1683_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and1683_y0
.names h_u_cla32_and1683_y0 h_u_cla32_and1684_h_u_cla32_and1683_y0
1 1
.names h_u_cla32_and1682_y0 h_u_cla32_and1684_h_u_cla32_and1682_y0
1 1
.subckt and_gate _a=h_u_cla32_and1684_h_u_cla32_and1683_y0 _b=h_u_cla32_and1684_h_u_cla32_and1682_y0 _y0=h_u_cla32_and1684_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and1685_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and1685_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and1685_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and1685_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and1685_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and1686_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and1686_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and1686_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and1686_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and1686_y0
.names h_u_cla32_and1686_y0 h_u_cla32_and1687_h_u_cla32_and1686_y0
1 1
.names h_u_cla32_and1685_y0 h_u_cla32_and1687_h_u_cla32_and1685_y0
1 1
.subckt and_gate _a=h_u_cla32_and1687_h_u_cla32_and1686_y0 _b=h_u_cla32_and1687_h_u_cla32_and1685_y0 _y0=h_u_cla32_and1687_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and1688_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and1688_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and1688_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and1688_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and1688_y0
.names h_u_cla32_and1688_y0 h_u_cla32_and1689_h_u_cla32_and1688_y0
1 1
.names h_u_cla32_and1687_y0 h_u_cla32_and1689_h_u_cla32_and1687_y0
1 1
.subckt and_gate _a=h_u_cla32_and1689_h_u_cla32_and1688_y0 _b=h_u_cla32_and1689_h_u_cla32_and1687_y0 _y0=h_u_cla32_and1689_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and1690_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and1690_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and1690_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and1690_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and1690_y0
.names h_u_cla32_and1690_y0 h_u_cla32_and1691_h_u_cla32_and1690_y0
1 1
.names h_u_cla32_and1689_y0 h_u_cla32_and1691_h_u_cla32_and1689_y0
1 1
.subckt and_gate _a=h_u_cla32_and1691_h_u_cla32_and1690_y0 _b=h_u_cla32_and1691_h_u_cla32_and1689_y0 _y0=h_u_cla32_and1691_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and1692_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and1692_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and1692_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and1692_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and1692_y0
.names h_u_cla32_and1692_y0 h_u_cla32_and1693_h_u_cla32_and1692_y0
1 1
.names h_u_cla32_and1691_y0 h_u_cla32_and1693_h_u_cla32_and1691_y0
1 1
.subckt and_gate _a=h_u_cla32_and1693_h_u_cla32_and1692_y0 _b=h_u_cla32_and1693_h_u_cla32_and1691_y0 _y0=h_u_cla32_and1693_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and1694_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and1694_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and1694_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and1694_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and1694_y0
.names h_u_cla32_and1694_y0 h_u_cla32_and1695_h_u_cla32_and1694_y0
1 1
.names h_u_cla32_and1693_y0 h_u_cla32_and1695_h_u_cla32_and1693_y0
1 1
.subckt and_gate _a=h_u_cla32_and1695_h_u_cla32_and1694_y0 _b=h_u_cla32_and1695_h_u_cla32_and1693_y0 _y0=h_u_cla32_and1695_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1696_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and1696_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and1696_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1696_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and1696_y0
.names h_u_cla32_and1696_y0 h_u_cla32_and1697_h_u_cla32_and1696_y0
1 1
.names h_u_cla32_and1695_y0 h_u_cla32_and1697_h_u_cla32_and1695_y0
1 1
.subckt and_gate _a=h_u_cla32_and1697_h_u_cla32_and1696_y0 _b=h_u_cla32_and1697_h_u_cla32_and1695_y0 _y0=h_u_cla32_and1697_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1698_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and1698_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and1698_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1698_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and1698_y0
.names h_u_cla32_and1698_y0 h_u_cla32_and1699_h_u_cla32_and1698_y0
1 1
.names h_u_cla32_and1697_y0 h_u_cla32_and1699_h_u_cla32_and1697_y0
1 1
.subckt and_gate _a=h_u_cla32_and1699_h_u_cla32_and1698_y0 _b=h_u_cla32_and1699_h_u_cla32_and1697_y0 _y0=h_u_cla32_and1699_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and1700_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and1700_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and1700_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and1700_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and1700_y0
.names h_u_cla32_and1700_y0 h_u_cla32_and1701_h_u_cla32_and1700_y0
1 1
.names h_u_cla32_and1699_y0 h_u_cla32_and1701_h_u_cla32_and1699_y0
1 1
.subckt and_gate _a=h_u_cla32_and1701_h_u_cla32_and1700_y0 _b=h_u_cla32_and1701_h_u_cla32_and1699_y0 _y0=h_u_cla32_and1701_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and1702_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and1702_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and1702_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and1702_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and1702_y0
.names h_u_cla32_and1702_y0 h_u_cla32_and1703_h_u_cla32_and1702_y0
1 1
.names h_u_cla32_and1701_y0 h_u_cla32_and1703_h_u_cla32_and1701_y0
1 1
.subckt and_gate _a=h_u_cla32_and1703_h_u_cla32_and1702_y0 _b=h_u_cla32_and1703_h_u_cla32_and1701_y0 _y0=h_u_cla32_and1703_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and1704_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and1704_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and1704_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and1704_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and1704_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and1705_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and1705_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and1705_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and1705_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and1705_y0
.names h_u_cla32_and1705_y0 h_u_cla32_and1706_h_u_cla32_and1705_y0
1 1
.names h_u_cla32_and1704_y0 h_u_cla32_and1706_h_u_cla32_and1704_y0
1 1
.subckt and_gate _a=h_u_cla32_and1706_h_u_cla32_and1705_y0 _b=h_u_cla32_and1706_h_u_cla32_and1704_y0 _y0=h_u_cla32_and1706_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and1707_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and1707_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and1707_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and1707_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and1707_y0
.names h_u_cla32_and1707_y0 h_u_cla32_and1708_h_u_cla32_and1707_y0
1 1
.names h_u_cla32_and1706_y0 h_u_cla32_and1708_h_u_cla32_and1706_y0
1 1
.subckt and_gate _a=h_u_cla32_and1708_h_u_cla32_and1707_y0 _b=h_u_cla32_and1708_h_u_cla32_and1706_y0 _y0=h_u_cla32_and1708_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and1709_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and1709_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and1709_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and1709_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and1709_y0
.names h_u_cla32_and1709_y0 h_u_cla32_and1710_h_u_cla32_and1709_y0
1 1
.names h_u_cla32_and1708_y0 h_u_cla32_and1710_h_u_cla32_and1708_y0
1 1
.subckt and_gate _a=h_u_cla32_and1710_h_u_cla32_and1709_y0 _b=h_u_cla32_and1710_h_u_cla32_and1708_y0 _y0=h_u_cla32_and1710_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and1711_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and1711_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and1711_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and1711_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and1711_y0
.names h_u_cla32_and1711_y0 h_u_cla32_and1712_h_u_cla32_and1711_y0
1 1
.names h_u_cla32_and1710_y0 h_u_cla32_and1712_h_u_cla32_and1710_y0
1 1
.subckt and_gate _a=h_u_cla32_and1712_h_u_cla32_and1711_y0 _b=h_u_cla32_and1712_h_u_cla32_and1710_y0 _y0=h_u_cla32_and1712_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1713_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and1713_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and1713_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1713_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and1713_y0
.names h_u_cla32_and1713_y0 h_u_cla32_and1714_h_u_cla32_and1713_y0
1 1
.names h_u_cla32_and1712_y0 h_u_cla32_and1714_h_u_cla32_and1712_y0
1 1
.subckt and_gate _a=h_u_cla32_and1714_h_u_cla32_and1713_y0 _b=h_u_cla32_and1714_h_u_cla32_and1712_y0 _y0=h_u_cla32_and1714_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1715_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and1715_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and1715_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1715_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and1715_y0
.names h_u_cla32_and1715_y0 h_u_cla32_and1716_h_u_cla32_and1715_y0
1 1
.names h_u_cla32_and1714_y0 h_u_cla32_and1716_h_u_cla32_and1714_y0
1 1
.subckt and_gate _a=h_u_cla32_and1716_h_u_cla32_and1715_y0 _b=h_u_cla32_and1716_h_u_cla32_and1714_y0 _y0=h_u_cla32_and1716_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and1717_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and1717_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and1717_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and1717_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and1717_y0
.names h_u_cla32_and1717_y0 h_u_cla32_and1718_h_u_cla32_and1717_y0
1 1
.names h_u_cla32_and1716_y0 h_u_cla32_and1718_h_u_cla32_and1716_y0
1 1
.subckt and_gate _a=h_u_cla32_and1718_h_u_cla32_and1717_y0 _b=h_u_cla32_and1718_h_u_cla32_and1716_y0 _y0=h_u_cla32_and1718_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and1719_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and1719_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and1719_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and1719_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and1719_y0
.names h_u_cla32_and1719_y0 h_u_cla32_and1720_h_u_cla32_and1719_y0
1 1
.names h_u_cla32_and1718_y0 h_u_cla32_and1720_h_u_cla32_and1718_y0
1 1
.subckt and_gate _a=h_u_cla32_and1720_h_u_cla32_and1719_y0 _b=h_u_cla32_and1720_h_u_cla32_and1718_y0 _y0=h_u_cla32_and1720_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and1721_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and1721_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and1721_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and1721_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and1721_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and1722_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and1722_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and1722_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and1722_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and1722_y0
.names h_u_cla32_and1722_y0 h_u_cla32_and1723_h_u_cla32_and1722_y0
1 1
.names h_u_cla32_and1721_y0 h_u_cla32_and1723_h_u_cla32_and1721_y0
1 1
.subckt and_gate _a=h_u_cla32_and1723_h_u_cla32_and1722_y0 _b=h_u_cla32_and1723_h_u_cla32_and1721_y0 _y0=h_u_cla32_and1723_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and1724_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and1724_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and1724_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and1724_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and1724_y0
.names h_u_cla32_and1724_y0 h_u_cla32_and1725_h_u_cla32_and1724_y0
1 1
.names h_u_cla32_and1723_y0 h_u_cla32_and1725_h_u_cla32_and1723_y0
1 1
.subckt and_gate _a=h_u_cla32_and1725_h_u_cla32_and1724_y0 _b=h_u_cla32_and1725_h_u_cla32_and1723_y0 _y0=h_u_cla32_and1725_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and1726_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and1726_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and1726_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and1726_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and1726_y0
.names h_u_cla32_and1726_y0 h_u_cla32_and1727_h_u_cla32_and1726_y0
1 1
.names h_u_cla32_and1725_y0 h_u_cla32_and1727_h_u_cla32_and1725_y0
1 1
.subckt and_gate _a=h_u_cla32_and1727_h_u_cla32_and1726_y0 _b=h_u_cla32_and1727_h_u_cla32_and1725_y0 _y0=h_u_cla32_and1727_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1728_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and1728_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and1728_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1728_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and1728_y0
.names h_u_cla32_and1728_y0 h_u_cla32_and1729_h_u_cla32_and1728_y0
1 1
.names h_u_cla32_and1727_y0 h_u_cla32_and1729_h_u_cla32_and1727_y0
1 1
.subckt and_gate _a=h_u_cla32_and1729_h_u_cla32_and1728_y0 _b=h_u_cla32_and1729_h_u_cla32_and1727_y0 _y0=h_u_cla32_and1729_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1730_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and1730_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and1730_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1730_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and1730_y0
.names h_u_cla32_and1730_y0 h_u_cla32_and1731_h_u_cla32_and1730_y0
1 1
.names h_u_cla32_and1729_y0 h_u_cla32_and1731_h_u_cla32_and1729_y0
1 1
.subckt and_gate _a=h_u_cla32_and1731_h_u_cla32_and1730_y0 _b=h_u_cla32_and1731_h_u_cla32_and1729_y0 _y0=h_u_cla32_and1731_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and1732_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and1732_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and1732_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and1732_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and1732_y0
.names h_u_cla32_and1732_y0 h_u_cla32_and1733_h_u_cla32_and1732_y0
1 1
.names h_u_cla32_and1731_y0 h_u_cla32_and1733_h_u_cla32_and1731_y0
1 1
.subckt and_gate _a=h_u_cla32_and1733_h_u_cla32_and1732_y0 _b=h_u_cla32_and1733_h_u_cla32_and1731_y0 _y0=h_u_cla32_and1733_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and1734_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and1734_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and1734_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and1734_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and1734_y0
.names h_u_cla32_and1734_y0 h_u_cla32_and1735_h_u_cla32_and1734_y0
1 1
.names h_u_cla32_and1733_y0 h_u_cla32_and1735_h_u_cla32_and1733_y0
1 1
.subckt and_gate _a=h_u_cla32_and1735_h_u_cla32_and1734_y0 _b=h_u_cla32_and1735_h_u_cla32_and1733_y0 _y0=h_u_cla32_and1735_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and1736_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and1736_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and1736_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and1736_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and1736_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and1737_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and1737_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and1737_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and1737_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and1737_y0
.names h_u_cla32_and1737_y0 h_u_cla32_and1738_h_u_cla32_and1737_y0
1 1
.names h_u_cla32_and1736_y0 h_u_cla32_and1738_h_u_cla32_and1736_y0
1 1
.subckt and_gate _a=h_u_cla32_and1738_h_u_cla32_and1737_y0 _b=h_u_cla32_and1738_h_u_cla32_and1736_y0 _y0=h_u_cla32_and1738_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and1739_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and1739_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and1739_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and1739_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and1739_y0
.names h_u_cla32_and1739_y0 h_u_cla32_and1740_h_u_cla32_and1739_y0
1 1
.names h_u_cla32_and1738_y0 h_u_cla32_and1740_h_u_cla32_and1738_y0
1 1
.subckt and_gate _a=h_u_cla32_and1740_h_u_cla32_and1739_y0 _b=h_u_cla32_and1740_h_u_cla32_and1738_y0 _y0=h_u_cla32_and1740_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1741_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and1741_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and1741_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1741_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and1741_y0
.names h_u_cla32_and1741_y0 h_u_cla32_and1742_h_u_cla32_and1741_y0
1 1
.names h_u_cla32_and1740_y0 h_u_cla32_and1742_h_u_cla32_and1740_y0
1 1
.subckt and_gate _a=h_u_cla32_and1742_h_u_cla32_and1741_y0 _b=h_u_cla32_and1742_h_u_cla32_and1740_y0 _y0=h_u_cla32_and1742_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1743_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and1743_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and1743_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1743_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and1743_y0
.names h_u_cla32_and1743_y0 h_u_cla32_and1744_h_u_cla32_and1743_y0
1 1
.names h_u_cla32_and1742_y0 h_u_cla32_and1744_h_u_cla32_and1742_y0
1 1
.subckt and_gate _a=h_u_cla32_and1744_h_u_cla32_and1743_y0 _b=h_u_cla32_and1744_h_u_cla32_and1742_y0 _y0=h_u_cla32_and1744_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and1745_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and1745_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and1745_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and1745_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and1745_y0
.names h_u_cla32_and1745_y0 h_u_cla32_and1746_h_u_cla32_and1745_y0
1 1
.names h_u_cla32_and1744_y0 h_u_cla32_and1746_h_u_cla32_and1744_y0
1 1
.subckt and_gate _a=h_u_cla32_and1746_h_u_cla32_and1745_y0 _b=h_u_cla32_and1746_h_u_cla32_and1744_y0 _y0=h_u_cla32_and1746_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and1747_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and1747_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and1747_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and1747_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and1747_y0
.names h_u_cla32_and1747_y0 h_u_cla32_and1748_h_u_cla32_and1747_y0
1 1
.names h_u_cla32_and1746_y0 h_u_cla32_and1748_h_u_cla32_and1746_y0
1 1
.subckt and_gate _a=h_u_cla32_and1748_h_u_cla32_and1747_y0 _b=h_u_cla32_and1748_h_u_cla32_and1746_y0 _y0=h_u_cla32_and1748_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and1749_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and1749_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and1749_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and1749_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and1749_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and1750_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and1750_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and1750_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and1750_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and1750_y0
.names h_u_cla32_and1750_y0 h_u_cla32_and1751_h_u_cla32_and1750_y0
1 1
.names h_u_cla32_and1749_y0 h_u_cla32_and1751_h_u_cla32_and1749_y0
1 1
.subckt and_gate _a=h_u_cla32_and1751_h_u_cla32_and1750_y0 _b=h_u_cla32_and1751_h_u_cla32_and1749_y0 _y0=h_u_cla32_and1751_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1752_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and1752_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and1752_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1752_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and1752_y0
.names h_u_cla32_and1752_y0 h_u_cla32_and1753_h_u_cla32_and1752_y0
1 1
.names h_u_cla32_and1751_y0 h_u_cla32_and1753_h_u_cla32_and1751_y0
1 1
.subckt and_gate _a=h_u_cla32_and1753_h_u_cla32_and1752_y0 _b=h_u_cla32_and1753_h_u_cla32_and1751_y0 _y0=h_u_cla32_and1753_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1754_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and1754_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and1754_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1754_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and1754_y0
.names h_u_cla32_and1754_y0 h_u_cla32_and1755_h_u_cla32_and1754_y0
1 1
.names h_u_cla32_and1753_y0 h_u_cla32_and1755_h_u_cla32_and1753_y0
1 1
.subckt and_gate _a=h_u_cla32_and1755_h_u_cla32_and1754_y0 _b=h_u_cla32_and1755_h_u_cla32_and1753_y0 _y0=h_u_cla32_and1755_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and1756_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and1756_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and1756_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and1756_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and1756_y0
.names h_u_cla32_and1756_y0 h_u_cla32_and1757_h_u_cla32_and1756_y0
1 1
.names h_u_cla32_and1755_y0 h_u_cla32_and1757_h_u_cla32_and1755_y0
1 1
.subckt and_gate _a=h_u_cla32_and1757_h_u_cla32_and1756_y0 _b=h_u_cla32_and1757_h_u_cla32_and1755_y0 _y0=h_u_cla32_and1757_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and1758_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and1758_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and1758_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and1758_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and1758_y0
.names h_u_cla32_and1758_y0 h_u_cla32_and1759_h_u_cla32_and1758_y0
1 1
.names h_u_cla32_and1757_y0 h_u_cla32_and1759_h_u_cla32_and1757_y0
1 1
.subckt and_gate _a=h_u_cla32_and1759_h_u_cla32_and1758_y0 _b=h_u_cla32_and1759_h_u_cla32_and1757_y0 _y0=h_u_cla32_and1759_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and1760_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and1760_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and1760_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and1760_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and1760_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1761_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and1761_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and1761_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1761_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and1761_y0
.names h_u_cla32_and1761_y0 h_u_cla32_and1762_h_u_cla32_and1761_y0
1 1
.names h_u_cla32_and1760_y0 h_u_cla32_and1762_h_u_cla32_and1760_y0
1 1
.subckt and_gate _a=h_u_cla32_and1762_h_u_cla32_and1761_y0 _b=h_u_cla32_and1762_h_u_cla32_and1760_y0 _y0=h_u_cla32_and1762_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1763_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and1763_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and1763_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1763_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and1763_y0
.names h_u_cla32_and1763_y0 h_u_cla32_and1764_h_u_cla32_and1763_y0
1 1
.names h_u_cla32_and1762_y0 h_u_cla32_and1764_h_u_cla32_and1762_y0
1 1
.subckt and_gate _a=h_u_cla32_and1764_h_u_cla32_and1763_y0 _b=h_u_cla32_and1764_h_u_cla32_and1762_y0 _y0=h_u_cla32_and1764_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and1765_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and1765_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and1765_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and1765_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and1765_y0
.names h_u_cla32_and1765_y0 h_u_cla32_and1766_h_u_cla32_and1765_y0
1 1
.names h_u_cla32_and1764_y0 h_u_cla32_and1766_h_u_cla32_and1764_y0
1 1
.subckt and_gate _a=h_u_cla32_and1766_h_u_cla32_and1765_y0 _b=h_u_cla32_and1766_h_u_cla32_and1764_y0 _y0=h_u_cla32_and1766_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and1767_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and1767_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and1767_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and1767_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and1767_y0
.names h_u_cla32_and1767_y0 h_u_cla32_and1768_h_u_cla32_and1767_y0
1 1
.names h_u_cla32_and1766_y0 h_u_cla32_and1768_h_u_cla32_and1766_y0
1 1
.subckt and_gate _a=h_u_cla32_and1768_h_u_cla32_and1767_y0 _b=h_u_cla32_and1768_h_u_cla32_and1766_y0 _y0=h_u_cla32_and1768_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1769_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and1769_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and1769_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1769_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and1769_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1770_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and1770_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and1770_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1770_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and1770_y0
.names h_u_cla32_and1770_y0 h_u_cla32_and1771_h_u_cla32_and1770_y0
1 1
.names h_u_cla32_and1769_y0 h_u_cla32_and1771_h_u_cla32_and1769_y0
1 1
.subckt and_gate _a=h_u_cla32_and1771_h_u_cla32_and1770_y0 _b=h_u_cla32_and1771_h_u_cla32_and1769_y0 _y0=h_u_cla32_and1771_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and1772_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and1772_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and1772_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and1772_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and1772_y0
.names h_u_cla32_and1772_y0 h_u_cla32_and1773_h_u_cla32_and1772_y0
1 1
.names h_u_cla32_and1771_y0 h_u_cla32_and1773_h_u_cla32_and1771_y0
1 1
.subckt and_gate _a=h_u_cla32_and1773_h_u_cla32_and1772_y0 _b=h_u_cla32_and1773_h_u_cla32_and1771_y0 _y0=h_u_cla32_and1773_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and1774_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and1774_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and1774_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and1774_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and1774_y0
.names h_u_cla32_and1774_y0 h_u_cla32_and1775_h_u_cla32_and1774_y0
1 1
.names h_u_cla32_and1773_y0 h_u_cla32_and1775_h_u_cla32_and1773_y0
1 1
.subckt and_gate _a=h_u_cla32_and1775_h_u_cla32_and1774_y0 _b=h_u_cla32_and1775_h_u_cla32_and1773_y0 _y0=h_u_cla32_and1775_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1776_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and1776_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and1776_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1776_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and1776_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and1777_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and1777_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and1777_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and1777_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and1777_y0
.names h_u_cla32_and1777_y0 h_u_cla32_and1778_h_u_cla32_and1777_y0
1 1
.names h_u_cla32_and1776_y0 h_u_cla32_and1778_h_u_cla32_and1776_y0
1 1
.subckt and_gate _a=h_u_cla32_and1778_h_u_cla32_and1777_y0 _b=h_u_cla32_and1778_h_u_cla32_and1776_y0 _y0=h_u_cla32_and1778_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and1779_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and1779_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and1779_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and1779_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and1779_y0
.names h_u_cla32_and1779_y0 h_u_cla32_and1780_h_u_cla32_and1779_y0
1 1
.names h_u_cla32_and1778_y0 h_u_cla32_and1780_h_u_cla32_and1778_y0
1 1
.subckt and_gate _a=h_u_cla32_and1780_h_u_cla32_and1779_y0 _b=h_u_cla32_and1780_h_u_cla32_and1778_y0 _y0=h_u_cla32_and1780_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and1781_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and1781_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and1781_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and1781_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and1781_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and1782_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and1782_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and1782_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and1782_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and1782_y0
.names h_u_cla32_and1782_y0 h_u_cla32_and1783_h_u_cla32_and1782_y0
1 1
.names h_u_cla32_and1781_y0 h_u_cla32_and1783_h_u_cla32_and1781_y0
1 1
.subckt and_gate _a=h_u_cla32_and1783_h_u_cla32_and1782_y0 _b=h_u_cla32_and1783_h_u_cla32_and1781_y0 _y0=h_u_cla32_and1783_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and1784_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and1784_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and1784_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and1784_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and1784_y0
.names h_u_cla32_and1784_y0 h_u_cla32_or136_h_u_cla32_and1784_y0
1 1
.names h_u_cla32_and1528_y0 h_u_cla32_or136_h_u_cla32_and1528_y0
1 1
.subckt or_gate _a=h_u_cla32_or136_h_u_cla32_and1784_y0 _b=h_u_cla32_or136_h_u_cla32_and1528_y0 _y0=h_u_cla32_or136_y0
.names h_u_cla32_or136_y0 h_u_cla32_or137_h_u_cla32_or136_y0
1 1
.names h_u_cla32_and1559_y0 h_u_cla32_or137_h_u_cla32_and1559_y0
1 1
.subckt or_gate _a=h_u_cla32_or137_h_u_cla32_or136_y0 _b=h_u_cla32_or137_h_u_cla32_and1559_y0 _y0=h_u_cla32_or137_y0
.names h_u_cla32_or137_y0 h_u_cla32_or138_h_u_cla32_or137_y0
1 1
.names h_u_cla32_and1588_y0 h_u_cla32_or138_h_u_cla32_and1588_y0
1 1
.subckt or_gate _a=h_u_cla32_or138_h_u_cla32_or137_y0 _b=h_u_cla32_or138_h_u_cla32_and1588_y0 _y0=h_u_cla32_or138_y0
.names h_u_cla32_or138_y0 h_u_cla32_or139_h_u_cla32_or138_y0
1 1
.names h_u_cla32_and1615_y0 h_u_cla32_or139_h_u_cla32_and1615_y0
1 1
.subckt or_gate _a=h_u_cla32_or139_h_u_cla32_or138_y0 _b=h_u_cla32_or139_h_u_cla32_and1615_y0 _y0=h_u_cla32_or139_y0
.names h_u_cla32_or139_y0 h_u_cla32_or140_h_u_cla32_or139_y0
1 1
.names h_u_cla32_and1640_y0 h_u_cla32_or140_h_u_cla32_and1640_y0
1 1
.subckt or_gate _a=h_u_cla32_or140_h_u_cla32_or139_y0 _b=h_u_cla32_or140_h_u_cla32_and1640_y0 _y0=h_u_cla32_or140_y0
.names h_u_cla32_or140_y0 h_u_cla32_or141_h_u_cla32_or140_y0
1 1
.names h_u_cla32_and1663_y0 h_u_cla32_or141_h_u_cla32_and1663_y0
1 1
.subckt or_gate _a=h_u_cla32_or141_h_u_cla32_or140_y0 _b=h_u_cla32_or141_h_u_cla32_and1663_y0 _y0=h_u_cla32_or141_y0
.names h_u_cla32_or141_y0 h_u_cla32_or142_h_u_cla32_or141_y0
1 1
.names h_u_cla32_and1684_y0 h_u_cla32_or142_h_u_cla32_and1684_y0
1 1
.subckt or_gate _a=h_u_cla32_or142_h_u_cla32_or141_y0 _b=h_u_cla32_or142_h_u_cla32_and1684_y0 _y0=h_u_cla32_or142_y0
.names h_u_cla32_or142_y0 h_u_cla32_or143_h_u_cla32_or142_y0
1 1
.names h_u_cla32_and1703_y0 h_u_cla32_or143_h_u_cla32_and1703_y0
1 1
.subckt or_gate _a=h_u_cla32_or143_h_u_cla32_or142_y0 _b=h_u_cla32_or143_h_u_cla32_and1703_y0 _y0=h_u_cla32_or143_y0
.names h_u_cla32_or143_y0 h_u_cla32_or144_h_u_cla32_or143_y0
1 1
.names h_u_cla32_and1720_y0 h_u_cla32_or144_h_u_cla32_and1720_y0
1 1
.subckt or_gate _a=h_u_cla32_or144_h_u_cla32_or143_y0 _b=h_u_cla32_or144_h_u_cla32_and1720_y0 _y0=h_u_cla32_or144_y0
.names h_u_cla32_or144_y0 h_u_cla32_or145_h_u_cla32_or144_y0
1 1
.names h_u_cla32_and1735_y0 h_u_cla32_or145_h_u_cla32_and1735_y0
1 1
.subckt or_gate _a=h_u_cla32_or145_h_u_cla32_or144_y0 _b=h_u_cla32_or145_h_u_cla32_and1735_y0 _y0=h_u_cla32_or145_y0
.names h_u_cla32_or145_y0 h_u_cla32_or146_h_u_cla32_or145_y0
1 1
.names h_u_cla32_and1748_y0 h_u_cla32_or146_h_u_cla32_and1748_y0
1 1
.subckt or_gate _a=h_u_cla32_or146_h_u_cla32_or145_y0 _b=h_u_cla32_or146_h_u_cla32_and1748_y0 _y0=h_u_cla32_or146_y0
.names h_u_cla32_or146_y0 h_u_cla32_or147_h_u_cla32_or146_y0
1 1
.names h_u_cla32_and1759_y0 h_u_cla32_or147_h_u_cla32_and1759_y0
1 1
.subckt or_gate _a=h_u_cla32_or147_h_u_cla32_or146_y0 _b=h_u_cla32_or147_h_u_cla32_and1759_y0 _y0=h_u_cla32_or147_y0
.names h_u_cla32_or147_y0 h_u_cla32_or148_h_u_cla32_or147_y0
1 1
.names h_u_cla32_and1768_y0 h_u_cla32_or148_h_u_cla32_and1768_y0
1 1
.subckt or_gate _a=h_u_cla32_or148_h_u_cla32_or147_y0 _b=h_u_cla32_or148_h_u_cla32_and1768_y0 _y0=h_u_cla32_or148_y0
.names h_u_cla32_or148_y0 h_u_cla32_or149_h_u_cla32_or148_y0
1 1
.names h_u_cla32_and1775_y0 h_u_cla32_or149_h_u_cla32_and1775_y0
1 1
.subckt or_gate _a=h_u_cla32_or149_h_u_cla32_or148_y0 _b=h_u_cla32_or149_h_u_cla32_and1775_y0 _y0=h_u_cla32_or149_y0
.names h_u_cla32_or149_y0 h_u_cla32_or150_h_u_cla32_or149_y0
1 1
.names h_u_cla32_and1780_y0 h_u_cla32_or150_h_u_cla32_and1780_y0
1 1
.subckt or_gate _a=h_u_cla32_or150_h_u_cla32_or149_y0 _b=h_u_cla32_or150_h_u_cla32_and1780_y0 _y0=h_u_cla32_or150_y0
.names h_u_cla32_or150_y0 h_u_cla32_or151_h_u_cla32_or150_y0
1 1
.names h_u_cla32_and1783_y0 h_u_cla32_or151_h_u_cla32_and1783_y0
1 1
.subckt or_gate _a=h_u_cla32_or151_h_u_cla32_or150_y0 _b=h_u_cla32_or151_h_u_cla32_and1783_y0 _y0=h_u_cla32_or151_y0
.names h_u_cla32_pg_logic16_y1 h_u_cla32_or152_h_u_cla32_pg_logic16_y1
1 1
.names h_u_cla32_or151_y0 h_u_cla32_or152_h_u_cla32_or151_y0
1 1
.subckt or_gate _a=h_u_cla32_or152_h_u_cla32_pg_logic16_y1 _b=h_u_cla32_or152_h_u_cla32_or151_y0 _y0=h_u_cla32_or152_y0
.names a_17 h_u_cla32_pg_logic17_a_17
1 1
.names b_17 h_u_cla32_pg_logic17_b_17
1 1
.subckt pg_logic a=h_u_cla32_pg_logic17_a_17 b=h_u_cla32_pg_logic17_b_17 pg_logic_y0=h_u_cla32_pg_logic17_y0 pg_logic_y1=h_u_cla32_pg_logic17_y1 pg_logic_y2=h_u_cla32_pg_logic17_y2
.names h_u_cla32_pg_logic17_y2 h_u_cla32_xor17_h_u_cla32_pg_logic17_y2
1 1
.names h_u_cla32_or152_y0 h_u_cla32_xor17_h_u_cla32_or152_y0
1 1
.subckt xor_gate _a=h_u_cla32_xor17_h_u_cla32_pg_logic17_y2 _b=h_u_cla32_xor17_h_u_cla32_or152_y0 _y0=h_u_cla32_xor17_y0
.names h_u_cla32_pg_logic0_y0 h_u_cla32_and1785_h_u_cla32_pg_logic0_y0
1 1
.names constant_wire_0 h_u_cla32_and1785_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1785_h_u_cla32_pg_logic0_y0 _b=h_u_cla32_and1785_constant_wire_0 _y0=h_u_cla32_and1785_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and1786_h_u_cla32_pg_logic1_y0
1 1
.names constant_wire_0 h_u_cla32_and1786_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1786_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and1786_constant_wire_0 _y0=h_u_cla32_and1786_y0
.names h_u_cla32_and1786_y0 h_u_cla32_and1787_h_u_cla32_and1786_y0
1 1
.names h_u_cla32_and1785_y0 h_u_cla32_and1787_h_u_cla32_and1785_y0
1 1
.subckt and_gate _a=h_u_cla32_and1787_h_u_cla32_and1786_y0 _b=h_u_cla32_and1787_h_u_cla32_and1785_y0 _y0=h_u_cla32_and1787_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and1788_h_u_cla32_pg_logic2_y0
1 1
.names constant_wire_0 h_u_cla32_and1788_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1788_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and1788_constant_wire_0 _y0=h_u_cla32_and1788_y0
.names h_u_cla32_and1788_y0 h_u_cla32_and1789_h_u_cla32_and1788_y0
1 1
.names h_u_cla32_and1787_y0 h_u_cla32_and1789_h_u_cla32_and1787_y0
1 1
.subckt and_gate _a=h_u_cla32_and1789_h_u_cla32_and1788_y0 _b=h_u_cla32_and1789_h_u_cla32_and1787_y0 _y0=h_u_cla32_and1789_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and1790_h_u_cla32_pg_logic3_y0
1 1
.names constant_wire_0 h_u_cla32_and1790_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1790_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and1790_constant_wire_0 _y0=h_u_cla32_and1790_y0
.names h_u_cla32_and1790_y0 h_u_cla32_and1791_h_u_cla32_and1790_y0
1 1
.names h_u_cla32_and1789_y0 h_u_cla32_and1791_h_u_cla32_and1789_y0
1 1
.subckt and_gate _a=h_u_cla32_and1791_h_u_cla32_and1790_y0 _b=h_u_cla32_and1791_h_u_cla32_and1789_y0 _y0=h_u_cla32_and1791_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and1792_h_u_cla32_pg_logic4_y0
1 1
.names constant_wire_0 h_u_cla32_and1792_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1792_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and1792_constant_wire_0 _y0=h_u_cla32_and1792_y0
.names h_u_cla32_and1792_y0 h_u_cla32_and1793_h_u_cla32_and1792_y0
1 1
.names h_u_cla32_and1791_y0 h_u_cla32_and1793_h_u_cla32_and1791_y0
1 1
.subckt and_gate _a=h_u_cla32_and1793_h_u_cla32_and1792_y0 _b=h_u_cla32_and1793_h_u_cla32_and1791_y0 _y0=h_u_cla32_and1793_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and1794_h_u_cla32_pg_logic5_y0
1 1
.names constant_wire_0 h_u_cla32_and1794_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1794_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and1794_constant_wire_0 _y0=h_u_cla32_and1794_y0
.names h_u_cla32_and1794_y0 h_u_cla32_and1795_h_u_cla32_and1794_y0
1 1
.names h_u_cla32_and1793_y0 h_u_cla32_and1795_h_u_cla32_and1793_y0
1 1
.subckt and_gate _a=h_u_cla32_and1795_h_u_cla32_and1794_y0 _b=h_u_cla32_and1795_h_u_cla32_and1793_y0 _y0=h_u_cla32_and1795_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and1796_h_u_cla32_pg_logic6_y0
1 1
.names constant_wire_0 h_u_cla32_and1796_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1796_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and1796_constant_wire_0 _y0=h_u_cla32_and1796_y0
.names h_u_cla32_and1796_y0 h_u_cla32_and1797_h_u_cla32_and1796_y0
1 1
.names h_u_cla32_and1795_y0 h_u_cla32_and1797_h_u_cla32_and1795_y0
1 1
.subckt and_gate _a=h_u_cla32_and1797_h_u_cla32_and1796_y0 _b=h_u_cla32_and1797_h_u_cla32_and1795_y0 _y0=h_u_cla32_and1797_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and1798_h_u_cla32_pg_logic7_y0
1 1
.names constant_wire_0 h_u_cla32_and1798_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1798_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and1798_constant_wire_0 _y0=h_u_cla32_and1798_y0
.names h_u_cla32_and1798_y0 h_u_cla32_and1799_h_u_cla32_and1798_y0
1 1
.names h_u_cla32_and1797_y0 h_u_cla32_and1799_h_u_cla32_and1797_y0
1 1
.subckt and_gate _a=h_u_cla32_and1799_h_u_cla32_and1798_y0 _b=h_u_cla32_and1799_h_u_cla32_and1797_y0 _y0=h_u_cla32_and1799_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and1800_h_u_cla32_pg_logic8_y0
1 1
.names constant_wire_0 h_u_cla32_and1800_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1800_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and1800_constant_wire_0 _y0=h_u_cla32_and1800_y0
.names h_u_cla32_and1800_y0 h_u_cla32_and1801_h_u_cla32_and1800_y0
1 1
.names h_u_cla32_and1799_y0 h_u_cla32_and1801_h_u_cla32_and1799_y0
1 1
.subckt and_gate _a=h_u_cla32_and1801_h_u_cla32_and1800_y0 _b=h_u_cla32_and1801_h_u_cla32_and1799_y0 _y0=h_u_cla32_and1801_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and1802_h_u_cla32_pg_logic9_y0
1 1
.names constant_wire_0 h_u_cla32_and1802_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1802_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and1802_constant_wire_0 _y0=h_u_cla32_and1802_y0
.names h_u_cla32_and1802_y0 h_u_cla32_and1803_h_u_cla32_and1802_y0
1 1
.names h_u_cla32_and1801_y0 h_u_cla32_and1803_h_u_cla32_and1801_y0
1 1
.subckt and_gate _a=h_u_cla32_and1803_h_u_cla32_and1802_y0 _b=h_u_cla32_and1803_h_u_cla32_and1801_y0 _y0=h_u_cla32_and1803_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and1804_h_u_cla32_pg_logic10_y0
1 1
.names constant_wire_0 h_u_cla32_and1804_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1804_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and1804_constant_wire_0 _y0=h_u_cla32_and1804_y0
.names h_u_cla32_and1804_y0 h_u_cla32_and1805_h_u_cla32_and1804_y0
1 1
.names h_u_cla32_and1803_y0 h_u_cla32_and1805_h_u_cla32_and1803_y0
1 1
.subckt and_gate _a=h_u_cla32_and1805_h_u_cla32_and1804_y0 _b=h_u_cla32_and1805_h_u_cla32_and1803_y0 _y0=h_u_cla32_and1805_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and1806_h_u_cla32_pg_logic11_y0
1 1
.names constant_wire_0 h_u_cla32_and1806_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1806_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and1806_constant_wire_0 _y0=h_u_cla32_and1806_y0
.names h_u_cla32_and1806_y0 h_u_cla32_and1807_h_u_cla32_and1806_y0
1 1
.names h_u_cla32_and1805_y0 h_u_cla32_and1807_h_u_cla32_and1805_y0
1 1
.subckt and_gate _a=h_u_cla32_and1807_h_u_cla32_and1806_y0 _b=h_u_cla32_and1807_h_u_cla32_and1805_y0 _y0=h_u_cla32_and1807_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and1808_h_u_cla32_pg_logic12_y0
1 1
.names constant_wire_0 h_u_cla32_and1808_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1808_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and1808_constant_wire_0 _y0=h_u_cla32_and1808_y0
.names h_u_cla32_and1808_y0 h_u_cla32_and1809_h_u_cla32_and1808_y0
1 1
.names h_u_cla32_and1807_y0 h_u_cla32_and1809_h_u_cla32_and1807_y0
1 1
.subckt and_gate _a=h_u_cla32_and1809_h_u_cla32_and1808_y0 _b=h_u_cla32_and1809_h_u_cla32_and1807_y0 _y0=h_u_cla32_and1809_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1810_h_u_cla32_pg_logic13_y0
1 1
.names constant_wire_0 h_u_cla32_and1810_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1810_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1810_constant_wire_0 _y0=h_u_cla32_and1810_y0
.names h_u_cla32_and1810_y0 h_u_cla32_and1811_h_u_cla32_and1810_y0
1 1
.names h_u_cla32_and1809_y0 h_u_cla32_and1811_h_u_cla32_and1809_y0
1 1
.subckt and_gate _a=h_u_cla32_and1811_h_u_cla32_and1810_y0 _b=h_u_cla32_and1811_h_u_cla32_and1809_y0 _y0=h_u_cla32_and1811_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1812_h_u_cla32_pg_logic14_y0
1 1
.names constant_wire_0 h_u_cla32_and1812_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1812_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1812_constant_wire_0 _y0=h_u_cla32_and1812_y0
.names h_u_cla32_and1812_y0 h_u_cla32_and1813_h_u_cla32_and1812_y0
1 1
.names h_u_cla32_and1811_y0 h_u_cla32_and1813_h_u_cla32_and1811_y0
1 1
.subckt and_gate _a=h_u_cla32_and1813_h_u_cla32_and1812_y0 _b=h_u_cla32_and1813_h_u_cla32_and1811_y0 _y0=h_u_cla32_and1813_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and1814_h_u_cla32_pg_logic15_y0
1 1
.names constant_wire_0 h_u_cla32_and1814_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1814_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and1814_constant_wire_0 _y0=h_u_cla32_and1814_y0
.names h_u_cla32_and1814_y0 h_u_cla32_and1815_h_u_cla32_and1814_y0
1 1
.names h_u_cla32_and1813_y0 h_u_cla32_and1815_h_u_cla32_and1813_y0
1 1
.subckt and_gate _a=h_u_cla32_and1815_h_u_cla32_and1814_y0 _b=h_u_cla32_and1815_h_u_cla32_and1813_y0 _y0=h_u_cla32_and1815_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and1816_h_u_cla32_pg_logic16_y0
1 1
.names constant_wire_0 h_u_cla32_and1816_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1816_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and1816_constant_wire_0 _y0=h_u_cla32_and1816_y0
.names h_u_cla32_and1816_y0 h_u_cla32_and1817_h_u_cla32_and1816_y0
1 1
.names h_u_cla32_and1815_y0 h_u_cla32_and1817_h_u_cla32_and1815_y0
1 1
.subckt and_gate _a=h_u_cla32_and1817_h_u_cla32_and1816_y0 _b=h_u_cla32_and1817_h_u_cla32_and1815_y0 _y0=h_u_cla32_and1817_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and1818_h_u_cla32_pg_logic17_y0
1 1
.names constant_wire_0 h_u_cla32_and1818_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and1818_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and1818_constant_wire_0 _y0=h_u_cla32_and1818_y0
.names h_u_cla32_and1818_y0 h_u_cla32_and1819_h_u_cla32_and1818_y0
1 1
.names h_u_cla32_and1817_y0 h_u_cla32_and1819_h_u_cla32_and1817_y0
1 1
.subckt and_gate _a=h_u_cla32_and1819_h_u_cla32_and1818_y0 _b=h_u_cla32_and1819_h_u_cla32_and1817_y0 _y0=h_u_cla32_and1819_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and1820_h_u_cla32_pg_logic1_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1820_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1820_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and1820_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1820_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and1821_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1821_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1821_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and1821_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1821_y0
.names h_u_cla32_and1821_y0 h_u_cla32_and1822_h_u_cla32_and1821_y0
1 1
.names h_u_cla32_and1820_y0 h_u_cla32_and1822_h_u_cla32_and1820_y0
1 1
.subckt and_gate _a=h_u_cla32_and1822_h_u_cla32_and1821_y0 _b=h_u_cla32_and1822_h_u_cla32_and1820_y0 _y0=h_u_cla32_and1822_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and1823_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1823_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1823_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and1823_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1823_y0
.names h_u_cla32_and1823_y0 h_u_cla32_and1824_h_u_cla32_and1823_y0
1 1
.names h_u_cla32_and1822_y0 h_u_cla32_and1824_h_u_cla32_and1822_y0
1 1
.subckt and_gate _a=h_u_cla32_and1824_h_u_cla32_and1823_y0 _b=h_u_cla32_and1824_h_u_cla32_and1822_y0 _y0=h_u_cla32_and1824_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and1825_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1825_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1825_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and1825_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1825_y0
.names h_u_cla32_and1825_y0 h_u_cla32_and1826_h_u_cla32_and1825_y0
1 1
.names h_u_cla32_and1824_y0 h_u_cla32_and1826_h_u_cla32_and1824_y0
1 1
.subckt and_gate _a=h_u_cla32_and1826_h_u_cla32_and1825_y0 _b=h_u_cla32_and1826_h_u_cla32_and1824_y0 _y0=h_u_cla32_and1826_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and1827_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1827_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1827_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and1827_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1827_y0
.names h_u_cla32_and1827_y0 h_u_cla32_and1828_h_u_cla32_and1827_y0
1 1
.names h_u_cla32_and1826_y0 h_u_cla32_and1828_h_u_cla32_and1826_y0
1 1
.subckt and_gate _a=h_u_cla32_and1828_h_u_cla32_and1827_y0 _b=h_u_cla32_and1828_h_u_cla32_and1826_y0 _y0=h_u_cla32_and1828_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and1829_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1829_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1829_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and1829_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1829_y0
.names h_u_cla32_and1829_y0 h_u_cla32_and1830_h_u_cla32_and1829_y0
1 1
.names h_u_cla32_and1828_y0 h_u_cla32_and1830_h_u_cla32_and1828_y0
1 1
.subckt and_gate _a=h_u_cla32_and1830_h_u_cla32_and1829_y0 _b=h_u_cla32_and1830_h_u_cla32_and1828_y0 _y0=h_u_cla32_and1830_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and1831_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1831_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1831_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and1831_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1831_y0
.names h_u_cla32_and1831_y0 h_u_cla32_and1832_h_u_cla32_and1831_y0
1 1
.names h_u_cla32_and1830_y0 h_u_cla32_and1832_h_u_cla32_and1830_y0
1 1
.subckt and_gate _a=h_u_cla32_and1832_h_u_cla32_and1831_y0 _b=h_u_cla32_and1832_h_u_cla32_and1830_y0 _y0=h_u_cla32_and1832_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and1833_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1833_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1833_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and1833_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1833_y0
.names h_u_cla32_and1833_y0 h_u_cla32_and1834_h_u_cla32_and1833_y0
1 1
.names h_u_cla32_and1832_y0 h_u_cla32_and1834_h_u_cla32_and1832_y0
1 1
.subckt and_gate _a=h_u_cla32_and1834_h_u_cla32_and1833_y0 _b=h_u_cla32_and1834_h_u_cla32_and1832_y0 _y0=h_u_cla32_and1834_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and1835_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1835_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1835_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and1835_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1835_y0
.names h_u_cla32_and1835_y0 h_u_cla32_and1836_h_u_cla32_and1835_y0
1 1
.names h_u_cla32_and1834_y0 h_u_cla32_and1836_h_u_cla32_and1834_y0
1 1
.subckt and_gate _a=h_u_cla32_and1836_h_u_cla32_and1835_y0 _b=h_u_cla32_and1836_h_u_cla32_and1834_y0 _y0=h_u_cla32_and1836_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and1837_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1837_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1837_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and1837_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1837_y0
.names h_u_cla32_and1837_y0 h_u_cla32_and1838_h_u_cla32_and1837_y0
1 1
.names h_u_cla32_and1836_y0 h_u_cla32_and1838_h_u_cla32_and1836_y0
1 1
.subckt and_gate _a=h_u_cla32_and1838_h_u_cla32_and1837_y0 _b=h_u_cla32_and1838_h_u_cla32_and1836_y0 _y0=h_u_cla32_and1838_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and1839_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1839_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1839_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and1839_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1839_y0
.names h_u_cla32_and1839_y0 h_u_cla32_and1840_h_u_cla32_and1839_y0
1 1
.names h_u_cla32_and1838_y0 h_u_cla32_and1840_h_u_cla32_and1838_y0
1 1
.subckt and_gate _a=h_u_cla32_and1840_h_u_cla32_and1839_y0 _b=h_u_cla32_and1840_h_u_cla32_and1838_y0 _y0=h_u_cla32_and1840_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and1841_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1841_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1841_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and1841_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1841_y0
.names h_u_cla32_and1841_y0 h_u_cla32_and1842_h_u_cla32_and1841_y0
1 1
.names h_u_cla32_and1840_y0 h_u_cla32_and1842_h_u_cla32_and1840_y0
1 1
.subckt and_gate _a=h_u_cla32_and1842_h_u_cla32_and1841_y0 _b=h_u_cla32_and1842_h_u_cla32_and1840_y0 _y0=h_u_cla32_and1842_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1843_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1843_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1843_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1843_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1843_y0
.names h_u_cla32_and1843_y0 h_u_cla32_and1844_h_u_cla32_and1843_y0
1 1
.names h_u_cla32_and1842_y0 h_u_cla32_and1844_h_u_cla32_and1842_y0
1 1
.subckt and_gate _a=h_u_cla32_and1844_h_u_cla32_and1843_y0 _b=h_u_cla32_and1844_h_u_cla32_and1842_y0 _y0=h_u_cla32_and1844_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1845_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1845_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1845_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1845_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1845_y0
.names h_u_cla32_and1845_y0 h_u_cla32_and1846_h_u_cla32_and1845_y0
1 1
.names h_u_cla32_and1844_y0 h_u_cla32_and1846_h_u_cla32_and1844_y0
1 1
.subckt and_gate _a=h_u_cla32_and1846_h_u_cla32_and1845_y0 _b=h_u_cla32_and1846_h_u_cla32_and1844_y0 _y0=h_u_cla32_and1846_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and1847_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1847_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1847_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and1847_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1847_y0
.names h_u_cla32_and1847_y0 h_u_cla32_and1848_h_u_cla32_and1847_y0
1 1
.names h_u_cla32_and1846_y0 h_u_cla32_and1848_h_u_cla32_and1846_y0
1 1
.subckt and_gate _a=h_u_cla32_and1848_h_u_cla32_and1847_y0 _b=h_u_cla32_and1848_h_u_cla32_and1846_y0 _y0=h_u_cla32_and1848_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and1849_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1849_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1849_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and1849_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1849_y0
.names h_u_cla32_and1849_y0 h_u_cla32_and1850_h_u_cla32_and1849_y0
1 1
.names h_u_cla32_and1848_y0 h_u_cla32_and1850_h_u_cla32_and1848_y0
1 1
.subckt and_gate _a=h_u_cla32_and1850_h_u_cla32_and1849_y0 _b=h_u_cla32_and1850_h_u_cla32_and1848_y0 _y0=h_u_cla32_and1850_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and1851_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and1851_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and1851_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and1851_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and1851_y0
.names h_u_cla32_and1851_y0 h_u_cla32_and1852_h_u_cla32_and1851_y0
1 1
.names h_u_cla32_and1850_y0 h_u_cla32_and1852_h_u_cla32_and1850_y0
1 1
.subckt and_gate _a=h_u_cla32_and1852_h_u_cla32_and1851_y0 _b=h_u_cla32_and1852_h_u_cla32_and1850_y0 _y0=h_u_cla32_and1852_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and1853_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1853_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1853_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and1853_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1853_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and1854_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1854_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1854_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and1854_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1854_y0
.names h_u_cla32_and1854_y0 h_u_cla32_and1855_h_u_cla32_and1854_y0
1 1
.names h_u_cla32_and1853_y0 h_u_cla32_and1855_h_u_cla32_and1853_y0
1 1
.subckt and_gate _a=h_u_cla32_and1855_h_u_cla32_and1854_y0 _b=h_u_cla32_and1855_h_u_cla32_and1853_y0 _y0=h_u_cla32_and1855_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and1856_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1856_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1856_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and1856_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1856_y0
.names h_u_cla32_and1856_y0 h_u_cla32_and1857_h_u_cla32_and1856_y0
1 1
.names h_u_cla32_and1855_y0 h_u_cla32_and1857_h_u_cla32_and1855_y0
1 1
.subckt and_gate _a=h_u_cla32_and1857_h_u_cla32_and1856_y0 _b=h_u_cla32_and1857_h_u_cla32_and1855_y0 _y0=h_u_cla32_and1857_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and1858_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1858_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1858_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and1858_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1858_y0
.names h_u_cla32_and1858_y0 h_u_cla32_and1859_h_u_cla32_and1858_y0
1 1
.names h_u_cla32_and1857_y0 h_u_cla32_and1859_h_u_cla32_and1857_y0
1 1
.subckt and_gate _a=h_u_cla32_and1859_h_u_cla32_and1858_y0 _b=h_u_cla32_and1859_h_u_cla32_and1857_y0 _y0=h_u_cla32_and1859_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and1860_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1860_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1860_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and1860_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1860_y0
.names h_u_cla32_and1860_y0 h_u_cla32_and1861_h_u_cla32_and1860_y0
1 1
.names h_u_cla32_and1859_y0 h_u_cla32_and1861_h_u_cla32_and1859_y0
1 1
.subckt and_gate _a=h_u_cla32_and1861_h_u_cla32_and1860_y0 _b=h_u_cla32_and1861_h_u_cla32_and1859_y0 _y0=h_u_cla32_and1861_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and1862_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1862_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1862_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and1862_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1862_y0
.names h_u_cla32_and1862_y0 h_u_cla32_and1863_h_u_cla32_and1862_y0
1 1
.names h_u_cla32_and1861_y0 h_u_cla32_and1863_h_u_cla32_and1861_y0
1 1
.subckt and_gate _a=h_u_cla32_and1863_h_u_cla32_and1862_y0 _b=h_u_cla32_and1863_h_u_cla32_and1861_y0 _y0=h_u_cla32_and1863_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and1864_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1864_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1864_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and1864_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1864_y0
.names h_u_cla32_and1864_y0 h_u_cla32_and1865_h_u_cla32_and1864_y0
1 1
.names h_u_cla32_and1863_y0 h_u_cla32_and1865_h_u_cla32_and1863_y0
1 1
.subckt and_gate _a=h_u_cla32_and1865_h_u_cla32_and1864_y0 _b=h_u_cla32_and1865_h_u_cla32_and1863_y0 _y0=h_u_cla32_and1865_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and1866_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1866_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1866_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and1866_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1866_y0
.names h_u_cla32_and1866_y0 h_u_cla32_and1867_h_u_cla32_and1866_y0
1 1
.names h_u_cla32_and1865_y0 h_u_cla32_and1867_h_u_cla32_and1865_y0
1 1
.subckt and_gate _a=h_u_cla32_and1867_h_u_cla32_and1866_y0 _b=h_u_cla32_and1867_h_u_cla32_and1865_y0 _y0=h_u_cla32_and1867_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and1868_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1868_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1868_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and1868_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1868_y0
.names h_u_cla32_and1868_y0 h_u_cla32_and1869_h_u_cla32_and1868_y0
1 1
.names h_u_cla32_and1867_y0 h_u_cla32_and1869_h_u_cla32_and1867_y0
1 1
.subckt and_gate _a=h_u_cla32_and1869_h_u_cla32_and1868_y0 _b=h_u_cla32_and1869_h_u_cla32_and1867_y0 _y0=h_u_cla32_and1869_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and1870_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1870_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1870_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and1870_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1870_y0
.names h_u_cla32_and1870_y0 h_u_cla32_and1871_h_u_cla32_and1870_y0
1 1
.names h_u_cla32_and1869_y0 h_u_cla32_and1871_h_u_cla32_and1869_y0
1 1
.subckt and_gate _a=h_u_cla32_and1871_h_u_cla32_and1870_y0 _b=h_u_cla32_and1871_h_u_cla32_and1869_y0 _y0=h_u_cla32_and1871_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and1872_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1872_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1872_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and1872_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1872_y0
.names h_u_cla32_and1872_y0 h_u_cla32_and1873_h_u_cla32_and1872_y0
1 1
.names h_u_cla32_and1871_y0 h_u_cla32_and1873_h_u_cla32_and1871_y0
1 1
.subckt and_gate _a=h_u_cla32_and1873_h_u_cla32_and1872_y0 _b=h_u_cla32_and1873_h_u_cla32_and1871_y0 _y0=h_u_cla32_and1873_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1874_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1874_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1874_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1874_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1874_y0
.names h_u_cla32_and1874_y0 h_u_cla32_and1875_h_u_cla32_and1874_y0
1 1
.names h_u_cla32_and1873_y0 h_u_cla32_and1875_h_u_cla32_and1873_y0
1 1
.subckt and_gate _a=h_u_cla32_and1875_h_u_cla32_and1874_y0 _b=h_u_cla32_and1875_h_u_cla32_and1873_y0 _y0=h_u_cla32_and1875_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1876_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1876_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1876_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1876_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1876_y0
.names h_u_cla32_and1876_y0 h_u_cla32_and1877_h_u_cla32_and1876_y0
1 1
.names h_u_cla32_and1875_y0 h_u_cla32_and1877_h_u_cla32_and1875_y0
1 1
.subckt and_gate _a=h_u_cla32_and1877_h_u_cla32_and1876_y0 _b=h_u_cla32_and1877_h_u_cla32_and1875_y0 _y0=h_u_cla32_and1877_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and1878_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1878_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1878_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and1878_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1878_y0
.names h_u_cla32_and1878_y0 h_u_cla32_and1879_h_u_cla32_and1878_y0
1 1
.names h_u_cla32_and1877_y0 h_u_cla32_and1879_h_u_cla32_and1877_y0
1 1
.subckt and_gate _a=h_u_cla32_and1879_h_u_cla32_and1878_y0 _b=h_u_cla32_and1879_h_u_cla32_and1877_y0 _y0=h_u_cla32_and1879_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and1880_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1880_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1880_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and1880_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1880_y0
.names h_u_cla32_and1880_y0 h_u_cla32_and1881_h_u_cla32_and1880_y0
1 1
.names h_u_cla32_and1879_y0 h_u_cla32_and1881_h_u_cla32_and1879_y0
1 1
.subckt and_gate _a=h_u_cla32_and1881_h_u_cla32_and1880_y0 _b=h_u_cla32_and1881_h_u_cla32_and1879_y0 _y0=h_u_cla32_and1881_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and1882_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and1882_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and1882_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and1882_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and1882_y0
.names h_u_cla32_and1882_y0 h_u_cla32_and1883_h_u_cla32_and1882_y0
1 1
.names h_u_cla32_and1881_y0 h_u_cla32_and1883_h_u_cla32_and1881_y0
1 1
.subckt and_gate _a=h_u_cla32_and1883_h_u_cla32_and1882_y0 _b=h_u_cla32_and1883_h_u_cla32_and1881_y0 _y0=h_u_cla32_and1883_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and1884_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1884_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1884_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and1884_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1884_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and1885_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1885_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1885_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and1885_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1885_y0
.names h_u_cla32_and1885_y0 h_u_cla32_and1886_h_u_cla32_and1885_y0
1 1
.names h_u_cla32_and1884_y0 h_u_cla32_and1886_h_u_cla32_and1884_y0
1 1
.subckt and_gate _a=h_u_cla32_and1886_h_u_cla32_and1885_y0 _b=h_u_cla32_and1886_h_u_cla32_and1884_y0 _y0=h_u_cla32_and1886_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and1887_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1887_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1887_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and1887_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1887_y0
.names h_u_cla32_and1887_y0 h_u_cla32_and1888_h_u_cla32_and1887_y0
1 1
.names h_u_cla32_and1886_y0 h_u_cla32_and1888_h_u_cla32_and1886_y0
1 1
.subckt and_gate _a=h_u_cla32_and1888_h_u_cla32_and1887_y0 _b=h_u_cla32_and1888_h_u_cla32_and1886_y0 _y0=h_u_cla32_and1888_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and1889_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1889_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1889_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and1889_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1889_y0
.names h_u_cla32_and1889_y0 h_u_cla32_and1890_h_u_cla32_and1889_y0
1 1
.names h_u_cla32_and1888_y0 h_u_cla32_and1890_h_u_cla32_and1888_y0
1 1
.subckt and_gate _a=h_u_cla32_and1890_h_u_cla32_and1889_y0 _b=h_u_cla32_and1890_h_u_cla32_and1888_y0 _y0=h_u_cla32_and1890_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and1891_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1891_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1891_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and1891_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1891_y0
.names h_u_cla32_and1891_y0 h_u_cla32_and1892_h_u_cla32_and1891_y0
1 1
.names h_u_cla32_and1890_y0 h_u_cla32_and1892_h_u_cla32_and1890_y0
1 1
.subckt and_gate _a=h_u_cla32_and1892_h_u_cla32_and1891_y0 _b=h_u_cla32_and1892_h_u_cla32_and1890_y0 _y0=h_u_cla32_and1892_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and1893_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1893_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1893_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and1893_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1893_y0
.names h_u_cla32_and1893_y0 h_u_cla32_and1894_h_u_cla32_and1893_y0
1 1
.names h_u_cla32_and1892_y0 h_u_cla32_and1894_h_u_cla32_and1892_y0
1 1
.subckt and_gate _a=h_u_cla32_and1894_h_u_cla32_and1893_y0 _b=h_u_cla32_and1894_h_u_cla32_and1892_y0 _y0=h_u_cla32_and1894_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and1895_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1895_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1895_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and1895_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1895_y0
.names h_u_cla32_and1895_y0 h_u_cla32_and1896_h_u_cla32_and1895_y0
1 1
.names h_u_cla32_and1894_y0 h_u_cla32_and1896_h_u_cla32_and1894_y0
1 1
.subckt and_gate _a=h_u_cla32_and1896_h_u_cla32_and1895_y0 _b=h_u_cla32_and1896_h_u_cla32_and1894_y0 _y0=h_u_cla32_and1896_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and1897_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1897_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1897_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and1897_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1897_y0
.names h_u_cla32_and1897_y0 h_u_cla32_and1898_h_u_cla32_and1897_y0
1 1
.names h_u_cla32_and1896_y0 h_u_cla32_and1898_h_u_cla32_and1896_y0
1 1
.subckt and_gate _a=h_u_cla32_and1898_h_u_cla32_and1897_y0 _b=h_u_cla32_and1898_h_u_cla32_and1896_y0 _y0=h_u_cla32_and1898_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and1899_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1899_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1899_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and1899_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1899_y0
.names h_u_cla32_and1899_y0 h_u_cla32_and1900_h_u_cla32_and1899_y0
1 1
.names h_u_cla32_and1898_y0 h_u_cla32_and1900_h_u_cla32_and1898_y0
1 1
.subckt and_gate _a=h_u_cla32_and1900_h_u_cla32_and1899_y0 _b=h_u_cla32_and1900_h_u_cla32_and1898_y0 _y0=h_u_cla32_and1900_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and1901_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1901_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1901_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and1901_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1901_y0
.names h_u_cla32_and1901_y0 h_u_cla32_and1902_h_u_cla32_and1901_y0
1 1
.names h_u_cla32_and1900_y0 h_u_cla32_and1902_h_u_cla32_and1900_y0
1 1
.subckt and_gate _a=h_u_cla32_and1902_h_u_cla32_and1901_y0 _b=h_u_cla32_and1902_h_u_cla32_and1900_y0 _y0=h_u_cla32_and1902_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1903_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1903_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1903_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1903_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1903_y0
.names h_u_cla32_and1903_y0 h_u_cla32_and1904_h_u_cla32_and1903_y0
1 1
.names h_u_cla32_and1902_y0 h_u_cla32_and1904_h_u_cla32_and1902_y0
1 1
.subckt and_gate _a=h_u_cla32_and1904_h_u_cla32_and1903_y0 _b=h_u_cla32_and1904_h_u_cla32_and1902_y0 _y0=h_u_cla32_and1904_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1905_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1905_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1905_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1905_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1905_y0
.names h_u_cla32_and1905_y0 h_u_cla32_and1906_h_u_cla32_and1905_y0
1 1
.names h_u_cla32_and1904_y0 h_u_cla32_and1906_h_u_cla32_and1904_y0
1 1
.subckt and_gate _a=h_u_cla32_and1906_h_u_cla32_and1905_y0 _b=h_u_cla32_and1906_h_u_cla32_and1904_y0 _y0=h_u_cla32_and1906_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and1907_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1907_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1907_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and1907_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1907_y0
.names h_u_cla32_and1907_y0 h_u_cla32_and1908_h_u_cla32_and1907_y0
1 1
.names h_u_cla32_and1906_y0 h_u_cla32_and1908_h_u_cla32_and1906_y0
1 1
.subckt and_gate _a=h_u_cla32_and1908_h_u_cla32_and1907_y0 _b=h_u_cla32_and1908_h_u_cla32_and1906_y0 _y0=h_u_cla32_and1908_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and1909_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1909_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1909_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and1909_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1909_y0
.names h_u_cla32_and1909_y0 h_u_cla32_and1910_h_u_cla32_and1909_y0
1 1
.names h_u_cla32_and1908_y0 h_u_cla32_and1910_h_u_cla32_and1908_y0
1 1
.subckt and_gate _a=h_u_cla32_and1910_h_u_cla32_and1909_y0 _b=h_u_cla32_and1910_h_u_cla32_and1908_y0 _y0=h_u_cla32_and1910_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and1911_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and1911_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and1911_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and1911_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and1911_y0
.names h_u_cla32_and1911_y0 h_u_cla32_and1912_h_u_cla32_and1911_y0
1 1
.names h_u_cla32_and1910_y0 h_u_cla32_and1912_h_u_cla32_and1910_y0
1 1
.subckt and_gate _a=h_u_cla32_and1912_h_u_cla32_and1911_y0 _b=h_u_cla32_and1912_h_u_cla32_and1910_y0 _y0=h_u_cla32_and1912_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and1913_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and1913_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and1913_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and1913_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and1913_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and1914_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and1914_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and1914_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and1914_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and1914_y0
.names h_u_cla32_and1914_y0 h_u_cla32_and1915_h_u_cla32_and1914_y0
1 1
.names h_u_cla32_and1913_y0 h_u_cla32_and1915_h_u_cla32_and1913_y0
1 1
.subckt and_gate _a=h_u_cla32_and1915_h_u_cla32_and1914_y0 _b=h_u_cla32_and1915_h_u_cla32_and1913_y0 _y0=h_u_cla32_and1915_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and1916_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and1916_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and1916_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and1916_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and1916_y0
.names h_u_cla32_and1916_y0 h_u_cla32_and1917_h_u_cla32_and1916_y0
1 1
.names h_u_cla32_and1915_y0 h_u_cla32_and1917_h_u_cla32_and1915_y0
1 1
.subckt and_gate _a=h_u_cla32_and1917_h_u_cla32_and1916_y0 _b=h_u_cla32_and1917_h_u_cla32_and1915_y0 _y0=h_u_cla32_and1917_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and1918_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and1918_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and1918_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and1918_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and1918_y0
.names h_u_cla32_and1918_y0 h_u_cla32_and1919_h_u_cla32_and1918_y0
1 1
.names h_u_cla32_and1917_y0 h_u_cla32_and1919_h_u_cla32_and1917_y0
1 1
.subckt and_gate _a=h_u_cla32_and1919_h_u_cla32_and1918_y0 _b=h_u_cla32_and1919_h_u_cla32_and1917_y0 _y0=h_u_cla32_and1919_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and1920_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and1920_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and1920_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and1920_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and1920_y0
.names h_u_cla32_and1920_y0 h_u_cla32_and1921_h_u_cla32_and1920_y0
1 1
.names h_u_cla32_and1919_y0 h_u_cla32_and1921_h_u_cla32_and1919_y0
1 1
.subckt and_gate _a=h_u_cla32_and1921_h_u_cla32_and1920_y0 _b=h_u_cla32_and1921_h_u_cla32_and1919_y0 _y0=h_u_cla32_and1921_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and1922_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and1922_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and1922_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and1922_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and1922_y0
.names h_u_cla32_and1922_y0 h_u_cla32_and1923_h_u_cla32_and1922_y0
1 1
.names h_u_cla32_and1921_y0 h_u_cla32_and1923_h_u_cla32_and1921_y0
1 1
.subckt and_gate _a=h_u_cla32_and1923_h_u_cla32_and1922_y0 _b=h_u_cla32_and1923_h_u_cla32_and1921_y0 _y0=h_u_cla32_and1923_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and1924_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and1924_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and1924_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and1924_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and1924_y0
.names h_u_cla32_and1924_y0 h_u_cla32_and1925_h_u_cla32_and1924_y0
1 1
.names h_u_cla32_and1923_y0 h_u_cla32_and1925_h_u_cla32_and1923_y0
1 1
.subckt and_gate _a=h_u_cla32_and1925_h_u_cla32_and1924_y0 _b=h_u_cla32_and1925_h_u_cla32_and1923_y0 _y0=h_u_cla32_and1925_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and1926_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and1926_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and1926_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and1926_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and1926_y0
.names h_u_cla32_and1926_y0 h_u_cla32_and1927_h_u_cla32_and1926_y0
1 1
.names h_u_cla32_and1925_y0 h_u_cla32_and1927_h_u_cla32_and1925_y0
1 1
.subckt and_gate _a=h_u_cla32_and1927_h_u_cla32_and1926_y0 _b=h_u_cla32_and1927_h_u_cla32_and1925_y0 _y0=h_u_cla32_and1927_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and1928_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and1928_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and1928_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and1928_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and1928_y0
.names h_u_cla32_and1928_y0 h_u_cla32_and1929_h_u_cla32_and1928_y0
1 1
.names h_u_cla32_and1927_y0 h_u_cla32_and1929_h_u_cla32_and1927_y0
1 1
.subckt and_gate _a=h_u_cla32_and1929_h_u_cla32_and1928_y0 _b=h_u_cla32_and1929_h_u_cla32_and1927_y0 _y0=h_u_cla32_and1929_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1930_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and1930_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and1930_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1930_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and1930_y0
.names h_u_cla32_and1930_y0 h_u_cla32_and1931_h_u_cla32_and1930_y0
1 1
.names h_u_cla32_and1929_y0 h_u_cla32_and1931_h_u_cla32_and1929_y0
1 1
.subckt and_gate _a=h_u_cla32_and1931_h_u_cla32_and1930_y0 _b=h_u_cla32_and1931_h_u_cla32_and1929_y0 _y0=h_u_cla32_and1931_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1932_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and1932_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and1932_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1932_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and1932_y0
.names h_u_cla32_and1932_y0 h_u_cla32_and1933_h_u_cla32_and1932_y0
1 1
.names h_u_cla32_and1931_y0 h_u_cla32_and1933_h_u_cla32_and1931_y0
1 1
.subckt and_gate _a=h_u_cla32_and1933_h_u_cla32_and1932_y0 _b=h_u_cla32_and1933_h_u_cla32_and1931_y0 _y0=h_u_cla32_and1933_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and1934_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and1934_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and1934_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and1934_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and1934_y0
.names h_u_cla32_and1934_y0 h_u_cla32_and1935_h_u_cla32_and1934_y0
1 1
.names h_u_cla32_and1933_y0 h_u_cla32_and1935_h_u_cla32_and1933_y0
1 1
.subckt and_gate _a=h_u_cla32_and1935_h_u_cla32_and1934_y0 _b=h_u_cla32_and1935_h_u_cla32_and1933_y0 _y0=h_u_cla32_and1935_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and1936_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and1936_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and1936_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and1936_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and1936_y0
.names h_u_cla32_and1936_y0 h_u_cla32_and1937_h_u_cla32_and1936_y0
1 1
.names h_u_cla32_and1935_y0 h_u_cla32_and1937_h_u_cla32_and1935_y0
1 1
.subckt and_gate _a=h_u_cla32_and1937_h_u_cla32_and1936_y0 _b=h_u_cla32_and1937_h_u_cla32_and1935_y0 _y0=h_u_cla32_and1937_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and1938_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and1938_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and1938_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and1938_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and1938_y0
.names h_u_cla32_and1938_y0 h_u_cla32_and1939_h_u_cla32_and1938_y0
1 1
.names h_u_cla32_and1937_y0 h_u_cla32_and1939_h_u_cla32_and1937_y0
1 1
.subckt and_gate _a=h_u_cla32_and1939_h_u_cla32_and1938_y0 _b=h_u_cla32_and1939_h_u_cla32_and1937_y0 _y0=h_u_cla32_and1939_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and1940_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and1940_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and1940_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and1940_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and1940_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and1941_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and1941_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and1941_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and1941_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and1941_y0
.names h_u_cla32_and1941_y0 h_u_cla32_and1942_h_u_cla32_and1941_y0
1 1
.names h_u_cla32_and1940_y0 h_u_cla32_and1942_h_u_cla32_and1940_y0
1 1
.subckt and_gate _a=h_u_cla32_and1942_h_u_cla32_and1941_y0 _b=h_u_cla32_and1942_h_u_cla32_and1940_y0 _y0=h_u_cla32_and1942_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and1943_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and1943_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and1943_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and1943_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and1943_y0
.names h_u_cla32_and1943_y0 h_u_cla32_and1944_h_u_cla32_and1943_y0
1 1
.names h_u_cla32_and1942_y0 h_u_cla32_and1944_h_u_cla32_and1942_y0
1 1
.subckt and_gate _a=h_u_cla32_and1944_h_u_cla32_and1943_y0 _b=h_u_cla32_and1944_h_u_cla32_and1942_y0 _y0=h_u_cla32_and1944_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and1945_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and1945_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and1945_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and1945_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and1945_y0
.names h_u_cla32_and1945_y0 h_u_cla32_and1946_h_u_cla32_and1945_y0
1 1
.names h_u_cla32_and1944_y0 h_u_cla32_and1946_h_u_cla32_and1944_y0
1 1
.subckt and_gate _a=h_u_cla32_and1946_h_u_cla32_and1945_y0 _b=h_u_cla32_and1946_h_u_cla32_and1944_y0 _y0=h_u_cla32_and1946_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and1947_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and1947_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and1947_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and1947_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and1947_y0
.names h_u_cla32_and1947_y0 h_u_cla32_and1948_h_u_cla32_and1947_y0
1 1
.names h_u_cla32_and1946_y0 h_u_cla32_and1948_h_u_cla32_and1946_y0
1 1
.subckt and_gate _a=h_u_cla32_and1948_h_u_cla32_and1947_y0 _b=h_u_cla32_and1948_h_u_cla32_and1946_y0 _y0=h_u_cla32_and1948_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and1949_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and1949_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and1949_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and1949_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and1949_y0
.names h_u_cla32_and1949_y0 h_u_cla32_and1950_h_u_cla32_and1949_y0
1 1
.names h_u_cla32_and1948_y0 h_u_cla32_and1950_h_u_cla32_and1948_y0
1 1
.subckt and_gate _a=h_u_cla32_and1950_h_u_cla32_and1949_y0 _b=h_u_cla32_and1950_h_u_cla32_and1948_y0 _y0=h_u_cla32_and1950_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and1951_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and1951_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and1951_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and1951_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and1951_y0
.names h_u_cla32_and1951_y0 h_u_cla32_and1952_h_u_cla32_and1951_y0
1 1
.names h_u_cla32_and1950_y0 h_u_cla32_and1952_h_u_cla32_and1950_y0
1 1
.subckt and_gate _a=h_u_cla32_and1952_h_u_cla32_and1951_y0 _b=h_u_cla32_and1952_h_u_cla32_and1950_y0 _y0=h_u_cla32_and1952_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and1953_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and1953_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and1953_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and1953_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and1953_y0
.names h_u_cla32_and1953_y0 h_u_cla32_and1954_h_u_cla32_and1953_y0
1 1
.names h_u_cla32_and1952_y0 h_u_cla32_and1954_h_u_cla32_and1952_y0
1 1
.subckt and_gate _a=h_u_cla32_and1954_h_u_cla32_and1953_y0 _b=h_u_cla32_and1954_h_u_cla32_and1952_y0 _y0=h_u_cla32_and1954_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1955_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and1955_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and1955_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1955_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and1955_y0
.names h_u_cla32_and1955_y0 h_u_cla32_and1956_h_u_cla32_and1955_y0
1 1
.names h_u_cla32_and1954_y0 h_u_cla32_and1956_h_u_cla32_and1954_y0
1 1
.subckt and_gate _a=h_u_cla32_and1956_h_u_cla32_and1955_y0 _b=h_u_cla32_and1956_h_u_cla32_and1954_y0 _y0=h_u_cla32_and1956_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1957_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and1957_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and1957_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1957_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and1957_y0
.names h_u_cla32_and1957_y0 h_u_cla32_and1958_h_u_cla32_and1957_y0
1 1
.names h_u_cla32_and1956_y0 h_u_cla32_and1958_h_u_cla32_and1956_y0
1 1
.subckt and_gate _a=h_u_cla32_and1958_h_u_cla32_and1957_y0 _b=h_u_cla32_and1958_h_u_cla32_and1956_y0 _y0=h_u_cla32_and1958_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and1959_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and1959_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and1959_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and1959_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and1959_y0
.names h_u_cla32_and1959_y0 h_u_cla32_and1960_h_u_cla32_and1959_y0
1 1
.names h_u_cla32_and1958_y0 h_u_cla32_and1960_h_u_cla32_and1958_y0
1 1
.subckt and_gate _a=h_u_cla32_and1960_h_u_cla32_and1959_y0 _b=h_u_cla32_and1960_h_u_cla32_and1958_y0 _y0=h_u_cla32_and1960_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and1961_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and1961_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and1961_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and1961_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and1961_y0
.names h_u_cla32_and1961_y0 h_u_cla32_and1962_h_u_cla32_and1961_y0
1 1
.names h_u_cla32_and1960_y0 h_u_cla32_and1962_h_u_cla32_and1960_y0
1 1
.subckt and_gate _a=h_u_cla32_and1962_h_u_cla32_and1961_y0 _b=h_u_cla32_and1962_h_u_cla32_and1960_y0 _y0=h_u_cla32_and1962_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and1963_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and1963_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and1963_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and1963_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and1963_y0
.names h_u_cla32_and1963_y0 h_u_cla32_and1964_h_u_cla32_and1963_y0
1 1
.names h_u_cla32_and1962_y0 h_u_cla32_and1964_h_u_cla32_and1962_y0
1 1
.subckt and_gate _a=h_u_cla32_and1964_h_u_cla32_and1963_y0 _b=h_u_cla32_and1964_h_u_cla32_and1962_y0 _y0=h_u_cla32_and1964_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and1965_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and1965_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and1965_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and1965_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and1965_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and1966_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and1966_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and1966_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and1966_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and1966_y0
.names h_u_cla32_and1966_y0 h_u_cla32_and1967_h_u_cla32_and1966_y0
1 1
.names h_u_cla32_and1965_y0 h_u_cla32_and1967_h_u_cla32_and1965_y0
1 1
.subckt and_gate _a=h_u_cla32_and1967_h_u_cla32_and1966_y0 _b=h_u_cla32_and1967_h_u_cla32_and1965_y0 _y0=h_u_cla32_and1967_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and1968_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and1968_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and1968_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and1968_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and1968_y0
.names h_u_cla32_and1968_y0 h_u_cla32_and1969_h_u_cla32_and1968_y0
1 1
.names h_u_cla32_and1967_y0 h_u_cla32_and1969_h_u_cla32_and1967_y0
1 1
.subckt and_gate _a=h_u_cla32_and1969_h_u_cla32_and1968_y0 _b=h_u_cla32_and1969_h_u_cla32_and1967_y0 _y0=h_u_cla32_and1969_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and1970_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and1970_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and1970_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and1970_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and1970_y0
.names h_u_cla32_and1970_y0 h_u_cla32_and1971_h_u_cla32_and1970_y0
1 1
.names h_u_cla32_and1969_y0 h_u_cla32_and1971_h_u_cla32_and1969_y0
1 1
.subckt and_gate _a=h_u_cla32_and1971_h_u_cla32_and1970_y0 _b=h_u_cla32_and1971_h_u_cla32_and1969_y0 _y0=h_u_cla32_and1971_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and1972_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and1972_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and1972_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and1972_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and1972_y0
.names h_u_cla32_and1972_y0 h_u_cla32_and1973_h_u_cla32_and1972_y0
1 1
.names h_u_cla32_and1971_y0 h_u_cla32_and1973_h_u_cla32_and1971_y0
1 1
.subckt and_gate _a=h_u_cla32_and1973_h_u_cla32_and1972_y0 _b=h_u_cla32_and1973_h_u_cla32_and1971_y0 _y0=h_u_cla32_and1973_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and1974_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and1974_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and1974_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and1974_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and1974_y0
.names h_u_cla32_and1974_y0 h_u_cla32_and1975_h_u_cla32_and1974_y0
1 1
.names h_u_cla32_and1973_y0 h_u_cla32_and1975_h_u_cla32_and1973_y0
1 1
.subckt and_gate _a=h_u_cla32_and1975_h_u_cla32_and1974_y0 _b=h_u_cla32_and1975_h_u_cla32_and1973_y0 _y0=h_u_cla32_and1975_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and1976_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and1976_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and1976_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and1976_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and1976_y0
.names h_u_cla32_and1976_y0 h_u_cla32_and1977_h_u_cla32_and1976_y0
1 1
.names h_u_cla32_and1975_y0 h_u_cla32_and1977_h_u_cla32_and1975_y0
1 1
.subckt and_gate _a=h_u_cla32_and1977_h_u_cla32_and1976_y0 _b=h_u_cla32_and1977_h_u_cla32_and1975_y0 _y0=h_u_cla32_and1977_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1978_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and1978_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and1978_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1978_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and1978_y0
.names h_u_cla32_and1978_y0 h_u_cla32_and1979_h_u_cla32_and1978_y0
1 1
.names h_u_cla32_and1977_y0 h_u_cla32_and1979_h_u_cla32_and1977_y0
1 1
.subckt and_gate _a=h_u_cla32_and1979_h_u_cla32_and1978_y0 _b=h_u_cla32_and1979_h_u_cla32_and1977_y0 _y0=h_u_cla32_and1979_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and1980_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and1980_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and1980_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and1980_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and1980_y0
.names h_u_cla32_and1980_y0 h_u_cla32_and1981_h_u_cla32_and1980_y0
1 1
.names h_u_cla32_and1979_y0 h_u_cla32_and1981_h_u_cla32_and1979_y0
1 1
.subckt and_gate _a=h_u_cla32_and1981_h_u_cla32_and1980_y0 _b=h_u_cla32_and1981_h_u_cla32_and1979_y0 _y0=h_u_cla32_and1981_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and1982_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and1982_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and1982_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and1982_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and1982_y0
.names h_u_cla32_and1982_y0 h_u_cla32_and1983_h_u_cla32_and1982_y0
1 1
.names h_u_cla32_and1981_y0 h_u_cla32_and1983_h_u_cla32_and1981_y0
1 1
.subckt and_gate _a=h_u_cla32_and1983_h_u_cla32_and1982_y0 _b=h_u_cla32_and1983_h_u_cla32_and1981_y0 _y0=h_u_cla32_and1983_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and1984_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and1984_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and1984_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and1984_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and1984_y0
.names h_u_cla32_and1984_y0 h_u_cla32_and1985_h_u_cla32_and1984_y0
1 1
.names h_u_cla32_and1983_y0 h_u_cla32_and1985_h_u_cla32_and1983_y0
1 1
.subckt and_gate _a=h_u_cla32_and1985_h_u_cla32_and1984_y0 _b=h_u_cla32_and1985_h_u_cla32_and1983_y0 _y0=h_u_cla32_and1985_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and1986_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and1986_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and1986_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and1986_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and1986_y0
.names h_u_cla32_and1986_y0 h_u_cla32_and1987_h_u_cla32_and1986_y0
1 1
.names h_u_cla32_and1985_y0 h_u_cla32_and1987_h_u_cla32_and1985_y0
1 1
.subckt and_gate _a=h_u_cla32_and1987_h_u_cla32_and1986_y0 _b=h_u_cla32_and1987_h_u_cla32_and1985_y0 _y0=h_u_cla32_and1987_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and1988_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and1988_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and1988_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and1988_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and1988_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and1989_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and1989_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and1989_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and1989_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and1989_y0
.names h_u_cla32_and1989_y0 h_u_cla32_and1990_h_u_cla32_and1989_y0
1 1
.names h_u_cla32_and1988_y0 h_u_cla32_and1990_h_u_cla32_and1988_y0
1 1
.subckt and_gate _a=h_u_cla32_and1990_h_u_cla32_and1989_y0 _b=h_u_cla32_and1990_h_u_cla32_and1988_y0 _y0=h_u_cla32_and1990_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and1991_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and1991_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and1991_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and1991_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and1991_y0
.names h_u_cla32_and1991_y0 h_u_cla32_and1992_h_u_cla32_and1991_y0
1 1
.names h_u_cla32_and1990_y0 h_u_cla32_and1992_h_u_cla32_and1990_y0
1 1
.subckt and_gate _a=h_u_cla32_and1992_h_u_cla32_and1991_y0 _b=h_u_cla32_and1992_h_u_cla32_and1990_y0 _y0=h_u_cla32_and1992_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and1993_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and1993_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and1993_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and1993_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and1993_y0
.names h_u_cla32_and1993_y0 h_u_cla32_and1994_h_u_cla32_and1993_y0
1 1
.names h_u_cla32_and1992_y0 h_u_cla32_and1994_h_u_cla32_and1992_y0
1 1
.subckt and_gate _a=h_u_cla32_and1994_h_u_cla32_and1993_y0 _b=h_u_cla32_and1994_h_u_cla32_and1992_y0 _y0=h_u_cla32_and1994_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and1995_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and1995_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and1995_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and1995_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and1995_y0
.names h_u_cla32_and1995_y0 h_u_cla32_and1996_h_u_cla32_and1995_y0
1 1
.names h_u_cla32_and1994_y0 h_u_cla32_and1996_h_u_cla32_and1994_y0
1 1
.subckt and_gate _a=h_u_cla32_and1996_h_u_cla32_and1995_y0 _b=h_u_cla32_and1996_h_u_cla32_and1994_y0 _y0=h_u_cla32_and1996_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and1997_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and1997_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and1997_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and1997_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and1997_y0
.names h_u_cla32_and1997_y0 h_u_cla32_and1998_h_u_cla32_and1997_y0
1 1
.names h_u_cla32_and1996_y0 h_u_cla32_and1998_h_u_cla32_and1996_y0
1 1
.subckt and_gate _a=h_u_cla32_and1998_h_u_cla32_and1997_y0 _b=h_u_cla32_and1998_h_u_cla32_and1996_y0 _y0=h_u_cla32_and1998_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and1999_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and1999_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and1999_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and1999_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and1999_y0
.names h_u_cla32_and1999_y0 h_u_cla32_and2000_h_u_cla32_and1999_y0
1 1
.names h_u_cla32_and1998_y0 h_u_cla32_and2000_h_u_cla32_and1998_y0
1 1
.subckt and_gate _a=h_u_cla32_and2000_h_u_cla32_and1999_y0 _b=h_u_cla32_and2000_h_u_cla32_and1998_y0 _y0=h_u_cla32_and2000_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and2001_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and2001_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and2001_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and2001_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and2001_y0
.names h_u_cla32_and2001_y0 h_u_cla32_and2002_h_u_cla32_and2001_y0
1 1
.names h_u_cla32_and2000_y0 h_u_cla32_and2002_h_u_cla32_and2000_y0
1 1
.subckt and_gate _a=h_u_cla32_and2002_h_u_cla32_and2001_y0 _b=h_u_cla32_and2002_h_u_cla32_and2000_y0 _y0=h_u_cla32_and2002_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and2003_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and2003_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and2003_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and2003_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and2003_y0
.names h_u_cla32_and2003_y0 h_u_cla32_and2004_h_u_cla32_and2003_y0
1 1
.names h_u_cla32_and2002_y0 h_u_cla32_and2004_h_u_cla32_and2002_y0
1 1
.subckt and_gate _a=h_u_cla32_and2004_h_u_cla32_and2003_y0 _b=h_u_cla32_and2004_h_u_cla32_and2002_y0 _y0=h_u_cla32_and2004_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and2005_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and2005_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and2005_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and2005_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and2005_y0
.names h_u_cla32_and2005_y0 h_u_cla32_and2006_h_u_cla32_and2005_y0
1 1
.names h_u_cla32_and2004_y0 h_u_cla32_and2006_h_u_cla32_and2004_y0
1 1
.subckt and_gate _a=h_u_cla32_and2006_h_u_cla32_and2005_y0 _b=h_u_cla32_and2006_h_u_cla32_and2004_y0 _y0=h_u_cla32_and2006_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and2007_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and2007_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and2007_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and2007_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and2007_y0
.names h_u_cla32_and2007_y0 h_u_cla32_and2008_h_u_cla32_and2007_y0
1 1
.names h_u_cla32_and2006_y0 h_u_cla32_and2008_h_u_cla32_and2006_y0
1 1
.subckt and_gate _a=h_u_cla32_and2008_h_u_cla32_and2007_y0 _b=h_u_cla32_and2008_h_u_cla32_and2006_y0 _y0=h_u_cla32_and2008_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and2009_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and2009_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and2009_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and2009_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and2009_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and2010_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and2010_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and2010_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and2010_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and2010_y0
.names h_u_cla32_and2010_y0 h_u_cla32_and2011_h_u_cla32_and2010_y0
1 1
.names h_u_cla32_and2009_y0 h_u_cla32_and2011_h_u_cla32_and2009_y0
1 1
.subckt and_gate _a=h_u_cla32_and2011_h_u_cla32_and2010_y0 _b=h_u_cla32_and2011_h_u_cla32_and2009_y0 _y0=h_u_cla32_and2011_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and2012_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and2012_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and2012_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and2012_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and2012_y0
.names h_u_cla32_and2012_y0 h_u_cla32_and2013_h_u_cla32_and2012_y0
1 1
.names h_u_cla32_and2011_y0 h_u_cla32_and2013_h_u_cla32_and2011_y0
1 1
.subckt and_gate _a=h_u_cla32_and2013_h_u_cla32_and2012_y0 _b=h_u_cla32_and2013_h_u_cla32_and2011_y0 _y0=h_u_cla32_and2013_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and2014_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and2014_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and2014_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and2014_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and2014_y0
.names h_u_cla32_and2014_y0 h_u_cla32_and2015_h_u_cla32_and2014_y0
1 1
.names h_u_cla32_and2013_y0 h_u_cla32_and2015_h_u_cla32_and2013_y0
1 1
.subckt and_gate _a=h_u_cla32_and2015_h_u_cla32_and2014_y0 _b=h_u_cla32_and2015_h_u_cla32_and2013_y0 _y0=h_u_cla32_and2015_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and2016_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and2016_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and2016_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and2016_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and2016_y0
.names h_u_cla32_and2016_y0 h_u_cla32_and2017_h_u_cla32_and2016_y0
1 1
.names h_u_cla32_and2015_y0 h_u_cla32_and2017_h_u_cla32_and2015_y0
1 1
.subckt and_gate _a=h_u_cla32_and2017_h_u_cla32_and2016_y0 _b=h_u_cla32_and2017_h_u_cla32_and2015_y0 _y0=h_u_cla32_and2017_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and2018_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and2018_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and2018_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and2018_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and2018_y0
.names h_u_cla32_and2018_y0 h_u_cla32_and2019_h_u_cla32_and2018_y0
1 1
.names h_u_cla32_and2017_y0 h_u_cla32_and2019_h_u_cla32_and2017_y0
1 1
.subckt and_gate _a=h_u_cla32_and2019_h_u_cla32_and2018_y0 _b=h_u_cla32_and2019_h_u_cla32_and2017_y0 _y0=h_u_cla32_and2019_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and2020_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and2020_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and2020_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and2020_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and2020_y0
.names h_u_cla32_and2020_y0 h_u_cla32_and2021_h_u_cla32_and2020_y0
1 1
.names h_u_cla32_and2019_y0 h_u_cla32_and2021_h_u_cla32_and2019_y0
1 1
.subckt and_gate _a=h_u_cla32_and2021_h_u_cla32_and2020_y0 _b=h_u_cla32_and2021_h_u_cla32_and2019_y0 _y0=h_u_cla32_and2021_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and2022_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and2022_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and2022_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and2022_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and2022_y0
.names h_u_cla32_and2022_y0 h_u_cla32_and2023_h_u_cla32_and2022_y0
1 1
.names h_u_cla32_and2021_y0 h_u_cla32_and2023_h_u_cla32_and2021_y0
1 1
.subckt and_gate _a=h_u_cla32_and2023_h_u_cla32_and2022_y0 _b=h_u_cla32_and2023_h_u_cla32_and2021_y0 _y0=h_u_cla32_and2023_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and2024_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and2024_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and2024_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and2024_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and2024_y0
.names h_u_cla32_and2024_y0 h_u_cla32_and2025_h_u_cla32_and2024_y0
1 1
.names h_u_cla32_and2023_y0 h_u_cla32_and2025_h_u_cla32_and2023_y0
1 1
.subckt and_gate _a=h_u_cla32_and2025_h_u_cla32_and2024_y0 _b=h_u_cla32_and2025_h_u_cla32_and2023_y0 _y0=h_u_cla32_and2025_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and2026_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and2026_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and2026_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and2026_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and2026_y0
.names h_u_cla32_and2026_y0 h_u_cla32_and2027_h_u_cla32_and2026_y0
1 1
.names h_u_cla32_and2025_y0 h_u_cla32_and2027_h_u_cla32_and2025_y0
1 1
.subckt and_gate _a=h_u_cla32_and2027_h_u_cla32_and2026_y0 _b=h_u_cla32_and2027_h_u_cla32_and2025_y0 _y0=h_u_cla32_and2027_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and2028_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and2028_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and2028_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and2028_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and2028_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and2029_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and2029_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and2029_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and2029_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and2029_y0
.names h_u_cla32_and2029_y0 h_u_cla32_and2030_h_u_cla32_and2029_y0
1 1
.names h_u_cla32_and2028_y0 h_u_cla32_and2030_h_u_cla32_and2028_y0
1 1
.subckt and_gate _a=h_u_cla32_and2030_h_u_cla32_and2029_y0 _b=h_u_cla32_and2030_h_u_cla32_and2028_y0 _y0=h_u_cla32_and2030_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and2031_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and2031_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and2031_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and2031_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and2031_y0
.names h_u_cla32_and2031_y0 h_u_cla32_and2032_h_u_cla32_and2031_y0
1 1
.names h_u_cla32_and2030_y0 h_u_cla32_and2032_h_u_cla32_and2030_y0
1 1
.subckt and_gate _a=h_u_cla32_and2032_h_u_cla32_and2031_y0 _b=h_u_cla32_and2032_h_u_cla32_and2030_y0 _y0=h_u_cla32_and2032_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and2033_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and2033_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and2033_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and2033_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and2033_y0
.names h_u_cla32_and2033_y0 h_u_cla32_and2034_h_u_cla32_and2033_y0
1 1
.names h_u_cla32_and2032_y0 h_u_cla32_and2034_h_u_cla32_and2032_y0
1 1
.subckt and_gate _a=h_u_cla32_and2034_h_u_cla32_and2033_y0 _b=h_u_cla32_and2034_h_u_cla32_and2032_y0 _y0=h_u_cla32_and2034_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and2035_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and2035_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and2035_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and2035_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and2035_y0
.names h_u_cla32_and2035_y0 h_u_cla32_and2036_h_u_cla32_and2035_y0
1 1
.names h_u_cla32_and2034_y0 h_u_cla32_and2036_h_u_cla32_and2034_y0
1 1
.subckt and_gate _a=h_u_cla32_and2036_h_u_cla32_and2035_y0 _b=h_u_cla32_and2036_h_u_cla32_and2034_y0 _y0=h_u_cla32_and2036_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and2037_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and2037_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and2037_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and2037_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and2037_y0
.names h_u_cla32_and2037_y0 h_u_cla32_and2038_h_u_cla32_and2037_y0
1 1
.names h_u_cla32_and2036_y0 h_u_cla32_and2038_h_u_cla32_and2036_y0
1 1
.subckt and_gate _a=h_u_cla32_and2038_h_u_cla32_and2037_y0 _b=h_u_cla32_and2038_h_u_cla32_and2036_y0 _y0=h_u_cla32_and2038_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and2039_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and2039_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and2039_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and2039_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and2039_y0
.names h_u_cla32_and2039_y0 h_u_cla32_and2040_h_u_cla32_and2039_y0
1 1
.names h_u_cla32_and2038_y0 h_u_cla32_and2040_h_u_cla32_and2038_y0
1 1
.subckt and_gate _a=h_u_cla32_and2040_h_u_cla32_and2039_y0 _b=h_u_cla32_and2040_h_u_cla32_and2038_y0 _y0=h_u_cla32_and2040_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and2041_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and2041_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and2041_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and2041_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and2041_y0
.names h_u_cla32_and2041_y0 h_u_cla32_and2042_h_u_cla32_and2041_y0
1 1
.names h_u_cla32_and2040_y0 h_u_cla32_and2042_h_u_cla32_and2040_y0
1 1
.subckt and_gate _a=h_u_cla32_and2042_h_u_cla32_and2041_y0 _b=h_u_cla32_and2042_h_u_cla32_and2040_y0 _y0=h_u_cla32_and2042_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and2043_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and2043_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and2043_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and2043_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and2043_y0
.names h_u_cla32_and2043_y0 h_u_cla32_and2044_h_u_cla32_and2043_y0
1 1
.names h_u_cla32_and2042_y0 h_u_cla32_and2044_h_u_cla32_and2042_y0
1 1
.subckt and_gate _a=h_u_cla32_and2044_h_u_cla32_and2043_y0 _b=h_u_cla32_and2044_h_u_cla32_and2042_y0 _y0=h_u_cla32_and2044_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and2045_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and2045_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and2045_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and2045_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and2045_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and2046_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and2046_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and2046_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and2046_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and2046_y0
.names h_u_cla32_and2046_y0 h_u_cla32_and2047_h_u_cla32_and2046_y0
1 1
.names h_u_cla32_and2045_y0 h_u_cla32_and2047_h_u_cla32_and2045_y0
1 1
.subckt and_gate _a=h_u_cla32_and2047_h_u_cla32_and2046_y0 _b=h_u_cla32_and2047_h_u_cla32_and2045_y0 _y0=h_u_cla32_and2047_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and2048_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and2048_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and2048_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and2048_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and2048_y0
.names h_u_cla32_and2048_y0 h_u_cla32_and2049_h_u_cla32_and2048_y0
1 1
.names h_u_cla32_and2047_y0 h_u_cla32_and2049_h_u_cla32_and2047_y0
1 1
.subckt and_gate _a=h_u_cla32_and2049_h_u_cla32_and2048_y0 _b=h_u_cla32_and2049_h_u_cla32_and2047_y0 _y0=h_u_cla32_and2049_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and2050_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and2050_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and2050_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and2050_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and2050_y0
.names h_u_cla32_and2050_y0 h_u_cla32_and2051_h_u_cla32_and2050_y0
1 1
.names h_u_cla32_and2049_y0 h_u_cla32_and2051_h_u_cla32_and2049_y0
1 1
.subckt and_gate _a=h_u_cla32_and2051_h_u_cla32_and2050_y0 _b=h_u_cla32_and2051_h_u_cla32_and2049_y0 _y0=h_u_cla32_and2051_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and2052_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and2052_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and2052_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and2052_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and2052_y0
.names h_u_cla32_and2052_y0 h_u_cla32_and2053_h_u_cla32_and2052_y0
1 1
.names h_u_cla32_and2051_y0 h_u_cla32_and2053_h_u_cla32_and2051_y0
1 1
.subckt and_gate _a=h_u_cla32_and2053_h_u_cla32_and2052_y0 _b=h_u_cla32_and2053_h_u_cla32_and2051_y0 _y0=h_u_cla32_and2053_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and2054_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and2054_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and2054_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and2054_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and2054_y0
.names h_u_cla32_and2054_y0 h_u_cla32_and2055_h_u_cla32_and2054_y0
1 1
.names h_u_cla32_and2053_y0 h_u_cla32_and2055_h_u_cla32_and2053_y0
1 1
.subckt and_gate _a=h_u_cla32_and2055_h_u_cla32_and2054_y0 _b=h_u_cla32_and2055_h_u_cla32_and2053_y0 _y0=h_u_cla32_and2055_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and2056_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and2056_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and2056_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and2056_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and2056_y0
.names h_u_cla32_and2056_y0 h_u_cla32_and2057_h_u_cla32_and2056_y0
1 1
.names h_u_cla32_and2055_y0 h_u_cla32_and2057_h_u_cla32_and2055_y0
1 1
.subckt and_gate _a=h_u_cla32_and2057_h_u_cla32_and2056_y0 _b=h_u_cla32_and2057_h_u_cla32_and2055_y0 _y0=h_u_cla32_and2057_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and2058_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and2058_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and2058_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and2058_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and2058_y0
.names h_u_cla32_and2058_y0 h_u_cla32_and2059_h_u_cla32_and2058_y0
1 1
.names h_u_cla32_and2057_y0 h_u_cla32_and2059_h_u_cla32_and2057_y0
1 1
.subckt and_gate _a=h_u_cla32_and2059_h_u_cla32_and2058_y0 _b=h_u_cla32_and2059_h_u_cla32_and2057_y0 _y0=h_u_cla32_and2059_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and2060_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and2060_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and2060_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and2060_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and2060_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and2061_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and2061_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and2061_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and2061_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and2061_y0
.names h_u_cla32_and2061_y0 h_u_cla32_and2062_h_u_cla32_and2061_y0
1 1
.names h_u_cla32_and2060_y0 h_u_cla32_and2062_h_u_cla32_and2060_y0
1 1
.subckt and_gate _a=h_u_cla32_and2062_h_u_cla32_and2061_y0 _b=h_u_cla32_and2062_h_u_cla32_and2060_y0 _y0=h_u_cla32_and2062_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and2063_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and2063_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and2063_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and2063_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and2063_y0
.names h_u_cla32_and2063_y0 h_u_cla32_and2064_h_u_cla32_and2063_y0
1 1
.names h_u_cla32_and2062_y0 h_u_cla32_and2064_h_u_cla32_and2062_y0
1 1
.subckt and_gate _a=h_u_cla32_and2064_h_u_cla32_and2063_y0 _b=h_u_cla32_and2064_h_u_cla32_and2062_y0 _y0=h_u_cla32_and2064_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and2065_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and2065_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and2065_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and2065_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and2065_y0
.names h_u_cla32_and2065_y0 h_u_cla32_and2066_h_u_cla32_and2065_y0
1 1
.names h_u_cla32_and2064_y0 h_u_cla32_and2066_h_u_cla32_and2064_y0
1 1
.subckt and_gate _a=h_u_cla32_and2066_h_u_cla32_and2065_y0 _b=h_u_cla32_and2066_h_u_cla32_and2064_y0 _y0=h_u_cla32_and2066_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and2067_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and2067_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and2067_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and2067_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and2067_y0
.names h_u_cla32_and2067_y0 h_u_cla32_and2068_h_u_cla32_and2067_y0
1 1
.names h_u_cla32_and2066_y0 h_u_cla32_and2068_h_u_cla32_and2066_y0
1 1
.subckt and_gate _a=h_u_cla32_and2068_h_u_cla32_and2067_y0 _b=h_u_cla32_and2068_h_u_cla32_and2066_y0 _y0=h_u_cla32_and2068_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and2069_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and2069_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and2069_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and2069_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and2069_y0
.names h_u_cla32_and2069_y0 h_u_cla32_and2070_h_u_cla32_and2069_y0
1 1
.names h_u_cla32_and2068_y0 h_u_cla32_and2070_h_u_cla32_and2068_y0
1 1
.subckt and_gate _a=h_u_cla32_and2070_h_u_cla32_and2069_y0 _b=h_u_cla32_and2070_h_u_cla32_and2068_y0 _y0=h_u_cla32_and2070_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and2071_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and2071_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and2071_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and2071_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and2071_y0
.names h_u_cla32_and2071_y0 h_u_cla32_and2072_h_u_cla32_and2071_y0
1 1
.names h_u_cla32_and2070_y0 h_u_cla32_and2072_h_u_cla32_and2070_y0
1 1
.subckt and_gate _a=h_u_cla32_and2072_h_u_cla32_and2071_y0 _b=h_u_cla32_and2072_h_u_cla32_and2070_y0 _y0=h_u_cla32_and2072_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and2073_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and2073_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and2073_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and2073_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and2073_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and2074_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and2074_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and2074_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and2074_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and2074_y0
.names h_u_cla32_and2074_y0 h_u_cla32_and2075_h_u_cla32_and2074_y0
1 1
.names h_u_cla32_and2073_y0 h_u_cla32_and2075_h_u_cla32_and2073_y0
1 1
.subckt and_gate _a=h_u_cla32_and2075_h_u_cla32_and2074_y0 _b=h_u_cla32_and2075_h_u_cla32_and2073_y0 _y0=h_u_cla32_and2075_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and2076_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and2076_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and2076_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and2076_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and2076_y0
.names h_u_cla32_and2076_y0 h_u_cla32_and2077_h_u_cla32_and2076_y0
1 1
.names h_u_cla32_and2075_y0 h_u_cla32_and2077_h_u_cla32_and2075_y0
1 1
.subckt and_gate _a=h_u_cla32_and2077_h_u_cla32_and2076_y0 _b=h_u_cla32_and2077_h_u_cla32_and2075_y0 _y0=h_u_cla32_and2077_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and2078_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and2078_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and2078_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and2078_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and2078_y0
.names h_u_cla32_and2078_y0 h_u_cla32_and2079_h_u_cla32_and2078_y0
1 1
.names h_u_cla32_and2077_y0 h_u_cla32_and2079_h_u_cla32_and2077_y0
1 1
.subckt and_gate _a=h_u_cla32_and2079_h_u_cla32_and2078_y0 _b=h_u_cla32_and2079_h_u_cla32_and2077_y0 _y0=h_u_cla32_and2079_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and2080_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and2080_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and2080_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and2080_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and2080_y0
.names h_u_cla32_and2080_y0 h_u_cla32_and2081_h_u_cla32_and2080_y0
1 1
.names h_u_cla32_and2079_y0 h_u_cla32_and2081_h_u_cla32_and2079_y0
1 1
.subckt and_gate _a=h_u_cla32_and2081_h_u_cla32_and2080_y0 _b=h_u_cla32_and2081_h_u_cla32_and2079_y0 _y0=h_u_cla32_and2081_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and2082_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and2082_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and2082_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and2082_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and2082_y0
.names h_u_cla32_and2082_y0 h_u_cla32_and2083_h_u_cla32_and2082_y0
1 1
.names h_u_cla32_and2081_y0 h_u_cla32_and2083_h_u_cla32_and2081_y0
1 1
.subckt and_gate _a=h_u_cla32_and2083_h_u_cla32_and2082_y0 _b=h_u_cla32_and2083_h_u_cla32_and2081_y0 _y0=h_u_cla32_and2083_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and2084_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and2084_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and2084_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and2084_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and2084_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and2085_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and2085_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and2085_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and2085_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and2085_y0
.names h_u_cla32_and2085_y0 h_u_cla32_and2086_h_u_cla32_and2085_y0
1 1
.names h_u_cla32_and2084_y0 h_u_cla32_and2086_h_u_cla32_and2084_y0
1 1
.subckt and_gate _a=h_u_cla32_and2086_h_u_cla32_and2085_y0 _b=h_u_cla32_and2086_h_u_cla32_and2084_y0 _y0=h_u_cla32_and2086_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and2087_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and2087_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and2087_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and2087_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and2087_y0
.names h_u_cla32_and2087_y0 h_u_cla32_and2088_h_u_cla32_and2087_y0
1 1
.names h_u_cla32_and2086_y0 h_u_cla32_and2088_h_u_cla32_and2086_y0
1 1
.subckt and_gate _a=h_u_cla32_and2088_h_u_cla32_and2087_y0 _b=h_u_cla32_and2088_h_u_cla32_and2086_y0 _y0=h_u_cla32_and2088_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and2089_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and2089_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and2089_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and2089_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and2089_y0
.names h_u_cla32_and2089_y0 h_u_cla32_and2090_h_u_cla32_and2089_y0
1 1
.names h_u_cla32_and2088_y0 h_u_cla32_and2090_h_u_cla32_and2088_y0
1 1
.subckt and_gate _a=h_u_cla32_and2090_h_u_cla32_and2089_y0 _b=h_u_cla32_and2090_h_u_cla32_and2088_y0 _y0=h_u_cla32_and2090_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and2091_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and2091_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and2091_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and2091_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and2091_y0
.names h_u_cla32_and2091_y0 h_u_cla32_and2092_h_u_cla32_and2091_y0
1 1
.names h_u_cla32_and2090_y0 h_u_cla32_and2092_h_u_cla32_and2090_y0
1 1
.subckt and_gate _a=h_u_cla32_and2092_h_u_cla32_and2091_y0 _b=h_u_cla32_and2092_h_u_cla32_and2090_y0 _y0=h_u_cla32_and2092_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and2093_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and2093_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and2093_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and2093_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and2093_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and2094_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and2094_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and2094_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and2094_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and2094_y0
.names h_u_cla32_and2094_y0 h_u_cla32_and2095_h_u_cla32_and2094_y0
1 1
.names h_u_cla32_and2093_y0 h_u_cla32_and2095_h_u_cla32_and2093_y0
1 1
.subckt and_gate _a=h_u_cla32_and2095_h_u_cla32_and2094_y0 _b=h_u_cla32_and2095_h_u_cla32_and2093_y0 _y0=h_u_cla32_and2095_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and2096_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and2096_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and2096_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and2096_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and2096_y0
.names h_u_cla32_and2096_y0 h_u_cla32_and2097_h_u_cla32_and2096_y0
1 1
.names h_u_cla32_and2095_y0 h_u_cla32_and2097_h_u_cla32_and2095_y0
1 1
.subckt and_gate _a=h_u_cla32_and2097_h_u_cla32_and2096_y0 _b=h_u_cla32_and2097_h_u_cla32_and2095_y0 _y0=h_u_cla32_and2097_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and2098_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and2098_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and2098_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and2098_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and2098_y0
.names h_u_cla32_and2098_y0 h_u_cla32_and2099_h_u_cla32_and2098_y0
1 1
.names h_u_cla32_and2097_y0 h_u_cla32_and2099_h_u_cla32_and2097_y0
1 1
.subckt and_gate _a=h_u_cla32_and2099_h_u_cla32_and2098_y0 _b=h_u_cla32_and2099_h_u_cla32_and2097_y0 _y0=h_u_cla32_and2099_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and2100_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and2100_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and2100_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and2100_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and2100_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and2101_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and2101_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and2101_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and2101_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and2101_y0
.names h_u_cla32_and2101_y0 h_u_cla32_and2102_h_u_cla32_and2101_y0
1 1
.names h_u_cla32_and2100_y0 h_u_cla32_and2102_h_u_cla32_and2100_y0
1 1
.subckt and_gate _a=h_u_cla32_and2102_h_u_cla32_and2101_y0 _b=h_u_cla32_and2102_h_u_cla32_and2100_y0 _y0=h_u_cla32_and2102_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and2103_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and2103_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and2103_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and2103_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and2103_y0
.names h_u_cla32_and2103_y0 h_u_cla32_and2104_h_u_cla32_and2103_y0
1 1
.names h_u_cla32_and2102_y0 h_u_cla32_and2104_h_u_cla32_and2102_y0
1 1
.subckt and_gate _a=h_u_cla32_and2104_h_u_cla32_and2103_y0 _b=h_u_cla32_and2104_h_u_cla32_and2102_y0 _y0=h_u_cla32_and2104_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and2105_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and2105_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and2105_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and2105_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and2105_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and2106_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and2106_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and2106_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and2106_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and2106_y0
.names h_u_cla32_and2106_y0 h_u_cla32_and2107_h_u_cla32_and2106_y0
1 1
.names h_u_cla32_and2105_y0 h_u_cla32_and2107_h_u_cla32_and2105_y0
1 1
.subckt and_gate _a=h_u_cla32_and2107_h_u_cla32_and2106_y0 _b=h_u_cla32_and2107_h_u_cla32_and2105_y0 _y0=h_u_cla32_and2107_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and2108_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and2108_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and2108_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and2108_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and2108_y0
.names h_u_cla32_and2108_y0 h_u_cla32_or153_h_u_cla32_and2108_y0
1 1
.names h_u_cla32_and1819_y0 h_u_cla32_or153_h_u_cla32_and1819_y0
1 1
.subckt or_gate _a=h_u_cla32_or153_h_u_cla32_and2108_y0 _b=h_u_cla32_or153_h_u_cla32_and1819_y0 _y0=h_u_cla32_or153_y0
.names h_u_cla32_or153_y0 h_u_cla32_or154_h_u_cla32_or153_y0
1 1
.names h_u_cla32_and1852_y0 h_u_cla32_or154_h_u_cla32_and1852_y0
1 1
.subckt or_gate _a=h_u_cla32_or154_h_u_cla32_or153_y0 _b=h_u_cla32_or154_h_u_cla32_and1852_y0 _y0=h_u_cla32_or154_y0
.names h_u_cla32_or154_y0 h_u_cla32_or155_h_u_cla32_or154_y0
1 1
.names h_u_cla32_and1883_y0 h_u_cla32_or155_h_u_cla32_and1883_y0
1 1
.subckt or_gate _a=h_u_cla32_or155_h_u_cla32_or154_y0 _b=h_u_cla32_or155_h_u_cla32_and1883_y0 _y0=h_u_cla32_or155_y0
.names h_u_cla32_or155_y0 h_u_cla32_or156_h_u_cla32_or155_y0
1 1
.names h_u_cla32_and1912_y0 h_u_cla32_or156_h_u_cla32_and1912_y0
1 1
.subckt or_gate _a=h_u_cla32_or156_h_u_cla32_or155_y0 _b=h_u_cla32_or156_h_u_cla32_and1912_y0 _y0=h_u_cla32_or156_y0
.names h_u_cla32_or156_y0 h_u_cla32_or157_h_u_cla32_or156_y0
1 1
.names h_u_cla32_and1939_y0 h_u_cla32_or157_h_u_cla32_and1939_y0
1 1
.subckt or_gate _a=h_u_cla32_or157_h_u_cla32_or156_y0 _b=h_u_cla32_or157_h_u_cla32_and1939_y0 _y0=h_u_cla32_or157_y0
.names h_u_cla32_or157_y0 h_u_cla32_or158_h_u_cla32_or157_y0
1 1
.names h_u_cla32_and1964_y0 h_u_cla32_or158_h_u_cla32_and1964_y0
1 1
.subckt or_gate _a=h_u_cla32_or158_h_u_cla32_or157_y0 _b=h_u_cla32_or158_h_u_cla32_and1964_y0 _y0=h_u_cla32_or158_y0
.names h_u_cla32_or158_y0 h_u_cla32_or159_h_u_cla32_or158_y0
1 1
.names h_u_cla32_and1987_y0 h_u_cla32_or159_h_u_cla32_and1987_y0
1 1
.subckt or_gate _a=h_u_cla32_or159_h_u_cla32_or158_y0 _b=h_u_cla32_or159_h_u_cla32_and1987_y0 _y0=h_u_cla32_or159_y0
.names h_u_cla32_or159_y0 h_u_cla32_or160_h_u_cla32_or159_y0
1 1
.names h_u_cla32_and2008_y0 h_u_cla32_or160_h_u_cla32_and2008_y0
1 1
.subckt or_gate _a=h_u_cla32_or160_h_u_cla32_or159_y0 _b=h_u_cla32_or160_h_u_cla32_and2008_y0 _y0=h_u_cla32_or160_y0
.names h_u_cla32_or160_y0 h_u_cla32_or161_h_u_cla32_or160_y0
1 1
.names h_u_cla32_and2027_y0 h_u_cla32_or161_h_u_cla32_and2027_y0
1 1
.subckt or_gate _a=h_u_cla32_or161_h_u_cla32_or160_y0 _b=h_u_cla32_or161_h_u_cla32_and2027_y0 _y0=h_u_cla32_or161_y0
.names h_u_cla32_or161_y0 h_u_cla32_or162_h_u_cla32_or161_y0
1 1
.names h_u_cla32_and2044_y0 h_u_cla32_or162_h_u_cla32_and2044_y0
1 1
.subckt or_gate _a=h_u_cla32_or162_h_u_cla32_or161_y0 _b=h_u_cla32_or162_h_u_cla32_and2044_y0 _y0=h_u_cla32_or162_y0
.names h_u_cla32_or162_y0 h_u_cla32_or163_h_u_cla32_or162_y0
1 1
.names h_u_cla32_and2059_y0 h_u_cla32_or163_h_u_cla32_and2059_y0
1 1
.subckt or_gate _a=h_u_cla32_or163_h_u_cla32_or162_y0 _b=h_u_cla32_or163_h_u_cla32_and2059_y0 _y0=h_u_cla32_or163_y0
.names h_u_cla32_or163_y0 h_u_cla32_or164_h_u_cla32_or163_y0
1 1
.names h_u_cla32_and2072_y0 h_u_cla32_or164_h_u_cla32_and2072_y0
1 1
.subckt or_gate _a=h_u_cla32_or164_h_u_cla32_or163_y0 _b=h_u_cla32_or164_h_u_cla32_and2072_y0 _y0=h_u_cla32_or164_y0
.names h_u_cla32_or164_y0 h_u_cla32_or165_h_u_cla32_or164_y0
1 1
.names h_u_cla32_and2083_y0 h_u_cla32_or165_h_u_cla32_and2083_y0
1 1
.subckt or_gate _a=h_u_cla32_or165_h_u_cla32_or164_y0 _b=h_u_cla32_or165_h_u_cla32_and2083_y0 _y0=h_u_cla32_or165_y0
.names h_u_cla32_or165_y0 h_u_cla32_or166_h_u_cla32_or165_y0
1 1
.names h_u_cla32_and2092_y0 h_u_cla32_or166_h_u_cla32_and2092_y0
1 1
.subckt or_gate _a=h_u_cla32_or166_h_u_cla32_or165_y0 _b=h_u_cla32_or166_h_u_cla32_and2092_y0 _y0=h_u_cla32_or166_y0
.names h_u_cla32_or166_y0 h_u_cla32_or167_h_u_cla32_or166_y0
1 1
.names h_u_cla32_and2099_y0 h_u_cla32_or167_h_u_cla32_and2099_y0
1 1
.subckt or_gate _a=h_u_cla32_or167_h_u_cla32_or166_y0 _b=h_u_cla32_or167_h_u_cla32_and2099_y0 _y0=h_u_cla32_or167_y0
.names h_u_cla32_or167_y0 h_u_cla32_or168_h_u_cla32_or167_y0
1 1
.names h_u_cla32_and2104_y0 h_u_cla32_or168_h_u_cla32_and2104_y0
1 1
.subckt or_gate _a=h_u_cla32_or168_h_u_cla32_or167_y0 _b=h_u_cla32_or168_h_u_cla32_and2104_y0 _y0=h_u_cla32_or168_y0
.names h_u_cla32_or168_y0 h_u_cla32_or169_h_u_cla32_or168_y0
1 1
.names h_u_cla32_and2107_y0 h_u_cla32_or169_h_u_cla32_and2107_y0
1 1
.subckt or_gate _a=h_u_cla32_or169_h_u_cla32_or168_y0 _b=h_u_cla32_or169_h_u_cla32_and2107_y0 _y0=h_u_cla32_or169_y0
.names h_u_cla32_pg_logic17_y1 h_u_cla32_or170_h_u_cla32_pg_logic17_y1
1 1
.names h_u_cla32_or169_y0 h_u_cla32_or170_h_u_cla32_or169_y0
1 1
.subckt or_gate _a=h_u_cla32_or170_h_u_cla32_pg_logic17_y1 _b=h_u_cla32_or170_h_u_cla32_or169_y0 _y0=h_u_cla32_or170_y0
.names a_18 h_u_cla32_pg_logic18_a_18
1 1
.names b_18 h_u_cla32_pg_logic18_b_18
1 1
.subckt pg_logic a=h_u_cla32_pg_logic18_a_18 b=h_u_cla32_pg_logic18_b_18 pg_logic_y0=h_u_cla32_pg_logic18_y0 pg_logic_y1=h_u_cla32_pg_logic18_y1 pg_logic_y2=h_u_cla32_pg_logic18_y2
.names h_u_cla32_pg_logic18_y2 h_u_cla32_xor18_h_u_cla32_pg_logic18_y2
1 1
.names h_u_cla32_or170_y0 h_u_cla32_xor18_h_u_cla32_or170_y0
1 1
.subckt xor_gate _a=h_u_cla32_xor18_h_u_cla32_pg_logic18_y2 _b=h_u_cla32_xor18_h_u_cla32_or170_y0 _y0=h_u_cla32_xor18_y0
.names h_u_cla32_pg_logic0_y0 h_u_cla32_and2109_h_u_cla32_pg_logic0_y0
1 1
.names constant_wire_0 h_u_cla32_and2109_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2109_h_u_cla32_pg_logic0_y0 _b=h_u_cla32_and2109_constant_wire_0 _y0=h_u_cla32_and2109_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and2110_h_u_cla32_pg_logic1_y0
1 1
.names constant_wire_0 h_u_cla32_and2110_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2110_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and2110_constant_wire_0 _y0=h_u_cla32_and2110_y0
.names h_u_cla32_and2110_y0 h_u_cla32_and2111_h_u_cla32_and2110_y0
1 1
.names h_u_cla32_and2109_y0 h_u_cla32_and2111_h_u_cla32_and2109_y0
1 1
.subckt and_gate _a=h_u_cla32_and2111_h_u_cla32_and2110_y0 _b=h_u_cla32_and2111_h_u_cla32_and2109_y0 _y0=h_u_cla32_and2111_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and2112_h_u_cla32_pg_logic2_y0
1 1
.names constant_wire_0 h_u_cla32_and2112_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2112_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and2112_constant_wire_0 _y0=h_u_cla32_and2112_y0
.names h_u_cla32_and2112_y0 h_u_cla32_and2113_h_u_cla32_and2112_y0
1 1
.names h_u_cla32_and2111_y0 h_u_cla32_and2113_h_u_cla32_and2111_y0
1 1
.subckt and_gate _a=h_u_cla32_and2113_h_u_cla32_and2112_y0 _b=h_u_cla32_and2113_h_u_cla32_and2111_y0 _y0=h_u_cla32_and2113_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and2114_h_u_cla32_pg_logic3_y0
1 1
.names constant_wire_0 h_u_cla32_and2114_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2114_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and2114_constant_wire_0 _y0=h_u_cla32_and2114_y0
.names h_u_cla32_and2114_y0 h_u_cla32_and2115_h_u_cla32_and2114_y0
1 1
.names h_u_cla32_and2113_y0 h_u_cla32_and2115_h_u_cla32_and2113_y0
1 1
.subckt and_gate _a=h_u_cla32_and2115_h_u_cla32_and2114_y0 _b=h_u_cla32_and2115_h_u_cla32_and2113_y0 _y0=h_u_cla32_and2115_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and2116_h_u_cla32_pg_logic4_y0
1 1
.names constant_wire_0 h_u_cla32_and2116_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2116_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and2116_constant_wire_0 _y0=h_u_cla32_and2116_y0
.names h_u_cla32_and2116_y0 h_u_cla32_and2117_h_u_cla32_and2116_y0
1 1
.names h_u_cla32_and2115_y0 h_u_cla32_and2117_h_u_cla32_and2115_y0
1 1
.subckt and_gate _a=h_u_cla32_and2117_h_u_cla32_and2116_y0 _b=h_u_cla32_and2117_h_u_cla32_and2115_y0 _y0=h_u_cla32_and2117_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and2118_h_u_cla32_pg_logic5_y0
1 1
.names constant_wire_0 h_u_cla32_and2118_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2118_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and2118_constant_wire_0 _y0=h_u_cla32_and2118_y0
.names h_u_cla32_and2118_y0 h_u_cla32_and2119_h_u_cla32_and2118_y0
1 1
.names h_u_cla32_and2117_y0 h_u_cla32_and2119_h_u_cla32_and2117_y0
1 1
.subckt and_gate _a=h_u_cla32_and2119_h_u_cla32_and2118_y0 _b=h_u_cla32_and2119_h_u_cla32_and2117_y0 _y0=h_u_cla32_and2119_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and2120_h_u_cla32_pg_logic6_y0
1 1
.names constant_wire_0 h_u_cla32_and2120_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2120_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and2120_constant_wire_0 _y0=h_u_cla32_and2120_y0
.names h_u_cla32_and2120_y0 h_u_cla32_and2121_h_u_cla32_and2120_y0
1 1
.names h_u_cla32_and2119_y0 h_u_cla32_and2121_h_u_cla32_and2119_y0
1 1
.subckt and_gate _a=h_u_cla32_and2121_h_u_cla32_and2120_y0 _b=h_u_cla32_and2121_h_u_cla32_and2119_y0 _y0=h_u_cla32_and2121_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and2122_h_u_cla32_pg_logic7_y0
1 1
.names constant_wire_0 h_u_cla32_and2122_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2122_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and2122_constant_wire_0 _y0=h_u_cla32_and2122_y0
.names h_u_cla32_and2122_y0 h_u_cla32_and2123_h_u_cla32_and2122_y0
1 1
.names h_u_cla32_and2121_y0 h_u_cla32_and2123_h_u_cla32_and2121_y0
1 1
.subckt and_gate _a=h_u_cla32_and2123_h_u_cla32_and2122_y0 _b=h_u_cla32_and2123_h_u_cla32_and2121_y0 _y0=h_u_cla32_and2123_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and2124_h_u_cla32_pg_logic8_y0
1 1
.names constant_wire_0 h_u_cla32_and2124_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2124_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and2124_constant_wire_0 _y0=h_u_cla32_and2124_y0
.names h_u_cla32_and2124_y0 h_u_cla32_and2125_h_u_cla32_and2124_y0
1 1
.names h_u_cla32_and2123_y0 h_u_cla32_and2125_h_u_cla32_and2123_y0
1 1
.subckt and_gate _a=h_u_cla32_and2125_h_u_cla32_and2124_y0 _b=h_u_cla32_and2125_h_u_cla32_and2123_y0 _y0=h_u_cla32_and2125_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and2126_h_u_cla32_pg_logic9_y0
1 1
.names constant_wire_0 h_u_cla32_and2126_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2126_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and2126_constant_wire_0 _y0=h_u_cla32_and2126_y0
.names h_u_cla32_and2126_y0 h_u_cla32_and2127_h_u_cla32_and2126_y0
1 1
.names h_u_cla32_and2125_y0 h_u_cla32_and2127_h_u_cla32_and2125_y0
1 1
.subckt and_gate _a=h_u_cla32_and2127_h_u_cla32_and2126_y0 _b=h_u_cla32_and2127_h_u_cla32_and2125_y0 _y0=h_u_cla32_and2127_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and2128_h_u_cla32_pg_logic10_y0
1 1
.names constant_wire_0 h_u_cla32_and2128_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2128_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and2128_constant_wire_0 _y0=h_u_cla32_and2128_y0
.names h_u_cla32_and2128_y0 h_u_cla32_and2129_h_u_cla32_and2128_y0
1 1
.names h_u_cla32_and2127_y0 h_u_cla32_and2129_h_u_cla32_and2127_y0
1 1
.subckt and_gate _a=h_u_cla32_and2129_h_u_cla32_and2128_y0 _b=h_u_cla32_and2129_h_u_cla32_and2127_y0 _y0=h_u_cla32_and2129_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and2130_h_u_cla32_pg_logic11_y0
1 1
.names constant_wire_0 h_u_cla32_and2130_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2130_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and2130_constant_wire_0 _y0=h_u_cla32_and2130_y0
.names h_u_cla32_and2130_y0 h_u_cla32_and2131_h_u_cla32_and2130_y0
1 1
.names h_u_cla32_and2129_y0 h_u_cla32_and2131_h_u_cla32_and2129_y0
1 1
.subckt and_gate _a=h_u_cla32_and2131_h_u_cla32_and2130_y0 _b=h_u_cla32_and2131_h_u_cla32_and2129_y0 _y0=h_u_cla32_and2131_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and2132_h_u_cla32_pg_logic12_y0
1 1
.names constant_wire_0 h_u_cla32_and2132_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2132_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and2132_constant_wire_0 _y0=h_u_cla32_and2132_y0
.names h_u_cla32_and2132_y0 h_u_cla32_and2133_h_u_cla32_and2132_y0
1 1
.names h_u_cla32_and2131_y0 h_u_cla32_and2133_h_u_cla32_and2131_y0
1 1
.subckt and_gate _a=h_u_cla32_and2133_h_u_cla32_and2132_y0 _b=h_u_cla32_and2133_h_u_cla32_and2131_y0 _y0=h_u_cla32_and2133_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and2134_h_u_cla32_pg_logic13_y0
1 1
.names constant_wire_0 h_u_cla32_and2134_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2134_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and2134_constant_wire_0 _y0=h_u_cla32_and2134_y0
.names h_u_cla32_and2134_y0 h_u_cla32_and2135_h_u_cla32_and2134_y0
1 1
.names h_u_cla32_and2133_y0 h_u_cla32_and2135_h_u_cla32_and2133_y0
1 1
.subckt and_gate _a=h_u_cla32_and2135_h_u_cla32_and2134_y0 _b=h_u_cla32_and2135_h_u_cla32_and2133_y0 _y0=h_u_cla32_and2135_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and2136_h_u_cla32_pg_logic14_y0
1 1
.names constant_wire_0 h_u_cla32_and2136_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2136_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and2136_constant_wire_0 _y0=h_u_cla32_and2136_y0
.names h_u_cla32_and2136_y0 h_u_cla32_and2137_h_u_cla32_and2136_y0
1 1
.names h_u_cla32_and2135_y0 h_u_cla32_and2137_h_u_cla32_and2135_y0
1 1
.subckt and_gate _a=h_u_cla32_and2137_h_u_cla32_and2136_y0 _b=h_u_cla32_and2137_h_u_cla32_and2135_y0 _y0=h_u_cla32_and2137_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and2138_h_u_cla32_pg_logic15_y0
1 1
.names constant_wire_0 h_u_cla32_and2138_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2138_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and2138_constant_wire_0 _y0=h_u_cla32_and2138_y0
.names h_u_cla32_and2138_y0 h_u_cla32_and2139_h_u_cla32_and2138_y0
1 1
.names h_u_cla32_and2137_y0 h_u_cla32_and2139_h_u_cla32_and2137_y0
1 1
.subckt and_gate _a=h_u_cla32_and2139_h_u_cla32_and2138_y0 _b=h_u_cla32_and2139_h_u_cla32_and2137_y0 _y0=h_u_cla32_and2139_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and2140_h_u_cla32_pg_logic16_y0
1 1
.names constant_wire_0 h_u_cla32_and2140_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2140_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and2140_constant_wire_0 _y0=h_u_cla32_and2140_y0
.names h_u_cla32_and2140_y0 h_u_cla32_and2141_h_u_cla32_and2140_y0
1 1
.names h_u_cla32_and2139_y0 h_u_cla32_and2141_h_u_cla32_and2139_y0
1 1
.subckt and_gate _a=h_u_cla32_and2141_h_u_cla32_and2140_y0 _b=h_u_cla32_and2141_h_u_cla32_and2139_y0 _y0=h_u_cla32_and2141_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and2142_h_u_cla32_pg_logic17_y0
1 1
.names constant_wire_0 h_u_cla32_and2142_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2142_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and2142_constant_wire_0 _y0=h_u_cla32_and2142_y0
.names h_u_cla32_and2142_y0 h_u_cla32_and2143_h_u_cla32_and2142_y0
1 1
.names h_u_cla32_and2141_y0 h_u_cla32_and2143_h_u_cla32_and2141_y0
1 1
.subckt and_gate _a=h_u_cla32_and2143_h_u_cla32_and2142_y0 _b=h_u_cla32_and2143_h_u_cla32_and2141_y0 _y0=h_u_cla32_and2143_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and2144_h_u_cla32_pg_logic18_y0
1 1
.names constant_wire_0 h_u_cla32_and2144_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2144_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and2144_constant_wire_0 _y0=h_u_cla32_and2144_y0
.names h_u_cla32_and2144_y0 h_u_cla32_and2145_h_u_cla32_and2144_y0
1 1
.names h_u_cla32_and2143_y0 h_u_cla32_and2145_h_u_cla32_and2143_y0
1 1
.subckt and_gate _a=h_u_cla32_and2145_h_u_cla32_and2144_y0 _b=h_u_cla32_and2145_h_u_cla32_and2143_y0 _y0=h_u_cla32_and2145_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and2146_h_u_cla32_pg_logic1_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2146_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2146_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and2146_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2146_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and2147_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2147_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2147_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and2147_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2147_y0
.names h_u_cla32_and2147_y0 h_u_cla32_and2148_h_u_cla32_and2147_y0
1 1
.names h_u_cla32_and2146_y0 h_u_cla32_and2148_h_u_cla32_and2146_y0
1 1
.subckt and_gate _a=h_u_cla32_and2148_h_u_cla32_and2147_y0 _b=h_u_cla32_and2148_h_u_cla32_and2146_y0 _y0=h_u_cla32_and2148_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and2149_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2149_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2149_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and2149_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2149_y0
.names h_u_cla32_and2149_y0 h_u_cla32_and2150_h_u_cla32_and2149_y0
1 1
.names h_u_cla32_and2148_y0 h_u_cla32_and2150_h_u_cla32_and2148_y0
1 1
.subckt and_gate _a=h_u_cla32_and2150_h_u_cla32_and2149_y0 _b=h_u_cla32_and2150_h_u_cla32_and2148_y0 _y0=h_u_cla32_and2150_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and2151_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2151_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2151_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and2151_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2151_y0
.names h_u_cla32_and2151_y0 h_u_cla32_and2152_h_u_cla32_and2151_y0
1 1
.names h_u_cla32_and2150_y0 h_u_cla32_and2152_h_u_cla32_and2150_y0
1 1
.subckt and_gate _a=h_u_cla32_and2152_h_u_cla32_and2151_y0 _b=h_u_cla32_and2152_h_u_cla32_and2150_y0 _y0=h_u_cla32_and2152_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and2153_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2153_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2153_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and2153_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2153_y0
.names h_u_cla32_and2153_y0 h_u_cla32_and2154_h_u_cla32_and2153_y0
1 1
.names h_u_cla32_and2152_y0 h_u_cla32_and2154_h_u_cla32_and2152_y0
1 1
.subckt and_gate _a=h_u_cla32_and2154_h_u_cla32_and2153_y0 _b=h_u_cla32_and2154_h_u_cla32_and2152_y0 _y0=h_u_cla32_and2154_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and2155_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2155_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2155_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and2155_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2155_y0
.names h_u_cla32_and2155_y0 h_u_cla32_and2156_h_u_cla32_and2155_y0
1 1
.names h_u_cla32_and2154_y0 h_u_cla32_and2156_h_u_cla32_and2154_y0
1 1
.subckt and_gate _a=h_u_cla32_and2156_h_u_cla32_and2155_y0 _b=h_u_cla32_and2156_h_u_cla32_and2154_y0 _y0=h_u_cla32_and2156_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and2157_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2157_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2157_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and2157_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2157_y0
.names h_u_cla32_and2157_y0 h_u_cla32_and2158_h_u_cla32_and2157_y0
1 1
.names h_u_cla32_and2156_y0 h_u_cla32_and2158_h_u_cla32_and2156_y0
1 1
.subckt and_gate _a=h_u_cla32_and2158_h_u_cla32_and2157_y0 _b=h_u_cla32_and2158_h_u_cla32_and2156_y0 _y0=h_u_cla32_and2158_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and2159_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2159_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2159_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and2159_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2159_y0
.names h_u_cla32_and2159_y0 h_u_cla32_and2160_h_u_cla32_and2159_y0
1 1
.names h_u_cla32_and2158_y0 h_u_cla32_and2160_h_u_cla32_and2158_y0
1 1
.subckt and_gate _a=h_u_cla32_and2160_h_u_cla32_and2159_y0 _b=h_u_cla32_and2160_h_u_cla32_and2158_y0 _y0=h_u_cla32_and2160_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and2161_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2161_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2161_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and2161_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2161_y0
.names h_u_cla32_and2161_y0 h_u_cla32_and2162_h_u_cla32_and2161_y0
1 1
.names h_u_cla32_and2160_y0 h_u_cla32_and2162_h_u_cla32_and2160_y0
1 1
.subckt and_gate _a=h_u_cla32_and2162_h_u_cla32_and2161_y0 _b=h_u_cla32_and2162_h_u_cla32_and2160_y0 _y0=h_u_cla32_and2162_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and2163_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2163_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2163_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and2163_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2163_y0
.names h_u_cla32_and2163_y0 h_u_cla32_and2164_h_u_cla32_and2163_y0
1 1
.names h_u_cla32_and2162_y0 h_u_cla32_and2164_h_u_cla32_and2162_y0
1 1
.subckt and_gate _a=h_u_cla32_and2164_h_u_cla32_and2163_y0 _b=h_u_cla32_and2164_h_u_cla32_and2162_y0 _y0=h_u_cla32_and2164_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and2165_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2165_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2165_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and2165_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2165_y0
.names h_u_cla32_and2165_y0 h_u_cla32_and2166_h_u_cla32_and2165_y0
1 1
.names h_u_cla32_and2164_y0 h_u_cla32_and2166_h_u_cla32_and2164_y0
1 1
.subckt and_gate _a=h_u_cla32_and2166_h_u_cla32_and2165_y0 _b=h_u_cla32_and2166_h_u_cla32_and2164_y0 _y0=h_u_cla32_and2166_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and2167_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2167_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2167_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and2167_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2167_y0
.names h_u_cla32_and2167_y0 h_u_cla32_and2168_h_u_cla32_and2167_y0
1 1
.names h_u_cla32_and2166_y0 h_u_cla32_and2168_h_u_cla32_and2166_y0
1 1
.subckt and_gate _a=h_u_cla32_and2168_h_u_cla32_and2167_y0 _b=h_u_cla32_and2168_h_u_cla32_and2166_y0 _y0=h_u_cla32_and2168_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and2169_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2169_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2169_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and2169_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2169_y0
.names h_u_cla32_and2169_y0 h_u_cla32_and2170_h_u_cla32_and2169_y0
1 1
.names h_u_cla32_and2168_y0 h_u_cla32_and2170_h_u_cla32_and2168_y0
1 1
.subckt and_gate _a=h_u_cla32_and2170_h_u_cla32_and2169_y0 _b=h_u_cla32_and2170_h_u_cla32_and2168_y0 _y0=h_u_cla32_and2170_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and2171_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2171_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2171_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and2171_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2171_y0
.names h_u_cla32_and2171_y0 h_u_cla32_and2172_h_u_cla32_and2171_y0
1 1
.names h_u_cla32_and2170_y0 h_u_cla32_and2172_h_u_cla32_and2170_y0
1 1
.subckt and_gate _a=h_u_cla32_and2172_h_u_cla32_and2171_y0 _b=h_u_cla32_and2172_h_u_cla32_and2170_y0 _y0=h_u_cla32_and2172_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and2173_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2173_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2173_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and2173_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2173_y0
.names h_u_cla32_and2173_y0 h_u_cla32_and2174_h_u_cla32_and2173_y0
1 1
.names h_u_cla32_and2172_y0 h_u_cla32_and2174_h_u_cla32_and2172_y0
1 1
.subckt and_gate _a=h_u_cla32_and2174_h_u_cla32_and2173_y0 _b=h_u_cla32_and2174_h_u_cla32_and2172_y0 _y0=h_u_cla32_and2174_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and2175_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2175_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2175_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and2175_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2175_y0
.names h_u_cla32_and2175_y0 h_u_cla32_and2176_h_u_cla32_and2175_y0
1 1
.names h_u_cla32_and2174_y0 h_u_cla32_and2176_h_u_cla32_and2174_y0
1 1
.subckt and_gate _a=h_u_cla32_and2176_h_u_cla32_and2175_y0 _b=h_u_cla32_and2176_h_u_cla32_and2174_y0 _y0=h_u_cla32_and2176_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and2177_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2177_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2177_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and2177_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2177_y0
.names h_u_cla32_and2177_y0 h_u_cla32_and2178_h_u_cla32_and2177_y0
1 1
.names h_u_cla32_and2176_y0 h_u_cla32_and2178_h_u_cla32_and2176_y0
1 1
.subckt and_gate _a=h_u_cla32_and2178_h_u_cla32_and2177_y0 _b=h_u_cla32_and2178_h_u_cla32_and2176_y0 _y0=h_u_cla32_and2178_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and2179_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2179_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2179_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and2179_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2179_y0
.names h_u_cla32_and2179_y0 h_u_cla32_and2180_h_u_cla32_and2179_y0
1 1
.names h_u_cla32_and2178_y0 h_u_cla32_and2180_h_u_cla32_and2178_y0
1 1
.subckt and_gate _a=h_u_cla32_and2180_h_u_cla32_and2179_y0 _b=h_u_cla32_and2180_h_u_cla32_and2178_y0 _y0=h_u_cla32_and2180_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and2181_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2181_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2181_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and2181_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2181_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and2182_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2182_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2182_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and2182_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2182_y0
.names h_u_cla32_and2182_y0 h_u_cla32_and2183_h_u_cla32_and2182_y0
1 1
.names h_u_cla32_and2181_y0 h_u_cla32_and2183_h_u_cla32_and2181_y0
1 1
.subckt and_gate _a=h_u_cla32_and2183_h_u_cla32_and2182_y0 _b=h_u_cla32_and2183_h_u_cla32_and2181_y0 _y0=h_u_cla32_and2183_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and2184_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2184_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2184_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and2184_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2184_y0
.names h_u_cla32_and2184_y0 h_u_cla32_and2185_h_u_cla32_and2184_y0
1 1
.names h_u_cla32_and2183_y0 h_u_cla32_and2185_h_u_cla32_and2183_y0
1 1
.subckt and_gate _a=h_u_cla32_and2185_h_u_cla32_and2184_y0 _b=h_u_cla32_and2185_h_u_cla32_and2183_y0 _y0=h_u_cla32_and2185_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and2186_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2186_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2186_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and2186_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2186_y0
.names h_u_cla32_and2186_y0 h_u_cla32_and2187_h_u_cla32_and2186_y0
1 1
.names h_u_cla32_and2185_y0 h_u_cla32_and2187_h_u_cla32_and2185_y0
1 1
.subckt and_gate _a=h_u_cla32_and2187_h_u_cla32_and2186_y0 _b=h_u_cla32_and2187_h_u_cla32_and2185_y0 _y0=h_u_cla32_and2187_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and2188_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2188_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2188_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and2188_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2188_y0
.names h_u_cla32_and2188_y0 h_u_cla32_and2189_h_u_cla32_and2188_y0
1 1
.names h_u_cla32_and2187_y0 h_u_cla32_and2189_h_u_cla32_and2187_y0
1 1
.subckt and_gate _a=h_u_cla32_and2189_h_u_cla32_and2188_y0 _b=h_u_cla32_and2189_h_u_cla32_and2187_y0 _y0=h_u_cla32_and2189_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and2190_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2190_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2190_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and2190_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2190_y0
.names h_u_cla32_and2190_y0 h_u_cla32_and2191_h_u_cla32_and2190_y0
1 1
.names h_u_cla32_and2189_y0 h_u_cla32_and2191_h_u_cla32_and2189_y0
1 1
.subckt and_gate _a=h_u_cla32_and2191_h_u_cla32_and2190_y0 _b=h_u_cla32_and2191_h_u_cla32_and2189_y0 _y0=h_u_cla32_and2191_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and2192_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2192_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2192_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and2192_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2192_y0
.names h_u_cla32_and2192_y0 h_u_cla32_and2193_h_u_cla32_and2192_y0
1 1
.names h_u_cla32_and2191_y0 h_u_cla32_and2193_h_u_cla32_and2191_y0
1 1
.subckt and_gate _a=h_u_cla32_and2193_h_u_cla32_and2192_y0 _b=h_u_cla32_and2193_h_u_cla32_and2191_y0 _y0=h_u_cla32_and2193_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and2194_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2194_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2194_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and2194_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2194_y0
.names h_u_cla32_and2194_y0 h_u_cla32_and2195_h_u_cla32_and2194_y0
1 1
.names h_u_cla32_and2193_y0 h_u_cla32_and2195_h_u_cla32_and2193_y0
1 1
.subckt and_gate _a=h_u_cla32_and2195_h_u_cla32_and2194_y0 _b=h_u_cla32_and2195_h_u_cla32_and2193_y0 _y0=h_u_cla32_and2195_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and2196_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2196_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2196_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and2196_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2196_y0
.names h_u_cla32_and2196_y0 h_u_cla32_and2197_h_u_cla32_and2196_y0
1 1
.names h_u_cla32_and2195_y0 h_u_cla32_and2197_h_u_cla32_and2195_y0
1 1
.subckt and_gate _a=h_u_cla32_and2197_h_u_cla32_and2196_y0 _b=h_u_cla32_and2197_h_u_cla32_and2195_y0 _y0=h_u_cla32_and2197_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and2198_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2198_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2198_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and2198_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2198_y0
.names h_u_cla32_and2198_y0 h_u_cla32_and2199_h_u_cla32_and2198_y0
1 1
.names h_u_cla32_and2197_y0 h_u_cla32_and2199_h_u_cla32_and2197_y0
1 1
.subckt and_gate _a=h_u_cla32_and2199_h_u_cla32_and2198_y0 _b=h_u_cla32_and2199_h_u_cla32_and2197_y0 _y0=h_u_cla32_and2199_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and2200_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2200_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2200_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and2200_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2200_y0
.names h_u_cla32_and2200_y0 h_u_cla32_and2201_h_u_cla32_and2200_y0
1 1
.names h_u_cla32_and2199_y0 h_u_cla32_and2201_h_u_cla32_and2199_y0
1 1
.subckt and_gate _a=h_u_cla32_and2201_h_u_cla32_and2200_y0 _b=h_u_cla32_and2201_h_u_cla32_and2199_y0 _y0=h_u_cla32_and2201_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and2202_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2202_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2202_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and2202_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2202_y0
.names h_u_cla32_and2202_y0 h_u_cla32_and2203_h_u_cla32_and2202_y0
1 1
.names h_u_cla32_and2201_y0 h_u_cla32_and2203_h_u_cla32_and2201_y0
1 1
.subckt and_gate _a=h_u_cla32_and2203_h_u_cla32_and2202_y0 _b=h_u_cla32_and2203_h_u_cla32_and2201_y0 _y0=h_u_cla32_and2203_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and2204_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2204_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2204_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and2204_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2204_y0
.names h_u_cla32_and2204_y0 h_u_cla32_and2205_h_u_cla32_and2204_y0
1 1
.names h_u_cla32_and2203_y0 h_u_cla32_and2205_h_u_cla32_and2203_y0
1 1
.subckt and_gate _a=h_u_cla32_and2205_h_u_cla32_and2204_y0 _b=h_u_cla32_and2205_h_u_cla32_and2203_y0 _y0=h_u_cla32_and2205_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and2206_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2206_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2206_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and2206_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2206_y0
.names h_u_cla32_and2206_y0 h_u_cla32_and2207_h_u_cla32_and2206_y0
1 1
.names h_u_cla32_and2205_y0 h_u_cla32_and2207_h_u_cla32_and2205_y0
1 1
.subckt and_gate _a=h_u_cla32_and2207_h_u_cla32_and2206_y0 _b=h_u_cla32_and2207_h_u_cla32_and2205_y0 _y0=h_u_cla32_and2207_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and2208_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2208_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2208_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and2208_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2208_y0
.names h_u_cla32_and2208_y0 h_u_cla32_and2209_h_u_cla32_and2208_y0
1 1
.names h_u_cla32_and2207_y0 h_u_cla32_and2209_h_u_cla32_and2207_y0
1 1
.subckt and_gate _a=h_u_cla32_and2209_h_u_cla32_and2208_y0 _b=h_u_cla32_and2209_h_u_cla32_and2207_y0 _y0=h_u_cla32_and2209_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and2210_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2210_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2210_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and2210_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2210_y0
.names h_u_cla32_and2210_y0 h_u_cla32_and2211_h_u_cla32_and2210_y0
1 1
.names h_u_cla32_and2209_y0 h_u_cla32_and2211_h_u_cla32_and2209_y0
1 1
.subckt and_gate _a=h_u_cla32_and2211_h_u_cla32_and2210_y0 _b=h_u_cla32_and2211_h_u_cla32_and2209_y0 _y0=h_u_cla32_and2211_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and2212_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2212_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2212_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and2212_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2212_y0
.names h_u_cla32_and2212_y0 h_u_cla32_and2213_h_u_cla32_and2212_y0
1 1
.names h_u_cla32_and2211_y0 h_u_cla32_and2213_h_u_cla32_and2211_y0
1 1
.subckt and_gate _a=h_u_cla32_and2213_h_u_cla32_and2212_y0 _b=h_u_cla32_and2213_h_u_cla32_and2211_y0 _y0=h_u_cla32_and2213_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and2214_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and2214_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and2214_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and2214_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and2214_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and2215_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and2215_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and2215_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and2215_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and2215_y0
.names h_u_cla32_and2215_y0 h_u_cla32_and2216_h_u_cla32_and2215_y0
1 1
.names h_u_cla32_and2214_y0 h_u_cla32_and2216_h_u_cla32_and2214_y0
1 1
.subckt and_gate _a=h_u_cla32_and2216_h_u_cla32_and2215_y0 _b=h_u_cla32_and2216_h_u_cla32_and2214_y0 _y0=h_u_cla32_and2216_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and2217_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and2217_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and2217_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and2217_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and2217_y0
.names h_u_cla32_and2217_y0 h_u_cla32_and2218_h_u_cla32_and2217_y0
1 1
.names h_u_cla32_and2216_y0 h_u_cla32_and2218_h_u_cla32_and2216_y0
1 1
.subckt and_gate _a=h_u_cla32_and2218_h_u_cla32_and2217_y0 _b=h_u_cla32_and2218_h_u_cla32_and2216_y0 _y0=h_u_cla32_and2218_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and2219_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and2219_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and2219_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and2219_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and2219_y0
.names h_u_cla32_and2219_y0 h_u_cla32_and2220_h_u_cla32_and2219_y0
1 1
.names h_u_cla32_and2218_y0 h_u_cla32_and2220_h_u_cla32_and2218_y0
1 1
.subckt and_gate _a=h_u_cla32_and2220_h_u_cla32_and2219_y0 _b=h_u_cla32_and2220_h_u_cla32_and2218_y0 _y0=h_u_cla32_and2220_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and2221_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and2221_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and2221_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and2221_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and2221_y0
.names h_u_cla32_and2221_y0 h_u_cla32_and2222_h_u_cla32_and2221_y0
1 1
.names h_u_cla32_and2220_y0 h_u_cla32_and2222_h_u_cla32_and2220_y0
1 1
.subckt and_gate _a=h_u_cla32_and2222_h_u_cla32_and2221_y0 _b=h_u_cla32_and2222_h_u_cla32_and2220_y0 _y0=h_u_cla32_and2222_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and2223_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and2223_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and2223_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and2223_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and2223_y0
.names h_u_cla32_and2223_y0 h_u_cla32_and2224_h_u_cla32_and2223_y0
1 1
.names h_u_cla32_and2222_y0 h_u_cla32_and2224_h_u_cla32_and2222_y0
1 1
.subckt and_gate _a=h_u_cla32_and2224_h_u_cla32_and2223_y0 _b=h_u_cla32_and2224_h_u_cla32_and2222_y0 _y0=h_u_cla32_and2224_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and2225_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and2225_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and2225_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and2225_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and2225_y0
.names h_u_cla32_and2225_y0 h_u_cla32_and2226_h_u_cla32_and2225_y0
1 1
.names h_u_cla32_and2224_y0 h_u_cla32_and2226_h_u_cla32_and2224_y0
1 1
.subckt and_gate _a=h_u_cla32_and2226_h_u_cla32_and2225_y0 _b=h_u_cla32_and2226_h_u_cla32_and2224_y0 _y0=h_u_cla32_and2226_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and2227_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and2227_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and2227_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and2227_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and2227_y0
.names h_u_cla32_and2227_y0 h_u_cla32_and2228_h_u_cla32_and2227_y0
1 1
.names h_u_cla32_and2226_y0 h_u_cla32_and2228_h_u_cla32_and2226_y0
1 1
.subckt and_gate _a=h_u_cla32_and2228_h_u_cla32_and2227_y0 _b=h_u_cla32_and2228_h_u_cla32_and2226_y0 _y0=h_u_cla32_and2228_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and2229_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and2229_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and2229_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and2229_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and2229_y0
.names h_u_cla32_and2229_y0 h_u_cla32_and2230_h_u_cla32_and2229_y0
1 1
.names h_u_cla32_and2228_y0 h_u_cla32_and2230_h_u_cla32_and2228_y0
1 1
.subckt and_gate _a=h_u_cla32_and2230_h_u_cla32_and2229_y0 _b=h_u_cla32_and2230_h_u_cla32_and2228_y0 _y0=h_u_cla32_and2230_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and2231_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and2231_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and2231_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and2231_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and2231_y0
.names h_u_cla32_and2231_y0 h_u_cla32_and2232_h_u_cla32_and2231_y0
1 1
.names h_u_cla32_and2230_y0 h_u_cla32_and2232_h_u_cla32_and2230_y0
1 1
.subckt and_gate _a=h_u_cla32_and2232_h_u_cla32_and2231_y0 _b=h_u_cla32_and2232_h_u_cla32_and2230_y0 _y0=h_u_cla32_and2232_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and2233_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and2233_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and2233_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and2233_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and2233_y0
.names h_u_cla32_and2233_y0 h_u_cla32_and2234_h_u_cla32_and2233_y0
1 1
.names h_u_cla32_and2232_y0 h_u_cla32_and2234_h_u_cla32_and2232_y0
1 1
.subckt and_gate _a=h_u_cla32_and2234_h_u_cla32_and2233_y0 _b=h_u_cla32_and2234_h_u_cla32_and2232_y0 _y0=h_u_cla32_and2234_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and2235_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and2235_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and2235_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and2235_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and2235_y0
.names h_u_cla32_and2235_y0 h_u_cla32_and2236_h_u_cla32_and2235_y0
1 1
.names h_u_cla32_and2234_y0 h_u_cla32_and2236_h_u_cla32_and2234_y0
1 1
.subckt and_gate _a=h_u_cla32_and2236_h_u_cla32_and2235_y0 _b=h_u_cla32_and2236_h_u_cla32_and2234_y0 _y0=h_u_cla32_and2236_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and2237_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and2237_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and2237_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and2237_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and2237_y0
.names h_u_cla32_and2237_y0 h_u_cla32_and2238_h_u_cla32_and2237_y0
1 1
.names h_u_cla32_and2236_y0 h_u_cla32_and2238_h_u_cla32_and2236_y0
1 1
.subckt and_gate _a=h_u_cla32_and2238_h_u_cla32_and2237_y0 _b=h_u_cla32_and2238_h_u_cla32_and2236_y0 _y0=h_u_cla32_and2238_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and2239_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and2239_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and2239_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and2239_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and2239_y0
.names h_u_cla32_and2239_y0 h_u_cla32_and2240_h_u_cla32_and2239_y0
1 1
.names h_u_cla32_and2238_y0 h_u_cla32_and2240_h_u_cla32_and2238_y0
1 1
.subckt and_gate _a=h_u_cla32_and2240_h_u_cla32_and2239_y0 _b=h_u_cla32_and2240_h_u_cla32_and2238_y0 _y0=h_u_cla32_and2240_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and2241_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and2241_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and2241_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and2241_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and2241_y0
.names h_u_cla32_and2241_y0 h_u_cla32_and2242_h_u_cla32_and2241_y0
1 1
.names h_u_cla32_and2240_y0 h_u_cla32_and2242_h_u_cla32_and2240_y0
1 1
.subckt and_gate _a=h_u_cla32_and2242_h_u_cla32_and2241_y0 _b=h_u_cla32_and2242_h_u_cla32_and2240_y0 _y0=h_u_cla32_and2242_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and2243_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and2243_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and2243_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and2243_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and2243_y0
.names h_u_cla32_and2243_y0 h_u_cla32_and2244_h_u_cla32_and2243_y0
1 1
.names h_u_cla32_and2242_y0 h_u_cla32_and2244_h_u_cla32_and2242_y0
1 1
.subckt and_gate _a=h_u_cla32_and2244_h_u_cla32_and2243_y0 _b=h_u_cla32_and2244_h_u_cla32_and2242_y0 _y0=h_u_cla32_and2244_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and2245_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and2245_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and2245_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and2245_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and2245_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and2246_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and2246_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and2246_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and2246_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and2246_y0
.names h_u_cla32_and2246_y0 h_u_cla32_and2247_h_u_cla32_and2246_y0
1 1
.names h_u_cla32_and2245_y0 h_u_cla32_and2247_h_u_cla32_and2245_y0
1 1
.subckt and_gate _a=h_u_cla32_and2247_h_u_cla32_and2246_y0 _b=h_u_cla32_and2247_h_u_cla32_and2245_y0 _y0=h_u_cla32_and2247_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and2248_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and2248_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and2248_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and2248_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and2248_y0
.names h_u_cla32_and2248_y0 h_u_cla32_and2249_h_u_cla32_and2248_y0
1 1
.names h_u_cla32_and2247_y0 h_u_cla32_and2249_h_u_cla32_and2247_y0
1 1
.subckt and_gate _a=h_u_cla32_and2249_h_u_cla32_and2248_y0 _b=h_u_cla32_and2249_h_u_cla32_and2247_y0 _y0=h_u_cla32_and2249_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and2250_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and2250_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and2250_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and2250_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and2250_y0
.names h_u_cla32_and2250_y0 h_u_cla32_and2251_h_u_cla32_and2250_y0
1 1
.names h_u_cla32_and2249_y0 h_u_cla32_and2251_h_u_cla32_and2249_y0
1 1
.subckt and_gate _a=h_u_cla32_and2251_h_u_cla32_and2250_y0 _b=h_u_cla32_and2251_h_u_cla32_and2249_y0 _y0=h_u_cla32_and2251_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and2252_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and2252_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and2252_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and2252_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and2252_y0
.names h_u_cla32_and2252_y0 h_u_cla32_and2253_h_u_cla32_and2252_y0
1 1
.names h_u_cla32_and2251_y0 h_u_cla32_and2253_h_u_cla32_and2251_y0
1 1
.subckt and_gate _a=h_u_cla32_and2253_h_u_cla32_and2252_y0 _b=h_u_cla32_and2253_h_u_cla32_and2251_y0 _y0=h_u_cla32_and2253_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and2254_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and2254_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and2254_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and2254_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and2254_y0
.names h_u_cla32_and2254_y0 h_u_cla32_and2255_h_u_cla32_and2254_y0
1 1
.names h_u_cla32_and2253_y0 h_u_cla32_and2255_h_u_cla32_and2253_y0
1 1
.subckt and_gate _a=h_u_cla32_and2255_h_u_cla32_and2254_y0 _b=h_u_cla32_and2255_h_u_cla32_and2253_y0 _y0=h_u_cla32_and2255_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and2256_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and2256_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and2256_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and2256_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and2256_y0
.names h_u_cla32_and2256_y0 h_u_cla32_and2257_h_u_cla32_and2256_y0
1 1
.names h_u_cla32_and2255_y0 h_u_cla32_and2257_h_u_cla32_and2255_y0
1 1
.subckt and_gate _a=h_u_cla32_and2257_h_u_cla32_and2256_y0 _b=h_u_cla32_and2257_h_u_cla32_and2255_y0 _y0=h_u_cla32_and2257_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and2258_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and2258_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and2258_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and2258_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and2258_y0
.names h_u_cla32_and2258_y0 h_u_cla32_and2259_h_u_cla32_and2258_y0
1 1
.names h_u_cla32_and2257_y0 h_u_cla32_and2259_h_u_cla32_and2257_y0
1 1
.subckt and_gate _a=h_u_cla32_and2259_h_u_cla32_and2258_y0 _b=h_u_cla32_and2259_h_u_cla32_and2257_y0 _y0=h_u_cla32_and2259_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and2260_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and2260_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and2260_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and2260_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and2260_y0
.names h_u_cla32_and2260_y0 h_u_cla32_and2261_h_u_cla32_and2260_y0
1 1
.names h_u_cla32_and2259_y0 h_u_cla32_and2261_h_u_cla32_and2259_y0
1 1
.subckt and_gate _a=h_u_cla32_and2261_h_u_cla32_and2260_y0 _b=h_u_cla32_and2261_h_u_cla32_and2259_y0 _y0=h_u_cla32_and2261_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and2262_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and2262_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and2262_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and2262_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and2262_y0
.names h_u_cla32_and2262_y0 h_u_cla32_and2263_h_u_cla32_and2262_y0
1 1
.names h_u_cla32_and2261_y0 h_u_cla32_and2263_h_u_cla32_and2261_y0
1 1
.subckt and_gate _a=h_u_cla32_and2263_h_u_cla32_and2262_y0 _b=h_u_cla32_and2263_h_u_cla32_and2261_y0 _y0=h_u_cla32_and2263_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and2264_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and2264_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and2264_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and2264_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and2264_y0
.names h_u_cla32_and2264_y0 h_u_cla32_and2265_h_u_cla32_and2264_y0
1 1
.names h_u_cla32_and2263_y0 h_u_cla32_and2265_h_u_cla32_and2263_y0
1 1
.subckt and_gate _a=h_u_cla32_and2265_h_u_cla32_and2264_y0 _b=h_u_cla32_and2265_h_u_cla32_and2263_y0 _y0=h_u_cla32_and2265_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and2266_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and2266_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and2266_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and2266_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and2266_y0
.names h_u_cla32_and2266_y0 h_u_cla32_and2267_h_u_cla32_and2266_y0
1 1
.names h_u_cla32_and2265_y0 h_u_cla32_and2267_h_u_cla32_and2265_y0
1 1
.subckt and_gate _a=h_u_cla32_and2267_h_u_cla32_and2266_y0 _b=h_u_cla32_and2267_h_u_cla32_and2265_y0 _y0=h_u_cla32_and2267_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and2268_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and2268_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and2268_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and2268_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and2268_y0
.names h_u_cla32_and2268_y0 h_u_cla32_and2269_h_u_cla32_and2268_y0
1 1
.names h_u_cla32_and2267_y0 h_u_cla32_and2269_h_u_cla32_and2267_y0
1 1
.subckt and_gate _a=h_u_cla32_and2269_h_u_cla32_and2268_y0 _b=h_u_cla32_and2269_h_u_cla32_and2267_y0 _y0=h_u_cla32_and2269_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and2270_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and2270_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and2270_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and2270_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and2270_y0
.names h_u_cla32_and2270_y0 h_u_cla32_and2271_h_u_cla32_and2270_y0
1 1
.names h_u_cla32_and2269_y0 h_u_cla32_and2271_h_u_cla32_and2269_y0
1 1
.subckt and_gate _a=h_u_cla32_and2271_h_u_cla32_and2270_y0 _b=h_u_cla32_and2271_h_u_cla32_and2269_y0 _y0=h_u_cla32_and2271_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and2272_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and2272_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and2272_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and2272_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and2272_y0
.names h_u_cla32_and2272_y0 h_u_cla32_and2273_h_u_cla32_and2272_y0
1 1
.names h_u_cla32_and2271_y0 h_u_cla32_and2273_h_u_cla32_and2271_y0
1 1
.subckt and_gate _a=h_u_cla32_and2273_h_u_cla32_and2272_y0 _b=h_u_cla32_and2273_h_u_cla32_and2271_y0 _y0=h_u_cla32_and2273_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and2274_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and2274_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and2274_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and2274_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and2274_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and2275_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and2275_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and2275_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and2275_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and2275_y0
.names h_u_cla32_and2275_y0 h_u_cla32_and2276_h_u_cla32_and2275_y0
1 1
.names h_u_cla32_and2274_y0 h_u_cla32_and2276_h_u_cla32_and2274_y0
1 1
.subckt and_gate _a=h_u_cla32_and2276_h_u_cla32_and2275_y0 _b=h_u_cla32_and2276_h_u_cla32_and2274_y0 _y0=h_u_cla32_and2276_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and2277_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and2277_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and2277_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and2277_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and2277_y0
.names h_u_cla32_and2277_y0 h_u_cla32_and2278_h_u_cla32_and2277_y0
1 1
.names h_u_cla32_and2276_y0 h_u_cla32_and2278_h_u_cla32_and2276_y0
1 1
.subckt and_gate _a=h_u_cla32_and2278_h_u_cla32_and2277_y0 _b=h_u_cla32_and2278_h_u_cla32_and2276_y0 _y0=h_u_cla32_and2278_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and2279_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and2279_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and2279_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and2279_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and2279_y0
.names h_u_cla32_and2279_y0 h_u_cla32_and2280_h_u_cla32_and2279_y0
1 1
.names h_u_cla32_and2278_y0 h_u_cla32_and2280_h_u_cla32_and2278_y0
1 1
.subckt and_gate _a=h_u_cla32_and2280_h_u_cla32_and2279_y0 _b=h_u_cla32_and2280_h_u_cla32_and2278_y0 _y0=h_u_cla32_and2280_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and2281_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and2281_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and2281_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and2281_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and2281_y0
.names h_u_cla32_and2281_y0 h_u_cla32_and2282_h_u_cla32_and2281_y0
1 1
.names h_u_cla32_and2280_y0 h_u_cla32_and2282_h_u_cla32_and2280_y0
1 1
.subckt and_gate _a=h_u_cla32_and2282_h_u_cla32_and2281_y0 _b=h_u_cla32_and2282_h_u_cla32_and2280_y0 _y0=h_u_cla32_and2282_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and2283_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and2283_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and2283_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and2283_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and2283_y0
.names h_u_cla32_and2283_y0 h_u_cla32_and2284_h_u_cla32_and2283_y0
1 1
.names h_u_cla32_and2282_y0 h_u_cla32_and2284_h_u_cla32_and2282_y0
1 1
.subckt and_gate _a=h_u_cla32_and2284_h_u_cla32_and2283_y0 _b=h_u_cla32_and2284_h_u_cla32_and2282_y0 _y0=h_u_cla32_and2284_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and2285_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and2285_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and2285_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and2285_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and2285_y0
.names h_u_cla32_and2285_y0 h_u_cla32_and2286_h_u_cla32_and2285_y0
1 1
.names h_u_cla32_and2284_y0 h_u_cla32_and2286_h_u_cla32_and2284_y0
1 1
.subckt and_gate _a=h_u_cla32_and2286_h_u_cla32_and2285_y0 _b=h_u_cla32_and2286_h_u_cla32_and2284_y0 _y0=h_u_cla32_and2286_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and2287_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and2287_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and2287_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and2287_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and2287_y0
.names h_u_cla32_and2287_y0 h_u_cla32_and2288_h_u_cla32_and2287_y0
1 1
.names h_u_cla32_and2286_y0 h_u_cla32_and2288_h_u_cla32_and2286_y0
1 1
.subckt and_gate _a=h_u_cla32_and2288_h_u_cla32_and2287_y0 _b=h_u_cla32_and2288_h_u_cla32_and2286_y0 _y0=h_u_cla32_and2288_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and2289_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and2289_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and2289_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and2289_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and2289_y0
.names h_u_cla32_and2289_y0 h_u_cla32_and2290_h_u_cla32_and2289_y0
1 1
.names h_u_cla32_and2288_y0 h_u_cla32_and2290_h_u_cla32_and2288_y0
1 1
.subckt and_gate _a=h_u_cla32_and2290_h_u_cla32_and2289_y0 _b=h_u_cla32_and2290_h_u_cla32_and2288_y0 _y0=h_u_cla32_and2290_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and2291_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and2291_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and2291_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and2291_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and2291_y0
.names h_u_cla32_and2291_y0 h_u_cla32_and2292_h_u_cla32_and2291_y0
1 1
.names h_u_cla32_and2290_y0 h_u_cla32_and2292_h_u_cla32_and2290_y0
1 1
.subckt and_gate _a=h_u_cla32_and2292_h_u_cla32_and2291_y0 _b=h_u_cla32_and2292_h_u_cla32_and2290_y0 _y0=h_u_cla32_and2292_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and2293_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and2293_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and2293_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and2293_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and2293_y0
.names h_u_cla32_and2293_y0 h_u_cla32_and2294_h_u_cla32_and2293_y0
1 1
.names h_u_cla32_and2292_y0 h_u_cla32_and2294_h_u_cla32_and2292_y0
1 1
.subckt and_gate _a=h_u_cla32_and2294_h_u_cla32_and2293_y0 _b=h_u_cla32_and2294_h_u_cla32_and2292_y0 _y0=h_u_cla32_and2294_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and2295_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and2295_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and2295_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and2295_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and2295_y0
.names h_u_cla32_and2295_y0 h_u_cla32_and2296_h_u_cla32_and2295_y0
1 1
.names h_u_cla32_and2294_y0 h_u_cla32_and2296_h_u_cla32_and2294_y0
1 1
.subckt and_gate _a=h_u_cla32_and2296_h_u_cla32_and2295_y0 _b=h_u_cla32_and2296_h_u_cla32_and2294_y0 _y0=h_u_cla32_and2296_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and2297_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and2297_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and2297_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and2297_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and2297_y0
.names h_u_cla32_and2297_y0 h_u_cla32_and2298_h_u_cla32_and2297_y0
1 1
.names h_u_cla32_and2296_y0 h_u_cla32_and2298_h_u_cla32_and2296_y0
1 1
.subckt and_gate _a=h_u_cla32_and2298_h_u_cla32_and2297_y0 _b=h_u_cla32_and2298_h_u_cla32_and2296_y0 _y0=h_u_cla32_and2298_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and2299_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and2299_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and2299_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and2299_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and2299_y0
.names h_u_cla32_and2299_y0 h_u_cla32_and2300_h_u_cla32_and2299_y0
1 1
.names h_u_cla32_and2298_y0 h_u_cla32_and2300_h_u_cla32_and2298_y0
1 1
.subckt and_gate _a=h_u_cla32_and2300_h_u_cla32_and2299_y0 _b=h_u_cla32_and2300_h_u_cla32_and2298_y0 _y0=h_u_cla32_and2300_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and2301_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and2301_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and2301_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and2301_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and2301_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and2302_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and2302_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and2302_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and2302_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and2302_y0
.names h_u_cla32_and2302_y0 h_u_cla32_and2303_h_u_cla32_and2302_y0
1 1
.names h_u_cla32_and2301_y0 h_u_cla32_and2303_h_u_cla32_and2301_y0
1 1
.subckt and_gate _a=h_u_cla32_and2303_h_u_cla32_and2302_y0 _b=h_u_cla32_and2303_h_u_cla32_and2301_y0 _y0=h_u_cla32_and2303_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and2304_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and2304_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and2304_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and2304_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and2304_y0
.names h_u_cla32_and2304_y0 h_u_cla32_and2305_h_u_cla32_and2304_y0
1 1
.names h_u_cla32_and2303_y0 h_u_cla32_and2305_h_u_cla32_and2303_y0
1 1
.subckt and_gate _a=h_u_cla32_and2305_h_u_cla32_and2304_y0 _b=h_u_cla32_and2305_h_u_cla32_and2303_y0 _y0=h_u_cla32_and2305_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and2306_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and2306_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and2306_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and2306_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and2306_y0
.names h_u_cla32_and2306_y0 h_u_cla32_and2307_h_u_cla32_and2306_y0
1 1
.names h_u_cla32_and2305_y0 h_u_cla32_and2307_h_u_cla32_and2305_y0
1 1
.subckt and_gate _a=h_u_cla32_and2307_h_u_cla32_and2306_y0 _b=h_u_cla32_and2307_h_u_cla32_and2305_y0 _y0=h_u_cla32_and2307_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and2308_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and2308_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and2308_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and2308_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and2308_y0
.names h_u_cla32_and2308_y0 h_u_cla32_and2309_h_u_cla32_and2308_y0
1 1
.names h_u_cla32_and2307_y0 h_u_cla32_and2309_h_u_cla32_and2307_y0
1 1
.subckt and_gate _a=h_u_cla32_and2309_h_u_cla32_and2308_y0 _b=h_u_cla32_and2309_h_u_cla32_and2307_y0 _y0=h_u_cla32_and2309_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and2310_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and2310_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and2310_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and2310_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and2310_y0
.names h_u_cla32_and2310_y0 h_u_cla32_and2311_h_u_cla32_and2310_y0
1 1
.names h_u_cla32_and2309_y0 h_u_cla32_and2311_h_u_cla32_and2309_y0
1 1
.subckt and_gate _a=h_u_cla32_and2311_h_u_cla32_and2310_y0 _b=h_u_cla32_and2311_h_u_cla32_and2309_y0 _y0=h_u_cla32_and2311_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and2312_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and2312_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and2312_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and2312_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and2312_y0
.names h_u_cla32_and2312_y0 h_u_cla32_and2313_h_u_cla32_and2312_y0
1 1
.names h_u_cla32_and2311_y0 h_u_cla32_and2313_h_u_cla32_and2311_y0
1 1
.subckt and_gate _a=h_u_cla32_and2313_h_u_cla32_and2312_y0 _b=h_u_cla32_and2313_h_u_cla32_and2311_y0 _y0=h_u_cla32_and2313_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and2314_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and2314_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and2314_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and2314_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and2314_y0
.names h_u_cla32_and2314_y0 h_u_cla32_and2315_h_u_cla32_and2314_y0
1 1
.names h_u_cla32_and2313_y0 h_u_cla32_and2315_h_u_cla32_and2313_y0
1 1
.subckt and_gate _a=h_u_cla32_and2315_h_u_cla32_and2314_y0 _b=h_u_cla32_and2315_h_u_cla32_and2313_y0 _y0=h_u_cla32_and2315_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and2316_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and2316_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and2316_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and2316_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and2316_y0
.names h_u_cla32_and2316_y0 h_u_cla32_and2317_h_u_cla32_and2316_y0
1 1
.names h_u_cla32_and2315_y0 h_u_cla32_and2317_h_u_cla32_and2315_y0
1 1
.subckt and_gate _a=h_u_cla32_and2317_h_u_cla32_and2316_y0 _b=h_u_cla32_and2317_h_u_cla32_and2315_y0 _y0=h_u_cla32_and2317_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and2318_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and2318_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and2318_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and2318_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and2318_y0
.names h_u_cla32_and2318_y0 h_u_cla32_and2319_h_u_cla32_and2318_y0
1 1
.names h_u_cla32_and2317_y0 h_u_cla32_and2319_h_u_cla32_and2317_y0
1 1
.subckt and_gate _a=h_u_cla32_and2319_h_u_cla32_and2318_y0 _b=h_u_cla32_and2319_h_u_cla32_and2317_y0 _y0=h_u_cla32_and2319_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and2320_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and2320_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and2320_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and2320_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and2320_y0
.names h_u_cla32_and2320_y0 h_u_cla32_and2321_h_u_cla32_and2320_y0
1 1
.names h_u_cla32_and2319_y0 h_u_cla32_and2321_h_u_cla32_and2319_y0
1 1
.subckt and_gate _a=h_u_cla32_and2321_h_u_cla32_and2320_y0 _b=h_u_cla32_and2321_h_u_cla32_and2319_y0 _y0=h_u_cla32_and2321_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and2322_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and2322_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and2322_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and2322_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and2322_y0
.names h_u_cla32_and2322_y0 h_u_cla32_and2323_h_u_cla32_and2322_y0
1 1
.names h_u_cla32_and2321_y0 h_u_cla32_and2323_h_u_cla32_and2321_y0
1 1
.subckt and_gate _a=h_u_cla32_and2323_h_u_cla32_and2322_y0 _b=h_u_cla32_and2323_h_u_cla32_and2321_y0 _y0=h_u_cla32_and2323_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and2324_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and2324_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and2324_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and2324_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and2324_y0
.names h_u_cla32_and2324_y0 h_u_cla32_and2325_h_u_cla32_and2324_y0
1 1
.names h_u_cla32_and2323_y0 h_u_cla32_and2325_h_u_cla32_and2323_y0
1 1
.subckt and_gate _a=h_u_cla32_and2325_h_u_cla32_and2324_y0 _b=h_u_cla32_and2325_h_u_cla32_and2323_y0 _y0=h_u_cla32_and2325_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and2326_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and2326_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and2326_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and2326_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and2326_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and2327_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and2327_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and2327_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and2327_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and2327_y0
.names h_u_cla32_and2327_y0 h_u_cla32_and2328_h_u_cla32_and2327_y0
1 1
.names h_u_cla32_and2326_y0 h_u_cla32_and2328_h_u_cla32_and2326_y0
1 1
.subckt and_gate _a=h_u_cla32_and2328_h_u_cla32_and2327_y0 _b=h_u_cla32_and2328_h_u_cla32_and2326_y0 _y0=h_u_cla32_and2328_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and2329_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and2329_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and2329_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and2329_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and2329_y0
.names h_u_cla32_and2329_y0 h_u_cla32_and2330_h_u_cla32_and2329_y0
1 1
.names h_u_cla32_and2328_y0 h_u_cla32_and2330_h_u_cla32_and2328_y0
1 1
.subckt and_gate _a=h_u_cla32_and2330_h_u_cla32_and2329_y0 _b=h_u_cla32_and2330_h_u_cla32_and2328_y0 _y0=h_u_cla32_and2330_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and2331_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and2331_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and2331_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and2331_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and2331_y0
.names h_u_cla32_and2331_y0 h_u_cla32_and2332_h_u_cla32_and2331_y0
1 1
.names h_u_cla32_and2330_y0 h_u_cla32_and2332_h_u_cla32_and2330_y0
1 1
.subckt and_gate _a=h_u_cla32_and2332_h_u_cla32_and2331_y0 _b=h_u_cla32_and2332_h_u_cla32_and2330_y0 _y0=h_u_cla32_and2332_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and2333_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and2333_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and2333_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and2333_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and2333_y0
.names h_u_cla32_and2333_y0 h_u_cla32_and2334_h_u_cla32_and2333_y0
1 1
.names h_u_cla32_and2332_y0 h_u_cla32_and2334_h_u_cla32_and2332_y0
1 1
.subckt and_gate _a=h_u_cla32_and2334_h_u_cla32_and2333_y0 _b=h_u_cla32_and2334_h_u_cla32_and2332_y0 _y0=h_u_cla32_and2334_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and2335_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and2335_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and2335_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and2335_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and2335_y0
.names h_u_cla32_and2335_y0 h_u_cla32_and2336_h_u_cla32_and2335_y0
1 1
.names h_u_cla32_and2334_y0 h_u_cla32_and2336_h_u_cla32_and2334_y0
1 1
.subckt and_gate _a=h_u_cla32_and2336_h_u_cla32_and2335_y0 _b=h_u_cla32_and2336_h_u_cla32_and2334_y0 _y0=h_u_cla32_and2336_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and2337_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and2337_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and2337_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and2337_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and2337_y0
.names h_u_cla32_and2337_y0 h_u_cla32_and2338_h_u_cla32_and2337_y0
1 1
.names h_u_cla32_and2336_y0 h_u_cla32_and2338_h_u_cla32_and2336_y0
1 1
.subckt and_gate _a=h_u_cla32_and2338_h_u_cla32_and2337_y0 _b=h_u_cla32_and2338_h_u_cla32_and2336_y0 _y0=h_u_cla32_and2338_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and2339_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and2339_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and2339_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and2339_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and2339_y0
.names h_u_cla32_and2339_y0 h_u_cla32_and2340_h_u_cla32_and2339_y0
1 1
.names h_u_cla32_and2338_y0 h_u_cla32_and2340_h_u_cla32_and2338_y0
1 1
.subckt and_gate _a=h_u_cla32_and2340_h_u_cla32_and2339_y0 _b=h_u_cla32_and2340_h_u_cla32_and2338_y0 _y0=h_u_cla32_and2340_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and2341_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and2341_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and2341_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and2341_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and2341_y0
.names h_u_cla32_and2341_y0 h_u_cla32_and2342_h_u_cla32_and2341_y0
1 1
.names h_u_cla32_and2340_y0 h_u_cla32_and2342_h_u_cla32_and2340_y0
1 1
.subckt and_gate _a=h_u_cla32_and2342_h_u_cla32_and2341_y0 _b=h_u_cla32_and2342_h_u_cla32_and2340_y0 _y0=h_u_cla32_and2342_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and2343_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and2343_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and2343_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and2343_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and2343_y0
.names h_u_cla32_and2343_y0 h_u_cla32_and2344_h_u_cla32_and2343_y0
1 1
.names h_u_cla32_and2342_y0 h_u_cla32_and2344_h_u_cla32_and2342_y0
1 1
.subckt and_gate _a=h_u_cla32_and2344_h_u_cla32_and2343_y0 _b=h_u_cla32_and2344_h_u_cla32_and2342_y0 _y0=h_u_cla32_and2344_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and2345_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and2345_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and2345_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and2345_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and2345_y0
.names h_u_cla32_and2345_y0 h_u_cla32_and2346_h_u_cla32_and2345_y0
1 1
.names h_u_cla32_and2344_y0 h_u_cla32_and2346_h_u_cla32_and2344_y0
1 1
.subckt and_gate _a=h_u_cla32_and2346_h_u_cla32_and2345_y0 _b=h_u_cla32_and2346_h_u_cla32_and2344_y0 _y0=h_u_cla32_and2346_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and2347_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and2347_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and2347_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and2347_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and2347_y0
.names h_u_cla32_and2347_y0 h_u_cla32_and2348_h_u_cla32_and2347_y0
1 1
.names h_u_cla32_and2346_y0 h_u_cla32_and2348_h_u_cla32_and2346_y0
1 1
.subckt and_gate _a=h_u_cla32_and2348_h_u_cla32_and2347_y0 _b=h_u_cla32_and2348_h_u_cla32_and2346_y0 _y0=h_u_cla32_and2348_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and2349_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and2349_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and2349_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and2349_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and2349_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and2350_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and2350_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and2350_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and2350_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and2350_y0
.names h_u_cla32_and2350_y0 h_u_cla32_and2351_h_u_cla32_and2350_y0
1 1
.names h_u_cla32_and2349_y0 h_u_cla32_and2351_h_u_cla32_and2349_y0
1 1
.subckt and_gate _a=h_u_cla32_and2351_h_u_cla32_and2350_y0 _b=h_u_cla32_and2351_h_u_cla32_and2349_y0 _y0=h_u_cla32_and2351_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and2352_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and2352_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and2352_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and2352_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and2352_y0
.names h_u_cla32_and2352_y0 h_u_cla32_and2353_h_u_cla32_and2352_y0
1 1
.names h_u_cla32_and2351_y0 h_u_cla32_and2353_h_u_cla32_and2351_y0
1 1
.subckt and_gate _a=h_u_cla32_and2353_h_u_cla32_and2352_y0 _b=h_u_cla32_and2353_h_u_cla32_and2351_y0 _y0=h_u_cla32_and2353_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and2354_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and2354_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and2354_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and2354_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and2354_y0
.names h_u_cla32_and2354_y0 h_u_cla32_and2355_h_u_cla32_and2354_y0
1 1
.names h_u_cla32_and2353_y0 h_u_cla32_and2355_h_u_cla32_and2353_y0
1 1
.subckt and_gate _a=h_u_cla32_and2355_h_u_cla32_and2354_y0 _b=h_u_cla32_and2355_h_u_cla32_and2353_y0 _y0=h_u_cla32_and2355_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and2356_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and2356_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and2356_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and2356_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and2356_y0
.names h_u_cla32_and2356_y0 h_u_cla32_and2357_h_u_cla32_and2356_y0
1 1
.names h_u_cla32_and2355_y0 h_u_cla32_and2357_h_u_cla32_and2355_y0
1 1
.subckt and_gate _a=h_u_cla32_and2357_h_u_cla32_and2356_y0 _b=h_u_cla32_and2357_h_u_cla32_and2355_y0 _y0=h_u_cla32_and2357_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and2358_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and2358_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and2358_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and2358_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and2358_y0
.names h_u_cla32_and2358_y0 h_u_cla32_and2359_h_u_cla32_and2358_y0
1 1
.names h_u_cla32_and2357_y0 h_u_cla32_and2359_h_u_cla32_and2357_y0
1 1
.subckt and_gate _a=h_u_cla32_and2359_h_u_cla32_and2358_y0 _b=h_u_cla32_and2359_h_u_cla32_and2357_y0 _y0=h_u_cla32_and2359_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and2360_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and2360_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and2360_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and2360_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and2360_y0
.names h_u_cla32_and2360_y0 h_u_cla32_and2361_h_u_cla32_and2360_y0
1 1
.names h_u_cla32_and2359_y0 h_u_cla32_and2361_h_u_cla32_and2359_y0
1 1
.subckt and_gate _a=h_u_cla32_and2361_h_u_cla32_and2360_y0 _b=h_u_cla32_and2361_h_u_cla32_and2359_y0 _y0=h_u_cla32_and2361_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and2362_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and2362_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and2362_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and2362_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and2362_y0
.names h_u_cla32_and2362_y0 h_u_cla32_and2363_h_u_cla32_and2362_y0
1 1
.names h_u_cla32_and2361_y0 h_u_cla32_and2363_h_u_cla32_and2361_y0
1 1
.subckt and_gate _a=h_u_cla32_and2363_h_u_cla32_and2362_y0 _b=h_u_cla32_and2363_h_u_cla32_and2361_y0 _y0=h_u_cla32_and2363_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and2364_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and2364_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and2364_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and2364_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and2364_y0
.names h_u_cla32_and2364_y0 h_u_cla32_and2365_h_u_cla32_and2364_y0
1 1
.names h_u_cla32_and2363_y0 h_u_cla32_and2365_h_u_cla32_and2363_y0
1 1
.subckt and_gate _a=h_u_cla32_and2365_h_u_cla32_and2364_y0 _b=h_u_cla32_and2365_h_u_cla32_and2363_y0 _y0=h_u_cla32_and2365_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and2366_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and2366_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and2366_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and2366_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and2366_y0
.names h_u_cla32_and2366_y0 h_u_cla32_and2367_h_u_cla32_and2366_y0
1 1
.names h_u_cla32_and2365_y0 h_u_cla32_and2367_h_u_cla32_and2365_y0
1 1
.subckt and_gate _a=h_u_cla32_and2367_h_u_cla32_and2366_y0 _b=h_u_cla32_and2367_h_u_cla32_and2365_y0 _y0=h_u_cla32_and2367_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and2368_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and2368_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and2368_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and2368_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and2368_y0
.names h_u_cla32_and2368_y0 h_u_cla32_and2369_h_u_cla32_and2368_y0
1 1
.names h_u_cla32_and2367_y0 h_u_cla32_and2369_h_u_cla32_and2367_y0
1 1
.subckt and_gate _a=h_u_cla32_and2369_h_u_cla32_and2368_y0 _b=h_u_cla32_and2369_h_u_cla32_and2367_y0 _y0=h_u_cla32_and2369_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and2370_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and2370_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and2370_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and2370_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and2370_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and2371_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and2371_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and2371_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and2371_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and2371_y0
.names h_u_cla32_and2371_y0 h_u_cla32_and2372_h_u_cla32_and2371_y0
1 1
.names h_u_cla32_and2370_y0 h_u_cla32_and2372_h_u_cla32_and2370_y0
1 1
.subckt and_gate _a=h_u_cla32_and2372_h_u_cla32_and2371_y0 _b=h_u_cla32_and2372_h_u_cla32_and2370_y0 _y0=h_u_cla32_and2372_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and2373_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and2373_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and2373_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and2373_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and2373_y0
.names h_u_cla32_and2373_y0 h_u_cla32_and2374_h_u_cla32_and2373_y0
1 1
.names h_u_cla32_and2372_y0 h_u_cla32_and2374_h_u_cla32_and2372_y0
1 1
.subckt and_gate _a=h_u_cla32_and2374_h_u_cla32_and2373_y0 _b=h_u_cla32_and2374_h_u_cla32_and2372_y0 _y0=h_u_cla32_and2374_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and2375_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and2375_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and2375_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and2375_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and2375_y0
.names h_u_cla32_and2375_y0 h_u_cla32_and2376_h_u_cla32_and2375_y0
1 1
.names h_u_cla32_and2374_y0 h_u_cla32_and2376_h_u_cla32_and2374_y0
1 1
.subckt and_gate _a=h_u_cla32_and2376_h_u_cla32_and2375_y0 _b=h_u_cla32_and2376_h_u_cla32_and2374_y0 _y0=h_u_cla32_and2376_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and2377_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and2377_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and2377_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and2377_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and2377_y0
.names h_u_cla32_and2377_y0 h_u_cla32_and2378_h_u_cla32_and2377_y0
1 1
.names h_u_cla32_and2376_y0 h_u_cla32_and2378_h_u_cla32_and2376_y0
1 1
.subckt and_gate _a=h_u_cla32_and2378_h_u_cla32_and2377_y0 _b=h_u_cla32_and2378_h_u_cla32_and2376_y0 _y0=h_u_cla32_and2378_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and2379_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and2379_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and2379_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and2379_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and2379_y0
.names h_u_cla32_and2379_y0 h_u_cla32_and2380_h_u_cla32_and2379_y0
1 1
.names h_u_cla32_and2378_y0 h_u_cla32_and2380_h_u_cla32_and2378_y0
1 1
.subckt and_gate _a=h_u_cla32_and2380_h_u_cla32_and2379_y0 _b=h_u_cla32_and2380_h_u_cla32_and2378_y0 _y0=h_u_cla32_and2380_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and2381_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and2381_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and2381_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and2381_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and2381_y0
.names h_u_cla32_and2381_y0 h_u_cla32_and2382_h_u_cla32_and2381_y0
1 1
.names h_u_cla32_and2380_y0 h_u_cla32_and2382_h_u_cla32_and2380_y0
1 1
.subckt and_gate _a=h_u_cla32_and2382_h_u_cla32_and2381_y0 _b=h_u_cla32_and2382_h_u_cla32_and2380_y0 _y0=h_u_cla32_and2382_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and2383_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and2383_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and2383_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and2383_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and2383_y0
.names h_u_cla32_and2383_y0 h_u_cla32_and2384_h_u_cla32_and2383_y0
1 1
.names h_u_cla32_and2382_y0 h_u_cla32_and2384_h_u_cla32_and2382_y0
1 1
.subckt and_gate _a=h_u_cla32_and2384_h_u_cla32_and2383_y0 _b=h_u_cla32_and2384_h_u_cla32_and2382_y0 _y0=h_u_cla32_and2384_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and2385_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and2385_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and2385_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and2385_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and2385_y0
.names h_u_cla32_and2385_y0 h_u_cla32_and2386_h_u_cla32_and2385_y0
1 1
.names h_u_cla32_and2384_y0 h_u_cla32_and2386_h_u_cla32_and2384_y0
1 1
.subckt and_gate _a=h_u_cla32_and2386_h_u_cla32_and2385_y0 _b=h_u_cla32_and2386_h_u_cla32_and2384_y0 _y0=h_u_cla32_and2386_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and2387_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and2387_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and2387_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and2387_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and2387_y0
.names h_u_cla32_and2387_y0 h_u_cla32_and2388_h_u_cla32_and2387_y0
1 1
.names h_u_cla32_and2386_y0 h_u_cla32_and2388_h_u_cla32_and2386_y0
1 1
.subckt and_gate _a=h_u_cla32_and2388_h_u_cla32_and2387_y0 _b=h_u_cla32_and2388_h_u_cla32_and2386_y0 _y0=h_u_cla32_and2388_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and2389_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and2389_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and2389_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and2389_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and2389_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and2390_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and2390_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and2390_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and2390_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and2390_y0
.names h_u_cla32_and2390_y0 h_u_cla32_and2391_h_u_cla32_and2390_y0
1 1
.names h_u_cla32_and2389_y0 h_u_cla32_and2391_h_u_cla32_and2389_y0
1 1
.subckt and_gate _a=h_u_cla32_and2391_h_u_cla32_and2390_y0 _b=h_u_cla32_and2391_h_u_cla32_and2389_y0 _y0=h_u_cla32_and2391_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and2392_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and2392_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and2392_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and2392_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and2392_y0
.names h_u_cla32_and2392_y0 h_u_cla32_and2393_h_u_cla32_and2392_y0
1 1
.names h_u_cla32_and2391_y0 h_u_cla32_and2393_h_u_cla32_and2391_y0
1 1
.subckt and_gate _a=h_u_cla32_and2393_h_u_cla32_and2392_y0 _b=h_u_cla32_and2393_h_u_cla32_and2391_y0 _y0=h_u_cla32_and2393_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and2394_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and2394_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and2394_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and2394_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and2394_y0
.names h_u_cla32_and2394_y0 h_u_cla32_and2395_h_u_cla32_and2394_y0
1 1
.names h_u_cla32_and2393_y0 h_u_cla32_and2395_h_u_cla32_and2393_y0
1 1
.subckt and_gate _a=h_u_cla32_and2395_h_u_cla32_and2394_y0 _b=h_u_cla32_and2395_h_u_cla32_and2393_y0 _y0=h_u_cla32_and2395_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and2396_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and2396_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and2396_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and2396_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and2396_y0
.names h_u_cla32_and2396_y0 h_u_cla32_and2397_h_u_cla32_and2396_y0
1 1
.names h_u_cla32_and2395_y0 h_u_cla32_and2397_h_u_cla32_and2395_y0
1 1
.subckt and_gate _a=h_u_cla32_and2397_h_u_cla32_and2396_y0 _b=h_u_cla32_and2397_h_u_cla32_and2395_y0 _y0=h_u_cla32_and2397_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and2398_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and2398_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and2398_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and2398_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and2398_y0
.names h_u_cla32_and2398_y0 h_u_cla32_and2399_h_u_cla32_and2398_y0
1 1
.names h_u_cla32_and2397_y0 h_u_cla32_and2399_h_u_cla32_and2397_y0
1 1
.subckt and_gate _a=h_u_cla32_and2399_h_u_cla32_and2398_y0 _b=h_u_cla32_and2399_h_u_cla32_and2397_y0 _y0=h_u_cla32_and2399_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and2400_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and2400_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and2400_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and2400_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and2400_y0
.names h_u_cla32_and2400_y0 h_u_cla32_and2401_h_u_cla32_and2400_y0
1 1
.names h_u_cla32_and2399_y0 h_u_cla32_and2401_h_u_cla32_and2399_y0
1 1
.subckt and_gate _a=h_u_cla32_and2401_h_u_cla32_and2400_y0 _b=h_u_cla32_and2401_h_u_cla32_and2399_y0 _y0=h_u_cla32_and2401_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and2402_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and2402_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and2402_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and2402_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and2402_y0
.names h_u_cla32_and2402_y0 h_u_cla32_and2403_h_u_cla32_and2402_y0
1 1
.names h_u_cla32_and2401_y0 h_u_cla32_and2403_h_u_cla32_and2401_y0
1 1
.subckt and_gate _a=h_u_cla32_and2403_h_u_cla32_and2402_y0 _b=h_u_cla32_and2403_h_u_cla32_and2401_y0 _y0=h_u_cla32_and2403_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and2404_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and2404_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and2404_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and2404_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and2404_y0
.names h_u_cla32_and2404_y0 h_u_cla32_and2405_h_u_cla32_and2404_y0
1 1
.names h_u_cla32_and2403_y0 h_u_cla32_and2405_h_u_cla32_and2403_y0
1 1
.subckt and_gate _a=h_u_cla32_and2405_h_u_cla32_and2404_y0 _b=h_u_cla32_and2405_h_u_cla32_and2403_y0 _y0=h_u_cla32_and2405_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and2406_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and2406_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and2406_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and2406_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and2406_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and2407_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and2407_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and2407_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and2407_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and2407_y0
.names h_u_cla32_and2407_y0 h_u_cla32_and2408_h_u_cla32_and2407_y0
1 1
.names h_u_cla32_and2406_y0 h_u_cla32_and2408_h_u_cla32_and2406_y0
1 1
.subckt and_gate _a=h_u_cla32_and2408_h_u_cla32_and2407_y0 _b=h_u_cla32_and2408_h_u_cla32_and2406_y0 _y0=h_u_cla32_and2408_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and2409_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and2409_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and2409_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and2409_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and2409_y0
.names h_u_cla32_and2409_y0 h_u_cla32_and2410_h_u_cla32_and2409_y0
1 1
.names h_u_cla32_and2408_y0 h_u_cla32_and2410_h_u_cla32_and2408_y0
1 1
.subckt and_gate _a=h_u_cla32_and2410_h_u_cla32_and2409_y0 _b=h_u_cla32_and2410_h_u_cla32_and2408_y0 _y0=h_u_cla32_and2410_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and2411_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and2411_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and2411_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and2411_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and2411_y0
.names h_u_cla32_and2411_y0 h_u_cla32_and2412_h_u_cla32_and2411_y0
1 1
.names h_u_cla32_and2410_y0 h_u_cla32_and2412_h_u_cla32_and2410_y0
1 1
.subckt and_gate _a=h_u_cla32_and2412_h_u_cla32_and2411_y0 _b=h_u_cla32_and2412_h_u_cla32_and2410_y0 _y0=h_u_cla32_and2412_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and2413_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and2413_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and2413_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and2413_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and2413_y0
.names h_u_cla32_and2413_y0 h_u_cla32_and2414_h_u_cla32_and2413_y0
1 1
.names h_u_cla32_and2412_y0 h_u_cla32_and2414_h_u_cla32_and2412_y0
1 1
.subckt and_gate _a=h_u_cla32_and2414_h_u_cla32_and2413_y0 _b=h_u_cla32_and2414_h_u_cla32_and2412_y0 _y0=h_u_cla32_and2414_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and2415_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and2415_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and2415_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and2415_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and2415_y0
.names h_u_cla32_and2415_y0 h_u_cla32_and2416_h_u_cla32_and2415_y0
1 1
.names h_u_cla32_and2414_y0 h_u_cla32_and2416_h_u_cla32_and2414_y0
1 1
.subckt and_gate _a=h_u_cla32_and2416_h_u_cla32_and2415_y0 _b=h_u_cla32_and2416_h_u_cla32_and2414_y0 _y0=h_u_cla32_and2416_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and2417_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and2417_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and2417_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and2417_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and2417_y0
.names h_u_cla32_and2417_y0 h_u_cla32_and2418_h_u_cla32_and2417_y0
1 1
.names h_u_cla32_and2416_y0 h_u_cla32_and2418_h_u_cla32_and2416_y0
1 1
.subckt and_gate _a=h_u_cla32_and2418_h_u_cla32_and2417_y0 _b=h_u_cla32_and2418_h_u_cla32_and2416_y0 _y0=h_u_cla32_and2418_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and2419_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and2419_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and2419_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and2419_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and2419_y0
.names h_u_cla32_and2419_y0 h_u_cla32_and2420_h_u_cla32_and2419_y0
1 1
.names h_u_cla32_and2418_y0 h_u_cla32_and2420_h_u_cla32_and2418_y0
1 1
.subckt and_gate _a=h_u_cla32_and2420_h_u_cla32_and2419_y0 _b=h_u_cla32_and2420_h_u_cla32_and2418_y0 _y0=h_u_cla32_and2420_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and2421_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and2421_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and2421_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and2421_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and2421_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and2422_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and2422_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and2422_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and2422_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and2422_y0
.names h_u_cla32_and2422_y0 h_u_cla32_and2423_h_u_cla32_and2422_y0
1 1
.names h_u_cla32_and2421_y0 h_u_cla32_and2423_h_u_cla32_and2421_y0
1 1
.subckt and_gate _a=h_u_cla32_and2423_h_u_cla32_and2422_y0 _b=h_u_cla32_and2423_h_u_cla32_and2421_y0 _y0=h_u_cla32_and2423_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and2424_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and2424_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and2424_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and2424_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and2424_y0
.names h_u_cla32_and2424_y0 h_u_cla32_and2425_h_u_cla32_and2424_y0
1 1
.names h_u_cla32_and2423_y0 h_u_cla32_and2425_h_u_cla32_and2423_y0
1 1
.subckt and_gate _a=h_u_cla32_and2425_h_u_cla32_and2424_y0 _b=h_u_cla32_and2425_h_u_cla32_and2423_y0 _y0=h_u_cla32_and2425_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and2426_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and2426_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and2426_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and2426_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and2426_y0
.names h_u_cla32_and2426_y0 h_u_cla32_and2427_h_u_cla32_and2426_y0
1 1
.names h_u_cla32_and2425_y0 h_u_cla32_and2427_h_u_cla32_and2425_y0
1 1
.subckt and_gate _a=h_u_cla32_and2427_h_u_cla32_and2426_y0 _b=h_u_cla32_and2427_h_u_cla32_and2425_y0 _y0=h_u_cla32_and2427_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and2428_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and2428_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and2428_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and2428_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and2428_y0
.names h_u_cla32_and2428_y0 h_u_cla32_and2429_h_u_cla32_and2428_y0
1 1
.names h_u_cla32_and2427_y0 h_u_cla32_and2429_h_u_cla32_and2427_y0
1 1
.subckt and_gate _a=h_u_cla32_and2429_h_u_cla32_and2428_y0 _b=h_u_cla32_and2429_h_u_cla32_and2427_y0 _y0=h_u_cla32_and2429_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and2430_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and2430_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and2430_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and2430_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and2430_y0
.names h_u_cla32_and2430_y0 h_u_cla32_and2431_h_u_cla32_and2430_y0
1 1
.names h_u_cla32_and2429_y0 h_u_cla32_and2431_h_u_cla32_and2429_y0
1 1
.subckt and_gate _a=h_u_cla32_and2431_h_u_cla32_and2430_y0 _b=h_u_cla32_and2431_h_u_cla32_and2429_y0 _y0=h_u_cla32_and2431_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and2432_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and2432_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and2432_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and2432_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and2432_y0
.names h_u_cla32_and2432_y0 h_u_cla32_and2433_h_u_cla32_and2432_y0
1 1
.names h_u_cla32_and2431_y0 h_u_cla32_and2433_h_u_cla32_and2431_y0
1 1
.subckt and_gate _a=h_u_cla32_and2433_h_u_cla32_and2432_y0 _b=h_u_cla32_and2433_h_u_cla32_and2431_y0 _y0=h_u_cla32_and2433_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and2434_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and2434_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and2434_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and2434_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and2434_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and2435_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and2435_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and2435_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and2435_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and2435_y0
.names h_u_cla32_and2435_y0 h_u_cla32_and2436_h_u_cla32_and2435_y0
1 1
.names h_u_cla32_and2434_y0 h_u_cla32_and2436_h_u_cla32_and2434_y0
1 1
.subckt and_gate _a=h_u_cla32_and2436_h_u_cla32_and2435_y0 _b=h_u_cla32_and2436_h_u_cla32_and2434_y0 _y0=h_u_cla32_and2436_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and2437_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and2437_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and2437_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and2437_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and2437_y0
.names h_u_cla32_and2437_y0 h_u_cla32_and2438_h_u_cla32_and2437_y0
1 1
.names h_u_cla32_and2436_y0 h_u_cla32_and2438_h_u_cla32_and2436_y0
1 1
.subckt and_gate _a=h_u_cla32_and2438_h_u_cla32_and2437_y0 _b=h_u_cla32_and2438_h_u_cla32_and2436_y0 _y0=h_u_cla32_and2438_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and2439_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and2439_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and2439_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and2439_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and2439_y0
.names h_u_cla32_and2439_y0 h_u_cla32_and2440_h_u_cla32_and2439_y0
1 1
.names h_u_cla32_and2438_y0 h_u_cla32_and2440_h_u_cla32_and2438_y0
1 1
.subckt and_gate _a=h_u_cla32_and2440_h_u_cla32_and2439_y0 _b=h_u_cla32_and2440_h_u_cla32_and2438_y0 _y0=h_u_cla32_and2440_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and2441_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and2441_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and2441_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and2441_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and2441_y0
.names h_u_cla32_and2441_y0 h_u_cla32_and2442_h_u_cla32_and2441_y0
1 1
.names h_u_cla32_and2440_y0 h_u_cla32_and2442_h_u_cla32_and2440_y0
1 1
.subckt and_gate _a=h_u_cla32_and2442_h_u_cla32_and2441_y0 _b=h_u_cla32_and2442_h_u_cla32_and2440_y0 _y0=h_u_cla32_and2442_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and2443_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and2443_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and2443_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and2443_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and2443_y0
.names h_u_cla32_and2443_y0 h_u_cla32_and2444_h_u_cla32_and2443_y0
1 1
.names h_u_cla32_and2442_y0 h_u_cla32_and2444_h_u_cla32_and2442_y0
1 1
.subckt and_gate _a=h_u_cla32_and2444_h_u_cla32_and2443_y0 _b=h_u_cla32_and2444_h_u_cla32_and2442_y0 _y0=h_u_cla32_and2444_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and2445_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and2445_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and2445_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and2445_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and2445_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and2446_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and2446_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and2446_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and2446_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and2446_y0
.names h_u_cla32_and2446_y0 h_u_cla32_and2447_h_u_cla32_and2446_y0
1 1
.names h_u_cla32_and2445_y0 h_u_cla32_and2447_h_u_cla32_and2445_y0
1 1
.subckt and_gate _a=h_u_cla32_and2447_h_u_cla32_and2446_y0 _b=h_u_cla32_and2447_h_u_cla32_and2445_y0 _y0=h_u_cla32_and2447_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and2448_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and2448_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and2448_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and2448_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and2448_y0
.names h_u_cla32_and2448_y0 h_u_cla32_and2449_h_u_cla32_and2448_y0
1 1
.names h_u_cla32_and2447_y0 h_u_cla32_and2449_h_u_cla32_and2447_y0
1 1
.subckt and_gate _a=h_u_cla32_and2449_h_u_cla32_and2448_y0 _b=h_u_cla32_and2449_h_u_cla32_and2447_y0 _y0=h_u_cla32_and2449_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and2450_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and2450_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and2450_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and2450_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and2450_y0
.names h_u_cla32_and2450_y0 h_u_cla32_and2451_h_u_cla32_and2450_y0
1 1
.names h_u_cla32_and2449_y0 h_u_cla32_and2451_h_u_cla32_and2449_y0
1 1
.subckt and_gate _a=h_u_cla32_and2451_h_u_cla32_and2450_y0 _b=h_u_cla32_and2451_h_u_cla32_and2449_y0 _y0=h_u_cla32_and2451_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and2452_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and2452_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and2452_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and2452_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and2452_y0
.names h_u_cla32_and2452_y0 h_u_cla32_and2453_h_u_cla32_and2452_y0
1 1
.names h_u_cla32_and2451_y0 h_u_cla32_and2453_h_u_cla32_and2451_y0
1 1
.subckt and_gate _a=h_u_cla32_and2453_h_u_cla32_and2452_y0 _b=h_u_cla32_and2453_h_u_cla32_and2451_y0 _y0=h_u_cla32_and2453_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and2454_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and2454_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and2454_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and2454_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and2454_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and2455_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and2455_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and2455_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and2455_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and2455_y0
.names h_u_cla32_and2455_y0 h_u_cla32_and2456_h_u_cla32_and2455_y0
1 1
.names h_u_cla32_and2454_y0 h_u_cla32_and2456_h_u_cla32_and2454_y0
1 1
.subckt and_gate _a=h_u_cla32_and2456_h_u_cla32_and2455_y0 _b=h_u_cla32_and2456_h_u_cla32_and2454_y0 _y0=h_u_cla32_and2456_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and2457_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and2457_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and2457_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and2457_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and2457_y0
.names h_u_cla32_and2457_y0 h_u_cla32_and2458_h_u_cla32_and2457_y0
1 1
.names h_u_cla32_and2456_y0 h_u_cla32_and2458_h_u_cla32_and2456_y0
1 1
.subckt and_gate _a=h_u_cla32_and2458_h_u_cla32_and2457_y0 _b=h_u_cla32_and2458_h_u_cla32_and2456_y0 _y0=h_u_cla32_and2458_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and2459_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and2459_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and2459_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and2459_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and2459_y0
.names h_u_cla32_and2459_y0 h_u_cla32_and2460_h_u_cla32_and2459_y0
1 1
.names h_u_cla32_and2458_y0 h_u_cla32_and2460_h_u_cla32_and2458_y0
1 1
.subckt and_gate _a=h_u_cla32_and2460_h_u_cla32_and2459_y0 _b=h_u_cla32_and2460_h_u_cla32_and2458_y0 _y0=h_u_cla32_and2460_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and2461_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and2461_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and2461_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and2461_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and2461_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and2462_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and2462_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and2462_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and2462_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and2462_y0
.names h_u_cla32_and2462_y0 h_u_cla32_and2463_h_u_cla32_and2462_y0
1 1
.names h_u_cla32_and2461_y0 h_u_cla32_and2463_h_u_cla32_and2461_y0
1 1
.subckt and_gate _a=h_u_cla32_and2463_h_u_cla32_and2462_y0 _b=h_u_cla32_and2463_h_u_cla32_and2461_y0 _y0=h_u_cla32_and2463_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and2464_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and2464_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and2464_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and2464_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and2464_y0
.names h_u_cla32_and2464_y0 h_u_cla32_and2465_h_u_cla32_and2464_y0
1 1
.names h_u_cla32_and2463_y0 h_u_cla32_and2465_h_u_cla32_and2463_y0
1 1
.subckt and_gate _a=h_u_cla32_and2465_h_u_cla32_and2464_y0 _b=h_u_cla32_and2465_h_u_cla32_and2463_y0 _y0=h_u_cla32_and2465_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and2466_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and2466_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and2466_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and2466_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and2466_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and2467_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and2467_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and2467_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and2467_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and2467_y0
.names h_u_cla32_and2467_y0 h_u_cla32_and2468_h_u_cla32_and2467_y0
1 1
.names h_u_cla32_and2466_y0 h_u_cla32_and2468_h_u_cla32_and2466_y0
1 1
.subckt and_gate _a=h_u_cla32_and2468_h_u_cla32_and2467_y0 _b=h_u_cla32_and2468_h_u_cla32_and2466_y0 _y0=h_u_cla32_and2468_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and2469_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and2469_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and2469_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and2469_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and2469_y0
.names h_u_cla32_and2469_y0 h_u_cla32_or171_h_u_cla32_and2469_y0
1 1
.names h_u_cla32_and2145_y0 h_u_cla32_or171_h_u_cla32_and2145_y0
1 1
.subckt or_gate _a=h_u_cla32_or171_h_u_cla32_and2469_y0 _b=h_u_cla32_or171_h_u_cla32_and2145_y0 _y0=h_u_cla32_or171_y0
.names h_u_cla32_or171_y0 h_u_cla32_or172_h_u_cla32_or171_y0
1 1
.names h_u_cla32_and2180_y0 h_u_cla32_or172_h_u_cla32_and2180_y0
1 1
.subckt or_gate _a=h_u_cla32_or172_h_u_cla32_or171_y0 _b=h_u_cla32_or172_h_u_cla32_and2180_y0 _y0=h_u_cla32_or172_y0
.names h_u_cla32_or172_y0 h_u_cla32_or173_h_u_cla32_or172_y0
1 1
.names h_u_cla32_and2213_y0 h_u_cla32_or173_h_u_cla32_and2213_y0
1 1
.subckt or_gate _a=h_u_cla32_or173_h_u_cla32_or172_y0 _b=h_u_cla32_or173_h_u_cla32_and2213_y0 _y0=h_u_cla32_or173_y0
.names h_u_cla32_or173_y0 h_u_cla32_or174_h_u_cla32_or173_y0
1 1
.names h_u_cla32_and2244_y0 h_u_cla32_or174_h_u_cla32_and2244_y0
1 1
.subckt or_gate _a=h_u_cla32_or174_h_u_cla32_or173_y0 _b=h_u_cla32_or174_h_u_cla32_and2244_y0 _y0=h_u_cla32_or174_y0
.names h_u_cla32_or174_y0 h_u_cla32_or175_h_u_cla32_or174_y0
1 1
.names h_u_cla32_and2273_y0 h_u_cla32_or175_h_u_cla32_and2273_y0
1 1
.subckt or_gate _a=h_u_cla32_or175_h_u_cla32_or174_y0 _b=h_u_cla32_or175_h_u_cla32_and2273_y0 _y0=h_u_cla32_or175_y0
.names h_u_cla32_or175_y0 h_u_cla32_or176_h_u_cla32_or175_y0
1 1
.names h_u_cla32_and2300_y0 h_u_cla32_or176_h_u_cla32_and2300_y0
1 1
.subckt or_gate _a=h_u_cla32_or176_h_u_cla32_or175_y0 _b=h_u_cla32_or176_h_u_cla32_and2300_y0 _y0=h_u_cla32_or176_y0
.names h_u_cla32_or176_y0 h_u_cla32_or177_h_u_cla32_or176_y0
1 1
.names h_u_cla32_and2325_y0 h_u_cla32_or177_h_u_cla32_and2325_y0
1 1
.subckt or_gate _a=h_u_cla32_or177_h_u_cla32_or176_y0 _b=h_u_cla32_or177_h_u_cla32_and2325_y0 _y0=h_u_cla32_or177_y0
.names h_u_cla32_or177_y0 h_u_cla32_or178_h_u_cla32_or177_y0
1 1
.names h_u_cla32_and2348_y0 h_u_cla32_or178_h_u_cla32_and2348_y0
1 1
.subckt or_gate _a=h_u_cla32_or178_h_u_cla32_or177_y0 _b=h_u_cla32_or178_h_u_cla32_and2348_y0 _y0=h_u_cla32_or178_y0
.names h_u_cla32_or178_y0 h_u_cla32_or179_h_u_cla32_or178_y0
1 1
.names h_u_cla32_and2369_y0 h_u_cla32_or179_h_u_cla32_and2369_y0
1 1
.subckt or_gate _a=h_u_cla32_or179_h_u_cla32_or178_y0 _b=h_u_cla32_or179_h_u_cla32_and2369_y0 _y0=h_u_cla32_or179_y0
.names h_u_cla32_or179_y0 h_u_cla32_or180_h_u_cla32_or179_y0
1 1
.names h_u_cla32_and2388_y0 h_u_cla32_or180_h_u_cla32_and2388_y0
1 1
.subckt or_gate _a=h_u_cla32_or180_h_u_cla32_or179_y0 _b=h_u_cla32_or180_h_u_cla32_and2388_y0 _y0=h_u_cla32_or180_y0
.names h_u_cla32_or180_y0 h_u_cla32_or181_h_u_cla32_or180_y0
1 1
.names h_u_cla32_and2405_y0 h_u_cla32_or181_h_u_cla32_and2405_y0
1 1
.subckt or_gate _a=h_u_cla32_or181_h_u_cla32_or180_y0 _b=h_u_cla32_or181_h_u_cla32_and2405_y0 _y0=h_u_cla32_or181_y0
.names h_u_cla32_or181_y0 h_u_cla32_or182_h_u_cla32_or181_y0
1 1
.names h_u_cla32_and2420_y0 h_u_cla32_or182_h_u_cla32_and2420_y0
1 1
.subckt or_gate _a=h_u_cla32_or182_h_u_cla32_or181_y0 _b=h_u_cla32_or182_h_u_cla32_and2420_y0 _y0=h_u_cla32_or182_y0
.names h_u_cla32_or182_y0 h_u_cla32_or183_h_u_cla32_or182_y0
1 1
.names h_u_cla32_and2433_y0 h_u_cla32_or183_h_u_cla32_and2433_y0
1 1
.subckt or_gate _a=h_u_cla32_or183_h_u_cla32_or182_y0 _b=h_u_cla32_or183_h_u_cla32_and2433_y0 _y0=h_u_cla32_or183_y0
.names h_u_cla32_or183_y0 h_u_cla32_or184_h_u_cla32_or183_y0
1 1
.names h_u_cla32_and2444_y0 h_u_cla32_or184_h_u_cla32_and2444_y0
1 1
.subckt or_gate _a=h_u_cla32_or184_h_u_cla32_or183_y0 _b=h_u_cla32_or184_h_u_cla32_and2444_y0 _y0=h_u_cla32_or184_y0
.names h_u_cla32_or184_y0 h_u_cla32_or185_h_u_cla32_or184_y0
1 1
.names h_u_cla32_and2453_y0 h_u_cla32_or185_h_u_cla32_and2453_y0
1 1
.subckt or_gate _a=h_u_cla32_or185_h_u_cla32_or184_y0 _b=h_u_cla32_or185_h_u_cla32_and2453_y0 _y0=h_u_cla32_or185_y0
.names h_u_cla32_or185_y0 h_u_cla32_or186_h_u_cla32_or185_y0
1 1
.names h_u_cla32_and2460_y0 h_u_cla32_or186_h_u_cla32_and2460_y0
1 1
.subckt or_gate _a=h_u_cla32_or186_h_u_cla32_or185_y0 _b=h_u_cla32_or186_h_u_cla32_and2460_y0 _y0=h_u_cla32_or186_y0
.names h_u_cla32_or186_y0 h_u_cla32_or187_h_u_cla32_or186_y0
1 1
.names h_u_cla32_and2465_y0 h_u_cla32_or187_h_u_cla32_and2465_y0
1 1
.subckt or_gate _a=h_u_cla32_or187_h_u_cla32_or186_y0 _b=h_u_cla32_or187_h_u_cla32_and2465_y0 _y0=h_u_cla32_or187_y0
.names h_u_cla32_or187_y0 h_u_cla32_or188_h_u_cla32_or187_y0
1 1
.names h_u_cla32_and2468_y0 h_u_cla32_or188_h_u_cla32_and2468_y0
1 1
.subckt or_gate _a=h_u_cla32_or188_h_u_cla32_or187_y0 _b=h_u_cla32_or188_h_u_cla32_and2468_y0 _y0=h_u_cla32_or188_y0
.names h_u_cla32_pg_logic18_y1 h_u_cla32_or189_h_u_cla32_pg_logic18_y1
1 1
.names h_u_cla32_or188_y0 h_u_cla32_or189_h_u_cla32_or188_y0
1 1
.subckt or_gate _a=h_u_cla32_or189_h_u_cla32_pg_logic18_y1 _b=h_u_cla32_or189_h_u_cla32_or188_y0 _y0=h_u_cla32_or189_y0
.names a_19 h_u_cla32_pg_logic19_a_19
1 1
.names b_19 h_u_cla32_pg_logic19_b_19
1 1
.subckt pg_logic a=h_u_cla32_pg_logic19_a_19 b=h_u_cla32_pg_logic19_b_19 pg_logic_y0=h_u_cla32_pg_logic19_y0 pg_logic_y1=h_u_cla32_pg_logic19_y1 pg_logic_y2=h_u_cla32_pg_logic19_y2
.names h_u_cla32_pg_logic19_y2 h_u_cla32_xor19_h_u_cla32_pg_logic19_y2
1 1
.names h_u_cla32_or189_y0 h_u_cla32_xor19_h_u_cla32_or189_y0
1 1
.subckt xor_gate _a=h_u_cla32_xor19_h_u_cla32_pg_logic19_y2 _b=h_u_cla32_xor19_h_u_cla32_or189_y0 _y0=h_u_cla32_xor19_y0
.names h_u_cla32_pg_logic0_y0 h_u_cla32_and2470_h_u_cla32_pg_logic0_y0
1 1
.names constant_wire_0 h_u_cla32_and2470_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2470_h_u_cla32_pg_logic0_y0 _b=h_u_cla32_and2470_constant_wire_0 _y0=h_u_cla32_and2470_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and2471_h_u_cla32_pg_logic1_y0
1 1
.names constant_wire_0 h_u_cla32_and2471_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2471_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and2471_constant_wire_0 _y0=h_u_cla32_and2471_y0
.names h_u_cla32_and2471_y0 h_u_cla32_and2472_h_u_cla32_and2471_y0
1 1
.names h_u_cla32_and2470_y0 h_u_cla32_and2472_h_u_cla32_and2470_y0
1 1
.subckt and_gate _a=h_u_cla32_and2472_h_u_cla32_and2471_y0 _b=h_u_cla32_and2472_h_u_cla32_and2470_y0 _y0=h_u_cla32_and2472_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and2473_h_u_cla32_pg_logic2_y0
1 1
.names constant_wire_0 h_u_cla32_and2473_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2473_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and2473_constant_wire_0 _y0=h_u_cla32_and2473_y0
.names h_u_cla32_and2473_y0 h_u_cla32_and2474_h_u_cla32_and2473_y0
1 1
.names h_u_cla32_and2472_y0 h_u_cla32_and2474_h_u_cla32_and2472_y0
1 1
.subckt and_gate _a=h_u_cla32_and2474_h_u_cla32_and2473_y0 _b=h_u_cla32_and2474_h_u_cla32_and2472_y0 _y0=h_u_cla32_and2474_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and2475_h_u_cla32_pg_logic3_y0
1 1
.names constant_wire_0 h_u_cla32_and2475_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2475_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and2475_constant_wire_0 _y0=h_u_cla32_and2475_y0
.names h_u_cla32_and2475_y0 h_u_cla32_and2476_h_u_cla32_and2475_y0
1 1
.names h_u_cla32_and2474_y0 h_u_cla32_and2476_h_u_cla32_and2474_y0
1 1
.subckt and_gate _a=h_u_cla32_and2476_h_u_cla32_and2475_y0 _b=h_u_cla32_and2476_h_u_cla32_and2474_y0 _y0=h_u_cla32_and2476_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and2477_h_u_cla32_pg_logic4_y0
1 1
.names constant_wire_0 h_u_cla32_and2477_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2477_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and2477_constant_wire_0 _y0=h_u_cla32_and2477_y0
.names h_u_cla32_and2477_y0 h_u_cla32_and2478_h_u_cla32_and2477_y0
1 1
.names h_u_cla32_and2476_y0 h_u_cla32_and2478_h_u_cla32_and2476_y0
1 1
.subckt and_gate _a=h_u_cla32_and2478_h_u_cla32_and2477_y0 _b=h_u_cla32_and2478_h_u_cla32_and2476_y0 _y0=h_u_cla32_and2478_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and2479_h_u_cla32_pg_logic5_y0
1 1
.names constant_wire_0 h_u_cla32_and2479_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2479_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and2479_constant_wire_0 _y0=h_u_cla32_and2479_y0
.names h_u_cla32_and2479_y0 h_u_cla32_and2480_h_u_cla32_and2479_y0
1 1
.names h_u_cla32_and2478_y0 h_u_cla32_and2480_h_u_cla32_and2478_y0
1 1
.subckt and_gate _a=h_u_cla32_and2480_h_u_cla32_and2479_y0 _b=h_u_cla32_and2480_h_u_cla32_and2478_y0 _y0=h_u_cla32_and2480_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and2481_h_u_cla32_pg_logic6_y0
1 1
.names constant_wire_0 h_u_cla32_and2481_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2481_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and2481_constant_wire_0 _y0=h_u_cla32_and2481_y0
.names h_u_cla32_and2481_y0 h_u_cla32_and2482_h_u_cla32_and2481_y0
1 1
.names h_u_cla32_and2480_y0 h_u_cla32_and2482_h_u_cla32_and2480_y0
1 1
.subckt and_gate _a=h_u_cla32_and2482_h_u_cla32_and2481_y0 _b=h_u_cla32_and2482_h_u_cla32_and2480_y0 _y0=h_u_cla32_and2482_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and2483_h_u_cla32_pg_logic7_y0
1 1
.names constant_wire_0 h_u_cla32_and2483_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2483_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and2483_constant_wire_0 _y0=h_u_cla32_and2483_y0
.names h_u_cla32_and2483_y0 h_u_cla32_and2484_h_u_cla32_and2483_y0
1 1
.names h_u_cla32_and2482_y0 h_u_cla32_and2484_h_u_cla32_and2482_y0
1 1
.subckt and_gate _a=h_u_cla32_and2484_h_u_cla32_and2483_y0 _b=h_u_cla32_and2484_h_u_cla32_and2482_y0 _y0=h_u_cla32_and2484_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and2485_h_u_cla32_pg_logic8_y0
1 1
.names constant_wire_0 h_u_cla32_and2485_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2485_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and2485_constant_wire_0 _y0=h_u_cla32_and2485_y0
.names h_u_cla32_and2485_y0 h_u_cla32_and2486_h_u_cla32_and2485_y0
1 1
.names h_u_cla32_and2484_y0 h_u_cla32_and2486_h_u_cla32_and2484_y0
1 1
.subckt and_gate _a=h_u_cla32_and2486_h_u_cla32_and2485_y0 _b=h_u_cla32_and2486_h_u_cla32_and2484_y0 _y0=h_u_cla32_and2486_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and2487_h_u_cla32_pg_logic9_y0
1 1
.names constant_wire_0 h_u_cla32_and2487_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2487_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and2487_constant_wire_0 _y0=h_u_cla32_and2487_y0
.names h_u_cla32_and2487_y0 h_u_cla32_and2488_h_u_cla32_and2487_y0
1 1
.names h_u_cla32_and2486_y0 h_u_cla32_and2488_h_u_cla32_and2486_y0
1 1
.subckt and_gate _a=h_u_cla32_and2488_h_u_cla32_and2487_y0 _b=h_u_cla32_and2488_h_u_cla32_and2486_y0 _y0=h_u_cla32_and2488_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and2489_h_u_cla32_pg_logic10_y0
1 1
.names constant_wire_0 h_u_cla32_and2489_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2489_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and2489_constant_wire_0 _y0=h_u_cla32_and2489_y0
.names h_u_cla32_and2489_y0 h_u_cla32_and2490_h_u_cla32_and2489_y0
1 1
.names h_u_cla32_and2488_y0 h_u_cla32_and2490_h_u_cla32_and2488_y0
1 1
.subckt and_gate _a=h_u_cla32_and2490_h_u_cla32_and2489_y0 _b=h_u_cla32_and2490_h_u_cla32_and2488_y0 _y0=h_u_cla32_and2490_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and2491_h_u_cla32_pg_logic11_y0
1 1
.names constant_wire_0 h_u_cla32_and2491_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2491_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and2491_constant_wire_0 _y0=h_u_cla32_and2491_y0
.names h_u_cla32_and2491_y0 h_u_cla32_and2492_h_u_cla32_and2491_y0
1 1
.names h_u_cla32_and2490_y0 h_u_cla32_and2492_h_u_cla32_and2490_y0
1 1
.subckt and_gate _a=h_u_cla32_and2492_h_u_cla32_and2491_y0 _b=h_u_cla32_and2492_h_u_cla32_and2490_y0 _y0=h_u_cla32_and2492_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and2493_h_u_cla32_pg_logic12_y0
1 1
.names constant_wire_0 h_u_cla32_and2493_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2493_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and2493_constant_wire_0 _y0=h_u_cla32_and2493_y0
.names h_u_cla32_and2493_y0 h_u_cla32_and2494_h_u_cla32_and2493_y0
1 1
.names h_u_cla32_and2492_y0 h_u_cla32_and2494_h_u_cla32_and2492_y0
1 1
.subckt and_gate _a=h_u_cla32_and2494_h_u_cla32_and2493_y0 _b=h_u_cla32_and2494_h_u_cla32_and2492_y0 _y0=h_u_cla32_and2494_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and2495_h_u_cla32_pg_logic13_y0
1 1
.names constant_wire_0 h_u_cla32_and2495_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2495_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and2495_constant_wire_0 _y0=h_u_cla32_and2495_y0
.names h_u_cla32_and2495_y0 h_u_cla32_and2496_h_u_cla32_and2495_y0
1 1
.names h_u_cla32_and2494_y0 h_u_cla32_and2496_h_u_cla32_and2494_y0
1 1
.subckt and_gate _a=h_u_cla32_and2496_h_u_cla32_and2495_y0 _b=h_u_cla32_and2496_h_u_cla32_and2494_y0 _y0=h_u_cla32_and2496_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and2497_h_u_cla32_pg_logic14_y0
1 1
.names constant_wire_0 h_u_cla32_and2497_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2497_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and2497_constant_wire_0 _y0=h_u_cla32_and2497_y0
.names h_u_cla32_and2497_y0 h_u_cla32_and2498_h_u_cla32_and2497_y0
1 1
.names h_u_cla32_and2496_y0 h_u_cla32_and2498_h_u_cla32_and2496_y0
1 1
.subckt and_gate _a=h_u_cla32_and2498_h_u_cla32_and2497_y0 _b=h_u_cla32_and2498_h_u_cla32_and2496_y0 _y0=h_u_cla32_and2498_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and2499_h_u_cla32_pg_logic15_y0
1 1
.names constant_wire_0 h_u_cla32_and2499_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2499_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and2499_constant_wire_0 _y0=h_u_cla32_and2499_y0
.names h_u_cla32_and2499_y0 h_u_cla32_and2500_h_u_cla32_and2499_y0
1 1
.names h_u_cla32_and2498_y0 h_u_cla32_and2500_h_u_cla32_and2498_y0
1 1
.subckt and_gate _a=h_u_cla32_and2500_h_u_cla32_and2499_y0 _b=h_u_cla32_and2500_h_u_cla32_and2498_y0 _y0=h_u_cla32_and2500_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and2501_h_u_cla32_pg_logic16_y0
1 1
.names constant_wire_0 h_u_cla32_and2501_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2501_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and2501_constant_wire_0 _y0=h_u_cla32_and2501_y0
.names h_u_cla32_and2501_y0 h_u_cla32_and2502_h_u_cla32_and2501_y0
1 1
.names h_u_cla32_and2500_y0 h_u_cla32_and2502_h_u_cla32_and2500_y0
1 1
.subckt and_gate _a=h_u_cla32_and2502_h_u_cla32_and2501_y0 _b=h_u_cla32_and2502_h_u_cla32_and2500_y0 _y0=h_u_cla32_and2502_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and2503_h_u_cla32_pg_logic17_y0
1 1
.names constant_wire_0 h_u_cla32_and2503_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2503_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and2503_constant_wire_0 _y0=h_u_cla32_and2503_y0
.names h_u_cla32_and2503_y0 h_u_cla32_and2504_h_u_cla32_and2503_y0
1 1
.names h_u_cla32_and2502_y0 h_u_cla32_and2504_h_u_cla32_and2502_y0
1 1
.subckt and_gate _a=h_u_cla32_and2504_h_u_cla32_and2503_y0 _b=h_u_cla32_and2504_h_u_cla32_and2502_y0 _y0=h_u_cla32_and2504_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and2505_h_u_cla32_pg_logic18_y0
1 1
.names constant_wire_0 h_u_cla32_and2505_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2505_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and2505_constant_wire_0 _y0=h_u_cla32_and2505_y0
.names h_u_cla32_and2505_y0 h_u_cla32_and2506_h_u_cla32_and2505_y0
1 1
.names h_u_cla32_and2504_y0 h_u_cla32_and2506_h_u_cla32_and2504_y0
1 1
.subckt and_gate _a=h_u_cla32_and2506_h_u_cla32_and2505_y0 _b=h_u_cla32_and2506_h_u_cla32_and2504_y0 _y0=h_u_cla32_and2506_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and2507_h_u_cla32_pg_logic19_y0
1 1
.names constant_wire_0 h_u_cla32_and2507_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2507_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and2507_constant_wire_0 _y0=h_u_cla32_and2507_y0
.names h_u_cla32_and2507_y0 h_u_cla32_and2508_h_u_cla32_and2507_y0
1 1
.names h_u_cla32_and2506_y0 h_u_cla32_and2508_h_u_cla32_and2506_y0
1 1
.subckt and_gate _a=h_u_cla32_and2508_h_u_cla32_and2507_y0 _b=h_u_cla32_and2508_h_u_cla32_and2506_y0 _y0=h_u_cla32_and2508_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and2509_h_u_cla32_pg_logic1_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2509_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2509_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and2509_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2509_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and2510_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2510_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2510_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and2510_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2510_y0
.names h_u_cla32_and2510_y0 h_u_cla32_and2511_h_u_cla32_and2510_y0
1 1
.names h_u_cla32_and2509_y0 h_u_cla32_and2511_h_u_cla32_and2509_y0
1 1
.subckt and_gate _a=h_u_cla32_and2511_h_u_cla32_and2510_y0 _b=h_u_cla32_and2511_h_u_cla32_and2509_y0 _y0=h_u_cla32_and2511_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and2512_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2512_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2512_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and2512_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2512_y0
.names h_u_cla32_and2512_y0 h_u_cla32_and2513_h_u_cla32_and2512_y0
1 1
.names h_u_cla32_and2511_y0 h_u_cla32_and2513_h_u_cla32_and2511_y0
1 1
.subckt and_gate _a=h_u_cla32_and2513_h_u_cla32_and2512_y0 _b=h_u_cla32_and2513_h_u_cla32_and2511_y0 _y0=h_u_cla32_and2513_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and2514_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2514_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2514_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and2514_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2514_y0
.names h_u_cla32_and2514_y0 h_u_cla32_and2515_h_u_cla32_and2514_y0
1 1
.names h_u_cla32_and2513_y0 h_u_cla32_and2515_h_u_cla32_and2513_y0
1 1
.subckt and_gate _a=h_u_cla32_and2515_h_u_cla32_and2514_y0 _b=h_u_cla32_and2515_h_u_cla32_and2513_y0 _y0=h_u_cla32_and2515_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and2516_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2516_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2516_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and2516_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2516_y0
.names h_u_cla32_and2516_y0 h_u_cla32_and2517_h_u_cla32_and2516_y0
1 1
.names h_u_cla32_and2515_y0 h_u_cla32_and2517_h_u_cla32_and2515_y0
1 1
.subckt and_gate _a=h_u_cla32_and2517_h_u_cla32_and2516_y0 _b=h_u_cla32_and2517_h_u_cla32_and2515_y0 _y0=h_u_cla32_and2517_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and2518_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2518_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2518_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and2518_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2518_y0
.names h_u_cla32_and2518_y0 h_u_cla32_and2519_h_u_cla32_and2518_y0
1 1
.names h_u_cla32_and2517_y0 h_u_cla32_and2519_h_u_cla32_and2517_y0
1 1
.subckt and_gate _a=h_u_cla32_and2519_h_u_cla32_and2518_y0 _b=h_u_cla32_and2519_h_u_cla32_and2517_y0 _y0=h_u_cla32_and2519_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and2520_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2520_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2520_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and2520_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2520_y0
.names h_u_cla32_and2520_y0 h_u_cla32_and2521_h_u_cla32_and2520_y0
1 1
.names h_u_cla32_and2519_y0 h_u_cla32_and2521_h_u_cla32_and2519_y0
1 1
.subckt and_gate _a=h_u_cla32_and2521_h_u_cla32_and2520_y0 _b=h_u_cla32_and2521_h_u_cla32_and2519_y0 _y0=h_u_cla32_and2521_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and2522_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2522_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2522_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and2522_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2522_y0
.names h_u_cla32_and2522_y0 h_u_cla32_and2523_h_u_cla32_and2522_y0
1 1
.names h_u_cla32_and2521_y0 h_u_cla32_and2523_h_u_cla32_and2521_y0
1 1
.subckt and_gate _a=h_u_cla32_and2523_h_u_cla32_and2522_y0 _b=h_u_cla32_and2523_h_u_cla32_and2521_y0 _y0=h_u_cla32_and2523_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and2524_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2524_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2524_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and2524_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2524_y0
.names h_u_cla32_and2524_y0 h_u_cla32_and2525_h_u_cla32_and2524_y0
1 1
.names h_u_cla32_and2523_y0 h_u_cla32_and2525_h_u_cla32_and2523_y0
1 1
.subckt and_gate _a=h_u_cla32_and2525_h_u_cla32_and2524_y0 _b=h_u_cla32_and2525_h_u_cla32_and2523_y0 _y0=h_u_cla32_and2525_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and2526_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2526_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2526_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and2526_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2526_y0
.names h_u_cla32_and2526_y0 h_u_cla32_and2527_h_u_cla32_and2526_y0
1 1
.names h_u_cla32_and2525_y0 h_u_cla32_and2527_h_u_cla32_and2525_y0
1 1
.subckt and_gate _a=h_u_cla32_and2527_h_u_cla32_and2526_y0 _b=h_u_cla32_and2527_h_u_cla32_and2525_y0 _y0=h_u_cla32_and2527_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and2528_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2528_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2528_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and2528_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2528_y0
.names h_u_cla32_and2528_y0 h_u_cla32_and2529_h_u_cla32_and2528_y0
1 1
.names h_u_cla32_and2527_y0 h_u_cla32_and2529_h_u_cla32_and2527_y0
1 1
.subckt and_gate _a=h_u_cla32_and2529_h_u_cla32_and2528_y0 _b=h_u_cla32_and2529_h_u_cla32_and2527_y0 _y0=h_u_cla32_and2529_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and2530_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2530_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2530_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and2530_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2530_y0
.names h_u_cla32_and2530_y0 h_u_cla32_and2531_h_u_cla32_and2530_y0
1 1
.names h_u_cla32_and2529_y0 h_u_cla32_and2531_h_u_cla32_and2529_y0
1 1
.subckt and_gate _a=h_u_cla32_and2531_h_u_cla32_and2530_y0 _b=h_u_cla32_and2531_h_u_cla32_and2529_y0 _y0=h_u_cla32_and2531_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and2532_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2532_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2532_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and2532_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2532_y0
.names h_u_cla32_and2532_y0 h_u_cla32_and2533_h_u_cla32_and2532_y0
1 1
.names h_u_cla32_and2531_y0 h_u_cla32_and2533_h_u_cla32_and2531_y0
1 1
.subckt and_gate _a=h_u_cla32_and2533_h_u_cla32_and2532_y0 _b=h_u_cla32_and2533_h_u_cla32_and2531_y0 _y0=h_u_cla32_and2533_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and2534_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2534_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2534_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and2534_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2534_y0
.names h_u_cla32_and2534_y0 h_u_cla32_and2535_h_u_cla32_and2534_y0
1 1
.names h_u_cla32_and2533_y0 h_u_cla32_and2535_h_u_cla32_and2533_y0
1 1
.subckt and_gate _a=h_u_cla32_and2535_h_u_cla32_and2534_y0 _b=h_u_cla32_and2535_h_u_cla32_and2533_y0 _y0=h_u_cla32_and2535_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and2536_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2536_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2536_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and2536_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2536_y0
.names h_u_cla32_and2536_y0 h_u_cla32_and2537_h_u_cla32_and2536_y0
1 1
.names h_u_cla32_and2535_y0 h_u_cla32_and2537_h_u_cla32_and2535_y0
1 1
.subckt and_gate _a=h_u_cla32_and2537_h_u_cla32_and2536_y0 _b=h_u_cla32_and2537_h_u_cla32_and2535_y0 _y0=h_u_cla32_and2537_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and2538_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2538_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2538_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and2538_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2538_y0
.names h_u_cla32_and2538_y0 h_u_cla32_and2539_h_u_cla32_and2538_y0
1 1
.names h_u_cla32_and2537_y0 h_u_cla32_and2539_h_u_cla32_and2537_y0
1 1
.subckt and_gate _a=h_u_cla32_and2539_h_u_cla32_and2538_y0 _b=h_u_cla32_and2539_h_u_cla32_and2537_y0 _y0=h_u_cla32_and2539_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and2540_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2540_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2540_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and2540_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2540_y0
.names h_u_cla32_and2540_y0 h_u_cla32_and2541_h_u_cla32_and2540_y0
1 1
.names h_u_cla32_and2539_y0 h_u_cla32_and2541_h_u_cla32_and2539_y0
1 1
.subckt and_gate _a=h_u_cla32_and2541_h_u_cla32_and2540_y0 _b=h_u_cla32_and2541_h_u_cla32_and2539_y0 _y0=h_u_cla32_and2541_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and2542_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2542_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2542_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and2542_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2542_y0
.names h_u_cla32_and2542_y0 h_u_cla32_and2543_h_u_cla32_and2542_y0
1 1
.names h_u_cla32_and2541_y0 h_u_cla32_and2543_h_u_cla32_and2541_y0
1 1
.subckt and_gate _a=h_u_cla32_and2543_h_u_cla32_and2542_y0 _b=h_u_cla32_and2543_h_u_cla32_and2541_y0 _y0=h_u_cla32_and2543_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and2544_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2544_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2544_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and2544_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2544_y0
.names h_u_cla32_and2544_y0 h_u_cla32_and2545_h_u_cla32_and2544_y0
1 1
.names h_u_cla32_and2543_y0 h_u_cla32_and2545_h_u_cla32_and2543_y0
1 1
.subckt and_gate _a=h_u_cla32_and2545_h_u_cla32_and2544_y0 _b=h_u_cla32_and2545_h_u_cla32_and2543_y0 _y0=h_u_cla32_and2545_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and2546_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2546_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2546_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and2546_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2546_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and2547_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2547_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2547_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and2547_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2547_y0
.names h_u_cla32_and2547_y0 h_u_cla32_and2548_h_u_cla32_and2547_y0
1 1
.names h_u_cla32_and2546_y0 h_u_cla32_and2548_h_u_cla32_and2546_y0
1 1
.subckt and_gate _a=h_u_cla32_and2548_h_u_cla32_and2547_y0 _b=h_u_cla32_and2548_h_u_cla32_and2546_y0 _y0=h_u_cla32_and2548_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and2549_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2549_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2549_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and2549_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2549_y0
.names h_u_cla32_and2549_y0 h_u_cla32_and2550_h_u_cla32_and2549_y0
1 1
.names h_u_cla32_and2548_y0 h_u_cla32_and2550_h_u_cla32_and2548_y0
1 1
.subckt and_gate _a=h_u_cla32_and2550_h_u_cla32_and2549_y0 _b=h_u_cla32_and2550_h_u_cla32_and2548_y0 _y0=h_u_cla32_and2550_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and2551_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2551_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2551_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and2551_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2551_y0
.names h_u_cla32_and2551_y0 h_u_cla32_and2552_h_u_cla32_and2551_y0
1 1
.names h_u_cla32_and2550_y0 h_u_cla32_and2552_h_u_cla32_and2550_y0
1 1
.subckt and_gate _a=h_u_cla32_and2552_h_u_cla32_and2551_y0 _b=h_u_cla32_and2552_h_u_cla32_and2550_y0 _y0=h_u_cla32_and2552_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and2553_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2553_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2553_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and2553_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2553_y0
.names h_u_cla32_and2553_y0 h_u_cla32_and2554_h_u_cla32_and2553_y0
1 1
.names h_u_cla32_and2552_y0 h_u_cla32_and2554_h_u_cla32_and2552_y0
1 1
.subckt and_gate _a=h_u_cla32_and2554_h_u_cla32_and2553_y0 _b=h_u_cla32_and2554_h_u_cla32_and2552_y0 _y0=h_u_cla32_and2554_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and2555_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2555_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2555_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and2555_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2555_y0
.names h_u_cla32_and2555_y0 h_u_cla32_and2556_h_u_cla32_and2555_y0
1 1
.names h_u_cla32_and2554_y0 h_u_cla32_and2556_h_u_cla32_and2554_y0
1 1
.subckt and_gate _a=h_u_cla32_and2556_h_u_cla32_and2555_y0 _b=h_u_cla32_and2556_h_u_cla32_and2554_y0 _y0=h_u_cla32_and2556_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and2557_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2557_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2557_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and2557_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2557_y0
.names h_u_cla32_and2557_y0 h_u_cla32_and2558_h_u_cla32_and2557_y0
1 1
.names h_u_cla32_and2556_y0 h_u_cla32_and2558_h_u_cla32_and2556_y0
1 1
.subckt and_gate _a=h_u_cla32_and2558_h_u_cla32_and2557_y0 _b=h_u_cla32_and2558_h_u_cla32_and2556_y0 _y0=h_u_cla32_and2558_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and2559_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2559_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2559_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and2559_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2559_y0
.names h_u_cla32_and2559_y0 h_u_cla32_and2560_h_u_cla32_and2559_y0
1 1
.names h_u_cla32_and2558_y0 h_u_cla32_and2560_h_u_cla32_and2558_y0
1 1
.subckt and_gate _a=h_u_cla32_and2560_h_u_cla32_and2559_y0 _b=h_u_cla32_and2560_h_u_cla32_and2558_y0 _y0=h_u_cla32_and2560_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and2561_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2561_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2561_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and2561_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2561_y0
.names h_u_cla32_and2561_y0 h_u_cla32_and2562_h_u_cla32_and2561_y0
1 1
.names h_u_cla32_and2560_y0 h_u_cla32_and2562_h_u_cla32_and2560_y0
1 1
.subckt and_gate _a=h_u_cla32_and2562_h_u_cla32_and2561_y0 _b=h_u_cla32_and2562_h_u_cla32_and2560_y0 _y0=h_u_cla32_and2562_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and2563_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2563_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2563_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and2563_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2563_y0
.names h_u_cla32_and2563_y0 h_u_cla32_and2564_h_u_cla32_and2563_y0
1 1
.names h_u_cla32_and2562_y0 h_u_cla32_and2564_h_u_cla32_and2562_y0
1 1
.subckt and_gate _a=h_u_cla32_and2564_h_u_cla32_and2563_y0 _b=h_u_cla32_and2564_h_u_cla32_and2562_y0 _y0=h_u_cla32_and2564_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and2565_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2565_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2565_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and2565_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2565_y0
.names h_u_cla32_and2565_y0 h_u_cla32_and2566_h_u_cla32_and2565_y0
1 1
.names h_u_cla32_and2564_y0 h_u_cla32_and2566_h_u_cla32_and2564_y0
1 1
.subckt and_gate _a=h_u_cla32_and2566_h_u_cla32_and2565_y0 _b=h_u_cla32_and2566_h_u_cla32_and2564_y0 _y0=h_u_cla32_and2566_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and2567_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2567_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2567_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and2567_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2567_y0
.names h_u_cla32_and2567_y0 h_u_cla32_and2568_h_u_cla32_and2567_y0
1 1
.names h_u_cla32_and2566_y0 h_u_cla32_and2568_h_u_cla32_and2566_y0
1 1
.subckt and_gate _a=h_u_cla32_and2568_h_u_cla32_and2567_y0 _b=h_u_cla32_and2568_h_u_cla32_and2566_y0 _y0=h_u_cla32_and2568_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and2569_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2569_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2569_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and2569_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2569_y0
.names h_u_cla32_and2569_y0 h_u_cla32_and2570_h_u_cla32_and2569_y0
1 1
.names h_u_cla32_and2568_y0 h_u_cla32_and2570_h_u_cla32_and2568_y0
1 1
.subckt and_gate _a=h_u_cla32_and2570_h_u_cla32_and2569_y0 _b=h_u_cla32_and2570_h_u_cla32_and2568_y0 _y0=h_u_cla32_and2570_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and2571_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2571_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2571_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and2571_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2571_y0
.names h_u_cla32_and2571_y0 h_u_cla32_and2572_h_u_cla32_and2571_y0
1 1
.names h_u_cla32_and2570_y0 h_u_cla32_and2572_h_u_cla32_and2570_y0
1 1
.subckt and_gate _a=h_u_cla32_and2572_h_u_cla32_and2571_y0 _b=h_u_cla32_and2572_h_u_cla32_and2570_y0 _y0=h_u_cla32_and2572_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and2573_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2573_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2573_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and2573_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2573_y0
.names h_u_cla32_and2573_y0 h_u_cla32_and2574_h_u_cla32_and2573_y0
1 1
.names h_u_cla32_and2572_y0 h_u_cla32_and2574_h_u_cla32_and2572_y0
1 1
.subckt and_gate _a=h_u_cla32_and2574_h_u_cla32_and2573_y0 _b=h_u_cla32_and2574_h_u_cla32_and2572_y0 _y0=h_u_cla32_and2574_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and2575_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2575_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2575_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and2575_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2575_y0
.names h_u_cla32_and2575_y0 h_u_cla32_and2576_h_u_cla32_and2575_y0
1 1
.names h_u_cla32_and2574_y0 h_u_cla32_and2576_h_u_cla32_and2574_y0
1 1
.subckt and_gate _a=h_u_cla32_and2576_h_u_cla32_and2575_y0 _b=h_u_cla32_and2576_h_u_cla32_and2574_y0 _y0=h_u_cla32_and2576_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and2577_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2577_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2577_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and2577_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2577_y0
.names h_u_cla32_and2577_y0 h_u_cla32_and2578_h_u_cla32_and2577_y0
1 1
.names h_u_cla32_and2576_y0 h_u_cla32_and2578_h_u_cla32_and2576_y0
1 1
.subckt and_gate _a=h_u_cla32_and2578_h_u_cla32_and2577_y0 _b=h_u_cla32_and2578_h_u_cla32_and2576_y0 _y0=h_u_cla32_and2578_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and2579_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2579_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2579_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and2579_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2579_y0
.names h_u_cla32_and2579_y0 h_u_cla32_and2580_h_u_cla32_and2579_y0
1 1
.names h_u_cla32_and2578_y0 h_u_cla32_and2580_h_u_cla32_and2578_y0
1 1
.subckt and_gate _a=h_u_cla32_and2580_h_u_cla32_and2579_y0 _b=h_u_cla32_and2580_h_u_cla32_and2578_y0 _y0=h_u_cla32_and2580_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and2581_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and2581_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and2581_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and2581_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and2581_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and2582_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and2582_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and2582_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and2582_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and2582_y0
.names h_u_cla32_and2582_y0 h_u_cla32_and2583_h_u_cla32_and2582_y0
1 1
.names h_u_cla32_and2581_y0 h_u_cla32_and2583_h_u_cla32_and2581_y0
1 1
.subckt and_gate _a=h_u_cla32_and2583_h_u_cla32_and2582_y0 _b=h_u_cla32_and2583_h_u_cla32_and2581_y0 _y0=h_u_cla32_and2583_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and2584_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and2584_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and2584_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and2584_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and2584_y0
.names h_u_cla32_and2584_y0 h_u_cla32_and2585_h_u_cla32_and2584_y0
1 1
.names h_u_cla32_and2583_y0 h_u_cla32_and2585_h_u_cla32_and2583_y0
1 1
.subckt and_gate _a=h_u_cla32_and2585_h_u_cla32_and2584_y0 _b=h_u_cla32_and2585_h_u_cla32_and2583_y0 _y0=h_u_cla32_and2585_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and2586_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and2586_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and2586_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and2586_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and2586_y0
.names h_u_cla32_and2586_y0 h_u_cla32_and2587_h_u_cla32_and2586_y0
1 1
.names h_u_cla32_and2585_y0 h_u_cla32_and2587_h_u_cla32_and2585_y0
1 1
.subckt and_gate _a=h_u_cla32_and2587_h_u_cla32_and2586_y0 _b=h_u_cla32_and2587_h_u_cla32_and2585_y0 _y0=h_u_cla32_and2587_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and2588_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and2588_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and2588_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and2588_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and2588_y0
.names h_u_cla32_and2588_y0 h_u_cla32_and2589_h_u_cla32_and2588_y0
1 1
.names h_u_cla32_and2587_y0 h_u_cla32_and2589_h_u_cla32_and2587_y0
1 1
.subckt and_gate _a=h_u_cla32_and2589_h_u_cla32_and2588_y0 _b=h_u_cla32_and2589_h_u_cla32_and2587_y0 _y0=h_u_cla32_and2589_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and2590_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and2590_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and2590_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and2590_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and2590_y0
.names h_u_cla32_and2590_y0 h_u_cla32_and2591_h_u_cla32_and2590_y0
1 1
.names h_u_cla32_and2589_y0 h_u_cla32_and2591_h_u_cla32_and2589_y0
1 1
.subckt and_gate _a=h_u_cla32_and2591_h_u_cla32_and2590_y0 _b=h_u_cla32_and2591_h_u_cla32_and2589_y0 _y0=h_u_cla32_and2591_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and2592_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and2592_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and2592_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and2592_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and2592_y0
.names h_u_cla32_and2592_y0 h_u_cla32_and2593_h_u_cla32_and2592_y0
1 1
.names h_u_cla32_and2591_y0 h_u_cla32_and2593_h_u_cla32_and2591_y0
1 1
.subckt and_gate _a=h_u_cla32_and2593_h_u_cla32_and2592_y0 _b=h_u_cla32_and2593_h_u_cla32_and2591_y0 _y0=h_u_cla32_and2593_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and2594_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and2594_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and2594_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and2594_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and2594_y0
.names h_u_cla32_and2594_y0 h_u_cla32_and2595_h_u_cla32_and2594_y0
1 1
.names h_u_cla32_and2593_y0 h_u_cla32_and2595_h_u_cla32_and2593_y0
1 1
.subckt and_gate _a=h_u_cla32_and2595_h_u_cla32_and2594_y0 _b=h_u_cla32_and2595_h_u_cla32_and2593_y0 _y0=h_u_cla32_and2595_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and2596_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and2596_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and2596_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and2596_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and2596_y0
.names h_u_cla32_and2596_y0 h_u_cla32_and2597_h_u_cla32_and2596_y0
1 1
.names h_u_cla32_and2595_y0 h_u_cla32_and2597_h_u_cla32_and2595_y0
1 1
.subckt and_gate _a=h_u_cla32_and2597_h_u_cla32_and2596_y0 _b=h_u_cla32_and2597_h_u_cla32_and2595_y0 _y0=h_u_cla32_and2597_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and2598_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and2598_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and2598_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and2598_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and2598_y0
.names h_u_cla32_and2598_y0 h_u_cla32_and2599_h_u_cla32_and2598_y0
1 1
.names h_u_cla32_and2597_y0 h_u_cla32_and2599_h_u_cla32_and2597_y0
1 1
.subckt and_gate _a=h_u_cla32_and2599_h_u_cla32_and2598_y0 _b=h_u_cla32_and2599_h_u_cla32_and2597_y0 _y0=h_u_cla32_and2599_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and2600_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and2600_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and2600_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and2600_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and2600_y0
.names h_u_cla32_and2600_y0 h_u_cla32_and2601_h_u_cla32_and2600_y0
1 1
.names h_u_cla32_and2599_y0 h_u_cla32_and2601_h_u_cla32_and2599_y0
1 1
.subckt and_gate _a=h_u_cla32_and2601_h_u_cla32_and2600_y0 _b=h_u_cla32_and2601_h_u_cla32_and2599_y0 _y0=h_u_cla32_and2601_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and2602_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and2602_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and2602_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and2602_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and2602_y0
.names h_u_cla32_and2602_y0 h_u_cla32_and2603_h_u_cla32_and2602_y0
1 1
.names h_u_cla32_and2601_y0 h_u_cla32_and2603_h_u_cla32_and2601_y0
1 1
.subckt and_gate _a=h_u_cla32_and2603_h_u_cla32_and2602_y0 _b=h_u_cla32_and2603_h_u_cla32_and2601_y0 _y0=h_u_cla32_and2603_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and2604_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and2604_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and2604_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and2604_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and2604_y0
.names h_u_cla32_and2604_y0 h_u_cla32_and2605_h_u_cla32_and2604_y0
1 1
.names h_u_cla32_and2603_y0 h_u_cla32_and2605_h_u_cla32_and2603_y0
1 1
.subckt and_gate _a=h_u_cla32_and2605_h_u_cla32_and2604_y0 _b=h_u_cla32_and2605_h_u_cla32_and2603_y0 _y0=h_u_cla32_and2605_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and2606_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and2606_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and2606_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and2606_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and2606_y0
.names h_u_cla32_and2606_y0 h_u_cla32_and2607_h_u_cla32_and2606_y0
1 1
.names h_u_cla32_and2605_y0 h_u_cla32_and2607_h_u_cla32_and2605_y0
1 1
.subckt and_gate _a=h_u_cla32_and2607_h_u_cla32_and2606_y0 _b=h_u_cla32_and2607_h_u_cla32_and2605_y0 _y0=h_u_cla32_and2607_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and2608_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and2608_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and2608_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and2608_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and2608_y0
.names h_u_cla32_and2608_y0 h_u_cla32_and2609_h_u_cla32_and2608_y0
1 1
.names h_u_cla32_and2607_y0 h_u_cla32_and2609_h_u_cla32_and2607_y0
1 1
.subckt and_gate _a=h_u_cla32_and2609_h_u_cla32_and2608_y0 _b=h_u_cla32_and2609_h_u_cla32_and2607_y0 _y0=h_u_cla32_and2609_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and2610_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and2610_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and2610_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and2610_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and2610_y0
.names h_u_cla32_and2610_y0 h_u_cla32_and2611_h_u_cla32_and2610_y0
1 1
.names h_u_cla32_and2609_y0 h_u_cla32_and2611_h_u_cla32_and2609_y0
1 1
.subckt and_gate _a=h_u_cla32_and2611_h_u_cla32_and2610_y0 _b=h_u_cla32_and2611_h_u_cla32_and2609_y0 _y0=h_u_cla32_and2611_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and2612_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and2612_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and2612_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and2612_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and2612_y0
.names h_u_cla32_and2612_y0 h_u_cla32_and2613_h_u_cla32_and2612_y0
1 1
.names h_u_cla32_and2611_y0 h_u_cla32_and2613_h_u_cla32_and2611_y0
1 1
.subckt and_gate _a=h_u_cla32_and2613_h_u_cla32_and2612_y0 _b=h_u_cla32_and2613_h_u_cla32_and2611_y0 _y0=h_u_cla32_and2613_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and2614_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and2614_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and2614_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and2614_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and2614_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and2615_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and2615_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and2615_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and2615_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and2615_y0
.names h_u_cla32_and2615_y0 h_u_cla32_and2616_h_u_cla32_and2615_y0
1 1
.names h_u_cla32_and2614_y0 h_u_cla32_and2616_h_u_cla32_and2614_y0
1 1
.subckt and_gate _a=h_u_cla32_and2616_h_u_cla32_and2615_y0 _b=h_u_cla32_and2616_h_u_cla32_and2614_y0 _y0=h_u_cla32_and2616_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and2617_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and2617_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and2617_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and2617_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and2617_y0
.names h_u_cla32_and2617_y0 h_u_cla32_and2618_h_u_cla32_and2617_y0
1 1
.names h_u_cla32_and2616_y0 h_u_cla32_and2618_h_u_cla32_and2616_y0
1 1
.subckt and_gate _a=h_u_cla32_and2618_h_u_cla32_and2617_y0 _b=h_u_cla32_and2618_h_u_cla32_and2616_y0 _y0=h_u_cla32_and2618_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and2619_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and2619_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and2619_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and2619_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and2619_y0
.names h_u_cla32_and2619_y0 h_u_cla32_and2620_h_u_cla32_and2619_y0
1 1
.names h_u_cla32_and2618_y0 h_u_cla32_and2620_h_u_cla32_and2618_y0
1 1
.subckt and_gate _a=h_u_cla32_and2620_h_u_cla32_and2619_y0 _b=h_u_cla32_and2620_h_u_cla32_and2618_y0 _y0=h_u_cla32_and2620_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and2621_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and2621_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and2621_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and2621_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and2621_y0
.names h_u_cla32_and2621_y0 h_u_cla32_and2622_h_u_cla32_and2621_y0
1 1
.names h_u_cla32_and2620_y0 h_u_cla32_and2622_h_u_cla32_and2620_y0
1 1
.subckt and_gate _a=h_u_cla32_and2622_h_u_cla32_and2621_y0 _b=h_u_cla32_and2622_h_u_cla32_and2620_y0 _y0=h_u_cla32_and2622_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and2623_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and2623_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and2623_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and2623_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and2623_y0
.names h_u_cla32_and2623_y0 h_u_cla32_and2624_h_u_cla32_and2623_y0
1 1
.names h_u_cla32_and2622_y0 h_u_cla32_and2624_h_u_cla32_and2622_y0
1 1
.subckt and_gate _a=h_u_cla32_and2624_h_u_cla32_and2623_y0 _b=h_u_cla32_and2624_h_u_cla32_and2622_y0 _y0=h_u_cla32_and2624_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and2625_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and2625_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and2625_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and2625_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and2625_y0
.names h_u_cla32_and2625_y0 h_u_cla32_and2626_h_u_cla32_and2625_y0
1 1
.names h_u_cla32_and2624_y0 h_u_cla32_and2626_h_u_cla32_and2624_y0
1 1
.subckt and_gate _a=h_u_cla32_and2626_h_u_cla32_and2625_y0 _b=h_u_cla32_and2626_h_u_cla32_and2624_y0 _y0=h_u_cla32_and2626_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and2627_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and2627_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and2627_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and2627_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and2627_y0
.names h_u_cla32_and2627_y0 h_u_cla32_and2628_h_u_cla32_and2627_y0
1 1
.names h_u_cla32_and2626_y0 h_u_cla32_and2628_h_u_cla32_and2626_y0
1 1
.subckt and_gate _a=h_u_cla32_and2628_h_u_cla32_and2627_y0 _b=h_u_cla32_and2628_h_u_cla32_and2626_y0 _y0=h_u_cla32_and2628_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and2629_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and2629_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and2629_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and2629_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and2629_y0
.names h_u_cla32_and2629_y0 h_u_cla32_and2630_h_u_cla32_and2629_y0
1 1
.names h_u_cla32_and2628_y0 h_u_cla32_and2630_h_u_cla32_and2628_y0
1 1
.subckt and_gate _a=h_u_cla32_and2630_h_u_cla32_and2629_y0 _b=h_u_cla32_and2630_h_u_cla32_and2628_y0 _y0=h_u_cla32_and2630_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and2631_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and2631_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and2631_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and2631_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and2631_y0
.names h_u_cla32_and2631_y0 h_u_cla32_and2632_h_u_cla32_and2631_y0
1 1
.names h_u_cla32_and2630_y0 h_u_cla32_and2632_h_u_cla32_and2630_y0
1 1
.subckt and_gate _a=h_u_cla32_and2632_h_u_cla32_and2631_y0 _b=h_u_cla32_and2632_h_u_cla32_and2630_y0 _y0=h_u_cla32_and2632_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and2633_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and2633_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and2633_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and2633_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and2633_y0
.names h_u_cla32_and2633_y0 h_u_cla32_and2634_h_u_cla32_and2633_y0
1 1
.names h_u_cla32_and2632_y0 h_u_cla32_and2634_h_u_cla32_and2632_y0
1 1
.subckt and_gate _a=h_u_cla32_and2634_h_u_cla32_and2633_y0 _b=h_u_cla32_and2634_h_u_cla32_and2632_y0 _y0=h_u_cla32_and2634_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and2635_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and2635_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and2635_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and2635_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and2635_y0
.names h_u_cla32_and2635_y0 h_u_cla32_and2636_h_u_cla32_and2635_y0
1 1
.names h_u_cla32_and2634_y0 h_u_cla32_and2636_h_u_cla32_and2634_y0
1 1
.subckt and_gate _a=h_u_cla32_and2636_h_u_cla32_and2635_y0 _b=h_u_cla32_and2636_h_u_cla32_and2634_y0 _y0=h_u_cla32_and2636_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and2637_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and2637_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and2637_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and2637_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and2637_y0
.names h_u_cla32_and2637_y0 h_u_cla32_and2638_h_u_cla32_and2637_y0
1 1
.names h_u_cla32_and2636_y0 h_u_cla32_and2638_h_u_cla32_and2636_y0
1 1
.subckt and_gate _a=h_u_cla32_and2638_h_u_cla32_and2637_y0 _b=h_u_cla32_and2638_h_u_cla32_and2636_y0 _y0=h_u_cla32_and2638_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and2639_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and2639_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and2639_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and2639_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and2639_y0
.names h_u_cla32_and2639_y0 h_u_cla32_and2640_h_u_cla32_and2639_y0
1 1
.names h_u_cla32_and2638_y0 h_u_cla32_and2640_h_u_cla32_and2638_y0
1 1
.subckt and_gate _a=h_u_cla32_and2640_h_u_cla32_and2639_y0 _b=h_u_cla32_and2640_h_u_cla32_and2638_y0 _y0=h_u_cla32_and2640_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and2641_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and2641_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and2641_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and2641_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and2641_y0
.names h_u_cla32_and2641_y0 h_u_cla32_and2642_h_u_cla32_and2641_y0
1 1
.names h_u_cla32_and2640_y0 h_u_cla32_and2642_h_u_cla32_and2640_y0
1 1
.subckt and_gate _a=h_u_cla32_and2642_h_u_cla32_and2641_y0 _b=h_u_cla32_and2642_h_u_cla32_and2640_y0 _y0=h_u_cla32_and2642_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and2643_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and2643_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and2643_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and2643_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and2643_y0
.names h_u_cla32_and2643_y0 h_u_cla32_and2644_h_u_cla32_and2643_y0
1 1
.names h_u_cla32_and2642_y0 h_u_cla32_and2644_h_u_cla32_and2642_y0
1 1
.subckt and_gate _a=h_u_cla32_and2644_h_u_cla32_and2643_y0 _b=h_u_cla32_and2644_h_u_cla32_and2642_y0 _y0=h_u_cla32_and2644_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and2645_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and2645_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and2645_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and2645_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and2645_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and2646_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and2646_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and2646_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and2646_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and2646_y0
.names h_u_cla32_and2646_y0 h_u_cla32_and2647_h_u_cla32_and2646_y0
1 1
.names h_u_cla32_and2645_y0 h_u_cla32_and2647_h_u_cla32_and2645_y0
1 1
.subckt and_gate _a=h_u_cla32_and2647_h_u_cla32_and2646_y0 _b=h_u_cla32_and2647_h_u_cla32_and2645_y0 _y0=h_u_cla32_and2647_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and2648_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and2648_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and2648_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and2648_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and2648_y0
.names h_u_cla32_and2648_y0 h_u_cla32_and2649_h_u_cla32_and2648_y0
1 1
.names h_u_cla32_and2647_y0 h_u_cla32_and2649_h_u_cla32_and2647_y0
1 1
.subckt and_gate _a=h_u_cla32_and2649_h_u_cla32_and2648_y0 _b=h_u_cla32_and2649_h_u_cla32_and2647_y0 _y0=h_u_cla32_and2649_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and2650_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and2650_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and2650_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and2650_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and2650_y0
.names h_u_cla32_and2650_y0 h_u_cla32_and2651_h_u_cla32_and2650_y0
1 1
.names h_u_cla32_and2649_y0 h_u_cla32_and2651_h_u_cla32_and2649_y0
1 1
.subckt and_gate _a=h_u_cla32_and2651_h_u_cla32_and2650_y0 _b=h_u_cla32_and2651_h_u_cla32_and2649_y0 _y0=h_u_cla32_and2651_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and2652_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and2652_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and2652_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and2652_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and2652_y0
.names h_u_cla32_and2652_y0 h_u_cla32_and2653_h_u_cla32_and2652_y0
1 1
.names h_u_cla32_and2651_y0 h_u_cla32_and2653_h_u_cla32_and2651_y0
1 1
.subckt and_gate _a=h_u_cla32_and2653_h_u_cla32_and2652_y0 _b=h_u_cla32_and2653_h_u_cla32_and2651_y0 _y0=h_u_cla32_and2653_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and2654_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and2654_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and2654_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and2654_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and2654_y0
.names h_u_cla32_and2654_y0 h_u_cla32_and2655_h_u_cla32_and2654_y0
1 1
.names h_u_cla32_and2653_y0 h_u_cla32_and2655_h_u_cla32_and2653_y0
1 1
.subckt and_gate _a=h_u_cla32_and2655_h_u_cla32_and2654_y0 _b=h_u_cla32_and2655_h_u_cla32_and2653_y0 _y0=h_u_cla32_and2655_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and2656_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and2656_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and2656_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and2656_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and2656_y0
.names h_u_cla32_and2656_y0 h_u_cla32_and2657_h_u_cla32_and2656_y0
1 1
.names h_u_cla32_and2655_y0 h_u_cla32_and2657_h_u_cla32_and2655_y0
1 1
.subckt and_gate _a=h_u_cla32_and2657_h_u_cla32_and2656_y0 _b=h_u_cla32_and2657_h_u_cla32_and2655_y0 _y0=h_u_cla32_and2657_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and2658_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and2658_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and2658_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and2658_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and2658_y0
.names h_u_cla32_and2658_y0 h_u_cla32_and2659_h_u_cla32_and2658_y0
1 1
.names h_u_cla32_and2657_y0 h_u_cla32_and2659_h_u_cla32_and2657_y0
1 1
.subckt and_gate _a=h_u_cla32_and2659_h_u_cla32_and2658_y0 _b=h_u_cla32_and2659_h_u_cla32_and2657_y0 _y0=h_u_cla32_and2659_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and2660_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and2660_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and2660_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and2660_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and2660_y0
.names h_u_cla32_and2660_y0 h_u_cla32_and2661_h_u_cla32_and2660_y0
1 1
.names h_u_cla32_and2659_y0 h_u_cla32_and2661_h_u_cla32_and2659_y0
1 1
.subckt and_gate _a=h_u_cla32_and2661_h_u_cla32_and2660_y0 _b=h_u_cla32_and2661_h_u_cla32_and2659_y0 _y0=h_u_cla32_and2661_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and2662_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and2662_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and2662_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and2662_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and2662_y0
.names h_u_cla32_and2662_y0 h_u_cla32_and2663_h_u_cla32_and2662_y0
1 1
.names h_u_cla32_and2661_y0 h_u_cla32_and2663_h_u_cla32_and2661_y0
1 1
.subckt and_gate _a=h_u_cla32_and2663_h_u_cla32_and2662_y0 _b=h_u_cla32_and2663_h_u_cla32_and2661_y0 _y0=h_u_cla32_and2663_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and2664_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and2664_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and2664_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and2664_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and2664_y0
.names h_u_cla32_and2664_y0 h_u_cla32_and2665_h_u_cla32_and2664_y0
1 1
.names h_u_cla32_and2663_y0 h_u_cla32_and2665_h_u_cla32_and2663_y0
1 1
.subckt and_gate _a=h_u_cla32_and2665_h_u_cla32_and2664_y0 _b=h_u_cla32_and2665_h_u_cla32_and2663_y0 _y0=h_u_cla32_and2665_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and2666_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and2666_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and2666_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and2666_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and2666_y0
.names h_u_cla32_and2666_y0 h_u_cla32_and2667_h_u_cla32_and2666_y0
1 1
.names h_u_cla32_and2665_y0 h_u_cla32_and2667_h_u_cla32_and2665_y0
1 1
.subckt and_gate _a=h_u_cla32_and2667_h_u_cla32_and2666_y0 _b=h_u_cla32_and2667_h_u_cla32_and2665_y0 _y0=h_u_cla32_and2667_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and2668_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and2668_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and2668_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and2668_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and2668_y0
.names h_u_cla32_and2668_y0 h_u_cla32_and2669_h_u_cla32_and2668_y0
1 1
.names h_u_cla32_and2667_y0 h_u_cla32_and2669_h_u_cla32_and2667_y0
1 1
.subckt and_gate _a=h_u_cla32_and2669_h_u_cla32_and2668_y0 _b=h_u_cla32_and2669_h_u_cla32_and2667_y0 _y0=h_u_cla32_and2669_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and2670_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and2670_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and2670_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and2670_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and2670_y0
.names h_u_cla32_and2670_y0 h_u_cla32_and2671_h_u_cla32_and2670_y0
1 1
.names h_u_cla32_and2669_y0 h_u_cla32_and2671_h_u_cla32_and2669_y0
1 1
.subckt and_gate _a=h_u_cla32_and2671_h_u_cla32_and2670_y0 _b=h_u_cla32_and2671_h_u_cla32_and2669_y0 _y0=h_u_cla32_and2671_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and2672_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and2672_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and2672_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and2672_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and2672_y0
.names h_u_cla32_and2672_y0 h_u_cla32_and2673_h_u_cla32_and2672_y0
1 1
.names h_u_cla32_and2671_y0 h_u_cla32_and2673_h_u_cla32_and2671_y0
1 1
.subckt and_gate _a=h_u_cla32_and2673_h_u_cla32_and2672_y0 _b=h_u_cla32_and2673_h_u_cla32_and2671_y0 _y0=h_u_cla32_and2673_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and2674_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and2674_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and2674_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and2674_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and2674_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and2675_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and2675_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and2675_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and2675_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and2675_y0
.names h_u_cla32_and2675_y0 h_u_cla32_and2676_h_u_cla32_and2675_y0
1 1
.names h_u_cla32_and2674_y0 h_u_cla32_and2676_h_u_cla32_and2674_y0
1 1
.subckt and_gate _a=h_u_cla32_and2676_h_u_cla32_and2675_y0 _b=h_u_cla32_and2676_h_u_cla32_and2674_y0 _y0=h_u_cla32_and2676_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and2677_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and2677_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and2677_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and2677_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and2677_y0
.names h_u_cla32_and2677_y0 h_u_cla32_and2678_h_u_cla32_and2677_y0
1 1
.names h_u_cla32_and2676_y0 h_u_cla32_and2678_h_u_cla32_and2676_y0
1 1
.subckt and_gate _a=h_u_cla32_and2678_h_u_cla32_and2677_y0 _b=h_u_cla32_and2678_h_u_cla32_and2676_y0 _y0=h_u_cla32_and2678_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and2679_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and2679_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and2679_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and2679_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and2679_y0
.names h_u_cla32_and2679_y0 h_u_cla32_and2680_h_u_cla32_and2679_y0
1 1
.names h_u_cla32_and2678_y0 h_u_cla32_and2680_h_u_cla32_and2678_y0
1 1
.subckt and_gate _a=h_u_cla32_and2680_h_u_cla32_and2679_y0 _b=h_u_cla32_and2680_h_u_cla32_and2678_y0 _y0=h_u_cla32_and2680_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and2681_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and2681_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and2681_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and2681_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and2681_y0
.names h_u_cla32_and2681_y0 h_u_cla32_and2682_h_u_cla32_and2681_y0
1 1
.names h_u_cla32_and2680_y0 h_u_cla32_and2682_h_u_cla32_and2680_y0
1 1
.subckt and_gate _a=h_u_cla32_and2682_h_u_cla32_and2681_y0 _b=h_u_cla32_and2682_h_u_cla32_and2680_y0 _y0=h_u_cla32_and2682_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and2683_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and2683_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and2683_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and2683_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and2683_y0
.names h_u_cla32_and2683_y0 h_u_cla32_and2684_h_u_cla32_and2683_y0
1 1
.names h_u_cla32_and2682_y0 h_u_cla32_and2684_h_u_cla32_and2682_y0
1 1
.subckt and_gate _a=h_u_cla32_and2684_h_u_cla32_and2683_y0 _b=h_u_cla32_and2684_h_u_cla32_and2682_y0 _y0=h_u_cla32_and2684_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and2685_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and2685_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and2685_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and2685_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and2685_y0
.names h_u_cla32_and2685_y0 h_u_cla32_and2686_h_u_cla32_and2685_y0
1 1
.names h_u_cla32_and2684_y0 h_u_cla32_and2686_h_u_cla32_and2684_y0
1 1
.subckt and_gate _a=h_u_cla32_and2686_h_u_cla32_and2685_y0 _b=h_u_cla32_and2686_h_u_cla32_and2684_y0 _y0=h_u_cla32_and2686_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and2687_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and2687_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and2687_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and2687_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and2687_y0
.names h_u_cla32_and2687_y0 h_u_cla32_and2688_h_u_cla32_and2687_y0
1 1
.names h_u_cla32_and2686_y0 h_u_cla32_and2688_h_u_cla32_and2686_y0
1 1
.subckt and_gate _a=h_u_cla32_and2688_h_u_cla32_and2687_y0 _b=h_u_cla32_and2688_h_u_cla32_and2686_y0 _y0=h_u_cla32_and2688_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and2689_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and2689_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and2689_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and2689_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and2689_y0
.names h_u_cla32_and2689_y0 h_u_cla32_and2690_h_u_cla32_and2689_y0
1 1
.names h_u_cla32_and2688_y0 h_u_cla32_and2690_h_u_cla32_and2688_y0
1 1
.subckt and_gate _a=h_u_cla32_and2690_h_u_cla32_and2689_y0 _b=h_u_cla32_and2690_h_u_cla32_and2688_y0 _y0=h_u_cla32_and2690_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and2691_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and2691_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and2691_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and2691_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and2691_y0
.names h_u_cla32_and2691_y0 h_u_cla32_and2692_h_u_cla32_and2691_y0
1 1
.names h_u_cla32_and2690_y0 h_u_cla32_and2692_h_u_cla32_and2690_y0
1 1
.subckt and_gate _a=h_u_cla32_and2692_h_u_cla32_and2691_y0 _b=h_u_cla32_and2692_h_u_cla32_and2690_y0 _y0=h_u_cla32_and2692_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and2693_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and2693_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and2693_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and2693_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and2693_y0
.names h_u_cla32_and2693_y0 h_u_cla32_and2694_h_u_cla32_and2693_y0
1 1
.names h_u_cla32_and2692_y0 h_u_cla32_and2694_h_u_cla32_and2692_y0
1 1
.subckt and_gate _a=h_u_cla32_and2694_h_u_cla32_and2693_y0 _b=h_u_cla32_and2694_h_u_cla32_and2692_y0 _y0=h_u_cla32_and2694_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and2695_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and2695_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and2695_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and2695_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and2695_y0
.names h_u_cla32_and2695_y0 h_u_cla32_and2696_h_u_cla32_and2695_y0
1 1
.names h_u_cla32_and2694_y0 h_u_cla32_and2696_h_u_cla32_and2694_y0
1 1
.subckt and_gate _a=h_u_cla32_and2696_h_u_cla32_and2695_y0 _b=h_u_cla32_and2696_h_u_cla32_and2694_y0 _y0=h_u_cla32_and2696_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and2697_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and2697_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and2697_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and2697_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and2697_y0
.names h_u_cla32_and2697_y0 h_u_cla32_and2698_h_u_cla32_and2697_y0
1 1
.names h_u_cla32_and2696_y0 h_u_cla32_and2698_h_u_cla32_and2696_y0
1 1
.subckt and_gate _a=h_u_cla32_and2698_h_u_cla32_and2697_y0 _b=h_u_cla32_and2698_h_u_cla32_and2696_y0 _y0=h_u_cla32_and2698_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and2699_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and2699_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and2699_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and2699_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and2699_y0
.names h_u_cla32_and2699_y0 h_u_cla32_and2700_h_u_cla32_and2699_y0
1 1
.names h_u_cla32_and2698_y0 h_u_cla32_and2700_h_u_cla32_and2698_y0
1 1
.subckt and_gate _a=h_u_cla32_and2700_h_u_cla32_and2699_y0 _b=h_u_cla32_and2700_h_u_cla32_and2698_y0 _y0=h_u_cla32_and2700_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and2701_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and2701_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and2701_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and2701_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and2701_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and2702_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and2702_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and2702_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and2702_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and2702_y0
.names h_u_cla32_and2702_y0 h_u_cla32_and2703_h_u_cla32_and2702_y0
1 1
.names h_u_cla32_and2701_y0 h_u_cla32_and2703_h_u_cla32_and2701_y0
1 1
.subckt and_gate _a=h_u_cla32_and2703_h_u_cla32_and2702_y0 _b=h_u_cla32_and2703_h_u_cla32_and2701_y0 _y0=h_u_cla32_and2703_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and2704_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and2704_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and2704_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and2704_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and2704_y0
.names h_u_cla32_and2704_y0 h_u_cla32_and2705_h_u_cla32_and2704_y0
1 1
.names h_u_cla32_and2703_y0 h_u_cla32_and2705_h_u_cla32_and2703_y0
1 1
.subckt and_gate _a=h_u_cla32_and2705_h_u_cla32_and2704_y0 _b=h_u_cla32_and2705_h_u_cla32_and2703_y0 _y0=h_u_cla32_and2705_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and2706_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and2706_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and2706_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and2706_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and2706_y0
.names h_u_cla32_and2706_y0 h_u_cla32_and2707_h_u_cla32_and2706_y0
1 1
.names h_u_cla32_and2705_y0 h_u_cla32_and2707_h_u_cla32_and2705_y0
1 1
.subckt and_gate _a=h_u_cla32_and2707_h_u_cla32_and2706_y0 _b=h_u_cla32_and2707_h_u_cla32_and2705_y0 _y0=h_u_cla32_and2707_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and2708_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and2708_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and2708_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and2708_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and2708_y0
.names h_u_cla32_and2708_y0 h_u_cla32_and2709_h_u_cla32_and2708_y0
1 1
.names h_u_cla32_and2707_y0 h_u_cla32_and2709_h_u_cla32_and2707_y0
1 1
.subckt and_gate _a=h_u_cla32_and2709_h_u_cla32_and2708_y0 _b=h_u_cla32_and2709_h_u_cla32_and2707_y0 _y0=h_u_cla32_and2709_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and2710_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and2710_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and2710_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and2710_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and2710_y0
.names h_u_cla32_and2710_y0 h_u_cla32_and2711_h_u_cla32_and2710_y0
1 1
.names h_u_cla32_and2709_y0 h_u_cla32_and2711_h_u_cla32_and2709_y0
1 1
.subckt and_gate _a=h_u_cla32_and2711_h_u_cla32_and2710_y0 _b=h_u_cla32_and2711_h_u_cla32_and2709_y0 _y0=h_u_cla32_and2711_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and2712_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and2712_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and2712_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and2712_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and2712_y0
.names h_u_cla32_and2712_y0 h_u_cla32_and2713_h_u_cla32_and2712_y0
1 1
.names h_u_cla32_and2711_y0 h_u_cla32_and2713_h_u_cla32_and2711_y0
1 1
.subckt and_gate _a=h_u_cla32_and2713_h_u_cla32_and2712_y0 _b=h_u_cla32_and2713_h_u_cla32_and2711_y0 _y0=h_u_cla32_and2713_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and2714_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and2714_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and2714_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and2714_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and2714_y0
.names h_u_cla32_and2714_y0 h_u_cla32_and2715_h_u_cla32_and2714_y0
1 1
.names h_u_cla32_and2713_y0 h_u_cla32_and2715_h_u_cla32_and2713_y0
1 1
.subckt and_gate _a=h_u_cla32_and2715_h_u_cla32_and2714_y0 _b=h_u_cla32_and2715_h_u_cla32_and2713_y0 _y0=h_u_cla32_and2715_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and2716_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and2716_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and2716_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and2716_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and2716_y0
.names h_u_cla32_and2716_y0 h_u_cla32_and2717_h_u_cla32_and2716_y0
1 1
.names h_u_cla32_and2715_y0 h_u_cla32_and2717_h_u_cla32_and2715_y0
1 1
.subckt and_gate _a=h_u_cla32_and2717_h_u_cla32_and2716_y0 _b=h_u_cla32_and2717_h_u_cla32_and2715_y0 _y0=h_u_cla32_and2717_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and2718_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and2718_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and2718_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and2718_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and2718_y0
.names h_u_cla32_and2718_y0 h_u_cla32_and2719_h_u_cla32_and2718_y0
1 1
.names h_u_cla32_and2717_y0 h_u_cla32_and2719_h_u_cla32_and2717_y0
1 1
.subckt and_gate _a=h_u_cla32_and2719_h_u_cla32_and2718_y0 _b=h_u_cla32_and2719_h_u_cla32_and2717_y0 _y0=h_u_cla32_and2719_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and2720_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and2720_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and2720_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and2720_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and2720_y0
.names h_u_cla32_and2720_y0 h_u_cla32_and2721_h_u_cla32_and2720_y0
1 1
.names h_u_cla32_and2719_y0 h_u_cla32_and2721_h_u_cla32_and2719_y0
1 1
.subckt and_gate _a=h_u_cla32_and2721_h_u_cla32_and2720_y0 _b=h_u_cla32_and2721_h_u_cla32_and2719_y0 _y0=h_u_cla32_and2721_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and2722_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and2722_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and2722_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and2722_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and2722_y0
.names h_u_cla32_and2722_y0 h_u_cla32_and2723_h_u_cla32_and2722_y0
1 1
.names h_u_cla32_and2721_y0 h_u_cla32_and2723_h_u_cla32_and2721_y0
1 1
.subckt and_gate _a=h_u_cla32_and2723_h_u_cla32_and2722_y0 _b=h_u_cla32_and2723_h_u_cla32_and2721_y0 _y0=h_u_cla32_and2723_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and2724_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and2724_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and2724_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and2724_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and2724_y0
.names h_u_cla32_and2724_y0 h_u_cla32_and2725_h_u_cla32_and2724_y0
1 1
.names h_u_cla32_and2723_y0 h_u_cla32_and2725_h_u_cla32_and2723_y0
1 1
.subckt and_gate _a=h_u_cla32_and2725_h_u_cla32_and2724_y0 _b=h_u_cla32_and2725_h_u_cla32_and2723_y0 _y0=h_u_cla32_and2725_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and2726_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and2726_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and2726_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and2726_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and2726_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and2727_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and2727_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and2727_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and2727_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and2727_y0
.names h_u_cla32_and2727_y0 h_u_cla32_and2728_h_u_cla32_and2727_y0
1 1
.names h_u_cla32_and2726_y0 h_u_cla32_and2728_h_u_cla32_and2726_y0
1 1
.subckt and_gate _a=h_u_cla32_and2728_h_u_cla32_and2727_y0 _b=h_u_cla32_and2728_h_u_cla32_and2726_y0 _y0=h_u_cla32_and2728_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and2729_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and2729_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and2729_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and2729_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and2729_y0
.names h_u_cla32_and2729_y0 h_u_cla32_and2730_h_u_cla32_and2729_y0
1 1
.names h_u_cla32_and2728_y0 h_u_cla32_and2730_h_u_cla32_and2728_y0
1 1
.subckt and_gate _a=h_u_cla32_and2730_h_u_cla32_and2729_y0 _b=h_u_cla32_and2730_h_u_cla32_and2728_y0 _y0=h_u_cla32_and2730_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and2731_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and2731_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and2731_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and2731_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and2731_y0
.names h_u_cla32_and2731_y0 h_u_cla32_and2732_h_u_cla32_and2731_y0
1 1
.names h_u_cla32_and2730_y0 h_u_cla32_and2732_h_u_cla32_and2730_y0
1 1
.subckt and_gate _a=h_u_cla32_and2732_h_u_cla32_and2731_y0 _b=h_u_cla32_and2732_h_u_cla32_and2730_y0 _y0=h_u_cla32_and2732_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and2733_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and2733_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and2733_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and2733_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and2733_y0
.names h_u_cla32_and2733_y0 h_u_cla32_and2734_h_u_cla32_and2733_y0
1 1
.names h_u_cla32_and2732_y0 h_u_cla32_and2734_h_u_cla32_and2732_y0
1 1
.subckt and_gate _a=h_u_cla32_and2734_h_u_cla32_and2733_y0 _b=h_u_cla32_and2734_h_u_cla32_and2732_y0 _y0=h_u_cla32_and2734_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and2735_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and2735_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and2735_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and2735_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and2735_y0
.names h_u_cla32_and2735_y0 h_u_cla32_and2736_h_u_cla32_and2735_y0
1 1
.names h_u_cla32_and2734_y0 h_u_cla32_and2736_h_u_cla32_and2734_y0
1 1
.subckt and_gate _a=h_u_cla32_and2736_h_u_cla32_and2735_y0 _b=h_u_cla32_and2736_h_u_cla32_and2734_y0 _y0=h_u_cla32_and2736_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and2737_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and2737_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and2737_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and2737_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and2737_y0
.names h_u_cla32_and2737_y0 h_u_cla32_and2738_h_u_cla32_and2737_y0
1 1
.names h_u_cla32_and2736_y0 h_u_cla32_and2738_h_u_cla32_and2736_y0
1 1
.subckt and_gate _a=h_u_cla32_and2738_h_u_cla32_and2737_y0 _b=h_u_cla32_and2738_h_u_cla32_and2736_y0 _y0=h_u_cla32_and2738_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and2739_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and2739_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and2739_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and2739_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and2739_y0
.names h_u_cla32_and2739_y0 h_u_cla32_and2740_h_u_cla32_and2739_y0
1 1
.names h_u_cla32_and2738_y0 h_u_cla32_and2740_h_u_cla32_and2738_y0
1 1
.subckt and_gate _a=h_u_cla32_and2740_h_u_cla32_and2739_y0 _b=h_u_cla32_and2740_h_u_cla32_and2738_y0 _y0=h_u_cla32_and2740_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and2741_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and2741_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and2741_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and2741_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and2741_y0
.names h_u_cla32_and2741_y0 h_u_cla32_and2742_h_u_cla32_and2741_y0
1 1
.names h_u_cla32_and2740_y0 h_u_cla32_and2742_h_u_cla32_and2740_y0
1 1
.subckt and_gate _a=h_u_cla32_and2742_h_u_cla32_and2741_y0 _b=h_u_cla32_and2742_h_u_cla32_and2740_y0 _y0=h_u_cla32_and2742_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and2743_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and2743_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and2743_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and2743_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and2743_y0
.names h_u_cla32_and2743_y0 h_u_cla32_and2744_h_u_cla32_and2743_y0
1 1
.names h_u_cla32_and2742_y0 h_u_cla32_and2744_h_u_cla32_and2742_y0
1 1
.subckt and_gate _a=h_u_cla32_and2744_h_u_cla32_and2743_y0 _b=h_u_cla32_and2744_h_u_cla32_and2742_y0 _y0=h_u_cla32_and2744_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and2745_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and2745_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and2745_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and2745_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and2745_y0
.names h_u_cla32_and2745_y0 h_u_cla32_and2746_h_u_cla32_and2745_y0
1 1
.names h_u_cla32_and2744_y0 h_u_cla32_and2746_h_u_cla32_and2744_y0
1 1
.subckt and_gate _a=h_u_cla32_and2746_h_u_cla32_and2745_y0 _b=h_u_cla32_and2746_h_u_cla32_and2744_y0 _y0=h_u_cla32_and2746_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and2747_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and2747_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and2747_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and2747_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and2747_y0
.names h_u_cla32_and2747_y0 h_u_cla32_and2748_h_u_cla32_and2747_y0
1 1
.names h_u_cla32_and2746_y0 h_u_cla32_and2748_h_u_cla32_and2746_y0
1 1
.subckt and_gate _a=h_u_cla32_and2748_h_u_cla32_and2747_y0 _b=h_u_cla32_and2748_h_u_cla32_and2746_y0 _y0=h_u_cla32_and2748_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and2749_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and2749_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and2749_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and2749_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and2749_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and2750_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and2750_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and2750_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and2750_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and2750_y0
.names h_u_cla32_and2750_y0 h_u_cla32_and2751_h_u_cla32_and2750_y0
1 1
.names h_u_cla32_and2749_y0 h_u_cla32_and2751_h_u_cla32_and2749_y0
1 1
.subckt and_gate _a=h_u_cla32_and2751_h_u_cla32_and2750_y0 _b=h_u_cla32_and2751_h_u_cla32_and2749_y0 _y0=h_u_cla32_and2751_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and2752_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and2752_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and2752_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and2752_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and2752_y0
.names h_u_cla32_and2752_y0 h_u_cla32_and2753_h_u_cla32_and2752_y0
1 1
.names h_u_cla32_and2751_y0 h_u_cla32_and2753_h_u_cla32_and2751_y0
1 1
.subckt and_gate _a=h_u_cla32_and2753_h_u_cla32_and2752_y0 _b=h_u_cla32_and2753_h_u_cla32_and2751_y0 _y0=h_u_cla32_and2753_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and2754_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and2754_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and2754_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and2754_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and2754_y0
.names h_u_cla32_and2754_y0 h_u_cla32_and2755_h_u_cla32_and2754_y0
1 1
.names h_u_cla32_and2753_y0 h_u_cla32_and2755_h_u_cla32_and2753_y0
1 1
.subckt and_gate _a=h_u_cla32_and2755_h_u_cla32_and2754_y0 _b=h_u_cla32_and2755_h_u_cla32_and2753_y0 _y0=h_u_cla32_and2755_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and2756_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and2756_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and2756_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and2756_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and2756_y0
.names h_u_cla32_and2756_y0 h_u_cla32_and2757_h_u_cla32_and2756_y0
1 1
.names h_u_cla32_and2755_y0 h_u_cla32_and2757_h_u_cla32_and2755_y0
1 1
.subckt and_gate _a=h_u_cla32_and2757_h_u_cla32_and2756_y0 _b=h_u_cla32_and2757_h_u_cla32_and2755_y0 _y0=h_u_cla32_and2757_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and2758_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and2758_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and2758_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and2758_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and2758_y0
.names h_u_cla32_and2758_y0 h_u_cla32_and2759_h_u_cla32_and2758_y0
1 1
.names h_u_cla32_and2757_y0 h_u_cla32_and2759_h_u_cla32_and2757_y0
1 1
.subckt and_gate _a=h_u_cla32_and2759_h_u_cla32_and2758_y0 _b=h_u_cla32_and2759_h_u_cla32_and2757_y0 _y0=h_u_cla32_and2759_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and2760_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and2760_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and2760_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and2760_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and2760_y0
.names h_u_cla32_and2760_y0 h_u_cla32_and2761_h_u_cla32_and2760_y0
1 1
.names h_u_cla32_and2759_y0 h_u_cla32_and2761_h_u_cla32_and2759_y0
1 1
.subckt and_gate _a=h_u_cla32_and2761_h_u_cla32_and2760_y0 _b=h_u_cla32_and2761_h_u_cla32_and2759_y0 _y0=h_u_cla32_and2761_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and2762_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and2762_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and2762_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and2762_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and2762_y0
.names h_u_cla32_and2762_y0 h_u_cla32_and2763_h_u_cla32_and2762_y0
1 1
.names h_u_cla32_and2761_y0 h_u_cla32_and2763_h_u_cla32_and2761_y0
1 1
.subckt and_gate _a=h_u_cla32_and2763_h_u_cla32_and2762_y0 _b=h_u_cla32_and2763_h_u_cla32_and2761_y0 _y0=h_u_cla32_and2763_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and2764_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and2764_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and2764_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and2764_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and2764_y0
.names h_u_cla32_and2764_y0 h_u_cla32_and2765_h_u_cla32_and2764_y0
1 1
.names h_u_cla32_and2763_y0 h_u_cla32_and2765_h_u_cla32_and2763_y0
1 1
.subckt and_gate _a=h_u_cla32_and2765_h_u_cla32_and2764_y0 _b=h_u_cla32_and2765_h_u_cla32_and2763_y0 _y0=h_u_cla32_and2765_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and2766_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and2766_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and2766_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and2766_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and2766_y0
.names h_u_cla32_and2766_y0 h_u_cla32_and2767_h_u_cla32_and2766_y0
1 1
.names h_u_cla32_and2765_y0 h_u_cla32_and2767_h_u_cla32_and2765_y0
1 1
.subckt and_gate _a=h_u_cla32_and2767_h_u_cla32_and2766_y0 _b=h_u_cla32_and2767_h_u_cla32_and2765_y0 _y0=h_u_cla32_and2767_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and2768_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and2768_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and2768_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and2768_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and2768_y0
.names h_u_cla32_and2768_y0 h_u_cla32_and2769_h_u_cla32_and2768_y0
1 1
.names h_u_cla32_and2767_y0 h_u_cla32_and2769_h_u_cla32_and2767_y0
1 1
.subckt and_gate _a=h_u_cla32_and2769_h_u_cla32_and2768_y0 _b=h_u_cla32_and2769_h_u_cla32_and2767_y0 _y0=h_u_cla32_and2769_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and2770_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and2770_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and2770_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and2770_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and2770_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and2771_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and2771_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and2771_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and2771_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and2771_y0
.names h_u_cla32_and2771_y0 h_u_cla32_and2772_h_u_cla32_and2771_y0
1 1
.names h_u_cla32_and2770_y0 h_u_cla32_and2772_h_u_cla32_and2770_y0
1 1
.subckt and_gate _a=h_u_cla32_and2772_h_u_cla32_and2771_y0 _b=h_u_cla32_and2772_h_u_cla32_and2770_y0 _y0=h_u_cla32_and2772_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and2773_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and2773_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and2773_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and2773_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and2773_y0
.names h_u_cla32_and2773_y0 h_u_cla32_and2774_h_u_cla32_and2773_y0
1 1
.names h_u_cla32_and2772_y0 h_u_cla32_and2774_h_u_cla32_and2772_y0
1 1
.subckt and_gate _a=h_u_cla32_and2774_h_u_cla32_and2773_y0 _b=h_u_cla32_and2774_h_u_cla32_and2772_y0 _y0=h_u_cla32_and2774_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and2775_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and2775_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and2775_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and2775_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and2775_y0
.names h_u_cla32_and2775_y0 h_u_cla32_and2776_h_u_cla32_and2775_y0
1 1
.names h_u_cla32_and2774_y0 h_u_cla32_and2776_h_u_cla32_and2774_y0
1 1
.subckt and_gate _a=h_u_cla32_and2776_h_u_cla32_and2775_y0 _b=h_u_cla32_and2776_h_u_cla32_and2774_y0 _y0=h_u_cla32_and2776_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and2777_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and2777_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and2777_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and2777_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and2777_y0
.names h_u_cla32_and2777_y0 h_u_cla32_and2778_h_u_cla32_and2777_y0
1 1
.names h_u_cla32_and2776_y0 h_u_cla32_and2778_h_u_cla32_and2776_y0
1 1
.subckt and_gate _a=h_u_cla32_and2778_h_u_cla32_and2777_y0 _b=h_u_cla32_and2778_h_u_cla32_and2776_y0 _y0=h_u_cla32_and2778_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and2779_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and2779_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and2779_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and2779_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and2779_y0
.names h_u_cla32_and2779_y0 h_u_cla32_and2780_h_u_cla32_and2779_y0
1 1
.names h_u_cla32_and2778_y0 h_u_cla32_and2780_h_u_cla32_and2778_y0
1 1
.subckt and_gate _a=h_u_cla32_and2780_h_u_cla32_and2779_y0 _b=h_u_cla32_and2780_h_u_cla32_and2778_y0 _y0=h_u_cla32_and2780_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and2781_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and2781_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and2781_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and2781_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and2781_y0
.names h_u_cla32_and2781_y0 h_u_cla32_and2782_h_u_cla32_and2781_y0
1 1
.names h_u_cla32_and2780_y0 h_u_cla32_and2782_h_u_cla32_and2780_y0
1 1
.subckt and_gate _a=h_u_cla32_and2782_h_u_cla32_and2781_y0 _b=h_u_cla32_and2782_h_u_cla32_and2780_y0 _y0=h_u_cla32_and2782_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and2783_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and2783_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and2783_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and2783_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and2783_y0
.names h_u_cla32_and2783_y0 h_u_cla32_and2784_h_u_cla32_and2783_y0
1 1
.names h_u_cla32_and2782_y0 h_u_cla32_and2784_h_u_cla32_and2782_y0
1 1
.subckt and_gate _a=h_u_cla32_and2784_h_u_cla32_and2783_y0 _b=h_u_cla32_and2784_h_u_cla32_and2782_y0 _y0=h_u_cla32_and2784_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and2785_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and2785_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and2785_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and2785_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and2785_y0
.names h_u_cla32_and2785_y0 h_u_cla32_and2786_h_u_cla32_and2785_y0
1 1
.names h_u_cla32_and2784_y0 h_u_cla32_and2786_h_u_cla32_and2784_y0
1 1
.subckt and_gate _a=h_u_cla32_and2786_h_u_cla32_and2785_y0 _b=h_u_cla32_and2786_h_u_cla32_and2784_y0 _y0=h_u_cla32_and2786_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and2787_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and2787_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and2787_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and2787_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and2787_y0
.names h_u_cla32_and2787_y0 h_u_cla32_and2788_h_u_cla32_and2787_y0
1 1
.names h_u_cla32_and2786_y0 h_u_cla32_and2788_h_u_cla32_and2786_y0
1 1
.subckt and_gate _a=h_u_cla32_and2788_h_u_cla32_and2787_y0 _b=h_u_cla32_and2788_h_u_cla32_and2786_y0 _y0=h_u_cla32_and2788_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and2789_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and2789_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and2789_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and2789_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and2789_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and2790_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and2790_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and2790_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and2790_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and2790_y0
.names h_u_cla32_and2790_y0 h_u_cla32_and2791_h_u_cla32_and2790_y0
1 1
.names h_u_cla32_and2789_y0 h_u_cla32_and2791_h_u_cla32_and2789_y0
1 1
.subckt and_gate _a=h_u_cla32_and2791_h_u_cla32_and2790_y0 _b=h_u_cla32_and2791_h_u_cla32_and2789_y0 _y0=h_u_cla32_and2791_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and2792_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and2792_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and2792_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and2792_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and2792_y0
.names h_u_cla32_and2792_y0 h_u_cla32_and2793_h_u_cla32_and2792_y0
1 1
.names h_u_cla32_and2791_y0 h_u_cla32_and2793_h_u_cla32_and2791_y0
1 1
.subckt and_gate _a=h_u_cla32_and2793_h_u_cla32_and2792_y0 _b=h_u_cla32_and2793_h_u_cla32_and2791_y0 _y0=h_u_cla32_and2793_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and2794_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and2794_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and2794_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and2794_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and2794_y0
.names h_u_cla32_and2794_y0 h_u_cla32_and2795_h_u_cla32_and2794_y0
1 1
.names h_u_cla32_and2793_y0 h_u_cla32_and2795_h_u_cla32_and2793_y0
1 1
.subckt and_gate _a=h_u_cla32_and2795_h_u_cla32_and2794_y0 _b=h_u_cla32_and2795_h_u_cla32_and2793_y0 _y0=h_u_cla32_and2795_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and2796_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and2796_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and2796_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and2796_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and2796_y0
.names h_u_cla32_and2796_y0 h_u_cla32_and2797_h_u_cla32_and2796_y0
1 1
.names h_u_cla32_and2795_y0 h_u_cla32_and2797_h_u_cla32_and2795_y0
1 1
.subckt and_gate _a=h_u_cla32_and2797_h_u_cla32_and2796_y0 _b=h_u_cla32_and2797_h_u_cla32_and2795_y0 _y0=h_u_cla32_and2797_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and2798_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and2798_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and2798_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and2798_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and2798_y0
.names h_u_cla32_and2798_y0 h_u_cla32_and2799_h_u_cla32_and2798_y0
1 1
.names h_u_cla32_and2797_y0 h_u_cla32_and2799_h_u_cla32_and2797_y0
1 1
.subckt and_gate _a=h_u_cla32_and2799_h_u_cla32_and2798_y0 _b=h_u_cla32_and2799_h_u_cla32_and2797_y0 _y0=h_u_cla32_and2799_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and2800_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and2800_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and2800_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and2800_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and2800_y0
.names h_u_cla32_and2800_y0 h_u_cla32_and2801_h_u_cla32_and2800_y0
1 1
.names h_u_cla32_and2799_y0 h_u_cla32_and2801_h_u_cla32_and2799_y0
1 1
.subckt and_gate _a=h_u_cla32_and2801_h_u_cla32_and2800_y0 _b=h_u_cla32_and2801_h_u_cla32_and2799_y0 _y0=h_u_cla32_and2801_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and2802_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and2802_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and2802_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and2802_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and2802_y0
.names h_u_cla32_and2802_y0 h_u_cla32_and2803_h_u_cla32_and2802_y0
1 1
.names h_u_cla32_and2801_y0 h_u_cla32_and2803_h_u_cla32_and2801_y0
1 1
.subckt and_gate _a=h_u_cla32_and2803_h_u_cla32_and2802_y0 _b=h_u_cla32_and2803_h_u_cla32_and2801_y0 _y0=h_u_cla32_and2803_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and2804_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and2804_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and2804_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and2804_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and2804_y0
.names h_u_cla32_and2804_y0 h_u_cla32_and2805_h_u_cla32_and2804_y0
1 1
.names h_u_cla32_and2803_y0 h_u_cla32_and2805_h_u_cla32_and2803_y0
1 1
.subckt and_gate _a=h_u_cla32_and2805_h_u_cla32_and2804_y0 _b=h_u_cla32_and2805_h_u_cla32_and2803_y0 _y0=h_u_cla32_and2805_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and2806_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and2806_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and2806_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and2806_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and2806_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and2807_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and2807_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and2807_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and2807_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and2807_y0
.names h_u_cla32_and2807_y0 h_u_cla32_and2808_h_u_cla32_and2807_y0
1 1
.names h_u_cla32_and2806_y0 h_u_cla32_and2808_h_u_cla32_and2806_y0
1 1
.subckt and_gate _a=h_u_cla32_and2808_h_u_cla32_and2807_y0 _b=h_u_cla32_and2808_h_u_cla32_and2806_y0 _y0=h_u_cla32_and2808_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and2809_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and2809_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and2809_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and2809_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and2809_y0
.names h_u_cla32_and2809_y0 h_u_cla32_and2810_h_u_cla32_and2809_y0
1 1
.names h_u_cla32_and2808_y0 h_u_cla32_and2810_h_u_cla32_and2808_y0
1 1
.subckt and_gate _a=h_u_cla32_and2810_h_u_cla32_and2809_y0 _b=h_u_cla32_and2810_h_u_cla32_and2808_y0 _y0=h_u_cla32_and2810_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and2811_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and2811_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and2811_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and2811_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and2811_y0
.names h_u_cla32_and2811_y0 h_u_cla32_and2812_h_u_cla32_and2811_y0
1 1
.names h_u_cla32_and2810_y0 h_u_cla32_and2812_h_u_cla32_and2810_y0
1 1
.subckt and_gate _a=h_u_cla32_and2812_h_u_cla32_and2811_y0 _b=h_u_cla32_and2812_h_u_cla32_and2810_y0 _y0=h_u_cla32_and2812_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and2813_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and2813_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and2813_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and2813_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and2813_y0
.names h_u_cla32_and2813_y0 h_u_cla32_and2814_h_u_cla32_and2813_y0
1 1
.names h_u_cla32_and2812_y0 h_u_cla32_and2814_h_u_cla32_and2812_y0
1 1
.subckt and_gate _a=h_u_cla32_and2814_h_u_cla32_and2813_y0 _b=h_u_cla32_and2814_h_u_cla32_and2812_y0 _y0=h_u_cla32_and2814_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and2815_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and2815_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and2815_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and2815_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and2815_y0
.names h_u_cla32_and2815_y0 h_u_cla32_and2816_h_u_cla32_and2815_y0
1 1
.names h_u_cla32_and2814_y0 h_u_cla32_and2816_h_u_cla32_and2814_y0
1 1
.subckt and_gate _a=h_u_cla32_and2816_h_u_cla32_and2815_y0 _b=h_u_cla32_and2816_h_u_cla32_and2814_y0 _y0=h_u_cla32_and2816_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and2817_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and2817_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and2817_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and2817_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and2817_y0
.names h_u_cla32_and2817_y0 h_u_cla32_and2818_h_u_cla32_and2817_y0
1 1
.names h_u_cla32_and2816_y0 h_u_cla32_and2818_h_u_cla32_and2816_y0
1 1
.subckt and_gate _a=h_u_cla32_and2818_h_u_cla32_and2817_y0 _b=h_u_cla32_and2818_h_u_cla32_and2816_y0 _y0=h_u_cla32_and2818_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and2819_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and2819_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and2819_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and2819_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and2819_y0
.names h_u_cla32_and2819_y0 h_u_cla32_and2820_h_u_cla32_and2819_y0
1 1
.names h_u_cla32_and2818_y0 h_u_cla32_and2820_h_u_cla32_and2818_y0
1 1
.subckt and_gate _a=h_u_cla32_and2820_h_u_cla32_and2819_y0 _b=h_u_cla32_and2820_h_u_cla32_and2818_y0 _y0=h_u_cla32_and2820_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and2821_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and2821_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and2821_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and2821_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and2821_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and2822_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and2822_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and2822_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and2822_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and2822_y0
.names h_u_cla32_and2822_y0 h_u_cla32_and2823_h_u_cla32_and2822_y0
1 1
.names h_u_cla32_and2821_y0 h_u_cla32_and2823_h_u_cla32_and2821_y0
1 1
.subckt and_gate _a=h_u_cla32_and2823_h_u_cla32_and2822_y0 _b=h_u_cla32_and2823_h_u_cla32_and2821_y0 _y0=h_u_cla32_and2823_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and2824_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and2824_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and2824_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and2824_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and2824_y0
.names h_u_cla32_and2824_y0 h_u_cla32_and2825_h_u_cla32_and2824_y0
1 1
.names h_u_cla32_and2823_y0 h_u_cla32_and2825_h_u_cla32_and2823_y0
1 1
.subckt and_gate _a=h_u_cla32_and2825_h_u_cla32_and2824_y0 _b=h_u_cla32_and2825_h_u_cla32_and2823_y0 _y0=h_u_cla32_and2825_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and2826_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and2826_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and2826_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and2826_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and2826_y0
.names h_u_cla32_and2826_y0 h_u_cla32_and2827_h_u_cla32_and2826_y0
1 1
.names h_u_cla32_and2825_y0 h_u_cla32_and2827_h_u_cla32_and2825_y0
1 1
.subckt and_gate _a=h_u_cla32_and2827_h_u_cla32_and2826_y0 _b=h_u_cla32_and2827_h_u_cla32_and2825_y0 _y0=h_u_cla32_and2827_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and2828_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and2828_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and2828_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and2828_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and2828_y0
.names h_u_cla32_and2828_y0 h_u_cla32_and2829_h_u_cla32_and2828_y0
1 1
.names h_u_cla32_and2827_y0 h_u_cla32_and2829_h_u_cla32_and2827_y0
1 1
.subckt and_gate _a=h_u_cla32_and2829_h_u_cla32_and2828_y0 _b=h_u_cla32_and2829_h_u_cla32_and2827_y0 _y0=h_u_cla32_and2829_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and2830_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and2830_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and2830_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and2830_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and2830_y0
.names h_u_cla32_and2830_y0 h_u_cla32_and2831_h_u_cla32_and2830_y0
1 1
.names h_u_cla32_and2829_y0 h_u_cla32_and2831_h_u_cla32_and2829_y0
1 1
.subckt and_gate _a=h_u_cla32_and2831_h_u_cla32_and2830_y0 _b=h_u_cla32_and2831_h_u_cla32_and2829_y0 _y0=h_u_cla32_and2831_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and2832_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and2832_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and2832_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and2832_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and2832_y0
.names h_u_cla32_and2832_y0 h_u_cla32_and2833_h_u_cla32_and2832_y0
1 1
.names h_u_cla32_and2831_y0 h_u_cla32_and2833_h_u_cla32_and2831_y0
1 1
.subckt and_gate _a=h_u_cla32_and2833_h_u_cla32_and2832_y0 _b=h_u_cla32_and2833_h_u_cla32_and2831_y0 _y0=h_u_cla32_and2833_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and2834_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and2834_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and2834_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and2834_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and2834_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and2835_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and2835_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and2835_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and2835_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and2835_y0
.names h_u_cla32_and2835_y0 h_u_cla32_and2836_h_u_cla32_and2835_y0
1 1
.names h_u_cla32_and2834_y0 h_u_cla32_and2836_h_u_cla32_and2834_y0
1 1
.subckt and_gate _a=h_u_cla32_and2836_h_u_cla32_and2835_y0 _b=h_u_cla32_and2836_h_u_cla32_and2834_y0 _y0=h_u_cla32_and2836_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and2837_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and2837_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and2837_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and2837_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and2837_y0
.names h_u_cla32_and2837_y0 h_u_cla32_and2838_h_u_cla32_and2837_y0
1 1
.names h_u_cla32_and2836_y0 h_u_cla32_and2838_h_u_cla32_and2836_y0
1 1
.subckt and_gate _a=h_u_cla32_and2838_h_u_cla32_and2837_y0 _b=h_u_cla32_and2838_h_u_cla32_and2836_y0 _y0=h_u_cla32_and2838_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and2839_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and2839_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and2839_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and2839_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and2839_y0
.names h_u_cla32_and2839_y0 h_u_cla32_and2840_h_u_cla32_and2839_y0
1 1
.names h_u_cla32_and2838_y0 h_u_cla32_and2840_h_u_cla32_and2838_y0
1 1
.subckt and_gate _a=h_u_cla32_and2840_h_u_cla32_and2839_y0 _b=h_u_cla32_and2840_h_u_cla32_and2838_y0 _y0=h_u_cla32_and2840_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and2841_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and2841_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and2841_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and2841_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and2841_y0
.names h_u_cla32_and2841_y0 h_u_cla32_and2842_h_u_cla32_and2841_y0
1 1
.names h_u_cla32_and2840_y0 h_u_cla32_and2842_h_u_cla32_and2840_y0
1 1
.subckt and_gate _a=h_u_cla32_and2842_h_u_cla32_and2841_y0 _b=h_u_cla32_and2842_h_u_cla32_and2840_y0 _y0=h_u_cla32_and2842_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and2843_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and2843_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and2843_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and2843_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and2843_y0
.names h_u_cla32_and2843_y0 h_u_cla32_and2844_h_u_cla32_and2843_y0
1 1
.names h_u_cla32_and2842_y0 h_u_cla32_and2844_h_u_cla32_and2842_y0
1 1
.subckt and_gate _a=h_u_cla32_and2844_h_u_cla32_and2843_y0 _b=h_u_cla32_and2844_h_u_cla32_and2842_y0 _y0=h_u_cla32_and2844_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and2845_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and2845_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and2845_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and2845_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and2845_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and2846_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and2846_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and2846_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and2846_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and2846_y0
.names h_u_cla32_and2846_y0 h_u_cla32_and2847_h_u_cla32_and2846_y0
1 1
.names h_u_cla32_and2845_y0 h_u_cla32_and2847_h_u_cla32_and2845_y0
1 1
.subckt and_gate _a=h_u_cla32_and2847_h_u_cla32_and2846_y0 _b=h_u_cla32_and2847_h_u_cla32_and2845_y0 _y0=h_u_cla32_and2847_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and2848_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and2848_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and2848_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and2848_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and2848_y0
.names h_u_cla32_and2848_y0 h_u_cla32_and2849_h_u_cla32_and2848_y0
1 1
.names h_u_cla32_and2847_y0 h_u_cla32_and2849_h_u_cla32_and2847_y0
1 1
.subckt and_gate _a=h_u_cla32_and2849_h_u_cla32_and2848_y0 _b=h_u_cla32_and2849_h_u_cla32_and2847_y0 _y0=h_u_cla32_and2849_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and2850_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and2850_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and2850_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and2850_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and2850_y0
.names h_u_cla32_and2850_y0 h_u_cla32_and2851_h_u_cla32_and2850_y0
1 1
.names h_u_cla32_and2849_y0 h_u_cla32_and2851_h_u_cla32_and2849_y0
1 1
.subckt and_gate _a=h_u_cla32_and2851_h_u_cla32_and2850_y0 _b=h_u_cla32_and2851_h_u_cla32_and2849_y0 _y0=h_u_cla32_and2851_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and2852_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and2852_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and2852_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and2852_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and2852_y0
.names h_u_cla32_and2852_y0 h_u_cla32_and2853_h_u_cla32_and2852_y0
1 1
.names h_u_cla32_and2851_y0 h_u_cla32_and2853_h_u_cla32_and2851_y0
1 1
.subckt and_gate _a=h_u_cla32_and2853_h_u_cla32_and2852_y0 _b=h_u_cla32_and2853_h_u_cla32_and2851_y0 _y0=h_u_cla32_and2853_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and2854_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and2854_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and2854_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and2854_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and2854_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and2855_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and2855_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and2855_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and2855_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and2855_y0
.names h_u_cla32_and2855_y0 h_u_cla32_and2856_h_u_cla32_and2855_y0
1 1
.names h_u_cla32_and2854_y0 h_u_cla32_and2856_h_u_cla32_and2854_y0
1 1
.subckt and_gate _a=h_u_cla32_and2856_h_u_cla32_and2855_y0 _b=h_u_cla32_and2856_h_u_cla32_and2854_y0 _y0=h_u_cla32_and2856_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and2857_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and2857_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and2857_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and2857_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and2857_y0
.names h_u_cla32_and2857_y0 h_u_cla32_and2858_h_u_cla32_and2857_y0
1 1
.names h_u_cla32_and2856_y0 h_u_cla32_and2858_h_u_cla32_and2856_y0
1 1
.subckt and_gate _a=h_u_cla32_and2858_h_u_cla32_and2857_y0 _b=h_u_cla32_and2858_h_u_cla32_and2856_y0 _y0=h_u_cla32_and2858_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and2859_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and2859_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and2859_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and2859_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and2859_y0
.names h_u_cla32_and2859_y0 h_u_cla32_and2860_h_u_cla32_and2859_y0
1 1
.names h_u_cla32_and2858_y0 h_u_cla32_and2860_h_u_cla32_and2858_y0
1 1
.subckt and_gate _a=h_u_cla32_and2860_h_u_cla32_and2859_y0 _b=h_u_cla32_and2860_h_u_cla32_and2858_y0 _y0=h_u_cla32_and2860_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and2861_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and2861_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and2861_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and2861_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and2861_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and2862_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and2862_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and2862_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and2862_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and2862_y0
.names h_u_cla32_and2862_y0 h_u_cla32_and2863_h_u_cla32_and2862_y0
1 1
.names h_u_cla32_and2861_y0 h_u_cla32_and2863_h_u_cla32_and2861_y0
1 1
.subckt and_gate _a=h_u_cla32_and2863_h_u_cla32_and2862_y0 _b=h_u_cla32_and2863_h_u_cla32_and2861_y0 _y0=h_u_cla32_and2863_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and2864_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and2864_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and2864_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and2864_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and2864_y0
.names h_u_cla32_and2864_y0 h_u_cla32_and2865_h_u_cla32_and2864_y0
1 1
.names h_u_cla32_and2863_y0 h_u_cla32_and2865_h_u_cla32_and2863_y0
1 1
.subckt and_gate _a=h_u_cla32_and2865_h_u_cla32_and2864_y0 _b=h_u_cla32_and2865_h_u_cla32_and2863_y0 _y0=h_u_cla32_and2865_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and2866_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and2866_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and2866_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and2866_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and2866_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and2867_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and2867_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and2867_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and2867_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and2867_y0
.names h_u_cla32_and2867_y0 h_u_cla32_and2868_h_u_cla32_and2867_y0
1 1
.names h_u_cla32_and2866_y0 h_u_cla32_and2868_h_u_cla32_and2866_y0
1 1
.subckt and_gate _a=h_u_cla32_and2868_h_u_cla32_and2867_y0 _b=h_u_cla32_and2868_h_u_cla32_and2866_y0 _y0=h_u_cla32_and2868_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and2869_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and2869_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and2869_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and2869_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and2869_y0
.names h_u_cla32_and2869_y0 h_u_cla32_or190_h_u_cla32_and2869_y0
1 1
.names h_u_cla32_and2508_y0 h_u_cla32_or190_h_u_cla32_and2508_y0
1 1
.subckt or_gate _a=h_u_cla32_or190_h_u_cla32_and2869_y0 _b=h_u_cla32_or190_h_u_cla32_and2508_y0 _y0=h_u_cla32_or190_y0
.names h_u_cla32_or190_y0 h_u_cla32_or191_h_u_cla32_or190_y0
1 1
.names h_u_cla32_and2545_y0 h_u_cla32_or191_h_u_cla32_and2545_y0
1 1
.subckt or_gate _a=h_u_cla32_or191_h_u_cla32_or190_y0 _b=h_u_cla32_or191_h_u_cla32_and2545_y0 _y0=h_u_cla32_or191_y0
.names h_u_cla32_or191_y0 h_u_cla32_or192_h_u_cla32_or191_y0
1 1
.names h_u_cla32_and2580_y0 h_u_cla32_or192_h_u_cla32_and2580_y0
1 1
.subckt or_gate _a=h_u_cla32_or192_h_u_cla32_or191_y0 _b=h_u_cla32_or192_h_u_cla32_and2580_y0 _y0=h_u_cla32_or192_y0
.names h_u_cla32_or192_y0 h_u_cla32_or193_h_u_cla32_or192_y0
1 1
.names h_u_cla32_and2613_y0 h_u_cla32_or193_h_u_cla32_and2613_y0
1 1
.subckt or_gate _a=h_u_cla32_or193_h_u_cla32_or192_y0 _b=h_u_cla32_or193_h_u_cla32_and2613_y0 _y0=h_u_cla32_or193_y0
.names h_u_cla32_or193_y0 h_u_cla32_or194_h_u_cla32_or193_y0
1 1
.names h_u_cla32_and2644_y0 h_u_cla32_or194_h_u_cla32_and2644_y0
1 1
.subckt or_gate _a=h_u_cla32_or194_h_u_cla32_or193_y0 _b=h_u_cla32_or194_h_u_cla32_and2644_y0 _y0=h_u_cla32_or194_y0
.names h_u_cla32_or194_y0 h_u_cla32_or195_h_u_cla32_or194_y0
1 1
.names h_u_cla32_and2673_y0 h_u_cla32_or195_h_u_cla32_and2673_y0
1 1
.subckt or_gate _a=h_u_cla32_or195_h_u_cla32_or194_y0 _b=h_u_cla32_or195_h_u_cla32_and2673_y0 _y0=h_u_cla32_or195_y0
.names h_u_cla32_or195_y0 h_u_cla32_or196_h_u_cla32_or195_y0
1 1
.names h_u_cla32_and2700_y0 h_u_cla32_or196_h_u_cla32_and2700_y0
1 1
.subckt or_gate _a=h_u_cla32_or196_h_u_cla32_or195_y0 _b=h_u_cla32_or196_h_u_cla32_and2700_y0 _y0=h_u_cla32_or196_y0
.names h_u_cla32_or196_y0 h_u_cla32_or197_h_u_cla32_or196_y0
1 1
.names h_u_cla32_and2725_y0 h_u_cla32_or197_h_u_cla32_and2725_y0
1 1
.subckt or_gate _a=h_u_cla32_or197_h_u_cla32_or196_y0 _b=h_u_cla32_or197_h_u_cla32_and2725_y0 _y0=h_u_cla32_or197_y0
.names h_u_cla32_or197_y0 h_u_cla32_or198_h_u_cla32_or197_y0
1 1
.names h_u_cla32_and2748_y0 h_u_cla32_or198_h_u_cla32_and2748_y0
1 1
.subckt or_gate _a=h_u_cla32_or198_h_u_cla32_or197_y0 _b=h_u_cla32_or198_h_u_cla32_and2748_y0 _y0=h_u_cla32_or198_y0
.names h_u_cla32_or198_y0 h_u_cla32_or199_h_u_cla32_or198_y0
1 1
.names h_u_cla32_and2769_y0 h_u_cla32_or199_h_u_cla32_and2769_y0
1 1
.subckt or_gate _a=h_u_cla32_or199_h_u_cla32_or198_y0 _b=h_u_cla32_or199_h_u_cla32_and2769_y0 _y0=h_u_cla32_or199_y0
.names h_u_cla32_or199_y0 h_u_cla32_or200_h_u_cla32_or199_y0
1 1
.names h_u_cla32_and2788_y0 h_u_cla32_or200_h_u_cla32_and2788_y0
1 1
.subckt or_gate _a=h_u_cla32_or200_h_u_cla32_or199_y0 _b=h_u_cla32_or200_h_u_cla32_and2788_y0 _y0=h_u_cla32_or200_y0
.names h_u_cla32_or200_y0 h_u_cla32_or201_h_u_cla32_or200_y0
1 1
.names h_u_cla32_and2805_y0 h_u_cla32_or201_h_u_cla32_and2805_y0
1 1
.subckt or_gate _a=h_u_cla32_or201_h_u_cla32_or200_y0 _b=h_u_cla32_or201_h_u_cla32_and2805_y0 _y0=h_u_cla32_or201_y0
.names h_u_cla32_or201_y0 h_u_cla32_or202_h_u_cla32_or201_y0
1 1
.names h_u_cla32_and2820_y0 h_u_cla32_or202_h_u_cla32_and2820_y0
1 1
.subckt or_gate _a=h_u_cla32_or202_h_u_cla32_or201_y0 _b=h_u_cla32_or202_h_u_cla32_and2820_y0 _y0=h_u_cla32_or202_y0
.names h_u_cla32_or202_y0 h_u_cla32_or203_h_u_cla32_or202_y0
1 1
.names h_u_cla32_and2833_y0 h_u_cla32_or203_h_u_cla32_and2833_y0
1 1
.subckt or_gate _a=h_u_cla32_or203_h_u_cla32_or202_y0 _b=h_u_cla32_or203_h_u_cla32_and2833_y0 _y0=h_u_cla32_or203_y0
.names h_u_cla32_or203_y0 h_u_cla32_or204_h_u_cla32_or203_y0
1 1
.names h_u_cla32_and2844_y0 h_u_cla32_or204_h_u_cla32_and2844_y0
1 1
.subckt or_gate _a=h_u_cla32_or204_h_u_cla32_or203_y0 _b=h_u_cla32_or204_h_u_cla32_and2844_y0 _y0=h_u_cla32_or204_y0
.names h_u_cla32_or204_y0 h_u_cla32_or205_h_u_cla32_or204_y0
1 1
.names h_u_cla32_and2853_y0 h_u_cla32_or205_h_u_cla32_and2853_y0
1 1
.subckt or_gate _a=h_u_cla32_or205_h_u_cla32_or204_y0 _b=h_u_cla32_or205_h_u_cla32_and2853_y0 _y0=h_u_cla32_or205_y0
.names h_u_cla32_or205_y0 h_u_cla32_or206_h_u_cla32_or205_y0
1 1
.names h_u_cla32_and2860_y0 h_u_cla32_or206_h_u_cla32_and2860_y0
1 1
.subckt or_gate _a=h_u_cla32_or206_h_u_cla32_or205_y0 _b=h_u_cla32_or206_h_u_cla32_and2860_y0 _y0=h_u_cla32_or206_y0
.names h_u_cla32_or206_y0 h_u_cla32_or207_h_u_cla32_or206_y0
1 1
.names h_u_cla32_and2865_y0 h_u_cla32_or207_h_u_cla32_and2865_y0
1 1
.subckt or_gate _a=h_u_cla32_or207_h_u_cla32_or206_y0 _b=h_u_cla32_or207_h_u_cla32_and2865_y0 _y0=h_u_cla32_or207_y0
.names h_u_cla32_or207_y0 h_u_cla32_or208_h_u_cla32_or207_y0
1 1
.names h_u_cla32_and2868_y0 h_u_cla32_or208_h_u_cla32_and2868_y0
1 1
.subckt or_gate _a=h_u_cla32_or208_h_u_cla32_or207_y0 _b=h_u_cla32_or208_h_u_cla32_and2868_y0 _y0=h_u_cla32_or208_y0
.names h_u_cla32_pg_logic19_y1 h_u_cla32_or209_h_u_cla32_pg_logic19_y1
1 1
.names h_u_cla32_or208_y0 h_u_cla32_or209_h_u_cla32_or208_y0
1 1
.subckt or_gate _a=h_u_cla32_or209_h_u_cla32_pg_logic19_y1 _b=h_u_cla32_or209_h_u_cla32_or208_y0 _y0=h_u_cla32_or209_y0
.names a_20 h_u_cla32_pg_logic20_a_20
1 1
.names b_20 h_u_cla32_pg_logic20_b_20
1 1
.subckt pg_logic a=h_u_cla32_pg_logic20_a_20 b=h_u_cla32_pg_logic20_b_20 pg_logic_y0=h_u_cla32_pg_logic20_y0 pg_logic_y1=h_u_cla32_pg_logic20_y1 pg_logic_y2=h_u_cla32_pg_logic20_y2
.names h_u_cla32_pg_logic20_y2 h_u_cla32_xor20_h_u_cla32_pg_logic20_y2
1 1
.names h_u_cla32_or209_y0 h_u_cla32_xor20_h_u_cla32_or209_y0
1 1
.subckt xor_gate _a=h_u_cla32_xor20_h_u_cla32_pg_logic20_y2 _b=h_u_cla32_xor20_h_u_cla32_or209_y0 _y0=h_u_cla32_xor20_y0
.names h_u_cla32_pg_logic0_y0 h_u_cla32_and2870_h_u_cla32_pg_logic0_y0
1 1
.names constant_wire_0 h_u_cla32_and2870_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2870_h_u_cla32_pg_logic0_y0 _b=h_u_cla32_and2870_constant_wire_0 _y0=h_u_cla32_and2870_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and2871_h_u_cla32_pg_logic1_y0
1 1
.names constant_wire_0 h_u_cla32_and2871_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2871_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and2871_constant_wire_0 _y0=h_u_cla32_and2871_y0
.names h_u_cla32_and2871_y0 h_u_cla32_and2872_h_u_cla32_and2871_y0
1 1
.names h_u_cla32_and2870_y0 h_u_cla32_and2872_h_u_cla32_and2870_y0
1 1
.subckt and_gate _a=h_u_cla32_and2872_h_u_cla32_and2871_y0 _b=h_u_cla32_and2872_h_u_cla32_and2870_y0 _y0=h_u_cla32_and2872_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and2873_h_u_cla32_pg_logic2_y0
1 1
.names constant_wire_0 h_u_cla32_and2873_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2873_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and2873_constant_wire_0 _y0=h_u_cla32_and2873_y0
.names h_u_cla32_and2873_y0 h_u_cla32_and2874_h_u_cla32_and2873_y0
1 1
.names h_u_cla32_and2872_y0 h_u_cla32_and2874_h_u_cla32_and2872_y0
1 1
.subckt and_gate _a=h_u_cla32_and2874_h_u_cla32_and2873_y0 _b=h_u_cla32_and2874_h_u_cla32_and2872_y0 _y0=h_u_cla32_and2874_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and2875_h_u_cla32_pg_logic3_y0
1 1
.names constant_wire_0 h_u_cla32_and2875_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2875_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and2875_constant_wire_0 _y0=h_u_cla32_and2875_y0
.names h_u_cla32_and2875_y0 h_u_cla32_and2876_h_u_cla32_and2875_y0
1 1
.names h_u_cla32_and2874_y0 h_u_cla32_and2876_h_u_cla32_and2874_y0
1 1
.subckt and_gate _a=h_u_cla32_and2876_h_u_cla32_and2875_y0 _b=h_u_cla32_and2876_h_u_cla32_and2874_y0 _y0=h_u_cla32_and2876_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and2877_h_u_cla32_pg_logic4_y0
1 1
.names constant_wire_0 h_u_cla32_and2877_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2877_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and2877_constant_wire_0 _y0=h_u_cla32_and2877_y0
.names h_u_cla32_and2877_y0 h_u_cla32_and2878_h_u_cla32_and2877_y0
1 1
.names h_u_cla32_and2876_y0 h_u_cla32_and2878_h_u_cla32_and2876_y0
1 1
.subckt and_gate _a=h_u_cla32_and2878_h_u_cla32_and2877_y0 _b=h_u_cla32_and2878_h_u_cla32_and2876_y0 _y0=h_u_cla32_and2878_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and2879_h_u_cla32_pg_logic5_y0
1 1
.names constant_wire_0 h_u_cla32_and2879_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2879_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and2879_constant_wire_0 _y0=h_u_cla32_and2879_y0
.names h_u_cla32_and2879_y0 h_u_cla32_and2880_h_u_cla32_and2879_y0
1 1
.names h_u_cla32_and2878_y0 h_u_cla32_and2880_h_u_cla32_and2878_y0
1 1
.subckt and_gate _a=h_u_cla32_and2880_h_u_cla32_and2879_y0 _b=h_u_cla32_and2880_h_u_cla32_and2878_y0 _y0=h_u_cla32_and2880_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and2881_h_u_cla32_pg_logic6_y0
1 1
.names constant_wire_0 h_u_cla32_and2881_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2881_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and2881_constant_wire_0 _y0=h_u_cla32_and2881_y0
.names h_u_cla32_and2881_y0 h_u_cla32_and2882_h_u_cla32_and2881_y0
1 1
.names h_u_cla32_and2880_y0 h_u_cla32_and2882_h_u_cla32_and2880_y0
1 1
.subckt and_gate _a=h_u_cla32_and2882_h_u_cla32_and2881_y0 _b=h_u_cla32_and2882_h_u_cla32_and2880_y0 _y0=h_u_cla32_and2882_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and2883_h_u_cla32_pg_logic7_y0
1 1
.names constant_wire_0 h_u_cla32_and2883_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2883_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and2883_constant_wire_0 _y0=h_u_cla32_and2883_y0
.names h_u_cla32_and2883_y0 h_u_cla32_and2884_h_u_cla32_and2883_y0
1 1
.names h_u_cla32_and2882_y0 h_u_cla32_and2884_h_u_cla32_and2882_y0
1 1
.subckt and_gate _a=h_u_cla32_and2884_h_u_cla32_and2883_y0 _b=h_u_cla32_and2884_h_u_cla32_and2882_y0 _y0=h_u_cla32_and2884_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and2885_h_u_cla32_pg_logic8_y0
1 1
.names constant_wire_0 h_u_cla32_and2885_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2885_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and2885_constant_wire_0 _y0=h_u_cla32_and2885_y0
.names h_u_cla32_and2885_y0 h_u_cla32_and2886_h_u_cla32_and2885_y0
1 1
.names h_u_cla32_and2884_y0 h_u_cla32_and2886_h_u_cla32_and2884_y0
1 1
.subckt and_gate _a=h_u_cla32_and2886_h_u_cla32_and2885_y0 _b=h_u_cla32_and2886_h_u_cla32_and2884_y0 _y0=h_u_cla32_and2886_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and2887_h_u_cla32_pg_logic9_y0
1 1
.names constant_wire_0 h_u_cla32_and2887_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2887_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and2887_constant_wire_0 _y0=h_u_cla32_and2887_y0
.names h_u_cla32_and2887_y0 h_u_cla32_and2888_h_u_cla32_and2887_y0
1 1
.names h_u_cla32_and2886_y0 h_u_cla32_and2888_h_u_cla32_and2886_y0
1 1
.subckt and_gate _a=h_u_cla32_and2888_h_u_cla32_and2887_y0 _b=h_u_cla32_and2888_h_u_cla32_and2886_y0 _y0=h_u_cla32_and2888_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and2889_h_u_cla32_pg_logic10_y0
1 1
.names constant_wire_0 h_u_cla32_and2889_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2889_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and2889_constant_wire_0 _y0=h_u_cla32_and2889_y0
.names h_u_cla32_and2889_y0 h_u_cla32_and2890_h_u_cla32_and2889_y0
1 1
.names h_u_cla32_and2888_y0 h_u_cla32_and2890_h_u_cla32_and2888_y0
1 1
.subckt and_gate _a=h_u_cla32_and2890_h_u_cla32_and2889_y0 _b=h_u_cla32_and2890_h_u_cla32_and2888_y0 _y0=h_u_cla32_and2890_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and2891_h_u_cla32_pg_logic11_y0
1 1
.names constant_wire_0 h_u_cla32_and2891_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2891_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and2891_constant_wire_0 _y0=h_u_cla32_and2891_y0
.names h_u_cla32_and2891_y0 h_u_cla32_and2892_h_u_cla32_and2891_y0
1 1
.names h_u_cla32_and2890_y0 h_u_cla32_and2892_h_u_cla32_and2890_y0
1 1
.subckt and_gate _a=h_u_cla32_and2892_h_u_cla32_and2891_y0 _b=h_u_cla32_and2892_h_u_cla32_and2890_y0 _y0=h_u_cla32_and2892_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and2893_h_u_cla32_pg_logic12_y0
1 1
.names constant_wire_0 h_u_cla32_and2893_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2893_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and2893_constant_wire_0 _y0=h_u_cla32_and2893_y0
.names h_u_cla32_and2893_y0 h_u_cla32_and2894_h_u_cla32_and2893_y0
1 1
.names h_u_cla32_and2892_y0 h_u_cla32_and2894_h_u_cla32_and2892_y0
1 1
.subckt and_gate _a=h_u_cla32_and2894_h_u_cla32_and2893_y0 _b=h_u_cla32_and2894_h_u_cla32_and2892_y0 _y0=h_u_cla32_and2894_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and2895_h_u_cla32_pg_logic13_y0
1 1
.names constant_wire_0 h_u_cla32_and2895_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2895_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and2895_constant_wire_0 _y0=h_u_cla32_and2895_y0
.names h_u_cla32_and2895_y0 h_u_cla32_and2896_h_u_cla32_and2895_y0
1 1
.names h_u_cla32_and2894_y0 h_u_cla32_and2896_h_u_cla32_and2894_y0
1 1
.subckt and_gate _a=h_u_cla32_and2896_h_u_cla32_and2895_y0 _b=h_u_cla32_and2896_h_u_cla32_and2894_y0 _y0=h_u_cla32_and2896_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and2897_h_u_cla32_pg_logic14_y0
1 1
.names constant_wire_0 h_u_cla32_and2897_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2897_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and2897_constant_wire_0 _y0=h_u_cla32_and2897_y0
.names h_u_cla32_and2897_y0 h_u_cla32_and2898_h_u_cla32_and2897_y0
1 1
.names h_u_cla32_and2896_y0 h_u_cla32_and2898_h_u_cla32_and2896_y0
1 1
.subckt and_gate _a=h_u_cla32_and2898_h_u_cla32_and2897_y0 _b=h_u_cla32_and2898_h_u_cla32_and2896_y0 _y0=h_u_cla32_and2898_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and2899_h_u_cla32_pg_logic15_y0
1 1
.names constant_wire_0 h_u_cla32_and2899_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2899_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and2899_constant_wire_0 _y0=h_u_cla32_and2899_y0
.names h_u_cla32_and2899_y0 h_u_cla32_and2900_h_u_cla32_and2899_y0
1 1
.names h_u_cla32_and2898_y0 h_u_cla32_and2900_h_u_cla32_and2898_y0
1 1
.subckt and_gate _a=h_u_cla32_and2900_h_u_cla32_and2899_y0 _b=h_u_cla32_and2900_h_u_cla32_and2898_y0 _y0=h_u_cla32_and2900_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and2901_h_u_cla32_pg_logic16_y0
1 1
.names constant_wire_0 h_u_cla32_and2901_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2901_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and2901_constant_wire_0 _y0=h_u_cla32_and2901_y0
.names h_u_cla32_and2901_y0 h_u_cla32_and2902_h_u_cla32_and2901_y0
1 1
.names h_u_cla32_and2900_y0 h_u_cla32_and2902_h_u_cla32_and2900_y0
1 1
.subckt and_gate _a=h_u_cla32_and2902_h_u_cla32_and2901_y0 _b=h_u_cla32_and2902_h_u_cla32_and2900_y0 _y0=h_u_cla32_and2902_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and2903_h_u_cla32_pg_logic17_y0
1 1
.names constant_wire_0 h_u_cla32_and2903_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2903_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and2903_constant_wire_0 _y0=h_u_cla32_and2903_y0
.names h_u_cla32_and2903_y0 h_u_cla32_and2904_h_u_cla32_and2903_y0
1 1
.names h_u_cla32_and2902_y0 h_u_cla32_and2904_h_u_cla32_and2902_y0
1 1
.subckt and_gate _a=h_u_cla32_and2904_h_u_cla32_and2903_y0 _b=h_u_cla32_and2904_h_u_cla32_and2902_y0 _y0=h_u_cla32_and2904_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and2905_h_u_cla32_pg_logic18_y0
1 1
.names constant_wire_0 h_u_cla32_and2905_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2905_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and2905_constant_wire_0 _y0=h_u_cla32_and2905_y0
.names h_u_cla32_and2905_y0 h_u_cla32_and2906_h_u_cla32_and2905_y0
1 1
.names h_u_cla32_and2904_y0 h_u_cla32_and2906_h_u_cla32_and2904_y0
1 1
.subckt and_gate _a=h_u_cla32_and2906_h_u_cla32_and2905_y0 _b=h_u_cla32_and2906_h_u_cla32_and2904_y0 _y0=h_u_cla32_and2906_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and2907_h_u_cla32_pg_logic19_y0
1 1
.names constant_wire_0 h_u_cla32_and2907_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2907_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and2907_constant_wire_0 _y0=h_u_cla32_and2907_y0
.names h_u_cla32_and2907_y0 h_u_cla32_and2908_h_u_cla32_and2907_y0
1 1
.names h_u_cla32_and2906_y0 h_u_cla32_and2908_h_u_cla32_and2906_y0
1 1
.subckt and_gate _a=h_u_cla32_and2908_h_u_cla32_and2907_y0 _b=h_u_cla32_and2908_h_u_cla32_and2906_y0 _y0=h_u_cla32_and2908_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and2909_h_u_cla32_pg_logic20_y0
1 1
.names constant_wire_0 h_u_cla32_and2909_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and2909_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and2909_constant_wire_0 _y0=h_u_cla32_and2909_y0
.names h_u_cla32_and2909_y0 h_u_cla32_and2910_h_u_cla32_and2909_y0
1 1
.names h_u_cla32_and2908_y0 h_u_cla32_and2910_h_u_cla32_and2908_y0
1 1
.subckt and_gate _a=h_u_cla32_and2910_h_u_cla32_and2909_y0 _b=h_u_cla32_and2910_h_u_cla32_and2908_y0 _y0=h_u_cla32_and2910_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and2911_h_u_cla32_pg_logic1_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2911_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2911_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and2911_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2911_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and2912_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2912_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2912_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and2912_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2912_y0
.names h_u_cla32_and2912_y0 h_u_cla32_and2913_h_u_cla32_and2912_y0
1 1
.names h_u_cla32_and2911_y0 h_u_cla32_and2913_h_u_cla32_and2911_y0
1 1
.subckt and_gate _a=h_u_cla32_and2913_h_u_cla32_and2912_y0 _b=h_u_cla32_and2913_h_u_cla32_and2911_y0 _y0=h_u_cla32_and2913_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and2914_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2914_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2914_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and2914_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2914_y0
.names h_u_cla32_and2914_y0 h_u_cla32_and2915_h_u_cla32_and2914_y0
1 1
.names h_u_cla32_and2913_y0 h_u_cla32_and2915_h_u_cla32_and2913_y0
1 1
.subckt and_gate _a=h_u_cla32_and2915_h_u_cla32_and2914_y0 _b=h_u_cla32_and2915_h_u_cla32_and2913_y0 _y0=h_u_cla32_and2915_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and2916_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2916_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2916_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and2916_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2916_y0
.names h_u_cla32_and2916_y0 h_u_cla32_and2917_h_u_cla32_and2916_y0
1 1
.names h_u_cla32_and2915_y0 h_u_cla32_and2917_h_u_cla32_and2915_y0
1 1
.subckt and_gate _a=h_u_cla32_and2917_h_u_cla32_and2916_y0 _b=h_u_cla32_and2917_h_u_cla32_and2915_y0 _y0=h_u_cla32_and2917_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and2918_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2918_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2918_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and2918_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2918_y0
.names h_u_cla32_and2918_y0 h_u_cla32_and2919_h_u_cla32_and2918_y0
1 1
.names h_u_cla32_and2917_y0 h_u_cla32_and2919_h_u_cla32_and2917_y0
1 1
.subckt and_gate _a=h_u_cla32_and2919_h_u_cla32_and2918_y0 _b=h_u_cla32_and2919_h_u_cla32_and2917_y0 _y0=h_u_cla32_and2919_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and2920_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2920_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2920_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and2920_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2920_y0
.names h_u_cla32_and2920_y0 h_u_cla32_and2921_h_u_cla32_and2920_y0
1 1
.names h_u_cla32_and2919_y0 h_u_cla32_and2921_h_u_cla32_and2919_y0
1 1
.subckt and_gate _a=h_u_cla32_and2921_h_u_cla32_and2920_y0 _b=h_u_cla32_and2921_h_u_cla32_and2919_y0 _y0=h_u_cla32_and2921_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and2922_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2922_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2922_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and2922_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2922_y0
.names h_u_cla32_and2922_y0 h_u_cla32_and2923_h_u_cla32_and2922_y0
1 1
.names h_u_cla32_and2921_y0 h_u_cla32_and2923_h_u_cla32_and2921_y0
1 1
.subckt and_gate _a=h_u_cla32_and2923_h_u_cla32_and2922_y0 _b=h_u_cla32_and2923_h_u_cla32_and2921_y0 _y0=h_u_cla32_and2923_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and2924_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2924_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2924_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and2924_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2924_y0
.names h_u_cla32_and2924_y0 h_u_cla32_and2925_h_u_cla32_and2924_y0
1 1
.names h_u_cla32_and2923_y0 h_u_cla32_and2925_h_u_cla32_and2923_y0
1 1
.subckt and_gate _a=h_u_cla32_and2925_h_u_cla32_and2924_y0 _b=h_u_cla32_and2925_h_u_cla32_and2923_y0 _y0=h_u_cla32_and2925_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and2926_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2926_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2926_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and2926_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2926_y0
.names h_u_cla32_and2926_y0 h_u_cla32_and2927_h_u_cla32_and2926_y0
1 1
.names h_u_cla32_and2925_y0 h_u_cla32_and2927_h_u_cla32_and2925_y0
1 1
.subckt and_gate _a=h_u_cla32_and2927_h_u_cla32_and2926_y0 _b=h_u_cla32_and2927_h_u_cla32_and2925_y0 _y0=h_u_cla32_and2927_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and2928_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2928_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2928_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and2928_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2928_y0
.names h_u_cla32_and2928_y0 h_u_cla32_and2929_h_u_cla32_and2928_y0
1 1
.names h_u_cla32_and2927_y0 h_u_cla32_and2929_h_u_cla32_and2927_y0
1 1
.subckt and_gate _a=h_u_cla32_and2929_h_u_cla32_and2928_y0 _b=h_u_cla32_and2929_h_u_cla32_and2927_y0 _y0=h_u_cla32_and2929_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and2930_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2930_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2930_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and2930_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2930_y0
.names h_u_cla32_and2930_y0 h_u_cla32_and2931_h_u_cla32_and2930_y0
1 1
.names h_u_cla32_and2929_y0 h_u_cla32_and2931_h_u_cla32_and2929_y0
1 1
.subckt and_gate _a=h_u_cla32_and2931_h_u_cla32_and2930_y0 _b=h_u_cla32_and2931_h_u_cla32_and2929_y0 _y0=h_u_cla32_and2931_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and2932_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2932_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2932_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and2932_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2932_y0
.names h_u_cla32_and2932_y0 h_u_cla32_and2933_h_u_cla32_and2932_y0
1 1
.names h_u_cla32_and2931_y0 h_u_cla32_and2933_h_u_cla32_and2931_y0
1 1
.subckt and_gate _a=h_u_cla32_and2933_h_u_cla32_and2932_y0 _b=h_u_cla32_and2933_h_u_cla32_and2931_y0 _y0=h_u_cla32_and2933_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and2934_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2934_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2934_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and2934_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2934_y0
.names h_u_cla32_and2934_y0 h_u_cla32_and2935_h_u_cla32_and2934_y0
1 1
.names h_u_cla32_and2933_y0 h_u_cla32_and2935_h_u_cla32_and2933_y0
1 1
.subckt and_gate _a=h_u_cla32_and2935_h_u_cla32_and2934_y0 _b=h_u_cla32_and2935_h_u_cla32_and2933_y0 _y0=h_u_cla32_and2935_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and2936_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2936_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2936_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and2936_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2936_y0
.names h_u_cla32_and2936_y0 h_u_cla32_and2937_h_u_cla32_and2936_y0
1 1
.names h_u_cla32_and2935_y0 h_u_cla32_and2937_h_u_cla32_and2935_y0
1 1
.subckt and_gate _a=h_u_cla32_and2937_h_u_cla32_and2936_y0 _b=h_u_cla32_and2937_h_u_cla32_and2935_y0 _y0=h_u_cla32_and2937_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and2938_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2938_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2938_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and2938_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2938_y0
.names h_u_cla32_and2938_y0 h_u_cla32_and2939_h_u_cla32_and2938_y0
1 1
.names h_u_cla32_and2937_y0 h_u_cla32_and2939_h_u_cla32_and2937_y0
1 1
.subckt and_gate _a=h_u_cla32_and2939_h_u_cla32_and2938_y0 _b=h_u_cla32_and2939_h_u_cla32_and2937_y0 _y0=h_u_cla32_and2939_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and2940_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2940_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2940_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and2940_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2940_y0
.names h_u_cla32_and2940_y0 h_u_cla32_and2941_h_u_cla32_and2940_y0
1 1
.names h_u_cla32_and2939_y0 h_u_cla32_and2941_h_u_cla32_and2939_y0
1 1
.subckt and_gate _a=h_u_cla32_and2941_h_u_cla32_and2940_y0 _b=h_u_cla32_and2941_h_u_cla32_and2939_y0 _y0=h_u_cla32_and2941_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and2942_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2942_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2942_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and2942_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2942_y0
.names h_u_cla32_and2942_y0 h_u_cla32_and2943_h_u_cla32_and2942_y0
1 1
.names h_u_cla32_and2941_y0 h_u_cla32_and2943_h_u_cla32_and2941_y0
1 1
.subckt and_gate _a=h_u_cla32_and2943_h_u_cla32_and2942_y0 _b=h_u_cla32_and2943_h_u_cla32_and2941_y0 _y0=h_u_cla32_and2943_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and2944_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2944_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2944_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and2944_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2944_y0
.names h_u_cla32_and2944_y0 h_u_cla32_and2945_h_u_cla32_and2944_y0
1 1
.names h_u_cla32_and2943_y0 h_u_cla32_and2945_h_u_cla32_and2943_y0
1 1
.subckt and_gate _a=h_u_cla32_and2945_h_u_cla32_and2944_y0 _b=h_u_cla32_and2945_h_u_cla32_and2943_y0 _y0=h_u_cla32_and2945_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and2946_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2946_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2946_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and2946_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2946_y0
.names h_u_cla32_and2946_y0 h_u_cla32_and2947_h_u_cla32_and2946_y0
1 1
.names h_u_cla32_and2945_y0 h_u_cla32_and2947_h_u_cla32_and2945_y0
1 1
.subckt and_gate _a=h_u_cla32_and2947_h_u_cla32_and2946_y0 _b=h_u_cla32_and2947_h_u_cla32_and2945_y0 _y0=h_u_cla32_and2947_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and2948_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and2948_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and2948_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and2948_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and2948_y0
.names h_u_cla32_and2948_y0 h_u_cla32_and2949_h_u_cla32_and2948_y0
1 1
.names h_u_cla32_and2947_y0 h_u_cla32_and2949_h_u_cla32_and2947_y0
1 1
.subckt and_gate _a=h_u_cla32_and2949_h_u_cla32_and2948_y0 _b=h_u_cla32_and2949_h_u_cla32_and2947_y0 _y0=h_u_cla32_and2949_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and2950_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2950_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2950_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and2950_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2950_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and2951_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2951_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2951_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and2951_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2951_y0
.names h_u_cla32_and2951_y0 h_u_cla32_and2952_h_u_cla32_and2951_y0
1 1
.names h_u_cla32_and2950_y0 h_u_cla32_and2952_h_u_cla32_and2950_y0
1 1
.subckt and_gate _a=h_u_cla32_and2952_h_u_cla32_and2951_y0 _b=h_u_cla32_and2952_h_u_cla32_and2950_y0 _y0=h_u_cla32_and2952_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and2953_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2953_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2953_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and2953_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2953_y0
.names h_u_cla32_and2953_y0 h_u_cla32_and2954_h_u_cla32_and2953_y0
1 1
.names h_u_cla32_and2952_y0 h_u_cla32_and2954_h_u_cla32_and2952_y0
1 1
.subckt and_gate _a=h_u_cla32_and2954_h_u_cla32_and2953_y0 _b=h_u_cla32_and2954_h_u_cla32_and2952_y0 _y0=h_u_cla32_and2954_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and2955_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2955_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2955_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and2955_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2955_y0
.names h_u_cla32_and2955_y0 h_u_cla32_and2956_h_u_cla32_and2955_y0
1 1
.names h_u_cla32_and2954_y0 h_u_cla32_and2956_h_u_cla32_and2954_y0
1 1
.subckt and_gate _a=h_u_cla32_and2956_h_u_cla32_and2955_y0 _b=h_u_cla32_and2956_h_u_cla32_and2954_y0 _y0=h_u_cla32_and2956_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and2957_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2957_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2957_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and2957_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2957_y0
.names h_u_cla32_and2957_y0 h_u_cla32_and2958_h_u_cla32_and2957_y0
1 1
.names h_u_cla32_and2956_y0 h_u_cla32_and2958_h_u_cla32_and2956_y0
1 1
.subckt and_gate _a=h_u_cla32_and2958_h_u_cla32_and2957_y0 _b=h_u_cla32_and2958_h_u_cla32_and2956_y0 _y0=h_u_cla32_and2958_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and2959_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2959_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2959_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and2959_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2959_y0
.names h_u_cla32_and2959_y0 h_u_cla32_and2960_h_u_cla32_and2959_y0
1 1
.names h_u_cla32_and2958_y0 h_u_cla32_and2960_h_u_cla32_and2958_y0
1 1
.subckt and_gate _a=h_u_cla32_and2960_h_u_cla32_and2959_y0 _b=h_u_cla32_and2960_h_u_cla32_and2958_y0 _y0=h_u_cla32_and2960_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and2961_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2961_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2961_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and2961_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2961_y0
.names h_u_cla32_and2961_y0 h_u_cla32_and2962_h_u_cla32_and2961_y0
1 1
.names h_u_cla32_and2960_y0 h_u_cla32_and2962_h_u_cla32_and2960_y0
1 1
.subckt and_gate _a=h_u_cla32_and2962_h_u_cla32_and2961_y0 _b=h_u_cla32_and2962_h_u_cla32_and2960_y0 _y0=h_u_cla32_and2962_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and2963_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2963_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2963_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and2963_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2963_y0
.names h_u_cla32_and2963_y0 h_u_cla32_and2964_h_u_cla32_and2963_y0
1 1
.names h_u_cla32_and2962_y0 h_u_cla32_and2964_h_u_cla32_and2962_y0
1 1
.subckt and_gate _a=h_u_cla32_and2964_h_u_cla32_and2963_y0 _b=h_u_cla32_and2964_h_u_cla32_and2962_y0 _y0=h_u_cla32_and2964_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and2965_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2965_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2965_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and2965_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2965_y0
.names h_u_cla32_and2965_y0 h_u_cla32_and2966_h_u_cla32_and2965_y0
1 1
.names h_u_cla32_and2964_y0 h_u_cla32_and2966_h_u_cla32_and2964_y0
1 1
.subckt and_gate _a=h_u_cla32_and2966_h_u_cla32_and2965_y0 _b=h_u_cla32_and2966_h_u_cla32_and2964_y0 _y0=h_u_cla32_and2966_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and2967_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2967_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2967_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and2967_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2967_y0
.names h_u_cla32_and2967_y0 h_u_cla32_and2968_h_u_cla32_and2967_y0
1 1
.names h_u_cla32_and2966_y0 h_u_cla32_and2968_h_u_cla32_and2966_y0
1 1
.subckt and_gate _a=h_u_cla32_and2968_h_u_cla32_and2967_y0 _b=h_u_cla32_and2968_h_u_cla32_and2966_y0 _y0=h_u_cla32_and2968_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and2969_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2969_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2969_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and2969_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2969_y0
.names h_u_cla32_and2969_y0 h_u_cla32_and2970_h_u_cla32_and2969_y0
1 1
.names h_u_cla32_and2968_y0 h_u_cla32_and2970_h_u_cla32_and2968_y0
1 1
.subckt and_gate _a=h_u_cla32_and2970_h_u_cla32_and2969_y0 _b=h_u_cla32_and2970_h_u_cla32_and2968_y0 _y0=h_u_cla32_and2970_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and2971_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2971_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2971_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and2971_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2971_y0
.names h_u_cla32_and2971_y0 h_u_cla32_and2972_h_u_cla32_and2971_y0
1 1
.names h_u_cla32_and2970_y0 h_u_cla32_and2972_h_u_cla32_and2970_y0
1 1
.subckt and_gate _a=h_u_cla32_and2972_h_u_cla32_and2971_y0 _b=h_u_cla32_and2972_h_u_cla32_and2970_y0 _y0=h_u_cla32_and2972_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and2973_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2973_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2973_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and2973_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2973_y0
.names h_u_cla32_and2973_y0 h_u_cla32_and2974_h_u_cla32_and2973_y0
1 1
.names h_u_cla32_and2972_y0 h_u_cla32_and2974_h_u_cla32_and2972_y0
1 1
.subckt and_gate _a=h_u_cla32_and2974_h_u_cla32_and2973_y0 _b=h_u_cla32_and2974_h_u_cla32_and2972_y0 _y0=h_u_cla32_and2974_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and2975_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2975_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2975_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and2975_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2975_y0
.names h_u_cla32_and2975_y0 h_u_cla32_and2976_h_u_cla32_and2975_y0
1 1
.names h_u_cla32_and2974_y0 h_u_cla32_and2976_h_u_cla32_and2974_y0
1 1
.subckt and_gate _a=h_u_cla32_and2976_h_u_cla32_and2975_y0 _b=h_u_cla32_and2976_h_u_cla32_and2974_y0 _y0=h_u_cla32_and2976_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and2977_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2977_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2977_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and2977_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2977_y0
.names h_u_cla32_and2977_y0 h_u_cla32_and2978_h_u_cla32_and2977_y0
1 1
.names h_u_cla32_and2976_y0 h_u_cla32_and2978_h_u_cla32_and2976_y0
1 1
.subckt and_gate _a=h_u_cla32_and2978_h_u_cla32_and2977_y0 _b=h_u_cla32_and2978_h_u_cla32_and2976_y0 _y0=h_u_cla32_and2978_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and2979_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2979_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2979_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and2979_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2979_y0
.names h_u_cla32_and2979_y0 h_u_cla32_and2980_h_u_cla32_and2979_y0
1 1
.names h_u_cla32_and2978_y0 h_u_cla32_and2980_h_u_cla32_and2978_y0
1 1
.subckt and_gate _a=h_u_cla32_and2980_h_u_cla32_and2979_y0 _b=h_u_cla32_and2980_h_u_cla32_and2978_y0 _y0=h_u_cla32_and2980_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and2981_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2981_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2981_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and2981_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2981_y0
.names h_u_cla32_and2981_y0 h_u_cla32_and2982_h_u_cla32_and2981_y0
1 1
.names h_u_cla32_and2980_y0 h_u_cla32_and2982_h_u_cla32_and2980_y0
1 1
.subckt and_gate _a=h_u_cla32_and2982_h_u_cla32_and2981_y0 _b=h_u_cla32_and2982_h_u_cla32_and2980_y0 _y0=h_u_cla32_and2982_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and2983_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2983_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2983_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and2983_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2983_y0
.names h_u_cla32_and2983_y0 h_u_cla32_and2984_h_u_cla32_and2983_y0
1 1
.names h_u_cla32_and2982_y0 h_u_cla32_and2984_h_u_cla32_and2982_y0
1 1
.subckt and_gate _a=h_u_cla32_and2984_h_u_cla32_and2983_y0 _b=h_u_cla32_and2984_h_u_cla32_and2982_y0 _y0=h_u_cla32_and2984_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and2985_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and2985_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and2985_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and2985_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and2985_y0
.names h_u_cla32_and2985_y0 h_u_cla32_and2986_h_u_cla32_and2985_y0
1 1
.names h_u_cla32_and2984_y0 h_u_cla32_and2986_h_u_cla32_and2984_y0
1 1
.subckt and_gate _a=h_u_cla32_and2986_h_u_cla32_and2985_y0 _b=h_u_cla32_and2986_h_u_cla32_and2984_y0 _y0=h_u_cla32_and2986_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and2987_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and2987_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and2987_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and2987_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and2987_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and2988_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and2988_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and2988_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and2988_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and2988_y0
.names h_u_cla32_and2988_y0 h_u_cla32_and2989_h_u_cla32_and2988_y0
1 1
.names h_u_cla32_and2987_y0 h_u_cla32_and2989_h_u_cla32_and2987_y0
1 1
.subckt and_gate _a=h_u_cla32_and2989_h_u_cla32_and2988_y0 _b=h_u_cla32_and2989_h_u_cla32_and2987_y0 _y0=h_u_cla32_and2989_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and2990_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and2990_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and2990_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and2990_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and2990_y0
.names h_u_cla32_and2990_y0 h_u_cla32_and2991_h_u_cla32_and2990_y0
1 1
.names h_u_cla32_and2989_y0 h_u_cla32_and2991_h_u_cla32_and2989_y0
1 1
.subckt and_gate _a=h_u_cla32_and2991_h_u_cla32_and2990_y0 _b=h_u_cla32_and2991_h_u_cla32_and2989_y0 _y0=h_u_cla32_and2991_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and2992_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and2992_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and2992_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and2992_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and2992_y0
.names h_u_cla32_and2992_y0 h_u_cla32_and2993_h_u_cla32_and2992_y0
1 1
.names h_u_cla32_and2991_y0 h_u_cla32_and2993_h_u_cla32_and2991_y0
1 1
.subckt and_gate _a=h_u_cla32_and2993_h_u_cla32_and2992_y0 _b=h_u_cla32_and2993_h_u_cla32_and2991_y0 _y0=h_u_cla32_and2993_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and2994_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and2994_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and2994_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and2994_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and2994_y0
.names h_u_cla32_and2994_y0 h_u_cla32_and2995_h_u_cla32_and2994_y0
1 1
.names h_u_cla32_and2993_y0 h_u_cla32_and2995_h_u_cla32_and2993_y0
1 1
.subckt and_gate _a=h_u_cla32_and2995_h_u_cla32_and2994_y0 _b=h_u_cla32_and2995_h_u_cla32_and2993_y0 _y0=h_u_cla32_and2995_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and2996_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and2996_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and2996_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and2996_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and2996_y0
.names h_u_cla32_and2996_y0 h_u_cla32_and2997_h_u_cla32_and2996_y0
1 1
.names h_u_cla32_and2995_y0 h_u_cla32_and2997_h_u_cla32_and2995_y0
1 1
.subckt and_gate _a=h_u_cla32_and2997_h_u_cla32_and2996_y0 _b=h_u_cla32_and2997_h_u_cla32_and2995_y0 _y0=h_u_cla32_and2997_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and2998_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and2998_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and2998_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and2998_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and2998_y0
.names h_u_cla32_and2998_y0 h_u_cla32_and2999_h_u_cla32_and2998_y0
1 1
.names h_u_cla32_and2997_y0 h_u_cla32_and2999_h_u_cla32_and2997_y0
1 1
.subckt and_gate _a=h_u_cla32_and2999_h_u_cla32_and2998_y0 _b=h_u_cla32_and2999_h_u_cla32_and2997_y0 _y0=h_u_cla32_and2999_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and3000_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and3000_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and3000_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and3000_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and3000_y0
.names h_u_cla32_and3000_y0 h_u_cla32_and3001_h_u_cla32_and3000_y0
1 1
.names h_u_cla32_and2999_y0 h_u_cla32_and3001_h_u_cla32_and2999_y0
1 1
.subckt and_gate _a=h_u_cla32_and3001_h_u_cla32_and3000_y0 _b=h_u_cla32_and3001_h_u_cla32_and2999_y0 _y0=h_u_cla32_and3001_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and3002_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and3002_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and3002_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and3002_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and3002_y0
.names h_u_cla32_and3002_y0 h_u_cla32_and3003_h_u_cla32_and3002_y0
1 1
.names h_u_cla32_and3001_y0 h_u_cla32_and3003_h_u_cla32_and3001_y0
1 1
.subckt and_gate _a=h_u_cla32_and3003_h_u_cla32_and3002_y0 _b=h_u_cla32_and3003_h_u_cla32_and3001_y0 _y0=h_u_cla32_and3003_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and3004_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and3004_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and3004_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and3004_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and3004_y0
.names h_u_cla32_and3004_y0 h_u_cla32_and3005_h_u_cla32_and3004_y0
1 1
.names h_u_cla32_and3003_y0 h_u_cla32_and3005_h_u_cla32_and3003_y0
1 1
.subckt and_gate _a=h_u_cla32_and3005_h_u_cla32_and3004_y0 _b=h_u_cla32_and3005_h_u_cla32_and3003_y0 _y0=h_u_cla32_and3005_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and3006_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and3006_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and3006_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and3006_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and3006_y0
.names h_u_cla32_and3006_y0 h_u_cla32_and3007_h_u_cla32_and3006_y0
1 1
.names h_u_cla32_and3005_y0 h_u_cla32_and3007_h_u_cla32_and3005_y0
1 1
.subckt and_gate _a=h_u_cla32_and3007_h_u_cla32_and3006_y0 _b=h_u_cla32_and3007_h_u_cla32_and3005_y0 _y0=h_u_cla32_and3007_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and3008_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and3008_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and3008_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and3008_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and3008_y0
.names h_u_cla32_and3008_y0 h_u_cla32_and3009_h_u_cla32_and3008_y0
1 1
.names h_u_cla32_and3007_y0 h_u_cla32_and3009_h_u_cla32_and3007_y0
1 1
.subckt and_gate _a=h_u_cla32_and3009_h_u_cla32_and3008_y0 _b=h_u_cla32_and3009_h_u_cla32_and3007_y0 _y0=h_u_cla32_and3009_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and3010_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and3010_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and3010_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and3010_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and3010_y0
.names h_u_cla32_and3010_y0 h_u_cla32_and3011_h_u_cla32_and3010_y0
1 1
.names h_u_cla32_and3009_y0 h_u_cla32_and3011_h_u_cla32_and3009_y0
1 1
.subckt and_gate _a=h_u_cla32_and3011_h_u_cla32_and3010_y0 _b=h_u_cla32_and3011_h_u_cla32_and3009_y0 _y0=h_u_cla32_and3011_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and3012_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and3012_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and3012_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and3012_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and3012_y0
.names h_u_cla32_and3012_y0 h_u_cla32_and3013_h_u_cla32_and3012_y0
1 1
.names h_u_cla32_and3011_y0 h_u_cla32_and3013_h_u_cla32_and3011_y0
1 1
.subckt and_gate _a=h_u_cla32_and3013_h_u_cla32_and3012_y0 _b=h_u_cla32_and3013_h_u_cla32_and3011_y0 _y0=h_u_cla32_and3013_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and3014_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and3014_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and3014_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and3014_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and3014_y0
.names h_u_cla32_and3014_y0 h_u_cla32_and3015_h_u_cla32_and3014_y0
1 1
.names h_u_cla32_and3013_y0 h_u_cla32_and3015_h_u_cla32_and3013_y0
1 1
.subckt and_gate _a=h_u_cla32_and3015_h_u_cla32_and3014_y0 _b=h_u_cla32_and3015_h_u_cla32_and3013_y0 _y0=h_u_cla32_and3015_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and3016_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and3016_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and3016_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and3016_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and3016_y0
.names h_u_cla32_and3016_y0 h_u_cla32_and3017_h_u_cla32_and3016_y0
1 1
.names h_u_cla32_and3015_y0 h_u_cla32_and3017_h_u_cla32_and3015_y0
1 1
.subckt and_gate _a=h_u_cla32_and3017_h_u_cla32_and3016_y0 _b=h_u_cla32_and3017_h_u_cla32_and3015_y0 _y0=h_u_cla32_and3017_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and3018_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and3018_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and3018_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and3018_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and3018_y0
.names h_u_cla32_and3018_y0 h_u_cla32_and3019_h_u_cla32_and3018_y0
1 1
.names h_u_cla32_and3017_y0 h_u_cla32_and3019_h_u_cla32_and3017_y0
1 1
.subckt and_gate _a=h_u_cla32_and3019_h_u_cla32_and3018_y0 _b=h_u_cla32_and3019_h_u_cla32_and3017_y0 _y0=h_u_cla32_and3019_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and3020_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and3020_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and3020_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and3020_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and3020_y0
.names h_u_cla32_and3020_y0 h_u_cla32_and3021_h_u_cla32_and3020_y0
1 1
.names h_u_cla32_and3019_y0 h_u_cla32_and3021_h_u_cla32_and3019_y0
1 1
.subckt and_gate _a=h_u_cla32_and3021_h_u_cla32_and3020_y0 _b=h_u_cla32_and3021_h_u_cla32_and3019_y0 _y0=h_u_cla32_and3021_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and3022_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3022_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3022_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and3022_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3022_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and3023_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3023_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3023_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and3023_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3023_y0
.names h_u_cla32_and3023_y0 h_u_cla32_and3024_h_u_cla32_and3023_y0
1 1
.names h_u_cla32_and3022_y0 h_u_cla32_and3024_h_u_cla32_and3022_y0
1 1
.subckt and_gate _a=h_u_cla32_and3024_h_u_cla32_and3023_y0 _b=h_u_cla32_and3024_h_u_cla32_and3022_y0 _y0=h_u_cla32_and3024_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and3025_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3025_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3025_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and3025_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3025_y0
.names h_u_cla32_and3025_y0 h_u_cla32_and3026_h_u_cla32_and3025_y0
1 1
.names h_u_cla32_and3024_y0 h_u_cla32_and3026_h_u_cla32_and3024_y0
1 1
.subckt and_gate _a=h_u_cla32_and3026_h_u_cla32_and3025_y0 _b=h_u_cla32_and3026_h_u_cla32_and3024_y0 _y0=h_u_cla32_and3026_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and3027_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3027_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3027_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and3027_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3027_y0
.names h_u_cla32_and3027_y0 h_u_cla32_and3028_h_u_cla32_and3027_y0
1 1
.names h_u_cla32_and3026_y0 h_u_cla32_and3028_h_u_cla32_and3026_y0
1 1
.subckt and_gate _a=h_u_cla32_and3028_h_u_cla32_and3027_y0 _b=h_u_cla32_and3028_h_u_cla32_and3026_y0 _y0=h_u_cla32_and3028_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and3029_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3029_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3029_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and3029_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3029_y0
.names h_u_cla32_and3029_y0 h_u_cla32_and3030_h_u_cla32_and3029_y0
1 1
.names h_u_cla32_and3028_y0 h_u_cla32_and3030_h_u_cla32_and3028_y0
1 1
.subckt and_gate _a=h_u_cla32_and3030_h_u_cla32_and3029_y0 _b=h_u_cla32_and3030_h_u_cla32_and3028_y0 _y0=h_u_cla32_and3030_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and3031_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3031_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3031_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and3031_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3031_y0
.names h_u_cla32_and3031_y0 h_u_cla32_and3032_h_u_cla32_and3031_y0
1 1
.names h_u_cla32_and3030_y0 h_u_cla32_and3032_h_u_cla32_and3030_y0
1 1
.subckt and_gate _a=h_u_cla32_and3032_h_u_cla32_and3031_y0 _b=h_u_cla32_and3032_h_u_cla32_and3030_y0 _y0=h_u_cla32_and3032_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and3033_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3033_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3033_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and3033_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3033_y0
.names h_u_cla32_and3033_y0 h_u_cla32_and3034_h_u_cla32_and3033_y0
1 1
.names h_u_cla32_and3032_y0 h_u_cla32_and3034_h_u_cla32_and3032_y0
1 1
.subckt and_gate _a=h_u_cla32_and3034_h_u_cla32_and3033_y0 _b=h_u_cla32_and3034_h_u_cla32_and3032_y0 _y0=h_u_cla32_and3034_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and3035_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3035_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3035_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and3035_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3035_y0
.names h_u_cla32_and3035_y0 h_u_cla32_and3036_h_u_cla32_and3035_y0
1 1
.names h_u_cla32_and3034_y0 h_u_cla32_and3036_h_u_cla32_and3034_y0
1 1
.subckt and_gate _a=h_u_cla32_and3036_h_u_cla32_and3035_y0 _b=h_u_cla32_and3036_h_u_cla32_and3034_y0 _y0=h_u_cla32_and3036_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and3037_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3037_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3037_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and3037_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3037_y0
.names h_u_cla32_and3037_y0 h_u_cla32_and3038_h_u_cla32_and3037_y0
1 1
.names h_u_cla32_and3036_y0 h_u_cla32_and3038_h_u_cla32_and3036_y0
1 1
.subckt and_gate _a=h_u_cla32_and3038_h_u_cla32_and3037_y0 _b=h_u_cla32_and3038_h_u_cla32_and3036_y0 _y0=h_u_cla32_and3038_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and3039_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3039_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3039_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and3039_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3039_y0
.names h_u_cla32_and3039_y0 h_u_cla32_and3040_h_u_cla32_and3039_y0
1 1
.names h_u_cla32_and3038_y0 h_u_cla32_and3040_h_u_cla32_and3038_y0
1 1
.subckt and_gate _a=h_u_cla32_and3040_h_u_cla32_and3039_y0 _b=h_u_cla32_and3040_h_u_cla32_and3038_y0 _y0=h_u_cla32_and3040_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and3041_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3041_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3041_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and3041_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3041_y0
.names h_u_cla32_and3041_y0 h_u_cla32_and3042_h_u_cla32_and3041_y0
1 1
.names h_u_cla32_and3040_y0 h_u_cla32_and3042_h_u_cla32_and3040_y0
1 1
.subckt and_gate _a=h_u_cla32_and3042_h_u_cla32_and3041_y0 _b=h_u_cla32_and3042_h_u_cla32_and3040_y0 _y0=h_u_cla32_and3042_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and3043_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3043_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3043_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and3043_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3043_y0
.names h_u_cla32_and3043_y0 h_u_cla32_and3044_h_u_cla32_and3043_y0
1 1
.names h_u_cla32_and3042_y0 h_u_cla32_and3044_h_u_cla32_and3042_y0
1 1
.subckt and_gate _a=h_u_cla32_and3044_h_u_cla32_and3043_y0 _b=h_u_cla32_and3044_h_u_cla32_and3042_y0 _y0=h_u_cla32_and3044_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and3045_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3045_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3045_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and3045_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3045_y0
.names h_u_cla32_and3045_y0 h_u_cla32_and3046_h_u_cla32_and3045_y0
1 1
.names h_u_cla32_and3044_y0 h_u_cla32_and3046_h_u_cla32_and3044_y0
1 1
.subckt and_gate _a=h_u_cla32_and3046_h_u_cla32_and3045_y0 _b=h_u_cla32_and3046_h_u_cla32_and3044_y0 _y0=h_u_cla32_and3046_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and3047_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3047_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3047_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and3047_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3047_y0
.names h_u_cla32_and3047_y0 h_u_cla32_and3048_h_u_cla32_and3047_y0
1 1
.names h_u_cla32_and3046_y0 h_u_cla32_and3048_h_u_cla32_and3046_y0
1 1
.subckt and_gate _a=h_u_cla32_and3048_h_u_cla32_and3047_y0 _b=h_u_cla32_and3048_h_u_cla32_and3046_y0 _y0=h_u_cla32_and3048_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and3049_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3049_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3049_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and3049_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3049_y0
.names h_u_cla32_and3049_y0 h_u_cla32_and3050_h_u_cla32_and3049_y0
1 1
.names h_u_cla32_and3048_y0 h_u_cla32_and3050_h_u_cla32_and3048_y0
1 1
.subckt and_gate _a=h_u_cla32_and3050_h_u_cla32_and3049_y0 _b=h_u_cla32_and3050_h_u_cla32_and3048_y0 _y0=h_u_cla32_and3050_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and3051_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3051_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3051_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and3051_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3051_y0
.names h_u_cla32_and3051_y0 h_u_cla32_and3052_h_u_cla32_and3051_y0
1 1
.names h_u_cla32_and3050_y0 h_u_cla32_and3052_h_u_cla32_and3050_y0
1 1
.subckt and_gate _a=h_u_cla32_and3052_h_u_cla32_and3051_y0 _b=h_u_cla32_and3052_h_u_cla32_and3050_y0 _y0=h_u_cla32_and3052_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and3053_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3053_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3053_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and3053_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3053_y0
.names h_u_cla32_and3053_y0 h_u_cla32_and3054_h_u_cla32_and3053_y0
1 1
.names h_u_cla32_and3052_y0 h_u_cla32_and3054_h_u_cla32_and3052_y0
1 1
.subckt and_gate _a=h_u_cla32_and3054_h_u_cla32_and3053_y0 _b=h_u_cla32_and3054_h_u_cla32_and3052_y0 _y0=h_u_cla32_and3054_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and3055_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and3055_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and3055_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and3055_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and3055_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and3056_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and3056_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and3056_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and3056_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and3056_y0
.names h_u_cla32_and3056_y0 h_u_cla32_and3057_h_u_cla32_and3056_y0
1 1
.names h_u_cla32_and3055_y0 h_u_cla32_and3057_h_u_cla32_and3055_y0
1 1
.subckt and_gate _a=h_u_cla32_and3057_h_u_cla32_and3056_y0 _b=h_u_cla32_and3057_h_u_cla32_and3055_y0 _y0=h_u_cla32_and3057_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and3058_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and3058_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and3058_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and3058_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and3058_y0
.names h_u_cla32_and3058_y0 h_u_cla32_and3059_h_u_cla32_and3058_y0
1 1
.names h_u_cla32_and3057_y0 h_u_cla32_and3059_h_u_cla32_and3057_y0
1 1
.subckt and_gate _a=h_u_cla32_and3059_h_u_cla32_and3058_y0 _b=h_u_cla32_and3059_h_u_cla32_and3057_y0 _y0=h_u_cla32_and3059_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and3060_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and3060_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and3060_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and3060_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and3060_y0
.names h_u_cla32_and3060_y0 h_u_cla32_and3061_h_u_cla32_and3060_y0
1 1
.names h_u_cla32_and3059_y0 h_u_cla32_and3061_h_u_cla32_and3059_y0
1 1
.subckt and_gate _a=h_u_cla32_and3061_h_u_cla32_and3060_y0 _b=h_u_cla32_and3061_h_u_cla32_and3059_y0 _y0=h_u_cla32_and3061_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and3062_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and3062_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and3062_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and3062_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and3062_y0
.names h_u_cla32_and3062_y0 h_u_cla32_and3063_h_u_cla32_and3062_y0
1 1
.names h_u_cla32_and3061_y0 h_u_cla32_and3063_h_u_cla32_and3061_y0
1 1
.subckt and_gate _a=h_u_cla32_and3063_h_u_cla32_and3062_y0 _b=h_u_cla32_and3063_h_u_cla32_and3061_y0 _y0=h_u_cla32_and3063_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and3064_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and3064_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and3064_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and3064_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and3064_y0
.names h_u_cla32_and3064_y0 h_u_cla32_and3065_h_u_cla32_and3064_y0
1 1
.names h_u_cla32_and3063_y0 h_u_cla32_and3065_h_u_cla32_and3063_y0
1 1
.subckt and_gate _a=h_u_cla32_and3065_h_u_cla32_and3064_y0 _b=h_u_cla32_and3065_h_u_cla32_and3063_y0 _y0=h_u_cla32_and3065_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and3066_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and3066_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and3066_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and3066_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and3066_y0
.names h_u_cla32_and3066_y0 h_u_cla32_and3067_h_u_cla32_and3066_y0
1 1
.names h_u_cla32_and3065_y0 h_u_cla32_and3067_h_u_cla32_and3065_y0
1 1
.subckt and_gate _a=h_u_cla32_and3067_h_u_cla32_and3066_y0 _b=h_u_cla32_and3067_h_u_cla32_and3065_y0 _y0=h_u_cla32_and3067_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and3068_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and3068_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and3068_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and3068_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and3068_y0
.names h_u_cla32_and3068_y0 h_u_cla32_and3069_h_u_cla32_and3068_y0
1 1
.names h_u_cla32_and3067_y0 h_u_cla32_and3069_h_u_cla32_and3067_y0
1 1
.subckt and_gate _a=h_u_cla32_and3069_h_u_cla32_and3068_y0 _b=h_u_cla32_and3069_h_u_cla32_and3067_y0 _y0=h_u_cla32_and3069_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and3070_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and3070_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and3070_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and3070_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and3070_y0
.names h_u_cla32_and3070_y0 h_u_cla32_and3071_h_u_cla32_and3070_y0
1 1
.names h_u_cla32_and3069_y0 h_u_cla32_and3071_h_u_cla32_and3069_y0
1 1
.subckt and_gate _a=h_u_cla32_and3071_h_u_cla32_and3070_y0 _b=h_u_cla32_and3071_h_u_cla32_and3069_y0 _y0=h_u_cla32_and3071_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and3072_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and3072_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and3072_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and3072_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and3072_y0
.names h_u_cla32_and3072_y0 h_u_cla32_and3073_h_u_cla32_and3072_y0
1 1
.names h_u_cla32_and3071_y0 h_u_cla32_and3073_h_u_cla32_and3071_y0
1 1
.subckt and_gate _a=h_u_cla32_and3073_h_u_cla32_and3072_y0 _b=h_u_cla32_and3073_h_u_cla32_and3071_y0 _y0=h_u_cla32_and3073_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and3074_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and3074_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and3074_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and3074_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and3074_y0
.names h_u_cla32_and3074_y0 h_u_cla32_and3075_h_u_cla32_and3074_y0
1 1
.names h_u_cla32_and3073_y0 h_u_cla32_and3075_h_u_cla32_and3073_y0
1 1
.subckt and_gate _a=h_u_cla32_and3075_h_u_cla32_and3074_y0 _b=h_u_cla32_and3075_h_u_cla32_and3073_y0 _y0=h_u_cla32_and3075_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and3076_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and3076_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and3076_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and3076_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and3076_y0
.names h_u_cla32_and3076_y0 h_u_cla32_and3077_h_u_cla32_and3076_y0
1 1
.names h_u_cla32_and3075_y0 h_u_cla32_and3077_h_u_cla32_and3075_y0
1 1
.subckt and_gate _a=h_u_cla32_and3077_h_u_cla32_and3076_y0 _b=h_u_cla32_and3077_h_u_cla32_and3075_y0 _y0=h_u_cla32_and3077_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and3078_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and3078_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and3078_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and3078_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and3078_y0
.names h_u_cla32_and3078_y0 h_u_cla32_and3079_h_u_cla32_and3078_y0
1 1
.names h_u_cla32_and3077_y0 h_u_cla32_and3079_h_u_cla32_and3077_y0
1 1
.subckt and_gate _a=h_u_cla32_and3079_h_u_cla32_and3078_y0 _b=h_u_cla32_and3079_h_u_cla32_and3077_y0 _y0=h_u_cla32_and3079_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and3080_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and3080_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and3080_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and3080_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and3080_y0
.names h_u_cla32_and3080_y0 h_u_cla32_and3081_h_u_cla32_and3080_y0
1 1
.names h_u_cla32_and3079_y0 h_u_cla32_and3081_h_u_cla32_and3079_y0
1 1
.subckt and_gate _a=h_u_cla32_and3081_h_u_cla32_and3080_y0 _b=h_u_cla32_and3081_h_u_cla32_and3079_y0 _y0=h_u_cla32_and3081_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and3082_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and3082_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and3082_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and3082_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and3082_y0
.names h_u_cla32_and3082_y0 h_u_cla32_and3083_h_u_cla32_and3082_y0
1 1
.names h_u_cla32_and3081_y0 h_u_cla32_and3083_h_u_cla32_and3081_y0
1 1
.subckt and_gate _a=h_u_cla32_and3083_h_u_cla32_and3082_y0 _b=h_u_cla32_and3083_h_u_cla32_and3081_y0 _y0=h_u_cla32_and3083_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and3084_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and3084_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and3084_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and3084_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and3084_y0
.names h_u_cla32_and3084_y0 h_u_cla32_and3085_h_u_cla32_and3084_y0
1 1
.names h_u_cla32_and3083_y0 h_u_cla32_and3085_h_u_cla32_and3083_y0
1 1
.subckt and_gate _a=h_u_cla32_and3085_h_u_cla32_and3084_y0 _b=h_u_cla32_and3085_h_u_cla32_and3083_y0 _y0=h_u_cla32_and3085_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and3086_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and3086_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and3086_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and3086_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and3086_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and3087_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and3087_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and3087_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and3087_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and3087_y0
.names h_u_cla32_and3087_y0 h_u_cla32_and3088_h_u_cla32_and3087_y0
1 1
.names h_u_cla32_and3086_y0 h_u_cla32_and3088_h_u_cla32_and3086_y0
1 1
.subckt and_gate _a=h_u_cla32_and3088_h_u_cla32_and3087_y0 _b=h_u_cla32_and3088_h_u_cla32_and3086_y0 _y0=h_u_cla32_and3088_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and3089_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and3089_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and3089_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and3089_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and3089_y0
.names h_u_cla32_and3089_y0 h_u_cla32_and3090_h_u_cla32_and3089_y0
1 1
.names h_u_cla32_and3088_y0 h_u_cla32_and3090_h_u_cla32_and3088_y0
1 1
.subckt and_gate _a=h_u_cla32_and3090_h_u_cla32_and3089_y0 _b=h_u_cla32_and3090_h_u_cla32_and3088_y0 _y0=h_u_cla32_and3090_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and3091_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and3091_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and3091_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and3091_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and3091_y0
.names h_u_cla32_and3091_y0 h_u_cla32_and3092_h_u_cla32_and3091_y0
1 1
.names h_u_cla32_and3090_y0 h_u_cla32_and3092_h_u_cla32_and3090_y0
1 1
.subckt and_gate _a=h_u_cla32_and3092_h_u_cla32_and3091_y0 _b=h_u_cla32_and3092_h_u_cla32_and3090_y0 _y0=h_u_cla32_and3092_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and3093_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and3093_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and3093_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and3093_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and3093_y0
.names h_u_cla32_and3093_y0 h_u_cla32_and3094_h_u_cla32_and3093_y0
1 1
.names h_u_cla32_and3092_y0 h_u_cla32_and3094_h_u_cla32_and3092_y0
1 1
.subckt and_gate _a=h_u_cla32_and3094_h_u_cla32_and3093_y0 _b=h_u_cla32_and3094_h_u_cla32_and3092_y0 _y0=h_u_cla32_and3094_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and3095_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and3095_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and3095_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and3095_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and3095_y0
.names h_u_cla32_and3095_y0 h_u_cla32_and3096_h_u_cla32_and3095_y0
1 1
.names h_u_cla32_and3094_y0 h_u_cla32_and3096_h_u_cla32_and3094_y0
1 1
.subckt and_gate _a=h_u_cla32_and3096_h_u_cla32_and3095_y0 _b=h_u_cla32_and3096_h_u_cla32_and3094_y0 _y0=h_u_cla32_and3096_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and3097_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and3097_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and3097_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and3097_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and3097_y0
.names h_u_cla32_and3097_y0 h_u_cla32_and3098_h_u_cla32_and3097_y0
1 1
.names h_u_cla32_and3096_y0 h_u_cla32_and3098_h_u_cla32_and3096_y0
1 1
.subckt and_gate _a=h_u_cla32_and3098_h_u_cla32_and3097_y0 _b=h_u_cla32_and3098_h_u_cla32_and3096_y0 _y0=h_u_cla32_and3098_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and3099_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and3099_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and3099_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and3099_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and3099_y0
.names h_u_cla32_and3099_y0 h_u_cla32_and3100_h_u_cla32_and3099_y0
1 1
.names h_u_cla32_and3098_y0 h_u_cla32_and3100_h_u_cla32_and3098_y0
1 1
.subckt and_gate _a=h_u_cla32_and3100_h_u_cla32_and3099_y0 _b=h_u_cla32_and3100_h_u_cla32_and3098_y0 _y0=h_u_cla32_and3100_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and3101_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and3101_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and3101_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and3101_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and3101_y0
.names h_u_cla32_and3101_y0 h_u_cla32_and3102_h_u_cla32_and3101_y0
1 1
.names h_u_cla32_and3100_y0 h_u_cla32_and3102_h_u_cla32_and3100_y0
1 1
.subckt and_gate _a=h_u_cla32_and3102_h_u_cla32_and3101_y0 _b=h_u_cla32_and3102_h_u_cla32_and3100_y0 _y0=h_u_cla32_and3102_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and3103_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and3103_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and3103_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and3103_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and3103_y0
.names h_u_cla32_and3103_y0 h_u_cla32_and3104_h_u_cla32_and3103_y0
1 1
.names h_u_cla32_and3102_y0 h_u_cla32_and3104_h_u_cla32_and3102_y0
1 1
.subckt and_gate _a=h_u_cla32_and3104_h_u_cla32_and3103_y0 _b=h_u_cla32_and3104_h_u_cla32_and3102_y0 _y0=h_u_cla32_and3104_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and3105_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and3105_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and3105_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and3105_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and3105_y0
.names h_u_cla32_and3105_y0 h_u_cla32_and3106_h_u_cla32_and3105_y0
1 1
.names h_u_cla32_and3104_y0 h_u_cla32_and3106_h_u_cla32_and3104_y0
1 1
.subckt and_gate _a=h_u_cla32_and3106_h_u_cla32_and3105_y0 _b=h_u_cla32_and3106_h_u_cla32_and3104_y0 _y0=h_u_cla32_and3106_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and3107_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and3107_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and3107_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and3107_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and3107_y0
.names h_u_cla32_and3107_y0 h_u_cla32_and3108_h_u_cla32_and3107_y0
1 1
.names h_u_cla32_and3106_y0 h_u_cla32_and3108_h_u_cla32_and3106_y0
1 1
.subckt and_gate _a=h_u_cla32_and3108_h_u_cla32_and3107_y0 _b=h_u_cla32_and3108_h_u_cla32_and3106_y0 _y0=h_u_cla32_and3108_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and3109_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and3109_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and3109_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and3109_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and3109_y0
.names h_u_cla32_and3109_y0 h_u_cla32_and3110_h_u_cla32_and3109_y0
1 1
.names h_u_cla32_and3108_y0 h_u_cla32_and3110_h_u_cla32_and3108_y0
1 1
.subckt and_gate _a=h_u_cla32_and3110_h_u_cla32_and3109_y0 _b=h_u_cla32_and3110_h_u_cla32_and3108_y0 _y0=h_u_cla32_and3110_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and3111_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and3111_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and3111_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and3111_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and3111_y0
.names h_u_cla32_and3111_y0 h_u_cla32_and3112_h_u_cla32_and3111_y0
1 1
.names h_u_cla32_and3110_y0 h_u_cla32_and3112_h_u_cla32_and3110_y0
1 1
.subckt and_gate _a=h_u_cla32_and3112_h_u_cla32_and3111_y0 _b=h_u_cla32_and3112_h_u_cla32_and3110_y0 _y0=h_u_cla32_and3112_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and3113_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and3113_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and3113_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and3113_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and3113_y0
.names h_u_cla32_and3113_y0 h_u_cla32_and3114_h_u_cla32_and3113_y0
1 1
.names h_u_cla32_and3112_y0 h_u_cla32_and3114_h_u_cla32_and3112_y0
1 1
.subckt and_gate _a=h_u_cla32_and3114_h_u_cla32_and3113_y0 _b=h_u_cla32_and3114_h_u_cla32_and3112_y0 _y0=h_u_cla32_and3114_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and3115_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and3115_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and3115_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and3115_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and3115_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and3116_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and3116_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and3116_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and3116_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and3116_y0
.names h_u_cla32_and3116_y0 h_u_cla32_and3117_h_u_cla32_and3116_y0
1 1
.names h_u_cla32_and3115_y0 h_u_cla32_and3117_h_u_cla32_and3115_y0
1 1
.subckt and_gate _a=h_u_cla32_and3117_h_u_cla32_and3116_y0 _b=h_u_cla32_and3117_h_u_cla32_and3115_y0 _y0=h_u_cla32_and3117_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and3118_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and3118_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and3118_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and3118_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and3118_y0
.names h_u_cla32_and3118_y0 h_u_cla32_and3119_h_u_cla32_and3118_y0
1 1
.names h_u_cla32_and3117_y0 h_u_cla32_and3119_h_u_cla32_and3117_y0
1 1
.subckt and_gate _a=h_u_cla32_and3119_h_u_cla32_and3118_y0 _b=h_u_cla32_and3119_h_u_cla32_and3117_y0 _y0=h_u_cla32_and3119_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and3120_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and3120_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and3120_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and3120_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and3120_y0
.names h_u_cla32_and3120_y0 h_u_cla32_and3121_h_u_cla32_and3120_y0
1 1
.names h_u_cla32_and3119_y0 h_u_cla32_and3121_h_u_cla32_and3119_y0
1 1
.subckt and_gate _a=h_u_cla32_and3121_h_u_cla32_and3120_y0 _b=h_u_cla32_and3121_h_u_cla32_and3119_y0 _y0=h_u_cla32_and3121_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and3122_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and3122_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and3122_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and3122_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and3122_y0
.names h_u_cla32_and3122_y0 h_u_cla32_and3123_h_u_cla32_and3122_y0
1 1
.names h_u_cla32_and3121_y0 h_u_cla32_and3123_h_u_cla32_and3121_y0
1 1
.subckt and_gate _a=h_u_cla32_and3123_h_u_cla32_and3122_y0 _b=h_u_cla32_and3123_h_u_cla32_and3121_y0 _y0=h_u_cla32_and3123_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and3124_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and3124_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and3124_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and3124_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and3124_y0
.names h_u_cla32_and3124_y0 h_u_cla32_and3125_h_u_cla32_and3124_y0
1 1
.names h_u_cla32_and3123_y0 h_u_cla32_and3125_h_u_cla32_and3123_y0
1 1
.subckt and_gate _a=h_u_cla32_and3125_h_u_cla32_and3124_y0 _b=h_u_cla32_and3125_h_u_cla32_and3123_y0 _y0=h_u_cla32_and3125_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and3126_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and3126_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and3126_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and3126_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and3126_y0
.names h_u_cla32_and3126_y0 h_u_cla32_and3127_h_u_cla32_and3126_y0
1 1
.names h_u_cla32_and3125_y0 h_u_cla32_and3127_h_u_cla32_and3125_y0
1 1
.subckt and_gate _a=h_u_cla32_and3127_h_u_cla32_and3126_y0 _b=h_u_cla32_and3127_h_u_cla32_and3125_y0 _y0=h_u_cla32_and3127_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and3128_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and3128_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and3128_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and3128_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and3128_y0
.names h_u_cla32_and3128_y0 h_u_cla32_and3129_h_u_cla32_and3128_y0
1 1
.names h_u_cla32_and3127_y0 h_u_cla32_and3129_h_u_cla32_and3127_y0
1 1
.subckt and_gate _a=h_u_cla32_and3129_h_u_cla32_and3128_y0 _b=h_u_cla32_and3129_h_u_cla32_and3127_y0 _y0=h_u_cla32_and3129_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and3130_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and3130_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and3130_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and3130_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and3130_y0
.names h_u_cla32_and3130_y0 h_u_cla32_and3131_h_u_cla32_and3130_y0
1 1
.names h_u_cla32_and3129_y0 h_u_cla32_and3131_h_u_cla32_and3129_y0
1 1
.subckt and_gate _a=h_u_cla32_and3131_h_u_cla32_and3130_y0 _b=h_u_cla32_and3131_h_u_cla32_and3129_y0 _y0=h_u_cla32_and3131_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and3132_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and3132_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and3132_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and3132_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and3132_y0
.names h_u_cla32_and3132_y0 h_u_cla32_and3133_h_u_cla32_and3132_y0
1 1
.names h_u_cla32_and3131_y0 h_u_cla32_and3133_h_u_cla32_and3131_y0
1 1
.subckt and_gate _a=h_u_cla32_and3133_h_u_cla32_and3132_y0 _b=h_u_cla32_and3133_h_u_cla32_and3131_y0 _y0=h_u_cla32_and3133_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and3134_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and3134_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and3134_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and3134_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and3134_y0
.names h_u_cla32_and3134_y0 h_u_cla32_and3135_h_u_cla32_and3134_y0
1 1
.names h_u_cla32_and3133_y0 h_u_cla32_and3135_h_u_cla32_and3133_y0
1 1
.subckt and_gate _a=h_u_cla32_and3135_h_u_cla32_and3134_y0 _b=h_u_cla32_and3135_h_u_cla32_and3133_y0 _y0=h_u_cla32_and3135_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and3136_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and3136_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and3136_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and3136_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and3136_y0
.names h_u_cla32_and3136_y0 h_u_cla32_and3137_h_u_cla32_and3136_y0
1 1
.names h_u_cla32_and3135_y0 h_u_cla32_and3137_h_u_cla32_and3135_y0
1 1
.subckt and_gate _a=h_u_cla32_and3137_h_u_cla32_and3136_y0 _b=h_u_cla32_and3137_h_u_cla32_and3135_y0 _y0=h_u_cla32_and3137_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and3138_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and3138_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and3138_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and3138_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and3138_y0
.names h_u_cla32_and3138_y0 h_u_cla32_and3139_h_u_cla32_and3138_y0
1 1
.names h_u_cla32_and3137_y0 h_u_cla32_and3139_h_u_cla32_and3137_y0
1 1
.subckt and_gate _a=h_u_cla32_and3139_h_u_cla32_and3138_y0 _b=h_u_cla32_and3139_h_u_cla32_and3137_y0 _y0=h_u_cla32_and3139_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and3140_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and3140_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and3140_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and3140_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and3140_y0
.names h_u_cla32_and3140_y0 h_u_cla32_and3141_h_u_cla32_and3140_y0
1 1
.names h_u_cla32_and3139_y0 h_u_cla32_and3141_h_u_cla32_and3139_y0
1 1
.subckt and_gate _a=h_u_cla32_and3141_h_u_cla32_and3140_y0 _b=h_u_cla32_and3141_h_u_cla32_and3139_y0 _y0=h_u_cla32_and3141_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and3142_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and3142_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and3142_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and3142_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and3142_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and3143_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and3143_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and3143_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and3143_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and3143_y0
.names h_u_cla32_and3143_y0 h_u_cla32_and3144_h_u_cla32_and3143_y0
1 1
.names h_u_cla32_and3142_y0 h_u_cla32_and3144_h_u_cla32_and3142_y0
1 1
.subckt and_gate _a=h_u_cla32_and3144_h_u_cla32_and3143_y0 _b=h_u_cla32_and3144_h_u_cla32_and3142_y0 _y0=h_u_cla32_and3144_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and3145_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and3145_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and3145_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and3145_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and3145_y0
.names h_u_cla32_and3145_y0 h_u_cla32_and3146_h_u_cla32_and3145_y0
1 1
.names h_u_cla32_and3144_y0 h_u_cla32_and3146_h_u_cla32_and3144_y0
1 1
.subckt and_gate _a=h_u_cla32_and3146_h_u_cla32_and3145_y0 _b=h_u_cla32_and3146_h_u_cla32_and3144_y0 _y0=h_u_cla32_and3146_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and3147_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and3147_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and3147_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and3147_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and3147_y0
.names h_u_cla32_and3147_y0 h_u_cla32_and3148_h_u_cla32_and3147_y0
1 1
.names h_u_cla32_and3146_y0 h_u_cla32_and3148_h_u_cla32_and3146_y0
1 1
.subckt and_gate _a=h_u_cla32_and3148_h_u_cla32_and3147_y0 _b=h_u_cla32_and3148_h_u_cla32_and3146_y0 _y0=h_u_cla32_and3148_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and3149_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and3149_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and3149_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and3149_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and3149_y0
.names h_u_cla32_and3149_y0 h_u_cla32_and3150_h_u_cla32_and3149_y0
1 1
.names h_u_cla32_and3148_y0 h_u_cla32_and3150_h_u_cla32_and3148_y0
1 1
.subckt and_gate _a=h_u_cla32_and3150_h_u_cla32_and3149_y0 _b=h_u_cla32_and3150_h_u_cla32_and3148_y0 _y0=h_u_cla32_and3150_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and3151_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and3151_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and3151_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and3151_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and3151_y0
.names h_u_cla32_and3151_y0 h_u_cla32_and3152_h_u_cla32_and3151_y0
1 1
.names h_u_cla32_and3150_y0 h_u_cla32_and3152_h_u_cla32_and3150_y0
1 1
.subckt and_gate _a=h_u_cla32_and3152_h_u_cla32_and3151_y0 _b=h_u_cla32_and3152_h_u_cla32_and3150_y0 _y0=h_u_cla32_and3152_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and3153_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and3153_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and3153_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and3153_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and3153_y0
.names h_u_cla32_and3153_y0 h_u_cla32_and3154_h_u_cla32_and3153_y0
1 1
.names h_u_cla32_and3152_y0 h_u_cla32_and3154_h_u_cla32_and3152_y0
1 1
.subckt and_gate _a=h_u_cla32_and3154_h_u_cla32_and3153_y0 _b=h_u_cla32_and3154_h_u_cla32_and3152_y0 _y0=h_u_cla32_and3154_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and3155_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and3155_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and3155_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and3155_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and3155_y0
.names h_u_cla32_and3155_y0 h_u_cla32_and3156_h_u_cla32_and3155_y0
1 1
.names h_u_cla32_and3154_y0 h_u_cla32_and3156_h_u_cla32_and3154_y0
1 1
.subckt and_gate _a=h_u_cla32_and3156_h_u_cla32_and3155_y0 _b=h_u_cla32_and3156_h_u_cla32_and3154_y0 _y0=h_u_cla32_and3156_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and3157_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and3157_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and3157_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and3157_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and3157_y0
.names h_u_cla32_and3157_y0 h_u_cla32_and3158_h_u_cla32_and3157_y0
1 1
.names h_u_cla32_and3156_y0 h_u_cla32_and3158_h_u_cla32_and3156_y0
1 1
.subckt and_gate _a=h_u_cla32_and3158_h_u_cla32_and3157_y0 _b=h_u_cla32_and3158_h_u_cla32_and3156_y0 _y0=h_u_cla32_and3158_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and3159_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and3159_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and3159_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and3159_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and3159_y0
.names h_u_cla32_and3159_y0 h_u_cla32_and3160_h_u_cla32_and3159_y0
1 1
.names h_u_cla32_and3158_y0 h_u_cla32_and3160_h_u_cla32_and3158_y0
1 1
.subckt and_gate _a=h_u_cla32_and3160_h_u_cla32_and3159_y0 _b=h_u_cla32_and3160_h_u_cla32_and3158_y0 _y0=h_u_cla32_and3160_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and3161_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and3161_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and3161_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and3161_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and3161_y0
.names h_u_cla32_and3161_y0 h_u_cla32_and3162_h_u_cla32_and3161_y0
1 1
.names h_u_cla32_and3160_y0 h_u_cla32_and3162_h_u_cla32_and3160_y0
1 1
.subckt and_gate _a=h_u_cla32_and3162_h_u_cla32_and3161_y0 _b=h_u_cla32_and3162_h_u_cla32_and3160_y0 _y0=h_u_cla32_and3162_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and3163_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and3163_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and3163_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and3163_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and3163_y0
.names h_u_cla32_and3163_y0 h_u_cla32_and3164_h_u_cla32_and3163_y0
1 1
.names h_u_cla32_and3162_y0 h_u_cla32_and3164_h_u_cla32_and3162_y0
1 1
.subckt and_gate _a=h_u_cla32_and3164_h_u_cla32_and3163_y0 _b=h_u_cla32_and3164_h_u_cla32_and3162_y0 _y0=h_u_cla32_and3164_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and3165_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and3165_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and3165_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and3165_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and3165_y0
.names h_u_cla32_and3165_y0 h_u_cla32_and3166_h_u_cla32_and3165_y0
1 1
.names h_u_cla32_and3164_y0 h_u_cla32_and3166_h_u_cla32_and3164_y0
1 1
.subckt and_gate _a=h_u_cla32_and3166_h_u_cla32_and3165_y0 _b=h_u_cla32_and3166_h_u_cla32_and3164_y0 _y0=h_u_cla32_and3166_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and3167_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and3167_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and3167_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and3167_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and3167_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and3168_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and3168_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and3168_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and3168_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and3168_y0
.names h_u_cla32_and3168_y0 h_u_cla32_and3169_h_u_cla32_and3168_y0
1 1
.names h_u_cla32_and3167_y0 h_u_cla32_and3169_h_u_cla32_and3167_y0
1 1
.subckt and_gate _a=h_u_cla32_and3169_h_u_cla32_and3168_y0 _b=h_u_cla32_and3169_h_u_cla32_and3167_y0 _y0=h_u_cla32_and3169_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and3170_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and3170_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and3170_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and3170_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and3170_y0
.names h_u_cla32_and3170_y0 h_u_cla32_and3171_h_u_cla32_and3170_y0
1 1
.names h_u_cla32_and3169_y0 h_u_cla32_and3171_h_u_cla32_and3169_y0
1 1
.subckt and_gate _a=h_u_cla32_and3171_h_u_cla32_and3170_y0 _b=h_u_cla32_and3171_h_u_cla32_and3169_y0 _y0=h_u_cla32_and3171_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and3172_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and3172_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and3172_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and3172_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and3172_y0
.names h_u_cla32_and3172_y0 h_u_cla32_and3173_h_u_cla32_and3172_y0
1 1
.names h_u_cla32_and3171_y0 h_u_cla32_and3173_h_u_cla32_and3171_y0
1 1
.subckt and_gate _a=h_u_cla32_and3173_h_u_cla32_and3172_y0 _b=h_u_cla32_and3173_h_u_cla32_and3171_y0 _y0=h_u_cla32_and3173_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and3174_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and3174_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and3174_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and3174_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and3174_y0
.names h_u_cla32_and3174_y0 h_u_cla32_and3175_h_u_cla32_and3174_y0
1 1
.names h_u_cla32_and3173_y0 h_u_cla32_and3175_h_u_cla32_and3173_y0
1 1
.subckt and_gate _a=h_u_cla32_and3175_h_u_cla32_and3174_y0 _b=h_u_cla32_and3175_h_u_cla32_and3173_y0 _y0=h_u_cla32_and3175_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and3176_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and3176_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and3176_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and3176_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and3176_y0
.names h_u_cla32_and3176_y0 h_u_cla32_and3177_h_u_cla32_and3176_y0
1 1
.names h_u_cla32_and3175_y0 h_u_cla32_and3177_h_u_cla32_and3175_y0
1 1
.subckt and_gate _a=h_u_cla32_and3177_h_u_cla32_and3176_y0 _b=h_u_cla32_and3177_h_u_cla32_and3175_y0 _y0=h_u_cla32_and3177_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and3178_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and3178_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and3178_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and3178_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and3178_y0
.names h_u_cla32_and3178_y0 h_u_cla32_and3179_h_u_cla32_and3178_y0
1 1
.names h_u_cla32_and3177_y0 h_u_cla32_and3179_h_u_cla32_and3177_y0
1 1
.subckt and_gate _a=h_u_cla32_and3179_h_u_cla32_and3178_y0 _b=h_u_cla32_and3179_h_u_cla32_and3177_y0 _y0=h_u_cla32_and3179_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and3180_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and3180_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and3180_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and3180_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and3180_y0
.names h_u_cla32_and3180_y0 h_u_cla32_and3181_h_u_cla32_and3180_y0
1 1
.names h_u_cla32_and3179_y0 h_u_cla32_and3181_h_u_cla32_and3179_y0
1 1
.subckt and_gate _a=h_u_cla32_and3181_h_u_cla32_and3180_y0 _b=h_u_cla32_and3181_h_u_cla32_and3179_y0 _y0=h_u_cla32_and3181_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and3182_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and3182_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and3182_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and3182_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and3182_y0
.names h_u_cla32_and3182_y0 h_u_cla32_and3183_h_u_cla32_and3182_y0
1 1
.names h_u_cla32_and3181_y0 h_u_cla32_and3183_h_u_cla32_and3181_y0
1 1
.subckt and_gate _a=h_u_cla32_and3183_h_u_cla32_and3182_y0 _b=h_u_cla32_and3183_h_u_cla32_and3181_y0 _y0=h_u_cla32_and3183_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and3184_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and3184_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and3184_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and3184_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and3184_y0
.names h_u_cla32_and3184_y0 h_u_cla32_and3185_h_u_cla32_and3184_y0
1 1
.names h_u_cla32_and3183_y0 h_u_cla32_and3185_h_u_cla32_and3183_y0
1 1
.subckt and_gate _a=h_u_cla32_and3185_h_u_cla32_and3184_y0 _b=h_u_cla32_and3185_h_u_cla32_and3183_y0 _y0=h_u_cla32_and3185_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and3186_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and3186_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and3186_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and3186_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and3186_y0
.names h_u_cla32_and3186_y0 h_u_cla32_and3187_h_u_cla32_and3186_y0
1 1
.names h_u_cla32_and3185_y0 h_u_cla32_and3187_h_u_cla32_and3185_y0
1 1
.subckt and_gate _a=h_u_cla32_and3187_h_u_cla32_and3186_y0 _b=h_u_cla32_and3187_h_u_cla32_and3185_y0 _y0=h_u_cla32_and3187_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and3188_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and3188_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and3188_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and3188_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and3188_y0
.names h_u_cla32_and3188_y0 h_u_cla32_and3189_h_u_cla32_and3188_y0
1 1
.names h_u_cla32_and3187_y0 h_u_cla32_and3189_h_u_cla32_and3187_y0
1 1
.subckt and_gate _a=h_u_cla32_and3189_h_u_cla32_and3188_y0 _b=h_u_cla32_and3189_h_u_cla32_and3187_y0 _y0=h_u_cla32_and3189_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and3190_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and3190_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and3190_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and3190_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and3190_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and3191_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and3191_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and3191_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and3191_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and3191_y0
.names h_u_cla32_and3191_y0 h_u_cla32_and3192_h_u_cla32_and3191_y0
1 1
.names h_u_cla32_and3190_y0 h_u_cla32_and3192_h_u_cla32_and3190_y0
1 1
.subckt and_gate _a=h_u_cla32_and3192_h_u_cla32_and3191_y0 _b=h_u_cla32_and3192_h_u_cla32_and3190_y0 _y0=h_u_cla32_and3192_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and3193_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and3193_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and3193_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and3193_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and3193_y0
.names h_u_cla32_and3193_y0 h_u_cla32_and3194_h_u_cla32_and3193_y0
1 1
.names h_u_cla32_and3192_y0 h_u_cla32_and3194_h_u_cla32_and3192_y0
1 1
.subckt and_gate _a=h_u_cla32_and3194_h_u_cla32_and3193_y0 _b=h_u_cla32_and3194_h_u_cla32_and3192_y0 _y0=h_u_cla32_and3194_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and3195_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and3195_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and3195_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and3195_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and3195_y0
.names h_u_cla32_and3195_y0 h_u_cla32_and3196_h_u_cla32_and3195_y0
1 1
.names h_u_cla32_and3194_y0 h_u_cla32_and3196_h_u_cla32_and3194_y0
1 1
.subckt and_gate _a=h_u_cla32_and3196_h_u_cla32_and3195_y0 _b=h_u_cla32_and3196_h_u_cla32_and3194_y0 _y0=h_u_cla32_and3196_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and3197_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and3197_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and3197_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and3197_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and3197_y0
.names h_u_cla32_and3197_y0 h_u_cla32_and3198_h_u_cla32_and3197_y0
1 1
.names h_u_cla32_and3196_y0 h_u_cla32_and3198_h_u_cla32_and3196_y0
1 1
.subckt and_gate _a=h_u_cla32_and3198_h_u_cla32_and3197_y0 _b=h_u_cla32_and3198_h_u_cla32_and3196_y0 _y0=h_u_cla32_and3198_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and3199_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and3199_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and3199_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and3199_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and3199_y0
.names h_u_cla32_and3199_y0 h_u_cla32_and3200_h_u_cla32_and3199_y0
1 1
.names h_u_cla32_and3198_y0 h_u_cla32_and3200_h_u_cla32_and3198_y0
1 1
.subckt and_gate _a=h_u_cla32_and3200_h_u_cla32_and3199_y0 _b=h_u_cla32_and3200_h_u_cla32_and3198_y0 _y0=h_u_cla32_and3200_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and3201_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and3201_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and3201_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and3201_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and3201_y0
.names h_u_cla32_and3201_y0 h_u_cla32_and3202_h_u_cla32_and3201_y0
1 1
.names h_u_cla32_and3200_y0 h_u_cla32_and3202_h_u_cla32_and3200_y0
1 1
.subckt and_gate _a=h_u_cla32_and3202_h_u_cla32_and3201_y0 _b=h_u_cla32_and3202_h_u_cla32_and3200_y0 _y0=h_u_cla32_and3202_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and3203_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and3203_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and3203_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and3203_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and3203_y0
.names h_u_cla32_and3203_y0 h_u_cla32_and3204_h_u_cla32_and3203_y0
1 1
.names h_u_cla32_and3202_y0 h_u_cla32_and3204_h_u_cla32_and3202_y0
1 1
.subckt and_gate _a=h_u_cla32_and3204_h_u_cla32_and3203_y0 _b=h_u_cla32_and3204_h_u_cla32_and3202_y0 _y0=h_u_cla32_and3204_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and3205_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and3205_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and3205_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and3205_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and3205_y0
.names h_u_cla32_and3205_y0 h_u_cla32_and3206_h_u_cla32_and3205_y0
1 1
.names h_u_cla32_and3204_y0 h_u_cla32_and3206_h_u_cla32_and3204_y0
1 1
.subckt and_gate _a=h_u_cla32_and3206_h_u_cla32_and3205_y0 _b=h_u_cla32_and3206_h_u_cla32_and3204_y0 _y0=h_u_cla32_and3206_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and3207_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and3207_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and3207_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and3207_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and3207_y0
.names h_u_cla32_and3207_y0 h_u_cla32_and3208_h_u_cla32_and3207_y0
1 1
.names h_u_cla32_and3206_y0 h_u_cla32_and3208_h_u_cla32_and3206_y0
1 1
.subckt and_gate _a=h_u_cla32_and3208_h_u_cla32_and3207_y0 _b=h_u_cla32_and3208_h_u_cla32_and3206_y0 _y0=h_u_cla32_and3208_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and3209_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and3209_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and3209_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and3209_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and3209_y0
.names h_u_cla32_and3209_y0 h_u_cla32_and3210_h_u_cla32_and3209_y0
1 1
.names h_u_cla32_and3208_y0 h_u_cla32_and3210_h_u_cla32_and3208_y0
1 1
.subckt and_gate _a=h_u_cla32_and3210_h_u_cla32_and3209_y0 _b=h_u_cla32_and3210_h_u_cla32_and3208_y0 _y0=h_u_cla32_and3210_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and3211_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and3211_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and3211_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and3211_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and3211_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and3212_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and3212_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and3212_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and3212_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and3212_y0
.names h_u_cla32_and3212_y0 h_u_cla32_and3213_h_u_cla32_and3212_y0
1 1
.names h_u_cla32_and3211_y0 h_u_cla32_and3213_h_u_cla32_and3211_y0
1 1
.subckt and_gate _a=h_u_cla32_and3213_h_u_cla32_and3212_y0 _b=h_u_cla32_and3213_h_u_cla32_and3211_y0 _y0=h_u_cla32_and3213_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and3214_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and3214_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and3214_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and3214_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and3214_y0
.names h_u_cla32_and3214_y0 h_u_cla32_and3215_h_u_cla32_and3214_y0
1 1
.names h_u_cla32_and3213_y0 h_u_cla32_and3215_h_u_cla32_and3213_y0
1 1
.subckt and_gate _a=h_u_cla32_and3215_h_u_cla32_and3214_y0 _b=h_u_cla32_and3215_h_u_cla32_and3213_y0 _y0=h_u_cla32_and3215_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and3216_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and3216_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and3216_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and3216_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and3216_y0
.names h_u_cla32_and3216_y0 h_u_cla32_and3217_h_u_cla32_and3216_y0
1 1
.names h_u_cla32_and3215_y0 h_u_cla32_and3217_h_u_cla32_and3215_y0
1 1
.subckt and_gate _a=h_u_cla32_and3217_h_u_cla32_and3216_y0 _b=h_u_cla32_and3217_h_u_cla32_and3215_y0 _y0=h_u_cla32_and3217_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and3218_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and3218_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and3218_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and3218_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and3218_y0
.names h_u_cla32_and3218_y0 h_u_cla32_and3219_h_u_cla32_and3218_y0
1 1
.names h_u_cla32_and3217_y0 h_u_cla32_and3219_h_u_cla32_and3217_y0
1 1
.subckt and_gate _a=h_u_cla32_and3219_h_u_cla32_and3218_y0 _b=h_u_cla32_and3219_h_u_cla32_and3217_y0 _y0=h_u_cla32_and3219_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and3220_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and3220_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and3220_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and3220_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and3220_y0
.names h_u_cla32_and3220_y0 h_u_cla32_and3221_h_u_cla32_and3220_y0
1 1
.names h_u_cla32_and3219_y0 h_u_cla32_and3221_h_u_cla32_and3219_y0
1 1
.subckt and_gate _a=h_u_cla32_and3221_h_u_cla32_and3220_y0 _b=h_u_cla32_and3221_h_u_cla32_and3219_y0 _y0=h_u_cla32_and3221_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and3222_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and3222_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and3222_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and3222_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and3222_y0
.names h_u_cla32_and3222_y0 h_u_cla32_and3223_h_u_cla32_and3222_y0
1 1
.names h_u_cla32_and3221_y0 h_u_cla32_and3223_h_u_cla32_and3221_y0
1 1
.subckt and_gate _a=h_u_cla32_and3223_h_u_cla32_and3222_y0 _b=h_u_cla32_and3223_h_u_cla32_and3221_y0 _y0=h_u_cla32_and3223_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and3224_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and3224_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and3224_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and3224_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and3224_y0
.names h_u_cla32_and3224_y0 h_u_cla32_and3225_h_u_cla32_and3224_y0
1 1
.names h_u_cla32_and3223_y0 h_u_cla32_and3225_h_u_cla32_and3223_y0
1 1
.subckt and_gate _a=h_u_cla32_and3225_h_u_cla32_and3224_y0 _b=h_u_cla32_and3225_h_u_cla32_and3223_y0 _y0=h_u_cla32_and3225_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and3226_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and3226_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and3226_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and3226_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and3226_y0
.names h_u_cla32_and3226_y0 h_u_cla32_and3227_h_u_cla32_and3226_y0
1 1
.names h_u_cla32_and3225_y0 h_u_cla32_and3227_h_u_cla32_and3225_y0
1 1
.subckt and_gate _a=h_u_cla32_and3227_h_u_cla32_and3226_y0 _b=h_u_cla32_and3227_h_u_cla32_and3225_y0 _y0=h_u_cla32_and3227_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and3228_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and3228_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and3228_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and3228_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and3228_y0
.names h_u_cla32_and3228_y0 h_u_cla32_and3229_h_u_cla32_and3228_y0
1 1
.names h_u_cla32_and3227_y0 h_u_cla32_and3229_h_u_cla32_and3227_y0
1 1
.subckt and_gate _a=h_u_cla32_and3229_h_u_cla32_and3228_y0 _b=h_u_cla32_and3229_h_u_cla32_and3227_y0 _y0=h_u_cla32_and3229_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and3230_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and3230_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and3230_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and3230_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and3230_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and3231_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and3231_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and3231_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and3231_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and3231_y0
.names h_u_cla32_and3231_y0 h_u_cla32_and3232_h_u_cla32_and3231_y0
1 1
.names h_u_cla32_and3230_y0 h_u_cla32_and3232_h_u_cla32_and3230_y0
1 1
.subckt and_gate _a=h_u_cla32_and3232_h_u_cla32_and3231_y0 _b=h_u_cla32_and3232_h_u_cla32_and3230_y0 _y0=h_u_cla32_and3232_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and3233_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and3233_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and3233_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and3233_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and3233_y0
.names h_u_cla32_and3233_y0 h_u_cla32_and3234_h_u_cla32_and3233_y0
1 1
.names h_u_cla32_and3232_y0 h_u_cla32_and3234_h_u_cla32_and3232_y0
1 1
.subckt and_gate _a=h_u_cla32_and3234_h_u_cla32_and3233_y0 _b=h_u_cla32_and3234_h_u_cla32_and3232_y0 _y0=h_u_cla32_and3234_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and3235_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and3235_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and3235_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and3235_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and3235_y0
.names h_u_cla32_and3235_y0 h_u_cla32_and3236_h_u_cla32_and3235_y0
1 1
.names h_u_cla32_and3234_y0 h_u_cla32_and3236_h_u_cla32_and3234_y0
1 1
.subckt and_gate _a=h_u_cla32_and3236_h_u_cla32_and3235_y0 _b=h_u_cla32_and3236_h_u_cla32_and3234_y0 _y0=h_u_cla32_and3236_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and3237_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and3237_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and3237_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and3237_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and3237_y0
.names h_u_cla32_and3237_y0 h_u_cla32_and3238_h_u_cla32_and3237_y0
1 1
.names h_u_cla32_and3236_y0 h_u_cla32_and3238_h_u_cla32_and3236_y0
1 1
.subckt and_gate _a=h_u_cla32_and3238_h_u_cla32_and3237_y0 _b=h_u_cla32_and3238_h_u_cla32_and3236_y0 _y0=h_u_cla32_and3238_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and3239_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and3239_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and3239_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and3239_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and3239_y0
.names h_u_cla32_and3239_y0 h_u_cla32_and3240_h_u_cla32_and3239_y0
1 1
.names h_u_cla32_and3238_y0 h_u_cla32_and3240_h_u_cla32_and3238_y0
1 1
.subckt and_gate _a=h_u_cla32_and3240_h_u_cla32_and3239_y0 _b=h_u_cla32_and3240_h_u_cla32_and3238_y0 _y0=h_u_cla32_and3240_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and3241_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and3241_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and3241_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and3241_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and3241_y0
.names h_u_cla32_and3241_y0 h_u_cla32_and3242_h_u_cla32_and3241_y0
1 1
.names h_u_cla32_and3240_y0 h_u_cla32_and3242_h_u_cla32_and3240_y0
1 1
.subckt and_gate _a=h_u_cla32_and3242_h_u_cla32_and3241_y0 _b=h_u_cla32_and3242_h_u_cla32_and3240_y0 _y0=h_u_cla32_and3242_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and3243_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and3243_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and3243_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and3243_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and3243_y0
.names h_u_cla32_and3243_y0 h_u_cla32_and3244_h_u_cla32_and3243_y0
1 1
.names h_u_cla32_and3242_y0 h_u_cla32_and3244_h_u_cla32_and3242_y0
1 1
.subckt and_gate _a=h_u_cla32_and3244_h_u_cla32_and3243_y0 _b=h_u_cla32_and3244_h_u_cla32_and3242_y0 _y0=h_u_cla32_and3244_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and3245_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and3245_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and3245_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and3245_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and3245_y0
.names h_u_cla32_and3245_y0 h_u_cla32_and3246_h_u_cla32_and3245_y0
1 1
.names h_u_cla32_and3244_y0 h_u_cla32_and3246_h_u_cla32_and3244_y0
1 1
.subckt and_gate _a=h_u_cla32_and3246_h_u_cla32_and3245_y0 _b=h_u_cla32_and3246_h_u_cla32_and3244_y0 _y0=h_u_cla32_and3246_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and3247_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and3247_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and3247_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and3247_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and3247_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and3248_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and3248_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and3248_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and3248_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and3248_y0
.names h_u_cla32_and3248_y0 h_u_cla32_and3249_h_u_cla32_and3248_y0
1 1
.names h_u_cla32_and3247_y0 h_u_cla32_and3249_h_u_cla32_and3247_y0
1 1
.subckt and_gate _a=h_u_cla32_and3249_h_u_cla32_and3248_y0 _b=h_u_cla32_and3249_h_u_cla32_and3247_y0 _y0=h_u_cla32_and3249_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and3250_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and3250_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and3250_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and3250_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and3250_y0
.names h_u_cla32_and3250_y0 h_u_cla32_and3251_h_u_cla32_and3250_y0
1 1
.names h_u_cla32_and3249_y0 h_u_cla32_and3251_h_u_cla32_and3249_y0
1 1
.subckt and_gate _a=h_u_cla32_and3251_h_u_cla32_and3250_y0 _b=h_u_cla32_and3251_h_u_cla32_and3249_y0 _y0=h_u_cla32_and3251_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and3252_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and3252_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and3252_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and3252_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and3252_y0
.names h_u_cla32_and3252_y0 h_u_cla32_and3253_h_u_cla32_and3252_y0
1 1
.names h_u_cla32_and3251_y0 h_u_cla32_and3253_h_u_cla32_and3251_y0
1 1
.subckt and_gate _a=h_u_cla32_and3253_h_u_cla32_and3252_y0 _b=h_u_cla32_and3253_h_u_cla32_and3251_y0 _y0=h_u_cla32_and3253_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and3254_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and3254_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and3254_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and3254_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and3254_y0
.names h_u_cla32_and3254_y0 h_u_cla32_and3255_h_u_cla32_and3254_y0
1 1
.names h_u_cla32_and3253_y0 h_u_cla32_and3255_h_u_cla32_and3253_y0
1 1
.subckt and_gate _a=h_u_cla32_and3255_h_u_cla32_and3254_y0 _b=h_u_cla32_and3255_h_u_cla32_and3253_y0 _y0=h_u_cla32_and3255_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and3256_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and3256_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and3256_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and3256_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and3256_y0
.names h_u_cla32_and3256_y0 h_u_cla32_and3257_h_u_cla32_and3256_y0
1 1
.names h_u_cla32_and3255_y0 h_u_cla32_and3257_h_u_cla32_and3255_y0
1 1
.subckt and_gate _a=h_u_cla32_and3257_h_u_cla32_and3256_y0 _b=h_u_cla32_and3257_h_u_cla32_and3255_y0 _y0=h_u_cla32_and3257_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and3258_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and3258_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and3258_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and3258_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and3258_y0
.names h_u_cla32_and3258_y0 h_u_cla32_and3259_h_u_cla32_and3258_y0
1 1
.names h_u_cla32_and3257_y0 h_u_cla32_and3259_h_u_cla32_and3257_y0
1 1
.subckt and_gate _a=h_u_cla32_and3259_h_u_cla32_and3258_y0 _b=h_u_cla32_and3259_h_u_cla32_and3257_y0 _y0=h_u_cla32_and3259_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and3260_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and3260_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and3260_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and3260_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and3260_y0
.names h_u_cla32_and3260_y0 h_u_cla32_and3261_h_u_cla32_and3260_y0
1 1
.names h_u_cla32_and3259_y0 h_u_cla32_and3261_h_u_cla32_and3259_y0
1 1
.subckt and_gate _a=h_u_cla32_and3261_h_u_cla32_and3260_y0 _b=h_u_cla32_and3261_h_u_cla32_and3259_y0 _y0=h_u_cla32_and3261_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and3262_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and3262_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and3262_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and3262_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and3262_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and3263_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and3263_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and3263_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and3263_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and3263_y0
.names h_u_cla32_and3263_y0 h_u_cla32_and3264_h_u_cla32_and3263_y0
1 1
.names h_u_cla32_and3262_y0 h_u_cla32_and3264_h_u_cla32_and3262_y0
1 1
.subckt and_gate _a=h_u_cla32_and3264_h_u_cla32_and3263_y0 _b=h_u_cla32_and3264_h_u_cla32_and3262_y0 _y0=h_u_cla32_and3264_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and3265_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and3265_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and3265_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and3265_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and3265_y0
.names h_u_cla32_and3265_y0 h_u_cla32_and3266_h_u_cla32_and3265_y0
1 1
.names h_u_cla32_and3264_y0 h_u_cla32_and3266_h_u_cla32_and3264_y0
1 1
.subckt and_gate _a=h_u_cla32_and3266_h_u_cla32_and3265_y0 _b=h_u_cla32_and3266_h_u_cla32_and3264_y0 _y0=h_u_cla32_and3266_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and3267_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and3267_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and3267_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and3267_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and3267_y0
.names h_u_cla32_and3267_y0 h_u_cla32_and3268_h_u_cla32_and3267_y0
1 1
.names h_u_cla32_and3266_y0 h_u_cla32_and3268_h_u_cla32_and3266_y0
1 1
.subckt and_gate _a=h_u_cla32_and3268_h_u_cla32_and3267_y0 _b=h_u_cla32_and3268_h_u_cla32_and3266_y0 _y0=h_u_cla32_and3268_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and3269_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and3269_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and3269_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and3269_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and3269_y0
.names h_u_cla32_and3269_y0 h_u_cla32_and3270_h_u_cla32_and3269_y0
1 1
.names h_u_cla32_and3268_y0 h_u_cla32_and3270_h_u_cla32_and3268_y0
1 1
.subckt and_gate _a=h_u_cla32_and3270_h_u_cla32_and3269_y0 _b=h_u_cla32_and3270_h_u_cla32_and3268_y0 _y0=h_u_cla32_and3270_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and3271_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and3271_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and3271_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and3271_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and3271_y0
.names h_u_cla32_and3271_y0 h_u_cla32_and3272_h_u_cla32_and3271_y0
1 1
.names h_u_cla32_and3270_y0 h_u_cla32_and3272_h_u_cla32_and3270_y0
1 1
.subckt and_gate _a=h_u_cla32_and3272_h_u_cla32_and3271_y0 _b=h_u_cla32_and3272_h_u_cla32_and3270_y0 _y0=h_u_cla32_and3272_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and3273_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and3273_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and3273_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and3273_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and3273_y0
.names h_u_cla32_and3273_y0 h_u_cla32_and3274_h_u_cla32_and3273_y0
1 1
.names h_u_cla32_and3272_y0 h_u_cla32_and3274_h_u_cla32_and3272_y0
1 1
.subckt and_gate _a=h_u_cla32_and3274_h_u_cla32_and3273_y0 _b=h_u_cla32_and3274_h_u_cla32_and3272_y0 _y0=h_u_cla32_and3274_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and3275_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and3275_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and3275_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and3275_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and3275_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and3276_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and3276_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and3276_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and3276_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and3276_y0
.names h_u_cla32_and3276_y0 h_u_cla32_and3277_h_u_cla32_and3276_y0
1 1
.names h_u_cla32_and3275_y0 h_u_cla32_and3277_h_u_cla32_and3275_y0
1 1
.subckt and_gate _a=h_u_cla32_and3277_h_u_cla32_and3276_y0 _b=h_u_cla32_and3277_h_u_cla32_and3275_y0 _y0=h_u_cla32_and3277_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and3278_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and3278_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and3278_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and3278_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and3278_y0
.names h_u_cla32_and3278_y0 h_u_cla32_and3279_h_u_cla32_and3278_y0
1 1
.names h_u_cla32_and3277_y0 h_u_cla32_and3279_h_u_cla32_and3277_y0
1 1
.subckt and_gate _a=h_u_cla32_and3279_h_u_cla32_and3278_y0 _b=h_u_cla32_and3279_h_u_cla32_and3277_y0 _y0=h_u_cla32_and3279_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and3280_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and3280_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and3280_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and3280_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and3280_y0
.names h_u_cla32_and3280_y0 h_u_cla32_and3281_h_u_cla32_and3280_y0
1 1
.names h_u_cla32_and3279_y0 h_u_cla32_and3281_h_u_cla32_and3279_y0
1 1
.subckt and_gate _a=h_u_cla32_and3281_h_u_cla32_and3280_y0 _b=h_u_cla32_and3281_h_u_cla32_and3279_y0 _y0=h_u_cla32_and3281_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and3282_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and3282_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and3282_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and3282_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and3282_y0
.names h_u_cla32_and3282_y0 h_u_cla32_and3283_h_u_cla32_and3282_y0
1 1
.names h_u_cla32_and3281_y0 h_u_cla32_and3283_h_u_cla32_and3281_y0
1 1
.subckt and_gate _a=h_u_cla32_and3283_h_u_cla32_and3282_y0 _b=h_u_cla32_and3283_h_u_cla32_and3281_y0 _y0=h_u_cla32_and3283_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and3284_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and3284_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and3284_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and3284_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and3284_y0
.names h_u_cla32_and3284_y0 h_u_cla32_and3285_h_u_cla32_and3284_y0
1 1
.names h_u_cla32_and3283_y0 h_u_cla32_and3285_h_u_cla32_and3283_y0
1 1
.subckt and_gate _a=h_u_cla32_and3285_h_u_cla32_and3284_y0 _b=h_u_cla32_and3285_h_u_cla32_and3283_y0 _y0=h_u_cla32_and3285_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and3286_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and3286_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and3286_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and3286_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and3286_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and3287_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and3287_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and3287_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and3287_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and3287_y0
.names h_u_cla32_and3287_y0 h_u_cla32_and3288_h_u_cla32_and3287_y0
1 1
.names h_u_cla32_and3286_y0 h_u_cla32_and3288_h_u_cla32_and3286_y0
1 1
.subckt and_gate _a=h_u_cla32_and3288_h_u_cla32_and3287_y0 _b=h_u_cla32_and3288_h_u_cla32_and3286_y0 _y0=h_u_cla32_and3288_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and3289_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and3289_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and3289_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and3289_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and3289_y0
.names h_u_cla32_and3289_y0 h_u_cla32_and3290_h_u_cla32_and3289_y0
1 1
.names h_u_cla32_and3288_y0 h_u_cla32_and3290_h_u_cla32_and3288_y0
1 1
.subckt and_gate _a=h_u_cla32_and3290_h_u_cla32_and3289_y0 _b=h_u_cla32_and3290_h_u_cla32_and3288_y0 _y0=h_u_cla32_and3290_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and3291_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and3291_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and3291_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and3291_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and3291_y0
.names h_u_cla32_and3291_y0 h_u_cla32_and3292_h_u_cla32_and3291_y0
1 1
.names h_u_cla32_and3290_y0 h_u_cla32_and3292_h_u_cla32_and3290_y0
1 1
.subckt and_gate _a=h_u_cla32_and3292_h_u_cla32_and3291_y0 _b=h_u_cla32_and3292_h_u_cla32_and3290_y0 _y0=h_u_cla32_and3292_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and3293_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and3293_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and3293_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and3293_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and3293_y0
.names h_u_cla32_and3293_y0 h_u_cla32_and3294_h_u_cla32_and3293_y0
1 1
.names h_u_cla32_and3292_y0 h_u_cla32_and3294_h_u_cla32_and3292_y0
1 1
.subckt and_gate _a=h_u_cla32_and3294_h_u_cla32_and3293_y0 _b=h_u_cla32_and3294_h_u_cla32_and3292_y0 _y0=h_u_cla32_and3294_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and3295_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and3295_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and3295_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and3295_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and3295_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and3296_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and3296_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and3296_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and3296_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and3296_y0
.names h_u_cla32_and3296_y0 h_u_cla32_and3297_h_u_cla32_and3296_y0
1 1
.names h_u_cla32_and3295_y0 h_u_cla32_and3297_h_u_cla32_and3295_y0
1 1
.subckt and_gate _a=h_u_cla32_and3297_h_u_cla32_and3296_y0 _b=h_u_cla32_and3297_h_u_cla32_and3295_y0 _y0=h_u_cla32_and3297_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and3298_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and3298_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and3298_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and3298_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and3298_y0
.names h_u_cla32_and3298_y0 h_u_cla32_and3299_h_u_cla32_and3298_y0
1 1
.names h_u_cla32_and3297_y0 h_u_cla32_and3299_h_u_cla32_and3297_y0
1 1
.subckt and_gate _a=h_u_cla32_and3299_h_u_cla32_and3298_y0 _b=h_u_cla32_and3299_h_u_cla32_and3297_y0 _y0=h_u_cla32_and3299_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and3300_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and3300_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and3300_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and3300_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and3300_y0
.names h_u_cla32_and3300_y0 h_u_cla32_and3301_h_u_cla32_and3300_y0
1 1
.names h_u_cla32_and3299_y0 h_u_cla32_and3301_h_u_cla32_and3299_y0
1 1
.subckt and_gate _a=h_u_cla32_and3301_h_u_cla32_and3300_y0 _b=h_u_cla32_and3301_h_u_cla32_and3299_y0 _y0=h_u_cla32_and3301_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and3302_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and3302_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and3302_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and3302_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and3302_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and3303_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and3303_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and3303_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and3303_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and3303_y0
.names h_u_cla32_and3303_y0 h_u_cla32_and3304_h_u_cla32_and3303_y0
1 1
.names h_u_cla32_and3302_y0 h_u_cla32_and3304_h_u_cla32_and3302_y0
1 1
.subckt and_gate _a=h_u_cla32_and3304_h_u_cla32_and3303_y0 _b=h_u_cla32_and3304_h_u_cla32_and3302_y0 _y0=h_u_cla32_and3304_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and3305_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and3305_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and3305_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and3305_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and3305_y0
.names h_u_cla32_and3305_y0 h_u_cla32_and3306_h_u_cla32_and3305_y0
1 1
.names h_u_cla32_and3304_y0 h_u_cla32_and3306_h_u_cla32_and3304_y0
1 1
.subckt and_gate _a=h_u_cla32_and3306_h_u_cla32_and3305_y0 _b=h_u_cla32_and3306_h_u_cla32_and3304_y0 _y0=h_u_cla32_and3306_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and3307_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and3307_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and3307_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and3307_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and3307_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and3308_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and3308_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and3308_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and3308_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and3308_y0
.names h_u_cla32_and3308_y0 h_u_cla32_and3309_h_u_cla32_and3308_y0
1 1
.names h_u_cla32_and3307_y0 h_u_cla32_and3309_h_u_cla32_and3307_y0
1 1
.subckt and_gate _a=h_u_cla32_and3309_h_u_cla32_and3308_y0 _b=h_u_cla32_and3309_h_u_cla32_and3307_y0 _y0=h_u_cla32_and3309_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and3310_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and3310_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and3310_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and3310_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and3310_y0
.names h_u_cla32_and3310_y0 h_u_cla32_or210_h_u_cla32_and3310_y0
1 1
.names h_u_cla32_and2910_y0 h_u_cla32_or210_h_u_cla32_and2910_y0
1 1
.subckt or_gate _a=h_u_cla32_or210_h_u_cla32_and3310_y0 _b=h_u_cla32_or210_h_u_cla32_and2910_y0 _y0=h_u_cla32_or210_y0
.names h_u_cla32_or210_y0 h_u_cla32_or211_h_u_cla32_or210_y0
1 1
.names h_u_cla32_and2949_y0 h_u_cla32_or211_h_u_cla32_and2949_y0
1 1
.subckt or_gate _a=h_u_cla32_or211_h_u_cla32_or210_y0 _b=h_u_cla32_or211_h_u_cla32_and2949_y0 _y0=h_u_cla32_or211_y0
.names h_u_cla32_or211_y0 h_u_cla32_or212_h_u_cla32_or211_y0
1 1
.names h_u_cla32_and2986_y0 h_u_cla32_or212_h_u_cla32_and2986_y0
1 1
.subckt or_gate _a=h_u_cla32_or212_h_u_cla32_or211_y0 _b=h_u_cla32_or212_h_u_cla32_and2986_y0 _y0=h_u_cla32_or212_y0
.names h_u_cla32_or212_y0 h_u_cla32_or213_h_u_cla32_or212_y0
1 1
.names h_u_cla32_and3021_y0 h_u_cla32_or213_h_u_cla32_and3021_y0
1 1
.subckt or_gate _a=h_u_cla32_or213_h_u_cla32_or212_y0 _b=h_u_cla32_or213_h_u_cla32_and3021_y0 _y0=h_u_cla32_or213_y0
.names h_u_cla32_or213_y0 h_u_cla32_or214_h_u_cla32_or213_y0
1 1
.names h_u_cla32_and3054_y0 h_u_cla32_or214_h_u_cla32_and3054_y0
1 1
.subckt or_gate _a=h_u_cla32_or214_h_u_cla32_or213_y0 _b=h_u_cla32_or214_h_u_cla32_and3054_y0 _y0=h_u_cla32_or214_y0
.names h_u_cla32_or214_y0 h_u_cla32_or215_h_u_cla32_or214_y0
1 1
.names h_u_cla32_and3085_y0 h_u_cla32_or215_h_u_cla32_and3085_y0
1 1
.subckt or_gate _a=h_u_cla32_or215_h_u_cla32_or214_y0 _b=h_u_cla32_or215_h_u_cla32_and3085_y0 _y0=h_u_cla32_or215_y0
.names h_u_cla32_or215_y0 h_u_cla32_or216_h_u_cla32_or215_y0
1 1
.names h_u_cla32_and3114_y0 h_u_cla32_or216_h_u_cla32_and3114_y0
1 1
.subckt or_gate _a=h_u_cla32_or216_h_u_cla32_or215_y0 _b=h_u_cla32_or216_h_u_cla32_and3114_y0 _y0=h_u_cla32_or216_y0
.names h_u_cla32_or216_y0 h_u_cla32_or217_h_u_cla32_or216_y0
1 1
.names h_u_cla32_and3141_y0 h_u_cla32_or217_h_u_cla32_and3141_y0
1 1
.subckt or_gate _a=h_u_cla32_or217_h_u_cla32_or216_y0 _b=h_u_cla32_or217_h_u_cla32_and3141_y0 _y0=h_u_cla32_or217_y0
.names h_u_cla32_or217_y0 h_u_cla32_or218_h_u_cla32_or217_y0
1 1
.names h_u_cla32_and3166_y0 h_u_cla32_or218_h_u_cla32_and3166_y0
1 1
.subckt or_gate _a=h_u_cla32_or218_h_u_cla32_or217_y0 _b=h_u_cla32_or218_h_u_cla32_and3166_y0 _y0=h_u_cla32_or218_y0
.names h_u_cla32_or218_y0 h_u_cla32_or219_h_u_cla32_or218_y0
1 1
.names h_u_cla32_and3189_y0 h_u_cla32_or219_h_u_cla32_and3189_y0
1 1
.subckt or_gate _a=h_u_cla32_or219_h_u_cla32_or218_y0 _b=h_u_cla32_or219_h_u_cla32_and3189_y0 _y0=h_u_cla32_or219_y0
.names h_u_cla32_or219_y0 h_u_cla32_or220_h_u_cla32_or219_y0
1 1
.names h_u_cla32_and3210_y0 h_u_cla32_or220_h_u_cla32_and3210_y0
1 1
.subckt or_gate _a=h_u_cla32_or220_h_u_cla32_or219_y0 _b=h_u_cla32_or220_h_u_cla32_and3210_y0 _y0=h_u_cla32_or220_y0
.names h_u_cla32_or220_y0 h_u_cla32_or221_h_u_cla32_or220_y0
1 1
.names h_u_cla32_and3229_y0 h_u_cla32_or221_h_u_cla32_and3229_y0
1 1
.subckt or_gate _a=h_u_cla32_or221_h_u_cla32_or220_y0 _b=h_u_cla32_or221_h_u_cla32_and3229_y0 _y0=h_u_cla32_or221_y0
.names h_u_cla32_or221_y0 h_u_cla32_or222_h_u_cla32_or221_y0
1 1
.names h_u_cla32_and3246_y0 h_u_cla32_or222_h_u_cla32_and3246_y0
1 1
.subckt or_gate _a=h_u_cla32_or222_h_u_cla32_or221_y0 _b=h_u_cla32_or222_h_u_cla32_and3246_y0 _y0=h_u_cla32_or222_y0
.names h_u_cla32_or222_y0 h_u_cla32_or223_h_u_cla32_or222_y0
1 1
.names h_u_cla32_and3261_y0 h_u_cla32_or223_h_u_cla32_and3261_y0
1 1
.subckt or_gate _a=h_u_cla32_or223_h_u_cla32_or222_y0 _b=h_u_cla32_or223_h_u_cla32_and3261_y0 _y0=h_u_cla32_or223_y0
.names h_u_cla32_or223_y0 h_u_cla32_or224_h_u_cla32_or223_y0
1 1
.names h_u_cla32_and3274_y0 h_u_cla32_or224_h_u_cla32_and3274_y0
1 1
.subckt or_gate _a=h_u_cla32_or224_h_u_cla32_or223_y0 _b=h_u_cla32_or224_h_u_cla32_and3274_y0 _y0=h_u_cla32_or224_y0
.names h_u_cla32_or224_y0 h_u_cla32_or225_h_u_cla32_or224_y0
1 1
.names h_u_cla32_and3285_y0 h_u_cla32_or225_h_u_cla32_and3285_y0
1 1
.subckt or_gate _a=h_u_cla32_or225_h_u_cla32_or224_y0 _b=h_u_cla32_or225_h_u_cla32_and3285_y0 _y0=h_u_cla32_or225_y0
.names h_u_cla32_or225_y0 h_u_cla32_or226_h_u_cla32_or225_y0
1 1
.names h_u_cla32_and3294_y0 h_u_cla32_or226_h_u_cla32_and3294_y0
1 1
.subckt or_gate _a=h_u_cla32_or226_h_u_cla32_or225_y0 _b=h_u_cla32_or226_h_u_cla32_and3294_y0 _y0=h_u_cla32_or226_y0
.names h_u_cla32_or226_y0 h_u_cla32_or227_h_u_cla32_or226_y0
1 1
.names h_u_cla32_and3301_y0 h_u_cla32_or227_h_u_cla32_and3301_y0
1 1
.subckt or_gate _a=h_u_cla32_or227_h_u_cla32_or226_y0 _b=h_u_cla32_or227_h_u_cla32_and3301_y0 _y0=h_u_cla32_or227_y0
.names h_u_cla32_or227_y0 h_u_cla32_or228_h_u_cla32_or227_y0
1 1
.names h_u_cla32_and3306_y0 h_u_cla32_or228_h_u_cla32_and3306_y0
1 1
.subckt or_gate _a=h_u_cla32_or228_h_u_cla32_or227_y0 _b=h_u_cla32_or228_h_u_cla32_and3306_y0 _y0=h_u_cla32_or228_y0
.names h_u_cla32_or228_y0 h_u_cla32_or229_h_u_cla32_or228_y0
1 1
.names h_u_cla32_and3309_y0 h_u_cla32_or229_h_u_cla32_and3309_y0
1 1
.subckt or_gate _a=h_u_cla32_or229_h_u_cla32_or228_y0 _b=h_u_cla32_or229_h_u_cla32_and3309_y0 _y0=h_u_cla32_or229_y0
.names h_u_cla32_pg_logic20_y1 h_u_cla32_or230_h_u_cla32_pg_logic20_y1
1 1
.names h_u_cla32_or229_y0 h_u_cla32_or230_h_u_cla32_or229_y0
1 1
.subckt or_gate _a=h_u_cla32_or230_h_u_cla32_pg_logic20_y1 _b=h_u_cla32_or230_h_u_cla32_or229_y0 _y0=h_u_cla32_or230_y0
.names a_21 h_u_cla32_pg_logic21_a_21
1 1
.names b_21 h_u_cla32_pg_logic21_b_21
1 1
.subckt pg_logic a=h_u_cla32_pg_logic21_a_21 b=h_u_cla32_pg_logic21_b_21 pg_logic_y0=h_u_cla32_pg_logic21_y0 pg_logic_y1=h_u_cla32_pg_logic21_y1 pg_logic_y2=h_u_cla32_pg_logic21_y2
.names h_u_cla32_pg_logic21_y2 h_u_cla32_xor21_h_u_cla32_pg_logic21_y2
1 1
.names h_u_cla32_or230_y0 h_u_cla32_xor21_h_u_cla32_or230_y0
1 1
.subckt xor_gate _a=h_u_cla32_xor21_h_u_cla32_pg_logic21_y2 _b=h_u_cla32_xor21_h_u_cla32_or230_y0 _y0=h_u_cla32_xor21_y0
.names h_u_cla32_pg_logic0_y0 h_u_cla32_and3311_h_u_cla32_pg_logic0_y0
1 1
.names constant_wire_0 h_u_cla32_and3311_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and3311_h_u_cla32_pg_logic0_y0 _b=h_u_cla32_and3311_constant_wire_0 _y0=h_u_cla32_and3311_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and3312_h_u_cla32_pg_logic1_y0
1 1
.names constant_wire_0 h_u_cla32_and3312_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and3312_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and3312_constant_wire_0 _y0=h_u_cla32_and3312_y0
.names h_u_cla32_and3312_y0 h_u_cla32_and3313_h_u_cla32_and3312_y0
1 1
.names h_u_cla32_and3311_y0 h_u_cla32_and3313_h_u_cla32_and3311_y0
1 1
.subckt and_gate _a=h_u_cla32_and3313_h_u_cla32_and3312_y0 _b=h_u_cla32_and3313_h_u_cla32_and3311_y0 _y0=h_u_cla32_and3313_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and3314_h_u_cla32_pg_logic2_y0
1 1
.names constant_wire_0 h_u_cla32_and3314_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and3314_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and3314_constant_wire_0 _y0=h_u_cla32_and3314_y0
.names h_u_cla32_and3314_y0 h_u_cla32_and3315_h_u_cla32_and3314_y0
1 1
.names h_u_cla32_and3313_y0 h_u_cla32_and3315_h_u_cla32_and3313_y0
1 1
.subckt and_gate _a=h_u_cla32_and3315_h_u_cla32_and3314_y0 _b=h_u_cla32_and3315_h_u_cla32_and3313_y0 _y0=h_u_cla32_and3315_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and3316_h_u_cla32_pg_logic3_y0
1 1
.names constant_wire_0 h_u_cla32_and3316_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and3316_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and3316_constant_wire_0 _y0=h_u_cla32_and3316_y0
.names h_u_cla32_and3316_y0 h_u_cla32_and3317_h_u_cla32_and3316_y0
1 1
.names h_u_cla32_and3315_y0 h_u_cla32_and3317_h_u_cla32_and3315_y0
1 1
.subckt and_gate _a=h_u_cla32_and3317_h_u_cla32_and3316_y0 _b=h_u_cla32_and3317_h_u_cla32_and3315_y0 _y0=h_u_cla32_and3317_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and3318_h_u_cla32_pg_logic4_y0
1 1
.names constant_wire_0 h_u_cla32_and3318_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and3318_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and3318_constant_wire_0 _y0=h_u_cla32_and3318_y0
.names h_u_cla32_and3318_y0 h_u_cla32_and3319_h_u_cla32_and3318_y0
1 1
.names h_u_cla32_and3317_y0 h_u_cla32_and3319_h_u_cla32_and3317_y0
1 1
.subckt and_gate _a=h_u_cla32_and3319_h_u_cla32_and3318_y0 _b=h_u_cla32_and3319_h_u_cla32_and3317_y0 _y0=h_u_cla32_and3319_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and3320_h_u_cla32_pg_logic5_y0
1 1
.names constant_wire_0 h_u_cla32_and3320_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and3320_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and3320_constant_wire_0 _y0=h_u_cla32_and3320_y0
.names h_u_cla32_and3320_y0 h_u_cla32_and3321_h_u_cla32_and3320_y0
1 1
.names h_u_cla32_and3319_y0 h_u_cla32_and3321_h_u_cla32_and3319_y0
1 1
.subckt and_gate _a=h_u_cla32_and3321_h_u_cla32_and3320_y0 _b=h_u_cla32_and3321_h_u_cla32_and3319_y0 _y0=h_u_cla32_and3321_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and3322_h_u_cla32_pg_logic6_y0
1 1
.names constant_wire_0 h_u_cla32_and3322_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and3322_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and3322_constant_wire_0 _y0=h_u_cla32_and3322_y0
.names h_u_cla32_and3322_y0 h_u_cla32_and3323_h_u_cla32_and3322_y0
1 1
.names h_u_cla32_and3321_y0 h_u_cla32_and3323_h_u_cla32_and3321_y0
1 1
.subckt and_gate _a=h_u_cla32_and3323_h_u_cla32_and3322_y0 _b=h_u_cla32_and3323_h_u_cla32_and3321_y0 _y0=h_u_cla32_and3323_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and3324_h_u_cla32_pg_logic7_y0
1 1
.names constant_wire_0 h_u_cla32_and3324_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and3324_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and3324_constant_wire_0 _y0=h_u_cla32_and3324_y0
.names h_u_cla32_and3324_y0 h_u_cla32_and3325_h_u_cla32_and3324_y0
1 1
.names h_u_cla32_and3323_y0 h_u_cla32_and3325_h_u_cla32_and3323_y0
1 1
.subckt and_gate _a=h_u_cla32_and3325_h_u_cla32_and3324_y0 _b=h_u_cla32_and3325_h_u_cla32_and3323_y0 _y0=h_u_cla32_and3325_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and3326_h_u_cla32_pg_logic8_y0
1 1
.names constant_wire_0 h_u_cla32_and3326_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and3326_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and3326_constant_wire_0 _y0=h_u_cla32_and3326_y0
.names h_u_cla32_and3326_y0 h_u_cla32_and3327_h_u_cla32_and3326_y0
1 1
.names h_u_cla32_and3325_y0 h_u_cla32_and3327_h_u_cla32_and3325_y0
1 1
.subckt and_gate _a=h_u_cla32_and3327_h_u_cla32_and3326_y0 _b=h_u_cla32_and3327_h_u_cla32_and3325_y0 _y0=h_u_cla32_and3327_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and3328_h_u_cla32_pg_logic9_y0
1 1
.names constant_wire_0 h_u_cla32_and3328_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and3328_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and3328_constant_wire_0 _y0=h_u_cla32_and3328_y0
.names h_u_cla32_and3328_y0 h_u_cla32_and3329_h_u_cla32_and3328_y0
1 1
.names h_u_cla32_and3327_y0 h_u_cla32_and3329_h_u_cla32_and3327_y0
1 1
.subckt and_gate _a=h_u_cla32_and3329_h_u_cla32_and3328_y0 _b=h_u_cla32_and3329_h_u_cla32_and3327_y0 _y0=h_u_cla32_and3329_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and3330_h_u_cla32_pg_logic10_y0
1 1
.names constant_wire_0 h_u_cla32_and3330_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and3330_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and3330_constant_wire_0 _y0=h_u_cla32_and3330_y0
.names h_u_cla32_and3330_y0 h_u_cla32_and3331_h_u_cla32_and3330_y0
1 1
.names h_u_cla32_and3329_y0 h_u_cla32_and3331_h_u_cla32_and3329_y0
1 1
.subckt and_gate _a=h_u_cla32_and3331_h_u_cla32_and3330_y0 _b=h_u_cla32_and3331_h_u_cla32_and3329_y0 _y0=h_u_cla32_and3331_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and3332_h_u_cla32_pg_logic11_y0
1 1
.names constant_wire_0 h_u_cla32_and3332_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and3332_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and3332_constant_wire_0 _y0=h_u_cla32_and3332_y0
.names h_u_cla32_and3332_y0 h_u_cla32_and3333_h_u_cla32_and3332_y0
1 1
.names h_u_cla32_and3331_y0 h_u_cla32_and3333_h_u_cla32_and3331_y0
1 1
.subckt and_gate _a=h_u_cla32_and3333_h_u_cla32_and3332_y0 _b=h_u_cla32_and3333_h_u_cla32_and3331_y0 _y0=h_u_cla32_and3333_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and3334_h_u_cla32_pg_logic12_y0
1 1
.names constant_wire_0 h_u_cla32_and3334_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and3334_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and3334_constant_wire_0 _y0=h_u_cla32_and3334_y0
.names h_u_cla32_and3334_y0 h_u_cla32_and3335_h_u_cla32_and3334_y0
1 1
.names h_u_cla32_and3333_y0 h_u_cla32_and3335_h_u_cla32_and3333_y0
1 1
.subckt and_gate _a=h_u_cla32_and3335_h_u_cla32_and3334_y0 _b=h_u_cla32_and3335_h_u_cla32_and3333_y0 _y0=h_u_cla32_and3335_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and3336_h_u_cla32_pg_logic13_y0
1 1
.names constant_wire_0 h_u_cla32_and3336_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and3336_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and3336_constant_wire_0 _y0=h_u_cla32_and3336_y0
.names h_u_cla32_and3336_y0 h_u_cla32_and3337_h_u_cla32_and3336_y0
1 1
.names h_u_cla32_and3335_y0 h_u_cla32_and3337_h_u_cla32_and3335_y0
1 1
.subckt and_gate _a=h_u_cla32_and3337_h_u_cla32_and3336_y0 _b=h_u_cla32_and3337_h_u_cla32_and3335_y0 _y0=h_u_cla32_and3337_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and3338_h_u_cla32_pg_logic14_y0
1 1
.names constant_wire_0 h_u_cla32_and3338_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and3338_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and3338_constant_wire_0 _y0=h_u_cla32_and3338_y0
.names h_u_cla32_and3338_y0 h_u_cla32_and3339_h_u_cla32_and3338_y0
1 1
.names h_u_cla32_and3337_y0 h_u_cla32_and3339_h_u_cla32_and3337_y0
1 1
.subckt and_gate _a=h_u_cla32_and3339_h_u_cla32_and3338_y0 _b=h_u_cla32_and3339_h_u_cla32_and3337_y0 _y0=h_u_cla32_and3339_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and3340_h_u_cla32_pg_logic15_y0
1 1
.names constant_wire_0 h_u_cla32_and3340_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and3340_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and3340_constant_wire_0 _y0=h_u_cla32_and3340_y0
.names h_u_cla32_and3340_y0 h_u_cla32_and3341_h_u_cla32_and3340_y0
1 1
.names h_u_cla32_and3339_y0 h_u_cla32_and3341_h_u_cla32_and3339_y0
1 1
.subckt and_gate _a=h_u_cla32_and3341_h_u_cla32_and3340_y0 _b=h_u_cla32_and3341_h_u_cla32_and3339_y0 _y0=h_u_cla32_and3341_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and3342_h_u_cla32_pg_logic16_y0
1 1
.names constant_wire_0 h_u_cla32_and3342_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and3342_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and3342_constant_wire_0 _y0=h_u_cla32_and3342_y0
.names h_u_cla32_and3342_y0 h_u_cla32_and3343_h_u_cla32_and3342_y0
1 1
.names h_u_cla32_and3341_y0 h_u_cla32_and3343_h_u_cla32_and3341_y0
1 1
.subckt and_gate _a=h_u_cla32_and3343_h_u_cla32_and3342_y0 _b=h_u_cla32_and3343_h_u_cla32_and3341_y0 _y0=h_u_cla32_and3343_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and3344_h_u_cla32_pg_logic17_y0
1 1
.names constant_wire_0 h_u_cla32_and3344_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and3344_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and3344_constant_wire_0 _y0=h_u_cla32_and3344_y0
.names h_u_cla32_and3344_y0 h_u_cla32_and3345_h_u_cla32_and3344_y0
1 1
.names h_u_cla32_and3343_y0 h_u_cla32_and3345_h_u_cla32_and3343_y0
1 1
.subckt and_gate _a=h_u_cla32_and3345_h_u_cla32_and3344_y0 _b=h_u_cla32_and3345_h_u_cla32_and3343_y0 _y0=h_u_cla32_and3345_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and3346_h_u_cla32_pg_logic18_y0
1 1
.names constant_wire_0 h_u_cla32_and3346_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and3346_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and3346_constant_wire_0 _y0=h_u_cla32_and3346_y0
.names h_u_cla32_and3346_y0 h_u_cla32_and3347_h_u_cla32_and3346_y0
1 1
.names h_u_cla32_and3345_y0 h_u_cla32_and3347_h_u_cla32_and3345_y0
1 1
.subckt and_gate _a=h_u_cla32_and3347_h_u_cla32_and3346_y0 _b=h_u_cla32_and3347_h_u_cla32_and3345_y0 _y0=h_u_cla32_and3347_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and3348_h_u_cla32_pg_logic19_y0
1 1
.names constant_wire_0 h_u_cla32_and3348_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and3348_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and3348_constant_wire_0 _y0=h_u_cla32_and3348_y0
.names h_u_cla32_and3348_y0 h_u_cla32_and3349_h_u_cla32_and3348_y0
1 1
.names h_u_cla32_and3347_y0 h_u_cla32_and3349_h_u_cla32_and3347_y0
1 1
.subckt and_gate _a=h_u_cla32_and3349_h_u_cla32_and3348_y0 _b=h_u_cla32_and3349_h_u_cla32_and3347_y0 _y0=h_u_cla32_and3349_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and3350_h_u_cla32_pg_logic20_y0
1 1
.names constant_wire_0 h_u_cla32_and3350_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and3350_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and3350_constant_wire_0 _y0=h_u_cla32_and3350_y0
.names h_u_cla32_and3350_y0 h_u_cla32_and3351_h_u_cla32_and3350_y0
1 1
.names h_u_cla32_and3349_y0 h_u_cla32_and3351_h_u_cla32_and3349_y0
1 1
.subckt and_gate _a=h_u_cla32_and3351_h_u_cla32_and3350_y0 _b=h_u_cla32_and3351_h_u_cla32_and3349_y0 _y0=h_u_cla32_and3351_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and3352_h_u_cla32_pg_logic21_y0
1 1
.names constant_wire_0 h_u_cla32_and3352_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and3352_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and3352_constant_wire_0 _y0=h_u_cla32_and3352_y0
.names h_u_cla32_and3352_y0 h_u_cla32_and3353_h_u_cla32_and3352_y0
1 1
.names h_u_cla32_and3351_y0 h_u_cla32_and3353_h_u_cla32_and3351_y0
1 1
.subckt and_gate _a=h_u_cla32_and3353_h_u_cla32_and3352_y0 _b=h_u_cla32_and3353_h_u_cla32_and3351_y0 _y0=h_u_cla32_and3353_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and3354_h_u_cla32_pg_logic1_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and3354_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and3354_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and3354_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and3354_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and3355_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and3355_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and3355_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and3355_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and3355_y0
.names h_u_cla32_and3355_y0 h_u_cla32_and3356_h_u_cla32_and3355_y0
1 1
.names h_u_cla32_and3354_y0 h_u_cla32_and3356_h_u_cla32_and3354_y0
1 1
.subckt and_gate _a=h_u_cla32_and3356_h_u_cla32_and3355_y0 _b=h_u_cla32_and3356_h_u_cla32_and3354_y0 _y0=h_u_cla32_and3356_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and3357_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and3357_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and3357_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and3357_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and3357_y0
.names h_u_cla32_and3357_y0 h_u_cla32_and3358_h_u_cla32_and3357_y0
1 1
.names h_u_cla32_and3356_y0 h_u_cla32_and3358_h_u_cla32_and3356_y0
1 1
.subckt and_gate _a=h_u_cla32_and3358_h_u_cla32_and3357_y0 _b=h_u_cla32_and3358_h_u_cla32_and3356_y0 _y0=h_u_cla32_and3358_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and3359_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and3359_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and3359_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and3359_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and3359_y0
.names h_u_cla32_and3359_y0 h_u_cla32_and3360_h_u_cla32_and3359_y0
1 1
.names h_u_cla32_and3358_y0 h_u_cla32_and3360_h_u_cla32_and3358_y0
1 1
.subckt and_gate _a=h_u_cla32_and3360_h_u_cla32_and3359_y0 _b=h_u_cla32_and3360_h_u_cla32_and3358_y0 _y0=h_u_cla32_and3360_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and3361_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and3361_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and3361_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and3361_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and3361_y0
.names h_u_cla32_and3361_y0 h_u_cla32_and3362_h_u_cla32_and3361_y0
1 1
.names h_u_cla32_and3360_y0 h_u_cla32_and3362_h_u_cla32_and3360_y0
1 1
.subckt and_gate _a=h_u_cla32_and3362_h_u_cla32_and3361_y0 _b=h_u_cla32_and3362_h_u_cla32_and3360_y0 _y0=h_u_cla32_and3362_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and3363_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and3363_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and3363_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and3363_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and3363_y0
.names h_u_cla32_and3363_y0 h_u_cla32_and3364_h_u_cla32_and3363_y0
1 1
.names h_u_cla32_and3362_y0 h_u_cla32_and3364_h_u_cla32_and3362_y0
1 1
.subckt and_gate _a=h_u_cla32_and3364_h_u_cla32_and3363_y0 _b=h_u_cla32_and3364_h_u_cla32_and3362_y0 _y0=h_u_cla32_and3364_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and3365_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and3365_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and3365_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and3365_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and3365_y0
.names h_u_cla32_and3365_y0 h_u_cla32_and3366_h_u_cla32_and3365_y0
1 1
.names h_u_cla32_and3364_y0 h_u_cla32_and3366_h_u_cla32_and3364_y0
1 1
.subckt and_gate _a=h_u_cla32_and3366_h_u_cla32_and3365_y0 _b=h_u_cla32_and3366_h_u_cla32_and3364_y0 _y0=h_u_cla32_and3366_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and3367_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and3367_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and3367_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and3367_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and3367_y0
.names h_u_cla32_and3367_y0 h_u_cla32_and3368_h_u_cla32_and3367_y0
1 1
.names h_u_cla32_and3366_y0 h_u_cla32_and3368_h_u_cla32_and3366_y0
1 1
.subckt and_gate _a=h_u_cla32_and3368_h_u_cla32_and3367_y0 _b=h_u_cla32_and3368_h_u_cla32_and3366_y0 _y0=h_u_cla32_and3368_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and3369_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and3369_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and3369_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and3369_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and3369_y0
.names h_u_cla32_and3369_y0 h_u_cla32_and3370_h_u_cla32_and3369_y0
1 1
.names h_u_cla32_and3368_y0 h_u_cla32_and3370_h_u_cla32_and3368_y0
1 1
.subckt and_gate _a=h_u_cla32_and3370_h_u_cla32_and3369_y0 _b=h_u_cla32_and3370_h_u_cla32_and3368_y0 _y0=h_u_cla32_and3370_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and3371_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and3371_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and3371_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and3371_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and3371_y0
.names h_u_cla32_and3371_y0 h_u_cla32_and3372_h_u_cla32_and3371_y0
1 1
.names h_u_cla32_and3370_y0 h_u_cla32_and3372_h_u_cla32_and3370_y0
1 1
.subckt and_gate _a=h_u_cla32_and3372_h_u_cla32_and3371_y0 _b=h_u_cla32_and3372_h_u_cla32_and3370_y0 _y0=h_u_cla32_and3372_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and3373_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and3373_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and3373_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and3373_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and3373_y0
.names h_u_cla32_and3373_y0 h_u_cla32_and3374_h_u_cla32_and3373_y0
1 1
.names h_u_cla32_and3372_y0 h_u_cla32_and3374_h_u_cla32_and3372_y0
1 1
.subckt and_gate _a=h_u_cla32_and3374_h_u_cla32_and3373_y0 _b=h_u_cla32_and3374_h_u_cla32_and3372_y0 _y0=h_u_cla32_and3374_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and3375_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and3375_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and3375_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and3375_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and3375_y0
.names h_u_cla32_and3375_y0 h_u_cla32_and3376_h_u_cla32_and3375_y0
1 1
.names h_u_cla32_and3374_y0 h_u_cla32_and3376_h_u_cla32_and3374_y0
1 1
.subckt and_gate _a=h_u_cla32_and3376_h_u_cla32_and3375_y0 _b=h_u_cla32_and3376_h_u_cla32_and3374_y0 _y0=h_u_cla32_and3376_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and3377_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and3377_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and3377_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and3377_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and3377_y0
.names h_u_cla32_and3377_y0 h_u_cla32_and3378_h_u_cla32_and3377_y0
1 1
.names h_u_cla32_and3376_y0 h_u_cla32_and3378_h_u_cla32_and3376_y0
1 1
.subckt and_gate _a=h_u_cla32_and3378_h_u_cla32_and3377_y0 _b=h_u_cla32_and3378_h_u_cla32_and3376_y0 _y0=h_u_cla32_and3378_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and3379_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and3379_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and3379_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and3379_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and3379_y0
.names h_u_cla32_and3379_y0 h_u_cla32_and3380_h_u_cla32_and3379_y0
1 1
.names h_u_cla32_and3378_y0 h_u_cla32_and3380_h_u_cla32_and3378_y0
1 1
.subckt and_gate _a=h_u_cla32_and3380_h_u_cla32_and3379_y0 _b=h_u_cla32_and3380_h_u_cla32_and3378_y0 _y0=h_u_cla32_and3380_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and3381_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and3381_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and3381_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and3381_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and3381_y0
.names h_u_cla32_and3381_y0 h_u_cla32_and3382_h_u_cla32_and3381_y0
1 1
.names h_u_cla32_and3380_y0 h_u_cla32_and3382_h_u_cla32_and3380_y0
1 1
.subckt and_gate _a=h_u_cla32_and3382_h_u_cla32_and3381_y0 _b=h_u_cla32_and3382_h_u_cla32_and3380_y0 _y0=h_u_cla32_and3382_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and3383_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and3383_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and3383_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and3383_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and3383_y0
.names h_u_cla32_and3383_y0 h_u_cla32_and3384_h_u_cla32_and3383_y0
1 1
.names h_u_cla32_and3382_y0 h_u_cla32_and3384_h_u_cla32_and3382_y0
1 1
.subckt and_gate _a=h_u_cla32_and3384_h_u_cla32_and3383_y0 _b=h_u_cla32_and3384_h_u_cla32_and3382_y0 _y0=h_u_cla32_and3384_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and3385_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and3385_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and3385_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and3385_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and3385_y0
.names h_u_cla32_and3385_y0 h_u_cla32_and3386_h_u_cla32_and3385_y0
1 1
.names h_u_cla32_and3384_y0 h_u_cla32_and3386_h_u_cla32_and3384_y0
1 1
.subckt and_gate _a=h_u_cla32_and3386_h_u_cla32_and3385_y0 _b=h_u_cla32_and3386_h_u_cla32_and3384_y0 _y0=h_u_cla32_and3386_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and3387_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and3387_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and3387_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and3387_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and3387_y0
.names h_u_cla32_and3387_y0 h_u_cla32_and3388_h_u_cla32_and3387_y0
1 1
.names h_u_cla32_and3386_y0 h_u_cla32_and3388_h_u_cla32_and3386_y0
1 1
.subckt and_gate _a=h_u_cla32_and3388_h_u_cla32_and3387_y0 _b=h_u_cla32_and3388_h_u_cla32_and3386_y0 _y0=h_u_cla32_and3388_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and3389_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and3389_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and3389_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and3389_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and3389_y0
.names h_u_cla32_and3389_y0 h_u_cla32_and3390_h_u_cla32_and3389_y0
1 1
.names h_u_cla32_and3388_y0 h_u_cla32_and3390_h_u_cla32_and3388_y0
1 1
.subckt and_gate _a=h_u_cla32_and3390_h_u_cla32_and3389_y0 _b=h_u_cla32_and3390_h_u_cla32_and3388_y0 _y0=h_u_cla32_and3390_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and3391_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and3391_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and3391_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and3391_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and3391_y0
.names h_u_cla32_and3391_y0 h_u_cla32_and3392_h_u_cla32_and3391_y0
1 1
.names h_u_cla32_and3390_y0 h_u_cla32_and3392_h_u_cla32_and3390_y0
1 1
.subckt and_gate _a=h_u_cla32_and3392_h_u_cla32_and3391_y0 _b=h_u_cla32_and3392_h_u_cla32_and3390_y0 _y0=h_u_cla32_and3392_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and3393_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and3393_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and3393_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and3393_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and3393_y0
.names h_u_cla32_and3393_y0 h_u_cla32_and3394_h_u_cla32_and3393_y0
1 1
.names h_u_cla32_and3392_y0 h_u_cla32_and3394_h_u_cla32_and3392_y0
1 1
.subckt and_gate _a=h_u_cla32_and3394_h_u_cla32_and3393_y0 _b=h_u_cla32_and3394_h_u_cla32_and3392_y0 _y0=h_u_cla32_and3394_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and3395_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and3395_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and3395_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and3395_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and3395_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and3396_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and3396_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and3396_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and3396_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and3396_y0
.names h_u_cla32_and3396_y0 h_u_cla32_and3397_h_u_cla32_and3396_y0
1 1
.names h_u_cla32_and3395_y0 h_u_cla32_and3397_h_u_cla32_and3395_y0
1 1
.subckt and_gate _a=h_u_cla32_and3397_h_u_cla32_and3396_y0 _b=h_u_cla32_and3397_h_u_cla32_and3395_y0 _y0=h_u_cla32_and3397_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and3398_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and3398_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and3398_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and3398_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and3398_y0
.names h_u_cla32_and3398_y0 h_u_cla32_and3399_h_u_cla32_and3398_y0
1 1
.names h_u_cla32_and3397_y0 h_u_cla32_and3399_h_u_cla32_and3397_y0
1 1
.subckt and_gate _a=h_u_cla32_and3399_h_u_cla32_and3398_y0 _b=h_u_cla32_and3399_h_u_cla32_and3397_y0 _y0=h_u_cla32_and3399_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and3400_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and3400_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and3400_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and3400_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and3400_y0
.names h_u_cla32_and3400_y0 h_u_cla32_and3401_h_u_cla32_and3400_y0
1 1
.names h_u_cla32_and3399_y0 h_u_cla32_and3401_h_u_cla32_and3399_y0
1 1
.subckt and_gate _a=h_u_cla32_and3401_h_u_cla32_and3400_y0 _b=h_u_cla32_and3401_h_u_cla32_and3399_y0 _y0=h_u_cla32_and3401_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and3402_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and3402_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and3402_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and3402_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and3402_y0
.names h_u_cla32_and3402_y0 h_u_cla32_and3403_h_u_cla32_and3402_y0
1 1
.names h_u_cla32_and3401_y0 h_u_cla32_and3403_h_u_cla32_and3401_y0
1 1
.subckt and_gate _a=h_u_cla32_and3403_h_u_cla32_and3402_y0 _b=h_u_cla32_and3403_h_u_cla32_and3401_y0 _y0=h_u_cla32_and3403_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and3404_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and3404_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and3404_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and3404_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and3404_y0
.names h_u_cla32_and3404_y0 h_u_cla32_and3405_h_u_cla32_and3404_y0
1 1
.names h_u_cla32_and3403_y0 h_u_cla32_and3405_h_u_cla32_and3403_y0
1 1
.subckt and_gate _a=h_u_cla32_and3405_h_u_cla32_and3404_y0 _b=h_u_cla32_and3405_h_u_cla32_and3403_y0 _y0=h_u_cla32_and3405_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and3406_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and3406_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and3406_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and3406_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and3406_y0
.names h_u_cla32_and3406_y0 h_u_cla32_and3407_h_u_cla32_and3406_y0
1 1
.names h_u_cla32_and3405_y0 h_u_cla32_and3407_h_u_cla32_and3405_y0
1 1
.subckt and_gate _a=h_u_cla32_and3407_h_u_cla32_and3406_y0 _b=h_u_cla32_and3407_h_u_cla32_and3405_y0 _y0=h_u_cla32_and3407_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and3408_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and3408_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and3408_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and3408_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and3408_y0
.names h_u_cla32_and3408_y0 h_u_cla32_and3409_h_u_cla32_and3408_y0
1 1
.names h_u_cla32_and3407_y0 h_u_cla32_and3409_h_u_cla32_and3407_y0
1 1
.subckt and_gate _a=h_u_cla32_and3409_h_u_cla32_and3408_y0 _b=h_u_cla32_and3409_h_u_cla32_and3407_y0 _y0=h_u_cla32_and3409_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and3410_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and3410_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and3410_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and3410_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and3410_y0
.names h_u_cla32_and3410_y0 h_u_cla32_and3411_h_u_cla32_and3410_y0
1 1
.names h_u_cla32_and3409_y0 h_u_cla32_and3411_h_u_cla32_and3409_y0
1 1
.subckt and_gate _a=h_u_cla32_and3411_h_u_cla32_and3410_y0 _b=h_u_cla32_and3411_h_u_cla32_and3409_y0 _y0=h_u_cla32_and3411_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and3412_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and3412_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and3412_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and3412_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and3412_y0
.names h_u_cla32_and3412_y0 h_u_cla32_and3413_h_u_cla32_and3412_y0
1 1
.names h_u_cla32_and3411_y0 h_u_cla32_and3413_h_u_cla32_and3411_y0
1 1
.subckt and_gate _a=h_u_cla32_and3413_h_u_cla32_and3412_y0 _b=h_u_cla32_and3413_h_u_cla32_and3411_y0 _y0=h_u_cla32_and3413_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and3414_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and3414_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and3414_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and3414_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and3414_y0
.names h_u_cla32_and3414_y0 h_u_cla32_and3415_h_u_cla32_and3414_y0
1 1
.names h_u_cla32_and3413_y0 h_u_cla32_and3415_h_u_cla32_and3413_y0
1 1
.subckt and_gate _a=h_u_cla32_and3415_h_u_cla32_and3414_y0 _b=h_u_cla32_and3415_h_u_cla32_and3413_y0 _y0=h_u_cla32_and3415_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and3416_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and3416_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and3416_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and3416_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and3416_y0
.names h_u_cla32_and3416_y0 h_u_cla32_and3417_h_u_cla32_and3416_y0
1 1
.names h_u_cla32_and3415_y0 h_u_cla32_and3417_h_u_cla32_and3415_y0
1 1
.subckt and_gate _a=h_u_cla32_and3417_h_u_cla32_and3416_y0 _b=h_u_cla32_and3417_h_u_cla32_and3415_y0 _y0=h_u_cla32_and3417_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and3418_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and3418_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and3418_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and3418_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and3418_y0
.names h_u_cla32_and3418_y0 h_u_cla32_and3419_h_u_cla32_and3418_y0
1 1
.names h_u_cla32_and3417_y0 h_u_cla32_and3419_h_u_cla32_and3417_y0
1 1
.subckt and_gate _a=h_u_cla32_and3419_h_u_cla32_and3418_y0 _b=h_u_cla32_and3419_h_u_cla32_and3417_y0 _y0=h_u_cla32_and3419_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and3420_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and3420_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and3420_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and3420_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and3420_y0
.names h_u_cla32_and3420_y0 h_u_cla32_and3421_h_u_cla32_and3420_y0
1 1
.names h_u_cla32_and3419_y0 h_u_cla32_and3421_h_u_cla32_and3419_y0
1 1
.subckt and_gate _a=h_u_cla32_and3421_h_u_cla32_and3420_y0 _b=h_u_cla32_and3421_h_u_cla32_and3419_y0 _y0=h_u_cla32_and3421_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and3422_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and3422_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and3422_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and3422_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and3422_y0
.names h_u_cla32_and3422_y0 h_u_cla32_and3423_h_u_cla32_and3422_y0
1 1
.names h_u_cla32_and3421_y0 h_u_cla32_and3423_h_u_cla32_and3421_y0
1 1
.subckt and_gate _a=h_u_cla32_and3423_h_u_cla32_and3422_y0 _b=h_u_cla32_and3423_h_u_cla32_and3421_y0 _y0=h_u_cla32_and3423_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and3424_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and3424_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and3424_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and3424_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and3424_y0
.names h_u_cla32_and3424_y0 h_u_cla32_and3425_h_u_cla32_and3424_y0
1 1
.names h_u_cla32_and3423_y0 h_u_cla32_and3425_h_u_cla32_and3423_y0
1 1
.subckt and_gate _a=h_u_cla32_and3425_h_u_cla32_and3424_y0 _b=h_u_cla32_and3425_h_u_cla32_and3423_y0 _y0=h_u_cla32_and3425_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and3426_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and3426_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and3426_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and3426_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and3426_y0
.names h_u_cla32_and3426_y0 h_u_cla32_and3427_h_u_cla32_and3426_y0
1 1
.names h_u_cla32_and3425_y0 h_u_cla32_and3427_h_u_cla32_and3425_y0
1 1
.subckt and_gate _a=h_u_cla32_and3427_h_u_cla32_and3426_y0 _b=h_u_cla32_and3427_h_u_cla32_and3425_y0 _y0=h_u_cla32_and3427_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and3428_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and3428_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and3428_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and3428_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and3428_y0
.names h_u_cla32_and3428_y0 h_u_cla32_and3429_h_u_cla32_and3428_y0
1 1
.names h_u_cla32_and3427_y0 h_u_cla32_and3429_h_u_cla32_and3427_y0
1 1
.subckt and_gate _a=h_u_cla32_and3429_h_u_cla32_and3428_y0 _b=h_u_cla32_and3429_h_u_cla32_and3427_y0 _y0=h_u_cla32_and3429_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and3430_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and3430_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and3430_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and3430_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and3430_y0
.names h_u_cla32_and3430_y0 h_u_cla32_and3431_h_u_cla32_and3430_y0
1 1
.names h_u_cla32_and3429_y0 h_u_cla32_and3431_h_u_cla32_and3429_y0
1 1
.subckt and_gate _a=h_u_cla32_and3431_h_u_cla32_and3430_y0 _b=h_u_cla32_and3431_h_u_cla32_and3429_y0 _y0=h_u_cla32_and3431_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and3432_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and3432_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and3432_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and3432_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and3432_y0
.names h_u_cla32_and3432_y0 h_u_cla32_and3433_h_u_cla32_and3432_y0
1 1
.names h_u_cla32_and3431_y0 h_u_cla32_and3433_h_u_cla32_and3431_y0
1 1
.subckt and_gate _a=h_u_cla32_and3433_h_u_cla32_and3432_y0 _b=h_u_cla32_and3433_h_u_cla32_and3431_y0 _y0=h_u_cla32_and3433_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and3434_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and3434_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and3434_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and3434_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and3434_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and3435_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and3435_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and3435_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and3435_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and3435_y0
.names h_u_cla32_and3435_y0 h_u_cla32_and3436_h_u_cla32_and3435_y0
1 1
.names h_u_cla32_and3434_y0 h_u_cla32_and3436_h_u_cla32_and3434_y0
1 1
.subckt and_gate _a=h_u_cla32_and3436_h_u_cla32_and3435_y0 _b=h_u_cla32_and3436_h_u_cla32_and3434_y0 _y0=h_u_cla32_and3436_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and3437_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and3437_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and3437_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and3437_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and3437_y0
.names h_u_cla32_and3437_y0 h_u_cla32_and3438_h_u_cla32_and3437_y0
1 1
.names h_u_cla32_and3436_y0 h_u_cla32_and3438_h_u_cla32_and3436_y0
1 1
.subckt and_gate _a=h_u_cla32_and3438_h_u_cla32_and3437_y0 _b=h_u_cla32_and3438_h_u_cla32_and3436_y0 _y0=h_u_cla32_and3438_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and3439_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and3439_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and3439_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and3439_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and3439_y0
.names h_u_cla32_and3439_y0 h_u_cla32_and3440_h_u_cla32_and3439_y0
1 1
.names h_u_cla32_and3438_y0 h_u_cla32_and3440_h_u_cla32_and3438_y0
1 1
.subckt and_gate _a=h_u_cla32_and3440_h_u_cla32_and3439_y0 _b=h_u_cla32_and3440_h_u_cla32_and3438_y0 _y0=h_u_cla32_and3440_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and3441_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and3441_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and3441_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and3441_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and3441_y0
.names h_u_cla32_and3441_y0 h_u_cla32_and3442_h_u_cla32_and3441_y0
1 1
.names h_u_cla32_and3440_y0 h_u_cla32_and3442_h_u_cla32_and3440_y0
1 1
.subckt and_gate _a=h_u_cla32_and3442_h_u_cla32_and3441_y0 _b=h_u_cla32_and3442_h_u_cla32_and3440_y0 _y0=h_u_cla32_and3442_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and3443_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and3443_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and3443_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and3443_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and3443_y0
.names h_u_cla32_and3443_y0 h_u_cla32_and3444_h_u_cla32_and3443_y0
1 1
.names h_u_cla32_and3442_y0 h_u_cla32_and3444_h_u_cla32_and3442_y0
1 1
.subckt and_gate _a=h_u_cla32_and3444_h_u_cla32_and3443_y0 _b=h_u_cla32_and3444_h_u_cla32_and3442_y0 _y0=h_u_cla32_and3444_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and3445_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and3445_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and3445_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and3445_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and3445_y0
.names h_u_cla32_and3445_y0 h_u_cla32_and3446_h_u_cla32_and3445_y0
1 1
.names h_u_cla32_and3444_y0 h_u_cla32_and3446_h_u_cla32_and3444_y0
1 1
.subckt and_gate _a=h_u_cla32_and3446_h_u_cla32_and3445_y0 _b=h_u_cla32_and3446_h_u_cla32_and3444_y0 _y0=h_u_cla32_and3446_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and3447_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and3447_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and3447_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and3447_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and3447_y0
.names h_u_cla32_and3447_y0 h_u_cla32_and3448_h_u_cla32_and3447_y0
1 1
.names h_u_cla32_and3446_y0 h_u_cla32_and3448_h_u_cla32_and3446_y0
1 1
.subckt and_gate _a=h_u_cla32_and3448_h_u_cla32_and3447_y0 _b=h_u_cla32_and3448_h_u_cla32_and3446_y0 _y0=h_u_cla32_and3448_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and3449_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and3449_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and3449_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and3449_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and3449_y0
.names h_u_cla32_and3449_y0 h_u_cla32_and3450_h_u_cla32_and3449_y0
1 1
.names h_u_cla32_and3448_y0 h_u_cla32_and3450_h_u_cla32_and3448_y0
1 1
.subckt and_gate _a=h_u_cla32_and3450_h_u_cla32_and3449_y0 _b=h_u_cla32_and3450_h_u_cla32_and3448_y0 _y0=h_u_cla32_and3450_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and3451_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and3451_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and3451_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and3451_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and3451_y0
.names h_u_cla32_and3451_y0 h_u_cla32_and3452_h_u_cla32_and3451_y0
1 1
.names h_u_cla32_and3450_y0 h_u_cla32_and3452_h_u_cla32_and3450_y0
1 1
.subckt and_gate _a=h_u_cla32_and3452_h_u_cla32_and3451_y0 _b=h_u_cla32_and3452_h_u_cla32_and3450_y0 _y0=h_u_cla32_and3452_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and3453_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and3453_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and3453_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and3453_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and3453_y0
.names h_u_cla32_and3453_y0 h_u_cla32_and3454_h_u_cla32_and3453_y0
1 1
.names h_u_cla32_and3452_y0 h_u_cla32_and3454_h_u_cla32_and3452_y0
1 1
.subckt and_gate _a=h_u_cla32_and3454_h_u_cla32_and3453_y0 _b=h_u_cla32_and3454_h_u_cla32_and3452_y0 _y0=h_u_cla32_and3454_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and3455_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and3455_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and3455_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and3455_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and3455_y0
.names h_u_cla32_and3455_y0 h_u_cla32_and3456_h_u_cla32_and3455_y0
1 1
.names h_u_cla32_and3454_y0 h_u_cla32_and3456_h_u_cla32_and3454_y0
1 1
.subckt and_gate _a=h_u_cla32_and3456_h_u_cla32_and3455_y0 _b=h_u_cla32_and3456_h_u_cla32_and3454_y0 _y0=h_u_cla32_and3456_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and3457_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and3457_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and3457_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and3457_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and3457_y0
.names h_u_cla32_and3457_y0 h_u_cla32_and3458_h_u_cla32_and3457_y0
1 1
.names h_u_cla32_and3456_y0 h_u_cla32_and3458_h_u_cla32_and3456_y0
1 1
.subckt and_gate _a=h_u_cla32_and3458_h_u_cla32_and3457_y0 _b=h_u_cla32_and3458_h_u_cla32_and3456_y0 _y0=h_u_cla32_and3458_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and3459_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and3459_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and3459_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and3459_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and3459_y0
.names h_u_cla32_and3459_y0 h_u_cla32_and3460_h_u_cla32_and3459_y0
1 1
.names h_u_cla32_and3458_y0 h_u_cla32_and3460_h_u_cla32_and3458_y0
1 1
.subckt and_gate _a=h_u_cla32_and3460_h_u_cla32_and3459_y0 _b=h_u_cla32_and3460_h_u_cla32_and3458_y0 _y0=h_u_cla32_and3460_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and3461_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and3461_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and3461_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and3461_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and3461_y0
.names h_u_cla32_and3461_y0 h_u_cla32_and3462_h_u_cla32_and3461_y0
1 1
.names h_u_cla32_and3460_y0 h_u_cla32_and3462_h_u_cla32_and3460_y0
1 1
.subckt and_gate _a=h_u_cla32_and3462_h_u_cla32_and3461_y0 _b=h_u_cla32_and3462_h_u_cla32_and3460_y0 _y0=h_u_cla32_and3462_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and3463_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and3463_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and3463_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and3463_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and3463_y0
.names h_u_cla32_and3463_y0 h_u_cla32_and3464_h_u_cla32_and3463_y0
1 1
.names h_u_cla32_and3462_y0 h_u_cla32_and3464_h_u_cla32_and3462_y0
1 1
.subckt and_gate _a=h_u_cla32_and3464_h_u_cla32_and3463_y0 _b=h_u_cla32_and3464_h_u_cla32_and3462_y0 _y0=h_u_cla32_and3464_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and3465_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and3465_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and3465_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and3465_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and3465_y0
.names h_u_cla32_and3465_y0 h_u_cla32_and3466_h_u_cla32_and3465_y0
1 1
.names h_u_cla32_and3464_y0 h_u_cla32_and3466_h_u_cla32_and3464_y0
1 1
.subckt and_gate _a=h_u_cla32_and3466_h_u_cla32_and3465_y0 _b=h_u_cla32_and3466_h_u_cla32_and3464_y0 _y0=h_u_cla32_and3466_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and3467_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and3467_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and3467_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and3467_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and3467_y0
.names h_u_cla32_and3467_y0 h_u_cla32_and3468_h_u_cla32_and3467_y0
1 1
.names h_u_cla32_and3466_y0 h_u_cla32_and3468_h_u_cla32_and3466_y0
1 1
.subckt and_gate _a=h_u_cla32_and3468_h_u_cla32_and3467_y0 _b=h_u_cla32_and3468_h_u_cla32_and3466_y0 _y0=h_u_cla32_and3468_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and3469_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and3469_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and3469_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and3469_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and3469_y0
.names h_u_cla32_and3469_y0 h_u_cla32_and3470_h_u_cla32_and3469_y0
1 1
.names h_u_cla32_and3468_y0 h_u_cla32_and3470_h_u_cla32_and3468_y0
1 1
.subckt and_gate _a=h_u_cla32_and3470_h_u_cla32_and3469_y0 _b=h_u_cla32_and3470_h_u_cla32_and3468_y0 _y0=h_u_cla32_and3470_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and3471_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3471_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3471_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and3471_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3471_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and3472_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3472_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3472_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and3472_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3472_y0
.names h_u_cla32_and3472_y0 h_u_cla32_and3473_h_u_cla32_and3472_y0
1 1
.names h_u_cla32_and3471_y0 h_u_cla32_and3473_h_u_cla32_and3471_y0
1 1
.subckt and_gate _a=h_u_cla32_and3473_h_u_cla32_and3472_y0 _b=h_u_cla32_and3473_h_u_cla32_and3471_y0 _y0=h_u_cla32_and3473_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and3474_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3474_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3474_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and3474_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3474_y0
.names h_u_cla32_and3474_y0 h_u_cla32_and3475_h_u_cla32_and3474_y0
1 1
.names h_u_cla32_and3473_y0 h_u_cla32_and3475_h_u_cla32_and3473_y0
1 1
.subckt and_gate _a=h_u_cla32_and3475_h_u_cla32_and3474_y0 _b=h_u_cla32_and3475_h_u_cla32_and3473_y0 _y0=h_u_cla32_and3475_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and3476_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3476_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3476_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and3476_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3476_y0
.names h_u_cla32_and3476_y0 h_u_cla32_and3477_h_u_cla32_and3476_y0
1 1
.names h_u_cla32_and3475_y0 h_u_cla32_and3477_h_u_cla32_and3475_y0
1 1
.subckt and_gate _a=h_u_cla32_and3477_h_u_cla32_and3476_y0 _b=h_u_cla32_and3477_h_u_cla32_and3475_y0 _y0=h_u_cla32_and3477_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and3478_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3478_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3478_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and3478_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3478_y0
.names h_u_cla32_and3478_y0 h_u_cla32_and3479_h_u_cla32_and3478_y0
1 1
.names h_u_cla32_and3477_y0 h_u_cla32_and3479_h_u_cla32_and3477_y0
1 1
.subckt and_gate _a=h_u_cla32_and3479_h_u_cla32_and3478_y0 _b=h_u_cla32_and3479_h_u_cla32_and3477_y0 _y0=h_u_cla32_and3479_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and3480_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3480_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3480_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and3480_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3480_y0
.names h_u_cla32_and3480_y0 h_u_cla32_and3481_h_u_cla32_and3480_y0
1 1
.names h_u_cla32_and3479_y0 h_u_cla32_and3481_h_u_cla32_and3479_y0
1 1
.subckt and_gate _a=h_u_cla32_and3481_h_u_cla32_and3480_y0 _b=h_u_cla32_and3481_h_u_cla32_and3479_y0 _y0=h_u_cla32_and3481_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and3482_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3482_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3482_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and3482_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3482_y0
.names h_u_cla32_and3482_y0 h_u_cla32_and3483_h_u_cla32_and3482_y0
1 1
.names h_u_cla32_and3481_y0 h_u_cla32_and3483_h_u_cla32_and3481_y0
1 1
.subckt and_gate _a=h_u_cla32_and3483_h_u_cla32_and3482_y0 _b=h_u_cla32_and3483_h_u_cla32_and3481_y0 _y0=h_u_cla32_and3483_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and3484_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3484_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3484_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and3484_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3484_y0
.names h_u_cla32_and3484_y0 h_u_cla32_and3485_h_u_cla32_and3484_y0
1 1
.names h_u_cla32_and3483_y0 h_u_cla32_and3485_h_u_cla32_and3483_y0
1 1
.subckt and_gate _a=h_u_cla32_and3485_h_u_cla32_and3484_y0 _b=h_u_cla32_and3485_h_u_cla32_and3483_y0 _y0=h_u_cla32_and3485_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and3486_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3486_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3486_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and3486_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3486_y0
.names h_u_cla32_and3486_y0 h_u_cla32_and3487_h_u_cla32_and3486_y0
1 1
.names h_u_cla32_and3485_y0 h_u_cla32_and3487_h_u_cla32_and3485_y0
1 1
.subckt and_gate _a=h_u_cla32_and3487_h_u_cla32_and3486_y0 _b=h_u_cla32_and3487_h_u_cla32_and3485_y0 _y0=h_u_cla32_and3487_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and3488_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3488_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3488_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and3488_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3488_y0
.names h_u_cla32_and3488_y0 h_u_cla32_and3489_h_u_cla32_and3488_y0
1 1
.names h_u_cla32_and3487_y0 h_u_cla32_and3489_h_u_cla32_and3487_y0
1 1
.subckt and_gate _a=h_u_cla32_and3489_h_u_cla32_and3488_y0 _b=h_u_cla32_and3489_h_u_cla32_and3487_y0 _y0=h_u_cla32_and3489_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and3490_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3490_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3490_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and3490_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3490_y0
.names h_u_cla32_and3490_y0 h_u_cla32_and3491_h_u_cla32_and3490_y0
1 1
.names h_u_cla32_and3489_y0 h_u_cla32_and3491_h_u_cla32_and3489_y0
1 1
.subckt and_gate _a=h_u_cla32_and3491_h_u_cla32_and3490_y0 _b=h_u_cla32_and3491_h_u_cla32_and3489_y0 _y0=h_u_cla32_and3491_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and3492_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3492_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3492_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and3492_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3492_y0
.names h_u_cla32_and3492_y0 h_u_cla32_and3493_h_u_cla32_and3492_y0
1 1
.names h_u_cla32_and3491_y0 h_u_cla32_and3493_h_u_cla32_and3491_y0
1 1
.subckt and_gate _a=h_u_cla32_and3493_h_u_cla32_and3492_y0 _b=h_u_cla32_and3493_h_u_cla32_and3491_y0 _y0=h_u_cla32_and3493_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and3494_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3494_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3494_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and3494_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3494_y0
.names h_u_cla32_and3494_y0 h_u_cla32_and3495_h_u_cla32_and3494_y0
1 1
.names h_u_cla32_and3493_y0 h_u_cla32_and3495_h_u_cla32_and3493_y0
1 1
.subckt and_gate _a=h_u_cla32_and3495_h_u_cla32_and3494_y0 _b=h_u_cla32_and3495_h_u_cla32_and3493_y0 _y0=h_u_cla32_and3495_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and3496_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3496_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3496_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and3496_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3496_y0
.names h_u_cla32_and3496_y0 h_u_cla32_and3497_h_u_cla32_and3496_y0
1 1
.names h_u_cla32_and3495_y0 h_u_cla32_and3497_h_u_cla32_and3495_y0
1 1
.subckt and_gate _a=h_u_cla32_and3497_h_u_cla32_and3496_y0 _b=h_u_cla32_and3497_h_u_cla32_and3495_y0 _y0=h_u_cla32_and3497_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and3498_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3498_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3498_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and3498_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3498_y0
.names h_u_cla32_and3498_y0 h_u_cla32_and3499_h_u_cla32_and3498_y0
1 1
.names h_u_cla32_and3497_y0 h_u_cla32_and3499_h_u_cla32_and3497_y0
1 1
.subckt and_gate _a=h_u_cla32_and3499_h_u_cla32_and3498_y0 _b=h_u_cla32_and3499_h_u_cla32_and3497_y0 _y0=h_u_cla32_and3499_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and3500_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3500_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3500_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and3500_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3500_y0
.names h_u_cla32_and3500_y0 h_u_cla32_and3501_h_u_cla32_and3500_y0
1 1
.names h_u_cla32_and3499_y0 h_u_cla32_and3501_h_u_cla32_and3499_y0
1 1
.subckt and_gate _a=h_u_cla32_and3501_h_u_cla32_and3500_y0 _b=h_u_cla32_and3501_h_u_cla32_and3499_y0 _y0=h_u_cla32_and3501_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and3502_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3502_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3502_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and3502_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3502_y0
.names h_u_cla32_and3502_y0 h_u_cla32_and3503_h_u_cla32_and3502_y0
1 1
.names h_u_cla32_and3501_y0 h_u_cla32_and3503_h_u_cla32_and3501_y0
1 1
.subckt and_gate _a=h_u_cla32_and3503_h_u_cla32_and3502_y0 _b=h_u_cla32_and3503_h_u_cla32_and3501_y0 _y0=h_u_cla32_and3503_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and3504_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3504_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3504_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and3504_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3504_y0
.names h_u_cla32_and3504_y0 h_u_cla32_and3505_h_u_cla32_and3504_y0
1 1
.names h_u_cla32_and3503_y0 h_u_cla32_and3505_h_u_cla32_and3503_y0
1 1
.subckt and_gate _a=h_u_cla32_and3505_h_u_cla32_and3504_y0 _b=h_u_cla32_and3505_h_u_cla32_and3503_y0 _y0=h_u_cla32_and3505_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and3506_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and3506_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and3506_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and3506_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and3506_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and3507_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and3507_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and3507_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and3507_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and3507_y0
.names h_u_cla32_and3507_y0 h_u_cla32_and3508_h_u_cla32_and3507_y0
1 1
.names h_u_cla32_and3506_y0 h_u_cla32_and3508_h_u_cla32_and3506_y0
1 1
.subckt and_gate _a=h_u_cla32_and3508_h_u_cla32_and3507_y0 _b=h_u_cla32_and3508_h_u_cla32_and3506_y0 _y0=h_u_cla32_and3508_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and3509_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and3509_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and3509_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and3509_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and3509_y0
.names h_u_cla32_and3509_y0 h_u_cla32_and3510_h_u_cla32_and3509_y0
1 1
.names h_u_cla32_and3508_y0 h_u_cla32_and3510_h_u_cla32_and3508_y0
1 1
.subckt and_gate _a=h_u_cla32_and3510_h_u_cla32_and3509_y0 _b=h_u_cla32_and3510_h_u_cla32_and3508_y0 _y0=h_u_cla32_and3510_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and3511_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and3511_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and3511_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and3511_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and3511_y0
.names h_u_cla32_and3511_y0 h_u_cla32_and3512_h_u_cla32_and3511_y0
1 1
.names h_u_cla32_and3510_y0 h_u_cla32_and3512_h_u_cla32_and3510_y0
1 1
.subckt and_gate _a=h_u_cla32_and3512_h_u_cla32_and3511_y0 _b=h_u_cla32_and3512_h_u_cla32_and3510_y0 _y0=h_u_cla32_and3512_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and3513_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and3513_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and3513_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and3513_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and3513_y0
.names h_u_cla32_and3513_y0 h_u_cla32_and3514_h_u_cla32_and3513_y0
1 1
.names h_u_cla32_and3512_y0 h_u_cla32_and3514_h_u_cla32_and3512_y0
1 1
.subckt and_gate _a=h_u_cla32_and3514_h_u_cla32_and3513_y0 _b=h_u_cla32_and3514_h_u_cla32_and3512_y0 _y0=h_u_cla32_and3514_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and3515_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and3515_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and3515_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and3515_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and3515_y0
.names h_u_cla32_and3515_y0 h_u_cla32_and3516_h_u_cla32_and3515_y0
1 1
.names h_u_cla32_and3514_y0 h_u_cla32_and3516_h_u_cla32_and3514_y0
1 1
.subckt and_gate _a=h_u_cla32_and3516_h_u_cla32_and3515_y0 _b=h_u_cla32_and3516_h_u_cla32_and3514_y0 _y0=h_u_cla32_and3516_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and3517_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and3517_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and3517_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and3517_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and3517_y0
.names h_u_cla32_and3517_y0 h_u_cla32_and3518_h_u_cla32_and3517_y0
1 1
.names h_u_cla32_and3516_y0 h_u_cla32_and3518_h_u_cla32_and3516_y0
1 1
.subckt and_gate _a=h_u_cla32_and3518_h_u_cla32_and3517_y0 _b=h_u_cla32_and3518_h_u_cla32_and3516_y0 _y0=h_u_cla32_and3518_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and3519_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and3519_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and3519_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and3519_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and3519_y0
.names h_u_cla32_and3519_y0 h_u_cla32_and3520_h_u_cla32_and3519_y0
1 1
.names h_u_cla32_and3518_y0 h_u_cla32_and3520_h_u_cla32_and3518_y0
1 1
.subckt and_gate _a=h_u_cla32_and3520_h_u_cla32_and3519_y0 _b=h_u_cla32_and3520_h_u_cla32_and3518_y0 _y0=h_u_cla32_and3520_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and3521_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and3521_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and3521_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and3521_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and3521_y0
.names h_u_cla32_and3521_y0 h_u_cla32_and3522_h_u_cla32_and3521_y0
1 1
.names h_u_cla32_and3520_y0 h_u_cla32_and3522_h_u_cla32_and3520_y0
1 1
.subckt and_gate _a=h_u_cla32_and3522_h_u_cla32_and3521_y0 _b=h_u_cla32_and3522_h_u_cla32_and3520_y0 _y0=h_u_cla32_and3522_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and3523_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and3523_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and3523_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and3523_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and3523_y0
.names h_u_cla32_and3523_y0 h_u_cla32_and3524_h_u_cla32_and3523_y0
1 1
.names h_u_cla32_and3522_y0 h_u_cla32_and3524_h_u_cla32_and3522_y0
1 1
.subckt and_gate _a=h_u_cla32_and3524_h_u_cla32_and3523_y0 _b=h_u_cla32_and3524_h_u_cla32_and3522_y0 _y0=h_u_cla32_and3524_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and3525_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and3525_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and3525_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and3525_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and3525_y0
.names h_u_cla32_and3525_y0 h_u_cla32_and3526_h_u_cla32_and3525_y0
1 1
.names h_u_cla32_and3524_y0 h_u_cla32_and3526_h_u_cla32_and3524_y0
1 1
.subckt and_gate _a=h_u_cla32_and3526_h_u_cla32_and3525_y0 _b=h_u_cla32_and3526_h_u_cla32_and3524_y0 _y0=h_u_cla32_and3526_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and3527_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and3527_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and3527_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and3527_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and3527_y0
.names h_u_cla32_and3527_y0 h_u_cla32_and3528_h_u_cla32_and3527_y0
1 1
.names h_u_cla32_and3526_y0 h_u_cla32_and3528_h_u_cla32_and3526_y0
1 1
.subckt and_gate _a=h_u_cla32_and3528_h_u_cla32_and3527_y0 _b=h_u_cla32_and3528_h_u_cla32_and3526_y0 _y0=h_u_cla32_and3528_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and3529_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and3529_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and3529_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and3529_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and3529_y0
.names h_u_cla32_and3529_y0 h_u_cla32_and3530_h_u_cla32_and3529_y0
1 1
.names h_u_cla32_and3528_y0 h_u_cla32_and3530_h_u_cla32_and3528_y0
1 1
.subckt and_gate _a=h_u_cla32_and3530_h_u_cla32_and3529_y0 _b=h_u_cla32_and3530_h_u_cla32_and3528_y0 _y0=h_u_cla32_and3530_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and3531_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and3531_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and3531_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and3531_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and3531_y0
.names h_u_cla32_and3531_y0 h_u_cla32_and3532_h_u_cla32_and3531_y0
1 1
.names h_u_cla32_and3530_y0 h_u_cla32_and3532_h_u_cla32_and3530_y0
1 1
.subckt and_gate _a=h_u_cla32_and3532_h_u_cla32_and3531_y0 _b=h_u_cla32_and3532_h_u_cla32_and3530_y0 _y0=h_u_cla32_and3532_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and3533_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and3533_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and3533_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and3533_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and3533_y0
.names h_u_cla32_and3533_y0 h_u_cla32_and3534_h_u_cla32_and3533_y0
1 1
.names h_u_cla32_and3532_y0 h_u_cla32_and3534_h_u_cla32_and3532_y0
1 1
.subckt and_gate _a=h_u_cla32_and3534_h_u_cla32_and3533_y0 _b=h_u_cla32_and3534_h_u_cla32_and3532_y0 _y0=h_u_cla32_and3534_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and3535_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and3535_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and3535_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and3535_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and3535_y0
.names h_u_cla32_and3535_y0 h_u_cla32_and3536_h_u_cla32_and3535_y0
1 1
.names h_u_cla32_and3534_y0 h_u_cla32_and3536_h_u_cla32_and3534_y0
1 1
.subckt and_gate _a=h_u_cla32_and3536_h_u_cla32_and3535_y0 _b=h_u_cla32_and3536_h_u_cla32_and3534_y0 _y0=h_u_cla32_and3536_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and3537_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and3537_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and3537_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and3537_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and3537_y0
.names h_u_cla32_and3537_y0 h_u_cla32_and3538_h_u_cla32_and3537_y0
1 1
.names h_u_cla32_and3536_y0 h_u_cla32_and3538_h_u_cla32_and3536_y0
1 1
.subckt and_gate _a=h_u_cla32_and3538_h_u_cla32_and3537_y0 _b=h_u_cla32_and3538_h_u_cla32_and3536_y0 _y0=h_u_cla32_and3538_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and3539_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and3539_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and3539_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and3539_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and3539_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and3540_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and3540_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and3540_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and3540_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and3540_y0
.names h_u_cla32_and3540_y0 h_u_cla32_and3541_h_u_cla32_and3540_y0
1 1
.names h_u_cla32_and3539_y0 h_u_cla32_and3541_h_u_cla32_and3539_y0
1 1
.subckt and_gate _a=h_u_cla32_and3541_h_u_cla32_and3540_y0 _b=h_u_cla32_and3541_h_u_cla32_and3539_y0 _y0=h_u_cla32_and3541_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and3542_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and3542_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and3542_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and3542_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and3542_y0
.names h_u_cla32_and3542_y0 h_u_cla32_and3543_h_u_cla32_and3542_y0
1 1
.names h_u_cla32_and3541_y0 h_u_cla32_and3543_h_u_cla32_and3541_y0
1 1
.subckt and_gate _a=h_u_cla32_and3543_h_u_cla32_and3542_y0 _b=h_u_cla32_and3543_h_u_cla32_and3541_y0 _y0=h_u_cla32_and3543_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and3544_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and3544_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and3544_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and3544_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and3544_y0
.names h_u_cla32_and3544_y0 h_u_cla32_and3545_h_u_cla32_and3544_y0
1 1
.names h_u_cla32_and3543_y0 h_u_cla32_and3545_h_u_cla32_and3543_y0
1 1
.subckt and_gate _a=h_u_cla32_and3545_h_u_cla32_and3544_y0 _b=h_u_cla32_and3545_h_u_cla32_and3543_y0 _y0=h_u_cla32_and3545_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and3546_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and3546_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and3546_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and3546_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and3546_y0
.names h_u_cla32_and3546_y0 h_u_cla32_and3547_h_u_cla32_and3546_y0
1 1
.names h_u_cla32_and3545_y0 h_u_cla32_and3547_h_u_cla32_and3545_y0
1 1
.subckt and_gate _a=h_u_cla32_and3547_h_u_cla32_and3546_y0 _b=h_u_cla32_and3547_h_u_cla32_and3545_y0 _y0=h_u_cla32_and3547_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and3548_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and3548_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and3548_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and3548_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and3548_y0
.names h_u_cla32_and3548_y0 h_u_cla32_and3549_h_u_cla32_and3548_y0
1 1
.names h_u_cla32_and3547_y0 h_u_cla32_and3549_h_u_cla32_and3547_y0
1 1
.subckt and_gate _a=h_u_cla32_and3549_h_u_cla32_and3548_y0 _b=h_u_cla32_and3549_h_u_cla32_and3547_y0 _y0=h_u_cla32_and3549_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and3550_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and3550_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and3550_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and3550_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and3550_y0
.names h_u_cla32_and3550_y0 h_u_cla32_and3551_h_u_cla32_and3550_y0
1 1
.names h_u_cla32_and3549_y0 h_u_cla32_and3551_h_u_cla32_and3549_y0
1 1
.subckt and_gate _a=h_u_cla32_and3551_h_u_cla32_and3550_y0 _b=h_u_cla32_and3551_h_u_cla32_and3549_y0 _y0=h_u_cla32_and3551_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and3552_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and3552_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and3552_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and3552_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and3552_y0
.names h_u_cla32_and3552_y0 h_u_cla32_and3553_h_u_cla32_and3552_y0
1 1
.names h_u_cla32_and3551_y0 h_u_cla32_and3553_h_u_cla32_and3551_y0
1 1
.subckt and_gate _a=h_u_cla32_and3553_h_u_cla32_and3552_y0 _b=h_u_cla32_and3553_h_u_cla32_and3551_y0 _y0=h_u_cla32_and3553_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and3554_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and3554_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and3554_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and3554_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and3554_y0
.names h_u_cla32_and3554_y0 h_u_cla32_and3555_h_u_cla32_and3554_y0
1 1
.names h_u_cla32_and3553_y0 h_u_cla32_and3555_h_u_cla32_and3553_y0
1 1
.subckt and_gate _a=h_u_cla32_and3555_h_u_cla32_and3554_y0 _b=h_u_cla32_and3555_h_u_cla32_and3553_y0 _y0=h_u_cla32_and3555_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and3556_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and3556_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and3556_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and3556_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and3556_y0
.names h_u_cla32_and3556_y0 h_u_cla32_and3557_h_u_cla32_and3556_y0
1 1
.names h_u_cla32_and3555_y0 h_u_cla32_and3557_h_u_cla32_and3555_y0
1 1
.subckt and_gate _a=h_u_cla32_and3557_h_u_cla32_and3556_y0 _b=h_u_cla32_and3557_h_u_cla32_and3555_y0 _y0=h_u_cla32_and3557_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and3558_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and3558_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and3558_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and3558_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and3558_y0
.names h_u_cla32_and3558_y0 h_u_cla32_and3559_h_u_cla32_and3558_y0
1 1
.names h_u_cla32_and3557_y0 h_u_cla32_and3559_h_u_cla32_and3557_y0
1 1
.subckt and_gate _a=h_u_cla32_and3559_h_u_cla32_and3558_y0 _b=h_u_cla32_and3559_h_u_cla32_and3557_y0 _y0=h_u_cla32_and3559_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and3560_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and3560_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and3560_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and3560_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and3560_y0
.names h_u_cla32_and3560_y0 h_u_cla32_and3561_h_u_cla32_and3560_y0
1 1
.names h_u_cla32_and3559_y0 h_u_cla32_and3561_h_u_cla32_and3559_y0
1 1
.subckt and_gate _a=h_u_cla32_and3561_h_u_cla32_and3560_y0 _b=h_u_cla32_and3561_h_u_cla32_and3559_y0 _y0=h_u_cla32_and3561_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and3562_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and3562_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and3562_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and3562_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and3562_y0
.names h_u_cla32_and3562_y0 h_u_cla32_and3563_h_u_cla32_and3562_y0
1 1
.names h_u_cla32_and3561_y0 h_u_cla32_and3563_h_u_cla32_and3561_y0
1 1
.subckt and_gate _a=h_u_cla32_and3563_h_u_cla32_and3562_y0 _b=h_u_cla32_and3563_h_u_cla32_and3561_y0 _y0=h_u_cla32_and3563_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and3564_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and3564_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and3564_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and3564_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and3564_y0
.names h_u_cla32_and3564_y0 h_u_cla32_and3565_h_u_cla32_and3564_y0
1 1
.names h_u_cla32_and3563_y0 h_u_cla32_and3565_h_u_cla32_and3563_y0
1 1
.subckt and_gate _a=h_u_cla32_and3565_h_u_cla32_and3564_y0 _b=h_u_cla32_and3565_h_u_cla32_and3563_y0 _y0=h_u_cla32_and3565_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and3566_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and3566_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and3566_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and3566_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and3566_y0
.names h_u_cla32_and3566_y0 h_u_cla32_and3567_h_u_cla32_and3566_y0
1 1
.names h_u_cla32_and3565_y0 h_u_cla32_and3567_h_u_cla32_and3565_y0
1 1
.subckt and_gate _a=h_u_cla32_and3567_h_u_cla32_and3566_y0 _b=h_u_cla32_and3567_h_u_cla32_and3565_y0 _y0=h_u_cla32_and3567_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and3568_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and3568_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and3568_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and3568_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and3568_y0
.names h_u_cla32_and3568_y0 h_u_cla32_and3569_h_u_cla32_and3568_y0
1 1
.names h_u_cla32_and3567_y0 h_u_cla32_and3569_h_u_cla32_and3567_y0
1 1
.subckt and_gate _a=h_u_cla32_and3569_h_u_cla32_and3568_y0 _b=h_u_cla32_and3569_h_u_cla32_and3567_y0 _y0=h_u_cla32_and3569_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and3570_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and3570_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and3570_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and3570_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and3570_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and3571_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and3571_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and3571_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and3571_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and3571_y0
.names h_u_cla32_and3571_y0 h_u_cla32_and3572_h_u_cla32_and3571_y0
1 1
.names h_u_cla32_and3570_y0 h_u_cla32_and3572_h_u_cla32_and3570_y0
1 1
.subckt and_gate _a=h_u_cla32_and3572_h_u_cla32_and3571_y0 _b=h_u_cla32_and3572_h_u_cla32_and3570_y0 _y0=h_u_cla32_and3572_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and3573_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and3573_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and3573_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and3573_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and3573_y0
.names h_u_cla32_and3573_y0 h_u_cla32_and3574_h_u_cla32_and3573_y0
1 1
.names h_u_cla32_and3572_y0 h_u_cla32_and3574_h_u_cla32_and3572_y0
1 1
.subckt and_gate _a=h_u_cla32_and3574_h_u_cla32_and3573_y0 _b=h_u_cla32_and3574_h_u_cla32_and3572_y0 _y0=h_u_cla32_and3574_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and3575_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and3575_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and3575_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and3575_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and3575_y0
.names h_u_cla32_and3575_y0 h_u_cla32_and3576_h_u_cla32_and3575_y0
1 1
.names h_u_cla32_and3574_y0 h_u_cla32_and3576_h_u_cla32_and3574_y0
1 1
.subckt and_gate _a=h_u_cla32_and3576_h_u_cla32_and3575_y0 _b=h_u_cla32_and3576_h_u_cla32_and3574_y0 _y0=h_u_cla32_and3576_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and3577_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and3577_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and3577_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and3577_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and3577_y0
.names h_u_cla32_and3577_y0 h_u_cla32_and3578_h_u_cla32_and3577_y0
1 1
.names h_u_cla32_and3576_y0 h_u_cla32_and3578_h_u_cla32_and3576_y0
1 1
.subckt and_gate _a=h_u_cla32_and3578_h_u_cla32_and3577_y0 _b=h_u_cla32_and3578_h_u_cla32_and3576_y0 _y0=h_u_cla32_and3578_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and3579_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and3579_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and3579_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and3579_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and3579_y0
.names h_u_cla32_and3579_y0 h_u_cla32_and3580_h_u_cla32_and3579_y0
1 1
.names h_u_cla32_and3578_y0 h_u_cla32_and3580_h_u_cla32_and3578_y0
1 1
.subckt and_gate _a=h_u_cla32_and3580_h_u_cla32_and3579_y0 _b=h_u_cla32_and3580_h_u_cla32_and3578_y0 _y0=h_u_cla32_and3580_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and3581_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and3581_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and3581_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and3581_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and3581_y0
.names h_u_cla32_and3581_y0 h_u_cla32_and3582_h_u_cla32_and3581_y0
1 1
.names h_u_cla32_and3580_y0 h_u_cla32_and3582_h_u_cla32_and3580_y0
1 1
.subckt and_gate _a=h_u_cla32_and3582_h_u_cla32_and3581_y0 _b=h_u_cla32_and3582_h_u_cla32_and3580_y0 _y0=h_u_cla32_and3582_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and3583_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and3583_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and3583_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and3583_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and3583_y0
.names h_u_cla32_and3583_y0 h_u_cla32_and3584_h_u_cla32_and3583_y0
1 1
.names h_u_cla32_and3582_y0 h_u_cla32_and3584_h_u_cla32_and3582_y0
1 1
.subckt and_gate _a=h_u_cla32_and3584_h_u_cla32_and3583_y0 _b=h_u_cla32_and3584_h_u_cla32_and3582_y0 _y0=h_u_cla32_and3584_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and3585_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and3585_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and3585_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and3585_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and3585_y0
.names h_u_cla32_and3585_y0 h_u_cla32_and3586_h_u_cla32_and3585_y0
1 1
.names h_u_cla32_and3584_y0 h_u_cla32_and3586_h_u_cla32_and3584_y0
1 1
.subckt and_gate _a=h_u_cla32_and3586_h_u_cla32_and3585_y0 _b=h_u_cla32_and3586_h_u_cla32_and3584_y0 _y0=h_u_cla32_and3586_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and3587_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and3587_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and3587_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and3587_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and3587_y0
.names h_u_cla32_and3587_y0 h_u_cla32_and3588_h_u_cla32_and3587_y0
1 1
.names h_u_cla32_and3586_y0 h_u_cla32_and3588_h_u_cla32_and3586_y0
1 1
.subckt and_gate _a=h_u_cla32_and3588_h_u_cla32_and3587_y0 _b=h_u_cla32_and3588_h_u_cla32_and3586_y0 _y0=h_u_cla32_and3588_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and3589_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and3589_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and3589_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and3589_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and3589_y0
.names h_u_cla32_and3589_y0 h_u_cla32_and3590_h_u_cla32_and3589_y0
1 1
.names h_u_cla32_and3588_y0 h_u_cla32_and3590_h_u_cla32_and3588_y0
1 1
.subckt and_gate _a=h_u_cla32_and3590_h_u_cla32_and3589_y0 _b=h_u_cla32_and3590_h_u_cla32_and3588_y0 _y0=h_u_cla32_and3590_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and3591_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and3591_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and3591_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and3591_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and3591_y0
.names h_u_cla32_and3591_y0 h_u_cla32_and3592_h_u_cla32_and3591_y0
1 1
.names h_u_cla32_and3590_y0 h_u_cla32_and3592_h_u_cla32_and3590_y0
1 1
.subckt and_gate _a=h_u_cla32_and3592_h_u_cla32_and3591_y0 _b=h_u_cla32_and3592_h_u_cla32_and3590_y0 _y0=h_u_cla32_and3592_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and3593_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and3593_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and3593_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and3593_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and3593_y0
.names h_u_cla32_and3593_y0 h_u_cla32_and3594_h_u_cla32_and3593_y0
1 1
.names h_u_cla32_and3592_y0 h_u_cla32_and3594_h_u_cla32_and3592_y0
1 1
.subckt and_gate _a=h_u_cla32_and3594_h_u_cla32_and3593_y0 _b=h_u_cla32_and3594_h_u_cla32_and3592_y0 _y0=h_u_cla32_and3594_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and3595_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and3595_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and3595_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and3595_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and3595_y0
.names h_u_cla32_and3595_y0 h_u_cla32_and3596_h_u_cla32_and3595_y0
1 1
.names h_u_cla32_and3594_y0 h_u_cla32_and3596_h_u_cla32_and3594_y0
1 1
.subckt and_gate _a=h_u_cla32_and3596_h_u_cla32_and3595_y0 _b=h_u_cla32_and3596_h_u_cla32_and3594_y0 _y0=h_u_cla32_and3596_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and3597_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and3597_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and3597_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and3597_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and3597_y0
.names h_u_cla32_and3597_y0 h_u_cla32_and3598_h_u_cla32_and3597_y0
1 1
.names h_u_cla32_and3596_y0 h_u_cla32_and3598_h_u_cla32_and3596_y0
1 1
.subckt and_gate _a=h_u_cla32_and3598_h_u_cla32_and3597_y0 _b=h_u_cla32_and3598_h_u_cla32_and3596_y0 _y0=h_u_cla32_and3598_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and3599_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and3599_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and3599_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and3599_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and3599_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and3600_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and3600_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and3600_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and3600_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and3600_y0
.names h_u_cla32_and3600_y0 h_u_cla32_and3601_h_u_cla32_and3600_y0
1 1
.names h_u_cla32_and3599_y0 h_u_cla32_and3601_h_u_cla32_and3599_y0
1 1
.subckt and_gate _a=h_u_cla32_and3601_h_u_cla32_and3600_y0 _b=h_u_cla32_and3601_h_u_cla32_and3599_y0 _y0=h_u_cla32_and3601_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and3602_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and3602_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and3602_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and3602_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and3602_y0
.names h_u_cla32_and3602_y0 h_u_cla32_and3603_h_u_cla32_and3602_y0
1 1
.names h_u_cla32_and3601_y0 h_u_cla32_and3603_h_u_cla32_and3601_y0
1 1
.subckt and_gate _a=h_u_cla32_and3603_h_u_cla32_and3602_y0 _b=h_u_cla32_and3603_h_u_cla32_and3601_y0 _y0=h_u_cla32_and3603_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and3604_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and3604_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and3604_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and3604_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and3604_y0
.names h_u_cla32_and3604_y0 h_u_cla32_and3605_h_u_cla32_and3604_y0
1 1
.names h_u_cla32_and3603_y0 h_u_cla32_and3605_h_u_cla32_and3603_y0
1 1
.subckt and_gate _a=h_u_cla32_and3605_h_u_cla32_and3604_y0 _b=h_u_cla32_and3605_h_u_cla32_and3603_y0 _y0=h_u_cla32_and3605_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and3606_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and3606_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and3606_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and3606_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and3606_y0
.names h_u_cla32_and3606_y0 h_u_cla32_and3607_h_u_cla32_and3606_y0
1 1
.names h_u_cla32_and3605_y0 h_u_cla32_and3607_h_u_cla32_and3605_y0
1 1
.subckt and_gate _a=h_u_cla32_and3607_h_u_cla32_and3606_y0 _b=h_u_cla32_and3607_h_u_cla32_and3605_y0 _y0=h_u_cla32_and3607_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and3608_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and3608_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and3608_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and3608_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and3608_y0
.names h_u_cla32_and3608_y0 h_u_cla32_and3609_h_u_cla32_and3608_y0
1 1
.names h_u_cla32_and3607_y0 h_u_cla32_and3609_h_u_cla32_and3607_y0
1 1
.subckt and_gate _a=h_u_cla32_and3609_h_u_cla32_and3608_y0 _b=h_u_cla32_and3609_h_u_cla32_and3607_y0 _y0=h_u_cla32_and3609_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and3610_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and3610_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and3610_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and3610_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and3610_y0
.names h_u_cla32_and3610_y0 h_u_cla32_and3611_h_u_cla32_and3610_y0
1 1
.names h_u_cla32_and3609_y0 h_u_cla32_and3611_h_u_cla32_and3609_y0
1 1
.subckt and_gate _a=h_u_cla32_and3611_h_u_cla32_and3610_y0 _b=h_u_cla32_and3611_h_u_cla32_and3609_y0 _y0=h_u_cla32_and3611_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and3612_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and3612_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and3612_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and3612_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and3612_y0
.names h_u_cla32_and3612_y0 h_u_cla32_and3613_h_u_cla32_and3612_y0
1 1
.names h_u_cla32_and3611_y0 h_u_cla32_and3613_h_u_cla32_and3611_y0
1 1
.subckt and_gate _a=h_u_cla32_and3613_h_u_cla32_and3612_y0 _b=h_u_cla32_and3613_h_u_cla32_and3611_y0 _y0=h_u_cla32_and3613_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and3614_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and3614_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and3614_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and3614_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and3614_y0
.names h_u_cla32_and3614_y0 h_u_cla32_and3615_h_u_cla32_and3614_y0
1 1
.names h_u_cla32_and3613_y0 h_u_cla32_and3615_h_u_cla32_and3613_y0
1 1
.subckt and_gate _a=h_u_cla32_and3615_h_u_cla32_and3614_y0 _b=h_u_cla32_and3615_h_u_cla32_and3613_y0 _y0=h_u_cla32_and3615_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and3616_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and3616_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and3616_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and3616_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and3616_y0
.names h_u_cla32_and3616_y0 h_u_cla32_and3617_h_u_cla32_and3616_y0
1 1
.names h_u_cla32_and3615_y0 h_u_cla32_and3617_h_u_cla32_and3615_y0
1 1
.subckt and_gate _a=h_u_cla32_and3617_h_u_cla32_and3616_y0 _b=h_u_cla32_and3617_h_u_cla32_and3615_y0 _y0=h_u_cla32_and3617_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and3618_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and3618_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and3618_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and3618_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and3618_y0
.names h_u_cla32_and3618_y0 h_u_cla32_and3619_h_u_cla32_and3618_y0
1 1
.names h_u_cla32_and3617_y0 h_u_cla32_and3619_h_u_cla32_and3617_y0
1 1
.subckt and_gate _a=h_u_cla32_and3619_h_u_cla32_and3618_y0 _b=h_u_cla32_and3619_h_u_cla32_and3617_y0 _y0=h_u_cla32_and3619_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and3620_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and3620_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and3620_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and3620_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and3620_y0
.names h_u_cla32_and3620_y0 h_u_cla32_and3621_h_u_cla32_and3620_y0
1 1
.names h_u_cla32_and3619_y0 h_u_cla32_and3621_h_u_cla32_and3619_y0
1 1
.subckt and_gate _a=h_u_cla32_and3621_h_u_cla32_and3620_y0 _b=h_u_cla32_and3621_h_u_cla32_and3619_y0 _y0=h_u_cla32_and3621_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and3622_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and3622_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and3622_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and3622_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and3622_y0
.names h_u_cla32_and3622_y0 h_u_cla32_and3623_h_u_cla32_and3622_y0
1 1
.names h_u_cla32_and3621_y0 h_u_cla32_and3623_h_u_cla32_and3621_y0
1 1
.subckt and_gate _a=h_u_cla32_and3623_h_u_cla32_and3622_y0 _b=h_u_cla32_and3623_h_u_cla32_and3621_y0 _y0=h_u_cla32_and3623_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and3624_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and3624_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and3624_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and3624_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and3624_y0
.names h_u_cla32_and3624_y0 h_u_cla32_and3625_h_u_cla32_and3624_y0
1 1
.names h_u_cla32_and3623_y0 h_u_cla32_and3625_h_u_cla32_and3623_y0
1 1
.subckt and_gate _a=h_u_cla32_and3625_h_u_cla32_and3624_y0 _b=h_u_cla32_and3625_h_u_cla32_and3623_y0 _y0=h_u_cla32_and3625_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and3626_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and3626_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and3626_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and3626_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and3626_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and3627_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and3627_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and3627_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and3627_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and3627_y0
.names h_u_cla32_and3627_y0 h_u_cla32_and3628_h_u_cla32_and3627_y0
1 1
.names h_u_cla32_and3626_y0 h_u_cla32_and3628_h_u_cla32_and3626_y0
1 1
.subckt and_gate _a=h_u_cla32_and3628_h_u_cla32_and3627_y0 _b=h_u_cla32_and3628_h_u_cla32_and3626_y0 _y0=h_u_cla32_and3628_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and3629_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and3629_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and3629_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and3629_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and3629_y0
.names h_u_cla32_and3629_y0 h_u_cla32_and3630_h_u_cla32_and3629_y0
1 1
.names h_u_cla32_and3628_y0 h_u_cla32_and3630_h_u_cla32_and3628_y0
1 1
.subckt and_gate _a=h_u_cla32_and3630_h_u_cla32_and3629_y0 _b=h_u_cla32_and3630_h_u_cla32_and3628_y0 _y0=h_u_cla32_and3630_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and3631_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and3631_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and3631_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and3631_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and3631_y0
.names h_u_cla32_and3631_y0 h_u_cla32_and3632_h_u_cla32_and3631_y0
1 1
.names h_u_cla32_and3630_y0 h_u_cla32_and3632_h_u_cla32_and3630_y0
1 1
.subckt and_gate _a=h_u_cla32_and3632_h_u_cla32_and3631_y0 _b=h_u_cla32_and3632_h_u_cla32_and3630_y0 _y0=h_u_cla32_and3632_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and3633_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and3633_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and3633_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and3633_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and3633_y0
.names h_u_cla32_and3633_y0 h_u_cla32_and3634_h_u_cla32_and3633_y0
1 1
.names h_u_cla32_and3632_y0 h_u_cla32_and3634_h_u_cla32_and3632_y0
1 1
.subckt and_gate _a=h_u_cla32_and3634_h_u_cla32_and3633_y0 _b=h_u_cla32_and3634_h_u_cla32_and3632_y0 _y0=h_u_cla32_and3634_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and3635_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and3635_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and3635_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and3635_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and3635_y0
.names h_u_cla32_and3635_y0 h_u_cla32_and3636_h_u_cla32_and3635_y0
1 1
.names h_u_cla32_and3634_y0 h_u_cla32_and3636_h_u_cla32_and3634_y0
1 1
.subckt and_gate _a=h_u_cla32_and3636_h_u_cla32_and3635_y0 _b=h_u_cla32_and3636_h_u_cla32_and3634_y0 _y0=h_u_cla32_and3636_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and3637_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and3637_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and3637_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and3637_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and3637_y0
.names h_u_cla32_and3637_y0 h_u_cla32_and3638_h_u_cla32_and3637_y0
1 1
.names h_u_cla32_and3636_y0 h_u_cla32_and3638_h_u_cla32_and3636_y0
1 1
.subckt and_gate _a=h_u_cla32_and3638_h_u_cla32_and3637_y0 _b=h_u_cla32_and3638_h_u_cla32_and3636_y0 _y0=h_u_cla32_and3638_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and3639_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and3639_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and3639_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and3639_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and3639_y0
.names h_u_cla32_and3639_y0 h_u_cla32_and3640_h_u_cla32_and3639_y0
1 1
.names h_u_cla32_and3638_y0 h_u_cla32_and3640_h_u_cla32_and3638_y0
1 1
.subckt and_gate _a=h_u_cla32_and3640_h_u_cla32_and3639_y0 _b=h_u_cla32_and3640_h_u_cla32_and3638_y0 _y0=h_u_cla32_and3640_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and3641_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and3641_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and3641_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and3641_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and3641_y0
.names h_u_cla32_and3641_y0 h_u_cla32_and3642_h_u_cla32_and3641_y0
1 1
.names h_u_cla32_and3640_y0 h_u_cla32_and3642_h_u_cla32_and3640_y0
1 1
.subckt and_gate _a=h_u_cla32_and3642_h_u_cla32_and3641_y0 _b=h_u_cla32_and3642_h_u_cla32_and3640_y0 _y0=h_u_cla32_and3642_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and3643_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and3643_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and3643_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and3643_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and3643_y0
.names h_u_cla32_and3643_y0 h_u_cla32_and3644_h_u_cla32_and3643_y0
1 1
.names h_u_cla32_and3642_y0 h_u_cla32_and3644_h_u_cla32_and3642_y0
1 1
.subckt and_gate _a=h_u_cla32_and3644_h_u_cla32_and3643_y0 _b=h_u_cla32_and3644_h_u_cla32_and3642_y0 _y0=h_u_cla32_and3644_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and3645_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and3645_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and3645_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and3645_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and3645_y0
.names h_u_cla32_and3645_y0 h_u_cla32_and3646_h_u_cla32_and3645_y0
1 1
.names h_u_cla32_and3644_y0 h_u_cla32_and3646_h_u_cla32_and3644_y0
1 1
.subckt and_gate _a=h_u_cla32_and3646_h_u_cla32_and3645_y0 _b=h_u_cla32_and3646_h_u_cla32_and3644_y0 _y0=h_u_cla32_and3646_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and3647_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and3647_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and3647_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and3647_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and3647_y0
.names h_u_cla32_and3647_y0 h_u_cla32_and3648_h_u_cla32_and3647_y0
1 1
.names h_u_cla32_and3646_y0 h_u_cla32_and3648_h_u_cla32_and3646_y0
1 1
.subckt and_gate _a=h_u_cla32_and3648_h_u_cla32_and3647_y0 _b=h_u_cla32_and3648_h_u_cla32_and3646_y0 _y0=h_u_cla32_and3648_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and3649_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and3649_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and3649_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and3649_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and3649_y0
.names h_u_cla32_and3649_y0 h_u_cla32_and3650_h_u_cla32_and3649_y0
1 1
.names h_u_cla32_and3648_y0 h_u_cla32_and3650_h_u_cla32_and3648_y0
1 1
.subckt and_gate _a=h_u_cla32_and3650_h_u_cla32_and3649_y0 _b=h_u_cla32_and3650_h_u_cla32_and3648_y0 _y0=h_u_cla32_and3650_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and3651_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and3651_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and3651_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and3651_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and3651_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and3652_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and3652_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and3652_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and3652_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and3652_y0
.names h_u_cla32_and3652_y0 h_u_cla32_and3653_h_u_cla32_and3652_y0
1 1
.names h_u_cla32_and3651_y0 h_u_cla32_and3653_h_u_cla32_and3651_y0
1 1
.subckt and_gate _a=h_u_cla32_and3653_h_u_cla32_and3652_y0 _b=h_u_cla32_and3653_h_u_cla32_and3651_y0 _y0=h_u_cla32_and3653_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and3654_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and3654_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and3654_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and3654_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and3654_y0
.names h_u_cla32_and3654_y0 h_u_cla32_and3655_h_u_cla32_and3654_y0
1 1
.names h_u_cla32_and3653_y0 h_u_cla32_and3655_h_u_cla32_and3653_y0
1 1
.subckt and_gate _a=h_u_cla32_and3655_h_u_cla32_and3654_y0 _b=h_u_cla32_and3655_h_u_cla32_and3653_y0 _y0=h_u_cla32_and3655_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and3656_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and3656_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and3656_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and3656_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and3656_y0
.names h_u_cla32_and3656_y0 h_u_cla32_and3657_h_u_cla32_and3656_y0
1 1
.names h_u_cla32_and3655_y0 h_u_cla32_and3657_h_u_cla32_and3655_y0
1 1
.subckt and_gate _a=h_u_cla32_and3657_h_u_cla32_and3656_y0 _b=h_u_cla32_and3657_h_u_cla32_and3655_y0 _y0=h_u_cla32_and3657_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and3658_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and3658_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and3658_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and3658_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and3658_y0
.names h_u_cla32_and3658_y0 h_u_cla32_and3659_h_u_cla32_and3658_y0
1 1
.names h_u_cla32_and3657_y0 h_u_cla32_and3659_h_u_cla32_and3657_y0
1 1
.subckt and_gate _a=h_u_cla32_and3659_h_u_cla32_and3658_y0 _b=h_u_cla32_and3659_h_u_cla32_and3657_y0 _y0=h_u_cla32_and3659_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and3660_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and3660_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and3660_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and3660_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and3660_y0
.names h_u_cla32_and3660_y0 h_u_cla32_and3661_h_u_cla32_and3660_y0
1 1
.names h_u_cla32_and3659_y0 h_u_cla32_and3661_h_u_cla32_and3659_y0
1 1
.subckt and_gate _a=h_u_cla32_and3661_h_u_cla32_and3660_y0 _b=h_u_cla32_and3661_h_u_cla32_and3659_y0 _y0=h_u_cla32_and3661_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and3662_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and3662_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and3662_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and3662_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and3662_y0
.names h_u_cla32_and3662_y0 h_u_cla32_and3663_h_u_cla32_and3662_y0
1 1
.names h_u_cla32_and3661_y0 h_u_cla32_and3663_h_u_cla32_and3661_y0
1 1
.subckt and_gate _a=h_u_cla32_and3663_h_u_cla32_and3662_y0 _b=h_u_cla32_and3663_h_u_cla32_and3661_y0 _y0=h_u_cla32_and3663_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and3664_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and3664_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and3664_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and3664_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and3664_y0
.names h_u_cla32_and3664_y0 h_u_cla32_and3665_h_u_cla32_and3664_y0
1 1
.names h_u_cla32_and3663_y0 h_u_cla32_and3665_h_u_cla32_and3663_y0
1 1
.subckt and_gate _a=h_u_cla32_and3665_h_u_cla32_and3664_y0 _b=h_u_cla32_and3665_h_u_cla32_and3663_y0 _y0=h_u_cla32_and3665_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and3666_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and3666_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and3666_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and3666_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and3666_y0
.names h_u_cla32_and3666_y0 h_u_cla32_and3667_h_u_cla32_and3666_y0
1 1
.names h_u_cla32_and3665_y0 h_u_cla32_and3667_h_u_cla32_and3665_y0
1 1
.subckt and_gate _a=h_u_cla32_and3667_h_u_cla32_and3666_y0 _b=h_u_cla32_and3667_h_u_cla32_and3665_y0 _y0=h_u_cla32_and3667_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and3668_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and3668_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and3668_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and3668_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and3668_y0
.names h_u_cla32_and3668_y0 h_u_cla32_and3669_h_u_cla32_and3668_y0
1 1
.names h_u_cla32_and3667_y0 h_u_cla32_and3669_h_u_cla32_and3667_y0
1 1
.subckt and_gate _a=h_u_cla32_and3669_h_u_cla32_and3668_y0 _b=h_u_cla32_and3669_h_u_cla32_and3667_y0 _y0=h_u_cla32_and3669_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and3670_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and3670_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and3670_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and3670_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and3670_y0
.names h_u_cla32_and3670_y0 h_u_cla32_and3671_h_u_cla32_and3670_y0
1 1
.names h_u_cla32_and3669_y0 h_u_cla32_and3671_h_u_cla32_and3669_y0
1 1
.subckt and_gate _a=h_u_cla32_and3671_h_u_cla32_and3670_y0 _b=h_u_cla32_and3671_h_u_cla32_and3669_y0 _y0=h_u_cla32_and3671_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and3672_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and3672_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and3672_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and3672_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and3672_y0
.names h_u_cla32_and3672_y0 h_u_cla32_and3673_h_u_cla32_and3672_y0
1 1
.names h_u_cla32_and3671_y0 h_u_cla32_and3673_h_u_cla32_and3671_y0
1 1
.subckt and_gate _a=h_u_cla32_and3673_h_u_cla32_and3672_y0 _b=h_u_cla32_and3673_h_u_cla32_and3671_y0 _y0=h_u_cla32_and3673_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and3674_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and3674_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and3674_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and3674_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and3674_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and3675_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and3675_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and3675_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and3675_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and3675_y0
.names h_u_cla32_and3675_y0 h_u_cla32_and3676_h_u_cla32_and3675_y0
1 1
.names h_u_cla32_and3674_y0 h_u_cla32_and3676_h_u_cla32_and3674_y0
1 1
.subckt and_gate _a=h_u_cla32_and3676_h_u_cla32_and3675_y0 _b=h_u_cla32_and3676_h_u_cla32_and3674_y0 _y0=h_u_cla32_and3676_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and3677_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and3677_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and3677_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and3677_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and3677_y0
.names h_u_cla32_and3677_y0 h_u_cla32_and3678_h_u_cla32_and3677_y0
1 1
.names h_u_cla32_and3676_y0 h_u_cla32_and3678_h_u_cla32_and3676_y0
1 1
.subckt and_gate _a=h_u_cla32_and3678_h_u_cla32_and3677_y0 _b=h_u_cla32_and3678_h_u_cla32_and3676_y0 _y0=h_u_cla32_and3678_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and3679_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and3679_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and3679_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and3679_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and3679_y0
.names h_u_cla32_and3679_y0 h_u_cla32_and3680_h_u_cla32_and3679_y0
1 1
.names h_u_cla32_and3678_y0 h_u_cla32_and3680_h_u_cla32_and3678_y0
1 1
.subckt and_gate _a=h_u_cla32_and3680_h_u_cla32_and3679_y0 _b=h_u_cla32_and3680_h_u_cla32_and3678_y0 _y0=h_u_cla32_and3680_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and3681_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and3681_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and3681_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and3681_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and3681_y0
.names h_u_cla32_and3681_y0 h_u_cla32_and3682_h_u_cla32_and3681_y0
1 1
.names h_u_cla32_and3680_y0 h_u_cla32_and3682_h_u_cla32_and3680_y0
1 1
.subckt and_gate _a=h_u_cla32_and3682_h_u_cla32_and3681_y0 _b=h_u_cla32_and3682_h_u_cla32_and3680_y0 _y0=h_u_cla32_and3682_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and3683_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and3683_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and3683_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and3683_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and3683_y0
.names h_u_cla32_and3683_y0 h_u_cla32_and3684_h_u_cla32_and3683_y0
1 1
.names h_u_cla32_and3682_y0 h_u_cla32_and3684_h_u_cla32_and3682_y0
1 1
.subckt and_gate _a=h_u_cla32_and3684_h_u_cla32_and3683_y0 _b=h_u_cla32_and3684_h_u_cla32_and3682_y0 _y0=h_u_cla32_and3684_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and3685_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and3685_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and3685_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and3685_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and3685_y0
.names h_u_cla32_and3685_y0 h_u_cla32_and3686_h_u_cla32_and3685_y0
1 1
.names h_u_cla32_and3684_y0 h_u_cla32_and3686_h_u_cla32_and3684_y0
1 1
.subckt and_gate _a=h_u_cla32_and3686_h_u_cla32_and3685_y0 _b=h_u_cla32_and3686_h_u_cla32_and3684_y0 _y0=h_u_cla32_and3686_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and3687_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and3687_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and3687_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and3687_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and3687_y0
.names h_u_cla32_and3687_y0 h_u_cla32_and3688_h_u_cla32_and3687_y0
1 1
.names h_u_cla32_and3686_y0 h_u_cla32_and3688_h_u_cla32_and3686_y0
1 1
.subckt and_gate _a=h_u_cla32_and3688_h_u_cla32_and3687_y0 _b=h_u_cla32_and3688_h_u_cla32_and3686_y0 _y0=h_u_cla32_and3688_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and3689_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and3689_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and3689_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and3689_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and3689_y0
.names h_u_cla32_and3689_y0 h_u_cla32_and3690_h_u_cla32_and3689_y0
1 1
.names h_u_cla32_and3688_y0 h_u_cla32_and3690_h_u_cla32_and3688_y0
1 1
.subckt and_gate _a=h_u_cla32_and3690_h_u_cla32_and3689_y0 _b=h_u_cla32_and3690_h_u_cla32_and3688_y0 _y0=h_u_cla32_and3690_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and3691_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and3691_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and3691_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and3691_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and3691_y0
.names h_u_cla32_and3691_y0 h_u_cla32_and3692_h_u_cla32_and3691_y0
1 1
.names h_u_cla32_and3690_y0 h_u_cla32_and3692_h_u_cla32_and3690_y0
1 1
.subckt and_gate _a=h_u_cla32_and3692_h_u_cla32_and3691_y0 _b=h_u_cla32_and3692_h_u_cla32_and3690_y0 _y0=h_u_cla32_and3692_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and3693_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and3693_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and3693_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and3693_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and3693_y0
.names h_u_cla32_and3693_y0 h_u_cla32_and3694_h_u_cla32_and3693_y0
1 1
.names h_u_cla32_and3692_y0 h_u_cla32_and3694_h_u_cla32_and3692_y0
1 1
.subckt and_gate _a=h_u_cla32_and3694_h_u_cla32_and3693_y0 _b=h_u_cla32_and3694_h_u_cla32_and3692_y0 _y0=h_u_cla32_and3694_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and3695_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and3695_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and3695_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and3695_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and3695_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and3696_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and3696_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and3696_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and3696_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and3696_y0
.names h_u_cla32_and3696_y0 h_u_cla32_and3697_h_u_cla32_and3696_y0
1 1
.names h_u_cla32_and3695_y0 h_u_cla32_and3697_h_u_cla32_and3695_y0
1 1
.subckt and_gate _a=h_u_cla32_and3697_h_u_cla32_and3696_y0 _b=h_u_cla32_and3697_h_u_cla32_and3695_y0 _y0=h_u_cla32_and3697_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and3698_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and3698_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and3698_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and3698_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and3698_y0
.names h_u_cla32_and3698_y0 h_u_cla32_and3699_h_u_cla32_and3698_y0
1 1
.names h_u_cla32_and3697_y0 h_u_cla32_and3699_h_u_cla32_and3697_y0
1 1
.subckt and_gate _a=h_u_cla32_and3699_h_u_cla32_and3698_y0 _b=h_u_cla32_and3699_h_u_cla32_and3697_y0 _y0=h_u_cla32_and3699_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and3700_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and3700_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and3700_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and3700_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and3700_y0
.names h_u_cla32_and3700_y0 h_u_cla32_and3701_h_u_cla32_and3700_y0
1 1
.names h_u_cla32_and3699_y0 h_u_cla32_and3701_h_u_cla32_and3699_y0
1 1
.subckt and_gate _a=h_u_cla32_and3701_h_u_cla32_and3700_y0 _b=h_u_cla32_and3701_h_u_cla32_and3699_y0 _y0=h_u_cla32_and3701_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and3702_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and3702_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and3702_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and3702_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and3702_y0
.names h_u_cla32_and3702_y0 h_u_cla32_and3703_h_u_cla32_and3702_y0
1 1
.names h_u_cla32_and3701_y0 h_u_cla32_and3703_h_u_cla32_and3701_y0
1 1
.subckt and_gate _a=h_u_cla32_and3703_h_u_cla32_and3702_y0 _b=h_u_cla32_and3703_h_u_cla32_and3701_y0 _y0=h_u_cla32_and3703_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and3704_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and3704_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and3704_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and3704_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and3704_y0
.names h_u_cla32_and3704_y0 h_u_cla32_and3705_h_u_cla32_and3704_y0
1 1
.names h_u_cla32_and3703_y0 h_u_cla32_and3705_h_u_cla32_and3703_y0
1 1
.subckt and_gate _a=h_u_cla32_and3705_h_u_cla32_and3704_y0 _b=h_u_cla32_and3705_h_u_cla32_and3703_y0 _y0=h_u_cla32_and3705_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and3706_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and3706_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and3706_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and3706_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and3706_y0
.names h_u_cla32_and3706_y0 h_u_cla32_and3707_h_u_cla32_and3706_y0
1 1
.names h_u_cla32_and3705_y0 h_u_cla32_and3707_h_u_cla32_and3705_y0
1 1
.subckt and_gate _a=h_u_cla32_and3707_h_u_cla32_and3706_y0 _b=h_u_cla32_and3707_h_u_cla32_and3705_y0 _y0=h_u_cla32_and3707_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and3708_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and3708_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and3708_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and3708_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and3708_y0
.names h_u_cla32_and3708_y0 h_u_cla32_and3709_h_u_cla32_and3708_y0
1 1
.names h_u_cla32_and3707_y0 h_u_cla32_and3709_h_u_cla32_and3707_y0
1 1
.subckt and_gate _a=h_u_cla32_and3709_h_u_cla32_and3708_y0 _b=h_u_cla32_and3709_h_u_cla32_and3707_y0 _y0=h_u_cla32_and3709_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and3710_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and3710_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and3710_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and3710_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and3710_y0
.names h_u_cla32_and3710_y0 h_u_cla32_and3711_h_u_cla32_and3710_y0
1 1
.names h_u_cla32_and3709_y0 h_u_cla32_and3711_h_u_cla32_and3709_y0
1 1
.subckt and_gate _a=h_u_cla32_and3711_h_u_cla32_and3710_y0 _b=h_u_cla32_and3711_h_u_cla32_and3709_y0 _y0=h_u_cla32_and3711_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and3712_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and3712_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and3712_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and3712_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and3712_y0
.names h_u_cla32_and3712_y0 h_u_cla32_and3713_h_u_cla32_and3712_y0
1 1
.names h_u_cla32_and3711_y0 h_u_cla32_and3713_h_u_cla32_and3711_y0
1 1
.subckt and_gate _a=h_u_cla32_and3713_h_u_cla32_and3712_y0 _b=h_u_cla32_and3713_h_u_cla32_and3711_y0 _y0=h_u_cla32_and3713_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and3714_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and3714_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and3714_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and3714_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and3714_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and3715_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and3715_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and3715_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and3715_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and3715_y0
.names h_u_cla32_and3715_y0 h_u_cla32_and3716_h_u_cla32_and3715_y0
1 1
.names h_u_cla32_and3714_y0 h_u_cla32_and3716_h_u_cla32_and3714_y0
1 1
.subckt and_gate _a=h_u_cla32_and3716_h_u_cla32_and3715_y0 _b=h_u_cla32_and3716_h_u_cla32_and3714_y0 _y0=h_u_cla32_and3716_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and3717_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and3717_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and3717_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and3717_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and3717_y0
.names h_u_cla32_and3717_y0 h_u_cla32_and3718_h_u_cla32_and3717_y0
1 1
.names h_u_cla32_and3716_y0 h_u_cla32_and3718_h_u_cla32_and3716_y0
1 1
.subckt and_gate _a=h_u_cla32_and3718_h_u_cla32_and3717_y0 _b=h_u_cla32_and3718_h_u_cla32_and3716_y0 _y0=h_u_cla32_and3718_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and3719_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and3719_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and3719_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and3719_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and3719_y0
.names h_u_cla32_and3719_y0 h_u_cla32_and3720_h_u_cla32_and3719_y0
1 1
.names h_u_cla32_and3718_y0 h_u_cla32_and3720_h_u_cla32_and3718_y0
1 1
.subckt and_gate _a=h_u_cla32_and3720_h_u_cla32_and3719_y0 _b=h_u_cla32_and3720_h_u_cla32_and3718_y0 _y0=h_u_cla32_and3720_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and3721_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and3721_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and3721_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and3721_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and3721_y0
.names h_u_cla32_and3721_y0 h_u_cla32_and3722_h_u_cla32_and3721_y0
1 1
.names h_u_cla32_and3720_y0 h_u_cla32_and3722_h_u_cla32_and3720_y0
1 1
.subckt and_gate _a=h_u_cla32_and3722_h_u_cla32_and3721_y0 _b=h_u_cla32_and3722_h_u_cla32_and3720_y0 _y0=h_u_cla32_and3722_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and3723_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and3723_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and3723_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and3723_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and3723_y0
.names h_u_cla32_and3723_y0 h_u_cla32_and3724_h_u_cla32_and3723_y0
1 1
.names h_u_cla32_and3722_y0 h_u_cla32_and3724_h_u_cla32_and3722_y0
1 1
.subckt and_gate _a=h_u_cla32_and3724_h_u_cla32_and3723_y0 _b=h_u_cla32_and3724_h_u_cla32_and3722_y0 _y0=h_u_cla32_and3724_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and3725_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and3725_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and3725_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and3725_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and3725_y0
.names h_u_cla32_and3725_y0 h_u_cla32_and3726_h_u_cla32_and3725_y0
1 1
.names h_u_cla32_and3724_y0 h_u_cla32_and3726_h_u_cla32_and3724_y0
1 1
.subckt and_gate _a=h_u_cla32_and3726_h_u_cla32_and3725_y0 _b=h_u_cla32_and3726_h_u_cla32_and3724_y0 _y0=h_u_cla32_and3726_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and3727_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and3727_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and3727_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and3727_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and3727_y0
.names h_u_cla32_and3727_y0 h_u_cla32_and3728_h_u_cla32_and3727_y0
1 1
.names h_u_cla32_and3726_y0 h_u_cla32_and3728_h_u_cla32_and3726_y0
1 1
.subckt and_gate _a=h_u_cla32_and3728_h_u_cla32_and3727_y0 _b=h_u_cla32_and3728_h_u_cla32_and3726_y0 _y0=h_u_cla32_and3728_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and3729_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and3729_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and3729_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and3729_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and3729_y0
.names h_u_cla32_and3729_y0 h_u_cla32_and3730_h_u_cla32_and3729_y0
1 1
.names h_u_cla32_and3728_y0 h_u_cla32_and3730_h_u_cla32_and3728_y0
1 1
.subckt and_gate _a=h_u_cla32_and3730_h_u_cla32_and3729_y0 _b=h_u_cla32_and3730_h_u_cla32_and3728_y0 _y0=h_u_cla32_and3730_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and3731_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and3731_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and3731_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and3731_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and3731_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and3732_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and3732_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and3732_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and3732_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and3732_y0
.names h_u_cla32_and3732_y0 h_u_cla32_and3733_h_u_cla32_and3732_y0
1 1
.names h_u_cla32_and3731_y0 h_u_cla32_and3733_h_u_cla32_and3731_y0
1 1
.subckt and_gate _a=h_u_cla32_and3733_h_u_cla32_and3732_y0 _b=h_u_cla32_and3733_h_u_cla32_and3731_y0 _y0=h_u_cla32_and3733_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and3734_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and3734_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and3734_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and3734_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and3734_y0
.names h_u_cla32_and3734_y0 h_u_cla32_and3735_h_u_cla32_and3734_y0
1 1
.names h_u_cla32_and3733_y0 h_u_cla32_and3735_h_u_cla32_and3733_y0
1 1
.subckt and_gate _a=h_u_cla32_and3735_h_u_cla32_and3734_y0 _b=h_u_cla32_and3735_h_u_cla32_and3733_y0 _y0=h_u_cla32_and3735_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and3736_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and3736_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and3736_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and3736_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and3736_y0
.names h_u_cla32_and3736_y0 h_u_cla32_and3737_h_u_cla32_and3736_y0
1 1
.names h_u_cla32_and3735_y0 h_u_cla32_and3737_h_u_cla32_and3735_y0
1 1
.subckt and_gate _a=h_u_cla32_and3737_h_u_cla32_and3736_y0 _b=h_u_cla32_and3737_h_u_cla32_and3735_y0 _y0=h_u_cla32_and3737_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and3738_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and3738_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and3738_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and3738_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and3738_y0
.names h_u_cla32_and3738_y0 h_u_cla32_and3739_h_u_cla32_and3738_y0
1 1
.names h_u_cla32_and3737_y0 h_u_cla32_and3739_h_u_cla32_and3737_y0
1 1
.subckt and_gate _a=h_u_cla32_and3739_h_u_cla32_and3738_y0 _b=h_u_cla32_and3739_h_u_cla32_and3737_y0 _y0=h_u_cla32_and3739_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and3740_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and3740_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and3740_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and3740_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and3740_y0
.names h_u_cla32_and3740_y0 h_u_cla32_and3741_h_u_cla32_and3740_y0
1 1
.names h_u_cla32_and3739_y0 h_u_cla32_and3741_h_u_cla32_and3739_y0
1 1
.subckt and_gate _a=h_u_cla32_and3741_h_u_cla32_and3740_y0 _b=h_u_cla32_and3741_h_u_cla32_and3739_y0 _y0=h_u_cla32_and3741_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and3742_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and3742_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and3742_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and3742_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and3742_y0
.names h_u_cla32_and3742_y0 h_u_cla32_and3743_h_u_cla32_and3742_y0
1 1
.names h_u_cla32_and3741_y0 h_u_cla32_and3743_h_u_cla32_and3741_y0
1 1
.subckt and_gate _a=h_u_cla32_and3743_h_u_cla32_and3742_y0 _b=h_u_cla32_and3743_h_u_cla32_and3741_y0 _y0=h_u_cla32_and3743_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and3744_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and3744_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and3744_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and3744_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and3744_y0
.names h_u_cla32_and3744_y0 h_u_cla32_and3745_h_u_cla32_and3744_y0
1 1
.names h_u_cla32_and3743_y0 h_u_cla32_and3745_h_u_cla32_and3743_y0
1 1
.subckt and_gate _a=h_u_cla32_and3745_h_u_cla32_and3744_y0 _b=h_u_cla32_and3745_h_u_cla32_and3743_y0 _y0=h_u_cla32_and3745_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and3746_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and3746_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and3746_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and3746_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and3746_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and3747_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and3747_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and3747_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and3747_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and3747_y0
.names h_u_cla32_and3747_y0 h_u_cla32_and3748_h_u_cla32_and3747_y0
1 1
.names h_u_cla32_and3746_y0 h_u_cla32_and3748_h_u_cla32_and3746_y0
1 1
.subckt and_gate _a=h_u_cla32_and3748_h_u_cla32_and3747_y0 _b=h_u_cla32_and3748_h_u_cla32_and3746_y0 _y0=h_u_cla32_and3748_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and3749_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and3749_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and3749_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and3749_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and3749_y0
.names h_u_cla32_and3749_y0 h_u_cla32_and3750_h_u_cla32_and3749_y0
1 1
.names h_u_cla32_and3748_y0 h_u_cla32_and3750_h_u_cla32_and3748_y0
1 1
.subckt and_gate _a=h_u_cla32_and3750_h_u_cla32_and3749_y0 _b=h_u_cla32_and3750_h_u_cla32_and3748_y0 _y0=h_u_cla32_and3750_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and3751_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and3751_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and3751_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and3751_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and3751_y0
.names h_u_cla32_and3751_y0 h_u_cla32_and3752_h_u_cla32_and3751_y0
1 1
.names h_u_cla32_and3750_y0 h_u_cla32_and3752_h_u_cla32_and3750_y0
1 1
.subckt and_gate _a=h_u_cla32_and3752_h_u_cla32_and3751_y0 _b=h_u_cla32_and3752_h_u_cla32_and3750_y0 _y0=h_u_cla32_and3752_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and3753_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and3753_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and3753_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and3753_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and3753_y0
.names h_u_cla32_and3753_y0 h_u_cla32_and3754_h_u_cla32_and3753_y0
1 1
.names h_u_cla32_and3752_y0 h_u_cla32_and3754_h_u_cla32_and3752_y0
1 1
.subckt and_gate _a=h_u_cla32_and3754_h_u_cla32_and3753_y0 _b=h_u_cla32_and3754_h_u_cla32_and3752_y0 _y0=h_u_cla32_and3754_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and3755_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and3755_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and3755_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and3755_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and3755_y0
.names h_u_cla32_and3755_y0 h_u_cla32_and3756_h_u_cla32_and3755_y0
1 1
.names h_u_cla32_and3754_y0 h_u_cla32_and3756_h_u_cla32_and3754_y0
1 1
.subckt and_gate _a=h_u_cla32_and3756_h_u_cla32_and3755_y0 _b=h_u_cla32_and3756_h_u_cla32_and3754_y0 _y0=h_u_cla32_and3756_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and3757_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and3757_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and3757_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and3757_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and3757_y0
.names h_u_cla32_and3757_y0 h_u_cla32_and3758_h_u_cla32_and3757_y0
1 1
.names h_u_cla32_and3756_y0 h_u_cla32_and3758_h_u_cla32_and3756_y0
1 1
.subckt and_gate _a=h_u_cla32_and3758_h_u_cla32_and3757_y0 _b=h_u_cla32_and3758_h_u_cla32_and3756_y0 _y0=h_u_cla32_and3758_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and3759_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and3759_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and3759_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and3759_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and3759_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and3760_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and3760_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and3760_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and3760_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and3760_y0
.names h_u_cla32_and3760_y0 h_u_cla32_and3761_h_u_cla32_and3760_y0
1 1
.names h_u_cla32_and3759_y0 h_u_cla32_and3761_h_u_cla32_and3759_y0
1 1
.subckt and_gate _a=h_u_cla32_and3761_h_u_cla32_and3760_y0 _b=h_u_cla32_and3761_h_u_cla32_and3759_y0 _y0=h_u_cla32_and3761_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and3762_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and3762_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and3762_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and3762_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and3762_y0
.names h_u_cla32_and3762_y0 h_u_cla32_and3763_h_u_cla32_and3762_y0
1 1
.names h_u_cla32_and3761_y0 h_u_cla32_and3763_h_u_cla32_and3761_y0
1 1
.subckt and_gate _a=h_u_cla32_and3763_h_u_cla32_and3762_y0 _b=h_u_cla32_and3763_h_u_cla32_and3761_y0 _y0=h_u_cla32_and3763_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and3764_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and3764_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and3764_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and3764_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and3764_y0
.names h_u_cla32_and3764_y0 h_u_cla32_and3765_h_u_cla32_and3764_y0
1 1
.names h_u_cla32_and3763_y0 h_u_cla32_and3765_h_u_cla32_and3763_y0
1 1
.subckt and_gate _a=h_u_cla32_and3765_h_u_cla32_and3764_y0 _b=h_u_cla32_and3765_h_u_cla32_and3763_y0 _y0=h_u_cla32_and3765_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and3766_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and3766_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and3766_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and3766_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and3766_y0
.names h_u_cla32_and3766_y0 h_u_cla32_and3767_h_u_cla32_and3766_y0
1 1
.names h_u_cla32_and3765_y0 h_u_cla32_and3767_h_u_cla32_and3765_y0
1 1
.subckt and_gate _a=h_u_cla32_and3767_h_u_cla32_and3766_y0 _b=h_u_cla32_and3767_h_u_cla32_and3765_y0 _y0=h_u_cla32_and3767_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and3768_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and3768_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and3768_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and3768_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and3768_y0
.names h_u_cla32_and3768_y0 h_u_cla32_and3769_h_u_cla32_and3768_y0
1 1
.names h_u_cla32_and3767_y0 h_u_cla32_and3769_h_u_cla32_and3767_y0
1 1
.subckt and_gate _a=h_u_cla32_and3769_h_u_cla32_and3768_y0 _b=h_u_cla32_and3769_h_u_cla32_and3767_y0 _y0=h_u_cla32_and3769_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and3770_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and3770_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and3770_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and3770_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and3770_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and3771_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and3771_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and3771_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and3771_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and3771_y0
.names h_u_cla32_and3771_y0 h_u_cla32_and3772_h_u_cla32_and3771_y0
1 1
.names h_u_cla32_and3770_y0 h_u_cla32_and3772_h_u_cla32_and3770_y0
1 1
.subckt and_gate _a=h_u_cla32_and3772_h_u_cla32_and3771_y0 _b=h_u_cla32_and3772_h_u_cla32_and3770_y0 _y0=h_u_cla32_and3772_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and3773_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and3773_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and3773_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and3773_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and3773_y0
.names h_u_cla32_and3773_y0 h_u_cla32_and3774_h_u_cla32_and3773_y0
1 1
.names h_u_cla32_and3772_y0 h_u_cla32_and3774_h_u_cla32_and3772_y0
1 1
.subckt and_gate _a=h_u_cla32_and3774_h_u_cla32_and3773_y0 _b=h_u_cla32_and3774_h_u_cla32_and3772_y0 _y0=h_u_cla32_and3774_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and3775_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and3775_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and3775_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and3775_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and3775_y0
.names h_u_cla32_and3775_y0 h_u_cla32_and3776_h_u_cla32_and3775_y0
1 1
.names h_u_cla32_and3774_y0 h_u_cla32_and3776_h_u_cla32_and3774_y0
1 1
.subckt and_gate _a=h_u_cla32_and3776_h_u_cla32_and3775_y0 _b=h_u_cla32_and3776_h_u_cla32_and3774_y0 _y0=h_u_cla32_and3776_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and3777_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and3777_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and3777_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and3777_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and3777_y0
.names h_u_cla32_and3777_y0 h_u_cla32_and3778_h_u_cla32_and3777_y0
1 1
.names h_u_cla32_and3776_y0 h_u_cla32_and3778_h_u_cla32_and3776_y0
1 1
.subckt and_gate _a=h_u_cla32_and3778_h_u_cla32_and3777_y0 _b=h_u_cla32_and3778_h_u_cla32_and3776_y0 _y0=h_u_cla32_and3778_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and3779_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and3779_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and3779_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and3779_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and3779_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and3780_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and3780_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and3780_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and3780_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and3780_y0
.names h_u_cla32_and3780_y0 h_u_cla32_and3781_h_u_cla32_and3780_y0
1 1
.names h_u_cla32_and3779_y0 h_u_cla32_and3781_h_u_cla32_and3779_y0
1 1
.subckt and_gate _a=h_u_cla32_and3781_h_u_cla32_and3780_y0 _b=h_u_cla32_and3781_h_u_cla32_and3779_y0 _y0=h_u_cla32_and3781_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and3782_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and3782_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and3782_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and3782_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and3782_y0
.names h_u_cla32_and3782_y0 h_u_cla32_and3783_h_u_cla32_and3782_y0
1 1
.names h_u_cla32_and3781_y0 h_u_cla32_and3783_h_u_cla32_and3781_y0
1 1
.subckt and_gate _a=h_u_cla32_and3783_h_u_cla32_and3782_y0 _b=h_u_cla32_and3783_h_u_cla32_and3781_y0 _y0=h_u_cla32_and3783_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and3784_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and3784_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and3784_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and3784_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and3784_y0
.names h_u_cla32_and3784_y0 h_u_cla32_and3785_h_u_cla32_and3784_y0
1 1
.names h_u_cla32_and3783_y0 h_u_cla32_and3785_h_u_cla32_and3783_y0
1 1
.subckt and_gate _a=h_u_cla32_and3785_h_u_cla32_and3784_y0 _b=h_u_cla32_and3785_h_u_cla32_and3783_y0 _y0=h_u_cla32_and3785_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and3786_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and3786_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and3786_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and3786_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and3786_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and3787_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and3787_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and3787_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and3787_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and3787_y0
.names h_u_cla32_and3787_y0 h_u_cla32_and3788_h_u_cla32_and3787_y0
1 1
.names h_u_cla32_and3786_y0 h_u_cla32_and3788_h_u_cla32_and3786_y0
1 1
.subckt and_gate _a=h_u_cla32_and3788_h_u_cla32_and3787_y0 _b=h_u_cla32_and3788_h_u_cla32_and3786_y0 _y0=h_u_cla32_and3788_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and3789_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and3789_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and3789_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and3789_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and3789_y0
.names h_u_cla32_and3789_y0 h_u_cla32_and3790_h_u_cla32_and3789_y0
1 1
.names h_u_cla32_and3788_y0 h_u_cla32_and3790_h_u_cla32_and3788_y0
1 1
.subckt and_gate _a=h_u_cla32_and3790_h_u_cla32_and3789_y0 _b=h_u_cla32_and3790_h_u_cla32_and3788_y0 _y0=h_u_cla32_and3790_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and3791_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and3791_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and3791_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and3791_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and3791_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and3792_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and3792_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and3792_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and3792_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and3792_y0
.names h_u_cla32_and3792_y0 h_u_cla32_and3793_h_u_cla32_and3792_y0
1 1
.names h_u_cla32_and3791_y0 h_u_cla32_and3793_h_u_cla32_and3791_y0
1 1
.subckt and_gate _a=h_u_cla32_and3793_h_u_cla32_and3792_y0 _b=h_u_cla32_and3793_h_u_cla32_and3791_y0 _y0=h_u_cla32_and3793_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and3794_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and3794_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and3794_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and3794_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and3794_y0
.names h_u_cla32_and3794_y0 h_u_cla32_or231_h_u_cla32_and3794_y0
1 1
.names h_u_cla32_and3353_y0 h_u_cla32_or231_h_u_cla32_and3353_y0
1 1
.subckt or_gate _a=h_u_cla32_or231_h_u_cla32_and3794_y0 _b=h_u_cla32_or231_h_u_cla32_and3353_y0 _y0=h_u_cla32_or231_y0
.names h_u_cla32_or231_y0 h_u_cla32_or232_h_u_cla32_or231_y0
1 1
.names h_u_cla32_and3394_y0 h_u_cla32_or232_h_u_cla32_and3394_y0
1 1
.subckt or_gate _a=h_u_cla32_or232_h_u_cla32_or231_y0 _b=h_u_cla32_or232_h_u_cla32_and3394_y0 _y0=h_u_cla32_or232_y0
.names h_u_cla32_or232_y0 h_u_cla32_or233_h_u_cla32_or232_y0
1 1
.names h_u_cla32_and3433_y0 h_u_cla32_or233_h_u_cla32_and3433_y0
1 1
.subckt or_gate _a=h_u_cla32_or233_h_u_cla32_or232_y0 _b=h_u_cla32_or233_h_u_cla32_and3433_y0 _y0=h_u_cla32_or233_y0
.names h_u_cla32_or233_y0 h_u_cla32_or234_h_u_cla32_or233_y0
1 1
.names h_u_cla32_and3470_y0 h_u_cla32_or234_h_u_cla32_and3470_y0
1 1
.subckt or_gate _a=h_u_cla32_or234_h_u_cla32_or233_y0 _b=h_u_cla32_or234_h_u_cla32_and3470_y0 _y0=h_u_cla32_or234_y0
.names h_u_cla32_or234_y0 h_u_cla32_or235_h_u_cla32_or234_y0
1 1
.names h_u_cla32_and3505_y0 h_u_cla32_or235_h_u_cla32_and3505_y0
1 1
.subckt or_gate _a=h_u_cla32_or235_h_u_cla32_or234_y0 _b=h_u_cla32_or235_h_u_cla32_and3505_y0 _y0=h_u_cla32_or235_y0
.names h_u_cla32_or235_y0 h_u_cla32_or236_h_u_cla32_or235_y0
1 1
.names h_u_cla32_and3538_y0 h_u_cla32_or236_h_u_cla32_and3538_y0
1 1
.subckt or_gate _a=h_u_cla32_or236_h_u_cla32_or235_y0 _b=h_u_cla32_or236_h_u_cla32_and3538_y0 _y0=h_u_cla32_or236_y0
.names h_u_cla32_or236_y0 h_u_cla32_or237_h_u_cla32_or236_y0
1 1
.names h_u_cla32_and3569_y0 h_u_cla32_or237_h_u_cla32_and3569_y0
1 1
.subckt or_gate _a=h_u_cla32_or237_h_u_cla32_or236_y0 _b=h_u_cla32_or237_h_u_cla32_and3569_y0 _y0=h_u_cla32_or237_y0
.names h_u_cla32_or237_y0 h_u_cla32_or238_h_u_cla32_or237_y0
1 1
.names h_u_cla32_and3598_y0 h_u_cla32_or238_h_u_cla32_and3598_y0
1 1
.subckt or_gate _a=h_u_cla32_or238_h_u_cla32_or237_y0 _b=h_u_cla32_or238_h_u_cla32_and3598_y0 _y0=h_u_cla32_or238_y0
.names h_u_cla32_or238_y0 h_u_cla32_or239_h_u_cla32_or238_y0
1 1
.names h_u_cla32_and3625_y0 h_u_cla32_or239_h_u_cla32_and3625_y0
1 1
.subckt or_gate _a=h_u_cla32_or239_h_u_cla32_or238_y0 _b=h_u_cla32_or239_h_u_cla32_and3625_y0 _y0=h_u_cla32_or239_y0
.names h_u_cla32_or239_y0 h_u_cla32_or240_h_u_cla32_or239_y0
1 1
.names h_u_cla32_and3650_y0 h_u_cla32_or240_h_u_cla32_and3650_y0
1 1
.subckt or_gate _a=h_u_cla32_or240_h_u_cla32_or239_y0 _b=h_u_cla32_or240_h_u_cla32_and3650_y0 _y0=h_u_cla32_or240_y0
.names h_u_cla32_or240_y0 h_u_cla32_or241_h_u_cla32_or240_y0
1 1
.names h_u_cla32_and3673_y0 h_u_cla32_or241_h_u_cla32_and3673_y0
1 1
.subckt or_gate _a=h_u_cla32_or241_h_u_cla32_or240_y0 _b=h_u_cla32_or241_h_u_cla32_and3673_y0 _y0=h_u_cla32_or241_y0
.names h_u_cla32_or241_y0 h_u_cla32_or242_h_u_cla32_or241_y0
1 1
.names h_u_cla32_and3694_y0 h_u_cla32_or242_h_u_cla32_and3694_y0
1 1
.subckt or_gate _a=h_u_cla32_or242_h_u_cla32_or241_y0 _b=h_u_cla32_or242_h_u_cla32_and3694_y0 _y0=h_u_cla32_or242_y0
.names h_u_cla32_or242_y0 h_u_cla32_or243_h_u_cla32_or242_y0
1 1
.names h_u_cla32_and3713_y0 h_u_cla32_or243_h_u_cla32_and3713_y0
1 1
.subckt or_gate _a=h_u_cla32_or243_h_u_cla32_or242_y0 _b=h_u_cla32_or243_h_u_cla32_and3713_y0 _y0=h_u_cla32_or243_y0
.names h_u_cla32_or243_y0 h_u_cla32_or244_h_u_cla32_or243_y0
1 1
.names h_u_cla32_and3730_y0 h_u_cla32_or244_h_u_cla32_and3730_y0
1 1
.subckt or_gate _a=h_u_cla32_or244_h_u_cla32_or243_y0 _b=h_u_cla32_or244_h_u_cla32_and3730_y0 _y0=h_u_cla32_or244_y0
.names h_u_cla32_or244_y0 h_u_cla32_or245_h_u_cla32_or244_y0
1 1
.names h_u_cla32_and3745_y0 h_u_cla32_or245_h_u_cla32_and3745_y0
1 1
.subckt or_gate _a=h_u_cla32_or245_h_u_cla32_or244_y0 _b=h_u_cla32_or245_h_u_cla32_and3745_y0 _y0=h_u_cla32_or245_y0
.names h_u_cla32_or245_y0 h_u_cla32_or246_h_u_cla32_or245_y0
1 1
.names h_u_cla32_and3758_y0 h_u_cla32_or246_h_u_cla32_and3758_y0
1 1
.subckt or_gate _a=h_u_cla32_or246_h_u_cla32_or245_y0 _b=h_u_cla32_or246_h_u_cla32_and3758_y0 _y0=h_u_cla32_or246_y0
.names h_u_cla32_or246_y0 h_u_cla32_or247_h_u_cla32_or246_y0
1 1
.names h_u_cla32_and3769_y0 h_u_cla32_or247_h_u_cla32_and3769_y0
1 1
.subckt or_gate _a=h_u_cla32_or247_h_u_cla32_or246_y0 _b=h_u_cla32_or247_h_u_cla32_and3769_y0 _y0=h_u_cla32_or247_y0
.names h_u_cla32_or247_y0 h_u_cla32_or248_h_u_cla32_or247_y0
1 1
.names h_u_cla32_and3778_y0 h_u_cla32_or248_h_u_cla32_and3778_y0
1 1
.subckt or_gate _a=h_u_cla32_or248_h_u_cla32_or247_y0 _b=h_u_cla32_or248_h_u_cla32_and3778_y0 _y0=h_u_cla32_or248_y0
.names h_u_cla32_or248_y0 h_u_cla32_or249_h_u_cla32_or248_y0
1 1
.names h_u_cla32_and3785_y0 h_u_cla32_or249_h_u_cla32_and3785_y0
1 1
.subckt or_gate _a=h_u_cla32_or249_h_u_cla32_or248_y0 _b=h_u_cla32_or249_h_u_cla32_and3785_y0 _y0=h_u_cla32_or249_y0
.names h_u_cla32_or249_y0 h_u_cla32_or250_h_u_cla32_or249_y0
1 1
.names h_u_cla32_and3790_y0 h_u_cla32_or250_h_u_cla32_and3790_y0
1 1
.subckt or_gate _a=h_u_cla32_or250_h_u_cla32_or249_y0 _b=h_u_cla32_or250_h_u_cla32_and3790_y0 _y0=h_u_cla32_or250_y0
.names h_u_cla32_or250_y0 h_u_cla32_or251_h_u_cla32_or250_y0
1 1
.names h_u_cla32_and3793_y0 h_u_cla32_or251_h_u_cla32_and3793_y0
1 1
.subckt or_gate _a=h_u_cla32_or251_h_u_cla32_or250_y0 _b=h_u_cla32_or251_h_u_cla32_and3793_y0 _y0=h_u_cla32_or251_y0
.names h_u_cla32_pg_logic21_y1 h_u_cla32_or252_h_u_cla32_pg_logic21_y1
1 1
.names h_u_cla32_or251_y0 h_u_cla32_or252_h_u_cla32_or251_y0
1 1
.subckt or_gate _a=h_u_cla32_or252_h_u_cla32_pg_logic21_y1 _b=h_u_cla32_or252_h_u_cla32_or251_y0 _y0=h_u_cla32_or252_y0
.names a_22 h_u_cla32_pg_logic22_a_22
1 1
.names b_22 h_u_cla32_pg_logic22_b_22
1 1
.subckt pg_logic a=h_u_cla32_pg_logic22_a_22 b=h_u_cla32_pg_logic22_b_22 pg_logic_y0=h_u_cla32_pg_logic22_y0 pg_logic_y1=h_u_cla32_pg_logic22_y1 pg_logic_y2=h_u_cla32_pg_logic22_y2
.names h_u_cla32_pg_logic22_y2 h_u_cla32_xor22_h_u_cla32_pg_logic22_y2
1 1
.names h_u_cla32_or252_y0 h_u_cla32_xor22_h_u_cla32_or252_y0
1 1
.subckt xor_gate _a=h_u_cla32_xor22_h_u_cla32_pg_logic22_y2 _b=h_u_cla32_xor22_h_u_cla32_or252_y0 _y0=h_u_cla32_xor22_y0
.names h_u_cla32_pg_logic0_y0 h_u_cla32_and3795_h_u_cla32_pg_logic0_y0
1 1
.names constant_wire_0 h_u_cla32_and3795_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and3795_h_u_cla32_pg_logic0_y0 _b=h_u_cla32_and3795_constant_wire_0 _y0=h_u_cla32_and3795_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and3796_h_u_cla32_pg_logic1_y0
1 1
.names constant_wire_0 h_u_cla32_and3796_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and3796_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and3796_constant_wire_0 _y0=h_u_cla32_and3796_y0
.names h_u_cla32_and3796_y0 h_u_cla32_and3797_h_u_cla32_and3796_y0
1 1
.names h_u_cla32_and3795_y0 h_u_cla32_and3797_h_u_cla32_and3795_y0
1 1
.subckt and_gate _a=h_u_cla32_and3797_h_u_cla32_and3796_y0 _b=h_u_cla32_and3797_h_u_cla32_and3795_y0 _y0=h_u_cla32_and3797_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and3798_h_u_cla32_pg_logic2_y0
1 1
.names constant_wire_0 h_u_cla32_and3798_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and3798_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and3798_constant_wire_0 _y0=h_u_cla32_and3798_y0
.names h_u_cla32_and3798_y0 h_u_cla32_and3799_h_u_cla32_and3798_y0
1 1
.names h_u_cla32_and3797_y0 h_u_cla32_and3799_h_u_cla32_and3797_y0
1 1
.subckt and_gate _a=h_u_cla32_and3799_h_u_cla32_and3798_y0 _b=h_u_cla32_and3799_h_u_cla32_and3797_y0 _y0=h_u_cla32_and3799_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and3800_h_u_cla32_pg_logic3_y0
1 1
.names constant_wire_0 h_u_cla32_and3800_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and3800_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and3800_constant_wire_0 _y0=h_u_cla32_and3800_y0
.names h_u_cla32_and3800_y0 h_u_cla32_and3801_h_u_cla32_and3800_y0
1 1
.names h_u_cla32_and3799_y0 h_u_cla32_and3801_h_u_cla32_and3799_y0
1 1
.subckt and_gate _a=h_u_cla32_and3801_h_u_cla32_and3800_y0 _b=h_u_cla32_and3801_h_u_cla32_and3799_y0 _y0=h_u_cla32_and3801_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and3802_h_u_cla32_pg_logic4_y0
1 1
.names constant_wire_0 h_u_cla32_and3802_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and3802_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and3802_constant_wire_0 _y0=h_u_cla32_and3802_y0
.names h_u_cla32_and3802_y0 h_u_cla32_and3803_h_u_cla32_and3802_y0
1 1
.names h_u_cla32_and3801_y0 h_u_cla32_and3803_h_u_cla32_and3801_y0
1 1
.subckt and_gate _a=h_u_cla32_and3803_h_u_cla32_and3802_y0 _b=h_u_cla32_and3803_h_u_cla32_and3801_y0 _y0=h_u_cla32_and3803_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and3804_h_u_cla32_pg_logic5_y0
1 1
.names constant_wire_0 h_u_cla32_and3804_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and3804_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and3804_constant_wire_0 _y0=h_u_cla32_and3804_y0
.names h_u_cla32_and3804_y0 h_u_cla32_and3805_h_u_cla32_and3804_y0
1 1
.names h_u_cla32_and3803_y0 h_u_cla32_and3805_h_u_cla32_and3803_y0
1 1
.subckt and_gate _a=h_u_cla32_and3805_h_u_cla32_and3804_y0 _b=h_u_cla32_and3805_h_u_cla32_and3803_y0 _y0=h_u_cla32_and3805_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and3806_h_u_cla32_pg_logic6_y0
1 1
.names constant_wire_0 h_u_cla32_and3806_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and3806_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and3806_constant_wire_0 _y0=h_u_cla32_and3806_y0
.names h_u_cla32_and3806_y0 h_u_cla32_and3807_h_u_cla32_and3806_y0
1 1
.names h_u_cla32_and3805_y0 h_u_cla32_and3807_h_u_cla32_and3805_y0
1 1
.subckt and_gate _a=h_u_cla32_and3807_h_u_cla32_and3806_y0 _b=h_u_cla32_and3807_h_u_cla32_and3805_y0 _y0=h_u_cla32_and3807_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and3808_h_u_cla32_pg_logic7_y0
1 1
.names constant_wire_0 h_u_cla32_and3808_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and3808_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and3808_constant_wire_0 _y0=h_u_cla32_and3808_y0
.names h_u_cla32_and3808_y0 h_u_cla32_and3809_h_u_cla32_and3808_y0
1 1
.names h_u_cla32_and3807_y0 h_u_cla32_and3809_h_u_cla32_and3807_y0
1 1
.subckt and_gate _a=h_u_cla32_and3809_h_u_cla32_and3808_y0 _b=h_u_cla32_and3809_h_u_cla32_and3807_y0 _y0=h_u_cla32_and3809_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and3810_h_u_cla32_pg_logic8_y0
1 1
.names constant_wire_0 h_u_cla32_and3810_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and3810_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and3810_constant_wire_0 _y0=h_u_cla32_and3810_y0
.names h_u_cla32_and3810_y0 h_u_cla32_and3811_h_u_cla32_and3810_y0
1 1
.names h_u_cla32_and3809_y0 h_u_cla32_and3811_h_u_cla32_and3809_y0
1 1
.subckt and_gate _a=h_u_cla32_and3811_h_u_cla32_and3810_y0 _b=h_u_cla32_and3811_h_u_cla32_and3809_y0 _y0=h_u_cla32_and3811_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and3812_h_u_cla32_pg_logic9_y0
1 1
.names constant_wire_0 h_u_cla32_and3812_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and3812_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and3812_constant_wire_0 _y0=h_u_cla32_and3812_y0
.names h_u_cla32_and3812_y0 h_u_cla32_and3813_h_u_cla32_and3812_y0
1 1
.names h_u_cla32_and3811_y0 h_u_cla32_and3813_h_u_cla32_and3811_y0
1 1
.subckt and_gate _a=h_u_cla32_and3813_h_u_cla32_and3812_y0 _b=h_u_cla32_and3813_h_u_cla32_and3811_y0 _y0=h_u_cla32_and3813_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and3814_h_u_cla32_pg_logic10_y0
1 1
.names constant_wire_0 h_u_cla32_and3814_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and3814_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and3814_constant_wire_0 _y0=h_u_cla32_and3814_y0
.names h_u_cla32_and3814_y0 h_u_cla32_and3815_h_u_cla32_and3814_y0
1 1
.names h_u_cla32_and3813_y0 h_u_cla32_and3815_h_u_cla32_and3813_y0
1 1
.subckt and_gate _a=h_u_cla32_and3815_h_u_cla32_and3814_y0 _b=h_u_cla32_and3815_h_u_cla32_and3813_y0 _y0=h_u_cla32_and3815_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and3816_h_u_cla32_pg_logic11_y0
1 1
.names constant_wire_0 h_u_cla32_and3816_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and3816_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and3816_constant_wire_0 _y0=h_u_cla32_and3816_y0
.names h_u_cla32_and3816_y0 h_u_cla32_and3817_h_u_cla32_and3816_y0
1 1
.names h_u_cla32_and3815_y0 h_u_cla32_and3817_h_u_cla32_and3815_y0
1 1
.subckt and_gate _a=h_u_cla32_and3817_h_u_cla32_and3816_y0 _b=h_u_cla32_and3817_h_u_cla32_and3815_y0 _y0=h_u_cla32_and3817_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and3818_h_u_cla32_pg_logic12_y0
1 1
.names constant_wire_0 h_u_cla32_and3818_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and3818_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and3818_constant_wire_0 _y0=h_u_cla32_and3818_y0
.names h_u_cla32_and3818_y0 h_u_cla32_and3819_h_u_cla32_and3818_y0
1 1
.names h_u_cla32_and3817_y0 h_u_cla32_and3819_h_u_cla32_and3817_y0
1 1
.subckt and_gate _a=h_u_cla32_and3819_h_u_cla32_and3818_y0 _b=h_u_cla32_and3819_h_u_cla32_and3817_y0 _y0=h_u_cla32_and3819_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and3820_h_u_cla32_pg_logic13_y0
1 1
.names constant_wire_0 h_u_cla32_and3820_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and3820_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and3820_constant_wire_0 _y0=h_u_cla32_and3820_y0
.names h_u_cla32_and3820_y0 h_u_cla32_and3821_h_u_cla32_and3820_y0
1 1
.names h_u_cla32_and3819_y0 h_u_cla32_and3821_h_u_cla32_and3819_y0
1 1
.subckt and_gate _a=h_u_cla32_and3821_h_u_cla32_and3820_y0 _b=h_u_cla32_and3821_h_u_cla32_and3819_y0 _y0=h_u_cla32_and3821_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and3822_h_u_cla32_pg_logic14_y0
1 1
.names constant_wire_0 h_u_cla32_and3822_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and3822_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and3822_constant_wire_0 _y0=h_u_cla32_and3822_y0
.names h_u_cla32_and3822_y0 h_u_cla32_and3823_h_u_cla32_and3822_y0
1 1
.names h_u_cla32_and3821_y0 h_u_cla32_and3823_h_u_cla32_and3821_y0
1 1
.subckt and_gate _a=h_u_cla32_and3823_h_u_cla32_and3822_y0 _b=h_u_cla32_and3823_h_u_cla32_and3821_y0 _y0=h_u_cla32_and3823_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and3824_h_u_cla32_pg_logic15_y0
1 1
.names constant_wire_0 h_u_cla32_and3824_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and3824_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and3824_constant_wire_0 _y0=h_u_cla32_and3824_y0
.names h_u_cla32_and3824_y0 h_u_cla32_and3825_h_u_cla32_and3824_y0
1 1
.names h_u_cla32_and3823_y0 h_u_cla32_and3825_h_u_cla32_and3823_y0
1 1
.subckt and_gate _a=h_u_cla32_and3825_h_u_cla32_and3824_y0 _b=h_u_cla32_and3825_h_u_cla32_and3823_y0 _y0=h_u_cla32_and3825_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and3826_h_u_cla32_pg_logic16_y0
1 1
.names constant_wire_0 h_u_cla32_and3826_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and3826_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and3826_constant_wire_0 _y0=h_u_cla32_and3826_y0
.names h_u_cla32_and3826_y0 h_u_cla32_and3827_h_u_cla32_and3826_y0
1 1
.names h_u_cla32_and3825_y0 h_u_cla32_and3827_h_u_cla32_and3825_y0
1 1
.subckt and_gate _a=h_u_cla32_and3827_h_u_cla32_and3826_y0 _b=h_u_cla32_and3827_h_u_cla32_and3825_y0 _y0=h_u_cla32_and3827_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and3828_h_u_cla32_pg_logic17_y0
1 1
.names constant_wire_0 h_u_cla32_and3828_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and3828_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and3828_constant_wire_0 _y0=h_u_cla32_and3828_y0
.names h_u_cla32_and3828_y0 h_u_cla32_and3829_h_u_cla32_and3828_y0
1 1
.names h_u_cla32_and3827_y0 h_u_cla32_and3829_h_u_cla32_and3827_y0
1 1
.subckt and_gate _a=h_u_cla32_and3829_h_u_cla32_and3828_y0 _b=h_u_cla32_and3829_h_u_cla32_and3827_y0 _y0=h_u_cla32_and3829_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and3830_h_u_cla32_pg_logic18_y0
1 1
.names constant_wire_0 h_u_cla32_and3830_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and3830_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and3830_constant_wire_0 _y0=h_u_cla32_and3830_y0
.names h_u_cla32_and3830_y0 h_u_cla32_and3831_h_u_cla32_and3830_y0
1 1
.names h_u_cla32_and3829_y0 h_u_cla32_and3831_h_u_cla32_and3829_y0
1 1
.subckt and_gate _a=h_u_cla32_and3831_h_u_cla32_and3830_y0 _b=h_u_cla32_and3831_h_u_cla32_and3829_y0 _y0=h_u_cla32_and3831_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and3832_h_u_cla32_pg_logic19_y0
1 1
.names constant_wire_0 h_u_cla32_and3832_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and3832_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and3832_constant_wire_0 _y0=h_u_cla32_and3832_y0
.names h_u_cla32_and3832_y0 h_u_cla32_and3833_h_u_cla32_and3832_y0
1 1
.names h_u_cla32_and3831_y0 h_u_cla32_and3833_h_u_cla32_and3831_y0
1 1
.subckt and_gate _a=h_u_cla32_and3833_h_u_cla32_and3832_y0 _b=h_u_cla32_and3833_h_u_cla32_and3831_y0 _y0=h_u_cla32_and3833_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and3834_h_u_cla32_pg_logic20_y0
1 1
.names constant_wire_0 h_u_cla32_and3834_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and3834_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and3834_constant_wire_0 _y0=h_u_cla32_and3834_y0
.names h_u_cla32_and3834_y0 h_u_cla32_and3835_h_u_cla32_and3834_y0
1 1
.names h_u_cla32_and3833_y0 h_u_cla32_and3835_h_u_cla32_and3833_y0
1 1
.subckt and_gate _a=h_u_cla32_and3835_h_u_cla32_and3834_y0 _b=h_u_cla32_and3835_h_u_cla32_and3833_y0 _y0=h_u_cla32_and3835_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and3836_h_u_cla32_pg_logic21_y0
1 1
.names constant_wire_0 h_u_cla32_and3836_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and3836_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and3836_constant_wire_0 _y0=h_u_cla32_and3836_y0
.names h_u_cla32_and3836_y0 h_u_cla32_and3837_h_u_cla32_and3836_y0
1 1
.names h_u_cla32_and3835_y0 h_u_cla32_and3837_h_u_cla32_and3835_y0
1 1
.subckt and_gate _a=h_u_cla32_and3837_h_u_cla32_and3836_y0 _b=h_u_cla32_and3837_h_u_cla32_and3835_y0 _y0=h_u_cla32_and3837_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and3838_h_u_cla32_pg_logic22_y0
1 1
.names constant_wire_0 h_u_cla32_and3838_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and3838_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and3838_constant_wire_0 _y0=h_u_cla32_and3838_y0
.names h_u_cla32_and3838_y0 h_u_cla32_and3839_h_u_cla32_and3838_y0
1 1
.names h_u_cla32_and3837_y0 h_u_cla32_and3839_h_u_cla32_and3837_y0
1 1
.subckt and_gate _a=h_u_cla32_and3839_h_u_cla32_and3838_y0 _b=h_u_cla32_and3839_h_u_cla32_and3837_y0 _y0=h_u_cla32_and3839_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and3840_h_u_cla32_pg_logic1_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and3840_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and3840_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and3840_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and3840_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and3841_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and3841_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and3841_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and3841_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and3841_y0
.names h_u_cla32_and3841_y0 h_u_cla32_and3842_h_u_cla32_and3841_y0
1 1
.names h_u_cla32_and3840_y0 h_u_cla32_and3842_h_u_cla32_and3840_y0
1 1
.subckt and_gate _a=h_u_cla32_and3842_h_u_cla32_and3841_y0 _b=h_u_cla32_and3842_h_u_cla32_and3840_y0 _y0=h_u_cla32_and3842_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and3843_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and3843_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and3843_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and3843_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and3843_y0
.names h_u_cla32_and3843_y0 h_u_cla32_and3844_h_u_cla32_and3843_y0
1 1
.names h_u_cla32_and3842_y0 h_u_cla32_and3844_h_u_cla32_and3842_y0
1 1
.subckt and_gate _a=h_u_cla32_and3844_h_u_cla32_and3843_y0 _b=h_u_cla32_and3844_h_u_cla32_and3842_y0 _y0=h_u_cla32_and3844_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and3845_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and3845_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and3845_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and3845_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and3845_y0
.names h_u_cla32_and3845_y0 h_u_cla32_and3846_h_u_cla32_and3845_y0
1 1
.names h_u_cla32_and3844_y0 h_u_cla32_and3846_h_u_cla32_and3844_y0
1 1
.subckt and_gate _a=h_u_cla32_and3846_h_u_cla32_and3845_y0 _b=h_u_cla32_and3846_h_u_cla32_and3844_y0 _y0=h_u_cla32_and3846_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and3847_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and3847_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and3847_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and3847_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and3847_y0
.names h_u_cla32_and3847_y0 h_u_cla32_and3848_h_u_cla32_and3847_y0
1 1
.names h_u_cla32_and3846_y0 h_u_cla32_and3848_h_u_cla32_and3846_y0
1 1
.subckt and_gate _a=h_u_cla32_and3848_h_u_cla32_and3847_y0 _b=h_u_cla32_and3848_h_u_cla32_and3846_y0 _y0=h_u_cla32_and3848_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and3849_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and3849_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and3849_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and3849_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and3849_y0
.names h_u_cla32_and3849_y0 h_u_cla32_and3850_h_u_cla32_and3849_y0
1 1
.names h_u_cla32_and3848_y0 h_u_cla32_and3850_h_u_cla32_and3848_y0
1 1
.subckt and_gate _a=h_u_cla32_and3850_h_u_cla32_and3849_y0 _b=h_u_cla32_and3850_h_u_cla32_and3848_y0 _y0=h_u_cla32_and3850_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and3851_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and3851_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and3851_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and3851_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and3851_y0
.names h_u_cla32_and3851_y0 h_u_cla32_and3852_h_u_cla32_and3851_y0
1 1
.names h_u_cla32_and3850_y0 h_u_cla32_and3852_h_u_cla32_and3850_y0
1 1
.subckt and_gate _a=h_u_cla32_and3852_h_u_cla32_and3851_y0 _b=h_u_cla32_and3852_h_u_cla32_and3850_y0 _y0=h_u_cla32_and3852_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and3853_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and3853_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and3853_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and3853_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and3853_y0
.names h_u_cla32_and3853_y0 h_u_cla32_and3854_h_u_cla32_and3853_y0
1 1
.names h_u_cla32_and3852_y0 h_u_cla32_and3854_h_u_cla32_and3852_y0
1 1
.subckt and_gate _a=h_u_cla32_and3854_h_u_cla32_and3853_y0 _b=h_u_cla32_and3854_h_u_cla32_and3852_y0 _y0=h_u_cla32_and3854_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and3855_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and3855_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and3855_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and3855_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and3855_y0
.names h_u_cla32_and3855_y0 h_u_cla32_and3856_h_u_cla32_and3855_y0
1 1
.names h_u_cla32_and3854_y0 h_u_cla32_and3856_h_u_cla32_and3854_y0
1 1
.subckt and_gate _a=h_u_cla32_and3856_h_u_cla32_and3855_y0 _b=h_u_cla32_and3856_h_u_cla32_and3854_y0 _y0=h_u_cla32_and3856_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and3857_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and3857_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and3857_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and3857_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and3857_y0
.names h_u_cla32_and3857_y0 h_u_cla32_and3858_h_u_cla32_and3857_y0
1 1
.names h_u_cla32_and3856_y0 h_u_cla32_and3858_h_u_cla32_and3856_y0
1 1
.subckt and_gate _a=h_u_cla32_and3858_h_u_cla32_and3857_y0 _b=h_u_cla32_and3858_h_u_cla32_and3856_y0 _y0=h_u_cla32_and3858_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and3859_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and3859_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and3859_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and3859_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and3859_y0
.names h_u_cla32_and3859_y0 h_u_cla32_and3860_h_u_cla32_and3859_y0
1 1
.names h_u_cla32_and3858_y0 h_u_cla32_and3860_h_u_cla32_and3858_y0
1 1
.subckt and_gate _a=h_u_cla32_and3860_h_u_cla32_and3859_y0 _b=h_u_cla32_and3860_h_u_cla32_and3858_y0 _y0=h_u_cla32_and3860_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and3861_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and3861_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and3861_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and3861_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and3861_y0
.names h_u_cla32_and3861_y0 h_u_cla32_and3862_h_u_cla32_and3861_y0
1 1
.names h_u_cla32_and3860_y0 h_u_cla32_and3862_h_u_cla32_and3860_y0
1 1
.subckt and_gate _a=h_u_cla32_and3862_h_u_cla32_and3861_y0 _b=h_u_cla32_and3862_h_u_cla32_and3860_y0 _y0=h_u_cla32_and3862_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and3863_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and3863_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and3863_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and3863_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and3863_y0
.names h_u_cla32_and3863_y0 h_u_cla32_and3864_h_u_cla32_and3863_y0
1 1
.names h_u_cla32_and3862_y0 h_u_cla32_and3864_h_u_cla32_and3862_y0
1 1
.subckt and_gate _a=h_u_cla32_and3864_h_u_cla32_and3863_y0 _b=h_u_cla32_and3864_h_u_cla32_and3862_y0 _y0=h_u_cla32_and3864_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and3865_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and3865_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and3865_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and3865_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and3865_y0
.names h_u_cla32_and3865_y0 h_u_cla32_and3866_h_u_cla32_and3865_y0
1 1
.names h_u_cla32_and3864_y0 h_u_cla32_and3866_h_u_cla32_and3864_y0
1 1
.subckt and_gate _a=h_u_cla32_and3866_h_u_cla32_and3865_y0 _b=h_u_cla32_and3866_h_u_cla32_and3864_y0 _y0=h_u_cla32_and3866_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and3867_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and3867_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and3867_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and3867_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and3867_y0
.names h_u_cla32_and3867_y0 h_u_cla32_and3868_h_u_cla32_and3867_y0
1 1
.names h_u_cla32_and3866_y0 h_u_cla32_and3868_h_u_cla32_and3866_y0
1 1
.subckt and_gate _a=h_u_cla32_and3868_h_u_cla32_and3867_y0 _b=h_u_cla32_and3868_h_u_cla32_and3866_y0 _y0=h_u_cla32_and3868_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and3869_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and3869_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and3869_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and3869_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and3869_y0
.names h_u_cla32_and3869_y0 h_u_cla32_and3870_h_u_cla32_and3869_y0
1 1
.names h_u_cla32_and3868_y0 h_u_cla32_and3870_h_u_cla32_and3868_y0
1 1
.subckt and_gate _a=h_u_cla32_and3870_h_u_cla32_and3869_y0 _b=h_u_cla32_and3870_h_u_cla32_and3868_y0 _y0=h_u_cla32_and3870_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and3871_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and3871_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and3871_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and3871_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and3871_y0
.names h_u_cla32_and3871_y0 h_u_cla32_and3872_h_u_cla32_and3871_y0
1 1
.names h_u_cla32_and3870_y0 h_u_cla32_and3872_h_u_cla32_and3870_y0
1 1
.subckt and_gate _a=h_u_cla32_and3872_h_u_cla32_and3871_y0 _b=h_u_cla32_and3872_h_u_cla32_and3870_y0 _y0=h_u_cla32_and3872_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and3873_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and3873_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and3873_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and3873_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and3873_y0
.names h_u_cla32_and3873_y0 h_u_cla32_and3874_h_u_cla32_and3873_y0
1 1
.names h_u_cla32_and3872_y0 h_u_cla32_and3874_h_u_cla32_and3872_y0
1 1
.subckt and_gate _a=h_u_cla32_and3874_h_u_cla32_and3873_y0 _b=h_u_cla32_and3874_h_u_cla32_and3872_y0 _y0=h_u_cla32_and3874_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and3875_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and3875_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and3875_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and3875_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and3875_y0
.names h_u_cla32_and3875_y0 h_u_cla32_and3876_h_u_cla32_and3875_y0
1 1
.names h_u_cla32_and3874_y0 h_u_cla32_and3876_h_u_cla32_and3874_y0
1 1
.subckt and_gate _a=h_u_cla32_and3876_h_u_cla32_and3875_y0 _b=h_u_cla32_and3876_h_u_cla32_and3874_y0 _y0=h_u_cla32_and3876_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and3877_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and3877_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and3877_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and3877_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and3877_y0
.names h_u_cla32_and3877_y0 h_u_cla32_and3878_h_u_cla32_and3877_y0
1 1
.names h_u_cla32_and3876_y0 h_u_cla32_and3878_h_u_cla32_and3876_y0
1 1
.subckt and_gate _a=h_u_cla32_and3878_h_u_cla32_and3877_y0 _b=h_u_cla32_and3878_h_u_cla32_and3876_y0 _y0=h_u_cla32_and3878_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and3879_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and3879_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and3879_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and3879_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and3879_y0
.names h_u_cla32_and3879_y0 h_u_cla32_and3880_h_u_cla32_and3879_y0
1 1
.names h_u_cla32_and3878_y0 h_u_cla32_and3880_h_u_cla32_and3878_y0
1 1
.subckt and_gate _a=h_u_cla32_and3880_h_u_cla32_and3879_y0 _b=h_u_cla32_and3880_h_u_cla32_and3878_y0 _y0=h_u_cla32_and3880_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and3881_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and3881_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and3881_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and3881_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and3881_y0
.names h_u_cla32_and3881_y0 h_u_cla32_and3882_h_u_cla32_and3881_y0
1 1
.names h_u_cla32_and3880_y0 h_u_cla32_and3882_h_u_cla32_and3880_y0
1 1
.subckt and_gate _a=h_u_cla32_and3882_h_u_cla32_and3881_y0 _b=h_u_cla32_and3882_h_u_cla32_and3880_y0 _y0=h_u_cla32_and3882_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and3883_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and3883_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and3883_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and3883_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and3883_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and3884_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and3884_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and3884_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and3884_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and3884_y0
.names h_u_cla32_and3884_y0 h_u_cla32_and3885_h_u_cla32_and3884_y0
1 1
.names h_u_cla32_and3883_y0 h_u_cla32_and3885_h_u_cla32_and3883_y0
1 1
.subckt and_gate _a=h_u_cla32_and3885_h_u_cla32_and3884_y0 _b=h_u_cla32_and3885_h_u_cla32_and3883_y0 _y0=h_u_cla32_and3885_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and3886_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and3886_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and3886_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and3886_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and3886_y0
.names h_u_cla32_and3886_y0 h_u_cla32_and3887_h_u_cla32_and3886_y0
1 1
.names h_u_cla32_and3885_y0 h_u_cla32_and3887_h_u_cla32_and3885_y0
1 1
.subckt and_gate _a=h_u_cla32_and3887_h_u_cla32_and3886_y0 _b=h_u_cla32_and3887_h_u_cla32_and3885_y0 _y0=h_u_cla32_and3887_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and3888_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and3888_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and3888_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and3888_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and3888_y0
.names h_u_cla32_and3888_y0 h_u_cla32_and3889_h_u_cla32_and3888_y0
1 1
.names h_u_cla32_and3887_y0 h_u_cla32_and3889_h_u_cla32_and3887_y0
1 1
.subckt and_gate _a=h_u_cla32_and3889_h_u_cla32_and3888_y0 _b=h_u_cla32_and3889_h_u_cla32_and3887_y0 _y0=h_u_cla32_and3889_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and3890_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and3890_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and3890_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and3890_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and3890_y0
.names h_u_cla32_and3890_y0 h_u_cla32_and3891_h_u_cla32_and3890_y0
1 1
.names h_u_cla32_and3889_y0 h_u_cla32_and3891_h_u_cla32_and3889_y0
1 1
.subckt and_gate _a=h_u_cla32_and3891_h_u_cla32_and3890_y0 _b=h_u_cla32_and3891_h_u_cla32_and3889_y0 _y0=h_u_cla32_and3891_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and3892_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and3892_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and3892_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and3892_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and3892_y0
.names h_u_cla32_and3892_y0 h_u_cla32_and3893_h_u_cla32_and3892_y0
1 1
.names h_u_cla32_and3891_y0 h_u_cla32_and3893_h_u_cla32_and3891_y0
1 1
.subckt and_gate _a=h_u_cla32_and3893_h_u_cla32_and3892_y0 _b=h_u_cla32_and3893_h_u_cla32_and3891_y0 _y0=h_u_cla32_and3893_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and3894_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and3894_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and3894_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and3894_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and3894_y0
.names h_u_cla32_and3894_y0 h_u_cla32_and3895_h_u_cla32_and3894_y0
1 1
.names h_u_cla32_and3893_y0 h_u_cla32_and3895_h_u_cla32_and3893_y0
1 1
.subckt and_gate _a=h_u_cla32_and3895_h_u_cla32_and3894_y0 _b=h_u_cla32_and3895_h_u_cla32_and3893_y0 _y0=h_u_cla32_and3895_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and3896_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and3896_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and3896_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and3896_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and3896_y0
.names h_u_cla32_and3896_y0 h_u_cla32_and3897_h_u_cla32_and3896_y0
1 1
.names h_u_cla32_and3895_y0 h_u_cla32_and3897_h_u_cla32_and3895_y0
1 1
.subckt and_gate _a=h_u_cla32_and3897_h_u_cla32_and3896_y0 _b=h_u_cla32_and3897_h_u_cla32_and3895_y0 _y0=h_u_cla32_and3897_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and3898_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and3898_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and3898_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and3898_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and3898_y0
.names h_u_cla32_and3898_y0 h_u_cla32_and3899_h_u_cla32_and3898_y0
1 1
.names h_u_cla32_and3897_y0 h_u_cla32_and3899_h_u_cla32_and3897_y0
1 1
.subckt and_gate _a=h_u_cla32_and3899_h_u_cla32_and3898_y0 _b=h_u_cla32_and3899_h_u_cla32_and3897_y0 _y0=h_u_cla32_and3899_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and3900_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and3900_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and3900_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and3900_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and3900_y0
.names h_u_cla32_and3900_y0 h_u_cla32_and3901_h_u_cla32_and3900_y0
1 1
.names h_u_cla32_and3899_y0 h_u_cla32_and3901_h_u_cla32_and3899_y0
1 1
.subckt and_gate _a=h_u_cla32_and3901_h_u_cla32_and3900_y0 _b=h_u_cla32_and3901_h_u_cla32_and3899_y0 _y0=h_u_cla32_and3901_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and3902_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and3902_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and3902_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and3902_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and3902_y0
.names h_u_cla32_and3902_y0 h_u_cla32_and3903_h_u_cla32_and3902_y0
1 1
.names h_u_cla32_and3901_y0 h_u_cla32_and3903_h_u_cla32_and3901_y0
1 1
.subckt and_gate _a=h_u_cla32_and3903_h_u_cla32_and3902_y0 _b=h_u_cla32_and3903_h_u_cla32_and3901_y0 _y0=h_u_cla32_and3903_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and3904_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and3904_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and3904_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and3904_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and3904_y0
.names h_u_cla32_and3904_y0 h_u_cla32_and3905_h_u_cla32_and3904_y0
1 1
.names h_u_cla32_and3903_y0 h_u_cla32_and3905_h_u_cla32_and3903_y0
1 1
.subckt and_gate _a=h_u_cla32_and3905_h_u_cla32_and3904_y0 _b=h_u_cla32_and3905_h_u_cla32_and3903_y0 _y0=h_u_cla32_and3905_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and3906_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and3906_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and3906_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and3906_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and3906_y0
.names h_u_cla32_and3906_y0 h_u_cla32_and3907_h_u_cla32_and3906_y0
1 1
.names h_u_cla32_and3905_y0 h_u_cla32_and3907_h_u_cla32_and3905_y0
1 1
.subckt and_gate _a=h_u_cla32_and3907_h_u_cla32_and3906_y0 _b=h_u_cla32_and3907_h_u_cla32_and3905_y0 _y0=h_u_cla32_and3907_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and3908_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and3908_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and3908_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and3908_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and3908_y0
.names h_u_cla32_and3908_y0 h_u_cla32_and3909_h_u_cla32_and3908_y0
1 1
.names h_u_cla32_and3907_y0 h_u_cla32_and3909_h_u_cla32_and3907_y0
1 1
.subckt and_gate _a=h_u_cla32_and3909_h_u_cla32_and3908_y0 _b=h_u_cla32_and3909_h_u_cla32_and3907_y0 _y0=h_u_cla32_and3909_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and3910_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and3910_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and3910_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and3910_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and3910_y0
.names h_u_cla32_and3910_y0 h_u_cla32_and3911_h_u_cla32_and3910_y0
1 1
.names h_u_cla32_and3909_y0 h_u_cla32_and3911_h_u_cla32_and3909_y0
1 1
.subckt and_gate _a=h_u_cla32_and3911_h_u_cla32_and3910_y0 _b=h_u_cla32_and3911_h_u_cla32_and3909_y0 _y0=h_u_cla32_and3911_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and3912_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and3912_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and3912_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and3912_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and3912_y0
.names h_u_cla32_and3912_y0 h_u_cla32_and3913_h_u_cla32_and3912_y0
1 1
.names h_u_cla32_and3911_y0 h_u_cla32_and3913_h_u_cla32_and3911_y0
1 1
.subckt and_gate _a=h_u_cla32_and3913_h_u_cla32_and3912_y0 _b=h_u_cla32_and3913_h_u_cla32_and3911_y0 _y0=h_u_cla32_and3913_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and3914_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and3914_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and3914_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and3914_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and3914_y0
.names h_u_cla32_and3914_y0 h_u_cla32_and3915_h_u_cla32_and3914_y0
1 1
.names h_u_cla32_and3913_y0 h_u_cla32_and3915_h_u_cla32_and3913_y0
1 1
.subckt and_gate _a=h_u_cla32_and3915_h_u_cla32_and3914_y0 _b=h_u_cla32_and3915_h_u_cla32_and3913_y0 _y0=h_u_cla32_and3915_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and3916_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and3916_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and3916_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and3916_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and3916_y0
.names h_u_cla32_and3916_y0 h_u_cla32_and3917_h_u_cla32_and3916_y0
1 1
.names h_u_cla32_and3915_y0 h_u_cla32_and3917_h_u_cla32_and3915_y0
1 1
.subckt and_gate _a=h_u_cla32_and3917_h_u_cla32_and3916_y0 _b=h_u_cla32_and3917_h_u_cla32_and3915_y0 _y0=h_u_cla32_and3917_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and3918_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and3918_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and3918_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and3918_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and3918_y0
.names h_u_cla32_and3918_y0 h_u_cla32_and3919_h_u_cla32_and3918_y0
1 1
.names h_u_cla32_and3917_y0 h_u_cla32_and3919_h_u_cla32_and3917_y0
1 1
.subckt and_gate _a=h_u_cla32_and3919_h_u_cla32_and3918_y0 _b=h_u_cla32_and3919_h_u_cla32_and3917_y0 _y0=h_u_cla32_and3919_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and3920_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and3920_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and3920_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and3920_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and3920_y0
.names h_u_cla32_and3920_y0 h_u_cla32_and3921_h_u_cla32_and3920_y0
1 1
.names h_u_cla32_and3919_y0 h_u_cla32_and3921_h_u_cla32_and3919_y0
1 1
.subckt and_gate _a=h_u_cla32_and3921_h_u_cla32_and3920_y0 _b=h_u_cla32_and3921_h_u_cla32_and3919_y0 _y0=h_u_cla32_and3921_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and3922_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and3922_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and3922_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and3922_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and3922_y0
.names h_u_cla32_and3922_y0 h_u_cla32_and3923_h_u_cla32_and3922_y0
1 1
.names h_u_cla32_and3921_y0 h_u_cla32_and3923_h_u_cla32_and3921_y0
1 1
.subckt and_gate _a=h_u_cla32_and3923_h_u_cla32_and3922_y0 _b=h_u_cla32_and3923_h_u_cla32_and3921_y0 _y0=h_u_cla32_and3923_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and3924_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and3924_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and3924_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and3924_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and3924_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and3925_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and3925_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and3925_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and3925_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and3925_y0
.names h_u_cla32_and3925_y0 h_u_cla32_and3926_h_u_cla32_and3925_y0
1 1
.names h_u_cla32_and3924_y0 h_u_cla32_and3926_h_u_cla32_and3924_y0
1 1
.subckt and_gate _a=h_u_cla32_and3926_h_u_cla32_and3925_y0 _b=h_u_cla32_and3926_h_u_cla32_and3924_y0 _y0=h_u_cla32_and3926_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and3927_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and3927_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and3927_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and3927_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and3927_y0
.names h_u_cla32_and3927_y0 h_u_cla32_and3928_h_u_cla32_and3927_y0
1 1
.names h_u_cla32_and3926_y0 h_u_cla32_and3928_h_u_cla32_and3926_y0
1 1
.subckt and_gate _a=h_u_cla32_and3928_h_u_cla32_and3927_y0 _b=h_u_cla32_and3928_h_u_cla32_and3926_y0 _y0=h_u_cla32_and3928_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and3929_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and3929_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and3929_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and3929_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and3929_y0
.names h_u_cla32_and3929_y0 h_u_cla32_and3930_h_u_cla32_and3929_y0
1 1
.names h_u_cla32_and3928_y0 h_u_cla32_and3930_h_u_cla32_and3928_y0
1 1
.subckt and_gate _a=h_u_cla32_and3930_h_u_cla32_and3929_y0 _b=h_u_cla32_and3930_h_u_cla32_and3928_y0 _y0=h_u_cla32_and3930_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and3931_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and3931_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and3931_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and3931_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and3931_y0
.names h_u_cla32_and3931_y0 h_u_cla32_and3932_h_u_cla32_and3931_y0
1 1
.names h_u_cla32_and3930_y0 h_u_cla32_and3932_h_u_cla32_and3930_y0
1 1
.subckt and_gate _a=h_u_cla32_and3932_h_u_cla32_and3931_y0 _b=h_u_cla32_and3932_h_u_cla32_and3930_y0 _y0=h_u_cla32_and3932_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and3933_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and3933_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and3933_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and3933_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and3933_y0
.names h_u_cla32_and3933_y0 h_u_cla32_and3934_h_u_cla32_and3933_y0
1 1
.names h_u_cla32_and3932_y0 h_u_cla32_and3934_h_u_cla32_and3932_y0
1 1
.subckt and_gate _a=h_u_cla32_and3934_h_u_cla32_and3933_y0 _b=h_u_cla32_and3934_h_u_cla32_and3932_y0 _y0=h_u_cla32_and3934_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and3935_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and3935_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and3935_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and3935_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and3935_y0
.names h_u_cla32_and3935_y0 h_u_cla32_and3936_h_u_cla32_and3935_y0
1 1
.names h_u_cla32_and3934_y0 h_u_cla32_and3936_h_u_cla32_and3934_y0
1 1
.subckt and_gate _a=h_u_cla32_and3936_h_u_cla32_and3935_y0 _b=h_u_cla32_and3936_h_u_cla32_and3934_y0 _y0=h_u_cla32_and3936_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and3937_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and3937_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and3937_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and3937_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and3937_y0
.names h_u_cla32_and3937_y0 h_u_cla32_and3938_h_u_cla32_and3937_y0
1 1
.names h_u_cla32_and3936_y0 h_u_cla32_and3938_h_u_cla32_and3936_y0
1 1
.subckt and_gate _a=h_u_cla32_and3938_h_u_cla32_and3937_y0 _b=h_u_cla32_and3938_h_u_cla32_and3936_y0 _y0=h_u_cla32_and3938_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and3939_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and3939_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and3939_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and3939_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and3939_y0
.names h_u_cla32_and3939_y0 h_u_cla32_and3940_h_u_cla32_and3939_y0
1 1
.names h_u_cla32_and3938_y0 h_u_cla32_and3940_h_u_cla32_and3938_y0
1 1
.subckt and_gate _a=h_u_cla32_and3940_h_u_cla32_and3939_y0 _b=h_u_cla32_and3940_h_u_cla32_and3938_y0 _y0=h_u_cla32_and3940_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and3941_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and3941_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and3941_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and3941_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and3941_y0
.names h_u_cla32_and3941_y0 h_u_cla32_and3942_h_u_cla32_and3941_y0
1 1
.names h_u_cla32_and3940_y0 h_u_cla32_and3942_h_u_cla32_and3940_y0
1 1
.subckt and_gate _a=h_u_cla32_and3942_h_u_cla32_and3941_y0 _b=h_u_cla32_and3942_h_u_cla32_and3940_y0 _y0=h_u_cla32_and3942_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and3943_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and3943_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and3943_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and3943_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and3943_y0
.names h_u_cla32_and3943_y0 h_u_cla32_and3944_h_u_cla32_and3943_y0
1 1
.names h_u_cla32_and3942_y0 h_u_cla32_and3944_h_u_cla32_and3942_y0
1 1
.subckt and_gate _a=h_u_cla32_and3944_h_u_cla32_and3943_y0 _b=h_u_cla32_and3944_h_u_cla32_and3942_y0 _y0=h_u_cla32_and3944_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and3945_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and3945_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and3945_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and3945_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and3945_y0
.names h_u_cla32_and3945_y0 h_u_cla32_and3946_h_u_cla32_and3945_y0
1 1
.names h_u_cla32_and3944_y0 h_u_cla32_and3946_h_u_cla32_and3944_y0
1 1
.subckt and_gate _a=h_u_cla32_and3946_h_u_cla32_and3945_y0 _b=h_u_cla32_and3946_h_u_cla32_and3944_y0 _y0=h_u_cla32_and3946_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and3947_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and3947_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and3947_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and3947_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and3947_y0
.names h_u_cla32_and3947_y0 h_u_cla32_and3948_h_u_cla32_and3947_y0
1 1
.names h_u_cla32_and3946_y0 h_u_cla32_and3948_h_u_cla32_and3946_y0
1 1
.subckt and_gate _a=h_u_cla32_and3948_h_u_cla32_and3947_y0 _b=h_u_cla32_and3948_h_u_cla32_and3946_y0 _y0=h_u_cla32_and3948_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and3949_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and3949_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and3949_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and3949_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and3949_y0
.names h_u_cla32_and3949_y0 h_u_cla32_and3950_h_u_cla32_and3949_y0
1 1
.names h_u_cla32_and3948_y0 h_u_cla32_and3950_h_u_cla32_and3948_y0
1 1
.subckt and_gate _a=h_u_cla32_and3950_h_u_cla32_and3949_y0 _b=h_u_cla32_and3950_h_u_cla32_and3948_y0 _y0=h_u_cla32_and3950_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and3951_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and3951_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and3951_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and3951_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and3951_y0
.names h_u_cla32_and3951_y0 h_u_cla32_and3952_h_u_cla32_and3951_y0
1 1
.names h_u_cla32_and3950_y0 h_u_cla32_and3952_h_u_cla32_and3950_y0
1 1
.subckt and_gate _a=h_u_cla32_and3952_h_u_cla32_and3951_y0 _b=h_u_cla32_and3952_h_u_cla32_and3950_y0 _y0=h_u_cla32_and3952_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and3953_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and3953_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and3953_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and3953_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and3953_y0
.names h_u_cla32_and3953_y0 h_u_cla32_and3954_h_u_cla32_and3953_y0
1 1
.names h_u_cla32_and3952_y0 h_u_cla32_and3954_h_u_cla32_and3952_y0
1 1
.subckt and_gate _a=h_u_cla32_and3954_h_u_cla32_and3953_y0 _b=h_u_cla32_and3954_h_u_cla32_and3952_y0 _y0=h_u_cla32_and3954_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and3955_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and3955_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and3955_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and3955_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and3955_y0
.names h_u_cla32_and3955_y0 h_u_cla32_and3956_h_u_cla32_and3955_y0
1 1
.names h_u_cla32_and3954_y0 h_u_cla32_and3956_h_u_cla32_and3954_y0
1 1
.subckt and_gate _a=h_u_cla32_and3956_h_u_cla32_and3955_y0 _b=h_u_cla32_and3956_h_u_cla32_and3954_y0 _y0=h_u_cla32_and3956_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and3957_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and3957_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and3957_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and3957_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and3957_y0
.names h_u_cla32_and3957_y0 h_u_cla32_and3958_h_u_cla32_and3957_y0
1 1
.names h_u_cla32_and3956_y0 h_u_cla32_and3958_h_u_cla32_and3956_y0
1 1
.subckt and_gate _a=h_u_cla32_and3958_h_u_cla32_and3957_y0 _b=h_u_cla32_and3958_h_u_cla32_and3956_y0 _y0=h_u_cla32_and3958_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and3959_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and3959_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and3959_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and3959_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and3959_y0
.names h_u_cla32_and3959_y0 h_u_cla32_and3960_h_u_cla32_and3959_y0
1 1
.names h_u_cla32_and3958_y0 h_u_cla32_and3960_h_u_cla32_and3958_y0
1 1
.subckt and_gate _a=h_u_cla32_and3960_h_u_cla32_and3959_y0 _b=h_u_cla32_and3960_h_u_cla32_and3958_y0 _y0=h_u_cla32_and3960_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and3961_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and3961_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and3961_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and3961_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and3961_y0
.names h_u_cla32_and3961_y0 h_u_cla32_and3962_h_u_cla32_and3961_y0
1 1
.names h_u_cla32_and3960_y0 h_u_cla32_and3962_h_u_cla32_and3960_y0
1 1
.subckt and_gate _a=h_u_cla32_and3962_h_u_cla32_and3961_y0 _b=h_u_cla32_and3962_h_u_cla32_and3960_y0 _y0=h_u_cla32_and3962_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and3963_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3963_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3963_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and3963_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3963_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and3964_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3964_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3964_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and3964_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3964_y0
.names h_u_cla32_and3964_y0 h_u_cla32_and3965_h_u_cla32_and3964_y0
1 1
.names h_u_cla32_and3963_y0 h_u_cla32_and3965_h_u_cla32_and3963_y0
1 1
.subckt and_gate _a=h_u_cla32_and3965_h_u_cla32_and3964_y0 _b=h_u_cla32_and3965_h_u_cla32_and3963_y0 _y0=h_u_cla32_and3965_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and3966_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3966_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3966_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and3966_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3966_y0
.names h_u_cla32_and3966_y0 h_u_cla32_and3967_h_u_cla32_and3966_y0
1 1
.names h_u_cla32_and3965_y0 h_u_cla32_and3967_h_u_cla32_and3965_y0
1 1
.subckt and_gate _a=h_u_cla32_and3967_h_u_cla32_and3966_y0 _b=h_u_cla32_and3967_h_u_cla32_and3965_y0 _y0=h_u_cla32_and3967_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and3968_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3968_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3968_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and3968_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3968_y0
.names h_u_cla32_and3968_y0 h_u_cla32_and3969_h_u_cla32_and3968_y0
1 1
.names h_u_cla32_and3967_y0 h_u_cla32_and3969_h_u_cla32_and3967_y0
1 1
.subckt and_gate _a=h_u_cla32_and3969_h_u_cla32_and3968_y0 _b=h_u_cla32_and3969_h_u_cla32_and3967_y0 _y0=h_u_cla32_and3969_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and3970_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3970_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3970_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and3970_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3970_y0
.names h_u_cla32_and3970_y0 h_u_cla32_and3971_h_u_cla32_and3970_y0
1 1
.names h_u_cla32_and3969_y0 h_u_cla32_and3971_h_u_cla32_and3969_y0
1 1
.subckt and_gate _a=h_u_cla32_and3971_h_u_cla32_and3970_y0 _b=h_u_cla32_and3971_h_u_cla32_and3969_y0 _y0=h_u_cla32_and3971_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and3972_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3972_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3972_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and3972_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3972_y0
.names h_u_cla32_and3972_y0 h_u_cla32_and3973_h_u_cla32_and3972_y0
1 1
.names h_u_cla32_and3971_y0 h_u_cla32_and3973_h_u_cla32_and3971_y0
1 1
.subckt and_gate _a=h_u_cla32_and3973_h_u_cla32_and3972_y0 _b=h_u_cla32_and3973_h_u_cla32_and3971_y0 _y0=h_u_cla32_and3973_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and3974_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3974_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3974_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and3974_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3974_y0
.names h_u_cla32_and3974_y0 h_u_cla32_and3975_h_u_cla32_and3974_y0
1 1
.names h_u_cla32_and3973_y0 h_u_cla32_and3975_h_u_cla32_and3973_y0
1 1
.subckt and_gate _a=h_u_cla32_and3975_h_u_cla32_and3974_y0 _b=h_u_cla32_and3975_h_u_cla32_and3973_y0 _y0=h_u_cla32_and3975_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and3976_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3976_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3976_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and3976_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3976_y0
.names h_u_cla32_and3976_y0 h_u_cla32_and3977_h_u_cla32_and3976_y0
1 1
.names h_u_cla32_and3975_y0 h_u_cla32_and3977_h_u_cla32_and3975_y0
1 1
.subckt and_gate _a=h_u_cla32_and3977_h_u_cla32_and3976_y0 _b=h_u_cla32_and3977_h_u_cla32_and3975_y0 _y0=h_u_cla32_and3977_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and3978_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3978_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3978_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and3978_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3978_y0
.names h_u_cla32_and3978_y0 h_u_cla32_and3979_h_u_cla32_and3978_y0
1 1
.names h_u_cla32_and3977_y0 h_u_cla32_and3979_h_u_cla32_and3977_y0
1 1
.subckt and_gate _a=h_u_cla32_and3979_h_u_cla32_and3978_y0 _b=h_u_cla32_and3979_h_u_cla32_and3977_y0 _y0=h_u_cla32_and3979_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and3980_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3980_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3980_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and3980_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3980_y0
.names h_u_cla32_and3980_y0 h_u_cla32_and3981_h_u_cla32_and3980_y0
1 1
.names h_u_cla32_and3979_y0 h_u_cla32_and3981_h_u_cla32_and3979_y0
1 1
.subckt and_gate _a=h_u_cla32_and3981_h_u_cla32_and3980_y0 _b=h_u_cla32_and3981_h_u_cla32_and3979_y0 _y0=h_u_cla32_and3981_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and3982_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3982_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3982_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and3982_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3982_y0
.names h_u_cla32_and3982_y0 h_u_cla32_and3983_h_u_cla32_and3982_y0
1 1
.names h_u_cla32_and3981_y0 h_u_cla32_and3983_h_u_cla32_and3981_y0
1 1
.subckt and_gate _a=h_u_cla32_and3983_h_u_cla32_and3982_y0 _b=h_u_cla32_and3983_h_u_cla32_and3981_y0 _y0=h_u_cla32_and3983_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and3984_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3984_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3984_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and3984_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3984_y0
.names h_u_cla32_and3984_y0 h_u_cla32_and3985_h_u_cla32_and3984_y0
1 1
.names h_u_cla32_and3983_y0 h_u_cla32_and3985_h_u_cla32_and3983_y0
1 1
.subckt and_gate _a=h_u_cla32_and3985_h_u_cla32_and3984_y0 _b=h_u_cla32_and3985_h_u_cla32_and3983_y0 _y0=h_u_cla32_and3985_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and3986_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3986_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3986_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and3986_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3986_y0
.names h_u_cla32_and3986_y0 h_u_cla32_and3987_h_u_cla32_and3986_y0
1 1
.names h_u_cla32_and3985_y0 h_u_cla32_and3987_h_u_cla32_and3985_y0
1 1
.subckt and_gate _a=h_u_cla32_and3987_h_u_cla32_and3986_y0 _b=h_u_cla32_and3987_h_u_cla32_and3985_y0 _y0=h_u_cla32_and3987_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and3988_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3988_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3988_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and3988_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3988_y0
.names h_u_cla32_and3988_y0 h_u_cla32_and3989_h_u_cla32_and3988_y0
1 1
.names h_u_cla32_and3987_y0 h_u_cla32_and3989_h_u_cla32_and3987_y0
1 1
.subckt and_gate _a=h_u_cla32_and3989_h_u_cla32_and3988_y0 _b=h_u_cla32_and3989_h_u_cla32_and3987_y0 _y0=h_u_cla32_and3989_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and3990_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3990_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3990_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and3990_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3990_y0
.names h_u_cla32_and3990_y0 h_u_cla32_and3991_h_u_cla32_and3990_y0
1 1
.names h_u_cla32_and3989_y0 h_u_cla32_and3991_h_u_cla32_and3989_y0
1 1
.subckt and_gate _a=h_u_cla32_and3991_h_u_cla32_and3990_y0 _b=h_u_cla32_and3991_h_u_cla32_and3989_y0 _y0=h_u_cla32_and3991_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and3992_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3992_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3992_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and3992_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3992_y0
.names h_u_cla32_and3992_y0 h_u_cla32_and3993_h_u_cla32_and3992_y0
1 1
.names h_u_cla32_and3991_y0 h_u_cla32_and3993_h_u_cla32_and3991_y0
1 1
.subckt and_gate _a=h_u_cla32_and3993_h_u_cla32_and3992_y0 _b=h_u_cla32_and3993_h_u_cla32_and3991_y0 _y0=h_u_cla32_and3993_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and3994_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3994_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3994_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and3994_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3994_y0
.names h_u_cla32_and3994_y0 h_u_cla32_and3995_h_u_cla32_and3994_y0
1 1
.names h_u_cla32_and3993_y0 h_u_cla32_and3995_h_u_cla32_and3993_y0
1 1
.subckt and_gate _a=h_u_cla32_and3995_h_u_cla32_and3994_y0 _b=h_u_cla32_and3995_h_u_cla32_and3993_y0 _y0=h_u_cla32_and3995_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and3996_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3996_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3996_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and3996_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3996_y0
.names h_u_cla32_and3996_y0 h_u_cla32_and3997_h_u_cla32_and3996_y0
1 1
.names h_u_cla32_and3995_y0 h_u_cla32_and3997_h_u_cla32_and3995_y0
1 1
.subckt and_gate _a=h_u_cla32_and3997_h_u_cla32_and3996_y0 _b=h_u_cla32_and3997_h_u_cla32_and3995_y0 _y0=h_u_cla32_and3997_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and3998_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and3998_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and3998_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and3998_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and3998_y0
.names h_u_cla32_and3998_y0 h_u_cla32_and3999_h_u_cla32_and3998_y0
1 1
.names h_u_cla32_and3997_y0 h_u_cla32_and3999_h_u_cla32_and3997_y0
1 1
.subckt and_gate _a=h_u_cla32_and3999_h_u_cla32_and3998_y0 _b=h_u_cla32_and3999_h_u_cla32_and3997_y0 _y0=h_u_cla32_and3999_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and4000_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and4000_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and4000_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and4000_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and4000_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and4001_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and4001_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and4001_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and4001_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and4001_y0
.names h_u_cla32_and4001_y0 h_u_cla32_and4002_h_u_cla32_and4001_y0
1 1
.names h_u_cla32_and4000_y0 h_u_cla32_and4002_h_u_cla32_and4000_y0
1 1
.subckt and_gate _a=h_u_cla32_and4002_h_u_cla32_and4001_y0 _b=h_u_cla32_and4002_h_u_cla32_and4000_y0 _y0=h_u_cla32_and4002_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and4003_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and4003_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and4003_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and4003_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and4003_y0
.names h_u_cla32_and4003_y0 h_u_cla32_and4004_h_u_cla32_and4003_y0
1 1
.names h_u_cla32_and4002_y0 h_u_cla32_and4004_h_u_cla32_and4002_y0
1 1
.subckt and_gate _a=h_u_cla32_and4004_h_u_cla32_and4003_y0 _b=h_u_cla32_and4004_h_u_cla32_and4002_y0 _y0=h_u_cla32_and4004_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and4005_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and4005_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and4005_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and4005_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and4005_y0
.names h_u_cla32_and4005_y0 h_u_cla32_and4006_h_u_cla32_and4005_y0
1 1
.names h_u_cla32_and4004_y0 h_u_cla32_and4006_h_u_cla32_and4004_y0
1 1
.subckt and_gate _a=h_u_cla32_and4006_h_u_cla32_and4005_y0 _b=h_u_cla32_and4006_h_u_cla32_and4004_y0 _y0=h_u_cla32_and4006_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and4007_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and4007_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and4007_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and4007_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and4007_y0
.names h_u_cla32_and4007_y0 h_u_cla32_and4008_h_u_cla32_and4007_y0
1 1
.names h_u_cla32_and4006_y0 h_u_cla32_and4008_h_u_cla32_and4006_y0
1 1
.subckt and_gate _a=h_u_cla32_and4008_h_u_cla32_and4007_y0 _b=h_u_cla32_and4008_h_u_cla32_and4006_y0 _y0=h_u_cla32_and4008_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and4009_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and4009_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and4009_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and4009_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and4009_y0
.names h_u_cla32_and4009_y0 h_u_cla32_and4010_h_u_cla32_and4009_y0
1 1
.names h_u_cla32_and4008_y0 h_u_cla32_and4010_h_u_cla32_and4008_y0
1 1
.subckt and_gate _a=h_u_cla32_and4010_h_u_cla32_and4009_y0 _b=h_u_cla32_and4010_h_u_cla32_and4008_y0 _y0=h_u_cla32_and4010_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and4011_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and4011_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and4011_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and4011_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and4011_y0
.names h_u_cla32_and4011_y0 h_u_cla32_and4012_h_u_cla32_and4011_y0
1 1
.names h_u_cla32_and4010_y0 h_u_cla32_and4012_h_u_cla32_and4010_y0
1 1
.subckt and_gate _a=h_u_cla32_and4012_h_u_cla32_and4011_y0 _b=h_u_cla32_and4012_h_u_cla32_and4010_y0 _y0=h_u_cla32_and4012_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and4013_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and4013_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and4013_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and4013_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and4013_y0
.names h_u_cla32_and4013_y0 h_u_cla32_and4014_h_u_cla32_and4013_y0
1 1
.names h_u_cla32_and4012_y0 h_u_cla32_and4014_h_u_cla32_and4012_y0
1 1
.subckt and_gate _a=h_u_cla32_and4014_h_u_cla32_and4013_y0 _b=h_u_cla32_and4014_h_u_cla32_and4012_y0 _y0=h_u_cla32_and4014_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and4015_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and4015_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and4015_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and4015_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and4015_y0
.names h_u_cla32_and4015_y0 h_u_cla32_and4016_h_u_cla32_and4015_y0
1 1
.names h_u_cla32_and4014_y0 h_u_cla32_and4016_h_u_cla32_and4014_y0
1 1
.subckt and_gate _a=h_u_cla32_and4016_h_u_cla32_and4015_y0 _b=h_u_cla32_and4016_h_u_cla32_and4014_y0 _y0=h_u_cla32_and4016_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and4017_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and4017_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and4017_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and4017_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and4017_y0
.names h_u_cla32_and4017_y0 h_u_cla32_and4018_h_u_cla32_and4017_y0
1 1
.names h_u_cla32_and4016_y0 h_u_cla32_and4018_h_u_cla32_and4016_y0
1 1
.subckt and_gate _a=h_u_cla32_and4018_h_u_cla32_and4017_y0 _b=h_u_cla32_and4018_h_u_cla32_and4016_y0 _y0=h_u_cla32_and4018_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and4019_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and4019_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and4019_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and4019_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and4019_y0
.names h_u_cla32_and4019_y0 h_u_cla32_and4020_h_u_cla32_and4019_y0
1 1
.names h_u_cla32_and4018_y0 h_u_cla32_and4020_h_u_cla32_and4018_y0
1 1
.subckt and_gate _a=h_u_cla32_and4020_h_u_cla32_and4019_y0 _b=h_u_cla32_and4020_h_u_cla32_and4018_y0 _y0=h_u_cla32_and4020_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and4021_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and4021_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and4021_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and4021_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and4021_y0
.names h_u_cla32_and4021_y0 h_u_cla32_and4022_h_u_cla32_and4021_y0
1 1
.names h_u_cla32_and4020_y0 h_u_cla32_and4022_h_u_cla32_and4020_y0
1 1
.subckt and_gate _a=h_u_cla32_and4022_h_u_cla32_and4021_y0 _b=h_u_cla32_and4022_h_u_cla32_and4020_y0 _y0=h_u_cla32_and4022_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and4023_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and4023_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and4023_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and4023_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and4023_y0
.names h_u_cla32_and4023_y0 h_u_cla32_and4024_h_u_cla32_and4023_y0
1 1
.names h_u_cla32_and4022_y0 h_u_cla32_and4024_h_u_cla32_and4022_y0
1 1
.subckt and_gate _a=h_u_cla32_and4024_h_u_cla32_and4023_y0 _b=h_u_cla32_and4024_h_u_cla32_and4022_y0 _y0=h_u_cla32_and4024_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and4025_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and4025_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and4025_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and4025_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and4025_y0
.names h_u_cla32_and4025_y0 h_u_cla32_and4026_h_u_cla32_and4025_y0
1 1
.names h_u_cla32_and4024_y0 h_u_cla32_and4026_h_u_cla32_and4024_y0
1 1
.subckt and_gate _a=h_u_cla32_and4026_h_u_cla32_and4025_y0 _b=h_u_cla32_and4026_h_u_cla32_and4024_y0 _y0=h_u_cla32_and4026_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and4027_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and4027_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and4027_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and4027_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and4027_y0
.names h_u_cla32_and4027_y0 h_u_cla32_and4028_h_u_cla32_and4027_y0
1 1
.names h_u_cla32_and4026_y0 h_u_cla32_and4028_h_u_cla32_and4026_y0
1 1
.subckt and_gate _a=h_u_cla32_and4028_h_u_cla32_and4027_y0 _b=h_u_cla32_and4028_h_u_cla32_and4026_y0 _y0=h_u_cla32_and4028_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and4029_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and4029_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and4029_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and4029_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and4029_y0
.names h_u_cla32_and4029_y0 h_u_cla32_and4030_h_u_cla32_and4029_y0
1 1
.names h_u_cla32_and4028_y0 h_u_cla32_and4030_h_u_cla32_and4028_y0
1 1
.subckt and_gate _a=h_u_cla32_and4030_h_u_cla32_and4029_y0 _b=h_u_cla32_and4030_h_u_cla32_and4028_y0 _y0=h_u_cla32_and4030_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and4031_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and4031_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and4031_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and4031_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and4031_y0
.names h_u_cla32_and4031_y0 h_u_cla32_and4032_h_u_cla32_and4031_y0
1 1
.names h_u_cla32_and4030_y0 h_u_cla32_and4032_h_u_cla32_and4030_y0
1 1
.subckt and_gate _a=h_u_cla32_and4032_h_u_cla32_and4031_y0 _b=h_u_cla32_and4032_h_u_cla32_and4030_y0 _y0=h_u_cla32_and4032_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and4033_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and4033_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and4033_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and4033_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and4033_y0
.names h_u_cla32_and4033_y0 h_u_cla32_and4034_h_u_cla32_and4033_y0
1 1
.names h_u_cla32_and4032_y0 h_u_cla32_and4034_h_u_cla32_and4032_y0
1 1
.subckt and_gate _a=h_u_cla32_and4034_h_u_cla32_and4033_y0 _b=h_u_cla32_and4034_h_u_cla32_and4032_y0 _y0=h_u_cla32_and4034_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and4035_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and4035_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and4035_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and4035_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and4035_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and4036_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and4036_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and4036_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and4036_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and4036_y0
.names h_u_cla32_and4036_y0 h_u_cla32_and4037_h_u_cla32_and4036_y0
1 1
.names h_u_cla32_and4035_y0 h_u_cla32_and4037_h_u_cla32_and4035_y0
1 1
.subckt and_gate _a=h_u_cla32_and4037_h_u_cla32_and4036_y0 _b=h_u_cla32_and4037_h_u_cla32_and4035_y0 _y0=h_u_cla32_and4037_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and4038_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and4038_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and4038_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and4038_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and4038_y0
.names h_u_cla32_and4038_y0 h_u_cla32_and4039_h_u_cla32_and4038_y0
1 1
.names h_u_cla32_and4037_y0 h_u_cla32_and4039_h_u_cla32_and4037_y0
1 1
.subckt and_gate _a=h_u_cla32_and4039_h_u_cla32_and4038_y0 _b=h_u_cla32_and4039_h_u_cla32_and4037_y0 _y0=h_u_cla32_and4039_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and4040_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and4040_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and4040_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and4040_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and4040_y0
.names h_u_cla32_and4040_y0 h_u_cla32_and4041_h_u_cla32_and4040_y0
1 1
.names h_u_cla32_and4039_y0 h_u_cla32_and4041_h_u_cla32_and4039_y0
1 1
.subckt and_gate _a=h_u_cla32_and4041_h_u_cla32_and4040_y0 _b=h_u_cla32_and4041_h_u_cla32_and4039_y0 _y0=h_u_cla32_and4041_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and4042_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and4042_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and4042_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and4042_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and4042_y0
.names h_u_cla32_and4042_y0 h_u_cla32_and4043_h_u_cla32_and4042_y0
1 1
.names h_u_cla32_and4041_y0 h_u_cla32_and4043_h_u_cla32_and4041_y0
1 1
.subckt and_gate _a=h_u_cla32_and4043_h_u_cla32_and4042_y0 _b=h_u_cla32_and4043_h_u_cla32_and4041_y0 _y0=h_u_cla32_and4043_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and4044_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and4044_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and4044_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and4044_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and4044_y0
.names h_u_cla32_and4044_y0 h_u_cla32_and4045_h_u_cla32_and4044_y0
1 1
.names h_u_cla32_and4043_y0 h_u_cla32_and4045_h_u_cla32_and4043_y0
1 1
.subckt and_gate _a=h_u_cla32_and4045_h_u_cla32_and4044_y0 _b=h_u_cla32_and4045_h_u_cla32_and4043_y0 _y0=h_u_cla32_and4045_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and4046_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and4046_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and4046_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and4046_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and4046_y0
.names h_u_cla32_and4046_y0 h_u_cla32_and4047_h_u_cla32_and4046_y0
1 1
.names h_u_cla32_and4045_y0 h_u_cla32_and4047_h_u_cla32_and4045_y0
1 1
.subckt and_gate _a=h_u_cla32_and4047_h_u_cla32_and4046_y0 _b=h_u_cla32_and4047_h_u_cla32_and4045_y0 _y0=h_u_cla32_and4047_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and4048_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and4048_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and4048_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and4048_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and4048_y0
.names h_u_cla32_and4048_y0 h_u_cla32_and4049_h_u_cla32_and4048_y0
1 1
.names h_u_cla32_and4047_y0 h_u_cla32_and4049_h_u_cla32_and4047_y0
1 1
.subckt and_gate _a=h_u_cla32_and4049_h_u_cla32_and4048_y0 _b=h_u_cla32_and4049_h_u_cla32_and4047_y0 _y0=h_u_cla32_and4049_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and4050_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and4050_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and4050_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and4050_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and4050_y0
.names h_u_cla32_and4050_y0 h_u_cla32_and4051_h_u_cla32_and4050_y0
1 1
.names h_u_cla32_and4049_y0 h_u_cla32_and4051_h_u_cla32_and4049_y0
1 1
.subckt and_gate _a=h_u_cla32_and4051_h_u_cla32_and4050_y0 _b=h_u_cla32_and4051_h_u_cla32_and4049_y0 _y0=h_u_cla32_and4051_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and4052_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and4052_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and4052_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and4052_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and4052_y0
.names h_u_cla32_and4052_y0 h_u_cla32_and4053_h_u_cla32_and4052_y0
1 1
.names h_u_cla32_and4051_y0 h_u_cla32_and4053_h_u_cla32_and4051_y0
1 1
.subckt and_gate _a=h_u_cla32_and4053_h_u_cla32_and4052_y0 _b=h_u_cla32_and4053_h_u_cla32_and4051_y0 _y0=h_u_cla32_and4053_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and4054_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and4054_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and4054_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and4054_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and4054_y0
.names h_u_cla32_and4054_y0 h_u_cla32_and4055_h_u_cla32_and4054_y0
1 1
.names h_u_cla32_and4053_y0 h_u_cla32_and4055_h_u_cla32_and4053_y0
1 1
.subckt and_gate _a=h_u_cla32_and4055_h_u_cla32_and4054_y0 _b=h_u_cla32_and4055_h_u_cla32_and4053_y0 _y0=h_u_cla32_and4055_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and4056_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and4056_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and4056_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and4056_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and4056_y0
.names h_u_cla32_and4056_y0 h_u_cla32_and4057_h_u_cla32_and4056_y0
1 1
.names h_u_cla32_and4055_y0 h_u_cla32_and4057_h_u_cla32_and4055_y0
1 1
.subckt and_gate _a=h_u_cla32_and4057_h_u_cla32_and4056_y0 _b=h_u_cla32_and4057_h_u_cla32_and4055_y0 _y0=h_u_cla32_and4057_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and4058_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and4058_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and4058_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and4058_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and4058_y0
.names h_u_cla32_and4058_y0 h_u_cla32_and4059_h_u_cla32_and4058_y0
1 1
.names h_u_cla32_and4057_y0 h_u_cla32_and4059_h_u_cla32_and4057_y0
1 1
.subckt and_gate _a=h_u_cla32_and4059_h_u_cla32_and4058_y0 _b=h_u_cla32_and4059_h_u_cla32_and4057_y0 _y0=h_u_cla32_and4059_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and4060_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and4060_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and4060_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and4060_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and4060_y0
.names h_u_cla32_and4060_y0 h_u_cla32_and4061_h_u_cla32_and4060_y0
1 1
.names h_u_cla32_and4059_y0 h_u_cla32_and4061_h_u_cla32_and4059_y0
1 1
.subckt and_gate _a=h_u_cla32_and4061_h_u_cla32_and4060_y0 _b=h_u_cla32_and4061_h_u_cla32_and4059_y0 _y0=h_u_cla32_and4061_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and4062_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and4062_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and4062_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and4062_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and4062_y0
.names h_u_cla32_and4062_y0 h_u_cla32_and4063_h_u_cla32_and4062_y0
1 1
.names h_u_cla32_and4061_y0 h_u_cla32_and4063_h_u_cla32_and4061_y0
1 1
.subckt and_gate _a=h_u_cla32_and4063_h_u_cla32_and4062_y0 _b=h_u_cla32_and4063_h_u_cla32_and4061_y0 _y0=h_u_cla32_and4063_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and4064_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and4064_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and4064_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and4064_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and4064_y0
.names h_u_cla32_and4064_y0 h_u_cla32_and4065_h_u_cla32_and4064_y0
1 1
.names h_u_cla32_and4063_y0 h_u_cla32_and4065_h_u_cla32_and4063_y0
1 1
.subckt and_gate _a=h_u_cla32_and4065_h_u_cla32_and4064_y0 _b=h_u_cla32_and4065_h_u_cla32_and4063_y0 _y0=h_u_cla32_and4065_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and4066_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and4066_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and4066_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and4066_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and4066_y0
.names h_u_cla32_and4066_y0 h_u_cla32_and4067_h_u_cla32_and4066_y0
1 1
.names h_u_cla32_and4065_y0 h_u_cla32_and4067_h_u_cla32_and4065_y0
1 1
.subckt and_gate _a=h_u_cla32_and4067_h_u_cla32_and4066_y0 _b=h_u_cla32_and4067_h_u_cla32_and4065_y0 _y0=h_u_cla32_and4067_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and4068_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and4068_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and4068_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and4068_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and4068_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and4069_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and4069_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and4069_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and4069_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and4069_y0
.names h_u_cla32_and4069_y0 h_u_cla32_and4070_h_u_cla32_and4069_y0
1 1
.names h_u_cla32_and4068_y0 h_u_cla32_and4070_h_u_cla32_and4068_y0
1 1
.subckt and_gate _a=h_u_cla32_and4070_h_u_cla32_and4069_y0 _b=h_u_cla32_and4070_h_u_cla32_and4068_y0 _y0=h_u_cla32_and4070_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and4071_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and4071_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and4071_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and4071_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and4071_y0
.names h_u_cla32_and4071_y0 h_u_cla32_and4072_h_u_cla32_and4071_y0
1 1
.names h_u_cla32_and4070_y0 h_u_cla32_and4072_h_u_cla32_and4070_y0
1 1
.subckt and_gate _a=h_u_cla32_and4072_h_u_cla32_and4071_y0 _b=h_u_cla32_and4072_h_u_cla32_and4070_y0 _y0=h_u_cla32_and4072_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and4073_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and4073_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and4073_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and4073_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and4073_y0
.names h_u_cla32_and4073_y0 h_u_cla32_and4074_h_u_cla32_and4073_y0
1 1
.names h_u_cla32_and4072_y0 h_u_cla32_and4074_h_u_cla32_and4072_y0
1 1
.subckt and_gate _a=h_u_cla32_and4074_h_u_cla32_and4073_y0 _b=h_u_cla32_and4074_h_u_cla32_and4072_y0 _y0=h_u_cla32_and4074_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and4075_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and4075_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and4075_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and4075_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and4075_y0
.names h_u_cla32_and4075_y0 h_u_cla32_and4076_h_u_cla32_and4075_y0
1 1
.names h_u_cla32_and4074_y0 h_u_cla32_and4076_h_u_cla32_and4074_y0
1 1
.subckt and_gate _a=h_u_cla32_and4076_h_u_cla32_and4075_y0 _b=h_u_cla32_and4076_h_u_cla32_and4074_y0 _y0=h_u_cla32_and4076_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and4077_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and4077_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and4077_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and4077_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and4077_y0
.names h_u_cla32_and4077_y0 h_u_cla32_and4078_h_u_cla32_and4077_y0
1 1
.names h_u_cla32_and4076_y0 h_u_cla32_and4078_h_u_cla32_and4076_y0
1 1
.subckt and_gate _a=h_u_cla32_and4078_h_u_cla32_and4077_y0 _b=h_u_cla32_and4078_h_u_cla32_and4076_y0 _y0=h_u_cla32_and4078_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and4079_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and4079_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and4079_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and4079_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and4079_y0
.names h_u_cla32_and4079_y0 h_u_cla32_and4080_h_u_cla32_and4079_y0
1 1
.names h_u_cla32_and4078_y0 h_u_cla32_and4080_h_u_cla32_and4078_y0
1 1
.subckt and_gate _a=h_u_cla32_and4080_h_u_cla32_and4079_y0 _b=h_u_cla32_and4080_h_u_cla32_and4078_y0 _y0=h_u_cla32_and4080_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and4081_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and4081_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and4081_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and4081_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and4081_y0
.names h_u_cla32_and4081_y0 h_u_cla32_and4082_h_u_cla32_and4081_y0
1 1
.names h_u_cla32_and4080_y0 h_u_cla32_and4082_h_u_cla32_and4080_y0
1 1
.subckt and_gate _a=h_u_cla32_and4082_h_u_cla32_and4081_y0 _b=h_u_cla32_and4082_h_u_cla32_and4080_y0 _y0=h_u_cla32_and4082_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and4083_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and4083_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and4083_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and4083_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and4083_y0
.names h_u_cla32_and4083_y0 h_u_cla32_and4084_h_u_cla32_and4083_y0
1 1
.names h_u_cla32_and4082_y0 h_u_cla32_and4084_h_u_cla32_and4082_y0
1 1
.subckt and_gate _a=h_u_cla32_and4084_h_u_cla32_and4083_y0 _b=h_u_cla32_and4084_h_u_cla32_and4082_y0 _y0=h_u_cla32_and4084_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and4085_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and4085_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and4085_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and4085_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and4085_y0
.names h_u_cla32_and4085_y0 h_u_cla32_and4086_h_u_cla32_and4085_y0
1 1
.names h_u_cla32_and4084_y0 h_u_cla32_and4086_h_u_cla32_and4084_y0
1 1
.subckt and_gate _a=h_u_cla32_and4086_h_u_cla32_and4085_y0 _b=h_u_cla32_and4086_h_u_cla32_and4084_y0 _y0=h_u_cla32_and4086_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and4087_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and4087_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and4087_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and4087_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and4087_y0
.names h_u_cla32_and4087_y0 h_u_cla32_and4088_h_u_cla32_and4087_y0
1 1
.names h_u_cla32_and4086_y0 h_u_cla32_and4088_h_u_cla32_and4086_y0
1 1
.subckt and_gate _a=h_u_cla32_and4088_h_u_cla32_and4087_y0 _b=h_u_cla32_and4088_h_u_cla32_and4086_y0 _y0=h_u_cla32_and4088_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and4089_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and4089_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and4089_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and4089_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and4089_y0
.names h_u_cla32_and4089_y0 h_u_cla32_and4090_h_u_cla32_and4089_y0
1 1
.names h_u_cla32_and4088_y0 h_u_cla32_and4090_h_u_cla32_and4088_y0
1 1
.subckt and_gate _a=h_u_cla32_and4090_h_u_cla32_and4089_y0 _b=h_u_cla32_and4090_h_u_cla32_and4088_y0 _y0=h_u_cla32_and4090_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and4091_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and4091_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and4091_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and4091_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and4091_y0
.names h_u_cla32_and4091_y0 h_u_cla32_and4092_h_u_cla32_and4091_y0
1 1
.names h_u_cla32_and4090_y0 h_u_cla32_and4092_h_u_cla32_and4090_y0
1 1
.subckt and_gate _a=h_u_cla32_and4092_h_u_cla32_and4091_y0 _b=h_u_cla32_and4092_h_u_cla32_and4090_y0 _y0=h_u_cla32_and4092_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and4093_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and4093_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and4093_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and4093_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and4093_y0
.names h_u_cla32_and4093_y0 h_u_cla32_and4094_h_u_cla32_and4093_y0
1 1
.names h_u_cla32_and4092_y0 h_u_cla32_and4094_h_u_cla32_and4092_y0
1 1
.subckt and_gate _a=h_u_cla32_and4094_h_u_cla32_and4093_y0 _b=h_u_cla32_and4094_h_u_cla32_and4092_y0 _y0=h_u_cla32_and4094_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and4095_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and4095_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and4095_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and4095_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and4095_y0
.names h_u_cla32_and4095_y0 h_u_cla32_and4096_h_u_cla32_and4095_y0
1 1
.names h_u_cla32_and4094_y0 h_u_cla32_and4096_h_u_cla32_and4094_y0
1 1
.subckt and_gate _a=h_u_cla32_and4096_h_u_cla32_and4095_y0 _b=h_u_cla32_and4096_h_u_cla32_and4094_y0 _y0=h_u_cla32_and4096_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and4097_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and4097_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and4097_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and4097_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and4097_y0
.names h_u_cla32_and4097_y0 h_u_cla32_and4098_h_u_cla32_and4097_y0
1 1
.names h_u_cla32_and4096_y0 h_u_cla32_and4098_h_u_cla32_and4096_y0
1 1
.subckt and_gate _a=h_u_cla32_and4098_h_u_cla32_and4097_y0 _b=h_u_cla32_and4098_h_u_cla32_and4096_y0 _y0=h_u_cla32_and4098_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and4099_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and4099_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and4099_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and4099_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and4099_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and4100_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and4100_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and4100_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and4100_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and4100_y0
.names h_u_cla32_and4100_y0 h_u_cla32_and4101_h_u_cla32_and4100_y0
1 1
.names h_u_cla32_and4099_y0 h_u_cla32_and4101_h_u_cla32_and4099_y0
1 1
.subckt and_gate _a=h_u_cla32_and4101_h_u_cla32_and4100_y0 _b=h_u_cla32_and4101_h_u_cla32_and4099_y0 _y0=h_u_cla32_and4101_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and4102_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and4102_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and4102_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and4102_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and4102_y0
.names h_u_cla32_and4102_y0 h_u_cla32_and4103_h_u_cla32_and4102_y0
1 1
.names h_u_cla32_and4101_y0 h_u_cla32_and4103_h_u_cla32_and4101_y0
1 1
.subckt and_gate _a=h_u_cla32_and4103_h_u_cla32_and4102_y0 _b=h_u_cla32_and4103_h_u_cla32_and4101_y0 _y0=h_u_cla32_and4103_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and4104_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and4104_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and4104_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and4104_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and4104_y0
.names h_u_cla32_and4104_y0 h_u_cla32_and4105_h_u_cla32_and4104_y0
1 1
.names h_u_cla32_and4103_y0 h_u_cla32_and4105_h_u_cla32_and4103_y0
1 1
.subckt and_gate _a=h_u_cla32_and4105_h_u_cla32_and4104_y0 _b=h_u_cla32_and4105_h_u_cla32_and4103_y0 _y0=h_u_cla32_and4105_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and4106_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and4106_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and4106_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and4106_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and4106_y0
.names h_u_cla32_and4106_y0 h_u_cla32_and4107_h_u_cla32_and4106_y0
1 1
.names h_u_cla32_and4105_y0 h_u_cla32_and4107_h_u_cla32_and4105_y0
1 1
.subckt and_gate _a=h_u_cla32_and4107_h_u_cla32_and4106_y0 _b=h_u_cla32_and4107_h_u_cla32_and4105_y0 _y0=h_u_cla32_and4107_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and4108_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and4108_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and4108_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and4108_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and4108_y0
.names h_u_cla32_and4108_y0 h_u_cla32_and4109_h_u_cla32_and4108_y0
1 1
.names h_u_cla32_and4107_y0 h_u_cla32_and4109_h_u_cla32_and4107_y0
1 1
.subckt and_gate _a=h_u_cla32_and4109_h_u_cla32_and4108_y0 _b=h_u_cla32_and4109_h_u_cla32_and4107_y0 _y0=h_u_cla32_and4109_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and4110_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and4110_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and4110_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and4110_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and4110_y0
.names h_u_cla32_and4110_y0 h_u_cla32_and4111_h_u_cla32_and4110_y0
1 1
.names h_u_cla32_and4109_y0 h_u_cla32_and4111_h_u_cla32_and4109_y0
1 1
.subckt and_gate _a=h_u_cla32_and4111_h_u_cla32_and4110_y0 _b=h_u_cla32_and4111_h_u_cla32_and4109_y0 _y0=h_u_cla32_and4111_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and4112_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and4112_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and4112_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and4112_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and4112_y0
.names h_u_cla32_and4112_y0 h_u_cla32_and4113_h_u_cla32_and4112_y0
1 1
.names h_u_cla32_and4111_y0 h_u_cla32_and4113_h_u_cla32_and4111_y0
1 1
.subckt and_gate _a=h_u_cla32_and4113_h_u_cla32_and4112_y0 _b=h_u_cla32_and4113_h_u_cla32_and4111_y0 _y0=h_u_cla32_and4113_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and4114_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and4114_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and4114_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and4114_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and4114_y0
.names h_u_cla32_and4114_y0 h_u_cla32_and4115_h_u_cla32_and4114_y0
1 1
.names h_u_cla32_and4113_y0 h_u_cla32_and4115_h_u_cla32_and4113_y0
1 1
.subckt and_gate _a=h_u_cla32_and4115_h_u_cla32_and4114_y0 _b=h_u_cla32_and4115_h_u_cla32_and4113_y0 _y0=h_u_cla32_and4115_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and4116_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and4116_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and4116_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and4116_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and4116_y0
.names h_u_cla32_and4116_y0 h_u_cla32_and4117_h_u_cla32_and4116_y0
1 1
.names h_u_cla32_and4115_y0 h_u_cla32_and4117_h_u_cla32_and4115_y0
1 1
.subckt and_gate _a=h_u_cla32_and4117_h_u_cla32_and4116_y0 _b=h_u_cla32_and4117_h_u_cla32_and4115_y0 _y0=h_u_cla32_and4117_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and4118_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and4118_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and4118_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and4118_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and4118_y0
.names h_u_cla32_and4118_y0 h_u_cla32_and4119_h_u_cla32_and4118_y0
1 1
.names h_u_cla32_and4117_y0 h_u_cla32_and4119_h_u_cla32_and4117_y0
1 1
.subckt and_gate _a=h_u_cla32_and4119_h_u_cla32_and4118_y0 _b=h_u_cla32_and4119_h_u_cla32_and4117_y0 _y0=h_u_cla32_and4119_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and4120_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and4120_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and4120_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and4120_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and4120_y0
.names h_u_cla32_and4120_y0 h_u_cla32_and4121_h_u_cla32_and4120_y0
1 1
.names h_u_cla32_and4119_y0 h_u_cla32_and4121_h_u_cla32_and4119_y0
1 1
.subckt and_gate _a=h_u_cla32_and4121_h_u_cla32_and4120_y0 _b=h_u_cla32_and4121_h_u_cla32_and4119_y0 _y0=h_u_cla32_and4121_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and4122_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and4122_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and4122_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and4122_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and4122_y0
.names h_u_cla32_and4122_y0 h_u_cla32_and4123_h_u_cla32_and4122_y0
1 1
.names h_u_cla32_and4121_y0 h_u_cla32_and4123_h_u_cla32_and4121_y0
1 1
.subckt and_gate _a=h_u_cla32_and4123_h_u_cla32_and4122_y0 _b=h_u_cla32_and4123_h_u_cla32_and4121_y0 _y0=h_u_cla32_and4123_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and4124_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and4124_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and4124_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and4124_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and4124_y0
.names h_u_cla32_and4124_y0 h_u_cla32_and4125_h_u_cla32_and4124_y0
1 1
.names h_u_cla32_and4123_y0 h_u_cla32_and4125_h_u_cla32_and4123_y0
1 1
.subckt and_gate _a=h_u_cla32_and4125_h_u_cla32_and4124_y0 _b=h_u_cla32_and4125_h_u_cla32_and4123_y0 _y0=h_u_cla32_and4125_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and4126_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and4126_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and4126_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and4126_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and4126_y0
.names h_u_cla32_and4126_y0 h_u_cla32_and4127_h_u_cla32_and4126_y0
1 1
.names h_u_cla32_and4125_y0 h_u_cla32_and4127_h_u_cla32_and4125_y0
1 1
.subckt and_gate _a=h_u_cla32_and4127_h_u_cla32_and4126_y0 _b=h_u_cla32_and4127_h_u_cla32_and4125_y0 _y0=h_u_cla32_and4127_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and4128_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and4128_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and4128_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and4128_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and4128_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and4129_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and4129_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and4129_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and4129_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and4129_y0
.names h_u_cla32_and4129_y0 h_u_cla32_and4130_h_u_cla32_and4129_y0
1 1
.names h_u_cla32_and4128_y0 h_u_cla32_and4130_h_u_cla32_and4128_y0
1 1
.subckt and_gate _a=h_u_cla32_and4130_h_u_cla32_and4129_y0 _b=h_u_cla32_and4130_h_u_cla32_and4128_y0 _y0=h_u_cla32_and4130_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and4131_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and4131_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and4131_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and4131_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and4131_y0
.names h_u_cla32_and4131_y0 h_u_cla32_and4132_h_u_cla32_and4131_y0
1 1
.names h_u_cla32_and4130_y0 h_u_cla32_and4132_h_u_cla32_and4130_y0
1 1
.subckt and_gate _a=h_u_cla32_and4132_h_u_cla32_and4131_y0 _b=h_u_cla32_and4132_h_u_cla32_and4130_y0 _y0=h_u_cla32_and4132_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and4133_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and4133_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and4133_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and4133_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and4133_y0
.names h_u_cla32_and4133_y0 h_u_cla32_and4134_h_u_cla32_and4133_y0
1 1
.names h_u_cla32_and4132_y0 h_u_cla32_and4134_h_u_cla32_and4132_y0
1 1
.subckt and_gate _a=h_u_cla32_and4134_h_u_cla32_and4133_y0 _b=h_u_cla32_and4134_h_u_cla32_and4132_y0 _y0=h_u_cla32_and4134_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and4135_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and4135_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and4135_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and4135_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and4135_y0
.names h_u_cla32_and4135_y0 h_u_cla32_and4136_h_u_cla32_and4135_y0
1 1
.names h_u_cla32_and4134_y0 h_u_cla32_and4136_h_u_cla32_and4134_y0
1 1
.subckt and_gate _a=h_u_cla32_and4136_h_u_cla32_and4135_y0 _b=h_u_cla32_and4136_h_u_cla32_and4134_y0 _y0=h_u_cla32_and4136_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and4137_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and4137_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and4137_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and4137_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and4137_y0
.names h_u_cla32_and4137_y0 h_u_cla32_and4138_h_u_cla32_and4137_y0
1 1
.names h_u_cla32_and4136_y0 h_u_cla32_and4138_h_u_cla32_and4136_y0
1 1
.subckt and_gate _a=h_u_cla32_and4138_h_u_cla32_and4137_y0 _b=h_u_cla32_and4138_h_u_cla32_and4136_y0 _y0=h_u_cla32_and4138_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and4139_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and4139_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and4139_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and4139_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and4139_y0
.names h_u_cla32_and4139_y0 h_u_cla32_and4140_h_u_cla32_and4139_y0
1 1
.names h_u_cla32_and4138_y0 h_u_cla32_and4140_h_u_cla32_and4138_y0
1 1
.subckt and_gate _a=h_u_cla32_and4140_h_u_cla32_and4139_y0 _b=h_u_cla32_and4140_h_u_cla32_and4138_y0 _y0=h_u_cla32_and4140_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and4141_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and4141_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and4141_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and4141_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and4141_y0
.names h_u_cla32_and4141_y0 h_u_cla32_and4142_h_u_cla32_and4141_y0
1 1
.names h_u_cla32_and4140_y0 h_u_cla32_and4142_h_u_cla32_and4140_y0
1 1
.subckt and_gate _a=h_u_cla32_and4142_h_u_cla32_and4141_y0 _b=h_u_cla32_and4142_h_u_cla32_and4140_y0 _y0=h_u_cla32_and4142_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and4143_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and4143_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and4143_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and4143_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and4143_y0
.names h_u_cla32_and4143_y0 h_u_cla32_and4144_h_u_cla32_and4143_y0
1 1
.names h_u_cla32_and4142_y0 h_u_cla32_and4144_h_u_cla32_and4142_y0
1 1
.subckt and_gate _a=h_u_cla32_and4144_h_u_cla32_and4143_y0 _b=h_u_cla32_and4144_h_u_cla32_and4142_y0 _y0=h_u_cla32_and4144_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and4145_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and4145_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and4145_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and4145_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and4145_y0
.names h_u_cla32_and4145_y0 h_u_cla32_and4146_h_u_cla32_and4145_y0
1 1
.names h_u_cla32_and4144_y0 h_u_cla32_and4146_h_u_cla32_and4144_y0
1 1
.subckt and_gate _a=h_u_cla32_and4146_h_u_cla32_and4145_y0 _b=h_u_cla32_and4146_h_u_cla32_and4144_y0 _y0=h_u_cla32_and4146_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and4147_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and4147_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and4147_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and4147_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and4147_y0
.names h_u_cla32_and4147_y0 h_u_cla32_and4148_h_u_cla32_and4147_y0
1 1
.names h_u_cla32_and4146_y0 h_u_cla32_and4148_h_u_cla32_and4146_y0
1 1
.subckt and_gate _a=h_u_cla32_and4148_h_u_cla32_and4147_y0 _b=h_u_cla32_and4148_h_u_cla32_and4146_y0 _y0=h_u_cla32_and4148_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and4149_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and4149_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and4149_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and4149_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and4149_y0
.names h_u_cla32_and4149_y0 h_u_cla32_and4150_h_u_cla32_and4149_y0
1 1
.names h_u_cla32_and4148_y0 h_u_cla32_and4150_h_u_cla32_and4148_y0
1 1
.subckt and_gate _a=h_u_cla32_and4150_h_u_cla32_and4149_y0 _b=h_u_cla32_and4150_h_u_cla32_and4148_y0 _y0=h_u_cla32_and4150_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and4151_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and4151_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and4151_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and4151_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and4151_y0
.names h_u_cla32_and4151_y0 h_u_cla32_and4152_h_u_cla32_and4151_y0
1 1
.names h_u_cla32_and4150_y0 h_u_cla32_and4152_h_u_cla32_and4150_y0
1 1
.subckt and_gate _a=h_u_cla32_and4152_h_u_cla32_and4151_y0 _b=h_u_cla32_and4152_h_u_cla32_and4150_y0 _y0=h_u_cla32_and4152_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and4153_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and4153_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and4153_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and4153_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and4153_y0
.names h_u_cla32_and4153_y0 h_u_cla32_and4154_h_u_cla32_and4153_y0
1 1
.names h_u_cla32_and4152_y0 h_u_cla32_and4154_h_u_cla32_and4152_y0
1 1
.subckt and_gate _a=h_u_cla32_and4154_h_u_cla32_and4153_y0 _b=h_u_cla32_and4154_h_u_cla32_and4152_y0 _y0=h_u_cla32_and4154_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and4155_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and4155_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and4155_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and4155_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and4155_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and4156_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and4156_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and4156_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and4156_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and4156_y0
.names h_u_cla32_and4156_y0 h_u_cla32_and4157_h_u_cla32_and4156_y0
1 1
.names h_u_cla32_and4155_y0 h_u_cla32_and4157_h_u_cla32_and4155_y0
1 1
.subckt and_gate _a=h_u_cla32_and4157_h_u_cla32_and4156_y0 _b=h_u_cla32_and4157_h_u_cla32_and4155_y0 _y0=h_u_cla32_and4157_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and4158_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and4158_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and4158_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and4158_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and4158_y0
.names h_u_cla32_and4158_y0 h_u_cla32_and4159_h_u_cla32_and4158_y0
1 1
.names h_u_cla32_and4157_y0 h_u_cla32_and4159_h_u_cla32_and4157_y0
1 1
.subckt and_gate _a=h_u_cla32_and4159_h_u_cla32_and4158_y0 _b=h_u_cla32_and4159_h_u_cla32_and4157_y0 _y0=h_u_cla32_and4159_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and4160_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and4160_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and4160_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and4160_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and4160_y0
.names h_u_cla32_and4160_y0 h_u_cla32_and4161_h_u_cla32_and4160_y0
1 1
.names h_u_cla32_and4159_y0 h_u_cla32_and4161_h_u_cla32_and4159_y0
1 1
.subckt and_gate _a=h_u_cla32_and4161_h_u_cla32_and4160_y0 _b=h_u_cla32_and4161_h_u_cla32_and4159_y0 _y0=h_u_cla32_and4161_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and4162_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and4162_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and4162_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and4162_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and4162_y0
.names h_u_cla32_and4162_y0 h_u_cla32_and4163_h_u_cla32_and4162_y0
1 1
.names h_u_cla32_and4161_y0 h_u_cla32_and4163_h_u_cla32_and4161_y0
1 1
.subckt and_gate _a=h_u_cla32_and4163_h_u_cla32_and4162_y0 _b=h_u_cla32_and4163_h_u_cla32_and4161_y0 _y0=h_u_cla32_and4163_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and4164_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and4164_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and4164_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and4164_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and4164_y0
.names h_u_cla32_and4164_y0 h_u_cla32_and4165_h_u_cla32_and4164_y0
1 1
.names h_u_cla32_and4163_y0 h_u_cla32_and4165_h_u_cla32_and4163_y0
1 1
.subckt and_gate _a=h_u_cla32_and4165_h_u_cla32_and4164_y0 _b=h_u_cla32_and4165_h_u_cla32_and4163_y0 _y0=h_u_cla32_and4165_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and4166_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and4166_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and4166_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and4166_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and4166_y0
.names h_u_cla32_and4166_y0 h_u_cla32_and4167_h_u_cla32_and4166_y0
1 1
.names h_u_cla32_and4165_y0 h_u_cla32_and4167_h_u_cla32_and4165_y0
1 1
.subckt and_gate _a=h_u_cla32_and4167_h_u_cla32_and4166_y0 _b=h_u_cla32_and4167_h_u_cla32_and4165_y0 _y0=h_u_cla32_and4167_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and4168_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and4168_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and4168_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and4168_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and4168_y0
.names h_u_cla32_and4168_y0 h_u_cla32_and4169_h_u_cla32_and4168_y0
1 1
.names h_u_cla32_and4167_y0 h_u_cla32_and4169_h_u_cla32_and4167_y0
1 1
.subckt and_gate _a=h_u_cla32_and4169_h_u_cla32_and4168_y0 _b=h_u_cla32_and4169_h_u_cla32_and4167_y0 _y0=h_u_cla32_and4169_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and4170_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and4170_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and4170_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and4170_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and4170_y0
.names h_u_cla32_and4170_y0 h_u_cla32_and4171_h_u_cla32_and4170_y0
1 1
.names h_u_cla32_and4169_y0 h_u_cla32_and4171_h_u_cla32_and4169_y0
1 1
.subckt and_gate _a=h_u_cla32_and4171_h_u_cla32_and4170_y0 _b=h_u_cla32_and4171_h_u_cla32_and4169_y0 _y0=h_u_cla32_and4171_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and4172_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and4172_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and4172_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and4172_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and4172_y0
.names h_u_cla32_and4172_y0 h_u_cla32_and4173_h_u_cla32_and4172_y0
1 1
.names h_u_cla32_and4171_y0 h_u_cla32_and4173_h_u_cla32_and4171_y0
1 1
.subckt and_gate _a=h_u_cla32_and4173_h_u_cla32_and4172_y0 _b=h_u_cla32_and4173_h_u_cla32_and4171_y0 _y0=h_u_cla32_and4173_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and4174_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and4174_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and4174_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and4174_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and4174_y0
.names h_u_cla32_and4174_y0 h_u_cla32_and4175_h_u_cla32_and4174_y0
1 1
.names h_u_cla32_and4173_y0 h_u_cla32_and4175_h_u_cla32_and4173_y0
1 1
.subckt and_gate _a=h_u_cla32_and4175_h_u_cla32_and4174_y0 _b=h_u_cla32_and4175_h_u_cla32_and4173_y0 _y0=h_u_cla32_and4175_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and4176_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and4176_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and4176_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and4176_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and4176_y0
.names h_u_cla32_and4176_y0 h_u_cla32_and4177_h_u_cla32_and4176_y0
1 1
.names h_u_cla32_and4175_y0 h_u_cla32_and4177_h_u_cla32_and4175_y0
1 1
.subckt and_gate _a=h_u_cla32_and4177_h_u_cla32_and4176_y0 _b=h_u_cla32_and4177_h_u_cla32_and4175_y0 _y0=h_u_cla32_and4177_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and4178_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and4178_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and4178_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and4178_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and4178_y0
.names h_u_cla32_and4178_y0 h_u_cla32_and4179_h_u_cla32_and4178_y0
1 1
.names h_u_cla32_and4177_y0 h_u_cla32_and4179_h_u_cla32_and4177_y0
1 1
.subckt and_gate _a=h_u_cla32_and4179_h_u_cla32_and4178_y0 _b=h_u_cla32_and4179_h_u_cla32_and4177_y0 _y0=h_u_cla32_and4179_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and4180_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and4180_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and4180_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and4180_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and4180_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and4181_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and4181_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and4181_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and4181_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and4181_y0
.names h_u_cla32_and4181_y0 h_u_cla32_and4182_h_u_cla32_and4181_y0
1 1
.names h_u_cla32_and4180_y0 h_u_cla32_and4182_h_u_cla32_and4180_y0
1 1
.subckt and_gate _a=h_u_cla32_and4182_h_u_cla32_and4181_y0 _b=h_u_cla32_and4182_h_u_cla32_and4180_y0 _y0=h_u_cla32_and4182_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and4183_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and4183_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and4183_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and4183_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and4183_y0
.names h_u_cla32_and4183_y0 h_u_cla32_and4184_h_u_cla32_and4183_y0
1 1
.names h_u_cla32_and4182_y0 h_u_cla32_and4184_h_u_cla32_and4182_y0
1 1
.subckt and_gate _a=h_u_cla32_and4184_h_u_cla32_and4183_y0 _b=h_u_cla32_and4184_h_u_cla32_and4182_y0 _y0=h_u_cla32_and4184_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and4185_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and4185_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and4185_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and4185_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and4185_y0
.names h_u_cla32_and4185_y0 h_u_cla32_and4186_h_u_cla32_and4185_y0
1 1
.names h_u_cla32_and4184_y0 h_u_cla32_and4186_h_u_cla32_and4184_y0
1 1
.subckt and_gate _a=h_u_cla32_and4186_h_u_cla32_and4185_y0 _b=h_u_cla32_and4186_h_u_cla32_and4184_y0 _y0=h_u_cla32_and4186_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and4187_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and4187_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and4187_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and4187_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and4187_y0
.names h_u_cla32_and4187_y0 h_u_cla32_and4188_h_u_cla32_and4187_y0
1 1
.names h_u_cla32_and4186_y0 h_u_cla32_and4188_h_u_cla32_and4186_y0
1 1
.subckt and_gate _a=h_u_cla32_and4188_h_u_cla32_and4187_y0 _b=h_u_cla32_and4188_h_u_cla32_and4186_y0 _y0=h_u_cla32_and4188_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and4189_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and4189_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and4189_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and4189_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and4189_y0
.names h_u_cla32_and4189_y0 h_u_cla32_and4190_h_u_cla32_and4189_y0
1 1
.names h_u_cla32_and4188_y0 h_u_cla32_and4190_h_u_cla32_and4188_y0
1 1
.subckt and_gate _a=h_u_cla32_and4190_h_u_cla32_and4189_y0 _b=h_u_cla32_and4190_h_u_cla32_and4188_y0 _y0=h_u_cla32_and4190_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and4191_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and4191_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and4191_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and4191_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and4191_y0
.names h_u_cla32_and4191_y0 h_u_cla32_and4192_h_u_cla32_and4191_y0
1 1
.names h_u_cla32_and4190_y0 h_u_cla32_and4192_h_u_cla32_and4190_y0
1 1
.subckt and_gate _a=h_u_cla32_and4192_h_u_cla32_and4191_y0 _b=h_u_cla32_and4192_h_u_cla32_and4190_y0 _y0=h_u_cla32_and4192_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and4193_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and4193_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and4193_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and4193_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and4193_y0
.names h_u_cla32_and4193_y0 h_u_cla32_and4194_h_u_cla32_and4193_y0
1 1
.names h_u_cla32_and4192_y0 h_u_cla32_and4194_h_u_cla32_and4192_y0
1 1
.subckt and_gate _a=h_u_cla32_and4194_h_u_cla32_and4193_y0 _b=h_u_cla32_and4194_h_u_cla32_and4192_y0 _y0=h_u_cla32_and4194_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and4195_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and4195_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and4195_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and4195_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and4195_y0
.names h_u_cla32_and4195_y0 h_u_cla32_and4196_h_u_cla32_and4195_y0
1 1
.names h_u_cla32_and4194_y0 h_u_cla32_and4196_h_u_cla32_and4194_y0
1 1
.subckt and_gate _a=h_u_cla32_and4196_h_u_cla32_and4195_y0 _b=h_u_cla32_and4196_h_u_cla32_and4194_y0 _y0=h_u_cla32_and4196_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and4197_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and4197_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and4197_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and4197_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and4197_y0
.names h_u_cla32_and4197_y0 h_u_cla32_and4198_h_u_cla32_and4197_y0
1 1
.names h_u_cla32_and4196_y0 h_u_cla32_and4198_h_u_cla32_and4196_y0
1 1
.subckt and_gate _a=h_u_cla32_and4198_h_u_cla32_and4197_y0 _b=h_u_cla32_and4198_h_u_cla32_and4196_y0 _y0=h_u_cla32_and4198_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and4199_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and4199_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and4199_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and4199_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and4199_y0
.names h_u_cla32_and4199_y0 h_u_cla32_and4200_h_u_cla32_and4199_y0
1 1
.names h_u_cla32_and4198_y0 h_u_cla32_and4200_h_u_cla32_and4198_y0
1 1
.subckt and_gate _a=h_u_cla32_and4200_h_u_cla32_and4199_y0 _b=h_u_cla32_and4200_h_u_cla32_and4198_y0 _y0=h_u_cla32_and4200_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and4201_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and4201_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and4201_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and4201_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and4201_y0
.names h_u_cla32_and4201_y0 h_u_cla32_and4202_h_u_cla32_and4201_y0
1 1
.names h_u_cla32_and4200_y0 h_u_cla32_and4202_h_u_cla32_and4200_y0
1 1
.subckt and_gate _a=h_u_cla32_and4202_h_u_cla32_and4201_y0 _b=h_u_cla32_and4202_h_u_cla32_and4200_y0 _y0=h_u_cla32_and4202_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and4203_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and4203_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and4203_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and4203_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and4203_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and4204_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and4204_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and4204_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and4204_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and4204_y0
.names h_u_cla32_and4204_y0 h_u_cla32_and4205_h_u_cla32_and4204_y0
1 1
.names h_u_cla32_and4203_y0 h_u_cla32_and4205_h_u_cla32_and4203_y0
1 1
.subckt and_gate _a=h_u_cla32_and4205_h_u_cla32_and4204_y0 _b=h_u_cla32_and4205_h_u_cla32_and4203_y0 _y0=h_u_cla32_and4205_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and4206_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and4206_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and4206_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and4206_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and4206_y0
.names h_u_cla32_and4206_y0 h_u_cla32_and4207_h_u_cla32_and4206_y0
1 1
.names h_u_cla32_and4205_y0 h_u_cla32_and4207_h_u_cla32_and4205_y0
1 1
.subckt and_gate _a=h_u_cla32_and4207_h_u_cla32_and4206_y0 _b=h_u_cla32_and4207_h_u_cla32_and4205_y0 _y0=h_u_cla32_and4207_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and4208_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and4208_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and4208_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and4208_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and4208_y0
.names h_u_cla32_and4208_y0 h_u_cla32_and4209_h_u_cla32_and4208_y0
1 1
.names h_u_cla32_and4207_y0 h_u_cla32_and4209_h_u_cla32_and4207_y0
1 1
.subckt and_gate _a=h_u_cla32_and4209_h_u_cla32_and4208_y0 _b=h_u_cla32_and4209_h_u_cla32_and4207_y0 _y0=h_u_cla32_and4209_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and4210_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and4210_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and4210_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and4210_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and4210_y0
.names h_u_cla32_and4210_y0 h_u_cla32_and4211_h_u_cla32_and4210_y0
1 1
.names h_u_cla32_and4209_y0 h_u_cla32_and4211_h_u_cla32_and4209_y0
1 1
.subckt and_gate _a=h_u_cla32_and4211_h_u_cla32_and4210_y0 _b=h_u_cla32_and4211_h_u_cla32_and4209_y0 _y0=h_u_cla32_and4211_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and4212_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and4212_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and4212_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and4212_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and4212_y0
.names h_u_cla32_and4212_y0 h_u_cla32_and4213_h_u_cla32_and4212_y0
1 1
.names h_u_cla32_and4211_y0 h_u_cla32_and4213_h_u_cla32_and4211_y0
1 1
.subckt and_gate _a=h_u_cla32_and4213_h_u_cla32_and4212_y0 _b=h_u_cla32_and4213_h_u_cla32_and4211_y0 _y0=h_u_cla32_and4213_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and4214_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and4214_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and4214_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and4214_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and4214_y0
.names h_u_cla32_and4214_y0 h_u_cla32_and4215_h_u_cla32_and4214_y0
1 1
.names h_u_cla32_and4213_y0 h_u_cla32_and4215_h_u_cla32_and4213_y0
1 1
.subckt and_gate _a=h_u_cla32_and4215_h_u_cla32_and4214_y0 _b=h_u_cla32_and4215_h_u_cla32_and4213_y0 _y0=h_u_cla32_and4215_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and4216_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and4216_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and4216_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and4216_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and4216_y0
.names h_u_cla32_and4216_y0 h_u_cla32_and4217_h_u_cla32_and4216_y0
1 1
.names h_u_cla32_and4215_y0 h_u_cla32_and4217_h_u_cla32_and4215_y0
1 1
.subckt and_gate _a=h_u_cla32_and4217_h_u_cla32_and4216_y0 _b=h_u_cla32_and4217_h_u_cla32_and4215_y0 _y0=h_u_cla32_and4217_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and4218_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and4218_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and4218_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and4218_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and4218_y0
.names h_u_cla32_and4218_y0 h_u_cla32_and4219_h_u_cla32_and4218_y0
1 1
.names h_u_cla32_and4217_y0 h_u_cla32_and4219_h_u_cla32_and4217_y0
1 1
.subckt and_gate _a=h_u_cla32_and4219_h_u_cla32_and4218_y0 _b=h_u_cla32_and4219_h_u_cla32_and4217_y0 _y0=h_u_cla32_and4219_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and4220_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and4220_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and4220_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and4220_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and4220_y0
.names h_u_cla32_and4220_y0 h_u_cla32_and4221_h_u_cla32_and4220_y0
1 1
.names h_u_cla32_and4219_y0 h_u_cla32_and4221_h_u_cla32_and4219_y0
1 1
.subckt and_gate _a=h_u_cla32_and4221_h_u_cla32_and4220_y0 _b=h_u_cla32_and4221_h_u_cla32_and4219_y0 _y0=h_u_cla32_and4221_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and4222_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and4222_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and4222_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and4222_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and4222_y0
.names h_u_cla32_and4222_y0 h_u_cla32_and4223_h_u_cla32_and4222_y0
1 1
.names h_u_cla32_and4221_y0 h_u_cla32_and4223_h_u_cla32_and4221_y0
1 1
.subckt and_gate _a=h_u_cla32_and4223_h_u_cla32_and4222_y0 _b=h_u_cla32_and4223_h_u_cla32_and4221_y0 _y0=h_u_cla32_and4223_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and4224_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and4224_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and4224_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and4224_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and4224_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and4225_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and4225_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and4225_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and4225_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and4225_y0
.names h_u_cla32_and4225_y0 h_u_cla32_and4226_h_u_cla32_and4225_y0
1 1
.names h_u_cla32_and4224_y0 h_u_cla32_and4226_h_u_cla32_and4224_y0
1 1
.subckt and_gate _a=h_u_cla32_and4226_h_u_cla32_and4225_y0 _b=h_u_cla32_and4226_h_u_cla32_and4224_y0 _y0=h_u_cla32_and4226_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and4227_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and4227_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and4227_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and4227_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and4227_y0
.names h_u_cla32_and4227_y0 h_u_cla32_and4228_h_u_cla32_and4227_y0
1 1
.names h_u_cla32_and4226_y0 h_u_cla32_and4228_h_u_cla32_and4226_y0
1 1
.subckt and_gate _a=h_u_cla32_and4228_h_u_cla32_and4227_y0 _b=h_u_cla32_and4228_h_u_cla32_and4226_y0 _y0=h_u_cla32_and4228_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and4229_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and4229_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and4229_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and4229_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and4229_y0
.names h_u_cla32_and4229_y0 h_u_cla32_and4230_h_u_cla32_and4229_y0
1 1
.names h_u_cla32_and4228_y0 h_u_cla32_and4230_h_u_cla32_and4228_y0
1 1
.subckt and_gate _a=h_u_cla32_and4230_h_u_cla32_and4229_y0 _b=h_u_cla32_and4230_h_u_cla32_and4228_y0 _y0=h_u_cla32_and4230_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and4231_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and4231_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and4231_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and4231_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and4231_y0
.names h_u_cla32_and4231_y0 h_u_cla32_and4232_h_u_cla32_and4231_y0
1 1
.names h_u_cla32_and4230_y0 h_u_cla32_and4232_h_u_cla32_and4230_y0
1 1
.subckt and_gate _a=h_u_cla32_and4232_h_u_cla32_and4231_y0 _b=h_u_cla32_and4232_h_u_cla32_and4230_y0 _y0=h_u_cla32_and4232_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and4233_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and4233_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and4233_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and4233_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and4233_y0
.names h_u_cla32_and4233_y0 h_u_cla32_and4234_h_u_cla32_and4233_y0
1 1
.names h_u_cla32_and4232_y0 h_u_cla32_and4234_h_u_cla32_and4232_y0
1 1
.subckt and_gate _a=h_u_cla32_and4234_h_u_cla32_and4233_y0 _b=h_u_cla32_and4234_h_u_cla32_and4232_y0 _y0=h_u_cla32_and4234_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and4235_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and4235_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and4235_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and4235_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and4235_y0
.names h_u_cla32_and4235_y0 h_u_cla32_and4236_h_u_cla32_and4235_y0
1 1
.names h_u_cla32_and4234_y0 h_u_cla32_and4236_h_u_cla32_and4234_y0
1 1
.subckt and_gate _a=h_u_cla32_and4236_h_u_cla32_and4235_y0 _b=h_u_cla32_and4236_h_u_cla32_and4234_y0 _y0=h_u_cla32_and4236_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and4237_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and4237_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and4237_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and4237_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and4237_y0
.names h_u_cla32_and4237_y0 h_u_cla32_and4238_h_u_cla32_and4237_y0
1 1
.names h_u_cla32_and4236_y0 h_u_cla32_and4238_h_u_cla32_and4236_y0
1 1
.subckt and_gate _a=h_u_cla32_and4238_h_u_cla32_and4237_y0 _b=h_u_cla32_and4238_h_u_cla32_and4236_y0 _y0=h_u_cla32_and4238_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and4239_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and4239_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and4239_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and4239_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and4239_y0
.names h_u_cla32_and4239_y0 h_u_cla32_and4240_h_u_cla32_and4239_y0
1 1
.names h_u_cla32_and4238_y0 h_u_cla32_and4240_h_u_cla32_and4238_y0
1 1
.subckt and_gate _a=h_u_cla32_and4240_h_u_cla32_and4239_y0 _b=h_u_cla32_and4240_h_u_cla32_and4238_y0 _y0=h_u_cla32_and4240_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and4241_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and4241_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and4241_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and4241_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and4241_y0
.names h_u_cla32_and4241_y0 h_u_cla32_and4242_h_u_cla32_and4241_y0
1 1
.names h_u_cla32_and4240_y0 h_u_cla32_and4242_h_u_cla32_and4240_y0
1 1
.subckt and_gate _a=h_u_cla32_and4242_h_u_cla32_and4241_y0 _b=h_u_cla32_and4242_h_u_cla32_and4240_y0 _y0=h_u_cla32_and4242_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and4243_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and4243_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and4243_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and4243_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and4243_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and4244_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and4244_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and4244_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and4244_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and4244_y0
.names h_u_cla32_and4244_y0 h_u_cla32_and4245_h_u_cla32_and4244_y0
1 1
.names h_u_cla32_and4243_y0 h_u_cla32_and4245_h_u_cla32_and4243_y0
1 1
.subckt and_gate _a=h_u_cla32_and4245_h_u_cla32_and4244_y0 _b=h_u_cla32_and4245_h_u_cla32_and4243_y0 _y0=h_u_cla32_and4245_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and4246_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and4246_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and4246_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and4246_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and4246_y0
.names h_u_cla32_and4246_y0 h_u_cla32_and4247_h_u_cla32_and4246_y0
1 1
.names h_u_cla32_and4245_y0 h_u_cla32_and4247_h_u_cla32_and4245_y0
1 1
.subckt and_gate _a=h_u_cla32_and4247_h_u_cla32_and4246_y0 _b=h_u_cla32_and4247_h_u_cla32_and4245_y0 _y0=h_u_cla32_and4247_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and4248_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and4248_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and4248_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and4248_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and4248_y0
.names h_u_cla32_and4248_y0 h_u_cla32_and4249_h_u_cla32_and4248_y0
1 1
.names h_u_cla32_and4247_y0 h_u_cla32_and4249_h_u_cla32_and4247_y0
1 1
.subckt and_gate _a=h_u_cla32_and4249_h_u_cla32_and4248_y0 _b=h_u_cla32_and4249_h_u_cla32_and4247_y0 _y0=h_u_cla32_and4249_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and4250_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and4250_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and4250_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and4250_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and4250_y0
.names h_u_cla32_and4250_y0 h_u_cla32_and4251_h_u_cla32_and4250_y0
1 1
.names h_u_cla32_and4249_y0 h_u_cla32_and4251_h_u_cla32_and4249_y0
1 1
.subckt and_gate _a=h_u_cla32_and4251_h_u_cla32_and4250_y0 _b=h_u_cla32_and4251_h_u_cla32_and4249_y0 _y0=h_u_cla32_and4251_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and4252_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and4252_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and4252_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and4252_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and4252_y0
.names h_u_cla32_and4252_y0 h_u_cla32_and4253_h_u_cla32_and4252_y0
1 1
.names h_u_cla32_and4251_y0 h_u_cla32_and4253_h_u_cla32_and4251_y0
1 1
.subckt and_gate _a=h_u_cla32_and4253_h_u_cla32_and4252_y0 _b=h_u_cla32_and4253_h_u_cla32_and4251_y0 _y0=h_u_cla32_and4253_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and4254_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and4254_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and4254_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and4254_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and4254_y0
.names h_u_cla32_and4254_y0 h_u_cla32_and4255_h_u_cla32_and4254_y0
1 1
.names h_u_cla32_and4253_y0 h_u_cla32_and4255_h_u_cla32_and4253_y0
1 1
.subckt and_gate _a=h_u_cla32_and4255_h_u_cla32_and4254_y0 _b=h_u_cla32_and4255_h_u_cla32_and4253_y0 _y0=h_u_cla32_and4255_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and4256_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and4256_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and4256_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and4256_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and4256_y0
.names h_u_cla32_and4256_y0 h_u_cla32_and4257_h_u_cla32_and4256_y0
1 1
.names h_u_cla32_and4255_y0 h_u_cla32_and4257_h_u_cla32_and4255_y0
1 1
.subckt and_gate _a=h_u_cla32_and4257_h_u_cla32_and4256_y0 _b=h_u_cla32_and4257_h_u_cla32_and4255_y0 _y0=h_u_cla32_and4257_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and4258_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and4258_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and4258_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and4258_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and4258_y0
.names h_u_cla32_and4258_y0 h_u_cla32_and4259_h_u_cla32_and4258_y0
1 1
.names h_u_cla32_and4257_y0 h_u_cla32_and4259_h_u_cla32_and4257_y0
1 1
.subckt and_gate _a=h_u_cla32_and4259_h_u_cla32_and4258_y0 _b=h_u_cla32_and4259_h_u_cla32_and4257_y0 _y0=h_u_cla32_and4259_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and4260_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and4260_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and4260_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and4260_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and4260_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and4261_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and4261_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and4261_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and4261_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and4261_y0
.names h_u_cla32_and4261_y0 h_u_cla32_and4262_h_u_cla32_and4261_y0
1 1
.names h_u_cla32_and4260_y0 h_u_cla32_and4262_h_u_cla32_and4260_y0
1 1
.subckt and_gate _a=h_u_cla32_and4262_h_u_cla32_and4261_y0 _b=h_u_cla32_and4262_h_u_cla32_and4260_y0 _y0=h_u_cla32_and4262_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and4263_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and4263_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and4263_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and4263_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and4263_y0
.names h_u_cla32_and4263_y0 h_u_cla32_and4264_h_u_cla32_and4263_y0
1 1
.names h_u_cla32_and4262_y0 h_u_cla32_and4264_h_u_cla32_and4262_y0
1 1
.subckt and_gate _a=h_u_cla32_and4264_h_u_cla32_and4263_y0 _b=h_u_cla32_and4264_h_u_cla32_and4262_y0 _y0=h_u_cla32_and4264_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and4265_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and4265_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and4265_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and4265_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and4265_y0
.names h_u_cla32_and4265_y0 h_u_cla32_and4266_h_u_cla32_and4265_y0
1 1
.names h_u_cla32_and4264_y0 h_u_cla32_and4266_h_u_cla32_and4264_y0
1 1
.subckt and_gate _a=h_u_cla32_and4266_h_u_cla32_and4265_y0 _b=h_u_cla32_and4266_h_u_cla32_and4264_y0 _y0=h_u_cla32_and4266_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and4267_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and4267_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and4267_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and4267_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and4267_y0
.names h_u_cla32_and4267_y0 h_u_cla32_and4268_h_u_cla32_and4267_y0
1 1
.names h_u_cla32_and4266_y0 h_u_cla32_and4268_h_u_cla32_and4266_y0
1 1
.subckt and_gate _a=h_u_cla32_and4268_h_u_cla32_and4267_y0 _b=h_u_cla32_and4268_h_u_cla32_and4266_y0 _y0=h_u_cla32_and4268_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and4269_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and4269_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and4269_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and4269_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and4269_y0
.names h_u_cla32_and4269_y0 h_u_cla32_and4270_h_u_cla32_and4269_y0
1 1
.names h_u_cla32_and4268_y0 h_u_cla32_and4270_h_u_cla32_and4268_y0
1 1
.subckt and_gate _a=h_u_cla32_and4270_h_u_cla32_and4269_y0 _b=h_u_cla32_and4270_h_u_cla32_and4268_y0 _y0=h_u_cla32_and4270_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and4271_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and4271_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and4271_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and4271_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and4271_y0
.names h_u_cla32_and4271_y0 h_u_cla32_and4272_h_u_cla32_and4271_y0
1 1
.names h_u_cla32_and4270_y0 h_u_cla32_and4272_h_u_cla32_and4270_y0
1 1
.subckt and_gate _a=h_u_cla32_and4272_h_u_cla32_and4271_y0 _b=h_u_cla32_and4272_h_u_cla32_and4270_y0 _y0=h_u_cla32_and4272_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and4273_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and4273_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and4273_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and4273_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and4273_y0
.names h_u_cla32_and4273_y0 h_u_cla32_and4274_h_u_cla32_and4273_y0
1 1
.names h_u_cla32_and4272_y0 h_u_cla32_and4274_h_u_cla32_and4272_y0
1 1
.subckt and_gate _a=h_u_cla32_and4274_h_u_cla32_and4273_y0 _b=h_u_cla32_and4274_h_u_cla32_and4272_y0 _y0=h_u_cla32_and4274_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and4275_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and4275_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and4275_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and4275_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and4275_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and4276_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and4276_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and4276_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and4276_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and4276_y0
.names h_u_cla32_and4276_y0 h_u_cla32_and4277_h_u_cla32_and4276_y0
1 1
.names h_u_cla32_and4275_y0 h_u_cla32_and4277_h_u_cla32_and4275_y0
1 1
.subckt and_gate _a=h_u_cla32_and4277_h_u_cla32_and4276_y0 _b=h_u_cla32_and4277_h_u_cla32_and4275_y0 _y0=h_u_cla32_and4277_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and4278_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and4278_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and4278_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and4278_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and4278_y0
.names h_u_cla32_and4278_y0 h_u_cla32_and4279_h_u_cla32_and4278_y0
1 1
.names h_u_cla32_and4277_y0 h_u_cla32_and4279_h_u_cla32_and4277_y0
1 1
.subckt and_gate _a=h_u_cla32_and4279_h_u_cla32_and4278_y0 _b=h_u_cla32_and4279_h_u_cla32_and4277_y0 _y0=h_u_cla32_and4279_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and4280_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and4280_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and4280_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and4280_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and4280_y0
.names h_u_cla32_and4280_y0 h_u_cla32_and4281_h_u_cla32_and4280_y0
1 1
.names h_u_cla32_and4279_y0 h_u_cla32_and4281_h_u_cla32_and4279_y0
1 1
.subckt and_gate _a=h_u_cla32_and4281_h_u_cla32_and4280_y0 _b=h_u_cla32_and4281_h_u_cla32_and4279_y0 _y0=h_u_cla32_and4281_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and4282_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and4282_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and4282_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and4282_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and4282_y0
.names h_u_cla32_and4282_y0 h_u_cla32_and4283_h_u_cla32_and4282_y0
1 1
.names h_u_cla32_and4281_y0 h_u_cla32_and4283_h_u_cla32_and4281_y0
1 1
.subckt and_gate _a=h_u_cla32_and4283_h_u_cla32_and4282_y0 _b=h_u_cla32_and4283_h_u_cla32_and4281_y0 _y0=h_u_cla32_and4283_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and4284_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and4284_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and4284_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and4284_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and4284_y0
.names h_u_cla32_and4284_y0 h_u_cla32_and4285_h_u_cla32_and4284_y0
1 1
.names h_u_cla32_and4283_y0 h_u_cla32_and4285_h_u_cla32_and4283_y0
1 1
.subckt and_gate _a=h_u_cla32_and4285_h_u_cla32_and4284_y0 _b=h_u_cla32_and4285_h_u_cla32_and4283_y0 _y0=h_u_cla32_and4285_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and4286_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and4286_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and4286_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and4286_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and4286_y0
.names h_u_cla32_and4286_y0 h_u_cla32_and4287_h_u_cla32_and4286_y0
1 1
.names h_u_cla32_and4285_y0 h_u_cla32_and4287_h_u_cla32_and4285_y0
1 1
.subckt and_gate _a=h_u_cla32_and4287_h_u_cla32_and4286_y0 _b=h_u_cla32_and4287_h_u_cla32_and4285_y0 _y0=h_u_cla32_and4287_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and4288_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and4288_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and4288_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and4288_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and4288_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and4289_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and4289_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and4289_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and4289_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and4289_y0
.names h_u_cla32_and4289_y0 h_u_cla32_and4290_h_u_cla32_and4289_y0
1 1
.names h_u_cla32_and4288_y0 h_u_cla32_and4290_h_u_cla32_and4288_y0
1 1
.subckt and_gate _a=h_u_cla32_and4290_h_u_cla32_and4289_y0 _b=h_u_cla32_and4290_h_u_cla32_and4288_y0 _y0=h_u_cla32_and4290_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and4291_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and4291_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and4291_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and4291_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and4291_y0
.names h_u_cla32_and4291_y0 h_u_cla32_and4292_h_u_cla32_and4291_y0
1 1
.names h_u_cla32_and4290_y0 h_u_cla32_and4292_h_u_cla32_and4290_y0
1 1
.subckt and_gate _a=h_u_cla32_and4292_h_u_cla32_and4291_y0 _b=h_u_cla32_and4292_h_u_cla32_and4290_y0 _y0=h_u_cla32_and4292_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and4293_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and4293_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and4293_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and4293_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and4293_y0
.names h_u_cla32_and4293_y0 h_u_cla32_and4294_h_u_cla32_and4293_y0
1 1
.names h_u_cla32_and4292_y0 h_u_cla32_and4294_h_u_cla32_and4292_y0
1 1
.subckt and_gate _a=h_u_cla32_and4294_h_u_cla32_and4293_y0 _b=h_u_cla32_and4294_h_u_cla32_and4292_y0 _y0=h_u_cla32_and4294_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and4295_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and4295_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and4295_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and4295_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and4295_y0
.names h_u_cla32_and4295_y0 h_u_cla32_and4296_h_u_cla32_and4295_y0
1 1
.names h_u_cla32_and4294_y0 h_u_cla32_and4296_h_u_cla32_and4294_y0
1 1
.subckt and_gate _a=h_u_cla32_and4296_h_u_cla32_and4295_y0 _b=h_u_cla32_and4296_h_u_cla32_and4294_y0 _y0=h_u_cla32_and4296_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and4297_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and4297_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and4297_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and4297_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and4297_y0
.names h_u_cla32_and4297_y0 h_u_cla32_and4298_h_u_cla32_and4297_y0
1 1
.names h_u_cla32_and4296_y0 h_u_cla32_and4298_h_u_cla32_and4296_y0
1 1
.subckt and_gate _a=h_u_cla32_and4298_h_u_cla32_and4297_y0 _b=h_u_cla32_and4298_h_u_cla32_and4296_y0 _y0=h_u_cla32_and4298_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and4299_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and4299_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and4299_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and4299_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and4299_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and4300_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and4300_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and4300_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and4300_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and4300_y0
.names h_u_cla32_and4300_y0 h_u_cla32_and4301_h_u_cla32_and4300_y0
1 1
.names h_u_cla32_and4299_y0 h_u_cla32_and4301_h_u_cla32_and4299_y0
1 1
.subckt and_gate _a=h_u_cla32_and4301_h_u_cla32_and4300_y0 _b=h_u_cla32_and4301_h_u_cla32_and4299_y0 _y0=h_u_cla32_and4301_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and4302_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and4302_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and4302_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and4302_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and4302_y0
.names h_u_cla32_and4302_y0 h_u_cla32_and4303_h_u_cla32_and4302_y0
1 1
.names h_u_cla32_and4301_y0 h_u_cla32_and4303_h_u_cla32_and4301_y0
1 1
.subckt and_gate _a=h_u_cla32_and4303_h_u_cla32_and4302_y0 _b=h_u_cla32_and4303_h_u_cla32_and4301_y0 _y0=h_u_cla32_and4303_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and4304_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and4304_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and4304_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and4304_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and4304_y0
.names h_u_cla32_and4304_y0 h_u_cla32_and4305_h_u_cla32_and4304_y0
1 1
.names h_u_cla32_and4303_y0 h_u_cla32_and4305_h_u_cla32_and4303_y0
1 1
.subckt and_gate _a=h_u_cla32_and4305_h_u_cla32_and4304_y0 _b=h_u_cla32_and4305_h_u_cla32_and4303_y0 _y0=h_u_cla32_and4305_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and4306_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and4306_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and4306_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and4306_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and4306_y0
.names h_u_cla32_and4306_y0 h_u_cla32_and4307_h_u_cla32_and4306_y0
1 1
.names h_u_cla32_and4305_y0 h_u_cla32_and4307_h_u_cla32_and4305_y0
1 1
.subckt and_gate _a=h_u_cla32_and4307_h_u_cla32_and4306_y0 _b=h_u_cla32_and4307_h_u_cla32_and4305_y0 _y0=h_u_cla32_and4307_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and4308_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and4308_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and4308_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and4308_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and4308_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and4309_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and4309_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and4309_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and4309_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and4309_y0
.names h_u_cla32_and4309_y0 h_u_cla32_and4310_h_u_cla32_and4309_y0
1 1
.names h_u_cla32_and4308_y0 h_u_cla32_and4310_h_u_cla32_and4308_y0
1 1
.subckt and_gate _a=h_u_cla32_and4310_h_u_cla32_and4309_y0 _b=h_u_cla32_and4310_h_u_cla32_and4308_y0 _y0=h_u_cla32_and4310_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and4311_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and4311_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and4311_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and4311_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and4311_y0
.names h_u_cla32_and4311_y0 h_u_cla32_and4312_h_u_cla32_and4311_y0
1 1
.names h_u_cla32_and4310_y0 h_u_cla32_and4312_h_u_cla32_and4310_y0
1 1
.subckt and_gate _a=h_u_cla32_and4312_h_u_cla32_and4311_y0 _b=h_u_cla32_and4312_h_u_cla32_and4310_y0 _y0=h_u_cla32_and4312_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and4313_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and4313_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and4313_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and4313_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and4313_y0
.names h_u_cla32_and4313_y0 h_u_cla32_and4314_h_u_cla32_and4313_y0
1 1
.names h_u_cla32_and4312_y0 h_u_cla32_and4314_h_u_cla32_and4312_y0
1 1
.subckt and_gate _a=h_u_cla32_and4314_h_u_cla32_and4313_y0 _b=h_u_cla32_and4314_h_u_cla32_and4312_y0 _y0=h_u_cla32_and4314_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and4315_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and4315_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and4315_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and4315_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and4315_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and4316_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and4316_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and4316_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and4316_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and4316_y0
.names h_u_cla32_and4316_y0 h_u_cla32_and4317_h_u_cla32_and4316_y0
1 1
.names h_u_cla32_and4315_y0 h_u_cla32_and4317_h_u_cla32_and4315_y0
1 1
.subckt and_gate _a=h_u_cla32_and4317_h_u_cla32_and4316_y0 _b=h_u_cla32_and4317_h_u_cla32_and4315_y0 _y0=h_u_cla32_and4317_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and4318_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and4318_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and4318_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and4318_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and4318_y0
.names h_u_cla32_and4318_y0 h_u_cla32_and4319_h_u_cla32_and4318_y0
1 1
.names h_u_cla32_and4317_y0 h_u_cla32_and4319_h_u_cla32_and4317_y0
1 1
.subckt and_gate _a=h_u_cla32_and4319_h_u_cla32_and4318_y0 _b=h_u_cla32_and4319_h_u_cla32_and4317_y0 _y0=h_u_cla32_and4319_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and4320_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and4320_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and4320_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and4320_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and4320_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and4321_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and4321_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and4321_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and4321_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and4321_y0
.names h_u_cla32_and4321_y0 h_u_cla32_and4322_h_u_cla32_and4321_y0
1 1
.names h_u_cla32_and4320_y0 h_u_cla32_and4322_h_u_cla32_and4320_y0
1 1
.subckt and_gate _a=h_u_cla32_and4322_h_u_cla32_and4321_y0 _b=h_u_cla32_and4322_h_u_cla32_and4320_y0 _y0=h_u_cla32_and4322_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and4323_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and4323_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and4323_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and4323_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and4323_y0
.names h_u_cla32_and4323_y0 h_u_cla32_or253_h_u_cla32_and4323_y0
1 1
.names h_u_cla32_and3839_y0 h_u_cla32_or253_h_u_cla32_and3839_y0
1 1
.subckt or_gate _a=h_u_cla32_or253_h_u_cla32_and4323_y0 _b=h_u_cla32_or253_h_u_cla32_and3839_y0 _y0=h_u_cla32_or253_y0
.names h_u_cla32_or253_y0 h_u_cla32_or254_h_u_cla32_or253_y0
1 1
.names h_u_cla32_and3882_y0 h_u_cla32_or254_h_u_cla32_and3882_y0
1 1
.subckt or_gate _a=h_u_cla32_or254_h_u_cla32_or253_y0 _b=h_u_cla32_or254_h_u_cla32_and3882_y0 _y0=h_u_cla32_or254_y0
.names h_u_cla32_or254_y0 h_u_cla32_or255_h_u_cla32_or254_y0
1 1
.names h_u_cla32_and3923_y0 h_u_cla32_or255_h_u_cla32_and3923_y0
1 1
.subckt or_gate _a=h_u_cla32_or255_h_u_cla32_or254_y0 _b=h_u_cla32_or255_h_u_cla32_and3923_y0 _y0=h_u_cla32_or255_y0
.names h_u_cla32_or255_y0 h_u_cla32_or256_h_u_cla32_or255_y0
1 1
.names h_u_cla32_and3962_y0 h_u_cla32_or256_h_u_cla32_and3962_y0
1 1
.subckt or_gate _a=h_u_cla32_or256_h_u_cla32_or255_y0 _b=h_u_cla32_or256_h_u_cla32_and3962_y0 _y0=h_u_cla32_or256_y0
.names h_u_cla32_or256_y0 h_u_cla32_or257_h_u_cla32_or256_y0
1 1
.names h_u_cla32_and3999_y0 h_u_cla32_or257_h_u_cla32_and3999_y0
1 1
.subckt or_gate _a=h_u_cla32_or257_h_u_cla32_or256_y0 _b=h_u_cla32_or257_h_u_cla32_and3999_y0 _y0=h_u_cla32_or257_y0
.names h_u_cla32_or257_y0 h_u_cla32_or258_h_u_cla32_or257_y0
1 1
.names h_u_cla32_and4034_y0 h_u_cla32_or258_h_u_cla32_and4034_y0
1 1
.subckt or_gate _a=h_u_cla32_or258_h_u_cla32_or257_y0 _b=h_u_cla32_or258_h_u_cla32_and4034_y0 _y0=h_u_cla32_or258_y0
.names h_u_cla32_or258_y0 h_u_cla32_or259_h_u_cla32_or258_y0
1 1
.names h_u_cla32_and4067_y0 h_u_cla32_or259_h_u_cla32_and4067_y0
1 1
.subckt or_gate _a=h_u_cla32_or259_h_u_cla32_or258_y0 _b=h_u_cla32_or259_h_u_cla32_and4067_y0 _y0=h_u_cla32_or259_y0
.names h_u_cla32_or259_y0 h_u_cla32_or260_h_u_cla32_or259_y0
1 1
.names h_u_cla32_and4098_y0 h_u_cla32_or260_h_u_cla32_and4098_y0
1 1
.subckt or_gate _a=h_u_cla32_or260_h_u_cla32_or259_y0 _b=h_u_cla32_or260_h_u_cla32_and4098_y0 _y0=h_u_cla32_or260_y0
.names h_u_cla32_or260_y0 h_u_cla32_or261_h_u_cla32_or260_y0
1 1
.names h_u_cla32_and4127_y0 h_u_cla32_or261_h_u_cla32_and4127_y0
1 1
.subckt or_gate _a=h_u_cla32_or261_h_u_cla32_or260_y0 _b=h_u_cla32_or261_h_u_cla32_and4127_y0 _y0=h_u_cla32_or261_y0
.names h_u_cla32_or261_y0 h_u_cla32_or262_h_u_cla32_or261_y0
1 1
.names h_u_cla32_and4154_y0 h_u_cla32_or262_h_u_cla32_and4154_y0
1 1
.subckt or_gate _a=h_u_cla32_or262_h_u_cla32_or261_y0 _b=h_u_cla32_or262_h_u_cla32_and4154_y0 _y0=h_u_cla32_or262_y0
.names h_u_cla32_or262_y0 h_u_cla32_or263_h_u_cla32_or262_y0
1 1
.names h_u_cla32_and4179_y0 h_u_cla32_or263_h_u_cla32_and4179_y0
1 1
.subckt or_gate _a=h_u_cla32_or263_h_u_cla32_or262_y0 _b=h_u_cla32_or263_h_u_cla32_and4179_y0 _y0=h_u_cla32_or263_y0
.names h_u_cla32_or263_y0 h_u_cla32_or264_h_u_cla32_or263_y0
1 1
.names h_u_cla32_and4202_y0 h_u_cla32_or264_h_u_cla32_and4202_y0
1 1
.subckt or_gate _a=h_u_cla32_or264_h_u_cla32_or263_y0 _b=h_u_cla32_or264_h_u_cla32_and4202_y0 _y0=h_u_cla32_or264_y0
.names h_u_cla32_or264_y0 h_u_cla32_or265_h_u_cla32_or264_y0
1 1
.names h_u_cla32_and4223_y0 h_u_cla32_or265_h_u_cla32_and4223_y0
1 1
.subckt or_gate _a=h_u_cla32_or265_h_u_cla32_or264_y0 _b=h_u_cla32_or265_h_u_cla32_and4223_y0 _y0=h_u_cla32_or265_y0
.names h_u_cla32_or265_y0 h_u_cla32_or266_h_u_cla32_or265_y0
1 1
.names h_u_cla32_and4242_y0 h_u_cla32_or266_h_u_cla32_and4242_y0
1 1
.subckt or_gate _a=h_u_cla32_or266_h_u_cla32_or265_y0 _b=h_u_cla32_or266_h_u_cla32_and4242_y0 _y0=h_u_cla32_or266_y0
.names h_u_cla32_or266_y0 h_u_cla32_or267_h_u_cla32_or266_y0
1 1
.names h_u_cla32_and4259_y0 h_u_cla32_or267_h_u_cla32_and4259_y0
1 1
.subckt or_gate _a=h_u_cla32_or267_h_u_cla32_or266_y0 _b=h_u_cla32_or267_h_u_cla32_and4259_y0 _y0=h_u_cla32_or267_y0
.names h_u_cla32_or267_y0 h_u_cla32_or268_h_u_cla32_or267_y0
1 1
.names h_u_cla32_and4274_y0 h_u_cla32_or268_h_u_cla32_and4274_y0
1 1
.subckt or_gate _a=h_u_cla32_or268_h_u_cla32_or267_y0 _b=h_u_cla32_or268_h_u_cla32_and4274_y0 _y0=h_u_cla32_or268_y0
.names h_u_cla32_or268_y0 h_u_cla32_or269_h_u_cla32_or268_y0
1 1
.names h_u_cla32_and4287_y0 h_u_cla32_or269_h_u_cla32_and4287_y0
1 1
.subckt or_gate _a=h_u_cla32_or269_h_u_cla32_or268_y0 _b=h_u_cla32_or269_h_u_cla32_and4287_y0 _y0=h_u_cla32_or269_y0
.names h_u_cla32_or269_y0 h_u_cla32_or270_h_u_cla32_or269_y0
1 1
.names h_u_cla32_and4298_y0 h_u_cla32_or270_h_u_cla32_and4298_y0
1 1
.subckt or_gate _a=h_u_cla32_or270_h_u_cla32_or269_y0 _b=h_u_cla32_or270_h_u_cla32_and4298_y0 _y0=h_u_cla32_or270_y0
.names h_u_cla32_or270_y0 h_u_cla32_or271_h_u_cla32_or270_y0
1 1
.names h_u_cla32_and4307_y0 h_u_cla32_or271_h_u_cla32_and4307_y0
1 1
.subckt or_gate _a=h_u_cla32_or271_h_u_cla32_or270_y0 _b=h_u_cla32_or271_h_u_cla32_and4307_y0 _y0=h_u_cla32_or271_y0
.names h_u_cla32_or271_y0 h_u_cla32_or272_h_u_cla32_or271_y0
1 1
.names h_u_cla32_and4314_y0 h_u_cla32_or272_h_u_cla32_and4314_y0
1 1
.subckt or_gate _a=h_u_cla32_or272_h_u_cla32_or271_y0 _b=h_u_cla32_or272_h_u_cla32_and4314_y0 _y0=h_u_cla32_or272_y0
.names h_u_cla32_or272_y0 h_u_cla32_or273_h_u_cla32_or272_y0
1 1
.names h_u_cla32_and4319_y0 h_u_cla32_or273_h_u_cla32_and4319_y0
1 1
.subckt or_gate _a=h_u_cla32_or273_h_u_cla32_or272_y0 _b=h_u_cla32_or273_h_u_cla32_and4319_y0 _y0=h_u_cla32_or273_y0
.names h_u_cla32_or273_y0 h_u_cla32_or274_h_u_cla32_or273_y0
1 1
.names h_u_cla32_and4322_y0 h_u_cla32_or274_h_u_cla32_and4322_y0
1 1
.subckt or_gate _a=h_u_cla32_or274_h_u_cla32_or273_y0 _b=h_u_cla32_or274_h_u_cla32_and4322_y0 _y0=h_u_cla32_or274_y0
.names h_u_cla32_pg_logic22_y1 h_u_cla32_or275_h_u_cla32_pg_logic22_y1
1 1
.names h_u_cla32_or274_y0 h_u_cla32_or275_h_u_cla32_or274_y0
1 1
.subckt or_gate _a=h_u_cla32_or275_h_u_cla32_pg_logic22_y1 _b=h_u_cla32_or275_h_u_cla32_or274_y0 _y0=h_u_cla32_or275_y0
.names a_23 h_u_cla32_pg_logic23_a_23
1 1
.names b_23 h_u_cla32_pg_logic23_b_23
1 1
.subckt pg_logic a=h_u_cla32_pg_logic23_a_23 b=h_u_cla32_pg_logic23_b_23 pg_logic_y0=h_u_cla32_pg_logic23_y0 pg_logic_y1=h_u_cla32_pg_logic23_y1 pg_logic_y2=h_u_cla32_pg_logic23_y2
.names h_u_cla32_pg_logic23_y2 h_u_cla32_xor23_h_u_cla32_pg_logic23_y2
1 1
.names h_u_cla32_or275_y0 h_u_cla32_xor23_h_u_cla32_or275_y0
1 1
.subckt xor_gate _a=h_u_cla32_xor23_h_u_cla32_pg_logic23_y2 _b=h_u_cla32_xor23_h_u_cla32_or275_y0 _y0=h_u_cla32_xor23_y0
.names h_u_cla32_pg_logic0_y0 h_u_cla32_and4324_h_u_cla32_pg_logic0_y0
1 1
.names constant_wire_0 h_u_cla32_and4324_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and4324_h_u_cla32_pg_logic0_y0 _b=h_u_cla32_and4324_constant_wire_0 _y0=h_u_cla32_and4324_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and4325_h_u_cla32_pg_logic1_y0
1 1
.names constant_wire_0 h_u_cla32_and4325_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and4325_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and4325_constant_wire_0 _y0=h_u_cla32_and4325_y0
.names h_u_cla32_and4325_y0 h_u_cla32_and4326_h_u_cla32_and4325_y0
1 1
.names h_u_cla32_and4324_y0 h_u_cla32_and4326_h_u_cla32_and4324_y0
1 1
.subckt and_gate _a=h_u_cla32_and4326_h_u_cla32_and4325_y0 _b=h_u_cla32_and4326_h_u_cla32_and4324_y0 _y0=h_u_cla32_and4326_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and4327_h_u_cla32_pg_logic2_y0
1 1
.names constant_wire_0 h_u_cla32_and4327_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and4327_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and4327_constant_wire_0 _y0=h_u_cla32_and4327_y0
.names h_u_cla32_and4327_y0 h_u_cla32_and4328_h_u_cla32_and4327_y0
1 1
.names h_u_cla32_and4326_y0 h_u_cla32_and4328_h_u_cla32_and4326_y0
1 1
.subckt and_gate _a=h_u_cla32_and4328_h_u_cla32_and4327_y0 _b=h_u_cla32_and4328_h_u_cla32_and4326_y0 _y0=h_u_cla32_and4328_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and4329_h_u_cla32_pg_logic3_y0
1 1
.names constant_wire_0 h_u_cla32_and4329_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and4329_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and4329_constant_wire_0 _y0=h_u_cla32_and4329_y0
.names h_u_cla32_and4329_y0 h_u_cla32_and4330_h_u_cla32_and4329_y0
1 1
.names h_u_cla32_and4328_y0 h_u_cla32_and4330_h_u_cla32_and4328_y0
1 1
.subckt and_gate _a=h_u_cla32_and4330_h_u_cla32_and4329_y0 _b=h_u_cla32_and4330_h_u_cla32_and4328_y0 _y0=h_u_cla32_and4330_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and4331_h_u_cla32_pg_logic4_y0
1 1
.names constant_wire_0 h_u_cla32_and4331_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and4331_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and4331_constant_wire_0 _y0=h_u_cla32_and4331_y0
.names h_u_cla32_and4331_y0 h_u_cla32_and4332_h_u_cla32_and4331_y0
1 1
.names h_u_cla32_and4330_y0 h_u_cla32_and4332_h_u_cla32_and4330_y0
1 1
.subckt and_gate _a=h_u_cla32_and4332_h_u_cla32_and4331_y0 _b=h_u_cla32_and4332_h_u_cla32_and4330_y0 _y0=h_u_cla32_and4332_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and4333_h_u_cla32_pg_logic5_y0
1 1
.names constant_wire_0 h_u_cla32_and4333_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and4333_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and4333_constant_wire_0 _y0=h_u_cla32_and4333_y0
.names h_u_cla32_and4333_y0 h_u_cla32_and4334_h_u_cla32_and4333_y0
1 1
.names h_u_cla32_and4332_y0 h_u_cla32_and4334_h_u_cla32_and4332_y0
1 1
.subckt and_gate _a=h_u_cla32_and4334_h_u_cla32_and4333_y0 _b=h_u_cla32_and4334_h_u_cla32_and4332_y0 _y0=h_u_cla32_and4334_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and4335_h_u_cla32_pg_logic6_y0
1 1
.names constant_wire_0 h_u_cla32_and4335_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and4335_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and4335_constant_wire_0 _y0=h_u_cla32_and4335_y0
.names h_u_cla32_and4335_y0 h_u_cla32_and4336_h_u_cla32_and4335_y0
1 1
.names h_u_cla32_and4334_y0 h_u_cla32_and4336_h_u_cla32_and4334_y0
1 1
.subckt and_gate _a=h_u_cla32_and4336_h_u_cla32_and4335_y0 _b=h_u_cla32_and4336_h_u_cla32_and4334_y0 _y0=h_u_cla32_and4336_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and4337_h_u_cla32_pg_logic7_y0
1 1
.names constant_wire_0 h_u_cla32_and4337_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and4337_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and4337_constant_wire_0 _y0=h_u_cla32_and4337_y0
.names h_u_cla32_and4337_y0 h_u_cla32_and4338_h_u_cla32_and4337_y0
1 1
.names h_u_cla32_and4336_y0 h_u_cla32_and4338_h_u_cla32_and4336_y0
1 1
.subckt and_gate _a=h_u_cla32_and4338_h_u_cla32_and4337_y0 _b=h_u_cla32_and4338_h_u_cla32_and4336_y0 _y0=h_u_cla32_and4338_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and4339_h_u_cla32_pg_logic8_y0
1 1
.names constant_wire_0 h_u_cla32_and4339_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and4339_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and4339_constant_wire_0 _y0=h_u_cla32_and4339_y0
.names h_u_cla32_and4339_y0 h_u_cla32_and4340_h_u_cla32_and4339_y0
1 1
.names h_u_cla32_and4338_y0 h_u_cla32_and4340_h_u_cla32_and4338_y0
1 1
.subckt and_gate _a=h_u_cla32_and4340_h_u_cla32_and4339_y0 _b=h_u_cla32_and4340_h_u_cla32_and4338_y0 _y0=h_u_cla32_and4340_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and4341_h_u_cla32_pg_logic9_y0
1 1
.names constant_wire_0 h_u_cla32_and4341_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and4341_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and4341_constant_wire_0 _y0=h_u_cla32_and4341_y0
.names h_u_cla32_and4341_y0 h_u_cla32_and4342_h_u_cla32_and4341_y0
1 1
.names h_u_cla32_and4340_y0 h_u_cla32_and4342_h_u_cla32_and4340_y0
1 1
.subckt and_gate _a=h_u_cla32_and4342_h_u_cla32_and4341_y0 _b=h_u_cla32_and4342_h_u_cla32_and4340_y0 _y0=h_u_cla32_and4342_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and4343_h_u_cla32_pg_logic10_y0
1 1
.names constant_wire_0 h_u_cla32_and4343_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and4343_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and4343_constant_wire_0 _y0=h_u_cla32_and4343_y0
.names h_u_cla32_and4343_y0 h_u_cla32_and4344_h_u_cla32_and4343_y0
1 1
.names h_u_cla32_and4342_y0 h_u_cla32_and4344_h_u_cla32_and4342_y0
1 1
.subckt and_gate _a=h_u_cla32_and4344_h_u_cla32_and4343_y0 _b=h_u_cla32_and4344_h_u_cla32_and4342_y0 _y0=h_u_cla32_and4344_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and4345_h_u_cla32_pg_logic11_y0
1 1
.names constant_wire_0 h_u_cla32_and4345_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and4345_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and4345_constant_wire_0 _y0=h_u_cla32_and4345_y0
.names h_u_cla32_and4345_y0 h_u_cla32_and4346_h_u_cla32_and4345_y0
1 1
.names h_u_cla32_and4344_y0 h_u_cla32_and4346_h_u_cla32_and4344_y0
1 1
.subckt and_gate _a=h_u_cla32_and4346_h_u_cla32_and4345_y0 _b=h_u_cla32_and4346_h_u_cla32_and4344_y0 _y0=h_u_cla32_and4346_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and4347_h_u_cla32_pg_logic12_y0
1 1
.names constant_wire_0 h_u_cla32_and4347_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and4347_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and4347_constant_wire_0 _y0=h_u_cla32_and4347_y0
.names h_u_cla32_and4347_y0 h_u_cla32_and4348_h_u_cla32_and4347_y0
1 1
.names h_u_cla32_and4346_y0 h_u_cla32_and4348_h_u_cla32_and4346_y0
1 1
.subckt and_gate _a=h_u_cla32_and4348_h_u_cla32_and4347_y0 _b=h_u_cla32_and4348_h_u_cla32_and4346_y0 _y0=h_u_cla32_and4348_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and4349_h_u_cla32_pg_logic13_y0
1 1
.names constant_wire_0 h_u_cla32_and4349_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and4349_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and4349_constant_wire_0 _y0=h_u_cla32_and4349_y0
.names h_u_cla32_and4349_y0 h_u_cla32_and4350_h_u_cla32_and4349_y0
1 1
.names h_u_cla32_and4348_y0 h_u_cla32_and4350_h_u_cla32_and4348_y0
1 1
.subckt and_gate _a=h_u_cla32_and4350_h_u_cla32_and4349_y0 _b=h_u_cla32_and4350_h_u_cla32_and4348_y0 _y0=h_u_cla32_and4350_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and4351_h_u_cla32_pg_logic14_y0
1 1
.names constant_wire_0 h_u_cla32_and4351_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and4351_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and4351_constant_wire_0 _y0=h_u_cla32_and4351_y0
.names h_u_cla32_and4351_y0 h_u_cla32_and4352_h_u_cla32_and4351_y0
1 1
.names h_u_cla32_and4350_y0 h_u_cla32_and4352_h_u_cla32_and4350_y0
1 1
.subckt and_gate _a=h_u_cla32_and4352_h_u_cla32_and4351_y0 _b=h_u_cla32_and4352_h_u_cla32_and4350_y0 _y0=h_u_cla32_and4352_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and4353_h_u_cla32_pg_logic15_y0
1 1
.names constant_wire_0 h_u_cla32_and4353_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and4353_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and4353_constant_wire_0 _y0=h_u_cla32_and4353_y0
.names h_u_cla32_and4353_y0 h_u_cla32_and4354_h_u_cla32_and4353_y0
1 1
.names h_u_cla32_and4352_y0 h_u_cla32_and4354_h_u_cla32_and4352_y0
1 1
.subckt and_gate _a=h_u_cla32_and4354_h_u_cla32_and4353_y0 _b=h_u_cla32_and4354_h_u_cla32_and4352_y0 _y0=h_u_cla32_and4354_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and4355_h_u_cla32_pg_logic16_y0
1 1
.names constant_wire_0 h_u_cla32_and4355_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and4355_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and4355_constant_wire_0 _y0=h_u_cla32_and4355_y0
.names h_u_cla32_and4355_y0 h_u_cla32_and4356_h_u_cla32_and4355_y0
1 1
.names h_u_cla32_and4354_y0 h_u_cla32_and4356_h_u_cla32_and4354_y0
1 1
.subckt and_gate _a=h_u_cla32_and4356_h_u_cla32_and4355_y0 _b=h_u_cla32_and4356_h_u_cla32_and4354_y0 _y0=h_u_cla32_and4356_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and4357_h_u_cla32_pg_logic17_y0
1 1
.names constant_wire_0 h_u_cla32_and4357_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and4357_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and4357_constant_wire_0 _y0=h_u_cla32_and4357_y0
.names h_u_cla32_and4357_y0 h_u_cla32_and4358_h_u_cla32_and4357_y0
1 1
.names h_u_cla32_and4356_y0 h_u_cla32_and4358_h_u_cla32_and4356_y0
1 1
.subckt and_gate _a=h_u_cla32_and4358_h_u_cla32_and4357_y0 _b=h_u_cla32_and4358_h_u_cla32_and4356_y0 _y0=h_u_cla32_and4358_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and4359_h_u_cla32_pg_logic18_y0
1 1
.names constant_wire_0 h_u_cla32_and4359_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and4359_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and4359_constant_wire_0 _y0=h_u_cla32_and4359_y0
.names h_u_cla32_and4359_y0 h_u_cla32_and4360_h_u_cla32_and4359_y0
1 1
.names h_u_cla32_and4358_y0 h_u_cla32_and4360_h_u_cla32_and4358_y0
1 1
.subckt and_gate _a=h_u_cla32_and4360_h_u_cla32_and4359_y0 _b=h_u_cla32_and4360_h_u_cla32_and4358_y0 _y0=h_u_cla32_and4360_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and4361_h_u_cla32_pg_logic19_y0
1 1
.names constant_wire_0 h_u_cla32_and4361_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and4361_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and4361_constant_wire_0 _y0=h_u_cla32_and4361_y0
.names h_u_cla32_and4361_y0 h_u_cla32_and4362_h_u_cla32_and4361_y0
1 1
.names h_u_cla32_and4360_y0 h_u_cla32_and4362_h_u_cla32_and4360_y0
1 1
.subckt and_gate _a=h_u_cla32_and4362_h_u_cla32_and4361_y0 _b=h_u_cla32_and4362_h_u_cla32_and4360_y0 _y0=h_u_cla32_and4362_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and4363_h_u_cla32_pg_logic20_y0
1 1
.names constant_wire_0 h_u_cla32_and4363_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and4363_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and4363_constant_wire_0 _y0=h_u_cla32_and4363_y0
.names h_u_cla32_and4363_y0 h_u_cla32_and4364_h_u_cla32_and4363_y0
1 1
.names h_u_cla32_and4362_y0 h_u_cla32_and4364_h_u_cla32_and4362_y0
1 1
.subckt and_gate _a=h_u_cla32_and4364_h_u_cla32_and4363_y0 _b=h_u_cla32_and4364_h_u_cla32_and4362_y0 _y0=h_u_cla32_and4364_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and4365_h_u_cla32_pg_logic21_y0
1 1
.names constant_wire_0 h_u_cla32_and4365_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and4365_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and4365_constant_wire_0 _y0=h_u_cla32_and4365_y0
.names h_u_cla32_and4365_y0 h_u_cla32_and4366_h_u_cla32_and4365_y0
1 1
.names h_u_cla32_and4364_y0 h_u_cla32_and4366_h_u_cla32_and4364_y0
1 1
.subckt and_gate _a=h_u_cla32_and4366_h_u_cla32_and4365_y0 _b=h_u_cla32_and4366_h_u_cla32_and4364_y0 _y0=h_u_cla32_and4366_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and4367_h_u_cla32_pg_logic22_y0
1 1
.names constant_wire_0 h_u_cla32_and4367_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and4367_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and4367_constant_wire_0 _y0=h_u_cla32_and4367_y0
.names h_u_cla32_and4367_y0 h_u_cla32_and4368_h_u_cla32_and4367_y0
1 1
.names h_u_cla32_and4366_y0 h_u_cla32_and4368_h_u_cla32_and4366_y0
1 1
.subckt and_gate _a=h_u_cla32_and4368_h_u_cla32_and4367_y0 _b=h_u_cla32_and4368_h_u_cla32_and4366_y0 _y0=h_u_cla32_and4368_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and4369_h_u_cla32_pg_logic23_y0
1 1
.names constant_wire_0 h_u_cla32_and4369_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and4369_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and4369_constant_wire_0 _y0=h_u_cla32_and4369_y0
.names h_u_cla32_and4369_y0 h_u_cla32_and4370_h_u_cla32_and4369_y0
1 1
.names h_u_cla32_and4368_y0 h_u_cla32_and4370_h_u_cla32_and4368_y0
1 1
.subckt and_gate _a=h_u_cla32_and4370_h_u_cla32_and4369_y0 _b=h_u_cla32_and4370_h_u_cla32_and4368_y0 _y0=h_u_cla32_and4370_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and4371_h_u_cla32_pg_logic1_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and4371_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and4371_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and4371_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and4371_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and4372_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and4372_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and4372_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and4372_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and4372_y0
.names h_u_cla32_and4372_y0 h_u_cla32_and4373_h_u_cla32_and4372_y0
1 1
.names h_u_cla32_and4371_y0 h_u_cla32_and4373_h_u_cla32_and4371_y0
1 1
.subckt and_gate _a=h_u_cla32_and4373_h_u_cla32_and4372_y0 _b=h_u_cla32_and4373_h_u_cla32_and4371_y0 _y0=h_u_cla32_and4373_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and4374_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and4374_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and4374_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and4374_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and4374_y0
.names h_u_cla32_and4374_y0 h_u_cla32_and4375_h_u_cla32_and4374_y0
1 1
.names h_u_cla32_and4373_y0 h_u_cla32_and4375_h_u_cla32_and4373_y0
1 1
.subckt and_gate _a=h_u_cla32_and4375_h_u_cla32_and4374_y0 _b=h_u_cla32_and4375_h_u_cla32_and4373_y0 _y0=h_u_cla32_and4375_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and4376_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and4376_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and4376_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and4376_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and4376_y0
.names h_u_cla32_and4376_y0 h_u_cla32_and4377_h_u_cla32_and4376_y0
1 1
.names h_u_cla32_and4375_y0 h_u_cla32_and4377_h_u_cla32_and4375_y0
1 1
.subckt and_gate _a=h_u_cla32_and4377_h_u_cla32_and4376_y0 _b=h_u_cla32_and4377_h_u_cla32_and4375_y0 _y0=h_u_cla32_and4377_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and4378_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and4378_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and4378_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and4378_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and4378_y0
.names h_u_cla32_and4378_y0 h_u_cla32_and4379_h_u_cla32_and4378_y0
1 1
.names h_u_cla32_and4377_y0 h_u_cla32_and4379_h_u_cla32_and4377_y0
1 1
.subckt and_gate _a=h_u_cla32_and4379_h_u_cla32_and4378_y0 _b=h_u_cla32_and4379_h_u_cla32_and4377_y0 _y0=h_u_cla32_and4379_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and4380_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and4380_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and4380_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and4380_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and4380_y0
.names h_u_cla32_and4380_y0 h_u_cla32_and4381_h_u_cla32_and4380_y0
1 1
.names h_u_cla32_and4379_y0 h_u_cla32_and4381_h_u_cla32_and4379_y0
1 1
.subckt and_gate _a=h_u_cla32_and4381_h_u_cla32_and4380_y0 _b=h_u_cla32_and4381_h_u_cla32_and4379_y0 _y0=h_u_cla32_and4381_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and4382_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and4382_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and4382_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and4382_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and4382_y0
.names h_u_cla32_and4382_y0 h_u_cla32_and4383_h_u_cla32_and4382_y0
1 1
.names h_u_cla32_and4381_y0 h_u_cla32_and4383_h_u_cla32_and4381_y0
1 1
.subckt and_gate _a=h_u_cla32_and4383_h_u_cla32_and4382_y0 _b=h_u_cla32_and4383_h_u_cla32_and4381_y0 _y0=h_u_cla32_and4383_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and4384_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and4384_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and4384_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and4384_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and4384_y0
.names h_u_cla32_and4384_y0 h_u_cla32_and4385_h_u_cla32_and4384_y0
1 1
.names h_u_cla32_and4383_y0 h_u_cla32_and4385_h_u_cla32_and4383_y0
1 1
.subckt and_gate _a=h_u_cla32_and4385_h_u_cla32_and4384_y0 _b=h_u_cla32_and4385_h_u_cla32_and4383_y0 _y0=h_u_cla32_and4385_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and4386_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and4386_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and4386_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and4386_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and4386_y0
.names h_u_cla32_and4386_y0 h_u_cla32_and4387_h_u_cla32_and4386_y0
1 1
.names h_u_cla32_and4385_y0 h_u_cla32_and4387_h_u_cla32_and4385_y0
1 1
.subckt and_gate _a=h_u_cla32_and4387_h_u_cla32_and4386_y0 _b=h_u_cla32_and4387_h_u_cla32_and4385_y0 _y0=h_u_cla32_and4387_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and4388_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and4388_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and4388_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and4388_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and4388_y0
.names h_u_cla32_and4388_y0 h_u_cla32_and4389_h_u_cla32_and4388_y0
1 1
.names h_u_cla32_and4387_y0 h_u_cla32_and4389_h_u_cla32_and4387_y0
1 1
.subckt and_gate _a=h_u_cla32_and4389_h_u_cla32_and4388_y0 _b=h_u_cla32_and4389_h_u_cla32_and4387_y0 _y0=h_u_cla32_and4389_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and4390_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and4390_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and4390_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and4390_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and4390_y0
.names h_u_cla32_and4390_y0 h_u_cla32_and4391_h_u_cla32_and4390_y0
1 1
.names h_u_cla32_and4389_y0 h_u_cla32_and4391_h_u_cla32_and4389_y0
1 1
.subckt and_gate _a=h_u_cla32_and4391_h_u_cla32_and4390_y0 _b=h_u_cla32_and4391_h_u_cla32_and4389_y0 _y0=h_u_cla32_and4391_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and4392_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and4392_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and4392_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and4392_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and4392_y0
.names h_u_cla32_and4392_y0 h_u_cla32_and4393_h_u_cla32_and4392_y0
1 1
.names h_u_cla32_and4391_y0 h_u_cla32_and4393_h_u_cla32_and4391_y0
1 1
.subckt and_gate _a=h_u_cla32_and4393_h_u_cla32_and4392_y0 _b=h_u_cla32_and4393_h_u_cla32_and4391_y0 _y0=h_u_cla32_and4393_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and4394_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and4394_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and4394_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and4394_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and4394_y0
.names h_u_cla32_and4394_y0 h_u_cla32_and4395_h_u_cla32_and4394_y0
1 1
.names h_u_cla32_and4393_y0 h_u_cla32_and4395_h_u_cla32_and4393_y0
1 1
.subckt and_gate _a=h_u_cla32_and4395_h_u_cla32_and4394_y0 _b=h_u_cla32_and4395_h_u_cla32_and4393_y0 _y0=h_u_cla32_and4395_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and4396_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and4396_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and4396_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and4396_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and4396_y0
.names h_u_cla32_and4396_y0 h_u_cla32_and4397_h_u_cla32_and4396_y0
1 1
.names h_u_cla32_and4395_y0 h_u_cla32_and4397_h_u_cla32_and4395_y0
1 1
.subckt and_gate _a=h_u_cla32_and4397_h_u_cla32_and4396_y0 _b=h_u_cla32_and4397_h_u_cla32_and4395_y0 _y0=h_u_cla32_and4397_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and4398_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and4398_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and4398_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and4398_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and4398_y0
.names h_u_cla32_and4398_y0 h_u_cla32_and4399_h_u_cla32_and4398_y0
1 1
.names h_u_cla32_and4397_y0 h_u_cla32_and4399_h_u_cla32_and4397_y0
1 1
.subckt and_gate _a=h_u_cla32_and4399_h_u_cla32_and4398_y0 _b=h_u_cla32_and4399_h_u_cla32_and4397_y0 _y0=h_u_cla32_and4399_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and4400_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and4400_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and4400_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and4400_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and4400_y0
.names h_u_cla32_and4400_y0 h_u_cla32_and4401_h_u_cla32_and4400_y0
1 1
.names h_u_cla32_and4399_y0 h_u_cla32_and4401_h_u_cla32_and4399_y0
1 1
.subckt and_gate _a=h_u_cla32_and4401_h_u_cla32_and4400_y0 _b=h_u_cla32_and4401_h_u_cla32_and4399_y0 _y0=h_u_cla32_and4401_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and4402_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and4402_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and4402_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and4402_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and4402_y0
.names h_u_cla32_and4402_y0 h_u_cla32_and4403_h_u_cla32_and4402_y0
1 1
.names h_u_cla32_and4401_y0 h_u_cla32_and4403_h_u_cla32_and4401_y0
1 1
.subckt and_gate _a=h_u_cla32_and4403_h_u_cla32_and4402_y0 _b=h_u_cla32_and4403_h_u_cla32_and4401_y0 _y0=h_u_cla32_and4403_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and4404_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and4404_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and4404_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and4404_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and4404_y0
.names h_u_cla32_and4404_y0 h_u_cla32_and4405_h_u_cla32_and4404_y0
1 1
.names h_u_cla32_and4403_y0 h_u_cla32_and4405_h_u_cla32_and4403_y0
1 1
.subckt and_gate _a=h_u_cla32_and4405_h_u_cla32_and4404_y0 _b=h_u_cla32_and4405_h_u_cla32_and4403_y0 _y0=h_u_cla32_and4405_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and4406_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and4406_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and4406_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and4406_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and4406_y0
.names h_u_cla32_and4406_y0 h_u_cla32_and4407_h_u_cla32_and4406_y0
1 1
.names h_u_cla32_and4405_y0 h_u_cla32_and4407_h_u_cla32_and4405_y0
1 1
.subckt and_gate _a=h_u_cla32_and4407_h_u_cla32_and4406_y0 _b=h_u_cla32_and4407_h_u_cla32_and4405_y0 _y0=h_u_cla32_and4407_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and4408_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and4408_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and4408_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and4408_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and4408_y0
.names h_u_cla32_and4408_y0 h_u_cla32_and4409_h_u_cla32_and4408_y0
1 1
.names h_u_cla32_and4407_y0 h_u_cla32_and4409_h_u_cla32_and4407_y0
1 1
.subckt and_gate _a=h_u_cla32_and4409_h_u_cla32_and4408_y0 _b=h_u_cla32_and4409_h_u_cla32_and4407_y0 _y0=h_u_cla32_and4409_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and4410_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and4410_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and4410_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and4410_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and4410_y0
.names h_u_cla32_and4410_y0 h_u_cla32_and4411_h_u_cla32_and4410_y0
1 1
.names h_u_cla32_and4409_y0 h_u_cla32_and4411_h_u_cla32_and4409_y0
1 1
.subckt and_gate _a=h_u_cla32_and4411_h_u_cla32_and4410_y0 _b=h_u_cla32_and4411_h_u_cla32_and4409_y0 _y0=h_u_cla32_and4411_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and4412_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and4412_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and4412_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and4412_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and4412_y0
.names h_u_cla32_and4412_y0 h_u_cla32_and4413_h_u_cla32_and4412_y0
1 1
.names h_u_cla32_and4411_y0 h_u_cla32_and4413_h_u_cla32_and4411_y0
1 1
.subckt and_gate _a=h_u_cla32_and4413_h_u_cla32_and4412_y0 _b=h_u_cla32_and4413_h_u_cla32_and4411_y0 _y0=h_u_cla32_and4413_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and4414_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and4414_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and4414_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and4414_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and4414_y0
.names h_u_cla32_and4414_y0 h_u_cla32_and4415_h_u_cla32_and4414_y0
1 1
.names h_u_cla32_and4413_y0 h_u_cla32_and4415_h_u_cla32_and4413_y0
1 1
.subckt and_gate _a=h_u_cla32_and4415_h_u_cla32_and4414_y0 _b=h_u_cla32_and4415_h_u_cla32_and4413_y0 _y0=h_u_cla32_and4415_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and4416_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and4416_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and4416_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and4416_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and4416_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and4417_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and4417_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and4417_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and4417_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and4417_y0
.names h_u_cla32_and4417_y0 h_u_cla32_and4418_h_u_cla32_and4417_y0
1 1
.names h_u_cla32_and4416_y0 h_u_cla32_and4418_h_u_cla32_and4416_y0
1 1
.subckt and_gate _a=h_u_cla32_and4418_h_u_cla32_and4417_y0 _b=h_u_cla32_and4418_h_u_cla32_and4416_y0 _y0=h_u_cla32_and4418_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and4419_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and4419_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and4419_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and4419_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and4419_y0
.names h_u_cla32_and4419_y0 h_u_cla32_and4420_h_u_cla32_and4419_y0
1 1
.names h_u_cla32_and4418_y0 h_u_cla32_and4420_h_u_cla32_and4418_y0
1 1
.subckt and_gate _a=h_u_cla32_and4420_h_u_cla32_and4419_y0 _b=h_u_cla32_and4420_h_u_cla32_and4418_y0 _y0=h_u_cla32_and4420_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and4421_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and4421_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and4421_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and4421_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and4421_y0
.names h_u_cla32_and4421_y0 h_u_cla32_and4422_h_u_cla32_and4421_y0
1 1
.names h_u_cla32_and4420_y0 h_u_cla32_and4422_h_u_cla32_and4420_y0
1 1
.subckt and_gate _a=h_u_cla32_and4422_h_u_cla32_and4421_y0 _b=h_u_cla32_and4422_h_u_cla32_and4420_y0 _y0=h_u_cla32_and4422_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and4423_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and4423_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and4423_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and4423_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and4423_y0
.names h_u_cla32_and4423_y0 h_u_cla32_and4424_h_u_cla32_and4423_y0
1 1
.names h_u_cla32_and4422_y0 h_u_cla32_and4424_h_u_cla32_and4422_y0
1 1
.subckt and_gate _a=h_u_cla32_and4424_h_u_cla32_and4423_y0 _b=h_u_cla32_and4424_h_u_cla32_and4422_y0 _y0=h_u_cla32_and4424_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and4425_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and4425_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and4425_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and4425_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and4425_y0
.names h_u_cla32_and4425_y0 h_u_cla32_and4426_h_u_cla32_and4425_y0
1 1
.names h_u_cla32_and4424_y0 h_u_cla32_and4426_h_u_cla32_and4424_y0
1 1
.subckt and_gate _a=h_u_cla32_and4426_h_u_cla32_and4425_y0 _b=h_u_cla32_and4426_h_u_cla32_and4424_y0 _y0=h_u_cla32_and4426_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and4427_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and4427_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and4427_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and4427_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and4427_y0
.names h_u_cla32_and4427_y0 h_u_cla32_and4428_h_u_cla32_and4427_y0
1 1
.names h_u_cla32_and4426_y0 h_u_cla32_and4428_h_u_cla32_and4426_y0
1 1
.subckt and_gate _a=h_u_cla32_and4428_h_u_cla32_and4427_y0 _b=h_u_cla32_and4428_h_u_cla32_and4426_y0 _y0=h_u_cla32_and4428_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and4429_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and4429_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and4429_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and4429_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and4429_y0
.names h_u_cla32_and4429_y0 h_u_cla32_and4430_h_u_cla32_and4429_y0
1 1
.names h_u_cla32_and4428_y0 h_u_cla32_and4430_h_u_cla32_and4428_y0
1 1
.subckt and_gate _a=h_u_cla32_and4430_h_u_cla32_and4429_y0 _b=h_u_cla32_and4430_h_u_cla32_and4428_y0 _y0=h_u_cla32_and4430_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and4431_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and4431_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and4431_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and4431_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and4431_y0
.names h_u_cla32_and4431_y0 h_u_cla32_and4432_h_u_cla32_and4431_y0
1 1
.names h_u_cla32_and4430_y0 h_u_cla32_and4432_h_u_cla32_and4430_y0
1 1
.subckt and_gate _a=h_u_cla32_and4432_h_u_cla32_and4431_y0 _b=h_u_cla32_and4432_h_u_cla32_and4430_y0 _y0=h_u_cla32_and4432_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and4433_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and4433_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and4433_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and4433_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and4433_y0
.names h_u_cla32_and4433_y0 h_u_cla32_and4434_h_u_cla32_and4433_y0
1 1
.names h_u_cla32_and4432_y0 h_u_cla32_and4434_h_u_cla32_and4432_y0
1 1
.subckt and_gate _a=h_u_cla32_and4434_h_u_cla32_and4433_y0 _b=h_u_cla32_and4434_h_u_cla32_and4432_y0 _y0=h_u_cla32_and4434_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and4435_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and4435_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and4435_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and4435_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and4435_y0
.names h_u_cla32_and4435_y0 h_u_cla32_and4436_h_u_cla32_and4435_y0
1 1
.names h_u_cla32_and4434_y0 h_u_cla32_and4436_h_u_cla32_and4434_y0
1 1
.subckt and_gate _a=h_u_cla32_and4436_h_u_cla32_and4435_y0 _b=h_u_cla32_and4436_h_u_cla32_and4434_y0 _y0=h_u_cla32_and4436_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and4437_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and4437_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and4437_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and4437_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and4437_y0
.names h_u_cla32_and4437_y0 h_u_cla32_and4438_h_u_cla32_and4437_y0
1 1
.names h_u_cla32_and4436_y0 h_u_cla32_and4438_h_u_cla32_and4436_y0
1 1
.subckt and_gate _a=h_u_cla32_and4438_h_u_cla32_and4437_y0 _b=h_u_cla32_and4438_h_u_cla32_and4436_y0 _y0=h_u_cla32_and4438_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and4439_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and4439_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and4439_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and4439_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and4439_y0
.names h_u_cla32_and4439_y0 h_u_cla32_and4440_h_u_cla32_and4439_y0
1 1
.names h_u_cla32_and4438_y0 h_u_cla32_and4440_h_u_cla32_and4438_y0
1 1
.subckt and_gate _a=h_u_cla32_and4440_h_u_cla32_and4439_y0 _b=h_u_cla32_and4440_h_u_cla32_and4438_y0 _y0=h_u_cla32_and4440_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and4441_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and4441_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and4441_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and4441_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and4441_y0
.names h_u_cla32_and4441_y0 h_u_cla32_and4442_h_u_cla32_and4441_y0
1 1
.names h_u_cla32_and4440_y0 h_u_cla32_and4442_h_u_cla32_and4440_y0
1 1
.subckt and_gate _a=h_u_cla32_and4442_h_u_cla32_and4441_y0 _b=h_u_cla32_and4442_h_u_cla32_and4440_y0 _y0=h_u_cla32_and4442_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and4443_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and4443_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and4443_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and4443_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and4443_y0
.names h_u_cla32_and4443_y0 h_u_cla32_and4444_h_u_cla32_and4443_y0
1 1
.names h_u_cla32_and4442_y0 h_u_cla32_and4444_h_u_cla32_and4442_y0
1 1
.subckt and_gate _a=h_u_cla32_and4444_h_u_cla32_and4443_y0 _b=h_u_cla32_and4444_h_u_cla32_and4442_y0 _y0=h_u_cla32_and4444_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and4445_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and4445_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and4445_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and4445_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and4445_y0
.names h_u_cla32_and4445_y0 h_u_cla32_and4446_h_u_cla32_and4445_y0
1 1
.names h_u_cla32_and4444_y0 h_u_cla32_and4446_h_u_cla32_and4444_y0
1 1
.subckt and_gate _a=h_u_cla32_and4446_h_u_cla32_and4445_y0 _b=h_u_cla32_and4446_h_u_cla32_and4444_y0 _y0=h_u_cla32_and4446_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and4447_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and4447_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and4447_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and4447_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and4447_y0
.names h_u_cla32_and4447_y0 h_u_cla32_and4448_h_u_cla32_and4447_y0
1 1
.names h_u_cla32_and4446_y0 h_u_cla32_and4448_h_u_cla32_and4446_y0
1 1
.subckt and_gate _a=h_u_cla32_and4448_h_u_cla32_and4447_y0 _b=h_u_cla32_and4448_h_u_cla32_and4446_y0 _y0=h_u_cla32_and4448_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and4449_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and4449_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and4449_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and4449_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and4449_y0
.names h_u_cla32_and4449_y0 h_u_cla32_and4450_h_u_cla32_and4449_y0
1 1
.names h_u_cla32_and4448_y0 h_u_cla32_and4450_h_u_cla32_and4448_y0
1 1
.subckt and_gate _a=h_u_cla32_and4450_h_u_cla32_and4449_y0 _b=h_u_cla32_and4450_h_u_cla32_and4448_y0 _y0=h_u_cla32_and4450_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and4451_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and4451_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and4451_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and4451_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and4451_y0
.names h_u_cla32_and4451_y0 h_u_cla32_and4452_h_u_cla32_and4451_y0
1 1
.names h_u_cla32_and4450_y0 h_u_cla32_and4452_h_u_cla32_and4450_y0
1 1
.subckt and_gate _a=h_u_cla32_and4452_h_u_cla32_and4451_y0 _b=h_u_cla32_and4452_h_u_cla32_and4450_y0 _y0=h_u_cla32_and4452_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and4453_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and4453_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and4453_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and4453_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and4453_y0
.names h_u_cla32_and4453_y0 h_u_cla32_and4454_h_u_cla32_and4453_y0
1 1
.names h_u_cla32_and4452_y0 h_u_cla32_and4454_h_u_cla32_and4452_y0
1 1
.subckt and_gate _a=h_u_cla32_and4454_h_u_cla32_and4453_y0 _b=h_u_cla32_and4454_h_u_cla32_and4452_y0 _y0=h_u_cla32_and4454_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and4455_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and4455_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and4455_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and4455_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and4455_y0
.names h_u_cla32_and4455_y0 h_u_cla32_and4456_h_u_cla32_and4455_y0
1 1
.names h_u_cla32_and4454_y0 h_u_cla32_and4456_h_u_cla32_and4454_y0
1 1
.subckt and_gate _a=h_u_cla32_and4456_h_u_cla32_and4455_y0 _b=h_u_cla32_and4456_h_u_cla32_and4454_y0 _y0=h_u_cla32_and4456_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and4457_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and4457_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and4457_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and4457_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and4457_y0
.names h_u_cla32_and4457_y0 h_u_cla32_and4458_h_u_cla32_and4457_y0
1 1
.names h_u_cla32_and4456_y0 h_u_cla32_and4458_h_u_cla32_and4456_y0
1 1
.subckt and_gate _a=h_u_cla32_and4458_h_u_cla32_and4457_y0 _b=h_u_cla32_and4458_h_u_cla32_and4456_y0 _y0=h_u_cla32_and4458_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and4459_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and4459_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and4459_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and4459_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and4459_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and4460_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and4460_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and4460_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and4460_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and4460_y0
.names h_u_cla32_and4460_y0 h_u_cla32_and4461_h_u_cla32_and4460_y0
1 1
.names h_u_cla32_and4459_y0 h_u_cla32_and4461_h_u_cla32_and4459_y0
1 1
.subckt and_gate _a=h_u_cla32_and4461_h_u_cla32_and4460_y0 _b=h_u_cla32_and4461_h_u_cla32_and4459_y0 _y0=h_u_cla32_and4461_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and4462_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and4462_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and4462_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and4462_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and4462_y0
.names h_u_cla32_and4462_y0 h_u_cla32_and4463_h_u_cla32_and4462_y0
1 1
.names h_u_cla32_and4461_y0 h_u_cla32_and4463_h_u_cla32_and4461_y0
1 1
.subckt and_gate _a=h_u_cla32_and4463_h_u_cla32_and4462_y0 _b=h_u_cla32_and4463_h_u_cla32_and4461_y0 _y0=h_u_cla32_and4463_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and4464_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and4464_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and4464_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and4464_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and4464_y0
.names h_u_cla32_and4464_y0 h_u_cla32_and4465_h_u_cla32_and4464_y0
1 1
.names h_u_cla32_and4463_y0 h_u_cla32_and4465_h_u_cla32_and4463_y0
1 1
.subckt and_gate _a=h_u_cla32_and4465_h_u_cla32_and4464_y0 _b=h_u_cla32_and4465_h_u_cla32_and4463_y0 _y0=h_u_cla32_and4465_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and4466_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and4466_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and4466_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and4466_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and4466_y0
.names h_u_cla32_and4466_y0 h_u_cla32_and4467_h_u_cla32_and4466_y0
1 1
.names h_u_cla32_and4465_y0 h_u_cla32_and4467_h_u_cla32_and4465_y0
1 1
.subckt and_gate _a=h_u_cla32_and4467_h_u_cla32_and4466_y0 _b=h_u_cla32_and4467_h_u_cla32_and4465_y0 _y0=h_u_cla32_and4467_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and4468_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and4468_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and4468_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and4468_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and4468_y0
.names h_u_cla32_and4468_y0 h_u_cla32_and4469_h_u_cla32_and4468_y0
1 1
.names h_u_cla32_and4467_y0 h_u_cla32_and4469_h_u_cla32_and4467_y0
1 1
.subckt and_gate _a=h_u_cla32_and4469_h_u_cla32_and4468_y0 _b=h_u_cla32_and4469_h_u_cla32_and4467_y0 _y0=h_u_cla32_and4469_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and4470_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and4470_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and4470_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and4470_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and4470_y0
.names h_u_cla32_and4470_y0 h_u_cla32_and4471_h_u_cla32_and4470_y0
1 1
.names h_u_cla32_and4469_y0 h_u_cla32_and4471_h_u_cla32_and4469_y0
1 1
.subckt and_gate _a=h_u_cla32_and4471_h_u_cla32_and4470_y0 _b=h_u_cla32_and4471_h_u_cla32_and4469_y0 _y0=h_u_cla32_and4471_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and4472_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and4472_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and4472_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and4472_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and4472_y0
.names h_u_cla32_and4472_y0 h_u_cla32_and4473_h_u_cla32_and4472_y0
1 1
.names h_u_cla32_and4471_y0 h_u_cla32_and4473_h_u_cla32_and4471_y0
1 1
.subckt and_gate _a=h_u_cla32_and4473_h_u_cla32_and4472_y0 _b=h_u_cla32_and4473_h_u_cla32_and4471_y0 _y0=h_u_cla32_and4473_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and4474_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and4474_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and4474_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and4474_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and4474_y0
.names h_u_cla32_and4474_y0 h_u_cla32_and4475_h_u_cla32_and4474_y0
1 1
.names h_u_cla32_and4473_y0 h_u_cla32_and4475_h_u_cla32_and4473_y0
1 1
.subckt and_gate _a=h_u_cla32_and4475_h_u_cla32_and4474_y0 _b=h_u_cla32_and4475_h_u_cla32_and4473_y0 _y0=h_u_cla32_and4475_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and4476_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and4476_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and4476_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and4476_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and4476_y0
.names h_u_cla32_and4476_y0 h_u_cla32_and4477_h_u_cla32_and4476_y0
1 1
.names h_u_cla32_and4475_y0 h_u_cla32_and4477_h_u_cla32_and4475_y0
1 1
.subckt and_gate _a=h_u_cla32_and4477_h_u_cla32_and4476_y0 _b=h_u_cla32_and4477_h_u_cla32_and4475_y0 _y0=h_u_cla32_and4477_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and4478_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and4478_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and4478_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and4478_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and4478_y0
.names h_u_cla32_and4478_y0 h_u_cla32_and4479_h_u_cla32_and4478_y0
1 1
.names h_u_cla32_and4477_y0 h_u_cla32_and4479_h_u_cla32_and4477_y0
1 1
.subckt and_gate _a=h_u_cla32_and4479_h_u_cla32_and4478_y0 _b=h_u_cla32_and4479_h_u_cla32_and4477_y0 _y0=h_u_cla32_and4479_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and4480_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and4480_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and4480_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and4480_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and4480_y0
.names h_u_cla32_and4480_y0 h_u_cla32_and4481_h_u_cla32_and4480_y0
1 1
.names h_u_cla32_and4479_y0 h_u_cla32_and4481_h_u_cla32_and4479_y0
1 1
.subckt and_gate _a=h_u_cla32_and4481_h_u_cla32_and4480_y0 _b=h_u_cla32_and4481_h_u_cla32_and4479_y0 _y0=h_u_cla32_and4481_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and4482_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and4482_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and4482_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and4482_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and4482_y0
.names h_u_cla32_and4482_y0 h_u_cla32_and4483_h_u_cla32_and4482_y0
1 1
.names h_u_cla32_and4481_y0 h_u_cla32_and4483_h_u_cla32_and4481_y0
1 1
.subckt and_gate _a=h_u_cla32_and4483_h_u_cla32_and4482_y0 _b=h_u_cla32_and4483_h_u_cla32_and4481_y0 _y0=h_u_cla32_and4483_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and4484_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and4484_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and4484_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and4484_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and4484_y0
.names h_u_cla32_and4484_y0 h_u_cla32_and4485_h_u_cla32_and4484_y0
1 1
.names h_u_cla32_and4483_y0 h_u_cla32_and4485_h_u_cla32_and4483_y0
1 1
.subckt and_gate _a=h_u_cla32_and4485_h_u_cla32_and4484_y0 _b=h_u_cla32_and4485_h_u_cla32_and4483_y0 _y0=h_u_cla32_and4485_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and4486_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and4486_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and4486_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and4486_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and4486_y0
.names h_u_cla32_and4486_y0 h_u_cla32_and4487_h_u_cla32_and4486_y0
1 1
.names h_u_cla32_and4485_y0 h_u_cla32_and4487_h_u_cla32_and4485_y0
1 1
.subckt and_gate _a=h_u_cla32_and4487_h_u_cla32_and4486_y0 _b=h_u_cla32_and4487_h_u_cla32_and4485_y0 _y0=h_u_cla32_and4487_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and4488_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and4488_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and4488_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and4488_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and4488_y0
.names h_u_cla32_and4488_y0 h_u_cla32_and4489_h_u_cla32_and4488_y0
1 1
.names h_u_cla32_and4487_y0 h_u_cla32_and4489_h_u_cla32_and4487_y0
1 1
.subckt and_gate _a=h_u_cla32_and4489_h_u_cla32_and4488_y0 _b=h_u_cla32_and4489_h_u_cla32_and4487_y0 _y0=h_u_cla32_and4489_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and4490_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and4490_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and4490_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and4490_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and4490_y0
.names h_u_cla32_and4490_y0 h_u_cla32_and4491_h_u_cla32_and4490_y0
1 1
.names h_u_cla32_and4489_y0 h_u_cla32_and4491_h_u_cla32_and4489_y0
1 1
.subckt and_gate _a=h_u_cla32_and4491_h_u_cla32_and4490_y0 _b=h_u_cla32_and4491_h_u_cla32_and4489_y0 _y0=h_u_cla32_and4491_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and4492_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and4492_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and4492_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and4492_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and4492_y0
.names h_u_cla32_and4492_y0 h_u_cla32_and4493_h_u_cla32_and4492_y0
1 1
.names h_u_cla32_and4491_y0 h_u_cla32_and4493_h_u_cla32_and4491_y0
1 1
.subckt and_gate _a=h_u_cla32_and4493_h_u_cla32_and4492_y0 _b=h_u_cla32_and4493_h_u_cla32_and4491_y0 _y0=h_u_cla32_and4493_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and4494_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and4494_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and4494_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and4494_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and4494_y0
.names h_u_cla32_and4494_y0 h_u_cla32_and4495_h_u_cla32_and4494_y0
1 1
.names h_u_cla32_and4493_y0 h_u_cla32_and4495_h_u_cla32_and4493_y0
1 1
.subckt and_gate _a=h_u_cla32_and4495_h_u_cla32_and4494_y0 _b=h_u_cla32_and4495_h_u_cla32_and4493_y0 _y0=h_u_cla32_and4495_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and4496_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and4496_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and4496_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and4496_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and4496_y0
.names h_u_cla32_and4496_y0 h_u_cla32_and4497_h_u_cla32_and4496_y0
1 1
.names h_u_cla32_and4495_y0 h_u_cla32_and4497_h_u_cla32_and4495_y0
1 1
.subckt and_gate _a=h_u_cla32_and4497_h_u_cla32_and4496_y0 _b=h_u_cla32_and4497_h_u_cla32_and4495_y0 _y0=h_u_cla32_and4497_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and4498_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and4498_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and4498_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and4498_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and4498_y0
.names h_u_cla32_and4498_y0 h_u_cla32_and4499_h_u_cla32_and4498_y0
1 1
.names h_u_cla32_and4497_y0 h_u_cla32_and4499_h_u_cla32_and4497_y0
1 1
.subckt and_gate _a=h_u_cla32_and4499_h_u_cla32_and4498_y0 _b=h_u_cla32_and4499_h_u_cla32_and4497_y0 _y0=h_u_cla32_and4499_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and4500_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and4500_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and4500_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and4500_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and4500_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and4501_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and4501_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and4501_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and4501_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and4501_y0
.names h_u_cla32_and4501_y0 h_u_cla32_and4502_h_u_cla32_and4501_y0
1 1
.names h_u_cla32_and4500_y0 h_u_cla32_and4502_h_u_cla32_and4500_y0
1 1
.subckt and_gate _a=h_u_cla32_and4502_h_u_cla32_and4501_y0 _b=h_u_cla32_and4502_h_u_cla32_and4500_y0 _y0=h_u_cla32_and4502_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and4503_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and4503_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and4503_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and4503_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and4503_y0
.names h_u_cla32_and4503_y0 h_u_cla32_and4504_h_u_cla32_and4503_y0
1 1
.names h_u_cla32_and4502_y0 h_u_cla32_and4504_h_u_cla32_and4502_y0
1 1
.subckt and_gate _a=h_u_cla32_and4504_h_u_cla32_and4503_y0 _b=h_u_cla32_and4504_h_u_cla32_and4502_y0 _y0=h_u_cla32_and4504_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and4505_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and4505_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and4505_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and4505_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and4505_y0
.names h_u_cla32_and4505_y0 h_u_cla32_and4506_h_u_cla32_and4505_y0
1 1
.names h_u_cla32_and4504_y0 h_u_cla32_and4506_h_u_cla32_and4504_y0
1 1
.subckt and_gate _a=h_u_cla32_and4506_h_u_cla32_and4505_y0 _b=h_u_cla32_and4506_h_u_cla32_and4504_y0 _y0=h_u_cla32_and4506_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and4507_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and4507_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and4507_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and4507_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and4507_y0
.names h_u_cla32_and4507_y0 h_u_cla32_and4508_h_u_cla32_and4507_y0
1 1
.names h_u_cla32_and4506_y0 h_u_cla32_and4508_h_u_cla32_and4506_y0
1 1
.subckt and_gate _a=h_u_cla32_and4508_h_u_cla32_and4507_y0 _b=h_u_cla32_and4508_h_u_cla32_and4506_y0 _y0=h_u_cla32_and4508_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and4509_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and4509_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and4509_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and4509_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and4509_y0
.names h_u_cla32_and4509_y0 h_u_cla32_and4510_h_u_cla32_and4509_y0
1 1
.names h_u_cla32_and4508_y0 h_u_cla32_and4510_h_u_cla32_and4508_y0
1 1
.subckt and_gate _a=h_u_cla32_and4510_h_u_cla32_and4509_y0 _b=h_u_cla32_and4510_h_u_cla32_and4508_y0 _y0=h_u_cla32_and4510_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and4511_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and4511_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and4511_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and4511_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and4511_y0
.names h_u_cla32_and4511_y0 h_u_cla32_and4512_h_u_cla32_and4511_y0
1 1
.names h_u_cla32_and4510_y0 h_u_cla32_and4512_h_u_cla32_and4510_y0
1 1
.subckt and_gate _a=h_u_cla32_and4512_h_u_cla32_and4511_y0 _b=h_u_cla32_and4512_h_u_cla32_and4510_y0 _y0=h_u_cla32_and4512_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and4513_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and4513_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and4513_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and4513_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and4513_y0
.names h_u_cla32_and4513_y0 h_u_cla32_and4514_h_u_cla32_and4513_y0
1 1
.names h_u_cla32_and4512_y0 h_u_cla32_and4514_h_u_cla32_and4512_y0
1 1
.subckt and_gate _a=h_u_cla32_and4514_h_u_cla32_and4513_y0 _b=h_u_cla32_and4514_h_u_cla32_and4512_y0 _y0=h_u_cla32_and4514_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and4515_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and4515_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and4515_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and4515_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and4515_y0
.names h_u_cla32_and4515_y0 h_u_cla32_and4516_h_u_cla32_and4515_y0
1 1
.names h_u_cla32_and4514_y0 h_u_cla32_and4516_h_u_cla32_and4514_y0
1 1
.subckt and_gate _a=h_u_cla32_and4516_h_u_cla32_and4515_y0 _b=h_u_cla32_and4516_h_u_cla32_and4514_y0 _y0=h_u_cla32_and4516_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and4517_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and4517_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and4517_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and4517_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and4517_y0
.names h_u_cla32_and4517_y0 h_u_cla32_and4518_h_u_cla32_and4517_y0
1 1
.names h_u_cla32_and4516_y0 h_u_cla32_and4518_h_u_cla32_and4516_y0
1 1
.subckt and_gate _a=h_u_cla32_and4518_h_u_cla32_and4517_y0 _b=h_u_cla32_and4518_h_u_cla32_and4516_y0 _y0=h_u_cla32_and4518_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and4519_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and4519_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and4519_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and4519_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and4519_y0
.names h_u_cla32_and4519_y0 h_u_cla32_and4520_h_u_cla32_and4519_y0
1 1
.names h_u_cla32_and4518_y0 h_u_cla32_and4520_h_u_cla32_and4518_y0
1 1
.subckt and_gate _a=h_u_cla32_and4520_h_u_cla32_and4519_y0 _b=h_u_cla32_and4520_h_u_cla32_and4518_y0 _y0=h_u_cla32_and4520_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and4521_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and4521_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and4521_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and4521_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and4521_y0
.names h_u_cla32_and4521_y0 h_u_cla32_and4522_h_u_cla32_and4521_y0
1 1
.names h_u_cla32_and4520_y0 h_u_cla32_and4522_h_u_cla32_and4520_y0
1 1
.subckt and_gate _a=h_u_cla32_and4522_h_u_cla32_and4521_y0 _b=h_u_cla32_and4522_h_u_cla32_and4520_y0 _y0=h_u_cla32_and4522_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and4523_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and4523_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and4523_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and4523_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and4523_y0
.names h_u_cla32_and4523_y0 h_u_cla32_and4524_h_u_cla32_and4523_y0
1 1
.names h_u_cla32_and4522_y0 h_u_cla32_and4524_h_u_cla32_and4522_y0
1 1
.subckt and_gate _a=h_u_cla32_and4524_h_u_cla32_and4523_y0 _b=h_u_cla32_and4524_h_u_cla32_and4522_y0 _y0=h_u_cla32_and4524_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and4525_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and4525_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and4525_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and4525_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and4525_y0
.names h_u_cla32_and4525_y0 h_u_cla32_and4526_h_u_cla32_and4525_y0
1 1
.names h_u_cla32_and4524_y0 h_u_cla32_and4526_h_u_cla32_and4524_y0
1 1
.subckt and_gate _a=h_u_cla32_and4526_h_u_cla32_and4525_y0 _b=h_u_cla32_and4526_h_u_cla32_and4524_y0 _y0=h_u_cla32_and4526_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and4527_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and4527_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and4527_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and4527_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and4527_y0
.names h_u_cla32_and4527_y0 h_u_cla32_and4528_h_u_cla32_and4527_y0
1 1
.names h_u_cla32_and4526_y0 h_u_cla32_and4528_h_u_cla32_and4526_y0
1 1
.subckt and_gate _a=h_u_cla32_and4528_h_u_cla32_and4527_y0 _b=h_u_cla32_and4528_h_u_cla32_and4526_y0 _y0=h_u_cla32_and4528_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and4529_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and4529_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and4529_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and4529_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and4529_y0
.names h_u_cla32_and4529_y0 h_u_cla32_and4530_h_u_cla32_and4529_y0
1 1
.names h_u_cla32_and4528_y0 h_u_cla32_and4530_h_u_cla32_and4528_y0
1 1
.subckt and_gate _a=h_u_cla32_and4530_h_u_cla32_and4529_y0 _b=h_u_cla32_and4530_h_u_cla32_and4528_y0 _y0=h_u_cla32_and4530_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and4531_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and4531_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and4531_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and4531_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and4531_y0
.names h_u_cla32_and4531_y0 h_u_cla32_and4532_h_u_cla32_and4531_y0
1 1
.names h_u_cla32_and4530_y0 h_u_cla32_and4532_h_u_cla32_and4530_y0
1 1
.subckt and_gate _a=h_u_cla32_and4532_h_u_cla32_and4531_y0 _b=h_u_cla32_and4532_h_u_cla32_and4530_y0 _y0=h_u_cla32_and4532_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and4533_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and4533_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and4533_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and4533_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and4533_y0
.names h_u_cla32_and4533_y0 h_u_cla32_and4534_h_u_cla32_and4533_y0
1 1
.names h_u_cla32_and4532_y0 h_u_cla32_and4534_h_u_cla32_and4532_y0
1 1
.subckt and_gate _a=h_u_cla32_and4534_h_u_cla32_and4533_y0 _b=h_u_cla32_and4534_h_u_cla32_and4532_y0 _y0=h_u_cla32_and4534_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and4535_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and4535_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and4535_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and4535_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and4535_y0
.names h_u_cla32_and4535_y0 h_u_cla32_and4536_h_u_cla32_and4535_y0
1 1
.names h_u_cla32_and4534_y0 h_u_cla32_and4536_h_u_cla32_and4534_y0
1 1
.subckt and_gate _a=h_u_cla32_and4536_h_u_cla32_and4535_y0 _b=h_u_cla32_and4536_h_u_cla32_and4534_y0 _y0=h_u_cla32_and4536_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and4537_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and4537_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and4537_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and4537_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and4537_y0
.names h_u_cla32_and4537_y0 h_u_cla32_and4538_h_u_cla32_and4537_y0
1 1
.names h_u_cla32_and4536_y0 h_u_cla32_and4538_h_u_cla32_and4536_y0
1 1
.subckt and_gate _a=h_u_cla32_and4538_h_u_cla32_and4537_y0 _b=h_u_cla32_and4538_h_u_cla32_and4536_y0 _y0=h_u_cla32_and4538_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and4539_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and4539_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and4539_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and4539_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and4539_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and4540_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and4540_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and4540_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and4540_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and4540_y0
.names h_u_cla32_and4540_y0 h_u_cla32_and4541_h_u_cla32_and4540_y0
1 1
.names h_u_cla32_and4539_y0 h_u_cla32_and4541_h_u_cla32_and4539_y0
1 1
.subckt and_gate _a=h_u_cla32_and4541_h_u_cla32_and4540_y0 _b=h_u_cla32_and4541_h_u_cla32_and4539_y0 _y0=h_u_cla32_and4541_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and4542_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and4542_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and4542_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and4542_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and4542_y0
.names h_u_cla32_and4542_y0 h_u_cla32_and4543_h_u_cla32_and4542_y0
1 1
.names h_u_cla32_and4541_y0 h_u_cla32_and4543_h_u_cla32_and4541_y0
1 1
.subckt and_gate _a=h_u_cla32_and4543_h_u_cla32_and4542_y0 _b=h_u_cla32_and4543_h_u_cla32_and4541_y0 _y0=h_u_cla32_and4543_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and4544_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and4544_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and4544_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and4544_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and4544_y0
.names h_u_cla32_and4544_y0 h_u_cla32_and4545_h_u_cla32_and4544_y0
1 1
.names h_u_cla32_and4543_y0 h_u_cla32_and4545_h_u_cla32_and4543_y0
1 1
.subckt and_gate _a=h_u_cla32_and4545_h_u_cla32_and4544_y0 _b=h_u_cla32_and4545_h_u_cla32_and4543_y0 _y0=h_u_cla32_and4545_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and4546_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and4546_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and4546_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and4546_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and4546_y0
.names h_u_cla32_and4546_y0 h_u_cla32_and4547_h_u_cla32_and4546_y0
1 1
.names h_u_cla32_and4545_y0 h_u_cla32_and4547_h_u_cla32_and4545_y0
1 1
.subckt and_gate _a=h_u_cla32_and4547_h_u_cla32_and4546_y0 _b=h_u_cla32_and4547_h_u_cla32_and4545_y0 _y0=h_u_cla32_and4547_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and4548_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and4548_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and4548_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and4548_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and4548_y0
.names h_u_cla32_and4548_y0 h_u_cla32_and4549_h_u_cla32_and4548_y0
1 1
.names h_u_cla32_and4547_y0 h_u_cla32_and4549_h_u_cla32_and4547_y0
1 1
.subckt and_gate _a=h_u_cla32_and4549_h_u_cla32_and4548_y0 _b=h_u_cla32_and4549_h_u_cla32_and4547_y0 _y0=h_u_cla32_and4549_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and4550_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and4550_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and4550_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and4550_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and4550_y0
.names h_u_cla32_and4550_y0 h_u_cla32_and4551_h_u_cla32_and4550_y0
1 1
.names h_u_cla32_and4549_y0 h_u_cla32_and4551_h_u_cla32_and4549_y0
1 1
.subckt and_gate _a=h_u_cla32_and4551_h_u_cla32_and4550_y0 _b=h_u_cla32_and4551_h_u_cla32_and4549_y0 _y0=h_u_cla32_and4551_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and4552_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and4552_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and4552_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and4552_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and4552_y0
.names h_u_cla32_and4552_y0 h_u_cla32_and4553_h_u_cla32_and4552_y0
1 1
.names h_u_cla32_and4551_y0 h_u_cla32_and4553_h_u_cla32_and4551_y0
1 1
.subckt and_gate _a=h_u_cla32_and4553_h_u_cla32_and4552_y0 _b=h_u_cla32_and4553_h_u_cla32_and4551_y0 _y0=h_u_cla32_and4553_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and4554_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and4554_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and4554_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and4554_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and4554_y0
.names h_u_cla32_and4554_y0 h_u_cla32_and4555_h_u_cla32_and4554_y0
1 1
.names h_u_cla32_and4553_y0 h_u_cla32_and4555_h_u_cla32_and4553_y0
1 1
.subckt and_gate _a=h_u_cla32_and4555_h_u_cla32_and4554_y0 _b=h_u_cla32_and4555_h_u_cla32_and4553_y0 _y0=h_u_cla32_and4555_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and4556_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and4556_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and4556_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and4556_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and4556_y0
.names h_u_cla32_and4556_y0 h_u_cla32_and4557_h_u_cla32_and4556_y0
1 1
.names h_u_cla32_and4555_y0 h_u_cla32_and4557_h_u_cla32_and4555_y0
1 1
.subckt and_gate _a=h_u_cla32_and4557_h_u_cla32_and4556_y0 _b=h_u_cla32_and4557_h_u_cla32_and4555_y0 _y0=h_u_cla32_and4557_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and4558_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and4558_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and4558_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and4558_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and4558_y0
.names h_u_cla32_and4558_y0 h_u_cla32_and4559_h_u_cla32_and4558_y0
1 1
.names h_u_cla32_and4557_y0 h_u_cla32_and4559_h_u_cla32_and4557_y0
1 1
.subckt and_gate _a=h_u_cla32_and4559_h_u_cla32_and4558_y0 _b=h_u_cla32_and4559_h_u_cla32_and4557_y0 _y0=h_u_cla32_and4559_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and4560_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and4560_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and4560_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and4560_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and4560_y0
.names h_u_cla32_and4560_y0 h_u_cla32_and4561_h_u_cla32_and4560_y0
1 1
.names h_u_cla32_and4559_y0 h_u_cla32_and4561_h_u_cla32_and4559_y0
1 1
.subckt and_gate _a=h_u_cla32_and4561_h_u_cla32_and4560_y0 _b=h_u_cla32_and4561_h_u_cla32_and4559_y0 _y0=h_u_cla32_and4561_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and4562_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and4562_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and4562_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and4562_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and4562_y0
.names h_u_cla32_and4562_y0 h_u_cla32_and4563_h_u_cla32_and4562_y0
1 1
.names h_u_cla32_and4561_y0 h_u_cla32_and4563_h_u_cla32_and4561_y0
1 1
.subckt and_gate _a=h_u_cla32_and4563_h_u_cla32_and4562_y0 _b=h_u_cla32_and4563_h_u_cla32_and4561_y0 _y0=h_u_cla32_and4563_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and4564_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and4564_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and4564_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and4564_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and4564_y0
.names h_u_cla32_and4564_y0 h_u_cla32_and4565_h_u_cla32_and4564_y0
1 1
.names h_u_cla32_and4563_y0 h_u_cla32_and4565_h_u_cla32_and4563_y0
1 1
.subckt and_gate _a=h_u_cla32_and4565_h_u_cla32_and4564_y0 _b=h_u_cla32_and4565_h_u_cla32_and4563_y0 _y0=h_u_cla32_and4565_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and4566_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and4566_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and4566_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and4566_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and4566_y0
.names h_u_cla32_and4566_y0 h_u_cla32_and4567_h_u_cla32_and4566_y0
1 1
.names h_u_cla32_and4565_y0 h_u_cla32_and4567_h_u_cla32_and4565_y0
1 1
.subckt and_gate _a=h_u_cla32_and4567_h_u_cla32_and4566_y0 _b=h_u_cla32_and4567_h_u_cla32_and4565_y0 _y0=h_u_cla32_and4567_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and4568_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and4568_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and4568_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and4568_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and4568_y0
.names h_u_cla32_and4568_y0 h_u_cla32_and4569_h_u_cla32_and4568_y0
1 1
.names h_u_cla32_and4567_y0 h_u_cla32_and4569_h_u_cla32_and4567_y0
1 1
.subckt and_gate _a=h_u_cla32_and4569_h_u_cla32_and4568_y0 _b=h_u_cla32_and4569_h_u_cla32_and4567_y0 _y0=h_u_cla32_and4569_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and4570_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and4570_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and4570_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and4570_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and4570_y0
.names h_u_cla32_and4570_y0 h_u_cla32_and4571_h_u_cla32_and4570_y0
1 1
.names h_u_cla32_and4569_y0 h_u_cla32_and4571_h_u_cla32_and4569_y0
1 1
.subckt and_gate _a=h_u_cla32_and4571_h_u_cla32_and4570_y0 _b=h_u_cla32_and4571_h_u_cla32_and4569_y0 _y0=h_u_cla32_and4571_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and4572_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and4572_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and4572_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and4572_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and4572_y0
.names h_u_cla32_and4572_y0 h_u_cla32_and4573_h_u_cla32_and4572_y0
1 1
.names h_u_cla32_and4571_y0 h_u_cla32_and4573_h_u_cla32_and4571_y0
1 1
.subckt and_gate _a=h_u_cla32_and4573_h_u_cla32_and4572_y0 _b=h_u_cla32_and4573_h_u_cla32_and4571_y0 _y0=h_u_cla32_and4573_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and4574_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and4574_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and4574_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and4574_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and4574_y0
.names h_u_cla32_and4574_y0 h_u_cla32_and4575_h_u_cla32_and4574_y0
1 1
.names h_u_cla32_and4573_y0 h_u_cla32_and4575_h_u_cla32_and4573_y0
1 1
.subckt and_gate _a=h_u_cla32_and4575_h_u_cla32_and4574_y0 _b=h_u_cla32_and4575_h_u_cla32_and4573_y0 _y0=h_u_cla32_and4575_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and4576_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and4576_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and4576_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and4576_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and4576_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and4577_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and4577_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and4577_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and4577_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and4577_y0
.names h_u_cla32_and4577_y0 h_u_cla32_and4578_h_u_cla32_and4577_y0
1 1
.names h_u_cla32_and4576_y0 h_u_cla32_and4578_h_u_cla32_and4576_y0
1 1
.subckt and_gate _a=h_u_cla32_and4578_h_u_cla32_and4577_y0 _b=h_u_cla32_and4578_h_u_cla32_and4576_y0 _y0=h_u_cla32_and4578_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and4579_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and4579_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and4579_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and4579_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and4579_y0
.names h_u_cla32_and4579_y0 h_u_cla32_and4580_h_u_cla32_and4579_y0
1 1
.names h_u_cla32_and4578_y0 h_u_cla32_and4580_h_u_cla32_and4578_y0
1 1
.subckt and_gate _a=h_u_cla32_and4580_h_u_cla32_and4579_y0 _b=h_u_cla32_and4580_h_u_cla32_and4578_y0 _y0=h_u_cla32_and4580_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and4581_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and4581_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and4581_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and4581_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and4581_y0
.names h_u_cla32_and4581_y0 h_u_cla32_and4582_h_u_cla32_and4581_y0
1 1
.names h_u_cla32_and4580_y0 h_u_cla32_and4582_h_u_cla32_and4580_y0
1 1
.subckt and_gate _a=h_u_cla32_and4582_h_u_cla32_and4581_y0 _b=h_u_cla32_and4582_h_u_cla32_and4580_y0 _y0=h_u_cla32_and4582_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and4583_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and4583_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and4583_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and4583_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and4583_y0
.names h_u_cla32_and4583_y0 h_u_cla32_and4584_h_u_cla32_and4583_y0
1 1
.names h_u_cla32_and4582_y0 h_u_cla32_and4584_h_u_cla32_and4582_y0
1 1
.subckt and_gate _a=h_u_cla32_and4584_h_u_cla32_and4583_y0 _b=h_u_cla32_and4584_h_u_cla32_and4582_y0 _y0=h_u_cla32_and4584_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and4585_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and4585_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and4585_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and4585_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and4585_y0
.names h_u_cla32_and4585_y0 h_u_cla32_and4586_h_u_cla32_and4585_y0
1 1
.names h_u_cla32_and4584_y0 h_u_cla32_and4586_h_u_cla32_and4584_y0
1 1
.subckt and_gate _a=h_u_cla32_and4586_h_u_cla32_and4585_y0 _b=h_u_cla32_and4586_h_u_cla32_and4584_y0 _y0=h_u_cla32_and4586_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and4587_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and4587_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and4587_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and4587_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and4587_y0
.names h_u_cla32_and4587_y0 h_u_cla32_and4588_h_u_cla32_and4587_y0
1 1
.names h_u_cla32_and4586_y0 h_u_cla32_and4588_h_u_cla32_and4586_y0
1 1
.subckt and_gate _a=h_u_cla32_and4588_h_u_cla32_and4587_y0 _b=h_u_cla32_and4588_h_u_cla32_and4586_y0 _y0=h_u_cla32_and4588_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and4589_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and4589_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and4589_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and4589_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and4589_y0
.names h_u_cla32_and4589_y0 h_u_cla32_and4590_h_u_cla32_and4589_y0
1 1
.names h_u_cla32_and4588_y0 h_u_cla32_and4590_h_u_cla32_and4588_y0
1 1
.subckt and_gate _a=h_u_cla32_and4590_h_u_cla32_and4589_y0 _b=h_u_cla32_and4590_h_u_cla32_and4588_y0 _y0=h_u_cla32_and4590_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and4591_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and4591_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and4591_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and4591_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and4591_y0
.names h_u_cla32_and4591_y0 h_u_cla32_and4592_h_u_cla32_and4591_y0
1 1
.names h_u_cla32_and4590_y0 h_u_cla32_and4592_h_u_cla32_and4590_y0
1 1
.subckt and_gate _a=h_u_cla32_and4592_h_u_cla32_and4591_y0 _b=h_u_cla32_and4592_h_u_cla32_and4590_y0 _y0=h_u_cla32_and4592_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and4593_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and4593_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and4593_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and4593_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and4593_y0
.names h_u_cla32_and4593_y0 h_u_cla32_and4594_h_u_cla32_and4593_y0
1 1
.names h_u_cla32_and4592_y0 h_u_cla32_and4594_h_u_cla32_and4592_y0
1 1
.subckt and_gate _a=h_u_cla32_and4594_h_u_cla32_and4593_y0 _b=h_u_cla32_and4594_h_u_cla32_and4592_y0 _y0=h_u_cla32_and4594_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and4595_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and4595_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and4595_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and4595_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and4595_y0
.names h_u_cla32_and4595_y0 h_u_cla32_and4596_h_u_cla32_and4595_y0
1 1
.names h_u_cla32_and4594_y0 h_u_cla32_and4596_h_u_cla32_and4594_y0
1 1
.subckt and_gate _a=h_u_cla32_and4596_h_u_cla32_and4595_y0 _b=h_u_cla32_and4596_h_u_cla32_and4594_y0 _y0=h_u_cla32_and4596_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and4597_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and4597_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and4597_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and4597_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and4597_y0
.names h_u_cla32_and4597_y0 h_u_cla32_and4598_h_u_cla32_and4597_y0
1 1
.names h_u_cla32_and4596_y0 h_u_cla32_and4598_h_u_cla32_and4596_y0
1 1
.subckt and_gate _a=h_u_cla32_and4598_h_u_cla32_and4597_y0 _b=h_u_cla32_and4598_h_u_cla32_and4596_y0 _y0=h_u_cla32_and4598_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and4599_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and4599_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and4599_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and4599_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and4599_y0
.names h_u_cla32_and4599_y0 h_u_cla32_and4600_h_u_cla32_and4599_y0
1 1
.names h_u_cla32_and4598_y0 h_u_cla32_and4600_h_u_cla32_and4598_y0
1 1
.subckt and_gate _a=h_u_cla32_and4600_h_u_cla32_and4599_y0 _b=h_u_cla32_and4600_h_u_cla32_and4598_y0 _y0=h_u_cla32_and4600_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and4601_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and4601_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and4601_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and4601_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and4601_y0
.names h_u_cla32_and4601_y0 h_u_cla32_and4602_h_u_cla32_and4601_y0
1 1
.names h_u_cla32_and4600_y0 h_u_cla32_and4602_h_u_cla32_and4600_y0
1 1
.subckt and_gate _a=h_u_cla32_and4602_h_u_cla32_and4601_y0 _b=h_u_cla32_and4602_h_u_cla32_and4600_y0 _y0=h_u_cla32_and4602_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and4603_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and4603_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and4603_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and4603_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and4603_y0
.names h_u_cla32_and4603_y0 h_u_cla32_and4604_h_u_cla32_and4603_y0
1 1
.names h_u_cla32_and4602_y0 h_u_cla32_and4604_h_u_cla32_and4602_y0
1 1
.subckt and_gate _a=h_u_cla32_and4604_h_u_cla32_and4603_y0 _b=h_u_cla32_and4604_h_u_cla32_and4602_y0 _y0=h_u_cla32_and4604_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and4605_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and4605_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and4605_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and4605_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and4605_y0
.names h_u_cla32_and4605_y0 h_u_cla32_and4606_h_u_cla32_and4605_y0
1 1
.names h_u_cla32_and4604_y0 h_u_cla32_and4606_h_u_cla32_and4604_y0
1 1
.subckt and_gate _a=h_u_cla32_and4606_h_u_cla32_and4605_y0 _b=h_u_cla32_and4606_h_u_cla32_and4604_y0 _y0=h_u_cla32_and4606_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and4607_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and4607_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and4607_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and4607_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and4607_y0
.names h_u_cla32_and4607_y0 h_u_cla32_and4608_h_u_cla32_and4607_y0
1 1
.names h_u_cla32_and4606_y0 h_u_cla32_and4608_h_u_cla32_and4606_y0
1 1
.subckt and_gate _a=h_u_cla32_and4608_h_u_cla32_and4607_y0 _b=h_u_cla32_and4608_h_u_cla32_and4606_y0 _y0=h_u_cla32_and4608_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and4609_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and4609_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and4609_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and4609_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and4609_y0
.names h_u_cla32_and4609_y0 h_u_cla32_and4610_h_u_cla32_and4609_y0
1 1
.names h_u_cla32_and4608_y0 h_u_cla32_and4610_h_u_cla32_and4608_y0
1 1
.subckt and_gate _a=h_u_cla32_and4610_h_u_cla32_and4609_y0 _b=h_u_cla32_and4610_h_u_cla32_and4608_y0 _y0=h_u_cla32_and4610_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and4611_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and4611_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and4611_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and4611_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and4611_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and4612_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and4612_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and4612_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and4612_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and4612_y0
.names h_u_cla32_and4612_y0 h_u_cla32_and4613_h_u_cla32_and4612_y0
1 1
.names h_u_cla32_and4611_y0 h_u_cla32_and4613_h_u_cla32_and4611_y0
1 1
.subckt and_gate _a=h_u_cla32_and4613_h_u_cla32_and4612_y0 _b=h_u_cla32_and4613_h_u_cla32_and4611_y0 _y0=h_u_cla32_and4613_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and4614_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and4614_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and4614_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and4614_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and4614_y0
.names h_u_cla32_and4614_y0 h_u_cla32_and4615_h_u_cla32_and4614_y0
1 1
.names h_u_cla32_and4613_y0 h_u_cla32_and4615_h_u_cla32_and4613_y0
1 1
.subckt and_gate _a=h_u_cla32_and4615_h_u_cla32_and4614_y0 _b=h_u_cla32_and4615_h_u_cla32_and4613_y0 _y0=h_u_cla32_and4615_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and4616_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and4616_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and4616_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and4616_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and4616_y0
.names h_u_cla32_and4616_y0 h_u_cla32_and4617_h_u_cla32_and4616_y0
1 1
.names h_u_cla32_and4615_y0 h_u_cla32_and4617_h_u_cla32_and4615_y0
1 1
.subckt and_gate _a=h_u_cla32_and4617_h_u_cla32_and4616_y0 _b=h_u_cla32_and4617_h_u_cla32_and4615_y0 _y0=h_u_cla32_and4617_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and4618_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and4618_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and4618_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and4618_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and4618_y0
.names h_u_cla32_and4618_y0 h_u_cla32_and4619_h_u_cla32_and4618_y0
1 1
.names h_u_cla32_and4617_y0 h_u_cla32_and4619_h_u_cla32_and4617_y0
1 1
.subckt and_gate _a=h_u_cla32_and4619_h_u_cla32_and4618_y0 _b=h_u_cla32_and4619_h_u_cla32_and4617_y0 _y0=h_u_cla32_and4619_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and4620_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and4620_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and4620_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and4620_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and4620_y0
.names h_u_cla32_and4620_y0 h_u_cla32_and4621_h_u_cla32_and4620_y0
1 1
.names h_u_cla32_and4619_y0 h_u_cla32_and4621_h_u_cla32_and4619_y0
1 1
.subckt and_gate _a=h_u_cla32_and4621_h_u_cla32_and4620_y0 _b=h_u_cla32_and4621_h_u_cla32_and4619_y0 _y0=h_u_cla32_and4621_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and4622_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and4622_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and4622_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and4622_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and4622_y0
.names h_u_cla32_and4622_y0 h_u_cla32_and4623_h_u_cla32_and4622_y0
1 1
.names h_u_cla32_and4621_y0 h_u_cla32_and4623_h_u_cla32_and4621_y0
1 1
.subckt and_gate _a=h_u_cla32_and4623_h_u_cla32_and4622_y0 _b=h_u_cla32_and4623_h_u_cla32_and4621_y0 _y0=h_u_cla32_and4623_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and4624_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and4624_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and4624_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and4624_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and4624_y0
.names h_u_cla32_and4624_y0 h_u_cla32_and4625_h_u_cla32_and4624_y0
1 1
.names h_u_cla32_and4623_y0 h_u_cla32_and4625_h_u_cla32_and4623_y0
1 1
.subckt and_gate _a=h_u_cla32_and4625_h_u_cla32_and4624_y0 _b=h_u_cla32_and4625_h_u_cla32_and4623_y0 _y0=h_u_cla32_and4625_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and4626_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and4626_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and4626_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and4626_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and4626_y0
.names h_u_cla32_and4626_y0 h_u_cla32_and4627_h_u_cla32_and4626_y0
1 1
.names h_u_cla32_and4625_y0 h_u_cla32_and4627_h_u_cla32_and4625_y0
1 1
.subckt and_gate _a=h_u_cla32_and4627_h_u_cla32_and4626_y0 _b=h_u_cla32_and4627_h_u_cla32_and4625_y0 _y0=h_u_cla32_and4627_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and4628_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and4628_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and4628_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and4628_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and4628_y0
.names h_u_cla32_and4628_y0 h_u_cla32_and4629_h_u_cla32_and4628_y0
1 1
.names h_u_cla32_and4627_y0 h_u_cla32_and4629_h_u_cla32_and4627_y0
1 1
.subckt and_gate _a=h_u_cla32_and4629_h_u_cla32_and4628_y0 _b=h_u_cla32_and4629_h_u_cla32_and4627_y0 _y0=h_u_cla32_and4629_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and4630_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and4630_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and4630_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and4630_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and4630_y0
.names h_u_cla32_and4630_y0 h_u_cla32_and4631_h_u_cla32_and4630_y0
1 1
.names h_u_cla32_and4629_y0 h_u_cla32_and4631_h_u_cla32_and4629_y0
1 1
.subckt and_gate _a=h_u_cla32_and4631_h_u_cla32_and4630_y0 _b=h_u_cla32_and4631_h_u_cla32_and4629_y0 _y0=h_u_cla32_and4631_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and4632_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and4632_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and4632_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and4632_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and4632_y0
.names h_u_cla32_and4632_y0 h_u_cla32_and4633_h_u_cla32_and4632_y0
1 1
.names h_u_cla32_and4631_y0 h_u_cla32_and4633_h_u_cla32_and4631_y0
1 1
.subckt and_gate _a=h_u_cla32_and4633_h_u_cla32_and4632_y0 _b=h_u_cla32_and4633_h_u_cla32_and4631_y0 _y0=h_u_cla32_and4633_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and4634_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and4634_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and4634_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and4634_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and4634_y0
.names h_u_cla32_and4634_y0 h_u_cla32_and4635_h_u_cla32_and4634_y0
1 1
.names h_u_cla32_and4633_y0 h_u_cla32_and4635_h_u_cla32_and4633_y0
1 1
.subckt and_gate _a=h_u_cla32_and4635_h_u_cla32_and4634_y0 _b=h_u_cla32_and4635_h_u_cla32_and4633_y0 _y0=h_u_cla32_and4635_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and4636_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and4636_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and4636_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and4636_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and4636_y0
.names h_u_cla32_and4636_y0 h_u_cla32_and4637_h_u_cla32_and4636_y0
1 1
.names h_u_cla32_and4635_y0 h_u_cla32_and4637_h_u_cla32_and4635_y0
1 1
.subckt and_gate _a=h_u_cla32_and4637_h_u_cla32_and4636_y0 _b=h_u_cla32_and4637_h_u_cla32_and4635_y0 _y0=h_u_cla32_and4637_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and4638_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and4638_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and4638_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and4638_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and4638_y0
.names h_u_cla32_and4638_y0 h_u_cla32_and4639_h_u_cla32_and4638_y0
1 1
.names h_u_cla32_and4637_y0 h_u_cla32_and4639_h_u_cla32_and4637_y0
1 1
.subckt and_gate _a=h_u_cla32_and4639_h_u_cla32_and4638_y0 _b=h_u_cla32_and4639_h_u_cla32_and4637_y0 _y0=h_u_cla32_and4639_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and4640_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and4640_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and4640_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and4640_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and4640_y0
.names h_u_cla32_and4640_y0 h_u_cla32_and4641_h_u_cla32_and4640_y0
1 1
.names h_u_cla32_and4639_y0 h_u_cla32_and4641_h_u_cla32_and4639_y0
1 1
.subckt and_gate _a=h_u_cla32_and4641_h_u_cla32_and4640_y0 _b=h_u_cla32_and4641_h_u_cla32_and4639_y0 _y0=h_u_cla32_and4641_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and4642_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and4642_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and4642_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and4642_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and4642_y0
.names h_u_cla32_and4642_y0 h_u_cla32_and4643_h_u_cla32_and4642_y0
1 1
.names h_u_cla32_and4641_y0 h_u_cla32_and4643_h_u_cla32_and4641_y0
1 1
.subckt and_gate _a=h_u_cla32_and4643_h_u_cla32_and4642_y0 _b=h_u_cla32_and4643_h_u_cla32_and4641_y0 _y0=h_u_cla32_and4643_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and4644_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and4644_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and4644_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and4644_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and4644_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and4645_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and4645_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and4645_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and4645_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and4645_y0
.names h_u_cla32_and4645_y0 h_u_cla32_and4646_h_u_cla32_and4645_y0
1 1
.names h_u_cla32_and4644_y0 h_u_cla32_and4646_h_u_cla32_and4644_y0
1 1
.subckt and_gate _a=h_u_cla32_and4646_h_u_cla32_and4645_y0 _b=h_u_cla32_and4646_h_u_cla32_and4644_y0 _y0=h_u_cla32_and4646_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and4647_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and4647_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and4647_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and4647_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and4647_y0
.names h_u_cla32_and4647_y0 h_u_cla32_and4648_h_u_cla32_and4647_y0
1 1
.names h_u_cla32_and4646_y0 h_u_cla32_and4648_h_u_cla32_and4646_y0
1 1
.subckt and_gate _a=h_u_cla32_and4648_h_u_cla32_and4647_y0 _b=h_u_cla32_and4648_h_u_cla32_and4646_y0 _y0=h_u_cla32_and4648_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and4649_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and4649_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and4649_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and4649_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and4649_y0
.names h_u_cla32_and4649_y0 h_u_cla32_and4650_h_u_cla32_and4649_y0
1 1
.names h_u_cla32_and4648_y0 h_u_cla32_and4650_h_u_cla32_and4648_y0
1 1
.subckt and_gate _a=h_u_cla32_and4650_h_u_cla32_and4649_y0 _b=h_u_cla32_and4650_h_u_cla32_and4648_y0 _y0=h_u_cla32_and4650_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and4651_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and4651_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and4651_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and4651_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and4651_y0
.names h_u_cla32_and4651_y0 h_u_cla32_and4652_h_u_cla32_and4651_y0
1 1
.names h_u_cla32_and4650_y0 h_u_cla32_and4652_h_u_cla32_and4650_y0
1 1
.subckt and_gate _a=h_u_cla32_and4652_h_u_cla32_and4651_y0 _b=h_u_cla32_and4652_h_u_cla32_and4650_y0 _y0=h_u_cla32_and4652_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and4653_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and4653_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and4653_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and4653_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and4653_y0
.names h_u_cla32_and4653_y0 h_u_cla32_and4654_h_u_cla32_and4653_y0
1 1
.names h_u_cla32_and4652_y0 h_u_cla32_and4654_h_u_cla32_and4652_y0
1 1
.subckt and_gate _a=h_u_cla32_and4654_h_u_cla32_and4653_y0 _b=h_u_cla32_and4654_h_u_cla32_and4652_y0 _y0=h_u_cla32_and4654_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and4655_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and4655_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and4655_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and4655_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and4655_y0
.names h_u_cla32_and4655_y0 h_u_cla32_and4656_h_u_cla32_and4655_y0
1 1
.names h_u_cla32_and4654_y0 h_u_cla32_and4656_h_u_cla32_and4654_y0
1 1
.subckt and_gate _a=h_u_cla32_and4656_h_u_cla32_and4655_y0 _b=h_u_cla32_and4656_h_u_cla32_and4654_y0 _y0=h_u_cla32_and4656_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and4657_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and4657_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and4657_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and4657_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and4657_y0
.names h_u_cla32_and4657_y0 h_u_cla32_and4658_h_u_cla32_and4657_y0
1 1
.names h_u_cla32_and4656_y0 h_u_cla32_and4658_h_u_cla32_and4656_y0
1 1
.subckt and_gate _a=h_u_cla32_and4658_h_u_cla32_and4657_y0 _b=h_u_cla32_and4658_h_u_cla32_and4656_y0 _y0=h_u_cla32_and4658_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and4659_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and4659_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and4659_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and4659_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and4659_y0
.names h_u_cla32_and4659_y0 h_u_cla32_and4660_h_u_cla32_and4659_y0
1 1
.names h_u_cla32_and4658_y0 h_u_cla32_and4660_h_u_cla32_and4658_y0
1 1
.subckt and_gate _a=h_u_cla32_and4660_h_u_cla32_and4659_y0 _b=h_u_cla32_and4660_h_u_cla32_and4658_y0 _y0=h_u_cla32_and4660_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and4661_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and4661_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and4661_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and4661_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and4661_y0
.names h_u_cla32_and4661_y0 h_u_cla32_and4662_h_u_cla32_and4661_y0
1 1
.names h_u_cla32_and4660_y0 h_u_cla32_and4662_h_u_cla32_and4660_y0
1 1
.subckt and_gate _a=h_u_cla32_and4662_h_u_cla32_and4661_y0 _b=h_u_cla32_and4662_h_u_cla32_and4660_y0 _y0=h_u_cla32_and4662_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and4663_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and4663_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and4663_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and4663_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and4663_y0
.names h_u_cla32_and4663_y0 h_u_cla32_and4664_h_u_cla32_and4663_y0
1 1
.names h_u_cla32_and4662_y0 h_u_cla32_and4664_h_u_cla32_and4662_y0
1 1
.subckt and_gate _a=h_u_cla32_and4664_h_u_cla32_and4663_y0 _b=h_u_cla32_and4664_h_u_cla32_and4662_y0 _y0=h_u_cla32_and4664_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and4665_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and4665_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and4665_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and4665_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and4665_y0
.names h_u_cla32_and4665_y0 h_u_cla32_and4666_h_u_cla32_and4665_y0
1 1
.names h_u_cla32_and4664_y0 h_u_cla32_and4666_h_u_cla32_and4664_y0
1 1
.subckt and_gate _a=h_u_cla32_and4666_h_u_cla32_and4665_y0 _b=h_u_cla32_and4666_h_u_cla32_and4664_y0 _y0=h_u_cla32_and4666_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and4667_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and4667_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and4667_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and4667_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and4667_y0
.names h_u_cla32_and4667_y0 h_u_cla32_and4668_h_u_cla32_and4667_y0
1 1
.names h_u_cla32_and4666_y0 h_u_cla32_and4668_h_u_cla32_and4666_y0
1 1
.subckt and_gate _a=h_u_cla32_and4668_h_u_cla32_and4667_y0 _b=h_u_cla32_and4668_h_u_cla32_and4666_y0 _y0=h_u_cla32_and4668_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and4669_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and4669_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and4669_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and4669_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and4669_y0
.names h_u_cla32_and4669_y0 h_u_cla32_and4670_h_u_cla32_and4669_y0
1 1
.names h_u_cla32_and4668_y0 h_u_cla32_and4670_h_u_cla32_and4668_y0
1 1
.subckt and_gate _a=h_u_cla32_and4670_h_u_cla32_and4669_y0 _b=h_u_cla32_and4670_h_u_cla32_and4668_y0 _y0=h_u_cla32_and4670_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and4671_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and4671_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and4671_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and4671_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and4671_y0
.names h_u_cla32_and4671_y0 h_u_cla32_and4672_h_u_cla32_and4671_y0
1 1
.names h_u_cla32_and4670_y0 h_u_cla32_and4672_h_u_cla32_and4670_y0
1 1
.subckt and_gate _a=h_u_cla32_and4672_h_u_cla32_and4671_y0 _b=h_u_cla32_and4672_h_u_cla32_and4670_y0 _y0=h_u_cla32_and4672_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and4673_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and4673_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and4673_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and4673_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and4673_y0
.names h_u_cla32_and4673_y0 h_u_cla32_and4674_h_u_cla32_and4673_y0
1 1
.names h_u_cla32_and4672_y0 h_u_cla32_and4674_h_u_cla32_and4672_y0
1 1
.subckt and_gate _a=h_u_cla32_and4674_h_u_cla32_and4673_y0 _b=h_u_cla32_and4674_h_u_cla32_and4672_y0 _y0=h_u_cla32_and4674_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and4675_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and4675_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and4675_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and4675_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and4675_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and4676_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and4676_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and4676_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and4676_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and4676_y0
.names h_u_cla32_and4676_y0 h_u_cla32_and4677_h_u_cla32_and4676_y0
1 1
.names h_u_cla32_and4675_y0 h_u_cla32_and4677_h_u_cla32_and4675_y0
1 1
.subckt and_gate _a=h_u_cla32_and4677_h_u_cla32_and4676_y0 _b=h_u_cla32_and4677_h_u_cla32_and4675_y0 _y0=h_u_cla32_and4677_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and4678_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and4678_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and4678_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and4678_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and4678_y0
.names h_u_cla32_and4678_y0 h_u_cla32_and4679_h_u_cla32_and4678_y0
1 1
.names h_u_cla32_and4677_y0 h_u_cla32_and4679_h_u_cla32_and4677_y0
1 1
.subckt and_gate _a=h_u_cla32_and4679_h_u_cla32_and4678_y0 _b=h_u_cla32_and4679_h_u_cla32_and4677_y0 _y0=h_u_cla32_and4679_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and4680_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and4680_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and4680_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and4680_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and4680_y0
.names h_u_cla32_and4680_y0 h_u_cla32_and4681_h_u_cla32_and4680_y0
1 1
.names h_u_cla32_and4679_y0 h_u_cla32_and4681_h_u_cla32_and4679_y0
1 1
.subckt and_gate _a=h_u_cla32_and4681_h_u_cla32_and4680_y0 _b=h_u_cla32_and4681_h_u_cla32_and4679_y0 _y0=h_u_cla32_and4681_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and4682_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and4682_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and4682_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and4682_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and4682_y0
.names h_u_cla32_and4682_y0 h_u_cla32_and4683_h_u_cla32_and4682_y0
1 1
.names h_u_cla32_and4681_y0 h_u_cla32_and4683_h_u_cla32_and4681_y0
1 1
.subckt and_gate _a=h_u_cla32_and4683_h_u_cla32_and4682_y0 _b=h_u_cla32_and4683_h_u_cla32_and4681_y0 _y0=h_u_cla32_and4683_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and4684_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and4684_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and4684_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and4684_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and4684_y0
.names h_u_cla32_and4684_y0 h_u_cla32_and4685_h_u_cla32_and4684_y0
1 1
.names h_u_cla32_and4683_y0 h_u_cla32_and4685_h_u_cla32_and4683_y0
1 1
.subckt and_gate _a=h_u_cla32_and4685_h_u_cla32_and4684_y0 _b=h_u_cla32_and4685_h_u_cla32_and4683_y0 _y0=h_u_cla32_and4685_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and4686_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and4686_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and4686_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and4686_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and4686_y0
.names h_u_cla32_and4686_y0 h_u_cla32_and4687_h_u_cla32_and4686_y0
1 1
.names h_u_cla32_and4685_y0 h_u_cla32_and4687_h_u_cla32_and4685_y0
1 1
.subckt and_gate _a=h_u_cla32_and4687_h_u_cla32_and4686_y0 _b=h_u_cla32_and4687_h_u_cla32_and4685_y0 _y0=h_u_cla32_and4687_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and4688_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and4688_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and4688_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and4688_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and4688_y0
.names h_u_cla32_and4688_y0 h_u_cla32_and4689_h_u_cla32_and4688_y0
1 1
.names h_u_cla32_and4687_y0 h_u_cla32_and4689_h_u_cla32_and4687_y0
1 1
.subckt and_gate _a=h_u_cla32_and4689_h_u_cla32_and4688_y0 _b=h_u_cla32_and4689_h_u_cla32_and4687_y0 _y0=h_u_cla32_and4689_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and4690_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and4690_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and4690_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and4690_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and4690_y0
.names h_u_cla32_and4690_y0 h_u_cla32_and4691_h_u_cla32_and4690_y0
1 1
.names h_u_cla32_and4689_y0 h_u_cla32_and4691_h_u_cla32_and4689_y0
1 1
.subckt and_gate _a=h_u_cla32_and4691_h_u_cla32_and4690_y0 _b=h_u_cla32_and4691_h_u_cla32_and4689_y0 _y0=h_u_cla32_and4691_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and4692_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and4692_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and4692_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and4692_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and4692_y0
.names h_u_cla32_and4692_y0 h_u_cla32_and4693_h_u_cla32_and4692_y0
1 1
.names h_u_cla32_and4691_y0 h_u_cla32_and4693_h_u_cla32_and4691_y0
1 1
.subckt and_gate _a=h_u_cla32_and4693_h_u_cla32_and4692_y0 _b=h_u_cla32_and4693_h_u_cla32_and4691_y0 _y0=h_u_cla32_and4693_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and4694_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and4694_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and4694_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and4694_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and4694_y0
.names h_u_cla32_and4694_y0 h_u_cla32_and4695_h_u_cla32_and4694_y0
1 1
.names h_u_cla32_and4693_y0 h_u_cla32_and4695_h_u_cla32_and4693_y0
1 1
.subckt and_gate _a=h_u_cla32_and4695_h_u_cla32_and4694_y0 _b=h_u_cla32_and4695_h_u_cla32_and4693_y0 _y0=h_u_cla32_and4695_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and4696_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and4696_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and4696_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and4696_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and4696_y0
.names h_u_cla32_and4696_y0 h_u_cla32_and4697_h_u_cla32_and4696_y0
1 1
.names h_u_cla32_and4695_y0 h_u_cla32_and4697_h_u_cla32_and4695_y0
1 1
.subckt and_gate _a=h_u_cla32_and4697_h_u_cla32_and4696_y0 _b=h_u_cla32_and4697_h_u_cla32_and4695_y0 _y0=h_u_cla32_and4697_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and4698_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and4698_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and4698_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and4698_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and4698_y0
.names h_u_cla32_and4698_y0 h_u_cla32_and4699_h_u_cla32_and4698_y0
1 1
.names h_u_cla32_and4697_y0 h_u_cla32_and4699_h_u_cla32_and4697_y0
1 1
.subckt and_gate _a=h_u_cla32_and4699_h_u_cla32_and4698_y0 _b=h_u_cla32_and4699_h_u_cla32_and4697_y0 _y0=h_u_cla32_and4699_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and4700_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and4700_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and4700_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and4700_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and4700_y0
.names h_u_cla32_and4700_y0 h_u_cla32_and4701_h_u_cla32_and4700_y0
1 1
.names h_u_cla32_and4699_y0 h_u_cla32_and4701_h_u_cla32_and4699_y0
1 1
.subckt and_gate _a=h_u_cla32_and4701_h_u_cla32_and4700_y0 _b=h_u_cla32_and4701_h_u_cla32_and4699_y0 _y0=h_u_cla32_and4701_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and4702_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and4702_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and4702_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and4702_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and4702_y0
.names h_u_cla32_and4702_y0 h_u_cla32_and4703_h_u_cla32_and4702_y0
1 1
.names h_u_cla32_and4701_y0 h_u_cla32_and4703_h_u_cla32_and4701_y0
1 1
.subckt and_gate _a=h_u_cla32_and4703_h_u_cla32_and4702_y0 _b=h_u_cla32_and4703_h_u_cla32_and4701_y0 _y0=h_u_cla32_and4703_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and4704_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and4704_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and4704_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and4704_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and4704_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and4705_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and4705_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and4705_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and4705_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and4705_y0
.names h_u_cla32_and4705_y0 h_u_cla32_and4706_h_u_cla32_and4705_y0
1 1
.names h_u_cla32_and4704_y0 h_u_cla32_and4706_h_u_cla32_and4704_y0
1 1
.subckt and_gate _a=h_u_cla32_and4706_h_u_cla32_and4705_y0 _b=h_u_cla32_and4706_h_u_cla32_and4704_y0 _y0=h_u_cla32_and4706_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and4707_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and4707_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and4707_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and4707_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and4707_y0
.names h_u_cla32_and4707_y0 h_u_cla32_and4708_h_u_cla32_and4707_y0
1 1
.names h_u_cla32_and4706_y0 h_u_cla32_and4708_h_u_cla32_and4706_y0
1 1
.subckt and_gate _a=h_u_cla32_and4708_h_u_cla32_and4707_y0 _b=h_u_cla32_and4708_h_u_cla32_and4706_y0 _y0=h_u_cla32_and4708_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and4709_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and4709_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and4709_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and4709_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and4709_y0
.names h_u_cla32_and4709_y0 h_u_cla32_and4710_h_u_cla32_and4709_y0
1 1
.names h_u_cla32_and4708_y0 h_u_cla32_and4710_h_u_cla32_and4708_y0
1 1
.subckt and_gate _a=h_u_cla32_and4710_h_u_cla32_and4709_y0 _b=h_u_cla32_and4710_h_u_cla32_and4708_y0 _y0=h_u_cla32_and4710_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and4711_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and4711_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and4711_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and4711_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and4711_y0
.names h_u_cla32_and4711_y0 h_u_cla32_and4712_h_u_cla32_and4711_y0
1 1
.names h_u_cla32_and4710_y0 h_u_cla32_and4712_h_u_cla32_and4710_y0
1 1
.subckt and_gate _a=h_u_cla32_and4712_h_u_cla32_and4711_y0 _b=h_u_cla32_and4712_h_u_cla32_and4710_y0 _y0=h_u_cla32_and4712_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and4713_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and4713_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and4713_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and4713_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and4713_y0
.names h_u_cla32_and4713_y0 h_u_cla32_and4714_h_u_cla32_and4713_y0
1 1
.names h_u_cla32_and4712_y0 h_u_cla32_and4714_h_u_cla32_and4712_y0
1 1
.subckt and_gate _a=h_u_cla32_and4714_h_u_cla32_and4713_y0 _b=h_u_cla32_and4714_h_u_cla32_and4712_y0 _y0=h_u_cla32_and4714_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and4715_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and4715_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and4715_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and4715_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and4715_y0
.names h_u_cla32_and4715_y0 h_u_cla32_and4716_h_u_cla32_and4715_y0
1 1
.names h_u_cla32_and4714_y0 h_u_cla32_and4716_h_u_cla32_and4714_y0
1 1
.subckt and_gate _a=h_u_cla32_and4716_h_u_cla32_and4715_y0 _b=h_u_cla32_and4716_h_u_cla32_and4714_y0 _y0=h_u_cla32_and4716_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and4717_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and4717_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and4717_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and4717_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and4717_y0
.names h_u_cla32_and4717_y0 h_u_cla32_and4718_h_u_cla32_and4717_y0
1 1
.names h_u_cla32_and4716_y0 h_u_cla32_and4718_h_u_cla32_and4716_y0
1 1
.subckt and_gate _a=h_u_cla32_and4718_h_u_cla32_and4717_y0 _b=h_u_cla32_and4718_h_u_cla32_and4716_y0 _y0=h_u_cla32_and4718_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and4719_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and4719_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and4719_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and4719_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and4719_y0
.names h_u_cla32_and4719_y0 h_u_cla32_and4720_h_u_cla32_and4719_y0
1 1
.names h_u_cla32_and4718_y0 h_u_cla32_and4720_h_u_cla32_and4718_y0
1 1
.subckt and_gate _a=h_u_cla32_and4720_h_u_cla32_and4719_y0 _b=h_u_cla32_and4720_h_u_cla32_and4718_y0 _y0=h_u_cla32_and4720_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and4721_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and4721_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and4721_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and4721_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and4721_y0
.names h_u_cla32_and4721_y0 h_u_cla32_and4722_h_u_cla32_and4721_y0
1 1
.names h_u_cla32_and4720_y0 h_u_cla32_and4722_h_u_cla32_and4720_y0
1 1
.subckt and_gate _a=h_u_cla32_and4722_h_u_cla32_and4721_y0 _b=h_u_cla32_and4722_h_u_cla32_and4720_y0 _y0=h_u_cla32_and4722_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and4723_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and4723_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and4723_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and4723_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and4723_y0
.names h_u_cla32_and4723_y0 h_u_cla32_and4724_h_u_cla32_and4723_y0
1 1
.names h_u_cla32_and4722_y0 h_u_cla32_and4724_h_u_cla32_and4722_y0
1 1
.subckt and_gate _a=h_u_cla32_and4724_h_u_cla32_and4723_y0 _b=h_u_cla32_and4724_h_u_cla32_and4722_y0 _y0=h_u_cla32_and4724_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and4725_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and4725_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and4725_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and4725_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and4725_y0
.names h_u_cla32_and4725_y0 h_u_cla32_and4726_h_u_cla32_and4725_y0
1 1
.names h_u_cla32_and4724_y0 h_u_cla32_and4726_h_u_cla32_and4724_y0
1 1
.subckt and_gate _a=h_u_cla32_and4726_h_u_cla32_and4725_y0 _b=h_u_cla32_and4726_h_u_cla32_and4724_y0 _y0=h_u_cla32_and4726_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and4727_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and4727_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and4727_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and4727_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and4727_y0
.names h_u_cla32_and4727_y0 h_u_cla32_and4728_h_u_cla32_and4727_y0
1 1
.names h_u_cla32_and4726_y0 h_u_cla32_and4728_h_u_cla32_and4726_y0
1 1
.subckt and_gate _a=h_u_cla32_and4728_h_u_cla32_and4727_y0 _b=h_u_cla32_and4728_h_u_cla32_and4726_y0 _y0=h_u_cla32_and4728_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and4729_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and4729_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and4729_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and4729_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and4729_y0
.names h_u_cla32_and4729_y0 h_u_cla32_and4730_h_u_cla32_and4729_y0
1 1
.names h_u_cla32_and4728_y0 h_u_cla32_and4730_h_u_cla32_and4728_y0
1 1
.subckt and_gate _a=h_u_cla32_and4730_h_u_cla32_and4729_y0 _b=h_u_cla32_and4730_h_u_cla32_and4728_y0 _y0=h_u_cla32_and4730_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and4731_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and4731_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and4731_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and4731_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and4731_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and4732_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and4732_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and4732_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and4732_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and4732_y0
.names h_u_cla32_and4732_y0 h_u_cla32_and4733_h_u_cla32_and4732_y0
1 1
.names h_u_cla32_and4731_y0 h_u_cla32_and4733_h_u_cla32_and4731_y0
1 1
.subckt and_gate _a=h_u_cla32_and4733_h_u_cla32_and4732_y0 _b=h_u_cla32_and4733_h_u_cla32_and4731_y0 _y0=h_u_cla32_and4733_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and4734_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and4734_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and4734_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and4734_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and4734_y0
.names h_u_cla32_and4734_y0 h_u_cla32_and4735_h_u_cla32_and4734_y0
1 1
.names h_u_cla32_and4733_y0 h_u_cla32_and4735_h_u_cla32_and4733_y0
1 1
.subckt and_gate _a=h_u_cla32_and4735_h_u_cla32_and4734_y0 _b=h_u_cla32_and4735_h_u_cla32_and4733_y0 _y0=h_u_cla32_and4735_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and4736_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and4736_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and4736_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and4736_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and4736_y0
.names h_u_cla32_and4736_y0 h_u_cla32_and4737_h_u_cla32_and4736_y0
1 1
.names h_u_cla32_and4735_y0 h_u_cla32_and4737_h_u_cla32_and4735_y0
1 1
.subckt and_gate _a=h_u_cla32_and4737_h_u_cla32_and4736_y0 _b=h_u_cla32_and4737_h_u_cla32_and4735_y0 _y0=h_u_cla32_and4737_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and4738_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and4738_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and4738_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and4738_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and4738_y0
.names h_u_cla32_and4738_y0 h_u_cla32_and4739_h_u_cla32_and4738_y0
1 1
.names h_u_cla32_and4737_y0 h_u_cla32_and4739_h_u_cla32_and4737_y0
1 1
.subckt and_gate _a=h_u_cla32_and4739_h_u_cla32_and4738_y0 _b=h_u_cla32_and4739_h_u_cla32_and4737_y0 _y0=h_u_cla32_and4739_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and4740_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and4740_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and4740_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and4740_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and4740_y0
.names h_u_cla32_and4740_y0 h_u_cla32_and4741_h_u_cla32_and4740_y0
1 1
.names h_u_cla32_and4739_y0 h_u_cla32_and4741_h_u_cla32_and4739_y0
1 1
.subckt and_gate _a=h_u_cla32_and4741_h_u_cla32_and4740_y0 _b=h_u_cla32_and4741_h_u_cla32_and4739_y0 _y0=h_u_cla32_and4741_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and4742_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and4742_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and4742_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and4742_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and4742_y0
.names h_u_cla32_and4742_y0 h_u_cla32_and4743_h_u_cla32_and4742_y0
1 1
.names h_u_cla32_and4741_y0 h_u_cla32_and4743_h_u_cla32_and4741_y0
1 1
.subckt and_gate _a=h_u_cla32_and4743_h_u_cla32_and4742_y0 _b=h_u_cla32_and4743_h_u_cla32_and4741_y0 _y0=h_u_cla32_and4743_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and4744_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and4744_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and4744_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and4744_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and4744_y0
.names h_u_cla32_and4744_y0 h_u_cla32_and4745_h_u_cla32_and4744_y0
1 1
.names h_u_cla32_and4743_y0 h_u_cla32_and4745_h_u_cla32_and4743_y0
1 1
.subckt and_gate _a=h_u_cla32_and4745_h_u_cla32_and4744_y0 _b=h_u_cla32_and4745_h_u_cla32_and4743_y0 _y0=h_u_cla32_and4745_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and4746_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and4746_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and4746_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and4746_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and4746_y0
.names h_u_cla32_and4746_y0 h_u_cla32_and4747_h_u_cla32_and4746_y0
1 1
.names h_u_cla32_and4745_y0 h_u_cla32_and4747_h_u_cla32_and4745_y0
1 1
.subckt and_gate _a=h_u_cla32_and4747_h_u_cla32_and4746_y0 _b=h_u_cla32_and4747_h_u_cla32_and4745_y0 _y0=h_u_cla32_and4747_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and4748_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and4748_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and4748_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and4748_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and4748_y0
.names h_u_cla32_and4748_y0 h_u_cla32_and4749_h_u_cla32_and4748_y0
1 1
.names h_u_cla32_and4747_y0 h_u_cla32_and4749_h_u_cla32_and4747_y0
1 1
.subckt and_gate _a=h_u_cla32_and4749_h_u_cla32_and4748_y0 _b=h_u_cla32_and4749_h_u_cla32_and4747_y0 _y0=h_u_cla32_and4749_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and4750_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and4750_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and4750_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and4750_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and4750_y0
.names h_u_cla32_and4750_y0 h_u_cla32_and4751_h_u_cla32_and4750_y0
1 1
.names h_u_cla32_and4749_y0 h_u_cla32_and4751_h_u_cla32_and4749_y0
1 1
.subckt and_gate _a=h_u_cla32_and4751_h_u_cla32_and4750_y0 _b=h_u_cla32_and4751_h_u_cla32_and4749_y0 _y0=h_u_cla32_and4751_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and4752_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and4752_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and4752_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and4752_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and4752_y0
.names h_u_cla32_and4752_y0 h_u_cla32_and4753_h_u_cla32_and4752_y0
1 1
.names h_u_cla32_and4751_y0 h_u_cla32_and4753_h_u_cla32_and4751_y0
1 1
.subckt and_gate _a=h_u_cla32_and4753_h_u_cla32_and4752_y0 _b=h_u_cla32_and4753_h_u_cla32_and4751_y0 _y0=h_u_cla32_and4753_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and4754_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and4754_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and4754_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and4754_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and4754_y0
.names h_u_cla32_and4754_y0 h_u_cla32_and4755_h_u_cla32_and4754_y0
1 1
.names h_u_cla32_and4753_y0 h_u_cla32_and4755_h_u_cla32_and4753_y0
1 1
.subckt and_gate _a=h_u_cla32_and4755_h_u_cla32_and4754_y0 _b=h_u_cla32_and4755_h_u_cla32_and4753_y0 _y0=h_u_cla32_and4755_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and4756_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and4756_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and4756_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and4756_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and4756_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and4757_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and4757_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and4757_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and4757_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and4757_y0
.names h_u_cla32_and4757_y0 h_u_cla32_and4758_h_u_cla32_and4757_y0
1 1
.names h_u_cla32_and4756_y0 h_u_cla32_and4758_h_u_cla32_and4756_y0
1 1
.subckt and_gate _a=h_u_cla32_and4758_h_u_cla32_and4757_y0 _b=h_u_cla32_and4758_h_u_cla32_and4756_y0 _y0=h_u_cla32_and4758_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and4759_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and4759_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and4759_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and4759_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and4759_y0
.names h_u_cla32_and4759_y0 h_u_cla32_and4760_h_u_cla32_and4759_y0
1 1
.names h_u_cla32_and4758_y0 h_u_cla32_and4760_h_u_cla32_and4758_y0
1 1
.subckt and_gate _a=h_u_cla32_and4760_h_u_cla32_and4759_y0 _b=h_u_cla32_and4760_h_u_cla32_and4758_y0 _y0=h_u_cla32_and4760_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and4761_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and4761_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and4761_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and4761_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and4761_y0
.names h_u_cla32_and4761_y0 h_u_cla32_and4762_h_u_cla32_and4761_y0
1 1
.names h_u_cla32_and4760_y0 h_u_cla32_and4762_h_u_cla32_and4760_y0
1 1
.subckt and_gate _a=h_u_cla32_and4762_h_u_cla32_and4761_y0 _b=h_u_cla32_and4762_h_u_cla32_and4760_y0 _y0=h_u_cla32_and4762_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and4763_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and4763_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and4763_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and4763_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and4763_y0
.names h_u_cla32_and4763_y0 h_u_cla32_and4764_h_u_cla32_and4763_y0
1 1
.names h_u_cla32_and4762_y0 h_u_cla32_and4764_h_u_cla32_and4762_y0
1 1
.subckt and_gate _a=h_u_cla32_and4764_h_u_cla32_and4763_y0 _b=h_u_cla32_and4764_h_u_cla32_and4762_y0 _y0=h_u_cla32_and4764_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and4765_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and4765_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and4765_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and4765_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and4765_y0
.names h_u_cla32_and4765_y0 h_u_cla32_and4766_h_u_cla32_and4765_y0
1 1
.names h_u_cla32_and4764_y0 h_u_cla32_and4766_h_u_cla32_and4764_y0
1 1
.subckt and_gate _a=h_u_cla32_and4766_h_u_cla32_and4765_y0 _b=h_u_cla32_and4766_h_u_cla32_and4764_y0 _y0=h_u_cla32_and4766_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and4767_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and4767_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and4767_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and4767_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and4767_y0
.names h_u_cla32_and4767_y0 h_u_cla32_and4768_h_u_cla32_and4767_y0
1 1
.names h_u_cla32_and4766_y0 h_u_cla32_and4768_h_u_cla32_and4766_y0
1 1
.subckt and_gate _a=h_u_cla32_and4768_h_u_cla32_and4767_y0 _b=h_u_cla32_and4768_h_u_cla32_and4766_y0 _y0=h_u_cla32_and4768_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and4769_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and4769_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and4769_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and4769_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and4769_y0
.names h_u_cla32_and4769_y0 h_u_cla32_and4770_h_u_cla32_and4769_y0
1 1
.names h_u_cla32_and4768_y0 h_u_cla32_and4770_h_u_cla32_and4768_y0
1 1
.subckt and_gate _a=h_u_cla32_and4770_h_u_cla32_and4769_y0 _b=h_u_cla32_and4770_h_u_cla32_and4768_y0 _y0=h_u_cla32_and4770_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and4771_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and4771_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and4771_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and4771_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and4771_y0
.names h_u_cla32_and4771_y0 h_u_cla32_and4772_h_u_cla32_and4771_y0
1 1
.names h_u_cla32_and4770_y0 h_u_cla32_and4772_h_u_cla32_and4770_y0
1 1
.subckt and_gate _a=h_u_cla32_and4772_h_u_cla32_and4771_y0 _b=h_u_cla32_and4772_h_u_cla32_and4770_y0 _y0=h_u_cla32_and4772_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and4773_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and4773_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and4773_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and4773_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and4773_y0
.names h_u_cla32_and4773_y0 h_u_cla32_and4774_h_u_cla32_and4773_y0
1 1
.names h_u_cla32_and4772_y0 h_u_cla32_and4774_h_u_cla32_and4772_y0
1 1
.subckt and_gate _a=h_u_cla32_and4774_h_u_cla32_and4773_y0 _b=h_u_cla32_and4774_h_u_cla32_and4772_y0 _y0=h_u_cla32_and4774_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and4775_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and4775_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and4775_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and4775_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and4775_y0
.names h_u_cla32_and4775_y0 h_u_cla32_and4776_h_u_cla32_and4775_y0
1 1
.names h_u_cla32_and4774_y0 h_u_cla32_and4776_h_u_cla32_and4774_y0
1 1
.subckt and_gate _a=h_u_cla32_and4776_h_u_cla32_and4775_y0 _b=h_u_cla32_and4776_h_u_cla32_and4774_y0 _y0=h_u_cla32_and4776_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and4777_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and4777_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and4777_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and4777_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and4777_y0
.names h_u_cla32_and4777_y0 h_u_cla32_and4778_h_u_cla32_and4777_y0
1 1
.names h_u_cla32_and4776_y0 h_u_cla32_and4778_h_u_cla32_and4776_y0
1 1
.subckt and_gate _a=h_u_cla32_and4778_h_u_cla32_and4777_y0 _b=h_u_cla32_and4778_h_u_cla32_and4776_y0 _y0=h_u_cla32_and4778_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and4779_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and4779_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and4779_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and4779_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and4779_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and4780_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and4780_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and4780_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and4780_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and4780_y0
.names h_u_cla32_and4780_y0 h_u_cla32_and4781_h_u_cla32_and4780_y0
1 1
.names h_u_cla32_and4779_y0 h_u_cla32_and4781_h_u_cla32_and4779_y0
1 1
.subckt and_gate _a=h_u_cla32_and4781_h_u_cla32_and4780_y0 _b=h_u_cla32_and4781_h_u_cla32_and4779_y0 _y0=h_u_cla32_and4781_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and4782_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and4782_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and4782_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and4782_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and4782_y0
.names h_u_cla32_and4782_y0 h_u_cla32_and4783_h_u_cla32_and4782_y0
1 1
.names h_u_cla32_and4781_y0 h_u_cla32_and4783_h_u_cla32_and4781_y0
1 1
.subckt and_gate _a=h_u_cla32_and4783_h_u_cla32_and4782_y0 _b=h_u_cla32_and4783_h_u_cla32_and4781_y0 _y0=h_u_cla32_and4783_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and4784_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and4784_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and4784_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and4784_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and4784_y0
.names h_u_cla32_and4784_y0 h_u_cla32_and4785_h_u_cla32_and4784_y0
1 1
.names h_u_cla32_and4783_y0 h_u_cla32_and4785_h_u_cla32_and4783_y0
1 1
.subckt and_gate _a=h_u_cla32_and4785_h_u_cla32_and4784_y0 _b=h_u_cla32_and4785_h_u_cla32_and4783_y0 _y0=h_u_cla32_and4785_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and4786_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and4786_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and4786_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and4786_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and4786_y0
.names h_u_cla32_and4786_y0 h_u_cla32_and4787_h_u_cla32_and4786_y0
1 1
.names h_u_cla32_and4785_y0 h_u_cla32_and4787_h_u_cla32_and4785_y0
1 1
.subckt and_gate _a=h_u_cla32_and4787_h_u_cla32_and4786_y0 _b=h_u_cla32_and4787_h_u_cla32_and4785_y0 _y0=h_u_cla32_and4787_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and4788_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and4788_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and4788_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and4788_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and4788_y0
.names h_u_cla32_and4788_y0 h_u_cla32_and4789_h_u_cla32_and4788_y0
1 1
.names h_u_cla32_and4787_y0 h_u_cla32_and4789_h_u_cla32_and4787_y0
1 1
.subckt and_gate _a=h_u_cla32_and4789_h_u_cla32_and4788_y0 _b=h_u_cla32_and4789_h_u_cla32_and4787_y0 _y0=h_u_cla32_and4789_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and4790_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and4790_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and4790_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and4790_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and4790_y0
.names h_u_cla32_and4790_y0 h_u_cla32_and4791_h_u_cla32_and4790_y0
1 1
.names h_u_cla32_and4789_y0 h_u_cla32_and4791_h_u_cla32_and4789_y0
1 1
.subckt and_gate _a=h_u_cla32_and4791_h_u_cla32_and4790_y0 _b=h_u_cla32_and4791_h_u_cla32_and4789_y0 _y0=h_u_cla32_and4791_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and4792_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and4792_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and4792_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and4792_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and4792_y0
.names h_u_cla32_and4792_y0 h_u_cla32_and4793_h_u_cla32_and4792_y0
1 1
.names h_u_cla32_and4791_y0 h_u_cla32_and4793_h_u_cla32_and4791_y0
1 1
.subckt and_gate _a=h_u_cla32_and4793_h_u_cla32_and4792_y0 _b=h_u_cla32_and4793_h_u_cla32_and4791_y0 _y0=h_u_cla32_and4793_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and4794_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and4794_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and4794_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and4794_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and4794_y0
.names h_u_cla32_and4794_y0 h_u_cla32_and4795_h_u_cla32_and4794_y0
1 1
.names h_u_cla32_and4793_y0 h_u_cla32_and4795_h_u_cla32_and4793_y0
1 1
.subckt and_gate _a=h_u_cla32_and4795_h_u_cla32_and4794_y0 _b=h_u_cla32_and4795_h_u_cla32_and4793_y0 _y0=h_u_cla32_and4795_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and4796_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and4796_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and4796_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and4796_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and4796_y0
.names h_u_cla32_and4796_y0 h_u_cla32_and4797_h_u_cla32_and4796_y0
1 1
.names h_u_cla32_and4795_y0 h_u_cla32_and4797_h_u_cla32_and4795_y0
1 1
.subckt and_gate _a=h_u_cla32_and4797_h_u_cla32_and4796_y0 _b=h_u_cla32_and4797_h_u_cla32_and4795_y0 _y0=h_u_cla32_and4797_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and4798_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and4798_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and4798_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and4798_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and4798_y0
.names h_u_cla32_and4798_y0 h_u_cla32_and4799_h_u_cla32_and4798_y0
1 1
.names h_u_cla32_and4797_y0 h_u_cla32_and4799_h_u_cla32_and4797_y0
1 1
.subckt and_gate _a=h_u_cla32_and4799_h_u_cla32_and4798_y0 _b=h_u_cla32_and4799_h_u_cla32_and4797_y0 _y0=h_u_cla32_and4799_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and4800_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and4800_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and4800_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and4800_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and4800_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and4801_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and4801_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and4801_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and4801_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and4801_y0
.names h_u_cla32_and4801_y0 h_u_cla32_and4802_h_u_cla32_and4801_y0
1 1
.names h_u_cla32_and4800_y0 h_u_cla32_and4802_h_u_cla32_and4800_y0
1 1
.subckt and_gate _a=h_u_cla32_and4802_h_u_cla32_and4801_y0 _b=h_u_cla32_and4802_h_u_cla32_and4800_y0 _y0=h_u_cla32_and4802_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and4803_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and4803_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and4803_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and4803_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and4803_y0
.names h_u_cla32_and4803_y0 h_u_cla32_and4804_h_u_cla32_and4803_y0
1 1
.names h_u_cla32_and4802_y0 h_u_cla32_and4804_h_u_cla32_and4802_y0
1 1
.subckt and_gate _a=h_u_cla32_and4804_h_u_cla32_and4803_y0 _b=h_u_cla32_and4804_h_u_cla32_and4802_y0 _y0=h_u_cla32_and4804_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and4805_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and4805_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and4805_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and4805_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and4805_y0
.names h_u_cla32_and4805_y0 h_u_cla32_and4806_h_u_cla32_and4805_y0
1 1
.names h_u_cla32_and4804_y0 h_u_cla32_and4806_h_u_cla32_and4804_y0
1 1
.subckt and_gate _a=h_u_cla32_and4806_h_u_cla32_and4805_y0 _b=h_u_cla32_and4806_h_u_cla32_and4804_y0 _y0=h_u_cla32_and4806_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and4807_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and4807_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and4807_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and4807_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and4807_y0
.names h_u_cla32_and4807_y0 h_u_cla32_and4808_h_u_cla32_and4807_y0
1 1
.names h_u_cla32_and4806_y0 h_u_cla32_and4808_h_u_cla32_and4806_y0
1 1
.subckt and_gate _a=h_u_cla32_and4808_h_u_cla32_and4807_y0 _b=h_u_cla32_and4808_h_u_cla32_and4806_y0 _y0=h_u_cla32_and4808_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and4809_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and4809_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and4809_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and4809_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and4809_y0
.names h_u_cla32_and4809_y0 h_u_cla32_and4810_h_u_cla32_and4809_y0
1 1
.names h_u_cla32_and4808_y0 h_u_cla32_and4810_h_u_cla32_and4808_y0
1 1
.subckt and_gate _a=h_u_cla32_and4810_h_u_cla32_and4809_y0 _b=h_u_cla32_and4810_h_u_cla32_and4808_y0 _y0=h_u_cla32_and4810_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and4811_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and4811_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and4811_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and4811_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and4811_y0
.names h_u_cla32_and4811_y0 h_u_cla32_and4812_h_u_cla32_and4811_y0
1 1
.names h_u_cla32_and4810_y0 h_u_cla32_and4812_h_u_cla32_and4810_y0
1 1
.subckt and_gate _a=h_u_cla32_and4812_h_u_cla32_and4811_y0 _b=h_u_cla32_and4812_h_u_cla32_and4810_y0 _y0=h_u_cla32_and4812_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and4813_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and4813_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and4813_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and4813_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and4813_y0
.names h_u_cla32_and4813_y0 h_u_cla32_and4814_h_u_cla32_and4813_y0
1 1
.names h_u_cla32_and4812_y0 h_u_cla32_and4814_h_u_cla32_and4812_y0
1 1
.subckt and_gate _a=h_u_cla32_and4814_h_u_cla32_and4813_y0 _b=h_u_cla32_and4814_h_u_cla32_and4812_y0 _y0=h_u_cla32_and4814_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and4815_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and4815_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and4815_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and4815_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and4815_y0
.names h_u_cla32_and4815_y0 h_u_cla32_and4816_h_u_cla32_and4815_y0
1 1
.names h_u_cla32_and4814_y0 h_u_cla32_and4816_h_u_cla32_and4814_y0
1 1
.subckt and_gate _a=h_u_cla32_and4816_h_u_cla32_and4815_y0 _b=h_u_cla32_and4816_h_u_cla32_and4814_y0 _y0=h_u_cla32_and4816_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and4817_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and4817_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and4817_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and4817_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and4817_y0
.names h_u_cla32_and4817_y0 h_u_cla32_and4818_h_u_cla32_and4817_y0
1 1
.names h_u_cla32_and4816_y0 h_u_cla32_and4818_h_u_cla32_and4816_y0
1 1
.subckt and_gate _a=h_u_cla32_and4818_h_u_cla32_and4817_y0 _b=h_u_cla32_and4818_h_u_cla32_and4816_y0 _y0=h_u_cla32_and4818_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and4819_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and4819_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and4819_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and4819_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and4819_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and4820_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and4820_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and4820_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and4820_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and4820_y0
.names h_u_cla32_and4820_y0 h_u_cla32_and4821_h_u_cla32_and4820_y0
1 1
.names h_u_cla32_and4819_y0 h_u_cla32_and4821_h_u_cla32_and4819_y0
1 1
.subckt and_gate _a=h_u_cla32_and4821_h_u_cla32_and4820_y0 _b=h_u_cla32_and4821_h_u_cla32_and4819_y0 _y0=h_u_cla32_and4821_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and4822_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and4822_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and4822_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and4822_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and4822_y0
.names h_u_cla32_and4822_y0 h_u_cla32_and4823_h_u_cla32_and4822_y0
1 1
.names h_u_cla32_and4821_y0 h_u_cla32_and4823_h_u_cla32_and4821_y0
1 1
.subckt and_gate _a=h_u_cla32_and4823_h_u_cla32_and4822_y0 _b=h_u_cla32_and4823_h_u_cla32_and4821_y0 _y0=h_u_cla32_and4823_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and4824_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and4824_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and4824_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and4824_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and4824_y0
.names h_u_cla32_and4824_y0 h_u_cla32_and4825_h_u_cla32_and4824_y0
1 1
.names h_u_cla32_and4823_y0 h_u_cla32_and4825_h_u_cla32_and4823_y0
1 1
.subckt and_gate _a=h_u_cla32_and4825_h_u_cla32_and4824_y0 _b=h_u_cla32_and4825_h_u_cla32_and4823_y0 _y0=h_u_cla32_and4825_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and4826_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and4826_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and4826_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and4826_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and4826_y0
.names h_u_cla32_and4826_y0 h_u_cla32_and4827_h_u_cla32_and4826_y0
1 1
.names h_u_cla32_and4825_y0 h_u_cla32_and4827_h_u_cla32_and4825_y0
1 1
.subckt and_gate _a=h_u_cla32_and4827_h_u_cla32_and4826_y0 _b=h_u_cla32_and4827_h_u_cla32_and4825_y0 _y0=h_u_cla32_and4827_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and4828_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and4828_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and4828_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and4828_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and4828_y0
.names h_u_cla32_and4828_y0 h_u_cla32_and4829_h_u_cla32_and4828_y0
1 1
.names h_u_cla32_and4827_y0 h_u_cla32_and4829_h_u_cla32_and4827_y0
1 1
.subckt and_gate _a=h_u_cla32_and4829_h_u_cla32_and4828_y0 _b=h_u_cla32_and4829_h_u_cla32_and4827_y0 _y0=h_u_cla32_and4829_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and4830_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and4830_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and4830_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and4830_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and4830_y0
.names h_u_cla32_and4830_y0 h_u_cla32_and4831_h_u_cla32_and4830_y0
1 1
.names h_u_cla32_and4829_y0 h_u_cla32_and4831_h_u_cla32_and4829_y0
1 1
.subckt and_gate _a=h_u_cla32_and4831_h_u_cla32_and4830_y0 _b=h_u_cla32_and4831_h_u_cla32_and4829_y0 _y0=h_u_cla32_and4831_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and4832_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and4832_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and4832_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and4832_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and4832_y0
.names h_u_cla32_and4832_y0 h_u_cla32_and4833_h_u_cla32_and4832_y0
1 1
.names h_u_cla32_and4831_y0 h_u_cla32_and4833_h_u_cla32_and4831_y0
1 1
.subckt and_gate _a=h_u_cla32_and4833_h_u_cla32_and4832_y0 _b=h_u_cla32_and4833_h_u_cla32_and4831_y0 _y0=h_u_cla32_and4833_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and4834_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and4834_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and4834_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and4834_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and4834_y0
.names h_u_cla32_and4834_y0 h_u_cla32_and4835_h_u_cla32_and4834_y0
1 1
.names h_u_cla32_and4833_y0 h_u_cla32_and4835_h_u_cla32_and4833_y0
1 1
.subckt and_gate _a=h_u_cla32_and4835_h_u_cla32_and4834_y0 _b=h_u_cla32_and4835_h_u_cla32_and4833_y0 _y0=h_u_cla32_and4835_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and4836_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and4836_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and4836_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and4836_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and4836_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and4837_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and4837_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and4837_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and4837_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and4837_y0
.names h_u_cla32_and4837_y0 h_u_cla32_and4838_h_u_cla32_and4837_y0
1 1
.names h_u_cla32_and4836_y0 h_u_cla32_and4838_h_u_cla32_and4836_y0
1 1
.subckt and_gate _a=h_u_cla32_and4838_h_u_cla32_and4837_y0 _b=h_u_cla32_and4838_h_u_cla32_and4836_y0 _y0=h_u_cla32_and4838_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and4839_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and4839_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and4839_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and4839_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and4839_y0
.names h_u_cla32_and4839_y0 h_u_cla32_and4840_h_u_cla32_and4839_y0
1 1
.names h_u_cla32_and4838_y0 h_u_cla32_and4840_h_u_cla32_and4838_y0
1 1
.subckt and_gate _a=h_u_cla32_and4840_h_u_cla32_and4839_y0 _b=h_u_cla32_and4840_h_u_cla32_and4838_y0 _y0=h_u_cla32_and4840_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and4841_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and4841_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and4841_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and4841_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and4841_y0
.names h_u_cla32_and4841_y0 h_u_cla32_and4842_h_u_cla32_and4841_y0
1 1
.names h_u_cla32_and4840_y0 h_u_cla32_and4842_h_u_cla32_and4840_y0
1 1
.subckt and_gate _a=h_u_cla32_and4842_h_u_cla32_and4841_y0 _b=h_u_cla32_and4842_h_u_cla32_and4840_y0 _y0=h_u_cla32_and4842_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and4843_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and4843_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and4843_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and4843_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and4843_y0
.names h_u_cla32_and4843_y0 h_u_cla32_and4844_h_u_cla32_and4843_y0
1 1
.names h_u_cla32_and4842_y0 h_u_cla32_and4844_h_u_cla32_and4842_y0
1 1
.subckt and_gate _a=h_u_cla32_and4844_h_u_cla32_and4843_y0 _b=h_u_cla32_and4844_h_u_cla32_and4842_y0 _y0=h_u_cla32_and4844_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and4845_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and4845_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and4845_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and4845_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and4845_y0
.names h_u_cla32_and4845_y0 h_u_cla32_and4846_h_u_cla32_and4845_y0
1 1
.names h_u_cla32_and4844_y0 h_u_cla32_and4846_h_u_cla32_and4844_y0
1 1
.subckt and_gate _a=h_u_cla32_and4846_h_u_cla32_and4845_y0 _b=h_u_cla32_and4846_h_u_cla32_and4844_y0 _y0=h_u_cla32_and4846_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and4847_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and4847_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and4847_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and4847_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and4847_y0
.names h_u_cla32_and4847_y0 h_u_cla32_and4848_h_u_cla32_and4847_y0
1 1
.names h_u_cla32_and4846_y0 h_u_cla32_and4848_h_u_cla32_and4846_y0
1 1
.subckt and_gate _a=h_u_cla32_and4848_h_u_cla32_and4847_y0 _b=h_u_cla32_and4848_h_u_cla32_and4846_y0 _y0=h_u_cla32_and4848_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and4849_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and4849_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and4849_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and4849_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and4849_y0
.names h_u_cla32_and4849_y0 h_u_cla32_and4850_h_u_cla32_and4849_y0
1 1
.names h_u_cla32_and4848_y0 h_u_cla32_and4850_h_u_cla32_and4848_y0
1 1
.subckt and_gate _a=h_u_cla32_and4850_h_u_cla32_and4849_y0 _b=h_u_cla32_and4850_h_u_cla32_and4848_y0 _y0=h_u_cla32_and4850_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and4851_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and4851_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and4851_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and4851_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and4851_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and4852_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and4852_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and4852_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and4852_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and4852_y0
.names h_u_cla32_and4852_y0 h_u_cla32_and4853_h_u_cla32_and4852_y0
1 1
.names h_u_cla32_and4851_y0 h_u_cla32_and4853_h_u_cla32_and4851_y0
1 1
.subckt and_gate _a=h_u_cla32_and4853_h_u_cla32_and4852_y0 _b=h_u_cla32_and4853_h_u_cla32_and4851_y0 _y0=h_u_cla32_and4853_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and4854_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and4854_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and4854_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and4854_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and4854_y0
.names h_u_cla32_and4854_y0 h_u_cla32_and4855_h_u_cla32_and4854_y0
1 1
.names h_u_cla32_and4853_y0 h_u_cla32_and4855_h_u_cla32_and4853_y0
1 1
.subckt and_gate _a=h_u_cla32_and4855_h_u_cla32_and4854_y0 _b=h_u_cla32_and4855_h_u_cla32_and4853_y0 _y0=h_u_cla32_and4855_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and4856_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and4856_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and4856_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and4856_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and4856_y0
.names h_u_cla32_and4856_y0 h_u_cla32_and4857_h_u_cla32_and4856_y0
1 1
.names h_u_cla32_and4855_y0 h_u_cla32_and4857_h_u_cla32_and4855_y0
1 1
.subckt and_gate _a=h_u_cla32_and4857_h_u_cla32_and4856_y0 _b=h_u_cla32_and4857_h_u_cla32_and4855_y0 _y0=h_u_cla32_and4857_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and4858_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and4858_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and4858_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and4858_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and4858_y0
.names h_u_cla32_and4858_y0 h_u_cla32_and4859_h_u_cla32_and4858_y0
1 1
.names h_u_cla32_and4857_y0 h_u_cla32_and4859_h_u_cla32_and4857_y0
1 1
.subckt and_gate _a=h_u_cla32_and4859_h_u_cla32_and4858_y0 _b=h_u_cla32_and4859_h_u_cla32_and4857_y0 _y0=h_u_cla32_and4859_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and4860_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and4860_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and4860_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and4860_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and4860_y0
.names h_u_cla32_and4860_y0 h_u_cla32_and4861_h_u_cla32_and4860_y0
1 1
.names h_u_cla32_and4859_y0 h_u_cla32_and4861_h_u_cla32_and4859_y0
1 1
.subckt and_gate _a=h_u_cla32_and4861_h_u_cla32_and4860_y0 _b=h_u_cla32_and4861_h_u_cla32_and4859_y0 _y0=h_u_cla32_and4861_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and4862_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and4862_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and4862_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and4862_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and4862_y0
.names h_u_cla32_and4862_y0 h_u_cla32_and4863_h_u_cla32_and4862_y0
1 1
.names h_u_cla32_and4861_y0 h_u_cla32_and4863_h_u_cla32_and4861_y0
1 1
.subckt and_gate _a=h_u_cla32_and4863_h_u_cla32_and4862_y0 _b=h_u_cla32_and4863_h_u_cla32_and4861_y0 _y0=h_u_cla32_and4863_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and4864_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and4864_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and4864_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and4864_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and4864_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and4865_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and4865_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and4865_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and4865_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and4865_y0
.names h_u_cla32_and4865_y0 h_u_cla32_and4866_h_u_cla32_and4865_y0
1 1
.names h_u_cla32_and4864_y0 h_u_cla32_and4866_h_u_cla32_and4864_y0
1 1
.subckt and_gate _a=h_u_cla32_and4866_h_u_cla32_and4865_y0 _b=h_u_cla32_and4866_h_u_cla32_and4864_y0 _y0=h_u_cla32_and4866_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and4867_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and4867_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and4867_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and4867_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and4867_y0
.names h_u_cla32_and4867_y0 h_u_cla32_and4868_h_u_cla32_and4867_y0
1 1
.names h_u_cla32_and4866_y0 h_u_cla32_and4868_h_u_cla32_and4866_y0
1 1
.subckt and_gate _a=h_u_cla32_and4868_h_u_cla32_and4867_y0 _b=h_u_cla32_and4868_h_u_cla32_and4866_y0 _y0=h_u_cla32_and4868_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and4869_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and4869_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and4869_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and4869_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and4869_y0
.names h_u_cla32_and4869_y0 h_u_cla32_and4870_h_u_cla32_and4869_y0
1 1
.names h_u_cla32_and4868_y0 h_u_cla32_and4870_h_u_cla32_and4868_y0
1 1
.subckt and_gate _a=h_u_cla32_and4870_h_u_cla32_and4869_y0 _b=h_u_cla32_and4870_h_u_cla32_and4868_y0 _y0=h_u_cla32_and4870_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and4871_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and4871_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and4871_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and4871_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and4871_y0
.names h_u_cla32_and4871_y0 h_u_cla32_and4872_h_u_cla32_and4871_y0
1 1
.names h_u_cla32_and4870_y0 h_u_cla32_and4872_h_u_cla32_and4870_y0
1 1
.subckt and_gate _a=h_u_cla32_and4872_h_u_cla32_and4871_y0 _b=h_u_cla32_and4872_h_u_cla32_and4870_y0 _y0=h_u_cla32_and4872_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and4873_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and4873_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and4873_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and4873_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and4873_y0
.names h_u_cla32_and4873_y0 h_u_cla32_and4874_h_u_cla32_and4873_y0
1 1
.names h_u_cla32_and4872_y0 h_u_cla32_and4874_h_u_cla32_and4872_y0
1 1
.subckt and_gate _a=h_u_cla32_and4874_h_u_cla32_and4873_y0 _b=h_u_cla32_and4874_h_u_cla32_and4872_y0 _y0=h_u_cla32_and4874_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and4875_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and4875_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and4875_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and4875_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and4875_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and4876_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and4876_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and4876_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and4876_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and4876_y0
.names h_u_cla32_and4876_y0 h_u_cla32_and4877_h_u_cla32_and4876_y0
1 1
.names h_u_cla32_and4875_y0 h_u_cla32_and4877_h_u_cla32_and4875_y0
1 1
.subckt and_gate _a=h_u_cla32_and4877_h_u_cla32_and4876_y0 _b=h_u_cla32_and4877_h_u_cla32_and4875_y0 _y0=h_u_cla32_and4877_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and4878_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and4878_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and4878_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and4878_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and4878_y0
.names h_u_cla32_and4878_y0 h_u_cla32_and4879_h_u_cla32_and4878_y0
1 1
.names h_u_cla32_and4877_y0 h_u_cla32_and4879_h_u_cla32_and4877_y0
1 1
.subckt and_gate _a=h_u_cla32_and4879_h_u_cla32_and4878_y0 _b=h_u_cla32_and4879_h_u_cla32_and4877_y0 _y0=h_u_cla32_and4879_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and4880_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and4880_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and4880_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and4880_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and4880_y0
.names h_u_cla32_and4880_y0 h_u_cla32_and4881_h_u_cla32_and4880_y0
1 1
.names h_u_cla32_and4879_y0 h_u_cla32_and4881_h_u_cla32_and4879_y0
1 1
.subckt and_gate _a=h_u_cla32_and4881_h_u_cla32_and4880_y0 _b=h_u_cla32_and4881_h_u_cla32_and4879_y0 _y0=h_u_cla32_and4881_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and4882_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and4882_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and4882_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and4882_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and4882_y0
.names h_u_cla32_and4882_y0 h_u_cla32_and4883_h_u_cla32_and4882_y0
1 1
.names h_u_cla32_and4881_y0 h_u_cla32_and4883_h_u_cla32_and4881_y0
1 1
.subckt and_gate _a=h_u_cla32_and4883_h_u_cla32_and4882_y0 _b=h_u_cla32_and4883_h_u_cla32_and4881_y0 _y0=h_u_cla32_and4883_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and4884_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and4884_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and4884_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and4884_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and4884_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and4885_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and4885_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and4885_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and4885_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and4885_y0
.names h_u_cla32_and4885_y0 h_u_cla32_and4886_h_u_cla32_and4885_y0
1 1
.names h_u_cla32_and4884_y0 h_u_cla32_and4886_h_u_cla32_and4884_y0
1 1
.subckt and_gate _a=h_u_cla32_and4886_h_u_cla32_and4885_y0 _b=h_u_cla32_and4886_h_u_cla32_and4884_y0 _y0=h_u_cla32_and4886_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and4887_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and4887_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and4887_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and4887_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and4887_y0
.names h_u_cla32_and4887_y0 h_u_cla32_and4888_h_u_cla32_and4887_y0
1 1
.names h_u_cla32_and4886_y0 h_u_cla32_and4888_h_u_cla32_and4886_y0
1 1
.subckt and_gate _a=h_u_cla32_and4888_h_u_cla32_and4887_y0 _b=h_u_cla32_and4888_h_u_cla32_and4886_y0 _y0=h_u_cla32_and4888_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and4889_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and4889_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and4889_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and4889_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and4889_y0
.names h_u_cla32_and4889_y0 h_u_cla32_and4890_h_u_cla32_and4889_y0
1 1
.names h_u_cla32_and4888_y0 h_u_cla32_and4890_h_u_cla32_and4888_y0
1 1
.subckt and_gate _a=h_u_cla32_and4890_h_u_cla32_and4889_y0 _b=h_u_cla32_and4890_h_u_cla32_and4888_y0 _y0=h_u_cla32_and4890_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and4891_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and4891_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and4891_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and4891_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and4891_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and4892_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and4892_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and4892_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and4892_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and4892_y0
.names h_u_cla32_and4892_y0 h_u_cla32_and4893_h_u_cla32_and4892_y0
1 1
.names h_u_cla32_and4891_y0 h_u_cla32_and4893_h_u_cla32_and4891_y0
1 1
.subckt and_gate _a=h_u_cla32_and4893_h_u_cla32_and4892_y0 _b=h_u_cla32_and4893_h_u_cla32_and4891_y0 _y0=h_u_cla32_and4893_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and4894_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and4894_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and4894_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and4894_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and4894_y0
.names h_u_cla32_and4894_y0 h_u_cla32_and4895_h_u_cla32_and4894_y0
1 1
.names h_u_cla32_and4893_y0 h_u_cla32_and4895_h_u_cla32_and4893_y0
1 1
.subckt and_gate _a=h_u_cla32_and4895_h_u_cla32_and4894_y0 _b=h_u_cla32_and4895_h_u_cla32_and4893_y0 _y0=h_u_cla32_and4895_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and4896_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and4896_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and4896_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and4896_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and4896_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and4897_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and4897_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and4897_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and4897_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and4897_y0
.names h_u_cla32_and4897_y0 h_u_cla32_and4898_h_u_cla32_and4897_y0
1 1
.names h_u_cla32_and4896_y0 h_u_cla32_and4898_h_u_cla32_and4896_y0
1 1
.subckt and_gate _a=h_u_cla32_and4898_h_u_cla32_and4897_y0 _b=h_u_cla32_and4898_h_u_cla32_and4896_y0 _y0=h_u_cla32_and4898_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and4899_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic22_y1 h_u_cla32_and4899_h_u_cla32_pg_logic22_y1
1 1
.subckt and_gate _a=h_u_cla32_and4899_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and4899_h_u_cla32_pg_logic22_y1 _y0=h_u_cla32_and4899_y0
.names h_u_cla32_and4899_y0 h_u_cla32_or276_h_u_cla32_and4899_y0
1 1
.names h_u_cla32_and4370_y0 h_u_cla32_or276_h_u_cla32_and4370_y0
1 1
.subckt or_gate _a=h_u_cla32_or276_h_u_cla32_and4899_y0 _b=h_u_cla32_or276_h_u_cla32_and4370_y0 _y0=h_u_cla32_or276_y0
.names h_u_cla32_or276_y0 h_u_cla32_or277_h_u_cla32_or276_y0
1 1
.names h_u_cla32_and4415_y0 h_u_cla32_or277_h_u_cla32_and4415_y0
1 1
.subckt or_gate _a=h_u_cla32_or277_h_u_cla32_or276_y0 _b=h_u_cla32_or277_h_u_cla32_and4415_y0 _y0=h_u_cla32_or277_y0
.names h_u_cla32_or277_y0 h_u_cla32_or278_h_u_cla32_or277_y0
1 1
.names h_u_cla32_and4458_y0 h_u_cla32_or278_h_u_cla32_and4458_y0
1 1
.subckt or_gate _a=h_u_cla32_or278_h_u_cla32_or277_y0 _b=h_u_cla32_or278_h_u_cla32_and4458_y0 _y0=h_u_cla32_or278_y0
.names h_u_cla32_or278_y0 h_u_cla32_or279_h_u_cla32_or278_y0
1 1
.names h_u_cla32_and4499_y0 h_u_cla32_or279_h_u_cla32_and4499_y0
1 1
.subckt or_gate _a=h_u_cla32_or279_h_u_cla32_or278_y0 _b=h_u_cla32_or279_h_u_cla32_and4499_y0 _y0=h_u_cla32_or279_y0
.names h_u_cla32_or279_y0 h_u_cla32_or280_h_u_cla32_or279_y0
1 1
.names h_u_cla32_and4538_y0 h_u_cla32_or280_h_u_cla32_and4538_y0
1 1
.subckt or_gate _a=h_u_cla32_or280_h_u_cla32_or279_y0 _b=h_u_cla32_or280_h_u_cla32_and4538_y0 _y0=h_u_cla32_or280_y0
.names h_u_cla32_or280_y0 h_u_cla32_or281_h_u_cla32_or280_y0
1 1
.names h_u_cla32_and4575_y0 h_u_cla32_or281_h_u_cla32_and4575_y0
1 1
.subckt or_gate _a=h_u_cla32_or281_h_u_cla32_or280_y0 _b=h_u_cla32_or281_h_u_cla32_and4575_y0 _y0=h_u_cla32_or281_y0
.names h_u_cla32_or281_y0 h_u_cla32_or282_h_u_cla32_or281_y0
1 1
.names h_u_cla32_and4610_y0 h_u_cla32_or282_h_u_cla32_and4610_y0
1 1
.subckt or_gate _a=h_u_cla32_or282_h_u_cla32_or281_y0 _b=h_u_cla32_or282_h_u_cla32_and4610_y0 _y0=h_u_cla32_or282_y0
.names h_u_cla32_or282_y0 h_u_cla32_or283_h_u_cla32_or282_y0
1 1
.names h_u_cla32_and4643_y0 h_u_cla32_or283_h_u_cla32_and4643_y0
1 1
.subckt or_gate _a=h_u_cla32_or283_h_u_cla32_or282_y0 _b=h_u_cla32_or283_h_u_cla32_and4643_y0 _y0=h_u_cla32_or283_y0
.names h_u_cla32_or283_y0 h_u_cla32_or284_h_u_cla32_or283_y0
1 1
.names h_u_cla32_and4674_y0 h_u_cla32_or284_h_u_cla32_and4674_y0
1 1
.subckt or_gate _a=h_u_cla32_or284_h_u_cla32_or283_y0 _b=h_u_cla32_or284_h_u_cla32_and4674_y0 _y0=h_u_cla32_or284_y0
.names h_u_cla32_or284_y0 h_u_cla32_or285_h_u_cla32_or284_y0
1 1
.names h_u_cla32_and4703_y0 h_u_cla32_or285_h_u_cla32_and4703_y0
1 1
.subckt or_gate _a=h_u_cla32_or285_h_u_cla32_or284_y0 _b=h_u_cla32_or285_h_u_cla32_and4703_y0 _y0=h_u_cla32_or285_y0
.names h_u_cla32_or285_y0 h_u_cla32_or286_h_u_cla32_or285_y0
1 1
.names h_u_cla32_and4730_y0 h_u_cla32_or286_h_u_cla32_and4730_y0
1 1
.subckt or_gate _a=h_u_cla32_or286_h_u_cla32_or285_y0 _b=h_u_cla32_or286_h_u_cla32_and4730_y0 _y0=h_u_cla32_or286_y0
.names h_u_cla32_or286_y0 h_u_cla32_or287_h_u_cla32_or286_y0
1 1
.names h_u_cla32_and4755_y0 h_u_cla32_or287_h_u_cla32_and4755_y0
1 1
.subckt or_gate _a=h_u_cla32_or287_h_u_cla32_or286_y0 _b=h_u_cla32_or287_h_u_cla32_and4755_y0 _y0=h_u_cla32_or287_y0
.names h_u_cla32_or287_y0 h_u_cla32_or288_h_u_cla32_or287_y0
1 1
.names h_u_cla32_and4778_y0 h_u_cla32_or288_h_u_cla32_and4778_y0
1 1
.subckt or_gate _a=h_u_cla32_or288_h_u_cla32_or287_y0 _b=h_u_cla32_or288_h_u_cla32_and4778_y0 _y0=h_u_cla32_or288_y0
.names h_u_cla32_or288_y0 h_u_cla32_or289_h_u_cla32_or288_y0
1 1
.names h_u_cla32_and4799_y0 h_u_cla32_or289_h_u_cla32_and4799_y0
1 1
.subckt or_gate _a=h_u_cla32_or289_h_u_cla32_or288_y0 _b=h_u_cla32_or289_h_u_cla32_and4799_y0 _y0=h_u_cla32_or289_y0
.names h_u_cla32_or289_y0 h_u_cla32_or290_h_u_cla32_or289_y0
1 1
.names h_u_cla32_and4818_y0 h_u_cla32_or290_h_u_cla32_and4818_y0
1 1
.subckt or_gate _a=h_u_cla32_or290_h_u_cla32_or289_y0 _b=h_u_cla32_or290_h_u_cla32_and4818_y0 _y0=h_u_cla32_or290_y0
.names h_u_cla32_or290_y0 h_u_cla32_or291_h_u_cla32_or290_y0
1 1
.names h_u_cla32_and4835_y0 h_u_cla32_or291_h_u_cla32_and4835_y0
1 1
.subckt or_gate _a=h_u_cla32_or291_h_u_cla32_or290_y0 _b=h_u_cla32_or291_h_u_cla32_and4835_y0 _y0=h_u_cla32_or291_y0
.names h_u_cla32_or291_y0 h_u_cla32_or292_h_u_cla32_or291_y0
1 1
.names h_u_cla32_and4850_y0 h_u_cla32_or292_h_u_cla32_and4850_y0
1 1
.subckt or_gate _a=h_u_cla32_or292_h_u_cla32_or291_y0 _b=h_u_cla32_or292_h_u_cla32_and4850_y0 _y0=h_u_cla32_or292_y0
.names h_u_cla32_or292_y0 h_u_cla32_or293_h_u_cla32_or292_y0
1 1
.names h_u_cla32_and4863_y0 h_u_cla32_or293_h_u_cla32_and4863_y0
1 1
.subckt or_gate _a=h_u_cla32_or293_h_u_cla32_or292_y0 _b=h_u_cla32_or293_h_u_cla32_and4863_y0 _y0=h_u_cla32_or293_y0
.names h_u_cla32_or293_y0 h_u_cla32_or294_h_u_cla32_or293_y0
1 1
.names h_u_cla32_and4874_y0 h_u_cla32_or294_h_u_cla32_and4874_y0
1 1
.subckt or_gate _a=h_u_cla32_or294_h_u_cla32_or293_y0 _b=h_u_cla32_or294_h_u_cla32_and4874_y0 _y0=h_u_cla32_or294_y0
.names h_u_cla32_or294_y0 h_u_cla32_or295_h_u_cla32_or294_y0
1 1
.names h_u_cla32_and4883_y0 h_u_cla32_or295_h_u_cla32_and4883_y0
1 1
.subckt or_gate _a=h_u_cla32_or295_h_u_cla32_or294_y0 _b=h_u_cla32_or295_h_u_cla32_and4883_y0 _y0=h_u_cla32_or295_y0
.names h_u_cla32_or295_y0 h_u_cla32_or296_h_u_cla32_or295_y0
1 1
.names h_u_cla32_and4890_y0 h_u_cla32_or296_h_u_cla32_and4890_y0
1 1
.subckt or_gate _a=h_u_cla32_or296_h_u_cla32_or295_y0 _b=h_u_cla32_or296_h_u_cla32_and4890_y0 _y0=h_u_cla32_or296_y0
.names h_u_cla32_or296_y0 h_u_cla32_or297_h_u_cla32_or296_y0
1 1
.names h_u_cla32_and4895_y0 h_u_cla32_or297_h_u_cla32_and4895_y0
1 1
.subckt or_gate _a=h_u_cla32_or297_h_u_cla32_or296_y0 _b=h_u_cla32_or297_h_u_cla32_and4895_y0 _y0=h_u_cla32_or297_y0
.names h_u_cla32_or297_y0 h_u_cla32_or298_h_u_cla32_or297_y0
1 1
.names h_u_cla32_and4898_y0 h_u_cla32_or298_h_u_cla32_and4898_y0
1 1
.subckt or_gate _a=h_u_cla32_or298_h_u_cla32_or297_y0 _b=h_u_cla32_or298_h_u_cla32_and4898_y0 _y0=h_u_cla32_or298_y0
.names h_u_cla32_pg_logic23_y1 h_u_cla32_or299_h_u_cla32_pg_logic23_y1
1 1
.names h_u_cla32_or298_y0 h_u_cla32_or299_h_u_cla32_or298_y0
1 1
.subckt or_gate _a=h_u_cla32_or299_h_u_cla32_pg_logic23_y1 _b=h_u_cla32_or299_h_u_cla32_or298_y0 _y0=h_u_cla32_or299_y0
.names a_24 h_u_cla32_pg_logic24_a_24
1 1
.names b_24 h_u_cla32_pg_logic24_b_24
1 1
.subckt pg_logic a=h_u_cla32_pg_logic24_a_24 b=h_u_cla32_pg_logic24_b_24 pg_logic_y0=h_u_cla32_pg_logic24_y0 pg_logic_y1=h_u_cla32_pg_logic24_y1 pg_logic_y2=h_u_cla32_pg_logic24_y2
.names h_u_cla32_pg_logic24_y2 h_u_cla32_xor24_h_u_cla32_pg_logic24_y2
1 1
.names h_u_cla32_or299_y0 h_u_cla32_xor24_h_u_cla32_or299_y0
1 1
.subckt xor_gate _a=h_u_cla32_xor24_h_u_cla32_pg_logic24_y2 _b=h_u_cla32_xor24_h_u_cla32_or299_y0 _y0=h_u_cla32_xor24_y0
.names h_u_cla32_pg_logic0_y0 h_u_cla32_and4900_h_u_cla32_pg_logic0_y0
1 1
.names constant_wire_0 h_u_cla32_and4900_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and4900_h_u_cla32_pg_logic0_y0 _b=h_u_cla32_and4900_constant_wire_0 _y0=h_u_cla32_and4900_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and4901_h_u_cla32_pg_logic1_y0
1 1
.names constant_wire_0 h_u_cla32_and4901_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and4901_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and4901_constant_wire_0 _y0=h_u_cla32_and4901_y0
.names h_u_cla32_and4901_y0 h_u_cla32_and4902_h_u_cla32_and4901_y0
1 1
.names h_u_cla32_and4900_y0 h_u_cla32_and4902_h_u_cla32_and4900_y0
1 1
.subckt and_gate _a=h_u_cla32_and4902_h_u_cla32_and4901_y0 _b=h_u_cla32_and4902_h_u_cla32_and4900_y0 _y0=h_u_cla32_and4902_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and4903_h_u_cla32_pg_logic2_y0
1 1
.names constant_wire_0 h_u_cla32_and4903_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and4903_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and4903_constant_wire_0 _y0=h_u_cla32_and4903_y0
.names h_u_cla32_and4903_y0 h_u_cla32_and4904_h_u_cla32_and4903_y0
1 1
.names h_u_cla32_and4902_y0 h_u_cla32_and4904_h_u_cla32_and4902_y0
1 1
.subckt and_gate _a=h_u_cla32_and4904_h_u_cla32_and4903_y0 _b=h_u_cla32_and4904_h_u_cla32_and4902_y0 _y0=h_u_cla32_and4904_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and4905_h_u_cla32_pg_logic3_y0
1 1
.names constant_wire_0 h_u_cla32_and4905_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and4905_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and4905_constant_wire_0 _y0=h_u_cla32_and4905_y0
.names h_u_cla32_and4905_y0 h_u_cla32_and4906_h_u_cla32_and4905_y0
1 1
.names h_u_cla32_and4904_y0 h_u_cla32_and4906_h_u_cla32_and4904_y0
1 1
.subckt and_gate _a=h_u_cla32_and4906_h_u_cla32_and4905_y0 _b=h_u_cla32_and4906_h_u_cla32_and4904_y0 _y0=h_u_cla32_and4906_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and4907_h_u_cla32_pg_logic4_y0
1 1
.names constant_wire_0 h_u_cla32_and4907_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and4907_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and4907_constant_wire_0 _y0=h_u_cla32_and4907_y0
.names h_u_cla32_and4907_y0 h_u_cla32_and4908_h_u_cla32_and4907_y0
1 1
.names h_u_cla32_and4906_y0 h_u_cla32_and4908_h_u_cla32_and4906_y0
1 1
.subckt and_gate _a=h_u_cla32_and4908_h_u_cla32_and4907_y0 _b=h_u_cla32_and4908_h_u_cla32_and4906_y0 _y0=h_u_cla32_and4908_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and4909_h_u_cla32_pg_logic5_y0
1 1
.names constant_wire_0 h_u_cla32_and4909_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and4909_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and4909_constant_wire_0 _y0=h_u_cla32_and4909_y0
.names h_u_cla32_and4909_y0 h_u_cla32_and4910_h_u_cla32_and4909_y0
1 1
.names h_u_cla32_and4908_y0 h_u_cla32_and4910_h_u_cla32_and4908_y0
1 1
.subckt and_gate _a=h_u_cla32_and4910_h_u_cla32_and4909_y0 _b=h_u_cla32_and4910_h_u_cla32_and4908_y0 _y0=h_u_cla32_and4910_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and4911_h_u_cla32_pg_logic6_y0
1 1
.names constant_wire_0 h_u_cla32_and4911_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and4911_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and4911_constant_wire_0 _y0=h_u_cla32_and4911_y0
.names h_u_cla32_and4911_y0 h_u_cla32_and4912_h_u_cla32_and4911_y0
1 1
.names h_u_cla32_and4910_y0 h_u_cla32_and4912_h_u_cla32_and4910_y0
1 1
.subckt and_gate _a=h_u_cla32_and4912_h_u_cla32_and4911_y0 _b=h_u_cla32_and4912_h_u_cla32_and4910_y0 _y0=h_u_cla32_and4912_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and4913_h_u_cla32_pg_logic7_y0
1 1
.names constant_wire_0 h_u_cla32_and4913_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and4913_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and4913_constant_wire_0 _y0=h_u_cla32_and4913_y0
.names h_u_cla32_and4913_y0 h_u_cla32_and4914_h_u_cla32_and4913_y0
1 1
.names h_u_cla32_and4912_y0 h_u_cla32_and4914_h_u_cla32_and4912_y0
1 1
.subckt and_gate _a=h_u_cla32_and4914_h_u_cla32_and4913_y0 _b=h_u_cla32_and4914_h_u_cla32_and4912_y0 _y0=h_u_cla32_and4914_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and4915_h_u_cla32_pg_logic8_y0
1 1
.names constant_wire_0 h_u_cla32_and4915_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and4915_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and4915_constant_wire_0 _y0=h_u_cla32_and4915_y0
.names h_u_cla32_and4915_y0 h_u_cla32_and4916_h_u_cla32_and4915_y0
1 1
.names h_u_cla32_and4914_y0 h_u_cla32_and4916_h_u_cla32_and4914_y0
1 1
.subckt and_gate _a=h_u_cla32_and4916_h_u_cla32_and4915_y0 _b=h_u_cla32_and4916_h_u_cla32_and4914_y0 _y0=h_u_cla32_and4916_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and4917_h_u_cla32_pg_logic9_y0
1 1
.names constant_wire_0 h_u_cla32_and4917_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and4917_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and4917_constant_wire_0 _y0=h_u_cla32_and4917_y0
.names h_u_cla32_and4917_y0 h_u_cla32_and4918_h_u_cla32_and4917_y0
1 1
.names h_u_cla32_and4916_y0 h_u_cla32_and4918_h_u_cla32_and4916_y0
1 1
.subckt and_gate _a=h_u_cla32_and4918_h_u_cla32_and4917_y0 _b=h_u_cla32_and4918_h_u_cla32_and4916_y0 _y0=h_u_cla32_and4918_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and4919_h_u_cla32_pg_logic10_y0
1 1
.names constant_wire_0 h_u_cla32_and4919_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and4919_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and4919_constant_wire_0 _y0=h_u_cla32_and4919_y0
.names h_u_cla32_and4919_y0 h_u_cla32_and4920_h_u_cla32_and4919_y0
1 1
.names h_u_cla32_and4918_y0 h_u_cla32_and4920_h_u_cla32_and4918_y0
1 1
.subckt and_gate _a=h_u_cla32_and4920_h_u_cla32_and4919_y0 _b=h_u_cla32_and4920_h_u_cla32_and4918_y0 _y0=h_u_cla32_and4920_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and4921_h_u_cla32_pg_logic11_y0
1 1
.names constant_wire_0 h_u_cla32_and4921_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and4921_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and4921_constant_wire_0 _y0=h_u_cla32_and4921_y0
.names h_u_cla32_and4921_y0 h_u_cla32_and4922_h_u_cla32_and4921_y0
1 1
.names h_u_cla32_and4920_y0 h_u_cla32_and4922_h_u_cla32_and4920_y0
1 1
.subckt and_gate _a=h_u_cla32_and4922_h_u_cla32_and4921_y0 _b=h_u_cla32_and4922_h_u_cla32_and4920_y0 _y0=h_u_cla32_and4922_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and4923_h_u_cla32_pg_logic12_y0
1 1
.names constant_wire_0 h_u_cla32_and4923_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and4923_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and4923_constant_wire_0 _y0=h_u_cla32_and4923_y0
.names h_u_cla32_and4923_y0 h_u_cla32_and4924_h_u_cla32_and4923_y0
1 1
.names h_u_cla32_and4922_y0 h_u_cla32_and4924_h_u_cla32_and4922_y0
1 1
.subckt and_gate _a=h_u_cla32_and4924_h_u_cla32_and4923_y0 _b=h_u_cla32_and4924_h_u_cla32_and4922_y0 _y0=h_u_cla32_and4924_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and4925_h_u_cla32_pg_logic13_y0
1 1
.names constant_wire_0 h_u_cla32_and4925_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and4925_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and4925_constant_wire_0 _y0=h_u_cla32_and4925_y0
.names h_u_cla32_and4925_y0 h_u_cla32_and4926_h_u_cla32_and4925_y0
1 1
.names h_u_cla32_and4924_y0 h_u_cla32_and4926_h_u_cla32_and4924_y0
1 1
.subckt and_gate _a=h_u_cla32_and4926_h_u_cla32_and4925_y0 _b=h_u_cla32_and4926_h_u_cla32_and4924_y0 _y0=h_u_cla32_and4926_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and4927_h_u_cla32_pg_logic14_y0
1 1
.names constant_wire_0 h_u_cla32_and4927_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and4927_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and4927_constant_wire_0 _y0=h_u_cla32_and4927_y0
.names h_u_cla32_and4927_y0 h_u_cla32_and4928_h_u_cla32_and4927_y0
1 1
.names h_u_cla32_and4926_y0 h_u_cla32_and4928_h_u_cla32_and4926_y0
1 1
.subckt and_gate _a=h_u_cla32_and4928_h_u_cla32_and4927_y0 _b=h_u_cla32_and4928_h_u_cla32_and4926_y0 _y0=h_u_cla32_and4928_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and4929_h_u_cla32_pg_logic15_y0
1 1
.names constant_wire_0 h_u_cla32_and4929_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and4929_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and4929_constant_wire_0 _y0=h_u_cla32_and4929_y0
.names h_u_cla32_and4929_y0 h_u_cla32_and4930_h_u_cla32_and4929_y0
1 1
.names h_u_cla32_and4928_y0 h_u_cla32_and4930_h_u_cla32_and4928_y0
1 1
.subckt and_gate _a=h_u_cla32_and4930_h_u_cla32_and4929_y0 _b=h_u_cla32_and4930_h_u_cla32_and4928_y0 _y0=h_u_cla32_and4930_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and4931_h_u_cla32_pg_logic16_y0
1 1
.names constant_wire_0 h_u_cla32_and4931_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and4931_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and4931_constant_wire_0 _y0=h_u_cla32_and4931_y0
.names h_u_cla32_and4931_y0 h_u_cla32_and4932_h_u_cla32_and4931_y0
1 1
.names h_u_cla32_and4930_y0 h_u_cla32_and4932_h_u_cla32_and4930_y0
1 1
.subckt and_gate _a=h_u_cla32_and4932_h_u_cla32_and4931_y0 _b=h_u_cla32_and4932_h_u_cla32_and4930_y0 _y0=h_u_cla32_and4932_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and4933_h_u_cla32_pg_logic17_y0
1 1
.names constant_wire_0 h_u_cla32_and4933_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and4933_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and4933_constant_wire_0 _y0=h_u_cla32_and4933_y0
.names h_u_cla32_and4933_y0 h_u_cla32_and4934_h_u_cla32_and4933_y0
1 1
.names h_u_cla32_and4932_y0 h_u_cla32_and4934_h_u_cla32_and4932_y0
1 1
.subckt and_gate _a=h_u_cla32_and4934_h_u_cla32_and4933_y0 _b=h_u_cla32_and4934_h_u_cla32_and4932_y0 _y0=h_u_cla32_and4934_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and4935_h_u_cla32_pg_logic18_y0
1 1
.names constant_wire_0 h_u_cla32_and4935_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and4935_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and4935_constant_wire_0 _y0=h_u_cla32_and4935_y0
.names h_u_cla32_and4935_y0 h_u_cla32_and4936_h_u_cla32_and4935_y0
1 1
.names h_u_cla32_and4934_y0 h_u_cla32_and4936_h_u_cla32_and4934_y0
1 1
.subckt and_gate _a=h_u_cla32_and4936_h_u_cla32_and4935_y0 _b=h_u_cla32_and4936_h_u_cla32_and4934_y0 _y0=h_u_cla32_and4936_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and4937_h_u_cla32_pg_logic19_y0
1 1
.names constant_wire_0 h_u_cla32_and4937_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and4937_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and4937_constant_wire_0 _y0=h_u_cla32_and4937_y0
.names h_u_cla32_and4937_y0 h_u_cla32_and4938_h_u_cla32_and4937_y0
1 1
.names h_u_cla32_and4936_y0 h_u_cla32_and4938_h_u_cla32_and4936_y0
1 1
.subckt and_gate _a=h_u_cla32_and4938_h_u_cla32_and4937_y0 _b=h_u_cla32_and4938_h_u_cla32_and4936_y0 _y0=h_u_cla32_and4938_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and4939_h_u_cla32_pg_logic20_y0
1 1
.names constant_wire_0 h_u_cla32_and4939_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and4939_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and4939_constant_wire_0 _y0=h_u_cla32_and4939_y0
.names h_u_cla32_and4939_y0 h_u_cla32_and4940_h_u_cla32_and4939_y0
1 1
.names h_u_cla32_and4938_y0 h_u_cla32_and4940_h_u_cla32_and4938_y0
1 1
.subckt and_gate _a=h_u_cla32_and4940_h_u_cla32_and4939_y0 _b=h_u_cla32_and4940_h_u_cla32_and4938_y0 _y0=h_u_cla32_and4940_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and4941_h_u_cla32_pg_logic21_y0
1 1
.names constant_wire_0 h_u_cla32_and4941_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and4941_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and4941_constant_wire_0 _y0=h_u_cla32_and4941_y0
.names h_u_cla32_and4941_y0 h_u_cla32_and4942_h_u_cla32_and4941_y0
1 1
.names h_u_cla32_and4940_y0 h_u_cla32_and4942_h_u_cla32_and4940_y0
1 1
.subckt and_gate _a=h_u_cla32_and4942_h_u_cla32_and4941_y0 _b=h_u_cla32_and4942_h_u_cla32_and4940_y0 _y0=h_u_cla32_and4942_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and4943_h_u_cla32_pg_logic22_y0
1 1
.names constant_wire_0 h_u_cla32_and4943_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and4943_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and4943_constant_wire_0 _y0=h_u_cla32_and4943_y0
.names h_u_cla32_and4943_y0 h_u_cla32_and4944_h_u_cla32_and4943_y0
1 1
.names h_u_cla32_and4942_y0 h_u_cla32_and4944_h_u_cla32_and4942_y0
1 1
.subckt and_gate _a=h_u_cla32_and4944_h_u_cla32_and4943_y0 _b=h_u_cla32_and4944_h_u_cla32_and4942_y0 _y0=h_u_cla32_and4944_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and4945_h_u_cla32_pg_logic23_y0
1 1
.names constant_wire_0 h_u_cla32_and4945_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and4945_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and4945_constant_wire_0 _y0=h_u_cla32_and4945_y0
.names h_u_cla32_and4945_y0 h_u_cla32_and4946_h_u_cla32_and4945_y0
1 1
.names h_u_cla32_and4944_y0 h_u_cla32_and4946_h_u_cla32_and4944_y0
1 1
.subckt and_gate _a=h_u_cla32_and4946_h_u_cla32_and4945_y0 _b=h_u_cla32_and4946_h_u_cla32_and4944_y0 _y0=h_u_cla32_and4946_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and4947_h_u_cla32_pg_logic24_y0
1 1
.names constant_wire_0 h_u_cla32_and4947_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and4947_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and4947_constant_wire_0 _y0=h_u_cla32_and4947_y0
.names h_u_cla32_and4947_y0 h_u_cla32_and4948_h_u_cla32_and4947_y0
1 1
.names h_u_cla32_and4946_y0 h_u_cla32_and4948_h_u_cla32_and4946_y0
1 1
.subckt and_gate _a=h_u_cla32_and4948_h_u_cla32_and4947_y0 _b=h_u_cla32_and4948_h_u_cla32_and4946_y0 _y0=h_u_cla32_and4948_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and4949_h_u_cla32_pg_logic1_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and4949_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and4949_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and4949_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and4949_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and4950_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and4950_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and4950_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and4950_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and4950_y0
.names h_u_cla32_and4950_y0 h_u_cla32_and4951_h_u_cla32_and4950_y0
1 1
.names h_u_cla32_and4949_y0 h_u_cla32_and4951_h_u_cla32_and4949_y0
1 1
.subckt and_gate _a=h_u_cla32_and4951_h_u_cla32_and4950_y0 _b=h_u_cla32_and4951_h_u_cla32_and4949_y0 _y0=h_u_cla32_and4951_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and4952_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and4952_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and4952_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and4952_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and4952_y0
.names h_u_cla32_and4952_y0 h_u_cla32_and4953_h_u_cla32_and4952_y0
1 1
.names h_u_cla32_and4951_y0 h_u_cla32_and4953_h_u_cla32_and4951_y0
1 1
.subckt and_gate _a=h_u_cla32_and4953_h_u_cla32_and4952_y0 _b=h_u_cla32_and4953_h_u_cla32_and4951_y0 _y0=h_u_cla32_and4953_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and4954_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and4954_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and4954_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and4954_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and4954_y0
.names h_u_cla32_and4954_y0 h_u_cla32_and4955_h_u_cla32_and4954_y0
1 1
.names h_u_cla32_and4953_y0 h_u_cla32_and4955_h_u_cla32_and4953_y0
1 1
.subckt and_gate _a=h_u_cla32_and4955_h_u_cla32_and4954_y0 _b=h_u_cla32_and4955_h_u_cla32_and4953_y0 _y0=h_u_cla32_and4955_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and4956_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and4956_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and4956_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and4956_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and4956_y0
.names h_u_cla32_and4956_y0 h_u_cla32_and4957_h_u_cla32_and4956_y0
1 1
.names h_u_cla32_and4955_y0 h_u_cla32_and4957_h_u_cla32_and4955_y0
1 1
.subckt and_gate _a=h_u_cla32_and4957_h_u_cla32_and4956_y0 _b=h_u_cla32_and4957_h_u_cla32_and4955_y0 _y0=h_u_cla32_and4957_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and4958_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and4958_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and4958_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and4958_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and4958_y0
.names h_u_cla32_and4958_y0 h_u_cla32_and4959_h_u_cla32_and4958_y0
1 1
.names h_u_cla32_and4957_y0 h_u_cla32_and4959_h_u_cla32_and4957_y0
1 1
.subckt and_gate _a=h_u_cla32_and4959_h_u_cla32_and4958_y0 _b=h_u_cla32_and4959_h_u_cla32_and4957_y0 _y0=h_u_cla32_and4959_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and4960_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and4960_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and4960_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and4960_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and4960_y0
.names h_u_cla32_and4960_y0 h_u_cla32_and4961_h_u_cla32_and4960_y0
1 1
.names h_u_cla32_and4959_y0 h_u_cla32_and4961_h_u_cla32_and4959_y0
1 1
.subckt and_gate _a=h_u_cla32_and4961_h_u_cla32_and4960_y0 _b=h_u_cla32_and4961_h_u_cla32_and4959_y0 _y0=h_u_cla32_and4961_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and4962_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and4962_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and4962_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and4962_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and4962_y0
.names h_u_cla32_and4962_y0 h_u_cla32_and4963_h_u_cla32_and4962_y0
1 1
.names h_u_cla32_and4961_y0 h_u_cla32_and4963_h_u_cla32_and4961_y0
1 1
.subckt and_gate _a=h_u_cla32_and4963_h_u_cla32_and4962_y0 _b=h_u_cla32_and4963_h_u_cla32_and4961_y0 _y0=h_u_cla32_and4963_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and4964_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and4964_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and4964_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and4964_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and4964_y0
.names h_u_cla32_and4964_y0 h_u_cla32_and4965_h_u_cla32_and4964_y0
1 1
.names h_u_cla32_and4963_y0 h_u_cla32_and4965_h_u_cla32_and4963_y0
1 1
.subckt and_gate _a=h_u_cla32_and4965_h_u_cla32_and4964_y0 _b=h_u_cla32_and4965_h_u_cla32_and4963_y0 _y0=h_u_cla32_and4965_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and4966_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and4966_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and4966_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and4966_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and4966_y0
.names h_u_cla32_and4966_y0 h_u_cla32_and4967_h_u_cla32_and4966_y0
1 1
.names h_u_cla32_and4965_y0 h_u_cla32_and4967_h_u_cla32_and4965_y0
1 1
.subckt and_gate _a=h_u_cla32_and4967_h_u_cla32_and4966_y0 _b=h_u_cla32_and4967_h_u_cla32_and4965_y0 _y0=h_u_cla32_and4967_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and4968_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and4968_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and4968_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and4968_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and4968_y0
.names h_u_cla32_and4968_y0 h_u_cla32_and4969_h_u_cla32_and4968_y0
1 1
.names h_u_cla32_and4967_y0 h_u_cla32_and4969_h_u_cla32_and4967_y0
1 1
.subckt and_gate _a=h_u_cla32_and4969_h_u_cla32_and4968_y0 _b=h_u_cla32_and4969_h_u_cla32_and4967_y0 _y0=h_u_cla32_and4969_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and4970_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and4970_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and4970_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and4970_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and4970_y0
.names h_u_cla32_and4970_y0 h_u_cla32_and4971_h_u_cla32_and4970_y0
1 1
.names h_u_cla32_and4969_y0 h_u_cla32_and4971_h_u_cla32_and4969_y0
1 1
.subckt and_gate _a=h_u_cla32_and4971_h_u_cla32_and4970_y0 _b=h_u_cla32_and4971_h_u_cla32_and4969_y0 _y0=h_u_cla32_and4971_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and4972_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and4972_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and4972_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and4972_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and4972_y0
.names h_u_cla32_and4972_y0 h_u_cla32_and4973_h_u_cla32_and4972_y0
1 1
.names h_u_cla32_and4971_y0 h_u_cla32_and4973_h_u_cla32_and4971_y0
1 1
.subckt and_gate _a=h_u_cla32_and4973_h_u_cla32_and4972_y0 _b=h_u_cla32_and4973_h_u_cla32_and4971_y0 _y0=h_u_cla32_and4973_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and4974_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and4974_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and4974_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and4974_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and4974_y0
.names h_u_cla32_and4974_y0 h_u_cla32_and4975_h_u_cla32_and4974_y0
1 1
.names h_u_cla32_and4973_y0 h_u_cla32_and4975_h_u_cla32_and4973_y0
1 1
.subckt and_gate _a=h_u_cla32_and4975_h_u_cla32_and4974_y0 _b=h_u_cla32_and4975_h_u_cla32_and4973_y0 _y0=h_u_cla32_and4975_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and4976_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and4976_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and4976_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and4976_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and4976_y0
.names h_u_cla32_and4976_y0 h_u_cla32_and4977_h_u_cla32_and4976_y0
1 1
.names h_u_cla32_and4975_y0 h_u_cla32_and4977_h_u_cla32_and4975_y0
1 1
.subckt and_gate _a=h_u_cla32_and4977_h_u_cla32_and4976_y0 _b=h_u_cla32_and4977_h_u_cla32_and4975_y0 _y0=h_u_cla32_and4977_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and4978_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and4978_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and4978_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and4978_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and4978_y0
.names h_u_cla32_and4978_y0 h_u_cla32_and4979_h_u_cla32_and4978_y0
1 1
.names h_u_cla32_and4977_y0 h_u_cla32_and4979_h_u_cla32_and4977_y0
1 1
.subckt and_gate _a=h_u_cla32_and4979_h_u_cla32_and4978_y0 _b=h_u_cla32_and4979_h_u_cla32_and4977_y0 _y0=h_u_cla32_and4979_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and4980_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and4980_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and4980_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and4980_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and4980_y0
.names h_u_cla32_and4980_y0 h_u_cla32_and4981_h_u_cla32_and4980_y0
1 1
.names h_u_cla32_and4979_y0 h_u_cla32_and4981_h_u_cla32_and4979_y0
1 1
.subckt and_gate _a=h_u_cla32_and4981_h_u_cla32_and4980_y0 _b=h_u_cla32_and4981_h_u_cla32_and4979_y0 _y0=h_u_cla32_and4981_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and4982_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and4982_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and4982_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and4982_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and4982_y0
.names h_u_cla32_and4982_y0 h_u_cla32_and4983_h_u_cla32_and4982_y0
1 1
.names h_u_cla32_and4981_y0 h_u_cla32_and4983_h_u_cla32_and4981_y0
1 1
.subckt and_gate _a=h_u_cla32_and4983_h_u_cla32_and4982_y0 _b=h_u_cla32_and4983_h_u_cla32_and4981_y0 _y0=h_u_cla32_and4983_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and4984_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and4984_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and4984_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and4984_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and4984_y0
.names h_u_cla32_and4984_y0 h_u_cla32_and4985_h_u_cla32_and4984_y0
1 1
.names h_u_cla32_and4983_y0 h_u_cla32_and4985_h_u_cla32_and4983_y0
1 1
.subckt and_gate _a=h_u_cla32_and4985_h_u_cla32_and4984_y0 _b=h_u_cla32_and4985_h_u_cla32_and4983_y0 _y0=h_u_cla32_and4985_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and4986_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and4986_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and4986_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and4986_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and4986_y0
.names h_u_cla32_and4986_y0 h_u_cla32_and4987_h_u_cla32_and4986_y0
1 1
.names h_u_cla32_and4985_y0 h_u_cla32_and4987_h_u_cla32_and4985_y0
1 1
.subckt and_gate _a=h_u_cla32_and4987_h_u_cla32_and4986_y0 _b=h_u_cla32_and4987_h_u_cla32_and4985_y0 _y0=h_u_cla32_and4987_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and4988_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and4988_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and4988_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and4988_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and4988_y0
.names h_u_cla32_and4988_y0 h_u_cla32_and4989_h_u_cla32_and4988_y0
1 1
.names h_u_cla32_and4987_y0 h_u_cla32_and4989_h_u_cla32_and4987_y0
1 1
.subckt and_gate _a=h_u_cla32_and4989_h_u_cla32_and4988_y0 _b=h_u_cla32_and4989_h_u_cla32_and4987_y0 _y0=h_u_cla32_and4989_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and4990_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and4990_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and4990_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and4990_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and4990_y0
.names h_u_cla32_and4990_y0 h_u_cla32_and4991_h_u_cla32_and4990_y0
1 1
.names h_u_cla32_and4989_y0 h_u_cla32_and4991_h_u_cla32_and4989_y0
1 1
.subckt and_gate _a=h_u_cla32_and4991_h_u_cla32_and4990_y0 _b=h_u_cla32_and4991_h_u_cla32_and4989_y0 _y0=h_u_cla32_and4991_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and4992_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and4992_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and4992_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and4992_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and4992_y0
.names h_u_cla32_and4992_y0 h_u_cla32_and4993_h_u_cla32_and4992_y0
1 1
.names h_u_cla32_and4991_y0 h_u_cla32_and4993_h_u_cla32_and4991_y0
1 1
.subckt and_gate _a=h_u_cla32_and4993_h_u_cla32_and4992_y0 _b=h_u_cla32_and4993_h_u_cla32_and4991_y0 _y0=h_u_cla32_and4993_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and4994_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and4994_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and4994_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and4994_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and4994_y0
.names h_u_cla32_and4994_y0 h_u_cla32_and4995_h_u_cla32_and4994_y0
1 1
.names h_u_cla32_and4993_y0 h_u_cla32_and4995_h_u_cla32_and4993_y0
1 1
.subckt and_gate _a=h_u_cla32_and4995_h_u_cla32_and4994_y0 _b=h_u_cla32_and4995_h_u_cla32_and4993_y0 _y0=h_u_cla32_and4995_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and4996_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and4996_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and4996_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and4996_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and4996_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and4997_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and4997_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and4997_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and4997_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and4997_y0
.names h_u_cla32_and4997_y0 h_u_cla32_and4998_h_u_cla32_and4997_y0
1 1
.names h_u_cla32_and4996_y0 h_u_cla32_and4998_h_u_cla32_and4996_y0
1 1
.subckt and_gate _a=h_u_cla32_and4998_h_u_cla32_and4997_y0 _b=h_u_cla32_and4998_h_u_cla32_and4996_y0 _y0=h_u_cla32_and4998_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and4999_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and4999_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and4999_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and4999_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and4999_y0
.names h_u_cla32_and4999_y0 h_u_cla32_and5000_h_u_cla32_and4999_y0
1 1
.names h_u_cla32_and4998_y0 h_u_cla32_and5000_h_u_cla32_and4998_y0
1 1
.subckt and_gate _a=h_u_cla32_and5000_h_u_cla32_and4999_y0 _b=h_u_cla32_and5000_h_u_cla32_and4998_y0 _y0=h_u_cla32_and5000_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and5001_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and5001_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and5001_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and5001_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and5001_y0
.names h_u_cla32_and5001_y0 h_u_cla32_and5002_h_u_cla32_and5001_y0
1 1
.names h_u_cla32_and5000_y0 h_u_cla32_and5002_h_u_cla32_and5000_y0
1 1
.subckt and_gate _a=h_u_cla32_and5002_h_u_cla32_and5001_y0 _b=h_u_cla32_and5002_h_u_cla32_and5000_y0 _y0=h_u_cla32_and5002_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and5003_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and5003_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and5003_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and5003_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and5003_y0
.names h_u_cla32_and5003_y0 h_u_cla32_and5004_h_u_cla32_and5003_y0
1 1
.names h_u_cla32_and5002_y0 h_u_cla32_and5004_h_u_cla32_and5002_y0
1 1
.subckt and_gate _a=h_u_cla32_and5004_h_u_cla32_and5003_y0 _b=h_u_cla32_and5004_h_u_cla32_and5002_y0 _y0=h_u_cla32_and5004_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and5005_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and5005_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and5005_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and5005_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and5005_y0
.names h_u_cla32_and5005_y0 h_u_cla32_and5006_h_u_cla32_and5005_y0
1 1
.names h_u_cla32_and5004_y0 h_u_cla32_and5006_h_u_cla32_and5004_y0
1 1
.subckt and_gate _a=h_u_cla32_and5006_h_u_cla32_and5005_y0 _b=h_u_cla32_and5006_h_u_cla32_and5004_y0 _y0=h_u_cla32_and5006_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and5007_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and5007_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and5007_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and5007_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and5007_y0
.names h_u_cla32_and5007_y0 h_u_cla32_and5008_h_u_cla32_and5007_y0
1 1
.names h_u_cla32_and5006_y0 h_u_cla32_and5008_h_u_cla32_and5006_y0
1 1
.subckt and_gate _a=h_u_cla32_and5008_h_u_cla32_and5007_y0 _b=h_u_cla32_and5008_h_u_cla32_and5006_y0 _y0=h_u_cla32_and5008_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and5009_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and5009_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and5009_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and5009_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and5009_y0
.names h_u_cla32_and5009_y0 h_u_cla32_and5010_h_u_cla32_and5009_y0
1 1
.names h_u_cla32_and5008_y0 h_u_cla32_and5010_h_u_cla32_and5008_y0
1 1
.subckt and_gate _a=h_u_cla32_and5010_h_u_cla32_and5009_y0 _b=h_u_cla32_and5010_h_u_cla32_and5008_y0 _y0=h_u_cla32_and5010_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and5011_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and5011_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and5011_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and5011_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and5011_y0
.names h_u_cla32_and5011_y0 h_u_cla32_and5012_h_u_cla32_and5011_y0
1 1
.names h_u_cla32_and5010_y0 h_u_cla32_and5012_h_u_cla32_and5010_y0
1 1
.subckt and_gate _a=h_u_cla32_and5012_h_u_cla32_and5011_y0 _b=h_u_cla32_and5012_h_u_cla32_and5010_y0 _y0=h_u_cla32_and5012_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and5013_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and5013_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and5013_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and5013_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and5013_y0
.names h_u_cla32_and5013_y0 h_u_cla32_and5014_h_u_cla32_and5013_y0
1 1
.names h_u_cla32_and5012_y0 h_u_cla32_and5014_h_u_cla32_and5012_y0
1 1
.subckt and_gate _a=h_u_cla32_and5014_h_u_cla32_and5013_y0 _b=h_u_cla32_and5014_h_u_cla32_and5012_y0 _y0=h_u_cla32_and5014_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and5015_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and5015_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and5015_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and5015_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and5015_y0
.names h_u_cla32_and5015_y0 h_u_cla32_and5016_h_u_cla32_and5015_y0
1 1
.names h_u_cla32_and5014_y0 h_u_cla32_and5016_h_u_cla32_and5014_y0
1 1
.subckt and_gate _a=h_u_cla32_and5016_h_u_cla32_and5015_y0 _b=h_u_cla32_and5016_h_u_cla32_and5014_y0 _y0=h_u_cla32_and5016_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and5017_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and5017_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and5017_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and5017_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and5017_y0
.names h_u_cla32_and5017_y0 h_u_cla32_and5018_h_u_cla32_and5017_y0
1 1
.names h_u_cla32_and5016_y0 h_u_cla32_and5018_h_u_cla32_and5016_y0
1 1
.subckt and_gate _a=h_u_cla32_and5018_h_u_cla32_and5017_y0 _b=h_u_cla32_and5018_h_u_cla32_and5016_y0 _y0=h_u_cla32_and5018_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and5019_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and5019_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and5019_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and5019_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and5019_y0
.names h_u_cla32_and5019_y0 h_u_cla32_and5020_h_u_cla32_and5019_y0
1 1
.names h_u_cla32_and5018_y0 h_u_cla32_and5020_h_u_cla32_and5018_y0
1 1
.subckt and_gate _a=h_u_cla32_and5020_h_u_cla32_and5019_y0 _b=h_u_cla32_and5020_h_u_cla32_and5018_y0 _y0=h_u_cla32_and5020_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and5021_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and5021_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and5021_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and5021_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and5021_y0
.names h_u_cla32_and5021_y0 h_u_cla32_and5022_h_u_cla32_and5021_y0
1 1
.names h_u_cla32_and5020_y0 h_u_cla32_and5022_h_u_cla32_and5020_y0
1 1
.subckt and_gate _a=h_u_cla32_and5022_h_u_cla32_and5021_y0 _b=h_u_cla32_and5022_h_u_cla32_and5020_y0 _y0=h_u_cla32_and5022_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and5023_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and5023_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and5023_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and5023_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and5023_y0
.names h_u_cla32_and5023_y0 h_u_cla32_and5024_h_u_cla32_and5023_y0
1 1
.names h_u_cla32_and5022_y0 h_u_cla32_and5024_h_u_cla32_and5022_y0
1 1
.subckt and_gate _a=h_u_cla32_and5024_h_u_cla32_and5023_y0 _b=h_u_cla32_and5024_h_u_cla32_and5022_y0 _y0=h_u_cla32_and5024_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and5025_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and5025_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and5025_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and5025_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and5025_y0
.names h_u_cla32_and5025_y0 h_u_cla32_and5026_h_u_cla32_and5025_y0
1 1
.names h_u_cla32_and5024_y0 h_u_cla32_and5026_h_u_cla32_and5024_y0
1 1
.subckt and_gate _a=h_u_cla32_and5026_h_u_cla32_and5025_y0 _b=h_u_cla32_and5026_h_u_cla32_and5024_y0 _y0=h_u_cla32_and5026_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and5027_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and5027_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and5027_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and5027_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and5027_y0
.names h_u_cla32_and5027_y0 h_u_cla32_and5028_h_u_cla32_and5027_y0
1 1
.names h_u_cla32_and5026_y0 h_u_cla32_and5028_h_u_cla32_and5026_y0
1 1
.subckt and_gate _a=h_u_cla32_and5028_h_u_cla32_and5027_y0 _b=h_u_cla32_and5028_h_u_cla32_and5026_y0 _y0=h_u_cla32_and5028_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and5029_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and5029_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and5029_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and5029_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and5029_y0
.names h_u_cla32_and5029_y0 h_u_cla32_and5030_h_u_cla32_and5029_y0
1 1
.names h_u_cla32_and5028_y0 h_u_cla32_and5030_h_u_cla32_and5028_y0
1 1
.subckt and_gate _a=h_u_cla32_and5030_h_u_cla32_and5029_y0 _b=h_u_cla32_and5030_h_u_cla32_and5028_y0 _y0=h_u_cla32_and5030_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and5031_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and5031_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and5031_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and5031_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and5031_y0
.names h_u_cla32_and5031_y0 h_u_cla32_and5032_h_u_cla32_and5031_y0
1 1
.names h_u_cla32_and5030_y0 h_u_cla32_and5032_h_u_cla32_and5030_y0
1 1
.subckt and_gate _a=h_u_cla32_and5032_h_u_cla32_and5031_y0 _b=h_u_cla32_and5032_h_u_cla32_and5030_y0 _y0=h_u_cla32_and5032_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and5033_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and5033_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and5033_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and5033_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and5033_y0
.names h_u_cla32_and5033_y0 h_u_cla32_and5034_h_u_cla32_and5033_y0
1 1
.names h_u_cla32_and5032_y0 h_u_cla32_and5034_h_u_cla32_and5032_y0
1 1
.subckt and_gate _a=h_u_cla32_and5034_h_u_cla32_and5033_y0 _b=h_u_cla32_and5034_h_u_cla32_and5032_y0 _y0=h_u_cla32_and5034_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and5035_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and5035_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and5035_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and5035_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and5035_y0
.names h_u_cla32_and5035_y0 h_u_cla32_and5036_h_u_cla32_and5035_y0
1 1
.names h_u_cla32_and5034_y0 h_u_cla32_and5036_h_u_cla32_and5034_y0
1 1
.subckt and_gate _a=h_u_cla32_and5036_h_u_cla32_and5035_y0 _b=h_u_cla32_and5036_h_u_cla32_and5034_y0 _y0=h_u_cla32_and5036_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and5037_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and5037_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and5037_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and5037_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and5037_y0
.names h_u_cla32_and5037_y0 h_u_cla32_and5038_h_u_cla32_and5037_y0
1 1
.names h_u_cla32_and5036_y0 h_u_cla32_and5038_h_u_cla32_and5036_y0
1 1
.subckt and_gate _a=h_u_cla32_and5038_h_u_cla32_and5037_y0 _b=h_u_cla32_and5038_h_u_cla32_and5036_y0 _y0=h_u_cla32_and5038_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and5039_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and5039_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and5039_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and5039_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and5039_y0
.names h_u_cla32_and5039_y0 h_u_cla32_and5040_h_u_cla32_and5039_y0
1 1
.names h_u_cla32_and5038_y0 h_u_cla32_and5040_h_u_cla32_and5038_y0
1 1
.subckt and_gate _a=h_u_cla32_and5040_h_u_cla32_and5039_y0 _b=h_u_cla32_and5040_h_u_cla32_and5038_y0 _y0=h_u_cla32_and5040_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and5041_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and5041_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and5041_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and5041_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and5041_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and5042_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and5042_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and5042_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and5042_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and5042_y0
.names h_u_cla32_and5042_y0 h_u_cla32_and5043_h_u_cla32_and5042_y0
1 1
.names h_u_cla32_and5041_y0 h_u_cla32_and5043_h_u_cla32_and5041_y0
1 1
.subckt and_gate _a=h_u_cla32_and5043_h_u_cla32_and5042_y0 _b=h_u_cla32_and5043_h_u_cla32_and5041_y0 _y0=h_u_cla32_and5043_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and5044_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and5044_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and5044_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and5044_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and5044_y0
.names h_u_cla32_and5044_y0 h_u_cla32_and5045_h_u_cla32_and5044_y0
1 1
.names h_u_cla32_and5043_y0 h_u_cla32_and5045_h_u_cla32_and5043_y0
1 1
.subckt and_gate _a=h_u_cla32_and5045_h_u_cla32_and5044_y0 _b=h_u_cla32_and5045_h_u_cla32_and5043_y0 _y0=h_u_cla32_and5045_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and5046_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and5046_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and5046_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and5046_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and5046_y0
.names h_u_cla32_and5046_y0 h_u_cla32_and5047_h_u_cla32_and5046_y0
1 1
.names h_u_cla32_and5045_y0 h_u_cla32_and5047_h_u_cla32_and5045_y0
1 1
.subckt and_gate _a=h_u_cla32_and5047_h_u_cla32_and5046_y0 _b=h_u_cla32_and5047_h_u_cla32_and5045_y0 _y0=h_u_cla32_and5047_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and5048_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and5048_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and5048_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and5048_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and5048_y0
.names h_u_cla32_and5048_y0 h_u_cla32_and5049_h_u_cla32_and5048_y0
1 1
.names h_u_cla32_and5047_y0 h_u_cla32_and5049_h_u_cla32_and5047_y0
1 1
.subckt and_gate _a=h_u_cla32_and5049_h_u_cla32_and5048_y0 _b=h_u_cla32_and5049_h_u_cla32_and5047_y0 _y0=h_u_cla32_and5049_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and5050_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and5050_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and5050_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and5050_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and5050_y0
.names h_u_cla32_and5050_y0 h_u_cla32_and5051_h_u_cla32_and5050_y0
1 1
.names h_u_cla32_and5049_y0 h_u_cla32_and5051_h_u_cla32_and5049_y0
1 1
.subckt and_gate _a=h_u_cla32_and5051_h_u_cla32_and5050_y0 _b=h_u_cla32_and5051_h_u_cla32_and5049_y0 _y0=h_u_cla32_and5051_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and5052_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and5052_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and5052_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and5052_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and5052_y0
.names h_u_cla32_and5052_y0 h_u_cla32_and5053_h_u_cla32_and5052_y0
1 1
.names h_u_cla32_and5051_y0 h_u_cla32_and5053_h_u_cla32_and5051_y0
1 1
.subckt and_gate _a=h_u_cla32_and5053_h_u_cla32_and5052_y0 _b=h_u_cla32_and5053_h_u_cla32_and5051_y0 _y0=h_u_cla32_and5053_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and5054_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and5054_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and5054_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and5054_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and5054_y0
.names h_u_cla32_and5054_y0 h_u_cla32_and5055_h_u_cla32_and5054_y0
1 1
.names h_u_cla32_and5053_y0 h_u_cla32_and5055_h_u_cla32_and5053_y0
1 1
.subckt and_gate _a=h_u_cla32_and5055_h_u_cla32_and5054_y0 _b=h_u_cla32_and5055_h_u_cla32_and5053_y0 _y0=h_u_cla32_and5055_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and5056_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and5056_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and5056_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and5056_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and5056_y0
.names h_u_cla32_and5056_y0 h_u_cla32_and5057_h_u_cla32_and5056_y0
1 1
.names h_u_cla32_and5055_y0 h_u_cla32_and5057_h_u_cla32_and5055_y0
1 1
.subckt and_gate _a=h_u_cla32_and5057_h_u_cla32_and5056_y0 _b=h_u_cla32_and5057_h_u_cla32_and5055_y0 _y0=h_u_cla32_and5057_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and5058_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and5058_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and5058_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and5058_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and5058_y0
.names h_u_cla32_and5058_y0 h_u_cla32_and5059_h_u_cla32_and5058_y0
1 1
.names h_u_cla32_and5057_y0 h_u_cla32_and5059_h_u_cla32_and5057_y0
1 1
.subckt and_gate _a=h_u_cla32_and5059_h_u_cla32_and5058_y0 _b=h_u_cla32_and5059_h_u_cla32_and5057_y0 _y0=h_u_cla32_and5059_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and5060_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and5060_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and5060_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and5060_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and5060_y0
.names h_u_cla32_and5060_y0 h_u_cla32_and5061_h_u_cla32_and5060_y0
1 1
.names h_u_cla32_and5059_y0 h_u_cla32_and5061_h_u_cla32_and5059_y0
1 1
.subckt and_gate _a=h_u_cla32_and5061_h_u_cla32_and5060_y0 _b=h_u_cla32_and5061_h_u_cla32_and5059_y0 _y0=h_u_cla32_and5061_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and5062_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and5062_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and5062_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and5062_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and5062_y0
.names h_u_cla32_and5062_y0 h_u_cla32_and5063_h_u_cla32_and5062_y0
1 1
.names h_u_cla32_and5061_y0 h_u_cla32_and5063_h_u_cla32_and5061_y0
1 1
.subckt and_gate _a=h_u_cla32_and5063_h_u_cla32_and5062_y0 _b=h_u_cla32_and5063_h_u_cla32_and5061_y0 _y0=h_u_cla32_and5063_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and5064_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and5064_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and5064_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and5064_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and5064_y0
.names h_u_cla32_and5064_y0 h_u_cla32_and5065_h_u_cla32_and5064_y0
1 1
.names h_u_cla32_and5063_y0 h_u_cla32_and5065_h_u_cla32_and5063_y0
1 1
.subckt and_gate _a=h_u_cla32_and5065_h_u_cla32_and5064_y0 _b=h_u_cla32_and5065_h_u_cla32_and5063_y0 _y0=h_u_cla32_and5065_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and5066_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and5066_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and5066_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and5066_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and5066_y0
.names h_u_cla32_and5066_y0 h_u_cla32_and5067_h_u_cla32_and5066_y0
1 1
.names h_u_cla32_and5065_y0 h_u_cla32_and5067_h_u_cla32_and5065_y0
1 1
.subckt and_gate _a=h_u_cla32_and5067_h_u_cla32_and5066_y0 _b=h_u_cla32_and5067_h_u_cla32_and5065_y0 _y0=h_u_cla32_and5067_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and5068_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and5068_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and5068_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and5068_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and5068_y0
.names h_u_cla32_and5068_y0 h_u_cla32_and5069_h_u_cla32_and5068_y0
1 1
.names h_u_cla32_and5067_y0 h_u_cla32_and5069_h_u_cla32_and5067_y0
1 1
.subckt and_gate _a=h_u_cla32_and5069_h_u_cla32_and5068_y0 _b=h_u_cla32_and5069_h_u_cla32_and5067_y0 _y0=h_u_cla32_and5069_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and5070_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and5070_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and5070_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and5070_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and5070_y0
.names h_u_cla32_and5070_y0 h_u_cla32_and5071_h_u_cla32_and5070_y0
1 1
.names h_u_cla32_and5069_y0 h_u_cla32_and5071_h_u_cla32_and5069_y0
1 1
.subckt and_gate _a=h_u_cla32_and5071_h_u_cla32_and5070_y0 _b=h_u_cla32_and5071_h_u_cla32_and5069_y0 _y0=h_u_cla32_and5071_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and5072_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and5072_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and5072_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and5072_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and5072_y0
.names h_u_cla32_and5072_y0 h_u_cla32_and5073_h_u_cla32_and5072_y0
1 1
.names h_u_cla32_and5071_y0 h_u_cla32_and5073_h_u_cla32_and5071_y0
1 1
.subckt and_gate _a=h_u_cla32_and5073_h_u_cla32_and5072_y0 _b=h_u_cla32_and5073_h_u_cla32_and5071_y0 _y0=h_u_cla32_and5073_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and5074_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and5074_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and5074_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and5074_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and5074_y0
.names h_u_cla32_and5074_y0 h_u_cla32_and5075_h_u_cla32_and5074_y0
1 1
.names h_u_cla32_and5073_y0 h_u_cla32_and5075_h_u_cla32_and5073_y0
1 1
.subckt and_gate _a=h_u_cla32_and5075_h_u_cla32_and5074_y0 _b=h_u_cla32_and5075_h_u_cla32_and5073_y0 _y0=h_u_cla32_and5075_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and5076_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and5076_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and5076_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and5076_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and5076_y0
.names h_u_cla32_and5076_y0 h_u_cla32_and5077_h_u_cla32_and5076_y0
1 1
.names h_u_cla32_and5075_y0 h_u_cla32_and5077_h_u_cla32_and5075_y0
1 1
.subckt and_gate _a=h_u_cla32_and5077_h_u_cla32_and5076_y0 _b=h_u_cla32_and5077_h_u_cla32_and5075_y0 _y0=h_u_cla32_and5077_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and5078_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and5078_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and5078_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and5078_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and5078_y0
.names h_u_cla32_and5078_y0 h_u_cla32_and5079_h_u_cla32_and5078_y0
1 1
.names h_u_cla32_and5077_y0 h_u_cla32_and5079_h_u_cla32_and5077_y0
1 1
.subckt and_gate _a=h_u_cla32_and5079_h_u_cla32_and5078_y0 _b=h_u_cla32_and5079_h_u_cla32_and5077_y0 _y0=h_u_cla32_and5079_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and5080_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and5080_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and5080_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and5080_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and5080_y0
.names h_u_cla32_and5080_y0 h_u_cla32_and5081_h_u_cla32_and5080_y0
1 1
.names h_u_cla32_and5079_y0 h_u_cla32_and5081_h_u_cla32_and5079_y0
1 1
.subckt and_gate _a=h_u_cla32_and5081_h_u_cla32_and5080_y0 _b=h_u_cla32_and5081_h_u_cla32_and5079_y0 _y0=h_u_cla32_and5081_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and5082_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and5082_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and5082_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and5082_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and5082_y0
.names h_u_cla32_and5082_y0 h_u_cla32_and5083_h_u_cla32_and5082_y0
1 1
.names h_u_cla32_and5081_y0 h_u_cla32_and5083_h_u_cla32_and5081_y0
1 1
.subckt and_gate _a=h_u_cla32_and5083_h_u_cla32_and5082_y0 _b=h_u_cla32_and5083_h_u_cla32_and5081_y0 _y0=h_u_cla32_and5083_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and5084_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and5084_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and5084_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and5084_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and5084_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and5085_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and5085_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and5085_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and5085_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and5085_y0
.names h_u_cla32_and5085_y0 h_u_cla32_and5086_h_u_cla32_and5085_y0
1 1
.names h_u_cla32_and5084_y0 h_u_cla32_and5086_h_u_cla32_and5084_y0
1 1
.subckt and_gate _a=h_u_cla32_and5086_h_u_cla32_and5085_y0 _b=h_u_cla32_and5086_h_u_cla32_and5084_y0 _y0=h_u_cla32_and5086_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and5087_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and5087_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and5087_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and5087_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and5087_y0
.names h_u_cla32_and5087_y0 h_u_cla32_and5088_h_u_cla32_and5087_y0
1 1
.names h_u_cla32_and5086_y0 h_u_cla32_and5088_h_u_cla32_and5086_y0
1 1
.subckt and_gate _a=h_u_cla32_and5088_h_u_cla32_and5087_y0 _b=h_u_cla32_and5088_h_u_cla32_and5086_y0 _y0=h_u_cla32_and5088_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and5089_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and5089_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and5089_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and5089_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and5089_y0
.names h_u_cla32_and5089_y0 h_u_cla32_and5090_h_u_cla32_and5089_y0
1 1
.names h_u_cla32_and5088_y0 h_u_cla32_and5090_h_u_cla32_and5088_y0
1 1
.subckt and_gate _a=h_u_cla32_and5090_h_u_cla32_and5089_y0 _b=h_u_cla32_and5090_h_u_cla32_and5088_y0 _y0=h_u_cla32_and5090_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and5091_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and5091_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and5091_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and5091_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and5091_y0
.names h_u_cla32_and5091_y0 h_u_cla32_and5092_h_u_cla32_and5091_y0
1 1
.names h_u_cla32_and5090_y0 h_u_cla32_and5092_h_u_cla32_and5090_y0
1 1
.subckt and_gate _a=h_u_cla32_and5092_h_u_cla32_and5091_y0 _b=h_u_cla32_and5092_h_u_cla32_and5090_y0 _y0=h_u_cla32_and5092_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and5093_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and5093_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and5093_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and5093_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and5093_y0
.names h_u_cla32_and5093_y0 h_u_cla32_and5094_h_u_cla32_and5093_y0
1 1
.names h_u_cla32_and5092_y0 h_u_cla32_and5094_h_u_cla32_and5092_y0
1 1
.subckt and_gate _a=h_u_cla32_and5094_h_u_cla32_and5093_y0 _b=h_u_cla32_and5094_h_u_cla32_and5092_y0 _y0=h_u_cla32_and5094_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and5095_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and5095_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and5095_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and5095_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and5095_y0
.names h_u_cla32_and5095_y0 h_u_cla32_and5096_h_u_cla32_and5095_y0
1 1
.names h_u_cla32_and5094_y0 h_u_cla32_and5096_h_u_cla32_and5094_y0
1 1
.subckt and_gate _a=h_u_cla32_and5096_h_u_cla32_and5095_y0 _b=h_u_cla32_and5096_h_u_cla32_and5094_y0 _y0=h_u_cla32_and5096_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and5097_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and5097_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and5097_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and5097_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and5097_y0
.names h_u_cla32_and5097_y0 h_u_cla32_and5098_h_u_cla32_and5097_y0
1 1
.names h_u_cla32_and5096_y0 h_u_cla32_and5098_h_u_cla32_and5096_y0
1 1
.subckt and_gate _a=h_u_cla32_and5098_h_u_cla32_and5097_y0 _b=h_u_cla32_and5098_h_u_cla32_and5096_y0 _y0=h_u_cla32_and5098_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and5099_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and5099_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and5099_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and5099_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and5099_y0
.names h_u_cla32_and5099_y0 h_u_cla32_and5100_h_u_cla32_and5099_y0
1 1
.names h_u_cla32_and5098_y0 h_u_cla32_and5100_h_u_cla32_and5098_y0
1 1
.subckt and_gate _a=h_u_cla32_and5100_h_u_cla32_and5099_y0 _b=h_u_cla32_and5100_h_u_cla32_and5098_y0 _y0=h_u_cla32_and5100_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and5101_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and5101_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and5101_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and5101_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and5101_y0
.names h_u_cla32_and5101_y0 h_u_cla32_and5102_h_u_cla32_and5101_y0
1 1
.names h_u_cla32_and5100_y0 h_u_cla32_and5102_h_u_cla32_and5100_y0
1 1
.subckt and_gate _a=h_u_cla32_and5102_h_u_cla32_and5101_y0 _b=h_u_cla32_and5102_h_u_cla32_and5100_y0 _y0=h_u_cla32_and5102_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and5103_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and5103_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and5103_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and5103_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and5103_y0
.names h_u_cla32_and5103_y0 h_u_cla32_and5104_h_u_cla32_and5103_y0
1 1
.names h_u_cla32_and5102_y0 h_u_cla32_and5104_h_u_cla32_and5102_y0
1 1
.subckt and_gate _a=h_u_cla32_and5104_h_u_cla32_and5103_y0 _b=h_u_cla32_and5104_h_u_cla32_and5102_y0 _y0=h_u_cla32_and5104_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and5105_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and5105_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and5105_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and5105_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and5105_y0
.names h_u_cla32_and5105_y0 h_u_cla32_and5106_h_u_cla32_and5105_y0
1 1
.names h_u_cla32_and5104_y0 h_u_cla32_and5106_h_u_cla32_and5104_y0
1 1
.subckt and_gate _a=h_u_cla32_and5106_h_u_cla32_and5105_y0 _b=h_u_cla32_and5106_h_u_cla32_and5104_y0 _y0=h_u_cla32_and5106_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and5107_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and5107_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and5107_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and5107_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and5107_y0
.names h_u_cla32_and5107_y0 h_u_cla32_and5108_h_u_cla32_and5107_y0
1 1
.names h_u_cla32_and5106_y0 h_u_cla32_and5108_h_u_cla32_and5106_y0
1 1
.subckt and_gate _a=h_u_cla32_and5108_h_u_cla32_and5107_y0 _b=h_u_cla32_and5108_h_u_cla32_and5106_y0 _y0=h_u_cla32_and5108_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and5109_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and5109_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and5109_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and5109_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and5109_y0
.names h_u_cla32_and5109_y0 h_u_cla32_and5110_h_u_cla32_and5109_y0
1 1
.names h_u_cla32_and5108_y0 h_u_cla32_and5110_h_u_cla32_and5108_y0
1 1
.subckt and_gate _a=h_u_cla32_and5110_h_u_cla32_and5109_y0 _b=h_u_cla32_and5110_h_u_cla32_and5108_y0 _y0=h_u_cla32_and5110_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and5111_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and5111_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and5111_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and5111_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and5111_y0
.names h_u_cla32_and5111_y0 h_u_cla32_and5112_h_u_cla32_and5111_y0
1 1
.names h_u_cla32_and5110_y0 h_u_cla32_and5112_h_u_cla32_and5110_y0
1 1
.subckt and_gate _a=h_u_cla32_and5112_h_u_cla32_and5111_y0 _b=h_u_cla32_and5112_h_u_cla32_and5110_y0 _y0=h_u_cla32_and5112_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and5113_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and5113_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and5113_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and5113_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and5113_y0
.names h_u_cla32_and5113_y0 h_u_cla32_and5114_h_u_cla32_and5113_y0
1 1
.names h_u_cla32_and5112_y0 h_u_cla32_and5114_h_u_cla32_and5112_y0
1 1
.subckt and_gate _a=h_u_cla32_and5114_h_u_cla32_and5113_y0 _b=h_u_cla32_and5114_h_u_cla32_and5112_y0 _y0=h_u_cla32_and5114_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and5115_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and5115_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and5115_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and5115_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and5115_y0
.names h_u_cla32_and5115_y0 h_u_cla32_and5116_h_u_cla32_and5115_y0
1 1
.names h_u_cla32_and5114_y0 h_u_cla32_and5116_h_u_cla32_and5114_y0
1 1
.subckt and_gate _a=h_u_cla32_and5116_h_u_cla32_and5115_y0 _b=h_u_cla32_and5116_h_u_cla32_and5114_y0 _y0=h_u_cla32_and5116_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and5117_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and5117_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and5117_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and5117_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and5117_y0
.names h_u_cla32_and5117_y0 h_u_cla32_and5118_h_u_cla32_and5117_y0
1 1
.names h_u_cla32_and5116_y0 h_u_cla32_and5118_h_u_cla32_and5116_y0
1 1
.subckt and_gate _a=h_u_cla32_and5118_h_u_cla32_and5117_y0 _b=h_u_cla32_and5118_h_u_cla32_and5116_y0 _y0=h_u_cla32_and5118_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and5119_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and5119_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and5119_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and5119_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and5119_y0
.names h_u_cla32_and5119_y0 h_u_cla32_and5120_h_u_cla32_and5119_y0
1 1
.names h_u_cla32_and5118_y0 h_u_cla32_and5120_h_u_cla32_and5118_y0
1 1
.subckt and_gate _a=h_u_cla32_and5120_h_u_cla32_and5119_y0 _b=h_u_cla32_and5120_h_u_cla32_and5118_y0 _y0=h_u_cla32_and5120_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and5121_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and5121_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and5121_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and5121_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and5121_y0
.names h_u_cla32_and5121_y0 h_u_cla32_and5122_h_u_cla32_and5121_y0
1 1
.names h_u_cla32_and5120_y0 h_u_cla32_and5122_h_u_cla32_and5120_y0
1 1
.subckt and_gate _a=h_u_cla32_and5122_h_u_cla32_and5121_y0 _b=h_u_cla32_and5122_h_u_cla32_and5120_y0 _y0=h_u_cla32_and5122_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and5123_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and5123_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and5123_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and5123_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and5123_y0
.names h_u_cla32_and5123_y0 h_u_cla32_and5124_h_u_cla32_and5123_y0
1 1
.names h_u_cla32_and5122_y0 h_u_cla32_and5124_h_u_cla32_and5122_y0
1 1
.subckt and_gate _a=h_u_cla32_and5124_h_u_cla32_and5123_y0 _b=h_u_cla32_and5124_h_u_cla32_and5122_y0 _y0=h_u_cla32_and5124_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and5125_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and5125_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and5125_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and5125_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and5125_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and5126_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and5126_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and5126_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and5126_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and5126_y0
.names h_u_cla32_and5126_y0 h_u_cla32_and5127_h_u_cla32_and5126_y0
1 1
.names h_u_cla32_and5125_y0 h_u_cla32_and5127_h_u_cla32_and5125_y0
1 1
.subckt and_gate _a=h_u_cla32_and5127_h_u_cla32_and5126_y0 _b=h_u_cla32_and5127_h_u_cla32_and5125_y0 _y0=h_u_cla32_and5127_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and5128_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and5128_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and5128_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and5128_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and5128_y0
.names h_u_cla32_and5128_y0 h_u_cla32_and5129_h_u_cla32_and5128_y0
1 1
.names h_u_cla32_and5127_y0 h_u_cla32_and5129_h_u_cla32_and5127_y0
1 1
.subckt and_gate _a=h_u_cla32_and5129_h_u_cla32_and5128_y0 _b=h_u_cla32_and5129_h_u_cla32_and5127_y0 _y0=h_u_cla32_and5129_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and5130_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and5130_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and5130_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and5130_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and5130_y0
.names h_u_cla32_and5130_y0 h_u_cla32_and5131_h_u_cla32_and5130_y0
1 1
.names h_u_cla32_and5129_y0 h_u_cla32_and5131_h_u_cla32_and5129_y0
1 1
.subckt and_gate _a=h_u_cla32_and5131_h_u_cla32_and5130_y0 _b=h_u_cla32_and5131_h_u_cla32_and5129_y0 _y0=h_u_cla32_and5131_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and5132_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and5132_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and5132_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and5132_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and5132_y0
.names h_u_cla32_and5132_y0 h_u_cla32_and5133_h_u_cla32_and5132_y0
1 1
.names h_u_cla32_and5131_y0 h_u_cla32_and5133_h_u_cla32_and5131_y0
1 1
.subckt and_gate _a=h_u_cla32_and5133_h_u_cla32_and5132_y0 _b=h_u_cla32_and5133_h_u_cla32_and5131_y0 _y0=h_u_cla32_and5133_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and5134_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and5134_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and5134_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and5134_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and5134_y0
.names h_u_cla32_and5134_y0 h_u_cla32_and5135_h_u_cla32_and5134_y0
1 1
.names h_u_cla32_and5133_y0 h_u_cla32_and5135_h_u_cla32_and5133_y0
1 1
.subckt and_gate _a=h_u_cla32_and5135_h_u_cla32_and5134_y0 _b=h_u_cla32_and5135_h_u_cla32_and5133_y0 _y0=h_u_cla32_and5135_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and5136_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and5136_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and5136_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and5136_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and5136_y0
.names h_u_cla32_and5136_y0 h_u_cla32_and5137_h_u_cla32_and5136_y0
1 1
.names h_u_cla32_and5135_y0 h_u_cla32_and5137_h_u_cla32_and5135_y0
1 1
.subckt and_gate _a=h_u_cla32_and5137_h_u_cla32_and5136_y0 _b=h_u_cla32_and5137_h_u_cla32_and5135_y0 _y0=h_u_cla32_and5137_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and5138_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and5138_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and5138_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and5138_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and5138_y0
.names h_u_cla32_and5138_y0 h_u_cla32_and5139_h_u_cla32_and5138_y0
1 1
.names h_u_cla32_and5137_y0 h_u_cla32_and5139_h_u_cla32_and5137_y0
1 1
.subckt and_gate _a=h_u_cla32_and5139_h_u_cla32_and5138_y0 _b=h_u_cla32_and5139_h_u_cla32_and5137_y0 _y0=h_u_cla32_and5139_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and5140_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and5140_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and5140_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and5140_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and5140_y0
.names h_u_cla32_and5140_y0 h_u_cla32_and5141_h_u_cla32_and5140_y0
1 1
.names h_u_cla32_and5139_y0 h_u_cla32_and5141_h_u_cla32_and5139_y0
1 1
.subckt and_gate _a=h_u_cla32_and5141_h_u_cla32_and5140_y0 _b=h_u_cla32_and5141_h_u_cla32_and5139_y0 _y0=h_u_cla32_and5141_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and5142_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and5142_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and5142_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and5142_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and5142_y0
.names h_u_cla32_and5142_y0 h_u_cla32_and5143_h_u_cla32_and5142_y0
1 1
.names h_u_cla32_and5141_y0 h_u_cla32_and5143_h_u_cla32_and5141_y0
1 1
.subckt and_gate _a=h_u_cla32_and5143_h_u_cla32_and5142_y0 _b=h_u_cla32_and5143_h_u_cla32_and5141_y0 _y0=h_u_cla32_and5143_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and5144_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and5144_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and5144_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and5144_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and5144_y0
.names h_u_cla32_and5144_y0 h_u_cla32_and5145_h_u_cla32_and5144_y0
1 1
.names h_u_cla32_and5143_y0 h_u_cla32_and5145_h_u_cla32_and5143_y0
1 1
.subckt and_gate _a=h_u_cla32_and5145_h_u_cla32_and5144_y0 _b=h_u_cla32_and5145_h_u_cla32_and5143_y0 _y0=h_u_cla32_and5145_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and5146_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and5146_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and5146_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and5146_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and5146_y0
.names h_u_cla32_and5146_y0 h_u_cla32_and5147_h_u_cla32_and5146_y0
1 1
.names h_u_cla32_and5145_y0 h_u_cla32_and5147_h_u_cla32_and5145_y0
1 1
.subckt and_gate _a=h_u_cla32_and5147_h_u_cla32_and5146_y0 _b=h_u_cla32_and5147_h_u_cla32_and5145_y0 _y0=h_u_cla32_and5147_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and5148_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and5148_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and5148_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and5148_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and5148_y0
.names h_u_cla32_and5148_y0 h_u_cla32_and5149_h_u_cla32_and5148_y0
1 1
.names h_u_cla32_and5147_y0 h_u_cla32_and5149_h_u_cla32_and5147_y0
1 1
.subckt and_gate _a=h_u_cla32_and5149_h_u_cla32_and5148_y0 _b=h_u_cla32_and5149_h_u_cla32_and5147_y0 _y0=h_u_cla32_and5149_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and5150_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and5150_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and5150_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and5150_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and5150_y0
.names h_u_cla32_and5150_y0 h_u_cla32_and5151_h_u_cla32_and5150_y0
1 1
.names h_u_cla32_and5149_y0 h_u_cla32_and5151_h_u_cla32_and5149_y0
1 1
.subckt and_gate _a=h_u_cla32_and5151_h_u_cla32_and5150_y0 _b=h_u_cla32_and5151_h_u_cla32_and5149_y0 _y0=h_u_cla32_and5151_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and5152_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and5152_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and5152_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and5152_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and5152_y0
.names h_u_cla32_and5152_y0 h_u_cla32_and5153_h_u_cla32_and5152_y0
1 1
.names h_u_cla32_and5151_y0 h_u_cla32_and5153_h_u_cla32_and5151_y0
1 1
.subckt and_gate _a=h_u_cla32_and5153_h_u_cla32_and5152_y0 _b=h_u_cla32_and5153_h_u_cla32_and5151_y0 _y0=h_u_cla32_and5153_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and5154_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and5154_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and5154_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and5154_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and5154_y0
.names h_u_cla32_and5154_y0 h_u_cla32_and5155_h_u_cla32_and5154_y0
1 1
.names h_u_cla32_and5153_y0 h_u_cla32_and5155_h_u_cla32_and5153_y0
1 1
.subckt and_gate _a=h_u_cla32_and5155_h_u_cla32_and5154_y0 _b=h_u_cla32_and5155_h_u_cla32_and5153_y0 _y0=h_u_cla32_and5155_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and5156_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and5156_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and5156_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and5156_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and5156_y0
.names h_u_cla32_and5156_y0 h_u_cla32_and5157_h_u_cla32_and5156_y0
1 1
.names h_u_cla32_and5155_y0 h_u_cla32_and5157_h_u_cla32_and5155_y0
1 1
.subckt and_gate _a=h_u_cla32_and5157_h_u_cla32_and5156_y0 _b=h_u_cla32_and5157_h_u_cla32_and5155_y0 _y0=h_u_cla32_and5157_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and5158_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and5158_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and5158_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and5158_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and5158_y0
.names h_u_cla32_and5158_y0 h_u_cla32_and5159_h_u_cla32_and5158_y0
1 1
.names h_u_cla32_and5157_y0 h_u_cla32_and5159_h_u_cla32_and5157_y0
1 1
.subckt and_gate _a=h_u_cla32_and5159_h_u_cla32_and5158_y0 _b=h_u_cla32_and5159_h_u_cla32_and5157_y0 _y0=h_u_cla32_and5159_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and5160_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and5160_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and5160_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and5160_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and5160_y0
.names h_u_cla32_and5160_y0 h_u_cla32_and5161_h_u_cla32_and5160_y0
1 1
.names h_u_cla32_and5159_y0 h_u_cla32_and5161_h_u_cla32_and5159_y0
1 1
.subckt and_gate _a=h_u_cla32_and5161_h_u_cla32_and5160_y0 _b=h_u_cla32_and5161_h_u_cla32_and5159_y0 _y0=h_u_cla32_and5161_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and5162_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and5162_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and5162_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and5162_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and5162_y0
.names h_u_cla32_and5162_y0 h_u_cla32_and5163_h_u_cla32_and5162_y0
1 1
.names h_u_cla32_and5161_y0 h_u_cla32_and5163_h_u_cla32_and5161_y0
1 1
.subckt and_gate _a=h_u_cla32_and5163_h_u_cla32_and5162_y0 _b=h_u_cla32_and5163_h_u_cla32_and5161_y0 _y0=h_u_cla32_and5163_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and5164_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and5164_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and5164_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and5164_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and5164_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and5165_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and5165_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and5165_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and5165_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and5165_y0
.names h_u_cla32_and5165_y0 h_u_cla32_and5166_h_u_cla32_and5165_y0
1 1
.names h_u_cla32_and5164_y0 h_u_cla32_and5166_h_u_cla32_and5164_y0
1 1
.subckt and_gate _a=h_u_cla32_and5166_h_u_cla32_and5165_y0 _b=h_u_cla32_and5166_h_u_cla32_and5164_y0 _y0=h_u_cla32_and5166_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and5167_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and5167_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and5167_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and5167_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and5167_y0
.names h_u_cla32_and5167_y0 h_u_cla32_and5168_h_u_cla32_and5167_y0
1 1
.names h_u_cla32_and5166_y0 h_u_cla32_and5168_h_u_cla32_and5166_y0
1 1
.subckt and_gate _a=h_u_cla32_and5168_h_u_cla32_and5167_y0 _b=h_u_cla32_and5168_h_u_cla32_and5166_y0 _y0=h_u_cla32_and5168_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and5169_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and5169_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and5169_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and5169_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and5169_y0
.names h_u_cla32_and5169_y0 h_u_cla32_and5170_h_u_cla32_and5169_y0
1 1
.names h_u_cla32_and5168_y0 h_u_cla32_and5170_h_u_cla32_and5168_y0
1 1
.subckt and_gate _a=h_u_cla32_and5170_h_u_cla32_and5169_y0 _b=h_u_cla32_and5170_h_u_cla32_and5168_y0 _y0=h_u_cla32_and5170_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and5171_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and5171_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and5171_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and5171_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and5171_y0
.names h_u_cla32_and5171_y0 h_u_cla32_and5172_h_u_cla32_and5171_y0
1 1
.names h_u_cla32_and5170_y0 h_u_cla32_and5172_h_u_cla32_and5170_y0
1 1
.subckt and_gate _a=h_u_cla32_and5172_h_u_cla32_and5171_y0 _b=h_u_cla32_and5172_h_u_cla32_and5170_y0 _y0=h_u_cla32_and5172_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and5173_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and5173_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and5173_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and5173_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and5173_y0
.names h_u_cla32_and5173_y0 h_u_cla32_and5174_h_u_cla32_and5173_y0
1 1
.names h_u_cla32_and5172_y0 h_u_cla32_and5174_h_u_cla32_and5172_y0
1 1
.subckt and_gate _a=h_u_cla32_and5174_h_u_cla32_and5173_y0 _b=h_u_cla32_and5174_h_u_cla32_and5172_y0 _y0=h_u_cla32_and5174_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and5175_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and5175_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and5175_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and5175_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and5175_y0
.names h_u_cla32_and5175_y0 h_u_cla32_and5176_h_u_cla32_and5175_y0
1 1
.names h_u_cla32_and5174_y0 h_u_cla32_and5176_h_u_cla32_and5174_y0
1 1
.subckt and_gate _a=h_u_cla32_and5176_h_u_cla32_and5175_y0 _b=h_u_cla32_and5176_h_u_cla32_and5174_y0 _y0=h_u_cla32_and5176_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and5177_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and5177_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and5177_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and5177_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and5177_y0
.names h_u_cla32_and5177_y0 h_u_cla32_and5178_h_u_cla32_and5177_y0
1 1
.names h_u_cla32_and5176_y0 h_u_cla32_and5178_h_u_cla32_and5176_y0
1 1
.subckt and_gate _a=h_u_cla32_and5178_h_u_cla32_and5177_y0 _b=h_u_cla32_and5178_h_u_cla32_and5176_y0 _y0=h_u_cla32_and5178_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and5179_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and5179_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and5179_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and5179_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and5179_y0
.names h_u_cla32_and5179_y0 h_u_cla32_and5180_h_u_cla32_and5179_y0
1 1
.names h_u_cla32_and5178_y0 h_u_cla32_and5180_h_u_cla32_and5178_y0
1 1
.subckt and_gate _a=h_u_cla32_and5180_h_u_cla32_and5179_y0 _b=h_u_cla32_and5180_h_u_cla32_and5178_y0 _y0=h_u_cla32_and5180_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and5181_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and5181_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and5181_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and5181_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and5181_y0
.names h_u_cla32_and5181_y0 h_u_cla32_and5182_h_u_cla32_and5181_y0
1 1
.names h_u_cla32_and5180_y0 h_u_cla32_and5182_h_u_cla32_and5180_y0
1 1
.subckt and_gate _a=h_u_cla32_and5182_h_u_cla32_and5181_y0 _b=h_u_cla32_and5182_h_u_cla32_and5180_y0 _y0=h_u_cla32_and5182_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and5183_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and5183_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and5183_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and5183_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and5183_y0
.names h_u_cla32_and5183_y0 h_u_cla32_and5184_h_u_cla32_and5183_y0
1 1
.names h_u_cla32_and5182_y0 h_u_cla32_and5184_h_u_cla32_and5182_y0
1 1
.subckt and_gate _a=h_u_cla32_and5184_h_u_cla32_and5183_y0 _b=h_u_cla32_and5184_h_u_cla32_and5182_y0 _y0=h_u_cla32_and5184_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and5185_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and5185_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and5185_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and5185_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and5185_y0
.names h_u_cla32_and5185_y0 h_u_cla32_and5186_h_u_cla32_and5185_y0
1 1
.names h_u_cla32_and5184_y0 h_u_cla32_and5186_h_u_cla32_and5184_y0
1 1
.subckt and_gate _a=h_u_cla32_and5186_h_u_cla32_and5185_y0 _b=h_u_cla32_and5186_h_u_cla32_and5184_y0 _y0=h_u_cla32_and5186_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and5187_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and5187_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and5187_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and5187_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and5187_y0
.names h_u_cla32_and5187_y0 h_u_cla32_and5188_h_u_cla32_and5187_y0
1 1
.names h_u_cla32_and5186_y0 h_u_cla32_and5188_h_u_cla32_and5186_y0
1 1
.subckt and_gate _a=h_u_cla32_and5188_h_u_cla32_and5187_y0 _b=h_u_cla32_and5188_h_u_cla32_and5186_y0 _y0=h_u_cla32_and5188_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and5189_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and5189_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and5189_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and5189_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and5189_y0
.names h_u_cla32_and5189_y0 h_u_cla32_and5190_h_u_cla32_and5189_y0
1 1
.names h_u_cla32_and5188_y0 h_u_cla32_and5190_h_u_cla32_and5188_y0
1 1
.subckt and_gate _a=h_u_cla32_and5190_h_u_cla32_and5189_y0 _b=h_u_cla32_and5190_h_u_cla32_and5188_y0 _y0=h_u_cla32_and5190_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and5191_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and5191_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and5191_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and5191_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and5191_y0
.names h_u_cla32_and5191_y0 h_u_cla32_and5192_h_u_cla32_and5191_y0
1 1
.names h_u_cla32_and5190_y0 h_u_cla32_and5192_h_u_cla32_and5190_y0
1 1
.subckt and_gate _a=h_u_cla32_and5192_h_u_cla32_and5191_y0 _b=h_u_cla32_and5192_h_u_cla32_and5190_y0 _y0=h_u_cla32_and5192_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and5193_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and5193_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and5193_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and5193_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and5193_y0
.names h_u_cla32_and5193_y0 h_u_cla32_and5194_h_u_cla32_and5193_y0
1 1
.names h_u_cla32_and5192_y0 h_u_cla32_and5194_h_u_cla32_and5192_y0
1 1
.subckt and_gate _a=h_u_cla32_and5194_h_u_cla32_and5193_y0 _b=h_u_cla32_and5194_h_u_cla32_and5192_y0 _y0=h_u_cla32_and5194_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and5195_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and5195_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and5195_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and5195_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and5195_y0
.names h_u_cla32_and5195_y0 h_u_cla32_and5196_h_u_cla32_and5195_y0
1 1
.names h_u_cla32_and5194_y0 h_u_cla32_and5196_h_u_cla32_and5194_y0
1 1
.subckt and_gate _a=h_u_cla32_and5196_h_u_cla32_and5195_y0 _b=h_u_cla32_and5196_h_u_cla32_and5194_y0 _y0=h_u_cla32_and5196_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and5197_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and5197_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and5197_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and5197_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and5197_y0
.names h_u_cla32_and5197_y0 h_u_cla32_and5198_h_u_cla32_and5197_y0
1 1
.names h_u_cla32_and5196_y0 h_u_cla32_and5198_h_u_cla32_and5196_y0
1 1
.subckt and_gate _a=h_u_cla32_and5198_h_u_cla32_and5197_y0 _b=h_u_cla32_and5198_h_u_cla32_and5196_y0 _y0=h_u_cla32_and5198_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and5199_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and5199_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and5199_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and5199_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and5199_y0
.names h_u_cla32_and5199_y0 h_u_cla32_and5200_h_u_cla32_and5199_y0
1 1
.names h_u_cla32_and5198_y0 h_u_cla32_and5200_h_u_cla32_and5198_y0
1 1
.subckt and_gate _a=h_u_cla32_and5200_h_u_cla32_and5199_y0 _b=h_u_cla32_and5200_h_u_cla32_and5198_y0 _y0=h_u_cla32_and5200_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and5201_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and5201_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and5201_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and5201_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and5201_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and5202_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and5202_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and5202_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and5202_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and5202_y0
.names h_u_cla32_and5202_y0 h_u_cla32_and5203_h_u_cla32_and5202_y0
1 1
.names h_u_cla32_and5201_y0 h_u_cla32_and5203_h_u_cla32_and5201_y0
1 1
.subckt and_gate _a=h_u_cla32_and5203_h_u_cla32_and5202_y0 _b=h_u_cla32_and5203_h_u_cla32_and5201_y0 _y0=h_u_cla32_and5203_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and5204_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and5204_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and5204_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and5204_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and5204_y0
.names h_u_cla32_and5204_y0 h_u_cla32_and5205_h_u_cla32_and5204_y0
1 1
.names h_u_cla32_and5203_y0 h_u_cla32_and5205_h_u_cla32_and5203_y0
1 1
.subckt and_gate _a=h_u_cla32_and5205_h_u_cla32_and5204_y0 _b=h_u_cla32_and5205_h_u_cla32_and5203_y0 _y0=h_u_cla32_and5205_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and5206_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and5206_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and5206_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and5206_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and5206_y0
.names h_u_cla32_and5206_y0 h_u_cla32_and5207_h_u_cla32_and5206_y0
1 1
.names h_u_cla32_and5205_y0 h_u_cla32_and5207_h_u_cla32_and5205_y0
1 1
.subckt and_gate _a=h_u_cla32_and5207_h_u_cla32_and5206_y0 _b=h_u_cla32_and5207_h_u_cla32_and5205_y0 _y0=h_u_cla32_and5207_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and5208_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and5208_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and5208_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and5208_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and5208_y0
.names h_u_cla32_and5208_y0 h_u_cla32_and5209_h_u_cla32_and5208_y0
1 1
.names h_u_cla32_and5207_y0 h_u_cla32_and5209_h_u_cla32_and5207_y0
1 1
.subckt and_gate _a=h_u_cla32_and5209_h_u_cla32_and5208_y0 _b=h_u_cla32_and5209_h_u_cla32_and5207_y0 _y0=h_u_cla32_and5209_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and5210_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and5210_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and5210_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and5210_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and5210_y0
.names h_u_cla32_and5210_y0 h_u_cla32_and5211_h_u_cla32_and5210_y0
1 1
.names h_u_cla32_and5209_y0 h_u_cla32_and5211_h_u_cla32_and5209_y0
1 1
.subckt and_gate _a=h_u_cla32_and5211_h_u_cla32_and5210_y0 _b=h_u_cla32_and5211_h_u_cla32_and5209_y0 _y0=h_u_cla32_and5211_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and5212_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and5212_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and5212_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and5212_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and5212_y0
.names h_u_cla32_and5212_y0 h_u_cla32_and5213_h_u_cla32_and5212_y0
1 1
.names h_u_cla32_and5211_y0 h_u_cla32_and5213_h_u_cla32_and5211_y0
1 1
.subckt and_gate _a=h_u_cla32_and5213_h_u_cla32_and5212_y0 _b=h_u_cla32_and5213_h_u_cla32_and5211_y0 _y0=h_u_cla32_and5213_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and5214_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and5214_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and5214_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and5214_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and5214_y0
.names h_u_cla32_and5214_y0 h_u_cla32_and5215_h_u_cla32_and5214_y0
1 1
.names h_u_cla32_and5213_y0 h_u_cla32_and5215_h_u_cla32_and5213_y0
1 1
.subckt and_gate _a=h_u_cla32_and5215_h_u_cla32_and5214_y0 _b=h_u_cla32_and5215_h_u_cla32_and5213_y0 _y0=h_u_cla32_and5215_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and5216_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and5216_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and5216_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and5216_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and5216_y0
.names h_u_cla32_and5216_y0 h_u_cla32_and5217_h_u_cla32_and5216_y0
1 1
.names h_u_cla32_and5215_y0 h_u_cla32_and5217_h_u_cla32_and5215_y0
1 1
.subckt and_gate _a=h_u_cla32_and5217_h_u_cla32_and5216_y0 _b=h_u_cla32_and5217_h_u_cla32_and5215_y0 _y0=h_u_cla32_and5217_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and5218_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and5218_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and5218_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and5218_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and5218_y0
.names h_u_cla32_and5218_y0 h_u_cla32_and5219_h_u_cla32_and5218_y0
1 1
.names h_u_cla32_and5217_y0 h_u_cla32_and5219_h_u_cla32_and5217_y0
1 1
.subckt and_gate _a=h_u_cla32_and5219_h_u_cla32_and5218_y0 _b=h_u_cla32_and5219_h_u_cla32_and5217_y0 _y0=h_u_cla32_and5219_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and5220_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and5220_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and5220_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and5220_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and5220_y0
.names h_u_cla32_and5220_y0 h_u_cla32_and5221_h_u_cla32_and5220_y0
1 1
.names h_u_cla32_and5219_y0 h_u_cla32_and5221_h_u_cla32_and5219_y0
1 1
.subckt and_gate _a=h_u_cla32_and5221_h_u_cla32_and5220_y0 _b=h_u_cla32_and5221_h_u_cla32_and5219_y0 _y0=h_u_cla32_and5221_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and5222_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and5222_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and5222_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and5222_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and5222_y0
.names h_u_cla32_and5222_y0 h_u_cla32_and5223_h_u_cla32_and5222_y0
1 1
.names h_u_cla32_and5221_y0 h_u_cla32_and5223_h_u_cla32_and5221_y0
1 1
.subckt and_gate _a=h_u_cla32_and5223_h_u_cla32_and5222_y0 _b=h_u_cla32_and5223_h_u_cla32_and5221_y0 _y0=h_u_cla32_and5223_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and5224_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and5224_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and5224_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and5224_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and5224_y0
.names h_u_cla32_and5224_y0 h_u_cla32_and5225_h_u_cla32_and5224_y0
1 1
.names h_u_cla32_and5223_y0 h_u_cla32_and5225_h_u_cla32_and5223_y0
1 1
.subckt and_gate _a=h_u_cla32_and5225_h_u_cla32_and5224_y0 _b=h_u_cla32_and5225_h_u_cla32_and5223_y0 _y0=h_u_cla32_and5225_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and5226_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and5226_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and5226_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and5226_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and5226_y0
.names h_u_cla32_and5226_y0 h_u_cla32_and5227_h_u_cla32_and5226_y0
1 1
.names h_u_cla32_and5225_y0 h_u_cla32_and5227_h_u_cla32_and5225_y0
1 1
.subckt and_gate _a=h_u_cla32_and5227_h_u_cla32_and5226_y0 _b=h_u_cla32_and5227_h_u_cla32_and5225_y0 _y0=h_u_cla32_and5227_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and5228_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and5228_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and5228_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and5228_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and5228_y0
.names h_u_cla32_and5228_y0 h_u_cla32_and5229_h_u_cla32_and5228_y0
1 1
.names h_u_cla32_and5227_y0 h_u_cla32_and5229_h_u_cla32_and5227_y0
1 1
.subckt and_gate _a=h_u_cla32_and5229_h_u_cla32_and5228_y0 _b=h_u_cla32_and5229_h_u_cla32_and5227_y0 _y0=h_u_cla32_and5229_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and5230_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and5230_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and5230_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and5230_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and5230_y0
.names h_u_cla32_and5230_y0 h_u_cla32_and5231_h_u_cla32_and5230_y0
1 1
.names h_u_cla32_and5229_y0 h_u_cla32_and5231_h_u_cla32_and5229_y0
1 1
.subckt and_gate _a=h_u_cla32_and5231_h_u_cla32_and5230_y0 _b=h_u_cla32_and5231_h_u_cla32_and5229_y0 _y0=h_u_cla32_and5231_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and5232_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and5232_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and5232_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and5232_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and5232_y0
.names h_u_cla32_and5232_y0 h_u_cla32_and5233_h_u_cla32_and5232_y0
1 1
.names h_u_cla32_and5231_y0 h_u_cla32_and5233_h_u_cla32_and5231_y0
1 1
.subckt and_gate _a=h_u_cla32_and5233_h_u_cla32_and5232_y0 _b=h_u_cla32_and5233_h_u_cla32_and5231_y0 _y0=h_u_cla32_and5233_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and5234_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and5234_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and5234_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and5234_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and5234_y0
.names h_u_cla32_and5234_y0 h_u_cla32_and5235_h_u_cla32_and5234_y0
1 1
.names h_u_cla32_and5233_y0 h_u_cla32_and5235_h_u_cla32_and5233_y0
1 1
.subckt and_gate _a=h_u_cla32_and5235_h_u_cla32_and5234_y0 _b=h_u_cla32_and5235_h_u_cla32_and5233_y0 _y0=h_u_cla32_and5235_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and5236_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and5236_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and5236_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and5236_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and5236_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and5237_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and5237_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and5237_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and5237_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and5237_y0
.names h_u_cla32_and5237_y0 h_u_cla32_and5238_h_u_cla32_and5237_y0
1 1
.names h_u_cla32_and5236_y0 h_u_cla32_and5238_h_u_cla32_and5236_y0
1 1
.subckt and_gate _a=h_u_cla32_and5238_h_u_cla32_and5237_y0 _b=h_u_cla32_and5238_h_u_cla32_and5236_y0 _y0=h_u_cla32_and5238_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and5239_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and5239_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and5239_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and5239_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and5239_y0
.names h_u_cla32_and5239_y0 h_u_cla32_and5240_h_u_cla32_and5239_y0
1 1
.names h_u_cla32_and5238_y0 h_u_cla32_and5240_h_u_cla32_and5238_y0
1 1
.subckt and_gate _a=h_u_cla32_and5240_h_u_cla32_and5239_y0 _b=h_u_cla32_and5240_h_u_cla32_and5238_y0 _y0=h_u_cla32_and5240_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and5241_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and5241_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and5241_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and5241_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and5241_y0
.names h_u_cla32_and5241_y0 h_u_cla32_and5242_h_u_cla32_and5241_y0
1 1
.names h_u_cla32_and5240_y0 h_u_cla32_and5242_h_u_cla32_and5240_y0
1 1
.subckt and_gate _a=h_u_cla32_and5242_h_u_cla32_and5241_y0 _b=h_u_cla32_and5242_h_u_cla32_and5240_y0 _y0=h_u_cla32_and5242_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and5243_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and5243_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and5243_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and5243_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and5243_y0
.names h_u_cla32_and5243_y0 h_u_cla32_and5244_h_u_cla32_and5243_y0
1 1
.names h_u_cla32_and5242_y0 h_u_cla32_and5244_h_u_cla32_and5242_y0
1 1
.subckt and_gate _a=h_u_cla32_and5244_h_u_cla32_and5243_y0 _b=h_u_cla32_and5244_h_u_cla32_and5242_y0 _y0=h_u_cla32_and5244_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and5245_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and5245_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and5245_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and5245_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and5245_y0
.names h_u_cla32_and5245_y0 h_u_cla32_and5246_h_u_cla32_and5245_y0
1 1
.names h_u_cla32_and5244_y0 h_u_cla32_and5246_h_u_cla32_and5244_y0
1 1
.subckt and_gate _a=h_u_cla32_and5246_h_u_cla32_and5245_y0 _b=h_u_cla32_and5246_h_u_cla32_and5244_y0 _y0=h_u_cla32_and5246_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and5247_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and5247_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and5247_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and5247_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and5247_y0
.names h_u_cla32_and5247_y0 h_u_cla32_and5248_h_u_cla32_and5247_y0
1 1
.names h_u_cla32_and5246_y0 h_u_cla32_and5248_h_u_cla32_and5246_y0
1 1
.subckt and_gate _a=h_u_cla32_and5248_h_u_cla32_and5247_y0 _b=h_u_cla32_and5248_h_u_cla32_and5246_y0 _y0=h_u_cla32_and5248_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and5249_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and5249_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and5249_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and5249_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and5249_y0
.names h_u_cla32_and5249_y0 h_u_cla32_and5250_h_u_cla32_and5249_y0
1 1
.names h_u_cla32_and5248_y0 h_u_cla32_and5250_h_u_cla32_and5248_y0
1 1
.subckt and_gate _a=h_u_cla32_and5250_h_u_cla32_and5249_y0 _b=h_u_cla32_and5250_h_u_cla32_and5248_y0 _y0=h_u_cla32_and5250_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and5251_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and5251_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and5251_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and5251_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and5251_y0
.names h_u_cla32_and5251_y0 h_u_cla32_and5252_h_u_cla32_and5251_y0
1 1
.names h_u_cla32_and5250_y0 h_u_cla32_and5252_h_u_cla32_and5250_y0
1 1
.subckt and_gate _a=h_u_cla32_and5252_h_u_cla32_and5251_y0 _b=h_u_cla32_and5252_h_u_cla32_and5250_y0 _y0=h_u_cla32_and5252_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and5253_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and5253_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and5253_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and5253_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and5253_y0
.names h_u_cla32_and5253_y0 h_u_cla32_and5254_h_u_cla32_and5253_y0
1 1
.names h_u_cla32_and5252_y0 h_u_cla32_and5254_h_u_cla32_and5252_y0
1 1
.subckt and_gate _a=h_u_cla32_and5254_h_u_cla32_and5253_y0 _b=h_u_cla32_and5254_h_u_cla32_and5252_y0 _y0=h_u_cla32_and5254_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and5255_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and5255_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and5255_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and5255_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and5255_y0
.names h_u_cla32_and5255_y0 h_u_cla32_and5256_h_u_cla32_and5255_y0
1 1
.names h_u_cla32_and5254_y0 h_u_cla32_and5256_h_u_cla32_and5254_y0
1 1
.subckt and_gate _a=h_u_cla32_and5256_h_u_cla32_and5255_y0 _b=h_u_cla32_and5256_h_u_cla32_and5254_y0 _y0=h_u_cla32_and5256_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and5257_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and5257_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and5257_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and5257_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and5257_y0
.names h_u_cla32_and5257_y0 h_u_cla32_and5258_h_u_cla32_and5257_y0
1 1
.names h_u_cla32_and5256_y0 h_u_cla32_and5258_h_u_cla32_and5256_y0
1 1
.subckt and_gate _a=h_u_cla32_and5258_h_u_cla32_and5257_y0 _b=h_u_cla32_and5258_h_u_cla32_and5256_y0 _y0=h_u_cla32_and5258_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and5259_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and5259_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and5259_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and5259_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and5259_y0
.names h_u_cla32_and5259_y0 h_u_cla32_and5260_h_u_cla32_and5259_y0
1 1
.names h_u_cla32_and5258_y0 h_u_cla32_and5260_h_u_cla32_and5258_y0
1 1
.subckt and_gate _a=h_u_cla32_and5260_h_u_cla32_and5259_y0 _b=h_u_cla32_and5260_h_u_cla32_and5258_y0 _y0=h_u_cla32_and5260_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and5261_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and5261_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and5261_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and5261_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and5261_y0
.names h_u_cla32_and5261_y0 h_u_cla32_and5262_h_u_cla32_and5261_y0
1 1
.names h_u_cla32_and5260_y0 h_u_cla32_and5262_h_u_cla32_and5260_y0
1 1
.subckt and_gate _a=h_u_cla32_and5262_h_u_cla32_and5261_y0 _b=h_u_cla32_and5262_h_u_cla32_and5260_y0 _y0=h_u_cla32_and5262_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and5263_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and5263_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and5263_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and5263_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and5263_y0
.names h_u_cla32_and5263_y0 h_u_cla32_and5264_h_u_cla32_and5263_y0
1 1
.names h_u_cla32_and5262_y0 h_u_cla32_and5264_h_u_cla32_and5262_y0
1 1
.subckt and_gate _a=h_u_cla32_and5264_h_u_cla32_and5263_y0 _b=h_u_cla32_and5264_h_u_cla32_and5262_y0 _y0=h_u_cla32_and5264_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and5265_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and5265_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and5265_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and5265_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and5265_y0
.names h_u_cla32_and5265_y0 h_u_cla32_and5266_h_u_cla32_and5265_y0
1 1
.names h_u_cla32_and5264_y0 h_u_cla32_and5266_h_u_cla32_and5264_y0
1 1
.subckt and_gate _a=h_u_cla32_and5266_h_u_cla32_and5265_y0 _b=h_u_cla32_and5266_h_u_cla32_and5264_y0 _y0=h_u_cla32_and5266_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and5267_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and5267_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and5267_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and5267_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and5267_y0
.names h_u_cla32_and5267_y0 h_u_cla32_and5268_h_u_cla32_and5267_y0
1 1
.names h_u_cla32_and5266_y0 h_u_cla32_and5268_h_u_cla32_and5266_y0
1 1
.subckt and_gate _a=h_u_cla32_and5268_h_u_cla32_and5267_y0 _b=h_u_cla32_and5268_h_u_cla32_and5266_y0 _y0=h_u_cla32_and5268_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and5269_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and5269_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and5269_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and5269_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and5269_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and5270_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and5270_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and5270_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and5270_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and5270_y0
.names h_u_cla32_and5270_y0 h_u_cla32_and5271_h_u_cla32_and5270_y0
1 1
.names h_u_cla32_and5269_y0 h_u_cla32_and5271_h_u_cla32_and5269_y0
1 1
.subckt and_gate _a=h_u_cla32_and5271_h_u_cla32_and5270_y0 _b=h_u_cla32_and5271_h_u_cla32_and5269_y0 _y0=h_u_cla32_and5271_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and5272_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and5272_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and5272_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and5272_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and5272_y0
.names h_u_cla32_and5272_y0 h_u_cla32_and5273_h_u_cla32_and5272_y0
1 1
.names h_u_cla32_and5271_y0 h_u_cla32_and5273_h_u_cla32_and5271_y0
1 1
.subckt and_gate _a=h_u_cla32_and5273_h_u_cla32_and5272_y0 _b=h_u_cla32_and5273_h_u_cla32_and5271_y0 _y0=h_u_cla32_and5273_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and5274_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and5274_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and5274_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and5274_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and5274_y0
.names h_u_cla32_and5274_y0 h_u_cla32_and5275_h_u_cla32_and5274_y0
1 1
.names h_u_cla32_and5273_y0 h_u_cla32_and5275_h_u_cla32_and5273_y0
1 1
.subckt and_gate _a=h_u_cla32_and5275_h_u_cla32_and5274_y0 _b=h_u_cla32_and5275_h_u_cla32_and5273_y0 _y0=h_u_cla32_and5275_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and5276_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and5276_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and5276_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and5276_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and5276_y0
.names h_u_cla32_and5276_y0 h_u_cla32_and5277_h_u_cla32_and5276_y0
1 1
.names h_u_cla32_and5275_y0 h_u_cla32_and5277_h_u_cla32_and5275_y0
1 1
.subckt and_gate _a=h_u_cla32_and5277_h_u_cla32_and5276_y0 _b=h_u_cla32_and5277_h_u_cla32_and5275_y0 _y0=h_u_cla32_and5277_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and5278_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and5278_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and5278_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and5278_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and5278_y0
.names h_u_cla32_and5278_y0 h_u_cla32_and5279_h_u_cla32_and5278_y0
1 1
.names h_u_cla32_and5277_y0 h_u_cla32_and5279_h_u_cla32_and5277_y0
1 1
.subckt and_gate _a=h_u_cla32_and5279_h_u_cla32_and5278_y0 _b=h_u_cla32_and5279_h_u_cla32_and5277_y0 _y0=h_u_cla32_and5279_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and5280_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and5280_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and5280_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and5280_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and5280_y0
.names h_u_cla32_and5280_y0 h_u_cla32_and5281_h_u_cla32_and5280_y0
1 1
.names h_u_cla32_and5279_y0 h_u_cla32_and5281_h_u_cla32_and5279_y0
1 1
.subckt and_gate _a=h_u_cla32_and5281_h_u_cla32_and5280_y0 _b=h_u_cla32_and5281_h_u_cla32_and5279_y0 _y0=h_u_cla32_and5281_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and5282_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and5282_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and5282_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and5282_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and5282_y0
.names h_u_cla32_and5282_y0 h_u_cla32_and5283_h_u_cla32_and5282_y0
1 1
.names h_u_cla32_and5281_y0 h_u_cla32_and5283_h_u_cla32_and5281_y0
1 1
.subckt and_gate _a=h_u_cla32_and5283_h_u_cla32_and5282_y0 _b=h_u_cla32_and5283_h_u_cla32_and5281_y0 _y0=h_u_cla32_and5283_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and5284_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and5284_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and5284_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and5284_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and5284_y0
.names h_u_cla32_and5284_y0 h_u_cla32_and5285_h_u_cla32_and5284_y0
1 1
.names h_u_cla32_and5283_y0 h_u_cla32_and5285_h_u_cla32_and5283_y0
1 1
.subckt and_gate _a=h_u_cla32_and5285_h_u_cla32_and5284_y0 _b=h_u_cla32_and5285_h_u_cla32_and5283_y0 _y0=h_u_cla32_and5285_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and5286_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and5286_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and5286_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and5286_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and5286_y0
.names h_u_cla32_and5286_y0 h_u_cla32_and5287_h_u_cla32_and5286_y0
1 1
.names h_u_cla32_and5285_y0 h_u_cla32_and5287_h_u_cla32_and5285_y0
1 1
.subckt and_gate _a=h_u_cla32_and5287_h_u_cla32_and5286_y0 _b=h_u_cla32_and5287_h_u_cla32_and5285_y0 _y0=h_u_cla32_and5287_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and5288_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and5288_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and5288_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and5288_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and5288_y0
.names h_u_cla32_and5288_y0 h_u_cla32_and5289_h_u_cla32_and5288_y0
1 1
.names h_u_cla32_and5287_y0 h_u_cla32_and5289_h_u_cla32_and5287_y0
1 1
.subckt and_gate _a=h_u_cla32_and5289_h_u_cla32_and5288_y0 _b=h_u_cla32_and5289_h_u_cla32_and5287_y0 _y0=h_u_cla32_and5289_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and5290_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and5290_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and5290_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and5290_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and5290_y0
.names h_u_cla32_and5290_y0 h_u_cla32_and5291_h_u_cla32_and5290_y0
1 1
.names h_u_cla32_and5289_y0 h_u_cla32_and5291_h_u_cla32_and5289_y0
1 1
.subckt and_gate _a=h_u_cla32_and5291_h_u_cla32_and5290_y0 _b=h_u_cla32_and5291_h_u_cla32_and5289_y0 _y0=h_u_cla32_and5291_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and5292_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and5292_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and5292_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and5292_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and5292_y0
.names h_u_cla32_and5292_y0 h_u_cla32_and5293_h_u_cla32_and5292_y0
1 1
.names h_u_cla32_and5291_y0 h_u_cla32_and5293_h_u_cla32_and5291_y0
1 1
.subckt and_gate _a=h_u_cla32_and5293_h_u_cla32_and5292_y0 _b=h_u_cla32_and5293_h_u_cla32_and5291_y0 _y0=h_u_cla32_and5293_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and5294_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and5294_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and5294_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and5294_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and5294_y0
.names h_u_cla32_and5294_y0 h_u_cla32_and5295_h_u_cla32_and5294_y0
1 1
.names h_u_cla32_and5293_y0 h_u_cla32_and5295_h_u_cla32_and5293_y0
1 1
.subckt and_gate _a=h_u_cla32_and5295_h_u_cla32_and5294_y0 _b=h_u_cla32_and5295_h_u_cla32_and5293_y0 _y0=h_u_cla32_and5295_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and5296_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and5296_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and5296_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and5296_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and5296_y0
.names h_u_cla32_and5296_y0 h_u_cla32_and5297_h_u_cla32_and5296_y0
1 1
.names h_u_cla32_and5295_y0 h_u_cla32_and5297_h_u_cla32_and5295_y0
1 1
.subckt and_gate _a=h_u_cla32_and5297_h_u_cla32_and5296_y0 _b=h_u_cla32_and5297_h_u_cla32_and5295_y0 _y0=h_u_cla32_and5297_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and5298_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and5298_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and5298_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and5298_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and5298_y0
.names h_u_cla32_and5298_y0 h_u_cla32_and5299_h_u_cla32_and5298_y0
1 1
.names h_u_cla32_and5297_y0 h_u_cla32_and5299_h_u_cla32_and5297_y0
1 1
.subckt and_gate _a=h_u_cla32_and5299_h_u_cla32_and5298_y0 _b=h_u_cla32_and5299_h_u_cla32_and5297_y0 _y0=h_u_cla32_and5299_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and5300_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and5300_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and5300_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and5300_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and5300_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and5301_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and5301_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and5301_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and5301_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and5301_y0
.names h_u_cla32_and5301_y0 h_u_cla32_and5302_h_u_cla32_and5301_y0
1 1
.names h_u_cla32_and5300_y0 h_u_cla32_and5302_h_u_cla32_and5300_y0
1 1
.subckt and_gate _a=h_u_cla32_and5302_h_u_cla32_and5301_y0 _b=h_u_cla32_and5302_h_u_cla32_and5300_y0 _y0=h_u_cla32_and5302_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and5303_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and5303_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and5303_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and5303_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and5303_y0
.names h_u_cla32_and5303_y0 h_u_cla32_and5304_h_u_cla32_and5303_y0
1 1
.names h_u_cla32_and5302_y0 h_u_cla32_and5304_h_u_cla32_and5302_y0
1 1
.subckt and_gate _a=h_u_cla32_and5304_h_u_cla32_and5303_y0 _b=h_u_cla32_and5304_h_u_cla32_and5302_y0 _y0=h_u_cla32_and5304_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and5305_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and5305_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and5305_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and5305_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and5305_y0
.names h_u_cla32_and5305_y0 h_u_cla32_and5306_h_u_cla32_and5305_y0
1 1
.names h_u_cla32_and5304_y0 h_u_cla32_and5306_h_u_cla32_and5304_y0
1 1
.subckt and_gate _a=h_u_cla32_and5306_h_u_cla32_and5305_y0 _b=h_u_cla32_and5306_h_u_cla32_and5304_y0 _y0=h_u_cla32_and5306_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and5307_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and5307_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and5307_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and5307_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and5307_y0
.names h_u_cla32_and5307_y0 h_u_cla32_and5308_h_u_cla32_and5307_y0
1 1
.names h_u_cla32_and5306_y0 h_u_cla32_and5308_h_u_cla32_and5306_y0
1 1
.subckt and_gate _a=h_u_cla32_and5308_h_u_cla32_and5307_y0 _b=h_u_cla32_and5308_h_u_cla32_and5306_y0 _y0=h_u_cla32_and5308_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and5309_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and5309_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and5309_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and5309_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and5309_y0
.names h_u_cla32_and5309_y0 h_u_cla32_and5310_h_u_cla32_and5309_y0
1 1
.names h_u_cla32_and5308_y0 h_u_cla32_and5310_h_u_cla32_and5308_y0
1 1
.subckt and_gate _a=h_u_cla32_and5310_h_u_cla32_and5309_y0 _b=h_u_cla32_and5310_h_u_cla32_and5308_y0 _y0=h_u_cla32_and5310_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and5311_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and5311_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and5311_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and5311_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and5311_y0
.names h_u_cla32_and5311_y0 h_u_cla32_and5312_h_u_cla32_and5311_y0
1 1
.names h_u_cla32_and5310_y0 h_u_cla32_and5312_h_u_cla32_and5310_y0
1 1
.subckt and_gate _a=h_u_cla32_and5312_h_u_cla32_and5311_y0 _b=h_u_cla32_and5312_h_u_cla32_and5310_y0 _y0=h_u_cla32_and5312_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and5313_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and5313_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and5313_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and5313_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and5313_y0
.names h_u_cla32_and5313_y0 h_u_cla32_and5314_h_u_cla32_and5313_y0
1 1
.names h_u_cla32_and5312_y0 h_u_cla32_and5314_h_u_cla32_and5312_y0
1 1
.subckt and_gate _a=h_u_cla32_and5314_h_u_cla32_and5313_y0 _b=h_u_cla32_and5314_h_u_cla32_and5312_y0 _y0=h_u_cla32_and5314_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and5315_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and5315_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and5315_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and5315_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and5315_y0
.names h_u_cla32_and5315_y0 h_u_cla32_and5316_h_u_cla32_and5315_y0
1 1
.names h_u_cla32_and5314_y0 h_u_cla32_and5316_h_u_cla32_and5314_y0
1 1
.subckt and_gate _a=h_u_cla32_and5316_h_u_cla32_and5315_y0 _b=h_u_cla32_and5316_h_u_cla32_and5314_y0 _y0=h_u_cla32_and5316_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and5317_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and5317_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and5317_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and5317_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and5317_y0
.names h_u_cla32_and5317_y0 h_u_cla32_and5318_h_u_cla32_and5317_y0
1 1
.names h_u_cla32_and5316_y0 h_u_cla32_and5318_h_u_cla32_and5316_y0
1 1
.subckt and_gate _a=h_u_cla32_and5318_h_u_cla32_and5317_y0 _b=h_u_cla32_and5318_h_u_cla32_and5316_y0 _y0=h_u_cla32_and5318_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and5319_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and5319_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and5319_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and5319_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and5319_y0
.names h_u_cla32_and5319_y0 h_u_cla32_and5320_h_u_cla32_and5319_y0
1 1
.names h_u_cla32_and5318_y0 h_u_cla32_and5320_h_u_cla32_and5318_y0
1 1
.subckt and_gate _a=h_u_cla32_and5320_h_u_cla32_and5319_y0 _b=h_u_cla32_and5320_h_u_cla32_and5318_y0 _y0=h_u_cla32_and5320_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and5321_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and5321_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and5321_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and5321_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and5321_y0
.names h_u_cla32_and5321_y0 h_u_cla32_and5322_h_u_cla32_and5321_y0
1 1
.names h_u_cla32_and5320_y0 h_u_cla32_and5322_h_u_cla32_and5320_y0
1 1
.subckt and_gate _a=h_u_cla32_and5322_h_u_cla32_and5321_y0 _b=h_u_cla32_and5322_h_u_cla32_and5320_y0 _y0=h_u_cla32_and5322_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and5323_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and5323_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and5323_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and5323_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and5323_y0
.names h_u_cla32_and5323_y0 h_u_cla32_and5324_h_u_cla32_and5323_y0
1 1
.names h_u_cla32_and5322_y0 h_u_cla32_and5324_h_u_cla32_and5322_y0
1 1
.subckt and_gate _a=h_u_cla32_and5324_h_u_cla32_and5323_y0 _b=h_u_cla32_and5324_h_u_cla32_and5322_y0 _y0=h_u_cla32_and5324_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and5325_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and5325_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and5325_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and5325_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and5325_y0
.names h_u_cla32_and5325_y0 h_u_cla32_and5326_h_u_cla32_and5325_y0
1 1
.names h_u_cla32_and5324_y0 h_u_cla32_and5326_h_u_cla32_and5324_y0
1 1
.subckt and_gate _a=h_u_cla32_and5326_h_u_cla32_and5325_y0 _b=h_u_cla32_and5326_h_u_cla32_and5324_y0 _y0=h_u_cla32_and5326_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and5327_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and5327_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and5327_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and5327_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and5327_y0
.names h_u_cla32_and5327_y0 h_u_cla32_and5328_h_u_cla32_and5327_y0
1 1
.names h_u_cla32_and5326_y0 h_u_cla32_and5328_h_u_cla32_and5326_y0
1 1
.subckt and_gate _a=h_u_cla32_and5328_h_u_cla32_and5327_y0 _b=h_u_cla32_and5328_h_u_cla32_and5326_y0 _y0=h_u_cla32_and5328_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and5329_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and5329_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and5329_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and5329_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and5329_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and5330_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and5330_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and5330_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and5330_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and5330_y0
.names h_u_cla32_and5330_y0 h_u_cla32_and5331_h_u_cla32_and5330_y0
1 1
.names h_u_cla32_and5329_y0 h_u_cla32_and5331_h_u_cla32_and5329_y0
1 1
.subckt and_gate _a=h_u_cla32_and5331_h_u_cla32_and5330_y0 _b=h_u_cla32_and5331_h_u_cla32_and5329_y0 _y0=h_u_cla32_and5331_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and5332_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and5332_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and5332_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and5332_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and5332_y0
.names h_u_cla32_and5332_y0 h_u_cla32_and5333_h_u_cla32_and5332_y0
1 1
.names h_u_cla32_and5331_y0 h_u_cla32_and5333_h_u_cla32_and5331_y0
1 1
.subckt and_gate _a=h_u_cla32_and5333_h_u_cla32_and5332_y0 _b=h_u_cla32_and5333_h_u_cla32_and5331_y0 _y0=h_u_cla32_and5333_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and5334_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and5334_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and5334_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and5334_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and5334_y0
.names h_u_cla32_and5334_y0 h_u_cla32_and5335_h_u_cla32_and5334_y0
1 1
.names h_u_cla32_and5333_y0 h_u_cla32_and5335_h_u_cla32_and5333_y0
1 1
.subckt and_gate _a=h_u_cla32_and5335_h_u_cla32_and5334_y0 _b=h_u_cla32_and5335_h_u_cla32_and5333_y0 _y0=h_u_cla32_and5335_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and5336_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and5336_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and5336_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and5336_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and5336_y0
.names h_u_cla32_and5336_y0 h_u_cla32_and5337_h_u_cla32_and5336_y0
1 1
.names h_u_cla32_and5335_y0 h_u_cla32_and5337_h_u_cla32_and5335_y0
1 1
.subckt and_gate _a=h_u_cla32_and5337_h_u_cla32_and5336_y0 _b=h_u_cla32_and5337_h_u_cla32_and5335_y0 _y0=h_u_cla32_and5337_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and5338_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and5338_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and5338_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and5338_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and5338_y0
.names h_u_cla32_and5338_y0 h_u_cla32_and5339_h_u_cla32_and5338_y0
1 1
.names h_u_cla32_and5337_y0 h_u_cla32_and5339_h_u_cla32_and5337_y0
1 1
.subckt and_gate _a=h_u_cla32_and5339_h_u_cla32_and5338_y0 _b=h_u_cla32_and5339_h_u_cla32_and5337_y0 _y0=h_u_cla32_and5339_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and5340_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and5340_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and5340_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and5340_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and5340_y0
.names h_u_cla32_and5340_y0 h_u_cla32_and5341_h_u_cla32_and5340_y0
1 1
.names h_u_cla32_and5339_y0 h_u_cla32_and5341_h_u_cla32_and5339_y0
1 1
.subckt and_gate _a=h_u_cla32_and5341_h_u_cla32_and5340_y0 _b=h_u_cla32_and5341_h_u_cla32_and5339_y0 _y0=h_u_cla32_and5341_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and5342_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and5342_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and5342_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and5342_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and5342_y0
.names h_u_cla32_and5342_y0 h_u_cla32_and5343_h_u_cla32_and5342_y0
1 1
.names h_u_cla32_and5341_y0 h_u_cla32_and5343_h_u_cla32_and5341_y0
1 1
.subckt and_gate _a=h_u_cla32_and5343_h_u_cla32_and5342_y0 _b=h_u_cla32_and5343_h_u_cla32_and5341_y0 _y0=h_u_cla32_and5343_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and5344_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and5344_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and5344_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and5344_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and5344_y0
.names h_u_cla32_and5344_y0 h_u_cla32_and5345_h_u_cla32_and5344_y0
1 1
.names h_u_cla32_and5343_y0 h_u_cla32_and5345_h_u_cla32_and5343_y0
1 1
.subckt and_gate _a=h_u_cla32_and5345_h_u_cla32_and5344_y0 _b=h_u_cla32_and5345_h_u_cla32_and5343_y0 _y0=h_u_cla32_and5345_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and5346_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and5346_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and5346_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and5346_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and5346_y0
.names h_u_cla32_and5346_y0 h_u_cla32_and5347_h_u_cla32_and5346_y0
1 1
.names h_u_cla32_and5345_y0 h_u_cla32_and5347_h_u_cla32_and5345_y0
1 1
.subckt and_gate _a=h_u_cla32_and5347_h_u_cla32_and5346_y0 _b=h_u_cla32_and5347_h_u_cla32_and5345_y0 _y0=h_u_cla32_and5347_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and5348_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and5348_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and5348_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and5348_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and5348_y0
.names h_u_cla32_and5348_y0 h_u_cla32_and5349_h_u_cla32_and5348_y0
1 1
.names h_u_cla32_and5347_y0 h_u_cla32_and5349_h_u_cla32_and5347_y0
1 1
.subckt and_gate _a=h_u_cla32_and5349_h_u_cla32_and5348_y0 _b=h_u_cla32_and5349_h_u_cla32_and5347_y0 _y0=h_u_cla32_and5349_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and5350_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and5350_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and5350_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and5350_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and5350_y0
.names h_u_cla32_and5350_y0 h_u_cla32_and5351_h_u_cla32_and5350_y0
1 1
.names h_u_cla32_and5349_y0 h_u_cla32_and5351_h_u_cla32_and5349_y0
1 1
.subckt and_gate _a=h_u_cla32_and5351_h_u_cla32_and5350_y0 _b=h_u_cla32_and5351_h_u_cla32_and5349_y0 _y0=h_u_cla32_and5351_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and5352_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and5352_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and5352_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and5352_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and5352_y0
.names h_u_cla32_and5352_y0 h_u_cla32_and5353_h_u_cla32_and5352_y0
1 1
.names h_u_cla32_and5351_y0 h_u_cla32_and5353_h_u_cla32_and5351_y0
1 1
.subckt and_gate _a=h_u_cla32_and5353_h_u_cla32_and5352_y0 _b=h_u_cla32_and5353_h_u_cla32_and5351_y0 _y0=h_u_cla32_and5353_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and5354_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and5354_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and5354_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and5354_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and5354_y0
.names h_u_cla32_and5354_y0 h_u_cla32_and5355_h_u_cla32_and5354_y0
1 1
.names h_u_cla32_and5353_y0 h_u_cla32_and5355_h_u_cla32_and5353_y0
1 1
.subckt and_gate _a=h_u_cla32_and5355_h_u_cla32_and5354_y0 _b=h_u_cla32_and5355_h_u_cla32_and5353_y0 _y0=h_u_cla32_and5355_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and5356_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and5356_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and5356_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and5356_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and5356_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and5357_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and5357_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and5357_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and5357_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and5357_y0
.names h_u_cla32_and5357_y0 h_u_cla32_and5358_h_u_cla32_and5357_y0
1 1
.names h_u_cla32_and5356_y0 h_u_cla32_and5358_h_u_cla32_and5356_y0
1 1
.subckt and_gate _a=h_u_cla32_and5358_h_u_cla32_and5357_y0 _b=h_u_cla32_and5358_h_u_cla32_and5356_y0 _y0=h_u_cla32_and5358_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and5359_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and5359_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and5359_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and5359_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and5359_y0
.names h_u_cla32_and5359_y0 h_u_cla32_and5360_h_u_cla32_and5359_y0
1 1
.names h_u_cla32_and5358_y0 h_u_cla32_and5360_h_u_cla32_and5358_y0
1 1
.subckt and_gate _a=h_u_cla32_and5360_h_u_cla32_and5359_y0 _b=h_u_cla32_and5360_h_u_cla32_and5358_y0 _y0=h_u_cla32_and5360_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and5361_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and5361_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and5361_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and5361_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and5361_y0
.names h_u_cla32_and5361_y0 h_u_cla32_and5362_h_u_cla32_and5361_y0
1 1
.names h_u_cla32_and5360_y0 h_u_cla32_and5362_h_u_cla32_and5360_y0
1 1
.subckt and_gate _a=h_u_cla32_and5362_h_u_cla32_and5361_y0 _b=h_u_cla32_and5362_h_u_cla32_and5360_y0 _y0=h_u_cla32_and5362_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and5363_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and5363_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and5363_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and5363_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and5363_y0
.names h_u_cla32_and5363_y0 h_u_cla32_and5364_h_u_cla32_and5363_y0
1 1
.names h_u_cla32_and5362_y0 h_u_cla32_and5364_h_u_cla32_and5362_y0
1 1
.subckt and_gate _a=h_u_cla32_and5364_h_u_cla32_and5363_y0 _b=h_u_cla32_and5364_h_u_cla32_and5362_y0 _y0=h_u_cla32_and5364_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and5365_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and5365_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and5365_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and5365_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and5365_y0
.names h_u_cla32_and5365_y0 h_u_cla32_and5366_h_u_cla32_and5365_y0
1 1
.names h_u_cla32_and5364_y0 h_u_cla32_and5366_h_u_cla32_and5364_y0
1 1
.subckt and_gate _a=h_u_cla32_and5366_h_u_cla32_and5365_y0 _b=h_u_cla32_and5366_h_u_cla32_and5364_y0 _y0=h_u_cla32_and5366_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and5367_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and5367_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and5367_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and5367_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and5367_y0
.names h_u_cla32_and5367_y0 h_u_cla32_and5368_h_u_cla32_and5367_y0
1 1
.names h_u_cla32_and5366_y0 h_u_cla32_and5368_h_u_cla32_and5366_y0
1 1
.subckt and_gate _a=h_u_cla32_and5368_h_u_cla32_and5367_y0 _b=h_u_cla32_and5368_h_u_cla32_and5366_y0 _y0=h_u_cla32_and5368_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and5369_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and5369_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and5369_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and5369_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and5369_y0
.names h_u_cla32_and5369_y0 h_u_cla32_and5370_h_u_cla32_and5369_y0
1 1
.names h_u_cla32_and5368_y0 h_u_cla32_and5370_h_u_cla32_and5368_y0
1 1
.subckt and_gate _a=h_u_cla32_and5370_h_u_cla32_and5369_y0 _b=h_u_cla32_and5370_h_u_cla32_and5368_y0 _y0=h_u_cla32_and5370_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and5371_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and5371_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and5371_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and5371_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and5371_y0
.names h_u_cla32_and5371_y0 h_u_cla32_and5372_h_u_cla32_and5371_y0
1 1
.names h_u_cla32_and5370_y0 h_u_cla32_and5372_h_u_cla32_and5370_y0
1 1
.subckt and_gate _a=h_u_cla32_and5372_h_u_cla32_and5371_y0 _b=h_u_cla32_and5372_h_u_cla32_and5370_y0 _y0=h_u_cla32_and5372_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and5373_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and5373_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and5373_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and5373_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and5373_y0
.names h_u_cla32_and5373_y0 h_u_cla32_and5374_h_u_cla32_and5373_y0
1 1
.names h_u_cla32_and5372_y0 h_u_cla32_and5374_h_u_cla32_and5372_y0
1 1
.subckt and_gate _a=h_u_cla32_and5374_h_u_cla32_and5373_y0 _b=h_u_cla32_and5374_h_u_cla32_and5372_y0 _y0=h_u_cla32_and5374_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and5375_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and5375_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and5375_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and5375_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and5375_y0
.names h_u_cla32_and5375_y0 h_u_cla32_and5376_h_u_cla32_and5375_y0
1 1
.names h_u_cla32_and5374_y0 h_u_cla32_and5376_h_u_cla32_and5374_y0
1 1
.subckt and_gate _a=h_u_cla32_and5376_h_u_cla32_and5375_y0 _b=h_u_cla32_and5376_h_u_cla32_and5374_y0 _y0=h_u_cla32_and5376_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and5377_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and5377_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and5377_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and5377_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and5377_y0
.names h_u_cla32_and5377_y0 h_u_cla32_and5378_h_u_cla32_and5377_y0
1 1
.names h_u_cla32_and5376_y0 h_u_cla32_and5378_h_u_cla32_and5376_y0
1 1
.subckt and_gate _a=h_u_cla32_and5378_h_u_cla32_and5377_y0 _b=h_u_cla32_and5378_h_u_cla32_and5376_y0 _y0=h_u_cla32_and5378_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and5379_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and5379_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and5379_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and5379_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and5379_y0
.names h_u_cla32_and5379_y0 h_u_cla32_and5380_h_u_cla32_and5379_y0
1 1
.names h_u_cla32_and5378_y0 h_u_cla32_and5380_h_u_cla32_and5378_y0
1 1
.subckt and_gate _a=h_u_cla32_and5380_h_u_cla32_and5379_y0 _b=h_u_cla32_and5380_h_u_cla32_and5378_y0 _y0=h_u_cla32_and5380_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and5381_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and5381_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and5381_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and5381_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and5381_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and5382_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and5382_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and5382_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and5382_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and5382_y0
.names h_u_cla32_and5382_y0 h_u_cla32_and5383_h_u_cla32_and5382_y0
1 1
.names h_u_cla32_and5381_y0 h_u_cla32_and5383_h_u_cla32_and5381_y0
1 1
.subckt and_gate _a=h_u_cla32_and5383_h_u_cla32_and5382_y0 _b=h_u_cla32_and5383_h_u_cla32_and5381_y0 _y0=h_u_cla32_and5383_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and5384_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and5384_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and5384_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and5384_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and5384_y0
.names h_u_cla32_and5384_y0 h_u_cla32_and5385_h_u_cla32_and5384_y0
1 1
.names h_u_cla32_and5383_y0 h_u_cla32_and5385_h_u_cla32_and5383_y0
1 1
.subckt and_gate _a=h_u_cla32_and5385_h_u_cla32_and5384_y0 _b=h_u_cla32_and5385_h_u_cla32_and5383_y0 _y0=h_u_cla32_and5385_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and5386_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and5386_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and5386_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and5386_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and5386_y0
.names h_u_cla32_and5386_y0 h_u_cla32_and5387_h_u_cla32_and5386_y0
1 1
.names h_u_cla32_and5385_y0 h_u_cla32_and5387_h_u_cla32_and5385_y0
1 1
.subckt and_gate _a=h_u_cla32_and5387_h_u_cla32_and5386_y0 _b=h_u_cla32_and5387_h_u_cla32_and5385_y0 _y0=h_u_cla32_and5387_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and5388_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and5388_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and5388_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and5388_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and5388_y0
.names h_u_cla32_and5388_y0 h_u_cla32_and5389_h_u_cla32_and5388_y0
1 1
.names h_u_cla32_and5387_y0 h_u_cla32_and5389_h_u_cla32_and5387_y0
1 1
.subckt and_gate _a=h_u_cla32_and5389_h_u_cla32_and5388_y0 _b=h_u_cla32_and5389_h_u_cla32_and5387_y0 _y0=h_u_cla32_and5389_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and5390_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and5390_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and5390_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and5390_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and5390_y0
.names h_u_cla32_and5390_y0 h_u_cla32_and5391_h_u_cla32_and5390_y0
1 1
.names h_u_cla32_and5389_y0 h_u_cla32_and5391_h_u_cla32_and5389_y0
1 1
.subckt and_gate _a=h_u_cla32_and5391_h_u_cla32_and5390_y0 _b=h_u_cla32_and5391_h_u_cla32_and5389_y0 _y0=h_u_cla32_and5391_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and5392_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and5392_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and5392_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and5392_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and5392_y0
.names h_u_cla32_and5392_y0 h_u_cla32_and5393_h_u_cla32_and5392_y0
1 1
.names h_u_cla32_and5391_y0 h_u_cla32_and5393_h_u_cla32_and5391_y0
1 1
.subckt and_gate _a=h_u_cla32_and5393_h_u_cla32_and5392_y0 _b=h_u_cla32_and5393_h_u_cla32_and5391_y0 _y0=h_u_cla32_and5393_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and5394_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and5394_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and5394_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and5394_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and5394_y0
.names h_u_cla32_and5394_y0 h_u_cla32_and5395_h_u_cla32_and5394_y0
1 1
.names h_u_cla32_and5393_y0 h_u_cla32_and5395_h_u_cla32_and5393_y0
1 1
.subckt and_gate _a=h_u_cla32_and5395_h_u_cla32_and5394_y0 _b=h_u_cla32_and5395_h_u_cla32_and5393_y0 _y0=h_u_cla32_and5395_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and5396_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and5396_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and5396_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and5396_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and5396_y0
.names h_u_cla32_and5396_y0 h_u_cla32_and5397_h_u_cla32_and5396_y0
1 1
.names h_u_cla32_and5395_y0 h_u_cla32_and5397_h_u_cla32_and5395_y0
1 1
.subckt and_gate _a=h_u_cla32_and5397_h_u_cla32_and5396_y0 _b=h_u_cla32_and5397_h_u_cla32_and5395_y0 _y0=h_u_cla32_and5397_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and5398_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and5398_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and5398_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and5398_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and5398_y0
.names h_u_cla32_and5398_y0 h_u_cla32_and5399_h_u_cla32_and5398_y0
1 1
.names h_u_cla32_and5397_y0 h_u_cla32_and5399_h_u_cla32_and5397_y0
1 1
.subckt and_gate _a=h_u_cla32_and5399_h_u_cla32_and5398_y0 _b=h_u_cla32_and5399_h_u_cla32_and5397_y0 _y0=h_u_cla32_and5399_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and5400_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and5400_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and5400_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and5400_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and5400_y0
.names h_u_cla32_and5400_y0 h_u_cla32_and5401_h_u_cla32_and5400_y0
1 1
.names h_u_cla32_and5399_y0 h_u_cla32_and5401_h_u_cla32_and5399_y0
1 1
.subckt and_gate _a=h_u_cla32_and5401_h_u_cla32_and5400_y0 _b=h_u_cla32_and5401_h_u_cla32_and5399_y0 _y0=h_u_cla32_and5401_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and5402_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and5402_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and5402_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and5402_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and5402_y0
.names h_u_cla32_and5402_y0 h_u_cla32_and5403_h_u_cla32_and5402_y0
1 1
.names h_u_cla32_and5401_y0 h_u_cla32_and5403_h_u_cla32_and5401_y0
1 1
.subckt and_gate _a=h_u_cla32_and5403_h_u_cla32_and5402_y0 _b=h_u_cla32_and5403_h_u_cla32_and5401_y0 _y0=h_u_cla32_and5403_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and5404_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and5404_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and5404_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and5404_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and5404_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and5405_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and5405_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and5405_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and5405_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and5405_y0
.names h_u_cla32_and5405_y0 h_u_cla32_and5406_h_u_cla32_and5405_y0
1 1
.names h_u_cla32_and5404_y0 h_u_cla32_and5406_h_u_cla32_and5404_y0
1 1
.subckt and_gate _a=h_u_cla32_and5406_h_u_cla32_and5405_y0 _b=h_u_cla32_and5406_h_u_cla32_and5404_y0 _y0=h_u_cla32_and5406_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and5407_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and5407_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and5407_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and5407_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and5407_y0
.names h_u_cla32_and5407_y0 h_u_cla32_and5408_h_u_cla32_and5407_y0
1 1
.names h_u_cla32_and5406_y0 h_u_cla32_and5408_h_u_cla32_and5406_y0
1 1
.subckt and_gate _a=h_u_cla32_and5408_h_u_cla32_and5407_y0 _b=h_u_cla32_and5408_h_u_cla32_and5406_y0 _y0=h_u_cla32_and5408_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and5409_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and5409_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and5409_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and5409_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and5409_y0
.names h_u_cla32_and5409_y0 h_u_cla32_and5410_h_u_cla32_and5409_y0
1 1
.names h_u_cla32_and5408_y0 h_u_cla32_and5410_h_u_cla32_and5408_y0
1 1
.subckt and_gate _a=h_u_cla32_and5410_h_u_cla32_and5409_y0 _b=h_u_cla32_and5410_h_u_cla32_and5408_y0 _y0=h_u_cla32_and5410_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and5411_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and5411_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and5411_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and5411_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and5411_y0
.names h_u_cla32_and5411_y0 h_u_cla32_and5412_h_u_cla32_and5411_y0
1 1
.names h_u_cla32_and5410_y0 h_u_cla32_and5412_h_u_cla32_and5410_y0
1 1
.subckt and_gate _a=h_u_cla32_and5412_h_u_cla32_and5411_y0 _b=h_u_cla32_and5412_h_u_cla32_and5410_y0 _y0=h_u_cla32_and5412_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and5413_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and5413_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and5413_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and5413_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and5413_y0
.names h_u_cla32_and5413_y0 h_u_cla32_and5414_h_u_cla32_and5413_y0
1 1
.names h_u_cla32_and5412_y0 h_u_cla32_and5414_h_u_cla32_and5412_y0
1 1
.subckt and_gate _a=h_u_cla32_and5414_h_u_cla32_and5413_y0 _b=h_u_cla32_and5414_h_u_cla32_and5412_y0 _y0=h_u_cla32_and5414_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and5415_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and5415_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and5415_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and5415_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and5415_y0
.names h_u_cla32_and5415_y0 h_u_cla32_and5416_h_u_cla32_and5415_y0
1 1
.names h_u_cla32_and5414_y0 h_u_cla32_and5416_h_u_cla32_and5414_y0
1 1
.subckt and_gate _a=h_u_cla32_and5416_h_u_cla32_and5415_y0 _b=h_u_cla32_and5416_h_u_cla32_and5414_y0 _y0=h_u_cla32_and5416_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and5417_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and5417_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and5417_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and5417_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and5417_y0
.names h_u_cla32_and5417_y0 h_u_cla32_and5418_h_u_cla32_and5417_y0
1 1
.names h_u_cla32_and5416_y0 h_u_cla32_and5418_h_u_cla32_and5416_y0
1 1
.subckt and_gate _a=h_u_cla32_and5418_h_u_cla32_and5417_y0 _b=h_u_cla32_and5418_h_u_cla32_and5416_y0 _y0=h_u_cla32_and5418_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and5419_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and5419_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and5419_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and5419_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and5419_y0
.names h_u_cla32_and5419_y0 h_u_cla32_and5420_h_u_cla32_and5419_y0
1 1
.names h_u_cla32_and5418_y0 h_u_cla32_and5420_h_u_cla32_and5418_y0
1 1
.subckt and_gate _a=h_u_cla32_and5420_h_u_cla32_and5419_y0 _b=h_u_cla32_and5420_h_u_cla32_and5418_y0 _y0=h_u_cla32_and5420_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and5421_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and5421_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and5421_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and5421_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and5421_y0
.names h_u_cla32_and5421_y0 h_u_cla32_and5422_h_u_cla32_and5421_y0
1 1
.names h_u_cla32_and5420_y0 h_u_cla32_and5422_h_u_cla32_and5420_y0
1 1
.subckt and_gate _a=h_u_cla32_and5422_h_u_cla32_and5421_y0 _b=h_u_cla32_and5422_h_u_cla32_and5420_y0 _y0=h_u_cla32_and5422_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and5423_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and5423_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and5423_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and5423_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and5423_y0
.names h_u_cla32_and5423_y0 h_u_cla32_and5424_h_u_cla32_and5423_y0
1 1
.names h_u_cla32_and5422_y0 h_u_cla32_and5424_h_u_cla32_and5422_y0
1 1
.subckt and_gate _a=h_u_cla32_and5424_h_u_cla32_and5423_y0 _b=h_u_cla32_and5424_h_u_cla32_and5422_y0 _y0=h_u_cla32_and5424_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and5425_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and5425_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and5425_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and5425_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and5425_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and5426_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and5426_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and5426_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and5426_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and5426_y0
.names h_u_cla32_and5426_y0 h_u_cla32_and5427_h_u_cla32_and5426_y0
1 1
.names h_u_cla32_and5425_y0 h_u_cla32_and5427_h_u_cla32_and5425_y0
1 1
.subckt and_gate _a=h_u_cla32_and5427_h_u_cla32_and5426_y0 _b=h_u_cla32_and5427_h_u_cla32_and5425_y0 _y0=h_u_cla32_and5427_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and5428_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and5428_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and5428_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and5428_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and5428_y0
.names h_u_cla32_and5428_y0 h_u_cla32_and5429_h_u_cla32_and5428_y0
1 1
.names h_u_cla32_and5427_y0 h_u_cla32_and5429_h_u_cla32_and5427_y0
1 1
.subckt and_gate _a=h_u_cla32_and5429_h_u_cla32_and5428_y0 _b=h_u_cla32_and5429_h_u_cla32_and5427_y0 _y0=h_u_cla32_and5429_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and5430_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and5430_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and5430_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and5430_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and5430_y0
.names h_u_cla32_and5430_y0 h_u_cla32_and5431_h_u_cla32_and5430_y0
1 1
.names h_u_cla32_and5429_y0 h_u_cla32_and5431_h_u_cla32_and5429_y0
1 1
.subckt and_gate _a=h_u_cla32_and5431_h_u_cla32_and5430_y0 _b=h_u_cla32_and5431_h_u_cla32_and5429_y0 _y0=h_u_cla32_and5431_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and5432_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and5432_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and5432_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and5432_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and5432_y0
.names h_u_cla32_and5432_y0 h_u_cla32_and5433_h_u_cla32_and5432_y0
1 1
.names h_u_cla32_and5431_y0 h_u_cla32_and5433_h_u_cla32_and5431_y0
1 1
.subckt and_gate _a=h_u_cla32_and5433_h_u_cla32_and5432_y0 _b=h_u_cla32_and5433_h_u_cla32_and5431_y0 _y0=h_u_cla32_and5433_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and5434_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and5434_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and5434_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and5434_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and5434_y0
.names h_u_cla32_and5434_y0 h_u_cla32_and5435_h_u_cla32_and5434_y0
1 1
.names h_u_cla32_and5433_y0 h_u_cla32_and5435_h_u_cla32_and5433_y0
1 1
.subckt and_gate _a=h_u_cla32_and5435_h_u_cla32_and5434_y0 _b=h_u_cla32_and5435_h_u_cla32_and5433_y0 _y0=h_u_cla32_and5435_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and5436_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and5436_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and5436_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and5436_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and5436_y0
.names h_u_cla32_and5436_y0 h_u_cla32_and5437_h_u_cla32_and5436_y0
1 1
.names h_u_cla32_and5435_y0 h_u_cla32_and5437_h_u_cla32_and5435_y0
1 1
.subckt and_gate _a=h_u_cla32_and5437_h_u_cla32_and5436_y0 _b=h_u_cla32_and5437_h_u_cla32_and5435_y0 _y0=h_u_cla32_and5437_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and5438_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and5438_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and5438_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and5438_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and5438_y0
.names h_u_cla32_and5438_y0 h_u_cla32_and5439_h_u_cla32_and5438_y0
1 1
.names h_u_cla32_and5437_y0 h_u_cla32_and5439_h_u_cla32_and5437_y0
1 1
.subckt and_gate _a=h_u_cla32_and5439_h_u_cla32_and5438_y0 _b=h_u_cla32_and5439_h_u_cla32_and5437_y0 _y0=h_u_cla32_and5439_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and5440_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and5440_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and5440_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and5440_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and5440_y0
.names h_u_cla32_and5440_y0 h_u_cla32_and5441_h_u_cla32_and5440_y0
1 1
.names h_u_cla32_and5439_y0 h_u_cla32_and5441_h_u_cla32_and5439_y0
1 1
.subckt and_gate _a=h_u_cla32_and5441_h_u_cla32_and5440_y0 _b=h_u_cla32_and5441_h_u_cla32_and5439_y0 _y0=h_u_cla32_and5441_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and5442_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and5442_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and5442_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and5442_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and5442_y0
.names h_u_cla32_and5442_y0 h_u_cla32_and5443_h_u_cla32_and5442_y0
1 1
.names h_u_cla32_and5441_y0 h_u_cla32_and5443_h_u_cla32_and5441_y0
1 1
.subckt and_gate _a=h_u_cla32_and5443_h_u_cla32_and5442_y0 _b=h_u_cla32_and5443_h_u_cla32_and5441_y0 _y0=h_u_cla32_and5443_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and5444_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and5444_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and5444_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and5444_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and5444_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and5445_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and5445_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and5445_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and5445_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and5445_y0
.names h_u_cla32_and5445_y0 h_u_cla32_and5446_h_u_cla32_and5445_y0
1 1
.names h_u_cla32_and5444_y0 h_u_cla32_and5446_h_u_cla32_and5444_y0
1 1
.subckt and_gate _a=h_u_cla32_and5446_h_u_cla32_and5445_y0 _b=h_u_cla32_and5446_h_u_cla32_and5444_y0 _y0=h_u_cla32_and5446_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and5447_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and5447_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and5447_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and5447_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and5447_y0
.names h_u_cla32_and5447_y0 h_u_cla32_and5448_h_u_cla32_and5447_y0
1 1
.names h_u_cla32_and5446_y0 h_u_cla32_and5448_h_u_cla32_and5446_y0
1 1
.subckt and_gate _a=h_u_cla32_and5448_h_u_cla32_and5447_y0 _b=h_u_cla32_and5448_h_u_cla32_and5446_y0 _y0=h_u_cla32_and5448_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and5449_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and5449_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and5449_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and5449_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and5449_y0
.names h_u_cla32_and5449_y0 h_u_cla32_and5450_h_u_cla32_and5449_y0
1 1
.names h_u_cla32_and5448_y0 h_u_cla32_and5450_h_u_cla32_and5448_y0
1 1
.subckt and_gate _a=h_u_cla32_and5450_h_u_cla32_and5449_y0 _b=h_u_cla32_and5450_h_u_cla32_and5448_y0 _y0=h_u_cla32_and5450_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and5451_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and5451_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and5451_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and5451_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and5451_y0
.names h_u_cla32_and5451_y0 h_u_cla32_and5452_h_u_cla32_and5451_y0
1 1
.names h_u_cla32_and5450_y0 h_u_cla32_and5452_h_u_cla32_and5450_y0
1 1
.subckt and_gate _a=h_u_cla32_and5452_h_u_cla32_and5451_y0 _b=h_u_cla32_and5452_h_u_cla32_and5450_y0 _y0=h_u_cla32_and5452_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and5453_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and5453_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and5453_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and5453_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and5453_y0
.names h_u_cla32_and5453_y0 h_u_cla32_and5454_h_u_cla32_and5453_y0
1 1
.names h_u_cla32_and5452_y0 h_u_cla32_and5454_h_u_cla32_and5452_y0
1 1
.subckt and_gate _a=h_u_cla32_and5454_h_u_cla32_and5453_y0 _b=h_u_cla32_and5454_h_u_cla32_and5452_y0 _y0=h_u_cla32_and5454_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and5455_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and5455_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and5455_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and5455_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and5455_y0
.names h_u_cla32_and5455_y0 h_u_cla32_and5456_h_u_cla32_and5455_y0
1 1
.names h_u_cla32_and5454_y0 h_u_cla32_and5456_h_u_cla32_and5454_y0
1 1
.subckt and_gate _a=h_u_cla32_and5456_h_u_cla32_and5455_y0 _b=h_u_cla32_and5456_h_u_cla32_and5454_y0 _y0=h_u_cla32_and5456_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and5457_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and5457_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and5457_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and5457_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and5457_y0
.names h_u_cla32_and5457_y0 h_u_cla32_and5458_h_u_cla32_and5457_y0
1 1
.names h_u_cla32_and5456_y0 h_u_cla32_and5458_h_u_cla32_and5456_y0
1 1
.subckt and_gate _a=h_u_cla32_and5458_h_u_cla32_and5457_y0 _b=h_u_cla32_and5458_h_u_cla32_and5456_y0 _y0=h_u_cla32_and5458_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and5459_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and5459_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and5459_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and5459_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and5459_y0
.names h_u_cla32_and5459_y0 h_u_cla32_and5460_h_u_cla32_and5459_y0
1 1
.names h_u_cla32_and5458_y0 h_u_cla32_and5460_h_u_cla32_and5458_y0
1 1
.subckt and_gate _a=h_u_cla32_and5460_h_u_cla32_and5459_y0 _b=h_u_cla32_and5460_h_u_cla32_and5458_y0 _y0=h_u_cla32_and5460_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and5461_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and5461_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and5461_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and5461_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and5461_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and5462_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and5462_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and5462_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and5462_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and5462_y0
.names h_u_cla32_and5462_y0 h_u_cla32_and5463_h_u_cla32_and5462_y0
1 1
.names h_u_cla32_and5461_y0 h_u_cla32_and5463_h_u_cla32_and5461_y0
1 1
.subckt and_gate _a=h_u_cla32_and5463_h_u_cla32_and5462_y0 _b=h_u_cla32_and5463_h_u_cla32_and5461_y0 _y0=h_u_cla32_and5463_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and5464_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and5464_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and5464_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and5464_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and5464_y0
.names h_u_cla32_and5464_y0 h_u_cla32_and5465_h_u_cla32_and5464_y0
1 1
.names h_u_cla32_and5463_y0 h_u_cla32_and5465_h_u_cla32_and5463_y0
1 1
.subckt and_gate _a=h_u_cla32_and5465_h_u_cla32_and5464_y0 _b=h_u_cla32_and5465_h_u_cla32_and5463_y0 _y0=h_u_cla32_and5465_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and5466_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and5466_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and5466_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and5466_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and5466_y0
.names h_u_cla32_and5466_y0 h_u_cla32_and5467_h_u_cla32_and5466_y0
1 1
.names h_u_cla32_and5465_y0 h_u_cla32_and5467_h_u_cla32_and5465_y0
1 1
.subckt and_gate _a=h_u_cla32_and5467_h_u_cla32_and5466_y0 _b=h_u_cla32_and5467_h_u_cla32_and5465_y0 _y0=h_u_cla32_and5467_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and5468_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and5468_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and5468_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and5468_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and5468_y0
.names h_u_cla32_and5468_y0 h_u_cla32_and5469_h_u_cla32_and5468_y0
1 1
.names h_u_cla32_and5467_y0 h_u_cla32_and5469_h_u_cla32_and5467_y0
1 1
.subckt and_gate _a=h_u_cla32_and5469_h_u_cla32_and5468_y0 _b=h_u_cla32_and5469_h_u_cla32_and5467_y0 _y0=h_u_cla32_and5469_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and5470_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and5470_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and5470_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and5470_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and5470_y0
.names h_u_cla32_and5470_y0 h_u_cla32_and5471_h_u_cla32_and5470_y0
1 1
.names h_u_cla32_and5469_y0 h_u_cla32_and5471_h_u_cla32_and5469_y0
1 1
.subckt and_gate _a=h_u_cla32_and5471_h_u_cla32_and5470_y0 _b=h_u_cla32_and5471_h_u_cla32_and5469_y0 _y0=h_u_cla32_and5471_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and5472_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and5472_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and5472_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and5472_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and5472_y0
.names h_u_cla32_and5472_y0 h_u_cla32_and5473_h_u_cla32_and5472_y0
1 1
.names h_u_cla32_and5471_y0 h_u_cla32_and5473_h_u_cla32_and5471_y0
1 1
.subckt and_gate _a=h_u_cla32_and5473_h_u_cla32_and5472_y0 _b=h_u_cla32_and5473_h_u_cla32_and5471_y0 _y0=h_u_cla32_and5473_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and5474_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and5474_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and5474_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and5474_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and5474_y0
.names h_u_cla32_and5474_y0 h_u_cla32_and5475_h_u_cla32_and5474_y0
1 1
.names h_u_cla32_and5473_y0 h_u_cla32_and5475_h_u_cla32_and5473_y0
1 1
.subckt and_gate _a=h_u_cla32_and5475_h_u_cla32_and5474_y0 _b=h_u_cla32_and5475_h_u_cla32_and5473_y0 _y0=h_u_cla32_and5475_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and5476_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and5476_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and5476_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and5476_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and5476_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and5477_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and5477_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and5477_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and5477_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and5477_y0
.names h_u_cla32_and5477_y0 h_u_cla32_and5478_h_u_cla32_and5477_y0
1 1
.names h_u_cla32_and5476_y0 h_u_cla32_and5478_h_u_cla32_and5476_y0
1 1
.subckt and_gate _a=h_u_cla32_and5478_h_u_cla32_and5477_y0 _b=h_u_cla32_and5478_h_u_cla32_and5476_y0 _y0=h_u_cla32_and5478_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and5479_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and5479_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and5479_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and5479_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and5479_y0
.names h_u_cla32_and5479_y0 h_u_cla32_and5480_h_u_cla32_and5479_y0
1 1
.names h_u_cla32_and5478_y0 h_u_cla32_and5480_h_u_cla32_and5478_y0
1 1
.subckt and_gate _a=h_u_cla32_and5480_h_u_cla32_and5479_y0 _b=h_u_cla32_and5480_h_u_cla32_and5478_y0 _y0=h_u_cla32_and5480_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and5481_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and5481_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and5481_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and5481_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and5481_y0
.names h_u_cla32_and5481_y0 h_u_cla32_and5482_h_u_cla32_and5481_y0
1 1
.names h_u_cla32_and5480_y0 h_u_cla32_and5482_h_u_cla32_and5480_y0
1 1
.subckt and_gate _a=h_u_cla32_and5482_h_u_cla32_and5481_y0 _b=h_u_cla32_and5482_h_u_cla32_and5480_y0 _y0=h_u_cla32_and5482_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and5483_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and5483_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and5483_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and5483_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and5483_y0
.names h_u_cla32_and5483_y0 h_u_cla32_and5484_h_u_cla32_and5483_y0
1 1
.names h_u_cla32_and5482_y0 h_u_cla32_and5484_h_u_cla32_and5482_y0
1 1
.subckt and_gate _a=h_u_cla32_and5484_h_u_cla32_and5483_y0 _b=h_u_cla32_and5484_h_u_cla32_and5482_y0 _y0=h_u_cla32_and5484_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and5485_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and5485_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and5485_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and5485_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and5485_y0
.names h_u_cla32_and5485_y0 h_u_cla32_and5486_h_u_cla32_and5485_y0
1 1
.names h_u_cla32_and5484_y0 h_u_cla32_and5486_h_u_cla32_and5484_y0
1 1
.subckt and_gate _a=h_u_cla32_and5486_h_u_cla32_and5485_y0 _b=h_u_cla32_and5486_h_u_cla32_and5484_y0 _y0=h_u_cla32_and5486_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and5487_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and5487_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and5487_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and5487_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and5487_y0
.names h_u_cla32_and5487_y0 h_u_cla32_and5488_h_u_cla32_and5487_y0
1 1
.names h_u_cla32_and5486_y0 h_u_cla32_and5488_h_u_cla32_and5486_y0
1 1
.subckt and_gate _a=h_u_cla32_and5488_h_u_cla32_and5487_y0 _b=h_u_cla32_and5488_h_u_cla32_and5486_y0 _y0=h_u_cla32_and5488_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and5489_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and5489_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and5489_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and5489_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and5489_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and5490_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and5490_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and5490_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and5490_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and5490_y0
.names h_u_cla32_and5490_y0 h_u_cla32_and5491_h_u_cla32_and5490_y0
1 1
.names h_u_cla32_and5489_y0 h_u_cla32_and5491_h_u_cla32_and5489_y0
1 1
.subckt and_gate _a=h_u_cla32_and5491_h_u_cla32_and5490_y0 _b=h_u_cla32_and5491_h_u_cla32_and5489_y0 _y0=h_u_cla32_and5491_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and5492_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and5492_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and5492_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and5492_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and5492_y0
.names h_u_cla32_and5492_y0 h_u_cla32_and5493_h_u_cla32_and5492_y0
1 1
.names h_u_cla32_and5491_y0 h_u_cla32_and5493_h_u_cla32_and5491_y0
1 1
.subckt and_gate _a=h_u_cla32_and5493_h_u_cla32_and5492_y0 _b=h_u_cla32_and5493_h_u_cla32_and5491_y0 _y0=h_u_cla32_and5493_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and5494_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and5494_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and5494_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and5494_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and5494_y0
.names h_u_cla32_and5494_y0 h_u_cla32_and5495_h_u_cla32_and5494_y0
1 1
.names h_u_cla32_and5493_y0 h_u_cla32_and5495_h_u_cla32_and5493_y0
1 1
.subckt and_gate _a=h_u_cla32_and5495_h_u_cla32_and5494_y0 _b=h_u_cla32_and5495_h_u_cla32_and5493_y0 _y0=h_u_cla32_and5495_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and5496_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and5496_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and5496_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and5496_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and5496_y0
.names h_u_cla32_and5496_y0 h_u_cla32_and5497_h_u_cla32_and5496_y0
1 1
.names h_u_cla32_and5495_y0 h_u_cla32_and5497_h_u_cla32_and5495_y0
1 1
.subckt and_gate _a=h_u_cla32_and5497_h_u_cla32_and5496_y0 _b=h_u_cla32_and5497_h_u_cla32_and5495_y0 _y0=h_u_cla32_and5497_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and5498_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and5498_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and5498_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and5498_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and5498_y0
.names h_u_cla32_and5498_y0 h_u_cla32_and5499_h_u_cla32_and5498_y0
1 1
.names h_u_cla32_and5497_y0 h_u_cla32_and5499_h_u_cla32_and5497_y0
1 1
.subckt and_gate _a=h_u_cla32_and5499_h_u_cla32_and5498_y0 _b=h_u_cla32_and5499_h_u_cla32_and5497_y0 _y0=h_u_cla32_and5499_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and5500_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and5500_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and5500_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and5500_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and5500_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and5501_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and5501_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and5501_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and5501_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and5501_y0
.names h_u_cla32_and5501_y0 h_u_cla32_and5502_h_u_cla32_and5501_y0
1 1
.names h_u_cla32_and5500_y0 h_u_cla32_and5502_h_u_cla32_and5500_y0
1 1
.subckt and_gate _a=h_u_cla32_and5502_h_u_cla32_and5501_y0 _b=h_u_cla32_and5502_h_u_cla32_and5500_y0 _y0=h_u_cla32_and5502_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and5503_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and5503_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and5503_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and5503_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and5503_y0
.names h_u_cla32_and5503_y0 h_u_cla32_and5504_h_u_cla32_and5503_y0
1 1
.names h_u_cla32_and5502_y0 h_u_cla32_and5504_h_u_cla32_and5502_y0
1 1
.subckt and_gate _a=h_u_cla32_and5504_h_u_cla32_and5503_y0 _b=h_u_cla32_and5504_h_u_cla32_and5502_y0 _y0=h_u_cla32_and5504_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and5505_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and5505_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and5505_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and5505_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and5505_y0
.names h_u_cla32_and5505_y0 h_u_cla32_and5506_h_u_cla32_and5505_y0
1 1
.names h_u_cla32_and5504_y0 h_u_cla32_and5506_h_u_cla32_and5504_y0
1 1
.subckt and_gate _a=h_u_cla32_and5506_h_u_cla32_and5505_y0 _b=h_u_cla32_and5506_h_u_cla32_and5504_y0 _y0=h_u_cla32_and5506_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and5507_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and5507_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and5507_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and5507_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and5507_y0
.names h_u_cla32_and5507_y0 h_u_cla32_and5508_h_u_cla32_and5507_y0
1 1
.names h_u_cla32_and5506_y0 h_u_cla32_and5508_h_u_cla32_and5506_y0
1 1
.subckt and_gate _a=h_u_cla32_and5508_h_u_cla32_and5507_y0 _b=h_u_cla32_and5508_h_u_cla32_and5506_y0 _y0=h_u_cla32_and5508_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and5509_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and5509_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and5509_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and5509_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and5509_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and5510_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and5510_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and5510_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and5510_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and5510_y0
.names h_u_cla32_and5510_y0 h_u_cla32_and5511_h_u_cla32_and5510_y0
1 1
.names h_u_cla32_and5509_y0 h_u_cla32_and5511_h_u_cla32_and5509_y0
1 1
.subckt and_gate _a=h_u_cla32_and5511_h_u_cla32_and5510_y0 _b=h_u_cla32_and5511_h_u_cla32_and5509_y0 _y0=h_u_cla32_and5511_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and5512_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and5512_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and5512_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and5512_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and5512_y0
.names h_u_cla32_and5512_y0 h_u_cla32_and5513_h_u_cla32_and5512_y0
1 1
.names h_u_cla32_and5511_y0 h_u_cla32_and5513_h_u_cla32_and5511_y0
1 1
.subckt and_gate _a=h_u_cla32_and5513_h_u_cla32_and5512_y0 _b=h_u_cla32_and5513_h_u_cla32_and5511_y0 _y0=h_u_cla32_and5513_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and5514_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and5514_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and5514_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and5514_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and5514_y0
.names h_u_cla32_and5514_y0 h_u_cla32_and5515_h_u_cla32_and5514_y0
1 1
.names h_u_cla32_and5513_y0 h_u_cla32_and5515_h_u_cla32_and5513_y0
1 1
.subckt and_gate _a=h_u_cla32_and5515_h_u_cla32_and5514_y0 _b=h_u_cla32_and5515_h_u_cla32_and5513_y0 _y0=h_u_cla32_and5515_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and5516_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and5516_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and5516_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and5516_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and5516_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and5517_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and5517_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and5517_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and5517_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and5517_y0
.names h_u_cla32_and5517_y0 h_u_cla32_and5518_h_u_cla32_and5517_y0
1 1
.names h_u_cla32_and5516_y0 h_u_cla32_and5518_h_u_cla32_and5516_y0
1 1
.subckt and_gate _a=h_u_cla32_and5518_h_u_cla32_and5517_y0 _b=h_u_cla32_and5518_h_u_cla32_and5516_y0 _y0=h_u_cla32_and5518_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and5519_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and5519_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and5519_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and5519_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and5519_y0
.names h_u_cla32_and5519_y0 h_u_cla32_and5520_h_u_cla32_and5519_y0
1 1
.names h_u_cla32_and5518_y0 h_u_cla32_and5520_h_u_cla32_and5518_y0
1 1
.subckt and_gate _a=h_u_cla32_and5520_h_u_cla32_and5519_y0 _b=h_u_cla32_and5520_h_u_cla32_and5518_y0 _y0=h_u_cla32_and5520_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and5521_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic22_y1 h_u_cla32_and5521_h_u_cla32_pg_logic22_y1
1 1
.subckt and_gate _a=h_u_cla32_and5521_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and5521_h_u_cla32_pg_logic22_y1 _y0=h_u_cla32_and5521_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and5522_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic22_y1 h_u_cla32_and5522_h_u_cla32_pg_logic22_y1
1 1
.subckt and_gate _a=h_u_cla32_and5522_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and5522_h_u_cla32_pg_logic22_y1 _y0=h_u_cla32_and5522_y0
.names h_u_cla32_and5522_y0 h_u_cla32_and5523_h_u_cla32_and5522_y0
1 1
.names h_u_cla32_and5521_y0 h_u_cla32_and5523_h_u_cla32_and5521_y0
1 1
.subckt and_gate _a=h_u_cla32_and5523_h_u_cla32_and5522_y0 _b=h_u_cla32_and5523_h_u_cla32_and5521_y0 _y0=h_u_cla32_and5523_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and5524_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic23_y1 h_u_cla32_and5524_h_u_cla32_pg_logic23_y1
1 1
.subckt and_gate _a=h_u_cla32_and5524_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and5524_h_u_cla32_pg_logic23_y1 _y0=h_u_cla32_and5524_y0
.names h_u_cla32_and5524_y0 h_u_cla32_or300_h_u_cla32_and5524_y0
1 1
.names h_u_cla32_and4948_y0 h_u_cla32_or300_h_u_cla32_and4948_y0
1 1
.subckt or_gate _a=h_u_cla32_or300_h_u_cla32_and5524_y0 _b=h_u_cla32_or300_h_u_cla32_and4948_y0 _y0=h_u_cla32_or300_y0
.names h_u_cla32_or300_y0 h_u_cla32_or301_h_u_cla32_or300_y0
1 1
.names h_u_cla32_and4995_y0 h_u_cla32_or301_h_u_cla32_and4995_y0
1 1
.subckt or_gate _a=h_u_cla32_or301_h_u_cla32_or300_y0 _b=h_u_cla32_or301_h_u_cla32_and4995_y0 _y0=h_u_cla32_or301_y0
.names h_u_cla32_or301_y0 h_u_cla32_or302_h_u_cla32_or301_y0
1 1
.names h_u_cla32_and5040_y0 h_u_cla32_or302_h_u_cla32_and5040_y0
1 1
.subckt or_gate _a=h_u_cla32_or302_h_u_cla32_or301_y0 _b=h_u_cla32_or302_h_u_cla32_and5040_y0 _y0=h_u_cla32_or302_y0
.names h_u_cla32_or302_y0 h_u_cla32_or303_h_u_cla32_or302_y0
1 1
.names h_u_cla32_and5083_y0 h_u_cla32_or303_h_u_cla32_and5083_y0
1 1
.subckt or_gate _a=h_u_cla32_or303_h_u_cla32_or302_y0 _b=h_u_cla32_or303_h_u_cla32_and5083_y0 _y0=h_u_cla32_or303_y0
.names h_u_cla32_or303_y0 h_u_cla32_or304_h_u_cla32_or303_y0
1 1
.names h_u_cla32_and5124_y0 h_u_cla32_or304_h_u_cla32_and5124_y0
1 1
.subckt or_gate _a=h_u_cla32_or304_h_u_cla32_or303_y0 _b=h_u_cla32_or304_h_u_cla32_and5124_y0 _y0=h_u_cla32_or304_y0
.names h_u_cla32_or304_y0 h_u_cla32_or305_h_u_cla32_or304_y0
1 1
.names h_u_cla32_and5163_y0 h_u_cla32_or305_h_u_cla32_and5163_y0
1 1
.subckt or_gate _a=h_u_cla32_or305_h_u_cla32_or304_y0 _b=h_u_cla32_or305_h_u_cla32_and5163_y0 _y0=h_u_cla32_or305_y0
.names h_u_cla32_or305_y0 h_u_cla32_or306_h_u_cla32_or305_y0
1 1
.names h_u_cla32_and5200_y0 h_u_cla32_or306_h_u_cla32_and5200_y0
1 1
.subckt or_gate _a=h_u_cla32_or306_h_u_cla32_or305_y0 _b=h_u_cla32_or306_h_u_cla32_and5200_y0 _y0=h_u_cla32_or306_y0
.names h_u_cla32_or306_y0 h_u_cla32_or307_h_u_cla32_or306_y0
1 1
.names h_u_cla32_and5235_y0 h_u_cla32_or307_h_u_cla32_and5235_y0
1 1
.subckt or_gate _a=h_u_cla32_or307_h_u_cla32_or306_y0 _b=h_u_cla32_or307_h_u_cla32_and5235_y0 _y0=h_u_cla32_or307_y0
.names h_u_cla32_or307_y0 h_u_cla32_or308_h_u_cla32_or307_y0
1 1
.names h_u_cla32_and5268_y0 h_u_cla32_or308_h_u_cla32_and5268_y0
1 1
.subckt or_gate _a=h_u_cla32_or308_h_u_cla32_or307_y0 _b=h_u_cla32_or308_h_u_cla32_and5268_y0 _y0=h_u_cla32_or308_y0
.names h_u_cla32_or308_y0 h_u_cla32_or309_h_u_cla32_or308_y0
1 1
.names h_u_cla32_and5299_y0 h_u_cla32_or309_h_u_cla32_and5299_y0
1 1
.subckt or_gate _a=h_u_cla32_or309_h_u_cla32_or308_y0 _b=h_u_cla32_or309_h_u_cla32_and5299_y0 _y0=h_u_cla32_or309_y0
.names h_u_cla32_or309_y0 h_u_cla32_or310_h_u_cla32_or309_y0
1 1
.names h_u_cla32_and5328_y0 h_u_cla32_or310_h_u_cla32_and5328_y0
1 1
.subckt or_gate _a=h_u_cla32_or310_h_u_cla32_or309_y0 _b=h_u_cla32_or310_h_u_cla32_and5328_y0 _y0=h_u_cla32_or310_y0
.names h_u_cla32_or310_y0 h_u_cla32_or311_h_u_cla32_or310_y0
1 1
.names h_u_cla32_and5355_y0 h_u_cla32_or311_h_u_cla32_and5355_y0
1 1
.subckt or_gate _a=h_u_cla32_or311_h_u_cla32_or310_y0 _b=h_u_cla32_or311_h_u_cla32_and5355_y0 _y0=h_u_cla32_or311_y0
.names h_u_cla32_or311_y0 h_u_cla32_or312_h_u_cla32_or311_y0
1 1
.names h_u_cla32_and5380_y0 h_u_cla32_or312_h_u_cla32_and5380_y0
1 1
.subckt or_gate _a=h_u_cla32_or312_h_u_cla32_or311_y0 _b=h_u_cla32_or312_h_u_cla32_and5380_y0 _y0=h_u_cla32_or312_y0
.names h_u_cla32_or312_y0 h_u_cla32_or313_h_u_cla32_or312_y0
1 1
.names h_u_cla32_and5403_y0 h_u_cla32_or313_h_u_cla32_and5403_y0
1 1
.subckt or_gate _a=h_u_cla32_or313_h_u_cla32_or312_y0 _b=h_u_cla32_or313_h_u_cla32_and5403_y0 _y0=h_u_cla32_or313_y0
.names h_u_cla32_or313_y0 h_u_cla32_or314_h_u_cla32_or313_y0
1 1
.names h_u_cla32_and5424_y0 h_u_cla32_or314_h_u_cla32_and5424_y0
1 1
.subckt or_gate _a=h_u_cla32_or314_h_u_cla32_or313_y0 _b=h_u_cla32_or314_h_u_cla32_and5424_y0 _y0=h_u_cla32_or314_y0
.names h_u_cla32_or314_y0 h_u_cla32_or315_h_u_cla32_or314_y0
1 1
.names h_u_cla32_and5443_y0 h_u_cla32_or315_h_u_cla32_and5443_y0
1 1
.subckt or_gate _a=h_u_cla32_or315_h_u_cla32_or314_y0 _b=h_u_cla32_or315_h_u_cla32_and5443_y0 _y0=h_u_cla32_or315_y0
.names h_u_cla32_or315_y0 h_u_cla32_or316_h_u_cla32_or315_y0
1 1
.names h_u_cla32_and5460_y0 h_u_cla32_or316_h_u_cla32_and5460_y0
1 1
.subckt or_gate _a=h_u_cla32_or316_h_u_cla32_or315_y0 _b=h_u_cla32_or316_h_u_cla32_and5460_y0 _y0=h_u_cla32_or316_y0
.names h_u_cla32_or316_y0 h_u_cla32_or317_h_u_cla32_or316_y0
1 1
.names h_u_cla32_and5475_y0 h_u_cla32_or317_h_u_cla32_and5475_y0
1 1
.subckt or_gate _a=h_u_cla32_or317_h_u_cla32_or316_y0 _b=h_u_cla32_or317_h_u_cla32_and5475_y0 _y0=h_u_cla32_or317_y0
.names h_u_cla32_or317_y0 h_u_cla32_or318_h_u_cla32_or317_y0
1 1
.names h_u_cla32_and5488_y0 h_u_cla32_or318_h_u_cla32_and5488_y0
1 1
.subckt or_gate _a=h_u_cla32_or318_h_u_cla32_or317_y0 _b=h_u_cla32_or318_h_u_cla32_and5488_y0 _y0=h_u_cla32_or318_y0
.names h_u_cla32_or318_y0 h_u_cla32_or319_h_u_cla32_or318_y0
1 1
.names h_u_cla32_and5499_y0 h_u_cla32_or319_h_u_cla32_and5499_y0
1 1
.subckt or_gate _a=h_u_cla32_or319_h_u_cla32_or318_y0 _b=h_u_cla32_or319_h_u_cla32_and5499_y0 _y0=h_u_cla32_or319_y0
.names h_u_cla32_or319_y0 h_u_cla32_or320_h_u_cla32_or319_y0
1 1
.names h_u_cla32_and5508_y0 h_u_cla32_or320_h_u_cla32_and5508_y0
1 1
.subckt or_gate _a=h_u_cla32_or320_h_u_cla32_or319_y0 _b=h_u_cla32_or320_h_u_cla32_and5508_y0 _y0=h_u_cla32_or320_y0
.names h_u_cla32_or320_y0 h_u_cla32_or321_h_u_cla32_or320_y0
1 1
.names h_u_cla32_and5515_y0 h_u_cla32_or321_h_u_cla32_and5515_y0
1 1
.subckt or_gate _a=h_u_cla32_or321_h_u_cla32_or320_y0 _b=h_u_cla32_or321_h_u_cla32_and5515_y0 _y0=h_u_cla32_or321_y0
.names h_u_cla32_or321_y0 h_u_cla32_or322_h_u_cla32_or321_y0
1 1
.names h_u_cla32_and5520_y0 h_u_cla32_or322_h_u_cla32_and5520_y0
1 1
.subckt or_gate _a=h_u_cla32_or322_h_u_cla32_or321_y0 _b=h_u_cla32_or322_h_u_cla32_and5520_y0 _y0=h_u_cla32_or322_y0
.names h_u_cla32_or322_y0 h_u_cla32_or323_h_u_cla32_or322_y0
1 1
.names h_u_cla32_and5523_y0 h_u_cla32_or323_h_u_cla32_and5523_y0
1 1
.subckt or_gate _a=h_u_cla32_or323_h_u_cla32_or322_y0 _b=h_u_cla32_or323_h_u_cla32_and5523_y0 _y0=h_u_cla32_or323_y0
.names h_u_cla32_pg_logic24_y1 h_u_cla32_or324_h_u_cla32_pg_logic24_y1
1 1
.names h_u_cla32_or323_y0 h_u_cla32_or324_h_u_cla32_or323_y0
1 1
.subckt or_gate _a=h_u_cla32_or324_h_u_cla32_pg_logic24_y1 _b=h_u_cla32_or324_h_u_cla32_or323_y0 _y0=h_u_cla32_or324_y0
.names a_25 h_u_cla32_pg_logic25_a_25
1 1
.names b_25 h_u_cla32_pg_logic25_b_25
1 1
.subckt pg_logic a=h_u_cla32_pg_logic25_a_25 b=h_u_cla32_pg_logic25_b_25 pg_logic_y0=h_u_cla32_pg_logic25_y0 pg_logic_y1=h_u_cla32_pg_logic25_y1 pg_logic_y2=h_u_cla32_pg_logic25_y2
.names h_u_cla32_pg_logic25_y2 h_u_cla32_xor25_h_u_cla32_pg_logic25_y2
1 1
.names h_u_cla32_or324_y0 h_u_cla32_xor25_h_u_cla32_or324_y0
1 1
.subckt xor_gate _a=h_u_cla32_xor25_h_u_cla32_pg_logic25_y2 _b=h_u_cla32_xor25_h_u_cla32_or324_y0 _y0=h_u_cla32_xor25_y0
.names h_u_cla32_pg_logic0_y0 h_u_cla32_and5525_h_u_cla32_pg_logic0_y0
1 1
.names constant_wire_0 h_u_cla32_and5525_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and5525_h_u_cla32_pg_logic0_y0 _b=h_u_cla32_and5525_constant_wire_0 _y0=h_u_cla32_and5525_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and5526_h_u_cla32_pg_logic1_y0
1 1
.names constant_wire_0 h_u_cla32_and5526_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and5526_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and5526_constant_wire_0 _y0=h_u_cla32_and5526_y0
.names h_u_cla32_and5526_y0 h_u_cla32_and5527_h_u_cla32_and5526_y0
1 1
.names h_u_cla32_and5525_y0 h_u_cla32_and5527_h_u_cla32_and5525_y0
1 1
.subckt and_gate _a=h_u_cla32_and5527_h_u_cla32_and5526_y0 _b=h_u_cla32_and5527_h_u_cla32_and5525_y0 _y0=h_u_cla32_and5527_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and5528_h_u_cla32_pg_logic2_y0
1 1
.names constant_wire_0 h_u_cla32_and5528_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and5528_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and5528_constant_wire_0 _y0=h_u_cla32_and5528_y0
.names h_u_cla32_and5528_y0 h_u_cla32_and5529_h_u_cla32_and5528_y0
1 1
.names h_u_cla32_and5527_y0 h_u_cla32_and5529_h_u_cla32_and5527_y0
1 1
.subckt and_gate _a=h_u_cla32_and5529_h_u_cla32_and5528_y0 _b=h_u_cla32_and5529_h_u_cla32_and5527_y0 _y0=h_u_cla32_and5529_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and5530_h_u_cla32_pg_logic3_y0
1 1
.names constant_wire_0 h_u_cla32_and5530_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and5530_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and5530_constant_wire_0 _y0=h_u_cla32_and5530_y0
.names h_u_cla32_and5530_y0 h_u_cla32_and5531_h_u_cla32_and5530_y0
1 1
.names h_u_cla32_and5529_y0 h_u_cla32_and5531_h_u_cla32_and5529_y0
1 1
.subckt and_gate _a=h_u_cla32_and5531_h_u_cla32_and5530_y0 _b=h_u_cla32_and5531_h_u_cla32_and5529_y0 _y0=h_u_cla32_and5531_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and5532_h_u_cla32_pg_logic4_y0
1 1
.names constant_wire_0 h_u_cla32_and5532_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and5532_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and5532_constant_wire_0 _y0=h_u_cla32_and5532_y0
.names h_u_cla32_and5532_y0 h_u_cla32_and5533_h_u_cla32_and5532_y0
1 1
.names h_u_cla32_and5531_y0 h_u_cla32_and5533_h_u_cla32_and5531_y0
1 1
.subckt and_gate _a=h_u_cla32_and5533_h_u_cla32_and5532_y0 _b=h_u_cla32_and5533_h_u_cla32_and5531_y0 _y0=h_u_cla32_and5533_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and5534_h_u_cla32_pg_logic5_y0
1 1
.names constant_wire_0 h_u_cla32_and5534_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and5534_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and5534_constant_wire_0 _y0=h_u_cla32_and5534_y0
.names h_u_cla32_and5534_y0 h_u_cla32_and5535_h_u_cla32_and5534_y0
1 1
.names h_u_cla32_and5533_y0 h_u_cla32_and5535_h_u_cla32_and5533_y0
1 1
.subckt and_gate _a=h_u_cla32_and5535_h_u_cla32_and5534_y0 _b=h_u_cla32_and5535_h_u_cla32_and5533_y0 _y0=h_u_cla32_and5535_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and5536_h_u_cla32_pg_logic6_y0
1 1
.names constant_wire_0 h_u_cla32_and5536_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and5536_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and5536_constant_wire_0 _y0=h_u_cla32_and5536_y0
.names h_u_cla32_and5536_y0 h_u_cla32_and5537_h_u_cla32_and5536_y0
1 1
.names h_u_cla32_and5535_y0 h_u_cla32_and5537_h_u_cla32_and5535_y0
1 1
.subckt and_gate _a=h_u_cla32_and5537_h_u_cla32_and5536_y0 _b=h_u_cla32_and5537_h_u_cla32_and5535_y0 _y0=h_u_cla32_and5537_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and5538_h_u_cla32_pg_logic7_y0
1 1
.names constant_wire_0 h_u_cla32_and5538_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and5538_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and5538_constant_wire_0 _y0=h_u_cla32_and5538_y0
.names h_u_cla32_and5538_y0 h_u_cla32_and5539_h_u_cla32_and5538_y0
1 1
.names h_u_cla32_and5537_y0 h_u_cla32_and5539_h_u_cla32_and5537_y0
1 1
.subckt and_gate _a=h_u_cla32_and5539_h_u_cla32_and5538_y0 _b=h_u_cla32_and5539_h_u_cla32_and5537_y0 _y0=h_u_cla32_and5539_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and5540_h_u_cla32_pg_logic8_y0
1 1
.names constant_wire_0 h_u_cla32_and5540_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and5540_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and5540_constant_wire_0 _y0=h_u_cla32_and5540_y0
.names h_u_cla32_and5540_y0 h_u_cla32_and5541_h_u_cla32_and5540_y0
1 1
.names h_u_cla32_and5539_y0 h_u_cla32_and5541_h_u_cla32_and5539_y0
1 1
.subckt and_gate _a=h_u_cla32_and5541_h_u_cla32_and5540_y0 _b=h_u_cla32_and5541_h_u_cla32_and5539_y0 _y0=h_u_cla32_and5541_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and5542_h_u_cla32_pg_logic9_y0
1 1
.names constant_wire_0 h_u_cla32_and5542_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and5542_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and5542_constant_wire_0 _y0=h_u_cla32_and5542_y0
.names h_u_cla32_and5542_y0 h_u_cla32_and5543_h_u_cla32_and5542_y0
1 1
.names h_u_cla32_and5541_y0 h_u_cla32_and5543_h_u_cla32_and5541_y0
1 1
.subckt and_gate _a=h_u_cla32_and5543_h_u_cla32_and5542_y0 _b=h_u_cla32_and5543_h_u_cla32_and5541_y0 _y0=h_u_cla32_and5543_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and5544_h_u_cla32_pg_logic10_y0
1 1
.names constant_wire_0 h_u_cla32_and5544_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and5544_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and5544_constant_wire_0 _y0=h_u_cla32_and5544_y0
.names h_u_cla32_and5544_y0 h_u_cla32_and5545_h_u_cla32_and5544_y0
1 1
.names h_u_cla32_and5543_y0 h_u_cla32_and5545_h_u_cla32_and5543_y0
1 1
.subckt and_gate _a=h_u_cla32_and5545_h_u_cla32_and5544_y0 _b=h_u_cla32_and5545_h_u_cla32_and5543_y0 _y0=h_u_cla32_and5545_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and5546_h_u_cla32_pg_logic11_y0
1 1
.names constant_wire_0 h_u_cla32_and5546_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and5546_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and5546_constant_wire_0 _y0=h_u_cla32_and5546_y0
.names h_u_cla32_and5546_y0 h_u_cla32_and5547_h_u_cla32_and5546_y0
1 1
.names h_u_cla32_and5545_y0 h_u_cla32_and5547_h_u_cla32_and5545_y0
1 1
.subckt and_gate _a=h_u_cla32_and5547_h_u_cla32_and5546_y0 _b=h_u_cla32_and5547_h_u_cla32_and5545_y0 _y0=h_u_cla32_and5547_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and5548_h_u_cla32_pg_logic12_y0
1 1
.names constant_wire_0 h_u_cla32_and5548_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and5548_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and5548_constant_wire_0 _y0=h_u_cla32_and5548_y0
.names h_u_cla32_and5548_y0 h_u_cla32_and5549_h_u_cla32_and5548_y0
1 1
.names h_u_cla32_and5547_y0 h_u_cla32_and5549_h_u_cla32_and5547_y0
1 1
.subckt and_gate _a=h_u_cla32_and5549_h_u_cla32_and5548_y0 _b=h_u_cla32_and5549_h_u_cla32_and5547_y0 _y0=h_u_cla32_and5549_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and5550_h_u_cla32_pg_logic13_y0
1 1
.names constant_wire_0 h_u_cla32_and5550_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and5550_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and5550_constant_wire_0 _y0=h_u_cla32_and5550_y0
.names h_u_cla32_and5550_y0 h_u_cla32_and5551_h_u_cla32_and5550_y0
1 1
.names h_u_cla32_and5549_y0 h_u_cla32_and5551_h_u_cla32_and5549_y0
1 1
.subckt and_gate _a=h_u_cla32_and5551_h_u_cla32_and5550_y0 _b=h_u_cla32_and5551_h_u_cla32_and5549_y0 _y0=h_u_cla32_and5551_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and5552_h_u_cla32_pg_logic14_y0
1 1
.names constant_wire_0 h_u_cla32_and5552_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and5552_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and5552_constant_wire_0 _y0=h_u_cla32_and5552_y0
.names h_u_cla32_and5552_y0 h_u_cla32_and5553_h_u_cla32_and5552_y0
1 1
.names h_u_cla32_and5551_y0 h_u_cla32_and5553_h_u_cla32_and5551_y0
1 1
.subckt and_gate _a=h_u_cla32_and5553_h_u_cla32_and5552_y0 _b=h_u_cla32_and5553_h_u_cla32_and5551_y0 _y0=h_u_cla32_and5553_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and5554_h_u_cla32_pg_logic15_y0
1 1
.names constant_wire_0 h_u_cla32_and5554_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and5554_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and5554_constant_wire_0 _y0=h_u_cla32_and5554_y0
.names h_u_cla32_and5554_y0 h_u_cla32_and5555_h_u_cla32_and5554_y0
1 1
.names h_u_cla32_and5553_y0 h_u_cla32_and5555_h_u_cla32_and5553_y0
1 1
.subckt and_gate _a=h_u_cla32_and5555_h_u_cla32_and5554_y0 _b=h_u_cla32_and5555_h_u_cla32_and5553_y0 _y0=h_u_cla32_and5555_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and5556_h_u_cla32_pg_logic16_y0
1 1
.names constant_wire_0 h_u_cla32_and5556_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and5556_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and5556_constant_wire_0 _y0=h_u_cla32_and5556_y0
.names h_u_cla32_and5556_y0 h_u_cla32_and5557_h_u_cla32_and5556_y0
1 1
.names h_u_cla32_and5555_y0 h_u_cla32_and5557_h_u_cla32_and5555_y0
1 1
.subckt and_gate _a=h_u_cla32_and5557_h_u_cla32_and5556_y0 _b=h_u_cla32_and5557_h_u_cla32_and5555_y0 _y0=h_u_cla32_and5557_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and5558_h_u_cla32_pg_logic17_y0
1 1
.names constant_wire_0 h_u_cla32_and5558_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and5558_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and5558_constant_wire_0 _y0=h_u_cla32_and5558_y0
.names h_u_cla32_and5558_y0 h_u_cla32_and5559_h_u_cla32_and5558_y0
1 1
.names h_u_cla32_and5557_y0 h_u_cla32_and5559_h_u_cla32_and5557_y0
1 1
.subckt and_gate _a=h_u_cla32_and5559_h_u_cla32_and5558_y0 _b=h_u_cla32_and5559_h_u_cla32_and5557_y0 _y0=h_u_cla32_and5559_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and5560_h_u_cla32_pg_logic18_y0
1 1
.names constant_wire_0 h_u_cla32_and5560_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and5560_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and5560_constant_wire_0 _y0=h_u_cla32_and5560_y0
.names h_u_cla32_and5560_y0 h_u_cla32_and5561_h_u_cla32_and5560_y0
1 1
.names h_u_cla32_and5559_y0 h_u_cla32_and5561_h_u_cla32_and5559_y0
1 1
.subckt and_gate _a=h_u_cla32_and5561_h_u_cla32_and5560_y0 _b=h_u_cla32_and5561_h_u_cla32_and5559_y0 _y0=h_u_cla32_and5561_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and5562_h_u_cla32_pg_logic19_y0
1 1
.names constant_wire_0 h_u_cla32_and5562_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and5562_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and5562_constant_wire_0 _y0=h_u_cla32_and5562_y0
.names h_u_cla32_and5562_y0 h_u_cla32_and5563_h_u_cla32_and5562_y0
1 1
.names h_u_cla32_and5561_y0 h_u_cla32_and5563_h_u_cla32_and5561_y0
1 1
.subckt and_gate _a=h_u_cla32_and5563_h_u_cla32_and5562_y0 _b=h_u_cla32_and5563_h_u_cla32_and5561_y0 _y0=h_u_cla32_and5563_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and5564_h_u_cla32_pg_logic20_y0
1 1
.names constant_wire_0 h_u_cla32_and5564_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and5564_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and5564_constant_wire_0 _y0=h_u_cla32_and5564_y0
.names h_u_cla32_and5564_y0 h_u_cla32_and5565_h_u_cla32_and5564_y0
1 1
.names h_u_cla32_and5563_y0 h_u_cla32_and5565_h_u_cla32_and5563_y0
1 1
.subckt and_gate _a=h_u_cla32_and5565_h_u_cla32_and5564_y0 _b=h_u_cla32_and5565_h_u_cla32_and5563_y0 _y0=h_u_cla32_and5565_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and5566_h_u_cla32_pg_logic21_y0
1 1
.names constant_wire_0 h_u_cla32_and5566_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and5566_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and5566_constant_wire_0 _y0=h_u_cla32_and5566_y0
.names h_u_cla32_and5566_y0 h_u_cla32_and5567_h_u_cla32_and5566_y0
1 1
.names h_u_cla32_and5565_y0 h_u_cla32_and5567_h_u_cla32_and5565_y0
1 1
.subckt and_gate _a=h_u_cla32_and5567_h_u_cla32_and5566_y0 _b=h_u_cla32_and5567_h_u_cla32_and5565_y0 _y0=h_u_cla32_and5567_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and5568_h_u_cla32_pg_logic22_y0
1 1
.names constant_wire_0 h_u_cla32_and5568_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and5568_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and5568_constant_wire_0 _y0=h_u_cla32_and5568_y0
.names h_u_cla32_and5568_y0 h_u_cla32_and5569_h_u_cla32_and5568_y0
1 1
.names h_u_cla32_and5567_y0 h_u_cla32_and5569_h_u_cla32_and5567_y0
1 1
.subckt and_gate _a=h_u_cla32_and5569_h_u_cla32_and5568_y0 _b=h_u_cla32_and5569_h_u_cla32_and5567_y0 _y0=h_u_cla32_and5569_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and5570_h_u_cla32_pg_logic23_y0
1 1
.names constant_wire_0 h_u_cla32_and5570_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and5570_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and5570_constant_wire_0 _y0=h_u_cla32_and5570_y0
.names h_u_cla32_and5570_y0 h_u_cla32_and5571_h_u_cla32_and5570_y0
1 1
.names h_u_cla32_and5569_y0 h_u_cla32_and5571_h_u_cla32_and5569_y0
1 1
.subckt and_gate _a=h_u_cla32_and5571_h_u_cla32_and5570_y0 _b=h_u_cla32_and5571_h_u_cla32_and5569_y0 _y0=h_u_cla32_and5571_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and5572_h_u_cla32_pg_logic24_y0
1 1
.names constant_wire_0 h_u_cla32_and5572_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and5572_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and5572_constant_wire_0 _y0=h_u_cla32_and5572_y0
.names h_u_cla32_and5572_y0 h_u_cla32_and5573_h_u_cla32_and5572_y0
1 1
.names h_u_cla32_and5571_y0 h_u_cla32_and5573_h_u_cla32_and5571_y0
1 1
.subckt and_gate _a=h_u_cla32_and5573_h_u_cla32_and5572_y0 _b=h_u_cla32_and5573_h_u_cla32_and5571_y0 _y0=h_u_cla32_and5573_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and5574_h_u_cla32_pg_logic25_y0
1 1
.names constant_wire_0 h_u_cla32_and5574_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and5574_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and5574_constant_wire_0 _y0=h_u_cla32_and5574_y0
.names h_u_cla32_and5574_y0 h_u_cla32_and5575_h_u_cla32_and5574_y0
1 1
.names h_u_cla32_and5573_y0 h_u_cla32_and5575_h_u_cla32_and5573_y0
1 1
.subckt and_gate _a=h_u_cla32_and5575_h_u_cla32_and5574_y0 _b=h_u_cla32_and5575_h_u_cla32_and5573_y0 _y0=h_u_cla32_and5575_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and5576_h_u_cla32_pg_logic1_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and5576_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and5576_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and5576_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and5576_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and5577_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and5577_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and5577_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and5577_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and5577_y0
.names h_u_cla32_and5577_y0 h_u_cla32_and5578_h_u_cla32_and5577_y0
1 1
.names h_u_cla32_and5576_y0 h_u_cla32_and5578_h_u_cla32_and5576_y0
1 1
.subckt and_gate _a=h_u_cla32_and5578_h_u_cla32_and5577_y0 _b=h_u_cla32_and5578_h_u_cla32_and5576_y0 _y0=h_u_cla32_and5578_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and5579_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and5579_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and5579_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and5579_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and5579_y0
.names h_u_cla32_and5579_y0 h_u_cla32_and5580_h_u_cla32_and5579_y0
1 1
.names h_u_cla32_and5578_y0 h_u_cla32_and5580_h_u_cla32_and5578_y0
1 1
.subckt and_gate _a=h_u_cla32_and5580_h_u_cla32_and5579_y0 _b=h_u_cla32_and5580_h_u_cla32_and5578_y0 _y0=h_u_cla32_and5580_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and5581_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and5581_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and5581_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and5581_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and5581_y0
.names h_u_cla32_and5581_y0 h_u_cla32_and5582_h_u_cla32_and5581_y0
1 1
.names h_u_cla32_and5580_y0 h_u_cla32_and5582_h_u_cla32_and5580_y0
1 1
.subckt and_gate _a=h_u_cla32_and5582_h_u_cla32_and5581_y0 _b=h_u_cla32_and5582_h_u_cla32_and5580_y0 _y0=h_u_cla32_and5582_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and5583_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and5583_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and5583_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and5583_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and5583_y0
.names h_u_cla32_and5583_y0 h_u_cla32_and5584_h_u_cla32_and5583_y0
1 1
.names h_u_cla32_and5582_y0 h_u_cla32_and5584_h_u_cla32_and5582_y0
1 1
.subckt and_gate _a=h_u_cla32_and5584_h_u_cla32_and5583_y0 _b=h_u_cla32_and5584_h_u_cla32_and5582_y0 _y0=h_u_cla32_and5584_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and5585_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and5585_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and5585_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and5585_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and5585_y0
.names h_u_cla32_and5585_y0 h_u_cla32_and5586_h_u_cla32_and5585_y0
1 1
.names h_u_cla32_and5584_y0 h_u_cla32_and5586_h_u_cla32_and5584_y0
1 1
.subckt and_gate _a=h_u_cla32_and5586_h_u_cla32_and5585_y0 _b=h_u_cla32_and5586_h_u_cla32_and5584_y0 _y0=h_u_cla32_and5586_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and5587_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and5587_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and5587_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and5587_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and5587_y0
.names h_u_cla32_and5587_y0 h_u_cla32_and5588_h_u_cla32_and5587_y0
1 1
.names h_u_cla32_and5586_y0 h_u_cla32_and5588_h_u_cla32_and5586_y0
1 1
.subckt and_gate _a=h_u_cla32_and5588_h_u_cla32_and5587_y0 _b=h_u_cla32_and5588_h_u_cla32_and5586_y0 _y0=h_u_cla32_and5588_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and5589_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and5589_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and5589_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and5589_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and5589_y0
.names h_u_cla32_and5589_y0 h_u_cla32_and5590_h_u_cla32_and5589_y0
1 1
.names h_u_cla32_and5588_y0 h_u_cla32_and5590_h_u_cla32_and5588_y0
1 1
.subckt and_gate _a=h_u_cla32_and5590_h_u_cla32_and5589_y0 _b=h_u_cla32_and5590_h_u_cla32_and5588_y0 _y0=h_u_cla32_and5590_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and5591_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and5591_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and5591_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and5591_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and5591_y0
.names h_u_cla32_and5591_y0 h_u_cla32_and5592_h_u_cla32_and5591_y0
1 1
.names h_u_cla32_and5590_y0 h_u_cla32_and5592_h_u_cla32_and5590_y0
1 1
.subckt and_gate _a=h_u_cla32_and5592_h_u_cla32_and5591_y0 _b=h_u_cla32_and5592_h_u_cla32_and5590_y0 _y0=h_u_cla32_and5592_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and5593_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and5593_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and5593_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and5593_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and5593_y0
.names h_u_cla32_and5593_y0 h_u_cla32_and5594_h_u_cla32_and5593_y0
1 1
.names h_u_cla32_and5592_y0 h_u_cla32_and5594_h_u_cla32_and5592_y0
1 1
.subckt and_gate _a=h_u_cla32_and5594_h_u_cla32_and5593_y0 _b=h_u_cla32_and5594_h_u_cla32_and5592_y0 _y0=h_u_cla32_and5594_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and5595_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and5595_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and5595_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and5595_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and5595_y0
.names h_u_cla32_and5595_y0 h_u_cla32_and5596_h_u_cla32_and5595_y0
1 1
.names h_u_cla32_and5594_y0 h_u_cla32_and5596_h_u_cla32_and5594_y0
1 1
.subckt and_gate _a=h_u_cla32_and5596_h_u_cla32_and5595_y0 _b=h_u_cla32_and5596_h_u_cla32_and5594_y0 _y0=h_u_cla32_and5596_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and5597_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and5597_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and5597_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and5597_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and5597_y0
.names h_u_cla32_and5597_y0 h_u_cla32_and5598_h_u_cla32_and5597_y0
1 1
.names h_u_cla32_and5596_y0 h_u_cla32_and5598_h_u_cla32_and5596_y0
1 1
.subckt and_gate _a=h_u_cla32_and5598_h_u_cla32_and5597_y0 _b=h_u_cla32_and5598_h_u_cla32_and5596_y0 _y0=h_u_cla32_and5598_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and5599_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and5599_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and5599_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and5599_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and5599_y0
.names h_u_cla32_and5599_y0 h_u_cla32_and5600_h_u_cla32_and5599_y0
1 1
.names h_u_cla32_and5598_y0 h_u_cla32_and5600_h_u_cla32_and5598_y0
1 1
.subckt and_gate _a=h_u_cla32_and5600_h_u_cla32_and5599_y0 _b=h_u_cla32_and5600_h_u_cla32_and5598_y0 _y0=h_u_cla32_and5600_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and5601_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and5601_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and5601_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and5601_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and5601_y0
.names h_u_cla32_and5601_y0 h_u_cla32_and5602_h_u_cla32_and5601_y0
1 1
.names h_u_cla32_and5600_y0 h_u_cla32_and5602_h_u_cla32_and5600_y0
1 1
.subckt and_gate _a=h_u_cla32_and5602_h_u_cla32_and5601_y0 _b=h_u_cla32_and5602_h_u_cla32_and5600_y0 _y0=h_u_cla32_and5602_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and5603_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and5603_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and5603_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and5603_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and5603_y0
.names h_u_cla32_and5603_y0 h_u_cla32_and5604_h_u_cla32_and5603_y0
1 1
.names h_u_cla32_and5602_y0 h_u_cla32_and5604_h_u_cla32_and5602_y0
1 1
.subckt and_gate _a=h_u_cla32_and5604_h_u_cla32_and5603_y0 _b=h_u_cla32_and5604_h_u_cla32_and5602_y0 _y0=h_u_cla32_and5604_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and5605_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and5605_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and5605_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and5605_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and5605_y0
.names h_u_cla32_and5605_y0 h_u_cla32_and5606_h_u_cla32_and5605_y0
1 1
.names h_u_cla32_and5604_y0 h_u_cla32_and5606_h_u_cla32_and5604_y0
1 1
.subckt and_gate _a=h_u_cla32_and5606_h_u_cla32_and5605_y0 _b=h_u_cla32_and5606_h_u_cla32_and5604_y0 _y0=h_u_cla32_and5606_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and5607_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and5607_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and5607_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and5607_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and5607_y0
.names h_u_cla32_and5607_y0 h_u_cla32_and5608_h_u_cla32_and5607_y0
1 1
.names h_u_cla32_and5606_y0 h_u_cla32_and5608_h_u_cla32_and5606_y0
1 1
.subckt and_gate _a=h_u_cla32_and5608_h_u_cla32_and5607_y0 _b=h_u_cla32_and5608_h_u_cla32_and5606_y0 _y0=h_u_cla32_and5608_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and5609_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and5609_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and5609_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and5609_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and5609_y0
.names h_u_cla32_and5609_y0 h_u_cla32_and5610_h_u_cla32_and5609_y0
1 1
.names h_u_cla32_and5608_y0 h_u_cla32_and5610_h_u_cla32_and5608_y0
1 1
.subckt and_gate _a=h_u_cla32_and5610_h_u_cla32_and5609_y0 _b=h_u_cla32_and5610_h_u_cla32_and5608_y0 _y0=h_u_cla32_and5610_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and5611_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and5611_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and5611_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and5611_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and5611_y0
.names h_u_cla32_and5611_y0 h_u_cla32_and5612_h_u_cla32_and5611_y0
1 1
.names h_u_cla32_and5610_y0 h_u_cla32_and5612_h_u_cla32_and5610_y0
1 1
.subckt and_gate _a=h_u_cla32_and5612_h_u_cla32_and5611_y0 _b=h_u_cla32_and5612_h_u_cla32_and5610_y0 _y0=h_u_cla32_and5612_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and5613_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and5613_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and5613_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and5613_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and5613_y0
.names h_u_cla32_and5613_y0 h_u_cla32_and5614_h_u_cla32_and5613_y0
1 1
.names h_u_cla32_and5612_y0 h_u_cla32_and5614_h_u_cla32_and5612_y0
1 1
.subckt and_gate _a=h_u_cla32_and5614_h_u_cla32_and5613_y0 _b=h_u_cla32_and5614_h_u_cla32_and5612_y0 _y0=h_u_cla32_and5614_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and5615_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and5615_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and5615_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and5615_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and5615_y0
.names h_u_cla32_and5615_y0 h_u_cla32_and5616_h_u_cla32_and5615_y0
1 1
.names h_u_cla32_and5614_y0 h_u_cla32_and5616_h_u_cla32_and5614_y0
1 1
.subckt and_gate _a=h_u_cla32_and5616_h_u_cla32_and5615_y0 _b=h_u_cla32_and5616_h_u_cla32_and5614_y0 _y0=h_u_cla32_and5616_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and5617_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and5617_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and5617_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and5617_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and5617_y0
.names h_u_cla32_and5617_y0 h_u_cla32_and5618_h_u_cla32_and5617_y0
1 1
.names h_u_cla32_and5616_y0 h_u_cla32_and5618_h_u_cla32_and5616_y0
1 1
.subckt and_gate _a=h_u_cla32_and5618_h_u_cla32_and5617_y0 _b=h_u_cla32_and5618_h_u_cla32_and5616_y0 _y0=h_u_cla32_and5618_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and5619_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and5619_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and5619_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and5619_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and5619_y0
.names h_u_cla32_and5619_y0 h_u_cla32_and5620_h_u_cla32_and5619_y0
1 1
.names h_u_cla32_and5618_y0 h_u_cla32_and5620_h_u_cla32_and5618_y0
1 1
.subckt and_gate _a=h_u_cla32_and5620_h_u_cla32_and5619_y0 _b=h_u_cla32_and5620_h_u_cla32_and5618_y0 _y0=h_u_cla32_and5620_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and5621_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and5621_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and5621_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and5621_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and5621_y0
.names h_u_cla32_and5621_y0 h_u_cla32_and5622_h_u_cla32_and5621_y0
1 1
.names h_u_cla32_and5620_y0 h_u_cla32_and5622_h_u_cla32_and5620_y0
1 1
.subckt and_gate _a=h_u_cla32_and5622_h_u_cla32_and5621_y0 _b=h_u_cla32_and5622_h_u_cla32_and5620_y0 _y0=h_u_cla32_and5622_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and5623_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and5623_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and5623_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and5623_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and5623_y0
.names h_u_cla32_and5623_y0 h_u_cla32_and5624_h_u_cla32_and5623_y0
1 1
.names h_u_cla32_and5622_y0 h_u_cla32_and5624_h_u_cla32_and5622_y0
1 1
.subckt and_gate _a=h_u_cla32_and5624_h_u_cla32_and5623_y0 _b=h_u_cla32_and5624_h_u_cla32_and5622_y0 _y0=h_u_cla32_and5624_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and5625_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and5625_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and5625_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and5625_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and5625_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and5626_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and5626_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and5626_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and5626_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and5626_y0
.names h_u_cla32_and5626_y0 h_u_cla32_and5627_h_u_cla32_and5626_y0
1 1
.names h_u_cla32_and5625_y0 h_u_cla32_and5627_h_u_cla32_and5625_y0
1 1
.subckt and_gate _a=h_u_cla32_and5627_h_u_cla32_and5626_y0 _b=h_u_cla32_and5627_h_u_cla32_and5625_y0 _y0=h_u_cla32_and5627_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and5628_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and5628_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and5628_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and5628_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and5628_y0
.names h_u_cla32_and5628_y0 h_u_cla32_and5629_h_u_cla32_and5628_y0
1 1
.names h_u_cla32_and5627_y0 h_u_cla32_and5629_h_u_cla32_and5627_y0
1 1
.subckt and_gate _a=h_u_cla32_and5629_h_u_cla32_and5628_y0 _b=h_u_cla32_and5629_h_u_cla32_and5627_y0 _y0=h_u_cla32_and5629_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and5630_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and5630_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and5630_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and5630_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and5630_y0
.names h_u_cla32_and5630_y0 h_u_cla32_and5631_h_u_cla32_and5630_y0
1 1
.names h_u_cla32_and5629_y0 h_u_cla32_and5631_h_u_cla32_and5629_y0
1 1
.subckt and_gate _a=h_u_cla32_and5631_h_u_cla32_and5630_y0 _b=h_u_cla32_and5631_h_u_cla32_and5629_y0 _y0=h_u_cla32_and5631_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and5632_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and5632_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and5632_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and5632_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and5632_y0
.names h_u_cla32_and5632_y0 h_u_cla32_and5633_h_u_cla32_and5632_y0
1 1
.names h_u_cla32_and5631_y0 h_u_cla32_and5633_h_u_cla32_and5631_y0
1 1
.subckt and_gate _a=h_u_cla32_and5633_h_u_cla32_and5632_y0 _b=h_u_cla32_and5633_h_u_cla32_and5631_y0 _y0=h_u_cla32_and5633_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and5634_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and5634_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and5634_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and5634_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and5634_y0
.names h_u_cla32_and5634_y0 h_u_cla32_and5635_h_u_cla32_and5634_y0
1 1
.names h_u_cla32_and5633_y0 h_u_cla32_and5635_h_u_cla32_and5633_y0
1 1
.subckt and_gate _a=h_u_cla32_and5635_h_u_cla32_and5634_y0 _b=h_u_cla32_and5635_h_u_cla32_and5633_y0 _y0=h_u_cla32_and5635_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and5636_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and5636_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and5636_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and5636_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and5636_y0
.names h_u_cla32_and5636_y0 h_u_cla32_and5637_h_u_cla32_and5636_y0
1 1
.names h_u_cla32_and5635_y0 h_u_cla32_and5637_h_u_cla32_and5635_y0
1 1
.subckt and_gate _a=h_u_cla32_and5637_h_u_cla32_and5636_y0 _b=h_u_cla32_and5637_h_u_cla32_and5635_y0 _y0=h_u_cla32_and5637_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and5638_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and5638_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and5638_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and5638_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and5638_y0
.names h_u_cla32_and5638_y0 h_u_cla32_and5639_h_u_cla32_and5638_y0
1 1
.names h_u_cla32_and5637_y0 h_u_cla32_and5639_h_u_cla32_and5637_y0
1 1
.subckt and_gate _a=h_u_cla32_and5639_h_u_cla32_and5638_y0 _b=h_u_cla32_and5639_h_u_cla32_and5637_y0 _y0=h_u_cla32_and5639_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and5640_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and5640_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and5640_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and5640_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and5640_y0
.names h_u_cla32_and5640_y0 h_u_cla32_and5641_h_u_cla32_and5640_y0
1 1
.names h_u_cla32_and5639_y0 h_u_cla32_and5641_h_u_cla32_and5639_y0
1 1
.subckt and_gate _a=h_u_cla32_and5641_h_u_cla32_and5640_y0 _b=h_u_cla32_and5641_h_u_cla32_and5639_y0 _y0=h_u_cla32_and5641_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and5642_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and5642_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and5642_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and5642_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and5642_y0
.names h_u_cla32_and5642_y0 h_u_cla32_and5643_h_u_cla32_and5642_y0
1 1
.names h_u_cla32_and5641_y0 h_u_cla32_and5643_h_u_cla32_and5641_y0
1 1
.subckt and_gate _a=h_u_cla32_and5643_h_u_cla32_and5642_y0 _b=h_u_cla32_and5643_h_u_cla32_and5641_y0 _y0=h_u_cla32_and5643_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and5644_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and5644_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and5644_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and5644_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and5644_y0
.names h_u_cla32_and5644_y0 h_u_cla32_and5645_h_u_cla32_and5644_y0
1 1
.names h_u_cla32_and5643_y0 h_u_cla32_and5645_h_u_cla32_and5643_y0
1 1
.subckt and_gate _a=h_u_cla32_and5645_h_u_cla32_and5644_y0 _b=h_u_cla32_and5645_h_u_cla32_and5643_y0 _y0=h_u_cla32_and5645_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and5646_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and5646_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and5646_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and5646_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and5646_y0
.names h_u_cla32_and5646_y0 h_u_cla32_and5647_h_u_cla32_and5646_y0
1 1
.names h_u_cla32_and5645_y0 h_u_cla32_and5647_h_u_cla32_and5645_y0
1 1
.subckt and_gate _a=h_u_cla32_and5647_h_u_cla32_and5646_y0 _b=h_u_cla32_and5647_h_u_cla32_and5645_y0 _y0=h_u_cla32_and5647_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and5648_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and5648_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and5648_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and5648_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and5648_y0
.names h_u_cla32_and5648_y0 h_u_cla32_and5649_h_u_cla32_and5648_y0
1 1
.names h_u_cla32_and5647_y0 h_u_cla32_and5649_h_u_cla32_and5647_y0
1 1
.subckt and_gate _a=h_u_cla32_and5649_h_u_cla32_and5648_y0 _b=h_u_cla32_and5649_h_u_cla32_and5647_y0 _y0=h_u_cla32_and5649_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and5650_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and5650_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and5650_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and5650_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and5650_y0
.names h_u_cla32_and5650_y0 h_u_cla32_and5651_h_u_cla32_and5650_y0
1 1
.names h_u_cla32_and5649_y0 h_u_cla32_and5651_h_u_cla32_and5649_y0
1 1
.subckt and_gate _a=h_u_cla32_and5651_h_u_cla32_and5650_y0 _b=h_u_cla32_and5651_h_u_cla32_and5649_y0 _y0=h_u_cla32_and5651_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and5652_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and5652_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and5652_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and5652_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and5652_y0
.names h_u_cla32_and5652_y0 h_u_cla32_and5653_h_u_cla32_and5652_y0
1 1
.names h_u_cla32_and5651_y0 h_u_cla32_and5653_h_u_cla32_and5651_y0
1 1
.subckt and_gate _a=h_u_cla32_and5653_h_u_cla32_and5652_y0 _b=h_u_cla32_and5653_h_u_cla32_and5651_y0 _y0=h_u_cla32_and5653_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and5654_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and5654_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and5654_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and5654_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and5654_y0
.names h_u_cla32_and5654_y0 h_u_cla32_and5655_h_u_cla32_and5654_y0
1 1
.names h_u_cla32_and5653_y0 h_u_cla32_and5655_h_u_cla32_and5653_y0
1 1
.subckt and_gate _a=h_u_cla32_and5655_h_u_cla32_and5654_y0 _b=h_u_cla32_and5655_h_u_cla32_and5653_y0 _y0=h_u_cla32_and5655_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and5656_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and5656_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and5656_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and5656_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and5656_y0
.names h_u_cla32_and5656_y0 h_u_cla32_and5657_h_u_cla32_and5656_y0
1 1
.names h_u_cla32_and5655_y0 h_u_cla32_and5657_h_u_cla32_and5655_y0
1 1
.subckt and_gate _a=h_u_cla32_and5657_h_u_cla32_and5656_y0 _b=h_u_cla32_and5657_h_u_cla32_and5655_y0 _y0=h_u_cla32_and5657_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and5658_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and5658_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and5658_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and5658_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and5658_y0
.names h_u_cla32_and5658_y0 h_u_cla32_and5659_h_u_cla32_and5658_y0
1 1
.names h_u_cla32_and5657_y0 h_u_cla32_and5659_h_u_cla32_and5657_y0
1 1
.subckt and_gate _a=h_u_cla32_and5659_h_u_cla32_and5658_y0 _b=h_u_cla32_and5659_h_u_cla32_and5657_y0 _y0=h_u_cla32_and5659_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and5660_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and5660_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and5660_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and5660_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and5660_y0
.names h_u_cla32_and5660_y0 h_u_cla32_and5661_h_u_cla32_and5660_y0
1 1
.names h_u_cla32_and5659_y0 h_u_cla32_and5661_h_u_cla32_and5659_y0
1 1
.subckt and_gate _a=h_u_cla32_and5661_h_u_cla32_and5660_y0 _b=h_u_cla32_and5661_h_u_cla32_and5659_y0 _y0=h_u_cla32_and5661_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and5662_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and5662_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and5662_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and5662_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and5662_y0
.names h_u_cla32_and5662_y0 h_u_cla32_and5663_h_u_cla32_and5662_y0
1 1
.names h_u_cla32_and5661_y0 h_u_cla32_and5663_h_u_cla32_and5661_y0
1 1
.subckt and_gate _a=h_u_cla32_and5663_h_u_cla32_and5662_y0 _b=h_u_cla32_and5663_h_u_cla32_and5661_y0 _y0=h_u_cla32_and5663_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and5664_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and5664_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and5664_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and5664_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and5664_y0
.names h_u_cla32_and5664_y0 h_u_cla32_and5665_h_u_cla32_and5664_y0
1 1
.names h_u_cla32_and5663_y0 h_u_cla32_and5665_h_u_cla32_and5663_y0
1 1
.subckt and_gate _a=h_u_cla32_and5665_h_u_cla32_and5664_y0 _b=h_u_cla32_and5665_h_u_cla32_and5663_y0 _y0=h_u_cla32_and5665_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and5666_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and5666_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and5666_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and5666_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and5666_y0
.names h_u_cla32_and5666_y0 h_u_cla32_and5667_h_u_cla32_and5666_y0
1 1
.names h_u_cla32_and5665_y0 h_u_cla32_and5667_h_u_cla32_and5665_y0
1 1
.subckt and_gate _a=h_u_cla32_and5667_h_u_cla32_and5666_y0 _b=h_u_cla32_and5667_h_u_cla32_and5665_y0 _y0=h_u_cla32_and5667_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and5668_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and5668_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and5668_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and5668_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and5668_y0
.names h_u_cla32_and5668_y0 h_u_cla32_and5669_h_u_cla32_and5668_y0
1 1
.names h_u_cla32_and5667_y0 h_u_cla32_and5669_h_u_cla32_and5667_y0
1 1
.subckt and_gate _a=h_u_cla32_and5669_h_u_cla32_and5668_y0 _b=h_u_cla32_and5669_h_u_cla32_and5667_y0 _y0=h_u_cla32_and5669_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and5670_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and5670_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and5670_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and5670_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and5670_y0
.names h_u_cla32_and5670_y0 h_u_cla32_and5671_h_u_cla32_and5670_y0
1 1
.names h_u_cla32_and5669_y0 h_u_cla32_and5671_h_u_cla32_and5669_y0
1 1
.subckt and_gate _a=h_u_cla32_and5671_h_u_cla32_and5670_y0 _b=h_u_cla32_and5671_h_u_cla32_and5669_y0 _y0=h_u_cla32_and5671_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and5672_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and5672_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and5672_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and5672_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and5672_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and5673_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and5673_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and5673_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and5673_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and5673_y0
.names h_u_cla32_and5673_y0 h_u_cla32_and5674_h_u_cla32_and5673_y0
1 1
.names h_u_cla32_and5672_y0 h_u_cla32_and5674_h_u_cla32_and5672_y0
1 1
.subckt and_gate _a=h_u_cla32_and5674_h_u_cla32_and5673_y0 _b=h_u_cla32_and5674_h_u_cla32_and5672_y0 _y0=h_u_cla32_and5674_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and5675_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and5675_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and5675_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and5675_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and5675_y0
.names h_u_cla32_and5675_y0 h_u_cla32_and5676_h_u_cla32_and5675_y0
1 1
.names h_u_cla32_and5674_y0 h_u_cla32_and5676_h_u_cla32_and5674_y0
1 1
.subckt and_gate _a=h_u_cla32_and5676_h_u_cla32_and5675_y0 _b=h_u_cla32_and5676_h_u_cla32_and5674_y0 _y0=h_u_cla32_and5676_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and5677_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and5677_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and5677_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and5677_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and5677_y0
.names h_u_cla32_and5677_y0 h_u_cla32_and5678_h_u_cla32_and5677_y0
1 1
.names h_u_cla32_and5676_y0 h_u_cla32_and5678_h_u_cla32_and5676_y0
1 1
.subckt and_gate _a=h_u_cla32_and5678_h_u_cla32_and5677_y0 _b=h_u_cla32_and5678_h_u_cla32_and5676_y0 _y0=h_u_cla32_and5678_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and5679_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and5679_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and5679_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and5679_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and5679_y0
.names h_u_cla32_and5679_y0 h_u_cla32_and5680_h_u_cla32_and5679_y0
1 1
.names h_u_cla32_and5678_y0 h_u_cla32_and5680_h_u_cla32_and5678_y0
1 1
.subckt and_gate _a=h_u_cla32_and5680_h_u_cla32_and5679_y0 _b=h_u_cla32_and5680_h_u_cla32_and5678_y0 _y0=h_u_cla32_and5680_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and5681_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and5681_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and5681_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and5681_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and5681_y0
.names h_u_cla32_and5681_y0 h_u_cla32_and5682_h_u_cla32_and5681_y0
1 1
.names h_u_cla32_and5680_y0 h_u_cla32_and5682_h_u_cla32_and5680_y0
1 1
.subckt and_gate _a=h_u_cla32_and5682_h_u_cla32_and5681_y0 _b=h_u_cla32_and5682_h_u_cla32_and5680_y0 _y0=h_u_cla32_and5682_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and5683_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and5683_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and5683_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and5683_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and5683_y0
.names h_u_cla32_and5683_y0 h_u_cla32_and5684_h_u_cla32_and5683_y0
1 1
.names h_u_cla32_and5682_y0 h_u_cla32_and5684_h_u_cla32_and5682_y0
1 1
.subckt and_gate _a=h_u_cla32_and5684_h_u_cla32_and5683_y0 _b=h_u_cla32_and5684_h_u_cla32_and5682_y0 _y0=h_u_cla32_and5684_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and5685_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and5685_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and5685_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and5685_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and5685_y0
.names h_u_cla32_and5685_y0 h_u_cla32_and5686_h_u_cla32_and5685_y0
1 1
.names h_u_cla32_and5684_y0 h_u_cla32_and5686_h_u_cla32_and5684_y0
1 1
.subckt and_gate _a=h_u_cla32_and5686_h_u_cla32_and5685_y0 _b=h_u_cla32_and5686_h_u_cla32_and5684_y0 _y0=h_u_cla32_and5686_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and5687_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and5687_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and5687_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and5687_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and5687_y0
.names h_u_cla32_and5687_y0 h_u_cla32_and5688_h_u_cla32_and5687_y0
1 1
.names h_u_cla32_and5686_y0 h_u_cla32_and5688_h_u_cla32_and5686_y0
1 1
.subckt and_gate _a=h_u_cla32_and5688_h_u_cla32_and5687_y0 _b=h_u_cla32_and5688_h_u_cla32_and5686_y0 _y0=h_u_cla32_and5688_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and5689_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and5689_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and5689_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and5689_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and5689_y0
.names h_u_cla32_and5689_y0 h_u_cla32_and5690_h_u_cla32_and5689_y0
1 1
.names h_u_cla32_and5688_y0 h_u_cla32_and5690_h_u_cla32_and5688_y0
1 1
.subckt and_gate _a=h_u_cla32_and5690_h_u_cla32_and5689_y0 _b=h_u_cla32_and5690_h_u_cla32_and5688_y0 _y0=h_u_cla32_and5690_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and5691_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and5691_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and5691_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and5691_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and5691_y0
.names h_u_cla32_and5691_y0 h_u_cla32_and5692_h_u_cla32_and5691_y0
1 1
.names h_u_cla32_and5690_y0 h_u_cla32_and5692_h_u_cla32_and5690_y0
1 1
.subckt and_gate _a=h_u_cla32_and5692_h_u_cla32_and5691_y0 _b=h_u_cla32_and5692_h_u_cla32_and5690_y0 _y0=h_u_cla32_and5692_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and5693_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and5693_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and5693_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and5693_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and5693_y0
.names h_u_cla32_and5693_y0 h_u_cla32_and5694_h_u_cla32_and5693_y0
1 1
.names h_u_cla32_and5692_y0 h_u_cla32_and5694_h_u_cla32_and5692_y0
1 1
.subckt and_gate _a=h_u_cla32_and5694_h_u_cla32_and5693_y0 _b=h_u_cla32_and5694_h_u_cla32_and5692_y0 _y0=h_u_cla32_and5694_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and5695_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and5695_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and5695_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and5695_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and5695_y0
.names h_u_cla32_and5695_y0 h_u_cla32_and5696_h_u_cla32_and5695_y0
1 1
.names h_u_cla32_and5694_y0 h_u_cla32_and5696_h_u_cla32_and5694_y0
1 1
.subckt and_gate _a=h_u_cla32_and5696_h_u_cla32_and5695_y0 _b=h_u_cla32_and5696_h_u_cla32_and5694_y0 _y0=h_u_cla32_and5696_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and5697_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and5697_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and5697_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and5697_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and5697_y0
.names h_u_cla32_and5697_y0 h_u_cla32_and5698_h_u_cla32_and5697_y0
1 1
.names h_u_cla32_and5696_y0 h_u_cla32_and5698_h_u_cla32_and5696_y0
1 1
.subckt and_gate _a=h_u_cla32_and5698_h_u_cla32_and5697_y0 _b=h_u_cla32_and5698_h_u_cla32_and5696_y0 _y0=h_u_cla32_and5698_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and5699_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and5699_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and5699_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and5699_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and5699_y0
.names h_u_cla32_and5699_y0 h_u_cla32_and5700_h_u_cla32_and5699_y0
1 1
.names h_u_cla32_and5698_y0 h_u_cla32_and5700_h_u_cla32_and5698_y0
1 1
.subckt and_gate _a=h_u_cla32_and5700_h_u_cla32_and5699_y0 _b=h_u_cla32_and5700_h_u_cla32_and5698_y0 _y0=h_u_cla32_and5700_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and5701_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and5701_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and5701_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and5701_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and5701_y0
.names h_u_cla32_and5701_y0 h_u_cla32_and5702_h_u_cla32_and5701_y0
1 1
.names h_u_cla32_and5700_y0 h_u_cla32_and5702_h_u_cla32_and5700_y0
1 1
.subckt and_gate _a=h_u_cla32_and5702_h_u_cla32_and5701_y0 _b=h_u_cla32_and5702_h_u_cla32_and5700_y0 _y0=h_u_cla32_and5702_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and5703_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and5703_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and5703_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and5703_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and5703_y0
.names h_u_cla32_and5703_y0 h_u_cla32_and5704_h_u_cla32_and5703_y0
1 1
.names h_u_cla32_and5702_y0 h_u_cla32_and5704_h_u_cla32_and5702_y0
1 1
.subckt and_gate _a=h_u_cla32_and5704_h_u_cla32_and5703_y0 _b=h_u_cla32_and5704_h_u_cla32_and5702_y0 _y0=h_u_cla32_and5704_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and5705_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and5705_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and5705_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and5705_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and5705_y0
.names h_u_cla32_and5705_y0 h_u_cla32_and5706_h_u_cla32_and5705_y0
1 1
.names h_u_cla32_and5704_y0 h_u_cla32_and5706_h_u_cla32_and5704_y0
1 1
.subckt and_gate _a=h_u_cla32_and5706_h_u_cla32_and5705_y0 _b=h_u_cla32_and5706_h_u_cla32_and5704_y0 _y0=h_u_cla32_and5706_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and5707_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and5707_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and5707_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and5707_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and5707_y0
.names h_u_cla32_and5707_y0 h_u_cla32_and5708_h_u_cla32_and5707_y0
1 1
.names h_u_cla32_and5706_y0 h_u_cla32_and5708_h_u_cla32_and5706_y0
1 1
.subckt and_gate _a=h_u_cla32_and5708_h_u_cla32_and5707_y0 _b=h_u_cla32_and5708_h_u_cla32_and5706_y0 _y0=h_u_cla32_and5708_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and5709_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and5709_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and5709_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and5709_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and5709_y0
.names h_u_cla32_and5709_y0 h_u_cla32_and5710_h_u_cla32_and5709_y0
1 1
.names h_u_cla32_and5708_y0 h_u_cla32_and5710_h_u_cla32_and5708_y0
1 1
.subckt and_gate _a=h_u_cla32_and5710_h_u_cla32_and5709_y0 _b=h_u_cla32_and5710_h_u_cla32_and5708_y0 _y0=h_u_cla32_and5710_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and5711_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and5711_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and5711_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and5711_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and5711_y0
.names h_u_cla32_and5711_y0 h_u_cla32_and5712_h_u_cla32_and5711_y0
1 1
.names h_u_cla32_and5710_y0 h_u_cla32_and5712_h_u_cla32_and5710_y0
1 1
.subckt and_gate _a=h_u_cla32_and5712_h_u_cla32_and5711_y0 _b=h_u_cla32_and5712_h_u_cla32_and5710_y0 _y0=h_u_cla32_and5712_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and5713_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and5713_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and5713_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and5713_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and5713_y0
.names h_u_cla32_and5713_y0 h_u_cla32_and5714_h_u_cla32_and5713_y0
1 1
.names h_u_cla32_and5712_y0 h_u_cla32_and5714_h_u_cla32_and5712_y0
1 1
.subckt and_gate _a=h_u_cla32_and5714_h_u_cla32_and5713_y0 _b=h_u_cla32_and5714_h_u_cla32_and5712_y0 _y0=h_u_cla32_and5714_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and5715_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and5715_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and5715_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and5715_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and5715_y0
.names h_u_cla32_and5715_y0 h_u_cla32_and5716_h_u_cla32_and5715_y0
1 1
.names h_u_cla32_and5714_y0 h_u_cla32_and5716_h_u_cla32_and5714_y0
1 1
.subckt and_gate _a=h_u_cla32_and5716_h_u_cla32_and5715_y0 _b=h_u_cla32_and5716_h_u_cla32_and5714_y0 _y0=h_u_cla32_and5716_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and5717_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and5717_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and5717_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and5717_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and5717_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and5718_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and5718_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and5718_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and5718_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and5718_y0
.names h_u_cla32_and5718_y0 h_u_cla32_and5719_h_u_cla32_and5718_y0
1 1
.names h_u_cla32_and5717_y0 h_u_cla32_and5719_h_u_cla32_and5717_y0
1 1
.subckt and_gate _a=h_u_cla32_and5719_h_u_cla32_and5718_y0 _b=h_u_cla32_and5719_h_u_cla32_and5717_y0 _y0=h_u_cla32_and5719_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and5720_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and5720_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and5720_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and5720_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and5720_y0
.names h_u_cla32_and5720_y0 h_u_cla32_and5721_h_u_cla32_and5720_y0
1 1
.names h_u_cla32_and5719_y0 h_u_cla32_and5721_h_u_cla32_and5719_y0
1 1
.subckt and_gate _a=h_u_cla32_and5721_h_u_cla32_and5720_y0 _b=h_u_cla32_and5721_h_u_cla32_and5719_y0 _y0=h_u_cla32_and5721_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and5722_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and5722_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and5722_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and5722_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and5722_y0
.names h_u_cla32_and5722_y0 h_u_cla32_and5723_h_u_cla32_and5722_y0
1 1
.names h_u_cla32_and5721_y0 h_u_cla32_and5723_h_u_cla32_and5721_y0
1 1
.subckt and_gate _a=h_u_cla32_and5723_h_u_cla32_and5722_y0 _b=h_u_cla32_and5723_h_u_cla32_and5721_y0 _y0=h_u_cla32_and5723_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and5724_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and5724_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and5724_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and5724_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and5724_y0
.names h_u_cla32_and5724_y0 h_u_cla32_and5725_h_u_cla32_and5724_y0
1 1
.names h_u_cla32_and5723_y0 h_u_cla32_and5725_h_u_cla32_and5723_y0
1 1
.subckt and_gate _a=h_u_cla32_and5725_h_u_cla32_and5724_y0 _b=h_u_cla32_and5725_h_u_cla32_and5723_y0 _y0=h_u_cla32_and5725_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and5726_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and5726_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and5726_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and5726_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and5726_y0
.names h_u_cla32_and5726_y0 h_u_cla32_and5727_h_u_cla32_and5726_y0
1 1
.names h_u_cla32_and5725_y0 h_u_cla32_and5727_h_u_cla32_and5725_y0
1 1
.subckt and_gate _a=h_u_cla32_and5727_h_u_cla32_and5726_y0 _b=h_u_cla32_and5727_h_u_cla32_and5725_y0 _y0=h_u_cla32_and5727_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and5728_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and5728_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and5728_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and5728_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and5728_y0
.names h_u_cla32_and5728_y0 h_u_cla32_and5729_h_u_cla32_and5728_y0
1 1
.names h_u_cla32_and5727_y0 h_u_cla32_and5729_h_u_cla32_and5727_y0
1 1
.subckt and_gate _a=h_u_cla32_and5729_h_u_cla32_and5728_y0 _b=h_u_cla32_and5729_h_u_cla32_and5727_y0 _y0=h_u_cla32_and5729_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and5730_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and5730_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and5730_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and5730_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and5730_y0
.names h_u_cla32_and5730_y0 h_u_cla32_and5731_h_u_cla32_and5730_y0
1 1
.names h_u_cla32_and5729_y0 h_u_cla32_and5731_h_u_cla32_and5729_y0
1 1
.subckt and_gate _a=h_u_cla32_and5731_h_u_cla32_and5730_y0 _b=h_u_cla32_and5731_h_u_cla32_and5729_y0 _y0=h_u_cla32_and5731_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and5732_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and5732_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and5732_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and5732_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and5732_y0
.names h_u_cla32_and5732_y0 h_u_cla32_and5733_h_u_cla32_and5732_y0
1 1
.names h_u_cla32_and5731_y0 h_u_cla32_and5733_h_u_cla32_and5731_y0
1 1
.subckt and_gate _a=h_u_cla32_and5733_h_u_cla32_and5732_y0 _b=h_u_cla32_and5733_h_u_cla32_and5731_y0 _y0=h_u_cla32_and5733_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and5734_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and5734_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and5734_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and5734_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and5734_y0
.names h_u_cla32_and5734_y0 h_u_cla32_and5735_h_u_cla32_and5734_y0
1 1
.names h_u_cla32_and5733_y0 h_u_cla32_and5735_h_u_cla32_and5733_y0
1 1
.subckt and_gate _a=h_u_cla32_and5735_h_u_cla32_and5734_y0 _b=h_u_cla32_and5735_h_u_cla32_and5733_y0 _y0=h_u_cla32_and5735_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and5736_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and5736_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and5736_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and5736_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and5736_y0
.names h_u_cla32_and5736_y0 h_u_cla32_and5737_h_u_cla32_and5736_y0
1 1
.names h_u_cla32_and5735_y0 h_u_cla32_and5737_h_u_cla32_and5735_y0
1 1
.subckt and_gate _a=h_u_cla32_and5737_h_u_cla32_and5736_y0 _b=h_u_cla32_and5737_h_u_cla32_and5735_y0 _y0=h_u_cla32_and5737_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and5738_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and5738_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and5738_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and5738_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and5738_y0
.names h_u_cla32_and5738_y0 h_u_cla32_and5739_h_u_cla32_and5738_y0
1 1
.names h_u_cla32_and5737_y0 h_u_cla32_and5739_h_u_cla32_and5737_y0
1 1
.subckt and_gate _a=h_u_cla32_and5739_h_u_cla32_and5738_y0 _b=h_u_cla32_and5739_h_u_cla32_and5737_y0 _y0=h_u_cla32_and5739_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and5740_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and5740_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and5740_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and5740_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and5740_y0
.names h_u_cla32_and5740_y0 h_u_cla32_and5741_h_u_cla32_and5740_y0
1 1
.names h_u_cla32_and5739_y0 h_u_cla32_and5741_h_u_cla32_and5739_y0
1 1
.subckt and_gate _a=h_u_cla32_and5741_h_u_cla32_and5740_y0 _b=h_u_cla32_and5741_h_u_cla32_and5739_y0 _y0=h_u_cla32_and5741_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and5742_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and5742_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and5742_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and5742_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and5742_y0
.names h_u_cla32_and5742_y0 h_u_cla32_and5743_h_u_cla32_and5742_y0
1 1
.names h_u_cla32_and5741_y0 h_u_cla32_and5743_h_u_cla32_and5741_y0
1 1
.subckt and_gate _a=h_u_cla32_and5743_h_u_cla32_and5742_y0 _b=h_u_cla32_and5743_h_u_cla32_and5741_y0 _y0=h_u_cla32_and5743_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and5744_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and5744_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and5744_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and5744_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and5744_y0
.names h_u_cla32_and5744_y0 h_u_cla32_and5745_h_u_cla32_and5744_y0
1 1
.names h_u_cla32_and5743_y0 h_u_cla32_and5745_h_u_cla32_and5743_y0
1 1
.subckt and_gate _a=h_u_cla32_and5745_h_u_cla32_and5744_y0 _b=h_u_cla32_and5745_h_u_cla32_and5743_y0 _y0=h_u_cla32_and5745_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and5746_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and5746_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and5746_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and5746_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and5746_y0
.names h_u_cla32_and5746_y0 h_u_cla32_and5747_h_u_cla32_and5746_y0
1 1
.names h_u_cla32_and5745_y0 h_u_cla32_and5747_h_u_cla32_and5745_y0
1 1
.subckt and_gate _a=h_u_cla32_and5747_h_u_cla32_and5746_y0 _b=h_u_cla32_and5747_h_u_cla32_and5745_y0 _y0=h_u_cla32_and5747_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and5748_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and5748_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and5748_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and5748_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and5748_y0
.names h_u_cla32_and5748_y0 h_u_cla32_and5749_h_u_cla32_and5748_y0
1 1
.names h_u_cla32_and5747_y0 h_u_cla32_and5749_h_u_cla32_and5747_y0
1 1
.subckt and_gate _a=h_u_cla32_and5749_h_u_cla32_and5748_y0 _b=h_u_cla32_and5749_h_u_cla32_and5747_y0 _y0=h_u_cla32_and5749_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and5750_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and5750_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and5750_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and5750_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and5750_y0
.names h_u_cla32_and5750_y0 h_u_cla32_and5751_h_u_cla32_and5750_y0
1 1
.names h_u_cla32_and5749_y0 h_u_cla32_and5751_h_u_cla32_and5749_y0
1 1
.subckt and_gate _a=h_u_cla32_and5751_h_u_cla32_and5750_y0 _b=h_u_cla32_and5751_h_u_cla32_and5749_y0 _y0=h_u_cla32_and5751_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and5752_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and5752_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and5752_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and5752_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and5752_y0
.names h_u_cla32_and5752_y0 h_u_cla32_and5753_h_u_cla32_and5752_y0
1 1
.names h_u_cla32_and5751_y0 h_u_cla32_and5753_h_u_cla32_and5751_y0
1 1
.subckt and_gate _a=h_u_cla32_and5753_h_u_cla32_and5752_y0 _b=h_u_cla32_and5753_h_u_cla32_and5751_y0 _y0=h_u_cla32_and5753_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and5754_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and5754_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and5754_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and5754_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and5754_y0
.names h_u_cla32_and5754_y0 h_u_cla32_and5755_h_u_cla32_and5754_y0
1 1
.names h_u_cla32_and5753_y0 h_u_cla32_and5755_h_u_cla32_and5753_y0
1 1
.subckt and_gate _a=h_u_cla32_and5755_h_u_cla32_and5754_y0 _b=h_u_cla32_and5755_h_u_cla32_and5753_y0 _y0=h_u_cla32_and5755_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and5756_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and5756_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and5756_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and5756_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and5756_y0
.names h_u_cla32_and5756_y0 h_u_cla32_and5757_h_u_cla32_and5756_y0
1 1
.names h_u_cla32_and5755_y0 h_u_cla32_and5757_h_u_cla32_and5755_y0
1 1
.subckt and_gate _a=h_u_cla32_and5757_h_u_cla32_and5756_y0 _b=h_u_cla32_and5757_h_u_cla32_and5755_y0 _y0=h_u_cla32_and5757_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and5758_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and5758_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and5758_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and5758_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and5758_y0
.names h_u_cla32_and5758_y0 h_u_cla32_and5759_h_u_cla32_and5758_y0
1 1
.names h_u_cla32_and5757_y0 h_u_cla32_and5759_h_u_cla32_and5757_y0
1 1
.subckt and_gate _a=h_u_cla32_and5759_h_u_cla32_and5758_y0 _b=h_u_cla32_and5759_h_u_cla32_and5757_y0 _y0=h_u_cla32_and5759_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and5760_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and5760_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and5760_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and5760_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and5760_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and5761_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and5761_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and5761_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and5761_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and5761_y0
.names h_u_cla32_and5761_y0 h_u_cla32_and5762_h_u_cla32_and5761_y0
1 1
.names h_u_cla32_and5760_y0 h_u_cla32_and5762_h_u_cla32_and5760_y0
1 1
.subckt and_gate _a=h_u_cla32_and5762_h_u_cla32_and5761_y0 _b=h_u_cla32_and5762_h_u_cla32_and5760_y0 _y0=h_u_cla32_and5762_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and5763_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and5763_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and5763_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and5763_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and5763_y0
.names h_u_cla32_and5763_y0 h_u_cla32_and5764_h_u_cla32_and5763_y0
1 1
.names h_u_cla32_and5762_y0 h_u_cla32_and5764_h_u_cla32_and5762_y0
1 1
.subckt and_gate _a=h_u_cla32_and5764_h_u_cla32_and5763_y0 _b=h_u_cla32_and5764_h_u_cla32_and5762_y0 _y0=h_u_cla32_and5764_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and5765_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and5765_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and5765_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and5765_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and5765_y0
.names h_u_cla32_and5765_y0 h_u_cla32_and5766_h_u_cla32_and5765_y0
1 1
.names h_u_cla32_and5764_y0 h_u_cla32_and5766_h_u_cla32_and5764_y0
1 1
.subckt and_gate _a=h_u_cla32_and5766_h_u_cla32_and5765_y0 _b=h_u_cla32_and5766_h_u_cla32_and5764_y0 _y0=h_u_cla32_and5766_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and5767_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and5767_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and5767_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and5767_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and5767_y0
.names h_u_cla32_and5767_y0 h_u_cla32_and5768_h_u_cla32_and5767_y0
1 1
.names h_u_cla32_and5766_y0 h_u_cla32_and5768_h_u_cla32_and5766_y0
1 1
.subckt and_gate _a=h_u_cla32_and5768_h_u_cla32_and5767_y0 _b=h_u_cla32_and5768_h_u_cla32_and5766_y0 _y0=h_u_cla32_and5768_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and5769_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and5769_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and5769_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and5769_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and5769_y0
.names h_u_cla32_and5769_y0 h_u_cla32_and5770_h_u_cla32_and5769_y0
1 1
.names h_u_cla32_and5768_y0 h_u_cla32_and5770_h_u_cla32_and5768_y0
1 1
.subckt and_gate _a=h_u_cla32_and5770_h_u_cla32_and5769_y0 _b=h_u_cla32_and5770_h_u_cla32_and5768_y0 _y0=h_u_cla32_and5770_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and5771_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and5771_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and5771_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and5771_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and5771_y0
.names h_u_cla32_and5771_y0 h_u_cla32_and5772_h_u_cla32_and5771_y0
1 1
.names h_u_cla32_and5770_y0 h_u_cla32_and5772_h_u_cla32_and5770_y0
1 1
.subckt and_gate _a=h_u_cla32_and5772_h_u_cla32_and5771_y0 _b=h_u_cla32_and5772_h_u_cla32_and5770_y0 _y0=h_u_cla32_and5772_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and5773_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and5773_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and5773_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and5773_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and5773_y0
.names h_u_cla32_and5773_y0 h_u_cla32_and5774_h_u_cla32_and5773_y0
1 1
.names h_u_cla32_and5772_y0 h_u_cla32_and5774_h_u_cla32_and5772_y0
1 1
.subckt and_gate _a=h_u_cla32_and5774_h_u_cla32_and5773_y0 _b=h_u_cla32_and5774_h_u_cla32_and5772_y0 _y0=h_u_cla32_and5774_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and5775_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and5775_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and5775_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and5775_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and5775_y0
.names h_u_cla32_and5775_y0 h_u_cla32_and5776_h_u_cla32_and5775_y0
1 1
.names h_u_cla32_and5774_y0 h_u_cla32_and5776_h_u_cla32_and5774_y0
1 1
.subckt and_gate _a=h_u_cla32_and5776_h_u_cla32_and5775_y0 _b=h_u_cla32_and5776_h_u_cla32_and5774_y0 _y0=h_u_cla32_and5776_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and5777_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and5777_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and5777_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and5777_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and5777_y0
.names h_u_cla32_and5777_y0 h_u_cla32_and5778_h_u_cla32_and5777_y0
1 1
.names h_u_cla32_and5776_y0 h_u_cla32_and5778_h_u_cla32_and5776_y0
1 1
.subckt and_gate _a=h_u_cla32_and5778_h_u_cla32_and5777_y0 _b=h_u_cla32_and5778_h_u_cla32_and5776_y0 _y0=h_u_cla32_and5778_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and5779_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and5779_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and5779_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and5779_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and5779_y0
.names h_u_cla32_and5779_y0 h_u_cla32_and5780_h_u_cla32_and5779_y0
1 1
.names h_u_cla32_and5778_y0 h_u_cla32_and5780_h_u_cla32_and5778_y0
1 1
.subckt and_gate _a=h_u_cla32_and5780_h_u_cla32_and5779_y0 _b=h_u_cla32_and5780_h_u_cla32_and5778_y0 _y0=h_u_cla32_and5780_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and5781_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and5781_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and5781_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and5781_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and5781_y0
.names h_u_cla32_and5781_y0 h_u_cla32_and5782_h_u_cla32_and5781_y0
1 1
.names h_u_cla32_and5780_y0 h_u_cla32_and5782_h_u_cla32_and5780_y0
1 1
.subckt and_gate _a=h_u_cla32_and5782_h_u_cla32_and5781_y0 _b=h_u_cla32_and5782_h_u_cla32_and5780_y0 _y0=h_u_cla32_and5782_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and5783_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and5783_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and5783_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and5783_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and5783_y0
.names h_u_cla32_and5783_y0 h_u_cla32_and5784_h_u_cla32_and5783_y0
1 1
.names h_u_cla32_and5782_y0 h_u_cla32_and5784_h_u_cla32_and5782_y0
1 1
.subckt and_gate _a=h_u_cla32_and5784_h_u_cla32_and5783_y0 _b=h_u_cla32_and5784_h_u_cla32_and5782_y0 _y0=h_u_cla32_and5784_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and5785_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and5785_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and5785_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and5785_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and5785_y0
.names h_u_cla32_and5785_y0 h_u_cla32_and5786_h_u_cla32_and5785_y0
1 1
.names h_u_cla32_and5784_y0 h_u_cla32_and5786_h_u_cla32_and5784_y0
1 1
.subckt and_gate _a=h_u_cla32_and5786_h_u_cla32_and5785_y0 _b=h_u_cla32_and5786_h_u_cla32_and5784_y0 _y0=h_u_cla32_and5786_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and5787_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and5787_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and5787_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and5787_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and5787_y0
.names h_u_cla32_and5787_y0 h_u_cla32_and5788_h_u_cla32_and5787_y0
1 1
.names h_u_cla32_and5786_y0 h_u_cla32_and5788_h_u_cla32_and5786_y0
1 1
.subckt and_gate _a=h_u_cla32_and5788_h_u_cla32_and5787_y0 _b=h_u_cla32_and5788_h_u_cla32_and5786_y0 _y0=h_u_cla32_and5788_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and5789_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and5789_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and5789_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and5789_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and5789_y0
.names h_u_cla32_and5789_y0 h_u_cla32_and5790_h_u_cla32_and5789_y0
1 1
.names h_u_cla32_and5788_y0 h_u_cla32_and5790_h_u_cla32_and5788_y0
1 1
.subckt and_gate _a=h_u_cla32_and5790_h_u_cla32_and5789_y0 _b=h_u_cla32_and5790_h_u_cla32_and5788_y0 _y0=h_u_cla32_and5790_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and5791_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and5791_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and5791_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and5791_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and5791_y0
.names h_u_cla32_and5791_y0 h_u_cla32_and5792_h_u_cla32_and5791_y0
1 1
.names h_u_cla32_and5790_y0 h_u_cla32_and5792_h_u_cla32_and5790_y0
1 1
.subckt and_gate _a=h_u_cla32_and5792_h_u_cla32_and5791_y0 _b=h_u_cla32_and5792_h_u_cla32_and5790_y0 _y0=h_u_cla32_and5792_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and5793_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and5793_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and5793_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and5793_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and5793_y0
.names h_u_cla32_and5793_y0 h_u_cla32_and5794_h_u_cla32_and5793_y0
1 1
.names h_u_cla32_and5792_y0 h_u_cla32_and5794_h_u_cla32_and5792_y0
1 1
.subckt and_gate _a=h_u_cla32_and5794_h_u_cla32_and5793_y0 _b=h_u_cla32_and5794_h_u_cla32_and5792_y0 _y0=h_u_cla32_and5794_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and5795_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and5795_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and5795_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and5795_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and5795_y0
.names h_u_cla32_and5795_y0 h_u_cla32_and5796_h_u_cla32_and5795_y0
1 1
.names h_u_cla32_and5794_y0 h_u_cla32_and5796_h_u_cla32_and5794_y0
1 1
.subckt and_gate _a=h_u_cla32_and5796_h_u_cla32_and5795_y0 _b=h_u_cla32_and5796_h_u_cla32_and5794_y0 _y0=h_u_cla32_and5796_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and5797_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and5797_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and5797_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and5797_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and5797_y0
.names h_u_cla32_and5797_y0 h_u_cla32_and5798_h_u_cla32_and5797_y0
1 1
.names h_u_cla32_and5796_y0 h_u_cla32_and5798_h_u_cla32_and5796_y0
1 1
.subckt and_gate _a=h_u_cla32_and5798_h_u_cla32_and5797_y0 _b=h_u_cla32_and5798_h_u_cla32_and5796_y0 _y0=h_u_cla32_and5798_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and5799_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and5799_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and5799_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and5799_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and5799_y0
.names h_u_cla32_and5799_y0 h_u_cla32_and5800_h_u_cla32_and5799_y0
1 1
.names h_u_cla32_and5798_y0 h_u_cla32_and5800_h_u_cla32_and5798_y0
1 1
.subckt and_gate _a=h_u_cla32_and5800_h_u_cla32_and5799_y0 _b=h_u_cla32_and5800_h_u_cla32_and5798_y0 _y0=h_u_cla32_and5800_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and5801_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and5801_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and5801_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and5801_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and5801_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and5802_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and5802_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and5802_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and5802_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and5802_y0
.names h_u_cla32_and5802_y0 h_u_cla32_and5803_h_u_cla32_and5802_y0
1 1
.names h_u_cla32_and5801_y0 h_u_cla32_and5803_h_u_cla32_and5801_y0
1 1
.subckt and_gate _a=h_u_cla32_and5803_h_u_cla32_and5802_y0 _b=h_u_cla32_and5803_h_u_cla32_and5801_y0 _y0=h_u_cla32_and5803_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and5804_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and5804_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and5804_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and5804_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and5804_y0
.names h_u_cla32_and5804_y0 h_u_cla32_and5805_h_u_cla32_and5804_y0
1 1
.names h_u_cla32_and5803_y0 h_u_cla32_and5805_h_u_cla32_and5803_y0
1 1
.subckt and_gate _a=h_u_cla32_and5805_h_u_cla32_and5804_y0 _b=h_u_cla32_and5805_h_u_cla32_and5803_y0 _y0=h_u_cla32_and5805_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and5806_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and5806_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and5806_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and5806_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and5806_y0
.names h_u_cla32_and5806_y0 h_u_cla32_and5807_h_u_cla32_and5806_y0
1 1
.names h_u_cla32_and5805_y0 h_u_cla32_and5807_h_u_cla32_and5805_y0
1 1
.subckt and_gate _a=h_u_cla32_and5807_h_u_cla32_and5806_y0 _b=h_u_cla32_and5807_h_u_cla32_and5805_y0 _y0=h_u_cla32_and5807_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and5808_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and5808_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and5808_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and5808_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and5808_y0
.names h_u_cla32_and5808_y0 h_u_cla32_and5809_h_u_cla32_and5808_y0
1 1
.names h_u_cla32_and5807_y0 h_u_cla32_and5809_h_u_cla32_and5807_y0
1 1
.subckt and_gate _a=h_u_cla32_and5809_h_u_cla32_and5808_y0 _b=h_u_cla32_and5809_h_u_cla32_and5807_y0 _y0=h_u_cla32_and5809_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and5810_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and5810_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and5810_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and5810_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and5810_y0
.names h_u_cla32_and5810_y0 h_u_cla32_and5811_h_u_cla32_and5810_y0
1 1
.names h_u_cla32_and5809_y0 h_u_cla32_and5811_h_u_cla32_and5809_y0
1 1
.subckt and_gate _a=h_u_cla32_and5811_h_u_cla32_and5810_y0 _b=h_u_cla32_and5811_h_u_cla32_and5809_y0 _y0=h_u_cla32_and5811_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and5812_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and5812_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and5812_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and5812_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and5812_y0
.names h_u_cla32_and5812_y0 h_u_cla32_and5813_h_u_cla32_and5812_y0
1 1
.names h_u_cla32_and5811_y0 h_u_cla32_and5813_h_u_cla32_and5811_y0
1 1
.subckt and_gate _a=h_u_cla32_and5813_h_u_cla32_and5812_y0 _b=h_u_cla32_and5813_h_u_cla32_and5811_y0 _y0=h_u_cla32_and5813_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and5814_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and5814_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and5814_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and5814_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and5814_y0
.names h_u_cla32_and5814_y0 h_u_cla32_and5815_h_u_cla32_and5814_y0
1 1
.names h_u_cla32_and5813_y0 h_u_cla32_and5815_h_u_cla32_and5813_y0
1 1
.subckt and_gate _a=h_u_cla32_and5815_h_u_cla32_and5814_y0 _b=h_u_cla32_and5815_h_u_cla32_and5813_y0 _y0=h_u_cla32_and5815_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and5816_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and5816_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and5816_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and5816_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and5816_y0
.names h_u_cla32_and5816_y0 h_u_cla32_and5817_h_u_cla32_and5816_y0
1 1
.names h_u_cla32_and5815_y0 h_u_cla32_and5817_h_u_cla32_and5815_y0
1 1
.subckt and_gate _a=h_u_cla32_and5817_h_u_cla32_and5816_y0 _b=h_u_cla32_and5817_h_u_cla32_and5815_y0 _y0=h_u_cla32_and5817_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and5818_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and5818_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and5818_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and5818_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and5818_y0
.names h_u_cla32_and5818_y0 h_u_cla32_and5819_h_u_cla32_and5818_y0
1 1
.names h_u_cla32_and5817_y0 h_u_cla32_and5819_h_u_cla32_and5817_y0
1 1
.subckt and_gate _a=h_u_cla32_and5819_h_u_cla32_and5818_y0 _b=h_u_cla32_and5819_h_u_cla32_and5817_y0 _y0=h_u_cla32_and5819_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and5820_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and5820_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and5820_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and5820_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and5820_y0
.names h_u_cla32_and5820_y0 h_u_cla32_and5821_h_u_cla32_and5820_y0
1 1
.names h_u_cla32_and5819_y0 h_u_cla32_and5821_h_u_cla32_and5819_y0
1 1
.subckt and_gate _a=h_u_cla32_and5821_h_u_cla32_and5820_y0 _b=h_u_cla32_and5821_h_u_cla32_and5819_y0 _y0=h_u_cla32_and5821_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and5822_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and5822_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and5822_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and5822_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and5822_y0
.names h_u_cla32_and5822_y0 h_u_cla32_and5823_h_u_cla32_and5822_y0
1 1
.names h_u_cla32_and5821_y0 h_u_cla32_and5823_h_u_cla32_and5821_y0
1 1
.subckt and_gate _a=h_u_cla32_and5823_h_u_cla32_and5822_y0 _b=h_u_cla32_and5823_h_u_cla32_and5821_y0 _y0=h_u_cla32_and5823_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and5824_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and5824_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and5824_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and5824_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and5824_y0
.names h_u_cla32_and5824_y0 h_u_cla32_and5825_h_u_cla32_and5824_y0
1 1
.names h_u_cla32_and5823_y0 h_u_cla32_and5825_h_u_cla32_and5823_y0
1 1
.subckt and_gate _a=h_u_cla32_and5825_h_u_cla32_and5824_y0 _b=h_u_cla32_and5825_h_u_cla32_and5823_y0 _y0=h_u_cla32_and5825_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and5826_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and5826_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and5826_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and5826_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and5826_y0
.names h_u_cla32_and5826_y0 h_u_cla32_and5827_h_u_cla32_and5826_y0
1 1
.names h_u_cla32_and5825_y0 h_u_cla32_and5827_h_u_cla32_and5825_y0
1 1
.subckt and_gate _a=h_u_cla32_and5827_h_u_cla32_and5826_y0 _b=h_u_cla32_and5827_h_u_cla32_and5825_y0 _y0=h_u_cla32_and5827_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and5828_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and5828_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and5828_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and5828_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and5828_y0
.names h_u_cla32_and5828_y0 h_u_cla32_and5829_h_u_cla32_and5828_y0
1 1
.names h_u_cla32_and5827_y0 h_u_cla32_and5829_h_u_cla32_and5827_y0
1 1
.subckt and_gate _a=h_u_cla32_and5829_h_u_cla32_and5828_y0 _b=h_u_cla32_and5829_h_u_cla32_and5827_y0 _y0=h_u_cla32_and5829_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and5830_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and5830_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and5830_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and5830_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and5830_y0
.names h_u_cla32_and5830_y0 h_u_cla32_and5831_h_u_cla32_and5830_y0
1 1
.names h_u_cla32_and5829_y0 h_u_cla32_and5831_h_u_cla32_and5829_y0
1 1
.subckt and_gate _a=h_u_cla32_and5831_h_u_cla32_and5830_y0 _b=h_u_cla32_and5831_h_u_cla32_and5829_y0 _y0=h_u_cla32_and5831_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and5832_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and5832_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and5832_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and5832_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and5832_y0
.names h_u_cla32_and5832_y0 h_u_cla32_and5833_h_u_cla32_and5832_y0
1 1
.names h_u_cla32_and5831_y0 h_u_cla32_and5833_h_u_cla32_and5831_y0
1 1
.subckt and_gate _a=h_u_cla32_and5833_h_u_cla32_and5832_y0 _b=h_u_cla32_and5833_h_u_cla32_and5831_y0 _y0=h_u_cla32_and5833_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and5834_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and5834_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and5834_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and5834_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and5834_y0
.names h_u_cla32_and5834_y0 h_u_cla32_and5835_h_u_cla32_and5834_y0
1 1
.names h_u_cla32_and5833_y0 h_u_cla32_and5835_h_u_cla32_and5833_y0
1 1
.subckt and_gate _a=h_u_cla32_and5835_h_u_cla32_and5834_y0 _b=h_u_cla32_and5835_h_u_cla32_and5833_y0 _y0=h_u_cla32_and5835_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and5836_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and5836_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and5836_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and5836_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and5836_y0
.names h_u_cla32_and5836_y0 h_u_cla32_and5837_h_u_cla32_and5836_y0
1 1
.names h_u_cla32_and5835_y0 h_u_cla32_and5837_h_u_cla32_and5835_y0
1 1
.subckt and_gate _a=h_u_cla32_and5837_h_u_cla32_and5836_y0 _b=h_u_cla32_and5837_h_u_cla32_and5835_y0 _y0=h_u_cla32_and5837_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and5838_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and5838_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and5838_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and5838_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and5838_y0
.names h_u_cla32_and5838_y0 h_u_cla32_and5839_h_u_cla32_and5838_y0
1 1
.names h_u_cla32_and5837_y0 h_u_cla32_and5839_h_u_cla32_and5837_y0
1 1
.subckt and_gate _a=h_u_cla32_and5839_h_u_cla32_and5838_y0 _b=h_u_cla32_and5839_h_u_cla32_and5837_y0 _y0=h_u_cla32_and5839_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and5840_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and5840_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and5840_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and5840_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and5840_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and5841_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and5841_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and5841_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and5841_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and5841_y0
.names h_u_cla32_and5841_y0 h_u_cla32_and5842_h_u_cla32_and5841_y0
1 1
.names h_u_cla32_and5840_y0 h_u_cla32_and5842_h_u_cla32_and5840_y0
1 1
.subckt and_gate _a=h_u_cla32_and5842_h_u_cla32_and5841_y0 _b=h_u_cla32_and5842_h_u_cla32_and5840_y0 _y0=h_u_cla32_and5842_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and5843_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and5843_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and5843_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and5843_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and5843_y0
.names h_u_cla32_and5843_y0 h_u_cla32_and5844_h_u_cla32_and5843_y0
1 1
.names h_u_cla32_and5842_y0 h_u_cla32_and5844_h_u_cla32_and5842_y0
1 1
.subckt and_gate _a=h_u_cla32_and5844_h_u_cla32_and5843_y0 _b=h_u_cla32_and5844_h_u_cla32_and5842_y0 _y0=h_u_cla32_and5844_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and5845_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and5845_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and5845_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and5845_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and5845_y0
.names h_u_cla32_and5845_y0 h_u_cla32_and5846_h_u_cla32_and5845_y0
1 1
.names h_u_cla32_and5844_y0 h_u_cla32_and5846_h_u_cla32_and5844_y0
1 1
.subckt and_gate _a=h_u_cla32_and5846_h_u_cla32_and5845_y0 _b=h_u_cla32_and5846_h_u_cla32_and5844_y0 _y0=h_u_cla32_and5846_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and5847_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and5847_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and5847_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and5847_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and5847_y0
.names h_u_cla32_and5847_y0 h_u_cla32_and5848_h_u_cla32_and5847_y0
1 1
.names h_u_cla32_and5846_y0 h_u_cla32_and5848_h_u_cla32_and5846_y0
1 1
.subckt and_gate _a=h_u_cla32_and5848_h_u_cla32_and5847_y0 _b=h_u_cla32_and5848_h_u_cla32_and5846_y0 _y0=h_u_cla32_and5848_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and5849_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and5849_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and5849_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and5849_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and5849_y0
.names h_u_cla32_and5849_y0 h_u_cla32_and5850_h_u_cla32_and5849_y0
1 1
.names h_u_cla32_and5848_y0 h_u_cla32_and5850_h_u_cla32_and5848_y0
1 1
.subckt and_gate _a=h_u_cla32_and5850_h_u_cla32_and5849_y0 _b=h_u_cla32_and5850_h_u_cla32_and5848_y0 _y0=h_u_cla32_and5850_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and5851_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and5851_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and5851_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and5851_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and5851_y0
.names h_u_cla32_and5851_y0 h_u_cla32_and5852_h_u_cla32_and5851_y0
1 1
.names h_u_cla32_and5850_y0 h_u_cla32_and5852_h_u_cla32_and5850_y0
1 1
.subckt and_gate _a=h_u_cla32_and5852_h_u_cla32_and5851_y0 _b=h_u_cla32_and5852_h_u_cla32_and5850_y0 _y0=h_u_cla32_and5852_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and5853_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and5853_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and5853_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and5853_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and5853_y0
.names h_u_cla32_and5853_y0 h_u_cla32_and5854_h_u_cla32_and5853_y0
1 1
.names h_u_cla32_and5852_y0 h_u_cla32_and5854_h_u_cla32_and5852_y0
1 1
.subckt and_gate _a=h_u_cla32_and5854_h_u_cla32_and5853_y0 _b=h_u_cla32_and5854_h_u_cla32_and5852_y0 _y0=h_u_cla32_and5854_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and5855_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and5855_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and5855_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and5855_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and5855_y0
.names h_u_cla32_and5855_y0 h_u_cla32_and5856_h_u_cla32_and5855_y0
1 1
.names h_u_cla32_and5854_y0 h_u_cla32_and5856_h_u_cla32_and5854_y0
1 1
.subckt and_gate _a=h_u_cla32_and5856_h_u_cla32_and5855_y0 _b=h_u_cla32_and5856_h_u_cla32_and5854_y0 _y0=h_u_cla32_and5856_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and5857_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and5857_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and5857_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and5857_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and5857_y0
.names h_u_cla32_and5857_y0 h_u_cla32_and5858_h_u_cla32_and5857_y0
1 1
.names h_u_cla32_and5856_y0 h_u_cla32_and5858_h_u_cla32_and5856_y0
1 1
.subckt and_gate _a=h_u_cla32_and5858_h_u_cla32_and5857_y0 _b=h_u_cla32_and5858_h_u_cla32_and5856_y0 _y0=h_u_cla32_and5858_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and5859_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and5859_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and5859_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and5859_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and5859_y0
.names h_u_cla32_and5859_y0 h_u_cla32_and5860_h_u_cla32_and5859_y0
1 1
.names h_u_cla32_and5858_y0 h_u_cla32_and5860_h_u_cla32_and5858_y0
1 1
.subckt and_gate _a=h_u_cla32_and5860_h_u_cla32_and5859_y0 _b=h_u_cla32_and5860_h_u_cla32_and5858_y0 _y0=h_u_cla32_and5860_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and5861_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and5861_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and5861_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and5861_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and5861_y0
.names h_u_cla32_and5861_y0 h_u_cla32_and5862_h_u_cla32_and5861_y0
1 1
.names h_u_cla32_and5860_y0 h_u_cla32_and5862_h_u_cla32_and5860_y0
1 1
.subckt and_gate _a=h_u_cla32_and5862_h_u_cla32_and5861_y0 _b=h_u_cla32_and5862_h_u_cla32_and5860_y0 _y0=h_u_cla32_and5862_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and5863_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and5863_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and5863_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and5863_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and5863_y0
.names h_u_cla32_and5863_y0 h_u_cla32_and5864_h_u_cla32_and5863_y0
1 1
.names h_u_cla32_and5862_y0 h_u_cla32_and5864_h_u_cla32_and5862_y0
1 1
.subckt and_gate _a=h_u_cla32_and5864_h_u_cla32_and5863_y0 _b=h_u_cla32_and5864_h_u_cla32_and5862_y0 _y0=h_u_cla32_and5864_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and5865_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and5865_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and5865_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and5865_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and5865_y0
.names h_u_cla32_and5865_y0 h_u_cla32_and5866_h_u_cla32_and5865_y0
1 1
.names h_u_cla32_and5864_y0 h_u_cla32_and5866_h_u_cla32_and5864_y0
1 1
.subckt and_gate _a=h_u_cla32_and5866_h_u_cla32_and5865_y0 _b=h_u_cla32_and5866_h_u_cla32_and5864_y0 _y0=h_u_cla32_and5866_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and5867_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and5867_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and5867_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and5867_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and5867_y0
.names h_u_cla32_and5867_y0 h_u_cla32_and5868_h_u_cla32_and5867_y0
1 1
.names h_u_cla32_and5866_y0 h_u_cla32_and5868_h_u_cla32_and5866_y0
1 1
.subckt and_gate _a=h_u_cla32_and5868_h_u_cla32_and5867_y0 _b=h_u_cla32_and5868_h_u_cla32_and5866_y0 _y0=h_u_cla32_and5868_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and5869_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and5869_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and5869_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and5869_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and5869_y0
.names h_u_cla32_and5869_y0 h_u_cla32_and5870_h_u_cla32_and5869_y0
1 1
.names h_u_cla32_and5868_y0 h_u_cla32_and5870_h_u_cla32_and5868_y0
1 1
.subckt and_gate _a=h_u_cla32_and5870_h_u_cla32_and5869_y0 _b=h_u_cla32_and5870_h_u_cla32_and5868_y0 _y0=h_u_cla32_and5870_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and5871_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and5871_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and5871_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and5871_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and5871_y0
.names h_u_cla32_and5871_y0 h_u_cla32_and5872_h_u_cla32_and5871_y0
1 1
.names h_u_cla32_and5870_y0 h_u_cla32_and5872_h_u_cla32_and5870_y0
1 1
.subckt and_gate _a=h_u_cla32_and5872_h_u_cla32_and5871_y0 _b=h_u_cla32_and5872_h_u_cla32_and5870_y0 _y0=h_u_cla32_and5872_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and5873_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and5873_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and5873_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and5873_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and5873_y0
.names h_u_cla32_and5873_y0 h_u_cla32_and5874_h_u_cla32_and5873_y0
1 1
.names h_u_cla32_and5872_y0 h_u_cla32_and5874_h_u_cla32_and5872_y0
1 1
.subckt and_gate _a=h_u_cla32_and5874_h_u_cla32_and5873_y0 _b=h_u_cla32_and5874_h_u_cla32_and5872_y0 _y0=h_u_cla32_and5874_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and5875_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and5875_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and5875_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and5875_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and5875_y0
.names h_u_cla32_and5875_y0 h_u_cla32_and5876_h_u_cla32_and5875_y0
1 1
.names h_u_cla32_and5874_y0 h_u_cla32_and5876_h_u_cla32_and5874_y0
1 1
.subckt and_gate _a=h_u_cla32_and5876_h_u_cla32_and5875_y0 _b=h_u_cla32_and5876_h_u_cla32_and5874_y0 _y0=h_u_cla32_and5876_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and5877_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and5877_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and5877_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and5877_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and5877_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and5878_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and5878_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and5878_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and5878_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and5878_y0
.names h_u_cla32_and5878_y0 h_u_cla32_and5879_h_u_cla32_and5878_y0
1 1
.names h_u_cla32_and5877_y0 h_u_cla32_and5879_h_u_cla32_and5877_y0
1 1
.subckt and_gate _a=h_u_cla32_and5879_h_u_cla32_and5878_y0 _b=h_u_cla32_and5879_h_u_cla32_and5877_y0 _y0=h_u_cla32_and5879_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and5880_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and5880_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and5880_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and5880_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and5880_y0
.names h_u_cla32_and5880_y0 h_u_cla32_and5881_h_u_cla32_and5880_y0
1 1
.names h_u_cla32_and5879_y0 h_u_cla32_and5881_h_u_cla32_and5879_y0
1 1
.subckt and_gate _a=h_u_cla32_and5881_h_u_cla32_and5880_y0 _b=h_u_cla32_and5881_h_u_cla32_and5879_y0 _y0=h_u_cla32_and5881_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and5882_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and5882_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and5882_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and5882_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and5882_y0
.names h_u_cla32_and5882_y0 h_u_cla32_and5883_h_u_cla32_and5882_y0
1 1
.names h_u_cla32_and5881_y0 h_u_cla32_and5883_h_u_cla32_and5881_y0
1 1
.subckt and_gate _a=h_u_cla32_and5883_h_u_cla32_and5882_y0 _b=h_u_cla32_and5883_h_u_cla32_and5881_y0 _y0=h_u_cla32_and5883_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and5884_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and5884_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and5884_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and5884_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and5884_y0
.names h_u_cla32_and5884_y0 h_u_cla32_and5885_h_u_cla32_and5884_y0
1 1
.names h_u_cla32_and5883_y0 h_u_cla32_and5885_h_u_cla32_and5883_y0
1 1
.subckt and_gate _a=h_u_cla32_and5885_h_u_cla32_and5884_y0 _b=h_u_cla32_and5885_h_u_cla32_and5883_y0 _y0=h_u_cla32_and5885_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and5886_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and5886_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and5886_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and5886_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and5886_y0
.names h_u_cla32_and5886_y0 h_u_cla32_and5887_h_u_cla32_and5886_y0
1 1
.names h_u_cla32_and5885_y0 h_u_cla32_and5887_h_u_cla32_and5885_y0
1 1
.subckt and_gate _a=h_u_cla32_and5887_h_u_cla32_and5886_y0 _b=h_u_cla32_and5887_h_u_cla32_and5885_y0 _y0=h_u_cla32_and5887_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and5888_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and5888_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and5888_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and5888_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and5888_y0
.names h_u_cla32_and5888_y0 h_u_cla32_and5889_h_u_cla32_and5888_y0
1 1
.names h_u_cla32_and5887_y0 h_u_cla32_and5889_h_u_cla32_and5887_y0
1 1
.subckt and_gate _a=h_u_cla32_and5889_h_u_cla32_and5888_y0 _b=h_u_cla32_and5889_h_u_cla32_and5887_y0 _y0=h_u_cla32_and5889_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and5890_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and5890_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and5890_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and5890_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and5890_y0
.names h_u_cla32_and5890_y0 h_u_cla32_and5891_h_u_cla32_and5890_y0
1 1
.names h_u_cla32_and5889_y0 h_u_cla32_and5891_h_u_cla32_and5889_y0
1 1
.subckt and_gate _a=h_u_cla32_and5891_h_u_cla32_and5890_y0 _b=h_u_cla32_and5891_h_u_cla32_and5889_y0 _y0=h_u_cla32_and5891_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and5892_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and5892_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and5892_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and5892_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and5892_y0
.names h_u_cla32_and5892_y0 h_u_cla32_and5893_h_u_cla32_and5892_y0
1 1
.names h_u_cla32_and5891_y0 h_u_cla32_and5893_h_u_cla32_and5891_y0
1 1
.subckt and_gate _a=h_u_cla32_and5893_h_u_cla32_and5892_y0 _b=h_u_cla32_and5893_h_u_cla32_and5891_y0 _y0=h_u_cla32_and5893_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and5894_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and5894_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and5894_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and5894_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and5894_y0
.names h_u_cla32_and5894_y0 h_u_cla32_and5895_h_u_cla32_and5894_y0
1 1
.names h_u_cla32_and5893_y0 h_u_cla32_and5895_h_u_cla32_and5893_y0
1 1
.subckt and_gate _a=h_u_cla32_and5895_h_u_cla32_and5894_y0 _b=h_u_cla32_and5895_h_u_cla32_and5893_y0 _y0=h_u_cla32_and5895_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and5896_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and5896_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and5896_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and5896_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and5896_y0
.names h_u_cla32_and5896_y0 h_u_cla32_and5897_h_u_cla32_and5896_y0
1 1
.names h_u_cla32_and5895_y0 h_u_cla32_and5897_h_u_cla32_and5895_y0
1 1
.subckt and_gate _a=h_u_cla32_and5897_h_u_cla32_and5896_y0 _b=h_u_cla32_and5897_h_u_cla32_and5895_y0 _y0=h_u_cla32_and5897_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and5898_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and5898_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and5898_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and5898_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and5898_y0
.names h_u_cla32_and5898_y0 h_u_cla32_and5899_h_u_cla32_and5898_y0
1 1
.names h_u_cla32_and5897_y0 h_u_cla32_and5899_h_u_cla32_and5897_y0
1 1
.subckt and_gate _a=h_u_cla32_and5899_h_u_cla32_and5898_y0 _b=h_u_cla32_and5899_h_u_cla32_and5897_y0 _y0=h_u_cla32_and5899_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and5900_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and5900_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and5900_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and5900_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and5900_y0
.names h_u_cla32_and5900_y0 h_u_cla32_and5901_h_u_cla32_and5900_y0
1 1
.names h_u_cla32_and5899_y0 h_u_cla32_and5901_h_u_cla32_and5899_y0
1 1
.subckt and_gate _a=h_u_cla32_and5901_h_u_cla32_and5900_y0 _b=h_u_cla32_and5901_h_u_cla32_and5899_y0 _y0=h_u_cla32_and5901_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and5902_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and5902_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and5902_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and5902_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and5902_y0
.names h_u_cla32_and5902_y0 h_u_cla32_and5903_h_u_cla32_and5902_y0
1 1
.names h_u_cla32_and5901_y0 h_u_cla32_and5903_h_u_cla32_and5901_y0
1 1
.subckt and_gate _a=h_u_cla32_and5903_h_u_cla32_and5902_y0 _b=h_u_cla32_and5903_h_u_cla32_and5901_y0 _y0=h_u_cla32_and5903_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and5904_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and5904_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and5904_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and5904_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and5904_y0
.names h_u_cla32_and5904_y0 h_u_cla32_and5905_h_u_cla32_and5904_y0
1 1
.names h_u_cla32_and5903_y0 h_u_cla32_and5905_h_u_cla32_and5903_y0
1 1
.subckt and_gate _a=h_u_cla32_and5905_h_u_cla32_and5904_y0 _b=h_u_cla32_and5905_h_u_cla32_and5903_y0 _y0=h_u_cla32_and5905_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and5906_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and5906_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and5906_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and5906_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and5906_y0
.names h_u_cla32_and5906_y0 h_u_cla32_and5907_h_u_cla32_and5906_y0
1 1
.names h_u_cla32_and5905_y0 h_u_cla32_and5907_h_u_cla32_and5905_y0
1 1
.subckt and_gate _a=h_u_cla32_and5907_h_u_cla32_and5906_y0 _b=h_u_cla32_and5907_h_u_cla32_and5905_y0 _y0=h_u_cla32_and5907_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and5908_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and5908_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and5908_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and5908_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and5908_y0
.names h_u_cla32_and5908_y0 h_u_cla32_and5909_h_u_cla32_and5908_y0
1 1
.names h_u_cla32_and5907_y0 h_u_cla32_and5909_h_u_cla32_and5907_y0
1 1
.subckt and_gate _a=h_u_cla32_and5909_h_u_cla32_and5908_y0 _b=h_u_cla32_and5909_h_u_cla32_and5907_y0 _y0=h_u_cla32_and5909_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and5910_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and5910_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and5910_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and5910_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and5910_y0
.names h_u_cla32_and5910_y0 h_u_cla32_and5911_h_u_cla32_and5910_y0
1 1
.names h_u_cla32_and5909_y0 h_u_cla32_and5911_h_u_cla32_and5909_y0
1 1
.subckt and_gate _a=h_u_cla32_and5911_h_u_cla32_and5910_y0 _b=h_u_cla32_and5911_h_u_cla32_and5909_y0 _y0=h_u_cla32_and5911_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and5912_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and5912_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and5912_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and5912_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and5912_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and5913_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and5913_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and5913_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and5913_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and5913_y0
.names h_u_cla32_and5913_y0 h_u_cla32_and5914_h_u_cla32_and5913_y0
1 1
.names h_u_cla32_and5912_y0 h_u_cla32_and5914_h_u_cla32_and5912_y0
1 1
.subckt and_gate _a=h_u_cla32_and5914_h_u_cla32_and5913_y0 _b=h_u_cla32_and5914_h_u_cla32_and5912_y0 _y0=h_u_cla32_and5914_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and5915_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and5915_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and5915_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and5915_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and5915_y0
.names h_u_cla32_and5915_y0 h_u_cla32_and5916_h_u_cla32_and5915_y0
1 1
.names h_u_cla32_and5914_y0 h_u_cla32_and5916_h_u_cla32_and5914_y0
1 1
.subckt and_gate _a=h_u_cla32_and5916_h_u_cla32_and5915_y0 _b=h_u_cla32_and5916_h_u_cla32_and5914_y0 _y0=h_u_cla32_and5916_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and5917_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and5917_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and5917_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and5917_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and5917_y0
.names h_u_cla32_and5917_y0 h_u_cla32_and5918_h_u_cla32_and5917_y0
1 1
.names h_u_cla32_and5916_y0 h_u_cla32_and5918_h_u_cla32_and5916_y0
1 1
.subckt and_gate _a=h_u_cla32_and5918_h_u_cla32_and5917_y0 _b=h_u_cla32_and5918_h_u_cla32_and5916_y0 _y0=h_u_cla32_and5918_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and5919_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and5919_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and5919_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and5919_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and5919_y0
.names h_u_cla32_and5919_y0 h_u_cla32_and5920_h_u_cla32_and5919_y0
1 1
.names h_u_cla32_and5918_y0 h_u_cla32_and5920_h_u_cla32_and5918_y0
1 1
.subckt and_gate _a=h_u_cla32_and5920_h_u_cla32_and5919_y0 _b=h_u_cla32_and5920_h_u_cla32_and5918_y0 _y0=h_u_cla32_and5920_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and5921_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and5921_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and5921_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and5921_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and5921_y0
.names h_u_cla32_and5921_y0 h_u_cla32_and5922_h_u_cla32_and5921_y0
1 1
.names h_u_cla32_and5920_y0 h_u_cla32_and5922_h_u_cla32_and5920_y0
1 1
.subckt and_gate _a=h_u_cla32_and5922_h_u_cla32_and5921_y0 _b=h_u_cla32_and5922_h_u_cla32_and5920_y0 _y0=h_u_cla32_and5922_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and5923_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and5923_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and5923_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and5923_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and5923_y0
.names h_u_cla32_and5923_y0 h_u_cla32_and5924_h_u_cla32_and5923_y0
1 1
.names h_u_cla32_and5922_y0 h_u_cla32_and5924_h_u_cla32_and5922_y0
1 1
.subckt and_gate _a=h_u_cla32_and5924_h_u_cla32_and5923_y0 _b=h_u_cla32_and5924_h_u_cla32_and5922_y0 _y0=h_u_cla32_and5924_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and5925_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and5925_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and5925_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and5925_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and5925_y0
.names h_u_cla32_and5925_y0 h_u_cla32_and5926_h_u_cla32_and5925_y0
1 1
.names h_u_cla32_and5924_y0 h_u_cla32_and5926_h_u_cla32_and5924_y0
1 1
.subckt and_gate _a=h_u_cla32_and5926_h_u_cla32_and5925_y0 _b=h_u_cla32_and5926_h_u_cla32_and5924_y0 _y0=h_u_cla32_and5926_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and5927_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and5927_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and5927_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and5927_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and5927_y0
.names h_u_cla32_and5927_y0 h_u_cla32_and5928_h_u_cla32_and5927_y0
1 1
.names h_u_cla32_and5926_y0 h_u_cla32_and5928_h_u_cla32_and5926_y0
1 1
.subckt and_gate _a=h_u_cla32_and5928_h_u_cla32_and5927_y0 _b=h_u_cla32_and5928_h_u_cla32_and5926_y0 _y0=h_u_cla32_and5928_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and5929_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and5929_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and5929_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and5929_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and5929_y0
.names h_u_cla32_and5929_y0 h_u_cla32_and5930_h_u_cla32_and5929_y0
1 1
.names h_u_cla32_and5928_y0 h_u_cla32_and5930_h_u_cla32_and5928_y0
1 1
.subckt and_gate _a=h_u_cla32_and5930_h_u_cla32_and5929_y0 _b=h_u_cla32_and5930_h_u_cla32_and5928_y0 _y0=h_u_cla32_and5930_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and5931_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and5931_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and5931_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and5931_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and5931_y0
.names h_u_cla32_and5931_y0 h_u_cla32_and5932_h_u_cla32_and5931_y0
1 1
.names h_u_cla32_and5930_y0 h_u_cla32_and5932_h_u_cla32_and5930_y0
1 1
.subckt and_gate _a=h_u_cla32_and5932_h_u_cla32_and5931_y0 _b=h_u_cla32_and5932_h_u_cla32_and5930_y0 _y0=h_u_cla32_and5932_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and5933_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and5933_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and5933_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and5933_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and5933_y0
.names h_u_cla32_and5933_y0 h_u_cla32_and5934_h_u_cla32_and5933_y0
1 1
.names h_u_cla32_and5932_y0 h_u_cla32_and5934_h_u_cla32_and5932_y0
1 1
.subckt and_gate _a=h_u_cla32_and5934_h_u_cla32_and5933_y0 _b=h_u_cla32_and5934_h_u_cla32_and5932_y0 _y0=h_u_cla32_and5934_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and5935_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and5935_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and5935_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and5935_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and5935_y0
.names h_u_cla32_and5935_y0 h_u_cla32_and5936_h_u_cla32_and5935_y0
1 1
.names h_u_cla32_and5934_y0 h_u_cla32_and5936_h_u_cla32_and5934_y0
1 1
.subckt and_gate _a=h_u_cla32_and5936_h_u_cla32_and5935_y0 _b=h_u_cla32_and5936_h_u_cla32_and5934_y0 _y0=h_u_cla32_and5936_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and5937_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and5937_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and5937_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and5937_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and5937_y0
.names h_u_cla32_and5937_y0 h_u_cla32_and5938_h_u_cla32_and5937_y0
1 1
.names h_u_cla32_and5936_y0 h_u_cla32_and5938_h_u_cla32_and5936_y0
1 1
.subckt and_gate _a=h_u_cla32_and5938_h_u_cla32_and5937_y0 _b=h_u_cla32_and5938_h_u_cla32_and5936_y0 _y0=h_u_cla32_and5938_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and5939_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and5939_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and5939_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and5939_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and5939_y0
.names h_u_cla32_and5939_y0 h_u_cla32_and5940_h_u_cla32_and5939_y0
1 1
.names h_u_cla32_and5938_y0 h_u_cla32_and5940_h_u_cla32_and5938_y0
1 1
.subckt and_gate _a=h_u_cla32_and5940_h_u_cla32_and5939_y0 _b=h_u_cla32_and5940_h_u_cla32_and5938_y0 _y0=h_u_cla32_and5940_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and5941_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and5941_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and5941_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and5941_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and5941_y0
.names h_u_cla32_and5941_y0 h_u_cla32_and5942_h_u_cla32_and5941_y0
1 1
.names h_u_cla32_and5940_y0 h_u_cla32_and5942_h_u_cla32_and5940_y0
1 1
.subckt and_gate _a=h_u_cla32_and5942_h_u_cla32_and5941_y0 _b=h_u_cla32_and5942_h_u_cla32_and5940_y0 _y0=h_u_cla32_and5942_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and5943_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and5943_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and5943_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and5943_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and5943_y0
.names h_u_cla32_and5943_y0 h_u_cla32_and5944_h_u_cla32_and5943_y0
1 1
.names h_u_cla32_and5942_y0 h_u_cla32_and5944_h_u_cla32_and5942_y0
1 1
.subckt and_gate _a=h_u_cla32_and5944_h_u_cla32_and5943_y0 _b=h_u_cla32_and5944_h_u_cla32_and5942_y0 _y0=h_u_cla32_and5944_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and5945_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and5945_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and5945_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and5945_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and5945_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and5946_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and5946_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and5946_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and5946_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and5946_y0
.names h_u_cla32_and5946_y0 h_u_cla32_and5947_h_u_cla32_and5946_y0
1 1
.names h_u_cla32_and5945_y0 h_u_cla32_and5947_h_u_cla32_and5945_y0
1 1
.subckt and_gate _a=h_u_cla32_and5947_h_u_cla32_and5946_y0 _b=h_u_cla32_and5947_h_u_cla32_and5945_y0 _y0=h_u_cla32_and5947_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and5948_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and5948_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and5948_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and5948_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and5948_y0
.names h_u_cla32_and5948_y0 h_u_cla32_and5949_h_u_cla32_and5948_y0
1 1
.names h_u_cla32_and5947_y0 h_u_cla32_and5949_h_u_cla32_and5947_y0
1 1
.subckt and_gate _a=h_u_cla32_and5949_h_u_cla32_and5948_y0 _b=h_u_cla32_and5949_h_u_cla32_and5947_y0 _y0=h_u_cla32_and5949_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and5950_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and5950_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and5950_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and5950_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and5950_y0
.names h_u_cla32_and5950_y0 h_u_cla32_and5951_h_u_cla32_and5950_y0
1 1
.names h_u_cla32_and5949_y0 h_u_cla32_and5951_h_u_cla32_and5949_y0
1 1
.subckt and_gate _a=h_u_cla32_and5951_h_u_cla32_and5950_y0 _b=h_u_cla32_and5951_h_u_cla32_and5949_y0 _y0=h_u_cla32_and5951_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and5952_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and5952_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and5952_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and5952_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and5952_y0
.names h_u_cla32_and5952_y0 h_u_cla32_and5953_h_u_cla32_and5952_y0
1 1
.names h_u_cla32_and5951_y0 h_u_cla32_and5953_h_u_cla32_and5951_y0
1 1
.subckt and_gate _a=h_u_cla32_and5953_h_u_cla32_and5952_y0 _b=h_u_cla32_and5953_h_u_cla32_and5951_y0 _y0=h_u_cla32_and5953_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and5954_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and5954_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and5954_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and5954_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and5954_y0
.names h_u_cla32_and5954_y0 h_u_cla32_and5955_h_u_cla32_and5954_y0
1 1
.names h_u_cla32_and5953_y0 h_u_cla32_and5955_h_u_cla32_and5953_y0
1 1
.subckt and_gate _a=h_u_cla32_and5955_h_u_cla32_and5954_y0 _b=h_u_cla32_and5955_h_u_cla32_and5953_y0 _y0=h_u_cla32_and5955_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and5956_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and5956_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and5956_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and5956_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and5956_y0
.names h_u_cla32_and5956_y0 h_u_cla32_and5957_h_u_cla32_and5956_y0
1 1
.names h_u_cla32_and5955_y0 h_u_cla32_and5957_h_u_cla32_and5955_y0
1 1
.subckt and_gate _a=h_u_cla32_and5957_h_u_cla32_and5956_y0 _b=h_u_cla32_and5957_h_u_cla32_and5955_y0 _y0=h_u_cla32_and5957_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and5958_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and5958_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and5958_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and5958_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and5958_y0
.names h_u_cla32_and5958_y0 h_u_cla32_and5959_h_u_cla32_and5958_y0
1 1
.names h_u_cla32_and5957_y0 h_u_cla32_and5959_h_u_cla32_and5957_y0
1 1
.subckt and_gate _a=h_u_cla32_and5959_h_u_cla32_and5958_y0 _b=h_u_cla32_and5959_h_u_cla32_and5957_y0 _y0=h_u_cla32_and5959_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and5960_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and5960_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and5960_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and5960_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and5960_y0
.names h_u_cla32_and5960_y0 h_u_cla32_and5961_h_u_cla32_and5960_y0
1 1
.names h_u_cla32_and5959_y0 h_u_cla32_and5961_h_u_cla32_and5959_y0
1 1
.subckt and_gate _a=h_u_cla32_and5961_h_u_cla32_and5960_y0 _b=h_u_cla32_and5961_h_u_cla32_and5959_y0 _y0=h_u_cla32_and5961_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and5962_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and5962_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and5962_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and5962_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and5962_y0
.names h_u_cla32_and5962_y0 h_u_cla32_and5963_h_u_cla32_and5962_y0
1 1
.names h_u_cla32_and5961_y0 h_u_cla32_and5963_h_u_cla32_and5961_y0
1 1
.subckt and_gate _a=h_u_cla32_and5963_h_u_cla32_and5962_y0 _b=h_u_cla32_and5963_h_u_cla32_and5961_y0 _y0=h_u_cla32_and5963_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and5964_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and5964_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and5964_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and5964_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and5964_y0
.names h_u_cla32_and5964_y0 h_u_cla32_and5965_h_u_cla32_and5964_y0
1 1
.names h_u_cla32_and5963_y0 h_u_cla32_and5965_h_u_cla32_and5963_y0
1 1
.subckt and_gate _a=h_u_cla32_and5965_h_u_cla32_and5964_y0 _b=h_u_cla32_and5965_h_u_cla32_and5963_y0 _y0=h_u_cla32_and5965_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and5966_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and5966_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and5966_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and5966_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and5966_y0
.names h_u_cla32_and5966_y0 h_u_cla32_and5967_h_u_cla32_and5966_y0
1 1
.names h_u_cla32_and5965_y0 h_u_cla32_and5967_h_u_cla32_and5965_y0
1 1
.subckt and_gate _a=h_u_cla32_and5967_h_u_cla32_and5966_y0 _b=h_u_cla32_and5967_h_u_cla32_and5965_y0 _y0=h_u_cla32_and5967_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and5968_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and5968_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and5968_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and5968_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and5968_y0
.names h_u_cla32_and5968_y0 h_u_cla32_and5969_h_u_cla32_and5968_y0
1 1
.names h_u_cla32_and5967_y0 h_u_cla32_and5969_h_u_cla32_and5967_y0
1 1
.subckt and_gate _a=h_u_cla32_and5969_h_u_cla32_and5968_y0 _b=h_u_cla32_and5969_h_u_cla32_and5967_y0 _y0=h_u_cla32_and5969_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and5970_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and5970_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and5970_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and5970_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and5970_y0
.names h_u_cla32_and5970_y0 h_u_cla32_and5971_h_u_cla32_and5970_y0
1 1
.names h_u_cla32_and5969_y0 h_u_cla32_and5971_h_u_cla32_and5969_y0
1 1
.subckt and_gate _a=h_u_cla32_and5971_h_u_cla32_and5970_y0 _b=h_u_cla32_and5971_h_u_cla32_and5969_y0 _y0=h_u_cla32_and5971_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and5972_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and5972_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and5972_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and5972_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and5972_y0
.names h_u_cla32_and5972_y0 h_u_cla32_and5973_h_u_cla32_and5972_y0
1 1
.names h_u_cla32_and5971_y0 h_u_cla32_and5973_h_u_cla32_and5971_y0
1 1
.subckt and_gate _a=h_u_cla32_and5973_h_u_cla32_and5972_y0 _b=h_u_cla32_and5973_h_u_cla32_and5971_y0 _y0=h_u_cla32_and5973_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and5974_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and5974_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and5974_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and5974_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and5974_y0
.names h_u_cla32_and5974_y0 h_u_cla32_and5975_h_u_cla32_and5974_y0
1 1
.names h_u_cla32_and5973_y0 h_u_cla32_and5975_h_u_cla32_and5973_y0
1 1
.subckt and_gate _a=h_u_cla32_and5975_h_u_cla32_and5974_y0 _b=h_u_cla32_and5975_h_u_cla32_and5973_y0 _y0=h_u_cla32_and5975_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and5976_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and5976_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and5976_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and5976_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and5976_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and5977_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and5977_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and5977_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and5977_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and5977_y0
.names h_u_cla32_and5977_y0 h_u_cla32_and5978_h_u_cla32_and5977_y0
1 1
.names h_u_cla32_and5976_y0 h_u_cla32_and5978_h_u_cla32_and5976_y0
1 1
.subckt and_gate _a=h_u_cla32_and5978_h_u_cla32_and5977_y0 _b=h_u_cla32_and5978_h_u_cla32_and5976_y0 _y0=h_u_cla32_and5978_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and5979_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and5979_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and5979_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and5979_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and5979_y0
.names h_u_cla32_and5979_y0 h_u_cla32_and5980_h_u_cla32_and5979_y0
1 1
.names h_u_cla32_and5978_y0 h_u_cla32_and5980_h_u_cla32_and5978_y0
1 1
.subckt and_gate _a=h_u_cla32_and5980_h_u_cla32_and5979_y0 _b=h_u_cla32_and5980_h_u_cla32_and5978_y0 _y0=h_u_cla32_and5980_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and5981_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and5981_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and5981_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and5981_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and5981_y0
.names h_u_cla32_and5981_y0 h_u_cla32_and5982_h_u_cla32_and5981_y0
1 1
.names h_u_cla32_and5980_y0 h_u_cla32_and5982_h_u_cla32_and5980_y0
1 1
.subckt and_gate _a=h_u_cla32_and5982_h_u_cla32_and5981_y0 _b=h_u_cla32_and5982_h_u_cla32_and5980_y0 _y0=h_u_cla32_and5982_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and5983_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and5983_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and5983_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and5983_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and5983_y0
.names h_u_cla32_and5983_y0 h_u_cla32_and5984_h_u_cla32_and5983_y0
1 1
.names h_u_cla32_and5982_y0 h_u_cla32_and5984_h_u_cla32_and5982_y0
1 1
.subckt and_gate _a=h_u_cla32_and5984_h_u_cla32_and5983_y0 _b=h_u_cla32_and5984_h_u_cla32_and5982_y0 _y0=h_u_cla32_and5984_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and5985_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and5985_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and5985_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and5985_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and5985_y0
.names h_u_cla32_and5985_y0 h_u_cla32_and5986_h_u_cla32_and5985_y0
1 1
.names h_u_cla32_and5984_y0 h_u_cla32_and5986_h_u_cla32_and5984_y0
1 1
.subckt and_gate _a=h_u_cla32_and5986_h_u_cla32_and5985_y0 _b=h_u_cla32_and5986_h_u_cla32_and5984_y0 _y0=h_u_cla32_and5986_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and5987_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and5987_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and5987_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and5987_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and5987_y0
.names h_u_cla32_and5987_y0 h_u_cla32_and5988_h_u_cla32_and5987_y0
1 1
.names h_u_cla32_and5986_y0 h_u_cla32_and5988_h_u_cla32_and5986_y0
1 1
.subckt and_gate _a=h_u_cla32_and5988_h_u_cla32_and5987_y0 _b=h_u_cla32_and5988_h_u_cla32_and5986_y0 _y0=h_u_cla32_and5988_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and5989_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and5989_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and5989_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and5989_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and5989_y0
.names h_u_cla32_and5989_y0 h_u_cla32_and5990_h_u_cla32_and5989_y0
1 1
.names h_u_cla32_and5988_y0 h_u_cla32_and5990_h_u_cla32_and5988_y0
1 1
.subckt and_gate _a=h_u_cla32_and5990_h_u_cla32_and5989_y0 _b=h_u_cla32_and5990_h_u_cla32_and5988_y0 _y0=h_u_cla32_and5990_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and5991_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and5991_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and5991_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and5991_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and5991_y0
.names h_u_cla32_and5991_y0 h_u_cla32_and5992_h_u_cla32_and5991_y0
1 1
.names h_u_cla32_and5990_y0 h_u_cla32_and5992_h_u_cla32_and5990_y0
1 1
.subckt and_gate _a=h_u_cla32_and5992_h_u_cla32_and5991_y0 _b=h_u_cla32_and5992_h_u_cla32_and5990_y0 _y0=h_u_cla32_and5992_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and5993_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and5993_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and5993_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and5993_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and5993_y0
.names h_u_cla32_and5993_y0 h_u_cla32_and5994_h_u_cla32_and5993_y0
1 1
.names h_u_cla32_and5992_y0 h_u_cla32_and5994_h_u_cla32_and5992_y0
1 1
.subckt and_gate _a=h_u_cla32_and5994_h_u_cla32_and5993_y0 _b=h_u_cla32_and5994_h_u_cla32_and5992_y0 _y0=h_u_cla32_and5994_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and5995_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and5995_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and5995_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and5995_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and5995_y0
.names h_u_cla32_and5995_y0 h_u_cla32_and5996_h_u_cla32_and5995_y0
1 1
.names h_u_cla32_and5994_y0 h_u_cla32_and5996_h_u_cla32_and5994_y0
1 1
.subckt and_gate _a=h_u_cla32_and5996_h_u_cla32_and5995_y0 _b=h_u_cla32_and5996_h_u_cla32_and5994_y0 _y0=h_u_cla32_and5996_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and5997_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and5997_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and5997_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and5997_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and5997_y0
.names h_u_cla32_and5997_y0 h_u_cla32_and5998_h_u_cla32_and5997_y0
1 1
.names h_u_cla32_and5996_y0 h_u_cla32_and5998_h_u_cla32_and5996_y0
1 1
.subckt and_gate _a=h_u_cla32_and5998_h_u_cla32_and5997_y0 _b=h_u_cla32_and5998_h_u_cla32_and5996_y0 _y0=h_u_cla32_and5998_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and5999_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and5999_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and5999_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and5999_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and5999_y0
.names h_u_cla32_and5999_y0 h_u_cla32_and6000_h_u_cla32_and5999_y0
1 1
.names h_u_cla32_and5998_y0 h_u_cla32_and6000_h_u_cla32_and5998_y0
1 1
.subckt and_gate _a=h_u_cla32_and6000_h_u_cla32_and5999_y0 _b=h_u_cla32_and6000_h_u_cla32_and5998_y0 _y0=h_u_cla32_and6000_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and6001_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and6001_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and6001_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and6001_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and6001_y0
.names h_u_cla32_and6001_y0 h_u_cla32_and6002_h_u_cla32_and6001_y0
1 1
.names h_u_cla32_and6000_y0 h_u_cla32_and6002_h_u_cla32_and6000_y0
1 1
.subckt and_gate _a=h_u_cla32_and6002_h_u_cla32_and6001_y0 _b=h_u_cla32_and6002_h_u_cla32_and6000_y0 _y0=h_u_cla32_and6002_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and6003_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and6003_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and6003_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and6003_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and6003_y0
.names h_u_cla32_and6003_y0 h_u_cla32_and6004_h_u_cla32_and6003_y0
1 1
.names h_u_cla32_and6002_y0 h_u_cla32_and6004_h_u_cla32_and6002_y0
1 1
.subckt and_gate _a=h_u_cla32_and6004_h_u_cla32_and6003_y0 _b=h_u_cla32_and6004_h_u_cla32_and6002_y0 _y0=h_u_cla32_and6004_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and6005_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and6005_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and6005_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and6005_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and6005_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and6006_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and6006_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and6006_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and6006_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and6006_y0
.names h_u_cla32_and6006_y0 h_u_cla32_and6007_h_u_cla32_and6006_y0
1 1
.names h_u_cla32_and6005_y0 h_u_cla32_and6007_h_u_cla32_and6005_y0
1 1
.subckt and_gate _a=h_u_cla32_and6007_h_u_cla32_and6006_y0 _b=h_u_cla32_and6007_h_u_cla32_and6005_y0 _y0=h_u_cla32_and6007_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and6008_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and6008_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and6008_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and6008_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and6008_y0
.names h_u_cla32_and6008_y0 h_u_cla32_and6009_h_u_cla32_and6008_y0
1 1
.names h_u_cla32_and6007_y0 h_u_cla32_and6009_h_u_cla32_and6007_y0
1 1
.subckt and_gate _a=h_u_cla32_and6009_h_u_cla32_and6008_y0 _b=h_u_cla32_and6009_h_u_cla32_and6007_y0 _y0=h_u_cla32_and6009_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and6010_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and6010_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and6010_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and6010_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and6010_y0
.names h_u_cla32_and6010_y0 h_u_cla32_and6011_h_u_cla32_and6010_y0
1 1
.names h_u_cla32_and6009_y0 h_u_cla32_and6011_h_u_cla32_and6009_y0
1 1
.subckt and_gate _a=h_u_cla32_and6011_h_u_cla32_and6010_y0 _b=h_u_cla32_and6011_h_u_cla32_and6009_y0 _y0=h_u_cla32_and6011_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and6012_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and6012_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and6012_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and6012_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and6012_y0
.names h_u_cla32_and6012_y0 h_u_cla32_and6013_h_u_cla32_and6012_y0
1 1
.names h_u_cla32_and6011_y0 h_u_cla32_and6013_h_u_cla32_and6011_y0
1 1
.subckt and_gate _a=h_u_cla32_and6013_h_u_cla32_and6012_y0 _b=h_u_cla32_and6013_h_u_cla32_and6011_y0 _y0=h_u_cla32_and6013_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and6014_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and6014_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and6014_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and6014_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and6014_y0
.names h_u_cla32_and6014_y0 h_u_cla32_and6015_h_u_cla32_and6014_y0
1 1
.names h_u_cla32_and6013_y0 h_u_cla32_and6015_h_u_cla32_and6013_y0
1 1
.subckt and_gate _a=h_u_cla32_and6015_h_u_cla32_and6014_y0 _b=h_u_cla32_and6015_h_u_cla32_and6013_y0 _y0=h_u_cla32_and6015_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and6016_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and6016_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and6016_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and6016_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and6016_y0
.names h_u_cla32_and6016_y0 h_u_cla32_and6017_h_u_cla32_and6016_y0
1 1
.names h_u_cla32_and6015_y0 h_u_cla32_and6017_h_u_cla32_and6015_y0
1 1
.subckt and_gate _a=h_u_cla32_and6017_h_u_cla32_and6016_y0 _b=h_u_cla32_and6017_h_u_cla32_and6015_y0 _y0=h_u_cla32_and6017_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and6018_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and6018_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and6018_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and6018_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and6018_y0
.names h_u_cla32_and6018_y0 h_u_cla32_and6019_h_u_cla32_and6018_y0
1 1
.names h_u_cla32_and6017_y0 h_u_cla32_and6019_h_u_cla32_and6017_y0
1 1
.subckt and_gate _a=h_u_cla32_and6019_h_u_cla32_and6018_y0 _b=h_u_cla32_and6019_h_u_cla32_and6017_y0 _y0=h_u_cla32_and6019_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and6020_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and6020_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and6020_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and6020_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and6020_y0
.names h_u_cla32_and6020_y0 h_u_cla32_and6021_h_u_cla32_and6020_y0
1 1
.names h_u_cla32_and6019_y0 h_u_cla32_and6021_h_u_cla32_and6019_y0
1 1
.subckt and_gate _a=h_u_cla32_and6021_h_u_cla32_and6020_y0 _b=h_u_cla32_and6021_h_u_cla32_and6019_y0 _y0=h_u_cla32_and6021_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and6022_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and6022_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and6022_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and6022_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and6022_y0
.names h_u_cla32_and6022_y0 h_u_cla32_and6023_h_u_cla32_and6022_y0
1 1
.names h_u_cla32_and6021_y0 h_u_cla32_and6023_h_u_cla32_and6021_y0
1 1
.subckt and_gate _a=h_u_cla32_and6023_h_u_cla32_and6022_y0 _b=h_u_cla32_and6023_h_u_cla32_and6021_y0 _y0=h_u_cla32_and6023_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and6024_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and6024_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and6024_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and6024_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and6024_y0
.names h_u_cla32_and6024_y0 h_u_cla32_and6025_h_u_cla32_and6024_y0
1 1
.names h_u_cla32_and6023_y0 h_u_cla32_and6025_h_u_cla32_and6023_y0
1 1
.subckt and_gate _a=h_u_cla32_and6025_h_u_cla32_and6024_y0 _b=h_u_cla32_and6025_h_u_cla32_and6023_y0 _y0=h_u_cla32_and6025_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and6026_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and6026_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and6026_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and6026_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and6026_y0
.names h_u_cla32_and6026_y0 h_u_cla32_and6027_h_u_cla32_and6026_y0
1 1
.names h_u_cla32_and6025_y0 h_u_cla32_and6027_h_u_cla32_and6025_y0
1 1
.subckt and_gate _a=h_u_cla32_and6027_h_u_cla32_and6026_y0 _b=h_u_cla32_and6027_h_u_cla32_and6025_y0 _y0=h_u_cla32_and6027_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and6028_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and6028_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and6028_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and6028_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and6028_y0
.names h_u_cla32_and6028_y0 h_u_cla32_and6029_h_u_cla32_and6028_y0
1 1
.names h_u_cla32_and6027_y0 h_u_cla32_and6029_h_u_cla32_and6027_y0
1 1
.subckt and_gate _a=h_u_cla32_and6029_h_u_cla32_and6028_y0 _b=h_u_cla32_and6029_h_u_cla32_and6027_y0 _y0=h_u_cla32_and6029_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and6030_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and6030_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and6030_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and6030_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and6030_y0
.names h_u_cla32_and6030_y0 h_u_cla32_and6031_h_u_cla32_and6030_y0
1 1
.names h_u_cla32_and6029_y0 h_u_cla32_and6031_h_u_cla32_and6029_y0
1 1
.subckt and_gate _a=h_u_cla32_and6031_h_u_cla32_and6030_y0 _b=h_u_cla32_and6031_h_u_cla32_and6029_y0 _y0=h_u_cla32_and6031_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and6032_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and6032_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and6032_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and6032_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and6032_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and6033_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and6033_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and6033_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and6033_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and6033_y0
.names h_u_cla32_and6033_y0 h_u_cla32_and6034_h_u_cla32_and6033_y0
1 1
.names h_u_cla32_and6032_y0 h_u_cla32_and6034_h_u_cla32_and6032_y0
1 1
.subckt and_gate _a=h_u_cla32_and6034_h_u_cla32_and6033_y0 _b=h_u_cla32_and6034_h_u_cla32_and6032_y0 _y0=h_u_cla32_and6034_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and6035_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and6035_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and6035_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and6035_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and6035_y0
.names h_u_cla32_and6035_y0 h_u_cla32_and6036_h_u_cla32_and6035_y0
1 1
.names h_u_cla32_and6034_y0 h_u_cla32_and6036_h_u_cla32_and6034_y0
1 1
.subckt and_gate _a=h_u_cla32_and6036_h_u_cla32_and6035_y0 _b=h_u_cla32_and6036_h_u_cla32_and6034_y0 _y0=h_u_cla32_and6036_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and6037_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and6037_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and6037_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and6037_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and6037_y0
.names h_u_cla32_and6037_y0 h_u_cla32_and6038_h_u_cla32_and6037_y0
1 1
.names h_u_cla32_and6036_y0 h_u_cla32_and6038_h_u_cla32_and6036_y0
1 1
.subckt and_gate _a=h_u_cla32_and6038_h_u_cla32_and6037_y0 _b=h_u_cla32_and6038_h_u_cla32_and6036_y0 _y0=h_u_cla32_and6038_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and6039_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and6039_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and6039_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and6039_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and6039_y0
.names h_u_cla32_and6039_y0 h_u_cla32_and6040_h_u_cla32_and6039_y0
1 1
.names h_u_cla32_and6038_y0 h_u_cla32_and6040_h_u_cla32_and6038_y0
1 1
.subckt and_gate _a=h_u_cla32_and6040_h_u_cla32_and6039_y0 _b=h_u_cla32_and6040_h_u_cla32_and6038_y0 _y0=h_u_cla32_and6040_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and6041_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and6041_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and6041_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and6041_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and6041_y0
.names h_u_cla32_and6041_y0 h_u_cla32_and6042_h_u_cla32_and6041_y0
1 1
.names h_u_cla32_and6040_y0 h_u_cla32_and6042_h_u_cla32_and6040_y0
1 1
.subckt and_gate _a=h_u_cla32_and6042_h_u_cla32_and6041_y0 _b=h_u_cla32_and6042_h_u_cla32_and6040_y0 _y0=h_u_cla32_and6042_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and6043_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and6043_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and6043_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and6043_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and6043_y0
.names h_u_cla32_and6043_y0 h_u_cla32_and6044_h_u_cla32_and6043_y0
1 1
.names h_u_cla32_and6042_y0 h_u_cla32_and6044_h_u_cla32_and6042_y0
1 1
.subckt and_gate _a=h_u_cla32_and6044_h_u_cla32_and6043_y0 _b=h_u_cla32_and6044_h_u_cla32_and6042_y0 _y0=h_u_cla32_and6044_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and6045_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and6045_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and6045_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and6045_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and6045_y0
.names h_u_cla32_and6045_y0 h_u_cla32_and6046_h_u_cla32_and6045_y0
1 1
.names h_u_cla32_and6044_y0 h_u_cla32_and6046_h_u_cla32_and6044_y0
1 1
.subckt and_gate _a=h_u_cla32_and6046_h_u_cla32_and6045_y0 _b=h_u_cla32_and6046_h_u_cla32_and6044_y0 _y0=h_u_cla32_and6046_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and6047_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and6047_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and6047_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and6047_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and6047_y0
.names h_u_cla32_and6047_y0 h_u_cla32_and6048_h_u_cla32_and6047_y0
1 1
.names h_u_cla32_and6046_y0 h_u_cla32_and6048_h_u_cla32_and6046_y0
1 1
.subckt and_gate _a=h_u_cla32_and6048_h_u_cla32_and6047_y0 _b=h_u_cla32_and6048_h_u_cla32_and6046_y0 _y0=h_u_cla32_and6048_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and6049_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and6049_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and6049_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and6049_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and6049_y0
.names h_u_cla32_and6049_y0 h_u_cla32_and6050_h_u_cla32_and6049_y0
1 1
.names h_u_cla32_and6048_y0 h_u_cla32_and6050_h_u_cla32_and6048_y0
1 1
.subckt and_gate _a=h_u_cla32_and6050_h_u_cla32_and6049_y0 _b=h_u_cla32_and6050_h_u_cla32_and6048_y0 _y0=h_u_cla32_and6050_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and6051_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and6051_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and6051_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and6051_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and6051_y0
.names h_u_cla32_and6051_y0 h_u_cla32_and6052_h_u_cla32_and6051_y0
1 1
.names h_u_cla32_and6050_y0 h_u_cla32_and6052_h_u_cla32_and6050_y0
1 1
.subckt and_gate _a=h_u_cla32_and6052_h_u_cla32_and6051_y0 _b=h_u_cla32_and6052_h_u_cla32_and6050_y0 _y0=h_u_cla32_and6052_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and6053_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and6053_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and6053_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and6053_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and6053_y0
.names h_u_cla32_and6053_y0 h_u_cla32_and6054_h_u_cla32_and6053_y0
1 1
.names h_u_cla32_and6052_y0 h_u_cla32_and6054_h_u_cla32_and6052_y0
1 1
.subckt and_gate _a=h_u_cla32_and6054_h_u_cla32_and6053_y0 _b=h_u_cla32_and6054_h_u_cla32_and6052_y0 _y0=h_u_cla32_and6054_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and6055_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and6055_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and6055_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and6055_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and6055_y0
.names h_u_cla32_and6055_y0 h_u_cla32_and6056_h_u_cla32_and6055_y0
1 1
.names h_u_cla32_and6054_y0 h_u_cla32_and6056_h_u_cla32_and6054_y0
1 1
.subckt and_gate _a=h_u_cla32_and6056_h_u_cla32_and6055_y0 _b=h_u_cla32_and6056_h_u_cla32_and6054_y0 _y0=h_u_cla32_and6056_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and6057_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and6057_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and6057_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and6057_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and6057_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and6058_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and6058_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and6058_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and6058_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and6058_y0
.names h_u_cla32_and6058_y0 h_u_cla32_and6059_h_u_cla32_and6058_y0
1 1
.names h_u_cla32_and6057_y0 h_u_cla32_and6059_h_u_cla32_and6057_y0
1 1
.subckt and_gate _a=h_u_cla32_and6059_h_u_cla32_and6058_y0 _b=h_u_cla32_and6059_h_u_cla32_and6057_y0 _y0=h_u_cla32_and6059_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and6060_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and6060_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and6060_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and6060_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and6060_y0
.names h_u_cla32_and6060_y0 h_u_cla32_and6061_h_u_cla32_and6060_y0
1 1
.names h_u_cla32_and6059_y0 h_u_cla32_and6061_h_u_cla32_and6059_y0
1 1
.subckt and_gate _a=h_u_cla32_and6061_h_u_cla32_and6060_y0 _b=h_u_cla32_and6061_h_u_cla32_and6059_y0 _y0=h_u_cla32_and6061_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and6062_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and6062_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and6062_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and6062_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and6062_y0
.names h_u_cla32_and6062_y0 h_u_cla32_and6063_h_u_cla32_and6062_y0
1 1
.names h_u_cla32_and6061_y0 h_u_cla32_and6063_h_u_cla32_and6061_y0
1 1
.subckt and_gate _a=h_u_cla32_and6063_h_u_cla32_and6062_y0 _b=h_u_cla32_and6063_h_u_cla32_and6061_y0 _y0=h_u_cla32_and6063_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and6064_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and6064_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and6064_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and6064_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and6064_y0
.names h_u_cla32_and6064_y0 h_u_cla32_and6065_h_u_cla32_and6064_y0
1 1
.names h_u_cla32_and6063_y0 h_u_cla32_and6065_h_u_cla32_and6063_y0
1 1
.subckt and_gate _a=h_u_cla32_and6065_h_u_cla32_and6064_y0 _b=h_u_cla32_and6065_h_u_cla32_and6063_y0 _y0=h_u_cla32_and6065_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and6066_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and6066_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and6066_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and6066_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and6066_y0
.names h_u_cla32_and6066_y0 h_u_cla32_and6067_h_u_cla32_and6066_y0
1 1
.names h_u_cla32_and6065_y0 h_u_cla32_and6067_h_u_cla32_and6065_y0
1 1
.subckt and_gate _a=h_u_cla32_and6067_h_u_cla32_and6066_y0 _b=h_u_cla32_and6067_h_u_cla32_and6065_y0 _y0=h_u_cla32_and6067_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and6068_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and6068_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and6068_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and6068_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and6068_y0
.names h_u_cla32_and6068_y0 h_u_cla32_and6069_h_u_cla32_and6068_y0
1 1
.names h_u_cla32_and6067_y0 h_u_cla32_and6069_h_u_cla32_and6067_y0
1 1
.subckt and_gate _a=h_u_cla32_and6069_h_u_cla32_and6068_y0 _b=h_u_cla32_and6069_h_u_cla32_and6067_y0 _y0=h_u_cla32_and6069_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and6070_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and6070_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and6070_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and6070_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and6070_y0
.names h_u_cla32_and6070_y0 h_u_cla32_and6071_h_u_cla32_and6070_y0
1 1
.names h_u_cla32_and6069_y0 h_u_cla32_and6071_h_u_cla32_and6069_y0
1 1
.subckt and_gate _a=h_u_cla32_and6071_h_u_cla32_and6070_y0 _b=h_u_cla32_and6071_h_u_cla32_and6069_y0 _y0=h_u_cla32_and6071_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and6072_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and6072_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and6072_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and6072_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and6072_y0
.names h_u_cla32_and6072_y0 h_u_cla32_and6073_h_u_cla32_and6072_y0
1 1
.names h_u_cla32_and6071_y0 h_u_cla32_and6073_h_u_cla32_and6071_y0
1 1
.subckt and_gate _a=h_u_cla32_and6073_h_u_cla32_and6072_y0 _b=h_u_cla32_and6073_h_u_cla32_and6071_y0 _y0=h_u_cla32_and6073_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and6074_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and6074_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and6074_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and6074_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and6074_y0
.names h_u_cla32_and6074_y0 h_u_cla32_and6075_h_u_cla32_and6074_y0
1 1
.names h_u_cla32_and6073_y0 h_u_cla32_and6075_h_u_cla32_and6073_y0
1 1
.subckt and_gate _a=h_u_cla32_and6075_h_u_cla32_and6074_y0 _b=h_u_cla32_and6075_h_u_cla32_and6073_y0 _y0=h_u_cla32_and6075_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and6076_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and6076_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and6076_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and6076_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and6076_y0
.names h_u_cla32_and6076_y0 h_u_cla32_and6077_h_u_cla32_and6076_y0
1 1
.names h_u_cla32_and6075_y0 h_u_cla32_and6077_h_u_cla32_and6075_y0
1 1
.subckt and_gate _a=h_u_cla32_and6077_h_u_cla32_and6076_y0 _b=h_u_cla32_and6077_h_u_cla32_and6075_y0 _y0=h_u_cla32_and6077_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and6078_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and6078_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and6078_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and6078_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and6078_y0
.names h_u_cla32_and6078_y0 h_u_cla32_and6079_h_u_cla32_and6078_y0
1 1
.names h_u_cla32_and6077_y0 h_u_cla32_and6079_h_u_cla32_and6077_y0
1 1
.subckt and_gate _a=h_u_cla32_and6079_h_u_cla32_and6078_y0 _b=h_u_cla32_and6079_h_u_cla32_and6077_y0 _y0=h_u_cla32_and6079_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and6080_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and6080_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and6080_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and6080_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and6080_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and6081_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and6081_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and6081_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and6081_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and6081_y0
.names h_u_cla32_and6081_y0 h_u_cla32_and6082_h_u_cla32_and6081_y0
1 1
.names h_u_cla32_and6080_y0 h_u_cla32_and6082_h_u_cla32_and6080_y0
1 1
.subckt and_gate _a=h_u_cla32_and6082_h_u_cla32_and6081_y0 _b=h_u_cla32_and6082_h_u_cla32_and6080_y0 _y0=h_u_cla32_and6082_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and6083_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and6083_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and6083_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and6083_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and6083_y0
.names h_u_cla32_and6083_y0 h_u_cla32_and6084_h_u_cla32_and6083_y0
1 1
.names h_u_cla32_and6082_y0 h_u_cla32_and6084_h_u_cla32_and6082_y0
1 1
.subckt and_gate _a=h_u_cla32_and6084_h_u_cla32_and6083_y0 _b=h_u_cla32_and6084_h_u_cla32_and6082_y0 _y0=h_u_cla32_and6084_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and6085_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and6085_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and6085_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and6085_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and6085_y0
.names h_u_cla32_and6085_y0 h_u_cla32_and6086_h_u_cla32_and6085_y0
1 1
.names h_u_cla32_and6084_y0 h_u_cla32_and6086_h_u_cla32_and6084_y0
1 1
.subckt and_gate _a=h_u_cla32_and6086_h_u_cla32_and6085_y0 _b=h_u_cla32_and6086_h_u_cla32_and6084_y0 _y0=h_u_cla32_and6086_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and6087_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and6087_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and6087_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and6087_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and6087_y0
.names h_u_cla32_and6087_y0 h_u_cla32_and6088_h_u_cla32_and6087_y0
1 1
.names h_u_cla32_and6086_y0 h_u_cla32_and6088_h_u_cla32_and6086_y0
1 1
.subckt and_gate _a=h_u_cla32_and6088_h_u_cla32_and6087_y0 _b=h_u_cla32_and6088_h_u_cla32_and6086_y0 _y0=h_u_cla32_and6088_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and6089_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and6089_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and6089_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and6089_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and6089_y0
.names h_u_cla32_and6089_y0 h_u_cla32_and6090_h_u_cla32_and6089_y0
1 1
.names h_u_cla32_and6088_y0 h_u_cla32_and6090_h_u_cla32_and6088_y0
1 1
.subckt and_gate _a=h_u_cla32_and6090_h_u_cla32_and6089_y0 _b=h_u_cla32_and6090_h_u_cla32_and6088_y0 _y0=h_u_cla32_and6090_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and6091_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and6091_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and6091_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and6091_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and6091_y0
.names h_u_cla32_and6091_y0 h_u_cla32_and6092_h_u_cla32_and6091_y0
1 1
.names h_u_cla32_and6090_y0 h_u_cla32_and6092_h_u_cla32_and6090_y0
1 1
.subckt and_gate _a=h_u_cla32_and6092_h_u_cla32_and6091_y0 _b=h_u_cla32_and6092_h_u_cla32_and6090_y0 _y0=h_u_cla32_and6092_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and6093_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and6093_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and6093_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and6093_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and6093_y0
.names h_u_cla32_and6093_y0 h_u_cla32_and6094_h_u_cla32_and6093_y0
1 1
.names h_u_cla32_and6092_y0 h_u_cla32_and6094_h_u_cla32_and6092_y0
1 1
.subckt and_gate _a=h_u_cla32_and6094_h_u_cla32_and6093_y0 _b=h_u_cla32_and6094_h_u_cla32_and6092_y0 _y0=h_u_cla32_and6094_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and6095_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and6095_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and6095_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and6095_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and6095_y0
.names h_u_cla32_and6095_y0 h_u_cla32_and6096_h_u_cla32_and6095_y0
1 1
.names h_u_cla32_and6094_y0 h_u_cla32_and6096_h_u_cla32_and6094_y0
1 1
.subckt and_gate _a=h_u_cla32_and6096_h_u_cla32_and6095_y0 _b=h_u_cla32_and6096_h_u_cla32_and6094_y0 _y0=h_u_cla32_and6096_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and6097_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and6097_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and6097_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and6097_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and6097_y0
.names h_u_cla32_and6097_y0 h_u_cla32_and6098_h_u_cla32_and6097_y0
1 1
.names h_u_cla32_and6096_y0 h_u_cla32_and6098_h_u_cla32_and6096_y0
1 1
.subckt and_gate _a=h_u_cla32_and6098_h_u_cla32_and6097_y0 _b=h_u_cla32_and6098_h_u_cla32_and6096_y0 _y0=h_u_cla32_and6098_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and6099_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and6099_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and6099_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and6099_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and6099_y0
.names h_u_cla32_and6099_y0 h_u_cla32_and6100_h_u_cla32_and6099_y0
1 1
.names h_u_cla32_and6098_y0 h_u_cla32_and6100_h_u_cla32_and6098_y0
1 1
.subckt and_gate _a=h_u_cla32_and6100_h_u_cla32_and6099_y0 _b=h_u_cla32_and6100_h_u_cla32_and6098_y0 _y0=h_u_cla32_and6100_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and6101_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and6101_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and6101_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and6101_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and6101_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and6102_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and6102_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and6102_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and6102_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and6102_y0
.names h_u_cla32_and6102_y0 h_u_cla32_and6103_h_u_cla32_and6102_y0
1 1
.names h_u_cla32_and6101_y0 h_u_cla32_and6103_h_u_cla32_and6101_y0
1 1
.subckt and_gate _a=h_u_cla32_and6103_h_u_cla32_and6102_y0 _b=h_u_cla32_and6103_h_u_cla32_and6101_y0 _y0=h_u_cla32_and6103_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and6104_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and6104_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and6104_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and6104_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and6104_y0
.names h_u_cla32_and6104_y0 h_u_cla32_and6105_h_u_cla32_and6104_y0
1 1
.names h_u_cla32_and6103_y0 h_u_cla32_and6105_h_u_cla32_and6103_y0
1 1
.subckt and_gate _a=h_u_cla32_and6105_h_u_cla32_and6104_y0 _b=h_u_cla32_and6105_h_u_cla32_and6103_y0 _y0=h_u_cla32_and6105_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and6106_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and6106_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and6106_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and6106_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and6106_y0
.names h_u_cla32_and6106_y0 h_u_cla32_and6107_h_u_cla32_and6106_y0
1 1
.names h_u_cla32_and6105_y0 h_u_cla32_and6107_h_u_cla32_and6105_y0
1 1
.subckt and_gate _a=h_u_cla32_and6107_h_u_cla32_and6106_y0 _b=h_u_cla32_and6107_h_u_cla32_and6105_y0 _y0=h_u_cla32_and6107_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and6108_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and6108_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and6108_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and6108_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and6108_y0
.names h_u_cla32_and6108_y0 h_u_cla32_and6109_h_u_cla32_and6108_y0
1 1
.names h_u_cla32_and6107_y0 h_u_cla32_and6109_h_u_cla32_and6107_y0
1 1
.subckt and_gate _a=h_u_cla32_and6109_h_u_cla32_and6108_y0 _b=h_u_cla32_and6109_h_u_cla32_and6107_y0 _y0=h_u_cla32_and6109_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and6110_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and6110_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and6110_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and6110_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and6110_y0
.names h_u_cla32_and6110_y0 h_u_cla32_and6111_h_u_cla32_and6110_y0
1 1
.names h_u_cla32_and6109_y0 h_u_cla32_and6111_h_u_cla32_and6109_y0
1 1
.subckt and_gate _a=h_u_cla32_and6111_h_u_cla32_and6110_y0 _b=h_u_cla32_and6111_h_u_cla32_and6109_y0 _y0=h_u_cla32_and6111_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and6112_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and6112_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and6112_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and6112_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and6112_y0
.names h_u_cla32_and6112_y0 h_u_cla32_and6113_h_u_cla32_and6112_y0
1 1
.names h_u_cla32_and6111_y0 h_u_cla32_and6113_h_u_cla32_and6111_y0
1 1
.subckt and_gate _a=h_u_cla32_and6113_h_u_cla32_and6112_y0 _b=h_u_cla32_and6113_h_u_cla32_and6111_y0 _y0=h_u_cla32_and6113_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and6114_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and6114_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and6114_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and6114_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and6114_y0
.names h_u_cla32_and6114_y0 h_u_cla32_and6115_h_u_cla32_and6114_y0
1 1
.names h_u_cla32_and6113_y0 h_u_cla32_and6115_h_u_cla32_and6113_y0
1 1
.subckt and_gate _a=h_u_cla32_and6115_h_u_cla32_and6114_y0 _b=h_u_cla32_and6115_h_u_cla32_and6113_y0 _y0=h_u_cla32_and6115_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and6116_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and6116_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and6116_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and6116_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and6116_y0
.names h_u_cla32_and6116_y0 h_u_cla32_and6117_h_u_cla32_and6116_y0
1 1
.names h_u_cla32_and6115_y0 h_u_cla32_and6117_h_u_cla32_and6115_y0
1 1
.subckt and_gate _a=h_u_cla32_and6117_h_u_cla32_and6116_y0 _b=h_u_cla32_and6117_h_u_cla32_and6115_y0 _y0=h_u_cla32_and6117_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and6118_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and6118_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and6118_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and6118_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and6118_y0
.names h_u_cla32_and6118_y0 h_u_cla32_and6119_h_u_cla32_and6118_y0
1 1
.names h_u_cla32_and6117_y0 h_u_cla32_and6119_h_u_cla32_and6117_y0
1 1
.subckt and_gate _a=h_u_cla32_and6119_h_u_cla32_and6118_y0 _b=h_u_cla32_and6119_h_u_cla32_and6117_y0 _y0=h_u_cla32_and6119_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and6120_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and6120_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and6120_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and6120_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and6120_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and6121_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and6121_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and6121_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and6121_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and6121_y0
.names h_u_cla32_and6121_y0 h_u_cla32_and6122_h_u_cla32_and6121_y0
1 1
.names h_u_cla32_and6120_y0 h_u_cla32_and6122_h_u_cla32_and6120_y0
1 1
.subckt and_gate _a=h_u_cla32_and6122_h_u_cla32_and6121_y0 _b=h_u_cla32_and6122_h_u_cla32_and6120_y0 _y0=h_u_cla32_and6122_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and6123_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and6123_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and6123_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and6123_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and6123_y0
.names h_u_cla32_and6123_y0 h_u_cla32_and6124_h_u_cla32_and6123_y0
1 1
.names h_u_cla32_and6122_y0 h_u_cla32_and6124_h_u_cla32_and6122_y0
1 1
.subckt and_gate _a=h_u_cla32_and6124_h_u_cla32_and6123_y0 _b=h_u_cla32_and6124_h_u_cla32_and6122_y0 _y0=h_u_cla32_and6124_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and6125_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and6125_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and6125_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and6125_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and6125_y0
.names h_u_cla32_and6125_y0 h_u_cla32_and6126_h_u_cla32_and6125_y0
1 1
.names h_u_cla32_and6124_y0 h_u_cla32_and6126_h_u_cla32_and6124_y0
1 1
.subckt and_gate _a=h_u_cla32_and6126_h_u_cla32_and6125_y0 _b=h_u_cla32_and6126_h_u_cla32_and6124_y0 _y0=h_u_cla32_and6126_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and6127_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and6127_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and6127_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and6127_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and6127_y0
.names h_u_cla32_and6127_y0 h_u_cla32_and6128_h_u_cla32_and6127_y0
1 1
.names h_u_cla32_and6126_y0 h_u_cla32_and6128_h_u_cla32_and6126_y0
1 1
.subckt and_gate _a=h_u_cla32_and6128_h_u_cla32_and6127_y0 _b=h_u_cla32_and6128_h_u_cla32_and6126_y0 _y0=h_u_cla32_and6128_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and6129_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and6129_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and6129_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and6129_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and6129_y0
.names h_u_cla32_and6129_y0 h_u_cla32_and6130_h_u_cla32_and6129_y0
1 1
.names h_u_cla32_and6128_y0 h_u_cla32_and6130_h_u_cla32_and6128_y0
1 1
.subckt and_gate _a=h_u_cla32_and6130_h_u_cla32_and6129_y0 _b=h_u_cla32_and6130_h_u_cla32_and6128_y0 _y0=h_u_cla32_and6130_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and6131_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and6131_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and6131_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and6131_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and6131_y0
.names h_u_cla32_and6131_y0 h_u_cla32_and6132_h_u_cla32_and6131_y0
1 1
.names h_u_cla32_and6130_y0 h_u_cla32_and6132_h_u_cla32_and6130_y0
1 1
.subckt and_gate _a=h_u_cla32_and6132_h_u_cla32_and6131_y0 _b=h_u_cla32_and6132_h_u_cla32_and6130_y0 _y0=h_u_cla32_and6132_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and6133_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and6133_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and6133_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and6133_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and6133_y0
.names h_u_cla32_and6133_y0 h_u_cla32_and6134_h_u_cla32_and6133_y0
1 1
.names h_u_cla32_and6132_y0 h_u_cla32_and6134_h_u_cla32_and6132_y0
1 1
.subckt and_gate _a=h_u_cla32_and6134_h_u_cla32_and6133_y0 _b=h_u_cla32_and6134_h_u_cla32_and6132_y0 _y0=h_u_cla32_and6134_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and6135_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and6135_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and6135_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and6135_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and6135_y0
.names h_u_cla32_and6135_y0 h_u_cla32_and6136_h_u_cla32_and6135_y0
1 1
.names h_u_cla32_and6134_y0 h_u_cla32_and6136_h_u_cla32_and6134_y0
1 1
.subckt and_gate _a=h_u_cla32_and6136_h_u_cla32_and6135_y0 _b=h_u_cla32_and6136_h_u_cla32_and6134_y0 _y0=h_u_cla32_and6136_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and6137_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and6137_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and6137_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and6137_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and6137_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and6138_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and6138_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and6138_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and6138_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and6138_y0
.names h_u_cla32_and6138_y0 h_u_cla32_and6139_h_u_cla32_and6138_y0
1 1
.names h_u_cla32_and6137_y0 h_u_cla32_and6139_h_u_cla32_and6137_y0
1 1
.subckt and_gate _a=h_u_cla32_and6139_h_u_cla32_and6138_y0 _b=h_u_cla32_and6139_h_u_cla32_and6137_y0 _y0=h_u_cla32_and6139_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and6140_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and6140_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and6140_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and6140_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and6140_y0
.names h_u_cla32_and6140_y0 h_u_cla32_and6141_h_u_cla32_and6140_y0
1 1
.names h_u_cla32_and6139_y0 h_u_cla32_and6141_h_u_cla32_and6139_y0
1 1
.subckt and_gate _a=h_u_cla32_and6141_h_u_cla32_and6140_y0 _b=h_u_cla32_and6141_h_u_cla32_and6139_y0 _y0=h_u_cla32_and6141_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and6142_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and6142_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and6142_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and6142_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and6142_y0
.names h_u_cla32_and6142_y0 h_u_cla32_and6143_h_u_cla32_and6142_y0
1 1
.names h_u_cla32_and6141_y0 h_u_cla32_and6143_h_u_cla32_and6141_y0
1 1
.subckt and_gate _a=h_u_cla32_and6143_h_u_cla32_and6142_y0 _b=h_u_cla32_and6143_h_u_cla32_and6141_y0 _y0=h_u_cla32_and6143_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and6144_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and6144_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and6144_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and6144_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and6144_y0
.names h_u_cla32_and6144_y0 h_u_cla32_and6145_h_u_cla32_and6144_y0
1 1
.names h_u_cla32_and6143_y0 h_u_cla32_and6145_h_u_cla32_and6143_y0
1 1
.subckt and_gate _a=h_u_cla32_and6145_h_u_cla32_and6144_y0 _b=h_u_cla32_and6145_h_u_cla32_and6143_y0 _y0=h_u_cla32_and6145_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and6146_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and6146_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and6146_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and6146_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and6146_y0
.names h_u_cla32_and6146_y0 h_u_cla32_and6147_h_u_cla32_and6146_y0
1 1
.names h_u_cla32_and6145_y0 h_u_cla32_and6147_h_u_cla32_and6145_y0
1 1
.subckt and_gate _a=h_u_cla32_and6147_h_u_cla32_and6146_y0 _b=h_u_cla32_and6147_h_u_cla32_and6145_y0 _y0=h_u_cla32_and6147_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and6148_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and6148_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and6148_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and6148_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and6148_y0
.names h_u_cla32_and6148_y0 h_u_cla32_and6149_h_u_cla32_and6148_y0
1 1
.names h_u_cla32_and6147_y0 h_u_cla32_and6149_h_u_cla32_and6147_y0
1 1
.subckt and_gate _a=h_u_cla32_and6149_h_u_cla32_and6148_y0 _b=h_u_cla32_and6149_h_u_cla32_and6147_y0 _y0=h_u_cla32_and6149_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and6150_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and6150_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and6150_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and6150_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and6150_y0
.names h_u_cla32_and6150_y0 h_u_cla32_and6151_h_u_cla32_and6150_y0
1 1
.names h_u_cla32_and6149_y0 h_u_cla32_and6151_h_u_cla32_and6149_y0
1 1
.subckt and_gate _a=h_u_cla32_and6151_h_u_cla32_and6150_y0 _b=h_u_cla32_and6151_h_u_cla32_and6149_y0 _y0=h_u_cla32_and6151_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and6152_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and6152_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and6152_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and6152_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and6152_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and6153_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and6153_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and6153_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and6153_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and6153_y0
.names h_u_cla32_and6153_y0 h_u_cla32_and6154_h_u_cla32_and6153_y0
1 1
.names h_u_cla32_and6152_y0 h_u_cla32_and6154_h_u_cla32_and6152_y0
1 1
.subckt and_gate _a=h_u_cla32_and6154_h_u_cla32_and6153_y0 _b=h_u_cla32_and6154_h_u_cla32_and6152_y0 _y0=h_u_cla32_and6154_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and6155_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and6155_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and6155_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and6155_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and6155_y0
.names h_u_cla32_and6155_y0 h_u_cla32_and6156_h_u_cla32_and6155_y0
1 1
.names h_u_cla32_and6154_y0 h_u_cla32_and6156_h_u_cla32_and6154_y0
1 1
.subckt and_gate _a=h_u_cla32_and6156_h_u_cla32_and6155_y0 _b=h_u_cla32_and6156_h_u_cla32_and6154_y0 _y0=h_u_cla32_and6156_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and6157_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and6157_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and6157_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and6157_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and6157_y0
.names h_u_cla32_and6157_y0 h_u_cla32_and6158_h_u_cla32_and6157_y0
1 1
.names h_u_cla32_and6156_y0 h_u_cla32_and6158_h_u_cla32_and6156_y0
1 1
.subckt and_gate _a=h_u_cla32_and6158_h_u_cla32_and6157_y0 _b=h_u_cla32_and6158_h_u_cla32_and6156_y0 _y0=h_u_cla32_and6158_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and6159_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and6159_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and6159_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and6159_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and6159_y0
.names h_u_cla32_and6159_y0 h_u_cla32_and6160_h_u_cla32_and6159_y0
1 1
.names h_u_cla32_and6158_y0 h_u_cla32_and6160_h_u_cla32_and6158_y0
1 1
.subckt and_gate _a=h_u_cla32_and6160_h_u_cla32_and6159_y0 _b=h_u_cla32_and6160_h_u_cla32_and6158_y0 _y0=h_u_cla32_and6160_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and6161_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and6161_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and6161_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and6161_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and6161_y0
.names h_u_cla32_and6161_y0 h_u_cla32_and6162_h_u_cla32_and6161_y0
1 1
.names h_u_cla32_and6160_y0 h_u_cla32_and6162_h_u_cla32_and6160_y0
1 1
.subckt and_gate _a=h_u_cla32_and6162_h_u_cla32_and6161_y0 _b=h_u_cla32_and6162_h_u_cla32_and6160_y0 _y0=h_u_cla32_and6162_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and6163_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and6163_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and6163_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and6163_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and6163_y0
.names h_u_cla32_and6163_y0 h_u_cla32_and6164_h_u_cla32_and6163_y0
1 1
.names h_u_cla32_and6162_y0 h_u_cla32_and6164_h_u_cla32_and6162_y0
1 1
.subckt and_gate _a=h_u_cla32_and6164_h_u_cla32_and6163_y0 _b=h_u_cla32_and6164_h_u_cla32_and6162_y0 _y0=h_u_cla32_and6164_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and6165_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and6165_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and6165_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and6165_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and6165_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and6166_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and6166_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and6166_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and6166_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and6166_y0
.names h_u_cla32_and6166_y0 h_u_cla32_and6167_h_u_cla32_and6166_y0
1 1
.names h_u_cla32_and6165_y0 h_u_cla32_and6167_h_u_cla32_and6165_y0
1 1
.subckt and_gate _a=h_u_cla32_and6167_h_u_cla32_and6166_y0 _b=h_u_cla32_and6167_h_u_cla32_and6165_y0 _y0=h_u_cla32_and6167_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and6168_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and6168_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and6168_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and6168_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and6168_y0
.names h_u_cla32_and6168_y0 h_u_cla32_and6169_h_u_cla32_and6168_y0
1 1
.names h_u_cla32_and6167_y0 h_u_cla32_and6169_h_u_cla32_and6167_y0
1 1
.subckt and_gate _a=h_u_cla32_and6169_h_u_cla32_and6168_y0 _b=h_u_cla32_and6169_h_u_cla32_and6167_y0 _y0=h_u_cla32_and6169_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and6170_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and6170_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and6170_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and6170_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and6170_y0
.names h_u_cla32_and6170_y0 h_u_cla32_and6171_h_u_cla32_and6170_y0
1 1
.names h_u_cla32_and6169_y0 h_u_cla32_and6171_h_u_cla32_and6169_y0
1 1
.subckt and_gate _a=h_u_cla32_and6171_h_u_cla32_and6170_y0 _b=h_u_cla32_and6171_h_u_cla32_and6169_y0 _y0=h_u_cla32_and6171_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and6172_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and6172_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and6172_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and6172_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and6172_y0
.names h_u_cla32_and6172_y0 h_u_cla32_and6173_h_u_cla32_and6172_y0
1 1
.names h_u_cla32_and6171_y0 h_u_cla32_and6173_h_u_cla32_and6171_y0
1 1
.subckt and_gate _a=h_u_cla32_and6173_h_u_cla32_and6172_y0 _b=h_u_cla32_and6173_h_u_cla32_and6171_y0 _y0=h_u_cla32_and6173_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and6174_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and6174_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and6174_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and6174_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and6174_y0
.names h_u_cla32_and6174_y0 h_u_cla32_and6175_h_u_cla32_and6174_y0
1 1
.names h_u_cla32_and6173_y0 h_u_cla32_and6175_h_u_cla32_and6173_y0
1 1
.subckt and_gate _a=h_u_cla32_and6175_h_u_cla32_and6174_y0 _b=h_u_cla32_and6175_h_u_cla32_and6173_y0 _y0=h_u_cla32_and6175_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and6176_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and6176_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and6176_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and6176_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and6176_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and6177_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and6177_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and6177_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and6177_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and6177_y0
.names h_u_cla32_and6177_y0 h_u_cla32_and6178_h_u_cla32_and6177_y0
1 1
.names h_u_cla32_and6176_y0 h_u_cla32_and6178_h_u_cla32_and6176_y0
1 1
.subckt and_gate _a=h_u_cla32_and6178_h_u_cla32_and6177_y0 _b=h_u_cla32_and6178_h_u_cla32_and6176_y0 _y0=h_u_cla32_and6178_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and6179_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and6179_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and6179_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and6179_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and6179_y0
.names h_u_cla32_and6179_y0 h_u_cla32_and6180_h_u_cla32_and6179_y0
1 1
.names h_u_cla32_and6178_y0 h_u_cla32_and6180_h_u_cla32_and6178_y0
1 1
.subckt and_gate _a=h_u_cla32_and6180_h_u_cla32_and6179_y0 _b=h_u_cla32_and6180_h_u_cla32_and6178_y0 _y0=h_u_cla32_and6180_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and6181_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and6181_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and6181_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and6181_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and6181_y0
.names h_u_cla32_and6181_y0 h_u_cla32_and6182_h_u_cla32_and6181_y0
1 1
.names h_u_cla32_and6180_y0 h_u_cla32_and6182_h_u_cla32_and6180_y0
1 1
.subckt and_gate _a=h_u_cla32_and6182_h_u_cla32_and6181_y0 _b=h_u_cla32_and6182_h_u_cla32_and6180_y0 _y0=h_u_cla32_and6182_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and6183_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and6183_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and6183_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and6183_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and6183_y0
.names h_u_cla32_and6183_y0 h_u_cla32_and6184_h_u_cla32_and6183_y0
1 1
.names h_u_cla32_and6182_y0 h_u_cla32_and6184_h_u_cla32_and6182_y0
1 1
.subckt and_gate _a=h_u_cla32_and6184_h_u_cla32_and6183_y0 _b=h_u_cla32_and6184_h_u_cla32_and6182_y0 _y0=h_u_cla32_and6184_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and6185_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and6185_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and6185_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and6185_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and6185_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and6186_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and6186_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and6186_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and6186_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and6186_y0
.names h_u_cla32_and6186_y0 h_u_cla32_and6187_h_u_cla32_and6186_y0
1 1
.names h_u_cla32_and6185_y0 h_u_cla32_and6187_h_u_cla32_and6185_y0
1 1
.subckt and_gate _a=h_u_cla32_and6187_h_u_cla32_and6186_y0 _b=h_u_cla32_and6187_h_u_cla32_and6185_y0 _y0=h_u_cla32_and6187_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and6188_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and6188_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and6188_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and6188_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and6188_y0
.names h_u_cla32_and6188_y0 h_u_cla32_and6189_h_u_cla32_and6188_y0
1 1
.names h_u_cla32_and6187_y0 h_u_cla32_and6189_h_u_cla32_and6187_y0
1 1
.subckt and_gate _a=h_u_cla32_and6189_h_u_cla32_and6188_y0 _b=h_u_cla32_and6189_h_u_cla32_and6187_y0 _y0=h_u_cla32_and6189_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and6190_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and6190_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and6190_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and6190_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and6190_y0
.names h_u_cla32_and6190_y0 h_u_cla32_and6191_h_u_cla32_and6190_y0
1 1
.names h_u_cla32_and6189_y0 h_u_cla32_and6191_h_u_cla32_and6189_y0
1 1
.subckt and_gate _a=h_u_cla32_and6191_h_u_cla32_and6190_y0 _b=h_u_cla32_and6191_h_u_cla32_and6189_y0 _y0=h_u_cla32_and6191_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and6192_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic22_y1 h_u_cla32_and6192_h_u_cla32_pg_logic22_y1
1 1
.subckt and_gate _a=h_u_cla32_and6192_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and6192_h_u_cla32_pg_logic22_y1 _y0=h_u_cla32_and6192_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and6193_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic22_y1 h_u_cla32_and6193_h_u_cla32_pg_logic22_y1
1 1
.subckt and_gate _a=h_u_cla32_and6193_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and6193_h_u_cla32_pg_logic22_y1 _y0=h_u_cla32_and6193_y0
.names h_u_cla32_and6193_y0 h_u_cla32_and6194_h_u_cla32_and6193_y0
1 1
.names h_u_cla32_and6192_y0 h_u_cla32_and6194_h_u_cla32_and6192_y0
1 1
.subckt and_gate _a=h_u_cla32_and6194_h_u_cla32_and6193_y0 _b=h_u_cla32_and6194_h_u_cla32_and6192_y0 _y0=h_u_cla32_and6194_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and6195_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic22_y1 h_u_cla32_and6195_h_u_cla32_pg_logic22_y1
1 1
.subckt and_gate _a=h_u_cla32_and6195_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and6195_h_u_cla32_pg_logic22_y1 _y0=h_u_cla32_and6195_y0
.names h_u_cla32_and6195_y0 h_u_cla32_and6196_h_u_cla32_and6195_y0
1 1
.names h_u_cla32_and6194_y0 h_u_cla32_and6196_h_u_cla32_and6194_y0
1 1
.subckt and_gate _a=h_u_cla32_and6196_h_u_cla32_and6195_y0 _b=h_u_cla32_and6196_h_u_cla32_and6194_y0 _y0=h_u_cla32_and6196_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and6197_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic23_y1 h_u_cla32_and6197_h_u_cla32_pg_logic23_y1
1 1
.subckt and_gate _a=h_u_cla32_and6197_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and6197_h_u_cla32_pg_logic23_y1 _y0=h_u_cla32_and6197_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and6198_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic23_y1 h_u_cla32_and6198_h_u_cla32_pg_logic23_y1
1 1
.subckt and_gate _a=h_u_cla32_and6198_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and6198_h_u_cla32_pg_logic23_y1 _y0=h_u_cla32_and6198_y0
.names h_u_cla32_and6198_y0 h_u_cla32_and6199_h_u_cla32_and6198_y0
1 1
.names h_u_cla32_and6197_y0 h_u_cla32_and6199_h_u_cla32_and6197_y0
1 1
.subckt and_gate _a=h_u_cla32_and6199_h_u_cla32_and6198_y0 _b=h_u_cla32_and6199_h_u_cla32_and6197_y0 _y0=h_u_cla32_and6199_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and6200_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic24_y1 h_u_cla32_and6200_h_u_cla32_pg_logic24_y1
1 1
.subckt and_gate _a=h_u_cla32_and6200_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and6200_h_u_cla32_pg_logic24_y1 _y0=h_u_cla32_and6200_y0
.names h_u_cla32_and6200_y0 h_u_cla32_or325_h_u_cla32_and6200_y0
1 1
.names h_u_cla32_and5575_y0 h_u_cla32_or325_h_u_cla32_and5575_y0
1 1
.subckt or_gate _a=h_u_cla32_or325_h_u_cla32_and6200_y0 _b=h_u_cla32_or325_h_u_cla32_and5575_y0 _y0=h_u_cla32_or325_y0
.names h_u_cla32_or325_y0 h_u_cla32_or326_h_u_cla32_or325_y0
1 1
.names h_u_cla32_and5624_y0 h_u_cla32_or326_h_u_cla32_and5624_y0
1 1
.subckt or_gate _a=h_u_cla32_or326_h_u_cla32_or325_y0 _b=h_u_cla32_or326_h_u_cla32_and5624_y0 _y0=h_u_cla32_or326_y0
.names h_u_cla32_or326_y0 h_u_cla32_or327_h_u_cla32_or326_y0
1 1
.names h_u_cla32_and5671_y0 h_u_cla32_or327_h_u_cla32_and5671_y0
1 1
.subckt or_gate _a=h_u_cla32_or327_h_u_cla32_or326_y0 _b=h_u_cla32_or327_h_u_cla32_and5671_y0 _y0=h_u_cla32_or327_y0
.names h_u_cla32_or327_y0 h_u_cla32_or328_h_u_cla32_or327_y0
1 1
.names h_u_cla32_and5716_y0 h_u_cla32_or328_h_u_cla32_and5716_y0
1 1
.subckt or_gate _a=h_u_cla32_or328_h_u_cla32_or327_y0 _b=h_u_cla32_or328_h_u_cla32_and5716_y0 _y0=h_u_cla32_or328_y0
.names h_u_cla32_or328_y0 h_u_cla32_or329_h_u_cla32_or328_y0
1 1
.names h_u_cla32_and5759_y0 h_u_cla32_or329_h_u_cla32_and5759_y0
1 1
.subckt or_gate _a=h_u_cla32_or329_h_u_cla32_or328_y0 _b=h_u_cla32_or329_h_u_cla32_and5759_y0 _y0=h_u_cla32_or329_y0
.names h_u_cla32_or329_y0 h_u_cla32_or330_h_u_cla32_or329_y0
1 1
.names h_u_cla32_and5800_y0 h_u_cla32_or330_h_u_cla32_and5800_y0
1 1
.subckt or_gate _a=h_u_cla32_or330_h_u_cla32_or329_y0 _b=h_u_cla32_or330_h_u_cla32_and5800_y0 _y0=h_u_cla32_or330_y0
.names h_u_cla32_or330_y0 h_u_cla32_or331_h_u_cla32_or330_y0
1 1
.names h_u_cla32_and5839_y0 h_u_cla32_or331_h_u_cla32_and5839_y0
1 1
.subckt or_gate _a=h_u_cla32_or331_h_u_cla32_or330_y0 _b=h_u_cla32_or331_h_u_cla32_and5839_y0 _y0=h_u_cla32_or331_y0
.names h_u_cla32_or331_y0 h_u_cla32_or332_h_u_cla32_or331_y0
1 1
.names h_u_cla32_and5876_y0 h_u_cla32_or332_h_u_cla32_and5876_y0
1 1
.subckt or_gate _a=h_u_cla32_or332_h_u_cla32_or331_y0 _b=h_u_cla32_or332_h_u_cla32_and5876_y0 _y0=h_u_cla32_or332_y0
.names h_u_cla32_or332_y0 h_u_cla32_or333_h_u_cla32_or332_y0
1 1
.names h_u_cla32_and5911_y0 h_u_cla32_or333_h_u_cla32_and5911_y0
1 1
.subckt or_gate _a=h_u_cla32_or333_h_u_cla32_or332_y0 _b=h_u_cla32_or333_h_u_cla32_and5911_y0 _y0=h_u_cla32_or333_y0
.names h_u_cla32_or333_y0 h_u_cla32_or334_h_u_cla32_or333_y0
1 1
.names h_u_cla32_and5944_y0 h_u_cla32_or334_h_u_cla32_and5944_y0
1 1
.subckt or_gate _a=h_u_cla32_or334_h_u_cla32_or333_y0 _b=h_u_cla32_or334_h_u_cla32_and5944_y0 _y0=h_u_cla32_or334_y0
.names h_u_cla32_or334_y0 h_u_cla32_or335_h_u_cla32_or334_y0
1 1
.names h_u_cla32_and5975_y0 h_u_cla32_or335_h_u_cla32_and5975_y0
1 1
.subckt or_gate _a=h_u_cla32_or335_h_u_cla32_or334_y0 _b=h_u_cla32_or335_h_u_cla32_and5975_y0 _y0=h_u_cla32_or335_y0
.names h_u_cla32_or335_y0 h_u_cla32_or336_h_u_cla32_or335_y0
1 1
.names h_u_cla32_and6004_y0 h_u_cla32_or336_h_u_cla32_and6004_y0
1 1
.subckt or_gate _a=h_u_cla32_or336_h_u_cla32_or335_y0 _b=h_u_cla32_or336_h_u_cla32_and6004_y0 _y0=h_u_cla32_or336_y0
.names h_u_cla32_or336_y0 h_u_cla32_or337_h_u_cla32_or336_y0
1 1
.names h_u_cla32_and6031_y0 h_u_cla32_or337_h_u_cla32_and6031_y0
1 1
.subckt or_gate _a=h_u_cla32_or337_h_u_cla32_or336_y0 _b=h_u_cla32_or337_h_u_cla32_and6031_y0 _y0=h_u_cla32_or337_y0
.names h_u_cla32_or337_y0 h_u_cla32_or338_h_u_cla32_or337_y0
1 1
.names h_u_cla32_and6056_y0 h_u_cla32_or338_h_u_cla32_and6056_y0
1 1
.subckt or_gate _a=h_u_cla32_or338_h_u_cla32_or337_y0 _b=h_u_cla32_or338_h_u_cla32_and6056_y0 _y0=h_u_cla32_or338_y0
.names h_u_cla32_or338_y0 h_u_cla32_or339_h_u_cla32_or338_y0
1 1
.names h_u_cla32_and6079_y0 h_u_cla32_or339_h_u_cla32_and6079_y0
1 1
.subckt or_gate _a=h_u_cla32_or339_h_u_cla32_or338_y0 _b=h_u_cla32_or339_h_u_cla32_and6079_y0 _y0=h_u_cla32_or339_y0
.names h_u_cla32_or339_y0 h_u_cla32_or340_h_u_cla32_or339_y0
1 1
.names h_u_cla32_and6100_y0 h_u_cla32_or340_h_u_cla32_and6100_y0
1 1
.subckt or_gate _a=h_u_cla32_or340_h_u_cla32_or339_y0 _b=h_u_cla32_or340_h_u_cla32_and6100_y0 _y0=h_u_cla32_or340_y0
.names h_u_cla32_or340_y0 h_u_cla32_or341_h_u_cla32_or340_y0
1 1
.names h_u_cla32_and6119_y0 h_u_cla32_or341_h_u_cla32_and6119_y0
1 1
.subckt or_gate _a=h_u_cla32_or341_h_u_cla32_or340_y0 _b=h_u_cla32_or341_h_u_cla32_and6119_y0 _y0=h_u_cla32_or341_y0
.names h_u_cla32_or341_y0 h_u_cla32_or342_h_u_cla32_or341_y0
1 1
.names h_u_cla32_and6136_y0 h_u_cla32_or342_h_u_cla32_and6136_y0
1 1
.subckt or_gate _a=h_u_cla32_or342_h_u_cla32_or341_y0 _b=h_u_cla32_or342_h_u_cla32_and6136_y0 _y0=h_u_cla32_or342_y0
.names h_u_cla32_or342_y0 h_u_cla32_or343_h_u_cla32_or342_y0
1 1
.names h_u_cla32_and6151_y0 h_u_cla32_or343_h_u_cla32_and6151_y0
1 1
.subckt or_gate _a=h_u_cla32_or343_h_u_cla32_or342_y0 _b=h_u_cla32_or343_h_u_cla32_and6151_y0 _y0=h_u_cla32_or343_y0
.names h_u_cla32_or343_y0 h_u_cla32_or344_h_u_cla32_or343_y0
1 1
.names h_u_cla32_and6164_y0 h_u_cla32_or344_h_u_cla32_and6164_y0
1 1
.subckt or_gate _a=h_u_cla32_or344_h_u_cla32_or343_y0 _b=h_u_cla32_or344_h_u_cla32_and6164_y0 _y0=h_u_cla32_or344_y0
.names h_u_cla32_or344_y0 h_u_cla32_or345_h_u_cla32_or344_y0
1 1
.names h_u_cla32_and6175_y0 h_u_cla32_or345_h_u_cla32_and6175_y0
1 1
.subckt or_gate _a=h_u_cla32_or345_h_u_cla32_or344_y0 _b=h_u_cla32_or345_h_u_cla32_and6175_y0 _y0=h_u_cla32_or345_y0
.names h_u_cla32_or345_y0 h_u_cla32_or346_h_u_cla32_or345_y0
1 1
.names h_u_cla32_and6184_y0 h_u_cla32_or346_h_u_cla32_and6184_y0
1 1
.subckt or_gate _a=h_u_cla32_or346_h_u_cla32_or345_y0 _b=h_u_cla32_or346_h_u_cla32_and6184_y0 _y0=h_u_cla32_or346_y0
.names h_u_cla32_or346_y0 h_u_cla32_or347_h_u_cla32_or346_y0
1 1
.names h_u_cla32_and6191_y0 h_u_cla32_or347_h_u_cla32_and6191_y0
1 1
.subckt or_gate _a=h_u_cla32_or347_h_u_cla32_or346_y0 _b=h_u_cla32_or347_h_u_cla32_and6191_y0 _y0=h_u_cla32_or347_y0
.names h_u_cla32_or347_y0 h_u_cla32_or348_h_u_cla32_or347_y0
1 1
.names h_u_cla32_and6196_y0 h_u_cla32_or348_h_u_cla32_and6196_y0
1 1
.subckt or_gate _a=h_u_cla32_or348_h_u_cla32_or347_y0 _b=h_u_cla32_or348_h_u_cla32_and6196_y0 _y0=h_u_cla32_or348_y0
.names h_u_cla32_or348_y0 h_u_cla32_or349_h_u_cla32_or348_y0
1 1
.names h_u_cla32_and6199_y0 h_u_cla32_or349_h_u_cla32_and6199_y0
1 1
.subckt or_gate _a=h_u_cla32_or349_h_u_cla32_or348_y0 _b=h_u_cla32_or349_h_u_cla32_and6199_y0 _y0=h_u_cla32_or349_y0
.names h_u_cla32_pg_logic25_y1 h_u_cla32_or350_h_u_cla32_pg_logic25_y1
1 1
.names h_u_cla32_or349_y0 h_u_cla32_or350_h_u_cla32_or349_y0
1 1
.subckt or_gate _a=h_u_cla32_or350_h_u_cla32_pg_logic25_y1 _b=h_u_cla32_or350_h_u_cla32_or349_y0 _y0=h_u_cla32_or350_y0
.names a_26 h_u_cla32_pg_logic26_a_26
1 1
.names b_26 h_u_cla32_pg_logic26_b_26
1 1
.subckt pg_logic a=h_u_cla32_pg_logic26_a_26 b=h_u_cla32_pg_logic26_b_26 pg_logic_y0=h_u_cla32_pg_logic26_y0 pg_logic_y1=h_u_cla32_pg_logic26_y1 pg_logic_y2=h_u_cla32_pg_logic26_y2
.names h_u_cla32_pg_logic26_y2 h_u_cla32_xor26_h_u_cla32_pg_logic26_y2
1 1
.names h_u_cla32_or350_y0 h_u_cla32_xor26_h_u_cla32_or350_y0
1 1
.subckt xor_gate _a=h_u_cla32_xor26_h_u_cla32_pg_logic26_y2 _b=h_u_cla32_xor26_h_u_cla32_or350_y0 _y0=h_u_cla32_xor26_y0
.names h_u_cla32_pg_logic0_y0 h_u_cla32_and6201_h_u_cla32_pg_logic0_y0
1 1
.names constant_wire_0 h_u_cla32_and6201_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6201_h_u_cla32_pg_logic0_y0 _b=h_u_cla32_and6201_constant_wire_0 _y0=h_u_cla32_and6201_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and6202_h_u_cla32_pg_logic1_y0
1 1
.names constant_wire_0 h_u_cla32_and6202_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6202_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and6202_constant_wire_0 _y0=h_u_cla32_and6202_y0
.names h_u_cla32_and6202_y0 h_u_cla32_and6203_h_u_cla32_and6202_y0
1 1
.names h_u_cla32_and6201_y0 h_u_cla32_and6203_h_u_cla32_and6201_y0
1 1
.subckt and_gate _a=h_u_cla32_and6203_h_u_cla32_and6202_y0 _b=h_u_cla32_and6203_h_u_cla32_and6201_y0 _y0=h_u_cla32_and6203_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and6204_h_u_cla32_pg_logic2_y0
1 1
.names constant_wire_0 h_u_cla32_and6204_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6204_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and6204_constant_wire_0 _y0=h_u_cla32_and6204_y0
.names h_u_cla32_and6204_y0 h_u_cla32_and6205_h_u_cla32_and6204_y0
1 1
.names h_u_cla32_and6203_y0 h_u_cla32_and6205_h_u_cla32_and6203_y0
1 1
.subckt and_gate _a=h_u_cla32_and6205_h_u_cla32_and6204_y0 _b=h_u_cla32_and6205_h_u_cla32_and6203_y0 _y0=h_u_cla32_and6205_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and6206_h_u_cla32_pg_logic3_y0
1 1
.names constant_wire_0 h_u_cla32_and6206_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6206_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and6206_constant_wire_0 _y0=h_u_cla32_and6206_y0
.names h_u_cla32_and6206_y0 h_u_cla32_and6207_h_u_cla32_and6206_y0
1 1
.names h_u_cla32_and6205_y0 h_u_cla32_and6207_h_u_cla32_and6205_y0
1 1
.subckt and_gate _a=h_u_cla32_and6207_h_u_cla32_and6206_y0 _b=h_u_cla32_and6207_h_u_cla32_and6205_y0 _y0=h_u_cla32_and6207_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and6208_h_u_cla32_pg_logic4_y0
1 1
.names constant_wire_0 h_u_cla32_and6208_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6208_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and6208_constant_wire_0 _y0=h_u_cla32_and6208_y0
.names h_u_cla32_and6208_y0 h_u_cla32_and6209_h_u_cla32_and6208_y0
1 1
.names h_u_cla32_and6207_y0 h_u_cla32_and6209_h_u_cla32_and6207_y0
1 1
.subckt and_gate _a=h_u_cla32_and6209_h_u_cla32_and6208_y0 _b=h_u_cla32_and6209_h_u_cla32_and6207_y0 _y0=h_u_cla32_and6209_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and6210_h_u_cla32_pg_logic5_y0
1 1
.names constant_wire_0 h_u_cla32_and6210_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6210_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and6210_constant_wire_0 _y0=h_u_cla32_and6210_y0
.names h_u_cla32_and6210_y0 h_u_cla32_and6211_h_u_cla32_and6210_y0
1 1
.names h_u_cla32_and6209_y0 h_u_cla32_and6211_h_u_cla32_and6209_y0
1 1
.subckt and_gate _a=h_u_cla32_and6211_h_u_cla32_and6210_y0 _b=h_u_cla32_and6211_h_u_cla32_and6209_y0 _y0=h_u_cla32_and6211_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and6212_h_u_cla32_pg_logic6_y0
1 1
.names constant_wire_0 h_u_cla32_and6212_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6212_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and6212_constant_wire_0 _y0=h_u_cla32_and6212_y0
.names h_u_cla32_and6212_y0 h_u_cla32_and6213_h_u_cla32_and6212_y0
1 1
.names h_u_cla32_and6211_y0 h_u_cla32_and6213_h_u_cla32_and6211_y0
1 1
.subckt and_gate _a=h_u_cla32_and6213_h_u_cla32_and6212_y0 _b=h_u_cla32_and6213_h_u_cla32_and6211_y0 _y0=h_u_cla32_and6213_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and6214_h_u_cla32_pg_logic7_y0
1 1
.names constant_wire_0 h_u_cla32_and6214_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6214_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and6214_constant_wire_0 _y0=h_u_cla32_and6214_y0
.names h_u_cla32_and6214_y0 h_u_cla32_and6215_h_u_cla32_and6214_y0
1 1
.names h_u_cla32_and6213_y0 h_u_cla32_and6215_h_u_cla32_and6213_y0
1 1
.subckt and_gate _a=h_u_cla32_and6215_h_u_cla32_and6214_y0 _b=h_u_cla32_and6215_h_u_cla32_and6213_y0 _y0=h_u_cla32_and6215_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and6216_h_u_cla32_pg_logic8_y0
1 1
.names constant_wire_0 h_u_cla32_and6216_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6216_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and6216_constant_wire_0 _y0=h_u_cla32_and6216_y0
.names h_u_cla32_and6216_y0 h_u_cla32_and6217_h_u_cla32_and6216_y0
1 1
.names h_u_cla32_and6215_y0 h_u_cla32_and6217_h_u_cla32_and6215_y0
1 1
.subckt and_gate _a=h_u_cla32_and6217_h_u_cla32_and6216_y0 _b=h_u_cla32_and6217_h_u_cla32_and6215_y0 _y0=h_u_cla32_and6217_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and6218_h_u_cla32_pg_logic9_y0
1 1
.names constant_wire_0 h_u_cla32_and6218_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6218_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and6218_constant_wire_0 _y0=h_u_cla32_and6218_y0
.names h_u_cla32_and6218_y0 h_u_cla32_and6219_h_u_cla32_and6218_y0
1 1
.names h_u_cla32_and6217_y0 h_u_cla32_and6219_h_u_cla32_and6217_y0
1 1
.subckt and_gate _a=h_u_cla32_and6219_h_u_cla32_and6218_y0 _b=h_u_cla32_and6219_h_u_cla32_and6217_y0 _y0=h_u_cla32_and6219_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and6220_h_u_cla32_pg_logic10_y0
1 1
.names constant_wire_0 h_u_cla32_and6220_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6220_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and6220_constant_wire_0 _y0=h_u_cla32_and6220_y0
.names h_u_cla32_and6220_y0 h_u_cla32_and6221_h_u_cla32_and6220_y0
1 1
.names h_u_cla32_and6219_y0 h_u_cla32_and6221_h_u_cla32_and6219_y0
1 1
.subckt and_gate _a=h_u_cla32_and6221_h_u_cla32_and6220_y0 _b=h_u_cla32_and6221_h_u_cla32_and6219_y0 _y0=h_u_cla32_and6221_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and6222_h_u_cla32_pg_logic11_y0
1 1
.names constant_wire_0 h_u_cla32_and6222_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6222_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and6222_constant_wire_0 _y0=h_u_cla32_and6222_y0
.names h_u_cla32_and6222_y0 h_u_cla32_and6223_h_u_cla32_and6222_y0
1 1
.names h_u_cla32_and6221_y0 h_u_cla32_and6223_h_u_cla32_and6221_y0
1 1
.subckt and_gate _a=h_u_cla32_and6223_h_u_cla32_and6222_y0 _b=h_u_cla32_and6223_h_u_cla32_and6221_y0 _y0=h_u_cla32_and6223_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and6224_h_u_cla32_pg_logic12_y0
1 1
.names constant_wire_0 h_u_cla32_and6224_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6224_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and6224_constant_wire_0 _y0=h_u_cla32_and6224_y0
.names h_u_cla32_and6224_y0 h_u_cla32_and6225_h_u_cla32_and6224_y0
1 1
.names h_u_cla32_and6223_y0 h_u_cla32_and6225_h_u_cla32_and6223_y0
1 1
.subckt and_gate _a=h_u_cla32_and6225_h_u_cla32_and6224_y0 _b=h_u_cla32_and6225_h_u_cla32_and6223_y0 _y0=h_u_cla32_and6225_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and6226_h_u_cla32_pg_logic13_y0
1 1
.names constant_wire_0 h_u_cla32_and6226_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6226_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and6226_constant_wire_0 _y0=h_u_cla32_and6226_y0
.names h_u_cla32_and6226_y0 h_u_cla32_and6227_h_u_cla32_and6226_y0
1 1
.names h_u_cla32_and6225_y0 h_u_cla32_and6227_h_u_cla32_and6225_y0
1 1
.subckt and_gate _a=h_u_cla32_and6227_h_u_cla32_and6226_y0 _b=h_u_cla32_and6227_h_u_cla32_and6225_y0 _y0=h_u_cla32_and6227_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and6228_h_u_cla32_pg_logic14_y0
1 1
.names constant_wire_0 h_u_cla32_and6228_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6228_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and6228_constant_wire_0 _y0=h_u_cla32_and6228_y0
.names h_u_cla32_and6228_y0 h_u_cla32_and6229_h_u_cla32_and6228_y0
1 1
.names h_u_cla32_and6227_y0 h_u_cla32_and6229_h_u_cla32_and6227_y0
1 1
.subckt and_gate _a=h_u_cla32_and6229_h_u_cla32_and6228_y0 _b=h_u_cla32_and6229_h_u_cla32_and6227_y0 _y0=h_u_cla32_and6229_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and6230_h_u_cla32_pg_logic15_y0
1 1
.names constant_wire_0 h_u_cla32_and6230_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6230_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and6230_constant_wire_0 _y0=h_u_cla32_and6230_y0
.names h_u_cla32_and6230_y0 h_u_cla32_and6231_h_u_cla32_and6230_y0
1 1
.names h_u_cla32_and6229_y0 h_u_cla32_and6231_h_u_cla32_and6229_y0
1 1
.subckt and_gate _a=h_u_cla32_and6231_h_u_cla32_and6230_y0 _b=h_u_cla32_and6231_h_u_cla32_and6229_y0 _y0=h_u_cla32_and6231_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and6232_h_u_cla32_pg_logic16_y0
1 1
.names constant_wire_0 h_u_cla32_and6232_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6232_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and6232_constant_wire_0 _y0=h_u_cla32_and6232_y0
.names h_u_cla32_and6232_y0 h_u_cla32_and6233_h_u_cla32_and6232_y0
1 1
.names h_u_cla32_and6231_y0 h_u_cla32_and6233_h_u_cla32_and6231_y0
1 1
.subckt and_gate _a=h_u_cla32_and6233_h_u_cla32_and6232_y0 _b=h_u_cla32_and6233_h_u_cla32_and6231_y0 _y0=h_u_cla32_and6233_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and6234_h_u_cla32_pg_logic17_y0
1 1
.names constant_wire_0 h_u_cla32_and6234_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6234_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and6234_constant_wire_0 _y0=h_u_cla32_and6234_y0
.names h_u_cla32_and6234_y0 h_u_cla32_and6235_h_u_cla32_and6234_y0
1 1
.names h_u_cla32_and6233_y0 h_u_cla32_and6235_h_u_cla32_and6233_y0
1 1
.subckt and_gate _a=h_u_cla32_and6235_h_u_cla32_and6234_y0 _b=h_u_cla32_and6235_h_u_cla32_and6233_y0 _y0=h_u_cla32_and6235_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and6236_h_u_cla32_pg_logic18_y0
1 1
.names constant_wire_0 h_u_cla32_and6236_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6236_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and6236_constant_wire_0 _y0=h_u_cla32_and6236_y0
.names h_u_cla32_and6236_y0 h_u_cla32_and6237_h_u_cla32_and6236_y0
1 1
.names h_u_cla32_and6235_y0 h_u_cla32_and6237_h_u_cla32_and6235_y0
1 1
.subckt and_gate _a=h_u_cla32_and6237_h_u_cla32_and6236_y0 _b=h_u_cla32_and6237_h_u_cla32_and6235_y0 _y0=h_u_cla32_and6237_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and6238_h_u_cla32_pg_logic19_y0
1 1
.names constant_wire_0 h_u_cla32_and6238_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6238_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and6238_constant_wire_0 _y0=h_u_cla32_and6238_y0
.names h_u_cla32_and6238_y0 h_u_cla32_and6239_h_u_cla32_and6238_y0
1 1
.names h_u_cla32_and6237_y0 h_u_cla32_and6239_h_u_cla32_and6237_y0
1 1
.subckt and_gate _a=h_u_cla32_and6239_h_u_cla32_and6238_y0 _b=h_u_cla32_and6239_h_u_cla32_and6237_y0 _y0=h_u_cla32_and6239_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and6240_h_u_cla32_pg_logic20_y0
1 1
.names constant_wire_0 h_u_cla32_and6240_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6240_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and6240_constant_wire_0 _y0=h_u_cla32_and6240_y0
.names h_u_cla32_and6240_y0 h_u_cla32_and6241_h_u_cla32_and6240_y0
1 1
.names h_u_cla32_and6239_y0 h_u_cla32_and6241_h_u_cla32_and6239_y0
1 1
.subckt and_gate _a=h_u_cla32_and6241_h_u_cla32_and6240_y0 _b=h_u_cla32_and6241_h_u_cla32_and6239_y0 _y0=h_u_cla32_and6241_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and6242_h_u_cla32_pg_logic21_y0
1 1
.names constant_wire_0 h_u_cla32_and6242_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6242_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and6242_constant_wire_0 _y0=h_u_cla32_and6242_y0
.names h_u_cla32_and6242_y0 h_u_cla32_and6243_h_u_cla32_and6242_y0
1 1
.names h_u_cla32_and6241_y0 h_u_cla32_and6243_h_u_cla32_and6241_y0
1 1
.subckt and_gate _a=h_u_cla32_and6243_h_u_cla32_and6242_y0 _b=h_u_cla32_and6243_h_u_cla32_and6241_y0 _y0=h_u_cla32_and6243_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and6244_h_u_cla32_pg_logic22_y0
1 1
.names constant_wire_0 h_u_cla32_and6244_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6244_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and6244_constant_wire_0 _y0=h_u_cla32_and6244_y0
.names h_u_cla32_and6244_y0 h_u_cla32_and6245_h_u_cla32_and6244_y0
1 1
.names h_u_cla32_and6243_y0 h_u_cla32_and6245_h_u_cla32_and6243_y0
1 1
.subckt and_gate _a=h_u_cla32_and6245_h_u_cla32_and6244_y0 _b=h_u_cla32_and6245_h_u_cla32_and6243_y0 _y0=h_u_cla32_and6245_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and6246_h_u_cla32_pg_logic23_y0
1 1
.names constant_wire_0 h_u_cla32_and6246_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6246_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and6246_constant_wire_0 _y0=h_u_cla32_and6246_y0
.names h_u_cla32_and6246_y0 h_u_cla32_and6247_h_u_cla32_and6246_y0
1 1
.names h_u_cla32_and6245_y0 h_u_cla32_and6247_h_u_cla32_and6245_y0
1 1
.subckt and_gate _a=h_u_cla32_and6247_h_u_cla32_and6246_y0 _b=h_u_cla32_and6247_h_u_cla32_and6245_y0 _y0=h_u_cla32_and6247_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and6248_h_u_cla32_pg_logic24_y0
1 1
.names constant_wire_0 h_u_cla32_and6248_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6248_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and6248_constant_wire_0 _y0=h_u_cla32_and6248_y0
.names h_u_cla32_and6248_y0 h_u_cla32_and6249_h_u_cla32_and6248_y0
1 1
.names h_u_cla32_and6247_y0 h_u_cla32_and6249_h_u_cla32_and6247_y0
1 1
.subckt and_gate _a=h_u_cla32_and6249_h_u_cla32_and6248_y0 _b=h_u_cla32_and6249_h_u_cla32_and6247_y0 _y0=h_u_cla32_and6249_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and6250_h_u_cla32_pg_logic25_y0
1 1
.names constant_wire_0 h_u_cla32_and6250_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6250_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and6250_constant_wire_0 _y0=h_u_cla32_and6250_y0
.names h_u_cla32_and6250_y0 h_u_cla32_and6251_h_u_cla32_and6250_y0
1 1
.names h_u_cla32_and6249_y0 h_u_cla32_and6251_h_u_cla32_and6249_y0
1 1
.subckt and_gate _a=h_u_cla32_and6251_h_u_cla32_and6250_y0 _b=h_u_cla32_and6251_h_u_cla32_and6249_y0 _y0=h_u_cla32_and6251_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and6252_h_u_cla32_pg_logic26_y0
1 1
.names constant_wire_0 h_u_cla32_and6252_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6252_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and6252_constant_wire_0 _y0=h_u_cla32_and6252_y0
.names h_u_cla32_and6252_y0 h_u_cla32_and6253_h_u_cla32_and6252_y0
1 1
.names h_u_cla32_and6251_y0 h_u_cla32_and6253_h_u_cla32_and6251_y0
1 1
.subckt and_gate _a=h_u_cla32_and6253_h_u_cla32_and6252_y0 _b=h_u_cla32_and6253_h_u_cla32_and6251_y0 _y0=h_u_cla32_and6253_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and6254_h_u_cla32_pg_logic1_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and6254_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and6254_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and6254_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and6254_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and6255_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and6255_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and6255_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and6255_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and6255_y0
.names h_u_cla32_and6255_y0 h_u_cla32_and6256_h_u_cla32_and6255_y0
1 1
.names h_u_cla32_and6254_y0 h_u_cla32_and6256_h_u_cla32_and6254_y0
1 1
.subckt and_gate _a=h_u_cla32_and6256_h_u_cla32_and6255_y0 _b=h_u_cla32_and6256_h_u_cla32_and6254_y0 _y0=h_u_cla32_and6256_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and6257_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and6257_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and6257_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and6257_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and6257_y0
.names h_u_cla32_and6257_y0 h_u_cla32_and6258_h_u_cla32_and6257_y0
1 1
.names h_u_cla32_and6256_y0 h_u_cla32_and6258_h_u_cla32_and6256_y0
1 1
.subckt and_gate _a=h_u_cla32_and6258_h_u_cla32_and6257_y0 _b=h_u_cla32_and6258_h_u_cla32_and6256_y0 _y0=h_u_cla32_and6258_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and6259_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and6259_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and6259_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and6259_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and6259_y0
.names h_u_cla32_and6259_y0 h_u_cla32_and6260_h_u_cla32_and6259_y0
1 1
.names h_u_cla32_and6258_y0 h_u_cla32_and6260_h_u_cla32_and6258_y0
1 1
.subckt and_gate _a=h_u_cla32_and6260_h_u_cla32_and6259_y0 _b=h_u_cla32_and6260_h_u_cla32_and6258_y0 _y0=h_u_cla32_and6260_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and6261_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and6261_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and6261_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and6261_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and6261_y0
.names h_u_cla32_and6261_y0 h_u_cla32_and6262_h_u_cla32_and6261_y0
1 1
.names h_u_cla32_and6260_y0 h_u_cla32_and6262_h_u_cla32_and6260_y0
1 1
.subckt and_gate _a=h_u_cla32_and6262_h_u_cla32_and6261_y0 _b=h_u_cla32_and6262_h_u_cla32_and6260_y0 _y0=h_u_cla32_and6262_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and6263_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and6263_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and6263_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and6263_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and6263_y0
.names h_u_cla32_and6263_y0 h_u_cla32_and6264_h_u_cla32_and6263_y0
1 1
.names h_u_cla32_and6262_y0 h_u_cla32_and6264_h_u_cla32_and6262_y0
1 1
.subckt and_gate _a=h_u_cla32_and6264_h_u_cla32_and6263_y0 _b=h_u_cla32_and6264_h_u_cla32_and6262_y0 _y0=h_u_cla32_and6264_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and6265_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and6265_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and6265_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and6265_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and6265_y0
.names h_u_cla32_and6265_y0 h_u_cla32_and6266_h_u_cla32_and6265_y0
1 1
.names h_u_cla32_and6264_y0 h_u_cla32_and6266_h_u_cla32_and6264_y0
1 1
.subckt and_gate _a=h_u_cla32_and6266_h_u_cla32_and6265_y0 _b=h_u_cla32_and6266_h_u_cla32_and6264_y0 _y0=h_u_cla32_and6266_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and6267_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and6267_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and6267_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and6267_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and6267_y0
.names h_u_cla32_and6267_y0 h_u_cla32_and6268_h_u_cla32_and6267_y0
1 1
.names h_u_cla32_and6266_y0 h_u_cla32_and6268_h_u_cla32_and6266_y0
1 1
.subckt and_gate _a=h_u_cla32_and6268_h_u_cla32_and6267_y0 _b=h_u_cla32_and6268_h_u_cla32_and6266_y0 _y0=h_u_cla32_and6268_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and6269_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and6269_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and6269_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and6269_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and6269_y0
.names h_u_cla32_and6269_y0 h_u_cla32_and6270_h_u_cla32_and6269_y0
1 1
.names h_u_cla32_and6268_y0 h_u_cla32_and6270_h_u_cla32_and6268_y0
1 1
.subckt and_gate _a=h_u_cla32_and6270_h_u_cla32_and6269_y0 _b=h_u_cla32_and6270_h_u_cla32_and6268_y0 _y0=h_u_cla32_and6270_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and6271_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and6271_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and6271_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and6271_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and6271_y0
.names h_u_cla32_and6271_y0 h_u_cla32_and6272_h_u_cla32_and6271_y0
1 1
.names h_u_cla32_and6270_y0 h_u_cla32_and6272_h_u_cla32_and6270_y0
1 1
.subckt and_gate _a=h_u_cla32_and6272_h_u_cla32_and6271_y0 _b=h_u_cla32_and6272_h_u_cla32_and6270_y0 _y0=h_u_cla32_and6272_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and6273_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and6273_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and6273_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and6273_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and6273_y0
.names h_u_cla32_and6273_y0 h_u_cla32_and6274_h_u_cla32_and6273_y0
1 1
.names h_u_cla32_and6272_y0 h_u_cla32_and6274_h_u_cla32_and6272_y0
1 1
.subckt and_gate _a=h_u_cla32_and6274_h_u_cla32_and6273_y0 _b=h_u_cla32_and6274_h_u_cla32_and6272_y0 _y0=h_u_cla32_and6274_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and6275_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and6275_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and6275_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and6275_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and6275_y0
.names h_u_cla32_and6275_y0 h_u_cla32_and6276_h_u_cla32_and6275_y0
1 1
.names h_u_cla32_and6274_y0 h_u_cla32_and6276_h_u_cla32_and6274_y0
1 1
.subckt and_gate _a=h_u_cla32_and6276_h_u_cla32_and6275_y0 _b=h_u_cla32_and6276_h_u_cla32_and6274_y0 _y0=h_u_cla32_and6276_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and6277_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and6277_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and6277_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and6277_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and6277_y0
.names h_u_cla32_and6277_y0 h_u_cla32_and6278_h_u_cla32_and6277_y0
1 1
.names h_u_cla32_and6276_y0 h_u_cla32_and6278_h_u_cla32_and6276_y0
1 1
.subckt and_gate _a=h_u_cla32_and6278_h_u_cla32_and6277_y0 _b=h_u_cla32_and6278_h_u_cla32_and6276_y0 _y0=h_u_cla32_and6278_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and6279_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and6279_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and6279_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and6279_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and6279_y0
.names h_u_cla32_and6279_y0 h_u_cla32_and6280_h_u_cla32_and6279_y0
1 1
.names h_u_cla32_and6278_y0 h_u_cla32_and6280_h_u_cla32_and6278_y0
1 1
.subckt and_gate _a=h_u_cla32_and6280_h_u_cla32_and6279_y0 _b=h_u_cla32_and6280_h_u_cla32_and6278_y0 _y0=h_u_cla32_and6280_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and6281_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and6281_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and6281_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and6281_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and6281_y0
.names h_u_cla32_and6281_y0 h_u_cla32_and6282_h_u_cla32_and6281_y0
1 1
.names h_u_cla32_and6280_y0 h_u_cla32_and6282_h_u_cla32_and6280_y0
1 1
.subckt and_gate _a=h_u_cla32_and6282_h_u_cla32_and6281_y0 _b=h_u_cla32_and6282_h_u_cla32_and6280_y0 _y0=h_u_cla32_and6282_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and6283_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and6283_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and6283_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and6283_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and6283_y0
.names h_u_cla32_and6283_y0 h_u_cla32_and6284_h_u_cla32_and6283_y0
1 1
.names h_u_cla32_and6282_y0 h_u_cla32_and6284_h_u_cla32_and6282_y0
1 1
.subckt and_gate _a=h_u_cla32_and6284_h_u_cla32_and6283_y0 _b=h_u_cla32_and6284_h_u_cla32_and6282_y0 _y0=h_u_cla32_and6284_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and6285_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and6285_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and6285_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and6285_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and6285_y0
.names h_u_cla32_and6285_y0 h_u_cla32_and6286_h_u_cla32_and6285_y0
1 1
.names h_u_cla32_and6284_y0 h_u_cla32_and6286_h_u_cla32_and6284_y0
1 1
.subckt and_gate _a=h_u_cla32_and6286_h_u_cla32_and6285_y0 _b=h_u_cla32_and6286_h_u_cla32_and6284_y0 _y0=h_u_cla32_and6286_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and6287_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and6287_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and6287_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and6287_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and6287_y0
.names h_u_cla32_and6287_y0 h_u_cla32_and6288_h_u_cla32_and6287_y0
1 1
.names h_u_cla32_and6286_y0 h_u_cla32_and6288_h_u_cla32_and6286_y0
1 1
.subckt and_gate _a=h_u_cla32_and6288_h_u_cla32_and6287_y0 _b=h_u_cla32_and6288_h_u_cla32_and6286_y0 _y0=h_u_cla32_and6288_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and6289_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and6289_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and6289_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and6289_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and6289_y0
.names h_u_cla32_and6289_y0 h_u_cla32_and6290_h_u_cla32_and6289_y0
1 1
.names h_u_cla32_and6288_y0 h_u_cla32_and6290_h_u_cla32_and6288_y0
1 1
.subckt and_gate _a=h_u_cla32_and6290_h_u_cla32_and6289_y0 _b=h_u_cla32_and6290_h_u_cla32_and6288_y0 _y0=h_u_cla32_and6290_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and6291_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and6291_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and6291_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and6291_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and6291_y0
.names h_u_cla32_and6291_y0 h_u_cla32_and6292_h_u_cla32_and6291_y0
1 1
.names h_u_cla32_and6290_y0 h_u_cla32_and6292_h_u_cla32_and6290_y0
1 1
.subckt and_gate _a=h_u_cla32_and6292_h_u_cla32_and6291_y0 _b=h_u_cla32_and6292_h_u_cla32_and6290_y0 _y0=h_u_cla32_and6292_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and6293_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and6293_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and6293_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and6293_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and6293_y0
.names h_u_cla32_and6293_y0 h_u_cla32_and6294_h_u_cla32_and6293_y0
1 1
.names h_u_cla32_and6292_y0 h_u_cla32_and6294_h_u_cla32_and6292_y0
1 1
.subckt and_gate _a=h_u_cla32_and6294_h_u_cla32_and6293_y0 _b=h_u_cla32_and6294_h_u_cla32_and6292_y0 _y0=h_u_cla32_and6294_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and6295_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and6295_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and6295_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and6295_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and6295_y0
.names h_u_cla32_and6295_y0 h_u_cla32_and6296_h_u_cla32_and6295_y0
1 1
.names h_u_cla32_and6294_y0 h_u_cla32_and6296_h_u_cla32_and6294_y0
1 1
.subckt and_gate _a=h_u_cla32_and6296_h_u_cla32_and6295_y0 _b=h_u_cla32_and6296_h_u_cla32_and6294_y0 _y0=h_u_cla32_and6296_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and6297_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and6297_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and6297_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and6297_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and6297_y0
.names h_u_cla32_and6297_y0 h_u_cla32_and6298_h_u_cla32_and6297_y0
1 1
.names h_u_cla32_and6296_y0 h_u_cla32_and6298_h_u_cla32_and6296_y0
1 1
.subckt and_gate _a=h_u_cla32_and6298_h_u_cla32_and6297_y0 _b=h_u_cla32_and6298_h_u_cla32_and6296_y0 _y0=h_u_cla32_and6298_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and6299_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and6299_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and6299_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and6299_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and6299_y0
.names h_u_cla32_and6299_y0 h_u_cla32_and6300_h_u_cla32_and6299_y0
1 1
.names h_u_cla32_and6298_y0 h_u_cla32_and6300_h_u_cla32_and6298_y0
1 1
.subckt and_gate _a=h_u_cla32_and6300_h_u_cla32_and6299_y0 _b=h_u_cla32_and6300_h_u_cla32_and6298_y0 _y0=h_u_cla32_and6300_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and6301_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and6301_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and6301_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and6301_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and6301_y0
.names h_u_cla32_and6301_y0 h_u_cla32_and6302_h_u_cla32_and6301_y0
1 1
.names h_u_cla32_and6300_y0 h_u_cla32_and6302_h_u_cla32_and6300_y0
1 1
.subckt and_gate _a=h_u_cla32_and6302_h_u_cla32_and6301_y0 _b=h_u_cla32_and6302_h_u_cla32_and6300_y0 _y0=h_u_cla32_and6302_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and6303_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and6303_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and6303_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and6303_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and6303_y0
.names h_u_cla32_and6303_y0 h_u_cla32_and6304_h_u_cla32_and6303_y0
1 1
.names h_u_cla32_and6302_y0 h_u_cla32_and6304_h_u_cla32_and6302_y0
1 1
.subckt and_gate _a=h_u_cla32_and6304_h_u_cla32_and6303_y0 _b=h_u_cla32_and6304_h_u_cla32_and6302_y0 _y0=h_u_cla32_and6304_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and6305_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and6305_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and6305_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and6305_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and6305_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and6306_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and6306_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and6306_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and6306_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and6306_y0
.names h_u_cla32_and6306_y0 h_u_cla32_and6307_h_u_cla32_and6306_y0
1 1
.names h_u_cla32_and6305_y0 h_u_cla32_and6307_h_u_cla32_and6305_y0
1 1
.subckt and_gate _a=h_u_cla32_and6307_h_u_cla32_and6306_y0 _b=h_u_cla32_and6307_h_u_cla32_and6305_y0 _y0=h_u_cla32_and6307_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and6308_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and6308_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and6308_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and6308_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and6308_y0
.names h_u_cla32_and6308_y0 h_u_cla32_and6309_h_u_cla32_and6308_y0
1 1
.names h_u_cla32_and6307_y0 h_u_cla32_and6309_h_u_cla32_and6307_y0
1 1
.subckt and_gate _a=h_u_cla32_and6309_h_u_cla32_and6308_y0 _b=h_u_cla32_and6309_h_u_cla32_and6307_y0 _y0=h_u_cla32_and6309_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and6310_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and6310_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and6310_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and6310_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and6310_y0
.names h_u_cla32_and6310_y0 h_u_cla32_and6311_h_u_cla32_and6310_y0
1 1
.names h_u_cla32_and6309_y0 h_u_cla32_and6311_h_u_cla32_and6309_y0
1 1
.subckt and_gate _a=h_u_cla32_and6311_h_u_cla32_and6310_y0 _b=h_u_cla32_and6311_h_u_cla32_and6309_y0 _y0=h_u_cla32_and6311_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and6312_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and6312_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and6312_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and6312_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and6312_y0
.names h_u_cla32_and6312_y0 h_u_cla32_and6313_h_u_cla32_and6312_y0
1 1
.names h_u_cla32_and6311_y0 h_u_cla32_and6313_h_u_cla32_and6311_y0
1 1
.subckt and_gate _a=h_u_cla32_and6313_h_u_cla32_and6312_y0 _b=h_u_cla32_and6313_h_u_cla32_and6311_y0 _y0=h_u_cla32_and6313_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and6314_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and6314_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and6314_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and6314_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and6314_y0
.names h_u_cla32_and6314_y0 h_u_cla32_and6315_h_u_cla32_and6314_y0
1 1
.names h_u_cla32_and6313_y0 h_u_cla32_and6315_h_u_cla32_and6313_y0
1 1
.subckt and_gate _a=h_u_cla32_and6315_h_u_cla32_and6314_y0 _b=h_u_cla32_and6315_h_u_cla32_and6313_y0 _y0=h_u_cla32_and6315_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and6316_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and6316_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and6316_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and6316_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and6316_y0
.names h_u_cla32_and6316_y0 h_u_cla32_and6317_h_u_cla32_and6316_y0
1 1
.names h_u_cla32_and6315_y0 h_u_cla32_and6317_h_u_cla32_and6315_y0
1 1
.subckt and_gate _a=h_u_cla32_and6317_h_u_cla32_and6316_y0 _b=h_u_cla32_and6317_h_u_cla32_and6315_y0 _y0=h_u_cla32_and6317_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and6318_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and6318_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and6318_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and6318_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and6318_y0
.names h_u_cla32_and6318_y0 h_u_cla32_and6319_h_u_cla32_and6318_y0
1 1
.names h_u_cla32_and6317_y0 h_u_cla32_and6319_h_u_cla32_and6317_y0
1 1
.subckt and_gate _a=h_u_cla32_and6319_h_u_cla32_and6318_y0 _b=h_u_cla32_and6319_h_u_cla32_and6317_y0 _y0=h_u_cla32_and6319_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and6320_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and6320_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and6320_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and6320_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and6320_y0
.names h_u_cla32_and6320_y0 h_u_cla32_and6321_h_u_cla32_and6320_y0
1 1
.names h_u_cla32_and6319_y0 h_u_cla32_and6321_h_u_cla32_and6319_y0
1 1
.subckt and_gate _a=h_u_cla32_and6321_h_u_cla32_and6320_y0 _b=h_u_cla32_and6321_h_u_cla32_and6319_y0 _y0=h_u_cla32_and6321_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and6322_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and6322_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and6322_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and6322_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and6322_y0
.names h_u_cla32_and6322_y0 h_u_cla32_and6323_h_u_cla32_and6322_y0
1 1
.names h_u_cla32_and6321_y0 h_u_cla32_and6323_h_u_cla32_and6321_y0
1 1
.subckt and_gate _a=h_u_cla32_and6323_h_u_cla32_and6322_y0 _b=h_u_cla32_and6323_h_u_cla32_and6321_y0 _y0=h_u_cla32_and6323_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and6324_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and6324_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and6324_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and6324_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and6324_y0
.names h_u_cla32_and6324_y0 h_u_cla32_and6325_h_u_cla32_and6324_y0
1 1
.names h_u_cla32_and6323_y0 h_u_cla32_and6325_h_u_cla32_and6323_y0
1 1
.subckt and_gate _a=h_u_cla32_and6325_h_u_cla32_and6324_y0 _b=h_u_cla32_and6325_h_u_cla32_and6323_y0 _y0=h_u_cla32_and6325_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and6326_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and6326_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and6326_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and6326_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and6326_y0
.names h_u_cla32_and6326_y0 h_u_cla32_and6327_h_u_cla32_and6326_y0
1 1
.names h_u_cla32_and6325_y0 h_u_cla32_and6327_h_u_cla32_and6325_y0
1 1
.subckt and_gate _a=h_u_cla32_and6327_h_u_cla32_and6326_y0 _b=h_u_cla32_and6327_h_u_cla32_and6325_y0 _y0=h_u_cla32_and6327_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and6328_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and6328_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and6328_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and6328_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and6328_y0
.names h_u_cla32_and6328_y0 h_u_cla32_and6329_h_u_cla32_and6328_y0
1 1
.names h_u_cla32_and6327_y0 h_u_cla32_and6329_h_u_cla32_and6327_y0
1 1
.subckt and_gate _a=h_u_cla32_and6329_h_u_cla32_and6328_y0 _b=h_u_cla32_and6329_h_u_cla32_and6327_y0 _y0=h_u_cla32_and6329_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and6330_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and6330_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and6330_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and6330_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and6330_y0
.names h_u_cla32_and6330_y0 h_u_cla32_and6331_h_u_cla32_and6330_y0
1 1
.names h_u_cla32_and6329_y0 h_u_cla32_and6331_h_u_cla32_and6329_y0
1 1
.subckt and_gate _a=h_u_cla32_and6331_h_u_cla32_and6330_y0 _b=h_u_cla32_and6331_h_u_cla32_and6329_y0 _y0=h_u_cla32_and6331_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and6332_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and6332_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and6332_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and6332_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and6332_y0
.names h_u_cla32_and6332_y0 h_u_cla32_and6333_h_u_cla32_and6332_y0
1 1
.names h_u_cla32_and6331_y0 h_u_cla32_and6333_h_u_cla32_and6331_y0
1 1
.subckt and_gate _a=h_u_cla32_and6333_h_u_cla32_and6332_y0 _b=h_u_cla32_and6333_h_u_cla32_and6331_y0 _y0=h_u_cla32_and6333_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and6334_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and6334_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and6334_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and6334_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and6334_y0
.names h_u_cla32_and6334_y0 h_u_cla32_and6335_h_u_cla32_and6334_y0
1 1
.names h_u_cla32_and6333_y0 h_u_cla32_and6335_h_u_cla32_and6333_y0
1 1
.subckt and_gate _a=h_u_cla32_and6335_h_u_cla32_and6334_y0 _b=h_u_cla32_and6335_h_u_cla32_and6333_y0 _y0=h_u_cla32_and6335_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and6336_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and6336_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and6336_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and6336_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and6336_y0
.names h_u_cla32_and6336_y0 h_u_cla32_and6337_h_u_cla32_and6336_y0
1 1
.names h_u_cla32_and6335_y0 h_u_cla32_and6337_h_u_cla32_and6335_y0
1 1
.subckt and_gate _a=h_u_cla32_and6337_h_u_cla32_and6336_y0 _b=h_u_cla32_and6337_h_u_cla32_and6335_y0 _y0=h_u_cla32_and6337_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and6338_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and6338_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and6338_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and6338_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and6338_y0
.names h_u_cla32_and6338_y0 h_u_cla32_and6339_h_u_cla32_and6338_y0
1 1
.names h_u_cla32_and6337_y0 h_u_cla32_and6339_h_u_cla32_and6337_y0
1 1
.subckt and_gate _a=h_u_cla32_and6339_h_u_cla32_and6338_y0 _b=h_u_cla32_and6339_h_u_cla32_and6337_y0 _y0=h_u_cla32_and6339_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and6340_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and6340_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and6340_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and6340_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and6340_y0
.names h_u_cla32_and6340_y0 h_u_cla32_and6341_h_u_cla32_and6340_y0
1 1
.names h_u_cla32_and6339_y0 h_u_cla32_and6341_h_u_cla32_and6339_y0
1 1
.subckt and_gate _a=h_u_cla32_and6341_h_u_cla32_and6340_y0 _b=h_u_cla32_and6341_h_u_cla32_and6339_y0 _y0=h_u_cla32_and6341_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and6342_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and6342_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and6342_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and6342_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and6342_y0
.names h_u_cla32_and6342_y0 h_u_cla32_and6343_h_u_cla32_and6342_y0
1 1
.names h_u_cla32_and6341_y0 h_u_cla32_and6343_h_u_cla32_and6341_y0
1 1
.subckt and_gate _a=h_u_cla32_and6343_h_u_cla32_and6342_y0 _b=h_u_cla32_and6343_h_u_cla32_and6341_y0 _y0=h_u_cla32_and6343_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and6344_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and6344_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and6344_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and6344_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and6344_y0
.names h_u_cla32_and6344_y0 h_u_cla32_and6345_h_u_cla32_and6344_y0
1 1
.names h_u_cla32_and6343_y0 h_u_cla32_and6345_h_u_cla32_and6343_y0
1 1
.subckt and_gate _a=h_u_cla32_and6345_h_u_cla32_and6344_y0 _b=h_u_cla32_and6345_h_u_cla32_and6343_y0 _y0=h_u_cla32_and6345_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and6346_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and6346_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and6346_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and6346_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and6346_y0
.names h_u_cla32_and6346_y0 h_u_cla32_and6347_h_u_cla32_and6346_y0
1 1
.names h_u_cla32_and6345_y0 h_u_cla32_and6347_h_u_cla32_and6345_y0
1 1
.subckt and_gate _a=h_u_cla32_and6347_h_u_cla32_and6346_y0 _b=h_u_cla32_and6347_h_u_cla32_and6345_y0 _y0=h_u_cla32_and6347_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and6348_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and6348_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and6348_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and6348_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and6348_y0
.names h_u_cla32_and6348_y0 h_u_cla32_and6349_h_u_cla32_and6348_y0
1 1
.names h_u_cla32_and6347_y0 h_u_cla32_and6349_h_u_cla32_and6347_y0
1 1
.subckt and_gate _a=h_u_cla32_and6349_h_u_cla32_and6348_y0 _b=h_u_cla32_and6349_h_u_cla32_and6347_y0 _y0=h_u_cla32_and6349_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and6350_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and6350_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and6350_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and6350_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and6350_y0
.names h_u_cla32_and6350_y0 h_u_cla32_and6351_h_u_cla32_and6350_y0
1 1
.names h_u_cla32_and6349_y0 h_u_cla32_and6351_h_u_cla32_and6349_y0
1 1
.subckt and_gate _a=h_u_cla32_and6351_h_u_cla32_and6350_y0 _b=h_u_cla32_and6351_h_u_cla32_and6349_y0 _y0=h_u_cla32_and6351_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and6352_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and6352_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and6352_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and6352_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and6352_y0
.names h_u_cla32_and6352_y0 h_u_cla32_and6353_h_u_cla32_and6352_y0
1 1
.names h_u_cla32_and6351_y0 h_u_cla32_and6353_h_u_cla32_and6351_y0
1 1
.subckt and_gate _a=h_u_cla32_and6353_h_u_cla32_and6352_y0 _b=h_u_cla32_and6353_h_u_cla32_and6351_y0 _y0=h_u_cla32_and6353_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and6354_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and6354_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and6354_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and6354_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and6354_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and6355_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and6355_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and6355_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and6355_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and6355_y0
.names h_u_cla32_and6355_y0 h_u_cla32_and6356_h_u_cla32_and6355_y0
1 1
.names h_u_cla32_and6354_y0 h_u_cla32_and6356_h_u_cla32_and6354_y0
1 1
.subckt and_gate _a=h_u_cla32_and6356_h_u_cla32_and6355_y0 _b=h_u_cla32_and6356_h_u_cla32_and6354_y0 _y0=h_u_cla32_and6356_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and6357_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and6357_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and6357_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and6357_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and6357_y0
.names h_u_cla32_and6357_y0 h_u_cla32_and6358_h_u_cla32_and6357_y0
1 1
.names h_u_cla32_and6356_y0 h_u_cla32_and6358_h_u_cla32_and6356_y0
1 1
.subckt and_gate _a=h_u_cla32_and6358_h_u_cla32_and6357_y0 _b=h_u_cla32_and6358_h_u_cla32_and6356_y0 _y0=h_u_cla32_and6358_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and6359_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and6359_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and6359_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and6359_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and6359_y0
.names h_u_cla32_and6359_y0 h_u_cla32_and6360_h_u_cla32_and6359_y0
1 1
.names h_u_cla32_and6358_y0 h_u_cla32_and6360_h_u_cla32_and6358_y0
1 1
.subckt and_gate _a=h_u_cla32_and6360_h_u_cla32_and6359_y0 _b=h_u_cla32_and6360_h_u_cla32_and6358_y0 _y0=h_u_cla32_and6360_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and6361_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and6361_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and6361_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and6361_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and6361_y0
.names h_u_cla32_and6361_y0 h_u_cla32_and6362_h_u_cla32_and6361_y0
1 1
.names h_u_cla32_and6360_y0 h_u_cla32_and6362_h_u_cla32_and6360_y0
1 1
.subckt and_gate _a=h_u_cla32_and6362_h_u_cla32_and6361_y0 _b=h_u_cla32_and6362_h_u_cla32_and6360_y0 _y0=h_u_cla32_and6362_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and6363_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and6363_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and6363_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and6363_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and6363_y0
.names h_u_cla32_and6363_y0 h_u_cla32_and6364_h_u_cla32_and6363_y0
1 1
.names h_u_cla32_and6362_y0 h_u_cla32_and6364_h_u_cla32_and6362_y0
1 1
.subckt and_gate _a=h_u_cla32_and6364_h_u_cla32_and6363_y0 _b=h_u_cla32_and6364_h_u_cla32_and6362_y0 _y0=h_u_cla32_and6364_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and6365_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and6365_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and6365_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and6365_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and6365_y0
.names h_u_cla32_and6365_y0 h_u_cla32_and6366_h_u_cla32_and6365_y0
1 1
.names h_u_cla32_and6364_y0 h_u_cla32_and6366_h_u_cla32_and6364_y0
1 1
.subckt and_gate _a=h_u_cla32_and6366_h_u_cla32_and6365_y0 _b=h_u_cla32_and6366_h_u_cla32_and6364_y0 _y0=h_u_cla32_and6366_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and6367_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and6367_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and6367_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and6367_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and6367_y0
.names h_u_cla32_and6367_y0 h_u_cla32_and6368_h_u_cla32_and6367_y0
1 1
.names h_u_cla32_and6366_y0 h_u_cla32_and6368_h_u_cla32_and6366_y0
1 1
.subckt and_gate _a=h_u_cla32_and6368_h_u_cla32_and6367_y0 _b=h_u_cla32_and6368_h_u_cla32_and6366_y0 _y0=h_u_cla32_and6368_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and6369_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and6369_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and6369_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and6369_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and6369_y0
.names h_u_cla32_and6369_y0 h_u_cla32_and6370_h_u_cla32_and6369_y0
1 1
.names h_u_cla32_and6368_y0 h_u_cla32_and6370_h_u_cla32_and6368_y0
1 1
.subckt and_gate _a=h_u_cla32_and6370_h_u_cla32_and6369_y0 _b=h_u_cla32_and6370_h_u_cla32_and6368_y0 _y0=h_u_cla32_and6370_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and6371_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and6371_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and6371_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and6371_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and6371_y0
.names h_u_cla32_and6371_y0 h_u_cla32_and6372_h_u_cla32_and6371_y0
1 1
.names h_u_cla32_and6370_y0 h_u_cla32_and6372_h_u_cla32_and6370_y0
1 1
.subckt and_gate _a=h_u_cla32_and6372_h_u_cla32_and6371_y0 _b=h_u_cla32_and6372_h_u_cla32_and6370_y0 _y0=h_u_cla32_and6372_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and6373_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and6373_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and6373_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and6373_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and6373_y0
.names h_u_cla32_and6373_y0 h_u_cla32_and6374_h_u_cla32_and6373_y0
1 1
.names h_u_cla32_and6372_y0 h_u_cla32_and6374_h_u_cla32_and6372_y0
1 1
.subckt and_gate _a=h_u_cla32_and6374_h_u_cla32_and6373_y0 _b=h_u_cla32_and6374_h_u_cla32_and6372_y0 _y0=h_u_cla32_and6374_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and6375_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and6375_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and6375_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and6375_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and6375_y0
.names h_u_cla32_and6375_y0 h_u_cla32_and6376_h_u_cla32_and6375_y0
1 1
.names h_u_cla32_and6374_y0 h_u_cla32_and6376_h_u_cla32_and6374_y0
1 1
.subckt and_gate _a=h_u_cla32_and6376_h_u_cla32_and6375_y0 _b=h_u_cla32_and6376_h_u_cla32_and6374_y0 _y0=h_u_cla32_and6376_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and6377_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and6377_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and6377_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and6377_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and6377_y0
.names h_u_cla32_and6377_y0 h_u_cla32_and6378_h_u_cla32_and6377_y0
1 1
.names h_u_cla32_and6376_y0 h_u_cla32_and6378_h_u_cla32_and6376_y0
1 1
.subckt and_gate _a=h_u_cla32_and6378_h_u_cla32_and6377_y0 _b=h_u_cla32_and6378_h_u_cla32_and6376_y0 _y0=h_u_cla32_and6378_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and6379_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and6379_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and6379_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and6379_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and6379_y0
.names h_u_cla32_and6379_y0 h_u_cla32_and6380_h_u_cla32_and6379_y0
1 1
.names h_u_cla32_and6378_y0 h_u_cla32_and6380_h_u_cla32_and6378_y0
1 1
.subckt and_gate _a=h_u_cla32_and6380_h_u_cla32_and6379_y0 _b=h_u_cla32_and6380_h_u_cla32_and6378_y0 _y0=h_u_cla32_and6380_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and6381_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and6381_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and6381_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and6381_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and6381_y0
.names h_u_cla32_and6381_y0 h_u_cla32_and6382_h_u_cla32_and6381_y0
1 1
.names h_u_cla32_and6380_y0 h_u_cla32_and6382_h_u_cla32_and6380_y0
1 1
.subckt and_gate _a=h_u_cla32_and6382_h_u_cla32_and6381_y0 _b=h_u_cla32_and6382_h_u_cla32_and6380_y0 _y0=h_u_cla32_and6382_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and6383_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and6383_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and6383_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and6383_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and6383_y0
.names h_u_cla32_and6383_y0 h_u_cla32_and6384_h_u_cla32_and6383_y0
1 1
.names h_u_cla32_and6382_y0 h_u_cla32_and6384_h_u_cla32_and6382_y0
1 1
.subckt and_gate _a=h_u_cla32_and6384_h_u_cla32_and6383_y0 _b=h_u_cla32_and6384_h_u_cla32_and6382_y0 _y0=h_u_cla32_and6384_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and6385_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and6385_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and6385_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and6385_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and6385_y0
.names h_u_cla32_and6385_y0 h_u_cla32_and6386_h_u_cla32_and6385_y0
1 1
.names h_u_cla32_and6384_y0 h_u_cla32_and6386_h_u_cla32_and6384_y0
1 1
.subckt and_gate _a=h_u_cla32_and6386_h_u_cla32_and6385_y0 _b=h_u_cla32_and6386_h_u_cla32_and6384_y0 _y0=h_u_cla32_and6386_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and6387_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and6387_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and6387_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and6387_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and6387_y0
.names h_u_cla32_and6387_y0 h_u_cla32_and6388_h_u_cla32_and6387_y0
1 1
.names h_u_cla32_and6386_y0 h_u_cla32_and6388_h_u_cla32_and6386_y0
1 1
.subckt and_gate _a=h_u_cla32_and6388_h_u_cla32_and6387_y0 _b=h_u_cla32_and6388_h_u_cla32_and6386_y0 _y0=h_u_cla32_and6388_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and6389_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and6389_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and6389_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and6389_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and6389_y0
.names h_u_cla32_and6389_y0 h_u_cla32_and6390_h_u_cla32_and6389_y0
1 1
.names h_u_cla32_and6388_y0 h_u_cla32_and6390_h_u_cla32_and6388_y0
1 1
.subckt and_gate _a=h_u_cla32_and6390_h_u_cla32_and6389_y0 _b=h_u_cla32_and6390_h_u_cla32_and6388_y0 _y0=h_u_cla32_and6390_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and6391_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and6391_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and6391_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and6391_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and6391_y0
.names h_u_cla32_and6391_y0 h_u_cla32_and6392_h_u_cla32_and6391_y0
1 1
.names h_u_cla32_and6390_y0 h_u_cla32_and6392_h_u_cla32_and6390_y0
1 1
.subckt and_gate _a=h_u_cla32_and6392_h_u_cla32_and6391_y0 _b=h_u_cla32_and6392_h_u_cla32_and6390_y0 _y0=h_u_cla32_and6392_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and6393_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and6393_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and6393_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and6393_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and6393_y0
.names h_u_cla32_and6393_y0 h_u_cla32_and6394_h_u_cla32_and6393_y0
1 1
.names h_u_cla32_and6392_y0 h_u_cla32_and6394_h_u_cla32_and6392_y0
1 1
.subckt and_gate _a=h_u_cla32_and6394_h_u_cla32_and6393_y0 _b=h_u_cla32_and6394_h_u_cla32_and6392_y0 _y0=h_u_cla32_and6394_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and6395_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and6395_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and6395_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and6395_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and6395_y0
.names h_u_cla32_and6395_y0 h_u_cla32_and6396_h_u_cla32_and6395_y0
1 1
.names h_u_cla32_and6394_y0 h_u_cla32_and6396_h_u_cla32_and6394_y0
1 1
.subckt and_gate _a=h_u_cla32_and6396_h_u_cla32_and6395_y0 _b=h_u_cla32_and6396_h_u_cla32_and6394_y0 _y0=h_u_cla32_and6396_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and6397_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and6397_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and6397_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and6397_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and6397_y0
.names h_u_cla32_and6397_y0 h_u_cla32_and6398_h_u_cla32_and6397_y0
1 1
.names h_u_cla32_and6396_y0 h_u_cla32_and6398_h_u_cla32_and6396_y0
1 1
.subckt and_gate _a=h_u_cla32_and6398_h_u_cla32_and6397_y0 _b=h_u_cla32_and6398_h_u_cla32_and6396_y0 _y0=h_u_cla32_and6398_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and6399_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and6399_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and6399_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and6399_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and6399_y0
.names h_u_cla32_and6399_y0 h_u_cla32_and6400_h_u_cla32_and6399_y0
1 1
.names h_u_cla32_and6398_y0 h_u_cla32_and6400_h_u_cla32_and6398_y0
1 1
.subckt and_gate _a=h_u_cla32_and6400_h_u_cla32_and6399_y0 _b=h_u_cla32_and6400_h_u_cla32_and6398_y0 _y0=h_u_cla32_and6400_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and6401_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and6401_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and6401_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and6401_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and6401_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and6402_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and6402_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and6402_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and6402_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and6402_y0
.names h_u_cla32_and6402_y0 h_u_cla32_and6403_h_u_cla32_and6402_y0
1 1
.names h_u_cla32_and6401_y0 h_u_cla32_and6403_h_u_cla32_and6401_y0
1 1
.subckt and_gate _a=h_u_cla32_and6403_h_u_cla32_and6402_y0 _b=h_u_cla32_and6403_h_u_cla32_and6401_y0 _y0=h_u_cla32_and6403_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and6404_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and6404_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and6404_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and6404_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and6404_y0
.names h_u_cla32_and6404_y0 h_u_cla32_and6405_h_u_cla32_and6404_y0
1 1
.names h_u_cla32_and6403_y0 h_u_cla32_and6405_h_u_cla32_and6403_y0
1 1
.subckt and_gate _a=h_u_cla32_and6405_h_u_cla32_and6404_y0 _b=h_u_cla32_and6405_h_u_cla32_and6403_y0 _y0=h_u_cla32_and6405_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and6406_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and6406_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and6406_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and6406_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and6406_y0
.names h_u_cla32_and6406_y0 h_u_cla32_and6407_h_u_cla32_and6406_y0
1 1
.names h_u_cla32_and6405_y0 h_u_cla32_and6407_h_u_cla32_and6405_y0
1 1
.subckt and_gate _a=h_u_cla32_and6407_h_u_cla32_and6406_y0 _b=h_u_cla32_and6407_h_u_cla32_and6405_y0 _y0=h_u_cla32_and6407_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and6408_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and6408_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and6408_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and6408_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and6408_y0
.names h_u_cla32_and6408_y0 h_u_cla32_and6409_h_u_cla32_and6408_y0
1 1
.names h_u_cla32_and6407_y0 h_u_cla32_and6409_h_u_cla32_and6407_y0
1 1
.subckt and_gate _a=h_u_cla32_and6409_h_u_cla32_and6408_y0 _b=h_u_cla32_and6409_h_u_cla32_and6407_y0 _y0=h_u_cla32_and6409_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and6410_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and6410_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and6410_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and6410_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and6410_y0
.names h_u_cla32_and6410_y0 h_u_cla32_and6411_h_u_cla32_and6410_y0
1 1
.names h_u_cla32_and6409_y0 h_u_cla32_and6411_h_u_cla32_and6409_y0
1 1
.subckt and_gate _a=h_u_cla32_and6411_h_u_cla32_and6410_y0 _b=h_u_cla32_and6411_h_u_cla32_and6409_y0 _y0=h_u_cla32_and6411_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and6412_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and6412_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and6412_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and6412_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and6412_y0
.names h_u_cla32_and6412_y0 h_u_cla32_and6413_h_u_cla32_and6412_y0
1 1
.names h_u_cla32_and6411_y0 h_u_cla32_and6413_h_u_cla32_and6411_y0
1 1
.subckt and_gate _a=h_u_cla32_and6413_h_u_cla32_and6412_y0 _b=h_u_cla32_and6413_h_u_cla32_and6411_y0 _y0=h_u_cla32_and6413_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and6414_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and6414_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and6414_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and6414_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and6414_y0
.names h_u_cla32_and6414_y0 h_u_cla32_and6415_h_u_cla32_and6414_y0
1 1
.names h_u_cla32_and6413_y0 h_u_cla32_and6415_h_u_cla32_and6413_y0
1 1
.subckt and_gate _a=h_u_cla32_and6415_h_u_cla32_and6414_y0 _b=h_u_cla32_and6415_h_u_cla32_and6413_y0 _y0=h_u_cla32_and6415_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and6416_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and6416_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and6416_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and6416_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and6416_y0
.names h_u_cla32_and6416_y0 h_u_cla32_and6417_h_u_cla32_and6416_y0
1 1
.names h_u_cla32_and6415_y0 h_u_cla32_and6417_h_u_cla32_and6415_y0
1 1
.subckt and_gate _a=h_u_cla32_and6417_h_u_cla32_and6416_y0 _b=h_u_cla32_and6417_h_u_cla32_and6415_y0 _y0=h_u_cla32_and6417_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and6418_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and6418_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and6418_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and6418_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and6418_y0
.names h_u_cla32_and6418_y0 h_u_cla32_and6419_h_u_cla32_and6418_y0
1 1
.names h_u_cla32_and6417_y0 h_u_cla32_and6419_h_u_cla32_and6417_y0
1 1
.subckt and_gate _a=h_u_cla32_and6419_h_u_cla32_and6418_y0 _b=h_u_cla32_and6419_h_u_cla32_and6417_y0 _y0=h_u_cla32_and6419_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and6420_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and6420_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and6420_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and6420_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and6420_y0
.names h_u_cla32_and6420_y0 h_u_cla32_and6421_h_u_cla32_and6420_y0
1 1
.names h_u_cla32_and6419_y0 h_u_cla32_and6421_h_u_cla32_and6419_y0
1 1
.subckt and_gate _a=h_u_cla32_and6421_h_u_cla32_and6420_y0 _b=h_u_cla32_and6421_h_u_cla32_and6419_y0 _y0=h_u_cla32_and6421_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and6422_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and6422_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and6422_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and6422_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and6422_y0
.names h_u_cla32_and6422_y0 h_u_cla32_and6423_h_u_cla32_and6422_y0
1 1
.names h_u_cla32_and6421_y0 h_u_cla32_and6423_h_u_cla32_and6421_y0
1 1
.subckt and_gate _a=h_u_cla32_and6423_h_u_cla32_and6422_y0 _b=h_u_cla32_and6423_h_u_cla32_and6421_y0 _y0=h_u_cla32_and6423_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and6424_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and6424_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and6424_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and6424_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and6424_y0
.names h_u_cla32_and6424_y0 h_u_cla32_and6425_h_u_cla32_and6424_y0
1 1
.names h_u_cla32_and6423_y0 h_u_cla32_and6425_h_u_cla32_and6423_y0
1 1
.subckt and_gate _a=h_u_cla32_and6425_h_u_cla32_and6424_y0 _b=h_u_cla32_and6425_h_u_cla32_and6423_y0 _y0=h_u_cla32_and6425_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and6426_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and6426_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and6426_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and6426_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and6426_y0
.names h_u_cla32_and6426_y0 h_u_cla32_and6427_h_u_cla32_and6426_y0
1 1
.names h_u_cla32_and6425_y0 h_u_cla32_and6427_h_u_cla32_and6425_y0
1 1
.subckt and_gate _a=h_u_cla32_and6427_h_u_cla32_and6426_y0 _b=h_u_cla32_and6427_h_u_cla32_and6425_y0 _y0=h_u_cla32_and6427_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and6428_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and6428_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and6428_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and6428_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and6428_y0
.names h_u_cla32_and6428_y0 h_u_cla32_and6429_h_u_cla32_and6428_y0
1 1
.names h_u_cla32_and6427_y0 h_u_cla32_and6429_h_u_cla32_and6427_y0
1 1
.subckt and_gate _a=h_u_cla32_and6429_h_u_cla32_and6428_y0 _b=h_u_cla32_and6429_h_u_cla32_and6427_y0 _y0=h_u_cla32_and6429_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and6430_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and6430_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and6430_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and6430_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and6430_y0
.names h_u_cla32_and6430_y0 h_u_cla32_and6431_h_u_cla32_and6430_y0
1 1
.names h_u_cla32_and6429_y0 h_u_cla32_and6431_h_u_cla32_and6429_y0
1 1
.subckt and_gate _a=h_u_cla32_and6431_h_u_cla32_and6430_y0 _b=h_u_cla32_and6431_h_u_cla32_and6429_y0 _y0=h_u_cla32_and6431_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and6432_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and6432_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and6432_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and6432_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and6432_y0
.names h_u_cla32_and6432_y0 h_u_cla32_and6433_h_u_cla32_and6432_y0
1 1
.names h_u_cla32_and6431_y0 h_u_cla32_and6433_h_u_cla32_and6431_y0
1 1
.subckt and_gate _a=h_u_cla32_and6433_h_u_cla32_and6432_y0 _b=h_u_cla32_and6433_h_u_cla32_and6431_y0 _y0=h_u_cla32_and6433_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and6434_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and6434_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and6434_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and6434_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and6434_y0
.names h_u_cla32_and6434_y0 h_u_cla32_and6435_h_u_cla32_and6434_y0
1 1
.names h_u_cla32_and6433_y0 h_u_cla32_and6435_h_u_cla32_and6433_y0
1 1
.subckt and_gate _a=h_u_cla32_and6435_h_u_cla32_and6434_y0 _b=h_u_cla32_and6435_h_u_cla32_and6433_y0 _y0=h_u_cla32_and6435_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and6436_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and6436_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and6436_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and6436_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and6436_y0
.names h_u_cla32_and6436_y0 h_u_cla32_and6437_h_u_cla32_and6436_y0
1 1
.names h_u_cla32_and6435_y0 h_u_cla32_and6437_h_u_cla32_and6435_y0
1 1
.subckt and_gate _a=h_u_cla32_and6437_h_u_cla32_and6436_y0 _b=h_u_cla32_and6437_h_u_cla32_and6435_y0 _y0=h_u_cla32_and6437_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and6438_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and6438_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and6438_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and6438_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and6438_y0
.names h_u_cla32_and6438_y0 h_u_cla32_and6439_h_u_cla32_and6438_y0
1 1
.names h_u_cla32_and6437_y0 h_u_cla32_and6439_h_u_cla32_and6437_y0
1 1
.subckt and_gate _a=h_u_cla32_and6439_h_u_cla32_and6438_y0 _b=h_u_cla32_and6439_h_u_cla32_and6437_y0 _y0=h_u_cla32_and6439_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and6440_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and6440_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and6440_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and6440_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and6440_y0
.names h_u_cla32_and6440_y0 h_u_cla32_and6441_h_u_cla32_and6440_y0
1 1
.names h_u_cla32_and6439_y0 h_u_cla32_and6441_h_u_cla32_and6439_y0
1 1
.subckt and_gate _a=h_u_cla32_and6441_h_u_cla32_and6440_y0 _b=h_u_cla32_and6441_h_u_cla32_and6439_y0 _y0=h_u_cla32_and6441_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and6442_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and6442_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and6442_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and6442_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and6442_y0
.names h_u_cla32_and6442_y0 h_u_cla32_and6443_h_u_cla32_and6442_y0
1 1
.names h_u_cla32_and6441_y0 h_u_cla32_and6443_h_u_cla32_and6441_y0
1 1
.subckt and_gate _a=h_u_cla32_and6443_h_u_cla32_and6442_y0 _b=h_u_cla32_and6443_h_u_cla32_and6441_y0 _y0=h_u_cla32_and6443_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and6444_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and6444_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and6444_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and6444_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and6444_y0
.names h_u_cla32_and6444_y0 h_u_cla32_and6445_h_u_cla32_and6444_y0
1 1
.names h_u_cla32_and6443_y0 h_u_cla32_and6445_h_u_cla32_and6443_y0
1 1
.subckt and_gate _a=h_u_cla32_and6445_h_u_cla32_and6444_y0 _b=h_u_cla32_and6445_h_u_cla32_and6443_y0 _y0=h_u_cla32_and6445_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and6446_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and6446_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and6446_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and6446_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and6446_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and6447_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and6447_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and6447_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and6447_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and6447_y0
.names h_u_cla32_and6447_y0 h_u_cla32_and6448_h_u_cla32_and6447_y0
1 1
.names h_u_cla32_and6446_y0 h_u_cla32_and6448_h_u_cla32_and6446_y0
1 1
.subckt and_gate _a=h_u_cla32_and6448_h_u_cla32_and6447_y0 _b=h_u_cla32_and6448_h_u_cla32_and6446_y0 _y0=h_u_cla32_and6448_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and6449_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and6449_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and6449_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and6449_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and6449_y0
.names h_u_cla32_and6449_y0 h_u_cla32_and6450_h_u_cla32_and6449_y0
1 1
.names h_u_cla32_and6448_y0 h_u_cla32_and6450_h_u_cla32_and6448_y0
1 1
.subckt and_gate _a=h_u_cla32_and6450_h_u_cla32_and6449_y0 _b=h_u_cla32_and6450_h_u_cla32_and6448_y0 _y0=h_u_cla32_and6450_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and6451_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and6451_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and6451_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and6451_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and6451_y0
.names h_u_cla32_and6451_y0 h_u_cla32_and6452_h_u_cla32_and6451_y0
1 1
.names h_u_cla32_and6450_y0 h_u_cla32_and6452_h_u_cla32_and6450_y0
1 1
.subckt and_gate _a=h_u_cla32_and6452_h_u_cla32_and6451_y0 _b=h_u_cla32_and6452_h_u_cla32_and6450_y0 _y0=h_u_cla32_and6452_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and6453_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and6453_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and6453_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and6453_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and6453_y0
.names h_u_cla32_and6453_y0 h_u_cla32_and6454_h_u_cla32_and6453_y0
1 1
.names h_u_cla32_and6452_y0 h_u_cla32_and6454_h_u_cla32_and6452_y0
1 1
.subckt and_gate _a=h_u_cla32_and6454_h_u_cla32_and6453_y0 _b=h_u_cla32_and6454_h_u_cla32_and6452_y0 _y0=h_u_cla32_and6454_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and6455_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and6455_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and6455_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and6455_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and6455_y0
.names h_u_cla32_and6455_y0 h_u_cla32_and6456_h_u_cla32_and6455_y0
1 1
.names h_u_cla32_and6454_y0 h_u_cla32_and6456_h_u_cla32_and6454_y0
1 1
.subckt and_gate _a=h_u_cla32_and6456_h_u_cla32_and6455_y0 _b=h_u_cla32_and6456_h_u_cla32_and6454_y0 _y0=h_u_cla32_and6456_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and6457_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and6457_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and6457_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and6457_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and6457_y0
.names h_u_cla32_and6457_y0 h_u_cla32_and6458_h_u_cla32_and6457_y0
1 1
.names h_u_cla32_and6456_y0 h_u_cla32_and6458_h_u_cla32_and6456_y0
1 1
.subckt and_gate _a=h_u_cla32_and6458_h_u_cla32_and6457_y0 _b=h_u_cla32_and6458_h_u_cla32_and6456_y0 _y0=h_u_cla32_and6458_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and6459_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and6459_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and6459_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and6459_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and6459_y0
.names h_u_cla32_and6459_y0 h_u_cla32_and6460_h_u_cla32_and6459_y0
1 1
.names h_u_cla32_and6458_y0 h_u_cla32_and6460_h_u_cla32_and6458_y0
1 1
.subckt and_gate _a=h_u_cla32_and6460_h_u_cla32_and6459_y0 _b=h_u_cla32_and6460_h_u_cla32_and6458_y0 _y0=h_u_cla32_and6460_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and6461_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and6461_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and6461_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and6461_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and6461_y0
.names h_u_cla32_and6461_y0 h_u_cla32_and6462_h_u_cla32_and6461_y0
1 1
.names h_u_cla32_and6460_y0 h_u_cla32_and6462_h_u_cla32_and6460_y0
1 1
.subckt and_gate _a=h_u_cla32_and6462_h_u_cla32_and6461_y0 _b=h_u_cla32_and6462_h_u_cla32_and6460_y0 _y0=h_u_cla32_and6462_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and6463_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and6463_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and6463_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and6463_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and6463_y0
.names h_u_cla32_and6463_y0 h_u_cla32_and6464_h_u_cla32_and6463_y0
1 1
.names h_u_cla32_and6462_y0 h_u_cla32_and6464_h_u_cla32_and6462_y0
1 1
.subckt and_gate _a=h_u_cla32_and6464_h_u_cla32_and6463_y0 _b=h_u_cla32_and6464_h_u_cla32_and6462_y0 _y0=h_u_cla32_and6464_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and6465_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and6465_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and6465_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and6465_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and6465_y0
.names h_u_cla32_and6465_y0 h_u_cla32_and6466_h_u_cla32_and6465_y0
1 1
.names h_u_cla32_and6464_y0 h_u_cla32_and6466_h_u_cla32_and6464_y0
1 1
.subckt and_gate _a=h_u_cla32_and6466_h_u_cla32_and6465_y0 _b=h_u_cla32_and6466_h_u_cla32_and6464_y0 _y0=h_u_cla32_and6466_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and6467_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and6467_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and6467_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and6467_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and6467_y0
.names h_u_cla32_and6467_y0 h_u_cla32_and6468_h_u_cla32_and6467_y0
1 1
.names h_u_cla32_and6466_y0 h_u_cla32_and6468_h_u_cla32_and6466_y0
1 1
.subckt and_gate _a=h_u_cla32_and6468_h_u_cla32_and6467_y0 _b=h_u_cla32_and6468_h_u_cla32_and6466_y0 _y0=h_u_cla32_and6468_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and6469_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and6469_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and6469_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and6469_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and6469_y0
.names h_u_cla32_and6469_y0 h_u_cla32_and6470_h_u_cla32_and6469_y0
1 1
.names h_u_cla32_and6468_y0 h_u_cla32_and6470_h_u_cla32_and6468_y0
1 1
.subckt and_gate _a=h_u_cla32_and6470_h_u_cla32_and6469_y0 _b=h_u_cla32_and6470_h_u_cla32_and6468_y0 _y0=h_u_cla32_and6470_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and6471_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and6471_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and6471_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and6471_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and6471_y0
.names h_u_cla32_and6471_y0 h_u_cla32_and6472_h_u_cla32_and6471_y0
1 1
.names h_u_cla32_and6470_y0 h_u_cla32_and6472_h_u_cla32_and6470_y0
1 1
.subckt and_gate _a=h_u_cla32_and6472_h_u_cla32_and6471_y0 _b=h_u_cla32_and6472_h_u_cla32_and6470_y0 _y0=h_u_cla32_and6472_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and6473_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and6473_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and6473_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and6473_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and6473_y0
.names h_u_cla32_and6473_y0 h_u_cla32_and6474_h_u_cla32_and6473_y0
1 1
.names h_u_cla32_and6472_y0 h_u_cla32_and6474_h_u_cla32_and6472_y0
1 1
.subckt and_gate _a=h_u_cla32_and6474_h_u_cla32_and6473_y0 _b=h_u_cla32_and6474_h_u_cla32_and6472_y0 _y0=h_u_cla32_and6474_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and6475_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and6475_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and6475_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and6475_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and6475_y0
.names h_u_cla32_and6475_y0 h_u_cla32_and6476_h_u_cla32_and6475_y0
1 1
.names h_u_cla32_and6474_y0 h_u_cla32_and6476_h_u_cla32_and6474_y0
1 1
.subckt and_gate _a=h_u_cla32_and6476_h_u_cla32_and6475_y0 _b=h_u_cla32_and6476_h_u_cla32_and6474_y0 _y0=h_u_cla32_and6476_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and6477_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and6477_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and6477_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and6477_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and6477_y0
.names h_u_cla32_and6477_y0 h_u_cla32_and6478_h_u_cla32_and6477_y0
1 1
.names h_u_cla32_and6476_y0 h_u_cla32_and6478_h_u_cla32_and6476_y0
1 1
.subckt and_gate _a=h_u_cla32_and6478_h_u_cla32_and6477_y0 _b=h_u_cla32_and6478_h_u_cla32_and6476_y0 _y0=h_u_cla32_and6478_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and6479_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and6479_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and6479_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and6479_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and6479_y0
.names h_u_cla32_and6479_y0 h_u_cla32_and6480_h_u_cla32_and6479_y0
1 1
.names h_u_cla32_and6478_y0 h_u_cla32_and6480_h_u_cla32_and6478_y0
1 1
.subckt and_gate _a=h_u_cla32_and6480_h_u_cla32_and6479_y0 _b=h_u_cla32_and6480_h_u_cla32_and6478_y0 _y0=h_u_cla32_and6480_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and6481_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and6481_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and6481_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and6481_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and6481_y0
.names h_u_cla32_and6481_y0 h_u_cla32_and6482_h_u_cla32_and6481_y0
1 1
.names h_u_cla32_and6480_y0 h_u_cla32_and6482_h_u_cla32_and6480_y0
1 1
.subckt and_gate _a=h_u_cla32_and6482_h_u_cla32_and6481_y0 _b=h_u_cla32_and6482_h_u_cla32_and6480_y0 _y0=h_u_cla32_and6482_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and6483_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and6483_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and6483_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and6483_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and6483_y0
.names h_u_cla32_and6483_y0 h_u_cla32_and6484_h_u_cla32_and6483_y0
1 1
.names h_u_cla32_and6482_y0 h_u_cla32_and6484_h_u_cla32_and6482_y0
1 1
.subckt and_gate _a=h_u_cla32_and6484_h_u_cla32_and6483_y0 _b=h_u_cla32_and6484_h_u_cla32_and6482_y0 _y0=h_u_cla32_and6484_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and6485_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and6485_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and6485_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and6485_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and6485_y0
.names h_u_cla32_and6485_y0 h_u_cla32_and6486_h_u_cla32_and6485_y0
1 1
.names h_u_cla32_and6484_y0 h_u_cla32_and6486_h_u_cla32_and6484_y0
1 1
.subckt and_gate _a=h_u_cla32_and6486_h_u_cla32_and6485_y0 _b=h_u_cla32_and6486_h_u_cla32_and6484_y0 _y0=h_u_cla32_and6486_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and6487_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and6487_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and6487_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and6487_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and6487_y0
.names h_u_cla32_and6487_y0 h_u_cla32_and6488_h_u_cla32_and6487_y0
1 1
.names h_u_cla32_and6486_y0 h_u_cla32_and6488_h_u_cla32_and6486_y0
1 1
.subckt and_gate _a=h_u_cla32_and6488_h_u_cla32_and6487_y0 _b=h_u_cla32_and6488_h_u_cla32_and6486_y0 _y0=h_u_cla32_and6488_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and6489_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and6489_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and6489_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and6489_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and6489_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and6490_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and6490_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and6490_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and6490_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and6490_y0
.names h_u_cla32_and6490_y0 h_u_cla32_and6491_h_u_cla32_and6490_y0
1 1
.names h_u_cla32_and6489_y0 h_u_cla32_and6491_h_u_cla32_and6489_y0
1 1
.subckt and_gate _a=h_u_cla32_and6491_h_u_cla32_and6490_y0 _b=h_u_cla32_and6491_h_u_cla32_and6489_y0 _y0=h_u_cla32_and6491_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and6492_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and6492_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and6492_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and6492_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and6492_y0
.names h_u_cla32_and6492_y0 h_u_cla32_and6493_h_u_cla32_and6492_y0
1 1
.names h_u_cla32_and6491_y0 h_u_cla32_and6493_h_u_cla32_and6491_y0
1 1
.subckt and_gate _a=h_u_cla32_and6493_h_u_cla32_and6492_y0 _b=h_u_cla32_and6493_h_u_cla32_and6491_y0 _y0=h_u_cla32_and6493_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and6494_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and6494_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and6494_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and6494_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and6494_y0
.names h_u_cla32_and6494_y0 h_u_cla32_and6495_h_u_cla32_and6494_y0
1 1
.names h_u_cla32_and6493_y0 h_u_cla32_and6495_h_u_cla32_and6493_y0
1 1
.subckt and_gate _a=h_u_cla32_and6495_h_u_cla32_and6494_y0 _b=h_u_cla32_and6495_h_u_cla32_and6493_y0 _y0=h_u_cla32_and6495_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and6496_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and6496_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and6496_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and6496_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and6496_y0
.names h_u_cla32_and6496_y0 h_u_cla32_and6497_h_u_cla32_and6496_y0
1 1
.names h_u_cla32_and6495_y0 h_u_cla32_and6497_h_u_cla32_and6495_y0
1 1
.subckt and_gate _a=h_u_cla32_and6497_h_u_cla32_and6496_y0 _b=h_u_cla32_and6497_h_u_cla32_and6495_y0 _y0=h_u_cla32_and6497_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and6498_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and6498_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and6498_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and6498_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and6498_y0
.names h_u_cla32_and6498_y0 h_u_cla32_and6499_h_u_cla32_and6498_y0
1 1
.names h_u_cla32_and6497_y0 h_u_cla32_and6499_h_u_cla32_and6497_y0
1 1
.subckt and_gate _a=h_u_cla32_and6499_h_u_cla32_and6498_y0 _b=h_u_cla32_and6499_h_u_cla32_and6497_y0 _y0=h_u_cla32_and6499_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and6500_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and6500_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and6500_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and6500_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and6500_y0
.names h_u_cla32_and6500_y0 h_u_cla32_and6501_h_u_cla32_and6500_y0
1 1
.names h_u_cla32_and6499_y0 h_u_cla32_and6501_h_u_cla32_and6499_y0
1 1
.subckt and_gate _a=h_u_cla32_and6501_h_u_cla32_and6500_y0 _b=h_u_cla32_and6501_h_u_cla32_and6499_y0 _y0=h_u_cla32_and6501_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and6502_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and6502_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and6502_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and6502_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and6502_y0
.names h_u_cla32_and6502_y0 h_u_cla32_and6503_h_u_cla32_and6502_y0
1 1
.names h_u_cla32_and6501_y0 h_u_cla32_and6503_h_u_cla32_and6501_y0
1 1
.subckt and_gate _a=h_u_cla32_and6503_h_u_cla32_and6502_y0 _b=h_u_cla32_and6503_h_u_cla32_and6501_y0 _y0=h_u_cla32_and6503_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and6504_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and6504_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and6504_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and6504_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and6504_y0
.names h_u_cla32_and6504_y0 h_u_cla32_and6505_h_u_cla32_and6504_y0
1 1
.names h_u_cla32_and6503_y0 h_u_cla32_and6505_h_u_cla32_and6503_y0
1 1
.subckt and_gate _a=h_u_cla32_and6505_h_u_cla32_and6504_y0 _b=h_u_cla32_and6505_h_u_cla32_and6503_y0 _y0=h_u_cla32_and6505_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and6506_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and6506_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and6506_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and6506_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and6506_y0
.names h_u_cla32_and6506_y0 h_u_cla32_and6507_h_u_cla32_and6506_y0
1 1
.names h_u_cla32_and6505_y0 h_u_cla32_and6507_h_u_cla32_and6505_y0
1 1
.subckt and_gate _a=h_u_cla32_and6507_h_u_cla32_and6506_y0 _b=h_u_cla32_and6507_h_u_cla32_and6505_y0 _y0=h_u_cla32_and6507_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and6508_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and6508_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and6508_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and6508_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and6508_y0
.names h_u_cla32_and6508_y0 h_u_cla32_and6509_h_u_cla32_and6508_y0
1 1
.names h_u_cla32_and6507_y0 h_u_cla32_and6509_h_u_cla32_and6507_y0
1 1
.subckt and_gate _a=h_u_cla32_and6509_h_u_cla32_and6508_y0 _b=h_u_cla32_and6509_h_u_cla32_and6507_y0 _y0=h_u_cla32_and6509_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and6510_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and6510_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and6510_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and6510_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and6510_y0
.names h_u_cla32_and6510_y0 h_u_cla32_and6511_h_u_cla32_and6510_y0
1 1
.names h_u_cla32_and6509_y0 h_u_cla32_and6511_h_u_cla32_and6509_y0
1 1
.subckt and_gate _a=h_u_cla32_and6511_h_u_cla32_and6510_y0 _b=h_u_cla32_and6511_h_u_cla32_and6509_y0 _y0=h_u_cla32_and6511_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and6512_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and6512_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and6512_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and6512_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and6512_y0
.names h_u_cla32_and6512_y0 h_u_cla32_and6513_h_u_cla32_and6512_y0
1 1
.names h_u_cla32_and6511_y0 h_u_cla32_and6513_h_u_cla32_and6511_y0
1 1
.subckt and_gate _a=h_u_cla32_and6513_h_u_cla32_and6512_y0 _b=h_u_cla32_and6513_h_u_cla32_and6511_y0 _y0=h_u_cla32_and6513_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and6514_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and6514_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and6514_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and6514_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and6514_y0
.names h_u_cla32_and6514_y0 h_u_cla32_and6515_h_u_cla32_and6514_y0
1 1
.names h_u_cla32_and6513_y0 h_u_cla32_and6515_h_u_cla32_and6513_y0
1 1
.subckt and_gate _a=h_u_cla32_and6515_h_u_cla32_and6514_y0 _b=h_u_cla32_and6515_h_u_cla32_and6513_y0 _y0=h_u_cla32_and6515_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and6516_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and6516_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and6516_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and6516_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and6516_y0
.names h_u_cla32_and6516_y0 h_u_cla32_and6517_h_u_cla32_and6516_y0
1 1
.names h_u_cla32_and6515_y0 h_u_cla32_and6517_h_u_cla32_and6515_y0
1 1
.subckt and_gate _a=h_u_cla32_and6517_h_u_cla32_and6516_y0 _b=h_u_cla32_and6517_h_u_cla32_and6515_y0 _y0=h_u_cla32_and6517_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and6518_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and6518_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and6518_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and6518_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and6518_y0
.names h_u_cla32_and6518_y0 h_u_cla32_and6519_h_u_cla32_and6518_y0
1 1
.names h_u_cla32_and6517_y0 h_u_cla32_and6519_h_u_cla32_and6517_y0
1 1
.subckt and_gate _a=h_u_cla32_and6519_h_u_cla32_and6518_y0 _b=h_u_cla32_and6519_h_u_cla32_and6517_y0 _y0=h_u_cla32_and6519_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and6520_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and6520_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and6520_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and6520_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and6520_y0
.names h_u_cla32_and6520_y0 h_u_cla32_and6521_h_u_cla32_and6520_y0
1 1
.names h_u_cla32_and6519_y0 h_u_cla32_and6521_h_u_cla32_and6519_y0
1 1
.subckt and_gate _a=h_u_cla32_and6521_h_u_cla32_and6520_y0 _b=h_u_cla32_and6521_h_u_cla32_and6519_y0 _y0=h_u_cla32_and6521_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and6522_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and6522_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and6522_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and6522_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and6522_y0
.names h_u_cla32_and6522_y0 h_u_cla32_and6523_h_u_cla32_and6522_y0
1 1
.names h_u_cla32_and6521_y0 h_u_cla32_and6523_h_u_cla32_and6521_y0
1 1
.subckt and_gate _a=h_u_cla32_and6523_h_u_cla32_and6522_y0 _b=h_u_cla32_and6523_h_u_cla32_and6521_y0 _y0=h_u_cla32_and6523_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and6524_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and6524_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and6524_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and6524_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and6524_y0
.names h_u_cla32_and6524_y0 h_u_cla32_and6525_h_u_cla32_and6524_y0
1 1
.names h_u_cla32_and6523_y0 h_u_cla32_and6525_h_u_cla32_and6523_y0
1 1
.subckt and_gate _a=h_u_cla32_and6525_h_u_cla32_and6524_y0 _b=h_u_cla32_and6525_h_u_cla32_and6523_y0 _y0=h_u_cla32_and6525_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and6526_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and6526_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and6526_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and6526_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and6526_y0
.names h_u_cla32_and6526_y0 h_u_cla32_and6527_h_u_cla32_and6526_y0
1 1
.names h_u_cla32_and6525_y0 h_u_cla32_and6527_h_u_cla32_and6525_y0
1 1
.subckt and_gate _a=h_u_cla32_and6527_h_u_cla32_and6526_y0 _b=h_u_cla32_and6527_h_u_cla32_and6525_y0 _y0=h_u_cla32_and6527_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and6528_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and6528_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and6528_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and6528_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and6528_y0
.names h_u_cla32_and6528_y0 h_u_cla32_and6529_h_u_cla32_and6528_y0
1 1
.names h_u_cla32_and6527_y0 h_u_cla32_and6529_h_u_cla32_and6527_y0
1 1
.subckt and_gate _a=h_u_cla32_and6529_h_u_cla32_and6528_y0 _b=h_u_cla32_and6529_h_u_cla32_and6527_y0 _y0=h_u_cla32_and6529_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and6530_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and6530_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and6530_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and6530_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and6530_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and6531_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and6531_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and6531_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and6531_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and6531_y0
.names h_u_cla32_and6531_y0 h_u_cla32_and6532_h_u_cla32_and6531_y0
1 1
.names h_u_cla32_and6530_y0 h_u_cla32_and6532_h_u_cla32_and6530_y0
1 1
.subckt and_gate _a=h_u_cla32_and6532_h_u_cla32_and6531_y0 _b=h_u_cla32_and6532_h_u_cla32_and6530_y0 _y0=h_u_cla32_and6532_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and6533_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and6533_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and6533_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and6533_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and6533_y0
.names h_u_cla32_and6533_y0 h_u_cla32_and6534_h_u_cla32_and6533_y0
1 1
.names h_u_cla32_and6532_y0 h_u_cla32_and6534_h_u_cla32_and6532_y0
1 1
.subckt and_gate _a=h_u_cla32_and6534_h_u_cla32_and6533_y0 _b=h_u_cla32_and6534_h_u_cla32_and6532_y0 _y0=h_u_cla32_and6534_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and6535_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and6535_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and6535_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and6535_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and6535_y0
.names h_u_cla32_and6535_y0 h_u_cla32_and6536_h_u_cla32_and6535_y0
1 1
.names h_u_cla32_and6534_y0 h_u_cla32_and6536_h_u_cla32_and6534_y0
1 1
.subckt and_gate _a=h_u_cla32_and6536_h_u_cla32_and6535_y0 _b=h_u_cla32_and6536_h_u_cla32_and6534_y0 _y0=h_u_cla32_and6536_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and6537_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and6537_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and6537_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and6537_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and6537_y0
.names h_u_cla32_and6537_y0 h_u_cla32_and6538_h_u_cla32_and6537_y0
1 1
.names h_u_cla32_and6536_y0 h_u_cla32_and6538_h_u_cla32_and6536_y0
1 1
.subckt and_gate _a=h_u_cla32_and6538_h_u_cla32_and6537_y0 _b=h_u_cla32_and6538_h_u_cla32_and6536_y0 _y0=h_u_cla32_and6538_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and6539_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and6539_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and6539_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and6539_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and6539_y0
.names h_u_cla32_and6539_y0 h_u_cla32_and6540_h_u_cla32_and6539_y0
1 1
.names h_u_cla32_and6538_y0 h_u_cla32_and6540_h_u_cla32_and6538_y0
1 1
.subckt and_gate _a=h_u_cla32_and6540_h_u_cla32_and6539_y0 _b=h_u_cla32_and6540_h_u_cla32_and6538_y0 _y0=h_u_cla32_and6540_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and6541_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and6541_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and6541_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and6541_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and6541_y0
.names h_u_cla32_and6541_y0 h_u_cla32_and6542_h_u_cla32_and6541_y0
1 1
.names h_u_cla32_and6540_y0 h_u_cla32_and6542_h_u_cla32_and6540_y0
1 1
.subckt and_gate _a=h_u_cla32_and6542_h_u_cla32_and6541_y0 _b=h_u_cla32_and6542_h_u_cla32_and6540_y0 _y0=h_u_cla32_and6542_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and6543_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and6543_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and6543_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and6543_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and6543_y0
.names h_u_cla32_and6543_y0 h_u_cla32_and6544_h_u_cla32_and6543_y0
1 1
.names h_u_cla32_and6542_y0 h_u_cla32_and6544_h_u_cla32_and6542_y0
1 1
.subckt and_gate _a=h_u_cla32_and6544_h_u_cla32_and6543_y0 _b=h_u_cla32_and6544_h_u_cla32_and6542_y0 _y0=h_u_cla32_and6544_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and6545_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and6545_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and6545_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and6545_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and6545_y0
.names h_u_cla32_and6545_y0 h_u_cla32_and6546_h_u_cla32_and6545_y0
1 1
.names h_u_cla32_and6544_y0 h_u_cla32_and6546_h_u_cla32_and6544_y0
1 1
.subckt and_gate _a=h_u_cla32_and6546_h_u_cla32_and6545_y0 _b=h_u_cla32_and6546_h_u_cla32_and6544_y0 _y0=h_u_cla32_and6546_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and6547_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and6547_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and6547_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and6547_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and6547_y0
.names h_u_cla32_and6547_y0 h_u_cla32_and6548_h_u_cla32_and6547_y0
1 1
.names h_u_cla32_and6546_y0 h_u_cla32_and6548_h_u_cla32_and6546_y0
1 1
.subckt and_gate _a=h_u_cla32_and6548_h_u_cla32_and6547_y0 _b=h_u_cla32_and6548_h_u_cla32_and6546_y0 _y0=h_u_cla32_and6548_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and6549_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and6549_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and6549_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and6549_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and6549_y0
.names h_u_cla32_and6549_y0 h_u_cla32_and6550_h_u_cla32_and6549_y0
1 1
.names h_u_cla32_and6548_y0 h_u_cla32_and6550_h_u_cla32_and6548_y0
1 1
.subckt and_gate _a=h_u_cla32_and6550_h_u_cla32_and6549_y0 _b=h_u_cla32_and6550_h_u_cla32_and6548_y0 _y0=h_u_cla32_and6550_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and6551_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and6551_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and6551_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and6551_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and6551_y0
.names h_u_cla32_and6551_y0 h_u_cla32_and6552_h_u_cla32_and6551_y0
1 1
.names h_u_cla32_and6550_y0 h_u_cla32_and6552_h_u_cla32_and6550_y0
1 1
.subckt and_gate _a=h_u_cla32_and6552_h_u_cla32_and6551_y0 _b=h_u_cla32_and6552_h_u_cla32_and6550_y0 _y0=h_u_cla32_and6552_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and6553_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and6553_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and6553_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and6553_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and6553_y0
.names h_u_cla32_and6553_y0 h_u_cla32_and6554_h_u_cla32_and6553_y0
1 1
.names h_u_cla32_and6552_y0 h_u_cla32_and6554_h_u_cla32_and6552_y0
1 1
.subckt and_gate _a=h_u_cla32_and6554_h_u_cla32_and6553_y0 _b=h_u_cla32_and6554_h_u_cla32_and6552_y0 _y0=h_u_cla32_and6554_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and6555_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and6555_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and6555_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and6555_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and6555_y0
.names h_u_cla32_and6555_y0 h_u_cla32_and6556_h_u_cla32_and6555_y0
1 1
.names h_u_cla32_and6554_y0 h_u_cla32_and6556_h_u_cla32_and6554_y0
1 1
.subckt and_gate _a=h_u_cla32_and6556_h_u_cla32_and6555_y0 _b=h_u_cla32_and6556_h_u_cla32_and6554_y0 _y0=h_u_cla32_and6556_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and6557_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and6557_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and6557_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and6557_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and6557_y0
.names h_u_cla32_and6557_y0 h_u_cla32_and6558_h_u_cla32_and6557_y0
1 1
.names h_u_cla32_and6556_y0 h_u_cla32_and6558_h_u_cla32_and6556_y0
1 1
.subckt and_gate _a=h_u_cla32_and6558_h_u_cla32_and6557_y0 _b=h_u_cla32_and6558_h_u_cla32_and6556_y0 _y0=h_u_cla32_and6558_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and6559_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and6559_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and6559_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and6559_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and6559_y0
.names h_u_cla32_and6559_y0 h_u_cla32_and6560_h_u_cla32_and6559_y0
1 1
.names h_u_cla32_and6558_y0 h_u_cla32_and6560_h_u_cla32_and6558_y0
1 1
.subckt and_gate _a=h_u_cla32_and6560_h_u_cla32_and6559_y0 _b=h_u_cla32_and6560_h_u_cla32_and6558_y0 _y0=h_u_cla32_and6560_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and6561_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and6561_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and6561_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and6561_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and6561_y0
.names h_u_cla32_and6561_y0 h_u_cla32_and6562_h_u_cla32_and6561_y0
1 1
.names h_u_cla32_and6560_y0 h_u_cla32_and6562_h_u_cla32_and6560_y0
1 1
.subckt and_gate _a=h_u_cla32_and6562_h_u_cla32_and6561_y0 _b=h_u_cla32_and6562_h_u_cla32_and6560_y0 _y0=h_u_cla32_and6562_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and6563_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and6563_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and6563_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and6563_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and6563_y0
.names h_u_cla32_and6563_y0 h_u_cla32_and6564_h_u_cla32_and6563_y0
1 1
.names h_u_cla32_and6562_y0 h_u_cla32_and6564_h_u_cla32_and6562_y0
1 1
.subckt and_gate _a=h_u_cla32_and6564_h_u_cla32_and6563_y0 _b=h_u_cla32_and6564_h_u_cla32_and6562_y0 _y0=h_u_cla32_and6564_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and6565_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and6565_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and6565_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and6565_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and6565_y0
.names h_u_cla32_and6565_y0 h_u_cla32_and6566_h_u_cla32_and6565_y0
1 1
.names h_u_cla32_and6564_y0 h_u_cla32_and6566_h_u_cla32_and6564_y0
1 1
.subckt and_gate _a=h_u_cla32_and6566_h_u_cla32_and6565_y0 _b=h_u_cla32_and6566_h_u_cla32_and6564_y0 _y0=h_u_cla32_and6566_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and6567_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and6567_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and6567_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and6567_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and6567_y0
.names h_u_cla32_and6567_y0 h_u_cla32_and6568_h_u_cla32_and6567_y0
1 1
.names h_u_cla32_and6566_y0 h_u_cla32_and6568_h_u_cla32_and6566_y0
1 1
.subckt and_gate _a=h_u_cla32_and6568_h_u_cla32_and6567_y0 _b=h_u_cla32_and6568_h_u_cla32_and6566_y0 _y0=h_u_cla32_and6568_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and6569_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and6569_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and6569_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and6569_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and6569_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and6570_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and6570_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and6570_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and6570_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and6570_y0
.names h_u_cla32_and6570_y0 h_u_cla32_and6571_h_u_cla32_and6570_y0
1 1
.names h_u_cla32_and6569_y0 h_u_cla32_and6571_h_u_cla32_and6569_y0
1 1
.subckt and_gate _a=h_u_cla32_and6571_h_u_cla32_and6570_y0 _b=h_u_cla32_and6571_h_u_cla32_and6569_y0 _y0=h_u_cla32_and6571_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and6572_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and6572_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and6572_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and6572_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and6572_y0
.names h_u_cla32_and6572_y0 h_u_cla32_and6573_h_u_cla32_and6572_y0
1 1
.names h_u_cla32_and6571_y0 h_u_cla32_and6573_h_u_cla32_and6571_y0
1 1
.subckt and_gate _a=h_u_cla32_and6573_h_u_cla32_and6572_y0 _b=h_u_cla32_and6573_h_u_cla32_and6571_y0 _y0=h_u_cla32_and6573_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and6574_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and6574_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and6574_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and6574_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and6574_y0
.names h_u_cla32_and6574_y0 h_u_cla32_and6575_h_u_cla32_and6574_y0
1 1
.names h_u_cla32_and6573_y0 h_u_cla32_and6575_h_u_cla32_and6573_y0
1 1
.subckt and_gate _a=h_u_cla32_and6575_h_u_cla32_and6574_y0 _b=h_u_cla32_and6575_h_u_cla32_and6573_y0 _y0=h_u_cla32_and6575_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and6576_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and6576_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and6576_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and6576_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and6576_y0
.names h_u_cla32_and6576_y0 h_u_cla32_and6577_h_u_cla32_and6576_y0
1 1
.names h_u_cla32_and6575_y0 h_u_cla32_and6577_h_u_cla32_and6575_y0
1 1
.subckt and_gate _a=h_u_cla32_and6577_h_u_cla32_and6576_y0 _b=h_u_cla32_and6577_h_u_cla32_and6575_y0 _y0=h_u_cla32_and6577_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and6578_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and6578_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and6578_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and6578_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and6578_y0
.names h_u_cla32_and6578_y0 h_u_cla32_and6579_h_u_cla32_and6578_y0
1 1
.names h_u_cla32_and6577_y0 h_u_cla32_and6579_h_u_cla32_and6577_y0
1 1
.subckt and_gate _a=h_u_cla32_and6579_h_u_cla32_and6578_y0 _b=h_u_cla32_and6579_h_u_cla32_and6577_y0 _y0=h_u_cla32_and6579_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and6580_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and6580_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and6580_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and6580_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and6580_y0
.names h_u_cla32_and6580_y0 h_u_cla32_and6581_h_u_cla32_and6580_y0
1 1
.names h_u_cla32_and6579_y0 h_u_cla32_and6581_h_u_cla32_and6579_y0
1 1
.subckt and_gate _a=h_u_cla32_and6581_h_u_cla32_and6580_y0 _b=h_u_cla32_and6581_h_u_cla32_and6579_y0 _y0=h_u_cla32_and6581_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and6582_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and6582_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and6582_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and6582_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and6582_y0
.names h_u_cla32_and6582_y0 h_u_cla32_and6583_h_u_cla32_and6582_y0
1 1
.names h_u_cla32_and6581_y0 h_u_cla32_and6583_h_u_cla32_and6581_y0
1 1
.subckt and_gate _a=h_u_cla32_and6583_h_u_cla32_and6582_y0 _b=h_u_cla32_and6583_h_u_cla32_and6581_y0 _y0=h_u_cla32_and6583_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and6584_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and6584_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and6584_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and6584_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and6584_y0
.names h_u_cla32_and6584_y0 h_u_cla32_and6585_h_u_cla32_and6584_y0
1 1
.names h_u_cla32_and6583_y0 h_u_cla32_and6585_h_u_cla32_and6583_y0
1 1
.subckt and_gate _a=h_u_cla32_and6585_h_u_cla32_and6584_y0 _b=h_u_cla32_and6585_h_u_cla32_and6583_y0 _y0=h_u_cla32_and6585_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and6586_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and6586_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and6586_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and6586_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and6586_y0
.names h_u_cla32_and6586_y0 h_u_cla32_and6587_h_u_cla32_and6586_y0
1 1
.names h_u_cla32_and6585_y0 h_u_cla32_and6587_h_u_cla32_and6585_y0
1 1
.subckt and_gate _a=h_u_cla32_and6587_h_u_cla32_and6586_y0 _b=h_u_cla32_and6587_h_u_cla32_and6585_y0 _y0=h_u_cla32_and6587_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and6588_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and6588_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and6588_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and6588_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and6588_y0
.names h_u_cla32_and6588_y0 h_u_cla32_and6589_h_u_cla32_and6588_y0
1 1
.names h_u_cla32_and6587_y0 h_u_cla32_and6589_h_u_cla32_and6587_y0
1 1
.subckt and_gate _a=h_u_cla32_and6589_h_u_cla32_and6588_y0 _b=h_u_cla32_and6589_h_u_cla32_and6587_y0 _y0=h_u_cla32_and6589_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and6590_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and6590_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and6590_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and6590_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and6590_y0
.names h_u_cla32_and6590_y0 h_u_cla32_and6591_h_u_cla32_and6590_y0
1 1
.names h_u_cla32_and6589_y0 h_u_cla32_and6591_h_u_cla32_and6589_y0
1 1
.subckt and_gate _a=h_u_cla32_and6591_h_u_cla32_and6590_y0 _b=h_u_cla32_and6591_h_u_cla32_and6589_y0 _y0=h_u_cla32_and6591_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and6592_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and6592_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and6592_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and6592_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and6592_y0
.names h_u_cla32_and6592_y0 h_u_cla32_and6593_h_u_cla32_and6592_y0
1 1
.names h_u_cla32_and6591_y0 h_u_cla32_and6593_h_u_cla32_and6591_y0
1 1
.subckt and_gate _a=h_u_cla32_and6593_h_u_cla32_and6592_y0 _b=h_u_cla32_and6593_h_u_cla32_and6591_y0 _y0=h_u_cla32_and6593_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and6594_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and6594_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and6594_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and6594_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and6594_y0
.names h_u_cla32_and6594_y0 h_u_cla32_and6595_h_u_cla32_and6594_y0
1 1
.names h_u_cla32_and6593_y0 h_u_cla32_and6595_h_u_cla32_and6593_y0
1 1
.subckt and_gate _a=h_u_cla32_and6595_h_u_cla32_and6594_y0 _b=h_u_cla32_and6595_h_u_cla32_and6593_y0 _y0=h_u_cla32_and6595_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and6596_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and6596_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and6596_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and6596_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and6596_y0
.names h_u_cla32_and6596_y0 h_u_cla32_and6597_h_u_cla32_and6596_y0
1 1
.names h_u_cla32_and6595_y0 h_u_cla32_and6597_h_u_cla32_and6595_y0
1 1
.subckt and_gate _a=h_u_cla32_and6597_h_u_cla32_and6596_y0 _b=h_u_cla32_and6597_h_u_cla32_and6595_y0 _y0=h_u_cla32_and6597_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and6598_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and6598_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and6598_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and6598_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and6598_y0
.names h_u_cla32_and6598_y0 h_u_cla32_and6599_h_u_cla32_and6598_y0
1 1
.names h_u_cla32_and6597_y0 h_u_cla32_and6599_h_u_cla32_and6597_y0
1 1
.subckt and_gate _a=h_u_cla32_and6599_h_u_cla32_and6598_y0 _b=h_u_cla32_and6599_h_u_cla32_and6597_y0 _y0=h_u_cla32_and6599_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and6600_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and6600_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and6600_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and6600_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and6600_y0
.names h_u_cla32_and6600_y0 h_u_cla32_and6601_h_u_cla32_and6600_y0
1 1
.names h_u_cla32_and6599_y0 h_u_cla32_and6601_h_u_cla32_and6599_y0
1 1
.subckt and_gate _a=h_u_cla32_and6601_h_u_cla32_and6600_y0 _b=h_u_cla32_and6601_h_u_cla32_and6599_y0 _y0=h_u_cla32_and6601_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and6602_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and6602_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and6602_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and6602_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and6602_y0
.names h_u_cla32_and6602_y0 h_u_cla32_and6603_h_u_cla32_and6602_y0
1 1
.names h_u_cla32_and6601_y0 h_u_cla32_and6603_h_u_cla32_and6601_y0
1 1
.subckt and_gate _a=h_u_cla32_and6603_h_u_cla32_and6602_y0 _b=h_u_cla32_and6603_h_u_cla32_and6601_y0 _y0=h_u_cla32_and6603_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and6604_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and6604_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and6604_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and6604_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and6604_y0
.names h_u_cla32_and6604_y0 h_u_cla32_and6605_h_u_cla32_and6604_y0
1 1
.names h_u_cla32_and6603_y0 h_u_cla32_and6605_h_u_cla32_and6603_y0
1 1
.subckt and_gate _a=h_u_cla32_and6605_h_u_cla32_and6604_y0 _b=h_u_cla32_and6605_h_u_cla32_and6603_y0 _y0=h_u_cla32_and6605_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and6606_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and6606_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and6606_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and6606_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and6606_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and6607_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and6607_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and6607_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and6607_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and6607_y0
.names h_u_cla32_and6607_y0 h_u_cla32_and6608_h_u_cla32_and6607_y0
1 1
.names h_u_cla32_and6606_y0 h_u_cla32_and6608_h_u_cla32_and6606_y0
1 1
.subckt and_gate _a=h_u_cla32_and6608_h_u_cla32_and6607_y0 _b=h_u_cla32_and6608_h_u_cla32_and6606_y0 _y0=h_u_cla32_and6608_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and6609_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and6609_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and6609_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and6609_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and6609_y0
.names h_u_cla32_and6609_y0 h_u_cla32_and6610_h_u_cla32_and6609_y0
1 1
.names h_u_cla32_and6608_y0 h_u_cla32_and6610_h_u_cla32_and6608_y0
1 1
.subckt and_gate _a=h_u_cla32_and6610_h_u_cla32_and6609_y0 _b=h_u_cla32_and6610_h_u_cla32_and6608_y0 _y0=h_u_cla32_and6610_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and6611_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and6611_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and6611_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and6611_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and6611_y0
.names h_u_cla32_and6611_y0 h_u_cla32_and6612_h_u_cla32_and6611_y0
1 1
.names h_u_cla32_and6610_y0 h_u_cla32_and6612_h_u_cla32_and6610_y0
1 1
.subckt and_gate _a=h_u_cla32_and6612_h_u_cla32_and6611_y0 _b=h_u_cla32_and6612_h_u_cla32_and6610_y0 _y0=h_u_cla32_and6612_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and6613_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and6613_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and6613_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and6613_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and6613_y0
.names h_u_cla32_and6613_y0 h_u_cla32_and6614_h_u_cla32_and6613_y0
1 1
.names h_u_cla32_and6612_y0 h_u_cla32_and6614_h_u_cla32_and6612_y0
1 1
.subckt and_gate _a=h_u_cla32_and6614_h_u_cla32_and6613_y0 _b=h_u_cla32_and6614_h_u_cla32_and6612_y0 _y0=h_u_cla32_and6614_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and6615_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and6615_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and6615_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and6615_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and6615_y0
.names h_u_cla32_and6615_y0 h_u_cla32_and6616_h_u_cla32_and6615_y0
1 1
.names h_u_cla32_and6614_y0 h_u_cla32_and6616_h_u_cla32_and6614_y0
1 1
.subckt and_gate _a=h_u_cla32_and6616_h_u_cla32_and6615_y0 _b=h_u_cla32_and6616_h_u_cla32_and6614_y0 _y0=h_u_cla32_and6616_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and6617_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and6617_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and6617_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and6617_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and6617_y0
.names h_u_cla32_and6617_y0 h_u_cla32_and6618_h_u_cla32_and6617_y0
1 1
.names h_u_cla32_and6616_y0 h_u_cla32_and6618_h_u_cla32_and6616_y0
1 1
.subckt and_gate _a=h_u_cla32_and6618_h_u_cla32_and6617_y0 _b=h_u_cla32_and6618_h_u_cla32_and6616_y0 _y0=h_u_cla32_and6618_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and6619_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and6619_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and6619_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and6619_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and6619_y0
.names h_u_cla32_and6619_y0 h_u_cla32_and6620_h_u_cla32_and6619_y0
1 1
.names h_u_cla32_and6618_y0 h_u_cla32_and6620_h_u_cla32_and6618_y0
1 1
.subckt and_gate _a=h_u_cla32_and6620_h_u_cla32_and6619_y0 _b=h_u_cla32_and6620_h_u_cla32_and6618_y0 _y0=h_u_cla32_and6620_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and6621_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and6621_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and6621_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and6621_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and6621_y0
.names h_u_cla32_and6621_y0 h_u_cla32_and6622_h_u_cla32_and6621_y0
1 1
.names h_u_cla32_and6620_y0 h_u_cla32_and6622_h_u_cla32_and6620_y0
1 1
.subckt and_gate _a=h_u_cla32_and6622_h_u_cla32_and6621_y0 _b=h_u_cla32_and6622_h_u_cla32_and6620_y0 _y0=h_u_cla32_and6622_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and6623_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and6623_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and6623_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and6623_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and6623_y0
.names h_u_cla32_and6623_y0 h_u_cla32_and6624_h_u_cla32_and6623_y0
1 1
.names h_u_cla32_and6622_y0 h_u_cla32_and6624_h_u_cla32_and6622_y0
1 1
.subckt and_gate _a=h_u_cla32_and6624_h_u_cla32_and6623_y0 _b=h_u_cla32_and6624_h_u_cla32_and6622_y0 _y0=h_u_cla32_and6624_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and6625_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and6625_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and6625_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and6625_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and6625_y0
.names h_u_cla32_and6625_y0 h_u_cla32_and6626_h_u_cla32_and6625_y0
1 1
.names h_u_cla32_and6624_y0 h_u_cla32_and6626_h_u_cla32_and6624_y0
1 1
.subckt and_gate _a=h_u_cla32_and6626_h_u_cla32_and6625_y0 _b=h_u_cla32_and6626_h_u_cla32_and6624_y0 _y0=h_u_cla32_and6626_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and6627_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and6627_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and6627_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and6627_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and6627_y0
.names h_u_cla32_and6627_y0 h_u_cla32_and6628_h_u_cla32_and6627_y0
1 1
.names h_u_cla32_and6626_y0 h_u_cla32_and6628_h_u_cla32_and6626_y0
1 1
.subckt and_gate _a=h_u_cla32_and6628_h_u_cla32_and6627_y0 _b=h_u_cla32_and6628_h_u_cla32_and6626_y0 _y0=h_u_cla32_and6628_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and6629_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and6629_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and6629_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and6629_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and6629_y0
.names h_u_cla32_and6629_y0 h_u_cla32_and6630_h_u_cla32_and6629_y0
1 1
.names h_u_cla32_and6628_y0 h_u_cla32_and6630_h_u_cla32_and6628_y0
1 1
.subckt and_gate _a=h_u_cla32_and6630_h_u_cla32_and6629_y0 _b=h_u_cla32_and6630_h_u_cla32_and6628_y0 _y0=h_u_cla32_and6630_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and6631_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and6631_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and6631_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and6631_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and6631_y0
.names h_u_cla32_and6631_y0 h_u_cla32_and6632_h_u_cla32_and6631_y0
1 1
.names h_u_cla32_and6630_y0 h_u_cla32_and6632_h_u_cla32_and6630_y0
1 1
.subckt and_gate _a=h_u_cla32_and6632_h_u_cla32_and6631_y0 _b=h_u_cla32_and6632_h_u_cla32_and6630_y0 _y0=h_u_cla32_and6632_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and6633_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and6633_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and6633_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and6633_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and6633_y0
.names h_u_cla32_and6633_y0 h_u_cla32_and6634_h_u_cla32_and6633_y0
1 1
.names h_u_cla32_and6632_y0 h_u_cla32_and6634_h_u_cla32_and6632_y0
1 1
.subckt and_gate _a=h_u_cla32_and6634_h_u_cla32_and6633_y0 _b=h_u_cla32_and6634_h_u_cla32_and6632_y0 _y0=h_u_cla32_and6634_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and6635_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and6635_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and6635_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and6635_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and6635_y0
.names h_u_cla32_and6635_y0 h_u_cla32_and6636_h_u_cla32_and6635_y0
1 1
.names h_u_cla32_and6634_y0 h_u_cla32_and6636_h_u_cla32_and6634_y0
1 1
.subckt and_gate _a=h_u_cla32_and6636_h_u_cla32_and6635_y0 _b=h_u_cla32_and6636_h_u_cla32_and6634_y0 _y0=h_u_cla32_and6636_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and6637_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and6637_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and6637_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and6637_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and6637_y0
.names h_u_cla32_and6637_y0 h_u_cla32_and6638_h_u_cla32_and6637_y0
1 1
.names h_u_cla32_and6636_y0 h_u_cla32_and6638_h_u_cla32_and6636_y0
1 1
.subckt and_gate _a=h_u_cla32_and6638_h_u_cla32_and6637_y0 _b=h_u_cla32_and6638_h_u_cla32_and6636_y0 _y0=h_u_cla32_and6638_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and6639_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and6639_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and6639_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and6639_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and6639_y0
.names h_u_cla32_and6639_y0 h_u_cla32_and6640_h_u_cla32_and6639_y0
1 1
.names h_u_cla32_and6638_y0 h_u_cla32_and6640_h_u_cla32_and6638_y0
1 1
.subckt and_gate _a=h_u_cla32_and6640_h_u_cla32_and6639_y0 _b=h_u_cla32_and6640_h_u_cla32_and6638_y0 _y0=h_u_cla32_and6640_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and6641_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and6641_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and6641_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and6641_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and6641_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and6642_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and6642_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and6642_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and6642_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and6642_y0
.names h_u_cla32_and6642_y0 h_u_cla32_and6643_h_u_cla32_and6642_y0
1 1
.names h_u_cla32_and6641_y0 h_u_cla32_and6643_h_u_cla32_and6641_y0
1 1
.subckt and_gate _a=h_u_cla32_and6643_h_u_cla32_and6642_y0 _b=h_u_cla32_and6643_h_u_cla32_and6641_y0 _y0=h_u_cla32_and6643_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and6644_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and6644_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and6644_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and6644_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and6644_y0
.names h_u_cla32_and6644_y0 h_u_cla32_and6645_h_u_cla32_and6644_y0
1 1
.names h_u_cla32_and6643_y0 h_u_cla32_and6645_h_u_cla32_and6643_y0
1 1
.subckt and_gate _a=h_u_cla32_and6645_h_u_cla32_and6644_y0 _b=h_u_cla32_and6645_h_u_cla32_and6643_y0 _y0=h_u_cla32_and6645_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and6646_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and6646_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and6646_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and6646_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and6646_y0
.names h_u_cla32_and6646_y0 h_u_cla32_and6647_h_u_cla32_and6646_y0
1 1
.names h_u_cla32_and6645_y0 h_u_cla32_and6647_h_u_cla32_and6645_y0
1 1
.subckt and_gate _a=h_u_cla32_and6647_h_u_cla32_and6646_y0 _b=h_u_cla32_and6647_h_u_cla32_and6645_y0 _y0=h_u_cla32_and6647_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and6648_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and6648_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and6648_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and6648_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and6648_y0
.names h_u_cla32_and6648_y0 h_u_cla32_and6649_h_u_cla32_and6648_y0
1 1
.names h_u_cla32_and6647_y0 h_u_cla32_and6649_h_u_cla32_and6647_y0
1 1
.subckt and_gate _a=h_u_cla32_and6649_h_u_cla32_and6648_y0 _b=h_u_cla32_and6649_h_u_cla32_and6647_y0 _y0=h_u_cla32_and6649_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and6650_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and6650_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and6650_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and6650_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and6650_y0
.names h_u_cla32_and6650_y0 h_u_cla32_and6651_h_u_cla32_and6650_y0
1 1
.names h_u_cla32_and6649_y0 h_u_cla32_and6651_h_u_cla32_and6649_y0
1 1
.subckt and_gate _a=h_u_cla32_and6651_h_u_cla32_and6650_y0 _b=h_u_cla32_and6651_h_u_cla32_and6649_y0 _y0=h_u_cla32_and6651_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and6652_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and6652_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and6652_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and6652_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and6652_y0
.names h_u_cla32_and6652_y0 h_u_cla32_and6653_h_u_cla32_and6652_y0
1 1
.names h_u_cla32_and6651_y0 h_u_cla32_and6653_h_u_cla32_and6651_y0
1 1
.subckt and_gate _a=h_u_cla32_and6653_h_u_cla32_and6652_y0 _b=h_u_cla32_and6653_h_u_cla32_and6651_y0 _y0=h_u_cla32_and6653_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and6654_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and6654_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and6654_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and6654_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and6654_y0
.names h_u_cla32_and6654_y0 h_u_cla32_and6655_h_u_cla32_and6654_y0
1 1
.names h_u_cla32_and6653_y0 h_u_cla32_and6655_h_u_cla32_and6653_y0
1 1
.subckt and_gate _a=h_u_cla32_and6655_h_u_cla32_and6654_y0 _b=h_u_cla32_and6655_h_u_cla32_and6653_y0 _y0=h_u_cla32_and6655_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and6656_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and6656_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and6656_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and6656_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and6656_y0
.names h_u_cla32_and6656_y0 h_u_cla32_and6657_h_u_cla32_and6656_y0
1 1
.names h_u_cla32_and6655_y0 h_u_cla32_and6657_h_u_cla32_and6655_y0
1 1
.subckt and_gate _a=h_u_cla32_and6657_h_u_cla32_and6656_y0 _b=h_u_cla32_and6657_h_u_cla32_and6655_y0 _y0=h_u_cla32_and6657_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and6658_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and6658_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and6658_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and6658_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and6658_y0
.names h_u_cla32_and6658_y0 h_u_cla32_and6659_h_u_cla32_and6658_y0
1 1
.names h_u_cla32_and6657_y0 h_u_cla32_and6659_h_u_cla32_and6657_y0
1 1
.subckt and_gate _a=h_u_cla32_and6659_h_u_cla32_and6658_y0 _b=h_u_cla32_and6659_h_u_cla32_and6657_y0 _y0=h_u_cla32_and6659_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and6660_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and6660_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and6660_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and6660_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and6660_y0
.names h_u_cla32_and6660_y0 h_u_cla32_and6661_h_u_cla32_and6660_y0
1 1
.names h_u_cla32_and6659_y0 h_u_cla32_and6661_h_u_cla32_and6659_y0
1 1
.subckt and_gate _a=h_u_cla32_and6661_h_u_cla32_and6660_y0 _b=h_u_cla32_and6661_h_u_cla32_and6659_y0 _y0=h_u_cla32_and6661_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and6662_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and6662_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and6662_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and6662_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and6662_y0
.names h_u_cla32_and6662_y0 h_u_cla32_and6663_h_u_cla32_and6662_y0
1 1
.names h_u_cla32_and6661_y0 h_u_cla32_and6663_h_u_cla32_and6661_y0
1 1
.subckt and_gate _a=h_u_cla32_and6663_h_u_cla32_and6662_y0 _b=h_u_cla32_and6663_h_u_cla32_and6661_y0 _y0=h_u_cla32_and6663_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and6664_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and6664_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and6664_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and6664_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and6664_y0
.names h_u_cla32_and6664_y0 h_u_cla32_and6665_h_u_cla32_and6664_y0
1 1
.names h_u_cla32_and6663_y0 h_u_cla32_and6665_h_u_cla32_and6663_y0
1 1
.subckt and_gate _a=h_u_cla32_and6665_h_u_cla32_and6664_y0 _b=h_u_cla32_and6665_h_u_cla32_and6663_y0 _y0=h_u_cla32_and6665_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and6666_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and6666_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and6666_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and6666_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and6666_y0
.names h_u_cla32_and6666_y0 h_u_cla32_and6667_h_u_cla32_and6666_y0
1 1
.names h_u_cla32_and6665_y0 h_u_cla32_and6667_h_u_cla32_and6665_y0
1 1
.subckt and_gate _a=h_u_cla32_and6667_h_u_cla32_and6666_y0 _b=h_u_cla32_and6667_h_u_cla32_and6665_y0 _y0=h_u_cla32_and6667_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and6668_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and6668_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and6668_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and6668_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and6668_y0
.names h_u_cla32_and6668_y0 h_u_cla32_and6669_h_u_cla32_and6668_y0
1 1
.names h_u_cla32_and6667_y0 h_u_cla32_and6669_h_u_cla32_and6667_y0
1 1
.subckt and_gate _a=h_u_cla32_and6669_h_u_cla32_and6668_y0 _b=h_u_cla32_and6669_h_u_cla32_and6667_y0 _y0=h_u_cla32_and6669_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and6670_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and6670_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and6670_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and6670_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and6670_y0
.names h_u_cla32_and6670_y0 h_u_cla32_and6671_h_u_cla32_and6670_y0
1 1
.names h_u_cla32_and6669_y0 h_u_cla32_and6671_h_u_cla32_and6669_y0
1 1
.subckt and_gate _a=h_u_cla32_and6671_h_u_cla32_and6670_y0 _b=h_u_cla32_and6671_h_u_cla32_and6669_y0 _y0=h_u_cla32_and6671_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and6672_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and6672_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and6672_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and6672_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and6672_y0
.names h_u_cla32_and6672_y0 h_u_cla32_and6673_h_u_cla32_and6672_y0
1 1
.names h_u_cla32_and6671_y0 h_u_cla32_and6673_h_u_cla32_and6671_y0
1 1
.subckt and_gate _a=h_u_cla32_and6673_h_u_cla32_and6672_y0 _b=h_u_cla32_and6673_h_u_cla32_and6671_y0 _y0=h_u_cla32_and6673_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and6674_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and6674_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and6674_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and6674_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and6674_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and6675_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and6675_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and6675_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and6675_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and6675_y0
.names h_u_cla32_and6675_y0 h_u_cla32_and6676_h_u_cla32_and6675_y0
1 1
.names h_u_cla32_and6674_y0 h_u_cla32_and6676_h_u_cla32_and6674_y0
1 1
.subckt and_gate _a=h_u_cla32_and6676_h_u_cla32_and6675_y0 _b=h_u_cla32_and6676_h_u_cla32_and6674_y0 _y0=h_u_cla32_and6676_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and6677_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and6677_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and6677_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and6677_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and6677_y0
.names h_u_cla32_and6677_y0 h_u_cla32_and6678_h_u_cla32_and6677_y0
1 1
.names h_u_cla32_and6676_y0 h_u_cla32_and6678_h_u_cla32_and6676_y0
1 1
.subckt and_gate _a=h_u_cla32_and6678_h_u_cla32_and6677_y0 _b=h_u_cla32_and6678_h_u_cla32_and6676_y0 _y0=h_u_cla32_and6678_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and6679_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and6679_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and6679_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and6679_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and6679_y0
.names h_u_cla32_and6679_y0 h_u_cla32_and6680_h_u_cla32_and6679_y0
1 1
.names h_u_cla32_and6678_y0 h_u_cla32_and6680_h_u_cla32_and6678_y0
1 1
.subckt and_gate _a=h_u_cla32_and6680_h_u_cla32_and6679_y0 _b=h_u_cla32_and6680_h_u_cla32_and6678_y0 _y0=h_u_cla32_and6680_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and6681_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and6681_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and6681_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and6681_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and6681_y0
.names h_u_cla32_and6681_y0 h_u_cla32_and6682_h_u_cla32_and6681_y0
1 1
.names h_u_cla32_and6680_y0 h_u_cla32_and6682_h_u_cla32_and6680_y0
1 1
.subckt and_gate _a=h_u_cla32_and6682_h_u_cla32_and6681_y0 _b=h_u_cla32_and6682_h_u_cla32_and6680_y0 _y0=h_u_cla32_and6682_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and6683_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and6683_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and6683_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and6683_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and6683_y0
.names h_u_cla32_and6683_y0 h_u_cla32_and6684_h_u_cla32_and6683_y0
1 1
.names h_u_cla32_and6682_y0 h_u_cla32_and6684_h_u_cla32_and6682_y0
1 1
.subckt and_gate _a=h_u_cla32_and6684_h_u_cla32_and6683_y0 _b=h_u_cla32_and6684_h_u_cla32_and6682_y0 _y0=h_u_cla32_and6684_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and6685_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and6685_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and6685_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and6685_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and6685_y0
.names h_u_cla32_and6685_y0 h_u_cla32_and6686_h_u_cla32_and6685_y0
1 1
.names h_u_cla32_and6684_y0 h_u_cla32_and6686_h_u_cla32_and6684_y0
1 1
.subckt and_gate _a=h_u_cla32_and6686_h_u_cla32_and6685_y0 _b=h_u_cla32_and6686_h_u_cla32_and6684_y0 _y0=h_u_cla32_and6686_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and6687_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and6687_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and6687_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and6687_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and6687_y0
.names h_u_cla32_and6687_y0 h_u_cla32_and6688_h_u_cla32_and6687_y0
1 1
.names h_u_cla32_and6686_y0 h_u_cla32_and6688_h_u_cla32_and6686_y0
1 1
.subckt and_gate _a=h_u_cla32_and6688_h_u_cla32_and6687_y0 _b=h_u_cla32_and6688_h_u_cla32_and6686_y0 _y0=h_u_cla32_and6688_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and6689_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and6689_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and6689_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and6689_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and6689_y0
.names h_u_cla32_and6689_y0 h_u_cla32_and6690_h_u_cla32_and6689_y0
1 1
.names h_u_cla32_and6688_y0 h_u_cla32_and6690_h_u_cla32_and6688_y0
1 1
.subckt and_gate _a=h_u_cla32_and6690_h_u_cla32_and6689_y0 _b=h_u_cla32_and6690_h_u_cla32_and6688_y0 _y0=h_u_cla32_and6690_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and6691_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and6691_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and6691_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and6691_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and6691_y0
.names h_u_cla32_and6691_y0 h_u_cla32_and6692_h_u_cla32_and6691_y0
1 1
.names h_u_cla32_and6690_y0 h_u_cla32_and6692_h_u_cla32_and6690_y0
1 1
.subckt and_gate _a=h_u_cla32_and6692_h_u_cla32_and6691_y0 _b=h_u_cla32_and6692_h_u_cla32_and6690_y0 _y0=h_u_cla32_and6692_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and6693_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and6693_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and6693_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and6693_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and6693_y0
.names h_u_cla32_and6693_y0 h_u_cla32_and6694_h_u_cla32_and6693_y0
1 1
.names h_u_cla32_and6692_y0 h_u_cla32_and6694_h_u_cla32_and6692_y0
1 1
.subckt and_gate _a=h_u_cla32_and6694_h_u_cla32_and6693_y0 _b=h_u_cla32_and6694_h_u_cla32_and6692_y0 _y0=h_u_cla32_and6694_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and6695_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and6695_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and6695_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and6695_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and6695_y0
.names h_u_cla32_and6695_y0 h_u_cla32_and6696_h_u_cla32_and6695_y0
1 1
.names h_u_cla32_and6694_y0 h_u_cla32_and6696_h_u_cla32_and6694_y0
1 1
.subckt and_gate _a=h_u_cla32_and6696_h_u_cla32_and6695_y0 _b=h_u_cla32_and6696_h_u_cla32_and6694_y0 _y0=h_u_cla32_and6696_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and6697_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and6697_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and6697_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and6697_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and6697_y0
.names h_u_cla32_and6697_y0 h_u_cla32_and6698_h_u_cla32_and6697_y0
1 1
.names h_u_cla32_and6696_y0 h_u_cla32_and6698_h_u_cla32_and6696_y0
1 1
.subckt and_gate _a=h_u_cla32_and6698_h_u_cla32_and6697_y0 _b=h_u_cla32_and6698_h_u_cla32_and6696_y0 _y0=h_u_cla32_and6698_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and6699_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and6699_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and6699_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and6699_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and6699_y0
.names h_u_cla32_and6699_y0 h_u_cla32_and6700_h_u_cla32_and6699_y0
1 1
.names h_u_cla32_and6698_y0 h_u_cla32_and6700_h_u_cla32_and6698_y0
1 1
.subckt and_gate _a=h_u_cla32_and6700_h_u_cla32_and6699_y0 _b=h_u_cla32_and6700_h_u_cla32_and6698_y0 _y0=h_u_cla32_and6700_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and6701_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and6701_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and6701_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and6701_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and6701_y0
.names h_u_cla32_and6701_y0 h_u_cla32_and6702_h_u_cla32_and6701_y0
1 1
.names h_u_cla32_and6700_y0 h_u_cla32_and6702_h_u_cla32_and6700_y0
1 1
.subckt and_gate _a=h_u_cla32_and6702_h_u_cla32_and6701_y0 _b=h_u_cla32_and6702_h_u_cla32_and6700_y0 _y0=h_u_cla32_and6702_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and6703_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and6703_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and6703_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and6703_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and6703_y0
.names h_u_cla32_and6703_y0 h_u_cla32_and6704_h_u_cla32_and6703_y0
1 1
.names h_u_cla32_and6702_y0 h_u_cla32_and6704_h_u_cla32_and6702_y0
1 1
.subckt and_gate _a=h_u_cla32_and6704_h_u_cla32_and6703_y0 _b=h_u_cla32_and6704_h_u_cla32_and6702_y0 _y0=h_u_cla32_and6704_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and6705_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and6705_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and6705_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and6705_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and6705_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and6706_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and6706_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and6706_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and6706_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and6706_y0
.names h_u_cla32_and6706_y0 h_u_cla32_and6707_h_u_cla32_and6706_y0
1 1
.names h_u_cla32_and6705_y0 h_u_cla32_and6707_h_u_cla32_and6705_y0
1 1
.subckt and_gate _a=h_u_cla32_and6707_h_u_cla32_and6706_y0 _b=h_u_cla32_and6707_h_u_cla32_and6705_y0 _y0=h_u_cla32_and6707_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and6708_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and6708_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and6708_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and6708_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and6708_y0
.names h_u_cla32_and6708_y0 h_u_cla32_and6709_h_u_cla32_and6708_y0
1 1
.names h_u_cla32_and6707_y0 h_u_cla32_and6709_h_u_cla32_and6707_y0
1 1
.subckt and_gate _a=h_u_cla32_and6709_h_u_cla32_and6708_y0 _b=h_u_cla32_and6709_h_u_cla32_and6707_y0 _y0=h_u_cla32_and6709_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and6710_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and6710_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and6710_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and6710_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and6710_y0
.names h_u_cla32_and6710_y0 h_u_cla32_and6711_h_u_cla32_and6710_y0
1 1
.names h_u_cla32_and6709_y0 h_u_cla32_and6711_h_u_cla32_and6709_y0
1 1
.subckt and_gate _a=h_u_cla32_and6711_h_u_cla32_and6710_y0 _b=h_u_cla32_and6711_h_u_cla32_and6709_y0 _y0=h_u_cla32_and6711_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and6712_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and6712_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and6712_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and6712_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and6712_y0
.names h_u_cla32_and6712_y0 h_u_cla32_and6713_h_u_cla32_and6712_y0
1 1
.names h_u_cla32_and6711_y0 h_u_cla32_and6713_h_u_cla32_and6711_y0
1 1
.subckt and_gate _a=h_u_cla32_and6713_h_u_cla32_and6712_y0 _b=h_u_cla32_and6713_h_u_cla32_and6711_y0 _y0=h_u_cla32_and6713_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and6714_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and6714_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and6714_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and6714_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and6714_y0
.names h_u_cla32_and6714_y0 h_u_cla32_and6715_h_u_cla32_and6714_y0
1 1
.names h_u_cla32_and6713_y0 h_u_cla32_and6715_h_u_cla32_and6713_y0
1 1
.subckt and_gate _a=h_u_cla32_and6715_h_u_cla32_and6714_y0 _b=h_u_cla32_and6715_h_u_cla32_and6713_y0 _y0=h_u_cla32_and6715_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and6716_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and6716_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and6716_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and6716_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and6716_y0
.names h_u_cla32_and6716_y0 h_u_cla32_and6717_h_u_cla32_and6716_y0
1 1
.names h_u_cla32_and6715_y0 h_u_cla32_and6717_h_u_cla32_and6715_y0
1 1
.subckt and_gate _a=h_u_cla32_and6717_h_u_cla32_and6716_y0 _b=h_u_cla32_and6717_h_u_cla32_and6715_y0 _y0=h_u_cla32_and6717_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and6718_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and6718_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and6718_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and6718_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and6718_y0
.names h_u_cla32_and6718_y0 h_u_cla32_and6719_h_u_cla32_and6718_y0
1 1
.names h_u_cla32_and6717_y0 h_u_cla32_and6719_h_u_cla32_and6717_y0
1 1
.subckt and_gate _a=h_u_cla32_and6719_h_u_cla32_and6718_y0 _b=h_u_cla32_and6719_h_u_cla32_and6717_y0 _y0=h_u_cla32_and6719_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and6720_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and6720_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and6720_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and6720_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and6720_y0
.names h_u_cla32_and6720_y0 h_u_cla32_and6721_h_u_cla32_and6720_y0
1 1
.names h_u_cla32_and6719_y0 h_u_cla32_and6721_h_u_cla32_and6719_y0
1 1
.subckt and_gate _a=h_u_cla32_and6721_h_u_cla32_and6720_y0 _b=h_u_cla32_and6721_h_u_cla32_and6719_y0 _y0=h_u_cla32_and6721_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and6722_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and6722_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and6722_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and6722_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and6722_y0
.names h_u_cla32_and6722_y0 h_u_cla32_and6723_h_u_cla32_and6722_y0
1 1
.names h_u_cla32_and6721_y0 h_u_cla32_and6723_h_u_cla32_and6721_y0
1 1
.subckt and_gate _a=h_u_cla32_and6723_h_u_cla32_and6722_y0 _b=h_u_cla32_and6723_h_u_cla32_and6721_y0 _y0=h_u_cla32_and6723_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and6724_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and6724_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and6724_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and6724_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and6724_y0
.names h_u_cla32_and6724_y0 h_u_cla32_and6725_h_u_cla32_and6724_y0
1 1
.names h_u_cla32_and6723_y0 h_u_cla32_and6725_h_u_cla32_and6723_y0
1 1
.subckt and_gate _a=h_u_cla32_and6725_h_u_cla32_and6724_y0 _b=h_u_cla32_and6725_h_u_cla32_and6723_y0 _y0=h_u_cla32_and6725_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and6726_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and6726_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and6726_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and6726_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and6726_y0
.names h_u_cla32_and6726_y0 h_u_cla32_and6727_h_u_cla32_and6726_y0
1 1
.names h_u_cla32_and6725_y0 h_u_cla32_and6727_h_u_cla32_and6725_y0
1 1
.subckt and_gate _a=h_u_cla32_and6727_h_u_cla32_and6726_y0 _b=h_u_cla32_and6727_h_u_cla32_and6725_y0 _y0=h_u_cla32_and6727_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and6728_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and6728_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and6728_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and6728_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and6728_y0
.names h_u_cla32_and6728_y0 h_u_cla32_and6729_h_u_cla32_and6728_y0
1 1
.names h_u_cla32_and6727_y0 h_u_cla32_and6729_h_u_cla32_and6727_y0
1 1
.subckt and_gate _a=h_u_cla32_and6729_h_u_cla32_and6728_y0 _b=h_u_cla32_and6729_h_u_cla32_and6727_y0 _y0=h_u_cla32_and6729_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and6730_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and6730_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and6730_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and6730_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and6730_y0
.names h_u_cla32_and6730_y0 h_u_cla32_and6731_h_u_cla32_and6730_y0
1 1
.names h_u_cla32_and6729_y0 h_u_cla32_and6731_h_u_cla32_and6729_y0
1 1
.subckt and_gate _a=h_u_cla32_and6731_h_u_cla32_and6730_y0 _b=h_u_cla32_and6731_h_u_cla32_and6729_y0 _y0=h_u_cla32_and6731_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and6732_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and6732_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and6732_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and6732_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and6732_y0
.names h_u_cla32_and6732_y0 h_u_cla32_and6733_h_u_cla32_and6732_y0
1 1
.names h_u_cla32_and6731_y0 h_u_cla32_and6733_h_u_cla32_and6731_y0
1 1
.subckt and_gate _a=h_u_cla32_and6733_h_u_cla32_and6732_y0 _b=h_u_cla32_and6733_h_u_cla32_and6731_y0 _y0=h_u_cla32_and6733_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and6734_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and6734_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and6734_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and6734_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and6734_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and6735_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and6735_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and6735_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and6735_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and6735_y0
.names h_u_cla32_and6735_y0 h_u_cla32_and6736_h_u_cla32_and6735_y0
1 1
.names h_u_cla32_and6734_y0 h_u_cla32_and6736_h_u_cla32_and6734_y0
1 1
.subckt and_gate _a=h_u_cla32_and6736_h_u_cla32_and6735_y0 _b=h_u_cla32_and6736_h_u_cla32_and6734_y0 _y0=h_u_cla32_and6736_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and6737_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and6737_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and6737_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and6737_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and6737_y0
.names h_u_cla32_and6737_y0 h_u_cla32_and6738_h_u_cla32_and6737_y0
1 1
.names h_u_cla32_and6736_y0 h_u_cla32_and6738_h_u_cla32_and6736_y0
1 1
.subckt and_gate _a=h_u_cla32_and6738_h_u_cla32_and6737_y0 _b=h_u_cla32_and6738_h_u_cla32_and6736_y0 _y0=h_u_cla32_and6738_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and6739_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and6739_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and6739_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and6739_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and6739_y0
.names h_u_cla32_and6739_y0 h_u_cla32_and6740_h_u_cla32_and6739_y0
1 1
.names h_u_cla32_and6738_y0 h_u_cla32_and6740_h_u_cla32_and6738_y0
1 1
.subckt and_gate _a=h_u_cla32_and6740_h_u_cla32_and6739_y0 _b=h_u_cla32_and6740_h_u_cla32_and6738_y0 _y0=h_u_cla32_and6740_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and6741_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and6741_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and6741_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and6741_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and6741_y0
.names h_u_cla32_and6741_y0 h_u_cla32_and6742_h_u_cla32_and6741_y0
1 1
.names h_u_cla32_and6740_y0 h_u_cla32_and6742_h_u_cla32_and6740_y0
1 1
.subckt and_gate _a=h_u_cla32_and6742_h_u_cla32_and6741_y0 _b=h_u_cla32_and6742_h_u_cla32_and6740_y0 _y0=h_u_cla32_and6742_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and6743_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and6743_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and6743_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and6743_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and6743_y0
.names h_u_cla32_and6743_y0 h_u_cla32_and6744_h_u_cla32_and6743_y0
1 1
.names h_u_cla32_and6742_y0 h_u_cla32_and6744_h_u_cla32_and6742_y0
1 1
.subckt and_gate _a=h_u_cla32_and6744_h_u_cla32_and6743_y0 _b=h_u_cla32_and6744_h_u_cla32_and6742_y0 _y0=h_u_cla32_and6744_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and6745_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and6745_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and6745_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and6745_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and6745_y0
.names h_u_cla32_and6745_y0 h_u_cla32_and6746_h_u_cla32_and6745_y0
1 1
.names h_u_cla32_and6744_y0 h_u_cla32_and6746_h_u_cla32_and6744_y0
1 1
.subckt and_gate _a=h_u_cla32_and6746_h_u_cla32_and6745_y0 _b=h_u_cla32_and6746_h_u_cla32_and6744_y0 _y0=h_u_cla32_and6746_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and6747_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and6747_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and6747_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and6747_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and6747_y0
.names h_u_cla32_and6747_y0 h_u_cla32_and6748_h_u_cla32_and6747_y0
1 1
.names h_u_cla32_and6746_y0 h_u_cla32_and6748_h_u_cla32_and6746_y0
1 1
.subckt and_gate _a=h_u_cla32_and6748_h_u_cla32_and6747_y0 _b=h_u_cla32_and6748_h_u_cla32_and6746_y0 _y0=h_u_cla32_and6748_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and6749_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and6749_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and6749_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and6749_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and6749_y0
.names h_u_cla32_and6749_y0 h_u_cla32_and6750_h_u_cla32_and6749_y0
1 1
.names h_u_cla32_and6748_y0 h_u_cla32_and6750_h_u_cla32_and6748_y0
1 1
.subckt and_gate _a=h_u_cla32_and6750_h_u_cla32_and6749_y0 _b=h_u_cla32_and6750_h_u_cla32_and6748_y0 _y0=h_u_cla32_and6750_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and6751_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and6751_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and6751_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and6751_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and6751_y0
.names h_u_cla32_and6751_y0 h_u_cla32_and6752_h_u_cla32_and6751_y0
1 1
.names h_u_cla32_and6750_y0 h_u_cla32_and6752_h_u_cla32_and6750_y0
1 1
.subckt and_gate _a=h_u_cla32_and6752_h_u_cla32_and6751_y0 _b=h_u_cla32_and6752_h_u_cla32_and6750_y0 _y0=h_u_cla32_and6752_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and6753_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and6753_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and6753_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and6753_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and6753_y0
.names h_u_cla32_and6753_y0 h_u_cla32_and6754_h_u_cla32_and6753_y0
1 1
.names h_u_cla32_and6752_y0 h_u_cla32_and6754_h_u_cla32_and6752_y0
1 1
.subckt and_gate _a=h_u_cla32_and6754_h_u_cla32_and6753_y0 _b=h_u_cla32_and6754_h_u_cla32_and6752_y0 _y0=h_u_cla32_and6754_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and6755_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and6755_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and6755_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and6755_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and6755_y0
.names h_u_cla32_and6755_y0 h_u_cla32_and6756_h_u_cla32_and6755_y0
1 1
.names h_u_cla32_and6754_y0 h_u_cla32_and6756_h_u_cla32_and6754_y0
1 1
.subckt and_gate _a=h_u_cla32_and6756_h_u_cla32_and6755_y0 _b=h_u_cla32_and6756_h_u_cla32_and6754_y0 _y0=h_u_cla32_and6756_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and6757_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and6757_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and6757_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and6757_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and6757_y0
.names h_u_cla32_and6757_y0 h_u_cla32_and6758_h_u_cla32_and6757_y0
1 1
.names h_u_cla32_and6756_y0 h_u_cla32_and6758_h_u_cla32_and6756_y0
1 1
.subckt and_gate _a=h_u_cla32_and6758_h_u_cla32_and6757_y0 _b=h_u_cla32_and6758_h_u_cla32_and6756_y0 _y0=h_u_cla32_and6758_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and6759_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and6759_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and6759_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and6759_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and6759_y0
.names h_u_cla32_and6759_y0 h_u_cla32_and6760_h_u_cla32_and6759_y0
1 1
.names h_u_cla32_and6758_y0 h_u_cla32_and6760_h_u_cla32_and6758_y0
1 1
.subckt and_gate _a=h_u_cla32_and6760_h_u_cla32_and6759_y0 _b=h_u_cla32_and6760_h_u_cla32_and6758_y0 _y0=h_u_cla32_and6760_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and6761_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and6761_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and6761_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and6761_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and6761_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and6762_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and6762_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and6762_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and6762_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and6762_y0
.names h_u_cla32_and6762_y0 h_u_cla32_and6763_h_u_cla32_and6762_y0
1 1
.names h_u_cla32_and6761_y0 h_u_cla32_and6763_h_u_cla32_and6761_y0
1 1
.subckt and_gate _a=h_u_cla32_and6763_h_u_cla32_and6762_y0 _b=h_u_cla32_and6763_h_u_cla32_and6761_y0 _y0=h_u_cla32_and6763_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and6764_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and6764_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and6764_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and6764_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and6764_y0
.names h_u_cla32_and6764_y0 h_u_cla32_and6765_h_u_cla32_and6764_y0
1 1
.names h_u_cla32_and6763_y0 h_u_cla32_and6765_h_u_cla32_and6763_y0
1 1
.subckt and_gate _a=h_u_cla32_and6765_h_u_cla32_and6764_y0 _b=h_u_cla32_and6765_h_u_cla32_and6763_y0 _y0=h_u_cla32_and6765_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and6766_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and6766_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and6766_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and6766_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and6766_y0
.names h_u_cla32_and6766_y0 h_u_cla32_and6767_h_u_cla32_and6766_y0
1 1
.names h_u_cla32_and6765_y0 h_u_cla32_and6767_h_u_cla32_and6765_y0
1 1
.subckt and_gate _a=h_u_cla32_and6767_h_u_cla32_and6766_y0 _b=h_u_cla32_and6767_h_u_cla32_and6765_y0 _y0=h_u_cla32_and6767_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and6768_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and6768_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and6768_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and6768_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and6768_y0
.names h_u_cla32_and6768_y0 h_u_cla32_and6769_h_u_cla32_and6768_y0
1 1
.names h_u_cla32_and6767_y0 h_u_cla32_and6769_h_u_cla32_and6767_y0
1 1
.subckt and_gate _a=h_u_cla32_and6769_h_u_cla32_and6768_y0 _b=h_u_cla32_and6769_h_u_cla32_and6767_y0 _y0=h_u_cla32_and6769_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and6770_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and6770_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and6770_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and6770_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and6770_y0
.names h_u_cla32_and6770_y0 h_u_cla32_and6771_h_u_cla32_and6770_y0
1 1
.names h_u_cla32_and6769_y0 h_u_cla32_and6771_h_u_cla32_and6769_y0
1 1
.subckt and_gate _a=h_u_cla32_and6771_h_u_cla32_and6770_y0 _b=h_u_cla32_and6771_h_u_cla32_and6769_y0 _y0=h_u_cla32_and6771_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and6772_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and6772_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and6772_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and6772_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and6772_y0
.names h_u_cla32_and6772_y0 h_u_cla32_and6773_h_u_cla32_and6772_y0
1 1
.names h_u_cla32_and6771_y0 h_u_cla32_and6773_h_u_cla32_and6771_y0
1 1
.subckt and_gate _a=h_u_cla32_and6773_h_u_cla32_and6772_y0 _b=h_u_cla32_and6773_h_u_cla32_and6771_y0 _y0=h_u_cla32_and6773_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and6774_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and6774_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and6774_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and6774_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and6774_y0
.names h_u_cla32_and6774_y0 h_u_cla32_and6775_h_u_cla32_and6774_y0
1 1
.names h_u_cla32_and6773_y0 h_u_cla32_and6775_h_u_cla32_and6773_y0
1 1
.subckt and_gate _a=h_u_cla32_and6775_h_u_cla32_and6774_y0 _b=h_u_cla32_and6775_h_u_cla32_and6773_y0 _y0=h_u_cla32_and6775_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and6776_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and6776_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and6776_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and6776_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and6776_y0
.names h_u_cla32_and6776_y0 h_u_cla32_and6777_h_u_cla32_and6776_y0
1 1
.names h_u_cla32_and6775_y0 h_u_cla32_and6777_h_u_cla32_and6775_y0
1 1
.subckt and_gate _a=h_u_cla32_and6777_h_u_cla32_and6776_y0 _b=h_u_cla32_and6777_h_u_cla32_and6775_y0 _y0=h_u_cla32_and6777_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and6778_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and6778_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and6778_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and6778_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and6778_y0
.names h_u_cla32_and6778_y0 h_u_cla32_and6779_h_u_cla32_and6778_y0
1 1
.names h_u_cla32_and6777_y0 h_u_cla32_and6779_h_u_cla32_and6777_y0
1 1
.subckt and_gate _a=h_u_cla32_and6779_h_u_cla32_and6778_y0 _b=h_u_cla32_and6779_h_u_cla32_and6777_y0 _y0=h_u_cla32_and6779_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and6780_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and6780_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and6780_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and6780_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and6780_y0
.names h_u_cla32_and6780_y0 h_u_cla32_and6781_h_u_cla32_and6780_y0
1 1
.names h_u_cla32_and6779_y0 h_u_cla32_and6781_h_u_cla32_and6779_y0
1 1
.subckt and_gate _a=h_u_cla32_and6781_h_u_cla32_and6780_y0 _b=h_u_cla32_and6781_h_u_cla32_and6779_y0 _y0=h_u_cla32_and6781_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and6782_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and6782_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and6782_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and6782_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and6782_y0
.names h_u_cla32_and6782_y0 h_u_cla32_and6783_h_u_cla32_and6782_y0
1 1
.names h_u_cla32_and6781_y0 h_u_cla32_and6783_h_u_cla32_and6781_y0
1 1
.subckt and_gate _a=h_u_cla32_and6783_h_u_cla32_and6782_y0 _b=h_u_cla32_and6783_h_u_cla32_and6781_y0 _y0=h_u_cla32_and6783_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and6784_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and6784_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and6784_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and6784_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and6784_y0
.names h_u_cla32_and6784_y0 h_u_cla32_and6785_h_u_cla32_and6784_y0
1 1
.names h_u_cla32_and6783_y0 h_u_cla32_and6785_h_u_cla32_and6783_y0
1 1
.subckt and_gate _a=h_u_cla32_and6785_h_u_cla32_and6784_y0 _b=h_u_cla32_and6785_h_u_cla32_and6783_y0 _y0=h_u_cla32_and6785_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and6786_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and6786_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and6786_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and6786_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and6786_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and6787_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and6787_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and6787_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and6787_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and6787_y0
.names h_u_cla32_and6787_y0 h_u_cla32_and6788_h_u_cla32_and6787_y0
1 1
.names h_u_cla32_and6786_y0 h_u_cla32_and6788_h_u_cla32_and6786_y0
1 1
.subckt and_gate _a=h_u_cla32_and6788_h_u_cla32_and6787_y0 _b=h_u_cla32_and6788_h_u_cla32_and6786_y0 _y0=h_u_cla32_and6788_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and6789_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and6789_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and6789_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and6789_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and6789_y0
.names h_u_cla32_and6789_y0 h_u_cla32_and6790_h_u_cla32_and6789_y0
1 1
.names h_u_cla32_and6788_y0 h_u_cla32_and6790_h_u_cla32_and6788_y0
1 1
.subckt and_gate _a=h_u_cla32_and6790_h_u_cla32_and6789_y0 _b=h_u_cla32_and6790_h_u_cla32_and6788_y0 _y0=h_u_cla32_and6790_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and6791_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and6791_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and6791_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and6791_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and6791_y0
.names h_u_cla32_and6791_y0 h_u_cla32_and6792_h_u_cla32_and6791_y0
1 1
.names h_u_cla32_and6790_y0 h_u_cla32_and6792_h_u_cla32_and6790_y0
1 1
.subckt and_gate _a=h_u_cla32_and6792_h_u_cla32_and6791_y0 _b=h_u_cla32_and6792_h_u_cla32_and6790_y0 _y0=h_u_cla32_and6792_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and6793_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and6793_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and6793_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and6793_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and6793_y0
.names h_u_cla32_and6793_y0 h_u_cla32_and6794_h_u_cla32_and6793_y0
1 1
.names h_u_cla32_and6792_y0 h_u_cla32_and6794_h_u_cla32_and6792_y0
1 1
.subckt and_gate _a=h_u_cla32_and6794_h_u_cla32_and6793_y0 _b=h_u_cla32_and6794_h_u_cla32_and6792_y0 _y0=h_u_cla32_and6794_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and6795_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and6795_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and6795_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and6795_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and6795_y0
.names h_u_cla32_and6795_y0 h_u_cla32_and6796_h_u_cla32_and6795_y0
1 1
.names h_u_cla32_and6794_y0 h_u_cla32_and6796_h_u_cla32_and6794_y0
1 1
.subckt and_gate _a=h_u_cla32_and6796_h_u_cla32_and6795_y0 _b=h_u_cla32_and6796_h_u_cla32_and6794_y0 _y0=h_u_cla32_and6796_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and6797_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and6797_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and6797_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and6797_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and6797_y0
.names h_u_cla32_and6797_y0 h_u_cla32_and6798_h_u_cla32_and6797_y0
1 1
.names h_u_cla32_and6796_y0 h_u_cla32_and6798_h_u_cla32_and6796_y0
1 1
.subckt and_gate _a=h_u_cla32_and6798_h_u_cla32_and6797_y0 _b=h_u_cla32_and6798_h_u_cla32_and6796_y0 _y0=h_u_cla32_and6798_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and6799_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and6799_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and6799_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and6799_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and6799_y0
.names h_u_cla32_and6799_y0 h_u_cla32_and6800_h_u_cla32_and6799_y0
1 1
.names h_u_cla32_and6798_y0 h_u_cla32_and6800_h_u_cla32_and6798_y0
1 1
.subckt and_gate _a=h_u_cla32_and6800_h_u_cla32_and6799_y0 _b=h_u_cla32_and6800_h_u_cla32_and6798_y0 _y0=h_u_cla32_and6800_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and6801_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and6801_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and6801_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and6801_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and6801_y0
.names h_u_cla32_and6801_y0 h_u_cla32_and6802_h_u_cla32_and6801_y0
1 1
.names h_u_cla32_and6800_y0 h_u_cla32_and6802_h_u_cla32_and6800_y0
1 1
.subckt and_gate _a=h_u_cla32_and6802_h_u_cla32_and6801_y0 _b=h_u_cla32_and6802_h_u_cla32_and6800_y0 _y0=h_u_cla32_and6802_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and6803_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and6803_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and6803_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and6803_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and6803_y0
.names h_u_cla32_and6803_y0 h_u_cla32_and6804_h_u_cla32_and6803_y0
1 1
.names h_u_cla32_and6802_y0 h_u_cla32_and6804_h_u_cla32_and6802_y0
1 1
.subckt and_gate _a=h_u_cla32_and6804_h_u_cla32_and6803_y0 _b=h_u_cla32_and6804_h_u_cla32_and6802_y0 _y0=h_u_cla32_and6804_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and6805_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and6805_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and6805_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and6805_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and6805_y0
.names h_u_cla32_and6805_y0 h_u_cla32_and6806_h_u_cla32_and6805_y0
1 1
.names h_u_cla32_and6804_y0 h_u_cla32_and6806_h_u_cla32_and6804_y0
1 1
.subckt and_gate _a=h_u_cla32_and6806_h_u_cla32_and6805_y0 _b=h_u_cla32_and6806_h_u_cla32_and6804_y0 _y0=h_u_cla32_and6806_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and6807_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and6807_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and6807_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and6807_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and6807_y0
.names h_u_cla32_and6807_y0 h_u_cla32_and6808_h_u_cla32_and6807_y0
1 1
.names h_u_cla32_and6806_y0 h_u_cla32_and6808_h_u_cla32_and6806_y0
1 1
.subckt and_gate _a=h_u_cla32_and6808_h_u_cla32_and6807_y0 _b=h_u_cla32_and6808_h_u_cla32_and6806_y0 _y0=h_u_cla32_and6808_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and6809_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and6809_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and6809_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and6809_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and6809_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and6810_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and6810_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and6810_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and6810_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and6810_y0
.names h_u_cla32_and6810_y0 h_u_cla32_and6811_h_u_cla32_and6810_y0
1 1
.names h_u_cla32_and6809_y0 h_u_cla32_and6811_h_u_cla32_and6809_y0
1 1
.subckt and_gate _a=h_u_cla32_and6811_h_u_cla32_and6810_y0 _b=h_u_cla32_and6811_h_u_cla32_and6809_y0 _y0=h_u_cla32_and6811_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and6812_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and6812_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and6812_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and6812_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and6812_y0
.names h_u_cla32_and6812_y0 h_u_cla32_and6813_h_u_cla32_and6812_y0
1 1
.names h_u_cla32_and6811_y0 h_u_cla32_and6813_h_u_cla32_and6811_y0
1 1
.subckt and_gate _a=h_u_cla32_and6813_h_u_cla32_and6812_y0 _b=h_u_cla32_and6813_h_u_cla32_and6811_y0 _y0=h_u_cla32_and6813_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and6814_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and6814_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and6814_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and6814_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and6814_y0
.names h_u_cla32_and6814_y0 h_u_cla32_and6815_h_u_cla32_and6814_y0
1 1
.names h_u_cla32_and6813_y0 h_u_cla32_and6815_h_u_cla32_and6813_y0
1 1
.subckt and_gate _a=h_u_cla32_and6815_h_u_cla32_and6814_y0 _b=h_u_cla32_and6815_h_u_cla32_and6813_y0 _y0=h_u_cla32_and6815_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and6816_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and6816_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and6816_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and6816_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and6816_y0
.names h_u_cla32_and6816_y0 h_u_cla32_and6817_h_u_cla32_and6816_y0
1 1
.names h_u_cla32_and6815_y0 h_u_cla32_and6817_h_u_cla32_and6815_y0
1 1
.subckt and_gate _a=h_u_cla32_and6817_h_u_cla32_and6816_y0 _b=h_u_cla32_and6817_h_u_cla32_and6815_y0 _y0=h_u_cla32_and6817_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and6818_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and6818_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and6818_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and6818_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and6818_y0
.names h_u_cla32_and6818_y0 h_u_cla32_and6819_h_u_cla32_and6818_y0
1 1
.names h_u_cla32_and6817_y0 h_u_cla32_and6819_h_u_cla32_and6817_y0
1 1
.subckt and_gate _a=h_u_cla32_and6819_h_u_cla32_and6818_y0 _b=h_u_cla32_and6819_h_u_cla32_and6817_y0 _y0=h_u_cla32_and6819_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and6820_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and6820_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and6820_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and6820_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and6820_y0
.names h_u_cla32_and6820_y0 h_u_cla32_and6821_h_u_cla32_and6820_y0
1 1
.names h_u_cla32_and6819_y0 h_u_cla32_and6821_h_u_cla32_and6819_y0
1 1
.subckt and_gate _a=h_u_cla32_and6821_h_u_cla32_and6820_y0 _b=h_u_cla32_and6821_h_u_cla32_and6819_y0 _y0=h_u_cla32_and6821_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and6822_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and6822_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and6822_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and6822_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and6822_y0
.names h_u_cla32_and6822_y0 h_u_cla32_and6823_h_u_cla32_and6822_y0
1 1
.names h_u_cla32_and6821_y0 h_u_cla32_and6823_h_u_cla32_and6821_y0
1 1
.subckt and_gate _a=h_u_cla32_and6823_h_u_cla32_and6822_y0 _b=h_u_cla32_and6823_h_u_cla32_and6821_y0 _y0=h_u_cla32_and6823_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and6824_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and6824_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and6824_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and6824_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and6824_y0
.names h_u_cla32_and6824_y0 h_u_cla32_and6825_h_u_cla32_and6824_y0
1 1
.names h_u_cla32_and6823_y0 h_u_cla32_and6825_h_u_cla32_and6823_y0
1 1
.subckt and_gate _a=h_u_cla32_and6825_h_u_cla32_and6824_y0 _b=h_u_cla32_and6825_h_u_cla32_and6823_y0 _y0=h_u_cla32_and6825_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and6826_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and6826_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and6826_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and6826_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and6826_y0
.names h_u_cla32_and6826_y0 h_u_cla32_and6827_h_u_cla32_and6826_y0
1 1
.names h_u_cla32_and6825_y0 h_u_cla32_and6827_h_u_cla32_and6825_y0
1 1
.subckt and_gate _a=h_u_cla32_and6827_h_u_cla32_and6826_y0 _b=h_u_cla32_and6827_h_u_cla32_and6825_y0 _y0=h_u_cla32_and6827_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and6828_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and6828_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and6828_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and6828_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and6828_y0
.names h_u_cla32_and6828_y0 h_u_cla32_and6829_h_u_cla32_and6828_y0
1 1
.names h_u_cla32_and6827_y0 h_u_cla32_and6829_h_u_cla32_and6827_y0
1 1
.subckt and_gate _a=h_u_cla32_and6829_h_u_cla32_and6828_y0 _b=h_u_cla32_and6829_h_u_cla32_and6827_y0 _y0=h_u_cla32_and6829_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and6830_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and6830_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and6830_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and6830_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and6830_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and6831_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and6831_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and6831_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and6831_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and6831_y0
.names h_u_cla32_and6831_y0 h_u_cla32_and6832_h_u_cla32_and6831_y0
1 1
.names h_u_cla32_and6830_y0 h_u_cla32_and6832_h_u_cla32_and6830_y0
1 1
.subckt and_gate _a=h_u_cla32_and6832_h_u_cla32_and6831_y0 _b=h_u_cla32_and6832_h_u_cla32_and6830_y0 _y0=h_u_cla32_and6832_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and6833_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and6833_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and6833_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and6833_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and6833_y0
.names h_u_cla32_and6833_y0 h_u_cla32_and6834_h_u_cla32_and6833_y0
1 1
.names h_u_cla32_and6832_y0 h_u_cla32_and6834_h_u_cla32_and6832_y0
1 1
.subckt and_gate _a=h_u_cla32_and6834_h_u_cla32_and6833_y0 _b=h_u_cla32_and6834_h_u_cla32_and6832_y0 _y0=h_u_cla32_and6834_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and6835_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and6835_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and6835_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and6835_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and6835_y0
.names h_u_cla32_and6835_y0 h_u_cla32_and6836_h_u_cla32_and6835_y0
1 1
.names h_u_cla32_and6834_y0 h_u_cla32_and6836_h_u_cla32_and6834_y0
1 1
.subckt and_gate _a=h_u_cla32_and6836_h_u_cla32_and6835_y0 _b=h_u_cla32_and6836_h_u_cla32_and6834_y0 _y0=h_u_cla32_and6836_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and6837_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and6837_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and6837_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and6837_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and6837_y0
.names h_u_cla32_and6837_y0 h_u_cla32_and6838_h_u_cla32_and6837_y0
1 1
.names h_u_cla32_and6836_y0 h_u_cla32_and6838_h_u_cla32_and6836_y0
1 1
.subckt and_gate _a=h_u_cla32_and6838_h_u_cla32_and6837_y0 _b=h_u_cla32_and6838_h_u_cla32_and6836_y0 _y0=h_u_cla32_and6838_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and6839_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and6839_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and6839_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and6839_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and6839_y0
.names h_u_cla32_and6839_y0 h_u_cla32_and6840_h_u_cla32_and6839_y0
1 1
.names h_u_cla32_and6838_y0 h_u_cla32_and6840_h_u_cla32_and6838_y0
1 1
.subckt and_gate _a=h_u_cla32_and6840_h_u_cla32_and6839_y0 _b=h_u_cla32_and6840_h_u_cla32_and6838_y0 _y0=h_u_cla32_and6840_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and6841_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and6841_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and6841_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and6841_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and6841_y0
.names h_u_cla32_and6841_y0 h_u_cla32_and6842_h_u_cla32_and6841_y0
1 1
.names h_u_cla32_and6840_y0 h_u_cla32_and6842_h_u_cla32_and6840_y0
1 1
.subckt and_gate _a=h_u_cla32_and6842_h_u_cla32_and6841_y0 _b=h_u_cla32_and6842_h_u_cla32_and6840_y0 _y0=h_u_cla32_and6842_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and6843_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and6843_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and6843_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and6843_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and6843_y0
.names h_u_cla32_and6843_y0 h_u_cla32_and6844_h_u_cla32_and6843_y0
1 1
.names h_u_cla32_and6842_y0 h_u_cla32_and6844_h_u_cla32_and6842_y0
1 1
.subckt and_gate _a=h_u_cla32_and6844_h_u_cla32_and6843_y0 _b=h_u_cla32_and6844_h_u_cla32_and6842_y0 _y0=h_u_cla32_and6844_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and6845_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and6845_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and6845_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and6845_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and6845_y0
.names h_u_cla32_and6845_y0 h_u_cla32_and6846_h_u_cla32_and6845_y0
1 1
.names h_u_cla32_and6844_y0 h_u_cla32_and6846_h_u_cla32_and6844_y0
1 1
.subckt and_gate _a=h_u_cla32_and6846_h_u_cla32_and6845_y0 _b=h_u_cla32_and6846_h_u_cla32_and6844_y0 _y0=h_u_cla32_and6846_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and6847_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and6847_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and6847_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and6847_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and6847_y0
.names h_u_cla32_and6847_y0 h_u_cla32_and6848_h_u_cla32_and6847_y0
1 1
.names h_u_cla32_and6846_y0 h_u_cla32_and6848_h_u_cla32_and6846_y0
1 1
.subckt and_gate _a=h_u_cla32_and6848_h_u_cla32_and6847_y0 _b=h_u_cla32_and6848_h_u_cla32_and6846_y0 _y0=h_u_cla32_and6848_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and6849_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and6849_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and6849_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and6849_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and6849_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and6850_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and6850_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and6850_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and6850_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and6850_y0
.names h_u_cla32_and6850_y0 h_u_cla32_and6851_h_u_cla32_and6850_y0
1 1
.names h_u_cla32_and6849_y0 h_u_cla32_and6851_h_u_cla32_and6849_y0
1 1
.subckt and_gate _a=h_u_cla32_and6851_h_u_cla32_and6850_y0 _b=h_u_cla32_and6851_h_u_cla32_and6849_y0 _y0=h_u_cla32_and6851_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and6852_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and6852_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and6852_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and6852_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and6852_y0
.names h_u_cla32_and6852_y0 h_u_cla32_and6853_h_u_cla32_and6852_y0
1 1
.names h_u_cla32_and6851_y0 h_u_cla32_and6853_h_u_cla32_and6851_y0
1 1
.subckt and_gate _a=h_u_cla32_and6853_h_u_cla32_and6852_y0 _b=h_u_cla32_and6853_h_u_cla32_and6851_y0 _y0=h_u_cla32_and6853_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and6854_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and6854_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and6854_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and6854_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and6854_y0
.names h_u_cla32_and6854_y0 h_u_cla32_and6855_h_u_cla32_and6854_y0
1 1
.names h_u_cla32_and6853_y0 h_u_cla32_and6855_h_u_cla32_and6853_y0
1 1
.subckt and_gate _a=h_u_cla32_and6855_h_u_cla32_and6854_y0 _b=h_u_cla32_and6855_h_u_cla32_and6853_y0 _y0=h_u_cla32_and6855_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and6856_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and6856_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and6856_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and6856_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and6856_y0
.names h_u_cla32_and6856_y0 h_u_cla32_and6857_h_u_cla32_and6856_y0
1 1
.names h_u_cla32_and6855_y0 h_u_cla32_and6857_h_u_cla32_and6855_y0
1 1
.subckt and_gate _a=h_u_cla32_and6857_h_u_cla32_and6856_y0 _b=h_u_cla32_and6857_h_u_cla32_and6855_y0 _y0=h_u_cla32_and6857_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and6858_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and6858_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and6858_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and6858_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and6858_y0
.names h_u_cla32_and6858_y0 h_u_cla32_and6859_h_u_cla32_and6858_y0
1 1
.names h_u_cla32_and6857_y0 h_u_cla32_and6859_h_u_cla32_and6857_y0
1 1
.subckt and_gate _a=h_u_cla32_and6859_h_u_cla32_and6858_y0 _b=h_u_cla32_and6859_h_u_cla32_and6857_y0 _y0=h_u_cla32_and6859_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and6860_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and6860_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and6860_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and6860_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and6860_y0
.names h_u_cla32_and6860_y0 h_u_cla32_and6861_h_u_cla32_and6860_y0
1 1
.names h_u_cla32_and6859_y0 h_u_cla32_and6861_h_u_cla32_and6859_y0
1 1
.subckt and_gate _a=h_u_cla32_and6861_h_u_cla32_and6860_y0 _b=h_u_cla32_and6861_h_u_cla32_and6859_y0 _y0=h_u_cla32_and6861_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and6862_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and6862_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and6862_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and6862_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and6862_y0
.names h_u_cla32_and6862_y0 h_u_cla32_and6863_h_u_cla32_and6862_y0
1 1
.names h_u_cla32_and6861_y0 h_u_cla32_and6863_h_u_cla32_and6861_y0
1 1
.subckt and_gate _a=h_u_cla32_and6863_h_u_cla32_and6862_y0 _b=h_u_cla32_and6863_h_u_cla32_and6861_y0 _y0=h_u_cla32_and6863_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and6864_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and6864_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and6864_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and6864_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and6864_y0
.names h_u_cla32_and6864_y0 h_u_cla32_and6865_h_u_cla32_and6864_y0
1 1
.names h_u_cla32_and6863_y0 h_u_cla32_and6865_h_u_cla32_and6863_y0
1 1
.subckt and_gate _a=h_u_cla32_and6865_h_u_cla32_and6864_y0 _b=h_u_cla32_and6865_h_u_cla32_and6863_y0 _y0=h_u_cla32_and6865_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and6866_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and6866_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and6866_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and6866_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and6866_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and6867_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and6867_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and6867_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and6867_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and6867_y0
.names h_u_cla32_and6867_y0 h_u_cla32_and6868_h_u_cla32_and6867_y0
1 1
.names h_u_cla32_and6866_y0 h_u_cla32_and6868_h_u_cla32_and6866_y0
1 1
.subckt and_gate _a=h_u_cla32_and6868_h_u_cla32_and6867_y0 _b=h_u_cla32_and6868_h_u_cla32_and6866_y0 _y0=h_u_cla32_and6868_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and6869_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and6869_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and6869_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and6869_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and6869_y0
.names h_u_cla32_and6869_y0 h_u_cla32_and6870_h_u_cla32_and6869_y0
1 1
.names h_u_cla32_and6868_y0 h_u_cla32_and6870_h_u_cla32_and6868_y0
1 1
.subckt and_gate _a=h_u_cla32_and6870_h_u_cla32_and6869_y0 _b=h_u_cla32_and6870_h_u_cla32_and6868_y0 _y0=h_u_cla32_and6870_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and6871_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and6871_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and6871_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and6871_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and6871_y0
.names h_u_cla32_and6871_y0 h_u_cla32_and6872_h_u_cla32_and6871_y0
1 1
.names h_u_cla32_and6870_y0 h_u_cla32_and6872_h_u_cla32_and6870_y0
1 1
.subckt and_gate _a=h_u_cla32_and6872_h_u_cla32_and6871_y0 _b=h_u_cla32_and6872_h_u_cla32_and6870_y0 _y0=h_u_cla32_and6872_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and6873_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and6873_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and6873_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and6873_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and6873_y0
.names h_u_cla32_and6873_y0 h_u_cla32_and6874_h_u_cla32_and6873_y0
1 1
.names h_u_cla32_and6872_y0 h_u_cla32_and6874_h_u_cla32_and6872_y0
1 1
.subckt and_gate _a=h_u_cla32_and6874_h_u_cla32_and6873_y0 _b=h_u_cla32_and6874_h_u_cla32_and6872_y0 _y0=h_u_cla32_and6874_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and6875_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and6875_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and6875_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and6875_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and6875_y0
.names h_u_cla32_and6875_y0 h_u_cla32_and6876_h_u_cla32_and6875_y0
1 1
.names h_u_cla32_and6874_y0 h_u_cla32_and6876_h_u_cla32_and6874_y0
1 1
.subckt and_gate _a=h_u_cla32_and6876_h_u_cla32_and6875_y0 _b=h_u_cla32_and6876_h_u_cla32_and6874_y0 _y0=h_u_cla32_and6876_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and6877_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and6877_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and6877_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and6877_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and6877_y0
.names h_u_cla32_and6877_y0 h_u_cla32_and6878_h_u_cla32_and6877_y0
1 1
.names h_u_cla32_and6876_y0 h_u_cla32_and6878_h_u_cla32_and6876_y0
1 1
.subckt and_gate _a=h_u_cla32_and6878_h_u_cla32_and6877_y0 _b=h_u_cla32_and6878_h_u_cla32_and6876_y0 _y0=h_u_cla32_and6878_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and6879_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and6879_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and6879_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and6879_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and6879_y0
.names h_u_cla32_and6879_y0 h_u_cla32_and6880_h_u_cla32_and6879_y0
1 1
.names h_u_cla32_and6878_y0 h_u_cla32_and6880_h_u_cla32_and6878_y0
1 1
.subckt and_gate _a=h_u_cla32_and6880_h_u_cla32_and6879_y0 _b=h_u_cla32_and6880_h_u_cla32_and6878_y0 _y0=h_u_cla32_and6880_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and6881_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and6881_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and6881_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and6881_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and6881_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and6882_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and6882_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and6882_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and6882_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and6882_y0
.names h_u_cla32_and6882_y0 h_u_cla32_and6883_h_u_cla32_and6882_y0
1 1
.names h_u_cla32_and6881_y0 h_u_cla32_and6883_h_u_cla32_and6881_y0
1 1
.subckt and_gate _a=h_u_cla32_and6883_h_u_cla32_and6882_y0 _b=h_u_cla32_and6883_h_u_cla32_and6881_y0 _y0=h_u_cla32_and6883_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and6884_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and6884_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and6884_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and6884_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and6884_y0
.names h_u_cla32_and6884_y0 h_u_cla32_and6885_h_u_cla32_and6884_y0
1 1
.names h_u_cla32_and6883_y0 h_u_cla32_and6885_h_u_cla32_and6883_y0
1 1
.subckt and_gate _a=h_u_cla32_and6885_h_u_cla32_and6884_y0 _b=h_u_cla32_and6885_h_u_cla32_and6883_y0 _y0=h_u_cla32_and6885_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and6886_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and6886_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and6886_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and6886_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and6886_y0
.names h_u_cla32_and6886_y0 h_u_cla32_and6887_h_u_cla32_and6886_y0
1 1
.names h_u_cla32_and6885_y0 h_u_cla32_and6887_h_u_cla32_and6885_y0
1 1
.subckt and_gate _a=h_u_cla32_and6887_h_u_cla32_and6886_y0 _b=h_u_cla32_and6887_h_u_cla32_and6885_y0 _y0=h_u_cla32_and6887_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and6888_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and6888_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and6888_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and6888_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and6888_y0
.names h_u_cla32_and6888_y0 h_u_cla32_and6889_h_u_cla32_and6888_y0
1 1
.names h_u_cla32_and6887_y0 h_u_cla32_and6889_h_u_cla32_and6887_y0
1 1
.subckt and_gate _a=h_u_cla32_and6889_h_u_cla32_and6888_y0 _b=h_u_cla32_and6889_h_u_cla32_and6887_y0 _y0=h_u_cla32_and6889_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and6890_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and6890_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and6890_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and6890_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and6890_y0
.names h_u_cla32_and6890_y0 h_u_cla32_and6891_h_u_cla32_and6890_y0
1 1
.names h_u_cla32_and6889_y0 h_u_cla32_and6891_h_u_cla32_and6889_y0
1 1
.subckt and_gate _a=h_u_cla32_and6891_h_u_cla32_and6890_y0 _b=h_u_cla32_and6891_h_u_cla32_and6889_y0 _y0=h_u_cla32_and6891_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and6892_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and6892_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and6892_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and6892_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and6892_y0
.names h_u_cla32_and6892_y0 h_u_cla32_and6893_h_u_cla32_and6892_y0
1 1
.names h_u_cla32_and6891_y0 h_u_cla32_and6893_h_u_cla32_and6891_y0
1 1
.subckt and_gate _a=h_u_cla32_and6893_h_u_cla32_and6892_y0 _b=h_u_cla32_and6893_h_u_cla32_and6891_y0 _y0=h_u_cla32_and6893_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and6894_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and6894_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and6894_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and6894_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and6894_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and6895_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and6895_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and6895_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and6895_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and6895_y0
.names h_u_cla32_and6895_y0 h_u_cla32_and6896_h_u_cla32_and6895_y0
1 1
.names h_u_cla32_and6894_y0 h_u_cla32_and6896_h_u_cla32_and6894_y0
1 1
.subckt and_gate _a=h_u_cla32_and6896_h_u_cla32_and6895_y0 _b=h_u_cla32_and6896_h_u_cla32_and6894_y0 _y0=h_u_cla32_and6896_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and6897_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and6897_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and6897_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and6897_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and6897_y0
.names h_u_cla32_and6897_y0 h_u_cla32_and6898_h_u_cla32_and6897_y0
1 1
.names h_u_cla32_and6896_y0 h_u_cla32_and6898_h_u_cla32_and6896_y0
1 1
.subckt and_gate _a=h_u_cla32_and6898_h_u_cla32_and6897_y0 _b=h_u_cla32_and6898_h_u_cla32_and6896_y0 _y0=h_u_cla32_and6898_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and6899_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and6899_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and6899_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and6899_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and6899_y0
.names h_u_cla32_and6899_y0 h_u_cla32_and6900_h_u_cla32_and6899_y0
1 1
.names h_u_cla32_and6898_y0 h_u_cla32_and6900_h_u_cla32_and6898_y0
1 1
.subckt and_gate _a=h_u_cla32_and6900_h_u_cla32_and6899_y0 _b=h_u_cla32_and6900_h_u_cla32_and6898_y0 _y0=h_u_cla32_and6900_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and6901_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and6901_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and6901_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and6901_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and6901_y0
.names h_u_cla32_and6901_y0 h_u_cla32_and6902_h_u_cla32_and6901_y0
1 1
.names h_u_cla32_and6900_y0 h_u_cla32_and6902_h_u_cla32_and6900_y0
1 1
.subckt and_gate _a=h_u_cla32_and6902_h_u_cla32_and6901_y0 _b=h_u_cla32_and6902_h_u_cla32_and6900_y0 _y0=h_u_cla32_and6902_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and6903_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and6903_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and6903_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and6903_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and6903_y0
.names h_u_cla32_and6903_y0 h_u_cla32_and6904_h_u_cla32_and6903_y0
1 1
.names h_u_cla32_and6902_y0 h_u_cla32_and6904_h_u_cla32_and6902_y0
1 1
.subckt and_gate _a=h_u_cla32_and6904_h_u_cla32_and6903_y0 _b=h_u_cla32_and6904_h_u_cla32_and6902_y0 _y0=h_u_cla32_and6904_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and6905_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and6905_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and6905_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and6905_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and6905_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and6906_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and6906_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and6906_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and6906_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and6906_y0
.names h_u_cla32_and6906_y0 h_u_cla32_and6907_h_u_cla32_and6906_y0
1 1
.names h_u_cla32_and6905_y0 h_u_cla32_and6907_h_u_cla32_and6905_y0
1 1
.subckt and_gate _a=h_u_cla32_and6907_h_u_cla32_and6906_y0 _b=h_u_cla32_and6907_h_u_cla32_and6905_y0 _y0=h_u_cla32_and6907_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and6908_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and6908_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and6908_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and6908_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and6908_y0
.names h_u_cla32_and6908_y0 h_u_cla32_and6909_h_u_cla32_and6908_y0
1 1
.names h_u_cla32_and6907_y0 h_u_cla32_and6909_h_u_cla32_and6907_y0
1 1
.subckt and_gate _a=h_u_cla32_and6909_h_u_cla32_and6908_y0 _b=h_u_cla32_and6909_h_u_cla32_and6907_y0 _y0=h_u_cla32_and6909_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and6910_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and6910_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and6910_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and6910_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and6910_y0
.names h_u_cla32_and6910_y0 h_u_cla32_and6911_h_u_cla32_and6910_y0
1 1
.names h_u_cla32_and6909_y0 h_u_cla32_and6911_h_u_cla32_and6909_y0
1 1
.subckt and_gate _a=h_u_cla32_and6911_h_u_cla32_and6910_y0 _b=h_u_cla32_and6911_h_u_cla32_and6909_y0 _y0=h_u_cla32_and6911_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and6912_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and6912_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and6912_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and6912_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and6912_y0
.names h_u_cla32_and6912_y0 h_u_cla32_and6913_h_u_cla32_and6912_y0
1 1
.names h_u_cla32_and6911_y0 h_u_cla32_and6913_h_u_cla32_and6911_y0
1 1
.subckt and_gate _a=h_u_cla32_and6913_h_u_cla32_and6912_y0 _b=h_u_cla32_and6913_h_u_cla32_and6911_y0 _y0=h_u_cla32_and6913_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and6914_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic22_y1 h_u_cla32_and6914_h_u_cla32_pg_logic22_y1
1 1
.subckt and_gate _a=h_u_cla32_and6914_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and6914_h_u_cla32_pg_logic22_y1 _y0=h_u_cla32_and6914_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and6915_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic22_y1 h_u_cla32_and6915_h_u_cla32_pg_logic22_y1
1 1
.subckt and_gate _a=h_u_cla32_and6915_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and6915_h_u_cla32_pg_logic22_y1 _y0=h_u_cla32_and6915_y0
.names h_u_cla32_and6915_y0 h_u_cla32_and6916_h_u_cla32_and6915_y0
1 1
.names h_u_cla32_and6914_y0 h_u_cla32_and6916_h_u_cla32_and6914_y0
1 1
.subckt and_gate _a=h_u_cla32_and6916_h_u_cla32_and6915_y0 _b=h_u_cla32_and6916_h_u_cla32_and6914_y0 _y0=h_u_cla32_and6916_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and6917_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic22_y1 h_u_cla32_and6917_h_u_cla32_pg_logic22_y1
1 1
.subckt and_gate _a=h_u_cla32_and6917_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and6917_h_u_cla32_pg_logic22_y1 _y0=h_u_cla32_and6917_y0
.names h_u_cla32_and6917_y0 h_u_cla32_and6918_h_u_cla32_and6917_y0
1 1
.names h_u_cla32_and6916_y0 h_u_cla32_and6918_h_u_cla32_and6916_y0
1 1
.subckt and_gate _a=h_u_cla32_and6918_h_u_cla32_and6917_y0 _b=h_u_cla32_and6918_h_u_cla32_and6916_y0 _y0=h_u_cla32_and6918_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and6919_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic22_y1 h_u_cla32_and6919_h_u_cla32_pg_logic22_y1
1 1
.subckt and_gate _a=h_u_cla32_and6919_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and6919_h_u_cla32_pg_logic22_y1 _y0=h_u_cla32_and6919_y0
.names h_u_cla32_and6919_y0 h_u_cla32_and6920_h_u_cla32_and6919_y0
1 1
.names h_u_cla32_and6918_y0 h_u_cla32_and6920_h_u_cla32_and6918_y0
1 1
.subckt and_gate _a=h_u_cla32_and6920_h_u_cla32_and6919_y0 _b=h_u_cla32_and6920_h_u_cla32_and6918_y0 _y0=h_u_cla32_and6920_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and6921_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic23_y1 h_u_cla32_and6921_h_u_cla32_pg_logic23_y1
1 1
.subckt and_gate _a=h_u_cla32_and6921_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and6921_h_u_cla32_pg_logic23_y1 _y0=h_u_cla32_and6921_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and6922_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic23_y1 h_u_cla32_and6922_h_u_cla32_pg_logic23_y1
1 1
.subckt and_gate _a=h_u_cla32_and6922_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and6922_h_u_cla32_pg_logic23_y1 _y0=h_u_cla32_and6922_y0
.names h_u_cla32_and6922_y0 h_u_cla32_and6923_h_u_cla32_and6922_y0
1 1
.names h_u_cla32_and6921_y0 h_u_cla32_and6923_h_u_cla32_and6921_y0
1 1
.subckt and_gate _a=h_u_cla32_and6923_h_u_cla32_and6922_y0 _b=h_u_cla32_and6923_h_u_cla32_and6921_y0 _y0=h_u_cla32_and6923_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and6924_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic23_y1 h_u_cla32_and6924_h_u_cla32_pg_logic23_y1
1 1
.subckt and_gate _a=h_u_cla32_and6924_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and6924_h_u_cla32_pg_logic23_y1 _y0=h_u_cla32_and6924_y0
.names h_u_cla32_and6924_y0 h_u_cla32_and6925_h_u_cla32_and6924_y0
1 1
.names h_u_cla32_and6923_y0 h_u_cla32_and6925_h_u_cla32_and6923_y0
1 1
.subckt and_gate _a=h_u_cla32_and6925_h_u_cla32_and6924_y0 _b=h_u_cla32_and6925_h_u_cla32_and6923_y0 _y0=h_u_cla32_and6925_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and6926_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic24_y1 h_u_cla32_and6926_h_u_cla32_pg_logic24_y1
1 1
.subckt and_gate _a=h_u_cla32_and6926_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and6926_h_u_cla32_pg_logic24_y1 _y0=h_u_cla32_and6926_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and6927_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic24_y1 h_u_cla32_and6927_h_u_cla32_pg_logic24_y1
1 1
.subckt and_gate _a=h_u_cla32_and6927_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and6927_h_u_cla32_pg_logic24_y1 _y0=h_u_cla32_and6927_y0
.names h_u_cla32_and6927_y0 h_u_cla32_and6928_h_u_cla32_and6927_y0
1 1
.names h_u_cla32_and6926_y0 h_u_cla32_and6928_h_u_cla32_and6926_y0
1 1
.subckt and_gate _a=h_u_cla32_and6928_h_u_cla32_and6927_y0 _b=h_u_cla32_and6928_h_u_cla32_and6926_y0 _y0=h_u_cla32_and6928_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and6929_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic25_y1 h_u_cla32_and6929_h_u_cla32_pg_logic25_y1
1 1
.subckt and_gate _a=h_u_cla32_and6929_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and6929_h_u_cla32_pg_logic25_y1 _y0=h_u_cla32_and6929_y0
.names h_u_cla32_and6929_y0 h_u_cla32_or351_h_u_cla32_and6929_y0
1 1
.names h_u_cla32_and6253_y0 h_u_cla32_or351_h_u_cla32_and6253_y0
1 1
.subckt or_gate _a=h_u_cla32_or351_h_u_cla32_and6929_y0 _b=h_u_cla32_or351_h_u_cla32_and6253_y0 _y0=h_u_cla32_or351_y0
.names h_u_cla32_or351_y0 h_u_cla32_or352_h_u_cla32_or351_y0
1 1
.names h_u_cla32_and6304_y0 h_u_cla32_or352_h_u_cla32_and6304_y0
1 1
.subckt or_gate _a=h_u_cla32_or352_h_u_cla32_or351_y0 _b=h_u_cla32_or352_h_u_cla32_and6304_y0 _y0=h_u_cla32_or352_y0
.names h_u_cla32_or352_y0 h_u_cla32_or353_h_u_cla32_or352_y0
1 1
.names h_u_cla32_and6353_y0 h_u_cla32_or353_h_u_cla32_and6353_y0
1 1
.subckt or_gate _a=h_u_cla32_or353_h_u_cla32_or352_y0 _b=h_u_cla32_or353_h_u_cla32_and6353_y0 _y0=h_u_cla32_or353_y0
.names h_u_cla32_or353_y0 h_u_cla32_or354_h_u_cla32_or353_y0
1 1
.names h_u_cla32_and6400_y0 h_u_cla32_or354_h_u_cla32_and6400_y0
1 1
.subckt or_gate _a=h_u_cla32_or354_h_u_cla32_or353_y0 _b=h_u_cla32_or354_h_u_cla32_and6400_y0 _y0=h_u_cla32_or354_y0
.names h_u_cla32_or354_y0 h_u_cla32_or355_h_u_cla32_or354_y0
1 1
.names h_u_cla32_and6445_y0 h_u_cla32_or355_h_u_cla32_and6445_y0
1 1
.subckt or_gate _a=h_u_cla32_or355_h_u_cla32_or354_y0 _b=h_u_cla32_or355_h_u_cla32_and6445_y0 _y0=h_u_cla32_or355_y0
.names h_u_cla32_or355_y0 h_u_cla32_or356_h_u_cla32_or355_y0
1 1
.names h_u_cla32_and6488_y0 h_u_cla32_or356_h_u_cla32_and6488_y0
1 1
.subckt or_gate _a=h_u_cla32_or356_h_u_cla32_or355_y0 _b=h_u_cla32_or356_h_u_cla32_and6488_y0 _y0=h_u_cla32_or356_y0
.names h_u_cla32_or356_y0 h_u_cla32_or357_h_u_cla32_or356_y0
1 1
.names h_u_cla32_and6529_y0 h_u_cla32_or357_h_u_cla32_and6529_y0
1 1
.subckt or_gate _a=h_u_cla32_or357_h_u_cla32_or356_y0 _b=h_u_cla32_or357_h_u_cla32_and6529_y0 _y0=h_u_cla32_or357_y0
.names h_u_cla32_or357_y0 h_u_cla32_or358_h_u_cla32_or357_y0
1 1
.names h_u_cla32_and6568_y0 h_u_cla32_or358_h_u_cla32_and6568_y0
1 1
.subckt or_gate _a=h_u_cla32_or358_h_u_cla32_or357_y0 _b=h_u_cla32_or358_h_u_cla32_and6568_y0 _y0=h_u_cla32_or358_y0
.names h_u_cla32_or358_y0 h_u_cla32_or359_h_u_cla32_or358_y0
1 1
.names h_u_cla32_and6605_y0 h_u_cla32_or359_h_u_cla32_and6605_y0
1 1
.subckt or_gate _a=h_u_cla32_or359_h_u_cla32_or358_y0 _b=h_u_cla32_or359_h_u_cla32_and6605_y0 _y0=h_u_cla32_or359_y0
.names h_u_cla32_or359_y0 h_u_cla32_or360_h_u_cla32_or359_y0
1 1
.names h_u_cla32_and6640_y0 h_u_cla32_or360_h_u_cla32_and6640_y0
1 1
.subckt or_gate _a=h_u_cla32_or360_h_u_cla32_or359_y0 _b=h_u_cla32_or360_h_u_cla32_and6640_y0 _y0=h_u_cla32_or360_y0
.names h_u_cla32_or360_y0 h_u_cla32_or361_h_u_cla32_or360_y0
1 1
.names h_u_cla32_and6673_y0 h_u_cla32_or361_h_u_cla32_and6673_y0
1 1
.subckt or_gate _a=h_u_cla32_or361_h_u_cla32_or360_y0 _b=h_u_cla32_or361_h_u_cla32_and6673_y0 _y0=h_u_cla32_or361_y0
.names h_u_cla32_or361_y0 h_u_cla32_or362_h_u_cla32_or361_y0
1 1
.names h_u_cla32_and6704_y0 h_u_cla32_or362_h_u_cla32_and6704_y0
1 1
.subckt or_gate _a=h_u_cla32_or362_h_u_cla32_or361_y0 _b=h_u_cla32_or362_h_u_cla32_and6704_y0 _y0=h_u_cla32_or362_y0
.names h_u_cla32_or362_y0 h_u_cla32_or363_h_u_cla32_or362_y0
1 1
.names h_u_cla32_and6733_y0 h_u_cla32_or363_h_u_cla32_and6733_y0
1 1
.subckt or_gate _a=h_u_cla32_or363_h_u_cla32_or362_y0 _b=h_u_cla32_or363_h_u_cla32_and6733_y0 _y0=h_u_cla32_or363_y0
.names h_u_cla32_or363_y0 h_u_cla32_or364_h_u_cla32_or363_y0
1 1
.names h_u_cla32_and6760_y0 h_u_cla32_or364_h_u_cla32_and6760_y0
1 1
.subckt or_gate _a=h_u_cla32_or364_h_u_cla32_or363_y0 _b=h_u_cla32_or364_h_u_cla32_and6760_y0 _y0=h_u_cla32_or364_y0
.names h_u_cla32_or364_y0 h_u_cla32_or365_h_u_cla32_or364_y0
1 1
.names h_u_cla32_and6785_y0 h_u_cla32_or365_h_u_cla32_and6785_y0
1 1
.subckt or_gate _a=h_u_cla32_or365_h_u_cla32_or364_y0 _b=h_u_cla32_or365_h_u_cla32_and6785_y0 _y0=h_u_cla32_or365_y0
.names h_u_cla32_or365_y0 h_u_cla32_or366_h_u_cla32_or365_y0
1 1
.names h_u_cla32_and6808_y0 h_u_cla32_or366_h_u_cla32_and6808_y0
1 1
.subckt or_gate _a=h_u_cla32_or366_h_u_cla32_or365_y0 _b=h_u_cla32_or366_h_u_cla32_and6808_y0 _y0=h_u_cla32_or366_y0
.names h_u_cla32_or366_y0 h_u_cla32_or367_h_u_cla32_or366_y0
1 1
.names h_u_cla32_and6829_y0 h_u_cla32_or367_h_u_cla32_and6829_y0
1 1
.subckt or_gate _a=h_u_cla32_or367_h_u_cla32_or366_y0 _b=h_u_cla32_or367_h_u_cla32_and6829_y0 _y0=h_u_cla32_or367_y0
.names h_u_cla32_or367_y0 h_u_cla32_or368_h_u_cla32_or367_y0
1 1
.names h_u_cla32_and6848_y0 h_u_cla32_or368_h_u_cla32_and6848_y0
1 1
.subckt or_gate _a=h_u_cla32_or368_h_u_cla32_or367_y0 _b=h_u_cla32_or368_h_u_cla32_and6848_y0 _y0=h_u_cla32_or368_y0
.names h_u_cla32_or368_y0 h_u_cla32_or369_h_u_cla32_or368_y0
1 1
.names h_u_cla32_and6865_y0 h_u_cla32_or369_h_u_cla32_and6865_y0
1 1
.subckt or_gate _a=h_u_cla32_or369_h_u_cla32_or368_y0 _b=h_u_cla32_or369_h_u_cla32_and6865_y0 _y0=h_u_cla32_or369_y0
.names h_u_cla32_or369_y0 h_u_cla32_or370_h_u_cla32_or369_y0
1 1
.names h_u_cla32_and6880_y0 h_u_cla32_or370_h_u_cla32_and6880_y0
1 1
.subckt or_gate _a=h_u_cla32_or370_h_u_cla32_or369_y0 _b=h_u_cla32_or370_h_u_cla32_and6880_y0 _y0=h_u_cla32_or370_y0
.names h_u_cla32_or370_y0 h_u_cla32_or371_h_u_cla32_or370_y0
1 1
.names h_u_cla32_and6893_y0 h_u_cla32_or371_h_u_cla32_and6893_y0
1 1
.subckt or_gate _a=h_u_cla32_or371_h_u_cla32_or370_y0 _b=h_u_cla32_or371_h_u_cla32_and6893_y0 _y0=h_u_cla32_or371_y0
.names h_u_cla32_or371_y0 h_u_cla32_or372_h_u_cla32_or371_y0
1 1
.names h_u_cla32_and6904_y0 h_u_cla32_or372_h_u_cla32_and6904_y0
1 1
.subckt or_gate _a=h_u_cla32_or372_h_u_cla32_or371_y0 _b=h_u_cla32_or372_h_u_cla32_and6904_y0 _y0=h_u_cla32_or372_y0
.names h_u_cla32_or372_y0 h_u_cla32_or373_h_u_cla32_or372_y0
1 1
.names h_u_cla32_and6913_y0 h_u_cla32_or373_h_u_cla32_and6913_y0
1 1
.subckt or_gate _a=h_u_cla32_or373_h_u_cla32_or372_y0 _b=h_u_cla32_or373_h_u_cla32_and6913_y0 _y0=h_u_cla32_or373_y0
.names h_u_cla32_or373_y0 h_u_cla32_or374_h_u_cla32_or373_y0
1 1
.names h_u_cla32_and6920_y0 h_u_cla32_or374_h_u_cla32_and6920_y0
1 1
.subckt or_gate _a=h_u_cla32_or374_h_u_cla32_or373_y0 _b=h_u_cla32_or374_h_u_cla32_and6920_y0 _y0=h_u_cla32_or374_y0
.names h_u_cla32_or374_y0 h_u_cla32_or375_h_u_cla32_or374_y0
1 1
.names h_u_cla32_and6925_y0 h_u_cla32_or375_h_u_cla32_and6925_y0
1 1
.subckt or_gate _a=h_u_cla32_or375_h_u_cla32_or374_y0 _b=h_u_cla32_or375_h_u_cla32_and6925_y0 _y0=h_u_cla32_or375_y0
.names h_u_cla32_or375_y0 h_u_cla32_or376_h_u_cla32_or375_y0
1 1
.names h_u_cla32_and6928_y0 h_u_cla32_or376_h_u_cla32_and6928_y0
1 1
.subckt or_gate _a=h_u_cla32_or376_h_u_cla32_or375_y0 _b=h_u_cla32_or376_h_u_cla32_and6928_y0 _y0=h_u_cla32_or376_y0
.names h_u_cla32_pg_logic26_y1 h_u_cla32_or377_h_u_cla32_pg_logic26_y1
1 1
.names h_u_cla32_or376_y0 h_u_cla32_or377_h_u_cla32_or376_y0
1 1
.subckt or_gate _a=h_u_cla32_or377_h_u_cla32_pg_logic26_y1 _b=h_u_cla32_or377_h_u_cla32_or376_y0 _y0=h_u_cla32_or377_y0
.names a_27 h_u_cla32_pg_logic27_a_27
1 1
.names b_27 h_u_cla32_pg_logic27_b_27
1 1
.subckt pg_logic a=h_u_cla32_pg_logic27_a_27 b=h_u_cla32_pg_logic27_b_27 pg_logic_y0=h_u_cla32_pg_logic27_y0 pg_logic_y1=h_u_cla32_pg_logic27_y1 pg_logic_y2=h_u_cla32_pg_logic27_y2
.names h_u_cla32_pg_logic27_y2 h_u_cla32_xor27_h_u_cla32_pg_logic27_y2
1 1
.names h_u_cla32_or377_y0 h_u_cla32_xor27_h_u_cla32_or377_y0
1 1
.subckt xor_gate _a=h_u_cla32_xor27_h_u_cla32_pg_logic27_y2 _b=h_u_cla32_xor27_h_u_cla32_or377_y0 _y0=h_u_cla32_xor27_y0
.names h_u_cla32_pg_logic0_y0 h_u_cla32_and6930_h_u_cla32_pg_logic0_y0
1 1
.names constant_wire_0 h_u_cla32_and6930_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6930_h_u_cla32_pg_logic0_y0 _b=h_u_cla32_and6930_constant_wire_0 _y0=h_u_cla32_and6930_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and6931_h_u_cla32_pg_logic1_y0
1 1
.names constant_wire_0 h_u_cla32_and6931_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6931_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and6931_constant_wire_0 _y0=h_u_cla32_and6931_y0
.names h_u_cla32_and6931_y0 h_u_cla32_and6932_h_u_cla32_and6931_y0
1 1
.names h_u_cla32_and6930_y0 h_u_cla32_and6932_h_u_cla32_and6930_y0
1 1
.subckt and_gate _a=h_u_cla32_and6932_h_u_cla32_and6931_y0 _b=h_u_cla32_and6932_h_u_cla32_and6930_y0 _y0=h_u_cla32_and6932_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and6933_h_u_cla32_pg_logic2_y0
1 1
.names constant_wire_0 h_u_cla32_and6933_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6933_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and6933_constant_wire_0 _y0=h_u_cla32_and6933_y0
.names h_u_cla32_and6933_y0 h_u_cla32_and6934_h_u_cla32_and6933_y0
1 1
.names h_u_cla32_and6932_y0 h_u_cla32_and6934_h_u_cla32_and6932_y0
1 1
.subckt and_gate _a=h_u_cla32_and6934_h_u_cla32_and6933_y0 _b=h_u_cla32_and6934_h_u_cla32_and6932_y0 _y0=h_u_cla32_and6934_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and6935_h_u_cla32_pg_logic3_y0
1 1
.names constant_wire_0 h_u_cla32_and6935_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6935_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and6935_constant_wire_0 _y0=h_u_cla32_and6935_y0
.names h_u_cla32_and6935_y0 h_u_cla32_and6936_h_u_cla32_and6935_y0
1 1
.names h_u_cla32_and6934_y0 h_u_cla32_and6936_h_u_cla32_and6934_y0
1 1
.subckt and_gate _a=h_u_cla32_and6936_h_u_cla32_and6935_y0 _b=h_u_cla32_and6936_h_u_cla32_and6934_y0 _y0=h_u_cla32_and6936_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and6937_h_u_cla32_pg_logic4_y0
1 1
.names constant_wire_0 h_u_cla32_and6937_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6937_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and6937_constant_wire_0 _y0=h_u_cla32_and6937_y0
.names h_u_cla32_and6937_y0 h_u_cla32_and6938_h_u_cla32_and6937_y0
1 1
.names h_u_cla32_and6936_y0 h_u_cla32_and6938_h_u_cla32_and6936_y0
1 1
.subckt and_gate _a=h_u_cla32_and6938_h_u_cla32_and6937_y0 _b=h_u_cla32_and6938_h_u_cla32_and6936_y0 _y0=h_u_cla32_and6938_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and6939_h_u_cla32_pg_logic5_y0
1 1
.names constant_wire_0 h_u_cla32_and6939_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6939_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and6939_constant_wire_0 _y0=h_u_cla32_and6939_y0
.names h_u_cla32_and6939_y0 h_u_cla32_and6940_h_u_cla32_and6939_y0
1 1
.names h_u_cla32_and6938_y0 h_u_cla32_and6940_h_u_cla32_and6938_y0
1 1
.subckt and_gate _a=h_u_cla32_and6940_h_u_cla32_and6939_y0 _b=h_u_cla32_and6940_h_u_cla32_and6938_y0 _y0=h_u_cla32_and6940_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and6941_h_u_cla32_pg_logic6_y0
1 1
.names constant_wire_0 h_u_cla32_and6941_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6941_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and6941_constant_wire_0 _y0=h_u_cla32_and6941_y0
.names h_u_cla32_and6941_y0 h_u_cla32_and6942_h_u_cla32_and6941_y0
1 1
.names h_u_cla32_and6940_y0 h_u_cla32_and6942_h_u_cla32_and6940_y0
1 1
.subckt and_gate _a=h_u_cla32_and6942_h_u_cla32_and6941_y0 _b=h_u_cla32_and6942_h_u_cla32_and6940_y0 _y0=h_u_cla32_and6942_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and6943_h_u_cla32_pg_logic7_y0
1 1
.names constant_wire_0 h_u_cla32_and6943_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6943_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and6943_constant_wire_0 _y0=h_u_cla32_and6943_y0
.names h_u_cla32_and6943_y0 h_u_cla32_and6944_h_u_cla32_and6943_y0
1 1
.names h_u_cla32_and6942_y0 h_u_cla32_and6944_h_u_cla32_and6942_y0
1 1
.subckt and_gate _a=h_u_cla32_and6944_h_u_cla32_and6943_y0 _b=h_u_cla32_and6944_h_u_cla32_and6942_y0 _y0=h_u_cla32_and6944_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and6945_h_u_cla32_pg_logic8_y0
1 1
.names constant_wire_0 h_u_cla32_and6945_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6945_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and6945_constant_wire_0 _y0=h_u_cla32_and6945_y0
.names h_u_cla32_and6945_y0 h_u_cla32_and6946_h_u_cla32_and6945_y0
1 1
.names h_u_cla32_and6944_y0 h_u_cla32_and6946_h_u_cla32_and6944_y0
1 1
.subckt and_gate _a=h_u_cla32_and6946_h_u_cla32_and6945_y0 _b=h_u_cla32_and6946_h_u_cla32_and6944_y0 _y0=h_u_cla32_and6946_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and6947_h_u_cla32_pg_logic9_y0
1 1
.names constant_wire_0 h_u_cla32_and6947_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6947_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and6947_constant_wire_0 _y0=h_u_cla32_and6947_y0
.names h_u_cla32_and6947_y0 h_u_cla32_and6948_h_u_cla32_and6947_y0
1 1
.names h_u_cla32_and6946_y0 h_u_cla32_and6948_h_u_cla32_and6946_y0
1 1
.subckt and_gate _a=h_u_cla32_and6948_h_u_cla32_and6947_y0 _b=h_u_cla32_and6948_h_u_cla32_and6946_y0 _y0=h_u_cla32_and6948_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and6949_h_u_cla32_pg_logic10_y0
1 1
.names constant_wire_0 h_u_cla32_and6949_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6949_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and6949_constant_wire_0 _y0=h_u_cla32_and6949_y0
.names h_u_cla32_and6949_y0 h_u_cla32_and6950_h_u_cla32_and6949_y0
1 1
.names h_u_cla32_and6948_y0 h_u_cla32_and6950_h_u_cla32_and6948_y0
1 1
.subckt and_gate _a=h_u_cla32_and6950_h_u_cla32_and6949_y0 _b=h_u_cla32_and6950_h_u_cla32_and6948_y0 _y0=h_u_cla32_and6950_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and6951_h_u_cla32_pg_logic11_y0
1 1
.names constant_wire_0 h_u_cla32_and6951_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6951_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and6951_constant_wire_0 _y0=h_u_cla32_and6951_y0
.names h_u_cla32_and6951_y0 h_u_cla32_and6952_h_u_cla32_and6951_y0
1 1
.names h_u_cla32_and6950_y0 h_u_cla32_and6952_h_u_cla32_and6950_y0
1 1
.subckt and_gate _a=h_u_cla32_and6952_h_u_cla32_and6951_y0 _b=h_u_cla32_and6952_h_u_cla32_and6950_y0 _y0=h_u_cla32_and6952_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and6953_h_u_cla32_pg_logic12_y0
1 1
.names constant_wire_0 h_u_cla32_and6953_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6953_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and6953_constant_wire_0 _y0=h_u_cla32_and6953_y0
.names h_u_cla32_and6953_y0 h_u_cla32_and6954_h_u_cla32_and6953_y0
1 1
.names h_u_cla32_and6952_y0 h_u_cla32_and6954_h_u_cla32_and6952_y0
1 1
.subckt and_gate _a=h_u_cla32_and6954_h_u_cla32_and6953_y0 _b=h_u_cla32_and6954_h_u_cla32_and6952_y0 _y0=h_u_cla32_and6954_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and6955_h_u_cla32_pg_logic13_y0
1 1
.names constant_wire_0 h_u_cla32_and6955_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6955_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and6955_constant_wire_0 _y0=h_u_cla32_and6955_y0
.names h_u_cla32_and6955_y0 h_u_cla32_and6956_h_u_cla32_and6955_y0
1 1
.names h_u_cla32_and6954_y0 h_u_cla32_and6956_h_u_cla32_and6954_y0
1 1
.subckt and_gate _a=h_u_cla32_and6956_h_u_cla32_and6955_y0 _b=h_u_cla32_and6956_h_u_cla32_and6954_y0 _y0=h_u_cla32_and6956_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and6957_h_u_cla32_pg_logic14_y0
1 1
.names constant_wire_0 h_u_cla32_and6957_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6957_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and6957_constant_wire_0 _y0=h_u_cla32_and6957_y0
.names h_u_cla32_and6957_y0 h_u_cla32_and6958_h_u_cla32_and6957_y0
1 1
.names h_u_cla32_and6956_y0 h_u_cla32_and6958_h_u_cla32_and6956_y0
1 1
.subckt and_gate _a=h_u_cla32_and6958_h_u_cla32_and6957_y0 _b=h_u_cla32_and6958_h_u_cla32_and6956_y0 _y0=h_u_cla32_and6958_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and6959_h_u_cla32_pg_logic15_y0
1 1
.names constant_wire_0 h_u_cla32_and6959_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6959_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and6959_constant_wire_0 _y0=h_u_cla32_and6959_y0
.names h_u_cla32_and6959_y0 h_u_cla32_and6960_h_u_cla32_and6959_y0
1 1
.names h_u_cla32_and6958_y0 h_u_cla32_and6960_h_u_cla32_and6958_y0
1 1
.subckt and_gate _a=h_u_cla32_and6960_h_u_cla32_and6959_y0 _b=h_u_cla32_and6960_h_u_cla32_and6958_y0 _y0=h_u_cla32_and6960_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and6961_h_u_cla32_pg_logic16_y0
1 1
.names constant_wire_0 h_u_cla32_and6961_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6961_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and6961_constant_wire_0 _y0=h_u_cla32_and6961_y0
.names h_u_cla32_and6961_y0 h_u_cla32_and6962_h_u_cla32_and6961_y0
1 1
.names h_u_cla32_and6960_y0 h_u_cla32_and6962_h_u_cla32_and6960_y0
1 1
.subckt and_gate _a=h_u_cla32_and6962_h_u_cla32_and6961_y0 _b=h_u_cla32_and6962_h_u_cla32_and6960_y0 _y0=h_u_cla32_and6962_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and6963_h_u_cla32_pg_logic17_y0
1 1
.names constant_wire_0 h_u_cla32_and6963_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6963_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and6963_constant_wire_0 _y0=h_u_cla32_and6963_y0
.names h_u_cla32_and6963_y0 h_u_cla32_and6964_h_u_cla32_and6963_y0
1 1
.names h_u_cla32_and6962_y0 h_u_cla32_and6964_h_u_cla32_and6962_y0
1 1
.subckt and_gate _a=h_u_cla32_and6964_h_u_cla32_and6963_y0 _b=h_u_cla32_and6964_h_u_cla32_and6962_y0 _y0=h_u_cla32_and6964_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and6965_h_u_cla32_pg_logic18_y0
1 1
.names constant_wire_0 h_u_cla32_and6965_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6965_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and6965_constant_wire_0 _y0=h_u_cla32_and6965_y0
.names h_u_cla32_and6965_y0 h_u_cla32_and6966_h_u_cla32_and6965_y0
1 1
.names h_u_cla32_and6964_y0 h_u_cla32_and6966_h_u_cla32_and6964_y0
1 1
.subckt and_gate _a=h_u_cla32_and6966_h_u_cla32_and6965_y0 _b=h_u_cla32_and6966_h_u_cla32_and6964_y0 _y0=h_u_cla32_and6966_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and6967_h_u_cla32_pg_logic19_y0
1 1
.names constant_wire_0 h_u_cla32_and6967_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6967_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and6967_constant_wire_0 _y0=h_u_cla32_and6967_y0
.names h_u_cla32_and6967_y0 h_u_cla32_and6968_h_u_cla32_and6967_y0
1 1
.names h_u_cla32_and6966_y0 h_u_cla32_and6968_h_u_cla32_and6966_y0
1 1
.subckt and_gate _a=h_u_cla32_and6968_h_u_cla32_and6967_y0 _b=h_u_cla32_and6968_h_u_cla32_and6966_y0 _y0=h_u_cla32_and6968_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and6969_h_u_cla32_pg_logic20_y0
1 1
.names constant_wire_0 h_u_cla32_and6969_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6969_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and6969_constant_wire_0 _y0=h_u_cla32_and6969_y0
.names h_u_cla32_and6969_y0 h_u_cla32_and6970_h_u_cla32_and6969_y0
1 1
.names h_u_cla32_and6968_y0 h_u_cla32_and6970_h_u_cla32_and6968_y0
1 1
.subckt and_gate _a=h_u_cla32_and6970_h_u_cla32_and6969_y0 _b=h_u_cla32_and6970_h_u_cla32_and6968_y0 _y0=h_u_cla32_and6970_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and6971_h_u_cla32_pg_logic21_y0
1 1
.names constant_wire_0 h_u_cla32_and6971_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6971_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and6971_constant_wire_0 _y0=h_u_cla32_and6971_y0
.names h_u_cla32_and6971_y0 h_u_cla32_and6972_h_u_cla32_and6971_y0
1 1
.names h_u_cla32_and6970_y0 h_u_cla32_and6972_h_u_cla32_and6970_y0
1 1
.subckt and_gate _a=h_u_cla32_and6972_h_u_cla32_and6971_y0 _b=h_u_cla32_and6972_h_u_cla32_and6970_y0 _y0=h_u_cla32_and6972_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and6973_h_u_cla32_pg_logic22_y0
1 1
.names constant_wire_0 h_u_cla32_and6973_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6973_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and6973_constant_wire_0 _y0=h_u_cla32_and6973_y0
.names h_u_cla32_and6973_y0 h_u_cla32_and6974_h_u_cla32_and6973_y0
1 1
.names h_u_cla32_and6972_y0 h_u_cla32_and6974_h_u_cla32_and6972_y0
1 1
.subckt and_gate _a=h_u_cla32_and6974_h_u_cla32_and6973_y0 _b=h_u_cla32_and6974_h_u_cla32_and6972_y0 _y0=h_u_cla32_and6974_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and6975_h_u_cla32_pg_logic23_y0
1 1
.names constant_wire_0 h_u_cla32_and6975_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6975_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and6975_constant_wire_0 _y0=h_u_cla32_and6975_y0
.names h_u_cla32_and6975_y0 h_u_cla32_and6976_h_u_cla32_and6975_y0
1 1
.names h_u_cla32_and6974_y0 h_u_cla32_and6976_h_u_cla32_and6974_y0
1 1
.subckt and_gate _a=h_u_cla32_and6976_h_u_cla32_and6975_y0 _b=h_u_cla32_and6976_h_u_cla32_and6974_y0 _y0=h_u_cla32_and6976_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and6977_h_u_cla32_pg_logic24_y0
1 1
.names constant_wire_0 h_u_cla32_and6977_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6977_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and6977_constant_wire_0 _y0=h_u_cla32_and6977_y0
.names h_u_cla32_and6977_y0 h_u_cla32_and6978_h_u_cla32_and6977_y0
1 1
.names h_u_cla32_and6976_y0 h_u_cla32_and6978_h_u_cla32_and6976_y0
1 1
.subckt and_gate _a=h_u_cla32_and6978_h_u_cla32_and6977_y0 _b=h_u_cla32_and6978_h_u_cla32_and6976_y0 _y0=h_u_cla32_and6978_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and6979_h_u_cla32_pg_logic25_y0
1 1
.names constant_wire_0 h_u_cla32_and6979_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6979_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and6979_constant_wire_0 _y0=h_u_cla32_and6979_y0
.names h_u_cla32_and6979_y0 h_u_cla32_and6980_h_u_cla32_and6979_y0
1 1
.names h_u_cla32_and6978_y0 h_u_cla32_and6980_h_u_cla32_and6978_y0
1 1
.subckt and_gate _a=h_u_cla32_and6980_h_u_cla32_and6979_y0 _b=h_u_cla32_and6980_h_u_cla32_and6978_y0 _y0=h_u_cla32_and6980_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and6981_h_u_cla32_pg_logic26_y0
1 1
.names constant_wire_0 h_u_cla32_and6981_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6981_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and6981_constant_wire_0 _y0=h_u_cla32_and6981_y0
.names h_u_cla32_and6981_y0 h_u_cla32_and6982_h_u_cla32_and6981_y0
1 1
.names h_u_cla32_and6980_y0 h_u_cla32_and6982_h_u_cla32_and6980_y0
1 1
.subckt and_gate _a=h_u_cla32_and6982_h_u_cla32_and6981_y0 _b=h_u_cla32_and6982_h_u_cla32_and6980_y0 _y0=h_u_cla32_and6982_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and6983_h_u_cla32_pg_logic27_y0
1 1
.names constant_wire_0 h_u_cla32_and6983_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and6983_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and6983_constant_wire_0 _y0=h_u_cla32_and6983_y0
.names h_u_cla32_and6983_y0 h_u_cla32_and6984_h_u_cla32_and6983_y0
1 1
.names h_u_cla32_and6982_y0 h_u_cla32_and6984_h_u_cla32_and6982_y0
1 1
.subckt and_gate _a=h_u_cla32_and6984_h_u_cla32_and6983_y0 _b=h_u_cla32_and6984_h_u_cla32_and6982_y0 _y0=h_u_cla32_and6984_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and6985_h_u_cla32_pg_logic1_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and6985_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and6985_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and6985_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and6985_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and6986_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and6986_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and6986_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and6986_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and6986_y0
.names h_u_cla32_and6986_y0 h_u_cla32_and6987_h_u_cla32_and6986_y0
1 1
.names h_u_cla32_and6985_y0 h_u_cla32_and6987_h_u_cla32_and6985_y0
1 1
.subckt and_gate _a=h_u_cla32_and6987_h_u_cla32_and6986_y0 _b=h_u_cla32_and6987_h_u_cla32_and6985_y0 _y0=h_u_cla32_and6987_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and6988_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and6988_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and6988_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and6988_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and6988_y0
.names h_u_cla32_and6988_y0 h_u_cla32_and6989_h_u_cla32_and6988_y0
1 1
.names h_u_cla32_and6987_y0 h_u_cla32_and6989_h_u_cla32_and6987_y0
1 1
.subckt and_gate _a=h_u_cla32_and6989_h_u_cla32_and6988_y0 _b=h_u_cla32_and6989_h_u_cla32_and6987_y0 _y0=h_u_cla32_and6989_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and6990_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and6990_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and6990_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and6990_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and6990_y0
.names h_u_cla32_and6990_y0 h_u_cla32_and6991_h_u_cla32_and6990_y0
1 1
.names h_u_cla32_and6989_y0 h_u_cla32_and6991_h_u_cla32_and6989_y0
1 1
.subckt and_gate _a=h_u_cla32_and6991_h_u_cla32_and6990_y0 _b=h_u_cla32_and6991_h_u_cla32_and6989_y0 _y0=h_u_cla32_and6991_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and6992_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and6992_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and6992_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and6992_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and6992_y0
.names h_u_cla32_and6992_y0 h_u_cla32_and6993_h_u_cla32_and6992_y0
1 1
.names h_u_cla32_and6991_y0 h_u_cla32_and6993_h_u_cla32_and6991_y0
1 1
.subckt and_gate _a=h_u_cla32_and6993_h_u_cla32_and6992_y0 _b=h_u_cla32_and6993_h_u_cla32_and6991_y0 _y0=h_u_cla32_and6993_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and6994_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and6994_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and6994_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and6994_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and6994_y0
.names h_u_cla32_and6994_y0 h_u_cla32_and6995_h_u_cla32_and6994_y0
1 1
.names h_u_cla32_and6993_y0 h_u_cla32_and6995_h_u_cla32_and6993_y0
1 1
.subckt and_gate _a=h_u_cla32_and6995_h_u_cla32_and6994_y0 _b=h_u_cla32_and6995_h_u_cla32_and6993_y0 _y0=h_u_cla32_and6995_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and6996_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and6996_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and6996_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and6996_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and6996_y0
.names h_u_cla32_and6996_y0 h_u_cla32_and6997_h_u_cla32_and6996_y0
1 1
.names h_u_cla32_and6995_y0 h_u_cla32_and6997_h_u_cla32_and6995_y0
1 1
.subckt and_gate _a=h_u_cla32_and6997_h_u_cla32_and6996_y0 _b=h_u_cla32_and6997_h_u_cla32_and6995_y0 _y0=h_u_cla32_and6997_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and6998_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and6998_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and6998_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and6998_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and6998_y0
.names h_u_cla32_and6998_y0 h_u_cla32_and6999_h_u_cla32_and6998_y0
1 1
.names h_u_cla32_and6997_y0 h_u_cla32_and6999_h_u_cla32_and6997_y0
1 1
.subckt and_gate _a=h_u_cla32_and6999_h_u_cla32_and6998_y0 _b=h_u_cla32_and6999_h_u_cla32_and6997_y0 _y0=h_u_cla32_and6999_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and7000_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and7000_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and7000_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and7000_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and7000_y0
.names h_u_cla32_and7000_y0 h_u_cla32_and7001_h_u_cla32_and7000_y0
1 1
.names h_u_cla32_and6999_y0 h_u_cla32_and7001_h_u_cla32_and6999_y0
1 1
.subckt and_gate _a=h_u_cla32_and7001_h_u_cla32_and7000_y0 _b=h_u_cla32_and7001_h_u_cla32_and6999_y0 _y0=h_u_cla32_and7001_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and7002_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and7002_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and7002_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and7002_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and7002_y0
.names h_u_cla32_and7002_y0 h_u_cla32_and7003_h_u_cla32_and7002_y0
1 1
.names h_u_cla32_and7001_y0 h_u_cla32_and7003_h_u_cla32_and7001_y0
1 1
.subckt and_gate _a=h_u_cla32_and7003_h_u_cla32_and7002_y0 _b=h_u_cla32_and7003_h_u_cla32_and7001_y0 _y0=h_u_cla32_and7003_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and7004_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and7004_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and7004_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and7004_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and7004_y0
.names h_u_cla32_and7004_y0 h_u_cla32_and7005_h_u_cla32_and7004_y0
1 1
.names h_u_cla32_and7003_y0 h_u_cla32_and7005_h_u_cla32_and7003_y0
1 1
.subckt and_gate _a=h_u_cla32_and7005_h_u_cla32_and7004_y0 _b=h_u_cla32_and7005_h_u_cla32_and7003_y0 _y0=h_u_cla32_and7005_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and7006_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and7006_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and7006_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and7006_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and7006_y0
.names h_u_cla32_and7006_y0 h_u_cla32_and7007_h_u_cla32_and7006_y0
1 1
.names h_u_cla32_and7005_y0 h_u_cla32_and7007_h_u_cla32_and7005_y0
1 1
.subckt and_gate _a=h_u_cla32_and7007_h_u_cla32_and7006_y0 _b=h_u_cla32_and7007_h_u_cla32_and7005_y0 _y0=h_u_cla32_and7007_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and7008_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and7008_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and7008_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and7008_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and7008_y0
.names h_u_cla32_and7008_y0 h_u_cla32_and7009_h_u_cla32_and7008_y0
1 1
.names h_u_cla32_and7007_y0 h_u_cla32_and7009_h_u_cla32_and7007_y0
1 1
.subckt and_gate _a=h_u_cla32_and7009_h_u_cla32_and7008_y0 _b=h_u_cla32_and7009_h_u_cla32_and7007_y0 _y0=h_u_cla32_and7009_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and7010_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and7010_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and7010_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and7010_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and7010_y0
.names h_u_cla32_and7010_y0 h_u_cla32_and7011_h_u_cla32_and7010_y0
1 1
.names h_u_cla32_and7009_y0 h_u_cla32_and7011_h_u_cla32_and7009_y0
1 1
.subckt and_gate _a=h_u_cla32_and7011_h_u_cla32_and7010_y0 _b=h_u_cla32_and7011_h_u_cla32_and7009_y0 _y0=h_u_cla32_and7011_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and7012_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and7012_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and7012_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and7012_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and7012_y0
.names h_u_cla32_and7012_y0 h_u_cla32_and7013_h_u_cla32_and7012_y0
1 1
.names h_u_cla32_and7011_y0 h_u_cla32_and7013_h_u_cla32_and7011_y0
1 1
.subckt and_gate _a=h_u_cla32_and7013_h_u_cla32_and7012_y0 _b=h_u_cla32_and7013_h_u_cla32_and7011_y0 _y0=h_u_cla32_and7013_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and7014_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and7014_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and7014_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and7014_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and7014_y0
.names h_u_cla32_and7014_y0 h_u_cla32_and7015_h_u_cla32_and7014_y0
1 1
.names h_u_cla32_and7013_y0 h_u_cla32_and7015_h_u_cla32_and7013_y0
1 1
.subckt and_gate _a=h_u_cla32_and7015_h_u_cla32_and7014_y0 _b=h_u_cla32_and7015_h_u_cla32_and7013_y0 _y0=h_u_cla32_and7015_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and7016_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and7016_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and7016_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and7016_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and7016_y0
.names h_u_cla32_and7016_y0 h_u_cla32_and7017_h_u_cla32_and7016_y0
1 1
.names h_u_cla32_and7015_y0 h_u_cla32_and7017_h_u_cla32_and7015_y0
1 1
.subckt and_gate _a=h_u_cla32_and7017_h_u_cla32_and7016_y0 _b=h_u_cla32_and7017_h_u_cla32_and7015_y0 _y0=h_u_cla32_and7017_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and7018_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and7018_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and7018_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and7018_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and7018_y0
.names h_u_cla32_and7018_y0 h_u_cla32_and7019_h_u_cla32_and7018_y0
1 1
.names h_u_cla32_and7017_y0 h_u_cla32_and7019_h_u_cla32_and7017_y0
1 1
.subckt and_gate _a=h_u_cla32_and7019_h_u_cla32_and7018_y0 _b=h_u_cla32_and7019_h_u_cla32_and7017_y0 _y0=h_u_cla32_and7019_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and7020_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and7020_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and7020_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and7020_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and7020_y0
.names h_u_cla32_and7020_y0 h_u_cla32_and7021_h_u_cla32_and7020_y0
1 1
.names h_u_cla32_and7019_y0 h_u_cla32_and7021_h_u_cla32_and7019_y0
1 1
.subckt and_gate _a=h_u_cla32_and7021_h_u_cla32_and7020_y0 _b=h_u_cla32_and7021_h_u_cla32_and7019_y0 _y0=h_u_cla32_and7021_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and7022_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and7022_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and7022_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and7022_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and7022_y0
.names h_u_cla32_and7022_y0 h_u_cla32_and7023_h_u_cla32_and7022_y0
1 1
.names h_u_cla32_and7021_y0 h_u_cla32_and7023_h_u_cla32_and7021_y0
1 1
.subckt and_gate _a=h_u_cla32_and7023_h_u_cla32_and7022_y0 _b=h_u_cla32_and7023_h_u_cla32_and7021_y0 _y0=h_u_cla32_and7023_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and7024_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and7024_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and7024_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and7024_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and7024_y0
.names h_u_cla32_and7024_y0 h_u_cla32_and7025_h_u_cla32_and7024_y0
1 1
.names h_u_cla32_and7023_y0 h_u_cla32_and7025_h_u_cla32_and7023_y0
1 1
.subckt and_gate _a=h_u_cla32_and7025_h_u_cla32_and7024_y0 _b=h_u_cla32_and7025_h_u_cla32_and7023_y0 _y0=h_u_cla32_and7025_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and7026_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and7026_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and7026_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and7026_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and7026_y0
.names h_u_cla32_and7026_y0 h_u_cla32_and7027_h_u_cla32_and7026_y0
1 1
.names h_u_cla32_and7025_y0 h_u_cla32_and7027_h_u_cla32_and7025_y0
1 1
.subckt and_gate _a=h_u_cla32_and7027_h_u_cla32_and7026_y0 _b=h_u_cla32_and7027_h_u_cla32_and7025_y0 _y0=h_u_cla32_and7027_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and7028_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and7028_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and7028_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and7028_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and7028_y0
.names h_u_cla32_and7028_y0 h_u_cla32_and7029_h_u_cla32_and7028_y0
1 1
.names h_u_cla32_and7027_y0 h_u_cla32_and7029_h_u_cla32_and7027_y0
1 1
.subckt and_gate _a=h_u_cla32_and7029_h_u_cla32_and7028_y0 _b=h_u_cla32_and7029_h_u_cla32_and7027_y0 _y0=h_u_cla32_and7029_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and7030_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and7030_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and7030_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and7030_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and7030_y0
.names h_u_cla32_and7030_y0 h_u_cla32_and7031_h_u_cla32_and7030_y0
1 1
.names h_u_cla32_and7029_y0 h_u_cla32_and7031_h_u_cla32_and7029_y0
1 1
.subckt and_gate _a=h_u_cla32_and7031_h_u_cla32_and7030_y0 _b=h_u_cla32_and7031_h_u_cla32_and7029_y0 _y0=h_u_cla32_and7031_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and7032_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and7032_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and7032_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and7032_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and7032_y0
.names h_u_cla32_and7032_y0 h_u_cla32_and7033_h_u_cla32_and7032_y0
1 1
.names h_u_cla32_and7031_y0 h_u_cla32_and7033_h_u_cla32_and7031_y0
1 1
.subckt and_gate _a=h_u_cla32_and7033_h_u_cla32_and7032_y0 _b=h_u_cla32_and7033_h_u_cla32_and7031_y0 _y0=h_u_cla32_and7033_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and7034_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and7034_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and7034_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and7034_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and7034_y0
.names h_u_cla32_and7034_y0 h_u_cla32_and7035_h_u_cla32_and7034_y0
1 1
.names h_u_cla32_and7033_y0 h_u_cla32_and7035_h_u_cla32_and7033_y0
1 1
.subckt and_gate _a=h_u_cla32_and7035_h_u_cla32_and7034_y0 _b=h_u_cla32_and7035_h_u_cla32_and7033_y0 _y0=h_u_cla32_and7035_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and7036_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and7036_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and7036_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and7036_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and7036_y0
.names h_u_cla32_and7036_y0 h_u_cla32_and7037_h_u_cla32_and7036_y0
1 1
.names h_u_cla32_and7035_y0 h_u_cla32_and7037_h_u_cla32_and7035_y0
1 1
.subckt and_gate _a=h_u_cla32_and7037_h_u_cla32_and7036_y0 _b=h_u_cla32_and7037_h_u_cla32_and7035_y0 _y0=h_u_cla32_and7037_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and7038_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7038_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7038_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and7038_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7038_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and7039_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7039_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7039_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and7039_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7039_y0
.names h_u_cla32_and7039_y0 h_u_cla32_and7040_h_u_cla32_and7039_y0
1 1
.names h_u_cla32_and7038_y0 h_u_cla32_and7040_h_u_cla32_and7038_y0
1 1
.subckt and_gate _a=h_u_cla32_and7040_h_u_cla32_and7039_y0 _b=h_u_cla32_and7040_h_u_cla32_and7038_y0 _y0=h_u_cla32_and7040_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and7041_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7041_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7041_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and7041_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7041_y0
.names h_u_cla32_and7041_y0 h_u_cla32_and7042_h_u_cla32_and7041_y0
1 1
.names h_u_cla32_and7040_y0 h_u_cla32_and7042_h_u_cla32_and7040_y0
1 1
.subckt and_gate _a=h_u_cla32_and7042_h_u_cla32_and7041_y0 _b=h_u_cla32_and7042_h_u_cla32_and7040_y0 _y0=h_u_cla32_and7042_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and7043_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7043_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7043_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and7043_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7043_y0
.names h_u_cla32_and7043_y0 h_u_cla32_and7044_h_u_cla32_and7043_y0
1 1
.names h_u_cla32_and7042_y0 h_u_cla32_and7044_h_u_cla32_and7042_y0
1 1
.subckt and_gate _a=h_u_cla32_and7044_h_u_cla32_and7043_y0 _b=h_u_cla32_and7044_h_u_cla32_and7042_y0 _y0=h_u_cla32_and7044_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and7045_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7045_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7045_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and7045_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7045_y0
.names h_u_cla32_and7045_y0 h_u_cla32_and7046_h_u_cla32_and7045_y0
1 1
.names h_u_cla32_and7044_y0 h_u_cla32_and7046_h_u_cla32_and7044_y0
1 1
.subckt and_gate _a=h_u_cla32_and7046_h_u_cla32_and7045_y0 _b=h_u_cla32_and7046_h_u_cla32_and7044_y0 _y0=h_u_cla32_and7046_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and7047_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7047_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7047_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and7047_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7047_y0
.names h_u_cla32_and7047_y0 h_u_cla32_and7048_h_u_cla32_and7047_y0
1 1
.names h_u_cla32_and7046_y0 h_u_cla32_and7048_h_u_cla32_and7046_y0
1 1
.subckt and_gate _a=h_u_cla32_and7048_h_u_cla32_and7047_y0 _b=h_u_cla32_and7048_h_u_cla32_and7046_y0 _y0=h_u_cla32_and7048_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and7049_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7049_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7049_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and7049_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7049_y0
.names h_u_cla32_and7049_y0 h_u_cla32_and7050_h_u_cla32_and7049_y0
1 1
.names h_u_cla32_and7048_y0 h_u_cla32_and7050_h_u_cla32_and7048_y0
1 1
.subckt and_gate _a=h_u_cla32_and7050_h_u_cla32_and7049_y0 _b=h_u_cla32_and7050_h_u_cla32_and7048_y0 _y0=h_u_cla32_and7050_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and7051_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7051_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7051_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and7051_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7051_y0
.names h_u_cla32_and7051_y0 h_u_cla32_and7052_h_u_cla32_and7051_y0
1 1
.names h_u_cla32_and7050_y0 h_u_cla32_and7052_h_u_cla32_and7050_y0
1 1
.subckt and_gate _a=h_u_cla32_and7052_h_u_cla32_and7051_y0 _b=h_u_cla32_and7052_h_u_cla32_and7050_y0 _y0=h_u_cla32_and7052_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and7053_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7053_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7053_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and7053_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7053_y0
.names h_u_cla32_and7053_y0 h_u_cla32_and7054_h_u_cla32_and7053_y0
1 1
.names h_u_cla32_and7052_y0 h_u_cla32_and7054_h_u_cla32_and7052_y0
1 1
.subckt and_gate _a=h_u_cla32_and7054_h_u_cla32_and7053_y0 _b=h_u_cla32_and7054_h_u_cla32_and7052_y0 _y0=h_u_cla32_and7054_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and7055_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7055_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7055_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and7055_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7055_y0
.names h_u_cla32_and7055_y0 h_u_cla32_and7056_h_u_cla32_and7055_y0
1 1
.names h_u_cla32_and7054_y0 h_u_cla32_and7056_h_u_cla32_and7054_y0
1 1
.subckt and_gate _a=h_u_cla32_and7056_h_u_cla32_and7055_y0 _b=h_u_cla32_and7056_h_u_cla32_and7054_y0 _y0=h_u_cla32_and7056_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and7057_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7057_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7057_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and7057_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7057_y0
.names h_u_cla32_and7057_y0 h_u_cla32_and7058_h_u_cla32_and7057_y0
1 1
.names h_u_cla32_and7056_y0 h_u_cla32_and7058_h_u_cla32_and7056_y0
1 1
.subckt and_gate _a=h_u_cla32_and7058_h_u_cla32_and7057_y0 _b=h_u_cla32_and7058_h_u_cla32_and7056_y0 _y0=h_u_cla32_and7058_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and7059_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7059_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7059_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and7059_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7059_y0
.names h_u_cla32_and7059_y0 h_u_cla32_and7060_h_u_cla32_and7059_y0
1 1
.names h_u_cla32_and7058_y0 h_u_cla32_and7060_h_u_cla32_and7058_y0
1 1
.subckt and_gate _a=h_u_cla32_and7060_h_u_cla32_and7059_y0 _b=h_u_cla32_and7060_h_u_cla32_and7058_y0 _y0=h_u_cla32_and7060_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and7061_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7061_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7061_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and7061_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7061_y0
.names h_u_cla32_and7061_y0 h_u_cla32_and7062_h_u_cla32_and7061_y0
1 1
.names h_u_cla32_and7060_y0 h_u_cla32_and7062_h_u_cla32_and7060_y0
1 1
.subckt and_gate _a=h_u_cla32_and7062_h_u_cla32_and7061_y0 _b=h_u_cla32_and7062_h_u_cla32_and7060_y0 _y0=h_u_cla32_and7062_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and7063_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7063_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7063_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and7063_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7063_y0
.names h_u_cla32_and7063_y0 h_u_cla32_and7064_h_u_cla32_and7063_y0
1 1
.names h_u_cla32_and7062_y0 h_u_cla32_and7064_h_u_cla32_and7062_y0
1 1
.subckt and_gate _a=h_u_cla32_and7064_h_u_cla32_and7063_y0 _b=h_u_cla32_and7064_h_u_cla32_and7062_y0 _y0=h_u_cla32_and7064_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and7065_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7065_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7065_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and7065_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7065_y0
.names h_u_cla32_and7065_y0 h_u_cla32_and7066_h_u_cla32_and7065_y0
1 1
.names h_u_cla32_and7064_y0 h_u_cla32_and7066_h_u_cla32_and7064_y0
1 1
.subckt and_gate _a=h_u_cla32_and7066_h_u_cla32_and7065_y0 _b=h_u_cla32_and7066_h_u_cla32_and7064_y0 _y0=h_u_cla32_and7066_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and7067_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7067_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7067_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and7067_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7067_y0
.names h_u_cla32_and7067_y0 h_u_cla32_and7068_h_u_cla32_and7067_y0
1 1
.names h_u_cla32_and7066_y0 h_u_cla32_and7068_h_u_cla32_and7066_y0
1 1
.subckt and_gate _a=h_u_cla32_and7068_h_u_cla32_and7067_y0 _b=h_u_cla32_and7068_h_u_cla32_and7066_y0 _y0=h_u_cla32_and7068_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and7069_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7069_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7069_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and7069_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7069_y0
.names h_u_cla32_and7069_y0 h_u_cla32_and7070_h_u_cla32_and7069_y0
1 1
.names h_u_cla32_and7068_y0 h_u_cla32_and7070_h_u_cla32_and7068_y0
1 1
.subckt and_gate _a=h_u_cla32_and7070_h_u_cla32_and7069_y0 _b=h_u_cla32_and7070_h_u_cla32_and7068_y0 _y0=h_u_cla32_and7070_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and7071_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7071_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7071_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and7071_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7071_y0
.names h_u_cla32_and7071_y0 h_u_cla32_and7072_h_u_cla32_and7071_y0
1 1
.names h_u_cla32_and7070_y0 h_u_cla32_and7072_h_u_cla32_and7070_y0
1 1
.subckt and_gate _a=h_u_cla32_and7072_h_u_cla32_and7071_y0 _b=h_u_cla32_and7072_h_u_cla32_and7070_y0 _y0=h_u_cla32_and7072_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and7073_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7073_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7073_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and7073_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7073_y0
.names h_u_cla32_and7073_y0 h_u_cla32_and7074_h_u_cla32_and7073_y0
1 1
.names h_u_cla32_and7072_y0 h_u_cla32_and7074_h_u_cla32_and7072_y0
1 1
.subckt and_gate _a=h_u_cla32_and7074_h_u_cla32_and7073_y0 _b=h_u_cla32_and7074_h_u_cla32_and7072_y0 _y0=h_u_cla32_and7074_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and7075_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7075_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7075_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and7075_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7075_y0
.names h_u_cla32_and7075_y0 h_u_cla32_and7076_h_u_cla32_and7075_y0
1 1
.names h_u_cla32_and7074_y0 h_u_cla32_and7076_h_u_cla32_and7074_y0
1 1
.subckt and_gate _a=h_u_cla32_and7076_h_u_cla32_and7075_y0 _b=h_u_cla32_and7076_h_u_cla32_and7074_y0 _y0=h_u_cla32_and7076_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and7077_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7077_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7077_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and7077_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7077_y0
.names h_u_cla32_and7077_y0 h_u_cla32_and7078_h_u_cla32_and7077_y0
1 1
.names h_u_cla32_and7076_y0 h_u_cla32_and7078_h_u_cla32_and7076_y0
1 1
.subckt and_gate _a=h_u_cla32_and7078_h_u_cla32_and7077_y0 _b=h_u_cla32_and7078_h_u_cla32_and7076_y0 _y0=h_u_cla32_and7078_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and7079_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7079_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7079_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and7079_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7079_y0
.names h_u_cla32_and7079_y0 h_u_cla32_and7080_h_u_cla32_and7079_y0
1 1
.names h_u_cla32_and7078_y0 h_u_cla32_and7080_h_u_cla32_and7078_y0
1 1
.subckt and_gate _a=h_u_cla32_and7080_h_u_cla32_and7079_y0 _b=h_u_cla32_and7080_h_u_cla32_and7078_y0 _y0=h_u_cla32_and7080_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and7081_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7081_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7081_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and7081_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7081_y0
.names h_u_cla32_and7081_y0 h_u_cla32_and7082_h_u_cla32_and7081_y0
1 1
.names h_u_cla32_and7080_y0 h_u_cla32_and7082_h_u_cla32_and7080_y0
1 1
.subckt and_gate _a=h_u_cla32_and7082_h_u_cla32_and7081_y0 _b=h_u_cla32_and7082_h_u_cla32_and7080_y0 _y0=h_u_cla32_and7082_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and7083_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7083_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7083_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and7083_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7083_y0
.names h_u_cla32_and7083_y0 h_u_cla32_and7084_h_u_cla32_and7083_y0
1 1
.names h_u_cla32_and7082_y0 h_u_cla32_and7084_h_u_cla32_and7082_y0
1 1
.subckt and_gate _a=h_u_cla32_and7084_h_u_cla32_and7083_y0 _b=h_u_cla32_and7084_h_u_cla32_and7082_y0 _y0=h_u_cla32_and7084_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and7085_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7085_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7085_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and7085_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7085_y0
.names h_u_cla32_and7085_y0 h_u_cla32_and7086_h_u_cla32_and7085_y0
1 1
.names h_u_cla32_and7084_y0 h_u_cla32_and7086_h_u_cla32_and7084_y0
1 1
.subckt and_gate _a=h_u_cla32_and7086_h_u_cla32_and7085_y0 _b=h_u_cla32_and7086_h_u_cla32_and7084_y0 _y0=h_u_cla32_and7086_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and7087_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7087_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7087_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and7087_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7087_y0
.names h_u_cla32_and7087_y0 h_u_cla32_and7088_h_u_cla32_and7087_y0
1 1
.names h_u_cla32_and7086_y0 h_u_cla32_and7088_h_u_cla32_and7086_y0
1 1
.subckt and_gate _a=h_u_cla32_and7088_h_u_cla32_and7087_y0 _b=h_u_cla32_and7088_h_u_cla32_and7086_y0 _y0=h_u_cla32_and7088_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and7089_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7089_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7089_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and7089_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7089_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and7090_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7090_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7090_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and7090_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7090_y0
.names h_u_cla32_and7090_y0 h_u_cla32_and7091_h_u_cla32_and7090_y0
1 1
.names h_u_cla32_and7089_y0 h_u_cla32_and7091_h_u_cla32_and7089_y0
1 1
.subckt and_gate _a=h_u_cla32_and7091_h_u_cla32_and7090_y0 _b=h_u_cla32_and7091_h_u_cla32_and7089_y0 _y0=h_u_cla32_and7091_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and7092_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7092_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7092_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and7092_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7092_y0
.names h_u_cla32_and7092_y0 h_u_cla32_and7093_h_u_cla32_and7092_y0
1 1
.names h_u_cla32_and7091_y0 h_u_cla32_and7093_h_u_cla32_and7091_y0
1 1
.subckt and_gate _a=h_u_cla32_and7093_h_u_cla32_and7092_y0 _b=h_u_cla32_and7093_h_u_cla32_and7091_y0 _y0=h_u_cla32_and7093_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and7094_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7094_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7094_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and7094_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7094_y0
.names h_u_cla32_and7094_y0 h_u_cla32_and7095_h_u_cla32_and7094_y0
1 1
.names h_u_cla32_and7093_y0 h_u_cla32_and7095_h_u_cla32_and7093_y0
1 1
.subckt and_gate _a=h_u_cla32_and7095_h_u_cla32_and7094_y0 _b=h_u_cla32_and7095_h_u_cla32_and7093_y0 _y0=h_u_cla32_and7095_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and7096_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7096_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7096_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and7096_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7096_y0
.names h_u_cla32_and7096_y0 h_u_cla32_and7097_h_u_cla32_and7096_y0
1 1
.names h_u_cla32_and7095_y0 h_u_cla32_and7097_h_u_cla32_and7095_y0
1 1
.subckt and_gate _a=h_u_cla32_and7097_h_u_cla32_and7096_y0 _b=h_u_cla32_and7097_h_u_cla32_and7095_y0 _y0=h_u_cla32_and7097_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and7098_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7098_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7098_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and7098_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7098_y0
.names h_u_cla32_and7098_y0 h_u_cla32_and7099_h_u_cla32_and7098_y0
1 1
.names h_u_cla32_and7097_y0 h_u_cla32_and7099_h_u_cla32_and7097_y0
1 1
.subckt and_gate _a=h_u_cla32_and7099_h_u_cla32_and7098_y0 _b=h_u_cla32_and7099_h_u_cla32_and7097_y0 _y0=h_u_cla32_and7099_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and7100_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7100_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7100_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and7100_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7100_y0
.names h_u_cla32_and7100_y0 h_u_cla32_and7101_h_u_cla32_and7100_y0
1 1
.names h_u_cla32_and7099_y0 h_u_cla32_and7101_h_u_cla32_and7099_y0
1 1
.subckt and_gate _a=h_u_cla32_and7101_h_u_cla32_and7100_y0 _b=h_u_cla32_and7101_h_u_cla32_and7099_y0 _y0=h_u_cla32_and7101_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and7102_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7102_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7102_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and7102_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7102_y0
.names h_u_cla32_and7102_y0 h_u_cla32_and7103_h_u_cla32_and7102_y0
1 1
.names h_u_cla32_and7101_y0 h_u_cla32_and7103_h_u_cla32_and7101_y0
1 1
.subckt and_gate _a=h_u_cla32_and7103_h_u_cla32_and7102_y0 _b=h_u_cla32_and7103_h_u_cla32_and7101_y0 _y0=h_u_cla32_and7103_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and7104_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7104_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7104_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and7104_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7104_y0
.names h_u_cla32_and7104_y0 h_u_cla32_and7105_h_u_cla32_and7104_y0
1 1
.names h_u_cla32_and7103_y0 h_u_cla32_and7105_h_u_cla32_and7103_y0
1 1
.subckt and_gate _a=h_u_cla32_and7105_h_u_cla32_and7104_y0 _b=h_u_cla32_and7105_h_u_cla32_and7103_y0 _y0=h_u_cla32_and7105_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and7106_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7106_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7106_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and7106_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7106_y0
.names h_u_cla32_and7106_y0 h_u_cla32_and7107_h_u_cla32_and7106_y0
1 1
.names h_u_cla32_and7105_y0 h_u_cla32_and7107_h_u_cla32_and7105_y0
1 1
.subckt and_gate _a=h_u_cla32_and7107_h_u_cla32_and7106_y0 _b=h_u_cla32_and7107_h_u_cla32_and7105_y0 _y0=h_u_cla32_and7107_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and7108_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7108_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7108_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and7108_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7108_y0
.names h_u_cla32_and7108_y0 h_u_cla32_and7109_h_u_cla32_and7108_y0
1 1
.names h_u_cla32_and7107_y0 h_u_cla32_and7109_h_u_cla32_and7107_y0
1 1
.subckt and_gate _a=h_u_cla32_and7109_h_u_cla32_and7108_y0 _b=h_u_cla32_and7109_h_u_cla32_and7107_y0 _y0=h_u_cla32_and7109_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and7110_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7110_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7110_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and7110_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7110_y0
.names h_u_cla32_and7110_y0 h_u_cla32_and7111_h_u_cla32_and7110_y0
1 1
.names h_u_cla32_and7109_y0 h_u_cla32_and7111_h_u_cla32_and7109_y0
1 1
.subckt and_gate _a=h_u_cla32_and7111_h_u_cla32_and7110_y0 _b=h_u_cla32_and7111_h_u_cla32_and7109_y0 _y0=h_u_cla32_and7111_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and7112_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7112_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7112_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and7112_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7112_y0
.names h_u_cla32_and7112_y0 h_u_cla32_and7113_h_u_cla32_and7112_y0
1 1
.names h_u_cla32_and7111_y0 h_u_cla32_and7113_h_u_cla32_and7111_y0
1 1
.subckt and_gate _a=h_u_cla32_and7113_h_u_cla32_and7112_y0 _b=h_u_cla32_and7113_h_u_cla32_and7111_y0 _y0=h_u_cla32_and7113_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and7114_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7114_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7114_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and7114_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7114_y0
.names h_u_cla32_and7114_y0 h_u_cla32_and7115_h_u_cla32_and7114_y0
1 1
.names h_u_cla32_and7113_y0 h_u_cla32_and7115_h_u_cla32_and7113_y0
1 1
.subckt and_gate _a=h_u_cla32_and7115_h_u_cla32_and7114_y0 _b=h_u_cla32_and7115_h_u_cla32_and7113_y0 _y0=h_u_cla32_and7115_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and7116_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7116_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7116_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and7116_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7116_y0
.names h_u_cla32_and7116_y0 h_u_cla32_and7117_h_u_cla32_and7116_y0
1 1
.names h_u_cla32_and7115_y0 h_u_cla32_and7117_h_u_cla32_and7115_y0
1 1
.subckt and_gate _a=h_u_cla32_and7117_h_u_cla32_and7116_y0 _b=h_u_cla32_and7117_h_u_cla32_and7115_y0 _y0=h_u_cla32_and7117_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and7118_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7118_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7118_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and7118_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7118_y0
.names h_u_cla32_and7118_y0 h_u_cla32_and7119_h_u_cla32_and7118_y0
1 1
.names h_u_cla32_and7117_y0 h_u_cla32_and7119_h_u_cla32_and7117_y0
1 1
.subckt and_gate _a=h_u_cla32_and7119_h_u_cla32_and7118_y0 _b=h_u_cla32_and7119_h_u_cla32_and7117_y0 _y0=h_u_cla32_and7119_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and7120_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7120_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7120_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and7120_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7120_y0
.names h_u_cla32_and7120_y0 h_u_cla32_and7121_h_u_cla32_and7120_y0
1 1
.names h_u_cla32_and7119_y0 h_u_cla32_and7121_h_u_cla32_and7119_y0
1 1
.subckt and_gate _a=h_u_cla32_and7121_h_u_cla32_and7120_y0 _b=h_u_cla32_and7121_h_u_cla32_and7119_y0 _y0=h_u_cla32_and7121_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and7122_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7122_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7122_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and7122_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7122_y0
.names h_u_cla32_and7122_y0 h_u_cla32_and7123_h_u_cla32_and7122_y0
1 1
.names h_u_cla32_and7121_y0 h_u_cla32_and7123_h_u_cla32_and7121_y0
1 1
.subckt and_gate _a=h_u_cla32_and7123_h_u_cla32_and7122_y0 _b=h_u_cla32_and7123_h_u_cla32_and7121_y0 _y0=h_u_cla32_and7123_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and7124_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7124_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7124_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and7124_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7124_y0
.names h_u_cla32_and7124_y0 h_u_cla32_and7125_h_u_cla32_and7124_y0
1 1
.names h_u_cla32_and7123_y0 h_u_cla32_and7125_h_u_cla32_and7123_y0
1 1
.subckt and_gate _a=h_u_cla32_and7125_h_u_cla32_and7124_y0 _b=h_u_cla32_and7125_h_u_cla32_and7123_y0 _y0=h_u_cla32_and7125_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and7126_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7126_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7126_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and7126_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7126_y0
.names h_u_cla32_and7126_y0 h_u_cla32_and7127_h_u_cla32_and7126_y0
1 1
.names h_u_cla32_and7125_y0 h_u_cla32_and7127_h_u_cla32_and7125_y0
1 1
.subckt and_gate _a=h_u_cla32_and7127_h_u_cla32_and7126_y0 _b=h_u_cla32_and7127_h_u_cla32_and7125_y0 _y0=h_u_cla32_and7127_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and7128_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7128_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7128_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and7128_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7128_y0
.names h_u_cla32_and7128_y0 h_u_cla32_and7129_h_u_cla32_and7128_y0
1 1
.names h_u_cla32_and7127_y0 h_u_cla32_and7129_h_u_cla32_and7127_y0
1 1
.subckt and_gate _a=h_u_cla32_and7129_h_u_cla32_and7128_y0 _b=h_u_cla32_and7129_h_u_cla32_and7127_y0 _y0=h_u_cla32_and7129_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and7130_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7130_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7130_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and7130_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7130_y0
.names h_u_cla32_and7130_y0 h_u_cla32_and7131_h_u_cla32_and7130_y0
1 1
.names h_u_cla32_and7129_y0 h_u_cla32_and7131_h_u_cla32_and7129_y0
1 1
.subckt and_gate _a=h_u_cla32_and7131_h_u_cla32_and7130_y0 _b=h_u_cla32_and7131_h_u_cla32_and7129_y0 _y0=h_u_cla32_and7131_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and7132_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7132_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7132_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and7132_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7132_y0
.names h_u_cla32_and7132_y0 h_u_cla32_and7133_h_u_cla32_and7132_y0
1 1
.names h_u_cla32_and7131_y0 h_u_cla32_and7133_h_u_cla32_and7131_y0
1 1
.subckt and_gate _a=h_u_cla32_and7133_h_u_cla32_and7132_y0 _b=h_u_cla32_and7133_h_u_cla32_and7131_y0 _y0=h_u_cla32_and7133_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and7134_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7134_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7134_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and7134_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7134_y0
.names h_u_cla32_and7134_y0 h_u_cla32_and7135_h_u_cla32_and7134_y0
1 1
.names h_u_cla32_and7133_y0 h_u_cla32_and7135_h_u_cla32_and7133_y0
1 1
.subckt and_gate _a=h_u_cla32_and7135_h_u_cla32_and7134_y0 _b=h_u_cla32_and7135_h_u_cla32_and7133_y0 _y0=h_u_cla32_and7135_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and7136_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7136_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7136_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and7136_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7136_y0
.names h_u_cla32_and7136_y0 h_u_cla32_and7137_h_u_cla32_and7136_y0
1 1
.names h_u_cla32_and7135_y0 h_u_cla32_and7137_h_u_cla32_and7135_y0
1 1
.subckt and_gate _a=h_u_cla32_and7137_h_u_cla32_and7136_y0 _b=h_u_cla32_and7137_h_u_cla32_and7135_y0 _y0=h_u_cla32_and7137_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and7138_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and7138_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and7138_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and7138_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and7138_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and7139_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and7139_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and7139_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and7139_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and7139_y0
.names h_u_cla32_and7139_y0 h_u_cla32_and7140_h_u_cla32_and7139_y0
1 1
.names h_u_cla32_and7138_y0 h_u_cla32_and7140_h_u_cla32_and7138_y0
1 1
.subckt and_gate _a=h_u_cla32_and7140_h_u_cla32_and7139_y0 _b=h_u_cla32_and7140_h_u_cla32_and7138_y0 _y0=h_u_cla32_and7140_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and7141_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and7141_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and7141_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and7141_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and7141_y0
.names h_u_cla32_and7141_y0 h_u_cla32_and7142_h_u_cla32_and7141_y0
1 1
.names h_u_cla32_and7140_y0 h_u_cla32_and7142_h_u_cla32_and7140_y0
1 1
.subckt and_gate _a=h_u_cla32_and7142_h_u_cla32_and7141_y0 _b=h_u_cla32_and7142_h_u_cla32_and7140_y0 _y0=h_u_cla32_and7142_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and7143_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and7143_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and7143_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and7143_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and7143_y0
.names h_u_cla32_and7143_y0 h_u_cla32_and7144_h_u_cla32_and7143_y0
1 1
.names h_u_cla32_and7142_y0 h_u_cla32_and7144_h_u_cla32_and7142_y0
1 1
.subckt and_gate _a=h_u_cla32_and7144_h_u_cla32_and7143_y0 _b=h_u_cla32_and7144_h_u_cla32_and7142_y0 _y0=h_u_cla32_and7144_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and7145_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and7145_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and7145_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and7145_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and7145_y0
.names h_u_cla32_and7145_y0 h_u_cla32_and7146_h_u_cla32_and7145_y0
1 1
.names h_u_cla32_and7144_y0 h_u_cla32_and7146_h_u_cla32_and7144_y0
1 1
.subckt and_gate _a=h_u_cla32_and7146_h_u_cla32_and7145_y0 _b=h_u_cla32_and7146_h_u_cla32_and7144_y0 _y0=h_u_cla32_and7146_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and7147_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and7147_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and7147_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and7147_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and7147_y0
.names h_u_cla32_and7147_y0 h_u_cla32_and7148_h_u_cla32_and7147_y0
1 1
.names h_u_cla32_and7146_y0 h_u_cla32_and7148_h_u_cla32_and7146_y0
1 1
.subckt and_gate _a=h_u_cla32_and7148_h_u_cla32_and7147_y0 _b=h_u_cla32_and7148_h_u_cla32_and7146_y0 _y0=h_u_cla32_and7148_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and7149_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and7149_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and7149_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and7149_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and7149_y0
.names h_u_cla32_and7149_y0 h_u_cla32_and7150_h_u_cla32_and7149_y0
1 1
.names h_u_cla32_and7148_y0 h_u_cla32_and7150_h_u_cla32_and7148_y0
1 1
.subckt and_gate _a=h_u_cla32_and7150_h_u_cla32_and7149_y0 _b=h_u_cla32_and7150_h_u_cla32_and7148_y0 _y0=h_u_cla32_and7150_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and7151_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and7151_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and7151_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and7151_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and7151_y0
.names h_u_cla32_and7151_y0 h_u_cla32_and7152_h_u_cla32_and7151_y0
1 1
.names h_u_cla32_and7150_y0 h_u_cla32_and7152_h_u_cla32_and7150_y0
1 1
.subckt and_gate _a=h_u_cla32_and7152_h_u_cla32_and7151_y0 _b=h_u_cla32_and7152_h_u_cla32_and7150_y0 _y0=h_u_cla32_and7152_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and7153_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and7153_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and7153_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and7153_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and7153_y0
.names h_u_cla32_and7153_y0 h_u_cla32_and7154_h_u_cla32_and7153_y0
1 1
.names h_u_cla32_and7152_y0 h_u_cla32_and7154_h_u_cla32_and7152_y0
1 1
.subckt and_gate _a=h_u_cla32_and7154_h_u_cla32_and7153_y0 _b=h_u_cla32_and7154_h_u_cla32_and7152_y0 _y0=h_u_cla32_and7154_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and7155_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and7155_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and7155_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and7155_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and7155_y0
.names h_u_cla32_and7155_y0 h_u_cla32_and7156_h_u_cla32_and7155_y0
1 1
.names h_u_cla32_and7154_y0 h_u_cla32_and7156_h_u_cla32_and7154_y0
1 1
.subckt and_gate _a=h_u_cla32_and7156_h_u_cla32_and7155_y0 _b=h_u_cla32_and7156_h_u_cla32_and7154_y0 _y0=h_u_cla32_and7156_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and7157_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and7157_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and7157_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and7157_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and7157_y0
.names h_u_cla32_and7157_y0 h_u_cla32_and7158_h_u_cla32_and7157_y0
1 1
.names h_u_cla32_and7156_y0 h_u_cla32_and7158_h_u_cla32_and7156_y0
1 1
.subckt and_gate _a=h_u_cla32_and7158_h_u_cla32_and7157_y0 _b=h_u_cla32_and7158_h_u_cla32_and7156_y0 _y0=h_u_cla32_and7158_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and7159_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and7159_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and7159_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and7159_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and7159_y0
.names h_u_cla32_and7159_y0 h_u_cla32_and7160_h_u_cla32_and7159_y0
1 1
.names h_u_cla32_and7158_y0 h_u_cla32_and7160_h_u_cla32_and7158_y0
1 1
.subckt and_gate _a=h_u_cla32_and7160_h_u_cla32_and7159_y0 _b=h_u_cla32_and7160_h_u_cla32_and7158_y0 _y0=h_u_cla32_and7160_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and7161_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and7161_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and7161_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and7161_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and7161_y0
.names h_u_cla32_and7161_y0 h_u_cla32_and7162_h_u_cla32_and7161_y0
1 1
.names h_u_cla32_and7160_y0 h_u_cla32_and7162_h_u_cla32_and7160_y0
1 1
.subckt and_gate _a=h_u_cla32_and7162_h_u_cla32_and7161_y0 _b=h_u_cla32_and7162_h_u_cla32_and7160_y0 _y0=h_u_cla32_and7162_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and7163_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and7163_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and7163_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and7163_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and7163_y0
.names h_u_cla32_and7163_y0 h_u_cla32_and7164_h_u_cla32_and7163_y0
1 1
.names h_u_cla32_and7162_y0 h_u_cla32_and7164_h_u_cla32_and7162_y0
1 1
.subckt and_gate _a=h_u_cla32_and7164_h_u_cla32_and7163_y0 _b=h_u_cla32_and7164_h_u_cla32_and7162_y0 _y0=h_u_cla32_and7164_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and7165_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and7165_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and7165_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and7165_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and7165_y0
.names h_u_cla32_and7165_y0 h_u_cla32_and7166_h_u_cla32_and7165_y0
1 1
.names h_u_cla32_and7164_y0 h_u_cla32_and7166_h_u_cla32_and7164_y0
1 1
.subckt and_gate _a=h_u_cla32_and7166_h_u_cla32_and7165_y0 _b=h_u_cla32_and7166_h_u_cla32_and7164_y0 _y0=h_u_cla32_and7166_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and7167_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and7167_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and7167_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and7167_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and7167_y0
.names h_u_cla32_and7167_y0 h_u_cla32_and7168_h_u_cla32_and7167_y0
1 1
.names h_u_cla32_and7166_y0 h_u_cla32_and7168_h_u_cla32_and7166_y0
1 1
.subckt and_gate _a=h_u_cla32_and7168_h_u_cla32_and7167_y0 _b=h_u_cla32_and7168_h_u_cla32_and7166_y0 _y0=h_u_cla32_and7168_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and7169_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and7169_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and7169_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and7169_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and7169_y0
.names h_u_cla32_and7169_y0 h_u_cla32_and7170_h_u_cla32_and7169_y0
1 1
.names h_u_cla32_and7168_y0 h_u_cla32_and7170_h_u_cla32_and7168_y0
1 1
.subckt and_gate _a=h_u_cla32_and7170_h_u_cla32_and7169_y0 _b=h_u_cla32_and7170_h_u_cla32_and7168_y0 _y0=h_u_cla32_and7170_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and7171_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and7171_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and7171_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and7171_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and7171_y0
.names h_u_cla32_and7171_y0 h_u_cla32_and7172_h_u_cla32_and7171_y0
1 1
.names h_u_cla32_and7170_y0 h_u_cla32_and7172_h_u_cla32_and7170_y0
1 1
.subckt and_gate _a=h_u_cla32_and7172_h_u_cla32_and7171_y0 _b=h_u_cla32_and7172_h_u_cla32_and7170_y0 _y0=h_u_cla32_and7172_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and7173_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and7173_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and7173_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and7173_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and7173_y0
.names h_u_cla32_and7173_y0 h_u_cla32_and7174_h_u_cla32_and7173_y0
1 1
.names h_u_cla32_and7172_y0 h_u_cla32_and7174_h_u_cla32_and7172_y0
1 1
.subckt and_gate _a=h_u_cla32_and7174_h_u_cla32_and7173_y0 _b=h_u_cla32_and7174_h_u_cla32_and7172_y0 _y0=h_u_cla32_and7174_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and7175_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and7175_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and7175_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and7175_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and7175_y0
.names h_u_cla32_and7175_y0 h_u_cla32_and7176_h_u_cla32_and7175_y0
1 1
.names h_u_cla32_and7174_y0 h_u_cla32_and7176_h_u_cla32_and7174_y0
1 1
.subckt and_gate _a=h_u_cla32_and7176_h_u_cla32_and7175_y0 _b=h_u_cla32_and7176_h_u_cla32_and7174_y0 _y0=h_u_cla32_and7176_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and7177_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and7177_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and7177_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and7177_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and7177_y0
.names h_u_cla32_and7177_y0 h_u_cla32_and7178_h_u_cla32_and7177_y0
1 1
.names h_u_cla32_and7176_y0 h_u_cla32_and7178_h_u_cla32_and7176_y0
1 1
.subckt and_gate _a=h_u_cla32_and7178_h_u_cla32_and7177_y0 _b=h_u_cla32_and7178_h_u_cla32_and7176_y0 _y0=h_u_cla32_and7178_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and7179_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and7179_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and7179_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and7179_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and7179_y0
.names h_u_cla32_and7179_y0 h_u_cla32_and7180_h_u_cla32_and7179_y0
1 1
.names h_u_cla32_and7178_y0 h_u_cla32_and7180_h_u_cla32_and7178_y0
1 1
.subckt and_gate _a=h_u_cla32_and7180_h_u_cla32_and7179_y0 _b=h_u_cla32_and7180_h_u_cla32_and7178_y0 _y0=h_u_cla32_and7180_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and7181_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and7181_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and7181_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and7181_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and7181_y0
.names h_u_cla32_and7181_y0 h_u_cla32_and7182_h_u_cla32_and7181_y0
1 1
.names h_u_cla32_and7180_y0 h_u_cla32_and7182_h_u_cla32_and7180_y0
1 1
.subckt and_gate _a=h_u_cla32_and7182_h_u_cla32_and7181_y0 _b=h_u_cla32_and7182_h_u_cla32_and7180_y0 _y0=h_u_cla32_and7182_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and7183_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and7183_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and7183_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and7183_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and7183_y0
.names h_u_cla32_and7183_y0 h_u_cla32_and7184_h_u_cla32_and7183_y0
1 1
.names h_u_cla32_and7182_y0 h_u_cla32_and7184_h_u_cla32_and7182_y0
1 1
.subckt and_gate _a=h_u_cla32_and7184_h_u_cla32_and7183_y0 _b=h_u_cla32_and7184_h_u_cla32_and7182_y0 _y0=h_u_cla32_and7184_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and7185_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and7185_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and7185_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and7185_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and7185_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and7186_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and7186_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and7186_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and7186_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and7186_y0
.names h_u_cla32_and7186_y0 h_u_cla32_and7187_h_u_cla32_and7186_y0
1 1
.names h_u_cla32_and7185_y0 h_u_cla32_and7187_h_u_cla32_and7185_y0
1 1
.subckt and_gate _a=h_u_cla32_and7187_h_u_cla32_and7186_y0 _b=h_u_cla32_and7187_h_u_cla32_and7185_y0 _y0=h_u_cla32_and7187_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and7188_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and7188_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and7188_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and7188_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and7188_y0
.names h_u_cla32_and7188_y0 h_u_cla32_and7189_h_u_cla32_and7188_y0
1 1
.names h_u_cla32_and7187_y0 h_u_cla32_and7189_h_u_cla32_and7187_y0
1 1
.subckt and_gate _a=h_u_cla32_and7189_h_u_cla32_and7188_y0 _b=h_u_cla32_and7189_h_u_cla32_and7187_y0 _y0=h_u_cla32_and7189_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and7190_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and7190_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and7190_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and7190_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and7190_y0
.names h_u_cla32_and7190_y0 h_u_cla32_and7191_h_u_cla32_and7190_y0
1 1
.names h_u_cla32_and7189_y0 h_u_cla32_and7191_h_u_cla32_and7189_y0
1 1
.subckt and_gate _a=h_u_cla32_and7191_h_u_cla32_and7190_y0 _b=h_u_cla32_and7191_h_u_cla32_and7189_y0 _y0=h_u_cla32_and7191_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and7192_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and7192_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and7192_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and7192_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and7192_y0
.names h_u_cla32_and7192_y0 h_u_cla32_and7193_h_u_cla32_and7192_y0
1 1
.names h_u_cla32_and7191_y0 h_u_cla32_and7193_h_u_cla32_and7191_y0
1 1
.subckt and_gate _a=h_u_cla32_and7193_h_u_cla32_and7192_y0 _b=h_u_cla32_and7193_h_u_cla32_and7191_y0 _y0=h_u_cla32_and7193_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and7194_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and7194_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and7194_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and7194_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and7194_y0
.names h_u_cla32_and7194_y0 h_u_cla32_and7195_h_u_cla32_and7194_y0
1 1
.names h_u_cla32_and7193_y0 h_u_cla32_and7195_h_u_cla32_and7193_y0
1 1
.subckt and_gate _a=h_u_cla32_and7195_h_u_cla32_and7194_y0 _b=h_u_cla32_and7195_h_u_cla32_and7193_y0 _y0=h_u_cla32_and7195_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and7196_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and7196_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and7196_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and7196_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and7196_y0
.names h_u_cla32_and7196_y0 h_u_cla32_and7197_h_u_cla32_and7196_y0
1 1
.names h_u_cla32_and7195_y0 h_u_cla32_and7197_h_u_cla32_and7195_y0
1 1
.subckt and_gate _a=h_u_cla32_and7197_h_u_cla32_and7196_y0 _b=h_u_cla32_and7197_h_u_cla32_and7195_y0 _y0=h_u_cla32_and7197_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and7198_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and7198_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and7198_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and7198_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and7198_y0
.names h_u_cla32_and7198_y0 h_u_cla32_and7199_h_u_cla32_and7198_y0
1 1
.names h_u_cla32_and7197_y0 h_u_cla32_and7199_h_u_cla32_and7197_y0
1 1
.subckt and_gate _a=h_u_cla32_and7199_h_u_cla32_and7198_y0 _b=h_u_cla32_and7199_h_u_cla32_and7197_y0 _y0=h_u_cla32_and7199_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and7200_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and7200_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and7200_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and7200_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and7200_y0
.names h_u_cla32_and7200_y0 h_u_cla32_and7201_h_u_cla32_and7200_y0
1 1
.names h_u_cla32_and7199_y0 h_u_cla32_and7201_h_u_cla32_and7199_y0
1 1
.subckt and_gate _a=h_u_cla32_and7201_h_u_cla32_and7200_y0 _b=h_u_cla32_and7201_h_u_cla32_and7199_y0 _y0=h_u_cla32_and7201_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and7202_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and7202_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and7202_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and7202_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and7202_y0
.names h_u_cla32_and7202_y0 h_u_cla32_and7203_h_u_cla32_and7202_y0
1 1
.names h_u_cla32_and7201_y0 h_u_cla32_and7203_h_u_cla32_and7201_y0
1 1
.subckt and_gate _a=h_u_cla32_and7203_h_u_cla32_and7202_y0 _b=h_u_cla32_and7203_h_u_cla32_and7201_y0 _y0=h_u_cla32_and7203_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and7204_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and7204_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and7204_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and7204_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and7204_y0
.names h_u_cla32_and7204_y0 h_u_cla32_and7205_h_u_cla32_and7204_y0
1 1
.names h_u_cla32_and7203_y0 h_u_cla32_and7205_h_u_cla32_and7203_y0
1 1
.subckt and_gate _a=h_u_cla32_and7205_h_u_cla32_and7204_y0 _b=h_u_cla32_and7205_h_u_cla32_and7203_y0 _y0=h_u_cla32_and7205_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and7206_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and7206_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and7206_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and7206_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and7206_y0
.names h_u_cla32_and7206_y0 h_u_cla32_and7207_h_u_cla32_and7206_y0
1 1
.names h_u_cla32_and7205_y0 h_u_cla32_and7207_h_u_cla32_and7205_y0
1 1
.subckt and_gate _a=h_u_cla32_and7207_h_u_cla32_and7206_y0 _b=h_u_cla32_and7207_h_u_cla32_and7205_y0 _y0=h_u_cla32_and7207_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and7208_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and7208_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and7208_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and7208_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and7208_y0
.names h_u_cla32_and7208_y0 h_u_cla32_and7209_h_u_cla32_and7208_y0
1 1
.names h_u_cla32_and7207_y0 h_u_cla32_and7209_h_u_cla32_and7207_y0
1 1
.subckt and_gate _a=h_u_cla32_and7209_h_u_cla32_and7208_y0 _b=h_u_cla32_and7209_h_u_cla32_and7207_y0 _y0=h_u_cla32_and7209_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and7210_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and7210_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and7210_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and7210_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and7210_y0
.names h_u_cla32_and7210_y0 h_u_cla32_and7211_h_u_cla32_and7210_y0
1 1
.names h_u_cla32_and7209_y0 h_u_cla32_and7211_h_u_cla32_and7209_y0
1 1
.subckt and_gate _a=h_u_cla32_and7211_h_u_cla32_and7210_y0 _b=h_u_cla32_and7211_h_u_cla32_and7209_y0 _y0=h_u_cla32_and7211_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and7212_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and7212_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and7212_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and7212_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and7212_y0
.names h_u_cla32_and7212_y0 h_u_cla32_and7213_h_u_cla32_and7212_y0
1 1
.names h_u_cla32_and7211_y0 h_u_cla32_and7213_h_u_cla32_and7211_y0
1 1
.subckt and_gate _a=h_u_cla32_and7213_h_u_cla32_and7212_y0 _b=h_u_cla32_and7213_h_u_cla32_and7211_y0 _y0=h_u_cla32_and7213_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and7214_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and7214_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and7214_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and7214_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and7214_y0
.names h_u_cla32_and7214_y0 h_u_cla32_and7215_h_u_cla32_and7214_y0
1 1
.names h_u_cla32_and7213_y0 h_u_cla32_and7215_h_u_cla32_and7213_y0
1 1
.subckt and_gate _a=h_u_cla32_and7215_h_u_cla32_and7214_y0 _b=h_u_cla32_and7215_h_u_cla32_and7213_y0 _y0=h_u_cla32_and7215_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and7216_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and7216_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and7216_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and7216_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and7216_y0
.names h_u_cla32_and7216_y0 h_u_cla32_and7217_h_u_cla32_and7216_y0
1 1
.names h_u_cla32_and7215_y0 h_u_cla32_and7217_h_u_cla32_and7215_y0
1 1
.subckt and_gate _a=h_u_cla32_and7217_h_u_cla32_and7216_y0 _b=h_u_cla32_and7217_h_u_cla32_and7215_y0 _y0=h_u_cla32_and7217_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and7218_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and7218_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and7218_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and7218_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and7218_y0
.names h_u_cla32_and7218_y0 h_u_cla32_and7219_h_u_cla32_and7218_y0
1 1
.names h_u_cla32_and7217_y0 h_u_cla32_and7219_h_u_cla32_and7217_y0
1 1
.subckt and_gate _a=h_u_cla32_and7219_h_u_cla32_and7218_y0 _b=h_u_cla32_and7219_h_u_cla32_and7217_y0 _y0=h_u_cla32_and7219_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and7220_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and7220_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and7220_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and7220_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and7220_y0
.names h_u_cla32_and7220_y0 h_u_cla32_and7221_h_u_cla32_and7220_y0
1 1
.names h_u_cla32_and7219_y0 h_u_cla32_and7221_h_u_cla32_and7219_y0
1 1
.subckt and_gate _a=h_u_cla32_and7221_h_u_cla32_and7220_y0 _b=h_u_cla32_and7221_h_u_cla32_and7219_y0 _y0=h_u_cla32_and7221_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and7222_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and7222_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and7222_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and7222_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and7222_y0
.names h_u_cla32_and7222_y0 h_u_cla32_and7223_h_u_cla32_and7222_y0
1 1
.names h_u_cla32_and7221_y0 h_u_cla32_and7223_h_u_cla32_and7221_y0
1 1
.subckt and_gate _a=h_u_cla32_and7223_h_u_cla32_and7222_y0 _b=h_u_cla32_and7223_h_u_cla32_and7221_y0 _y0=h_u_cla32_and7223_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and7224_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and7224_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and7224_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and7224_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and7224_y0
.names h_u_cla32_and7224_y0 h_u_cla32_and7225_h_u_cla32_and7224_y0
1 1
.names h_u_cla32_and7223_y0 h_u_cla32_and7225_h_u_cla32_and7223_y0
1 1
.subckt and_gate _a=h_u_cla32_and7225_h_u_cla32_and7224_y0 _b=h_u_cla32_and7225_h_u_cla32_and7223_y0 _y0=h_u_cla32_and7225_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and7226_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and7226_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and7226_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and7226_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and7226_y0
.names h_u_cla32_and7226_y0 h_u_cla32_and7227_h_u_cla32_and7226_y0
1 1
.names h_u_cla32_and7225_y0 h_u_cla32_and7227_h_u_cla32_and7225_y0
1 1
.subckt and_gate _a=h_u_cla32_and7227_h_u_cla32_and7226_y0 _b=h_u_cla32_and7227_h_u_cla32_and7225_y0 _y0=h_u_cla32_and7227_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and7228_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and7228_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and7228_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and7228_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and7228_y0
.names h_u_cla32_and7228_y0 h_u_cla32_and7229_h_u_cla32_and7228_y0
1 1
.names h_u_cla32_and7227_y0 h_u_cla32_and7229_h_u_cla32_and7227_y0
1 1
.subckt and_gate _a=h_u_cla32_and7229_h_u_cla32_and7228_y0 _b=h_u_cla32_and7229_h_u_cla32_and7227_y0 _y0=h_u_cla32_and7229_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and7230_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and7230_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and7230_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and7230_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and7230_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and7231_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and7231_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and7231_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and7231_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and7231_y0
.names h_u_cla32_and7231_y0 h_u_cla32_and7232_h_u_cla32_and7231_y0
1 1
.names h_u_cla32_and7230_y0 h_u_cla32_and7232_h_u_cla32_and7230_y0
1 1
.subckt and_gate _a=h_u_cla32_and7232_h_u_cla32_and7231_y0 _b=h_u_cla32_and7232_h_u_cla32_and7230_y0 _y0=h_u_cla32_and7232_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and7233_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and7233_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and7233_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and7233_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and7233_y0
.names h_u_cla32_and7233_y0 h_u_cla32_and7234_h_u_cla32_and7233_y0
1 1
.names h_u_cla32_and7232_y0 h_u_cla32_and7234_h_u_cla32_and7232_y0
1 1
.subckt and_gate _a=h_u_cla32_and7234_h_u_cla32_and7233_y0 _b=h_u_cla32_and7234_h_u_cla32_and7232_y0 _y0=h_u_cla32_and7234_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and7235_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and7235_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and7235_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and7235_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and7235_y0
.names h_u_cla32_and7235_y0 h_u_cla32_and7236_h_u_cla32_and7235_y0
1 1
.names h_u_cla32_and7234_y0 h_u_cla32_and7236_h_u_cla32_and7234_y0
1 1
.subckt and_gate _a=h_u_cla32_and7236_h_u_cla32_and7235_y0 _b=h_u_cla32_and7236_h_u_cla32_and7234_y0 _y0=h_u_cla32_and7236_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and7237_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and7237_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and7237_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and7237_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and7237_y0
.names h_u_cla32_and7237_y0 h_u_cla32_and7238_h_u_cla32_and7237_y0
1 1
.names h_u_cla32_and7236_y0 h_u_cla32_and7238_h_u_cla32_and7236_y0
1 1
.subckt and_gate _a=h_u_cla32_and7238_h_u_cla32_and7237_y0 _b=h_u_cla32_and7238_h_u_cla32_and7236_y0 _y0=h_u_cla32_and7238_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and7239_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and7239_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and7239_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and7239_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and7239_y0
.names h_u_cla32_and7239_y0 h_u_cla32_and7240_h_u_cla32_and7239_y0
1 1
.names h_u_cla32_and7238_y0 h_u_cla32_and7240_h_u_cla32_and7238_y0
1 1
.subckt and_gate _a=h_u_cla32_and7240_h_u_cla32_and7239_y0 _b=h_u_cla32_and7240_h_u_cla32_and7238_y0 _y0=h_u_cla32_and7240_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and7241_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and7241_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and7241_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and7241_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and7241_y0
.names h_u_cla32_and7241_y0 h_u_cla32_and7242_h_u_cla32_and7241_y0
1 1
.names h_u_cla32_and7240_y0 h_u_cla32_and7242_h_u_cla32_and7240_y0
1 1
.subckt and_gate _a=h_u_cla32_and7242_h_u_cla32_and7241_y0 _b=h_u_cla32_and7242_h_u_cla32_and7240_y0 _y0=h_u_cla32_and7242_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and7243_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and7243_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and7243_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and7243_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and7243_y0
.names h_u_cla32_and7243_y0 h_u_cla32_and7244_h_u_cla32_and7243_y0
1 1
.names h_u_cla32_and7242_y0 h_u_cla32_and7244_h_u_cla32_and7242_y0
1 1
.subckt and_gate _a=h_u_cla32_and7244_h_u_cla32_and7243_y0 _b=h_u_cla32_and7244_h_u_cla32_and7242_y0 _y0=h_u_cla32_and7244_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and7245_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and7245_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and7245_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and7245_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and7245_y0
.names h_u_cla32_and7245_y0 h_u_cla32_and7246_h_u_cla32_and7245_y0
1 1
.names h_u_cla32_and7244_y0 h_u_cla32_and7246_h_u_cla32_and7244_y0
1 1
.subckt and_gate _a=h_u_cla32_and7246_h_u_cla32_and7245_y0 _b=h_u_cla32_and7246_h_u_cla32_and7244_y0 _y0=h_u_cla32_and7246_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and7247_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and7247_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and7247_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and7247_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and7247_y0
.names h_u_cla32_and7247_y0 h_u_cla32_and7248_h_u_cla32_and7247_y0
1 1
.names h_u_cla32_and7246_y0 h_u_cla32_and7248_h_u_cla32_and7246_y0
1 1
.subckt and_gate _a=h_u_cla32_and7248_h_u_cla32_and7247_y0 _b=h_u_cla32_and7248_h_u_cla32_and7246_y0 _y0=h_u_cla32_and7248_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and7249_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and7249_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and7249_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and7249_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and7249_y0
.names h_u_cla32_and7249_y0 h_u_cla32_and7250_h_u_cla32_and7249_y0
1 1
.names h_u_cla32_and7248_y0 h_u_cla32_and7250_h_u_cla32_and7248_y0
1 1
.subckt and_gate _a=h_u_cla32_and7250_h_u_cla32_and7249_y0 _b=h_u_cla32_and7250_h_u_cla32_and7248_y0 _y0=h_u_cla32_and7250_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and7251_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and7251_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and7251_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and7251_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and7251_y0
.names h_u_cla32_and7251_y0 h_u_cla32_and7252_h_u_cla32_and7251_y0
1 1
.names h_u_cla32_and7250_y0 h_u_cla32_and7252_h_u_cla32_and7250_y0
1 1
.subckt and_gate _a=h_u_cla32_and7252_h_u_cla32_and7251_y0 _b=h_u_cla32_and7252_h_u_cla32_and7250_y0 _y0=h_u_cla32_and7252_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and7253_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and7253_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and7253_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and7253_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and7253_y0
.names h_u_cla32_and7253_y0 h_u_cla32_and7254_h_u_cla32_and7253_y0
1 1
.names h_u_cla32_and7252_y0 h_u_cla32_and7254_h_u_cla32_and7252_y0
1 1
.subckt and_gate _a=h_u_cla32_and7254_h_u_cla32_and7253_y0 _b=h_u_cla32_and7254_h_u_cla32_and7252_y0 _y0=h_u_cla32_and7254_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and7255_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and7255_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and7255_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and7255_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and7255_y0
.names h_u_cla32_and7255_y0 h_u_cla32_and7256_h_u_cla32_and7255_y0
1 1
.names h_u_cla32_and7254_y0 h_u_cla32_and7256_h_u_cla32_and7254_y0
1 1
.subckt and_gate _a=h_u_cla32_and7256_h_u_cla32_and7255_y0 _b=h_u_cla32_and7256_h_u_cla32_and7254_y0 _y0=h_u_cla32_and7256_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and7257_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and7257_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and7257_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and7257_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and7257_y0
.names h_u_cla32_and7257_y0 h_u_cla32_and7258_h_u_cla32_and7257_y0
1 1
.names h_u_cla32_and7256_y0 h_u_cla32_and7258_h_u_cla32_and7256_y0
1 1
.subckt and_gate _a=h_u_cla32_and7258_h_u_cla32_and7257_y0 _b=h_u_cla32_and7258_h_u_cla32_and7256_y0 _y0=h_u_cla32_and7258_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and7259_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and7259_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and7259_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and7259_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and7259_y0
.names h_u_cla32_and7259_y0 h_u_cla32_and7260_h_u_cla32_and7259_y0
1 1
.names h_u_cla32_and7258_y0 h_u_cla32_and7260_h_u_cla32_and7258_y0
1 1
.subckt and_gate _a=h_u_cla32_and7260_h_u_cla32_and7259_y0 _b=h_u_cla32_and7260_h_u_cla32_and7258_y0 _y0=h_u_cla32_and7260_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and7261_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and7261_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and7261_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and7261_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and7261_y0
.names h_u_cla32_and7261_y0 h_u_cla32_and7262_h_u_cla32_and7261_y0
1 1
.names h_u_cla32_and7260_y0 h_u_cla32_and7262_h_u_cla32_and7260_y0
1 1
.subckt and_gate _a=h_u_cla32_and7262_h_u_cla32_and7261_y0 _b=h_u_cla32_and7262_h_u_cla32_and7260_y0 _y0=h_u_cla32_and7262_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and7263_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and7263_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and7263_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and7263_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and7263_y0
.names h_u_cla32_and7263_y0 h_u_cla32_and7264_h_u_cla32_and7263_y0
1 1
.names h_u_cla32_and7262_y0 h_u_cla32_and7264_h_u_cla32_and7262_y0
1 1
.subckt and_gate _a=h_u_cla32_and7264_h_u_cla32_and7263_y0 _b=h_u_cla32_and7264_h_u_cla32_and7262_y0 _y0=h_u_cla32_and7264_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and7265_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and7265_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and7265_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and7265_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and7265_y0
.names h_u_cla32_and7265_y0 h_u_cla32_and7266_h_u_cla32_and7265_y0
1 1
.names h_u_cla32_and7264_y0 h_u_cla32_and7266_h_u_cla32_and7264_y0
1 1
.subckt and_gate _a=h_u_cla32_and7266_h_u_cla32_and7265_y0 _b=h_u_cla32_and7266_h_u_cla32_and7264_y0 _y0=h_u_cla32_and7266_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and7267_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and7267_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and7267_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and7267_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and7267_y0
.names h_u_cla32_and7267_y0 h_u_cla32_and7268_h_u_cla32_and7267_y0
1 1
.names h_u_cla32_and7266_y0 h_u_cla32_and7268_h_u_cla32_and7266_y0
1 1
.subckt and_gate _a=h_u_cla32_and7268_h_u_cla32_and7267_y0 _b=h_u_cla32_and7268_h_u_cla32_and7266_y0 _y0=h_u_cla32_and7268_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and7269_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and7269_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and7269_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and7269_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and7269_y0
.names h_u_cla32_and7269_y0 h_u_cla32_and7270_h_u_cla32_and7269_y0
1 1
.names h_u_cla32_and7268_y0 h_u_cla32_and7270_h_u_cla32_and7268_y0
1 1
.subckt and_gate _a=h_u_cla32_and7270_h_u_cla32_and7269_y0 _b=h_u_cla32_and7270_h_u_cla32_and7268_y0 _y0=h_u_cla32_and7270_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and7271_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and7271_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and7271_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and7271_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and7271_y0
.names h_u_cla32_and7271_y0 h_u_cla32_and7272_h_u_cla32_and7271_y0
1 1
.names h_u_cla32_and7270_y0 h_u_cla32_and7272_h_u_cla32_and7270_y0
1 1
.subckt and_gate _a=h_u_cla32_and7272_h_u_cla32_and7271_y0 _b=h_u_cla32_and7272_h_u_cla32_and7270_y0 _y0=h_u_cla32_and7272_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and7273_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and7273_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and7273_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and7273_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and7273_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and7274_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and7274_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and7274_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and7274_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and7274_y0
.names h_u_cla32_and7274_y0 h_u_cla32_and7275_h_u_cla32_and7274_y0
1 1
.names h_u_cla32_and7273_y0 h_u_cla32_and7275_h_u_cla32_and7273_y0
1 1
.subckt and_gate _a=h_u_cla32_and7275_h_u_cla32_and7274_y0 _b=h_u_cla32_and7275_h_u_cla32_and7273_y0 _y0=h_u_cla32_and7275_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and7276_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and7276_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and7276_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and7276_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and7276_y0
.names h_u_cla32_and7276_y0 h_u_cla32_and7277_h_u_cla32_and7276_y0
1 1
.names h_u_cla32_and7275_y0 h_u_cla32_and7277_h_u_cla32_and7275_y0
1 1
.subckt and_gate _a=h_u_cla32_and7277_h_u_cla32_and7276_y0 _b=h_u_cla32_and7277_h_u_cla32_and7275_y0 _y0=h_u_cla32_and7277_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and7278_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and7278_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and7278_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and7278_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and7278_y0
.names h_u_cla32_and7278_y0 h_u_cla32_and7279_h_u_cla32_and7278_y0
1 1
.names h_u_cla32_and7277_y0 h_u_cla32_and7279_h_u_cla32_and7277_y0
1 1
.subckt and_gate _a=h_u_cla32_and7279_h_u_cla32_and7278_y0 _b=h_u_cla32_and7279_h_u_cla32_and7277_y0 _y0=h_u_cla32_and7279_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and7280_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and7280_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and7280_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and7280_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and7280_y0
.names h_u_cla32_and7280_y0 h_u_cla32_and7281_h_u_cla32_and7280_y0
1 1
.names h_u_cla32_and7279_y0 h_u_cla32_and7281_h_u_cla32_and7279_y0
1 1
.subckt and_gate _a=h_u_cla32_and7281_h_u_cla32_and7280_y0 _b=h_u_cla32_and7281_h_u_cla32_and7279_y0 _y0=h_u_cla32_and7281_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and7282_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and7282_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and7282_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and7282_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and7282_y0
.names h_u_cla32_and7282_y0 h_u_cla32_and7283_h_u_cla32_and7282_y0
1 1
.names h_u_cla32_and7281_y0 h_u_cla32_and7283_h_u_cla32_and7281_y0
1 1
.subckt and_gate _a=h_u_cla32_and7283_h_u_cla32_and7282_y0 _b=h_u_cla32_and7283_h_u_cla32_and7281_y0 _y0=h_u_cla32_and7283_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and7284_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and7284_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and7284_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and7284_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and7284_y0
.names h_u_cla32_and7284_y0 h_u_cla32_and7285_h_u_cla32_and7284_y0
1 1
.names h_u_cla32_and7283_y0 h_u_cla32_and7285_h_u_cla32_and7283_y0
1 1
.subckt and_gate _a=h_u_cla32_and7285_h_u_cla32_and7284_y0 _b=h_u_cla32_and7285_h_u_cla32_and7283_y0 _y0=h_u_cla32_and7285_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and7286_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and7286_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and7286_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and7286_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and7286_y0
.names h_u_cla32_and7286_y0 h_u_cla32_and7287_h_u_cla32_and7286_y0
1 1
.names h_u_cla32_and7285_y0 h_u_cla32_and7287_h_u_cla32_and7285_y0
1 1
.subckt and_gate _a=h_u_cla32_and7287_h_u_cla32_and7286_y0 _b=h_u_cla32_and7287_h_u_cla32_and7285_y0 _y0=h_u_cla32_and7287_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and7288_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and7288_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and7288_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and7288_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and7288_y0
.names h_u_cla32_and7288_y0 h_u_cla32_and7289_h_u_cla32_and7288_y0
1 1
.names h_u_cla32_and7287_y0 h_u_cla32_and7289_h_u_cla32_and7287_y0
1 1
.subckt and_gate _a=h_u_cla32_and7289_h_u_cla32_and7288_y0 _b=h_u_cla32_and7289_h_u_cla32_and7287_y0 _y0=h_u_cla32_and7289_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and7290_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and7290_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and7290_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and7290_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and7290_y0
.names h_u_cla32_and7290_y0 h_u_cla32_and7291_h_u_cla32_and7290_y0
1 1
.names h_u_cla32_and7289_y0 h_u_cla32_and7291_h_u_cla32_and7289_y0
1 1
.subckt and_gate _a=h_u_cla32_and7291_h_u_cla32_and7290_y0 _b=h_u_cla32_and7291_h_u_cla32_and7289_y0 _y0=h_u_cla32_and7291_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and7292_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and7292_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and7292_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and7292_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and7292_y0
.names h_u_cla32_and7292_y0 h_u_cla32_and7293_h_u_cla32_and7292_y0
1 1
.names h_u_cla32_and7291_y0 h_u_cla32_and7293_h_u_cla32_and7291_y0
1 1
.subckt and_gate _a=h_u_cla32_and7293_h_u_cla32_and7292_y0 _b=h_u_cla32_and7293_h_u_cla32_and7291_y0 _y0=h_u_cla32_and7293_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and7294_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and7294_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and7294_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and7294_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and7294_y0
.names h_u_cla32_and7294_y0 h_u_cla32_and7295_h_u_cla32_and7294_y0
1 1
.names h_u_cla32_and7293_y0 h_u_cla32_and7295_h_u_cla32_and7293_y0
1 1
.subckt and_gate _a=h_u_cla32_and7295_h_u_cla32_and7294_y0 _b=h_u_cla32_and7295_h_u_cla32_and7293_y0 _y0=h_u_cla32_and7295_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and7296_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and7296_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and7296_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and7296_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and7296_y0
.names h_u_cla32_and7296_y0 h_u_cla32_and7297_h_u_cla32_and7296_y0
1 1
.names h_u_cla32_and7295_y0 h_u_cla32_and7297_h_u_cla32_and7295_y0
1 1
.subckt and_gate _a=h_u_cla32_and7297_h_u_cla32_and7296_y0 _b=h_u_cla32_and7297_h_u_cla32_and7295_y0 _y0=h_u_cla32_and7297_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and7298_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and7298_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and7298_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and7298_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and7298_y0
.names h_u_cla32_and7298_y0 h_u_cla32_and7299_h_u_cla32_and7298_y0
1 1
.names h_u_cla32_and7297_y0 h_u_cla32_and7299_h_u_cla32_and7297_y0
1 1
.subckt and_gate _a=h_u_cla32_and7299_h_u_cla32_and7298_y0 _b=h_u_cla32_and7299_h_u_cla32_and7297_y0 _y0=h_u_cla32_and7299_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and7300_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and7300_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and7300_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and7300_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and7300_y0
.names h_u_cla32_and7300_y0 h_u_cla32_and7301_h_u_cla32_and7300_y0
1 1
.names h_u_cla32_and7299_y0 h_u_cla32_and7301_h_u_cla32_and7299_y0
1 1
.subckt and_gate _a=h_u_cla32_and7301_h_u_cla32_and7300_y0 _b=h_u_cla32_and7301_h_u_cla32_and7299_y0 _y0=h_u_cla32_and7301_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and7302_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and7302_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and7302_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and7302_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and7302_y0
.names h_u_cla32_and7302_y0 h_u_cla32_and7303_h_u_cla32_and7302_y0
1 1
.names h_u_cla32_and7301_y0 h_u_cla32_and7303_h_u_cla32_and7301_y0
1 1
.subckt and_gate _a=h_u_cla32_and7303_h_u_cla32_and7302_y0 _b=h_u_cla32_and7303_h_u_cla32_and7301_y0 _y0=h_u_cla32_and7303_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and7304_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and7304_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and7304_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and7304_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and7304_y0
.names h_u_cla32_and7304_y0 h_u_cla32_and7305_h_u_cla32_and7304_y0
1 1
.names h_u_cla32_and7303_y0 h_u_cla32_and7305_h_u_cla32_and7303_y0
1 1
.subckt and_gate _a=h_u_cla32_and7305_h_u_cla32_and7304_y0 _b=h_u_cla32_and7305_h_u_cla32_and7303_y0 _y0=h_u_cla32_and7305_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and7306_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and7306_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and7306_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and7306_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and7306_y0
.names h_u_cla32_and7306_y0 h_u_cla32_and7307_h_u_cla32_and7306_y0
1 1
.names h_u_cla32_and7305_y0 h_u_cla32_and7307_h_u_cla32_and7305_y0
1 1
.subckt and_gate _a=h_u_cla32_and7307_h_u_cla32_and7306_y0 _b=h_u_cla32_and7307_h_u_cla32_and7305_y0 _y0=h_u_cla32_and7307_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and7308_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and7308_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and7308_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and7308_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and7308_y0
.names h_u_cla32_and7308_y0 h_u_cla32_and7309_h_u_cla32_and7308_y0
1 1
.names h_u_cla32_and7307_y0 h_u_cla32_and7309_h_u_cla32_and7307_y0
1 1
.subckt and_gate _a=h_u_cla32_and7309_h_u_cla32_and7308_y0 _b=h_u_cla32_and7309_h_u_cla32_and7307_y0 _y0=h_u_cla32_and7309_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and7310_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and7310_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and7310_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and7310_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and7310_y0
.names h_u_cla32_and7310_y0 h_u_cla32_and7311_h_u_cla32_and7310_y0
1 1
.names h_u_cla32_and7309_y0 h_u_cla32_and7311_h_u_cla32_and7309_y0
1 1
.subckt and_gate _a=h_u_cla32_and7311_h_u_cla32_and7310_y0 _b=h_u_cla32_and7311_h_u_cla32_and7309_y0 _y0=h_u_cla32_and7311_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and7312_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and7312_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and7312_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and7312_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and7312_y0
.names h_u_cla32_and7312_y0 h_u_cla32_and7313_h_u_cla32_and7312_y0
1 1
.names h_u_cla32_and7311_y0 h_u_cla32_and7313_h_u_cla32_and7311_y0
1 1
.subckt and_gate _a=h_u_cla32_and7313_h_u_cla32_and7312_y0 _b=h_u_cla32_and7313_h_u_cla32_and7311_y0 _y0=h_u_cla32_and7313_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and7314_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and7314_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and7314_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and7314_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and7314_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and7315_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and7315_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and7315_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and7315_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and7315_y0
.names h_u_cla32_and7315_y0 h_u_cla32_and7316_h_u_cla32_and7315_y0
1 1
.names h_u_cla32_and7314_y0 h_u_cla32_and7316_h_u_cla32_and7314_y0
1 1
.subckt and_gate _a=h_u_cla32_and7316_h_u_cla32_and7315_y0 _b=h_u_cla32_and7316_h_u_cla32_and7314_y0 _y0=h_u_cla32_and7316_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and7317_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and7317_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and7317_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and7317_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and7317_y0
.names h_u_cla32_and7317_y0 h_u_cla32_and7318_h_u_cla32_and7317_y0
1 1
.names h_u_cla32_and7316_y0 h_u_cla32_and7318_h_u_cla32_and7316_y0
1 1
.subckt and_gate _a=h_u_cla32_and7318_h_u_cla32_and7317_y0 _b=h_u_cla32_and7318_h_u_cla32_and7316_y0 _y0=h_u_cla32_and7318_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and7319_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and7319_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and7319_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and7319_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and7319_y0
.names h_u_cla32_and7319_y0 h_u_cla32_and7320_h_u_cla32_and7319_y0
1 1
.names h_u_cla32_and7318_y0 h_u_cla32_and7320_h_u_cla32_and7318_y0
1 1
.subckt and_gate _a=h_u_cla32_and7320_h_u_cla32_and7319_y0 _b=h_u_cla32_and7320_h_u_cla32_and7318_y0 _y0=h_u_cla32_and7320_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and7321_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and7321_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and7321_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and7321_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and7321_y0
.names h_u_cla32_and7321_y0 h_u_cla32_and7322_h_u_cla32_and7321_y0
1 1
.names h_u_cla32_and7320_y0 h_u_cla32_and7322_h_u_cla32_and7320_y0
1 1
.subckt and_gate _a=h_u_cla32_and7322_h_u_cla32_and7321_y0 _b=h_u_cla32_and7322_h_u_cla32_and7320_y0 _y0=h_u_cla32_and7322_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and7323_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and7323_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and7323_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and7323_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and7323_y0
.names h_u_cla32_and7323_y0 h_u_cla32_and7324_h_u_cla32_and7323_y0
1 1
.names h_u_cla32_and7322_y0 h_u_cla32_and7324_h_u_cla32_and7322_y0
1 1
.subckt and_gate _a=h_u_cla32_and7324_h_u_cla32_and7323_y0 _b=h_u_cla32_and7324_h_u_cla32_and7322_y0 _y0=h_u_cla32_and7324_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and7325_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and7325_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and7325_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and7325_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and7325_y0
.names h_u_cla32_and7325_y0 h_u_cla32_and7326_h_u_cla32_and7325_y0
1 1
.names h_u_cla32_and7324_y0 h_u_cla32_and7326_h_u_cla32_and7324_y0
1 1
.subckt and_gate _a=h_u_cla32_and7326_h_u_cla32_and7325_y0 _b=h_u_cla32_and7326_h_u_cla32_and7324_y0 _y0=h_u_cla32_and7326_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and7327_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and7327_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and7327_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and7327_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and7327_y0
.names h_u_cla32_and7327_y0 h_u_cla32_and7328_h_u_cla32_and7327_y0
1 1
.names h_u_cla32_and7326_y0 h_u_cla32_and7328_h_u_cla32_and7326_y0
1 1
.subckt and_gate _a=h_u_cla32_and7328_h_u_cla32_and7327_y0 _b=h_u_cla32_and7328_h_u_cla32_and7326_y0 _y0=h_u_cla32_and7328_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and7329_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and7329_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and7329_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and7329_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and7329_y0
.names h_u_cla32_and7329_y0 h_u_cla32_and7330_h_u_cla32_and7329_y0
1 1
.names h_u_cla32_and7328_y0 h_u_cla32_and7330_h_u_cla32_and7328_y0
1 1
.subckt and_gate _a=h_u_cla32_and7330_h_u_cla32_and7329_y0 _b=h_u_cla32_and7330_h_u_cla32_and7328_y0 _y0=h_u_cla32_and7330_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and7331_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and7331_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and7331_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and7331_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and7331_y0
.names h_u_cla32_and7331_y0 h_u_cla32_and7332_h_u_cla32_and7331_y0
1 1
.names h_u_cla32_and7330_y0 h_u_cla32_and7332_h_u_cla32_and7330_y0
1 1
.subckt and_gate _a=h_u_cla32_and7332_h_u_cla32_and7331_y0 _b=h_u_cla32_and7332_h_u_cla32_and7330_y0 _y0=h_u_cla32_and7332_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and7333_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and7333_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and7333_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and7333_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and7333_y0
.names h_u_cla32_and7333_y0 h_u_cla32_and7334_h_u_cla32_and7333_y0
1 1
.names h_u_cla32_and7332_y0 h_u_cla32_and7334_h_u_cla32_and7332_y0
1 1
.subckt and_gate _a=h_u_cla32_and7334_h_u_cla32_and7333_y0 _b=h_u_cla32_and7334_h_u_cla32_and7332_y0 _y0=h_u_cla32_and7334_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and7335_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and7335_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and7335_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and7335_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and7335_y0
.names h_u_cla32_and7335_y0 h_u_cla32_and7336_h_u_cla32_and7335_y0
1 1
.names h_u_cla32_and7334_y0 h_u_cla32_and7336_h_u_cla32_and7334_y0
1 1
.subckt and_gate _a=h_u_cla32_and7336_h_u_cla32_and7335_y0 _b=h_u_cla32_and7336_h_u_cla32_and7334_y0 _y0=h_u_cla32_and7336_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and7337_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and7337_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and7337_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and7337_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and7337_y0
.names h_u_cla32_and7337_y0 h_u_cla32_and7338_h_u_cla32_and7337_y0
1 1
.names h_u_cla32_and7336_y0 h_u_cla32_and7338_h_u_cla32_and7336_y0
1 1
.subckt and_gate _a=h_u_cla32_and7338_h_u_cla32_and7337_y0 _b=h_u_cla32_and7338_h_u_cla32_and7336_y0 _y0=h_u_cla32_and7338_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and7339_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and7339_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and7339_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and7339_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and7339_y0
.names h_u_cla32_and7339_y0 h_u_cla32_and7340_h_u_cla32_and7339_y0
1 1
.names h_u_cla32_and7338_y0 h_u_cla32_and7340_h_u_cla32_and7338_y0
1 1
.subckt and_gate _a=h_u_cla32_and7340_h_u_cla32_and7339_y0 _b=h_u_cla32_and7340_h_u_cla32_and7338_y0 _y0=h_u_cla32_and7340_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and7341_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and7341_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and7341_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and7341_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and7341_y0
.names h_u_cla32_and7341_y0 h_u_cla32_and7342_h_u_cla32_and7341_y0
1 1
.names h_u_cla32_and7340_y0 h_u_cla32_and7342_h_u_cla32_and7340_y0
1 1
.subckt and_gate _a=h_u_cla32_and7342_h_u_cla32_and7341_y0 _b=h_u_cla32_and7342_h_u_cla32_and7340_y0 _y0=h_u_cla32_and7342_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and7343_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and7343_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and7343_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and7343_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and7343_y0
.names h_u_cla32_and7343_y0 h_u_cla32_and7344_h_u_cla32_and7343_y0
1 1
.names h_u_cla32_and7342_y0 h_u_cla32_and7344_h_u_cla32_and7342_y0
1 1
.subckt and_gate _a=h_u_cla32_and7344_h_u_cla32_and7343_y0 _b=h_u_cla32_and7344_h_u_cla32_and7342_y0 _y0=h_u_cla32_and7344_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and7345_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and7345_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and7345_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and7345_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and7345_y0
.names h_u_cla32_and7345_y0 h_u_cla32_and7346_h_u_cla32_and7345_y0
1 1
.names h_u_cla32_and7344_y0 h_u_cla32_and7346_h_u_cla32_and7344_y0
1 1
.subckt and_gate _a=h_u_cla32_and7346_h_u_cla32_and7345_y0 _b=h_u_cla32_and7346_h_u_cla32_and7344_y0 _y0=h_u_cla32_and7346_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and7347_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and7347_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and7347_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and7347_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and7347_y0
.names h_u_cla32_and7347_y0 h_u_cla32_and7348_h_u_cla32_and7347_y0
1 1
.names h_u_cla32_and7346_y0 h_u_cla32_and7348_h_u_cla32_and7346_y0
1 1
.subckt and_gate _a=h_u_cla32_and7348_h_u_cla32_and7347_y0 _b=h_u_cla32_and7348_h_u_cla32_and7346_y0 _y0=h_u_cla32_and7348_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and7349_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and7349_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and7349_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and7349_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and7349_y0
.names h_u_cla32_and7349_y0 h_u_cla32_and7350_h_u_cla32_and7349_y0
1 1
.names h_u_cla32_and7348_y0 h_u_cla32_and7350_h_u_cla32_and7348_y0
1 1
.subckt and_gate _a=h_u_cla32_and7350_h_u_cla32_and7349_y0 _b=h_u_cla32_and7350_h_u_cla32_and7348_y0 _y0=h_u_cla32_and7350_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and7351_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and7351_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and7351_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and7351_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and7351_y0
.names h_u_cla32_and7351_y0 h_u_cla32_and7352_h_u_cla32_and7351_y0
1 1
.names h_u_cla32_and7350_y0 h_u_cla32_and7352_h_u_cla32_and7350_y0
1 1
.subckt and_gate _a=h_u_cla32_and7352_h_u_cla32_and7351_y0 _b=h_u_cla32_and7352_h_u_cla32_and7350_y0 _y0=h_u_cla32_and7352_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and7353_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and7353_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and7353_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and7353_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and7353_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and7354_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and7354_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and7354_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and7354_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and7354_y0
.names h_u_cla32_and7354_y0 h_u_cla32_and7355_h_u_cla32_and7354_y0
1 1
.names h_u_cla32_and7353_y0 h_u_cla32_and7355_h_u_cla32_and7353_y0
1 1
.subckt and_gate _a=h_u_cla32_and7355_h_u_cla32_and7354_y0 _b=h_u_cla32_and7355_h_u_cla32_and7353_y0 _y0=h_u_cla32_and7355_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and7356_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and7356_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and7356_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and7356_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and7356_y0
.names h_u_cla32_and7356_y0 h_u_cla32_and7357_h_u_cla32_and7356_y0
1 1
.names h_u_cla32_and7355_y0 h_u_cla32_and7357_h_u_cla32_and7355_y0
1 1
.subckt and_gate _a=h_u_cla32_and7357_h_u_cla32_and7356_y0 _b=h_u_cla32_and7357_h_u_cla32_and7355_y0 _y0=h_u_cla32_and7357_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and7358_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and7358_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and7358_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and7358_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and7358_y0
.names h_u_cla32_and7358_y0 h_u_cla32_and7359_h_u_cla32_and7358_y0
1 1
.names h_u_cla32_and7357_y0 h_u_cla32_and7359_h_u_cla32_and7357_y0
1 1
.subckt and_gate _a=h_u_cla32_and7359_h_u_cla32_and7358_y0 _b=h_u_cla32_and7359_h_u_cla32_and7357_y0 _y0=h_u_cla32_and7359_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and7360_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and7360_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and7360_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and7360_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and7360_y0
.names h_u_cla32_and7360_y0 h_u_cla32_and7361_h_u_cla32_and7360_y0
1 1
.names h_u_cla32_and7359_y0 h_u_cla32_and7361_h_u_cla32_and7359_y0
1 1
.subckt and_gate _a=h_u_cla32_and7361_h_u_cla32_and7360_y0 _b=h_u_cla32_and7361_h_u_cla32_and7359_y0 _y0=h_u_cla32_and7361_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and7362_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and7362_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and7362_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and7362_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and7362_y0
.names h_u_cla32_and7362_y0 h_u_cla32_and7363_h_u_cla32_and7362_y0
1 1
.names h_u_cla32_and7361_y0 h_u_cla32_and7363_h_u_cla32_and7361_y0
1 1
.subckt and_gate _a=h_u_cla32_and7363_h_u_cla32_and7362_y0 _b=h_u_cla32_and7363_h_u_cla32_and7361_y0 _y0=h_u_cla32_and7363_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and7364_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and7364_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and7364_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and7364_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and7364_y0
.names h_u_cla32_and7364_y0 h_u_cla32_and7365_h_u_cla32_and7364_y0
1 1
.names h_u_cla32_and7363_y0 h_u_cla32_and7365_h_u_cla32_and7363_y0
1 1
.subckt and_gate _a=h_u_cla32_and7365_h_u_cla32_and7364_y0 _b=h_u_cla32_and7365_h_u_cla32_and7363_y0 _y0=h_u_cla32_and7365_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and7366_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and7366_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and7366_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and7366_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and7366_y0
.names h_u_cla32_and7366_y0 h_u_cla32_and7367_h_u_cla32_and7366_y0
1 1
.names h_u_cla32_and7365_y0 h_u_cla32_and7367_h_u_cla32_and7365_y0
1 1
.subckt and_gate _a=h_u_cla32_and7367_h_u_cla32_and7366_y0 _b=h_u_cla32_and7367_h_u_cla32_and7365_y0 _y0=h_u_cla32_and7367_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and7368_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and7368_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and7368_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and7368_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and7368_y0
.names h_u_cla32_and7368_y0 h_u_cla32_and7369_h_u_cla32_and7368_y0
1 1
.names h_u_cla32_and7367_y0 h_u_cla32_and7369_h_u_cla32_and7367_y0
1 1
.subckt and_gate _a=h_u_cla32_and7369_h_u_cla32_and7368_y0 _b=h_u_cla32_and7369_h_u_cla32_and7367_y0 _y0=h_u_cla32_and7369_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and7370_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and7370_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and7370_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and7370_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and7370_y0
.names h_u_cla32_and7370_y0 h_u_cla32_and7371_h_u_cla32_and7370_y0
1 1
.names h_u_cla32_and7369_y0 h_u_cla32_and7371_h_u_cla32_and7369_y0
1 1
.subckt and_gate _a=h_u_cla32_and7371_h_u_cla32_and7370_y0 _b=h_u_cla32_and7371_h_u_cla32_and7369_y0 _y0=h_u_cla32_and7371_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and7372_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and7372_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and7372_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and7372_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and7372_y0
.names h_u_cla32_and7372_y0 h_u_cla32_and7373_h_u_cla32_and7372_y0
1 1
.names h_u_cla32_and7371_y0 h_u_cla32_and7373_h_u_cla32_and7371_y0
1 1
.subckt and_gate _a=h_u_cla32_and7373_h_u_cla32_and7372_y0 _b=h_u_cla32_and7373_h_u_cla32_and7371_y0 _y0=h_u_cla32_and7373_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and7374_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and7374_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and7374_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and7374_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and7374_y0
.names h_u_cla32_and7374_y0 h_u_cla32_and7375_h_u_cla32_and7374_y0
1 1
.names h_u_cla32_and7373_y0 h_u_cla32_and7375_h_u_cla32_and7373_y0
1 1
.subckt and_gate _a=h_u_cla32_and7375_h_u_cla32_and7374_y0 _b=h_u_cla32_and7375_h_u_cla32_and7373_y0 _y0=h_u_cla32_and7375_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and7376_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and7376_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and7376_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and7376_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and7376_y0
.names h_u_cla32_and7376_y0 h_u_cla32_and7377_h_u_cla32_and7376_y0
1 1
.names h_u_cla32_and7375_y0 h_u_cla32_and7377_h_u_cla32_and7375_y0
1 1
.subckt and_gate _a=h_u_cla32_and7377_h_u_cla32_and7376_y0 _b=h_u_cla32_and7377_h_u_cla32_and7375_y0 _y0=h_u_cla32_and7377_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and7378_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and7378_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and7378_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and7378_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and7378_y0
.names h_u_cla32_and7378_y0 h_u_cla32_and7379_h_u_cla32_and7378_y0
1 1
.names h_u_cla32_and7377_y0 h_u_cla32_and7379_h_u_cla32_and7377_y0
1 1
.subckt and_gate _a=h_u_cla32_and7379_h_u_cla32_and7378_y0 _b=h_u_cla32_and7379_h_u_cla32_and7377_y0 _y0=h_u_cla32_and7379_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and7380_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and7380_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and7380_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and7380_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and7380_y0
.names h_u_cla32_and7380_y0 h_u_cla32_and7381_h_u_cla32_and7380_y0
1 1
.names h_u_cla32_and7379_y0 h_u_cla32_and7381_h_u_cla32_and7379_y0
1 1
.subckt and_gate _a=h_u_cla32_and7381_h_u_cla32_and7380_y0 _b=h_u_cla32_and7381_h_u_cla32_and7379_y0 _y0=h_u_cla32_and7381_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and7382_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and7382_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and7382_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and7382_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and7382_y0
.names h_u_cla32_and7382_y0 h_u_cla32_and7383_h_u_cla32_and7382_y0
1 1
.names h_u_cla32_and7381_y0 h_u_cla32_and7383_h_u_cla32_and7381_y0
1 1
.subckt and_gate _a=h_u_cla32_and7383_h_u_cla32_and7382_y0 _b=h_u_cla32_and7383_h_u_cla32_and7381_y0 _y0=h_u_cla32_and7383_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and7384_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and7384_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and7384_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and7384_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and7384_y0
.names h_u_cla32_and7384_y0 h_u_cla32_and7385_h_u_cla32_and7384_y0
1 1
.names h_u_cla32_and7383_y0 h_u_cla32_and7385_h_u_cla32_and7383_y0
1 1
.subckt and_gate _a=h_u_cla32_and7385_h_u_cla32_and7384_y0 _b=h_u_cla32_and7385_h_u_cla32_and7383_y0 _y0=h_u_cla32_and7385_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and7386_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and7386_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and7386_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and7386_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and7386_y0
.names h_u_cla32_and7386_y0 h_u_cla32_and7387_h_u_cla32_and7386_y0
1 1
.names h_u_cla32_and7385_y0 h_u_cla32_and7387_h_u_cla32_and7385_y0
1 1
.subckt and_gate _a=h_u_cla32_and7387_h_u_cla32_and7386_y0 _b=h_u_cla32_and7387_h_u_cla32_and7385_y0 _y0=h_u_cla32_and7387_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and7388_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and7388_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and7388_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and7388_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and7388_y0
.names h_u_cla32_and7388_y0 h_u_cla32_and7389_h_u_cla32_and7388_y0
1 1
.names h_u_cla32_and7387_y0 h_u_cla32_and7389_h_u_cla32_and7387_y0
1 1
.subckt and_gate _a=h_u_cla32_and7389_h_u_cla32_and7388_y0 _b=h_u_cla32_and7389_h_u_cla32_and7387_y0 _y0=h_u_cla32_and7389_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and7390_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and7390_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and7390_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and7390_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and7390_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and7391_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and7391_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and7391_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and7391_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and7391_y0
.names h_u_cla32_and7391_y0 h_u_cla32_and7392_h_u_cla32_and7391_y0
1 1
.names h_u_cla32_and7390_y0 h_u_cla32_and7392_h_u_cla32_and7390_y0
1 1
.subckt and_gate _a=h_u_cla32_and7392_h_u_cla32_and7391_y0 _b=h_u_cla32_and7392_h_u_cla32_and7390_y0 _y0=h_u_cla32_and7392_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and7393_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and7393_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and7393_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and7393_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and7393_y0
.names h_u_cla32_and7393_y0 h_u_cla32_and7394_h_u_cla32_and7393_y0
1 1
.names h_u_cla32_and7392_y0 h_u_cla32_and7394_h_u_cla32_and7392_y0
1 1
.subckt and_gate _a=h_u_cla32_and7394_h_u_cla32_and7393_y0 _b=h_u_cla32_and7394_h_u_cla32_and7392_y0 _y0=h_u_cla32_and7394_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and7395_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and7395_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and7395_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and7395_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and7395_y0
.names h_u_cla32_and7395_y0 h_u_cla32_and7396_h_u_cla32_and7395_y0
1 1
.names h_u_cla32_and7394_y0 h_u_cla32_and7396_h_u_cla32_and7394_y0
1 1
.subckt and_gate _a=h_u_cla32_and7396_h_u_cla32_and7395_y0 _b=h_u_cla32_and7396_h_u_cla32_and7394_y0 _y0=h_u_cla32_and7396_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and7397_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and7397_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and7397_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and7397_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and7397_y0
.names h_u_cla32_and7397_y0 h_u_cla32_and7398_h_u_cla32_and7397_y0
1 1
.names h_u_cla32_and7396_y0 h_u_cla32_and7398_h_u_cla32_and7396_y0
1 1
.subckt and_gate _a=h_u_cla32_and7398_h_u_cla32_and7397_y0 _b=h_u_cla32_and7398_h_u_cla32_and7396_y0 _y0=h_u_cla32_and7398_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and7399_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and7399_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and7399_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and7399_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and7399_y0
.names h_u_cla32_and7399_y0 h_u_cla32_and7400_h_u_cla32_and7399_y0
1 1
.names h_u_cla32_and7398_y0 h_u_cla32_and7400_h_u_cla32_and7398_y0
1 1
.subckt and_gate _a=h_u_cla32_and7400_h_u_cla32_and7399_y0 _b=h_u_cla32_and7400_h_u_cla32_and7398_y0 _y0=h_u_cla32_and7400_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and7401_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and7401_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and7401_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and7401_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and7401_y0
.names h_u_cla32_and7401_y0 h_u_cla32_and7402_h_u_cla32_and7401_y0
1 1
.names h_u_cla32_and7400_y0 h_u_cla32_and7402_h_u_cla32_and7400_y0
1 1
.subckt and_gate _a=h_u_cla32_and7402_h_u_cla32_and7401_y0 _b=h_u_cla32_and7402_h_u_cla32_and7400_y0 _y0=h_u_cla32_and7402_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and7403_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and7403_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and7403_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and7403_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and7403_y0
.names h_u_cla32_and7403_y0 h_u_cla32_and7404_h_u_cla32_and7403_y0
1 1
.names h_u_cla32_and7402_y0 h_u_cla32_and7404_h_u_cla32_and7402_y0
1 1
.subckt and_gate _a=h_u_cla32_and7404_h_u_cla32_and7403_y0 _b=h_u_cla32_and7404_h_u_cla32_and7402_y0 _y0=h_u_cla32_and7404_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and7405_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and7405_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and7405_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and7405_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and7405_y0
.names h_u_cla32_and7405_y0 h_u_cla32_and7406_h_u_cla32_and7405_y0
1 1
.names h_u_cla32_and7404_y0 h_u_cla32_and7406_h_u_cla32_and7404_y0
1 1
.subckt and_gate _a=h_u_cla32_and7406_h_u_cla32_and7405_y0 _b=h_u_cla32_and7406_h_u_cla32_and7404_y0 _y0=h_u_cla32_and7406_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and7407_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and7407_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and7407_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and7407_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and7407_y0
.names h_u_cla32_and7407_y0 h_u_cla32_and7408_h_u_cla32_and7407_y0
1 1
.names h_u_cla32_and7406_y0 h_u_cla32_and7408_h_u_cla32_and7406_y0
1 1
.subckt and_gate _a=h_u_cla32_and7408_h_u_cla32_and7407_y0 _b=h_u_cla32_and7408_h_u_cla32_and7406_y0 _y0=h_u_cla32_and7408_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and7409_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and7409_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and7409_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and7409_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and7409_y0
.names h_u_cla32_and7409_y0 h_u_cla32_and7410_h_u_cla32_and7409_y0
1 1
.names h_u_cla32_and7408_y0 h_u_cla32_and7410_h_u_cla32_and7408_y0
1 1
.subckt and_gate _a=h_u_cla32_and7410_h_u_cla32_and7409_y0 _b=h_u_cla32_and7410_h_u_cla32_and7408_y0 _y0=h_u_cla32_and7410_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and7411_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and7411_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and7411_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and7411_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and7411_y0
.names h_u_cla32_and7411_y0 h_u_cla32_and7412_h_u_cla32_and7411_y0
1 1
.names h_u_cla32_and7410_y0 h_u_cla32_and7412_h_u_cla32_and7410_y0
1 1
.subckt and_gate _a=h_u_cla32_and7412_h_u_cla32_and7411_y0 _b=h_u_cla32_and7412_h_u_cla32_and7410_y0 _y0=h_u_cla32_and7412_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and7413_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and7413_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and7413_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and7413_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and7413_y0
.names h_u_cla32_and7413_y0 h_u_cla32_and7414_h_u_cla32_and7413_y0
1 1
.names h_u_cla32_and7412_y0 h_u_cla32_and7414_h_u_cla32_and7412_y0
1 1
.subckt and_gate _a=h_u_cla32_and7414_h_u_cla32_and7413_y0 _b=h_u_cla32_and7414_h_u_cla32_and7412_y0 _y0=h_u_cla32_and7414_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and7415_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and7415_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and7415_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and7415_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and7415_y0
.names h_u_cla32_and7415_y0 h_u_cla32_and7416_h_u_cla32_and7415_y0
1 1
.names h_u_cla32_and7414_y0 h_u_cla32_and7416_h_u_cla32_and7414_y0
1 1
.subckt and_gate _a=h_u_cla32_and7416_h_u_cla32_and7415_y0 _b=h_u_cla32_and7416_h_u_cla32_and7414_y0 _y0=h_u_cla32_and7416_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and7417_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and7417_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and7417_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and7417_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and7417_y0
.names h_u_cla32_and7417_y0 h_u_cla32_and7418_h_u_cla32_and7417_y0
1 1
.names h_u_cla32_and7416_y0 h_u_cla32_and7418_h_u_cla32_and7416_y0
1 1
.subckt and_gate _a=h_u_cla32_and7418_h_u_cla32_and7417_y0 _b=h_u_cla32_and7418_h_u_cla32_and7416_y0 _y0=h_u_cla32_and7418_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and7419_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and7419_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and7419_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and7419_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and7419_y0
.names h_u_cla32_and7419_y0 h_u_cla32_and7420_h_u_cla32_and7419_y0
1 1
.names h_u_cla32_and7418_y0 h_u_cla32_and7420_h_u_cla32_and7418_y0
1 1
.subckt and_gate _a=h_u_cla32_and7420_h_u_cla32_and7419_y0 _b=h_u_cla32_and7420_h_u_cla32_and7418_y0 _y0=h_u_cla32_and7420_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and7421_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and7421_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and7421_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and7421_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and7421_y0
.names h_u_cla32_and7421_y0 h_u_cla32_and7422_h_u_cla32_and7421_y0
1 1
.names h_u_cla32_and7420_y0 h_u_cla32_and7422_h_u_cla32_and7420_y0
1 1
.subckt and_gate _a=h_u_cla32_and7422_h_u_cla32_and7421_y0 _b=h_u_cla32_and7422_h_u_cla32_and7420_y0 _y0=h_u_cla32_and7422_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and7423_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and7423_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and7423_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and7423_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and7423_y0
.names h_u_cla32_and7423_y0 h_u_cla32_and7424_h_u_cla32_and7423_y0
1 1
.names h_u_cla32_and7422_y0 h_u_cla32_and7424_h_u_cla32_and7422_y0
1 1
.subckt and_gate _a=h_u_cla32_and7424_h_u_cla32_and7423_y0 _b=h_u_cla32_and7424_h_u_cla32_and7422_y0 _y0=h_u_cla32_and7424_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and7425_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and7425_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and7425_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and7425_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and7425_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and7426_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and7426_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and7426_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and7426_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and7426_y0
.names h_u_cla32_and7426_y0 h_u_cla32_and7427_h_u_cla32_and7426_y0
1 1
.names h_u_cla32_and7425_y0 h_u_cla32_and7427_h_u_cla32_and7425_y0
1 1
.subckt and_gate _a=h_u_cla32_and7427_h_u_cla32_and7426_y0 _b=h_u_cla32_and7427_h_u_cla32_and7425_y0 _y0=h_u_cla32_and7427_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and7428_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and7428_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and7428_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and7428_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and7428_y0
.names h_u_cla32_and7428_y0 h_u_cla32_and7429_h_u_cla32_and7428_y0
1 1
.names h_u_cla32_and7427_y0 h_u_cla32_and7429_h_u_cla32_and7427_y0
1 1
.subckt and_gate _a=h_u_cla32_and7429_h_u_cla32_and7428_y0 _b=h_u_cla32_and7429_h_u_cla32_and7427_y0 _y0=h_u_cla32_and7429_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and7430_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and7430_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and7430_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and7430_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and7430_y0
.names h_u_cla32_and7430_y0 h_u_cla32_and7431_h_u_cla32_and7430_y0
1 1
.names h_u_cla32_and7429_y0 h_u_cla32_and7431_h_u_cla32_and7429_y0
1 1
.subckt and_gate _a=h_u_cla32_and7431_h_u_cla32_and7430_y0 _b=h_u_cla32_and7431_h_u_cla32_and7429_y0 _y0=h_u_cla32_and7431_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and7432_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and7432_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and7432_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and7432_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and7432_y0
.names h_u_cla32_and7432_y0 h_u_cla32_and7433_h_u_cla32_and7432_y0
1 1
.names h_u_cla32_and7431_y0 h_u_cla32_and7433_h_u_cla32_and7431_y0
1 1
.subckt and_gate _a=h_u_cla32_and7433_h_u_cla32_and7432_y0 _b=h_u_cla32_and7433_h_u_cla32_and7431_y0 _y0=h_u_cla32_and7433_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and7434_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and7434_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and7434_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and7434_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and7434_y0
.names h_u_cla32_and7434_y0 h_u_cla32_and7435_h_u_cla32_and7434_y0
1 1
.names h_u_cla32_and7433_y0 h_u_cla32_and7435_h_u_cla32_and7433_y0
1 1
.subckt and_gate _a=h_u_cla32_and7435_h_u_cla32_and7434_y0 _b=h_u_cla32_and7435_h_u_cla32_and7433_y0 _y0=h_u_cla32_and7435_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and7436_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and7436_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and7436_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and7436_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and7436_y0
.names h_u_cla32_and7436_y0 h_u_cla32_and7437_h_u_cla32_and7436_y0
1 1
.names h_u_cla32_and7435_y0 h_u_cla32_and7437_h_u_cla32_and7435_y0
1 1
.subckt and_gate _a=h_u_cla32_and7437_h_u_cla32_and7436_y0 _b=h_u_cla32_and7437_h_u_cla32_and7435_y0 _y0=h_u_cla32_and7437_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and7438_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and7438_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and7438_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and7438_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and7438_y0
.names h_u_cla32_and7438_y0 h_u_cla32_and7439_h_u_cla32_and7438_y0
1 1
.names h_u_cla32_and7437_y0 h_u_cla32_and7439_h_u_cla32_and7437_y0
1 1
.subckt and_gate _a=h_u_cla32_and7439_h_u_cla32_and7438_y0 _b=h_u_cla32_and7439_h_u_cla32_and7437_y0 _y0=h_u_cla32_and7439_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and7440_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and7440_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and7440_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and7440_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and7440_y0
.names h_u_cla32_and7440_y0 h_u_cla32_and7441_h_u_cla32_and7440_y0
1 1
.names h_u_cla32_and7439_y0 h_u_cla32_and7441_h_u_cla32_and7439_y0
1 1
.subckt and_gate _a=h_u_cla32_and7441_h_u_cla32_and7440_y0 _b=h_u_cla32_and7441_h_u_cla32_and7439_y0 _y0=h_u_cla32_and7441_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and7442_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and7442_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and7442_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and7442_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and7442_y0
.names h_u_cla32_and7442_y0 h_u_cla32_and7443_h_u_cla32_and7442_y0
1 1
.names h_u_cla32_and7441_y0 h_u_cla32_and7443_h_u_cla32_and7441_y0
1 1
.subckt and_gate _a=h_u_cla32_and7443_h_u_cla32_and7442_y0 _b=h_u_cla32_and7443_h_u_cla32_and7441_y0 _y0=h_u_cla32_and7443_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and7444_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and7444_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and7444_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and7444_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and7444_y0
.names h_u_cla32_and7444_y0 h_u_cla32_and7445_h_u_cla32_and7444_y0
1 1
.names h_u_cla32_and7443_y0 h_u_cla32_and7445_h_u_cla32_and7443_y0
1 1
.subckt and_gate _a=h_u_cla32_and7445_h_u_cla32_and7444_y0 _b=h_u_cla32_and7445_h_u_cla32_and7443_y0 _y0=h_u_cla32_and7445_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and7446_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and7446_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and7446_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and7446_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and7446_y0
.names h_u_cla32_and7446_y0 h_u_cla32_and7447_h_u_cla32_and7446_y0
1 1
.names h_u_cla32_and7445_y0 h_u_cla32_and7447_h_u_cla32_and7445_y0
1 1
.subckt and_gate _a=h_u_cla32_and7447_h_u_cla32_and7446_y0 _b=h_u_cla32_and7447_h_u_cla32_and7445_y0 _y0=h_u_cla32_and7447_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and7448_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and7448_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and7448_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and7448_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and7448_y0
.names h_u_cla32_and7448_y0 h_u_cla32_and7449_h_u_cla32_and7448_y0
1 1
.names h_u_cla32_and7447_y0 h_u_cla32_and7449_h_u_cla32_and7447_y0
1 1
.subckt and_gate _a=h_u_cla32_and7449_h_u_cla32_and7448_y0 _b=h_u_cla32_and7449_h_u_cla32_and7447_y0 _y0=h_u_cla32_and7449_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and7450_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and7450_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and7450_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and7450_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and7450_y0
.names h_u_cla32_and7450_y0 h_u_cla32_and7451_h_u_cla32_and7450_y0
1 1
.names h_u_cla32_and7449_y0 h_u_cla32_and7451_h_u_cla32_and7449_y0
1 1
.subckt and_gate _a=h_u_cla32_and7451_h_u_cla32_and7450_y0 _b=h_u_cla32_and7451_h_u_cla32_and7449_y0 _y0=h_u_cla32_and7451_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and7452_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and7452_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and7452_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and7452_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and7452_y0
.names h_u_cla32_and7452_y0 h_u_cla32_and7453_h_u_cla32_and7452_y0
1 1
.names h_u_cla32_and7451_y0 h_u_cla32_and7453_h_u_cla32_and7451_y0
1 1
.subckt and_gate _a=h_u_cla32_and7453_h_u_cla32_and7452_y0 _b=h_u_cla32_and7453_h_u_cla32_and7451_y0 _y0=h_u_cla32_and7453_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and7454_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and7454_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and7454_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and7454_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and7454_y0
.names h_u_cla32_and7454_y0 h_u_cla32_and7455_h_u_cla32_and7454_y0
1 1
.names h_u_cla32_and7453_y0 h_u_cla32_and7455_h_u_cla32_and7453_y0
1 1
.subckt and_gate _a=h_u_cla32_and7455_h_u_cla32_and7454_y0 _b=h_u_cla32_and7455_h_u_cla32_and7453_y0 _y0=h_u_cla32_and7455_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and7456_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and7456_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and7456_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and7456_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and7456_y0
.names h_u_cla32_and7456_y0 h_u_cla32_and7457_h_u_cla32_and7456_y0
1 1
.names h_u_cla32_and7455_y0 h_u_cla32_and7457_h_u_cla32_and7455_y0
1 1
.subckt and_gate _a=h_u_cla32_and7457_h_u_cla32_and7456_y0 _b=h_u_cla32_and7457_h_u_cla32_and7455_y0 _y0=h_u_cla32_and7457_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and7458_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and7458_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and7458_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and7458_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and7458_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and7459_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and7459_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and7459_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and7459_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and7459_y0
.names h_u_cla32_and7459_y0 h_u_cla32_and7460_h_u_cla32_and7459_y0
1 1
.names h_u_cla32_and7458_y0 h_u_cla32_and7460_h_u_cla32_and7458_y0
1 1
.subckt and_gate _a=h_u_cla32_and7460_h_u_cla32_and7459_y0 _b=h_u_cla32_and7460_h_u_cla32_and7458_y0 _y0=h_u_cla32_and7460_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and7461_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and7461_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and7461_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and7461_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and7461_y0
.names h_u_cla32_and7461_y0 h_u_cla32_and7462_h_u_cla32_and7461_y0
1 1
.names h_u_cla32_and7460_y0 h_u_cla32_and7462_h_u_cla32_and7460_y0
1 1
.subckt and_gate _a=h_u_cla32_and7462_h_u_cla32_and7461_y0 _b=h_u_cla32_and7462_h_u_cla32_and7460_y0 _y0=h_u_cla32_and7462_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and7463_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and7463_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and7463_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and7463_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and7463_y0
.names h_u_cla32_and7463_y0 h_u_cla32_and7464_h_u_cla32_and7463_y0
1 1
.names h_u_cla32_and7462_y0 h_u_cla32_and7464_h_u_cla32_and7462_y0
1 1
.subckt and_gate _a=h_u_cla32_and7464_h_u_cla32_and7463_y0 _b=h_u_cla32_and7464_h_u_cla32_and7462_y0 _y0=h_u_cla32_and7464_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and7465_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and7465_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and7465_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and7465_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and7465_y0
.names h_u_cla32_and7465_y0 h_u_cla32_and7466_h_u_cla32_and7465_y0
1 1
.names h_u_cla32_and7464_y0 h_u_cla32_and7466_h_u_cla32_and7464_y0
1 1
.subckt and_gate _a=h_u_cla32_and7466_h_u_cla32_and7465_y0 _b=h_u_cla32_and7466_h_u_cla32_and7464_y0 _y0=h_u_cla32_and7466_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and7467_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and7467_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and7467_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and7467_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and7467_y0
.names h_u_cla32_and7467_y0 h_u_cla32_and7468_h_u_cla32_and7467_y0
1 1
.names h_u_cla32_and7466_y0 h_u_cla32_and7468_h_u_cla32_and7466_y0
1 1
.subckt and_gate _a=h_u_cla32_and7468_h_u_cla32_and7467_y0 _b=h_u_cla32_and7468_h_u_cla32_and7466_y0 _y0=h_u_cla32_and7468_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and7469_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and7469_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and7469_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and7469_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and7469_y0
.names h_u_cla32_and7469_y0 h_u_cla32_and7470_h_u_cla32_and7469_y0
1 1
.names h_u_cla32_and7468_y0 h_u_cla32_and7470_h_u_cla32_and7468_y0
1 1
.subckt and_gate _a=h_u_cla32_and7470_h_u_cla32_and7469_y0 _b=h_u_cla32_and7470_h_u_cla32_and7468_y0 _y0=h_u_cla32_and7470_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and7471_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and7471_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and7471_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and7471_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and7471_y0
.names h_u_cla32_and7471_y0 h_u_cla32_and7472_h_u_cla32_and7471_y0
1 1
.names h_u_cla32_and7470_y0 h_u_cla32_and7472_h_u_cla32_and7470_y0
1 1
.subckt and_gate _a=h_u_cla32_and7472_h_u_cla32_and7471_y0 _b=h_u_cla32_and7472_h_u_cla32_and7470_y0 _y0=h_u_cla32_and7472_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and7473_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and7473_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and7473_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and7473_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and7473_y0
.names h_u_cla32_and7473_y0 h_u_cla32_and7474_h_u_cla32_and7473_y0
1 1
.names h_u_cla32_and7472_y0 h_u_cla32_and7474_h_u_cla32_and7472_y0
1 1
.subckt and_gate _a=h_u_cla32_and7474_h_u_cla32_and7473_y0 _b=h_u_cla32_and7474_h_u_cla32_and7472_y0 _y0=h_u_cla32_and7474_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and7475_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and7475_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and7475_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and7475_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and7475_y0
.names h_u_cla32_and7475_y0 h_u_cla32_and7476_h_u_cla32_and7475_y0
1 1
.names h_u_cla32_and7474_y0 h_u_cla32_and7476_h_u_cla32_and7474_y0
1 1
.subckt and_gate _a=h_u_cla32_and7476_h_u_cla32_and7475_y0 _b=h_u_cla32_and7476_h_u_cla32_and7474_y0 _y0=h_u_cla32_and7476_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and7477_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and7477_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and7477_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and7477_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and7477_y0
.names h_u_cla32_and7477_y0 h_u_cla32_and7478_h_u_cla32_and7477_y0
1 1
.names h_u_cla32_and7476_y0 h_u_cla32_and7478_h_u_cla32_and7476_y0
1 1
.subckt and_gate _a=h_u_cla32_and7478_h_u_cla32_and7477_y0 _b=h_u_cla32_and7478_h_u_cla32_and7476_y0 _y0=h_u_cla32_and7478_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and7479_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and7479_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and7479_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and7479_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and7479_y0
.names h_u_cla32_and7479_y0 h_u_cla32_and7480_h_u_cla32_and7479_y0
1 1
.names h_u_cla32_and7478_y0 h_u_cla32_and7480_h_u_cla32_and7478_y0
1 1
.subckt and_gate _a=h_u_cla32_and7480_h_u_cla32_and7479_y0 _b=h_u_cla32_and7480_h_u_cla32_and7478_y0 _y0=h_u_cla32_and7480_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and7481_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and7481_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and7481_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and7481_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and7481_y0
.names h_u_cla32_and7481_y0 h_u_cla32_and7482_h_u_cla32_and7481_y0
1 1
.names h_u_cla32_and7480_y0 h_u_cla32_and7482_h_u_cla32_and7480_y0
1 1
.subckt and_gate _a=h_u_cla32_and7482_h_u_cla32_and7481_y0 _b=h_u_cla32_and7482_h_u_cla32_and7480_y0 _y0=h_u_cla32_and7482_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and7483_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and7483_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and7483_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and7483_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and7483_y0
.names h_u_cla32_and7483_y0 h_u_cla32_and7484_h_u_cla32_and7483_y0
1 1
.names h_u_cla32_and7482_y0 h_u_cla32_and7484_h_u_cla32_and7482_y0
1 1
.subckt and_gate _a=h_u_cla32_and7484_h_u_cla32_and7483_y0 _b=h_u_cla32_and7484_h_u_cla32_and7482_y0 _y0=h_u_cla32_and7484_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and7485_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and7485_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and7485_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and7485_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and7485_y0
.names h_u_cla32_and7485_y0 h_u_cla32_and7486_h_u_cla32_and7485_y0
1 1
.names h_u_cla32_and7484_y0 h_u_cla32_and7486_h_u_cla32_and7484_y0
1 1
.subckt and_gate _a=h_u_cla32_and7486_h_u_cla32_and7485_y0 _b=h_u_cla32_and7486_h_u_cla32_and7484_y0 _y0=h_u_cla32_and7486_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and7487_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and7487_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and7487_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and7487_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and7487_y0
.names h_u_cla32_and7487_y0 h_u_cla32_and7488_h_u_cla32_and7487_y0
1 1
.names h_u_cla32_and7486_y0 h_u_cla32_and7488_h_u_cla32_and7486_y0
1 1
.subckt and_gate _a=h_u_cla32_and7488_h_u_cla32_and7487_y0 _b=h_u_cla32_and7488_h_u_cla32_and7486_y0 _y0=h_u_cla32_and7488_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and7489_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and7489_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and7489_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and7489_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and7489_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and7490_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and7490_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and7490_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and7490_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and7490_y0
.names h_u_cla32_and7490_y0 h_u_cla32_and7491_h_u_cla32_and7490_y0
1 1
.names h_u_cla32_and7489_y0 h_u_cla32_and7491_h_u_cla32_and7489_y0
1 1
.subckt and_gate _a=h_u_cla32_and7491_h_u_cla32_and7490_y0 _b=h_u_cla32_and7491_h_u_cla32_and7489_y0 _y0=h_u_cla32_and7491_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and7492_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and7492_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and7492_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and7492_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and7492_y0
.names h_u_cla32_and7492_y0 h_u_cla32_and7493_h_u_cla32_and7492_y0
1 1
.names h_u_cla32_and7491_y0 h_u_cla32_and7493_h_u_cla32_and7491_y0
1 1
.subckt and_gate _a=h_u_cla32_and7493_h_u_cla32_and7492_y0 _b=h_u_cla32_and7493_h_u_cla32_and7491_y0 _y0=h_u_cla32_and7493_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and7494_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and7494_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and7494_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and7494_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and7494_y0
.names h_u_cla32_and7494_y0 h_u_cla32_and7495_h_u_cla32_and7494_y0
1 1
.names h_u_cla32_and7493_y0 h_u_cla32_and7495_h_u_cla32_and7493_y0
1 1
.subckt and_gate _a=h_u_cla32_and7495_h_u_cla32_and7494_y0 _b=h_u_cla32_and7495_h_u_cla32_and7493_y0 _y0=h_u_cla32_and7495_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and7496_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and7496_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and7496_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and7496_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and7496_y0
.names h_u_cla32_and7496_y0 h_u_cla32_and7497_h_u_cla32_and7496_y0
1 1
.names h_u_cla32_and7495_y0 h_u_cla32_and7497_h_u_cla32_and7495_y0
1 1
.subckt and_gate _a=h_u_cla32_and7497_h_u_cla32_and7496_y0 _b=h_u_cla32_and7497_h_u_cla32_and7495_y0 _y0=h_u_cla32_and7497_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and7498_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and7498_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and7498_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and7498_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and7498_y0
.names h_u_cla32_and7498_y0 h_u_cla32_and7499_h_u_cla32_and7498_y0
1 1
.names h_u_cla32_and7497_y0 h_u_cla32_and7499_h_u_cla32_and7497_y0
1 1
.subckt and_gate _a=h_u_cla32_and7499_h_u_cla32_and7498_y0 _b=h_u_cla32_and7499_h_u_cla32_and7497_y0 _y0=h_u_cla32_and7499_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and7500_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and7500_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and7500_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and7500_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and7500_y0
.names h_u_cla32_and7500_y0 h_u_cla32_and7501_h_u_cla32_and7500_y0
1 1
.names h_u_cla32_and7499_y0 h_u_cla32_and7501_h_u_cla32_and7499_y0
1 1
.subckt and_gate _a=h_u_cla32_and7501_h_u_cla32_and7500_y0 _b=h_u_cla32_and7501_h_u_cla32_and7499_y0 _y0=h_u_cla32_and7501_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and7502_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and7502_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and7502_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and7502_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and7502_y0
.names h_u_cla32_and7502_y0 h_u_cla32_and7503_h_u_cla32_and7502_y0
1 1
.names h_u_cla32_and7501_y0 h_u_cla32_and7503_h_u_cla32_and7501_y0
1 1
.subckt and_gate _a=h_u_cla32_and7503_h_u_cla32_and7502_y0 _b=h_u_cla32_and7503_h_u_cla32_and7501_y0 _y0=h_u_cla32_and7503_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and7504_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and7504_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and7504_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and7504_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and7504_y0
.names h_u_cla32_and7504_y0 h_u_cla32_and7505_h_u_cla32_and7504_y0
1 1
.names h_u_cla32_and7503_y0 h_u_cla32_and7505_h_u_cla32_and7503_y0
1 1
.subckt and_gate _a=h_u_cla32_and7505_h_u_cla32_and7504_y0 _b=h_u_cla32_and7505_h_u_cla32_and7503_y0 _y0=h_u_cla32_and7505_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and7506_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and7506_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and7506_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and7506_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and7506_y0
.names h_u_cla32_and7506_y0 h_u_cla32_and7507_h_u_cla32_and7506_y0
1 1
.names h_u_cla32_and7505_y0 h_u_cla32_and7507_h_u_cla32_and7505_y0
1 1
.subckt and_gate _a=h_u_cla32_and7507_h_u_cla32_and7506_y0 _b=h_u_cla32_and7507_h_u_cla32_and7505_y0 _y0=h_u_cla32_and7507_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and7508_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and7508_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and7508_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and7508_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and7508_y0
.names h_u_cla32_and7508_y0 h_u_cla32_and7509_h_u_cla32_and7508_y0
1 1
.names h_u_cla32_and7507_y0 h_u_cla32_and7509_h_u_cla32_and7507_y0
1 1
.subckt and_gate _a=h_u_cla32_and7509_h_u_cla32_and7508_y0 _b=h_u_cla32_and7509_h_u_cla32_and7507_y0 _y0=h_u_cla32_and7509_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and7510_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and7510_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and7510_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and7510_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and7510_y0
.names h_u_cla32_and7510_y0 h_u_cla32_and7511_h_u_cla32_and7510_y0
1 1
.names h_u_cla32_and7509_y0 h_u_cla32_and7511_h_u_cla32_and7509_y0
1 1
.subckt and_gate _a=h_u_cla32_and7511_h_u_cla32_and7510_y0 _b=h_u_cla32_and7511_h_u_cla32_and7509_y0 _y0=h_u_cla32_and7511_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and7512_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and7512_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and7512_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and7512_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and7512_y0
.names h_u_cla32_and7512_y0 h_u_cla32_and7513_h_u_cla32_and7512_y0
1 1
.names h_u_cla32_and7511_y0 h_u_cla32_and7513_h_u_cla32_and7511_y0
1 1
.subckt and_gate _a=h_u_cla32_and7513_h_u_cla32_and7512_y0 _b=h_u_cla32_and7513_h_u_cla32_and7511_y0 _y0=h_u_cla32_and7513_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and7514_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and7514_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and7514_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and7514_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and7514_y0
.names h_u_cla32_and7514_y0 h_u_cla32_and7515_h_u_cla32_and7514_y0
1 1
.names h_u_cla32_and7513_y0 h_u_cla32_and7515_h_u_cla32_and7513_y0
1 1
.subckt and_gate _a=h_u_cla32_and7515_h_u_cla32_and7514_y0 _b=h_u_cla32_and7515_h_u_cla32_and7513_y0 _y0=h_u_cla32_and7515_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and7516_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and7516_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and7516_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and7516_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and7516_y0
.names h_u_cla32_and7516_y0 h_u_cla32_and7517_h_u_cla32_and7516_y0
1 1
.names h_u_cla32_and7515_y0 h_u_cla32_and7517_h_u_cla32_and7515_y0
1 1
.subckt and_gate _a=h_u_cla32_and7517_h_u_cla32_and7516_y0 _b=h_u_cla32_and7517_h_u_cla32_and7515_y0 _y0=h_u_cla32_and7517_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and7518_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and7518_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and7518_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and7518_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and7518_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and7519_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and7519_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and7519_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and7519_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and7519_y0
.names h_u_cla32_and7519_y0 h_u_cla32_and7520_h_u_cla32_and7519_y0
1 1
.names h_u_cla32_and7518_y0 h_u_cla32_and7520_h_u_cla32_and7518_y0
1 1
.subckt and_gate _a=h_u_cla32_and7520_h_u_cla32_and7519_y0 _b=h_u_cla32_and7520_h_u_cla32_and7518_y0 _y0=h_u_cla32_and7520_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and7521_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and7521_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and7521_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and7521_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and7521_y0
.names h_u_cla32_and7521_y0 h_u_cla32_and7522_h_u_cla32_and7521_y0
1 1
.names h_u_cla32_and7520_y0 h_u_cla32_and7522_h_u_cla32_and7520_y0
1 1
.subckt and_gate _a=h_u_cla32_and7522_h_u_cla32_and7521_y0 _b=h_u_cla32_and7522_h_u_cla32_and7520_y0 _y0=h_u_cla32_and7522_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and7523_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and7523_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and7523_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and7523_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and7523_y0
.names h_u_cla32_and7523_y0 h_u_cla32_and7524_h_u_cla32_and7523_y0
1 1
.names h_u_cla32_and7522_y0 h_u_cla32_and7524_h_u_cla32_and7522_y0
1 1
.subckt and_gate _a=h_u_cla32_and7524_h_u_cla32_and7523_y0 _b=h_u_cla32_and7524_h_u_cla32_and7522_y0 _y0=h_u_cla32_and7524_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and7525_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and7525_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and7525_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and7525_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and7525_y0
.names h_u_cla32_and7525_y0 h_u_cla32_and7526_h_u_cla32_and7525_y0
1 1
.names h_u_cla32_and7524_y0 h_u_cla32_and7526_h_u_cla32_and7524_y0
1 1
.subckt and_gate _a=h_u_cla32_and7526_h_u_cla32_and7525_y0 _b=h_u_cla32_and7526_h_u_cla32_and7524_y0 _y0=h_u_cla32_and7526_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and7527_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and7527_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and7527_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and7527_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and7527_y0
.names h_u_cla32_and7527_y0 h_u_cla32_and7528_h_u_cla32_and7527_y0
1 1
.names h_u_cla32_and7526_y0 h_u_cla32_and7528_h_u_cla32_and7526_y0
1 1
.subckt and_gate _a=h_u_cla32_and7528_h_u_cla32_and7527_y0 _b=h_u_cla32_and7528_h_u_cla32_and7526_y0 _y0=h_u_cla32_and7528_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and7529_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and7529_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and7529_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and7529_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and7529_y0
.names h_u_cla32_and7529_y0 h_u_cla32_and7530_h_u_cla32_and7529_y0
1 1
.names h_u_cla32_and7528_y0 h_u_cla32_and7530_h_u_cla32_and7528_y0
1 1
.subckt and_gate _a=h_u_cla32_and7530_h_u_cla32_and7529_y0 _b=h_u_cla32_and7530_h_u_cla32_and7528_y0 _y0=h_u_cla32_and7530_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and7531_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and7531_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and7531_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and7531_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and7531_y0
.names h_u_cla32_and7531_y0 h_u_cla32_and7532_h_u_cla32_and7531_y0
1 1
.names h_u_cla32_and7530_y0 h_u_cla32_and7532_h_u_cla32_and7530_y0
1 1
.subckt and_gate _a=h_u_cla32_and7532_h_u_cla32_and7531_y0 _b=h_u_cla32_and7532_h_u_cla32_and7530_y0 _y0=h_u_cla32_and7532_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and7533_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and7533_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and7533_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and7533_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and7533_y0
.names h_u_cla32_and7533_y0 h_u_cla32_and7534_h_u_cla32_and7533_y0
1 1
.names h_u_cla32_and7532_y0 h_u_cla32_and7534_h_u_cla32_and7532_y0
1 1
.subckt and_gate _a=h_u_cla32_and7534_h_u_cla32_and7533_y0 _b=h_u_cla32_and7534_h_u_cla32_and7532_y0 _y0=h_u_cla32_and7534_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and7535_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and7535_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and7535_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and7535_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and7535_y0
.names h_u_cla32_and7535_y0 h_u_cla32_and7536_h_u_cla32_and7535_y0
1 1
.names h_u_cla32_and7534_y0 h_u_cla32_and7536_h_u_cla32_and7534_y0
1 1
.subckt and_gate _a=h_u_cla32_and7536_h_u_cla32_and7535_y0 _b=h_u_cla32_and7536_h_u_cla32_and7534_y0 _y0=h_u_cla32_and7536_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and7537_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and7537_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and7537_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and7537_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and7537_y0
.names h_u_cla32_and7537_y0 h_u_cla32_and7538_h_u_cla32_and7537_y0
1 1
.names h_u_cla32_and7536_y0 h_u_cla32_and7538_h_u_cla32_and7536_y0
1 1
.subckt and_gate _a=h_u_cla32_and7538_h_u_cla32_and7537_y0 _b=h_u_cla32_and7538_h_u_cla32_and7536_y0 _y0=h_u_cla32_and7538_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and7539_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and7539_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and7539_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and7539_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and7539_y0
.names h_u_cla32_and7539_y0 h_u_cla32_and7540_h_u_cla32_and7539_y0
1 1
.names h_u_cla32_and7538_y0 h_u_cla32_and7540_h_u_cla32_and7538_y0
1 1
.subckt and_gate _a=h_u_cla32_and7540_h_u_cla32_and7539_y0 _b=h_u_cla32_and7540_h_u_cla32_and7538_y0 _y0=h_u_cla32_and7540_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and7541_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and7541_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and7541_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and7541_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and7541_y0
.names h_u_cla32_and7541_y0 h_u_cla32_and7542_h_u_cla32_and7541_y0
1 1
.names h_u_cla32_and7540_y0 h_u_cla32_and7542_h_u_cla32_and7540_y0
1 1
.subckt and_gate _a=h_u_cla32_and7542_h_u_cla32_and7541_y0 _b=h_u_cla32_and7542_h_u_cla32_and7540_y0 _y0=h_u_cla32_and7542_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and7543_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and7543_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and7543_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and7543_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and7543_y0
.names h_u_cla32_and7543_y0 h_u_cla32_and7544_h_u_cla32_and7543_y0
1 1
.names h_u_cla32_and7542_y0 h_u_cla32_and7544_h_u_cla32_and7542_y0
1 1
.subckt and_gate _a=h_u_cla32_and7544_h_u_cla32_and7543_y0 _b=h_u_cla32_and7544_h_u_cla32_and7542_y0 _y0=h_u_cla32_and7544_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and7545_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and7545_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and7545_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and7545_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and7545_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and7546_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and7546_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and7546_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and7546_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and7546_y0
.names h_u_cla32_and7546_y0 h_u_cla32_and7547_h_u_cla32_and7546_y0
1 1
.names h_u_cla32_and7545_y0 h_u_cla32_and7547_h_u_cla32_and7545_y0
1 1
.subckt and_gate _a=h_u_cla32_and7547_h_u_cla32_and7546_y0 _b=h_u_cla32_and7547_h_u_cla32_and7545_y0 _y0=h_u_cla32_and7547_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and7548_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and7548_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and7548_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and7548_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and7548_y0
.names h_u_cla32_and7548_y0 h_u_cla32_and7549_h_u_cla32_and7548_y0
1 1
.names h_u_cla32_and7547_y0 h_u_cla32_and7549_h_u_cla32_and7547_y0
1 1
.subckt and_gate _a=h_u_cla32_and7549_h_u_cla32_and7548_y0 _b=h_u_cla32_and7549_h_u_cla32_and7547_y0 _y0=h_u_cla32_and7549_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and7550_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and7550_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and7550_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and7550_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and7550_y0
.names h_u_cla32_and7550_y0 h_u_cla32_and7551_h_u_cla32_and7550_y0
1 1
.names h_u_cla32_and7549_y0 h_u_cla32_and7551_h_u_cla32_and7549_y0
1 1
.subckt and_gate _a=h_u_cla32_and7551_h_u_cla32_and7550_y0 _b=h_u_cla32_and7551_h_u_cla32_and7549_y0 _y0=h_u_cla32_and7551_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and7552_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and7552_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and7552_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and7552_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and7552_y0
.names h_u_cla32_and7552_y0 h_u_cla32_and7553_h_u_cla32_and7552_y0
1 1
.names h_u_cla32_and7551_y0 h_u_cla32_and7553_h_u_cla32_and7551_y0
1 1
.subckt and_gate _a=h_u_cla32_and7553_h_u_cla32_and7552_y0 _b=h_u_cla32_and7553_h_u_cla32_and7551_y0 _y0=h_u_cla32_and7553_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and7554_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and7554_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and7554_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and7554_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and7554_y0
.names h_u_cla32_and7554_y0 h_u_cla32_and7555_h_u_cla32_and7554_y0
1 1
.names h_u_cla32_and7553_y0 h_u_cla32_and7555_h_u_cla32_and7553_y0
1 1
.subckt and_gate _a=h_u_cla32_and7555_h_u_cla32_and7554_y0 _b=h_u_cla32_and7555_h_u_cla32_and7553_y0 _y0=h_u_cla32_and7555_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and7556_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and7556_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and7556_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and7556_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and7556_y0
.names h_u_cla32_and7556_y0 h_u_cla32_and7557_h_u_cla32_and7556_y0
1 1
.names h_u_cla32_and7555_y0 h_u_cla32_and7557_h_u_cla32_and7555_y0
1 1
.subckt and_gate _a=h_u_cla32_and7557_h_u_cla32_and7556_y0 _b=h_u_cla32_and7557_h_u_cla32_and7555_y0 _y0=h_u_cla32_and7557_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and7558_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and7558_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and7558_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and7558_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and7558_y0
.names h_u_cla32_and7558_y0 h_u_cla32_and7559_h_u_cla32_and7558_y0
1 1
.names h_u_cla32_and7557_y0 h_u_cla32_and7559_h_u_cla32_and7557_y0
1 1
.subckt and_gate _a=h_u_cla32_and7559_h_u_cla32_and7558_y0 _b=h_u_cla32_and7559_h_u_cla32_and7557_y0 _y0=h_u_cla32_and7559_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and7560_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and7560_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and7560_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and7560_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and7560_y0
.names h_u_cla32_and7560_y0 h_u_cla32_and7561_h_u_cla32_and7560_y0
1 1
.names h_u_cla32_and7559_y0 h_u_cla32_and7561_h_u_cla32_and7559_y0
1 1
.subckt and_gate _a=h_u_cla32_and7561_h_u_cla32_and7560_y0 _b=h_u_cla32_and7561_h_u_cla32_and7559_y0 _y0=h_u_cla32_and7561_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and7562_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and7562_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and7562_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and7562_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and7562_y0
.names h_u_cla32_and7562_y0 h_u_cla32_and7563_h_u_cla32_and7562_y0
1 1
.names h_u_cla32_and7561_y0 h_u_cla32_and7563_h_u_cla32_and7561_y0
1 1
.subckt and_gate _a=h_u_cla32_and7563_h_u_cla32_and7562_y0 _b=h_u_cla32_and7563_h_u_cla32_and7561_y0 _y0=h_u_cla32_and7563_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and7564_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and7564_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and7564_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and7564_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and7564_y0
.names h_u_cla32_and7564_y0 h_u_cla32_and7565_h_u_cla32_and7564_y0
1 1
.names h_u_cla32_and7563_y0 h_u_cla32_and7565_h_u_cla32_and7563_y0
1 1
.subckt and_gate _a=h_u_cla32_and7565_h_u_cla32_and7564_y0 _b=h_u_cla32_and7565_h_u_cla32_and7563_y0 _y0=h_u_cla32_and7565_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and7566_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and7566_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and7566_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and7566_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and7566_y0
.names h_u_cla32_and7566_y0 h_u_cla32_and7567_h_u_cla32_and7566_y0
1 1
.names h_u_cla32_and7565_y0 h_u_cla32_and7567_h_u_cla32_and7565_y0
1 1
.subckt and_gate _a=h_u_cla32_and7567_h_u_cla32_and7566_y0 _b=h_u_cla32_and7567_h_u_cla32_and7565_y0 _y0=h_u_cla32_and7567_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and7568_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and7568_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and7568_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and7568_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and7568_y0
.names h_u_cla32_and7568_y0 h_u_cla32_and7569_h_u_cla32_and7568_y0
1 1
.names h_u_cla32_and7567_y0 h_u_cla32_and7569_h_u_cla32_and7567_y0
1 1
.subckt and_gate _a=h_u_cla32_and7569_h_u_cla32_and7568_y0 _b=h_u_cla32_and7569_h_u_cla32_and7567_y0 _y0=h_u_cla32_and7569_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and7570_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and7570_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and7570_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and7570_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and7570_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and7571_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and7571_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and7571_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and7571_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and7571_y0
.names h_u_cla32_and7571_y0 h_u_cla32_and7572_h_u_cla32_and7571_y0
1 1
.names h_u_cla32_and7570_y0 h_u_cla32_and7572_h_u_cla32_and7570_y0
1 1
.subckt and_gate _a=h_u_cla32_and7572_h_u_cla32_and7571_y0 _b=h_u_cla32_and7572_h_u_cla32_and7570_y0 _y0=h_u_cla32_and7572_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and7573_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and7573_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and7573_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and7573_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and7573_y0
.names h_u_cla32_and7573_y0 h_u_cla32_and7574_h_u_cla32_and7573_y0
1 1
.names h_u_cla32_and7572_y0 h_u_cla32_and7574_h_u_cla32_and7572_y0
1 1
.subckt and_gate _a=h_u_cla32_and7574_h_u_cla32_and7573_y0 _b=h_u_cla32_and7574_h_u_cla32_and7572_y0 _y0=h_u_cla32_and7574_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and7575_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and7575_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and7575_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and7575_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and7575_y0
.names h_u_cla32_and7575_y0 h_u_cla32_and7576_h_u_cla32_and7575_y0
1 1
.names h_u_cla32_and7574_y0 h_u_cla32_and7576_h_u_cla32_and7574_y0
1 1
.subckt and_gate _a=h_u_cla32_and7576_h_u_cla32_and7575_y0 _b=h_u_cla32_and7576_h_u_cla32_and7574_y0 _y0=h_u_cla32_and7576_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and7577_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and7577_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and7577_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and7577_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and7577_y0
.names h_u_cla32_and7577_y0 h_u_cla32_and7578_h_u_cla32_and7577_y0
1 1
.names h_u_cla32_and7576_y0 h_u_cla32_and7578_h_u_cla32_and7576_y0
1 1
.subckt and_gate _a=h_u_cla32_and7578_h_u_cla32_and7577_y0 _b=h_u_cla32_and7578_h_u_cla32_and7576_y0 _y0=h_u_cla32_and7578_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and7579_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and7579_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and7579_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and7579_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and7579_y0
.names h_u_cla32_and7579_y0 h_u_cla32_and7580_h_u_cla32_and7579_y0
1 1
.names h_u_cla32_and7578_y0 h_u_cla32_and7580_h_u_cla32_and7578_y0
1 1
.subckt and_gate _a=h_u_cla32_and7580_h_u_cla32_and7579_y0 _b=h_u_cla32_and7580_h_u_cla32_and7578_y0 _y0=h_u_cla32_and7580_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and7581_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and7581_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and7581_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and7581_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and7581_y0
.names h_u_cla32_and7581_y0 h_u_cla32_and7582_h_u_cla32_and7581_y0
1 1
.names h_u_cla32_and7580_y0 h_u_cla32_and7582_h_u_cla32_and7580_y0
1 1
.subckt and_gate _a=h_u_cla32_and7582_h_u_cla32_and7581_y0 _b=h_u_cla32_and7582_h_u_cla32_and7580_y0 _y0=h_u_cla32_and7582_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and7583_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and7583_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and7583_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and7583_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and7583_y0
.names h_u_cla32_and7583_y0 h_u_cla32_and7584_h_u_cla32_and7583_y0
1 1
.names h_u_cla32_and7582_y0 h_u_cla32_and7584_h_u_cla32_and7582_y0
1 1
.subckt and_gate _a=h_u_cla32_and7584_h_u_cla32_and7583_y0 _b=h_u_cla32_and7584_h_u_cla32_and7582_y0 _y0=h_u_cla32_and7584_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and7585_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and7585_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and7585_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and7585_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and7585_y0
.names h_u_cla32_and7585_y0 h_u_cla32_and7586_h_u_cla32_and7585_y0
1 1
.names h_u_cla32_and7584_y0 h_u_cla32_and7586_h_u_cla32_and7584_y0
1 1
.subckt and_gate _a=h_u_cla32_and7586_h_u_cla32_and7585_y0 _b=h_u_cla32_and7586_h_u_cla32_and7584_y0 _y0=h_u_cla32_and7586_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and7587_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and7587_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and7587_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and7587_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and7587_y0
.names h_u_cla32_and7587_y0 h_u_cla32_and7588_h_u_cla32_and7587_y0
1 1
.names h_u_cla32_and7586_y0 h_u_cla32_and7588_h_u_cla32_and7586_y0
1 1
.subckt and_gate _a=h_u_cla32_and7588_h_u_cla32_and7587_y0 _b=h_u_cla32_and7588_h_u_cla32_and7586_y0 _y0=h_u_cla32_and7588_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and7589_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and7589_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and7589_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and7589_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and7589_y0
.names h_u_cla32_and7589_y0 h_u_cla32_and7590_h_u_cla32_and7589_y0
1 1
.names h_u_cla32_and7588_y0 h_u_cla32_and7590_h_u_cla32_and7588_y0
1 1
.subckt and_gate _a=h_u_cla32_and7590_h_u_cla32_and7589_y0 _b=h_u_cla32_and7590_h_u_cla32_and7588_y0 _y0=h_u_cla32_and7590_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and7591_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and7591_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and7591_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and7591_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and7591_y0
.names h_u_cla32_and7591_y0 h_u_cla32_and7592_h_u_cla32_and7591_y0
1 1
.names h_u_cla32_and7590_y0 h_u_cla32_and7592_h_u_cla32_and7590_y0
1 1
.subckt and_gate _a=h_u_cla32_and7592_h_u_cla32_and7591_y0 _b=h_u_cla32_and7592_h_u_cla32_and7590_y0 _y0=h_u_cla32_and7592_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and7593_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and7593_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and7593_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and7593_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and7593_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and7594_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and7594_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and7594_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and7594_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and7594_y0
.names h_u_cla32_and7594_y0 h_u_cla32_and7595_h_u_cla32_and7594_y0
1 1
.names h_u_cla32_and7593_y0 h_u_cla32_and7595_h_u_cla32_and7593_y0
1 1
.subckt and_gate _a=h_u_cla32_and7595_h_u_cla32_and7594_y0 _b=h_u_cla32_and7595_h_u_cla32_and7593_y0 _y0=h_u_cla32_and7595_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and7596_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and7596_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and7596_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and7596_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and7596_y0
.names h_u_cla32_and7596_y0 h_u_cla32_and7597_h_u_cla32_and7596_y0
1 1
.names h_u_cla32_and7595_y0 h_u_cla32_and7597_h_u_cla32_and7595_y0
1 1
.subckt and_gate _a=h_u_cla32_and7597_h_u_cla32_and7596_y0 _b=h_u_cla32_and7597_h_u_cla32_and7595_y0 _y0=h_u_cla32_and7597_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and7598_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and7598_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and7598_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and7598_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and7598_y0
.names h_u_cla32_and7598_y0 h_u_cla32_and7599_h_u_cla32_and7598_y0
1 1
.names h_u_cla32_and7597_y0 h_u_cla32_and7599_h_u_cla32_and7597_y0
1 1
.subckt and_gate _a=h_u_cla32_and7599_h_u_cla32_and7598_y0 _b=h_u_cla32_and7599_h_u_cla32_and7597_y0 _y0=h_u_cla32_and7599_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and7600_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and7600_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and7600_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and7600_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and7600_y0
.names h_u_cla32_and7600_y0 h_u_cla32_and7601_h_u_cla32_and7600_y0
1 1
.names h_u_cla32_and7599_y0 h_u_cla32_and7601_h_u_cla32_and7599_y0
1 1
.subckt and_gate _a=h_u_cla32_and7601_h_u_cla32_and7600_y0 _b=h_u_cla32_and7601_h_u_cla32_and7599_y0 _y0=h_u_cla32_and7601_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and7602_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and7602_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and7602_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and7602_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and7602_y0
.names h_u_cla32_and7602_y0 h_u_cla32_and7603_h_u_cla32_and7602_y0
1 1
.names h_u_cla32_and7601_y0 h_u_cla32_and7603_h_u_cla32_and7601_y0
1 1
.subckt and_gate _a=h_u_cla32_and7603_h_u_cla32_and7602_y0 _b=h_u_cla32_and7603_h_u_cla32_and7601_y0 _y0=h_u_cla32_and7603_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and7604_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and7604_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and7604_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and7604_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and7604_y0
.names h_u_cla32_and7604_y0 h_u_cla32_and7605_h_u_cla32_and7604_y0
1 1
.names h_u_cla32_and7603_y0 h_u_cla32_and7605_h_u_cla32_and7603_y0
1 1
.subckt and_gate _a=h_u_cla32_and7605_h_u_cla32_and7604_y0 _b=h_u_cla32_and7605_h_u_cla32_and7603_y0 _y0=h_u_cla32_and7605_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and7606_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and7606_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and7606_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and7606_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and7606_y0
.names h_u_cla32_and7606_y0 h_u_cla32_and7607_h_u_cla32_and7606_y0
1 1
.names h_u_cla32_and7605_y0 h_u_cla32_and7607_h_u_cla32_and7605_y0
1 1
.subckt and_gate _a=h_u_cla32_and7607_h_u_cla32_and7606_y0 _b=h_u_cla32_and7607_h_u_cla32_and7605_y0 _y0=h_u_cla32_and7607_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and7608_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and7608_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and7608_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and7608_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and7608_y0
.names h_u_cla32_and7608_y0 h_u_cla32_and7609_h_u_cla32_and7608_y0
1 1
.names h_u_cla32_and7607_y0 h_u_cla32_and7609_h_u_cla32_and7607_y0
1 1
.subckt and_gate _a=h_u_cla32_and7609_h_u_cla32_and7608_y0 _b=h_u_cla32_and7609_h_u_cla32_and7607_y0 _y0=h_u_cla32_and7609_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and7610_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and7610_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and7610_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and7610_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and7610_y0
.names h_u_cla32_and7610_y0 h_u_cla32_and7611_h_u_cla32_and7610_y0
1 1
.names h_u_cla32_and7609_y0 h_u_cla32_and7611_h_u_cla32_and7609_y0
1 1
.subckt and_gate _a=h_u_cla32_and7611_h_u_cla32_and7610_y0 _b=h_u_cla32_and7611_h_u_cla32_and7609_y0 _y0=h_u_cla32_and7611_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and7612_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and7612_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and7612_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and7612_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and7612_y0
.names h_u_cla32_and7612_y0 h_u_cla32_and7613_h_u_cla32_and7612_y0
1 1
.names h_u_cla32_and7611_y0 h_u_cla32_and7613_h_u_cla32_and7611_y0
1 1
.subckt and_gate _a=h_u_cla32_and7613_h_u_cla32_and7612_y0 _b=h_u_cla32_and7613_h_u_cla32_and7611_y0 _y0=h_u_cla32_and7613_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and7614_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and7614_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and7614_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and7614_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and7614_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and7615_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and7615_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and7615_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and7615_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and7615_y0
.names h_u_cla32_and7615_y0 h_u_cla32_and7616_h_u_cla32_and7615_y0
1 1
.names h_u_cla32_and7614_y0 h_u_cla32_and7616_h_u_cla32_and7614_y0
1 1
.subckt and_gate _a=h_u_cla32_and7616_h_u_cla32_and7615_y0 _b=h_u_cla32_and7616_h_u_cla32_and7614_y0 _y0=h_u_cla32_and7616_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and7617_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and7617_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and7617_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and7617_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and7617_y0
.names h_u_cla32_and7617_y0 h_u_cla32_and7618_h_u_cla32_and7617_y0
1 1
.names h_u_cla32_and7616_y0 h_u_cla32_and7618_h_u_cla32_and7616_y0
1 1
.subckt and_gate _a=h_u_cla32_and7618_h_u_cla32_and7617_y0 _b=h_u_cla32_and7618_h_u_cla32_and7616_y0 _y0=h_u_cla32_and7618_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and7619_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and7619_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and7619_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and7619_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and7619_y0
.names h_u_cla32_and7619_y0 h_u_cla32_and7620_h_u_cla32_and7619_y0
1 1
.names h_u_cla32_and7618_y0 h_u_cla32_and7620_h_u_cla32_and7618_y0
1 1
.subckt and_gate _a=h_u_cla32_and7620_h_u_cla32_and7619_y0 _b=h_u_cla32_and7620_h_u_cla32_and7618_y0 _y0=h_u_cla32_and7620_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and7621_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and7621_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and7621_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and7621_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and7621_y0
.names h_u_cla32_and7621_y0 h_u_cla32_and7622_h_u_cla32_and7621_y0
1 1
.names h_u_cla32_and7620_y0 h_u_cla32_and7622_h_u_cla32_and7620_y0
1 1
.subckt and_gate _a=h_u_cla32_and7622_h_u_cla32_and7621_y0 _b=h_u_cla32_and7622_h_u_cla32_and7620_y0 _y0=h_u_cla32_and7622_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and7623_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and7623_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and7623_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and7623_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and7623_y0
.names h_u_cla32_and7623_y0 h_u_cla32_and7624_h_u_cla32_and7623_y0
1 1
.names h_u_cla32_and7622_y0 h_u_cla32_and7624_h_u_cla32_and7622_y0
1 1
.subckt and_gate _a=h_u_cla32_and7624_h_u_cla32_and7623_y0 _b=h_u_cla32_and7624_h_u_cla32_and7622_y0 _y0=h_u_cla32_and7624_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and7625_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and7625_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and7625_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and7625_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and7625_y0
.names h_u_cla32_and7625_y0 h_u_cla32_and7626_h_u_cla32_and7625_y0
1 1
.names h_u_cla32_and7624_y0 h_u_cla32_and7626_h_u_cla32_and7624_y0
1 1
.subckt and_gate _a=h_u_cla32_and7626_h_u_cla32_and7625_y0 _b=h_u_cla32_and7626_h_u_cla32_and7624_y0 _y0=h_u_cla32_and7626_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and7627_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and7627_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and7627_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and7627_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and7627_y0
.names h_u_cla32_and7627_y0 h_u_cla32_and7628_h_u_cla32_and7627_y0
1 1
.names h_u_cla32_and7626_y0 h_u_cla32_and7628_h_u_cla32_and7626_y0
1 1
.subckt and_gate _a=h_u_cla32_and7628_h_u_cla32_and7627_y0 _b=h_u_cla32_and7628_h_u_cla32_and7626_y0 _y0=h_u_cla32_and7628_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and7629_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and7629_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and7629_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and7629_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and7629_y0
.names h_u_cla32_and7629_y0 h_u_cla32_and7630_h_u_cla32_and7629_y0
1 1
.names h_u_cla32_and7628_y0 h_u_cla32_and7630_h_u_cla32_and7628_y0
1 1
.subckt and_gate _a=h_u_cla32_and7630_h_u_cla32_and7629_y0 _b=h_u_cla32_and7630_h_u_cla32_and7628_y0 _y0=h_u_cla32_and7630_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and7631_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and7631_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and7631_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and7631_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and7631_y0
.names h_u_cla32_and7631_y0 h_u_cla32_and7632_h_u_cla32_and7631_y0
1 1
.names h_u_cla32_and7630_y0 h_u_cla32_and7632_h_u_cla32_and7630_y0
1 1
.subckt and_gate _a=h_u_cla32_and7632_h_u_cla32_and7631_y0 _b=h_u_cla32_and7632_h_u_cla32_and7630_y0 _y0=h_u_cla32_and7632_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and7633_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and7633_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and7633_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and7633_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and7633_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and7634_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and7634_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and7634_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and7634_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and7634_y0
.names h_u_cla32_and7634_y0 h_u_cla32_and7635_h_u_cla32_and7634_y0
1 1
.names h_u_cla32_and7633_y0 h_u_cla32_and7635_h_u_cla32_and7633_y0
1 1
.subckt and_gate _a=h_u_cla32_and7635_h_u_cla32_and7634_y0 _b=h_u_cla32_and7635_h_u_cla32_and7633_y0 _y0=h_u_cla32_and7635_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and7636_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and7636_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and7636_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and7636_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and7636_y0
.names h_u_cla32_and7636_y0 h_u_cla32_and7637_h_u_cla32_and7636_y0
1 1
.names h_u_cla32_and7635_y0 h_u_cla32_and7637_h_u_cla32_and7635_y0
1 1
.subckt and_gate _a=h_u_cla32_and7637_h_u_cla32_and7636_y0 _b=h_u_cla32_and7637_h_u_cla32_and7635_y0 _y0=h_u_cla32_and7637_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and7638_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and7638_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and7638_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and7638_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and7638_y0
.names h_u_cla32_and7638_y0 h_u_cla32_and7639_h_u_cla32_and7638_y0
1 1
.names h_u_cla32_and7637_y0 h_u_cla32_and7639_h_u_cla32_and7637_y0
1 1
.subckt and_gate _a=h_u_cla32_and7639_h_u_cla32_and7638_y0 _b=h_u_cla32_and7639_h_u_cla32_and7637_y0 _y0=h_u_cla32_and7639_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and7640_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and7640_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and7640_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and7640_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and7640_y0
.names h_u_cla32_and7640_y0 h_u_cla32_and7641_h_u_cla32_and7640_y0
1 1
.names h_u_cla32_and7639_y0 h_u_cla32_and7641_h_u_cla32_and7639_y0
1 1
.subckt and_gate _a=h_u_cla32_and7641_h_u_cla32_and7640_y0 _b=h_u_cla32_and7641_h_u_cla32_and7639_y0 _y0=h_u_cla32_and7641_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and7642_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and7642_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and7642_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and7642_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and7642_y0
.names h_u_cla32_and7642_y0 h_u_cla32_and7643_h_u_cla32_and7642_y0
1 1
.names h_u_cla32_and7641_y0 h_u_cla32_and7643_h_u_cla32_and7641_y0
1 1
.subckt and_gate _a=h_u_cla32_and7643_h_u_cla32_and7642_y0 _b=h_u_cla32_and7643_h_u_cla32_and7641_y0 _y0=h_u_cla32_and7643_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and7644_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and7644_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and7644_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and7644_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and7644_y0
.names h_u_cla32_and7644_y0 h_u_cla32_and7645_h_u_cla32_and7644_y0
1 1
.names h_u_cla32_and7643_y0 h_u_cla32_and7645_h_u_cla32_and7643_y0
1 1
.subckt and_gate _a=h_u_cla32_and7645_h_u_cla32_and7644_y0 _b=h_u_cla32_and7645_h_u_cla32_and7643_y0 _y0=h_u_cla32_and7645_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and7646_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and7646_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and7646_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and7646_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and7646_y0
.names h_u_cla32_and7646_y0 h_u_cla32_and7647_h_u_cla32_and7646_y0
1 1
.names h_u_cla32_and7645_y0 h_u_cla32_and7647_h_u_cla32_and7645_y0
1 1
.subckt and_gate _a=h_u_cla32_and7647_h_u_cla32_and7646_y0 _b=h_u_cla32_and7647_h_u_cla32_and7645_y0 _y0=h_u_cla32_and7647_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and7648_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and7648_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and7648_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and7648_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and7648_y0
.names h_u_cla32_and7648_y0 h_u_cla32_and7649_h_u_cla32_and7648_y0
1 1
.names h_u_cla32_and7647_y0 h_u_cla32_and7649_h_u_cla32_and7647_y0
1 1
.subckt and_gate _a=h_u_cla32_and7649_h_u_cla32_and7648_y0 _b=h_u_cla32_and7649_h_u_cla32_and7647_y0 _y0=h_u_cla32_and7649_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and7650_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and7650_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and7650_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and7650_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and7650_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and7651_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and7651_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and7651_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and7651_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and7651_y0
.names h_u_cla32_and7651_y0 h_u_cla32_and7652_h_u_cla32_and7651_y0
1 1
.names h_u_cla32_and7650_y0 h_u_cla32_and7652_h_u_cla32_and7650_y0
1 1
.subckt and_gate _a=h_u_cla32_and7652_h_u_cla32_and7651_y0 _b=h_u_cla32_and7652_h_u_cla32_and7650_y0 _y0=h_u_cla32_and7652_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and7653_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and7653_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and7653_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and7653_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and7653_y0
.names h_u_cla32_and7653_y0 h_u_cla32_and7654_h_u_cla32_and7653_y0
1 1
.names h_u_cla32_and7652_y0 h_u_cla32_and7654_h_u_cla32_and7652_y0
1 1
.subckt and_gate _a=h_u_cla32_and7654_h_u_cla32_and7653_y0 _b=h_u_cla32_and7654_h_u_cla32_and7652_y0 _y0=h_u_cla32_and7654_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and7655_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and7655_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and7655_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and7655_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and7655_y0
.names h_u_cla32_and7655_y0 h_u_cla32_and7656_h_u_cla32_and7655_y0
1 1
.names h_u_cla32_and7654_y0 h_u_cla32_and7656_h_u_cla32_and7654_y0
1 1
.subckt and_gate _a=h_u_cla32_and7656_h_u_cla32_and7655_y0 _b=h_u_cla32_and7656_h_u_cla32_and7654_y0 _y0=h_u_cla32_and7656_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and7657_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and7657_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and7657_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and7657_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and7657_y0
.names h_u_cla32_and7657_y0 h_u_cla32_and7658_h_u_cla32_and7657_y0
1 1
.names h_u_cla32_and7656_y0 h_u_cla32_and7658_h_u_cla32_and7656_y0
1 1
.subckt and_gate _a=h_u_cla32_and7658_h_u_cla32_and7657_y0 _b=h_u_cla32_and7658_h_u_cla32_and7656_y0 _y0=h_u_cla32_and7658_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and7659_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and7659_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and7659_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and7659_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and7659_y0
.names h_u_cla32_and7659_y0 h_u_cla32_and7660_h_u_cla32_and7659_y0
1 1
.names h_u_cla32_and7658_y0 h_u_cla32_and7660_h_u_cla32_and7658_y0
1 1
.subckt and_gate _a=h_u_cla32_and7660_h_u_cla32_and7659_y0 _b=h_u_cla32_and7660_h_u_cla32_and7658_y0 _y0=h_u_cla32_and7660_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and7661_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and7661_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and7661_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and7661_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and7661_y0
.names h_u_cla32_and7661_y0 h_u_cla32_and7662_h_u_cla32_and7661_y0
1 1
.names h_u_cla32_and7660_y0 h_u_cla32_and7662_h_u_cla32_and7660_y0
1 1
.subckt and_gate _a=h_u_cla32_and7662_h_u_cla32_and7661_y0 _b=h_u_cla32_and7662_h_u_cla32_and7660_y0 _y0=h_u_cla32_and7662_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and7663_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and7663_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and7663_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and7663_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and7663_y0
.names h_u_cla32_and7663_y0 h_u_cla32_and7664_h_u_cla32_and7663_y0
1 1
.names h_u_cla32_and7662_y0 h_u_cla32_and7664_h_u_cla32_and7662_y0
1 1
.subckt and_gate _a=h_u_cla32_and7664_h_u_cla32_and7663_y0 _b=h_u_cla32_and7664_h_u_cla32_and7662_y0 _y0=h_u_cla32_and7664_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and7665_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and7665_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and7665_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and7665_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and7665_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and7666_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and7666_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and7666_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and7666_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and7666_y0
.names h_u_cla32_and7666_y0 h_u_cla32_and7667_h_u_cla32_and7666_y0
1 1
.names h_u_cla32_and7665_y0 h_u_cla32_and7667_h_u_cla32_and7665_y0
1 1
.subckt and_gate _a=h_u_cla32_and7667_h_u_cla32_and7666_y0 _b=h_u_cla32_and7667_h_u_cla32_and7665_y0 _y0=h_u_cla32_and7667_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and7668_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and7668_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and7668_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and7668_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and7668_y0
.names h_u_cla32_and7668_y0 h_u_cla32_and7669_h_u_cla32_and7668_y0
1 1
.names h_u_cla32_and7667_y0 h_u_cla32_and7669_h_u_cla32_and7667_y0
1 1
.subckt and_gate _a=h_u_cla32_and7669_h_u_cla32_and7668_y0 _b=h_u_cla32_and7669_h_u_cla32_and7667_y0 _y0=h_u_cla32_and7669_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and7670_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and7670_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and7670_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and7670_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and7670_y0
.names h_u_cla32_and7670_y0 h_u_cla32_and7671_h_u_cla32_and7670_y0
1 1
.names h_u_cla32_and7669_y0 h_u_cla32_and7671_h_u_cla32_and7669_y0
1 1
.subckt and_gate _a=h_u_cla32_and7671_h_u_cla32_and7670_y0 _b=h_u_cla32_and7671_h_u_cla32_and7669_y0 _y0=h_u_cla32_and7671_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and7672_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and7672_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and7672_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and7672_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and7672_y0
.names h_u_cla32_and7672_y0 h_u_cla32_and7673_h_u_cla32_and7672_y0
1 1
.names h_u_cla32_and7671_y0 h_u_cla32_and7673_h_u_cla32_and7671_y0
1 1
.subckt and_gate _a=h_u_cla32_and7673_h_u_cla32_and7672_y0 _b=h_u_cla32_and7673_h_u_cla32_and7671_y0 _y0=h_u_cla32_and7673_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and7674_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and7674_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and7674_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and7674_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and7674_y0
.names h_u_cla32_and7674_y0 h_u_cla32_and7675_h_u_cla32_and7674_y0
1 1
.names h_u_cla32_and7673_y0 h_u_cla32_and7675_h_u_cla32_and7673_y0
1 1
.subckt and_gate _a=h_u_cla32_and7675_h_u_cla32_and7674_y0 _b=h_u_cla32_and7675_h_u_cla32_and7673_y0 _y0=h_u_cla32_and7675_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and7676_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and7676_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and7676_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and7676_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and7676_y0
.names h_u_cla32_and7676_y0 h_u_cla32_and7677_h_u_cla32_and7676_y0
1 1
.names h_u_cla32_and7675_y0 h_u_cla32_and7677_h_u_cla32_and7675_y0
1 1
.subckt and_gate _a=h_u_cla32_and7677_h_u_cla32_and7676_y0 _b=h_u_cla32_and7677_h_u_cla32_and7675_y0 _y0=h_u_cla32_and7677_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and7678_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and7678_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and7678_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and7678_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and7678_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and7679_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and7679_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and7679_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and7679_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and7679_y0
.names h_u_cla32_and7679_y0 h_u_cla32_and7680_h_u_cla32_and7679_y0
1 1
.names h_u_cla32_and7678_y0 h_u_cla32_and7680_h_u_cla32_and7678_y0
1 1
.subckt and_gate _a=h_u_cla32_and7680_h_u_cla32_and7679_y0 _b=h_u_cla32_and7680_h_u_cla32_and7678_y0 _y0=h_u_cla32_and7680_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and7681_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and7681_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and7681_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and7681_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and7681_y0
.names h_u_cla32_and7681_y0 h_u_cla32_and7682_h_u_cla32_and7681_y0
1 1
.names h_u_cla32_and7680_y0 h_u_cla32_and7682_h_u_cla32_and7680_y0
1 1
.subckt and_gate _a=h_u_cla32_and7682_h_u_cla32_and7681_y0 _b=h_u_cla32_and7682_h_u_cla32_and7680_y0 _y0=h_u_cla32_and7682_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and7683_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and7683_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and7683_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and7683_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and7683_y0
.names h_u_cla32_and7683_y0 h_u_cla32_and7684_h_u_cla32_and7683_y0
1 1
.names h_u_cla32_and7682_y0 h_u_cla32_and7684_h_u_cla32_and7682_y0
1 1
.subckt and_gate _a=h_u_cla32_and7684_h_u_cla32_and7683_y0 _b=h_u_cla32_and7684_h_u_cla32_and7682_y0 _y0=h_u_cla32_and7684_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and7685_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and7685_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and7685_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and7685_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and7685_y0
.names h_u_cla32_and7685_y0 h_u_cla32_and7686_h_u_cla32_and7685_y0
1 1
.names h_u_cla32_and7684_y0 h_u_cla32_and7686_h_u_cla32_and7684_y0
1 1
.subckt and_gate _a=h_u_cla32_and7686_h_u_cla32_and7685_y0 _b=h_u_cla32_and7686_h_u_cla32_and7684_y0 _y0=h_u_cla32_and7686_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and7687_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and7687_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and7687_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and7687_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and7687_y0
.names h_u_cla32_and7687_y0 h_u_cla32_and7688_h_u_cla32_and7687_y0
1 1
.names h_u_cla32_and7686_y0 h_u_cla32_and7688_h_u_cla32_and7686_y0
1 1
.subckt and_gate _a=h_u_cla32_and7688_h_u_cla32_and7687_y0 _b=h_u_cla32_and7688_h_u_cla32_and7686_y0 _y0=h_u_cla32_and7688_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and7689_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic22_y1 h_u_cla32_and7689_h_u_cla32_pg_logic22_y1
1 1
.subckt and_gate _a=h_u_cla32_and7689_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and7689_h_u_cla32_pg_logic22_y1 _y0=h_u_cla32_and7689_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and7690_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic22_y1 h_u_cla32_and7690_h_u_cla32_pg_logic22_y1
1 1
.subckt and_gate _a=h_u_cla32_and7690_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and7690_h_u_cla32_pg_logic22_y1 _y0=h_u_cla32_and7690_y0
.names h_u_cla32_and7690_y0 h_u_cla32_and7691_h_u_cla32_and7690_y0
1 1
.names h_u_cla32_and7689_y0 h_u_cla32_and7691_h_u_cla32_and7689_y0
1 1
.subckt and_gate _a=h_u_cla32_and7691_h_u_cla32_and7690_y0 _b=h_u_cla32_and7691_h_u_cla32_and7689_y0 _y0=h_u_cla32_and7691_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and7692_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic22_y1 h_u_cla32_and7692_h_u_cla32_pg_logic22_y1
1 1
.subckt and_gate _a=h_u_cla32_and7692_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and7692_h_u_cla32_pg_logic22_y1 _y0=h_u_cla32_and7692_y0
.names h_u_cla32_and7692_y0 h_u_cla32_and7693_h_u_cla32_and7692_y0
1 1
.names h_u_cla32_and7691_y0 h_u_cla32_and7693_h_u_cla32_and7691_y0
1 1
.subckt and_gate _a=h_u_cla32_and7693_h_u_cla32_and7692_y0 _b=h_u_cla32_and7693_h_u_cla32_and7691_y0 _y0=h_u_cla32_and7693_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and7694_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic22_y1 h_u_cla32_and7694_h_u_cla32_pg_logic22_y1
1 1
.subckt and_gate _a=h_u_cla32_and7694_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and7694_h_u_cla32_pg_logic22_y1 _y0=h_u_cla32_and7694_y0
.names h_u_cla32_and7694_y0 h_u_cla32_and7695_h_u_cla32_and7694_y0
1 1
.names h_u_cla32_and7693_y0 h_u_cla32_and7695_h_u_cla32_and7693_y0
1 1
.subckt and_gate _a=h_u_cla32_and7695_h_u_cla32_and7694_y0 _b=h_u_cla32_and7695_h_u_cla32_and7693_y0 _y0=h_u_cla32_and7695_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and7696_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic22_y1 h_u_cla32_and7696_h_u_cla32_pg_logic22_y1
1 1
.subckt and_gate _a=h_u_cla32_and7696_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and7696_h_u_cla32_pg_logic22_y1 _y0=h_u_cla32_and7696_y0
.names h_u_cla32_and7696_y0 h_u_cla32_and7697_h_u_cla32_and7696_y0
1 1
.names h_u_cla32_and7695_y0 h_u_cla32_and7697_h_u_cla32_and7695_y0
1 1
.subckt and_gate _a=h_u_cla32_and7697_h_u_cla32_and7696_y0 _b=h_u_cla32_and7697_h_u_cla32_and7695_y0 _y0=h_u_cla32_and7697_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and7698_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic23_y1 h_u_cla32_and7698_h_u_cla32_pg_logic23_y1
1 1
.subckt and_gate _a=h_u_cla32_and7698_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and7698_h_u_cla32_pg_logic23_y1 _y0=h_u_cla32_and7698_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and7699_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic23_y1 h_u_cla32_and7699_h_u_cla32_pg_logic23_y1
1 1
.subckt and_gate _a=h_u_cla32_and7699_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and7699_h_u_cla32_pg_logic23_y1 _y0=h_u_cla32_and7699_y0
.names h_u_cla32_and7699_y0 h_u_cla32_and7700_h_u_cla32_and7699_y0
1 1
.names h_u_cla32_and7698_y0 h_u_cla32_and7700_h_u_cla32_and7698_y0
1 1
.subckt and_gate _a=h_u_cla32_and7700_h_u_cla32_and7699_y0 _b=h_u_cla32_and7700_h_u_cla32_and7698_y0 _y0=h_u_cla32_and7700_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and7701_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic23_y1 h_u_cla32_and7701_h_u_cla32_pg_logic23_y1
1 1
.subckt and_gate _a=h_u_cla32_and7701_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and7701_h_u_cla32_pg_logic23_y1 _y0=h_u_cla32_and7701_y0
.names h_u_cla32_and7701_y0 h_u_cla32_and7702_h_u_cla32_and7701_y0
1 1
.names h_u_cla32_and7700_y0 h_u_cla32_and7702_h_u_cla32_and7700_y0
1 1
.subckt and_gate _a=h_u_cla32_and7702_h_u_cla32_and7701_y0 _b=h_u_cla32_and7702_h_u_cla32_and7700_y0 _y0=h_u_cla32_and7702_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and7703_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic23_y1 h_u_cla32_and7703_h_u_cla32_pg_logic23_y1
1 1
.subckt and_gate _a=h_u_cla32_and7703_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and7703_h_u_cla32_pg_logic23_y1 _y0=h_u_cla32_and7703_y0
.names h_u_cla32_and7703_y0 h_u_cla32_and7704_h_u_cla32_and7703_y0
1 1
.names h_u_cla32_and7702_y0 h_u_cla32_and7704_h_u_cla32_and7702_y0
1 1
.subckt and_gate _a=h_u_cla32_and7704_h_u_cla32_and7703_y0 _b=h_u_cla32_and7704_h_u_cla32_and7702_y0 _y0=h_u_cla32_and7704_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and7705_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic24_y1 h_u_cla32_and7705_h_u_cla32_pg_logic24_y1
1 1
.subckt and_gate _a=h_u_cla32_and7705_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and7705_h_u_cla32_pg_logic24_y1 _y0=h_u_cla32_and7705_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and7706_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic24_y1 h_u_cla32_and7706_h_u_cla32_pg_logic24_y1
1 1
.subckt and_gate _a=h_u_cla32_and7706_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and7706_h_u_cla32_pg_logic24_y1 _y0=h_u_cla32_and7706_y0
.names h_u_cla32_and7706_y0 h_u_cla32_and7707_h_u_cla32_and7706_y0
1 1
.names h_u_cla32_and7705_y0 h_u_cla32_and7707_h_u_cla32_and7705_y0
1 1
.subckt and_gate _a=h_u_cla32_and7707_h_u_cla32_and7706_y0 _b=h_u_cla32_and7707_h_u_cla32_and7705_y0 _y0=h_u_cla32_and7707_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and7708_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic24_y1 h_u_cla32_and7708_h_u_cla32_pg_logic24_y1
1 1
.subckt and_gate _a=h_u_cla32_and7708_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and7708_h_u_cla32_pg_logic24_y1 _y0=h_u_cla32_and7708_y0
.names h_u_cla32_and7708_y0 h_u_cla32_and7709_h_u_cla32_and7708_y0
1 1
.names h_u_cla32_and7707_y0 h_u_cla32_and7709_h_u_cla32_and7707_y0
1 1
.subckt and_gate _a=h_u_cla32_and7709_h_u_cla32_and7708_y0 _b=h_u_cla32_and7709_h_u_cla32_and7707_y0 _y0=h_u_cla32_and7709_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and7710_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic25_y1 h_u_cla32_and7710_h_u_cla32_pg_logic25_y1
1 1
.subckt and_gate _a=h_u_cla32_and7710_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and7710_h_u_cla32_pg_logic25_y1 _y0=h_u_cla32_and7710_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and7711_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic25_y1 h_u_cla32_and7711_h_u_cla32_pg_logic25_y1
1 1
.subckt and_gate _a=h_u_cla32_and7711_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and7711_h_u_cla32_pg_logic25_y1 _y0=h_u_cla32_and7711_y0
.names h_u_cla32_and7711_y0 h_u_cla32_and7712_h_u_cla32_and7711_y0
1 1
.names h_u_cla32_and7710_y0 h_u_cla32_and7712_h_u_cla32_and7710_y0
1 1
.subckt and_gate _a=h_u_cla32_and7712_h_u_cla32_and7711_y0 _b=h_u_cla32_and7712_h_u_cla32_and7710_y0 _y0=h_u_cla32_and7712_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and7713_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic26_y1 h_u_cla32_and7713_h_u_cla32_pg_logic26_y1
1 1
.subckt and_gate _a=h_u_cla32_and7713_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and7713_h_u_cla32_pg_logic26_y1 _y0=h_u_cla32_and7713_y0
.names h_u_cla32_and7713_y0 h_u_cla32_or378_h_u_cla32_and7713_y0
1 1
.names h_u_cla32_and6984_y0 h_u_cla32_or378_h_u_cla32_and6984_y0
1 1
.subckt or_gate _a=h_u_cla32_or378_h_u_cla32_and7713_y0 _b=h_u_cla32_or378_h_u_cla32_and6984_y0 _y0=h_u_cla32_or378_y0
.names h_u_cla32_or378_y0 h_u_cla32_or379_h_u_cla32_or378_y0
1 1
.names h_u_cla32_and7037_y0 h_u_cla32_or379_h_u_cla32_and7037_y0
1 1
.subckt or_gate _a=h_u_cla32_or379_h_u_cla32_or378_y0 _b=h_u_cla32_or379_h_u_cla32_and7037_y0 _y0=h_u_cla32_or379_y0
.names h_u_cla32_or379_y0 h_u_cla32_or380_h_u_cla32_or379_y0
1 1
.names h_u_cla32_and7088_y0 h_u_cla32_or380_h_u_cla32_and7088_y0
1 1
.subckt or_gate _a=h_u_cla32_or380_h_u_cla32_or379_y0 _b=h_u_cla32_or380_h_u_cla32_and7088_y0 _y0=h_u_cla32_or380_y0
.names h_u_cla32_or380_y0 h_u_cla32_or381_h_u_cla32_or380_y0
1 1
.names h_u_cla32_and7137_y0 h_u_cla32_or381_h_u_cla32_and7137_y0
1 1
.subckt or_gate _a=h_u_cla32_or381_h_u_cla32_or380_y0 _b=h_u_cla32_or381_h_u_cla32_and7137_y0 _y0=h_u_cla32_or381_y0
.names h_u_cla32_or381_y0 h_u_cla32_or382_h_u_cla32_or381_y0
1 1
.names h_u_cla32_and7184_y0 h_u_cla32_or382_h_u_cla32_and7184_y0
1 1
.subckt or_gate _a=h_u_cla32_or382_h_u_cla32_or381_y0 _b=h_u_cla32_or382_h_u_cla32_and7184_y0 _y0=h_u_cla32_or382_y0
.names h_u_cla32_or382_y0 h_u_cla32_or383_h_u_cla32_or382_y0
1 1
.names h_u_cla32_and7229_y0 h_u_cla32_or383_h_u_cla32_and7229_y0
1 1
.subckt or_gate _a=h_u_cla32_or383_h_u_cla32_or382_y0 _b=h_u_cla32_or383_h_u_cla32_and7229_y0 _y0=h_u_cla32_or383_y0
.names h_u_cla32_or383_y0 h_u_cla32_or384_h_u_cla32_or383_y0
1 1
.names h_u_cla32_and7272_y0 h_u_cla32_or384_h_u_cla32_and7272_y0
1 1
.subckt or_gate _a=h_u_cla32_or384_h_u_cla32_or383_y0 _b=h_u_cla32_or384_h_u_cla32_and7272_y0 _y0=h_u_cla32_or384_y0
.names h_u_cla32_or384_y0 h_u_cla32_or385_h_u_cla32_or384_y0
1 1
.names h_u_cla32_and7313_y0 h_u_cla32_or385_h_u_cla32_and7313_y0
1 1
.subckt or_gate _a=h_u_cla32_or385_h_u_cla32_or384_y0 _b=h_u_cla32_or385_h_u_cla32_and7313_y0 _y0=h_u_cla32_or385_y0
.names h_u_cla32_or385_y0 h_u_cla32_or386_h_u_cla32_or385_y0
1 1
.names h_u_cla32_and7352_y0 h_u_cla32_or386_h_u_cla32_and7352_y0
1 1
.subckt or_gate _a=h_u_cla32_or386_h_u_cla32_or385_y0 _b=h_u_cla32_or386_h_u_cla32_and7352_y0 _y0=h_u_cla32_or386_y0
.names h_u_cla32_or386_y0 h_u_cla32_or387_h_u_cla32_or386_y0
1 1
.names h_u_cla32_and7389_y0 h_u_cla32_or387_h_u_cla32_and7389_y0
1 1
.subckt or_gate _a=h_u_cla32_or387_h_u_cla32_or386_y0 _b=h_u_cla32_or387_h_u_cla32_and7389_y0 _y0=h_u_cla32_or387_y0
.names h_u_cla32_or387_y0 h_u_cla32_or388_h_u_cla32_or387_y0
1 1
.names h_u_cla32_and7424_y0 h_u_cla32_or388_h_u_cla32_and7424_y0
1 1
.subckt or_gate _a=h_u_cla32_or388_h_u_cla32_or387_y0 _b=h_u_cla32_or388_h_u_cla32_and7424_y0 _y0=h_u_cla32_or388_y0
.names h_u_cla32_or388_y0 h_u_cla32_or389_h_u_cla32_or388_y0
1 1
.names h_u_cla32_and7457_y0 h_u_cla32_or389_h_u_cla32_and7457_y0
1 1
.subckt or_gate _a=h_u_cla32_or389_h_u_cla32_or388_y0 _b=h_u_cla32_or389_h_u_cla32_and7457_y0 _y0=h_u_cla32_or389_y0
.names h_u_cla32_or389_y0 h_u_cla32_or390_h_u_cla32_or389_y0
1 1
.names h_u_cla32_and7488_y0 h_u_cla32_or390_h_u_cla32_and7488_y0
1 1
.subckt or_gate _a=h_u_cla32_or390_h_u_cla32_or389_y0 _b=h_u_cla32_or390_h_u_cla32_and7488_y0 _y0=h_u_cla32_or390_y0
.names h_u_cla32_or390_y0 h_u_cla32_or391_h_u_cla32_or390_y0
1 1
.names h_u_cla32_and7517_y0 h_u_cla32_or391_h_u_cla32_and7517_y0
1 1
.subckt or_gate _a=h_u_cla32_or391_h_u_cla32_or390_y0 _b=h_u_cla32_or391_h_u_cla32_and7517_y0 _y0=h_u_cla32_or391_y0
.names h_u_cla32_or391_y0 h_u_cla32_or392_h_u_cla32_or391_y0
1 1
.names h_u_cla32_and7544_y0 h_u_cla32_or392_h_u_cla32_and7544_y0
1 1
.subckt or_gate _a=h_u_cla32_or392_h_u_cla32_or391_y0 _b=h_u_cla32_or392_h_u_cla32_and7544_y0 _y0=h_u_cla32_or392_y0
.names h_u_cla32_or392_y0 h_u_cla32_or393_h_u_cla32_or392_y0
1 1
.names h_u_cla32_and7569_y0 h_u_cla32_or393_h_u_cla32_and7569_y0
1 1
.subckt or_gate _a=h_u_cla32_or393_h_u_cla32_or392_y0 _b=h_u_cla32_or393_h_u_cla32_and7569_y0 _y0=h_u_cla32_or393_y0
.names h_u_cla32_or393_y0 h_u_cla32_or394_h_u_cla32_or393_y0
1 1
.names h_u_cla32_and7592_y0 h_u_cla32_or394_h_u_cla32_and7592_y0
1 1
.subckt or_gate _a=h_u_cla32_or394_h_u_cla32_or393_y0 _b=h_u_cla32_or394_h_u_cla32_and7592_y0 _y0=h_u_cla32_or394_y0
.names h_u_cla32_or394_y0 h_u_cla32_or395_h_u_cla32_or394_y0
1 1
.names h_u_cla32_and7613_y0 h_u_cla32_or395_h_u_cla32_and7613_y0
1 1
.subckt or_gate _a=h_u_cla32_or395_h_u_cla32_or394_y0 _b=h_u_cla32_or395_h_u_cla32_and7613_y0 _y0=h_u_cla32_or395_y0
.names h_u_cla32_or395_y0 h_u_cla32_or396_h_u_cla32_or395_y0
1 1
.names h_u_cla32_and7632_y0 h_u_cla32_or396_h_u_cla32_and7632_y0
1 1
.subckt or_gate _a=h_u_cla32_or396_h_u_cla32_or395_y0 _b=h_u_cla32_or396_h_u_cla32_and7632_y0 _y0=h_u_cla32_or396_y0
.names h_u_cla32_or396_y0 h_u_cla32_or397_h_u_cla32_or396_y0
1 1
.names h_u_cla32_and7649_y0 h_u_cla32_or397_h_u_cla32_and7649_y0
1 1
.subckt or_gate _a=h_u_cla32_or397_h_u_cla32_or396_y0 _b=h_u_cla32_or397_h_u_cla32_and7649_y0 _y0=h_u_cla32_or397_y0
.names h_u_cla32_or397_y0 h_u_cla32_or398_h_u_cla32_or397_y0
1 1
.names h_u_cla32_and7664_y0 h_u_cla32_or398_h_u_cla32_and7664_y0
1 1
.subckt or_gate _a=h_u_cla32_or398_h_u_cla32_or397_y0 _b=h_u_cla32_or398_h_u_cla32_and7664_y0 _y0=h_u_cla32_or398_y0
.names h_u_cla32_or398_y0 h_u_cla32_or399_h_u_cla32_or398_y0
1 1
.names h_u_cla32_and7677_y0 h_u_cla32_or399_h_u_cla32_and7677_y0
1 1
.subckt or_gate _a=h_u_cla32_or399_h_u_cla32_or398_y0 _b=h_u_cla32_or399_h_u_cla32_and7677_y0 _y0=h_u_cla32_or399_y0
.names h_u_cla32_or399_y0 h_u_cla32_or400_h_u_cla32_or399_y0
1 1
.names h_u_cla32_and7688_y0 h_u_cla32_or400_h_u_cla32_and7688_y0
1 1
.subckt or_gate _a=h_u_cla32_or400_h_u_cla32_or399_y0 _b=h_u_cla32_or400_h_u_cla32_and7688_y0 _y0=h_u_cla32_or400_y0
.names h_u_cla32_or400_y0 h_u_cla32_or401_h_u_cla32_or400_y0
1 1
.names h_u_cla32_and7697_y0 h_u_cla32_or401_h_u_cla32_and7697_y0
1 1
.subckt or_gate _a=h_u_cla32_or401_h_u_cla32_or400_y0 _b=h_u_cla32_or401_h_u_cla32_and7697_y0 _y0=h_u_cla32_or401_y0
.names h_u_cla32_or401_y0 h_u_cla32_or402_h_u_cla32_or401_y0
1 1
.names h_u_cla32_and7704_y0 h_u_cla32_or402_h_u_cla32_and7704_y0
1 1
.subckt or_gate _a=h_u_cla32_or402_h_u_cla32_or401_y0 _b=h_u_cla32_or402_h_u_cla32_and7704_y0 _y0=h_u_cla32_or402_y0
.names h_u_cla32_or402_y0 h_u_cla32_or403_h_u_cla32_or402_y0
1 1
.names h_u_cla32_and7709_y0 h_u_cla32_or403_h_u_cla32_and7709_y0
1 1
.subckt or_gate _a=h_u_cla32_or403_h_u_cla32_or402_y0 _b=h_u_cla32_or403_h_u_cla32_and7709_y0 _y0=h_u_cla32_or403_y0
.names h_u_cla32_or403_y0 h_u_cla32_or404_h_u_cla32_or403_y0
1 1
.names h_u_cla32_and7712_y0 h_u_cla32_or404_h_u_cla32_and7712_y0
1 1
.subckt or_gate _a=h_u_cla32_or404_h_u_cla32_or403_y0 _b=h_u_cla32_or404_h_u_cla32_and7712_y0 _y0=h_u_cla32_or404_y0
.names h_u_cla32_pg_logic27_y1 h_u_cla32_or405_h_u_cla32_pg_logic27_y1
1 1
.names h_u_cla32_or404_y0 h_u_cla32_or405_h_u_cla32_or404_y0
1 1
.subckt or_gate _a=h_u_cla32_or405_h_u_cla32_pg_logic27_y1 _b=h_u_cla32_or405_h_u_cla32_or404_y0 _y0=h_u_cla32_or405_y0
.names a_28 h_u_cla32_pg_logic28_a_28
1 1
.names b_28 h_u_cla32_pg_logic28_b_28
1 1
.subckt pg_logic a=h_u_cla32_pg_logic28_a_28 b=h_u_cla32_pg_logic28_b_28 pg_logic_y0=h_u_cla32_pg_logic28_y0 pg_logic_y1=h_u_cla32_pg_logic28_y1 pg_logic_y2=h_u_cla32_pg_logic28_y2
.names h_u_cla32_pg_logic28_y2 h_u_cla32_xor28_h_u_cla32_pg_logic28_y2
1 1
.names h_u_cla32_or405_y0 h_u_cla32_xor28_h_u_cla32_or405_y0
1 1
.subckt xor_gate _a=h_u_cla32_xor28_h_u_cla32_pg_logic28_y2 _b=h_u_cla32_xor28_h_u_cla32_or405_y0 _y0=h_u_cla32_xor28_y0
.names h_u_cla32_pg_logic0_y0 h_u_cla32_and7714_h_u_cla32_pg_logic0_y0
1 1
.names constant_wire_0 h_u_cla32_and7714_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and7714_h_u_cla32_pg_logic0_y0 _b=h_u_cla32_and7714_constant_wire_0 _y0=h_u_cla32_and7714_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and7715_h_u_cla32_pg_logic1_y0
1 1
.names constant_wire_0 h_u_cla32_and7715_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and7715_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and7715_constant_wire_0 _y0=h_u_cla32_and7715_y0
.names h_u_cla32_and7715_y0 h_u_cla32_and7716_h_u_cla32_and7715_y0
1 1
.names h_u_cla32_and7714_y0 h_u_cla32_and7716_h_u_cla32_and7714_y0
1 1
.subckt and_gate _a=h_u_cla32_and7716_h_u_cla32_and7715_y0 _b=h_u_cla32_and7716_h_u_cla32_and7714_y0 _y0=h_u_cla32_and7716_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and7717_h_u_cla32_pg_logic2_y0
1 1
.names constant_wire_0 h_u_cla32_and7717_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and7717_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and7717_constant_wire_0 _y0=h_u_cla32_and7717_y0
.names h_u_cla32_and7717_y0 h_u_cla32_and7718_h_u_cla32_and7717_y0
1 1
.names h_u_cla32_and7716_y0 h_u_cla32_and7718_h_u_cla32_and7716_y0
1 1
.subckt and_gate _a=h_u_cla32_and7718_h_u_cla32_and7717_y0 _b=h_u_cla32_and7718_h_u_cla32_and7716_y0 _y0=h_u_cla32_and7718_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and7719_h_u_cla32_pg_logic3_y0
1 1
.names constant_wire_0 h_u_cla32_and7719_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and7719_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and7719_constant_wire_0 _y0=h_u_cla32_and7719_y0
.names h_u_cla32_and7719_y0 h_u_cla32_and7720_h_u_cla32_and7719_y0
1 1
.names h_u_cla32_and7718_y0 h_u_cla32_and7720_h_u_cla32_and7718_y0
1 1
.subckt and_gate _a=h_u_cla32_and7720_h_u_cla32_and7719_y0 _b=h_u_cla32_and7720_h_u_cla32_and7718_y0 _y0=h_u_cla32_and7720_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and7721_h_u_cla32_pg_logic4_y0
1 1
.names constant_wire_0 h_u_cla32_and7721_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and7721_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and7721_constant_wire_0 _y0=h_u_cla32_and7721_y0
.names h_u_cla32_and7721_y0 h_u_cla32_and7722_h_u_cla32_and7721_y0
1 1
.names h_u_cla32_and7720_y0 h_u_cla32_and7722_h_u_cla32_and7720_y0
1 1
.subckt and_gate _a=h_u_cla32_and7722_h_u_cla32_and7721_y0 _b=h_u_cla32_and7722_h_u_cla32_and7720_y0 _y0=h_u_cla32_and7722_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and7723_h_u_cla32_pg_logic5_y0
1 1
.names constant_wire_0 h_u_cla32_and7723_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and7723_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and7723_constant_wire_0 _y0=h_u_cla32_and7723_y0
.names h_u_cla32_and7723_y0 h_u_cla32_and7724_h_u_cla32_and7723_y0
1 1
.names h_u_cla32_and7722_y0 h_u_cla32_and7724_h_u_cla32_and7722_y0
1 1
.subckt and_gate _a=h_u_cla32_and7724_h_u_cla32_and7723_y0 _b=h_u_cla32_and7724_h_u_cla32_and7722_y0 _y0=h_u_cla32_and7724_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and7725_h_u_cla32_pg_logic6_y0
1 1
.names constant_wire_0 h_u_cla32_and7725_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and7725_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and7725_constant_wire_0 _y0=h_u_cla32_and7725_y0
.names h_u_cla32_and7725_y0 h_u_cla32_and7726_h_u_cla32_and7725_y0
1 1
.names h_u_cla32_and7724_y0 h_u_cla32_and7726_h_u_cla32_and7724_y0
1 1
.subckt and_gate _a=h_u_cla32_and7726_h_u_cla32_and7725_y0 _b=h_u_cla32_and7726_h_u_cla32_and7724_y0 _y0=h_u_cla32_and7726_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and7727_h_u_cla32_pg_logic7_y0
1 1
.names constant_wire_0 h_u_cla32_and7727_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and7727_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and7727_constant_wire_0 _y0=h_u_cla32_and7727_y0
.names h_u_cla32_and7727_y0 h_u_cla32_and7728_h_u_cla32_and7727_y0
1 1
.names h_u_cla32_and7726_y0 h_u_cla32_and7728_h_u_cla32_and7726_y0
1 1
.subckt and_gate _a=h_u_cla32_and7728_h_u_cla32_and7727_y0 _b=h_u_cla32_and7728_h_u_cla32_and7726_y0 _y0=h_u_cla32_and7728_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and7729_h_u_cla32_pg_logic8_y0
1 1
.names constant_wire_0 h_u_cla32_and7729_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and7729_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and7729_constant_wire_0 _y0=h_u_cla32_and7729_y0
.names h_u_cla32_and7729_y0 h_u_cla32_and7730_h_u_cla32_and7729_y0
1 1
.names h_u_cla32_and7728_y0 h_u_cla32_and7730_h_u_cla32_and7728_y0
1 1
.subckt and_gate _a=h_u_cla32_and7730_h_u_cla32_and7729_y0 _b=h_u_cla32_and7730_h_u_cla32_and7728_y0 _y0=h_u_cla32_and7730_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and7731_h_u_cla32_pg_logic9_y0
1 1
.names constant_wire_0 h_u_cla32_and7731_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and7731_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and7731_constant_wire_0 _y0=h_u_cla32_and7731_y0
.names h_u_cla32_and7731_y0 h_u_cla32_and7732_h_u_cla32_and7731_y0
1 1
.names h_u_cla32_and7730_y0 h_u_cla32_and7732_h_u_cla32_and7730_y0
1 1
.subckt and_gate _a=h_u_cla32_and7732_h_u_cla32_and7731_y0 _b=h_u_cla32_and7732_h_u_cla32_and7730_y0 _y0=h_u_cla32_and7732_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and7733_h_u_cla32_pg_logic10_y0
1 1
.names constant_wire_0 h_u_cla32_and7733_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and7733_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and7733_constant_wire_0 _y0=h_u_cla32_and7733_y0
.names h_u_cla32_and7733_y0 h_u_cla32_and7734_h_u_cla32_and7733_y0
1 1
.names h_u_cla32_and7732_y0 h_u_cla32_and7734_h_u_cla32_and7732_y0
1 1
.subckt and_gate _a=h_u_cla32_and7734_h_u_cla32_and7733_y0 _b=h_u_cla32_and7734_h_u_cla32_and7732_y0 _y0=h_u_cla32_and7734_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and7735_h_u_cla32_pg_logic11_y0
1 1
.names constant_wire_0 h_u_cla32_and7735_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and7735_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and7735_constant_wire_0 _y0=h_u_cla32_and7735_y0
.names h_u_cla32_and7735_y0 h_u_cla32_and7736_h_u_cla32_and7735_y0
1 1
.names h_u_cla32_and7734_y0 h_u_cla32_and7736_h_u_cla32_and7734_y0
1 1
.subckt and_gate _a=h_u_cla32_and7736_h_u_cla32_and7735_y0 _b=h_u_cla32_and7736_h_u_cla32_and7734_y0 _y0=h_u_cla32_and7736_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and7737_h_u_cla32_pg_logic12_y0
1 1
.names constant_wire_0 h_u_cla32_and7737_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and7737_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and7737_constant_wire_0 _y0=h_u_cla32_and7737_y0
.names h_u_cla32_and7737_y0 h_u_cla32_and7738_h_u_cla32_and7737_y0
1 1
.names h_u_cla32_and7736_y0 h_u_cla32_and7738_h_u_cla32_and7736_y0
1 1
.subckt and_gate _a=h_u_cla32_and7738_h_u_cla32_and7737_y0 _b=h_u_cla32_and7738_h_u_cla32_and7736_y0 _y0=h_u_cla32_and7738_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and7739_h_u_cla32_pg_logic13_y0
1 1
.names constant_wire_0 h_u_cla32_and7739_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and7739_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and7739_constant_wire_0 _y0=h_u_cla32_and7739_y0
.names h_u_cla32_and7739_y0 h_u_cla32_and7740_h_u_cla32_and7739_y0
1 1
.names h_u_cla32_and7738_y0 h_u_cla32_and7740_h_u_cla32_and7738_y0
1 1
.subckt and_gate _a=h_u_cla32_and7740_h_u_cla32_and7739_y0 _b=h_u_cla32_and7740_h_u_cla32_and7738_y0 _y0=h_u_cla32_and7740_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and7741_h_u_cla32_pg_logic14_y0
1 1
.names constant_wire_0 h_u_cla32_and7741_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and7741_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and7741_constant_wire_0 _y0=h_u_cla32_and7741_y0
.names h_u_cla32_and7741_y0 h_u_cla32_and7742_h_u_cla32_and7741_y0
1 1
.names h_u_cla32_and7740_y0 h_u_cla32_and7742_h_u_cla32_and7740_y0
1 1
.subckt and_gate _a=h_u_cla32_and7742_h_u_cla32_and7741_y0 _b=h_u_cla32_and7742_h_u_cla32_and7740_y0 _y0=h_u_cla32_and7742_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and7743_h_u_cla32_pg_logic15_y0
1 1
.names constant_wire_0 h_u_cla32_and7743_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and7743_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and7743_constant_wire_0 _y0=h_u_cla32_and7743_y0
.names h_u_cla32_and7743_y0 h_u_cla32_and7744_h_u_cla32_and7743_y0
1 1
.names h_u_cla32_and7742_y0 h_u_cla32_and7744_h_u_cla32_and7742_y0
1 1
.subckt and_gate _a=h_u_cla32_and7744_h_u_cla32_and7743_y0 _b=h_u_cla32_and7744_h_u_cla32_and7742_y0 _y0=h_u_cla32_and7744_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and7745_h_u_cla32_pg_logic16_y0
1 1
.names constant_wire_0 h_u_cla32_and7745_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and7745_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and7745_constant_wire_0 _y0=h_u_cla32_and7745_y0
.names h_u_cla32_and7745_y0 h_u_cla32_and7746_h_u_cla32_and7745_y0
1 1
.names h_u_cla32_and7744_y0 h_u_cla32_and7746_h_u_cla32_and7744_y0
1 1
.subckt and_gate _a=h_u_cla32_and7746_h_u_cla32_and7745_y0 _b=h_u_cla32_and7746_h_u_cla32_and7744_y0 _y0=h_u_cla32_and7746_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and7747_h_u_cla32_pg_logic17_y0
1 1
.names constant_wire_0 h_u_cla32_and7747_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and7747_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and7747_constant_wire_0 _y0=h_u_cla32_and7747_y0
.names h_u_cla32_and7747_y0 h_u_cla32_and7748_h_u_cla32_and7747_y0
1 1
.names h_u_cla32_and7746_y0 h_u_cla32_and7748_h_u_cla32_and7746_y0
1 1
.subckt and_gate _a=h_u_cla32_and7748_h_u_cla32_and7747_y0 _b=h_u_cla32_and7748_h_u_cla32_and7746_y0 _y0=h_u_cla32_and7748_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and7749_h_u_cla32_pg_logic18_y0
1 1
.names constant_wire_0 h_u_cla32_and7749_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and7749_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and7749_constant_wire_0 _y0=h_u_cla32_and7749_y0
.names h_u_cla32_and7749_y0 h_u_cla32_and7750_h_u_cla32_and7749_y0
1 1
.names h_u_cla32_and7748_y0 h_u_cla32_and7750_h_u_cla32_and7748_y0
1 1
.subckt and_gate _a=h_u_cla32_and7750_h_u_cla32_and7749_y0 _b=h_u_cla32_and7750_h_u_cla32_and7748_y0 _y0=h_u_cla32_and7750_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and7751_h_u_cla32_pg_logic19_y0
1 1
.names constant_wire_0 h_u_cla32_and7751_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and7751_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and7751_constant_wire_0 _y0=h_u_cla32_and7751_y0
.names h_u_cla32_and7751_y0 h_u_cla32_and7752_h_u_cla32_and7751_y0
1 1
.names h_u_cla32_and7750_y0 h_u_cla32_and7752_h_u_cla32_and7750_y0
1 1
.subckt and_gate _a=h_u_cla32_and7752_h_u_cla32_and7751_y0 _b=h_u_cla32_and7752_h_u_cla32_and7750_y0 _y0=h_u_cla32_and7752_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and7753_h_u_cla32_pg_logic20_y0
1 1
.names constant_wire_0 h_u_cla32_and7753_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and7753_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and7753_constant_wire_0 _y0=h_u_cla32_and7753_y0
.names h_u_cla32_and7753_y0 h_u_cla32_and7754_h_u_cla32_and7753_y0
1 1
.names h_u_cla32_and7752_y0 h_u_cla32_and7754_h_u_cla32_and7752_y0
1 1
.subckt and_gate _a=h_u_cla32_and7754_h_u_cla32_and7753_y0 _b=h_u_cla32_and7754_h_u_cla32_and7752_y0 _y0=h_u_cla32_and7754_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and7755_h_u_cla32_pg_logic21_y0
1 1
.names constant_wire_0 h_u_cla32_and7755_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and7755_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and7755_constant_wire_0 _y0=h_u_cla32_and7755_y0
.names h_u_cla32_and7755_y0 h_u_cla32_and7756_h_u_cla32_and7755_y0
1 1
.names h_u_cla32_and7754_y0 h_u_cla32_and7756_h_u_cla32_and7754_y0
1 1
.subckt and_gate _a=h_u_cla32_and7756_h_u_cla32_and7755_y0 _b=h_u_cla32_and7756_h_u_cla32_and7754_y0 _y0=h_u_cla32_and7756_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and7757_h_u_cla32_pg_logic22_y0
1 1
.names constant_wire_0 h_u_cla32_and7757_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and7757_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and7757_constant_wire_0 _y0=h_u_cla32_and7757_y0
.names h_u_cla32_and7757_y0 h_u_cla32_and7758_h_u_cla32_and7757_y0
1 1
.names h_u_cla32_and7756_y0 h_u_cla32_and7758_h_u_cla32_and7756_y0
1 1
.subckt and_gate _a=h_u_cla32_and7758_h_u_cla32_and7757_y0 _b=h_u_cla32_and7758_h_u_cla32_and7756_y0 _y0=h_u_cla32_and7758_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and7759_h_u_cla32_pg_logic23_y0
1 1
.names constant_wire_0 h_u_cla32_and7759_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and7759_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and7759_constant_wire_0 _y0=h_u_cla32_and7759_y0
.names h_u_cla32_and7759_y0 h_u_cla32_and7760_h_u_cla32_and7759_y0
1 1
.names h_u_cla32_and7758_y0 h_u_cla32_and7760_h_u_cla32_and7758_y0
1 1
.subckt and_gate _a=h_u_cla32_and7760_h_u_cla32_and7759_y0 _b=h_u_cla32_and7760_h_u_cla32_and7758_y0 _y0=h_u_cla32_and7760_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and7761_h_u_cla32_pg_logic24_y0
1 1
.names constant_wire_0 h_u_cla32_and7761_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and7761_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and7761_constant_wire_0 _y0=h_u_cla32_and7761_y0
.names h_u_cla32_and7761_y0 h_u_cla32_and7762_h_u_cla32_and7761_y0
1 1
.names h_u_cla32_and7760_y0 h_u_cla32_and7762_h_u_cla32_and7760_y0
1 1
.subckt and_gate _a=h_u_cla32_and7762_h_u_cla32_and7761_y0 _b=h_u_cla32_and7762_h_u_cla32_and7760_y0 _y0=h_u_cla32_and7762_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and7763_h_u_cla32_pg_logic25_y0
1 1
.names constant_wire_0 h_u_cla32_and7763_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and7763_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and7763_constant_wire_0 _y0=h_u_cla32_and7763_y0
.names h_u_cla32_and7763_y0 h_u_cla32_and7764_h_u_cla32_and7763_y0
1 1
.names h_u_cla32_and7762_y0 h_u_cla32_and7764_h_u_cla32_and7762_y0
1 1
.subckt and_gate _a=h_u_cla32_and7764_h_u_cla32_and7763_y0 _b=h_u_cla32_and7764_h_u_cla32_and7762_y0 _y0=h_u_cla32_and7764_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and7765_h_u_cla32_pg_logic26_y0
1 1
.names constant_wire_0 h_u_cla32_and7765_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and7765_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and7765_constant_wire_0 _y0=h_u_cla32_and7765_y0
.names h_u_cla32_and7765_y0 h_u_cla32_and7766_h_u_cla32_and7765_y0
1 1
.names h_u_cla32_and7764_y0 h_u_cla32_and7766_h_u_cla32_and7764_y0
1 1
.subckt and_gate _a=h_u_cla32_and7766_h_u_cla32_and7765_y0 _b=h_u_cla32_and7766_h_u_cla32_and7764_y0 _y0=h_u_cla32_and7766_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and7767_h_u_cla32_pg_logic27_y0
1 1
.names constant_wire_0 h_u_cla32_and7767_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and7767_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and7767_constant_wire_0 _y0=h_u_cla32_and7767_y0
.names h_u_cla32_and7767_y0 h_u_cla32_and7768_h_u_cla32_and7767_y0
1 1
.names h_u_cla32_and7766_y0 h_u_cla32_and7768_h_u_cla32_and7766_y0
1 1
.subckt and_gate _a=h_u_cla32_and7768_h_u_cla32_and7767_y0 _b=h_u_cla32_and7768_h_u_cla32_and7766_y0 _y0=h_u_cla32_and7768_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and7769_h_u_cla32_pg_logic28_y0
1 1
.names constant_wire_0 h_u_cla32_and7769_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and7769_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and7769_constant_wire_0 _y0=h_u_cla32_and7769_y0
.names h_u_cla32_and7769_y0 h_u_cla32_and7770_h_u_cla32_and7769_y0
1 1
.names h_u_cla32_and7768_y0 h_u_cla32_and7770_h_u_cla32_and7768_y0
1 1
.subckt and_gate _a=h_u_cla32_and7770_h_u_cla32_and7769_y0 _b=h_u_cla32_and7770_h_u_cla32_and7768_y0 _y0=h_u_cla32_and7770_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and7771_h_u_cla32_pg_logic1_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and7771_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and7771_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and7771_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and7771_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and7772_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and7772_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and7772_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and7772_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and7772_y0
.names h_u_cla32_and7772_y0 h_u_cla32_and7773_h_u_cla32_and7772_y0
1 1
.names h_u_cla32_and7771_y0 h_u_cla32_and7773_h_u_cla32_and7771_y0
1 1
.subckt and_gate _a=h_u_cla32_and7773_h_u_cla32_and7772_y0 _b=h_u_cla32_and7773_h_u_cla32_and7771_y0 _y0=h_u_cla32_and7773_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and7774_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and7774_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and7774_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and7774_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and7774_y0
.names h_u_cla32_and7774_y0 h_u_cla32_and7775_h_u_cla32_and7774_y0
1 1
.names h_u_cla32_and7773_y0 h_u_cla32_and7775_h_u_cla32_and7773_y0
1 1
.subckt and_gate _a=h_u_cla32_and7775_h_u_cla32_and7774_y0 _b=h_u_cla32_and7775_h_u_cla32_and7773_y0 _y0=h_u_cla32_and7775_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and7776_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and7776_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and7776_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and7776_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and7776_y0
.names h_u_cla32_and7776_y0 h_u_cla32_and7777_h_u_cla32_and7776_y0
1 1
.names h_u_cla32_and7775_y0 h_u_cla32_and7777_h_u_cla32_and7775_y0
1 1
.subckt and_gate _a=h_u_cla32_and7777_h_u_cla32_and7776_y0 _b=h_u_cla32_and7777_h_u_cla32_and7775_y0 _y0=h_u_cla32_and7777_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and7778_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and7778_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and7778_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and7778_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and7778_y0
.names h_u_cla32_and7778_y0 h_u_cla32_and7779_h_u_cla32_and7778_y0
1 1
.names h_u_cla32_and7777_y0 h_u_cla32_and7779_h_u_cla32_and7777_y0
1 1
.subckt and_gate _a=h_u_cla32_and7779_h_u_cla32_and7778_y0 _b=h_u_cla32_and7779_h_u_cla32_and7777_y0 _y0=h_u_cla32_and7779_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and7780_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and7780_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and7780_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and7780_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and7780_y0
.names h_u_cla32_and7780_y0 h_u_cla32_and7781_h_u_cla32_and7780_y0
1 1
.names h_u_cla32_and7779_y0 h_u_cla32_and7781_h_u_cla32_and7779_y0
1 1
.subckt and_gate _a=h_u_cla32_and7781_h_u_cla32_and7780_y0 _b=h_u_cla32_and7781_h_u_cla32_and7779_y0 _y0=h_u_cla32_and7781_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and7782_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and7782_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and7782_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and7782_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and7782_y0
.names h_u_cla32_and7782_y0 h_u_cla32_and7783_h_u_cla32_and7782_y0
1 1
.names h_u_cla32_and7781_y0 h_u_cla32_and7783_h_u_cla32_and7781_y0
1 1
.subckt and_gate _a=h_u_cla32_and7783_h_u_cla32_and7782_y0 _b=h_u_cla32_and7783_h_u_cla32_and7781_y0 _y0=h_u_cla32_and7783_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and7784_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and7784_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and7784_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and7784_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and7784_y0
.names h_u_cla32_and7784_y0 h_u_cla32_and7785_h_u_cla32_and7784_y0
1 1
.names h_u_cla32_and7783_y0 h_u_cla32_and7785_h_u_cla32_and7783_y0
1 1
.subckt and_gate _a=h_u_cla32_and7785_h_u_cla32_and7784_y0 _b=h_u_cla32_and7785_h_u_cla32_and7783_y0 _y0=h_u_cla32_and7785_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and7786_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and7786_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and7786_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and7786_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and7786_y0
.names h_u_cla32_and7786_y0 h_u_cla32_and7787_h_u_cla32_and7786_y0
1 1
.names h_u_cla32_and7785_y0 h_u_cla32_and7787_h_u_cla32_and7785_y0
1 1
.subckt and_gate _a=h_u_cla32_and7787_h_u_cla32_and7786_y0 _b=h_u_cla32_and7787_h_u_cla32_and7785_y0 _y0=h_u_cla32_and7787_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and7788_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and7788_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and7788_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and7788_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and7788_y0
.names h_u_cla32_and7788_y0 h_u_cla32_and7789_h_u_cla32_and7788_y0
1 1
.names h_u_cla32_and7787_y0 h_u_cla32_and7789_h_u_cla32_and7787_y0
1 1
.subckt and_gate _a=h_u_cla32_and7789_h_u_cla32_and7788_y0 _b=h_u_cla32_and7789_h_u_cla32_and7787_y0 _y0=h_u_cla32_and7789_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and7790_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and7790_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and7790_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and7790_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and7790_y0
.names h_u_cla32_and7790_y0 h_u_cla32_and7791_h_u_cla32_and7790_y0
1 1
.names h_u_cla32_and7789_y0 h_u_cla32_and7791_h_u_cla32_and7789_y0
1 1
.subckt and_gate _a=h_u_cla32_and7791_h_u_cla32_and7790_y0 _b=h_u_cla32_and7791_h_u_cla32_and7789_y0 _y0=h_u_cla32_and7791_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and7792_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and7792_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and7792_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and7792_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and7792_y0
.names h_u_cla32_and7792_y0 h_u_cla32_and7793_h_u_cla32_and7792_y0
1 1
.names h_u_cla32_and7791_y0 h_u_cla32_and7793_h_u_cla32_and7791_y0
1 1
.subckt and_gate _a=h_u_cla32_and7793_h_u_cla32_and7792_y0 _b=h_u_cla32_and7793_h_u_cla32_and7791_y0 _y0=h_u_cla32_and7793_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and7794_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and7794_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and7794_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and7794_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and7794_y0
.names h_u_cla32_and7794_y0 h_u_cla32_and7795_h_u_cla32_and7794_y0
1 1
.names h_u_cla32_and7793_y0 h_u_cla32_and7795_h_u_cla32_and7793_y0
1 1
.subckt and_gate _a=h_u_cla32_and7795_h_u_cla32_and7794_y0 _b=h_u_cla32_and7795_h_u_cla32_and7793_y0 _y0=h_u_cla32_and7795_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and7796_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and7796_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and7796_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and7796_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and7796_y0
.names h_u_cla32_and7796_y0 h_u_cla32_and7797_h_u_cla32_and7796_y0
1 1
.names h_u_cla32_and7795_y0 h_u_cla32_and7797_h_u_cla32_and7795_y0
1 1
.subckt and_gate _a=h_u_cla32_and7797_h_u_cla32_and7796_y0 _b=h_u_cla32_and7797_h_u_cla32_and7795_y0 _y0=h_u_cla32_and7797_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and7798_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and7798_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and7798_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and7798_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and7798_y0
.names h_u_cla32_and7798_y0 h_u_cla32_and7799_h_u_cla32_and7798_y0
1 1
.names h_u_cla32_and7797_y0 h_u_cla32_and7799_h_u_cla32_and7797_y0
1 1
.subckt and_gate _a=h_u_cla32_and7799_h_u_cla32_and7798_y0 _b=h_u_cla32_and7799_h_u_cla32_and7797_y0 _y0=h_u_cla32_and7799_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and7800_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and7800_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and7800_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and7800_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and7800_y0
.names h_u_cla32_and7800_y0 h_u_cla32_and7801_h_u_cla32_and7800_y0
1 1
.names h_u_cla32_and7799_y0 h_u_cla32_and7801_h_u_cla32_and7799_y0
1 1
.subckt and_gate _a=h_u_cla32_and7801_h_u_cla32_and7800_y0 _b=h_u_cla32_and7801_h_u_cla32_and7799_y0 _y0=h_u_cla32_and7801_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and7802_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and7802_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and7802_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and7802_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and7802_y0
.names h_u_cla32_and7802_y0 h_u_cla32_and7803_h_u_cla32_and7802_y0
1 1
.names h_u_cla32_and7801_y0 h_u_cla32_and7803_h_u_cla32_and7801_y0
1 1
.subckt and_gate _a=h_u_cla32_and7803_h_u_cla32_and7802_y0 _b=h_u_cla32_and7803_h_u_cla32_and7801_y0 _y0=h_u_cla32_and7803_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and7804_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and7804_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and7804_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and7804_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and7804_y0
.names h_u_cla32_and7804_y0 h_u_cla32_and7805_h_u_cla32_and7804_y0
1 1
.names h_u_cla32_and7803_y0 h_u_cla32_and7805_h_u_cla32_and7803_y0
1 1
.subckt and_gate _a=h_u_cla32_and7805_h_u_cla32_and7804_y0 _b=h_u_cla32_and7805_h_u_cla32_and7803_y0 _y0=h_u_cla32_and7805_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and7806_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and7806_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and7806_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and7806_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and7806_y0
.names h_u_cla32_and7806_y0 h_u_cla32_and7807_h_u_cla32_and7806_y0
1 1
.names h_u_cla32_and7805_y0 h_u_cla32_and7807_h_u_cla32_and7805_y0
1 1
.subckt and_gate _a=h_u_cla32_and7807_h_u_cla32_and7806_y0 _b=h_u_cla32_and7807_h_u_cla32_and7805_y0 _y0=h_u_cla32_and7807_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and7808_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and7808_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and7808_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and7808_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and7808_y0
.names h_u_cla32_and7808_y0 h_u_cla32_and7809_h_u_cla32_and7808_y0
1 1
.names h_u_cla32_and7807_y0 h_u_cla32_and7809_h_u_cla32_and7807_y0
1 1
.subckt and_gate _a=h_u_cla32_and7809_h_u_cla32_and7808_y0 _b=h_u_cla32_and7809_h_u_cla32_and7807_y0 _y0=h_u_cla32_and7809_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and7810_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and7810_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and7810_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and7810_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and7810_y0
.names h_u_cla32_and7810_y0 h_u_cla32_and7811_h_u_cla32_and7810_y0
1 1
.names h_u_cla32_and7809_y0 h_u_cla32_and7811_h_u_cla32_and7809_y0
1 1
.subckt and_gate _a=h_u_cla32_and7811_h_u_cla32_and7810_y0 _b=h_u_cla32_and7811_h_u_cla32_and7809_y0 _y0=h_u_cla32_and7811_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and7812_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and7812_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and7812_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and7812_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and7812_y0
.names h_u_cla32_and7812_y0 h_u_cla32_and7813_h_u_cla32_and7812_y0
1 1
.names h_u_cla32_and7811_y0 h_u_cla32_and7813_h_u_cla32_and7811_y0
1 1
.subckt and_gate _a=h_u_cla32_and7813_h_u_cla32_and7812_y0 _b=h_u_cla32_and7813_h_u_cla32_and7811_y0 _y0=h_u_cla32_and7813_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and7814_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and7814_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and7814_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and7814_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and7814_y0
.names h_u_cla32_and7814_y0 h_u_cla32_and7815_h_u_cla32_and7814_y0
1 1
.names h_u_cla32_and7813_y0 h_u_cla32_and7815_h_u_cla32_and7813_y0
1 1
.subckt and_gate _a=h_u_cla32_and7815_h_u_cla32_and7814_y0 _b=h_u_cla32_and7815_h_u_cla32_and7813_y0 _y0=h_u_cla32_and7815_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and7816_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and7816_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and7816_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and7816_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and7816_y0
.names h_u_cla32_and7816_y0 h_u_cla32_and7817_h_u_cla32_and7816_y0
1 1
.names h_u_cla32_and7815_y0 h_u_cla32_and7817_h_u_cla32_and7815_y0
1 1
.subckt and_gate _a=h_u_cla32_and7817_h_u_cla32_and7816_y0 _b=h_u_cla32_and7817_h_u_cla32_and7815_y0 _y0=h_u_cla32_and7817_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and7818_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and7818_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and7818_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and7818_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and7818_y0
.names h_u_cla32_and7818_y0 h_u_cla32_and7819_h_u_cla32_and7818_y0
1 1
.names h_u_cla32_and7817_y0 h_u_cla32_and7819_h_u_cla32_and7817_y0
1 1
.subckt and_gate _a=h_u_cla32_and7819_h_u_cla32_and7818_y0 _b=h_u_cla32_and7819_h_u_cla32_and7817_y0 _y0=h_u_cla32_and7819_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and7820_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and7820_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and7820_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and7820_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and7820_y0
.names h_u_cla32_and7820_y0 h_u_cla32_and7821_h_u_cla32_and7820_y0
1 1
.names h_u_cla32_and7819_y0 h_u_cla32_and7821_h_u_cla32_and7819_y0
1 1
.subckt and_gate _a=h_u_cla32_and7821_h_u_cla32_and7820_y0 _b=h_u_cla32_and7821_h_u_cla32_and7819_y0 _y0=h_u_cla32_and7821_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and7822_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and7822_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and7822_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and7822_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and7822_y0
.names h_u_cla32_and7822_y0 h_u_cla32_and7823_h_u_cla32_and7822_y0
1 1
.names h_u_cla32_and7821_y0 h_u_cla32_and7823_h_u_cla32_and7821_y0
1 1
.subckt and_gate _a=h_u_cla32_and7823_h_u_cla32_and7822_y0 _b=h_u_cla32_and7823_h_u_cla32_and7821_y0 _y0=h_u_cla32_and7823_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and7824_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and7824_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and7824_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and7824_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and7824_y0
.names h_u_cla32_and7824_y0 h_u_cla32_and7825_h_u_cla32_and7824_y0
1 1
.names h_u_cla32_and7823_y0 h_u_cla32_and7825_h_u_cla32_and7823_y0
1 1
.subckt and_gate _a=h_u_cla32_and7825_h_u_cla32_and7824_y0 _b=h_u_cla32_and7825_h_u_cla32_and7823_y0 _y0=h_u_cla32_and7825_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and7826_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7826_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7826_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and7826_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7826_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and7827_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7827_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7827_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and7827_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7827_y0
.names h_u_cla32_and7827_y0 h_u_cla32_and7828_h_u_cla32_and7827_y0
1 1
.names h_u_cla32_and7826_y0 h_u_cla32_and7828_h_u_cla32_and7826_y0
1 1
.subckt and_gate _a=h_u_cla32_and7828_h_u_cla32_and7827_y0 _b=h_u_cla32_and7828_h_u_cla32_and7826_y0 _y0=h_u_cla32_and7828_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and7829_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7829_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7829_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and7829_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7829_y0
.names h_u_cla32_and7829_y0 h_u_cla32_and7830_h_u_cla32_and7829_y0
1 1
.names h_u_cla32_and7828_y0 h_u_cla32_and7830_h_u_cla32_and7828_y0
1 1
.subckt and_gate _a=h_u_cla32_and7830_h_u_cla32_and7829_y0 _b=h_u_cla32_and7830_h_u_cla32_and7828_y0 _y0=h_u_cla32_and7830_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and7831_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7831_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7831_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and7831_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7831_y0
.names h_u_cla32_and7831_y0 h_u_cla32_and7832_h_u_cla32_and7831_y0
1 1
.names h_u_cla32_and7830_y0 h_u_cla32_and7832_h_u_cla32_and7830_y0
1 1
.subckt and_gate _a=h_u_cla32_and7832_h_u_cla32_and7831_y0 _b=h_u_cla32_and7832_h_u_cla32_and7830_y0 _y0=h_u_cla32_and7832_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and7833_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7833_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7833_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and7833_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7833_y0
.names h_u_cla32_and7833_y0 h_u_cla32_and7834_h_u_cla32_and7833_y0
1 1
.names h_u_cla32_and7832_y0 h_u_cla32_and7834_h_u_cla32_and7832_y0
1 1
.subckt and_gate _a=h_u_cla32_and7834_h_u_cla32_and7833_y0 _b=h_u_cla32_and7834_h_u_cla32_and7832_y0 _y0=h_u_cla32_and7834_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and7835_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7835_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7835_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and7835_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7835_y0
.names h_u_cla32_and7835_y0 h_u_cla32_and7836_h_u_cla32_and7835_y0
1 1
.names h_u_cla32_and7834_y0 h_u_cla32_and7836_h_u_cla32_and7834_y0
1 1
.subckt and_gate _a=h_u_cla32_and7836_h_u_cla32_and7835_y0 _b=h_u_cla32_and7836_h_u_cla32_and7834_y0 _y0=h_u_cla32_and7836_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and7837_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7837_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7837_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and7837_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7837_y0
.names h_u_cla32_and7837_y0 h_u_cla32_and7838_h_u_cla32_and7837_y0
1 1
.names h_u_cla32_and7836_y0 h_u_cla32_and7838_h_u_cla32_and7836_y0
1 1
.subckt and_gate _a=h_u_cla32_and7838_h_u_cla32_and7837_y0 _b=h_u_cla32_and7838_h_u_cla32_and7836_y0 _y0=h_u_cla32_and7838_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and7839_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7839_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7839_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and7839_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7839_y0
.names h_u_cla32_and7839_y0 h_u_cla32_and7840_h_u_cla32_and7839_y0
1 1
.names h_u_cla32_and7838_y0 h_u_cla32_and7840_h_u_cla32_and7838_y0
1 1
.subckt and_gate _a=h_u_cla32_and7840_h_u_cla32_and7839_y0 _b=h_u_cla32_and7840_h_u_cla32_and7838_y0 _y0=h_u_cla32_and7840_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and7841_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7841_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7841_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and7841_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7841_y0
.names h_u_cla32_and7841_y0 h_u_cla32_and7842_h_u_cla32_and7841_y0
1 1
.names h_u_cla32_and7840_y0 h_u_cla32_and7842_h_u_cla32_and7840_y0
1 1
.subckt and_gate _a=h_u_cla32_and7842_h_u_cla32_and7841_y0 _b=h_u_cla32_and7842_h_u_cla32_and7840_y0 _y0=h_u_cla32_and7842_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and7843_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7843_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7843_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and7843_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7843_y0
.names h_u_cla32_and7843_y0 h_u_cla32_and7844_h_u_cla32_and7843_y0
1 1
.names h_u_cla32_and7842_y0 h_u_cla32_and7844_h_u_cla32_and7842_y0
1 1
.subckt and_gate _a=h_u_cla32_and7844_h_u_cla32_and7843_y0 _b=h_u_cla32_and7844_h_u_cla32_and7842_y0 _y0=h_u_cla32_and7844_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and7845_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7845_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7845_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and7845_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7845_y0
.names h_u_cla32_and7845_y0 h_u_cla32_and7846_h_u_cla32_and7845_y0
1 1
.names h_u_cla32_and7844_y0 h_u_cla32_and7846_h_u_cla32_and7844_y0
1 1
.subckt and_gate _a=h_u_cla32_and7846_h_u_cla32_and7845_y0 _b=h_u_cla32_and7846_h_u_cla32_and7844_y0 _y0=h_u_cla32_and7846_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and7847_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7847_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7847_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and7847_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7847_y0
.names h_u_cla32_and7847_y0 h_u_cla32_and7848_h_u_cla32_and7847_y0
1 1
.names h_u_cla32_and7846_y0 h_u_cla32_and7848_h_u_cla32_and7846_y0
1 1
.subckt and_gate _a=h_u_cla32_and7848_h_u_cla32_and7847_y0 _b=h_u_cla32_and7848_h_u_cla32_and7846_y0 _y0=h_u_cla32_and7848_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and7849_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7849_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7849_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and7849_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7849_y0
.names h_u_cla32_and7849_y0 h_u_cla32_and7850_h_u_cla32_and7849_y0
1 1
.names h_u_cla32_and7848_y0 h_u_cla32_and7850_h_u_cla32_and7848_y0
1 1
.subckt and_gate _a=h_u_cla32_and7850_h_u_cla32_and7849_y0 _b=h_u_cla32_and7850_h_u_cla32_and7848_y0 _y0=h_u_cla32_and7850_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and7851_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7851_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7851_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and7851_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7851_y0
.names h_u_cla32_and7851_y0 h_u_cla32_and7852_h_u_cla32_and7851_y0
1 1
.names h_u_cla32_and7850_y0 h_u_cla32_and7852_h_u_cla32_and7850_y0
1 1
.subckt and_gate _a=h_u_cla32_and7852_h_u_cla32_and7851_y0 _b=h_u_cla32_and7852_h_u_cla32_and7850_y0 _y0=h_u_cla32_and7852_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and7853_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7853_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7853_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and7853_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7853_y0
.names h_u_cla32_and7853_y0 h_u_cla32_and7854_h_u_cla32_and7853_y0
1 1
.names h_u_cla32_and7852_y0 h_u_cla32_and7854_h_u_cla32_and7852_y0
1 1
.subckt and_gate _a=h_u_cla32_and7854_h_u_cla32_and7853_y0 _b=h_u_cla32_and7854_h_u_cla32_and7852_y0 _y0=h_u_cla32_and7854_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and7855_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7855_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7855_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and7855_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7855_y0
.names h_u_cla32_and7855_y0 h_u_cla32_and7856_h_u_cla32_and7855_y0
1 1
.names h_u_cla32_and7854_y0 h_u_cla32_and7856_h_u_cla32_and7854_y0
1 1
.subckt and_gate _a=h_u_cla32_and7856_h_u_cla32_and7855_y0 _b=h_u_cla32_and7856_h_u_cla32_and7854_y0 _y0=h_u_cla32_and7856_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and7857_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7857_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7857_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and7857_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7857_y0
.names h_u_cla32_and7857_y0 h_u_cla32_and7858_h_u_cla32_and7857_y0
1 1
.names h_u_cla32_and7856_y0 h_u_cla32_and7858_h_u_cla32_and7856_y0
1 1
.subckt and_gate _a=h_u_cla32_and7858_h_u_cla32_and7857_y0 _b=h_u_cla32_and7858_h_u_cla32_and7856_y0 _y0=h_u_cla32_and7858_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and7859_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7859_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7859_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and7859_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7859_y0
.names h_u_cla32_and7859_y0 h_u_cla32_and7860_h_u_cla32_and7859_y0
1 1
.names h_u_cla32_and7858_y0 h_u_cla32_and7860_h_u_cla32_and7858_y0
1 1
.subckt and_gate _a=h_u_cla32_and7860_h_u_cla32_and7859_y0 _b=h_u_cla32_and7860_h_u_cla32_and7858_y0 _y0=h_u_cla32_and7860_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and7861_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7861_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7861_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and7861_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7861_y0
.names h_u_cla32_and7861_y0 h_u_cla32_and7862_h_u_cla32_and7861_y0
1 1
.names h_u_cla32_and7860_y0 h_u_cla32_and7862_h_u_cla32_and7860_y0
1 1
.subckt and_gate _a=h_u_cla32_and7862_h_u_cla32_and7861_y0 _b=h_u_cla32_and7862_h_u_cla32_and7860_y0 _y0=h_u_cla32_and7862_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and7863_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7863_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7863_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and7863_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7863_y0
.names h_u_cla32_and7863_y0 h_u_cla32_and7864_h_u_cla32_and7863_y0
1 1
.names h_u_cla32_and7862_y0 h_u_cla32_and7864_h_u_cla32_and7862_y0
1 1
.subckt and_gate _a=h_u_cla32_and7864_h_u_cla32_and7863_y0 _b=h_u_cla32_and7864_h_u_cla32_and7862_y0 _y0=h_u_cla32_and7864_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and7865_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7865_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7865_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and7865_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7865_y0
.names h_u_cla32_and7865_y0 h_u_cla32_and7866_h_u_cla32_and7865_y0
1 1
.names h_u_cla32_and7864_y0 h_u_cla32_and7866_h_u_cla32_and7864_y0
1 1
.subckt and_gate _a=h_u_cla32_and7866_h_u_cla32_and7865_y0 _b=h_u_cla32_and7866_h_u_cla32_and7864_y0 _y0=h_u_cla32_and7866_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and7867_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7867_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7867_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and7867_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7867_y0
.names h_u_cla32_and7867_y0 h_u_cla32_and7868_h_u_cla32_and7867_y0
1 1
.names h_u_cla32_and7866_y0 h_u_cla32_and7868_h_u_cla32_and7866_y0
1 1
.subckt and_gate _a=h_u_cla32_and7868_h_u_cla32_and7867_y0 _b=h_u_cla32_and7868_h_u_cla32_and7866_y0 _y0=h_u_cla32_and7868_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and7869_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7869_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7869_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and7869_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7869_y0
.names h_u_cla32_and7869_y0 h_u_cla32_and7870_h_u_cla32_and7869_y0
1 1
.names h_u_cla32_and7868_y0 h_u_cla32_and7870_h_u_cla32_and7868_y0
1 1
.subckt and_gate _a=h_u_cla32_and7870_h_u_cla32_and7869_y0 _b=h_u_cla32_and7870_h_u_cla32_and7868_y0 _y0=h_u_cla32_and7870_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and7871_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7871_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7871_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and7871_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7871_y0
.names h_u_cla32_and7871_y0 h_u_cla32_and7872_h_u_cla32_and7871_y0
1 1
.names h_u_cla32_and7870_y0 h_u_cla32_and7872_h_u_cla32_and7870_y0
1 1
.subckt and_gate _a=h_u_cla32_and7872_h_u_cla32_and7871_y0 _b=h_u_cla32_and7872_h_u_cla32_and7870_y0 _y0=h_u_cla32_and7872_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and7873_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7873_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7873_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and7873_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7873_y0
.names h_u_cla32_and7873_y0 h_u_cla32_and7874_h_u_cla32_and7873_y0
1 1
.names h_u_cla32_and7872_y0 h_u_cla32_and7874_h_u_cla32_and7872_y0
1 1
.subckt and_gate _a=h_u_cla32_and7874_h_u_cla32_and7873_y0 _b=h_u_cla32_and7874_h_u_cla32_and7872_y0 _y0=h_u_cla32_and7874_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and7875_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7875_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7875_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and7875_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7875_y0
.names h_u_cla32_and7875_y0 h_u_cla32_and7876_h_u_cla32_and7875_y0
1 1
.names h_u_cla32_and7874_y0 h_u_cla32_and7876_h_u_cla32_and7874_y0
1 1
.subckt and_gate _a=h_u_cla32_and7876_h_u_cla32_and7875_y0 _b=h_u_cla32_and7876_h_u_cla32_and7874_y0 _y0=h_u_cla32_and7876_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and7877_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and7877_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and7877_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and7877_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and7877_y0
.names h_u_cla32_and7877_y0 h_u_cla32_and7878_h_u_cla32_and7877_y0
1 1
.names h_u_cla32_and7876_y0 h_u_cla32_and7878_h_u_cla32_and7876_y0
1 1
.subckt and_gate _a=h_u_cla32_and7878_h_u_cla32_and7877_y0 _b=h_u_cla32_and7878_h_u_cla32_and7876_y0 _y0=h_u_cla32_and7878_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and7879_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7879_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7879_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and7879_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7879_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and7880_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7880_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7880_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and7880_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7880_y0
.names h_u_cla32_and7880_y0 h_u_cla32_and7881_h_u_cla32_and7880_y0
1 1
.names h_u_cla32_and7879_y0 h_u_cla32_and7881_h_u_cla32_and7879_y0
1 1
.subckt and_gate _a=h_u_cla32_and7881_h_u_cla32_and7880_y0 _b=h_u_cla32_and7881_h_u_cla32_and7879_y0 _y0=h_u_cla32_and7881_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and7882_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7882_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7882_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and7882_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7882_y0
.names h_u_cla32_and7882_y0 h_u_cla32_and7883_h_u_cla32_and7882_y0
1 1
.names h_u_cla32_and7881_y0 h_u_cla32_and7883_h_u_cla32_and7881_y0
1 1
.subckt and_gate _a=h_u_cla32_and7883_h_u_cla32_and7882_y0 _b=h_u_cla32_and7883_h_u_cla32_and7881_y0 _y0=h_u_cla32_and7883_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and7884_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7884_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7884_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and7884_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7884_y0
.names h_u_cla32_and7884_y0 h_u_cla32_and7885_h_u_cla32_and7884_y0
1 1
.names h_u_cla32_and7883_y0 h_u_cla32_and7885_h_u_cla32_and7883_y0
1 1
.subckt and_gate _a=h_u_cla32_and7885_h_u_cla32_and7884_y0 _b=h_u_cla32_and7885_h_u_cla32_and7883_y0 _y0=h_u_cla32_and7885_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and7886_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7886_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7886_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and7886_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7886_y0
.names h_u_cla32_and7886_y0 h_u_cla32_and7887_h_u_cla32_and7886_y0
1 1
.names h_u_cla32_and7885_y0 h_u_cla32_and7887_h_u_cla32_and7885_y0
1 1
.subckt and_gate _a=h_u_cla32_and7887_h_u_cla32_and7886_y0 _b=h_u_cla32_and7887_h_u_cla32_and7885_y0 _y0=h_u_cla32_and7887_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and7888_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7888_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7888_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and7888_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7888_y0
.names h_u_cla32_and7888_y0 h_u_cla32_and7889_h_u_cla32_and7888_y0
1 1
.names h_u_cla32_and7887_y0 h_u_cla32_and7889_h_u_cla32_and7887_y0
1 1
.subckt and_gate _a=h_u_cla32_and7889_h_u_cla32_and7888_y0 _b=h_u_cla32_and7889_h_u_cla32_and7887_y0 _y0=h_u_cla32_and7889_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and7890_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7890_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7890_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and7890_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7890_y0
.names h_u_cla32_and7890_y0 h_u_cla32_and7891_h_u_cla32_and7890_y0
1 1
.names h_u_cla32_and7889_y0 h_u_cla32_and7891_h_u_cla32_and7889_y0
1 1
.subckt and_gate _a=h_u_cla32_and7891_h_u_cla32_and7890_y0 _b=h_u_cla32_and7891_h_u_cla32_and7889_y0 _y0=h_u_cla32_and7891_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and7892_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7892_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7892_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and7892_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7892_y0
.names h_u_cla32_and7892_y0 h_u_cla32_and7893_h_u_cla32_and7892_y0
1 1
.names h_u_cla32_and7891_y0 h_u_cla32_and7893_h_u_cla32_and7891_y0
1 1
.subckt and_gate _a=h_u_cla32_and7893_h_u_cla32_and7892_y0 _b=h_u_cla32_and7893_h_u_cla32_and7891_y0 _y0=h_u_cla32_and7893_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and7894_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7894_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7894_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and7894_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7894_y0
.names h_u_cla32_and7894_y0 h_u_cla32_and7895_h_u_cla32_and7894_y0
1 1
.names h_u_cla32_and7893_y0 h_u_cla32_and7895_h_u_cla32_and7893_y0
1 1
.subckt and_gate _a=h_u_cla32_and7895_h_u_cla32_and7894_y0 _b=h_u_cla32_and7895_h_u_cla32_and7893_y0 _y0=h_u_cla32_and7895_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and7896_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7896_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7896_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and7896_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7896_y0
.names h_u_cla32_and7896_y0 h_u_cla32_and7897_h_u_cla32_and7896_y0
1 1
.names h_u_cla32_and7895_y0 h_u_cla32_and7897_h_u_cla32_and7895_y0
1 1
.subckt and_gate _a=h_u_cla32_and7897_h_u_cla32_and7896_y0 _b=h_u_cla32_and7897_h_u_cla32_and7895_y0 _y0=h_u_cla32_and7897_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and7898_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7898_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7898_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and7898_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7898_y0
.names h_u_cla32_and7898_y0 h_u_cla32_and7899_h_u_cla32_and7898_y0
1 1
.names h_u_cla32_and7897_y0 h_u_cla32_and7899_h_u_cla32_and7897_y0
1 1
.subckt and_gate _a=h_u_cla32_and7899_h_u_cla32_and7898_y0 _b=h_u_cla32_and7899_h_u_cla32_and7897_y0 _y0=h_u_cla32_and7899_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and7900_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7900_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7900_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and7900_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7900_y0
.names h_u_cla32_and7900_y0 h_u_cla32_and7901_h_u_cla32_and7900_y0
1 1
.names h_u_cla32_and7899_y0 h_u_cla32_and7901_h_u_cla32_and7899_y0
1 1
.subckt and_gate _a=h_u_cla32_and7901_h_u_cla32_and7900_y0 _b=h_u_cla32_and7901_h_u_cla32_and7899_y0 _y0=h_u_cla32_and7901_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and7902_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7902_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7902_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and7902_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7902_y0
.names h_u_cla32_and7902_y0 h_u_cla32_and7903_h_u_cla32_and7902_y0
1 1
.names h_u_cla32_and7901_y0 h_u_cla32_and7903_h_u_cla32_and7901_y0
1 1
.subckt and_gate _a=h_u_cla32_and7903_h_u_cla32_and7902_y0 _b=h_u_cla32_and7903_h_u_cla32_and7901_y0 _y0=h_u_cla32_and7903_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and7904_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7904_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7904_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and7904_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7904_y0
.names h_u_cla32_and7904_y0 h_u_cla32_and7905_h_u_cla32_and7904_y0
1 1
.names h_u_cla32_and7903_y0 h_u_cla32_and7905_h_u_cla32_and7903_y0
1 1
.subckt and_gate _a=h_u_cla32_and7905_h_u_cla32_and7904_y0 _b=h_u_cla32_and7905_h_u_cla32_and7903_y0 _y0=h_u_cla32_and7905_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and7906_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7906_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7906_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and7906_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7906_y0
.names h_u_cla32_and7906_y0 h_u_cla32_and7907_h_u_cla32_and7906_y0
1 1
.names h_u_cla32_and7905_y0 h_u_cla32_and7907_h_u_cla32_and7905_y0
1 1
.subckt and_gate _a=h_u_cla32_and7907_h_u_cla32_and7906_y0 _b=h_u_cla32_and7907_h_u_cla32_and7905_y0 _y0=h_u_cla32_and7907_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and7908_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7908_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7908_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and7908_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7908_y0
.names h_u_cla32_and7908_y0 h_u_cla32_and7909_h_u_cla32_and7908_y0
1 1
.names h_u_cla32_and7907_y0 h_u_cla32_and7909_h_u_cla32_and7907_y0
1 1
.subckt and_gate _a=h_u_cla32_and7909_h_u_cla32_and7908_y0 _b=h_u_cla32_and7909_h_u_cla32_and7907_y0 _y0=h_u_cla32_and7909_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and7910_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7910_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7910_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and7910_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7910_y0
.names h_u_cla32_and7910_y0 h_u_cla32_and7911_h_u_cla32_and7910_y0
1 1
.names h_u_cla32_and7909_y0 h_u_cla32_and7911_h_u_cla32_and7909_y0
1 1
.subckt and_gate _a=h_u_cla32_and7911_h_u_cla32_and7910_y0 _b=h_u_cla32_and7911_h_u_cla32_and7909_y0 _y0=h_u_cla32_and7911_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and7912_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7912_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7912_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and7912_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7912_y0
.names h_u_cla32_and7912_y0 h_u_cla32_and7913_h_u_cla32_and7912_y0
1 1
.names h_u_cla32_and7911_y0 h_u_cla32_and7913_h_u_cla32_and7911_y0
1 1
.subckt and_gate _a=h_u_cla32_and7913_h_u_cla32_and7912_y0 _b=h_u_cla32_and7913_h_u_cla32_and7911_y0 _y0=h_u_cla32_and7913_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and7914_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7914_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7914_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and7914_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7914_y0
.names h_u_cla32_and7914_y0 h_u_cla32_and7915_h_u_cla32_and7914_y0
1 1
.names h_u_cla32_and7913_y0 h_u_cla32_and7915_h_u_cla32_and7913_y0
1 1
.subckt and_gate _a=h_u_cla32_and7915_h_u_cla32_and7914_y0 _b=h_u_cla32_and7915_h_u_cla32_and7913_y0 _y0=h_u_cla32_and7915_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and7916_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7916_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7916_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and7916_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7916_y0
.names h_u_cla32_and7916_y0 h_u_cla32_and7917_h_u_cla32_and7916_y0
1 1
.names h_u_cla32_and7915_y0 h_u_cla32_and7917_h_u_cla32_and7915_y0
1 1
.subckt and_gate _a=h_u_cla32_and7917_h_u_cla32_and7916_y0 _b=h_u_cla32_and7917_h_u_cla32_and7915_y0 _y0=h_u_cla32_and7917_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and7918_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7918_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7918_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and7918_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7918_y0
.names h_u_cla32_and7918_y0 h_u_cla32_and7919_h_u_cla32_and7918_y0
1 1
.names h_u_cla32_and7917_y0 h_u_cla32_and7919_h_u_cla32_and7917_y0
1 1
.subckt and_gate _a=h_u_cla32_and7919_h_u_cla32_and7918_y0 _b=h_u_cla32_and7919_h_u_cla32_and7917_y0 _y0=h_u_cla32_and7919_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and7920_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7920_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7920_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and7920_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7920_y0
.names h_u_cla32_and7920_y0 h_u_cla32_and7921_h_u_cla32_and7920_y0
1 1
.names h_u_cla32_and7919_y0 h_u_cla32_and7921_h_u_cla32_and7919_y0
1 1
.subckt and_gate _a=h_u_cla32_and7921_h_u_cla32_and7920_y0 _b=h_u_cla32_and7921_h_u_cla32_and7919_y0 _y0=h_u_cla32_and7921_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and7922_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7922_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7922_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and7922_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7922_y0
.names h_u_cla32_and7922_y0 h_u_cla32_and7923_h_u_cla32_and7922_y0
1 1
.names h_u_cla32_and7921_y0 h_u_cla32_and7923_h_u_cla32_and7921_y0
1 1
.subckt and_gate _a=h_u_cla32_and7923_h_u_cla32_and7922_y0 _b=h_u_cla32_and7923_h_u_cla32_and7921_y0 _y0=h_u_cla32_and7923_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and7924_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7924_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7924_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and7924_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7924_y0
.names h_u_cla32_and7924_y0 h_u_cla32_and7925_h_u_cla32_and7924_y0
1 1
.names h_u_cla32_and7923_y0 h_u_cla32_and7925_h_u_cla32_and7923_y0
1 1
.subckt and_gate _a=h_u_cla32_and7925_h_u_cla32_and7924_y0 _b=h_u_cla32_and7925_h_u_cla32_and7923_y0 _y0=h_u_cla32_and7925_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and7926_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7926_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7926_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and7926_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7926_y0
.names h_u_cla32_and7926_y0 h_u_cla32_and7927_h_u_cla32_and7926_y0
1 1
.names h_u_cla32_and7925_y0 h_u_cla32_and7927_h_u_cla32_and7925_y0
1 1
.subckt and_gate _a=h_u_cla32_and7927_h_u_cla32_and7926_y0 _b=h_u_cla32_and7927_h_u_cla32_and7925_y0 _y0=h_u_cla32_and7927_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and7928_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and7928_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and7928_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and7928_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and7928_y0
.names h_u_cla32_and7928_y0 h_u_cla32_and7929_h_u_cla32_and7928_y0
1 1
.names h_u_cla32_and7927_y0 h_u_cla32_and7929_h_u_cla32_and7927_y0
1 1
.subckt and_gate _a=h_u_cla32_and7929_h_u_cla32_and7928_y0 _b=h_u_cla32_and7929_h_u_cla32_and7927_y0 _y0=h_u_cla32_and7929_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and7930_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and7930_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and7930_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and7930_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and7930_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and7931_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and7931_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and7931_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and7931_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and7931_y0
.names h_u_cla32_and7931_y0 h_u_cla32_and7932_h_u_cla32_and7931_y0
1 1
.names h_u_cla32_and7930_y0 h_u_cla32_and7932_h_u_cla32_and7930_y0
1 1
.subckt and_gate _a=h_u_cla32_and7932_h_u_cla32_and7931_y0 _b=h_u_cla32_and7932_h_u_cla32_and7930_y0 _y0=h_u_cla32_and7932_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and7933_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and7933_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and7933_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and7933_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and7933_y0
.names h_u_cla32_and7933_y0 h_u_cla32_and7934_h_u_cla32_and7933_y0
1 1
.names h_u_cla32_and7932_y0 h_u_cla32_and7934_h_u_cla32_and7932_y0
1 1
.subckt and_gate _a=h_u_cla32_and7934_h_u_cla32_and7933_y0 _b=h_u_cla32_and7934_h_u_cla32_and7932_y0 _y0=h_u_cla32_and7934_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and7935_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and7935_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and7935_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and7935_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and7935_y0
.names h_u_cla32_and7935_y0 h_u_cla32_and7936_h_u_cla32_and7935_y0
1 1
.names h_u_cla32_and7934_y0 h_u_cla32_and7936_h_u_cla32_and7934_y0
1 1
.subckt and_gate _a=h_u_cla32_and7936_h_u_cla32_and7935_y0 _b=h_u_cla32_and7936_h_u_cla32_and7934_y0 _y0=h_u_cla32_and7936_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and7937_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and7937_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and7937_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and7937_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and7937_y0
.names h_u_cla32_and7937_y0 h_u_cla32_and7938_h_u_cla32_and7937_y0
1 1
.names h_u_cla32_and7936_y0 h_u_cla32_and7938_h_u_cla32_and7936_y0
1 1
.subckt and_gate _a=h_u_cla32_and7938_h_u_cla32_and7937_y0 _b=h_u_cla32_and7938_h_u_cla32_and7936_y0 _y0=h_u_cla32_and7938_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and7939_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and7939_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and7939_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and7939_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and7939_y0
.names h_u_cla32_and7939_y0 h_u_cla32_and7940_h_u_cla32_and7939_y0
1 1
.names h_u_cla32_and7938_y0 h_u_cla32_and7940_h_u_cla32_and7938_y0
1 1
.subckt and_gate _a=h_u_cla32_and7940_h_u_cla32_and7939_y0 _b=h_u_cla32_and7940_h_u_cla32_and7938_y0 _y0=h_u_cla32_and7940_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and7941_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and7941_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and7941_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and7941_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and7941_y0
.names h_u_cla32_and7941_y0 h_u_cla32_and7942_h_u_cla32_and7941_y0
1 1
.names h_u_cla32_and7940_y0 h_u_cla32_and7942_h_u_cla32_and7940_y0
1 1
.subckt and_gate _a=h_u_cla32_and7942_h_u_cla32_and7941_y0 _b=h_u_cla32_and7942_h_u_cla32_and7940_y0 _y0=h_u_cla32_and7942_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and7943_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and7943_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and7943_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and7943_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and7943_y0
.names h_u_cla32_and7943_y0 h_u_cla32_and7944_h_u_cla32_and7943_y0
1 1
.names h_u_cla32_and7942_y0 h_u_cla32_and7944_h_u_cla32_and7942_y0
1 1
.subckt and_gate _a=h_u_cla32_and7944_h_u_cla32_and7943_y0 _b=h_u_cla32_and7944_h_u_cla32_and7942_y0 _y0=h_u_cla32_and7944_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and7945_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and7945_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and7945_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and7945_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and7945_y0
.names h_u_cla32_and7945_y0 h_u_cla32_and7946_h_u_cla32_and7945_y0
1 1
.names h_u_cla32_and7944_y0 h_u_cla32_and7946_h_u_cla32_and7944_y0
1 1
.subckt and_gate _a=h_u_cla32_and7946_h_u_cla32_and7945_y0 _b=h_u_cla32_and7946_h_u_cla32_and7944_y0 _y0=h_u_cla32_and7946_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and7947_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and7947_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and7947_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and7947_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and7947_y0
.names h_u_cla32_and7947_y0 h_u_cla32_and7948_h_u_cla32_and7947_y0
1 1
.names h_u_cla32_and7946_y0 h_u_cla32_and7948_h_u_cla32_and7946_y0
1 1
.subckt and_gate _a=h_u_cla32_and7948_h_u_cla32_and7947_y0 _b=h_u_cla32_and7948_h_u_cla32_and7946_y0 _y0=h_u_cla32_and7948_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and7949_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and7949_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and7949_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and7949_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and7949_y0
.names h_u_cla32_and7949_y0 h_u_cla32_and7950_h_u_cla32_and7949_y0
1 1
.names h_u_cla32_and7948_y0 h_u_cla32_and7950_h_u_cla32_and7948_y0
1 1
.subckt and_gate _a=h_u_cla32_and7950_h_u_cla32_and7949_y0 _b=h_u_cla32_and7950_h_u_cla32_and7948_y0 _y0=h_u_cla32_and7950_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and7951_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and7951_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and7951_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and7951_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and7951_y0
.names h_u_cla32_and7951_y0 h_u_cla32_and7952_h_u_cla32_and7951_y0
1 1
.names h_u_cla32_and7950_y0 h_u_cla32_and7952_h_u_cla32_and7950_y0
1 1
.subckt and_gate _a=h_u_cla32_and7952_h_u_cla32_and7951_y0 _b=h_u_cla32_and7952_h_u_cla32_and7950_y0 _y0=h_u_cla32_and7952_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and7953_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and7953_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and7953_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and7953_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and7953_y0
.names h_u_cla32_and7953_y0 h_u_cla32_and7954_h_u_cla32_and7953_y0
1 1
.names h_u_cla32_and7952_y0 h_u_cla32_and7954_h_u_cla32_and7952_y0
1 1
.subckt and_gate _a=h_u_cla32_and7954_h_u_cla32_and7953_y0 _b=h_u_cla32_and7954_h_u_cla32_and7952_y0 _y0=h_u_cla32_and7954_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and7955_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and7955_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and7955_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and7955_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and7955_y0
.names h_u_cla32_and7955_y0 h_u_cla32_and7956_h_u_cla32_and7955_y0
1 1
.names h_u_cla32_and7954_y0 h_u_cla32_and7956_h_u_cla32_and7954_y0
1 1
.subckt and_gate _a=h_u_cla32_and7956_h_u_cla32_and7955_y0 _b=h_u_cla32_and7956_h_u_cla32_and7954_y0 _y0=h_u_cla32_and7956_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and7957_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and7957_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and7957_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and7957_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and7957_y0
.names h_u_cla32_and7957_y0 h_u_cla32_and7958_h_u_cla32_and7957_y0
1 1
.names h_u_cla32_and7956_y0 h_u_cla32_and7958_h_u_cla32_and7956_y0
1 1
.subckt and_gate _a=h_u_cla32_and7958_h_u_cla32_and7957_y0 _b=h_u_cla32_and7958_h_u_cla32_and7956_y0 _y0=h_u_cla32_and7958_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and7959_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and7959_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and7959_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and7959_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and7959_y0
.names h_u_cla32_and7959_y0 h_u_cla32_and7960_h_u_cla32_and7959_y0
1 1
.names h_u_cla32_and7958_y0 h_u_cla32_and7960_h_u_cla32_and7958_y0
1 1
.subckt and_gate _a=h_u_cla32_and7960_h_u_cla32_and7959_y0 _b=h_u_cla32_and7960_h_u_cla32_and7958_y0 _y0=h_u_cla32_and7960_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and7961_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and7961_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and7961_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and7961_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and7961_y0
.names h_u_cla32_and7961_y0 h_u_cla32_and7962_h_u_cla32_and7961_y0
1 1
.names h_u_cla32_and7960_y0 h_u_cla32_and7962_h_u_cla32_and7960_y0
1 1
.subckt and_gate _a=h_u_cla32_and7962_h_u_cla32_and7961_y0 _b=h_u_cla32_and7962_h_u_cla32_and7960_y0 _y0=h_u_cla32_and7962_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and7963_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and7963_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and7963_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and7963_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and7963_y0
.names h_u_cla32_and7963_y0 h_u_cla32_and7964_h_u_cla32_and7963_y0
1 1
.names h_u_cla32_and7962_y0 h_u_cla32_and7964_h_u_cla32_and7962_y0
1 1
.subckt and_gate _a=h_u_cla32_and7964_h_u_cla32_and7963_y0 _b=h_u_cla32_and7964_h_u_cla32_and7962_y0 _y0=h_u_cla32_and7964_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and7965_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and7965_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and7965_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and7965_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and7965_y0
.names h_u_cla32_and7965_y0 h_u_cla32_and7966_h_u_cla32_and7965_y0
1 1
.names h_u_cla32_and7964_y0 h_u_cla32_and7966_h_u_cla32_and7964_y0
1 1
.subckt and_gate _a=h_u_cla32_and7966_h_u_cla32_and7965_y0 _b=h_u_cla32_and7966_h_u_cla32_and7964_y0 _y0=h_u_cla32_and7966_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and7967_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and7967_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and7967_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and7967_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and7967_y0
.names h_u_cla32_and7967_y0 h_u_cla32_and7968_h_u_cla32_and7967_y0
1 1
.names h_u_cla32_and7966_y0 h_u_cla32_and7968_h_u_cla32_and7966_y0
1 1
.subckt and_gate _a=h_u_cla32_and7968_h_u_cla32_and7967_y0 _b=h_u_cla32_and7968_h_u_cla32_and7966_y0 _y0=h_u_cla32_and7968_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and7969_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and7969_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and7969_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and7969_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and7969_y0
.names h_u_cla32_and7969_y0 h_u_cla32_and7970_h_u_cla32_and7969_y0
1 1
.names h_u_cla32_and7968_y0 h_u_cla32_and7970_h_u_cla32_and7968_y0
1 1
.subckt and_gate _a=h_u_cla32_and7970_h_u_cla32_and7969_y0 _b=h_u_cla32_and7970_h_u_cla32_and7968_y0 _y0=h_u_cla32_and7970_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and7971_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and7971_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and7971_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and7971_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and7971_y0
.names h_u_cla32_and7971_y0 h_u_cla32_and7972_h_u_cla32_and7971_y0
1 1
.names h_u_cla32_and7970_y0 h_u_cla32_and7972_h_u_cla32_and7970_y0
1 1
.subckt and_gate _a=h_u_cla32_and7972_h_u_cla32_and7971_y0 _b=h_u_cla32_and7972_h_u_cla32_and7970_y0 _y0=h_u_cla32_and7972_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and7973_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and7973_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and7973_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and7973_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and7973_y0
.names h_u_cla32_and7973_y0 h_u_cla32_and7974_h_u_cla32_and7973_y0
1 1
.names h_u_cla32_and7972_y0 h_u_cla32_and7974_h_u_cla32_and7972_y0
1 1
.subckt and_gate _a=h_u_cla32_and7974_h_u_cla32_and7973_y0 _b=h_u_cla32_and7974_h_u_cla32_and7972_y0 _y0=h_u_cla32_and7974_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and7975_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and7975_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and7975_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and7975_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and7975_y0
.names h_u_cla32_and7975_y0 h_u_cla32_and7976_h_u_cla32_and7975_y0
1 1
.names h_u_cla32_and7974_y0 h_u_cla32_and7976_h_u_cla32_and7974_y0
1 1
.subckt and_gate _a=h_u_cla32_and7976_h_u_cla32_and7975_y0 _b=h_u_cla32_and7976_h_u_cla32_and7974_y0 _y0=h_u_cla32_and7976_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and7977_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and7977_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and7977_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and7977_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and7977_y0
.names h_u_cla32_and7977_y0 h_u_cla32_and7978_h_u_cla32_and7977_y0
1 1
.names h_u_cla32_and7976_y0 h_u_cla32_and7978_h_u_cla32_and7976_y0
1 1
.subckt and_gate _a=h_u_cla32_and7978_h_u_cla32_and7977_y0 _b=h_u_cla32_and7978_h_u_cla32_and7976_y0 _y0=h_u_cla32_and7978_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and7979_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and7979_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and7979_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and7979_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and7979_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and7980_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and7980_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and7980_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and7980_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and7980_y0
.names h_u_cla32_and7980_y0 h_u_cla32_and7981_h_u_cla32_and7980_y0
1 1
.names h_u_cla32_and7979_y0 h_u_cla32_and7981_h_u_cla32_and7979_y0
1 1
.subckt and_gate _a=h_u_cla32_and7981_h_u_cla32_and7980_y0 _b=h_u_cla32_and7981_h_u_cla32_and7979_y0 _y0=h_u_cla32_and7981_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and7982_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and7982_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and7982_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and7982_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and7982_y0
.names h_u_cla32_and7982_y0 h_u_cla32_and7983_h_u_cla32_and7982_y0
1 1
.names h_u_cla32_and7981_y0 h_u_cla32_and7983_h_u_cla32_and7981_y0
1 1
.subckt and_gate _a=h_u_cla32_and7983_h_u_cla32_and7982_y0 _b=h_u_cla32_and7983_h_u_cla32_and7981_y0 _y0=h_u_cla32_and7983_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and7984_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and7984_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and7984_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and7984_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and7984_y0
.names h_u_cla32_and7984_y0 h_u_cla32_and7985_h_u_cla32_and7984_y0
1 1
.names h_u_cla32_and7983_y0 h_u_cla32_and7985_h_u_cla32_and7983_y0
1 1
.subckt and_gate _a=h_u_cla32_and7985_h_u_cla32_and7984_y0 _b=h_u_cla32_and7985_h_u_cla32_and7983_y0 _y0=h_u_cla32_and7985_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and7986_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and7986_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and7986_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and7986_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and7986_y0
.names h_u_cla32_and7986_y0 h_u_cla32_and7987_h_u_cla32_and7986_y0
1 1
.names h_u_cla32_and7985_y0 h_u_cla32_and7987_h_u_cla32_and7985_y0
1 1
.subckt and_gate _a=h_u_cla32_and7987_h_u_cla32_and7986_y0 _b=h_u_cla32_and7987_h_u_cla32_and7985_y0 _y0=h_u_cla32_and7987_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and7988_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and7988_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and7988_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and7988_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and7988_y0
.names h_u_cla32_and7988_y0 h_u_cla32_and7989_h_u_cla32_and7988_y0
1 1
.names h_u_cla32_and7987_y0 h_u_cla32_and7989_h_u_cla32_and7987_y0
1 1
.subckt and_gate _a=h_u_cla32_and7989_h_u_cla32_and7988_y0 _b=h_u_cla32_and7989_h_u_cla32_and7987_y0 _y0=h_u_cla32_and7989_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and7990_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and7990_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and7990_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and7990_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and7990_y0
.names h_u_cla32_and7990_y0 h_u_cla32_and7991_h_u_cla32_and7990_y0
1 1
.names h_u_cla32_and7989_y0 h_u_cla32_and7991_h_u_cla32_and7989_y0
1 1
.subckt and_gate _a=h_u_cla32_and7991_h_u_cla32_and7990_y0 _b=h_u_cla32_and7991_h_u_cla32_and7989_y0 _y0=h_u_cla32_and7991_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and7992_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and7992_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and7992_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and7992_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and7992_y0
.names h_u_cla32_and7992_y0 h_u_cla32_and7993_h_u_cla32_and7992_y0
1 1
.names h_u_cla32_and7991_y0 h_u_cla32_and7993_h_u_cla32_and7991_y0
1 1
.subckt and_gate _a=h_u_cla32_and7993_h_u_cla32_and7992_y0 _b=h_u_cla32_and7993_h_u_cla32_and7991_y0 _y0=h_u_cla32_and7993_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and7994_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and7994_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and7994_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and7994_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and7994_y0
.names h_u_cla32_and7994_y0 h_u_cla32_and7995_h_u_cla32_and7994_y0
1 1
.names h_u_cla32_and7993_y0 h_u_cla32_and7995_h_u_cla32_and7993_y0
1 1
.subckt and_gate _a=h_u_cla32_and7995_h_u_cla32_and7994_y0 _b=h_u_cla32_and7995_h_u_cla32_and7993_y0 _y0=h_u_cla32_and7995_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and7996_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and7996_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and7996_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and7996_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and7996_y0
.names h_u_cla32_and7996_y0 h_u_cla32_and7997_h_u_cla32_and7996_y0
1 1
.names h_u_cla32_and7995_y0 h_u_cla32_and7997_h_u_cla32_and7995_y0
1 1
.subckt and_gate _a=h_u_cla32_and7997_h_u_cla32_and7996_y0 _b=h_u_cla32_and7997_h_u_cla32_and7995_y0 _y0=h_u_cla32_and7997_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and7998_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and7998_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and7998_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and7998_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and7998_y0
.names h_u_cla32_and7998_y0 h_u_cla32_and7999_h_u_cla32_and7998_y0
1 1
.names h_u_cla32_and7997_y0 h_u_cla32_and7999_h_u_cla32_and7997_y0
1 1
.subckt and_gate _a=h_u_cla32_and7999_h_u_cla32_and7998_y0 _b=h_u_cla32_and7999_h_u_cla32_and7997_y0 _y0=h_u_cla32_and7999_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and8000_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and8000_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and8000_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and8000_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and8000_y0
.names h_u_cla32_and8000_y0 h_u_cla32_and8001_h_u_cla32_and8000_y0
1 1
.names h_u_cla32_and7999_y0 h_u_cla32_and8001_h_u_cla32_and7999_y0
1 1
.subckt and_gate _a=h_u_cla32_and8001_h_u_cla32_and8000_y0 _b=h_u_cla32_and8001_h_u_cla32_and7999_y0 _y0=h_u_cla32_and8001_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and8002_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and8002_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and8002_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and8002_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and8002_y0
.names h_u_cla32_and8002_y0 h_u_cla32_and8003_h_u_cla32_and8002_y0
1 1
.names h_u_cla32_and8001_y0 h_u_cla32_and8003_h_u_cla32_and8001_y0
1 1
.subckt and_gate _a=h_u_cla32_and8003_h_u_cla32_and8002_y0 _b=h_u_cla32_and8003_h_u_cla32_and8001_y0 _y0=h_u_cla32_and8003_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and8004_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and8004_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and8004_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and8004_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and8004_y0
.names h_u_cla32_and8004_y0 h_u_cla32_and8005_h_u_cla32_and8004_y0
1 1
.names h_u_cla32_and8003_y0 h_u_cla32_and8005_h_u_cla32_and8003_y0
1 1
.subckt and_gate _a=h_u_cla32_and8005_h_u_cla32_and8004_y0 _b=h_u_cla32_and8005_h_u_cla32_and8003_y0 _y0=h_u_cla32_and8005_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and8006_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and8006_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and8006_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and8006_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and8006_y0
.names h_u_cla32_and8006_y0 h_u_cla32_and8007_h_u_cla32_and8006_y0
1 1
.names h_u_cla32_and8005_y0 h_u_cla32_and8007_h_u_cla32_and8005_y0
1 1
.subckt and_gate _a=h_u_cla32_and8007_h_u_cla32_and8006_y0 _b=h_u_cla32_and8007_h_u_cla32_and8005_y0 _y0=h_u_cla32_and8007_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and8008_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and8008_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and8008_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and8008_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and8008_y0
.names h_u_cla32_and8008_y0 h_u_cla32_and8009_h_u_cla32_and8008_y0
1 1
.names h_u_cla32_and8007_y0 h_u_cla32_and8009_h_u_cla32_and8007_y0
1 1
.subckt and_gate _a=h_u_cla32_and8009_h_u_cla32_and8008_y0 _b=h_u_cla32_and8009_h_u_cla32_and8007_y0 _y0=h_u_cla32_and8009_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and8010_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and8010_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and8010_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and8010_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and8010_y0
.names h_u_cla32_and8010_y0 h_u_cla32_and8011_h_u_cla32_and8010_y0
1 1
.names h_u_cla32_and8009_y0 h_u_cla32_and8011_h_u_cla32_and8009_y0
1 1
.subckt and_gate _a=h_u_cla32_and8011_h_u_cla32_and8010_y0 _b=h_u_cla32_and8011_h_u_cla32_and8009_y0 _y0=h_u_cla32_and8011_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and8012_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and8012_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and8012_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and8012_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and8012_y0
.names h_u_cla32_and8012_y0 h_u_cla32_and8013_h_u_cla32_and8012_y0
1 1
.names h_u_cla32_and8011_y0 h_u_cla32_and8013_h_u_cla32_and8011_y0
1 1
.subckt and_gate _a=h_u_cla32_and8013_h_u_cla32_and8012_y0 _b=h_u_cla32_and8013_h_u_cla32_and8011_y0 _y0=h_u_cla32_and8013_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and8014_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and8014_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and8014_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and8014_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and8014_y0
.names h_u_cla32_and8014_y0 h_u_cla32_and8015_h_u_cla32_and8014_y0
1 1
.names h_u_cla32_and8013_y0 h_u_cla32_and8015_h_u_cla32_and8013_y0
1 1
.subckt and_gate _a=h_u_cla32_and8015_h_u_cla32_and8014_y0 _b=h_u_cla32_and8015_h_u_cla32_and8013_y0 _y0=h_u_cla32_and8015_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and8016_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and8016_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and8016_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and8016_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and8016_y0
.names h_u_cla32_and8016_y0 h_u_cla32_and8017_h_u_cla32_and8016_y0
1 1
.names h_u_cla32_and8015_y0 h_u_cla32_and8017_h_u_cla32_and8015_y0
1 1
.subckt and_gate _a=h_u_cla32_and8017_h_u_cla32_and8016_y0 _b=h_u_cla32_and8017_h_u_cla32_and8015_y0 _y0=h_u_cla32_and8017_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and8018_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and8018_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and8018_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and8018_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and8018_y0
.names h_u_cla32_and8018_y0 h_u_cla32_and8019_h_u_cla32_and8018_y0
1 1
.names h_u_cla32_and8017_y0 h_u_cla32_and8019_h_u_cla32_and8017_y0
1 1
.subckt and_gate _a=h_u_cla32_and8019_h_u_cla32_and8018_y0 _b=h_u_cla32_and8019_h_u_cla32_and8017_y0 _y0=h_u_cla32_and8019_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and8020_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and8020_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and8020_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and8020_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and8020_y0
.names h_u_cla32_and8020_y0 h_u_cla32_and8021_h_u_cla32_and8020_y0
1 1
.names h_u_cla32_and8019_y0 h_u_cla32_and8021_h_u_cla32_and8019_y0
1 1
.subckt and_gate _a=h_u_cla32_and8021_h_u_cla32_and8020_y0 _b=h_u_cla32_and8021_h_u_cla32_and8019_y0 _y0=h_u_cla32_and8021_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and8022_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and8022_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and8022_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and8022_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and8022_y0
.names h_u_cla32_and8022_y0 h_u_cla32_and8023_h_u_cla32_and8022_y0
1 1
.names h_u_cla32_and8021_y0 h_u_cla32_and8023_h_u_cla32_and8021_y0
1 1
.subckt and_gate _a=h_u_cla32_and8023_h_u_cla32_and8022_y0 _b=h_u_cla32_and8023_h_u_cla32_and8021_y0 _y0=h_u_cla32_and8023_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and8024_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and8024_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and8024_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and8024_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and8024_y0
.names h_u_cla32_and8024_y0 h_u_cla32_and8025_h_u_cla32_and8024_y0
1 1
.names h_u_cla32_and8023_y0 h_u_cla32_and8025_h_u_cla32_and8023_y0
1 1
.subckt and_gate _a=h_u_cla32_and8025_h_u_cla32_and8024_y0 _b=h_u_cla32_and8025_h_u_cla32_and8023_y0 _y0=h_u_cla32_and8025_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and8026_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and8026_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and8026_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and8026_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and8026_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and8027_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and8027_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and8027_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and8027_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and8027_y0
.names h_u_cla32_and8027_y0 h_u_cla32_and8028_h_u_cla32_and8027_y0
1 1
.names h_u_cla32_and8026_y0 h_u_cla32_and8028_h_u_cla32_and8026_y0
1 1
.subckt and_gate _a=h_u_cla32_and8028_h_u_cla32_and8027_y0 _b=h_u_cla32_and8028_h_u_cla32_and8026_y0 _y0=h_u_cla32_and8028_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and8029_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and8029_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and8029_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and8029_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and8029_y0
.names h_u_cla32_and8029_y0 h_u_cla32_and8030_h_u_cla32_and8029_y0
1 1
.names h_u_cla32_and8028_y0 h_u_cla32_and8030_h_u_cla32_and8028_y0
1 1
.subckt and_gate _a=h_u_cla32_and8030_h_u_cla32_and8029_y0 _b=h_u_cla32_and8030_h_u_cla32_and8028_y0 _y0=h_u_cla32_and8030_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and8031_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and8031_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and8031_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and8031_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and8031_y0
.names h_u_cla32_and8031_y0 h_u_cla32_and8032_h_u_cla32_and8031_y0
1 1
.names h_u_cla32_and8030_y0 h_u_cla32_and8032_h_u_cla32_and8030_y0
1 1
.subckt and_gate _a=h_u_cla32_and8032_h_u_cla32_and8031_y0 _b=h_u_cla32_and8032_h_u_cla32_and8030_y0 _y0=h_u_cla32_and8032_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and8033_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and8033_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and8033_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and8033_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and8033_y0
.names h_u_cla32_and8033_y0 h_u_cla32_and8034_h_u_cla32_and8033_y0
1 1
.names h_u_cla32_and8032_y0 h_u_cla32_and8034_h_u_cla32_and8032_y0
1 1
.subckt and_gate _a=h_u_cla32_and8034_h_u_cla32_and8033_y0 _b=h_u_cla32_and8034_h_u_cla32_and8032_y0 _y0=h_u_cla32_and8034_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and8035_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and8035_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and8035_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and8035_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and8035_y0
.names h_u_cla32_and8035_y0 h_u_cla32_and8036_h_u_cla32_and8035_y0
1 1
.names h_u_cla32_and8034_y0 h_u_cla32_and8036_h_u_cla32_and8034_y0
1 1
.subckt and_gate _a=h_u_cla32_and8036_h_u_cla32_and8035_y0 _b=h_u_cla32_and8036_h_u_cla32_and8034_y0 _y0=h_u_cla32_and8036_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and8037_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and8037_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and8037_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and8037_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and8037_y0
.names h_u_cla32_and8037_y0 h_u_cla32_and8038_h_u_cla32_and8037_y0
1 1
.names h_u_cla32_and8036_y0 h_u_cla32_and8038_h_u_cla32_and8036_y0
1 1
.subckt and_gate _a=h_u_cla32_and8038_h_u_cla32_and8037_y0 _b=h_u_cla32_and8038_h_u_cla32_and8036_y0 _y0=h_u_cla32_and8038_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and8039_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and8039_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and8039_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and8039_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and8039_y0
.names h_u_cla32_and8039_y0 h_u_cla32_and8040_h_u_cla32_and8039_y0
1 1
.names h_u_cla32_and8038_y0 h_u_cla32_and8040_h_u_cla32_and8038_y0
1 1
.subckt and_gate _a=h_u_cla32_and8040_h_u_cla32_and8039_y0 _b=h_u_cla32_and8040_h_u_cla32_and8038_y0 _y0=h_u_cla32_and8040_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and8041_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and8041_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and8041_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and8041_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and8041_y0
.names h_u_cla32_and8041_y0 h_u_cla32_and8042_h_u_cla32_and8041_y0
1 1
.names h_u_cla32_and8040_y0 h_u_cla32_and8042_h_u_cla32_and8040_y0
1 1
.subckt and_gate _a=h_u_cla32_and8042_h_u_cla32_and8041_y0 _b=h_u_cla32_and8042_h_u_cla32_and8040_y0 _y0=h_u_cla32_and8042_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and8043_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and8043_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and8043_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and8043_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and8043_y0
.names h_u_cla32_and8043_y0 h_u_cla32_and8044_h_u_cla32_and8043_y0
1 1
.names h_u_cla32_and8042_y0 h_u_cla32_and8044_h_u_cla32_and8042_y0
1 1
.subckt and_gate _a=h_u_cla32_and8044_h_u_cla32_and8043_y0 _b=h_u_cla32_and8044_h_u_cla32_and8042_y0 _y0=h_u_cla32_and8044_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and8045_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and8045_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and8045_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and8045_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and8045_y0
.names h_u_cla32_and8045_y0 h_u_cla32_and8046_h_u_cla32_and8045_y0
1 1
.names h_u_cla32_and8044_y0 h_u_cla32_and8046_h_u_cla32_and8044_y0
1 1
.subckt and_gate _a=h_u_cla32_and8046_h_u_cla32_and8045_y0 _b=h_u_cla32_and8046_h_u_cla32_and8044_y0 _y0=h_u_cla32_and8046_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and8047_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and8047_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and8047_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and8047_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and8047_y0
.names h_u_cla32_and8047_y0 h_u_cla32_and8048_h_u_cla32_and8047_y0
1 1
.names h_u_cla32_and8046_y0 h_u_cla32_and8048_h_u_cla32_and8046_y0
1 1
.subckt and_gate _a=h_u_cla32_and8048_h_u_cla32_and8047_y0 _b=h_u_cla32_and8048_h_u_cla32_and8046_y0 _y0=h_u_cla32_and8048_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and8049_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and8049_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and8049_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and8049_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and8049_y0
.names h_u_cla32_and8049_y0 h_u_cla32_and8050_h_u_cla32_and8049_y0
1 1
.names h_u_cla32_and8048_y0 h_u_cla32_and8050_h_u_cla32_and8048_y0
1 1
.subckt and_gate _a=h_u_cla32_and8050_h_u_cla32_and8049_y0 _b=h_u_cla32_and8050_h_u_cla32_and8048_y0 _y0=h_u_cla32_and8050_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and8051_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and8051_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and8051_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and8051_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and8051_y0
.names h_u_cla32_and8051_y0 h_u_cla32_and8052_h_u_cla32_and8051_y0
1 1
.names h_u_cla32_and8050_y0 h_u_cla32_and8052_h_u_cla32_and8050_y0
1 1
.subckt and_gate _a=h_u_cla32_and8052_h_u_cla32_and8051_y0 _b=h_u_cla32_and8052_h_u_cla32_and8050_y0 _y0=h_u_cla32_and8052_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and8053_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and8053_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and8053_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and8053_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and8053_y0
.names h_u_cla32_and8053_y0 h_u_cla32_and8054_h_u_cla32_and8053_y0
1 1
.names h_u_cla32_and8052_y0 h_u_cla32_and8054_h_u_cla32_and8052_y0
1 1
.subckt and_gate _a=h_u_cla32_and8054_h_u_cla32_and8053_y0 _b=h_u_cla32_and8054_h_u_cla32_and8052_y0 _y0=h_u_cla32_and8054_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and8055_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and8055_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and8055_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and8055_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and8055_y0
.names h_u_cla32_and8055_y0 h_u_cla32_and8056_h_u_cla32_and8055_y0
1 1
.names h_u_cla32_and8054_y0 h_u_cla32_and8056_h_u_cla32_and8054_y0
1 1
.subckt and_gate _a=h_u_cla32_and8056_h_u_cla32_and8055_y0 _b=h_u_cla32_and8056_h_u_cla32_and8054_y0 _y0=h_u_cla32_and8056_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and8057_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and8057_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and8057_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and8057_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and8057_y0
.names h_u_cla32_and8057_y0 h_u_cla32_and8058_h_u_cla32_and8057_y0
1 1
.names h_u_cla32_and8056_y0 h_u_cla32_and8058_h_u_cla32_and8056_y0
1 1
.subckt and_gate _a=h_u_cla32_and8058_h_u_cla32_and8057_y0 _b=h_u_cla32_and8058_h_u_cla32_and8056_y0 _y0=h_u_cla32_and8058_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and8059_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and8059_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and8059_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and8059_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and8059_y0
.names h_u_cla32_and8059_y0 h_u_cla32_and8060_h_u_cla32_and8059_y0
1 1
.names h_u_cla32_and8058_y0 h_u_cla32_and8060_h_u_cla32_and8058_y0
1 1
.subckt and_gate _a=h_u_cla32_and8060_h_u_cla32_and8059_y0 _b=h_u_cla32_and8060_h_u_cla32_and8058_y0 _y0=h_u_cla32_and8060_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and8061_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and8061_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and8061_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and8061_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and8061_y0
.names h_u_cla32_and8061_y0 h_u_cla32_and8062_h_u_cla32_and8061_y0
1 1
.names h_u_cla32_and8060_y0 h_u_cla32_and8062_h_u_cla32_and8060_y0
1 1
.subckt and_gate _a=h_u_cla32_and8062_h_u_cla32_and8061_y0 _b=h_u_cla32_and8062_h_u_cla32_and8060_y0 _y0=h_u_cla32_and8062_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and8063_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and8063_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and8063_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and8063_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and8063_y0
.names h_u_cla32_and8063_y0 h_u_cla32_and8064_h_u_cla32_and8063_y0
1 1
.names h_u_cla32_and8062_y0 h_u_cla32_and8064_h_u_cla32_and8062_y0
1 1
.subckt and_gate _a=h_u_cla32_and8064_h_u_cla32_and8063_y0 _b=h_u_cla32_and8064_h_u_cla32_and8062_y0 _y0=h_u_cla32_and8064_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and8065_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and8065_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and8065_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and8065_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and8065_y0
.names h_u_cla32_and8065_y0 h_u_cla32_and8066_h_u_cla32_and8065_y0
1 1
.names h_u_cla32_and8064_y0 h_u_cla32_and8066_h_u_cla32_and8064_y0
1 1
.subckt and_gate _a=h_u_cla32_and8066_h_u_cla32_and8065_y0 _b=h_u_cla32_and8066_h_u_cla32_and8064_y0 _y0=h_u_cla32_and8066_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and8067_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and8067_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and8067_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and8067_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and8067_y0
.names h_u_cla32_and8067_y0 h_u_cla32_and8068_h_u_cla32_and8067_y0
1 1
.names h_u_cla32_and8066_y0 h_u_cla32_and8068_h_u_cla32_and8066_y0
1 1
.subckt and_gate _a=h_u_cla32_and8068_h_u_cla32_and8067_y0 _b=h_u_cla32_and8068_h_u_cla32_and8066_y0 _y0=h_u_cla32_and8068_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and8069_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and8069_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and8069_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and8069_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and8069_y0
.names h_u_cla32_and8069_y0 h_u_cla32_and8070_h_u_cla32_and8069_y0
1 1
.names h_u_cla32_and8068_y0 h_u_cla32_and8070_h_u_cla32_and8068_y0
1 1
.subckt and_gate _a=h_u_cla32_and8070_h_u_cla32_and8069_y0 _b=h_u_cla32_and8070_h_u_cla32_and8068_y0 _y0=h_u_cla32_and8070_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and8071_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and8071_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and8071_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and8071_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and8071_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and8072_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and8072_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and8072_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and8072_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and8072_y0
.names h_u_cla32_and8072_y0 h_u_cla32_and8073_h_u_cla32_and8072_y0
1 1
.names h_u_cla32_and8071_y0 h_u_cla32_and8073_h_u_cla32_and8071_y0
1 1
.subckt and_gate _a=h_u_cla32_and8073_h_u_cla32_and8072_y0 _b=h_u_cla32_and8073_h_u_cla32_and8071_y0 _y0=h_u_cla32_and8073_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and8074_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and8074_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and8074_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and8074_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and8074_y0
.names h_u_cla32_and8074_y0 h_u_cla32_and8075_h_u_cla32_and8074_y0
1 1
.names h_u_cla32_and8073_y0 h_u_cla32_and8075_h_u_cla32_and8073_y0
1 1
.subckt and_gate _a=h_u_cla32_and8075_h_u_cla32_and8074_y0 _b=h_u_cla32_and8075_h_u_cla32_and8073_y0 _y0=h_u_cla32_and8075_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and8076_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and8076_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and8076_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and8076_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and8076_y0
.names h_u_cla32_and8076_y0 h_u_cla32_and8077_h_u_cla32_and8076_y0
1 1
.names h_u_cla32_and8075_y0 h_u_cla32_and8077_h_u_cla32_and8075_y0
1 1
.subckt and_gate _a=h_u_cla32_and8077_h_u_cla32_and8076_y0 _b=h_u_cla32_and8077_h_u_cla32_and8075_y0 _y0=h_u_cla32_and8077_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and8078_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and8078_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and8078_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and8078_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and8078_y0
.names h_u_cla32_and8078_y0 h_u_cla32_and8079_h_u_cla32_and8078_y0
1 1
.names h_u_cla32_and8077_y0 h_u_cla32_and8079_h_u_cla32_and8077_y0
1 1
.subckt and_gate _a=h_u_cla32_and8079_h_u_cla32_and8078_y0 _b=h_u_cla32_and8079_h_u_cla32_and8077_y0 _y0=h_u_cla32_and8079_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and8080_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and8080_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and8080_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and8080_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and8080_y0
.names h_u_cla32_and8080_y0 h_u_cla32_and8081_h_u_cla32_and8080_y0
1 1
.names h_u_cla32_and8079_y0 h_u_cla32_and8081_h_u_cla32_and8079_y0
1 1
.subckt and_gate _a=h_u_cla32_and8081_h_u_cla32_and8080_y0 _b=h_u_cla32_and8081_h_u_cla32_and8079_y0 _y0=h_u_cla32_and8081_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and8082_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and8082_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and8082_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and8082_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and8082_y0
.names h_u_cla32_and8082_y0 h_u_cla32_and8083_h_u_cla32_and8082_y0
1 1
.names h_u_cla32_and8081_y0 h_u_cla32_and8083_h_u_cla32_and8081_y0
1 1
.subckt and_gate _a=h_u_cla32_and8083_h_u_cla32_and8082_y0 _b=h_u_cla32_and8083_h_u_cla32_and8081_y0 _y0=h_u_cla32_and8083_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and8084_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and8084_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and8084_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and8084_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and8084_y0
.names h_u_cla32_and8084_y0 h_u_cla32_and8085_h_u_cla32_and8084_y0
1 1
.names h_u_cla32_and8083_y0 h_u_cla32_and8085_h_u_cla32_and8083_y0
1 1
.subckt and_gate _a=h_u_cla32_and8085_h_u_cla32_and8084_y0 _b=h_u_cla32_and8085_h_u_cla32_and8083_y0 _y0=h_u_cla32_and8085_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and8086_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and8086_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and8086_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and8086_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and8086_y0
.names h_u_cla32_and8086_y0 h_u_cla32_and8087_h_u_cla32_and8086_y0
1 1
.names h_u_cla32_and8085_y0 h_u_cla32_and8087_h_u_cla32_and8085_y0
1 1
.subckt and_gate _a=h_u_cla32_and8087_h_u_cla32_and8086_y0 _b=h_u_cla32_and8087_h_u_cla32_and8085_y0 _y0=h_u_cla32_and8087_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and8088_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and8088_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and8088_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and8088_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and8088_y0
.names h_u_cla32_and8088_y0 h_u_cla32_and8089_h_u_cla32_and8088_y0
1 1
.names h_u_cla32_and8087_y0 h_u_cla32_and8089_h_u_cla32_and8087_y0
1 1
.subckt and_gate _a=h_u_cla32_and8089_h_u_cla32_and8088_y0 _b=h_u_cla32_and8089_h_u_cla32_and8087_y0 _y0=h_u_cla32_and8089_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and8090_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and8090_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and8090_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and8090_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and8090_y0
.names h_u_cla32_and8090_y0 h_u_cla32_and8091_h_u_cla32_and8090_y0
1 1
.names h_u_cla32_and8089_y0 h_u_cla32_and8091_h_u_cla32_and8089_y0
1 1
.subckt and_gate _a=h_u_cla32_and8091_h_u_cla32_and8090_y0 _b=h_u_cla32_and8091_h_u_cla32_and8089_y0 _y0=h_u_cla32_and8091_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and8092_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and8092_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and8092_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and8092_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and8092_y0
.names h_u_cla32_and8092_y0 h_u_cla32_and8093_h_u_cla32_and8092_y0
1 1
.names h_u_cla32_and8091_y0 h_u_cla32_and8093_h_u_cla32_and8091_y0
1 1
.subckt and_gate _a=h_u_cla32_and8093_h_u_cla32_and8092_y0 _b=h_u_cla32_and8093_h_u_cla32_and8091_y0 _y0=h_u_cla32_and8093_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and8094_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and8094_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and8094_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and8094_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and8094_y0
.names h_u_cla32_and8094_y0 h_u_cla32_and8095_h_u_cla32_and8094_y0
1 1
.names h_u_cla32_and8093_y0 h_u_cla32_and8095_h_u_cla32_and8093_y0
1 1
.subckt and_gate _a=h_u_cla32_and8095_h_u_cla32_and8094_y0 _b=h_u_cla32_and8095_h_u_cla32_and8093_y0 _y0=h_u_cla32_and8095_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and8096_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and8096_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and8096_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and8096_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and8096_y0
.names h_u_cla32_and8096_y0 h_u_cla32_and8097_h_u_cla32_and8096_y0
1 1
.names h_u_cla32_and8095_y0 h_u_cla32_and8097_h_u_cla32_and8095_y0
1 1
.subckt and_gate _a=h_u_cla32_and8097_h_u_cla32_and8096_y0 _b=h_u_cla32_and8097_h_u_cla32_and8095_y0 _y0=h_u_cla32_and8097_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and8098_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and8098_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and8098_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and8098_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and8098_y0
.names h_u_cla32_and8098_y0 h_u_cla32_and8099_h_u_cla32_and8098_y0
1 1
.names h_u_cla32_and8097_y0 h_u_cla32_and8099_h_u_cla32_and8097_y0
1 1
.subckt and_gate _a=h_u_cla32_and8099_h_u_cla32_and8098_y0 _b=h_u_cla32_and8099_h_u_cla32_and8097_y0 _y0=h_u_cla32_and8099_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and8100_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and8100_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and8100_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and8100_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and8100_y0
.names h_u_cla32_and8100_y0 h_u_cla32_and8101_h_u_cla32_and8100_y0
1 1
.names h_u_cla32_and8099_y0 h_u_cla32_and8101_h_u_cla32_and8099_y0
1 1
.subckt and_gate _a=h_u_cla32_and8101_h_u_cla32_and8100_y0 _b=h_u_cla32_and8101_h_u_cla32_and8099_y0 _y0=h_u_cla32_and8101_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and8102_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and8102_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and8102_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and8102_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and8102_y0
.names h_u_cla32_and8102_y0 h_u_cla32_and8103_h_u_cla32_and8102_y0
1 1
.names h_u_cla32_and8101_y0 h_u_cla32_and8103_h_u_cla32_and8101_y0
1 1
.subckt and_gate _a=h_u_cla32_and8103_h_u_cla32_and8102_y0 _b=h_u_cla32_and8103_h_u_cla32_and8101_y0 _y0=h_u_cla32_and8103_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and8104_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and8104_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and8104_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and8104_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and8104_y0
.names h_u_cla32_and8104_y0 h_u_cla32_and8105_h_u_cla32_and8104_y0
1 1
.names h_u_cla32_and8103_y0 h_u_cla32_and8105_h_u_cla32_and8103_y0
1 1
.subckt and_gate _a=h_u_cla32_and8105_h_u_cla32_and8104_y0 _b=h_u_cla32_and8105_h_u_cla32_and8103_y0 _y0=h_u_cla32_and8105_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and8106_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and8106_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and8106_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and8106_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and8106_y0
.names h_u_cla32_and8106_y0 h_u_cla32_and8107_h_u_cla32_and8106_y0
1 1
.names h_u_cla32_and8105_y0 h_u_cla32_and8107_h_u_cla32_and8105_y0
1 1
.subckt and_gate _a=h_u_cla32_and8107_h_u_cla32_and8106_y0 _b=h_u_cla32_and8107_h_u_cla32_and8105_y0 _y0=h_u_cla32_and8107_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and8108_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and8108_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and8108_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and8108_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and8108_y0
.names h_u_cla32_and8108_y0 h_u_cla32_and8109_h_u_cla32_and8108_y0
1 1
.names h_u_cla32_and8107_y0 h_u_cla32_and8109_h_u_cla32_and8107_y0
1 1
.subckt and_gate _a=h_u_cla32_and8109_h_u_cla32_and8108_y0 _b=h_u_cla32_and8109_h_u_cla32_and8107_y0 _y0=h_u_cla32_and8109_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and8110_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and8110_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and8110_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and8110_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and8110_y0
.names h_u_cla32_and8110_y0 h_u_cla32_and8111_h_u_cla32_and8110_y0
1 1
.names h_u_cla32_and8109_y0 h_u_cla32_and8111_h_u_cla32_and8109_y0
1 1
.subckt and_gate _a=h_u_cla32_and8111_h_u_cla32_and8110_y0 _b=h_u_cla32_and8111_h_u_cla32_and8109_y0 _y0=h_u_cla32_and8111_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and8112_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and8112_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and8112_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and8112_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and8112_y0
.names h_u_cla32_and8112_y0 h_u_cla32_and8113_h_u_cla32_and8112_y0
1 1
.names h_u_cla32_and8111_y0 h_u_cla32_and8113_h_u_cla32_and8111_y0
1 1
.subckt and_gate _a=h_u_cla32_and8113_h_u_cla32_and8112_y0 _b=h_u_cla32_and8113_h_u_cla32_and8111_y0 _y0=h_u_cla32_and8113_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and8114_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and8114_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and8114_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and8114_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and8114_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and8115_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and8115_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and8115_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and8115_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and8115_y0
.names h_u_cla32_and8115_y0 h_u_cla32_and8116_h_u_cla32_and8115_y0
1 1
.names h_u_cla32_and8114_y0 h_u_cla32_and8116_h_u_cla32_and8114_y0
1 1
.subckt and_gate _a=h_u_cla32_and8116_h_u_cla32_and8115_y0 _b=h_u_cla32_and8116_h_u_cla32_and8114_y0 _y0=h_u_cla32_and8116_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and8117_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and8117_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and8117_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and8117_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and8117_y0
.names h_u_cla32_and8117_y0 h_u_cla32_and8118_h_u_cla32_and8117_y0
1 1
.names h_u_cla32_and8116_y0 h_u_cla32_and8118_h_u_cla32_and8116_y0
1 1
.subckt and_gate _a=h_u_cla32_and8118_h_u_cla32_and8117_y0 _b=h_u_cla32_and8118_h_u_cla32_and8116_y0 _y0=h_u_cla32_and8118_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and8119_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and8119_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and8119_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and8119_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and8119_y0
.names h_u_cla32_and8119_y0 h_u_cla32_and8120_h_u_cla32_and8119_y0
1 1
.names h_u_cla32_and8118_y0 h_u_cla32_and8120_h_u_cla32_and8118_y0
1 1
.subckt and_gate _a=h_u_cla32_and8120_h_u_cla32_and8119_y0 _b=h_u_cla32_and8120_h_u_cla32_and8118_y0 _y0=h_u_cla32_and8120_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and8121_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and8121_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and8121_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and8121_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and8121_y0
.names h_u_cla32_and8121_y0 h_u_cla32_and8122_h_u_cla32_and8121_y0
1 1
.names h_u_cla32_and8120_y0 h_u_cla32_and8122_h_u_cla32_and8120_y0
1 1
.subckt and_gate _a=h_u_cla32_and8122_h_u_cla32_and8121_y0 _b=h_u_cla32_and8122_h_u_cla32_and8120_y0 _y0=h_u_cla32_and8122_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and8123_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and8123_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and8123_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and8123_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and8123_y0
.names h_u_cla32_and8123_y0 h_u_cla32_and8124_h_u_cla32_and8123_y0
1 1
.names h_u_cla32_and8122_y0 h_u_cla32_and8124_h_u_cla32_and8122_y0
1 1
.subckt and_gate _a=h_u_cla32_and8124_h_u_cla32_and8123_y0 _b=h_u_cla32_and8124_h_u_cla32_and8122_y0 _y0=h_u_cla32_and8124_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and8125_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and8125_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and8125_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and8125_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and8125_y0
.names h_u_cla32_and8125_y0 h_u_cla32_and8126_h_u_cla32_and8125_y0
1 1
.names h_u_cla32_and8124_y0 h_u_cla32_and8126_h_u_cla32_and8124_y0
1 1
.subckt and_gate _a=h_u_cla32_and8126_h_u_cla32_and8125_y0 _b=h_u_cla32_and8126_h_u_cla32_and8124_y0 _y0=h_u_cla32_and8126_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and8127_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and8127_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and8127_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and8127_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and8127_y0
.names h_u_cla32_and8127_y0 h_u_cla32_and8128_h_u_cla32_and8127_y0
1 1
.names h_u_cla32_and8126_y0 h_u_cla32_and8128_h_u_cla32_and8126_y0
1 1
.subckt and_gate _a=h_u_cla32_and8128_h_u_cla32_and8127_y0 _b=h_u_cla32_and8128_h_u_cla32_and8126_y0 _y0=h_u_cla32_and8128_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and8129_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and8129_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and8129_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and8129_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and8129_y0
.names h_u_cla32_and8129_y0 h_u_cla32_and8130_h_u_cla32_and8129_y0
1 1
.names h_u_cla32_and8128_y0 h_u_cla32_and8130_h_u_cla32_and8128_y0
1 1
.subckt and_gate _a=h_u_cla32_and8130_h_u_cla32_and8129_y0 _b=h_u_cla32_and8130_h_u_cla32_and8128_y0 _y0=h_u_cla32_and8130_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and8131_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and8131_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and8131_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and8131_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and8131_y0
.names h_u_cla32_and8131_y0 h_u_cla32_and8132_h_u_cla32_and8131_y0
1 1
.names h_u_cla32_and8130_y0 h_u_cla32_and8132_h_u_cla32_and8130_y0
1 1
.subckt and_gate _a=h_u_cla32_and8132_h_u_cla32_and8131_y0 _b=h_u_cla32_and8132_h_u_cla32_and8130_y0 _y0=h_u_cla32_and8132_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and8133_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and8133_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and8133_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and8133_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and8133_y0
.names h_u_cla32_and8133_y0 h_u_cla32_and8134_h_u_cla32_and8133_y0
1 1
.names h_u_cla32_and8132_y0 h_u_cla32_and8134_h_u_cla32_and8132_y0
1 1
.subckt and_gate _a=h_u_cla32_and8134_h_u_cla32_and8133_y0 _b=h_u_cla32_and8134_h_u_cla32_and8132_y0 _y0=h_u_cla32_and8134_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and8135_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and8135_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and8135_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and8135_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and8135_y0
.names h_u_cla32_and8135_y0 h_u_cla32_and8136_h_u_cla32_and8135_y0
1 1
.names h_u_cla32_and8134_y0 h_u_cla32_and8136_h_u_cla32_and8134_y0
1 1
.subckt and_gate _a=h_u_cla32_and8136_h_u_cla32_and8135_y0 _b=h_u_cla32_and8136_h_u_cla32_and8134_y0 _y0=h_u_cla32_and8136_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and8137_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and8137_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and8137_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and8137_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and8137_y0
.names h_u_cla32_and8137_y0 h_u_cla32_and8138_h_u_cla32_and8137_y0
1 1
.names h_u_cla32_and8136_y0 h_u_cla32_and8138_h_u_cla32_and8136_y0
1 1
.subckt and_gate _a=h_u_cla32_and8138_h_u_cla32_and8137_y0 _b=h_u_cla32_and8138_h_u_cla32_and8136_y0 _y0=h_u_cla32_and8138_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and8139_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and8139_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and8139_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and8139_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and8139_y0
.names h_u_cla32_and8139_y0 h_u_cla32_and8140_h_u_cla32_and8139_y0
1 1
.names h_u_cla32_and8138_y0 h_u_cla32_and8140_h_u_cla32_and8138_y0
1 1
.subckt and_gate _a=h_u_cla32_and8140_h_u_cla32_and8139_y0 _b=h_u_cla32_and8140_h_u_cla32_and8138_y0 _y0=h_u_cla32_and8140_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and8141_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and8141_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and8141_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and8141_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and8141_y0
.names h_u_cla32_and8141_y0 h_u_cla32_and8142_h_u_cla32_and8141_y0
1 1
.names h_u_cla32_and8140_y0 h_u_cla32_and8142_h_u_cla32_and8140_y0
1 1
.subckt and_gate _a=h_u_cla32_and8142_h_u_cla32_and8141_y0 _b=h_u_cla32_and8142_h_u_cla32_and8140_y0 _y0=h_u_cla32_and8142_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and8143_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and8143_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and8143_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and8143_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and8143_y0
.names h_u_cla32_and8143_y0 h_u_cla32_and8144_h_u_cla32_and8143_y0
1 1
.names h_u_cla32_and8142_y0 h_u_cla32_and8144_h_u_cla32_and8142_y0
1 1
.subckt and_gate _a=h_u_cla32_and8144_h_u_cla32_and8143_y0 _b=h_u_cla32_and8144_h_u_cla32_and8142_y0 _y0=h_u_cla32_and8144_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and8145_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and8145_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and8145_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and8145_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and8145_y0
.names h_u_cla32_and8145_y0 h_u_cla32_and8146_h_u_cla32_and8145_y0
1 1
.names h_u_cla32_and8144_y0 h_u_cla32_and8146_h_u_cla32_and8144_y0
1 1
.subckt and_gate _a=h_u_cla32_and8146_h_u_cla32_and8145_y0 _b=h_u_cla32_and8146_h_u_cla32_and8144_y0 _y0=h_u_cla32_and8146_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and8147_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and8147_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and8147_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and8147_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and8147_y0
.names h_u_cla32_and8147_y0 h_u_cla32_and8148_h_u_cla32_and8147_y0
1 1
.names h_u_cla32_and8146_y0 h_u_cla32_and8148_h_u_cla32_and8146_y0
1 1
.subckt and_gate _a=h_u_cla32_and8148_h_u_cla32_and8147_y0 _b=h_u_cla32_and8148_h_u_cla32_and8146_y0 _y0=h_u_cla32_and8148_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and8149_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and8149_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and8149_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and8149_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and8149_y0
.names h_u_cla32_and8149_y0 h_u_cla32_and8150_h_u_cla32_and8149_y0
1 1
.names h_u_cla32_and8148_y0 h_u_cla32_and8150_h_u_cla32_and8148_y0
1 1
.subckt and_gate _a=h_u_cla32_and8150_h_u_cla32_and8149_y0 _b=h_u_cla32_and8150_h_u_cla32_and8148_y0 _y0=h_u_cla32_and8150_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and8151_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and8151_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and8151_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and8151_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and8151_y0
.names h_u_cla32_and8151_y0 h_u_cla32_and8152_h_u_cla32_and8151_y0
1 1
.names h_u_cla32_and8150_y0 h_u_cla32_and8152_h_u_cla32_and8150_y0
1 1
.subckt and_gate _a=h_u_cla32_and8152_h_u_cla32_and8151_y0 _b=h_u_cla32_and8152_h_u_cla32_and8150_y0 _y0=h_u_cla32_and8152_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and8153_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and8153_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and8153_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and8153_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and8153_y0
.names h_u_cla32_and8153_y0 h_u_cla32_and8154_h_u_cla32_and8153_y0
1 1
.names h_u_cla32_and8152_y0 h_u_cla32_and8154_h_u_cla32_and8152_y0
1 1
.subckt and_gate _a=h_u_cla32_and8154_h_u_cla32_and8153_y0 _b=h_u_cla32_and8154_h_u_cla32_and8152_y0 _y0=h_u_cla32_and8154_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and8155_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and8155_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and8155_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and8155_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and8155_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and8156_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and8156_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and8156_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and8156_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and8156_y0
.names h_u_cla32_and8156_y0 h_u_cla32_and8157_h_u_cla32_and8156_y0
1 1
.names h_u_cla32_and8155_y0 h_u_cla32_and8157_h_u_cla32_and8155_y0
1 1
.subckt and_gate _a=h_u_cla32_and8157_h_u_cla32_and8156_y0 _b=h_u_cla32_and8157_h_u_cla32_and8155_y0 _y0=h_u_cla32_and8157_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and8158_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and8158_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and8158_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and8158_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and8158_y0
.names h_u_cla32_and8158_y0 h_u_cla32_and8159_h_u_cla32_and8158_y0
1 1
.names h_u_cla32_and8157_y0 h_u_cla32_and8159_h_u_cla32_and8157_y0
1 1
.subckt and_gate _a=h_u_cla32_and8159_h_u_cla32_and8158_y0 _b=h_u_cla32_and8159_h_u_cla32_and8157_y0 _y0=h_u_cla32_and8159_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and8160_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and8160_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and8160_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and8160_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and8160_y0
.names h_u_cla32_and8160_y0 h_u_cla32_and8161_h_u_cla32_and8160_y0
1 1
.names h_u_cla32_and8159_y0 h_u_cla32_and8161_h_u_cla32_and8159_y0
1 1
.subckt and_gate _a=h_u_cla32_and8161_h_u_cla32_and8160_y0 _b=h_u_cla32_and8161_h_u_cla32_and8159_y0 _y0=h_u_cla32_and8161_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and8162_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and8162_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and8162_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and8162_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and8162_y0
.names h_u_cla32_and8162_y0 h_u_cla32_and8163_h_u_cla32_and8162_y0
1 1
.names h_u_cla32_and8161_y0 h_u_cla32_and8163_h_u_cla32_and8161_y0
1 1
.subckt and_gate _a=h_u_cla32_and8163_h_u_cla32_and8162_y0 _b=h_u_cla32_and8163_h_u_cla32_and8161_y0 _y0=h_u_cla32_and8163_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and8164_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and8164_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and8164_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and8164_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and8164_y0
.names h_u_cla32_and8164_y0 h_u_cla32_and8165_h_u_cla32_and8164_y0
1 1
.names h_u_cla32_and8163_y0 h_u_cla32_and8165_h_u_cla32_and8163_y0
1 1
.subckt and_gate _a=h_u_cla32_and8165_h_u_cla32_and8164_y0 _b=h_u_cla32_and8165_h_u_cla32_and8163_y0 _y0=h_u_cla32_and8165_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and8166_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and8166_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and8166_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and8166_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and8166_y0
.names h_u_cla32_and8166_y0 h_u_cla32_and8167_h_u_cla32_and8166_y0
1 1
.names h_u_cla32_and8165_y0 h_u_cla32_and8167_h_u_cla32_and8165_y0
1 1
.subckt and_gate _a=h_u_cla32_and8167_h_u_cla32_and8166_y0 _b=h_u_cla32_and8167_h_u_cla32_and8165_y0 _y0=h_u_cla32_and8167_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and8168_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and8168_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and8168_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and8168_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and8168_y0
.names h_u_cla32_and8168_y0 h_u_cla32_and8169_h_u_cla32_and8168_y0
1 1
.names h_u_cla32_and8167_y0 h_u_cla32_and8169_h_u_cla32_and8167_y0
1 1
.subckt and_gate _a=h_u_cla32_and8169_h_u_cla32_and8168_y0 _b=h_u_cla32_and8169_h_u_cla32_and8167_y0 _y0=h_u_cla32_and8169_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and8170_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and8170_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and8170_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and8170_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and8170_y0
.names h_u_cla32_and8170_y0 h_u_cla32_and8171_h_u_cla32_and8170_y0
1 1
.names h_u_cla32_and8169_y0 h_u_cla32_and8171_h_u_cla32_and8169_y0
1 1
.subckt and_gate _a=h_u_cla32_and8171_h_u_cla32_and8170_y0 _b=h_u_cla32_and8171_h_u_cla32_and8169_y0 _y0=h_u_cla32_and8171_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and8172_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and8172_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and8172_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and8172_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and8172_y0
.names h_u_cla32_and8172_y0 h_u_cla32_and8173_h_u_cla32_and8172_y0
1 1
.names h_u_cla32_and8171_y0 h_u_cla32_and8173_h_u_cla32_and8171_y0
1 1
.subckt and_gate _a=h_u_cla32_and8173_h_u_cla32_and8172_y0 _b=h_u_cla32_and8173_h_u_cla32_and8171_y0 _y0=h_u_cla32_and8173_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and8174_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and8174_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and8174_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and8174_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and8174_y0
.names h_u_cla32_and8174_y0 h_u_cla32_and8175_h_u_cla32_and8174_y0
1 1
.names h_u_cla32_and8173_y0 h_u_cla32_and8175_h_u_cla32_and8173_y0
1 1
.subckt and_gate _a=h_u_cla32_and8175_h_u_cla32_and8174_y0 _b=h_u_cla32_and8175_h_u_cla32_and8173_y0 _y0=h_u_cla32_and8175_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and8176_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and8176_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and8176_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and8176_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and8176_y0
.names h_u_cla32_and8176_y0 h_u_cla32_and8177_h_u_cla32_and8176_y0
1 1
.names h_u_cla32_and8175_y0 h_u_cla32_and8177_h_u_cla32_and8175_y0
1 1
.subckt and_gate _a=h_u_cla32_and8177_h_u_cla32_and8176_y0 _b=h_u_cla32_and8177_h_u_cla32_and8175_y0 _y0=h_u_cla32_and8177_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and8178_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and8178_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and8178_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and8178_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and8178_y0
.names h_u_cla32_and8178_y0 h_u_cla32_and8179_h_u_cla32_and8178_y0
1 1
.names h_u_cla32_and8177_y0 h_u_cla32_and8179_h_u_cla32_and8177_y0
1 1
.subckt and_gate _a=h_u_cla32_and8179_h_u_cla32_and8178_y0 _b=h_u_cla32_and8179_h_u_cla32_and8177_y0 _y0=h_u_cla32_and8179_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and8180_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and8180_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and8180_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and8180_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and8180_y0
.names h_u_cla32_and8180_y0 h_u_cla32_and8181_h_u_cla32_and8180_y0
1 1
.names h_u_cla32_and8179_y0 h_u_cla32_and8181_h_u_cla32_and8179_y0
1 1
.subckt and_gate _a=h_u_cla32_and8181_h_u_cla32_and8180_y0 _b=h_u_cla32_and8181_h_u_cla32_and8179_y0 _y0=h_u_cla32_and8181_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and8182_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and8182_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and8182_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and8182_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and8182_y0
.names h_u_cla32_and8182_y0 h_u_cla32_and8183_h_u_cla32_and8182_y0
1 1
.names h_u_cla32_and8181_y0 h_u_cla32_and8183_h_u_cla32_and8181_y0
1 1
.subckt and_gate _a=h_u_cla32_and8183_h_u_cla32_and8182_y0 _b=h_u_cla32_and8183_h_u_cla32_and8181_y0 _y0=h_u_cla32_and8183_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and8184_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and8184_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and8184_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and8184_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and8184_y0
.names h_u_cla32_and8184_y0 h_u_cla32_and8185_h_u_cla32_and8184_y0
1 1
.names h_u_cla32_and8183_y0 h_u_cla32_and8185_h_u_cla32_and8183_y0
1 1
.subckt and_gate _a=h_u_cla32_and8185_h_u_cla32_and8184_y0 _b=h_u_cla32_and8185_h_u_cla32_and8183_y0 _y0=h_u_cla32_and8185_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and8186_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and8186_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and8186_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and8186_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and8186_y0
.names h_u_cla32_and8186_y0 h_u_cla32_and8187_h_u_cla32_and8186_y0
1 1
.names h_u_cla32_and8185_y0 h_u_cla32_and8187_h_u_cla32_and8185_y0
1 1
.subckt and_gate _a=h_u_cla32_and8187_h_u_cla32_and8186_y0 _b=h_u_cla32_and8187_h_u_cla32_and8185_y0 _y0=h_u_cla32_and8187_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and8188_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and8188_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and8188_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and8188_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and8188_y0
.names h_u_cla32_and8188_y0 h_u_cla32_and8189_h_u_cla32_and8188_y0
1 1
.names h_u_cla32_and8187_y0 h_u_cla32_and8189_h_u_cla32_and8187_y0
1 1
.subckt and_gate _a=h_u_cla32_and8189_h_u_cla32_and8188_y0 _b=h_u_cla32_and8189_h_u_cla32_and8187_y0 _y0=h_u_cla32_and8189_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and8190_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and8190_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and8190_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and8190_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and8190_y0
.names h_u_cla32_and8190_y0 h_u_cla32_and8191_h_u_cla32_and8190_y0
1 1
.names h_u_cla32_and8189_y0 h_u_cla32_and8191_h_u_cla32_and8189_y0
1 1
.subckt and_gate _a=h_u_cla32_and8191_h_u_cla32_and8190_y0 _b=h_u_cla32_and8191_h_u_cla32_and8189_y0 _y0=h_u_cla32_and8191_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and8192_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and8192_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and8192_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and8192_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and8192_y0
.names h_u_cla32_and8192_y0 h_u_cla32_and8193_h_u_cla32_and8192_y0
1 1
.names h_u_cla32_and8191_y0 h_u_cla32_and8193_h_u_cla32_and8191_y0
1 1
.subckt and_gate _a=h_u_cla32_and8193_h_u_cla32_and8192_y0 _b=h_u_cla32_and8193_h_u_cla32_and8191_y0 _y0=h_u_cla32_and8193_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and8194_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and8194_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and8194_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and8194_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and8194_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and8195_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and8195_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and8195_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and8195_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and8195_y0
.names h_u_cla32_and8195_y0 h_u_cla32_and8196_h_u_cla32_and8195_y0
1 1
.names h_u_cla32_and8194_y0 h_u_cla32_and8196_h_u_cla32_and8194_y0
1 1
.subckt and_gate _a=h_u_cla32_and8196_h_u_cla32_and8195_y0 _b=h_u_cla32_and8196_h_u_cla32_and8194_y0 _y0=h_u_cla32_and8196_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and8197_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and8197_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and8197_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and8197_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and8197_y0
.names h_u_cla32_and8197_y0 h_u_cla32_and8198_h_u_cla32_and8197_y0
1 1
.names h_u_cla32_and8196_y0 h_u_cla32_and8198_h_u_cla32_and8196_y0
1 1
.subckt and_gate _a=h_u_cla32_and8198_h_u_cla32_and8197_y0 _b=h_u_cla32_and8198_h_u_cla32_and8196_y0 _y0=h_u_cla32_and8198_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and8199_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and8199_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and8199_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and8199_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and8199_y0
.names h_u_cla32_and8199_y0 h_u_cla32_and8200_h_u_cla32_and8199_y0
1 1
.names h_u_cla32_and8198_y0 h_u_cla32_and8200_h_u_cla32_and8198_y0
1 1
.subckt and_gate _a=h_u_cla32_and8200_h_u_cla32_and8199_y0 _b=h_u_cla32_and8200_h_u_cla32_and8198_y0 _y0=h_u_cla32_and8200_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and8201_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and8201_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and8201_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and8201_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and8201_y0
.names h_u_cla32_and8201_y0 h_u_cla32_and8202_h_u_cla32_and8201_y0
1 1
.names h_u_cla32_and8200_y0 h_u_cla32_and8202_h_u_cla32_and8200_y0
1 1
.subckt and_gate _a=h_u_cla32_and8202_h_u_cla32_and8201_y0 _b=h_u_cla32_and8202_h_u_cla32_and8200_y0 _y0=h_u_cla32_and8202_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and8203_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and8203_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and8203_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and8203_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and8203_y0
.names h_u_cla32_and8203_y0 h_u_cla32_and8204_h_u_cla32_and8203_y0
1 1
.names h_u_cla32_and8202_y0 h_u_cla32_and8204_h_u_cla32_and8202_y0
1 1
.subckt and_gate _a=h_u_cla32_and8204_h_u_cla32_and8203_y0 _b=h_u_cla32_and8204_h_u_cla32_and8202_y0 _y0=h_u_cla32_and8204_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and8205_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and8205_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and8205_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and8205_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and8205_y0
.names h_u_cla32_and8205_y0 h_u_cla32_and8206_h_u_cla32_and8205_y0
1 1
.names h_u_cla32_and8204_y0 h_u_cla32_and8206_h_u_cla32_and8204_y0
1 1
.subckt and_gate _a=h_u_cla32_and8206_h_u_cla32_and8205_y0 _b=h_u_cla32_and8206_h_u_cla32_and8204_y0 _y0=h_u_cla32_and8206_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and8207_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and8207_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and8207_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and8207_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and8207_y0
.names h_u_cla32_and8207_y0 h_u_cla32_and8208_h_u_cla32_and8207_y0
1 1
.names h_u_cla32_and8206_y0 h_u_cla32_and8208_h_u_cla32_and8206_y0
1 1
.subckt and_gate _a=h_u_cla32_and8208_h_u_cla32_and8207_y0 _b=h_u_cla32_and8208_h_u_cla32_and8206_y0 _y0=h_u_cla32_and8208_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and8209_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and8209_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and8209_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and8209_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and8209_y0
.names h_u_cla32_and8209_y0 h_u_cla32_and8210_h_u_cla32_and8209_y0
1 1
.names h_u_cla32_and8208_y0 h_u_cla32_and8210_h_u_cla32_and8208_y0
1 1
.subckt and_gate _a=h_u_cla32_and8210_h_u_cla32_and8209_y0 _b=h_u_cla32_and8210_h_u_cla32_and8208_y0 _y0=h_u_cla32_and8210_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and8211_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and8211_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and8211_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and8211_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and8211_y0
.names h_u_cla32_and8211_y0 h_u_cla32_and8212_h_u_cla32_and8211_y0
1 1
.names h_u_cla32_and8210_y0 h_u_cla32_and8212_h_u_cla32_and8210_y0
1 1
.subckt and_gate _a=h_u_cla32_and8212_h_u_cla32_and8211_y0 _b=h_u_cla32_and8212_h_u_cla32_and8210_y0 _y0=h_u_cla32_and8212_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and8213_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and8213_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and8213_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and8213_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and8213_y0
.names h_u_cla32_and8213_y0 h_u_cla32_and8214_h_u_cla32_and8213_y0
1 1
.names h_u_cla32_and8212_y0 h_u_cla32_and8214_h_u_cla32_and8212_y0
1 1
.subckt and_gate _a=h_u_cla32_and8214_h_u_cla32_and8213_y0 _b=h_u_cla32_and8214_h_u_cla32_and8212_y0 _y0=h_u_cla32_and8214_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and8215_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and8215_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and8215_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and8215_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and8215_y0
.names h_u_cla32_and8215_y0 h_u_cla32_and8216_h_u_cla32_and8215_y0
1 1
.names h_u_cla32_and8214_y0 h_u_cla32_and8216_h_u_cla32_and8214_y0
1 1
.subckt and_gate _a=h_u_cla32_and8216_h_u_cla32_and8215_y0 _b=h_u_cla32_and8216_h_u_cla32_and8214_y0 _y0=h_u_cla32_and8216_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and8217_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and8217_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and8217_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and8217_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and8217_y0
.names h_u_cla32_and8217_y0 h_u_cla32_and8218_h_u_cla32_and8217_y0
1 1
.names h_u_cla32_and8216_y0 h_u_cla32_and8218_h_u_cla32_and8216_y0
1 1
.subckt and_gate _a=h_u_cla32_and8218_h_u_cla32_and8217_y0 _b=h_u_cla32_and8218_h_u_cla32_and8216_y0 _y0=h_u_cla32_and8218_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and8219_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and8219_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and8219_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and8219_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and8219_y0
.names h_u_cla32_and8219_y0 h_u_cla32_and8220_h_u_cla32_and8219_y0
1 1
.names h_u_cla32_and8218_y0 h_u_cla32_and8220_h_u_cla32_and8218_y0
1 1
.subckt and_gate _a=h_u_cla32_and8220_h_u_cla32_and8219_y0 _b=h_u_cla32_and8220_h_u_cla32_and8218_y0 _y0=h_u_cla32_and8220_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and8221_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and8221_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and8221_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and8221_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and8221_y0
.names h_u_cla32_and8221_y0 h_u_cla32_and8222_h_u_cla32_and8221_y0
1 1
.names h_u_cla32_and8220_y0 h_u_cla32_and8222_h_u_cla32_and8220_y0
1 1
.subckt and_gate _a=h_u_cla32_and8222_h_u_cla32_and8221_y0 _b=h_u_cla32_and8222_h_u_cla32_and8220_y0 _y0=h_u_cla32_and8222_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and8223_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and8223_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and8223_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and8223_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and8223_y0
.names h_u_cla32_and8223_y0 h_u_cla32_and8224_h_u_cla32_and8223_y0
1 1
.names h_u_cla32_and8222_y0 h_u_cla32_and8224_h_u_cla32_and8222_y0
1 1
.subckt and_gate _a=h_u_cla32_and8224_h_u_cla32_and8223_y0 _b=h_u_cla32_and8224_h_u_cla32_and8222_y0 _y0=h_u_cla32_and8224_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and8225_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and8225_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and8225_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and8225_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and8225_y0
.names h_u_cla32_and8225_y0 h_u_cla32_and8226_h_u_cla32_and8225_y0
1 1
.names h_u_cla32_and8224_y0 h_u_cla32_and8226_h_u_cla32_and8224_y0
1 1
.subckt and_gate _a=h_u_cla32_and8226_h_u_cla32_and8225_y0 _b=h_u_cla32_and8226_h_u_cla32_and8224_y0 _y0=h_u_cla32_and8226_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and8227_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and8227_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and8227_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and8227_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and8227_y0
.names h_u_cla32_and8227_y0 h_u_cla32_and8228_h_u_cla32_and8227_y0
1 1
.names h_u_cla32_and8226_y0 h_u_cla32_and8228_h_u_cla32_and8226_y0
1 1
.subckt and_gate _a=h_u_cla32_and8228_h_u_cla32_and8227_y0 _b=h_u_cla32_and8228_h_u_cla32_and8226_y0 _y0=h_u_cla32_and8228_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and8229_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and8229_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and8229_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and8229_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and8229_y0
.names h_u_cla32_and8229_y0 h_u_cla32_and8230_h_u_cla32_and8229_y0
1 1
.names h_u_cla32_and8228_y0 h_u_cla32_and8230_h_u_cla32_and8228_y0
1 1
.subckt and_gate _a=h_u_cla32_and8230_h_u_cla32_and8229_y0 _b=h_u_cla32_and8230_h_u_cla32_and8228_y0 _y0=h_u_cla32_and8230_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and8231_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and8231_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and8231_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and8231_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and8231_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and8232_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and8232_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and8232_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and8232_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and8232_y0
.names h_u_cla32_and8232_y0 h_u_cla32_and8233_h_u_cla32_and8232_y0
1 1
.names h_u_cla32_and8231_y0 h_u_cla32_and8233_h_u_cla32_and8231_y0
1 1
.subckt and_gate _a=h_u_cla32_and8233_h_u_cla32_and8232_y0 _b=h_u_cla32_and8233_h_u_cla32_and8231_y0 _y0=h_u_cla32_and8233_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and8234_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and8234_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and8234_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and8234_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and8234_y0
.names h_u_cla32_and8234_y0 h_u_cla32_and8235_h_u_cla32_and8234_y0
1 1
.names h_u_cla32_and8233_y0 h_u_cla32_and8235_h_u_cla32_and8233_y0
1 1
.subckt and_gate _a=h_u_cla32_and8235_h_u_cla32_and8234_y0 _b=h_u_cla32_and8235_h_u_cla32_and8233_y0 _y0=h_u_cla32_and8235_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and8236_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and8236_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and8236_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and8236_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and8236_y0
.names h_u_cla32_and8236_y0 h_u_cla32_and8237_h_u_cla32_and8236_y0
1 1
.names h_u_cla32_and8235_y0 h_u_cla32_and8237_h_u_cla32_and8235_y0
1 1
.subckt and_gate _a=h_u_cla32_and8237_h_u_cla32_and8236_y0 _b=h_u_cla32_and8237_h_u_cla32_and8235_y0 _y0=h_u_cla32_and8237_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and8238_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and8238_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and8238_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and8238_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and8238_y0
.names h_u_cla32_and8238_y0 h_u_cla32_and8239_h_u_cla32_and8238_y0
1 1
.names h_u_cla32_and8237_y0 h_u_cla32_and8239_h_u_cla32_and8237_y0
1 1
.subckt and_gate _a=h_u_cla32_and8239_h_u_cla32_and8238_y0 _b=h_u_cla32_and8239_h_u_cla32_and8237_y0 _y0=h_u_cla32_and8239_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and8240_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and8240_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and8240_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and8240_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and8240_y0
.names h_u_cla32_and8240_y0 h_u_cla32_and8241_h_u_cla32_and8240_y0
1 1
.names h_u_cla32_and8239_y0 h_u_cla32_and8241_h_u_cla32_and8239_y0
1 1
.subckt and_gate _a=h_u_cla32_and8241_h_u_cla32_and8240_y0 _b=h_u_cla32_and8241_h_u_cla32_and8239_y0 _y0=h_u_cla32_and8241_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and8242_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and8242_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and8242_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and8242_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and8242_y0
.names h_u_cla32_and8242_y0 h_u_cla32_and8243_h_u_cla32_and8242_y0
1 1
.names h_u_cla32_and8241_y0 h_u_cla32_and8243_h_u_cla32_and8241_y0
1 1
.subckt and_gate _a=h_u_cla32_and8243_h_u_cla32_and8242_y0 _b=h_u_cla32_and8243_h_u_cla32_and8241_y0 _y0=h_u_cla32_and8243_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and8244_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and8244_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and8244_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and8244_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and8244_y0
.names h_u_cla32_and8244_y0 h_u_cla32_and8245_h_u_cla32_and8244_y0
1 1
.names h_u_cla32_and8243_y0 h_u_cla32_and8245_h_u_cla32_and8243_y0
1 1
.subckt and_gate _a=h_u_cla32_and8245_h_u_cla32_and8244_y0 _b=h_u_cla32_and8245_h_u_cla32_and8243_y0 _y0=h_u_cla32_and8245_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and8246_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and8246_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and8246_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and8246_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and8246_y0
.names h_u_cla32_and8246_y0 h_u_cla32_and8247_h_u_cla32_and8246_y0
1 1
.names h_u_cla32_and8245_y0 h_u_cla32_and8247_h_u_cla32_and8245_y0
1 1
.subckt and_gate _a=h_u_cla32_and8247_h_u_cla32_and8246_y0 _b=h_u_cla32_and8247_h_u_cla32_and8245_y0 _y0=h_u_cla32_and8247_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and8248_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and8248_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and8248_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and8248_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and8248_y0
.names h_u_cla32_and8248_y0 h_u_cla32_and8249_h_u_cla32_and8248_y0
1 1
.names h_u_cla32_and8247_y0 h_u_cla32_and8249_h_u_cla32_and8247_y0
1 1
.subckt and_gate _a=h_u_cla32_and8249_h_u_cla32_and8248_y0 _b=h_u_cla32_and8249_h_u_cla32_and8247_y0 _y0=h_u_cla32_and8249_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and8250_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and8250_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and8250_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and8250_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and8250_y0
.names h_u_cla32_and8250_y0 h_u_cla32_and8251_h_u_cla32_and8250_y0
1 1
.names h_u_cla32_and8249_y0 h_u_cla32_and8251_h_u_cla32_and8249_y0
1 1
.subckt and_gate _a=h_u_cla32_and8251_h_u_cla32_and8250_y0 _b=h_u_cla32_and8251_h_u_cla32_and8249_y0 _y0=h_u_cla32_and8251_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and8252_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and8252_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and8252_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and8252_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and8252_y0
.names h_u_cla32_and8252_y0 h_u_cla32_and8253_h_u_cla32_and8252_y0
1 1
.names h_u_cla32_and8251_y0 h_u_cla32_and8253_h_u_cla32_and8251_y0
1 1
.subckt and_gate _a=h_u_cla32_and8253_h_u_cla32_and8252_y0 _b=h_u_cla32_and8253_h_u_cla32_and8251_y0 _y0=h_u_cla32_and8253_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and8254_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and8254_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and8254_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and8254_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and8254_y0
.names h_u_cla32_and8254_y0 h_u_cla32_and8255_h_u_cla32_and8254_y0
1 1
.names h_u_cla32_and8253_y0 h_u_cla32_and8255_h_u_cla32_and8253_y0
1 1
.subckt and_gate _a=h_u_cla32_and8255_h_u_cla32_and8254_y0 _b=h_u_cla32_and8255_h_u_cla32_and8253_y0 _y0=h_u_cla32_and8255_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and8256_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and8256_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and8256_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and8256_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and8256_y0
.names h_u_cla32_and8256_y0 h_u_cla32_and8257_h_u_cla32_and8256_y0
1 1
.names h_u_cla32_and8255_y0 h_u_cla32_and8257_h_u_cla32_and8255_y0
1 1
.subckt and_gate _a=h_u_cla32_and8257_h_u_cla32_and8256_y0 _b=h_u_cla32_and8257_h_u_cla32_and8255_y0 _y0=h_u_cla32_and8257_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and8258_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and8258_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and8258_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and8258_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and8258_y0
.names h_u_cla32_and8258_y0 h_u_cla32_and8259_h_u_cla32_and8258_y0
1 1
.names h_u_cla32_and8257_y0 h_u_cla32_and8259_h_u_cla32_and8257_y0
1 1
.subckt and_gate _a=h_u_cla32_and8259_h_u_cla32_and8258_y0 _b=h_u_cla32_and8259_h_u_cla32_and8257_y0 _y0=h_u_cla32_and8259_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and8260_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and8260_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and8260_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and8260_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and8260_y0
.names h_u_cla32_and8260_y0 h_u_cla32_and8261_h_u_cla32_and8260_y0
1 1
.names h_u_cla32_and8259_y0 h_u_cla32_and8261_h_u_cla32_and8259_y0
1 1
.subckt and_gate _a=h_u_cla32_and8261_h_u_cla32_and8260_y0 _b=h_u_cla32_and8261_h_u_cla32_and8259_y0 _y0=h_u_cla32_and8261_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and8262_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and8262_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and8262_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and8262_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and8262_y0
.names h_u_cla32_and8262_y0 h_u_cla32_and8263_h_u_cla32_and8262_y0
1 1
.names h_u_cla32_and8261_y0 h_u_cla32_and8263_h_u_cla32_and8261_y0
1 1
.subckt and_gate _a=h_u_cla32_and8263_h_u_cla32_and8262_y0 _b=h_u_cla32_and8263_h_u_cla32_and8261_y0 _y0=h_u_cla32_and8263_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and8264_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and8264_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and8264_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and8264_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and8264_y0
.names h_u_cla32_and8264_y0 h_u_cla32_and8265_h_u_cla32_and8264_y0
1 1
.names h_u_cla32_and8263_y0 h_u_cla32_and8265_h_u_cla32_and8263_y0
1 1
.subckt and_gate _a=h_u_cla32_and8265_h_u_cla32_and8264_y0 _b=h_u_cla32_and8265_h_u_cla32_and8263_y0 _y0=h_u_cla32_and8265_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and8266_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and8266_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and8266_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and8266_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and8266_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and8267_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and8267_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and8267_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and8267_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and8267_y0
.names h_u_cla32_and8267_y0 h_u_cla32_and8268_h_u_cla32_and8267_y0
1 1
.names h_u_cla32_and8266_y0 h_u_cla32_and8268_h_u_cla32_and8266_y0
1 1
.subckt and_gate _a=h_u_cla32_and8268_h_u_cla32_and8267_y0 _b=h_u_cla32_and8268_h_u_cla32_and8266_y0 _y0=h_u_cla32_and8268_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and8269_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and8269_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and8269_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and8269_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and8269_y0
.names h_u_cla32_and8269_y0 h_u_cla32_and8270_h_u_cla32_and8269_y0
1 1
.names h_u_cla32_and8268_y0 h_u_cla32_and8270_h_u_cla32_and8268_y0
1 1
.subckt and_gate _a=h_u_cla32_and8270_h_u_cla32_and8269_y0 _b=h_u_cla32_and8270_h_u_cla32_and8268_y0 _y0=h_u_cla32_and8270_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and8271_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and8271_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and8271_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and8271_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and8271_y0
.names h_u_cla32_and8271_y0 h_u_cla32_and8272_h_u_cla32_and8271_y0
1 1
.names h_u_cla32_and8270_y0 h_u_cla32_and8272_h_u_cla32_and8270_y0
1 1
.subckt and_gate _a=h_u_cla32_and8272_h_u_cla32_and8271_y0 _b=h_u_cla32_and8272_h_u_cla32_and8270_y0 _y0=h_u_cla32_and8272_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and8273_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and8273_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and8273_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and8273_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and8273_y0
.names h_u_cla32_and8273_y0 h_u_cla32_and8274_h_u_cla32_and8273_y0
1 1
.names h_u_cla32_and8272_y0 h_u_cla32_and8274_h_u_cla32_and8272_y0
1 1
.subckt and_gate _a=h_u_cla32_and8274_h_u_cla32_and8273_y0 _b=h_u_cla32_and8274_h_u_cla32_and8272_y0 _y0=h_u_cla32_and8274_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and8275_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and8275_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and8275_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and8275_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and8275_y0
.names h_u_cla32_and8275_y0 h_u_cla32_and8276_h_u_cla32_and8275_y0
1 1
.names h_u_cla32_and8274_y0 h_u_cla32_and8276_h_u_cla32_and8274_y0
1 1
.subckt and_gate _a=h_u_cla32_and8276_h_u_cla32_and8275_y0 _b=h_u_cla32_and8276_h_u_cla32_and8274_y0 _y0=h_u_cla32_and8276_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and8277_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and8277_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and8277_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and8277_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and8277_y0
.names h_u_cla32_and8277_y0 h_u_cla32_and8278_h_u_cla32_and8277_y0
1 1
.names h_u_cla32_and8276_y0 h_u_cla32_and8278_h_u_cla32_and8276_y0
1 1
.subckt and_gate _a=h_u_cla32_and8278_h_u_cla32_and8277_y0 _b=h_u_cla32_and8278_h_u_cla32_and8276_y0 _y0=h_u_cla32_and8278_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and8279_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and8279_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and8279_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and8279_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and8279_y0
.names h_u_cla32_and8279_y0 h_u_cla32_and8280_h_u_cla32_and8279_y0
1 1
.names h_u_cla32_and8278_y0 h_u_cla32_and8280_h_u_cla32_and8278_y0
1 1
.subckt and_gate _a=h_u_cla32_and8280_h_u_cla32_and8279_y0 _b=h_u_cla32_and8280_h_u_cla32_and8278_y0 _y0=h_u_cla32_and8280_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and8281_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and8281_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and8281_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and8281_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and8281_y0
.names h_u_cla32_and8281_y0 h_u_cla32_and8282_h_u_cla32_and8281_y0
1 1
.names h_u_cla32_and8280_y0 h_u_cla32_and8282_h_u_cla32_and8280_y0
1 1
.subckt and_gate _a=h_u_cla32_and8282_h_u_cla32_and8281_y0 _b=h_u_cla32_and8282_h_u_cla32_and8280_y0 _y0=h_u_cla32_and8282_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and8283_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and8283_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and8283_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and8283_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and8283_y0
.names h_u_cla32_and8283_y0 h_u_cla32_and8284_h_u_cla32_and8283_y0
1 1
.names h_u_cla32_and8282_y0 h_u_cla32_and8284_h_u_cla32_and8282_y0
1 1
.subckt and_gate _a=h_u_cla32_and8284_h_u_cla32_and8283_y0 _b=h_u_cla32_and8284_h_u_cla32_and8282_y0 _y0=h_u_cla32_and8284_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and8285_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and8285_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and8285_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and8285_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and8285_y0
.names h_u_cla32_and8285_y0 h_u_cla32_and8286_h_u_cla32_and8285_y0
1 1
.names h_u_cla32_and8284_y0 h_u_cla32_and8286_h_u_cla32_and8284_y0
1 1
.subckt and_gate _a=h_u_cla32_and8286_h_u_cla32_and8285_y0 _b=h_u_cla32_and8286_h_u_cla32_and8284_y0 _y0=h_u_cla32_and8286_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and8287_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and8287_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and8287_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and8287_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and8287_y0
.names h_u_cla32_and8287_y0 h_u_cla32_and8288_h_u_cla32_and8287_y0
1 1
.names h_u_cla32_and8286_y0 h_u_cla32_and8288_h_u_cla32_and8286_y0
1 1
.subckt and_gate _a=h_u_cla32_and8288_h_u_cla32_and8287_y0 _b=h_u_cla32_and8288_h_u_cla32_and8286_y0 _y0=h_u_cla32_and8288_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and8289_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and8289_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and8289_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and8289_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and8289_y0
.names h_u_cla32_and8289_y0 h_u_cla32_and8290_h_u_cla32_and8289_y0
1 1
.names h_u_cla32_and8288_y0 h_u_cla32_and8290_h_u_cla32_and8288_y0
1 1
.subckt and_gate _a=h_u_cla32_and8290_h_u_cla32_and8289_y0 _b=h_u_cla32_and8290_h_u_cla32_and8288_y0 _y0=h_u_cla32_and8290_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and8291_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and8291_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and8291_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and8291_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and8291_y0
.names h_u_cla32_and8291_y0 h_u_cla32_and8292_h_u_cla32_and8291_y0
1 1
.names h_u_cla32_and8290_y0 h_u_cla32_and8292_h_u_cla32_and8290_y0
1 1
.subckt and_gate _a=h_u_cla32_and8292_h_u_cla32_and8291_y0 _b=h_u_cla32_and8292_h_u_cla32_and8290_y0 _y0=h_u_cla32_and8292_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and8293_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and8293_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and8293_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and8293_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and8293_y0
.names h_u_cla32_and8293_y0 h_u_cla32_and8294_h_u_cla32_and8293_y0
1 1
.names h_u_cla32_and8292_y0 h_u_cla32_and8294_h_u_cla32_and8292_y0
1 1
.subckt and_gate _a=h_u_cla32_and8294_h_u_cla32_and8293_y0 _b=h_u_cla32_and8294_h_u_cla32_and8292_y0 _y0=h_u_cla32_and8294_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and8295_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and8295_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and8295_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and8295_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and8295_y0
.names h_u_cla32_and8295_y0 h_u_cla32_and8296_h_u_cla32_and8295_y0
1 1
.names h_u_cla32_and8294_y0 h_u_cla32_and8296_h_u_cla32_and8294_y0
1 1
.subckt and_gate _a=h_u_cla32_and8296_h_u_cla32_and8295_y0 _b=h_u_cla32_and8296_h_u_cla32_and8294_y0 _y0=h_u_cla32_and8296_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and8297_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and8297_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and8297_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and8297_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and8297_y0
.names h_u_cla32_and8297_y0 h_u_cla32_and8298_h_u_cla32_and8297_y0
1 1
.names h_u_cla32_and8296_y0 h_u_cla32_and8298_h_u_cla32_and8296_y0
1 1
.subckt and_gate _a=h_u_cla32_and8298_h_u_cla32_and8297_y0 _b=h_u_cla32_and8298_h_u_cla32_and8296_y0 _y0=h_u_cla32_and8298_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and8299_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and8299_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and8299_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and8299_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and8299_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and8300_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and8300_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and8300_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and8300_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and8300_y0
.names h_u_cla32_and8300_y0 h_u_cla32_and8301_h_u_cla32_and8300_y0
1 1
.names h_u_cla32_and8299_y0 h_u_cla32_and8301_h_u_cla32_and8299_y0
1 1
.subckt and_gate _a=h_u_cla32_and8301_h_u_cla32_and8300_y0 _b=h_u_cla32_and8301_h_u_cla32_and8299_y0 _y0=h_u_cla32_and8301_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and8302_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and8302_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and8302_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and8302_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and8302_y0
.names h_u_cla32_and8302_y0 h_u_cla32_and8303_h_u_cla32_and8302_y0
1 1
.names h_u_cla32_and8301_y0 h_u_cla32_and8303_h_u_cla32_and8301_y0
1 1
.subckt and_gate _a=h_u_cla32_and8303_h_u_cla32_and8302_y0 _b=h_u_cla32_and8303_h_u_cla32_and8301_y0 _y0=h_u_cla32_and8303_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and8304_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and8304_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and8304_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and8304_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and8304_y0
.names h_u_cla32_and8304_y0 h_u_cla32_and8305_h_u_cla32_and8304_y0
1 1
.names h_u_cla32_and8303_y0 h_u_cla32_and8305_h_u_cla32_and8303_y0
1 1
.subckt and_gate _a=h_u_cla32_and8305_h_u_cla32_and8304_y0 _b=h_u_cla32_and8305_h_u_cla32_and8303_y0 _y0=h_u_cla32_and8305_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and8306_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and8306_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and8306_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and8306_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and8306_y0
.names h_u_cla32_and8306_y0 h_u_cla32_and8307_h_u_cla32_and8306_y0
1 1
.names h_u_cla32_and8305_y0 h_u_cla32_and8307_h_u_cla32_and8305_y0
1 1
.subckt and_gate _a=h_u_cla32_and8307_h_u_cla32_and8306_y0 _b=h_u_cla32_and8307_h_u_cla32_and8305_y0 _y0=h_u_cla32_and8307_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and8308_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and8308_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and8308_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and8308_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and8308_y0
.names h_u_cla32_and8308_y0 h_u_cla32_and8309_h_u_cla32_and8308_y0
1 1
.names h_u_cla32_and8307_y0 h_u_cla32_and8309_h_u_cla32_and8307_y0
1 1
.subckt and_gate _a=h_u_cla32_and8309_h_u_cla32_and8308_y0 _b=h_u_cla32_and8309_h_u_cla32_and8307_y0 _y0=h_u_cla32_and8309_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and8310_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and8310_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and8310_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and8310_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and8310_y0
.names h_u_cla32_and8310_y0 h_u_cla32_and8311_h_u_cla32_and8310_y0
1 1
.names h_u_cla32_and8309_y0 h_u_cla32_and8311_h_u_cla32_and8309_y0
1 1
.subckt and_gate _a=h_u_cla32_and8311_h_u_cla32_and8310_y0 _b=h_u_cla32_and8311_h_u_cla32_and8309_y0 _y0=h_u_cla32_and8311_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and8312_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and8312_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and8312_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and8312_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and8312_y0
.names h_u_cla32_and8312_y0 h_u_cla32_and8313_h_u_cla32_and8312_y0
1 1
.names h_u_cla32_and8311_y0 h_u_cla32_and8313_h_u_cla32_and8311_y0
1 1
.subckt and_gate _a=h_u_cla32_and8313_h_u_cla32_and8312_y0 _b=h_u_cla32_and8313_h_u_cla32_and8311_y0 _y0=h_u_cla32_and8313_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and8314_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and8314_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and8314_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and8314_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and8314_y0
.names h_u_cla32_and8314_y0 h_u_cla32_and8315_h_u_cla32_and8314_y0
1 1
.names h_u_cla32_and8313_y0 h_u_cla32_and8315_h_u_cla32_and8313_y0
1 1
.subckt and_gate _a=h_u_cla32_and8315_h_u_cla32_and8314_y0 _b=h_u_cla32_and8315_h_u_cla32_and8313_y0 _y0=h_u_cla32_and8315_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and8316_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and8316_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and8316_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and8316_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and8316_y0
.names h_u_cla32_and8316_y0 h_u_cla32_and8317_h_u_cla32_and8316_y0
1 1
.names h_u_cla32_and8315_y0 h_u_cla32_and8317_h_u_cla32_and8315_y0
1 1
.subckt and_gate _a=h_u_cla32_and8317_h_u_cla32_and8316_y0 _b=h_u_cla32_and8317_h_u_cla32_and8315_y0 _y0=h_u_cla32_and8317_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and8318_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and8318_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and8318_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and8318_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and8318_y0
.names h_u_cla32_and8318_y0 h_u_cla32_and8319_h_u_cla32_and8318_y0
1 1
.names h_u_cla32_and8317_y0 h_u_cla32_and8319_h_u_cla32_and8317_y0
1 1
.subckt and_gate _a=h_u_cla32_and8319_h_u_cla32_and8318_y0 _b=h_u_cla32_and8319_h_u_cla32_and8317_y0 _y0=h_u_cla32_and8319_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and8320_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and8320_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and8320_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and8320_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and8320_y0
.names h_u_cla32_and8320_y0 h_u_cla32_and8321_h_u_cla32_and8320_y0
1 1
.names h_u_cla32_and8319_y0 h_u_cla32_and8321_h_u_cla32_and8319_y0
1 1
.subckt and_gate _a=h_u_cla32_and8321_h_u_cla32_and8320_y0 _b=h_u_cla32_and8321_h_u_cla32_and8319_y0 _y0=h_u_cla32_and8321_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and8322_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and8322_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and8322_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and8322_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and8322_y0
.names h_u_cla32_and8322_y0 h_u_cla32_and8323_h_u_cla32_and8322_y0
1 1
.names h_u_cla32_and8321_y0 h_u_cla32_and8323_h_u_cla32_and8321_y0
1 1
.subckt and_gate _a=h_u_cla32_and8323_h_u_cla32_and8322_y0 _b=h_u_cla32_and8323_h_u_cla32_and8321_y0 _y0=h_u_cla32_and8323_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and8324_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and8324_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and8324_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and8324_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and8324_y0
.names h_u_cla32_and8324_y0 h_u_cla32_and8325_h_u_cla32_and8324_y0
1 1
.names h_u_cla32_and8323_y0 h_u_cla32_and8325_h_u_cla32_and8323_y0
1 1
.subckt and_gate _a=h_u_cla32_and8325_h_u_cla32_and8324_y0 _b=h_u_cla32_and8325_h_u_cla32_and8323_y0 _y0=h_u_cla32_and8325_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and8326_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and8326_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and8326_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and8326_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and8326_y0
.names h_u_cla32_and8326_y0 h_u_cla32_and8327_h_u_cla32_and8326_y0
1 1
.names h_u_cla32_and8325_y0 h_u_cla32_and8327_h_u_cla32_and8325_y0
1 1
.subckt and_gate _a=h_u_cla32_and8327_h_u_cla32_and8326_y0 _b=h_u_cla32_and8327_h_u_cla32_and8325_y0 _y0=h_u_cla32_and8327_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and8328_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and8328_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and8328_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and8328_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and8328_y0
.names h_u_cla32_and8328_y0 h_u_cla32_and8329_h_u_cla32_and8328_y0
1 1
.names h_u_cla32_and8327_y0 h_u_cla32_and8329_h_u_cla32_and8327_y0
1 1
.subckt and_gate _a=h_u_cla32_and8329_h_u_cla32_and8328_y0 _b=h_u_cla32_and8329_h_u_cla32_and8327_y0 _y0=h_u_cla32_and8329_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and8330_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and8330_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and8330_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and8330_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and8330_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and8331_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and8331_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and8331_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and8331_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and8331_y0
.names h_u_cla32_and8331_y0 h_u_cla32_and8332_h_u_cla32_and8331_y0
1 1
.names h_u_cla32_and8330_y0 h_u_cla32_and8332_h_u_cla32_and8330_y0
1 1
.subckt and_gate _a=h_u_cla32_and8332_h_u_cla32_and8331_y0 _b=h_u_cla32_and8332_h_u_cla32_and8330_y0 _y0=h_u_cla32_and8332_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and8333_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and8333_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and8333_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and8333_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and8333_y0
.names h_u_cla32_and8333_y0 h_u_cla32_and8334_h_u_cla32_and8333_y0
1 1
.names h_u_cla32_and8332_y0 h_u_cla32_and8334_h_u_cla32_and8332_y0
1 1
.subckt and_gate _a=h_u_cla32_and8334_h_u_cla32_and8333_y0 _b=h_u_cla32_and8334_h_u_cla32_and8332_y0 _y0=h_u_cla32_and8334_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and8335_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and8335_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and8335_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and8335_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and8335_y0
.names h_u_cla32_and8335_y0 h_u_cla32_and8336_h_u_cla32_and8335_y0
1 1
.names h_u_cla32_and8334_y0 h_u_cla32_and8336_h_u_cla32_and8334_y0
1 1
.subckt and_gate _a=h_u_cla32_and8336_h_u_cla32_and8335_y0 _b=h_u_cla32_and8336_h_u_cla32_and8334_y0 _y0=h_u_cla32_and8336_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and8337_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and8337_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and8337_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and8337_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and8337_y0
.names h_u_cla32_and8337_y0 h_u_cla32_and8338_h_u_cla32_and8337_y0
1 1
.names h_u_cla32_and8336_y0 h_u_cla32_and8338_h_u_cla32_and8336_y0
1 1
.subckt and_gate _a=h_u_cla32_and8338_h_u_cla32_and8337_y0 _b=h_u_cla32_and8338_h_u_cla32_and8336_y0 _y0=h_u_cla32_and8338_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and8339_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and8339_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and8339_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and8339_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and8339_y0
.names h_u_cla32_and8339_y0 h_u_cla32_and8340_h_u_cla32_and8339_y0
1 1
.names h_u_cla32_and8338_y0 h_u_cla32_and8340_h_u_cla32_and8338_y0
1 1
.subckt and_gate _a=h_u_cla32_and8340_h_u_cla32_and8339_y0 _b=h_u_cla32_and8340_h_u_cla32_and8338_y0 _y0=h_u_cla32_and8340_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and8341_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and8341_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and8341_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and8341_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and8341_y0
.names h_u_cla32_and8341_y0 h_u_cla32_and8342_h_u_cla32_and8341_y0
1 1
.names h_u_cla32_and8340_y0 h_u_cla32_and8342_h_u_cla32_and8340_y0
1 1
.subckt and_gate _a=h_u_cla32_and8342_h_u_cla32_and8341_y0 _b=h_u_cla32_and8342_h_u_cla32_and8340_y0 _y0=h_u_cla32_and8342_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and8343_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and8343_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and8343_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and8343_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and8343_y0
.names h_u_cla32_and8343_y0 h_u_cla32_and8344_h_u_cla32_and8343_y0
1 1
.names h_u_cla32_and8342_y0 h_u_cla32_and8344_h_u_cla32_and8342_y0
1 1
.subckt and_gate _a=h_u_cla32_and8344_h_u_cla32_and8343_y0 _b=h_u_cla32_and8344_h_u_cla32_and8342_y0 _y0=h_u_cla32_and8344_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and8345_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and8345_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and8345_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and8345_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and8345_y0
.names h_u_cla32_and8345_y0 h_u_cla32_and8346_h_u_cla32_and8345_y0
1 1
.names h_u_cla32_and8344_y0 h_u_cla32_and8346_h_u_cla32_and8344_y0
1 1
.subckt and_gate _a=h_u_cla32_and8346_h_u_cla32_and8345_y0 _b=h_u_cla32_and8346_h_u_cla32_and8344_y0 _y0=h_u_cla32_and8346_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and8347_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and8347_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and8347_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and8347_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and8347_y0
.names h_u_cla32_and8347_y0 h_u_cla32_and8348_h_u_cla32_and8347_y0
1 1
.names h_u_cla32_and8346_y0 h_u_cla32_and8348_h_u_cla32_and8346_y0
1 1
.subckt and_gate _a=h_u_cla32_and8348_h_u_cla32_and8347_y0 _b=h_u_cla32_and8348_h_u_cla32_and8346_y0 _y0=h_u_cla32_and8348_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and8349_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and8349_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and8349_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and8349_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and8349_y0
.names h_u_cla32_and8349_y0 h_u_cla32_and8350_h_u_cla32_and8349_y0
1 1
.names h_u_cla32_and8348_y0 h_u_cla32_and8350_h_u_cla32_and8348_y0
1 1
.subckt and_gate _a=h_u_cla32_and8350_h_u_cla32_and8349_y0 _b=h_u_cla32_and8350_h_u_cla32_and8348_y0 _y0=h_u_cla32_and8350_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and8351_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and8351_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and8351_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and8351_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and8351_y0
.names h_u_cla32_and8351_y0 h_u_cla32_and8352_h_u_cla32_and8351_y0
1 1
.names h_u_cla32_and8350_y0 h_u_cla32_and8352_h_u_cla32_and8350_y0
1 1
.subckt and_gate _a=h_u_cla32_and8352_h_u_cla32_and8351_y0 _b=h_u_cla32_and8352_h_u_cla32_and8350_y0 _y0=h_u_cla32_and8352_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and8353_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and8353_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and8353_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and8353_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and8353_y0
.names h_u_cla32_and8353_y0 h_u_cla32_and8354_h_u_cla32_and8353_y0
1 1
.names h_u_cla32_and8352_y0 h_u_cla32_and8354_h_u_cla32_and8352_y0
1 1
.subckt and_gate _a=h_u_cla32_and8354_h_u_cla32_and8353_y0 _b=h_u_cla32_and8354_h_u_cla32_and8352_y0 _y0=h_u_cla32_and8354_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and8355_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and8355_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and8355_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and8355_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and8355_y0
.names h_u_cla32_and8355_y0 h_u_cla32_and8356_h_u_cla32_and8355_y0
1 1
.names h_u_cla32_and8354_y0 h_u_cla32_and8356_h_u_cla32_and8354_y0
1 1
.subckt and_gate _a=h_u_cla32_and8356_h_u_cla32_and8355_y0 _b=h_u_cla32_and8356_h_u_cla32_and8354_y0 _y0=h_u_cla32_and8356_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and8357_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and8357_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and8357_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and8357_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and8357_y0
.names h_u_cla32_and8357_y0 h_u_cla32_and8358_h_u_cla32_and8357_y0
1 1
.names h_u_cla32_and8356_y0 h_u_cla32_and8358_h_u_cla32_and8356_y0
1 1
.subckt and_gate _a=h_u_cla32_and8358_h_u_cla32_and8357_y0 _b=h_u_cla32_and8358_h_u_cla32_and8356_y0 _y0=h_u_cla32_and8358_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and8359_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and8359_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and8359_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and8359_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and8359_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and8360_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and8360_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and8360_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and8360_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and8360_y0
.names h_u_cla32_and8360_y0 h_u_cla32_and8361_h_u_cla32_and8360_y0
1 1
.names h_u_cla32_and8359_y0 h_u_cla32_and8361_h_u_cla32_and8359_y0
1 1
.subckt and_gate _a=h_u_cla32_and8361_h_u_cla32_and8360_y0 _b=h_u_cla32_and8361_h_u_cla32_and8359_y0 _y0=h_u_cla32_and8361_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and8362_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and8362_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and8362_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and8362_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and8362_y0
.names h_u_cla32_and8362_y0 h_u_cla32_and8363_h_u_cla32_and8362_y0
1 1
.names h_u_cla32_and8361_y0 h_u_cla32_and8363_h_u_cla32_and8361_y0
1 1
.subckt and_gate _a=h_u_cla32_and8363_h_u_cla32_and8362_y0 _b=h_u_cla32_and8363_h_u_cla32_and8361_y0 _y0=h_u_cla32_and8363_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and8364_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and8364_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and8364_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and8364_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and8364_y0
.names h_u_cla32_and8364_y0 h_u_cla32_and8365_h_u_cla32_and8364_y0
1 1
.names h_u_cla32_and8363_y0 h_u_cla32_and8365_h_u_cla32_and8363_y0
1 1
.subckt and_gate _a=h_u_cla32_and8365_h_u_cla32_and8364_y0 _b=h_u_cla32_and8365_h_u_cla32_and8363_y0 _y0=h_u_cla32_and8365_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and8366_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and8366_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and8366_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and8366_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and8366_y0
.names h_u_cla32_and8366_y0 h_u_cla32_and8367_h_u_cla32_and8366_y0
1 1
.names h_u_cla32_and8365_y0 h_u_cla32_and8367_h_u_cla32_and8365_y0
1 1
.subckt and_gate _a=h_u_cla32_and8367_h_u_cla32_and8366_y0 _b=h_u_cla32_and8367_h_u_cla32_and8365_y0 _y0=h_u_cla32_and8367_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and8368_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and8368_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and8368_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and8368_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and8368_y0
.names h_u_cla32_and8368_y0 h_u_cla32_and8369_h_u_cla32_and8368_y0
1 1
.names h_u_cla32_and8367_y0 h_u_cla32_and8369_h_u_cla32_and8367_y0
1 1
.subckt and_gate _a=h_u_cla32_and8369_h_u_cla32_and8368_y0 _b=h_u_cla32_and8369_h_u_cla32_and8367_y0 _y0=h_u_cla32_and8369_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and8370_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and8370_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and8370_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and8370_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and8370_y0
.names h_u_cla32_and8370_y0 h_u_cla32_and8371_h_u_cla32_and8370_y0
1 1
.names h_u_cla32_and8369_y0 h_u_cla32_and8371_h_u_cla32_and8369_y0
1 1
.subckt and_gate _a=h_u_cla32_and8371_h_u_cla32_and8370_y0 _b=h_u_cla32_and8371_h_u_cla32_and8369_y0 _y0=h_u_cla32_and8371_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and8372_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and8372_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and8372_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and8372_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and8372_y0
.names h_u_cla32_and8372_y0 h_u_cla32_and8373_h_u_cla32_and8372_y0
1 1
.names h_u_cla32_and8371_y0 h_u_cla32_and8373_h_u_cla32_and8371_y0
1 1
.subckt and_gate _a=h_u_cla32_and8373_h_u_cla32_and8372_y0 _b=h_u_cla32_and8373_h_u_cla32_and8371_y0 _y0=h_u_cla32_and8373_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and8374_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and8374_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and8374_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and8374_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and8374_y0
.names h_u_cla32_and8374_y0 h_u_cla32_and8375_h_u_cla32_and8374_y0
1 1
.names h_u_cla32_and8373_y0 h_u_cla32_and8375_h_u_cla32_and8373_y0
1 1
.subckt and_gate _a=h_u_cla32_and8375_h_u_cla32_and8374_y0 _b=h_u_cla32_and8375_h_u_cla32_and8373_y0 _y0=h_u_cla32_and8375_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and8376_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and8376_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and8376_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and8376_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and8376_y0
.names h_u_cla32_and8376_y0 h_u_cla32_and8377_h_u_cla32_and8376_y0
1 1
.names h_u_cla32_and8375_y0 h_u_cla32_and8377_h_u_cla32_and8375_y0
1 1
.subckt and_gate _a=h_u_cla32_and8377_h_u_cla32_and8376_y0 _b=h_u_cla32_and8377_h_u_cla32_and8375_y0 _y0=h_u_cla32_and8377_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and8378_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and8378_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and8378_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and8378_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and8378_y0
.names h_u_cla32_and8378_y0 h_u_cla32_and8379_h_u_cla32_and8378_y0
1 1
.names h_u_cla32_and8377_y0 h_u_cla32_and8379_h_u_cla32_and8377_y0
1 1
.subckt and_gate _a=h_u_cla32_and8379_h_u_cla32_and8378_y0 _b=h_u_cla32_and8379_h_u_cla32_and8377_y0 _y0=h_u_cla32_and8379_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and8380_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and8380_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and8380_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and8380_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and8380_y0
.names h_u_cla32_and8380_y0 h_u_cla32_and8381_h_u_cla32_and8380_y0
1 1
.names h_u_cla32_and8379_y0 h_u_cla32_and8381_h_u_cla32_and8379_y0
1 1
.subckt and_gate _a=h_u_cla32_and8381_h_u_cla32_and8380_y0 _b=h_u_cla32_and8381_h_u_cla32_and8379_y0 _y0=h_u_cla32_and8381_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and8382_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and8382_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and8382_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and8382_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and8382_y0
.names h_u_cla32_and8382_y0 h_u_cla32_and8383_h_u_cla32_and8382_y0
1 1
.names h_u_cla32_and8381_y0 h_u_cla32_and8383_h_u_cla32_and8381_y0
1 1
.subckt and_gate _a=h_u_cla32_and8383_h_u_cla32_and8382_y0 _b=h_u_cla32_and8383_h_u_cla32_and8381_y0 _y0=h_u_cla32_and8383_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and8384_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and8384_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and8384_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and8384_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and8384_y0
.names h_u_cla32_and8384_y0 h_u_cla32_and8385_h_u_cla32_and8384_y0
1 1
.names h_u_cla32_and8383_y0 h_u_cla32_and8385_h_u_cla32_and8383_y0
1 1
.subckt and_gate _a=h_u_cla32_and8385_h_u_cla32_and8384_y0 _b=h_u_cla32_and8385_h_u_cla32_and8383_y0 _y0=h_u_cla32_and8385_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and8386_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and8386_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and8386_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and8386_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and8386_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and8387_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and8387_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and8387_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and8387_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and8387_y0
.names h_u_cla32_and8387_y0 h_u_cla32_and8388_h_u_cla32_and8387_y0
1 1
.names h_u_cla32_and8386_y0 h_u_cla32_and8388_h_u_cla32_and8386_y0
1 1
.subckt and_gate _a=h_u_cla32_and8388_h_u_cla32_and8387_y0 _b=h_u_cla32_and8388_h_u_cla32_and8386_y0 _y0=h_u_cla32_and8388_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and8389_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and8389_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and8389_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and8389_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and8389_y0
.names h_u_cla32_and8389_y0 h_u_cla32_and8390_h_u_cla32_and8389_y0
1 1
.names h_u_cla32_and8388_y0 h_u_cla32_and8390_h_u_cla32_and8388_y0
1 1
.subckt and_gate _a=h_u_cla32_and8390_h_u_cla32_and8389_y0 _b=h_u_cla32_and8390_h_u_cla32_and8388_y0 _y0=h_u_cla32_and8390_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and8391_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and8391_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and8391_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and8391_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and8391_y0
.names h_u_cla32_and8391_y0 h_u_cla32_and8392_h_u_cla32_and8391_y0
1 1
.names h_u_cla32_and8390_y0 h_u_cla32_and8392_h_u_cla32_and8390_y0
1 1
.subckt and_gate _a=h_u_cla32_and8392_h_u_cla32_and8391_y0 _b=h_u_cla32_and8392_h_u_cla32_and8390_y0 _y0=h_u_cla32_and8392_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and8393_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and8393_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and8393_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and8393_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and8393_y0
.names h_u_cla32_and8393_y0 h_u_cla32_and8394_h_u_cla32_and8393_y0
1 1
.names h_u_cla32_and8392_y0 h_u_cla32_and8394_h_u_cla32_and8392_y0
1 1
.subckt and_gate _a=h_u_cla32_and8394_h_u_cla32_and8393_y0 _b=h_u_cla32_and8394_h_u_cla32_and8392_y0 _y0=h_u_cla32_and8394_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and8395_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and8395_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and8395_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and8395_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and8395_y0
.names h_u_cla32_and8395_y0 h_u_cla32_and8396_h_u_cla32_and8395_y0
1 1
.names h_u_cla32_and8394_y0 h_u_cla32_and8396_h_u_cla32_and8394_y0
1 1
.subckt and_gate _a=h_u_cla32_and8396_h_u_cla32_and8395_y0 _b=h_u_cla32_and8396_h_u_cla32_and8394_y0 _y0=h_u_cla32_and8396_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and8397_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and8397_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and8397_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and8397_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and8397_y0
.names h_u_cla32_and8397_y0 h_u_cla32_and8398_h_u_cla32_and8397_y0
1 1
.names h_u_cla32_and8396_y0 h_u_cla32_and8398_h_u_cla32_and8396_y0
1 1
.subckt and_gate _a=h_u_cla32_and8398_h_u_cla32_and8397_y0 _b=h_u_cla32_and8398_h_u_cla32_and8396_y0 _y0=h_u_cla32_and8398_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and8399_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and8399_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and8399_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and8399_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and8399_y0
.names h_u_cla32_and8399_y0 h_u_cla32_and8400_h_u_cla32_and8399_y0
1 1
.names h_u_cla32_and8398_y0 h_u_cla32_and8400_h_u_cla32_and8398_y0
1 1
.subckt and_gate _a=h_u_cla32_and8400_h_u_cla32_and8399_y0 _b=h_u_cla32_and8400_h_u_cla32_and8398_y0 _y0=h_u_cla32_and8400_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and8401_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and8401_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and8401_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and8401_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and8401_y0
.names h_u_cla32_and8401_y0 h_u_cla32_and8402_h_u_cla32_and8401_y0
1 1
.names h_u_cla32_and8400_y0 h_u_cla32_and8402_h_u_cla32_and8400_y0
1 1
.subckt and_gate _a=h_u_cla32_and8402_h_u_cla32_and8401_y0 _b=h_u_cla32_and8402_h_u_cla32_and8400_y0 _y0=h_u_cla32_and8402_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and8403_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and8403_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and8403_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and8403_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and8403_y0
.names h_u_cla32_and8403_y0 h_u_cla32_and8404_h_u_cla32_and8403_y0
1 1
.names h_u_cla32_and8402_y0 h_u_cla32_and8404_h_u_cla32_and8402_y0
1 1
.subckt and_gate _a=h_u_cla32_and8404_h_u_cla32_and8403_y0 _b=h_u_cla32_and8404_h_u_cla32_and8402_y0 _y0=h_u_cla32_and8404_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and8405_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and8405_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and8405_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and8405_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and8405_y0
.names h_u_cla32_and8405_y0 h_u_cla32_and8406_h_u_cla32_and8405_y0
1 1
.names h_u_cla32_and8404_y0 h_u_cla32_and8406_h_u_cla32_and8404_y0
1 1
.subckt and_gate _a=h_u_cla32_and8406_h_u_cla32_and8405_y0 _b=h_u_cla32_and8406_h_u_cla32_and8404_y0 _y0=h_u_cla32_and8406_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and8407_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and8407_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and8407_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and8407_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and8407_y0
.names h_u_cla32_and8407_y0 h_u_cla32_and8408_h_u_cla32_and8407_y0
1 1
.names h_u_cla32_and8406_y0 h_u_cla32_and8408_h_u_cla32_and8406_y0
1 1
.subckt and_gate _a=h_u_cla32_and8408_h_u_cla32_and8407_y0 _b=h_u_cla32_and8408_h_u_cla32_and8406_y0 _y0=h_u_cla32_and8408_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and8409_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and8409_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and8409_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and8409_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and8409_y0
.names h_u_cla32_and8409_y0 h_u_cla32_and8410_h_u_cla32_and8409_y0
1 1
.names h_u_cla32_and8408_y0 h_u_cla32_and8410_h_u_cla32_and8408_y0
1 1
.subckt and_gate _a=h_u_cla32_and8410_h_u_cla32_and8409_y0 _b=h_u_cla32_and8410_h_u_cla32_and8408_y0 _y0=h_u_cla32_and8410_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and8411_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and8411_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and8411_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and8411_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and8411_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and8412_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and8412_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and8412_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and8412_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and8412_y0
.names h_u_cla32_and8412_y0 h_u_cla32_and8413_h_u_cla32_and8412_y0
1 1
.names h_u_cla32_and8411_y0 h_u_cla32_and8413_h_u_cla32_and8411_y0
1 1
.subckt and_gate _a=h_u_cla32_and8413_h_u_cla32_and8412_y0 _b=h_u_cla32_and8413_h_u_cla32_and8411_y0 _y0=h_u_cla32_and8413_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and8414_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and8414_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and8414_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and8414_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and8414_y0
.names h_u_cla32_and8414_y0 h_u_cla32_and8415_h_u_cla32_and8414_y0
1 1
.names h_u_cla32_and8413_y0 h_u_cla32_and8415_h_u_cla32_and8413_y0
1 1
.subckt and_gate _a=h_u_cla32_and8415_h_u_cla32_and8414_y0 _b=h_u_cla32_and8415_h_u_cla32_and8413_y0 _y0=h_u_cla32_and8415_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and8416_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and8416_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and8416_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and8416_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and8416_y0
.names h_u_cla32_and8416_y0 h_u_cla32_and8417_h_u_cla32_and8416_y0
1 1
.names h_u_cla32_and8415_y0 h_u_cla32_and8417_h_u_cla32_and8415_y0
1 1
.subckt and_gate _a=h_u_cla32_and8417_h_u_cla32_and8416_y0 _b=h_u_cla32_and8417_h_u_cla32_and8415_y0 _y0=h_u_cla32_and8417_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and8418_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and8418_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and8418_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and8418_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and8418_y0
.names h_u_cla32_and8418_y0 h_u_cla32_and8419_h_u_cla32_and8418_y0
1 1
.names h_u_cla32_and8417_y0 h_u_cla32_and8419_h_u_cla32_and8417_y0
1 1
.subckt and_gate _a=h_u_cla32_and8419_h_u_cla32_and8418_y0 _b=h_u_cla32_and8419_h_u_cla32_and8417_y0 _y0=h_u_cla32_and8419_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and8420_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and8420_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and8420_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and8420_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and8420_y0
.names h_u_cla32_and8420_y0 h_u_cla32_and8421_h_u_cla32_and8420_y0
1 1
.names h_u_cla32_and8419_y0 h_u_cla32_and8421_h_u_cla32_and8419_y0
1 1
.subckt and_gate _a=h_u_cla32_and8421_h_u_cla32_and8420_y0 _b=h_u_cla32_and8421_h_u_cla32_and8419_y0 _y0=h_u_cla32_and8421_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and8422_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and8422_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and8422_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and8422_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and8422_y0
.names h_u_cla32_and8422_y0 h_u_cla32_and8423_h_u_cla32_and8422_y0
1 1
.names h_u_cla32_and8421_y0 h_u_cla32_and8423_h_u_cla32_and8421_y0
1 1
.subckt and_gate _a=h_u_cla32_and8423_h_u_cla32_and8422_y0 _b=h_u_cla32_and8423_h_u_cla32_and8421_y0 _y0=h_u_cla32_and8423_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and8424_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and8424_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and8424_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and8424_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and8424_y0
.names h_u_cla32_and8424_y0 h_u_cla32_and8425_h_u_cla32_and8424_y0
1 1
.names h_u_cla32_and8423_y0 h_u_cla32_and8425_h_u_cla32_and8423_y0
1 1
.subckt and_gate _a=h_u_cla32_and8425_h_u_cla32_and8424_y0 _b=h_u_cla32_and8425_h_u_cla32_and8423_y0 _y0=h_u_cla32_and8425_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and8426_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and8426_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and8426_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and8426_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and8426_y0
.names h_u_cla32_and8426_y0 h_u_cla32_and8427_h_u_cla32_and8426_y0
1 1
.names h_u_cla32_and8425_y0 h_u_cla32_and8427_h_u_cla32_and8425_y0
1 1
.subckt and_gate _a=h_u_cla32_and8427_h_u_cla32_and8426_y0 _b=h_u_cla32_and8427_h_u_cla32_and8425_y0 _y0=h_u_cla32_and8427_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and8428_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and8428_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and8428_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and8428_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and8428_y0
.names h_u_cla32_and8428_y0 h_u_cla32_and8429_h_u_cla32_and8428_y0
1 1
.names h_u_cla32_and8427_y0 h_u_cla32_and8429_h_u_cla32_and8427_y0
1 1
.subckt and_gate _a=h_u_cla32_and8429_h_u_cla32_and8428_y0 _b=h_u_cla32_and8429_h_u_cla32_and8427_y0 _y0=h_u_cla32_and8429_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and8430_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and8430_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and8430_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and8430_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and8430_y0
.names h_u_cla32_and8430_y0 h_u_cla32_and8431_h_u_cla32_and8430_y0
1 1
.names h_u_cla32_and8429_y0 h_u_cla32_and8431_h_u_cla32_and8429_y0
1 1
.subckt and_gate _a=h_u_cla32_and8431_h_u_cla32_and8430_y0 _b=h_u_cla32_and8431_h_u_cla32_and8429_y0 _y0=h_u_cla32_and8431_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and8432_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and8432_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and8432_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and8432_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and8432_y0
.names h_u_cla32_and8432_y0 h_u_cla32_and8433_h_u_cla32_and8432_y0
1 1
.names h_u_cla32_and8431_y0 h_u_cla32_and8433_h_u_cla32_and8431_y0
1 1
.subckt and_gate _a=h_u_cla32_and8433_h_u_cla32_and8432_y0 _b=h_u_cla32_and8433_h_u_cla32_and8431_y0 _y0=h_u_cla32_and8433_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and8434_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and8434_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and8434_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and8434_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and8434_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and8435_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and8435_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and8435_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and8435_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and8435_y0
.names h_u_cla32_and8435_y0 h_u_cla32_and8436_h_u_cla32_and8435_y0
1 1
.names h_u_cla32_and8434_y0 h_u_cla32_and8436_h_u_cla32_and8434_y0
1 1
.subckt and_gate _a=h_u_cla32_and8436_h_u_cla32_and8435_y0 _b=h_u_cla32_and8436_h_u_cla32_and8434_y0 _y0=h_u_cla32_and8436_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and8437_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and8437_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and8437_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and8437_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and8437_y0
.names h_u_cla32_and8437_y0 h_u_cla32_and8438_h_u_cla32_and8437_y0
1 1
.names h_u_cla32_and8436_y0 h_u_cla32_and8438_h_u_cla32_and8436_y0
1 1
.subckt and_gate _a=h_u_cla32_and8438_h_u_cla32_and8437_y0 _b=h_u_cla32_and8438_h_u_cla32_and8436_y0 _y0=h_u_cla32_and8438_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and8439_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and8439_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and8439_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and8439_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and8439_y0
.names h_u_cla32_and8439_y0 h_u_cla32_and8440_h_u_cla32_and8439_y0
1 1
.names h_u_cla32_and8438_y0 h_u_cla32_and8440_h_u_cla32_and8438_y0
1 1
.subckt and_gate _a=h_u_cla32_and8440_h_u_cla32_and8439_y0 _b=h_u_cla32_and8440_h_u_cla32_and8438_y0 _y0=h_u_cla32_and8440_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and8441_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and8441_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and8441_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and8441_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and8441_y0
.names h_u_cla32_and8441_y0 h_u_cla32_and8442_h_u_cla32_and8441_y0
1 1
.names h_u_cla32_and8440_y0 h_u_cla32_and8442_h_u_cla32_and8440_y0
1 1
.subckt and_gate _a=h_u_cla32_and8442_h_u_cla32_and8441_y0 _b=h_u_cla32_and8442_h_u_cla32_and8440_y0 _y0=h_u_cla32_and8442_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and8443_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and8443_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and8443_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and8443_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and8443_y0
.names h_u_cla32_and8443_y0 h_u_cla32_and8444_h_u_cla32_and8443_y0
1 1
.names h_u_cla32_and8442_y0 h_u_cla32_and8444_h_u_cla32_and8442_y0
1 1
.subckt and_gate _a=h_u_cla32_and8444_h_u_cla32_and8443_y0 _b=h_u_cla32_and8444_h_u_cla32_and8442_y0 _y0=h_u_cla32_and8444_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and8445_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and8445_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and8445_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and8445_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and8445_y0
.names h_u_cla32_and8445_y0 h_u_cla32_and8446_h_u_cla32_and8445_y0
1 1
.names h_u_cla32_and8444_y0 h_u_cla32_and8446_h_u_cla32_and8444_y0
1 1
.subckt and_gate _a=h_u_cla32_and8446_h_u_cla32_and8445_y0 _b=h_u_cla32_and8446_h_u_cla32_and8444_y0 _y0=h_u_cla32_and8446_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and8447_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and8447_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and8447_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and8447_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and8447_y0
.names h_u_cla32_and8447_y0 h_u_cla32_and8448_h_u_cla32_and8447_y0
1 1
.names h_u_cla32_and8446_y0 h_u_cla32_and8448_h_u_cla32_and8446_y0
1 1
.subckt and_gate _a=h_u_cla32_and8448_h_u_cla32_and8447_y0 _b=h_u_cla32_and8448_h_u_cla32_and8446_y0 _y0=h_u_cla32_and8448_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and8449_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and8449_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and8449_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and8449_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and8449_y0
.names h_u_cla32_and8449_y0 h_u_cla32_and8450_h_u_cla32_and8449_y0
1 1
.names h_u_cla32_and8448_y0 h_u_cla32_and8450_h_u_cla32_and8448_y0
1 1
.subckt and_gate _a=h_u_cla32_and8450_h_u_cla32_and8449_y0 _b=h_u_cla32_and8450_h_u_cla32_and8448_y0 _y0=h_u_cla32_and8450_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and8451_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and8451_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and8451_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and8451_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and8451_y0
.names h_u_cla32_and8451_y0 h_u_cla32_and8452_h_u_cla32_and8451_y0
1 1
.names h_u_cla32_and8450_y0 h_u_cla32_and8452_h_u_cla32_and8450_y0
1 1
.subckt and_gate _a=h_u_cla32_and8452_h_u_cla32_and8451_y0 _b=h_u_cla32_and8452_h_u_cla32_and8450_y0 _y0=h_u_cla32_and8452_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and8453_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and8453_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and8453_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and8453_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and8453_y0
.names h_u_cla32_and8453_y0 h_u_cla32_and8454_h_u_cla32_and8453_y0
1 1
.names h_u_cla32_and8452_y0 h_u_cla32_and8454_h_u_cla32_and8452_y0
1 1
.subckt and_gate _a=h_u_cla32_and8454_h_u_cla32_and8453_y0 _b=h_u_cla32_and8454_h_u_cla32_and8452_y0 _y0=h_u_cla32_and8454_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and8455_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and8455_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and8455_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and8455_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and8455_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and8456_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and8456_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and8456_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and8456_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and8456_y0
.names h_u_cla32_and8456_y0 h_u_cla32_and8457_h_u_cla32_and8456_y0
1 1
.names h_u_cla32_and8455_y0 h_u_cla32_and8457_h_u_cla32_and8455_y0
1 1
.subckt and_gate _a=h_u_cla32_and8457_h_u_cla32_and8456_y0 _b=h_u_cla32_and8457_h_u_cla32_and8455_y0 _y0=h_u_cla32_and8457_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and8458_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and8458_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and8458_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and8458_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and8458_y0
.names h_u_cla32_and8458_y0 h_u_cla32_and8459_h_u_cla32_and8458_y0
1 1
.names h_u_cla32_and8457_y0 h_u_cla32_and8459_h_u_cla32_and8457_y0
1 1
.subckt and_gate _a=h_u_cla32_and8459_h_u_cla32_and8458_y0 _b=h_u_cla32_and8459_h_u_cla32_and8457_y0 _y0=h_u_cla32_and8459_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and8460_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and8460_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and8460_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and8460_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and8460_y0
.names h_u_cla32_and8460_y0 h_u_cla32_and8461_h_u_cla32_and8460_y0
1 1
.names h_u_cla32_and8459_y0 h_u_cla32_and8461_h_u_cla32_and8459_y0
1 1
.subckt and_gate _a=h_u_cla32_and8461_h_u_cla32_and8460_y0 _b=h_u_cla32_and8461_h_u_cla32_and8459_y0 _y0=h_u_cla32_and8461_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and8462_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and8462_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and8462_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and8462_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and8462_y0
.names h_u_cla32_and8462_y0 h_u_cla32_and8463_h_u_cla32_and8462_y0
1 1
.names h_u_cla32_and8461_y0 h_u_cla32_and8463_h_u_cla32_and8461_y0
1 1
.subckt and_gate _a=h_u_cla32_and8463_h_u_cla32_and8462_y0 _b=h_u_cla32_and8463_h_u_cla32_and8461_y0 _y0=h_u_cla32_and8463_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and8464_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and8464_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and8464_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and8464_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and8464_y0
.names h_u_cla32_and8464_y0 h_u_cla32_and8465_h_u_cla32_and8464_y0
1 1
.names h_u_cla32_and8463_y0 h_u_cla32_and8465_h_u_cla32_and8463_y0
1 1
.subckt and_gate _a=h_u_cla32_and8465_h_u_cla32_and8464_y0 _b=h_u_cla32_and8465_h_u_cla32_and8463_y0 _y0=h_u_cla32_and8465_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and8466_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and8466_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and8466_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and8466_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and8466_y0
.names h_u_cla32_and8466_y0 h_u_cla32_and8467_h_u_cla32_and8466_y0
1 1
.names h_u_cla32_and8465_y0 h_u_cla32_and8467_h_u_cla32_and8465_y0
1 1
.subckt and_gate _a=h_u_cla32_and8467_h_u_cla32_and8466_y0 _b=h_u_cla32_and8467_h_u_cla32_and8465_y0 _y0=h_u_cla32_and8467_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and8468_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and8468_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and8468_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and8468_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and8468_y0
.names h_u_cla32_and8468_y0 h_u_cla32_and8469_h_u_cla32_and8468_y0
1 1
.names h_u_cla32_and8467_y0 h_u_cla32_and8469_h_u_cla32_and8467_y0
1 1
.subckt and_gate _a=h_u_cla32_and8469_h_u_cla32_and8468_y0 _b=h_u_cla32_and8469_h_u_cla32_and8467_y0 _y0=h_u_cla32_and8469_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and8470_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and8470_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and8470_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and8470_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and8470_y0
.names h_u_cla32_and8470_y0 h_u_cla32_and8471_h_u_cla32_and8470_y0
1 1
.names h_u_cla32_and8469_y0 h_u_cla32_and8471_h_u_cla32_and8469_y0
1 1
.subckt and_gate _a=h_u_cla32_and8471_h_u_cla32_and8470_y0 _b=h_u_cla32_and8471_h_u_cla32_and8469_y0 _y0=h_u_cla32_and8471_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and8472_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and8472_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and8472_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and8472_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and8472_y0
.names h_u_cla32_and8472_y0 h_u_cla32_and8473_h_u_cla32_and8472_y0
1 1
.names h_u_cla32_and8471_y0 h_u_cla32_and8473_h_u_cla32_and8471_y0
1 1
.subckt and_gate _a=h_u_cla32_and8473_h_u_cla32_and8472_y0 _b=h_u_cla32_and8473_h_u_cla32_and8471_y0 _y0=h_u_cla32_and8473_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and8474_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and8474_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and8474_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and8474_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and8474_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and8475_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and8475_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and8475_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and8475_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and8475_y0
.names h_u_cla32_and8475_y0 h_u_cla32_and8476_h_u_cla32_and8475_y0
1 1
.names h_u_cla32_and8474_y0 h_u_cla32_and8476_h_u_cla32_and8474_y0
1 1
.subckt and_gate _a=h_u_cla32_and8476_h_u_cla32_and8475_y0 _b=h_u_cla32_and8476_h_u_cla32_and8474_y0 _y0=h_u_cla32_and8476_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and8477_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and8477_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and8477_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and8477_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and8477_y0
.names h_u_cla32_and8477_y0 h_u_cla32_and8478_h_u_cla32_and8477_y0
1 1
.names h_u_cla32_and8476_y0 h_u_cla32_and8478_h_u_cla32_and8476_y0
1 1
.subckt and_gate _a=h_u_cla32_and8478_h_u_cla32_and8477_y0 _b=h_u_cla32_and8478_h_u_cla32_and8476_y0 _y0=h_u_cla32_and8478_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and8479_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and8479_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and8479_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and8479_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and8479_y0
.names h_u_cla32_and8479_y0 h_u_cla32_and8480_h_u_cla32_and8479_y0
1 1
.names h_u_cla32_and8478_y0 h_u_cla32_and8480_h_u_cla32_and8478_y0
1 1
.subckt and_gate _a=h_u_cla32_and8480_h_u_cla32_and8479_y0 _b=h_u_cla32_and8480_h_u_cla32_and8478_y0 _y0=h_u_cla32_and8480_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and8481_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and8481_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and8481_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and8481_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and8481_y0
.names h_u_cla32_and8481_y0 h_u_cla32_and8482_h_u_cla32_and8481_y0
1 1
.names h_u_cla32_and8480_y0 h_u_cla32_and8482_h_u_cla32_and8480_y0
1 1
.subckt and_gate _a=h_u_cla32_and8482_h_u_cla32_and8481_y0 _b=h_u_cla32_and8482_h_u_cla32_and8480_y0 _y0=h_u_cla32_and8482_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and8483_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and8483_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and8483_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and8483_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and8483_y0
.names h_u_cla32_and8483_y0 h_u_cla32_and8484_h_u_cla32_and8483_y0
1 1
.names h_u_cla32_and8482_y0 h_u_cla32_and8484_h_u_cla32_and8482_y0
1 1
.subckt and_gate _a=h_u_cla32_and8484_h_u_cla32_and8483_y0 _b=h_u_cla32_and8484_h_u_cla32_and8482_y0 _y0=h_u_cla32_and8484_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and8485_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and8485_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and8485_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and8485_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and8485_y0
.names h_u_cla32_and8485_y0 h_u_cla32_and8486_h_u_cla32_and8485_y0
1 1
.names h_u_cla32_and8484_y0 h_u_cla32_and8486_h_u_cla32_and8484_y0
1 1
.subckt and_gate _a=h_u_cla32_and8486_h_u_cla32_and8485_y0 _b=h_u_cla32_and8486_h_u_cla32_and8484_y0 _y0=h_u_cla32_and8486_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and8487_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and8487_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and8487_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and8487_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and8487_y0
.names h_u_cla32_and8487_y0 h_u_cla32_and8488_h_u_cla32_and8487_y0
1 1
.names h_u_cla32_and8486_y0 h_u_cla32_and8488_h_u_cla32_and8486_y0
1 1
.subckt and_gate _a=h_u_cla32_and8488_h_u_cla32_and8487_y0 _b=h_u_cla32_and8488_h_u_cla32_and8486_y0 _y0=h_u_cla32_and8488_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and8489_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and8489_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and8489_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and8489_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and8489_y0
.names h_u_cla32_and8489_y0 h_u_cla32_and8490_h_u_cla32_and8489_y0
1 1
.names h_u_cla32_and8488_y0 h_u_cla32_and8490_h_u_cla32_and8488_y0
1 1
.subckt and_gate _a=h_u_cla32_and8490_h_u_cla32_and8489_y0 _b=h_u_cla32_and8490_h_u_cla32_and8488_y0 _y0=h_u_cla32_and8490_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and8491_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and8491_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and8491_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and8491_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and8491_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and8492_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and8492_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and8492_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and8492_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and8492_y0
.names h_u_cla32_and8492_y0 h_u_cla32_and8493_h_u_cla32_and8492_y0
1 1
.names h_u_cla32_and8491_y0 h_u_cla32_and8493_h_u_cla32_and8491_y0
1 1
.subckt and_gate _a=h_u_cla32_and8493_h_u_cla32_and8492_y0 _b=h_u_cla32_and8493_h_u_cla32_and8491_y0 _y0=h_u_cla32_and8493_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and8494_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and8494_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and8494_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and8494_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and8494_y0
.names h_u_cla32_and8494_y0 h_u_cla32_and8495_h_u_cla32_and8494_y0
1 1
.names h_u_cla32_and8493_y0 h_u_cla32_and8495_h_u_cla32_and8493_y0
1 1
.subckt and_gate _a=h_u_cla32_and8495_h_u_cla32_and8494_y0 _b=h_u_cla32_and8495_h_u_cla32_and8493_y0 _y0=h_u_cla32_and8495_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and8496_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and8496_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and8496_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and8496_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and8496_y0
.names h_u_cla32_and8496_y0 h_u_cla32_and8497_h_u_cla32_and8496_y0
1 1
.names h_u_cla32_and8495_y0 h_u_cla32_and8497_h_u_cla32_and8495_y0
1 1
.subckt and_gate _a=h_u_cla32_and8497_h_u_cla32_and8496_y0 _b=h_u_cla32_and8497_h_u_cla32_and8495_y0 _y0=h_u_cla32_and8497_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and8498_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and8498_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and8498_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and8498_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and8498_y0
.names h_u_cla32_and8498_y0 h_u_cla32_and8499_h_u_cla32_and8498_y0
1 1
.names h_u_cla32_and8497_y0 h_u_cla32_and8499_h_u_cla32_and8497_y0
1 1
.subckt and_gate _a=h_u_cla32_and8499_h_u_cla32_and8498_y0 _b=h_u_cla32_and8499_h_u_cla32_and8497_y0 _y0=h_u_cla32_and8499_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and8500_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and8500_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and8500_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and8500_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and8500_y0
.names h_u_cla32_and8500_y0 h_u_cla32_and8501_h_u_cla32_and8500_y0
1 1
.names h_u_cla32_and8499_y0 h_u_cla32_and8501_h_u_cla32_and8499_y0
1 1
.subckt and_gate _a=h_u_cla32_and8501_h_u_cla32_and8500_y0 _b=h_u_cla32_and8501_h_u_cla32_and8499_y0 _y0=h_u_cla32_and8501_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and8502_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and8502_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and8502_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and8502_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and8502_y0
.names h_u_cla32_and8502_y0 h_u_cla32_and8503_h_u_cla32_and8502_y0
1 1
.names h_u_cla32_and8501_y0 h_u_cla32_and8503_h_u_cla32_and8501_y0
1 1
.subckt and_gate _a=h_u_cla32_and8503_h_u_cla32_and8502_y0 _b=h_u_cla32_and8503_h_u_cla32_and8501_y0 _y0=h_u_cla32_and8503_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and8504_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and8504_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and8504_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and8504_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and8504_y0
.names h_u_cla32_and8504_y0 h_u_cla32_and8505_h_u_cla32_and8504_y0
1 1
.names h_u_cla32_and8503_y0 h_u_cla32_and8505_h_u_cla32_and8503_y0
1 1
.subckt and_gate _a=h_u_cla32_and8505_h_u_cla32_and8504_y0 _b=h_u_cla32_and8505_h_u_cla32_and8503_y0 _y0=h_u_cla32_and8505_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and8506_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and8506_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and8506_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and8506_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and8506_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and8507_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and8507_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and8507_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and8507_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and8507_y0
.names h_u_cla32_and8507_y0 h_u_cla32_and8508_h_u_cla32_and8507_y0
1 1
.names h_u_cla32_and8506_y0 h_u_cla32_and8508_h_u_cla32_and8506_y0
1 1
.subckt and_gate _a=h_u_cla32_and8508_h_u_cla32_and8507_y0 _b=h_u_cla32_and8508_h_u_cla32_and8506_y0 _y0=h_u_cla32_and8508_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and8509_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and8509_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and8509_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and8509_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and8509_y0
.names h_u_cla32_and8509_y0 h_u_cla32_and8510_h_u_cla32_and8509_y0
1 1
.names h_u_cla32_and8508_y0 h_u_cla32_and8510_h_u_cla32_and8508_y0
1 1
.subckt and_gate _a=h_u_cla32_and8510_h_u_cla32_and8509_y0 _b=h_u_cla32_and8510_h_u_cla32_and8508_y0 _y0=h_u_cla32_and8510_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and8511_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and8511_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and8511_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and8511_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and8511_y0
.names h_u_cla32_and8511_y0 h_u_cla32_and8512_h_u_cla32_and8511_y0
1 1
.names h_u_cla32_and8510_y0 h_u_cla32_and8512_h_u_cla32_and8510_y0
1 1
.subckt and_gate _a=h_u_cla32_and8512_h_u_cla32_and8511_y0 _b=h_u_cla32_and8512_h_u_cla32_and8510_y0 _y0=h_u_cla32_and8512_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and8513_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and8513_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and8513_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and8513_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and8513_y0
.names h_u_cla32_and8513_y0 h_u_cla32_and8514_h_u_cla32_and8513_y0
1 1
.names h_u_cla32_and8512_y0 h_u_cla32_and8514_h_u_cla32_and8512_y0
1 1
.subckt and_gate _a=h_u_cla32_and8514_h_u_cla32_and8513_y0 _b=h_u_cla32_and8514_h_u_cla32_and8512_y0 _y0=h_u_cla32_and8514_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and8515_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and8515_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and8515_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and8515_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and8515_y0
.names h_u_cla32_and8515_y0 h_u_cla32_and8516_h_u_cla32_and8515_y0
1 1
.names h_u_cla32_and8514_y0 h_u_cla32_and8516_h_u_cla32_and8514_y0
1 1
.subckt and_gate _a=h_u_cla32_and8516_h_u_cla32_and8515_y0 _b=h_u_cla32_and8516_h_u_cla32_and8514_y0 _y0=h_u_cla32_and8516_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and8517_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and8517_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and8517_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and8517_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and8517_y0
.names h_u_cla32_and8517_y0 h_u_cla32_and8518_h_u_cla32_and8517_y0
1 1
.names h_u_cla32_and8516_y0 h_u_cla32_and8518_h_u_cla32_and8516_y0
1 1
.subckt and_gate _a=h_u_cla32_and8518_h_u_cla32_and8517_y0 _b=h_u_cla32_and8518_h_u_cla32_and8516_y0 _y0=h_u_cla32_and8518_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and8519_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic22_y1 h_u_cla32_and8519_h_u_cla32_pg_logic22_y1
1 1
.subckt and_gate _a=h_u_cla32_and8519_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and8519_h_u_cla32_pg_logic22_y1 _y0=h_u_cla32_and8519_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and8520_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic22_y1 h_u_cla32_and8520_h_u_cla32_pg_logic22_y1
1 1
.subckt and_gate _a=h_u_cla32_and8520_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and8520_h_u_cla32_pg_logic22_y1 _y0=h_u_cla32_and8520_y0
.names h_u_cla32_and8520_y0 h_u_cla32_and8521_h_u_cla32_and8520_y0
1 1
.names h_u_cla32_and8519_y0 h_u_cla32_and8521_h_u_cla32_and8519_y0
1 1
.subckt and_gate _a=h_u_cla32_and8521_h_u_cla32_and8520_y0 _b=h_u_cla32_and8521_h_u_cla32_and8519_y0 _y0=h_u_cla32_and8521_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and8522_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic22_y1 h_u_cla32_and8522_h_u_cla32_pg_logic22_y1
1 1
.subckt and_gate _a=h_u_cla32_and8522_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and8522_h_u_cla32_pg_logic22_y1 _y0=h_u_cla32_and8522_y0
.names h_u_cla32_and8522_y0 h_u_cla32_and8523_h_u_cla32_and8522_y0
1 1
.names h_u_cla32_and8521_y0 h_u_cla32_and8523_h_u_cla32_and8521_y0
1 1
.subckt and_gate _a=h_u_cla32_and8523_h_u_cla32_and8522_y0 _b=h_u_cla32_and8523_h_u_cla32_and8521_y0 _y0=h_u_cla32_and8523_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and8524_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic22_y1 h_u_cla32_and8524_h_u_cla32_pg_logic22_y1
1 1
.subckt and_gate _a=h_u_cla32_and8524_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and8524_h_u_cla32_pg_logic22_y1 _y0=h_u_cla32_and8524_y0
.names h_u_cla32_and8524_y0 h_u_cla32_and8525_h_u_cla32_and8524_y0
1 1
.names h_u_cla32_and8523_y0 h_u_cla32_and8525_h_u_cla32_and8523_y0
1 1
.subckt and_gate _a=h_u_cla32_and8525_h_u_cla32_and8524_y0 _b=h_u_cla32_and8525_h_u_cla32_and8523_y0 _y0=h_u_cla32_and8525_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and8526_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic22_y1 h_u_cla32_and8526_h_u_cla32_pg_logic22_y1
1 1
.subckt and_gate _a=h_u_cla32_and8526_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and8526_h_u_cla32_pg_logic22_y1 _y0=h_u_cla32_and8526_y0
.names h_u_cla32_and8526_y0 h_u_cla32_and8527_h_u_cla32_and8526_y0
1 1
.names h_u_cla32_and8525_y0 h_u_cla32_and8527_h_u_cla32_and8525_y0
1 1
.subckt and_gate _a=h_u_cla32_and8527_h_u_cla32_and8526_y0 _b=h_u_cla32_and8527_h_u_cla32_and8525_y0 _y0=h_u_cla32_and8527_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and8528_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic22_y1 h_u_cla32_and8528_h_u_cla32_pg_logic22_y1
1 1
.subckt and_gate _a=h_u_cla32_and8528_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and8528_h_u_cla32_pg_logic22_y1 _y0=h_u_cla32_and8528_y0
.names h_u_cla32_and8528_y0 h_u_cla32_and8529_h_u_cla32_and8528_y0
1 1
.names h_u_cla32_and8527_y0 h_u_cla32_and8529_h_u_cla32_and8527_y0
1 1
.subckt and_gate _a=h_u_cla32_and8529_h_u_cla32_and8528_y0 _b=h_u_cla32_and8529_h_u_cla32_and8527_y0 _y0=h_u_cla32_and8529_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and8530_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic23_y1 h_u_cla32_and8530_h_u_cla32_pg_logic23_y1
1 1
.subckt and_gate _a=h_u_cla32_and8530_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and8530_h_u_cla32_pg_logic23_y1 _y0=h_u_cla32_and8530_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and8531_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic23_y1 h_u_cla32_and8531_h_u_cla32_pg_logic23_y1
1 1
.subckt and_gate _a=h_u_cla32_and8531_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and8531_h_u_cla32_pg_logic23_y1 _y0=h_u_cla32_and8531_y0
.names h_u_cla32_and8531_y0 h_u_cla32_and8532_h_u_cla32_and8531_y0
1 1
.names h_u_cla32_and8530_y0 h_u_cla32_and8532_h_u_cla32_and8530_y0
1 1
.subckt and_gate _a=h_u_cla32_and8532_h_u_cla32_and8531_y0 _b=h_u_cla32_and8532_h_u_cla32_and8530_y0 _y0=h_u_cla32_and8532_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and8533_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic23_y1 h_u_cla32_and8533_h_u_cla32_pg_logic23_y1
1 1
.subckt and_gate _a=h_u_cla32_and8533_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and8533_h_u_cla32_pg_logic23_y1 _y0=h_u_cla32_and8533_y0
.names h_u_cla32_and8533_y0 h_u_cla32_and8534_h_u_cla32_and8533_y0
1 1
.names h_u_cla32_and8532_y0 h_u_cla32_and8534_h_u_cla32_and8532_y0
1 1
.subckt and_gate _a=h_u_cla32_and8534_h_u_cla32_and8533_y0 _b=h_u_cla32_and8534_h_u_cla32_and8532_y0 _y0=h_u_cla32_and8534_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and8535_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic23_y1 h_u_cla32_and8535_h_u_cla32_pg_logic23_y1
1 1
.subckt and_gate _a=h_u_cla32_and8535_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and8535_h_u_cla32_pg_logic23_y1 _y0=h_u_cla32_and8535_y0
.names h_u_cla32_and8535_y0 h_u_cla32_and8536_h_u_cla32_and8535_y0
1 1
.names h_u_cla32_and8534_y0 h_u_cla32_and8536_h_u_cla32_and8534_y0
1 1
.subckt and_gate _a=h_u_cla32_and8536_h_u_cla32_and8535_y0 _b=h_u_cla32_and8536_h_u_cla32_and8534_y0 _y0=h_u_cla32_and8536_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and8537_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic23_y1 h_u_cla32_and8537_h_u_cla32_pg_logic23_y1
1 1
.subckt and_gate _a=h_u_cla32_and8537_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and8537_h_u_cla32_pg_logic23_y1 _y0=h_u_cla32_and8537_y0
.names h_u_cla32_and8537_y0 h_u_cla32_and8538_h_u_cla32_and8537_y0
1 1
.names h_u_cla32_and8536_y0 h_u_cla32_and8538_h_u_cla32_and8536_y0
1 1
.subckt and_gate _a=h_u_cla32_and8538_h_u_cla32_and8537_y0 _b=h_u_cla32_and8538_h_u_cla32_and8536_y0 _y0=h_u_cla32_and8538_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and8539_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic24_y1 h_u_cla32_and8539_h_u_cla32_pg_logic24_y1
1 1
.subckt and_gate _a=h_u_cla32_and8539_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and8539_h_u_cla32_pg_logic24_y1 _y0=h_u_cla32_and8539_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and8540_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic24_y1 h_u_cla32_and8540_h_u_cla32_pg_logic24_y1
1 1
.subckt and_gate _a=h_u_cla32_and8540_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and8540_h_u_cla32_pg_logic24_y1 _y0=h_u_cla32_and8540_y0
.names h_u_cla32_and8540_y0 h_u_cla32_and8541_h_u_cla32_and8540_y0
1 1
.names h_u_cla32_and8539_y0 h_u_cla32_and8541_h_u_cla32_and8539_y0
1 1
.subckt and_gate _a=h_u_cla32_and8541_h_u_cla32_and8540_y0 _b=h_u_cla32_and8541_h_u_cla32_and8539_y0 _y0=h_u_cla32_and8541_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and8542_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic24_y1 h_u_cla32_and8542_h_u_cla32_pg_logic24_y1
1 1
.subckt and_gate _a=h_u_cla32_and8542_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and8542_h_u_cla32_pg_logic24_y1 _y0=h_u_cla32_and8542_y0
.names h_u_cla32_and8542_y0 h_u_cla32_and8543_h_u_cla32_and8542_y0
1 1
.names h_u_cla32_and8541_y0 h_u_cla32_and8543_h_u_cla32_and8541_y0
1 1
.subckt and_gate _a=h_u_cla32_and8543_h_u_cla32_and8542_y0 _b=h_u_cla32_and8543_h_u_cla32_and8541_y0 _y0=h_u_cla32_and8543_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and8544_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic24_y1 h_u_cla32_and8544_h_u_cla32_pg_logic24_y1
1 1
.subckt and_gate _a=h_u_cla32_and8544_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and8544_h_u_cla32_pg_logic24_y1 _y0=h_u_cla32_and8544_y0
.names h_u_cla32_and8544_y0 h_u_cla32_and8545_h_u_cla32_and8544_y0
1 1
.names h_u_cla32_and8543_y0 h_u_cla32_and8545_h_u_cla32_and8543_y0
1 1
.subckt and_gate _a=h_u_cla32_and8545_h_u_cla32_and8544_y0 _b=h_u_cla32_and8545_h_u_cla32_and8543_y0 _y0=h_u_cla32_and8545_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and8546_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic25_y1 h_u_cla32_and8546_h_u_cla32_pg_logic25_y1
1 1
.subckt and_gate _a=h_u_cla32_and8546_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and8546_h_u_cla32_pg_logic25_y1 _y0=h_u_cla32_and8546_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and8547_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic25_y1 h_u_cla32_and8547_h_u_cla32_pg_logic25_y1
1 1
.subckt and_gate _a=h_u_cla32_and8547_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and8547_h_u_cla32_pg_logic25_y1 _y0=h_u_cla32_and8547_y0
.names h_u_cla32_and8547_y0 h_u_cla32_and8548_h_u_cla32_and8547_y0
1 1
.names h_u_cla32_and8546_y0 h_u_cla32_and8548_h_u_cla32_and8546_y0
1 1
.subckt and_gate _a=h_u_cla32_and8548_h_u_cla32_and8547_y0 _b=h_u_cla32_and8548_h_u_cla32_and8546_y0 _y0=h_u_cla32_and8548_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and8549_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic25_y1 h_u_cla32_and8549_h_u_cla32_pg_logic25_y1
1 1
.subckt and_gate _a=h_u_cla32_and8549_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and8549_h_u_cla32_pg_logic25_y1 _y0=h_u_cla32_and8549_y0
.names h_u_cla32_and8549_y0 h_u_cla32_and8550_h_u_cla32_and8549_y0
1 1
.names h_u_cla32_and8548_y0 h_u_cla32_and8550_h_u_cla32_and8548_y0
1 1
.subckt and_gate _a=h_u_cla32_and8550_h_u_cla32_and8549_y0 _b=h_u_cla32_and8550_h_u_cla32_and8548_y0 _y0=h_u_cla32_and8550_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and8551_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic26_y1 h_u_cla32_and8551_h_u_cla32_pg_logic26_y1
1 1
.subckt and_gate _a=h_u_cla32_and8551_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and8551_h_u_cla32_pg_logic26_y1 _y0=h_u_cla32_and8551_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and8552_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic26_y1 h_u_cla32_and8552_h_u_cla32_pg_logic26_y1
1 1
.subckt and_gate _a=h_u_cla32_and8552_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and8552_h_u_cla32_pg_logic26_y1 _y0=h_u_cla32_and8552_y0
.names h_u_cla32_and8552_y0 h_u_cla32_and8553_h_u_cla32_and8552_y0
1 1
.names h_u_cla32_and8551_y0 h_u_cla32_and8553_h_u_cla32_and8551_y0
1 1
.subckt and_gate _a=h_u_cla32_and8553_h_u_cla32_and8552_y0 _b=h_u_cla32_and8553_h_u_cla32_and8551_y0 _y0=h_u_cla32_and8553_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and8554_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic27_y1 h_u_cla32_and8554_h_u_cla32_pg_logic27_y1
1 1
.subckt and_gate _a=h_u_cla32_and8554_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and8554_h_u_cla32_pg_logic27_y1 _y0=h_u_cla32_and8554_y0
.names h_u_cla32_and8554_y0 h_u_cla32_or406_h_u_cla32_and8554_y0
1 1
.names h_u_cla32_and7770_y0 h_u_cla32_or406_h_u_cla32_and7770_y0
1 1
.subckt or_gate _a=h_u_cla32_or406_h_u_cla32_and8554_y0 _b=h_u_cla32_or406_h_u_cla32_and7770_y0 _y0=h_u_cla32_or406_y0
.names h_u_cla32_or406_y0 h_u_cla32_or407_h_u_cla32_or406_y0
1 1
.names h_u_cla32_and7825_y0 h_u_cla32_or407_h_u_cla32_and7825_y0
1 1
.subckt or_gate _a=h_u_cla32_or407_h_u_cla32_or406_y0 _b=h_u_cla32_or407_h_u_cla32_and7825_y0 _y0=h_u_cla32_or407_y0
.names h_u_cla32_or407_y0 h_u_cla32_or408_h_u_cla32_or407_y0
1 1
.names h_u_cla32_and7878_y0 h_u_cla32_or408_h_u_cla32_and7878_y0
1 1
.subckt or_gate _a=h_u_cla32_or408_h_u_cla32_or407_y0 _b=h_u_cla32_or408_h_u_cla32_and7878_y0 _y0=h_u_cla32_or408_y0
.names h_u_cla32_or408_y0 h_u_cla32_or409_h_u_cla32_or408_y0
1 1
.names h_u_cla32_and7929_y0 h_u_cla32_or409_h_u_cla32_and7929_y0
1 1
.subckt or_gate _a=h_u_cla32_or409_h_u_cla32_or408_y0 _b=h_u_cla32_or409_h_u_cla32_and7929_y0 _y0=h_u_cla32_or409_y0
.names h_u_cla32_or409_y0 h_u_cla32_or410_h_u_cla32_or409_y0
1 1
.names h_u_cla32_and7978_y0 h_u_cla32_or410_h_u_cla32_and7978_y0
1 1
.subckt or_gate _a=h_u_cla32_or410_h_u_cla32_or409_y0 _b=h_u_cla32_or410_h_u_cla32_and7978_y0 _y0=h_u_cla32_or410_y0
.names h_u_cla32_or410_y0 h_u_cla32_or411_h_u_cla32_or410_y0
1 1
.names h_u_cla32_and8025_y0 h_u_cla32_or411_h_u_cla32_and8025_y0
1 1
.subckt or_gate _a=h_u_cla32_or411_h_u_cla32_or410_y0 _b=h_u_cla32_or411_h_u_cla32_and8025_y0 _y0=h_u_cla32_or411_y0
.names h_u_cla32_or411_y0 h_u_cla32_or412_h_u_cla32_or411_y0
1 1
.names h_u_cla32_and8070_y0 h_u_cla32_or412_h_u_cla32_and8070_y0
1 1
.subckt or_gate _a=h_u_cla32_or412_h_u_cla32_or411_y0 _b=h_u_cla32_or412_h_u_cla32_and8070_y0 _y0=h_u_cla32_or412_y0
.names h_u_cla32_or412_y0 h_u_cla32_or413_h_u_cla32_or412_y0
1 1
.names h_u_cla32_and8113_y0 h_u_cla32_or413_h_u_cla32_and8113_y0
1 1
.subckt or_gate _a=h_u_cla32_or413_h_u_cla32_or412_y0 _b=h_u_cla32_or413_h_u_cla32_and8113_y0 _y0=h_u_cla32_or413_y0
.names h_u_cla32_or413_y0 h_u_cla32_or414_h_u_cla32_or413_y0
1 1
.names h_u_cla32_and8154_y0 h_u_cla32_or414_h_u_cla32_and8154_y0
1 1
.subckt or_gate _a=h_u_cla32_or414_h_u_cla32_or413_y0 _b=h_u_cla32_or414_h_u_cla32_and8154_y0 _y0=h_u_cla32_or414_y0
.names h_u_cla32_or414_y0 h_u_cla32_or415_h_u_cla32_or414_y0
1 1
.names h_u_cla32_and8193_y0 h_u_cla32_or415_h_u_cla32_and8193_y0
1 1
.subckt or_gate _a=h_u_cla32_or415_h_u_cla32_or414_y0 _b=h_u_cla32_or415_h_u_cla32_and8193_y0 _y0=h_u_cla32_or415_y0
.names h_u_cla32_or415_y0 h_u_cla32_or416_h_u_cla32_or415_y0
1 1
.names h_u_cla32_and8230_y0 h_u_cla32_or416_h_u_cla32_and8230_y0
1 1
.subckt or_gate _a=h_u_cla32_or416_h_u_cla32_or415_y0 _b=h_u_cla32_or416_h_u_cla32_and8230_y0 _y0=h_u_cla32_or416_y0
.names h_u_cla32_or416_y0 h_u_cla32_or417_h_u_cla32_or416_y0
1 1
.names h_u_cla32_and8265_y0 h_u_cla32_or417_h_u_cla32_and8265_y0
1 1
.subckt or_gate _a=h_u_cla32_or417_h_u_cla32_or416_y0 _b=h_u_cla32_or417_h_u_cla32_and8265_y0 _y0=h_u_cla32_or417_y0
.names h_u_cla32_or417_y0 h_u_cla32_or418_h_u_cla32_or417_y0
1 1
.names h_u_cla32_and8298_y0 h_u_cla32_or418_h_u_cla32_and8298_y0
1 1
.subckt or_gate _a=h_u_cla32_or418_h_u_cla32_or417_y0 _b=h_u_cla32_or418_h_u_cla32_and8298_y0 _y0=h_u_cla32_or418_y0
.names h_u_cla32_or418_y0 h_u_cla32_or419_h_u_cla32_or418_y0
1 1
.names h_u_cla32_and8329_y0 h_u_cla32_or419_h_u_cla32_and8329_y0
1 1
.subckt or_gate _a=h_u_cla32_or419_h_u_cla32_or418_y0 _b=h_u_cla32_or419_h_u_cla32_and8329_y0 _y0=h_u_cla32_or419_y0
.names h_u_cla32_or419_y0 h_u_cla32_or420_h_u_cla32_or419_y0
1 1
.names h_u_cla32_and8358_y0 h_u_cla32_or420_h_u_cla32_and8358_y0
1 1
.subckt or_gate _a=h_u_cla32_or420_h_u_cla32_or419_y0 _b=h_u_cla32_or420_h_u_cla32_and8358_y0 _y0=h_u_cla32_or420_y0
.names h_u_cla32_or420_y0 h_u_cla32_or421_h_u_cla32_or420_y0
1 1
.names h_u_cla32_and8385_y0 h_u_cla32_or421_h_u_cla32_and8385_y0
1 1
.subckt or_gate _a=h_u_cla32_or421_h_u_cla32_or420_y0 _b=h_u_cla32_or421_h_u_cla32_and8385_y0 _y0=h_u_cla32_or421_y0
.names h_u_cla32_or421_y0 h_u_cla32_or422_h_u_cla32_or421_y0
1 1
.names h_u_cla32_and8410_y0 h_u_cla32_or422_h_u_cla32_and8410_y0
1 1
.subckt or_gate _a=h_u_cla32_or422_h_u_cla32_or421_y0 _b=h_u_cla32_or422_h_u_cla32_and8410_y0 _y0=h_u_cla32_or422_y0
.names h_u_cla32_or422_y0 h_u_cla32_or423_h_u_cla32_or422_y0
1 1
.names h_u_cla32_and8433_y0 h_u_cla32_or423_h_u_cla32_and8433_y0
1 1
.subckt or_gate _a=h_u_cla32_or423_h_u_cla32_or422_y0 _b=h_u_cla32_or423_h_u_cla32_and8433_y0 _y0=h_u_cla32_or423_y0
.names h_u_cla32_or423_y0 h_u_cla32_or424_h_u_cla32_or423_y0
1 1
.names h_u_cla32_and8454_y0 h_u_cla32_or424_h_u_cla32_and8454_y0
1 1
.subckt or_gate _a=h_u_cla32_or424_h_u_cla32_or423_y0 _b=h_u_cla32_or424_h_u_cla32_and8454_y0 _y0=h_u_cla32_or424_y0
.names h_u_cla32_or424_y0 h_u_cla32_or425_h_u_cla32_or424_y0
1 1
.names h_u_cla32_and8473_y0 h_u_cla32_or425_h_u_cla32_and8473_y0
1 1
.subckt or_gate _a=h_u_cla32_or425_h_u_cla32_or424_y0 _b=h_u_cla32_or425_h_u_cla32_and8473_y0 _y0=h_u_cla32_or425_y0
.names h_u_cla32_or425_y0 h_u_cla32_or426_h_u_cla32_or425_y0
1 1
.names h_u_cla32_and8490_y0 h_u_cla32_or426_h_u_cla32_and8490_y0
1 1
.subckt or_gate _a=h_u_cla32_or426_h_u_cla32_or425_y0 _b=h_u_cla32_or426_h_u_cla32_and8490_y0 _y0=h_u_cla32_or426_y0
.names h_u_cla32_or426_y0 h_u_cla32_or427_h_u_cla32_or426_y0
1 1
.names h_u_cla32_and8505_y0 h_u_cla32_or427_h_u_cla32_and8505_y0
1 1
.subckt or_gate _a=h_u_cla32_or427_h_u_cla32_or426_y0 _b=h_u_cla32_or427_h_u_cla32_and8505_y0 _y0=h_u_cla32_or427_y0
.names h_u_cla32_or427_y0 h_u_cla32_or428_h_u_cla32_or427_y0
1 1
.names h_u_cla32_and8518_y0 h_u_cla32_or428_h_u_cla32_and8518_y0
1 1
.subckt or_gate _a=h_u_cla32_or428_h_u_cla32_or427_y0 _b=h_u_cla32_or428_h_u_cla32_and8518_y0 _y0=h_u_cla32_or428_y0
.names h_u_cla32_or428_y0 h_u_cla32_or429_h_u_cla32_or428_y0
1 1
.names h_u_cla32_and8529_y0 h_u_cla32_or429_h_u_cla32_and8529_y0
1 1
.subckt or_gate _a=h_u_cla32_or429_h_u_cla32_or428_y0 _b=h_u_cla32_or429_h_u_cla32_and8529_y0 _y0=h_u_cla32_or429_y0
.names h_u_cla32_or429_y0 h_u_cla32_or430_h_u_cla32_or429_y0
1 1
.names h_u_cla32_and8538_y0 h_u_cla32_or430_h_u_cla32_and8538_y0
1 1
.subckt or_gate _a=h_u_cla32_or430_h_u_cla32_or429_y0 _b=h_u_cla32_or430_h_u_cla32_and8538_y0 _y0=h_u_cla32_or430_y0
.names h_u_cla32_or430_y0 h_u_cla32_or431_h_u_cla32_or430_y0
1 1
.names h_u_cla32_and8545_y0 h_u_cla32_or431_h_u_cla32_and8545_y0
1 1
.subckt or_gate _a=h_u_cla32_or431_h_u_cla32_or430_y0 _b=h_u_cla32_or431_h_u_cla32_and8545_y0 _y0=h_u_cla32_or431_y0
.names h_u_cla32_or431_y0 h_u_cla32_or432_h_u_cla32_or431_y0
1 1
.names h_u_cla32_and8550_y0 h_u_cla32_or432_h_u_cla32_and8550_y0
1 1
.subckt or_gate _a=h_u_cla32_or432_h_u_cla32_or431_y0 _b=h_u_cla32_or432_h_u_cla32_and8550_y0 _y0=h_u_cla32_or432_y0
.names h_u_cla32_or432_y0 h_u_cla32_or433_h_u_cla32_or432_y0
1 1
.names h_u_cla32_and8553_y0 h_u_cla32_or433_h_u_cla32_and8553_y0
1 1
.subckt or_gate _a=h_u_cla32_or433_h_u_cla32_or432_y0 _b=h_u_cla32_or433_h_u_cla32_and8553_y0 _y0=h_u_cla32_or433_y0
.names h_u_cla32_pg_logic28_y1 h_u_cla32_or434_h_u_cla32_pg_logic28_y1
1 1
.names h_u_cla32_or433_y0 h_u_cla32_or434_h_u_cla32_or433_y0
1 1
.subckt or_gate _a=h_u_cla32_or434_h_u_cla32_pg_logic28_y1 _b=h_u_cla32_or434_h_u_cla32_or433_y0 _y0=h_u_cla32_or434_y0
.names a_29 h_u_cla32_pg_logic29_a_29
1 1
.names b_29 h_u_cla32_pg_logic29_b_29
1 1
.subckt pg_logic a=h_u_cla32_pg_logic29_a_29 b=h_u_cla32_pg_logic29_b_29 pg_logic_y0=h_u_cla32_pg_logic29_y0 pg_logic_y1=h_u_cla32_pg_logic29_y1 pg_logic_y2=h_u_cla32_pg_logic29_y2
.names h_u_cla32_pg_logic29_y2 h_u_cla32_xor29_h_u_cla32_pg_logic29_y2
1 1
.names h_u_cla32_or434_y0 h_u_cla32_xor29_h_u_cla32_or434_y0
1 1
.subckt xor_gate _a=h_u_cla32_xor29_h_u_cla32_pg_logic29_y2 _b=h_u_cla32_xor29_h_u_cla32_or434_y0 _y0=h_u_cla32_xor29_y0
.names h_u_cla32_pg_logic0_y0 h_u_cla32_and8555_h_u_cla32_pg_logic0_y0
1 1
.names constant_wire_0 h_u_cla32_and8555_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and8555_h_u_cla32_pg_logic0_y0 _b=h_u_cla32_and8555_constant_wire_0 _y0=h_u_cla32_and8555_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and8556_h_u_cla32_pg_logic1_y0
1 1
.names constant_wire_0 h_u_cla32_and8556_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and8556_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and8556_constant_wire_0 _y0=h_u_cla32_and8556_y0
.names h_u_cla32_and8556_y0 h_u_cla32_and8557_h_u_cla32_and8556_y0
1 1
.names h_u_cla32_and8555_y0 h_u_cla32_and8557_h_u_cla32_and8555_y0
1 1
.subckt and_gate _a=h_u_cla32_and8557_h_u_cla32_and8556_y0 _b=h_u_cla32_and8557_h_u_cla32_and8555_y0 _y0=h_u_cla32_and8557_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and8558_h_u_cla32_pg_logic2_y0
1 1
.names constant_wire_0 h_u_cla32_and8558_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and8558_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and8558_constant_wire_0 _y0=h_u_cla32_and8558_y0
.names h_u_cla32_and8558_y0 h_u_cla32_and8559_h_u_cla32_and8558_y0
1 1
.names h_u_cla32_and8557_y0 h_u_cla32_and8559_h_u_cla32_and8557_y0
1 1
.subckt and_gate _a=h_u_cla32_and8559_h_u_cla32_and8558_y0 _b=h_u_cla32_and8559_h_u_cla32_and8557_y0 _y0=h_u_cla32_and8559_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and8560_h_u_cla32_pg_logic3_y0
1 1
.names constant_wire_0 h_u_cla32_and8560_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and8560_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and8560_constant_wire_0 _y0=h_u_cla32_and8560_y0
.names h_u_cla32_and8560_y0 h_u_cla32_and8561_h_u_cla32_and8560_y0
1 1
.names h_u_cla32_and8559_y0 h_u_cla32_and8561_h_u_cla32_and8559_y0
1 1
.subckt and_gate _a=h_u_cla32_and8561_h_u_cla32_and8560_y0 _b=h_u_cla32_and8561_h_u_cla32_and8559_y0 _y0=h_u_cla32_and8561_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and8562_h_u_cla32_pg_logic4_y0
1 1
.names constant_wire_0 h_u_cla32_and8562_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and8562_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and8562_constant_wire_0 _y0=h_u_cla32_and8562_y0
.names h_u_cla32_and8562_y0 h_u_cla32_and8563_h_u_cla32_and8562_y0
1 1
.names h_u_cla32_and8561_y0 h_u_cla32_and8563_h_u_cla32_and8561_y0
1 1
.subckt and_gate _a=h_u_cla32_and8563_h_u_cla32_and8562_y0 _b=h_u_cla32_and8563_h_u_cla32_and8561_y0 _y0=h_u_cla32_and8563_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and8564_h_u_cla32_pg_logic5_y0
1 1
.names constant_wire_0 h_u_cla32_and8564_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and8564_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and8564_constant_wire_0 _y0=h_u_cla32_and8564_y0
.names h_u_cla32_and8564_y0 h_u_cla32_and8565_h_u_cla32_and8564_y0
1 1
.names h_u_cla32_and8563_y0 h_u_cla32_and8565_h_u_cla32_and8563_y0
1 1
.subckt and_gate _a=h_u_cla32_and8565_h_u_cla32_and8564_y0 _b=h_u_cla32_and8565_h_u_cla32_and8563_y0 _y0=h_u_cla32_and8565_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and8566_h_u_cla32_pg_logic6_y0
1 1
.names constant_wire_0 h_u_cla32_and8566_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and8566_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and8566_constant_wire_0 _y0=h_u_cla32_and8566_y0
.names h_u_cla32_and8566_y0 h_u_cla32_and8567_h_u_cla32_and8566_y0
1 1
.names h_u_cla32_and8565_y0 h_u_cla32_and8567_h_u_cla32_and8565_y0
1 1
.subckt and_gate _a=h_u_cla32_and8567_h_u_cla32_and8566_y0 _b=h_u_cla32_and8567_h_u_cla32_and8565_y0 _y0=h_u_cla32_and8567_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and8568_h_u_cla32_pg_logic7_y0
1 1
.names constant_wire_0 h_u_cla32_and8568_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and8568_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and8568_constant_wire_0 _y0=h_u_cla32_and8568_y0
.names h_u_cla32_and8568_y0 h_u_cla32_and8569_h_u_cla32_and8568_y0
1 1
.names h_u_cla32_and8567_y0 h_u_cla32_and8569_h_u_cla32_and8567_y0
1 1
.subckt and_gate _a=h_u_cla32_and8569_h_u_cla32_and8568_y0 _b=h_u_cla32_and8569_h_u_cla32_and8567_y0 _y0=h_u_cla32_and8569_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and8570_h_u_cla32_pg_logic8_y0
1 1
.names constant_wire_0 h_u_cla32_and8570_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and8570_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and8570_constant_wire_0 _y0=h_u_cla32_and8570_y0
.names h_u_cla32_and8570_y0 h_u_cla32_and8571_h_u_cla32_and8570_y0
1 1
.names h_u_cla32_and8569_y0 h_u_cla32_and8571_h_u_cla32_and8569_y0
1 1
.subckt and_gate _a=h_u_cla32_and8571_h_u_cla32_and8570_y0 _b=h_u_cla32_and8571_h_u_cla32_and8569_y0 _y0=h_u_cla32_and8571_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and8572_h_u_cla32_pg_logic9_y0
1 1
.names constant_wire_0 h_u_cla32_and8572_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and8572_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and8572_constant_wire_0 _y0=h_u_cla32_and8572_y0
.names h_u_cla32_and8572_y0 h_u_cla32_and8573_h_u_cla32_and8572_y0
1 1
.names h_u_cla32_and8571_y0 h_u_cla32_and8573_h_u_cla32_and8571_y0
1 1
.subckt and_gate _a=h_u_cla32_and8573_h_u_cla32_and8572_y0 _b=h_u_cla32_and8573_h_u_cla32_and8571_y0 _y0=h_u_cla32_and8573_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and8574_h_u_cla32_pg_logic10_y0
1 1
.names constant_wire_0 h_u_cla32_and8574_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and8574_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and8574_constant_wire_0 _y0=h_u_cla32_and8574_y0
.names h_u_cla32_and8574_y0 h_u_cla32_and8575_h_u_cla32_and8574_y0
1 1
.names h_u_cla32_and8573_y0 h_u_cla32_and8575_h_u_cla32_and8573_y0
1 1
.subckt and_gate _a=h_u_cla32_and8575_h_u_cla32_and8574_y0 _b=h_u_cla32_and8575_h_u_cla32_and8573_y0 _y0=h_u_cla32_and8575_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and8576_h_u_cla32_pg_logic11_y0
1 1
.names constant_wire_0 h_u_cla32_and8576_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and8576_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and8576_constant_wire_0 _y0=h_u_cla32_and8576_y0
.names h_u_cla32_and8576_y0 h_u_cla32_and8577_h_u_cla32_and8576_y0
1 1
.names h_u_cla32_and8575_y0 h_u_cla32_and8577_h_u_cla32_and8575_y0
1 1
.subckt and_gate _a=h_u_cla32_and8577_h_u_cla32_and8576_y0 _b=h_u_cla32_and8577_h_u_cla32_and8575_y0 _y0=h_u_cla32_and8577_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and8578_h_u_cla32_pg_logic12_y0
1 1
.names constant_wire_0 h_u_cla32_and8578_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and8578_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and8578_constant_wire_0 _y0=h_u_cla32_and8578_y0
.names h_u_cla32_and8578_y0 h_u_cla32_and8579_h_u_cla32_and8578_y0
1 1
.names h_u_cla32_and8577_y0 h_u_cla32_and8579_h_u_cla32_and8577_y0
1 1
.subckt and_gate _a=h_u_cla32_and8579_h_u_cla32_and8578_y0 _b=h_u_cla32_and8579_h_u_cla32_and8577_y0 _y0=h_u_cla32_and8579_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and8580_h_u_cla32_pg_logic13_y0
1 1
.names constant_wire_0 h_u_cla32_and8580_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and8580_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and8580_constant_wire_0 _y0=h_u_cla32_and8580_y0
.names h_u_cla32_and8580_y0 h_u_cla32_and8581_h_u_cla32_and8580_y0
1 1
.names h_u_cla32_and8579_y0 h_u_cla32_and8581_h_u_cla32_and8579_y0
1 1
.subckt and_gate _a=h_u_cla32_and8581_h_u_cla32_and8580_y0 _b=h_u_cla32_and8581_h_u_cla32_and8579_y0 _y0=h_u_cla32_and8581_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and8582_h_u_cla32_pg_logic14_y0
1 1
.names constant_wire_0 h_u_cla32_and8582_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and8582_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and8582_constant_wire_0 _y0=h_u_cla32_and8582_y0
.names h_u_cla32_and8582_y0 h_u_cla32_and8583_h_u_cla32_and8582_y0
1 1
.names h_u_cla32_and8581_y0 h_u_cla32_and8583_h_u_cla32_and8581_y0
1 1
.subckt and_gate _a=h_u_cla32_and8583_h_u_cla32_and8582_y0 _b=h_u_cla32_and8583_h_u_cla32_and8581_y0 _y0=h_u_cla32_and8583_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and8584_h_u_cla32_pg_logic15_y0
1 1
.names constant_wire_0 h_u_cla32_and8584_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and8584_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and8584_constant_wire_0 _y0=h_u_cla32_and8584_y0
.names h_u_cla32_and8584_y0 h_u_cla32_and8585_h_u_cla32_and8584_y0
1 1
.names h_u_cla32_and8583_y0 h_u_cla32_and8585_h_u_cla32_and8583_y0
1 1
.subckt and_gate _a=h_u_cla32_and8585_h_u_cla32_and8584_y0 _b=h_u_cla32_and8585_h_u_cla32_and8583_y0 _y0=h_u_cla32_and8585_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and8586_h_u_cla32_pg_logic16_y0
1 1
.names constant_wire_0 h_u_cla32_and8586_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and8586_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and8586_constant_wire_0 _y0=h_u_cla32_and8586_y0
.names h_u_cla32_and8586_y0 h_u_cla32_and8587_h_u_cla32_and8586_y0
1 1
.names h_u_cla32_and8585_y0 h_u_cla32_and8587_h_u_cla32_and8585_y0
1 1
.subckt and_gate _a=h_u_cla32_and8587_h_u_cla32_and8586_y0 _b=h_u_cla32_and8587_h_u_cla32_and8585_y0 _y0=h_u_cla32_and8587_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and8588_h_u_cla32_pg_logic17_y0
1 1
.names constant_wire_0 h_u_cla32_and8588_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and8588_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and8588_constant_wire_0 _y0=h_u_cla32_and8588_y0
.names h_u_cla32_and8588_y0 h_u_cla32_and8589_h_u_cla32_and8588_y0
1 1
.names h_u_cla32_and8587_y0 h_u_cla32_and8589_h_u_cla32_and8587_y0
1 1
.subckt and_gate _a=h_u_cla32_and8589_h_u_cla32_and8588_y0 _b=h_u_cla32_and8589_h_u_cla32_and8587_y0 _y0=h_u_cla32_and8589_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and8590_h_u_cla32_pg_logic18_y0
1 1
.names constant_wire_0 h_u_cla32_and8590_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and8590_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and8590_constant_wire_0 _y0=h_u_cla32_and8590_y0
.names h_u_cla32_and8590_y0 h_u_cla32_and8591_h_u_cla32_and8590_y0
1 1
.names h_u_cla32_and8589_y0 h_u_cla32_and8591_h_u_cla32_and8589_y0
1 1
.subckt and_gate _a=h_u_cla32_and8591_h_u_cla32_and8590_y0 _b=h_u_cla32_and8591_h_u_cla32_and8589_y0 _y0=h_u_cla32_and8591_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and8592_h_u_cla32_pg_logic19_y0
1 1
.names constant_wire_0 h_u_cla32_and8592_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and8592_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and8592_constant_wire_0 _y0=h_u_cla32_and8592_y0
.names h_u_cla32_and8592_y0 h_u_cla32_and8593_h_u_cla32_and8592_y0
1 1
.names h_u_cla32_and8591_y0 h_u_cla32_and8593_h_u_cla32_and8591_y0
1 1
.subckt and_gate _a=h_u_cla32_and8593_h_u_cla32_and8592_y0 _b=h_u_cla32_and8593_h_u_cla32_and8591_y0 _y0=h_u_cla32_and8593_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and8594_h_u_cla32_pg_logic20_y0
1 1
.names constant_wire_0 h_u_cla32_and8594_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and8594_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and8594_constant_wire_0 _y0=h_u_cla32_and8594_y0
.names h_u_cla32_and8594_y0 h_u_cla32_and8595_h_u_cla32_and8594_y0
1 1
.names h_u_cla32_and8593_y0 h_u_cla32_and8595_h_u_cla32_and8593_y0
1 1
.subckt and_gate _a=h_u_cla32_and8595_h_u_cla32_and8594_y0 _b=h_u_cla32_and8595_h_u_cla32_and8593_y0 _y0=h_u_cla32_and8595_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and8596_h_u_cla32_pg_logic21_y0
1 1
.names constant_wire_0 h_u_cla32_and8596_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and8596_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and8596_constant_wire_0 _y0=h_u_cla32_and8596_y0
.names h_u_cla32_and8596_y0 h_u_cla32_and8597_h_u_cla32_and8596_y0
1 1
.names h_u_cla32_and8595_y0 h_u_cla32_and8597_h_u_cla32_and8595_y0
1 1
.subckt and_gate _a=h_u_cla32_and8597_h_u_cla32_and8596_y0 _b=h_u_cla32_and8597_h_u_cla32_and8595_y0 _y0=h_u_cla32_and8597_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and8598_h_u_cla32_pg_logic22_y0
1 1
.names constant_wire_0 h_u_cla32_and8598_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and8598_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and8598_constant_wire_0 _y0=h_u_cla32_and8598_y0
.names h_u_cla32_and8598_y0 h_u_cla32_and8599_h_u_cla32_and8598_y0
1 1
.names h_u_cla32_and8597_y0 h_u_cla32_and8599_h_u_cla32_and8597_y0
1 1
.subckt and_gate _a=h_u_cla32_and8599_h_u_cla32_and8598_y0 _b=h_u_cla32_and8599_h_u_cla32_and8597_y0 _y0=h_u_cla32_and8599_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and8600_h_u_cla32_pg_logic23_y0
1 1
.names constant_wire_0 h_u_cla32_and8600_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and8600_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and8600_constant_wire_0 _y0=h_u_cla32_and8600_y0
.names h_u_cla32_and8600_y0 h_u_cla32_and8601_h_u_cla32_and8600_y0
1 1
.names h_u_cla32_and8599_y0 h_u_cla32_and8601_h_u_cla32_and8599_y0
1 1
.subckt and_gate _a=h_u_cla32_and8601_h_u_cla32_and8600_y0 _b=h_u_cla32_and8601_h_u_cla32_and8599_y0 _y0=h_u_cla32_and8601_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and8602_h_u_cla32_pg_logic24_y0
1 1
.names constant_wire_0 h_u_cla32_and8602_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and8602_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and8602_constant_wire_0 _y0=h_u_cla32_and8602_y0
.names h_u_cla32_and8602_y0 h_u_cla32_and8603_h_u_cla32_and8602_y0
1 1
.names h_u_cla32_and8601_y0 h_u_cla32_and8603_h_u_cla32_and8601_y0
1 1
.subckt and_gate _a=h_u_cla32_and8603_h_u_cla32_and8602_y0 _b=h_u_cla32_and8603_h_u_cla32_and8601_y0 _y0=h_u_cla32_and8603_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and8604_h_u_cla32_pg_logic25_y0
1 1
.names constant_wire_0 h_u_cla32_and8604_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and8604_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and8604_constant_wire_0 _y0=h_u_cla32_and8604_y0
.names h_u_cla32_and8604_y0 h_u_cla32_and8605_h_u_cla32_and8604_y0
1 1
.names h_u_cla32_and8603_y0 h_u_cla32_and8605_h_u_cla32_and8603_y0
1 1
.subckt and_gate _a=h_u_cla32_and8605_h_u_cla32_and8604_y0 _b=h_u_cla32_and8605_h_u_cla32_and8603_y0 _y0=h_u_cla32_and8605_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and8606_h_u_cla32_pg_logic26_y0
1 1
.names constant_wire_0 h_u_cla32_and8606_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and8606_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and8606_constant_wire_0 _y0=h_u_cla32_and8606_y0
.names h_u_cla32_and8606_y0 h_u_cla32_and8607_h_u_cla32_and8606_y0
1 1
.names h_u_cla32_and8605_y0 h_u_cla32_and8607_h_u_cla32_and8605_y0
1 1
.subckt and_gate _a=h_u_cla32_and8607_h_u_cla32_and8606_y0 _b=h_u_cla32_and8607_h_u_cla32_and8605_y0 _y0=h_u_cla32_and8607_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and8608_h_u_cla32_pg_logic27_y0
1 1
.names constant_wire_0 h_u_cla32_and8608_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and8608_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and8608_constant_wire_0 _y0=h_u_cla32_and8608_y0
.names h_u_cla32_and8608_y0 h_u_cla32_and8609_h_u_cla32_and8608_y0
1 1
.names h_u_cla32_and8607_y0 h_u_cla32_and8609_h_u_cla32_and8607_y0
1 1
.subckt and_gate _a=h_u_cla32_and8609_h_u_cla32_and8608_y0 _b=h_u_cla32_and8609_h_u_cla32_and8607_y0 _y0=h_u_cla32_and8609_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and8610_h_u_cla32_pg_logic28_y0
1 1
.names constant_wire_0 h_u_cla32_and8610_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and8610_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and8610_constant_wire_0 _y0=h_u_cla32_and8610_y0
.names h_u_cla32_and8610_y0 h_u_cla32_and8611_h_u_cla32_and8610_y0
1 1
.names h_u_cla32_and8609_y0 h_u_cla32_and8611_h_u_cla32_and8609_y0
1 1
.subckt and_gate _a=h_u_cla32_and8611_h_u_cla32_and8610_y0 _b=h_u_cla32_and8611_h_u_cla32_and8609_y0 _y0=h_u_cla32_and8611_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and8612_h_u_cla32_pg_logic29_y0
1 1
.names constant_wire_0 h_u_cla32_and8612_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and8612_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and8612_constant_wire_0 _y0=h_u_cla32_and8612_y0
.names h_u_cla32_and8612_y0 h_u_cla32_and8613_h_u_cla32_and8612_y0
1 1
.names h_u_cla32_and8611_y0 h_u_cla32_and8613_h_u_cla32_and8611_y0
1 1
.subckt and_gate _a=h_u_cla32_and8613_h_u_cla32_and8612_y0 _b=h_u_cla32_and8613_h_u_cla32_and8611_y0 _y0=h_u_cla32_and8613_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and8614_h_u_cla32_pg_logic1_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and8614_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and8614_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and8614_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and8614_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and8615_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and8615_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and8615_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and8615_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and8615_y0
.names h_u_cla32_and8615_y0 h_u_cla32_and8616_h_u_cla32_and8615_y0
1 1
.names h_u_cla32_and8614_y0 h_u_cla32_and8616_h_u_cla32_and8614_y0
1 1
.subckt and_gate _a=h_u_cla32_and8616_h_u_cla32_and8615_y0 _b=h_u_cla32_and8616_h_u_cla32_and8614_y0 _y0=h_u_cla32_and8616_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and8617_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and8617_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and8617_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and8617_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and8617_y0
.names h_u_cla32_and8617_y0 h_u_cla32_and8618_h_u_cla32_and8617_y0
1 1
.names h_u_cla32_and8616_y0 h_u_cla32_and8618_h_u_cla32_and8616_y0
1 1
.subckt and_gate _a=h_u_cla32_and8618_h_u_cla32_and8617_y0 _b=h_u_cla32_and8618_h_u_cla32_and8616_y0 _y0=h_u_cla32_and8618_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and8619_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and8619_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and8619_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and8619_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and8619_y0
.names h_u_cla32_and8619_y0 h_u_cla32_and8620_h_u_cla32_and8619_y0
1 1
.names h_u_cla32_and8618_y0 h_u_cla32_and8620_h_u_cla32_and8618_y0
1 1
.subckt and_gate _a=h_u_cla32_and8620_h_u_cla32_and8619_y0 _b=h_u_cla32_and8620_h_u_cla32_and8618_y0 _y0=h_u_cla32_and8620_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and8621_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and8621_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and8621_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and8621_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and8621_y0
.names h_u_cla32_and8621_y0 h_u_cla32_and8622_h_u_cla32_and8621_y0
1 1
.names h_u_cla32_and8620_y0 h_u_cla32_and8622_h_u_cla32_and8620_y0
1 1
.subckt and_gate _a=h_u_cla32_and8622_h_u_cla32_and8621_y0 _b=h_u_cla32_and8622_h_u_cla32_and8620_y0 _y0=h_u_cla32_and8622_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and8623_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and8623_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and8623_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and8623_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and8623_y0
.names h_u_cla32_and8623_y0 h_u_cla32_and8624_h_u_cla32_and8623_y0
1 1
.names h_u_cla32_and8622_y0 h_u_cla32_and8624_h_u_cla32_and8622_y0
1 1
.subckt and_gate _a=h_u_cla32_and8624_h_u_cla32_and8623_y0 _b=h_u_cla32_and8624_h_u_cla32_and8622_y0 _y0=h_u_cla32_and8624_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and8625_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and8625_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and8625_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and8625_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and8625_y0
.names h_u_cla32_and8625_y0 h_u_cla32_and8626_h_u_cla32_and8625_y0
1 1
.names h_u_cla32_and8624_y0 h_u_cla32_and8626_h_u_cla32_and8624_y0
1 1
.subckt and_gate _a=h_u_cla32_and8626_h_u_cla32_and8625_y0 _b=h_u_cla32_and8626_h_u_cla32_and8624_y0 _y0=h_u_cla32_and8626_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and8627_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and8627_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and8627_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and8627_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and8627_y0
.names h_u_cla32_and8627_y0 h_u_cla32_and8628_h_u_cla32_and8627_y0
1 1
.names h_u_cla32_and8626_y0 h_u_cla32_and8628_h_u_cla32_and8626_y0
1 1
.subckt and_gate _a=h_u_cla32_and8628_h_u_cla32_and8627_y0 _b=h_u_cla32_and8628_h_u_cla32_and8626_y0 _y0=h_u_cla32_and8628_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and8629_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and8629_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and8629_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and8629_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and8629_y0
.names h_u_cla32_and8629_y0 h_u_cla32_and8630_h_u_cla32_and8629_y0
1 1
.names h_u_cla32_and8628_y0 h_u_cla32_and8630_h_u_cla32_and8628_y0
1 1
.subckt and_gate _a=h_u_cla32_and8630_h_u_cla32_and8629_y0 _b=h_u_cla32_and8630_h_u_cla32_and8628_y0 _y0=h_u_cla32_and8630_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and8631_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and8631_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and8631_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and8631_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and8631_y0
.names h_u_cla32_and8631_y0 h_u_cla32_and8632_h_u_cla32_and8631_y0
1 1
.names h_u_cla32_and8630_y0 h_u_cla32_and8632_h_u_cla32_and8630_y0
1 1
.subckt and_gate _a=h_u_cla32_and8632_h_u_cla32_and8631_y0 _b=h_u_cla32_and8632_h_u_cla32_and8630_y0 _y0=h_u_cla32_and8632_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and8633_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and8633_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and8633_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and8633_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and8633_y0
.names h_u_cla32_and8633_y0 h_u_cla32_and8634_h_u_cla32_and8633_y0
1 1
.names h_u_cla32_and8632_y0 h_u_cla32_and8634_h_u_cla32_and8632_y0
1 1
.subckt and_gate _a=h_u_cla32_and8634_h_u_cla32_and8633_y0 _b=h_u_cla32_and8634_h_u_cla32_and8632_y0 _y0=h_u_cla32_and8634_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and8635_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and8635_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and8635_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and8635_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and8635_y0
.names h_u_cla32_and8635_y0 h_u_cla32_and8636_h_u_cla32_and8635_y0
1 1
.names h_u_cla32_and8634_y0 h_u_cla32_and8636_h_u_cla32_and8634_y0
1 1
.subckt and_gate _a=h_u_cla32_and8636_h_u_cla32_and8635_y0 _b=h_u_cla32_and8636_h_u_cla32_and8634_y0 _y0=h_u_cla32_and8636_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and8637_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and8637_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and8637_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and8637_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and8637_y0
.names h_u_cla32_and8637_y0 h_u_cla32_and8638_h_u_cla32_and8637_y0
1 1
.names h_u_cla32_and8636_y0 h_u_cla32_and8638_h_u_cla32_and8636_y0
1 1
.subckt and_gate _a=h_u_cla32_and8638_h_u_cla32_and8637_y0 _b=h_u_cla32_and8638_h_u_cla32_and8636_y0 _y0=h_u_cla32_and8638_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and8639_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and8639_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and8639_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and8639_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and8639_y0
.names h_u_cla32_and8639_y0 h_u_cla32_and8640_h_u_cla32_and8639_y0
1 1
.names h_u_cla32_and8638_y0 h_u_cla32_and8640_h_u_cla32_and8638_y0
1 1
.subckt and_gate _a=h_u_cla32_and8640_h_u_cla32_and8639_y0 _b=h_u_cla32_and8640_h_u_cla32_and8638_y0 _y0=h_u_cla32_and8640_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and8641_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and8641_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and8641_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and8641_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and8641_y0
.names h_u_cla32_and8641_y0 h_u_cla32_and8642_h_u_cla32_and8641_y0
1 1
.names h_u_cla32_and8640_y0 h_u_cla32_and8642_h_u_cla32_and8640_y0
1 1
.subckt and_gate _a=h_u_cla32_and8642_h_u_cla32_and8641_y0 _b=h_u_cla32_and8642_h_u_cla32_and8640_y0 _y0=h_u_cla32_and8642_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and8643_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and8643_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and8643_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and8643_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and8643_y0
.names h_u_cla32_and8643_y0 h_u_cla32_and8644_h_u_cla32_and8643_y0
1 1
.names h_u_cla32_and8642_y0 h_u_cla32_and8644_h_u_cla32_and8642_y0
1 1
.subckt and_gate _a=h_u_cla32_and8644_h_u_cla32_and8643_y0 _b=h_u_cla32_and8644_h_u_cla32_and8642_y0 _y0=h_u_cla32_and8644_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and8645_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and8645_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and8645_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and8645_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and8645_y0
.names h_u_cla32_and8645_y0 h_u_cla32_and8646_h_u_cla32_and8645_y0
1 1
.names h_u_cla32_and8644_y0 h_u_cla32_and8646_h_u_cla32_and8644_y0
1 1
.subckt and_gate _a=h_u_cla32_and8646_h_u_cla32_and8645_y0 _b=h_u_cla32_and8646_h_u_cla32_and8644_y0 _y0=h_u_cla32_and8646_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and8647_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and8647_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and8647_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and8647_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and8647_y0
.names h_u_cla32_and8647_y0 h_u_cla32_and8648_h_u_cla32_and8647_y0
1 1
.names h_u_cla32_and8646_y0 h_u_cla32_and8648_h_u_cla32_and8646_y0
1 1
.subckt and_gate _a=h_u_cla32_and8648_h_u_cla32_and8647_y0 _b=h_u_cla32_and8648_h_u_cla32_and8646_y0 _y0=h_u_cla32_and8648_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and8649_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and8649_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and8649_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and8649_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and8649_y0
.names h_u_cla32_and8649_y0 h_u_cla32_and8650_h_u_cla32_and8649_y0
1 1
.names h_u_cla32_and8648_y0 h_u_cla32_and8650_h_u_cla32_and8648_y0
1 1
.subckt and_gate _a=h_u_cla32_and8650_h_u_cla32_and8649_y0 _b=h_u_cla32_and8650_h_u_cla32_and8648_y0 _y0=h_u_cla32_and8650_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and8651_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and8651_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and8651_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and8651_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and8651_y0
.names h_u_cla32_and8651_y0 h_u_cla32_and8652_h_u_cla32_and8651_y0
1 1
.names h_u_cla32_and8650_y0 h_u_cla32_and8652_h_u_cla32_and8650_y0
1 1
.subckt and_gate _a=h_u_cla32_and8652_h_u_cla32_and8651_y0 _b=h_u_cla32_and8652_h_u_cla32_and8650_y0 _y0=h_u_cla32_and8652_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and8653_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and8653_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and8653_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and8653_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and8653_y0
.names h_u_cla32_and8653_y0 h_u_cla32_and8654_h_u_cla32_and8653_y0
1 1
.names h_u_cla32_and8652_y0 h_u_cla32_and8654_h_u_cla32_and8652_y0
1 1
.subckt and_gate _a=h_u_cla32_and8654_h_u_cla32_and8653_y0 _b=h_u_cla32_and8654_h_u_cla32_and8652_y0 _y0=h_u_cla32_and8654_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and8655_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and8655_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and8655_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and8655_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and8655_y0
.names h_u_cla32_and8655_y0 h_u_cla32_and8656_h_u_cla32_and8655_y0
1 1
.names h_u_cla32_and8654_y0 h_u_cla32_and8656_h_u_cla32_and8654_y0
1 1
.subckt and_gate _a=h_u_cla32_and8656_h_u_cla32_and8655_y0 _b=h_u_cla32_and8656_h_u_cla32_and8654_y0 _y0=h_u_cla32_and8656_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and8657_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and8657_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and8657_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and8657_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and8657_y0
.names h_u_cla32_and8657_y0 h_u_cla32_and8658_h_u_cla32_and8657_y0
1 1
.names h_u_cla32_and8656_y0 h_u_cla32_and8658_h_u_cla32_and8656_y0
1 1
.subckt and_gate _a=h_u_cla32_and8658_h_u_cla32_and8657_y0 _b=h_u_cla32_and8658_h_u_cla32_and8656_y0 _y0=h_u_cla32_and8658_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and8659_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and8659_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and8659_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and8659_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and8659_y0
.names h_u_cla32_and8659_y0 h_u_cla32_and8660_h_u_cla32_and8659_y0
1 1
.names h_u_cla32_and8658_y0 h_u_cla32_and8660_h_u_cla32_and8658_y0
1 1
.subckt and_gate _a=h_u_cla32_and8660_h_u_cla32_and8659_y0 _b=h_u_cla32_and8660_h_u_cla32_and8658_y0 _y0=h_u_cla32_and8660_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and8661_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and8661_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and8661_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and8661_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and8661_y0
.names h_u_cla32_and8661_y0 h_u_cla32_and8662_h_u_cla32_and8661_y0
1 1
.names h_u_cla32_and8660_y0 h_u_cla32_and8662_h_u_cla32_and8660_y0
1 1
.subckt and_gate _a=h_u_cla32_and8662_h_u_cla32_and8661_y0 _b=h_u_cla32_and8662_h_u_cla32_and8660_y0 _y0=h_u_cla32_and8662_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and8663_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and8663_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and8663_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and8663_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and8663_y0
.names h_u_cla32_and8663_y0 h_u_cla32_and8664_h_u_cla32_and8663_y0
1 1
.names h_u_cla32_and8662_y0 h_u_cla32_and8664_h_u_cla32_and8662_y0
1 1
.subckt and_gate _a=h_u_cla32_and8664_h_u_cla32_and8663_y0 _b=h_u_cla32_and8664_h_u_cla32_and8662_y0 _y0=h_u_cla32_and8664_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and8665_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and8665_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and8665_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and8665_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and8665_y0
.names h_u_cla32_and8665_y0 h_u_cla32_and8666_h_u_cla32_and8665_y0
1 1
.names h_u_cla32_and8664_y0 h_u_cla32_and8666_h_u_cla32_and8664_y0
1 1
.subckt and_gate _a=h_u_cla32_and8666_h_u_cla32_and8665_y0 _b=h_u_cla32_and8666_h_u_cla32_and8664_y0 _y0=h_u_cla32_and8666_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and8667_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and8667_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and8667_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and8667_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and8667_y0
.names h_u_cla32_and8667_y0 h_u_cla32_and8668_h_u_cla32_and8667_y0
1 1
.names h_u_cla32_and8666_y0 h_u_cla32_and8668_h_u_cla32_and8666_y0
1 1
.subckt and_gate _a=h_u_cla32_and8668_h_u_cla32_and8667_y0 _b=h_u_cla32_and8668_h_u_cla32_and8666_y0 _y0=h_u_cla32_and8668_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and8669_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and8669_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and8669_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and8669_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and8669_y0
.names h_u_cla32_and8669_y0 h_u_cla32_and8670_h_u_cla32_and8669_y0
1 1
.names h_u_cla32_and8668_y0 h_u_cla32_and8670_h_u_cla32_and8668_y0
1 1
.subckt and_gate _a=h_u_cla32_and8670_h_u_cla32_and8669_y0 _b=h_u_cla32_and8670_h_u_cla32_and8668_y0 _y0=h_u_cla32_and8670_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and8671_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and8671_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and8671_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and8671_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and8671_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and8672_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and8672_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and8672_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and8672_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and8672_y0
.names h_u_cla32_and8672_y0 h_u_cla32_and8673_h_u_cla32_and8672_y0
1 1
.names h_u_cla32_and8671_y0 h_u_cla32_and8673_h_u_cla32_and8671_y0
1 1
.subckt and_gate _a=h_u_cla32_and8673_h_u_cla32_and8672_y0 _b=h_u_cla32_and8673_h_u_cla32_and8671_y0 _y0=h_u_cla32_and8673_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and8674_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and8674_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and8674_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and8674_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and8674_y0
.names h_u_cla32_and8674_y0 h_u_cla32_and8675_h_u_cla32_and8674_y0
1 1
.names h_u_cla32_and8673_y0 h_u_cla32_and8675_h_u_cla32_and8673_y0
1 1
.subckt and_gate _a=h_u_cla32_and8675_h_u_cla32_and8674_y0 _b=h_u_cla32_and8675_h_u_cla32_and8673_y0 _y0=h_u_cla32_and8675_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and8676_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and8676_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and8676_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and8676_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and8676_y0
.names h_u_cla32_and8676_y0 h_u_cla32_and8677_h_u_cla32_and8676_y0
1 1
.names h_u_cla32_and8675_y0 h_u_cla32_and8677_h_u_cla32_and8675_y0
1 1
.subckt and_gate _a=h_u_cla32_and8677_h_u_cla32_and8676_y0 _b=h_u_cla32_and8677_h_u_cla32_and8675_y0 _y0=h_u_cla32_and8677_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and8678_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and8678_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and8678_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and8678_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and8678_y0
.names h_u_cla32_and8678_y0 h_u_cla32_and8679_h_u_cla32_and8678_y0
1 1
.names h_u_cla32_and8677_y0 h_u_cla32_and8679_h_u_cla32_and8677_y0
1 1
.subckt and_gate _a=h_u_cla32_and8679_h_u_cla32_and8678_y0 _b=h_u_cla32_and8679_h_u_cla32_and8677_y0 _y0=h_u_cla32_and8679_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and8680_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and8680_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and8680_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and8680_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and8680_y0
.names h_u_cla32_and8680_y0 h_u_cla32_and8681_h_u_cla32_and8680_y0
1 1
.names h_u_cla32_and8679_y0 h_u_cla32_and8681_h_u_cla32_and8679_y0
1 1
.subckt and_gate _a=h_u_cla32_and8681_h_u_cla32_and8680_y0 _b=h_u_cla32_and8681_h_u_cla32_and8679_y0 _y0=h_u_cla32_and8681_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and8682_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and8682_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and8682_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and8682_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and8682_y0
.names h_u_cla32_and8682_y0 h_u_cla32_and8683_h_u_cla32_and8682_y0
1 1
.names h_u_cla32_and8681_y0 h_u_cla32_and8683_h_u_cla32_and8681_y0
1 1
.subckt and_gate _a=h_u_cla32_and8683_h_u_cla32_and8682_y0 _b=h_u_cla32_and8683_h_u_cla32_and8681_y0 _y0=h_u_cla32_and8683_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and8684_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and8684_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and8684_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and8684_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and8684_y0
.names h_u_cla32_and8684_y0 h_u_cla32_and8685_h_u_cla32_and8684_y0
1 1
.names h_u_cla32_and8683_y0 h_u_cla32_and8685_h_u_cla32_and8683_y0
1 1
.subckt and_gate _a=h_u_cla32_and8685_h_u_cla32_and8684_y0 _b=h_u_cla32_and8685_h_u_cla32_and8683_y0 _y0=h_u_cla32_and8685_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and8686_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and8686_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and8686_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and8686_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and8686_y0
.names h_u_cla32_and8686_y0 h_u_cla32_and8687_h_u_cla32_and8686_y0
1 1
.names h_u_cla32_and8685_y0 h_u_cla32_and8687_h_u_cla32_and8685_y0
1 1
.subckt and_gate _a=h_u_cla32_and8687_h_u_cla32_and8686_y0 _b=h_u_cla32_and8687_h_u_cla32_and8685_y0 _y0=h_u_cla32_and8687_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and8688_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and8688_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and8688_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and8688_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and8688_y0
.names h_u_cla32_and8688_y0 h_u_cla32_and8689_h_u_cla32_and8688_y0
1 1
.names h_u_cla32_and8687_y0 h_u_cla32_and8689_h_u_cla32_and8687_y0
1 1
.subckt and_gate _a=h_u_cla32_and8689_h_u_cla32_and8688_y0 _b=h_u_cla32_and8689_h_u_cla32_and8687_y0 _y0=h_u_cla32_and8689_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and8690_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and8690_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and8690_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and8690_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and8690_y0
.names h_u_cla32_and8690_y0 h_u_cla32_and8691_h_u_cla32_and8690_y0
1 1
.names h_u_cla32_and8689_y0 h_u_cla32_and8691_h_u_cla32_and8689_y0
1 1
.subckt and_gate _a=h_u_cla32_and8691_h_u_cla32_and8690_y0 _b=h_u_cla32_and8691_h_u_cla32_and8689_y0 _y0=h_u_cla32_and8691_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and8692_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and8692_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and8692_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and8692_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and8692_y0
.names h_u_cla32_and8692_y0 h_u_cla32_and8693_h_u_cla32_and8692_y0
1 1
.names h_u_cla32_and8691_y0 h_u_cla32_and8693_h_u_cla32_and8691_y0
1 1
.subckt and_gate _a=h_u_cla32_and8693_h_u_cla32_and8692_y0 _b=h_u_cla32_and8693_h_u_cla32_and8691_y0 _y0=h_u_cla32_and8693_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and8694_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and8694_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and8694_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and8694_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and8694_y0
.names h_u_cla32_and8694_y0 h_u_cla32_and8695_h_u_cla32_and8694_y0
1 1
.names h_u_cla32_and8693_y0 h_u_cla32_and8695_h_u_cla32_and8693_y0
1 1
.subckt and_gate _a=h_u_cla32_and8695_h_u_cla32_and8694_y0 _b=h_u_cla32_and8695_h_u_cla32_and8693_y0 _y0=h_u_cla32_and8695_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and8696_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and8696_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and8696_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and8696_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and8696_y0
.names h_u_cla32_and8696_y0 h_u_cla32_and8697_h_u_cla32_and8696_y0
1 1
.names h_u_cla32_and8695_y0 h_u_cla32_and8697_h_u_cla32_and8695_y0
1 1
.subckt and_gate _a=h_u_cla32_and8697_h_u_cla32_and8696_y0 _b=h_u_cla32_and8697_h_u_cla32_and8695_y0 _y0=h_u_cla32_and8697_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and8698_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and8698_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and8698_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and8698_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and8698_y0
.names h_u_cla32_and8698_y0 h_u_cla32_and8699_h_u_cla32_and8698_y0
1 1
.names h_u_cla32_and8697_y0 h_u_cla32_and8699_h_u_cla32_and8697_y0
1 1
.subckt and_gate _a=h_u_cla32_and8699_h_u_cla32_and8698_y0 _b=h_u_cla32_and8699_h_u_cla32_and8697_y0 _y0=h_u_cla32_and8699_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and8700_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and8700_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and8700_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and8700_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and8700_y0
.names h_u_cla32_and8700_y0 h_u_cla32_and8701_h_u_cla32_and8700_y0
1 1
.names h_u_cla32_and8699_y0 h_u_cla32_and8701_h_u_cla32_and8699_y0
1 1
.subckt and_gate _a=h_u_cla32_and8701_h_u_cla32_and8700_y0 _b=h_u_cla32_and8701_h_u_cla32_and8699_y0 _y0=h_u_cla32_and8701_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and8702_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and8702_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and8702_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and8702_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and8702_y0
.names h_u_cla32_and8702_y0 h_u_cla32_and8703_h_u_cla32_and8702_y0
1 1
.names h_u_cla32_and8701_y0 h_u_cla32_and8703_h_u_cla32_and8701_y0
1 1
.subckt and_gate _a=h_u_cla32_and8703_h_u_cla32_and8702_y0 _b=h_u_cla32_and8703_h_u_cla32_and8701_y0 _y0=h_u_cla32_and8703_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and8704_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and8704_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and8704_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and8704_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and8704_y0
.names h_u_cla32_and8704_y0 h_u_cla32_and8705_h_u_cla32_and8704_y0
1 1
.names h_u_cla32_and8703_y0 h_u_cla32_and8705_h_u_cla32_and8703_y0
1 1
.subckt and_gate _a=h_u_cla32_and8705_h_u_cla32_and8704_y0 _b=h_u_cla32_and8705_h_u_cla32_and8703_y0 _y0=h_u_cla32_and8705_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and8706_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and8706_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and8706_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and8706_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and8706_y0
.names h_u_cla32_and8706_y0 h_u_cla32_and8707_h_u_cla32_and8706_y0
1 1
.names h_u_cla32_and8705_y0 h_u_cla32_and8707_h_u_cla32_and8705_y0
1 1
.subckt and_gate _a=h_u_cla32_and8707_h_u_cla32_and8706_y0 _b=h_u_cla32_and8707_h_u_cla32_and8705_y0 _y0=h_u_cla32_and8707_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and8708_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and8708_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and8708_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and8708_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and8708_y0
.names h_u_cla32_and8708_y0 h_u_cla32_and8709_h_u_cla32_and8708_y0
1 1
.names h_u_cla32_and8707_y0 h_u_cla32_and8709_h_u_cla32_and8707_y0
1 1
.subckt and_gate _a=h_u_cla32_and8709_h_u_cla32_and8708_y0 _b=h_u_cla32_and8709_h_u_cla32_and8707_y0 _y0=h_u_cla32_and8709_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and8710_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and8710_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and8710_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and8710_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and8710_y0
.names h_u_cla32_and8710_y0 h_u_cla32_and8711_h_u_cla32_and8710_y0
1 1
.names h_u_cla32_and8709_y0 h_u_cla32_and8711_h_u_cla32_and8709_y0
1 1
.subckt and_gate _a=h_u_cla32_and8711_h_u_cla32_and8710_y0 _b=h_u_cla32_and8711_h_u_cla32_and8709_y0 _y0=h_u_cla32_and8711_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and8712_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and8712_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and8712_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and8712_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and8712_y0
.names h_u_cla32_and8712_y0 h_u_cla32_and8713_h_u_cla32_and8712_y0
1 1
.names h_u_cla32_and8711_y0 h_u_cla32_and8713_h_u_cla32_and8711_y0
1 1
.subckt and_gate _a=h_u_cla32_and8713_h_u_cla32_and8712_y0 _b=h_u_cla32_and8713_h_u_cla32_and8711_y0 _y0=h_u_cla32_and8713_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and8714_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and8714_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and8714_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and8714_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and8714_y0
.names h_u_cla32_and8714_y0 h_u_cla32_and8715_h_u_cla32_and8714_y0
1 1
.names h_u_cla32_and8713_y0 h_u_cla32_and8715_h_u_cla32_and8713_y0
1 1
.subckt and_gate _a=h_u_cla32_and8715_h_u_cla32_and8714_y0 _b=h_u_cla32_and8715_h_u_cla32_and8713_y0 _y0=h_u_cla32_and8715_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and8716_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and8716_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and8716_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and8716_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and8716_y0
.names h_u_cla32_and8716_y0 h_u_cla32_and8717_h_u_cla32_and8716_y0
1 1
.names h_u_cla32_and8715_y0 h_u_cla32_and8717_h_u_cla32_and8715_y0
1 1
.subckt and_gate _a=h_u_cla32_and8717_h_u_cla32_and8716_y0 _b=h_u_cla32_and8717_h_u_cla32_and8715_y0 _y0=h_u_cla32_and8717_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and8718_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and8718_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and8718_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and8718_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and8718_y0
.names h_u_cla32_and8718_y0 h_u_cla32_and8719_h_u_cla32_and8718_y0
1 1
.names h_u_cla32_and8717_y0 h_u_cla32_and8719_h_u_cla32_and8717_y0
1 1
.subckt and_gate _a=h_u_cla32_and8719_h_u_cla32_and8718_y0 _b=h_u_cla32_and8719_h_u_cla32_and8717_y0 _y0=h_u_cla32_and8719_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and8720_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and8720_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and8720_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and8720_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and8720_y0
.names h_u_cla32_and8720_y0 h_u_cla32_and8721_h_u_cla32_and8720_y0
1 1
.names h_u_cla32_and8719_y0 h_u_cla32_and8721_h_u_cla32_and8719_y0
1 1
.subckt and_gate _a=h_u_cla32_and8721_h_u_cla32_and8720_y0 _b=h_u_cla32_and8721_h_u_cla32_and8719_y0 _y0=h_u_cla32_and8721_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and8722_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and8722_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and8722_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and8722_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and8722_y0
.names h_u_cla32_and8722_y0 h_u_cla32_and8723_h_u_cla32_and8722_y0
1 1
.names h_u_cla32_and8721_y0 h_u_cla32_and8723_h_u_cla32_and8721_y0
1 1
.subckt and_gate _a=h_u_cla32_and8723_h_u_cla32_and8722_y0 _b=h_u_cla32_and8723_h_u_cla32_and8721_y0 _y0=h_u_cla32_and8723_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and8724_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and8724_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and8724_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and8724_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and8724_y0
.names h_u_cla32_and8724_y0 h_u_cla32_and8725_h_u_cla32_and8724_y0
1 1
.names h_u_cla32_and8723_y0 h_u_cla32_and8725_h_u_cla32_and8723_y0
1 1
.subckt and_gate _a=h_u_cla32_and8725_h_u_cla32_and8724_y0 _b=h_u_cla32_and8725_h_u_cla32_and8723_y0 _y0=h_u_cla32_and8725_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and8726_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and8726_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and8726_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and8726_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and8726_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and8727_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and8727_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and8727_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and8727_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and8727_y0
.names h_u_cla32_and8727_y0 h_u_cla32_and8728_h_u_cla32_and8727_y0
1 1
.names h_u_cla32_and8726_y0 h_u_cla32_and8728_h_u_cla32_and8726_y0
1 1
.subckt and_gate _a=h_u_cla32_and8728_h_u_cla32_and8727_y0 _b=h_u_cla32_and8728_h_u_cla32_and8726_y0 _y0=h_u_cla32_and8728_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and8729_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and8729_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and8729_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and8729_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and8729_y0
.names h_u_cla32_and8729_y0 h_u_cla32_and8730_h_u_cla32_and8729_y0
1 1
.names h_u_cla32_and8728_y0 h_u_cla32_and8730_h_u_cla32_and8728_y0
1 1
.subckt and_gate _a=h_u_cla32_and8730_h_u_cla32_and8729_y0 _b=h_u_cla32_and8730_h_u_cla32_and8728_y0 _y0=h_u_cla32_and8730_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and8731_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and8731_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and8731_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and8731_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and8731_y0
.names h_u_cla32_and8731_y0 h_u_cla32_and8732_h_u_cla32_and8731_y0
1 1
.names h_u_cla32_and8730_y0 h_u_cla32_and8732_h_u_cla32_and8730_y0
1 1
.subckt and_gate _a=h_u_cla32_and8732_h_u_cla32_and8731_y0 _b=h_u_cla32_and8732_h_u_cla32_and8730_y0 _y0=h_u_cla32_and8732_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and8733_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and8733_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and8733_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and8733_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and8733_y0
.names h_u_cla32_and8733_y0 h_u_cla32_and8734_h_u_cla32_and8733_y0
1 1
.names h_u_cla32_and8732_y0 h_u_cla32_and8734_h_u_cla32_and8732_y0
1 1
.subckt and_gate _a=h_u_cla32_and8734_h_u_cla32_and8733_y0 _b=h_u_cla32_and8734_h_u_cla32_and8732_y0 _y0=h_u_cla32_and8734_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and8735_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and8735_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and8735_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and8735_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and8735_y0
.names h_u_cla32_and8735_y0 h_u_cla32_and8736_h_u_cla32_and8735_y0
1 1
.names h_u_cla32_and8734_y0 h_u_cla32_and8736_h_u_cla32_and8734_y0
1 1
.subckt and_gate _a=h_u_cla32_and8736_h_u_cla32_and8735_y0 _b=h_u_cla32_and8736_h_u_cla32_and8734_y0 _y0=h_u_cla32_and8736_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and8737_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and8737_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and8737_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and8737_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and8737_y0
.names h_u_cla32_and8737_y0 h_u_cla32_and8738_h_u_cla32_and8737_y0
1 1
.names h_u_cla32_and8736_y0 h_u_cla32_and8738_h_u_cla32_and8736_y0
1 1
.subckt and_gate _a=h_u_cla32_and8738_h_u_cla32_and8737_y0 _b=h_u_cla32_and8738_h_u_cla32_and8736_y0 _y0=h_u_cla32_and8738_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and8739_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and8739_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and8739_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and8739_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and8739_y0
.names h_u_cla32_and8739_y0 h_u_cla32_and8740_h_u_cla32_and8739_y0
1 1
.names h_u_cla32_and8738_y0 h_u_cla32_and8740_h_u_cla32_and8738_y0
1 1
.subckt and_gate _a=h_u_cla32_and8740_h_u_cla32_and8739_y0 _b=h_u_cla32_and8740_h_u_cla32_and8738_y0 _y0=h_u_cla32_and8740_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and8741_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and8741_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and8741_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and8741_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and8741_y0
.names h_u_cla32_and8741_y0 h_u_cla32_and8742_h_u_cla32_and8741_y0
1 1
.names h_u_cla32_and8740_y0 h_u_cla32_and8742_h_u_cla32_and8740_y0
1 1
.subckt and_gate _a=h_u_cla32_and8742_h_u_cla32_and8741_y0 _b=h_u_cla32_and8742_h_u_cla32_and8740_y0 _y0=h_u_cla32_and8742_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and8743_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and8743_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and8743_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and8743_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and8743_y0
.names h_u_cla32_and8743_y0 h_u_cla32_and8744_h_u_cla32_and8743_y0
1 1
.names h_u_cla32_and8742_y0 h_u_cla32_and8744_h_u_cla32_and8742_y0
1 1
.subckt and_gate _a=h_u_cla32_and8744_h_u_cla32_and8743_y0 _b=h_u_cla32_and8744_h_u_cla32_and8742_y0 _y0=h_u_cla32_and8744_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and8745_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and8745_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and8745_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and8745_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and8745_y0
.names h_u_cla32_and8745_y0 h_u_cla32_and8746_h_u_cla32_and8745_y0
1 1
.names h_u_cla32_and8744_y0 h_u_cla32_and8746_h_u_cla32_and8744_y0
1 1
.subckt and_gate _a=h_u_cla32_and8746_h_u_cla32_and8745_y0 _b=h_u_cla32_and8746_h_u_cla32_and8744_y0 _y0=h_u_cla32_and8746_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and8747_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and8747_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and8747_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and8747_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and8747_y0
.names h_u_cla32_and8747_y0 h_u_cla32_and8748_h_u_cla32_and8747_y0
1 1
.names h_u_cla32_and8746_y0 h_u_cla32_and8748_h_u_cla32_and8746_y0
1 1
.subckt and_gate _a=h_u_cla32_and8748_h_u_cla32_and8747_y0 _b=h_u_cla32_and8748_h_u_cla32_and8746_y0 _y0=h_u_cla32_and8748_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and8749_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and8749_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and8749_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and8749_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and8749_y0
.names h_u_cla32_and8749_y0 h_u_cla32_and8750_h_u_cla32_and8749_y0
1 1
.names h_u_cla32_and8748_y0 h_u_cla32_and8750_h_u_cla32_and8748_y0
1 1
.subckt and_gate _a=h_u_cla32_and8750_h_u_cla32_and8749_y0 _b=h_u_cla32_and8750_h_u_cla32_and8748_y0 _y0=h_u_cla32_and8750_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and8751_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and8751_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and8751_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and8751_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and8751_y0
.names h_u_cla32_and8751_y0 h_u_cla32_and8752_h_u_cla32_and8751_y0
1 1
.names h_u_cla32_and8750_y0 h_u_cla32_and8752_h_u_cla32_and8750_y0
1 1
.subckt and_gate _a=h_u_cla32_and8752_h_u_cla32_and8751_y0 _b=h_u_cla32_and8752_h_u_cla32_and8750_y0 _y0=h_u_cla32_and8752_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and8753_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and8753_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and8753_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and8753_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and8753_y0
.names h_u_cla32_and8753_y0 h_u_cla32_and8754_h_u_cla32_and8753_y0
1 1
.names h_u_cla32_and8752_y0 h_u_cla32_and8754_h_u_cla32_and8752_y0
1 1
.subckt and_gate _a=h_u_cla32_and8754_h_u_cla32_and8753_y0 _b=h_u_cla32_and8754_h_u_cla32_and8752_y0 _y0=h_u_cla32_and8754_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and8755_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and8755_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and8755_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and8755_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and8755_y0
.names h_u_cla32_and8755_y0 h_u_cla32_and8756_h_u_cla32_and8755_y0
1 1
.names h_u_cla32_and8754_y0 h_u_cla32_and8756_h_u_cla32_and8754_y0
1 1
.subckt and_gate _a=h_u_cla32_and8756_h_u_cla32_and8755_y0 _b=h_u_cla32_and8756_h_u_cla32_and8754_y0 _y0=h_u_cla32_and8756_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and8757_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and8757_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and8757_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and8757_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and8757_y0
.names h_u_cla32_and8757_y0 h_u_cla32_and8758_h_u_cla32_and8757_y0
1 1
.names h_u_cla32_and8756_y0 h_u_cla32_and8758_h_u_cla32_and8756_y0
1 1
.subckt and_gate _a=h_u_cla32_and8758_h_u_cla32_and8757_y0 _b=h_u_cla32_and8758_h_u_cla32_and8756_y0 _y0=h_u_cla32_and8758_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and8759_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and8759_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and8759_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and8759_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and8759_y0
.names h_u_cla32_and8759_y0 h_u_cla32_and8760_h_u_cla32_and8759_y0
1 1
.names h_u_cla32_and8758_y0 h_u_cla32_and8760_h_u_cla32_and8758_y0
1 1
.subckt and_gate _a=h_u_cla32_and8760_h_u_cla32_and8759_y0 _b=h_u_cla32_and8760_h_u_cla32_and8758_y0 _y0=h_u_cla32_and8760_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and8761_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and8761_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and8761_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and8761_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and8761_y0
.names h_u_cla32_and8761_y0 h_u_cla32_and8762_h_u_cla32_and8761_y0
1 1
.names h_u_cla32_and8760_y0 h_u_cla32_and8762_h_u_cla32_and8760_y0
1 1
.subckt and_gate _a=h_u_cla32_and8762_h_u_cla32_and8761_y0 _b=h_u_cla32_and8762_h_u_cla32_and8760_y0 _y0=h_u_cla32_and8762_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and8763_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and8763_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and8763_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and8763_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and8763_y0
.names h_u_cla32_and8763_y0 h_u_cla32_and8764_h_u_cla32_and8763_y0
1 1
.names h_u_cla32_and8762_y0 h_u_cla32_and8764_h_u_cla32_and8762_y0
1 1
.subckt and_gate _a=h_u_cla32_and8764_h_u_cla32_and8763_y0 _b=h_u_cla32_and8764_h_u_cla32_and8762_y0 _y0=h_u_cla32_and8764_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and8765_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and8765_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and8765_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and8765_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and8765_y0
.names h_u_cla32_and8765_y0 h_u_cla32_and8766_h_u_cla32_and8765_y0
1 1
.names h_u_cla32_and8764_y0 h_u_cla32_and8766_h_u_cla32_and8764_y0
1 1
.subckt and_gate _a=h_u_cla32_and8766_h_u_cla32_and8765_y0 _b=h_u_cla32_and8766_h_u_cla32_and8764_y0 _y0=h_u_cla32_and8766_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and8767_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and8767_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and8767_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and8767_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and8767_y0
.names h_u_cla32_and8767_y0 h_u_cla32_and8768_h_u_cla32_and8767_y0
1 1
.names h_u_cla32_and8766_y0 h_u_cla32_and8768_h_u_cla32_and8766_y0
1 1
.subckt and_gate _a=h_u_cla32_and8768_h_u_cla32_and8767_y0 _b=h_u_cla32_and8768_h_u_cla32_and8766_y0 _y0=h_u_cla32_and8768_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and8769_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and8769_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and8769_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and8769_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and8769_y0
.names h_u_cla32_and8769_y0 h_u_cla32_and8770_h_u_cla32_and8769_y0
1 1
.names h_u_cla32_and8768_y0 h_u_cla32_and8770_h_u_cla32_and8768_y0
1 1
.subckt and_gate _a=h_u_cla32_and8770_h_u_cla32_and8769_y0 _b=h_u_cla32_and8770_h_u_cla32_and8768_y0 _y0=h_u_cla32_and8770_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and8771_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and8771_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and8771_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and8771_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and8771_y0
.names h_u_cla32_and8771_y0 h_u_cla32_and8772_h_u_cla32_and8771_y0
1 1
.names h_u_cla32_and8770_y0 h_u_cla32_and8772_h_u_cla32_and8770_y0
1 1
.subckt and_gate _a=h_u_cla32_and8772_h_u_cla32_and8771_y0 _b=h_u_cla32_and8772_h_u_cla32_and8770_y0 _y0=h_u_cla32_and8772_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and8773_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and8773_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and8773_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and8773_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and8773_y0
.names h_u_cla32_and8773_y0 h_u_cla32_and8774_h_u_cla32_and8773_y0
1 1
.names h_u_cla32_and8772_y0 h_u_cla32_and8774_h_u_cla32_and8772_y0
1 1
.subckt and_gate _a=h_u_cla32_and8774_h_u_cla32_and8773_y0 _b=h_u_cla32_and8774_h_u_cla32_and8772_y0 _y0=h_u_cla32_and8774_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and8775_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and8775_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and8775_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and8775_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and8775_y0
.names h_u_cla32_and8775_y0 h_u_cla32_and8776_h_u_cla32_and8775_y0
1 1
.names h_u_cla32_and8774_y0 h_u_cla32_and8776_h_u_cla32_and8774_y0
1 1
.subckt and_gate _a=h_u_cla32_and8776_h_u_cla32_and8775_y0 _b=h_u_cla32_and8776_h_u_cla32_and8774_y0 _y0=h_u_cla32_and8776_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and8777_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and8777_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and8777_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and8777_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and8777_y0
.names h_u_cla32_and8777_y0 h_u_cla32_and8778_h_u_cla32_and8777_y0
1 1
.names h_u_cla32_and8776_y0 h_u_cla32_and8778_h_u_cla32_and8776_y0
1 1
.subckt and_gate _a=h_u_cla32_and8778_h_u_cla32_and8777_y0 _b=h_u_cla32_and8778_h_u_cla32_and8776_y0 _y0=h_u_cla32_and8778_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and8779_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and8779_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and8779_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and8779_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and8779_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and8780_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and8780_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and8780_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and8780_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and8780_y0
.names h_u_cla32_and8780_y0 h_u_cla32_and8781_h_u_cla32_and8780_y0
1 1
.names h_u_cla32_and8779_y0 h_u_cla32_and8781_h_u_cla32_and8779_y0
1 1
.subckt and_gate _a=h_u_cla32_and8781_h_u_cla32_and8780_y0 _b=h_u_cla32_and8781_h_u_cla32_and8779_y0 _y0=h_u_cla32_and8781_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and8782_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and8782_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and8782_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and8782_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and8782_y0
.names h_u_cla32_and8782_y0 h_u_cla32_and8783_h_u_cla32_and8782_y0
1 1
.names h_u_cla32_and8781_y0 h_u_cla32_and8783_h_u_cla32_and8781_y0
1 1
.subckt and_gate _a=h_u_cla32_and8783_h_u_cla32_and8782_y0 _b=h_u_cla32_and8783_h_u_cla32_and8781_y0 _y0=h_u_cla32_and8783_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and8784_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and8784_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and8784_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and8784_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and8784_y0
.names h_u_cla32_and8784_y0 h_u_cla32_and8785_h_u_cla32_and8784_y0
1 1
.names h_u_cla32_and8783_y0 h_u_cla32_and8785_h_u_cla32_and8783_y0
1 1
.subckt and_gate _a=h_u_cla32_and8785_h_u_cla32_and8784_y0 _b=h_u_cla32_and8785_h_u_cla32_and8783_y0 _y0=h_u_cla32_and8785_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and8786_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and8786_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and8786_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and8786_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and8786_y0
.names h_u_cla32_and8786_y0 h_u_cla32_and8787_h_u_cla32_and8786_y0
1 1
.names h_u_cla32_and8785_y0 h_u_cla32_and8787_h_u_cla32_and8785_y0
1 1
.subckt and_gate _a=h_u_cla32_and8787_h_u_cla32_and8786_y0 _b=h_u_cla32_and8787_h_u_cla32_and8785_y0 _y0=h_u_cla32_and8787_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and8788_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and8788_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and8788_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and8788_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and8788_y0
.names h_u_cla32_and8788_y0 h_u_cla32_and8789_h_u_cla32_and8788_y0
1 1
.names h_u_cla32_and8787_y0 h_u_cla32_and8789_h_u_cla32_and8787_y0
1 1
.subckt and_gate _a=h_u_cla32_and8789_h_u_cla32_and8788_y0 _b=h_u_cla32_and8789_h_u_cla32_and8787_y0 _y0=h_u_cla32_and8789_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and8790_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and8790_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and8790_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and8790_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and8790_y0
.names h_u_cla32_and8790_y0 h_u_cla32_and8791_h_u_cla32_and8790_y0
1 1
.names h_u_cla32_and8789_y0 h_u_cla32_and8791_h_u_cla32_and8789_y0
1 1
.subckt and_gate _a=h_u_cla32_and8791_h_u_cla32_and8790_y0 _b=h_u_cla32_and8791_h_u_cla32_and8789_y0 _y0=h_u_cla32_and8791_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and8792_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and8792_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and8792_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and8792_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and8792_y0
.names h_u_cla32_and8792_y0 h_u_cla32_and8793_h_u_cla32_and8792_y0
1 1
.names h_u_cla32_and8791_y0 h_u_cla32_and8793_h_u_cla32_and8791_y0
1 1
.subckt and_gate _a=h_u_cla32_and8793_h_u_cla32_and8792_y0 _b=h_u_cla32_and8793_h_u_cla32_and8791_y0 _y0=h_u_cla32_and8793_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and8794_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and8794_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and8794_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and8794_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and8794_y0
.names h_u_cla32_and8794_y0 h_u_cla32_and8795_h_u_cla32_and8794_y0
1 1
.names h_u_cla32_and8793_y0 h_u_cla32_and8795_h_u_cla32_and8793_y0
1 1
.subckt and_gate _a=h_u_cla32_and8795_h_u_cla32_and8794_y0 _b=h_u_cla32_and8795_h_u_cla32_and8793_y0 _y0=h_u_cla32_and8795_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and8796_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and8796_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and8796_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and8796_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and8796_y0
.names h_u_cla32_and8796_y0 h_u_cla32_and8797_h_u_cla32_and8796_y0
1 1
.names h_u_cla32_and8795_y0 h_u_cla32_and8797_h_u_cla32_and8795_y0
1 1
.subckt and_gate _a=h_u_cla32_and8797_h_u_cla32_and8796_y0 _b=h_u_cla32_and8797_h_u_cla32_and8795_y0 _y0=h_u_cla32_and8797_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and8798_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and8798_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and8798_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and8798_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and8798_y0
.names h_u_cla32_and8798_y0 h_u_cla32_and8799_h_u_cla32_and8798_y0
1 1
.names h_u_cla32_and8797_y0 h_u_cla32_and8799_h_u_cla32_and8797_y0
1 1
.subckt and_gate _a=h_u_cla32_and8799_h_u_cla32_and8798_y0 _b=h_u_cla32_and8799_h_u_cla32_and8797_y0 _y0=h_u_cla32_and8799_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and8800_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and8800_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and8800_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and8800_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and8800_y0
.names h_u_cla32_and8800_y0 h_u_cla32_and8801_h_u_cla32_and8800_y0
1 1
.names h_u_cla32_and8799_y0 h_u_cla32_and8801_h_u_cla32_and8799_y0
1 1
.subckt and_gate _a=h_u_cla32_and8801_h_u_cla32_and8800_y0 _b=h_u_cla32_and8801_h_u_cla32_and8799_y0 _y0=h_u_cla32_and8801_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and8802_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and8802_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and8802_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and8802_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and8802_y0
.names h_u_cla32_and8802_y0 h_u_cla32_and8803_h_u_cla32_and8802_y0
1 1
.names h_u_cla32_and8801_y0 h_u_cla32_and8803_h_u_cla32_and8801_y0
1 1
.subckt and_gate _a=h_u_cla32_and8803_h_u_cla32_and8802_y0 _b=h_u_cla32_and8803_h_u_cla32_and8801_y0 _y0=h_u_cla32_and8803_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and8804_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and8804_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and8804_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and8804_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and8804_y0
.names h_u_cla32_and8804_y0 h_u_cla32_and8805_h_u_cla32_and8804_y0
1 1
.names h_u_cla32_and8803_y0 h_u_cla32_and8805_h_u_cla32_and8803_y0
1 1
.subckt and_gate _a=h_u_cla32_and8805_h_u_cla32_and8804_y0 _b=h_u_cla32_and8805_h_u_cla32_and8803_y0 _y0=h_u_cla32_and8805_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and8806_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and8806_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and8806_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and8806_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and8806_y0
.names h_u_cla32_and8806_y0 h_u_cla32_and8807_h_u_cla32_and8806_y0
1 1
.names h_u_cla32_and8805_y0 h_u_cla32_and8807_h_u_cla32_and8805_y0
1 1
.subckt and_gate _a=h_u_cla32_and8807_h_u_cla32_and8806_y0 _b=h_u_cla32_and8807_h_u_cla32_and8805_y0 _y0=h_u_cla32_and8807_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and8808_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and8808_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and8808_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and8808_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and8808_y0
.names h_u_cla32_and8808_y0 h_u_cla32_and8809_h_u_cla32_and8808_y0
1 1
.names h_u_cla32_and8807_y0 h_u_cla32_and8809_h_u_cla32_and8807_y0
1 1
.subckt and_gate _a=h_u_cla32_and8809_h_u_cla32_and8808_y0 _b=h_u_cla32_and8809_h_u_cla32_and8807_y0 _y0=h_u_cla32_and8809_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and8810_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and8810_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and8810_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and8810_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and8810_y0
.names h_u_cla32_and8810_y0 h_u_cla32_and8811_h_u_cla32_and8810_y0
1 1
.names h_u_cla32_and8809_y0 h_u_cla32_and8811_h_u_cla32_and8809_y0
1 1
.subckt and_gate _a=h_u_cla32_and8811_h_u_cla32_and8810_y0 _b=h_u_cla32_and8811_h_u_cla32_and8809_y0 _y0=h_u_cla32_and8811_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and8812_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and8812_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and8812_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and8812_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and8812_y0
.names h_u_cla32_and8812_y0 h_u_cla32_and8813_h_u_cla32_and8812_y0
1 1
.names h_u_cla32_and8811_y0 h_u_cla32_and8813_h_u_cla32_and8811_y0
1 1
.subckt and_gate _a=h_u_cla32_and8813_h_u_cla32_and8812_y0 _b=h_u_cla32_and8813_h_u_cla32_and8811_y0 _y0=h_u_cla32_and8813_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and8814_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and8814_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and8814_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and8814_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and8814_y0
.names h_u_cla32_and8814_y0 h_u_cla32_and8815_h_u_cla32_and8814_y0
1 1
.names h_u_cla32_and8813_y0 h_u_cla32_and8815_h_u_cla32_and8813_y0
1 1
.subckt and_gate _a=h_u_cla32_and8815_h_u_cla32_and8814_y0 _b=h_u_cla32_and8815_h_u_cla32_and8813_y0 _y0=h_u_cla32_and8815_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and8816_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and8816_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and8816_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and8816_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and8816_y0
.names h_u_cla32_and8816_y0 h_u_cla32_and8817_h_u_cla32_and8816_y0
1 1
.names h_u_cla32_and8815_y0 h_u_cla32_and8817_h_u_cla32_and8815_y0
1 1
.subckt and_gate _a=h_u_cla32_and8817_h_u_cla32_and8816_y0 _b=h_u_cla32_and8817_h_u_cla32_and8815_y0 _y0=h_u_cla32_and8817_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and8818_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and8818_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and8818_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and8818_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and8818_y0
.names h_u_cla32_and8818_y0 h_u_cla32_and8819_h_u_cla32_and8818_y0
1 1
.names h_u_cla32_and8817_y0 h_u_cla32_and8819_h_u_cla32_and8817_y0
1 1
.subckt and_gate _a=h_u_cla32_and8819_h_u_cla32_and8818_y0 _b=h_u_cla32_and8819_h_u_cla32_and8817_y0 _y0=h_u_cla32_and8819_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and8820_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and8820_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and8820_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and8820_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and8820_y0
.names h_u_cla32_and8820_y0 h_u_cla32_and8821_h_u_cla32_and8820_y0
1 1
.names h_u_cla32_and8819_y0 h_u_cla32_and8821_h_u_cla32_and8819_y0
1 1
.subckt and_gate _a=h_u_cla32_and8821_h_u_cla32_and8820_y0 _b=h_u_cla32_and8821_h_u_cla32_and8819_y0 _y0=h_u_cla32_and8821_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and8822_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and8822_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and8822_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and8822_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and8822_y0
.names h_u_cla32_and8822_y0 h_u_cla32_and8823_h_u_cla32_and8822_y0
1 1
.names h_u_cla32_and8821_y0 h_u_cla32_and8823_h_u_cla32_and8821_y0
1 1
.subckt and_gate _a=h_u_cla32_and8823_h_u_cla32_and8822_y0 _b=h_u_cla32_and8823_h_u_cla32_and8821_y0 _y0=h_u_cla32_and8823_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and8824_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and8824_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and8824_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and8824_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and8824_y0
.names h_u_cla32_and8824_y0 h_u_cla32_and8825_h_u_cla32_and8824_y0
1 1
.names h_u_cla32_and8823_y0 h_u_cla32_and8825_h_u_cla32_and8823_y0
1 1
.subckt and_gate _a=h_u_cla32_and8825_h_u_cla32_and8824_y0 _b=h_u_cla32_and8825_h_u_cla32_and8823_y0 _y0=h_u_cla32_and8825_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and8826_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and8826_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and8826_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and8826_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and8826_y0
.names h_u_cla32_and8826_y0 h_u_cla32_and8827_h_u_cla32_and8826_y0
1 1
.names h_u_cla32_and8825_y0 h_u_cla32_and8827_h_u_cla32_and8825_y0
1 1
.subckt and_gate _a=h_u_cla32_and8827_h_u_cla32_and8826_y0 _b=h_u_cla32_and8827_h_u_cla32_and8825_y0 _y0=h_u_cla32_and8827_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and8828_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and8828_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and8828_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and8828_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and8828_y0
.names h_u_cla32_and8828_y0 h_u_cla32_and8829_h_u_cla32_and8828_y0
1 1
.names h_u_cla32_and8827_y0 h_u_cla32_and8829_h_u_cla32_and8827_y0
1 1
.subckt and_gate _a=h_u_cla32_and8829_h_u_cla32_and8828_y0 _b=h_u_cla32_and8829_h_u_cla32_and8827_y0 _y0=h_u_cla32_and8829_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and8830_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and8830_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and8830_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and8830_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and8830_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and8831_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and8831_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and8831_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and8831_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and8831_y0
.names h_u_cla32_and8831_y0 h_u_cla32_and8832_h_u_cla32_and8831_y0
1 1
.names h_u_cla32_and8830_y0 h_u_cla32_and8832_h_u_cla32_and8830_y0
1 1
.subckt and_gate _a=h_u_cla32_and8832_h_u_cla32_and8831_y0 _b=h_u_cla32_and8832_h_u_cla32_and8830_y0 _y0=h_u_cla32_and8832_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and8833_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and8833_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and8833_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and8833_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and8833_y0
.names h_u_cla32_and8833_y0 h_u_cla32_and8834_h_u_cla32_and8833_y0
1 1
.names h_u_cla32_and8832_y0 h_u_cla32_and8834_h_u_cla32_and8832_y0
1 1
.subckt and_gate _a=h_u_cla32_and8834_h_u_cla32_and8833_y0 _b=h_u_cla32_and8834_h_u_cla32_and8832_y0 _y0=h_u_cla32_and8834_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and8835_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and8835_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and8835_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and8835_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and8835_y0
.names h_u_cla32_and8835_y0 h_u_cla32_and8836_h_u_cla32_and8835_y0
1 1
.names h_u_cla32_and8834_y0 h_u_cla32_and8836_h_u_cla32_and8834_y0
1 1
.subckt and_gate _a=h_u_cla32_and8836_h_u_cla32_and8835_y0 _b=h_u_cla32_and8836_h_u_cla32_and8834_y0 _y0=h_u_cla32_and8836_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and8837_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and8837_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and8837_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and8837_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and8837_y0
.names h_u_cla32_and8837_y0 h_u_cla32_and8838_h_u_cla32_and8837_y0
1 1
.names h_u_cla32_and8836_y0 h_u_cla32_and8838_h_u_cla32_and8836_y0
1 1
.subckt and_gate _a=h_u_cla32_and8838_h_u_cla32_and8837_y0 _b=h_u_cla32_and8838_h_u_cla32_and8836_y0 _y0=h_u_cla32_and8838_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and8839_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and8839_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and8839_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and8839_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and8839_y0
.names h_u_cla32_and8839_y0 h_u_cla32_and8840_h_u_cla32_and8839_y0
1 1
.names h_u_cla32_and8838_y0 h_u_cla32_and8840_h_u_cla32_and8838_y0
1 1
.subckt and_gate _a=h_u_cla32_and8840_h_u_cla32_and8839_y0 _b=h_u_cla32_and8840_h_u_cla32_and8838_y0 _y0=h_u_cla32_and8840_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and8841_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and8841_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and8841_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and8841_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and8841_y0
.names h_u_cla32_and8841_y0 h_u_cla32_and8842_h_u_cla32_and8841_y0
1 1
.names h_u_cla32_and8840_y0 h_u_cla32_and8842_h_u_cla32_and8840_y0
1 1
.subckt and_gate _a=h_u_cla32_and8842_h_u_cla32_and8841_y0 _b=h_u_cla32_and8842_h_u_cla32_and8840_y0 _y0=h_u_cla32_and8842_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and8843_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and8843_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and8843_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and8843_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and8843_y0
.names h_u_cla32_and8843_y0 h_u_cla32_and8844_h_u_cla32_and8843_y0
1 1
.names h_u_cla32_and8842_y0 h_u_cla32_and8844_h_u_cla32_and8842_y0
1 1
.subckt and_gate _a=h_u_cla32_and8844_h_u_cla32_and8843_y0 _b=h_u_cla32_and8844_h_u_cla32_and8842_y0 _y0=h_u_cla32_and8844_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and8845_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and8845_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and8845_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and8845_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and8845_y0
.names h_u_cla32_and8845_y0 h_u_cla32_and8846_h_u_cla32_and8845_y0
1 1
.names h_u_cla32_and8844_y0 h_u_cla32_and8846_h_u_cla32_and8844_y0
1 1
.subckt and_gate _a=h_u_cla32_and8846_h_u_cla32_and8845_y0 _b=h_u_cla32_and8846_h_u_cla32_and8844_y0 _y0=h_u_cla32_and8846_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and8847_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and8847_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and8847_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and8847_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and8847_y0
.names h_u_cla32_and8847_y0 h_u_cla32_and8848_h_u_cla32_and8847_y0
1 1
.names h_u_cla32_and8846_y0 h_u_cla32_and8848_h_u_cla32_and8846_y0
1 1
.subckt and_gate _a=h_u_cla32_and8848_h_u_cla32_and8847_y0 _b=h_u_cla32_and8848_h_u_cla32_and8846_y0 _y0=h_u_cla32_and8848_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and8849_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and8849_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and8849_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and8849_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and8849_y0
.names h_u_cla32_and8849_y0 h_u_cla32_and8850_h_u_cla32_and8849_y0
1 1
.names h_u_cla32_and8848_y0 h_u_cla32_and8850_h_u_cla32_and8848_y0
1 1
.subckt and_gate _a=h_u_cla32_and8850_h_u_cla32_and8849_y0 _b=h_u_cla32_and8850_h_u_cla32_and8848_y0 _y0=h_u_cla32_and8850_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and8851_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and8851_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and8851_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and8851_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and8851_y0
.names h_u_cla32_and8851_y0 h_u_cla32_and8852_h_u_cla32_and8851_y0
1 1
.names h_u_cla32_and8850_y0 h_u_cla32_and8852_h_u_cla32_and8850_y0
1 1
.subckt and_gate _a=h_u_cla32_and8852_h_u_cla32_and8851_y0 _b=h_u_cla32_and8852_h_u_cla32_and8850_y0 _y0=h_u_cla32_and8852_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and8853_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and8853_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and8853_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and8853_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and8853_y0
.names h_u_cla32_and8853_y0 h_u_cla32_and8854_h_u_cla32_and8853_y0
1 1
.names h_u_cla32_and8852_y0 h_u_cla32_and8854_h_u_cla32_and8852_y0
1 1
.subckt and_gate _a=h_u_cla32_and8854_h_u_cla32_and8853_y0 _b=h_u_cla32_and8854_h_u_cla32_and8852_y0 _y0=h_u_cla32_and8854_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and8855_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and8855_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and8855_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and8855_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and8855_y0
.names h_u_cla32_and8855_y0 h_u_cla32_and8856_h_u_cla32_and8855_y0
1 1
.names h_u_cla32_and8854_y0 h_u_cla32_and8856_h_u_cla32_and8854_y0
1 1
.subckt and_gate _a=h_u_cla32_and8856_h_u_cla32_and8855_y0 _b=h_u_cla32_and8856_h_u_cla32_and8854_y0 _y0=h_u_cla32_and8856_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and8857_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and8857_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and8857_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and8857_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and8857_y0
.names h_u_cla32_and8857_y0 h_u_cla32_and8858_h_u_cla32_and8857_y0
1 1
.names h_u_cla32_and8856_y0 h_u_cla32_and8858_h_u_cla32_and8856_y0
1 1
.subckt and_gate _a=h_u_cla32_and8858_h_u_cla32_and8857_y0 _b=h_u_cla32_and8858_h_u_cla32_and8856_y0 _y0=h_u_cla32_and8858_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and8859_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and8859_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and8859_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and8859_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and8859_y0
.names h_u_cla32_and8859_y0 h_u_cla32_and8860_h_u_cla32_and8859_y0
1 1
.names h_u_cla32_and8858_y0 h_u_cla32_and8860_h_u_cla32_and8858_y0
1 1
.subckt and_gate _a=h_u_cla32_and8860_h_u_cla32_and8859_y0 _b=h_u_cla32_and8860_h_u_cla32_and8858_y0 _y0=h_u_cla32_and8860_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and8861_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and8861_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and8861_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and8861_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and8861_y0
.names h_u_cla32_and8861_y0 h_u_cla32_and8862_h_u_cla32_and8861_y0
1 1
.names h_u_cla32_and8860_y0 h_u_cla32_and8862_h_u_cla32_and8860_y0
1 1
.subckt and_gate _a=h_u_cla32_and8862_h_u_cla32_and8861_y0 _b=h_u_cla32_and8862_h_u_cla32_and8860_y0 _y0=h_u_cla32_and8862_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and8863_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and8863_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and8863_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and8863_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and8863_y0
.names h_u_cla32_and8863_y0 h_u_cla32_and8864_h_u_cla32_and8863_y0
1 1
.names h_u_cla32_and8862_y0 h_u_cla32_and8864_h_u_cla32_and8862_y0
1 1
.subckt and_gate _a=h_u_cla32_and8864_h_u_cla32_and8863_y0 _b=h_u_cla32_and8864_h_u_cla32_and8862_y0 _y0=h_u_cla32_and8864_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and8865_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and8865_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and8865_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and8865_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and8865_y0
.names h_u_cla32_and8865_y0 h_u_cla32_and8866_h_u_cla32_and8865_y0
1 1
.names h_u_cla32_and8864_y0 h_u_cla32_and8866_h_u_cla32_and8864_y0
1 1
.subckt and_gate _a=h_u_cla32_and8866_h_u_cla32_and8865_y0 _b=h_u_cla32_and8866_h_u_cla32_and8864_y0 _y0=h_u_cla32_and8866_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and8867_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and8867_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and8867_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and8867_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and8867_y0
.names h_u_cla32_and8867_y0 h_u_cla32_and8868_h_u_cla32_and8867_y0
1 1
.names h_u_cla32_and8866_y0 h_u_cla32_and8868_h_u_cla32_and8866_y0
1 1
.subckt and_gate _a=h_u_cla32_and8868_h_u_cla32_and8867_y0 _b=h_u_cla32_and8868_h_u_cla32_and8866_y0 _y0=h_u_cla32_and8868_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and8869_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and8869_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and8869_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and8869_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and8869_y0
.names h_u_cla32_and8869_y0 h_u_cla32_and8870_h_u_cla32_and8869_y0
1 1
.names h_u_cla32_and8868_y0 h_u_cla32_and8870_h_u_cla32_and8868_y0
1 1
.subckt and_gate _a=h_u_cla32_and8870_h_u_cla32_and8869_y0 _b=h_u_cla32_and8870_h_u_cla32_and8868_y0 _y0=h_u_cla32_and8870_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and8871_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and8871_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and8871_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and8871_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and8871_y0
.names h_u_cla32_and8871_y0 h_u_cla32_and8872_h_u_cla32_and8871_y0
1 1
.names h_u_cla32_and8870_y0 h_u_cla32_and8872_h_u_cla32_and8870_y0
1 1
.subckt and_gate _a=h_u_cla32_and8872_h_u_cla32_and8871_y0 _b=h_u_cla32_and8872_h_u_cla32_and8870_y0 _y0=h_u_cla32_and8872_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and8873_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and8873_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and8873_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and8873_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and8873_y0
.names h_u_cla32_and8873_y0 h_u_cla32_and8874_h_u_cla32_and8873_y0
1 1
.names h_u_cla32_and8872_y0 h_u_cla32_and8874_h_u_cla32_and8872_y0
1 1
.subckt and_gate _a=h_u_cla32_and8874_h_u_cla32_and8873_y0 _b=h_u_cla32_and8874_h_u_cla32_and8872_y0 _y0=h_u_cla32_and8874_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and8875_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and8875_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and8875_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and8875_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and8875_y0
.names h_u_cla32_and8875_y0 h_u_cla32_and8876_h_u_cla32_and8875_y0
1 1
.names h_u_cla32_and8874_y0 h_u_cla32_and8876_h_u_cla32_and8874_y0
1 1
.subckt and_gate _a=h_u_cla32_and8876_h_u_cla32_and8875_y0 _b=h_u_cla32_and8876_h_u_cla32_and8874_y0 _y0=h_u_cla32_and8876_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and8877_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and8877_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and8877_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and8877_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and8877_y0
.names h_u_cla32_and8877_y0 h_u_cla32_and8878_h_u_cla32_and8877_y0
1 1
.names h_u_cla32_and8876_y0 h_u_cla32_and8878_h_u_cla32_and8876_y0
1 1
.subckt and_gate _a=h_u_cla32_and8878_h_u_cla32_and8877_y0 _b=h_u_cla32_and8878_h_u_cla32_and8876_y0 _y0=h_u_cla32_and8878_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and8879_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and8879_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and8879_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and8879_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and8879_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and8880_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and8880_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and8880_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and8880_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and8880_y0
.names h_u_cla32_and8880_y0 h_u_cla32_and8881_h_u_cla32_and8880_y0
1 1
.names h_u_cla32_and8879_y0 h_u_cla32_and8881_h_u_cla32_and8879_y0
1 1
.subckt and_gate _a=h_u_cla32_and8881_h_u_cla32_and8880_y0 _b=h_u_cla32_and8881_h_u_cla32_and8879_y0 _y0=h_u_cla32_and8881_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and8882_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and8882_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and8882_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and8882_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and8882_y0
.names h_u_cla32_and8882_y0 h_u_cla32_and8883_h_u_cla32_and8882_y0
1 1
.names h_u_cla32_and8881_y0 h_u_cla32_and8883_h_u_cla32_and8881_y0
1 1
.subckt and_gate _a=h_u_cla32_and8883_h_u_cla32_and8882_y0 _b=h_u_cla32_and8883_h_u_cla32_and8881_y0 _y0=h_u_cla32_and8883_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and8884_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and8884_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and8884_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and8884_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and8884_y0
.names h_u_cla32_and8884_y0 h_u_cla32_and8885_h_u_cla32_and8884_y0
1 1
.names h_u_cla32_and8883_y0 h_u_cla32_and8885_h_u_cla32_and8883_y0
1 1
.subckt and_gate _a=h_u_cla32_and8885_h_u_cla32_and8884_y0 _b=h_u_cla32_and8885_h_u_cla32_and8883_y0 _y0=h_u_cla32_and8885_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and8886_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and8886_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and8886_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and8886_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and8886_y0
.names h_u_cla32_and8886_y0 h_u_cla32_and8887_h_u_cla32_and8886_y0
1 1
.names h_u_cla32_and8885_y0 h_u_cla32_and8887_h_u_cla32_and8885_y0
1 1
.subckt and_gate _a=h_u_cla32_and8887_h_u_cla32_and8886_y0 _b=h_u_cla32_and8887_h_u_cla32_and8885_y0 _y0=h_u_cla32_and8887_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and8888_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and8888_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and8888_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and8888_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and8888_y0
.names h_u_cla32_and8888_y0 h_u_cla32_and8889_h_u_cla32_and8888_y0
1 1
.names h_u_cla32_and8887_y0 h_u_cla32_and8889_h_u_cla32_and8887_y0
1 1
.subckt and_gate _a=h_u_cla32_and8889_h_u_cla32_and8888_y0 _b=h_u_cla32_and8889_h_u_cla32_and8887_y0 _y0=h_u_cla32_and8889_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and8890_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and8890_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and8890_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and8890_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and8890_y0
.names h_u_cla32_and8890_y0 h_u_cla32_and8891_h_u_cla32_and8890_y0
1 1
.names h_u_cla32_and8889_y0 h_u_cla32_and8891_h_u_cla32_and8889_y0
1 1
.subckt and_gate _a=h_u_cla32_and8891_h_u_cla32_and8890_y0 _b=h_u_cla32_and8891_h_u_cla32_and8889_y0 _y0=h_u_cla32_and8891_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and8892_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and8892_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and8892_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and8892_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and8892_y0
.names h_u_cla32_and8892_y0 h_u_cla32_and8893_h_u_cla32_and8892_y0
1 1
.names h_u_cla32_and8891_y0 h_u_cla32_and8893_h_u_cla32_and8891_y0
1 1
.subckt and_gate _a=h_u_cla32_and8893_h_u_cla32_and8892_y0 _b=h_u_cla32_and8893_h_u_cla32_and8891_y0 _y0=h_u_cla32_and8893_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and8894_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and8894_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and8894_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and8894_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and8894_y0
.names h_u_cla32_and8894_y0 h_u_cla32_and8895_h_u_cla32_and8894_y0
1 1
.names h_u_cla32_and8893_y0 h_u_cla32_and8895_h_u_cla32_and8893_y0
1 1
.subckt and_gate _a=h_u_cla32_and8895_h_u_cla32_and8894_y0 _b=h_u_cla32_and8895_h_u_cla32_and8893_y0 _y0=h_u_cla32_and8895_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and8896_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and8896_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and8896_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and8896_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and8896_y0
.names h_u_cla32_and8896_y0 h_u_cla32_and8897_h_u_cla32_and8896_y0
1 1
.names h_u_cla32_and8895_y0 h_u_cla32_and8897_h_u_cla32_and8895_y0
1 1
.subckt and_gate _a=h_u_cla32_and8897_h_u_cla32_and8896_y0 _b=h_u_cla32_and8897_h_u_cla32_and8895_y0 _y0=h_u_cla32_and8897_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and8898_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and8898_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and8898_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and8898_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and8898_y0
.names h_u_cla32_and8898_y0 h_u_cla32_and8899_h_u_cla32_and8898_y0
1 1
.names h_u_cla32_and8897_y0 h_u_cla32_and8899_h_u_cla32_and8897_y0
1 1
.subckt and_gate _a=h_u_cla32_and8899_h_u_cla32_and8898_y0 _b=h_u_cla32_and8899_h_u_cla32_and8897_y0 _y0=h_u_cla32_and8899_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and8900_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and8900_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and8900_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and8900_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and8900_y0
.names h_u_cla32_and8900_y0 h_u_cla32_and8901_h_u_cla32_and8900_y0
1 1
.names h_u_cla32_and8899_y0 h_u_cla32_and8901_h_u_cla32_and8899_y0
1 1
.subckt and_gate _a=h_u_cla32_and8901_h_u_cla32_and8900_y0 _b=h_u_cla32_and8901_h_u_cla32_and8899_y0 _y0=h_u_cla32_and8901_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and8902_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and8902_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and8902_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and8902_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and8902_y0
.names h_u_cla32_and8902_y0 h_u_cla32_and8903_h_u_cla32_and8902_y0
1 1
.names h_u_cla32_and8901_y0 h_u_cla32_and8903_h_u_cla32_and8901_y0
1 1
.subckt and_gate _a=h_u_cla32_and8903_h_u_cla32_and8902_y0 _b=h_u_cla32_and8903_h_u_cla32_and8901_y0 _y0=h_u_cla32_and8903_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and8904_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and8904_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and8904_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and8904_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and8904_y0
.names h_u_cla32_and8904_y0 h_u_cla32_and8905_h_u_cla32_and8904_y0
1 1
.names h_u_cla32_and8903_y0 h_u_cla32_and8905_h_u_cla32_and8903_y0
1 1
.subckt and_gate _a=h_u_cla32_and8905_h_u_cla32_and8904_y0 _b=h_u_cla32_and8905_h_u_cla32_and8903_y0 _y0=h_u_cla32_and8905_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and8906_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and8906_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and8906_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and8906_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and8906_y0
.names h_u_cla32_and8906_y0 h_u_cla32_and8907_h_u_cla32_and8906_y0
1 1
.names h_u_cla32_and8905_y0 h_u_cla32_and8907_h_u_cla32_and8905_y0
1 1
.subckt and_gate _a=h_u_cla32_and8907_h_u_cla32_and8906_y0 _b=h_u_cla32_and8907_h_u_cla32_and8905_y0 _y0=h_u_cla32_and8907_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and8908_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and8908_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and8908_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and8908_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and8908_y0
.names h_u_cla32_and8908_y0 h_u_cla32_and8909_h_u_cla32_and8908_y0
1 1
.names h_u_cla32_and8907_y0 h_u_cla32_and8909_h_u_cla32_and8907_y0
1 1
.subckt and_gate _a=h_u_cla32_and8909_h_u_cla32_and8908_y0 _b=h_u_cla32_and8909_h_u_cla32_and8907_y0 _y0=h_u_cla32_and8909_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and8910_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and8910_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and8910_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and8910_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and8910_y0
.names h_u_cla32_and8910_y0 h_u_cla32_and8911_h_u_cla32_and8910_y0
1 1
.names h_u_cla32_and8909_y0 h_u_cla32_and8911_h_u_cla32_and8909_y0
1 1
.subckt and_gate _a=h_u_cla32_and8911_h_u_cla32_and8910_y0 _b=h_u_cla32_and8911_h_u_cla32_and8909_y0 _y0=h_u_cla32_and8911_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and8912_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and8912_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and8912_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and8912_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and8912_y0
.names h_u_cla32_and8912_y0 h_u_cla32_and8913_h_u_cla32_and8912_y0
1 1
.names h_u_cla32_and8911_y0 h_u_cla32_and8913_h_u_cla32_and8911_y0
1 1
.subckt and_gate _a=h_u_cla32_and8913_h_u_cla32_and8912_y0 _b=h_u_cla32_and8913_h_u_cla32_and8911_y0 _y0=h_u_cla32_and8913_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and8914_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and8914_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and8914_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and8914_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and8914_y0
.names h_u_cla32_and8914_y0 h_u_cla32_and8915_h_u_cla32_and8914_y0
1 1
.names h_u_cla32_and8913_y0 h_u_cla32_and8915_h_u_cla32_and8913_y0
1 1
.subckt and_gate _a=h_u_cla32_and8915_h_u_cla32_and8914_y0 _b=h_u_cla32_and8915_h_u_cla32_and8913_y0 _y0=h_u_cla32_and8915_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and8916_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and8916_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and8916_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and8916_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and8916_y0
.names h_u_cla32_and8916_y0 h_u_cla32_and8917_h_u_cla32_and8916_y0
1 1
.names h_u_cla32_and8915_y0 h_u_cla32_and8917_h_u_cla32_and8915_y0
1 1
.subckt and_gate _a=h_u_cla32_and8917_h_u_cla32_and8916_y0 _b=h_u_cla32_and8917_h_u_cla32_and8915_y0 _y0=h_u_cla32_and8917_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and8918_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and8918_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and8918_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and8918_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and8918_y0
.names h_u_cla32_and8918_y0 h_u_cla32_and8919_h_u_cla32_and8918_y0
1 1
.names h_u_cla32_and8917_y0 h_u_cla32_and8919_h_u_cla32_and8917_y0
1 1
.subckt and_gate _a=h_u_cla32_and8919_h_u_cla32_and8918_y0 _b=h_u_cla32_and8919_h_u_cla32_and8917_y0 _y0=h_u_cla32_and8919_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and8920_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and8920_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and8920_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and8920_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and8920_y0
.names h_u_cla32_and8920_y0 h_u_cla32_and8921_h_u_cla32_and8920_y0
1 1
.names h_u_cla32_and8919_y0 h_u_cla32_and8921_h_u_cla32_and8919_y0
1 1
.subckt and_gate _a=h_u_cla32_and8921_h_u_cla32_and8920_y0 _b=h_u_cla32_and8921_h_u_cla32_and8919_y0 _y0=h_u_cla32_and8921_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and8922_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and8922_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and8922_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and8922_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and8922_y0
.names h_u_cla32_and8922_y0 h_u_cla32_and8923_h_u_cla32_and8922_y0
1 1
.names h_u_cla32_and8921_y0 h_u_cla32_and8923_h_u_cla32_and8921_y0
1 1
.subckt and_gate _a=h_u_cla32_and8923_h_u_cla32_and8922_y0 _b=h_u_cla32_and8923_h_u_cla32_and8921_y0 _y0=h_u_cla32_and8923_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and8924_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and8924_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and8924_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and8924_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and8924_y0
.names h_u_cla32_and8924_y0 h_u_cla32_and8925_h_u_cla32_and8924_y0
1 1
.names h_u_cla32_and8923_y0 h_u_cla32_and8925_h_u_cla32_and8923_y0
1 1
.subckt and_gate _a=h_u_cla32_and8925_h_u_cla32_and8924_y0 _b=h_u_cla32_and8925_h_u_cla32_and8923_y0 _y0=h_u_cla32_and8925_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and8926_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and8926_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and8926_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and8926_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and8926_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and8927_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and8927_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and8927_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and8927_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and8927_y0
.names h_u_cla32_and8927_y0 h_u_cla32_and8928_h_u_cla32_and8927_y0
1 1
.names h_u_cla32_and8926_y0 h_u_cla32_and8928_h_u_cla32_and8926_y0
1 1
.subckt and_gate _a=h_u_cla32_and8928_h_u_cla32_and8927_y0 _b=h_u_cla32_and8928_h_u_cla32_and8926_y0 _y0=h_u_cla32_and8928_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and8929_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and8929_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and8929_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and8929_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and8929_y0
.names h_u_cla32_and8929_y0 h_u_cla32_and8930_h_u_cla32_and8929_y0
1 1
.names h_u_cla32_and8928_y0 h_u_cla32_and8930_h_u_cla32_and8928_y0
1 1
.subckt and_gate _a=h_u_cla32_and8930_h_u_cla32_and8929_y0 _b=h_u_cla32_and8930_h_u_cla32_and8928_y0 _y0=h_u_cla32_and8930_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and8931_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and8931_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and8931_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and8931_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and8931_y0
.names h_u_cla32_and8931_y0 h_u_cla32_and8932_h_u_cla32_and8931_y0
1 1
.names h_u_cla32_and8930_y0 h_u_cla32_and8932_h_u_cla32_and8930_y0
1 1
.subckt and_gate _a=h_u_cla32_and8932_h_u_cla32_and8931_y0 _b=h_u_cla32_and8932_h_u_cla32_and8930_y0 _y0=h_u_cla32_and8932_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and8933_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and8933_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and8933_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and8933_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and8933_y0
.names h_u_cla32_and8933_y0 h_u_cla32_and8934_h_u_cla32_and8933_y0
1 1
.names h_u_cla32_and8932_y0 h_u_cla32_and8934_h_u_cla32_and8932_y0
1 1
.subckt and_gate _a=h_u_cla32_and8934_h_u_cla32_and8933_y0 _b=h_u_cla32_and8934_h_u_cla32_and8932_y0 _y0=h_u_cla32_and8934_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and8935_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and8935_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and8935_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and8935_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and8935_y0
.names h_u_cla32_and8935_y0 h_u_cla32_and8936_h_u_cla32_and8935_y0
1 1
.names h_u_cla32_and8934_y0 h_u_cla32_and8936_h_u_cla32_and8934_y0
1 1
.subckt and_gate _a=h_u_cla32_and8936_h_u_cla32_and8935_y0 _b=h_u_cla32_and8936_h_u_cla32_and8934_y0 _y0=h_u_cla32_and8936_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and8937_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and8937_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and8937_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and8937_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and8937_y0
.names h_u_cla32_and8937_y0 h_u_cla32_and8938_h_u_cla32_and8937_y0
1 1
.names h_u_cla32_and8936_y0 h_u_cla32_and8938_h_u_cla32_and8936_y0
1 1
.subckt and_gate _a=h_u_cla32_and8938_h_u_cla32_and8937_y0 _b=h_u_cla32_and8938_h_u_cla32_and8936_y0 _y0=h_u_cla32_and8938_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and8939_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and8939_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and8939_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and8939_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and8939_y0
.names h_u_cla32_and8939_y0 h_u_cla32_and8940_h_u_cla32_and8939_y0
1 1
.names h_u_cla32_and8938_y0 h_u_cla32_and8940_h_u_cla32_and8938_y0
1 1
.subckt and_gate _a=h_u_cla32_and8940_h_u_cla32_and8939_y0 _b=h_u_cla32_and8940_h_u_cla32_and8938_y0 _y0=h_u_cla32_and8940_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and8941_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and8941_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and8941_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and8941_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and8941_y0
.names h_u_cla32_and8941_y0 h_u_cla32_and8942_h_u_cla32_and8941_y0
1 1
.names h_u_cla32_and8940_y0 h_u_cla32_and8942_h_u_cla32_and8940_y0
1 1
.subckt and_gate _a=h_u_cla32_and8942_h_u_cla32_and8941_y0 _b=h_u_cla32_and8942_h_u_cla32_and8940_y0 _y0=h_u_cla32_and8942_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and8943_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and8943_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and8943_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and8943_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and8943_y0
.names h_u_cla32_and8943_y0 h_u_cla32_and8944_h_u_cla32_and8943_y0
1 1
.names h_u_cla32_and8942_y0 h_u_cla32_and8944_h_u_cla32_and8942_y0
1 1
.subckt and_gate _a=h_u_cla32_and8944_h_u_cla32_and8943_y0 _b=h_u_cla32_and8944_h_u_cla32_and8942_y0 _y0=h_u_cla32_and8944_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and8945_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and8945_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and8945_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and8945_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and8945_y0
.names h_u_cla32_and8945_y0 h_u_cla32_and8946_h_u_cla32_and8945_y0
1 1
.names h_u_cla32_and8944_y0 h_u_cla32_and8946_h_u_cla32_and8944_y0
1 1
.subckt and_gate _a=h_u_cla32_and8946_h_u_cla32_and8945_y0 _b=h_u_cla32_and8946_h_u_cla32_and8944_y0 _y0=h_u_cla32_and8946_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and8947_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and8947_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and8947_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and8947_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and8947_y0
.names h_u_cla32_and8947_y0 h_u_cla32_and8948_h_u_cla32_and8947_y0
1 1
.names h_u_cla32_and8946_y0 h_u_cla32_and8948_h_u_cla32_and8946_y0
1 1
.subckt and_gate _a=h_u_cla32_and8948_h_u_cla32_and8947_y0 _b=h_u_cla32_and8948_h_u_cla32_and8946_y0 _y0=h_u_cla32_and8948_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and8949_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and8949_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and8949_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and8949_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and8949_y0
.names h_u_cla32_and8949_y0 h_u_cla32_and8950_h_u_cla32_and8949_y0
1 1
.names h_u_cla32_and8948_y0 h_u_cla32_and8950_h_u_cla32_and8948_y0
1 1
.subckt and_gate _a=h_u_cla32_and8950_h_u_cla32_and8949_y0 _b=h_u_cla32_and8950_h_u_cla32_and8948_y0 _y0=h_u_cla32_and8950_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and8951_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and8951_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and8951_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and8951_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and8951_y0
.names h_u_cla32_and8951_y0 h_u_cla32_and8952_h_u_cla32_and8951_y0
1 1
.names h_u_cla32_and8950_y0 h_u_cla32_and8952_h_u_cla32_and8950_y0
1 1
.subckt and_gate _a=h_u_cla32_and8952_h_u_cla32_and8951_y0 _b=h_u_cla32_and8952_h_u_cla32_and8950_y0 _y0=h_u_cla32_and8952_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and8953_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and8953_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and8953_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and8953_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and8953_y0
.names h_u_cla32_and8953_y0 h_u_cla32_and8954_h_u_cla32_and8953_y0
1 1
.names h_u_cla32_and8952_y0 h_u_cla32_and8954_h_u_cla32_and8952_y0
1 1
.subckt and_gate _a=h_u_cla32_and8954_h_u_cla32_and8953_y0 _b=h_u_cla32_and8954_h_u_cla32_and8952_y0 _y0=h_u_cla32_and8954_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and8955_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and8955_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and8955_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and8955_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and8955_y0
.names h_u_cla32_and8955_y0 h_u_cla32_and8956_h_u_cla32_and8955_y0
1 1
.names h_u_cla32_and8954_y0 h_u_cla32_and8956_h_u_cla32_and8954_y0
1 1
.subckt and_gate _a=h_u_cla32_and8956_h_u_cla32_and8955_y0 _b=h_u_cla32_and8956_h_u_cla32_and8954_y0 _y0=h_u_cla32_and8956_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and8957_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and8957_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and8957_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and8957_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and8957_y0
.names h_u_cla32_and8957_y0 h_u_cla32_and8958_h_u_cla32_and8957_y0
1 1
.names h_u_cla32_and8956_y0 h_u_cla32_and8958_h_u_cla32_and8956_y0
1 1
.subckt and_gate _a=h_u_cla32_and8958_h_u_cla32_and8957_y0 _b=h_u_cla32_and8958_h_u_cla32_and8956_y0 _y0=h_u_cla32_and8958_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and8959_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and8959_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and8959_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and8959_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and8959_y0
.names h_u_cla32_and8959_y0 h_u_cla32_and8960_h_u_cla32_and8959_y0
1 1
.names h_u_cla32_and8958_y0 h_u_cla32_and8960_h_u_cla32_and8958_y0
1 1
.subckt and_gate _a=h_u_cla32_and8960_h_u_cla32_and8959_y0 _b=h_u_cla32_and8960_h_u_cla32_and8958_y0 _y0=h_u_cla32_and8960_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and8961_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and8961_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and8961_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and8961_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and8961_y0
.names h_u_cla32_and8961_y0 h_u_cla32_and8962_h_u_cla32_and8961_y0
1 1
.names h_u_cla32_and8960_y0 h_u_cla32_and8962_h_u_cla32_and8960_y0
1 1
.subckt and_gate _a=h_u_cla32_and8962_h_u_cla32_and8961_y0 _b=h_u_cla32_and8962_h_u_cla32_and8960_y0 _y0=h_u_cla32_and8962_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and8963_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and8963_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and8963_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and8963_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and8963_y0
.names h_u_cla32_and8963_y0 h_u_cla32_and8964_h_u_cla32_and8963_y0
1 1
.names h_u_cla32_and8962_y0 h_u_cla32_and8964_h_u_cla32_and8962_y0
1 1
.subckt and_gate _a=h_u_cla32_and8964_h_u_cla32_and8963_y0 _b=h_u_cla32_and8964_h_u_cla32_and8962_y0 _y0=h_u_cla32_and8964_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and8965_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and8965_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and8965_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and8965_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and8965_y0
.names h_u_cla32_and8965_y0 h_u_cla32_and8966_h_u_cla32_and8965_y0
1 1
.names h_u_cla32_and8964_y0 h_u_cla32_and8966_h_u_cla32_and8964_y0
1 1
.subckt and_gate _a=h_u_cla32_and8966_h_u_cla32_and8965_y0 _b=h_u_cla32_and8966_h_u_cla32_and8964_y0 _y0=h_u_cla32_and8966_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and8967_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and8967_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and8967_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and8967_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and8967_y0
.names h_u_cla32_and8967_y0 h_u_cla32_and8968_h_u_cla32_and8967_y0
1 1
.names h_u_cla32_and8966_y0 h_u_cla32_and8968_h_u_cla32_and8966_y0
1 1
.subckt and_gate _a=h_u_cla32_and8968_h_u_cla32_and8967_y0 _b=h_u_cla32_and8968_h_u_cla32_and8966_y0 _y0=h_u_cla32_and8968_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and8969_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and8969_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and8969_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and8969_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and8969_y0
.names h_u_cla32_and8969_y0 h_u_cla32_and8970_h_u_cla32_and8969_y0
1 1
.names h_u_cla32_and8968_y0 h_u_cla32_and8970_h_u_cla32_and8968_y0
1 1
.subckt and_gate _a=h_u_cla32_and8970_h_u_cla32_and8969_y0 _b=h_u_cla32_and8970_h_u_cla32_and8968_y0 _y0=h_u_cla32_and8970_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and8971_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and8971_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and8971_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and8971_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and8971_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and8972_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and8972_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and8972_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and8972_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and8972_y0
.names h_u_cla32_and8972_y0 h_u_cla32_and8973_h_u_cla32_and8972_y0
1 1
.names h_u_cla32_and8971_y0 h_u_cla32_and8973_h_u_cla32_and8971_y0
1 1
.subckt and_gate _a=h_u_cla32_and8973_h_u_cla32_and8972_y0 _b=h_u_cla32_and8973_h_u_cla32_and8971_y0 _y0=h_u_cla32_and8973_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and8974_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and8974_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and8974_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and8974_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and8974_y0
.names h_u_cla32_and8974_y0 h_u_cla32_and8975_h_u_cla32_and8974_y0
1 1
.names h_u_cla32_and8973_y0 h_u_cla32_and8975_h_u_cla32_and8973_y0
1 1
.subckt and_gate _a=h_u_cla32_and8975_h_u_cla32_and8974_y0 _b=h_u_cla32_and8975_h_u_cla32_and8973_y0 _y0=h_u_cla32_and8975_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and8976_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and8976_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and8976_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and8976_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and8976_y0
.names h_u_cla32_and8976_y0 h_u_cla32_and8977_h_u_cla32_and8976_y0
1 1
.names h_u_cla32_and8975_y0 h_u_cla32_and8977_h_u_cla32_and8975_y0
1 1
.subckt and_gate _a=h_u_cla32_and8977_h_u_cla32_and8976_y0 _b=h_u_cla32_and8977_h_u_cla32_and8975_y0 _y0=h_u_cla32_and8977_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and8978_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and8978_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and8978_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and8978_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and8978_y0
.names h_u_cla32_and8978_y0 h_u_cla32_and8979_h_u_cla32_and8978_y0
1 1
.names h_u_cla32_and8977_y0 h_u_cla32_and8979_h_u_cla32_and8977_y0
1 1
.subckt and_gate _a=h_u_cla32_and8979_h_u_cla32_and8978_y0 _b=h_u_cla32_and8979_h_u_cla32_and8977_y0 _y0=h_u_cla32_and8979_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and8980_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and8980_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and8980_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and8980_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and8980_y0
.names h_u_cla32_and8980_y0 h_u_cla32_and8981_h_u_cla32_and8980_y0
1 1
.names h_u_cla32_and8979_y0 h_u_cla32_and8981_h_u_cla32_and8979_y0
1 1
.subckt and_gate _a=h_u_cla32_and8981_h_u_cla32_and8980_y0 _b=h_u_cla32_and8981_h_u_cla32_and8979_y0 _y0=h_u_cla32_and8981_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and8982_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and8982_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and8982_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and8982_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and8982_y0
.names h_u_cla32_and8982_y0 h_u_cla32_and8983_h_u_cla32_and8982_y0
1 1
.names h_u_cla32_and8981_y0 h_u_cla32_and8983_h_u_cla32_and8981_y0
1 1
.subckt and_gate _a=h_u_cla32_and8983_h_u_cla32_and8982_y0 _b=h_u_cla32_and8983_h_u_cla32_and8981_y0 _y0=h_u_cla32_and8983_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and8984_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and8984_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and8984_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and8984_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and8984_y0
.names h_u_cla32_and8984_y0 h_u_cla32_and8985_h_u_cla32_and8984_y0
1 1
.names h_u_cla32_and8983_y0 h_u_cla32_and8985_h_u_cla32_and8983_y0
1 1
.subckt and_gate _a=h_u_cla32_and8985_h_u_cla32_and8984_y0 _b=h_u_cla32_and8985_h_u_cla32_and8983_y0 _y0=h_u_cla32_and8985_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and8986_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and8986_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and8986_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and8986_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and8986_y0
.names h_u_cla32_and8986_y0 h_u_cla32_and8987_h_u_cla32_and8986_y0
1 1
.names h_u_cla32_and8985_y0 h_u_cla32_and8987_h_u_cla32_and8985_y0
1 1
.subckt and_gate _a=h_u_cla32_and8987_h_u_cla32_and8986_y0 _b=h_u_cla32_and8987_h_u_cla32_and8985_y0 _y0=h_u_cla32_and8987_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and8988_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and8988_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and8988_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and8988_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and8988_y0
.names h_u_cla32_and8988_y0 h_u_cla32_and8989_h_u_cla32_and8988_y0
1 1
.names h_u_cla32_and8987_y0 h_u_cla32_and8989_h_u_cla32_and8987_y0
1 1
.subckt and_gate _a=h_u_cla32_and8989_h_u_cla32_and8988_y0 _b=h_u_cla32_and8989_h_u_cla32_and8987_y0 _y0=h_u_cla32_and8989_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and8990_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and8990_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and8990_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and8990_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and8990_y0
.names h_u_cla32_and8990_y0 h_u_cla32_and8991_h_u_cla32_and8990_y0
1 1
.names h_u_cla32_and8989_y0 h_u_cla32_and8991_h_u_cla32_and8989_y0
1 1
.subckt and_gate _a=h_u_cla32_and8991_h_u_cla32_and8990_y0 _b=h_u_cla32_and8991_h_u_cla32_and8989_y0 _y0=h_u_cla32_and8991_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and8992_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and8992_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and8992_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and8992_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and8992_y0
.names h_u_cla32_and8992_y0 h_u_cla32_and8993_h_u_cla32_and8992_y0
1 1
.names h_u_cla32_and8991_y0 h_u_cla32_and8993_h_u_cla32_and8991_y0
1 1
.subckt and_gate _a=h_u_cla32_and8993_h_u_cla32_and8992_y0 _b=h_u_cla32_and8993_h_u_cla32_and8991_y0 _y0=h_u_cla32_and8993_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and8994_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and8994_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and8994_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and8994_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and8994_y0
.names h_u_cla32_and8994_y0 h_u_cla32_and8995_h_u_cla32_and8994_y0
1 1
.names h_u_cla32_and8993_y0 h_u_cla32_and8995_h_u_cla32_and8993_y0
1 1
.subckt and_gate _a=h_u_cla32_and8995_h_u_cla32_and8994_y0 _b=h_u_cla32_and8995_h_u_cla32_and8993_y0 _y0=h_u_cla32_and8995_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and8996_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and8996_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and8996_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and8996_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and8996_y0
.names h_u_cla32_and8996_y0 h_u_cla32_and8997_h_u_cla32_and8996_y0
1 1
.names h_u_cla32_and8995_y0 h_u_cla32_and8997_h_u_cla32_and8995_y0
1 1
.subckt and_gate _a=h_u_cla32_and8997_h_u_cla32_and8996_y0 _b=h_u_cla32_and8997_h_u_cla32_and8995_y0 _y0=h_u_cla32_and8997_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and8998_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and8998_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and8998_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and8998_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and8998_y0
.names h_u_cla32_and8998_y0 h_u_cla32_and8999_h_u_cla32_and8998_y0
1 1
.names h_u_cla32_and8997_y0 h_u_cla32_and8999_h_u_cla32_and8997_y0
1 1
.subckt and_gate _a=h_u_cla32_and8999_h_u_cla32_and8998_y0 _b=h_u_cla32_and8999_h_u_cla32_and8997_y0 _y0=h_u_cla32_and8999_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and9000_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and9000_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and9000_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and9000_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and9000_y0
.names h_u_cla32_and9000_y0 h_u_cla32_and9001_h_u_cla32_and9000_y0
1 1
.names h_u_cla32_and8999_y0 h_u_cla32_and9001_h_u_cla32_and8999_y0
1 1
.subckt and_gate _a=h_u_cla32_and9001_h_u_cla32_and9000_y0 _b=h_u_cla32_and9001_h_u_cla32_and8999_y0 _y0=h_u_cla32_and9001_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and9002_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and9002_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and9002_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and9002_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and9002_y0
.names h_u_cla32_and9002_y0 h_u_cla32_and9003_h_u_cla32_and9002_y0
1 1
.names h_u_cla32_and9001_y0 h_u_cla32_and9003_h_u_cla32_and9001_y0
1 1
.subckt and_gate _a=h_u_cla32_and9003_h_u_cla32_and9002_y0 _b=h_u_cla32_and9003_h_u_cla32_and9001_y0 _y0=h_u_cla32_and9003_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and9004_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and9004_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and9004_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and9004_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and9004_y0
.names h_u_cla32_and9004_y0 h_u_cla32_and9005_h_u_cla32_and9004_y0
1 1
.names h_u_cla32_and9003_y0 h_u_cla32_and9005_h_u_cla32_and9003_y0
1 1
.subckt and_gate _a=h_u_cla32_and9005_h_u_cla32_and9004_y0 _b=h_u_cla32_and9005_h_u_cla32_and9003_y0 _y0=h_u_cla32_and9005_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and9006_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and9006_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and9006_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and9006_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and9006_y0
.names h_u_cla32_and9006_y0 h_u_cla32_and9007_h_u_cla32_and9006_y0
1 1
.names h_u_cla32_and9005_y0 h_u_cla32_and9007_h_u_cla32_and9005_y0
1 1
.subckt and_gate _a=h_u_cla32_and9007_h_u_cla32_and9006_y0 _b=h_u_cla32_and9007_h_u_cla32_and9005_y0 _y0=h_u_cla32_and9007_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and9008_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and9008_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and9008_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and9008_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and9008_y0
.names h_u_cla32_and9008_y0 h_u_cla32_and9009_h_u_cla32_and9008_y0
1 1
.names h_u_cla32_and9007_y0 h_u_cla32_and9009_h_u_cla32_and9007_y0
1 1
.subckt and_gate _a=h_u_cla32_and9009_h_u_cla32_and9008_y0 _b=h_u_cla32_and9009_h_u_cla32_and9007_y0 _y0=h_u_cla32_and9009_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and9010_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and9010_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and9010_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and9010_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and9010_y0
.names h_u_cla32_and9010_y0 h_u_cla32_and9011_h_u_cla32_and9010_y0
1 1
.names h_u_cla32_and9009_y0 h_u_cla32_and9011_h_u_cla32_and9009_y0
1 1
.subckt and_gate _a=h_u_cla32_and9011_h_u_cla32_and9010_y0 _b=h_u_cla32_and9011_h_u_cla32_and9009_y0 _y0=h_u_cla32_and9011_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and9012_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and9012_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and9012_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and9012_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and9012_y0
.names h_u_cla32_and9012_y0 h_u_cla32_and9013_h_u_cla32_and9012_y0
1 1
.names h_u_cla32_and9011_y0 h_u_cla32_and9013_h_u_cla32_and9011_y0
1 1
.subckt and_gate _a=h_u_cla32_and9013_h_u_cla32_and9012_y0 _b=h_u_cla32_and9013_h_u_cla32_and9011_y0 _y0=h_u_cla32_and9013_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and9014_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and9014_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and9014_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and9014_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and9014_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and9015_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and9015_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and9015_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and9015_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and9015_y0
.names h_u_cla32_and9015_y0 h_u_cla32_and9016_h_u_cla32_and9015_y0
1 1
.names h_u_cla32_and9014_y0 h_u_cla32_and9016_h_u_cla32_and9014_y0
1 1
.subckt and_gate _a=h_u_cla32_and9016_h_u_cla32_and9015_y0 _b=h_u_cla32_and9016_h_u_cla32_and9014_y0 _y0=h_u_cla32_and9016_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and9017_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and9017_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and9017_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and9017_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and9017_y0
.names h_u_cla32_and9017_y0 h_u_cla32_and9018_h_u_cla32_and9017_y0
1 1
.names h_u_cla32_and9016_y0 h_u_cla32_and9018_h_u_cla32_and9016_y0
1 1
.subckt and_gate _a=h_u_cla32_and9018_h_u_cla32_and9017_y0 _b=h_u_cla32_and9018_h_u_cla32_and9016_y0 _y0=h_u_cla32_and9018_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and9019_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and9019_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and9019_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and9019_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and9019_y0
.names h_u_cla32_and9019_y0 h_u_cla32_and9020_h_u_cla32_and9019_y0
1 1
.names h_u_cla32_and9018_y0 h_u_cla32_and9020_h_u_cla32_and9018_y0
1 1
.subckt and_gate _a=h_u_cla32_and9020_h_u_cla32_and9019_y0 _b=h_u_cla32_and9020_h_u_cla32_and9018_y0 _y0=h_u_cla32_and9020_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and9021_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and9021_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and9021_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and9021_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and9021_y0
.names h_u_cla32_and9021_y0 h_u_cla32_and9022_h_u_cla32_and9021_y0
1 1
.names h_u_cla32_and9020_y0 h_u_cla32_and9022_h_u_cla32_and9020_y0
1 1
.subckt and_gate _a=h_u_cla32_and9022_h_u_cla32_and9021_y0 _b=h_u_cla32_and9022_h_u_cla32_and9020_y0 _y0=h_u_cla32_and9022_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and9023_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and9023_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and9023_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and9023_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and9023_y0
.names h_u_cla32_and9023_y0 h_u_cla32_and9024_h_u_cla32_and9023_y0
1 1
.names h_u_cla32_and9022_y0 h_u_cla32_and9024_h_u_cla32_and9022_y0
1 1
.subckt and_gate _a=h_u_cla32_and9024_h_u_cla32_and9023_y0 _b=h_u_cla32_and9024_h_u_cla32_and9022_y0 _y0=h_u_cla32_and9024_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and9025_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and9025_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and9025_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and9025_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and9025_y0
.names h_u_cla32_and9025_y0 h_u_cla32_and9026_h_u_cla32_and9025_y0
1 1
.names h_u_cla32_and9024_y0 h_u_cla32_and9026_h_u_cla32_and9024_y0
1 1
.subckt and_gate _a=h_u_cla32_and9026_h_u_cla32_and9025_y0 _b=h_u_cla32_and9026_h_u_cla32_and9024_y0 _y0=h_u_cla32_and9026_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and9027_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and9027_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and9027_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and9027_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and9027_y0
.names h_u_cla32_and9027_y0 h_u_cla32_and9028_h_u_cla32_and9027_y0
1 1
.names h_u_cla32_and9026_y0 h_u_cla32_and9028_h_u_cla32_and9026_y0
1 1
.subckt and_gate _a=h_u_cla32_and9028_h_u_cla32_and9027_y0 _b=h_u_cla32_and9028_h_u_cla32_and9026_y0 _y0=h_u_cla32_and9028_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and9029_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and9029_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and9029_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and9029_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and9029_y0
.names h_u_cla32_and9029_y0 h_u_cla32_and9030_h_u_cla32_and9029_y0
1 1
.names h_u_cla32_and9028_y0 h_u_cla32_and9030_h_u_cla32_and9028_y0
1 1
.subckt and_gate _a=h_u_cla32_and9030_h_u_cla32_and9029_y0 _b=h_u_cla32_and9030_h_u_cla32_and9028_y0 _y0=h_u_cla32_and9030_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and9031_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and9031_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and9031_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and9031_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and9031_y0
.names h_u_cla32_and9031_y0 h_u_cla32_and9032_h_u_cla32_and9031_y0
1 1
.names h_u_cla32_and9030_y0 h_u_cla32_and9032_h_u_cla32_and9030_y0
1 1
.subckt and_gate _a=h_u_cla32_and9032_h_u_cla32_and9031_y0 _b=h_u_cla32_and9032_h_u_cla32_and9030_y0 _y0=h_u_cla32_and9032_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and9033_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and9033_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and9033_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and9033_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and9033_y0
.names h_u_cla32_and9033_y0 h_u_cla32_and9034_h_u_cla32_and9033_y0
1 1
.names h_u_cla32_and9032_y0 h_u_cla32_and9034_h_u_cla32_and9032_y0
1 1
.subckt and_gate _a=h_u_cla32_and9034_h_u_cla32_and9033_y0 _b=h_u_cla32_and9034_h_u_cla32_and9032_y0 _y0=h_u_cla32_and9034_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and9035_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and9035_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and9035_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and9035_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and9035_y0
.names h_u_cla32_and9035_y0 h_u_cla32_and9036_h_u_cla32_and9035_y0
1 1
.names h_u_cla32_and9034_y0 h_u_cla32_and9036_h_u_cla32_and9034_y0
1 1
.subckt and_gate _a=h_u_cla32_and9036_h_u_cla32_and9035_y0 _b=h_u_cla32_and9036_h_u_cla32_and9034_y0 _y0=h_u_cla32_and9036_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and9037_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and9037_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and9037_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and9037_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and9037_y0
.names h_u_cla32_and9037_y0 h_u_cla32_and9038_h_u_cla32_and9037_y0
1 1
.names h_u_cla32_and9036_y0 h_u_cla32_and9038_h_u_cla32_and9036_y0
1 1
.subckt and_gate _a=h_u_cla32_and9038_h_u_cla32_and9037_y0 _b=h_u_cla32_and9038_h_u_cla32_and9036_y0 _y0=h_u_cla32_and9038_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and9039_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and9039_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and9039_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and9039_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and9039_y0
.names h_u_cla32_and9039_y0 h_u_cla32_and9040_h_u_cla32_and9039_y0
1 1
.names h_u_cla32_and9038_y0 h_u_cla32_and9040_h_u_cla32_and9038_y0
1 1
.subckt and_gate _a=h_u_cla32_and9040_h_u_cla32_and9039_y0 _b=h_u_cla32_and9040_h_u_cla32_and9038_y0 _y0=h_u_cla32_and9040_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and9041_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and9041_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and9041_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and9041_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and9041_y0
.names h_u_cla32_and9041_y0 h_u_cla32_and9042_h_u_cla32_and9041_y0
1 1
.names h_u_cla32_and9040_y0 h_u_cla32_and9042_h_u_cla32_and9040_y0
1 1
.subckt and_gate _a=h_u_cla32_and9042_h_u_cla32_and9041_y0 _b=h_u_cla32_and9042_h_u_cla32_and9040_y0 _y0=h_u_cla32_and9042_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and9043_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and9043_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and9043_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and9043_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and9043_y0
.names h_u_cla32_and9043_y0 h_u_cla32_and9044_h_u_cla32_and9043_y0
1 1
.names h_u_cla32_and9042_y0 h_u_cla32_and9044_h_u_cla32_and9042_y0
1 1
.subckt and_gate _a=h_u_cla32_and9044_h_u_cla32_and9043_y0 _b=h_u_cla32_and9044_h_u_cla32_and9042_y0 _y0=h_u_cla32_and9044_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and9045_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and9045_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and9045_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and9045_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and9045_y0
.names h_u_cla32_and9045_y0 h_u_cla32_and9046_h_u_cla32_and9045_y0
1 1
.names h_u_cla32_and9044_y0 h_u_cla32_and9046_h_u_cla32_and9044_y0
1 1
.subckt and_gate _a=h_u_cla32_and9046_h_u_cla32_and9045_y0 _b=h_u_cla32_and9046_h_u_cla32_and9044_y0 _y0=h_u_cla32_and9046_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and9047_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and9047_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and9047_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and9047_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and9047_y0
.names h_u_cla32_and9047_y0 h_u_cla32_and9048_h_u_cla32_and9047_y0
1 1
.names h_u_cla32_and9046_y0 h_u_cla32_and9048_h_u_cla32_and9046_y0
1 1
.subckt and_gate _a=h_u_cla32_and9048_h_u_cla32_and9047_y0 _b=h_u_cla32_and9048_h_u_cla32_and9046_y0 _y0=h_u_cla32_and9048_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and9049_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and9049_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and9049_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and9049_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and9049_y0
.names h_u_cla32_and9049_y0 h_u_cla32_and9050_h_u_cla32_and9049_y0
1 1
.names h_u_cla32_and9048_y0 h_u_cla32_and9050_h_u_cla32_and9048_y0
1 1
.subckt and_gate _a=h_u_cla32_and9050_h_u_cla32_and9049_y0 _b=h_u_cla32_and9050_h_u_cla32_and9048_y0 _y0=h_u_cla32_and9050_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and9051_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and9051_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and9051_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and9051_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and9051_y0
.names h_u_cla32_and9051_y0 h_u_cla32_and9052_h_u_cla32_and9051_y0
1 1
.names h_u_cla32_and9050_y0 h_u_cla32_and9052_h_u_cla32_and9050_y0
1 1
.subckt and_gate _a=h_u_cla32_and9052_h_u_cla32_and9051_y0 _b=h_u_cla32_and9052_h_u_cla32_and9050_y0 _y0=h_u_cla32_and9052_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and9053_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and9053_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and9053_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and9053_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and9053_y0
.names h_u_cla32_and9053_y0 h_u_cla32_and9054_h_u_cla32_and9053_y0
1 1
.names h_u_cla32_and9052_y0 h_u_cla32_and9054_h_u_cla32_and9052_y0
1 1
.subckt and_gate _a=h_u_cla32_and9054_h_u_cla32_and9053_y0 _b=h_u_cla32_and9054_h_u_cla32_and9052_y0 _y0=h_u_cla32_and9054_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and9055_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and9055_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and9055_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and9055_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and9055_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and9056_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and9056_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and9056_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and9056_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and9056_y0
.names h_u_cla32_and9056_y0 h_u_cla32_and9057_h_u_cla32_and9056_y0
1 1
.names h_u_cla32_and9055_y0 h_u_cla32_and9057_h_u_cla32_and9055_y0
1 1
.subckt and_gate _a=h_u_cla32_and9057_h_u_cla32_and9056_y0 _b=h_u_cla32_and9057_h_u_cla32_and9055_y0 _y0=h_u_cla32_and9057_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and9058_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and9058_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and9058_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and9058_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and9058_y0
.names h_u_cla32_and9058_y0 h_u_cla32_and9059_h_u_cla32_and9058_y0
1 1
.names h_u_cla32_and9057_y0 h_u_cla32_and9059_h_u_cla32_and9057_y0
1 1
.subckt and_gate _a=h_u_cla32_and9059_h_u_cla32_and9058_y0 _b=h_u_cla32_and9059_h_u_cla32_and9057_y0 _y0=h_u_cla32_and9059_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and9060_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and9060_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and9060_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and9060_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and9060_y0
.names h_u_cla32_and9060_y0 h_u_cla32_and9061_h_u_cla32_and9060_y0
1 1
.names h_u_cla32_and9059_y0 h_u_cla32_and9061_h_u_cla32_and9059_y0
1 1
.subckt and_gate _a=h_u_cla32_and9061_h_u_cla32_and9060_y0 _b=h_u_cla32_and9061_h_u_cla32_and9059_y0 _y0=h_u_cla32_and9061_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and9062_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and9062_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and9062_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and9062_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and9062_y0
.names h_u_cla32_and9062_y0 h_u_cla32_and9063_h_u_cla32_and9062_y0
1 1
.names h_u_cla32_and9061_y0 h_u_cla32_and9063_h_u_cla32_and9061_y0
1 1
.subckt and_gate _a=h_u_cla32_and9063_h_u_cla32_and9062_y0 _b=h_u_cla32_and9063_h_u_cla32_and9061_y0 _y0=h_u_cla32_and9063_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and9064_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and9064_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and9064_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and9064_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and9064_y0
.names h_u_cla32_and9064_y0 h_u_cla32_and9065_h_u_cla32_and9064_y0
1 1
.names h_u_cla32_and9063_y0 h_u_cla32_and9065_h_u_cla32_and9063_y0
1 1
.subckt and_gate _a=h_u_cla32_and9065_h_u_cla32_and9064_y0 _b=h_u_cla32_and9065_h_u_cla32_and9063_y0 _y0=h_u_cla32_and9065_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and9066_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and9066_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and9066_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and9066_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and9066_y0
.names h_u_cla32_and9066_y0 h_u_cla32_and9067_h_u_cla32_and9066_y0
1 1
.names h_u_cla32_and9065_y0 h_u_cla32_and9067_h_u_cla32_and9065_y0
1 1
.subckt and_gate _a=h_u_cla32_and9067_h_u_cla32_and9066_y0 _b=h_u_cla32_and9067_h_u_cla32_and9065_y0 _y0=h_u_cla32_and9067_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and9068_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and9068_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and9068_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and9068_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and9068_y0
.names h_u_cla32_and9068_y0 h_u_cla32_and9069_h_u_cla32_and9068_y0
1 1
.names h_u_cla32_and9067_y0 h_u_cla32_and9069_h_u_cla32_and9067_y0
1 1
.subckt and_gate _a=h_u_cla32_and9069_h_u_cla32_and9068_y0 _b=h_u_cla32_and9069_h_u_cla32_and9067_y0 _y0=h_u_cla32_and9069_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and9070_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and9070_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and9070_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and9070_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and9070_y0
.names h_u_cla32_and9070_y0 h_u_cla32_and9071_h_u_cla32_and9070_y0
1 1
.names h_u_cla32_and9069_y0 h_u_cla32_and9071_h_u_cla32_and9069_y0
1 1
.subckt and_gate _a=h_u_cla32_and9071_h_u_cla32_and9070_y0 _b=h_u_cla32_and9071_h_u_cla32_and9069_y0 _y0=h_u_cla32_and9071_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and9072_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and9072_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and9072_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and9072_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and9072_y0
.names h_u_cla32_and9072_y0 h_u_cla32_and9073_h_u_cla32_and9072_y0
1 1
.names h_u_cla32_and9071_y0 h_u_cla32_and9073_h_u_cla32_and9071_y0
1 1
.subckt and_gate _a=h_u_cla32_and9073_h_u_cla32_and9072_y0 _b=h_u_cla32_and9073_h_u_cla32_and9071_y0 _y0=h_u_cla32_and9073_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and9074_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and9074_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and9074_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and9074_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and9074_y0
.names h_u_cla32_and9074_y0 h_u_cla32_and9075_h_u_cla32_and9074_y0
1 1
.names h_u_cla32_and9073_y0 h_u_cla32_and9075_h_u_cla32_and9073_y0
1 1
.subckt and_gate _a=h_u_cla32_and9075_h_u_cla32_and9074_y0 _b=h_u_cla32_and9075_h_u_cla32_and9073_y0 _y0=h_u_cla32_and9075_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and9076_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and9076_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and9076_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and9076_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and9076_y0
.names h_u_cla32_and9076_y0 h_u_cla32_and9077_h_u_cla32_and9076_y0
1 1
.names h_u_cla32_and9075_y0 h_u_cla32_and9077_h_u_cla32_and9075_y0
1 1
.subckt and_gate _a=h_u_cla32_and9077_h_u_cla32_and9076_y0 _b=h_u_cla32_and9077_h_u_cla32_and9075_y0 _y0=h_u_cla32_and9077_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and9078_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and9078_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and9078_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and9078_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and9078_y0
.names h_u_cla32_and9078_y0 h_u_cla32_and9079_h_u_cla32_and9078_y0
1 1
.names h_u_cla32_and9077_y0 h_u_cla32_and9079_h_u_cla32_and9077_y0
1 1
.subckt and_gate _a=h_u_cla32_and9079_h_u_cla32_and9078_y0 _b=h_u_cla32_and9079_h_u_cla32_and9077_y0 _y0=h_u_cla32_and9079_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and9080_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and9080_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and9080_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and9080_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and9080_y0
.names h_u_cla32_and9080_y0 h_u_cla32_and9081_h_u_cla32_and9080_y0
1 1
.names h_u_cla32_and9079_y0 h_u_cla32_and9081_h_u_cla32_and9079_y0
1 1
.subckt and_gate _a=h_u_cla32_and9081_h_u_cla32_and9080_y0 _b=h_u_cla32_and9081_h_u_cla32_and9079_y0 _y0=h_u_cla32_and9081_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and9082_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and9082_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and9082_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and9082_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and9082_y0
.names h_u_cla32_and9082_y0 h_u_cla32_and9083_h_u_cla32_and9082_y0
1 1
.names h_u_cla32_and9081_y0 h_u_cla32_and9083_h_u_cla32_and9081_y0
1 1
.subckt and_gate _a=h_u_cla32_and9083_h_u_cla32_and9082_y0 _b=h_u_cla32_and9083_h_u_cla32_and9081_y0 _y0=h_u_cla32_and9083_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and9084_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and9084_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and9084_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and9084_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and9084_y0
.names h_u_cla32_and9084_y0 h_u_cla32_and9085_h_u_cla32_and9084_y0
1 1
.names h_u_cla32_and9083_y0 h_u_cla32_and9085_h_u_cla32_and9083_y0
1 1
.subckt and_gate _a=h_u_cla32_and9085_h_u_cla32_and9084_y0 _b=h_u_cla32_and9085_h_u_cla32_and9083_y0 _y0=h_u_cla32_and9085_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and9086_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and9086_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and9086_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and9086_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and9086_y0
.names h_u_cla32_and9086_y0 h_u_cla32_and9087_h_u_cla32_and9086_y0
1 1
.names h_u_cla32_and9085_y0 h_u_cla32_and9087_h_u_cla32_and9085_y0
1 1
.subckt and_gate _a=h_u_cla32_and9087_h_u_cla32_and9086_y0 _b=h_u_cla32_and9087_h_u_cla32_and9085_y0 _y0=h_u_cla32_and9087_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and9088_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and9088_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and9088_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and9088_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and9088_y0
.names h_u_cla32_and9088_y0 h_u_cla32_and9089_h_u_cla32_and9088_y0
1 1
.names h_u_cla32_and9087_y0 h_u_cla32_and9089_h_u_cla32_and9087_y0
1 1
.subckt and_gate _a=h_u_cla32_and9089_h_u_cla32_and9088_y0 _b=h_u_cla32_and9089_h_u_cla32_and9087_y0 _y0=h_u_cla32_and9089_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and9090_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and9090_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and9090_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and9090_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and9090_y0
.names h_u_cla32_and9090_y0 h_u_cla32_and9091_h_u_cla32_and9090_y0
1 1
.names h_u_cla32_and9089_y0 h_u_cla32_and9091_h_u_cla32_and9089_y0
1 1
.subckt and_gate _a=h_u_cla32_and9091_h_u_cla32_and9090_y0 _b=h_u_cla32_and9091_h_u_cla32_and9089_y0 _y0=h_u_cla32_and9091_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and9092_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and9092_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and9092_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and9092_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and9092_y0
.names h_u_cla32_and9092_y0 h_u_cla32_and9093_h_u_cla32_and9092_y0
1 1
.names h_u_cla32_and9091_y0 h_u_cla32_and9093_h_u_cla32_and9091_y0
1 1
.subckt and_gate _a=h_u_cla32_and9093_h_u_cla32_and9092_y0 _b=h_u_cla32_and9093_h_u_cla32_and9091_y0 _y0=h_u_cla32_and9093_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and9094_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and9094_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and9094_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and9094_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and9094_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and9095_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and9095_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and9095_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and9095_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and9095_y0
.names h_u_cla32_and9095_y0 h_u_cla32_and9096_h_u_cla32_and9095_y0
1 1
.names h_u_cla32_and9094_y0 h_u_cla32_and9096_h_u_cla32_and9094_y0
1 1
.subckt and_gate _a=h_u_cla32_and9096_h_u_cla32_and9095_y0 _b=h_u_cla32_and9096_h_u_cla32_and9094_y0 _y0=h_u_cla32_and9096_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and9097_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and9097_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and9097_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and9097_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and9097_y0
.names h_u_cla32_and9097_y0 h_u_cla32_and9098_h_u_cla32_and9097_y0
1 1
.names h_u_cla32_and9096_y0 h_u_cla32_and9098_h_u_cla32_and9096_y0
1 1
.subckt and_gate _a=h_u_cla32_and9098_h_u_cla32_and9097_y0 _b=h_u_cla32_and9098_h_u_cla32_and9096_y0 _y0=h_u_cla32_and9098_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and9099_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and9099_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and9099_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and9099_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and9099_y0
.names h_u_cla32_and9099_y0 h_u_cla32_and9100_h_u_cla32_and9099_y0
1 1
.names h_u_cla32_and9098_y0 h_u_cla32_and9100_h_u_cla32_and9098_y0
1 1
.subckt and_gate _a=h_u_cla32_and9100_h_u_cla32_and9099_y0 _b=h_u_cla32_and9100_h_u_cla32_and9098_y0 _y0=h_u_cla32_and9100_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and9101_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and9101_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and9101_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and9101_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and9101_y0
.names h_u_cla32_and9101_y0 h_u_cla32_and9102_h_u_cla32_and9101_y0
1 1
.names h_u_cla32_and9100_y0 h_u_cla32_and9102_h_u_cla32_and9100_y0
1 1
.subckt and_gate _a=h_u_cla32_and9102_h_u_cla32_and9101_y0 _b=h_u_cla32_and9102_h_u_cla32_and9100_y0 _y0=h_u_cla32_and9102_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and9103_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and9103_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and9103_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and9103_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and9103_y0
.names h_u_cla32_and9103_y0 h_u_cla32_and9104_h_u_cla32_and9103_y0
1 1
.names h_u_cla32_and9102_y0 h_u_cla32_and9104_h_u_cla32_and9102_y0
1 1
.subckt and_gate _a=h_u_cla32_and9104_h_u_cla32_and9103_y0 _b=h_u_cla32_and9104_h_u_cla32_and9102_y0 _y0=h_u_cla32_and9104_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and9105_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and9105_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and9105_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and9105_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and9105_y0
.names h_u_cla32_and9105_y0 h_u_cla32_and9106_h_u_cla32_and9105_y0
1 1
.names h_u_cla32_and9104_y0 h_u_cla32_and9106_h_u_cla32_and9104_y0
1 1
.subckt and_gate _a=h_u_cla32_and9106_h_u_cla32_and9105_y0 _b=h_u_cla32_and9106_h_u_cla32_and9104_y0 _y0=h_u_cla32_and9106_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and9107_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and9107_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and9107_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and9107_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and9107_y0
.names h_u_cla32_and9107_y0 h_u_cla32_and9108_h_u_cla32_and9107_y0
1 1
.names h_u_cla32_and9106_y0 h_u_cla32_and9108_h_u_cla32_and9106_y0
1 1
.subckt and_gate _a=h_u_cla32_and9108_h_u_cla32_and9107_y0 _b=h_u_cla32_and9108_h_u_cla32_and9106_y0 _y0=h_u_cla32_and9108_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and9109_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and9109_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and9109_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and9109_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and9109_y0
.names h_u_cla32_and9109_y0 h_u_cla32_and9110_h_u_cla32_and9109_y0
1 1
.names h_u_cla32_and9108_y0 h_u_cla32_and9110_h_u_cla32_and9108_y0
1 1
.subckt and_gate _a=h_u_cla32_and9110_h_u_cla32_and9109_y0 _b=h_u_cla32_and9110_h_u_cla32_and9108_y0 _y0=h_u_cla32_and9110_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and9111_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and9111_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and9111_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and9111_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and9111_y0
.names h_u_cla32_and9111_y0 h_u_cla32_and9112_h_u_cla32_and9111_y0
1 1
.names h_u_cla32_and9110_y0 h_u_cla32_and9112_h_u_cla32_and9110_y0
1 1
.subckt and_gate _a=h_u_cla32_and9112_h_u_cla32_and9111_y0 _b=h_u_cla32_and9112_h_u_cla32_and9110_y0 _y0=h_u_cla32_and9112_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and9113_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and9113_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and9113_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and9113_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and9113_y0
.names h_u_cla32_and9113_y0 h_u_cla32_and9114_h_u_cla32_and9113_y0
1 1
.names h_u_cla32_and9112_y0 h_u_cla32_and9114_h_u_cla32_and9112_y0
1 1
.subckt and_gate _a=h_u_cla32_and9114_h_u_cla32_and9113_y0 _b=h_u_cla32_and9114_h_u_cla32_and9112_y0 _y0=h_u_cla32_and9114_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and9115_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and9115_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and9115_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and9115_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and9115_y0
.names h_u_cla32_and9115_y0 h_u_cla32_and9116_h_u_cla32_and9115_y0
1 1
.names h_u_cla32_and9114_y0 h_u_cla32_and9116_h_u_cla32_and9114_y0
1 1
.subckt and_gate _a=h_u_cla32_and9116_h_u_cla32_and9115_y0 _b=h_u_cla32_and9116_h_u_cla32_and9114_y0 _y0=h_u_cla32_and9116_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and9117_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and9117_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and9117_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and9117_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and9117_y0
.names h_u_cla32_and9117_y0 h_u_cla32_and9118_h_u_cla32_and9117_y0
1 1
.names h_u_cla32_and9116_y0 h_u_cla32_and9118_h_u_cla32_and9116_y0
1 1
.subckt and_gate _a=h_u_cla32_and9118_h_u_cla32_and9117_y0 _b=h_u_cla32_and9118_h_u_cla32_and9116_y0 _y0=h_u_cla32_and9118_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and9119_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and9119_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and9119_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and9119_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and9119_y0
.names h_u_cla32_and9119_y0 h_u_cla32_and9120_h_u_cla32_and9119_y0
1 1
.names h_u_cla32_and9118_y0 h_u_cla32_and9120_h_u_cla32_and9118_y0
1 1
.subckt and_gate _a=h_u_cla32_and9120_h_u_cla32_and9119_y0 _b=h_u_cla32_and9120_h_u_cla32_and9118_y0 _y0=h_u_cla32_and9120_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and9121_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and9121_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and9121_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and9121_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and9121_y0
.names h_u_cla32_and9121_y0 h_u_cla32_and9122_h_u_cla32_and9121_y0
1 1
.names h_u_cla32_and9120_y0 h_u_cla32_and9122_h_u_cla32_and9120_y0
1 1
.subckt and_gate _a=h_u_cla32_and9122_h_u_cla32_and9121_y0 _b=h_u_cla32_and9122_h_u_cla32_and9120_y0 _y0=h_u_cla32_and9122_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and9123_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and9123_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and9123_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and9123_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and9123_y0
.names h_u_cla32_and9123_y0 h_u_cla32_and9124_h_u_cla32_and9123_y0
1 1
.names h_u_cla32_and9122_y0 h_u_cla32_and9124_h_u_cla32_and9122_y0
1 1
.subckt and_gate _a=h_u_cla32_and9124_h_u_cla32_and9123_y0 _b=h_u_cla32_and9124_h_u_cla32_and9122_y0 _y0=h_u_cla32_and9124_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and9125_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and9125_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and9125_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and9125_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and9125_y0
.names h_u_cla32_and9125_y0 h_u_cla32_and9126_h_u_cla32_and9125_y0
1 1
.names h_u_cla32_and9124_y0 h_u_cla32_and9126_h_u_cla32_and9124_y0
1 1
.subckt and_gate _a=h_u_cla32_and9126_h_u_cla32_and9125_y0 _b=h_u_cla32_and9126_h_u_cla32_and9124_y0 _y0=h_u_cla32_and9126_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and9127_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and9127_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and9127_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and9127_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and9127_y0
.names h_u_cla32_and9127_y0 h_u_cla32_and9128_h_u_cla32_and9127_y0
1 1
.names h_u_cla32_and9126_y0 h_u_cla32_and9128_h_u_cla32_and9126_y0
1 1
.subckt and_gate _a=h_u_cla32_and9128_h_u_cla32_and9127_y0 _b=h_u_cla32_and9128_h_u_cla32_and9126_y0 _y0=h_u_cla32_and9128_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and9129_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and9129_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and9129_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and9129_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and9129_y0
.names h_u_cla32_and9129_y0 h_u_cla32_and9130_h_u_cla32_and9129_y0
1 1
.names h_u_cla32_and9128_y0 h_u_cla32_and9130_h_u_cla32_and9128_y0
1 1
.subckt and_gate _a=h_u_cla32_and9130_h_u_cla32_and9129_y0 _b=h_u_cla32_and9130_h_u_cla32_and9128_y0 _y0=h_u_cla32_and9130_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and9131_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and9131_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and9131_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and9131_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and9131_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and9132_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and9132_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and9132_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and9132_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and9132_y0
.names h_u_cla32_and9132_y0 h_u_cla32_and9133_h_u_cla32_and9132_y0
1 1
.names h_u_cla32_and9131_y0 h_u_cla32_and9133_h_u_cla32_and9131_y0
1 1
.subckt and_gate _a=h_u_cla32_and9133_h_u_cla32_and9132_y0 _b=h_u_cla32_and9133_h_u_cla32_and9131_y0 _y0=h_u_cla32_and9133_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and9134_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and9134_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and9134_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and9134_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and9134_y0
.names h_u_cla32_and9134_y0 h_u_cla32_and9135_h_u_cla32_and9134_y0
1 1
.names h_u_cla32_and9133_y0 h_u_cla32_and9135_h_u_cla32_and9133_y0
1 1
.subckt and_gate _a=h_u_cla32_and9135_h_u_cla32_and9134_y0 _b=h_u_cla32_and9135_h_u_cla32_and9133_y0 _y0=h_u_cla32_and9135_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and9136_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and9136_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and9136_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and9136_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and9136_y0
.names h_u_cla32_and9136_y0 h_u_cla32_and9137_h_u_cla32_and9136_y0
1 1
.names h_u_cla32_and9135_y0 h_u_cla32_and9137_h_u_cla32_and9135_y0
1 1
.subckt and_gate _a=h_u_cla32_and9137_h_u_cla32_and9136_y0 _b=h_u_cla32_and9137_h_u_cla32_and9135_y0 _y0=h_u_cla32_and9137_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and9138_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and9138_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and9138_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and9138_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and9138_y0
.names h_u_cla32_and9138_y0 h_u_cla32_and9139_h_u_cla32_and9138_y0
1 1
.names h_u_cla32_and9137_y0 h_u_cla32_and9139_h_u_cla32_and9137_y0
1 1
.subckt and_gate _a=h_u_cla32_and9139_h_u_cla32_and9138_y0 _b=h_u_cla32_and9139_h_u_cla32_and9137_y0 _y0=h_u_cla32_and9139_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and9140_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and9140_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and9140_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and9140_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and9140_y0
.names h_u_cla32_and9140_y0 h_u_cla32_and9141_h_u_cla32_and9140_y0
1 1
.names h_u_cla32_and9139_y0 h_u_cla32_and9141_h_u_cla32_and9139_y0
1 1
.subckt and_gate _a=h_u_cla32_and9141_h_u_cla32_and9140_y0 _b=h_u_cla32_and9141_h_u_cla32_and9139_y0 _y0=h_u_cla32_and9141_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and9142_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and9142_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and9142_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and9142_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and9142_y0
.names h_u_cla32_and9142_y0 h_u_cla32_and9143_h_u_cla32_and9142_y0
1 1
.names h_u_cla32_and9141_y0 h_u_cla32_and9143_h_u_cla32_and9141_y0
1 1
.subckt and_gate _a=h_u_cla32_and9143_h_u_cla32_and9142_y0 _b=h_u_cla32_and9143_h_u_cla32_and9141_y0 _y0=h_u_cla32_and9143_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and9144_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and9144_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and9144_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and9144_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and9144_y0
.names h_u_cla32_and9144_y0 h_u_cla32_and9145_h_u_cla32_and9144_y0
1 1
.names h_u_cla32_and9143_y0 h_u_cla32_and9145_h_u_cla32_and9143_y0
1 1
.subckt and_gate _a=h_u_cla32_and9145_h_u_cla32_and9144_y0 _b=h_u_cla32_and9145_h_u_cla32_and9143_y0 _y0=h_u_cla32_and9145_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and9146_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and9146_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and9146_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and9146_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and9146_y0
.names h_u_cla32_and9146_y0 h_u_cla32_and9147_h_u_cla32_and9146_y0
1 1
.names h_u_cla32_and9145_y0 h_u_cla32_and9147_h_u_cla32_and9145_y0
1 1
.subckt and_gate _a=h_u_cla32_and9147_h_u_cla32_and9146_y0 _b=h_u_cla32_and9147_h_u_cla32_and9145_y0 _y0=h_u_cla32_and9147_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and9148_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and9148_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and9148_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and9148_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and9148_y0
.names h_u_cla32_and9148_y0 h_u_cla32_and9149_h_u_cla32_and9148_y0
1 1
.names h_u_cla32_and9147_y0 h_u_cla32_and9149_h_u_cla32_and9147_y0
1 1
.subckt and_gate _a=h_u_cla32_and9149_h_u_cla32_and9148_y0 _b=h_u_cla32_and9149_h_u_cla32_and9147_y0 _y0=h_u_cla32_and9149_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and9150_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and9150_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and9150_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and9150_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and9150_y0
.names h_u_cla32_and9150_y0 h_u_cla32_and9151_h_u_cla32_and9150_y0
1 1
.names h_u_cla32_and9149_y0 h_u_cla32_and9151_h_u_cla32_and9149_y0
1 1
.subckt and_gate _a=h_u_cla32_and9151_h_u_cla32_and9150_y0 _b=h_u_cla32_and9151_h_u_cla32_and9149_y0 _y0=h_u_cla32_and9151_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and9152_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and9152_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and9152_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and9152_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and9152_y0
.names h_u_cla32_and9152_y0 h_u_cla32_and9153_h_u_cla32_and9152_y0
1 1
.names h_u_cla32_and9151_y0 h_u_cla32_and9153_h_u_cla32_and9151_y0
1 1
.subckt and_gate _a=h_u_cla32_and9153_h_u_cla32_and9152_y0 _b=h_u_cla32_and9153_h_u_cla32_and9151_y0 _y0=h_u_cla32_and9153_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and9154_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and9154_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and9154_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and9154_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and9154_y0
.names h_u_cla32_and9154_y0 h_u_cla32_and9155_h_u_cla32_and9154_y0
1 1
.names h_u_cla32_and9153_y0 h_u_cla32_and9155_h_u_cla32_and9153_y0
1 1
.subckt and_gate _a=h_u_cla32_and9155_h_u_cla32_and9154_y0 _b=h_u_cla32_and9155_h_u_cla32_and9153_y0 _y0=h_u_cla32_and9155_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and9156_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and9156_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and9156_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and9156_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and9156_y0
.names h_u_cla32_and9156_y0 h_u_cla32_and9157_h_u_cla32_and9156_y0
1 1
.names h_u_cla32_and9155_y0 h_u_cla32_and9157_h_u_cla32_and9155_y0
1 1
.subckt and_gate _a=h_u_cla32_and9157_h_u_cla32_and9156_y0 _b=h_u_cla32_and9157_h_u_cla32_and9155_y0 _y0=h_u_cla32_and9157_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and9158_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and9158_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and9158_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and9158_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and9158_y0
.names h_u_cla32_and9158_y0 h_u_cla32_and9159_h_u_cla32_and9158_y0
1 1
.names h_u_cla32_and9157_y0 h_u_cla32_and9159_h_u_cla32_and9157_y0
1 1
.subckt and_gate _a=h_u_cla32_and9159_h_u_cla32_and9158_y0 _b=h_u_cla32_and9159_h_u_cla32_and9157_y0 _y0=h_u_cla32_and9159_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and9160_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and9160_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and9160_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and9160_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and9160_y0
.names h_u_cla32_and9160_y0 h_u_cla32_and9161_h_u_cla32_and9160_y0
1 1
.names h_u_cla32_and9159_y0 h_u_cla32_and9161_h_u_cla32_and9159_y0
1 1
.subckt and_gate _a=h_u_cla32_and9161_h_u_cla32_and9160_y0 _b=h_u_cla32_and9161_h_u_cla32_and9159_y0 _y0=h_u_cla32_and9161_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and9162_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and9162_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and9162_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and9162_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and9162_y0
.names h_u_cla32_and9162_y0 h_u_cla32_and9163_h_u_cla32_and9162_y0
1 1
.names h_u_cla32_and9161_y0 h_u_cla32_and9163_h_u_cla32_and9161_y0
1 1
.subckt and_gate _a=h_u_cla32_and9163_h_u_cla32_and9162_y0 _b=h_u_cla32_and9163_h_u_cla32_and9161_y0 _y0=h_u_cla32_and9163_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and9164_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and9164_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and9164_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and9164_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and9164_y0
.names h_u_cla32_and9164_y0 h_u_cla32_and9165_h_u_cla32_and9164_y0
1 1
.names h_u_cla32_and9163_y0 h_u_cla32_and9165_h_u_cla32_and9163_y0
1 1
.subckt and_gate _a=h_u_cla32_and9165_h_u_cla32_and9164_y0 _b=h_u_cla32_and9165_h_u_cla32_and9163_y0 _y0=h_u_cla32_and9165_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and9166_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and9166_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and9166_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and9166_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and9166_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and9167_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and9167_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and9167_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and9167_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and9167_y0
.names h_u_cla32_and9167_y0 h_u_cla32_and9168_h_u_cla32_and9167_y0
1 1
.names h_u_cla32_and9166_y0 h_u_cla32_and9168_h_u_cla32_and9166_y0
1 1
.subckt and_gate _a=h_u_cla32_and9168_h_u_cla32_and9167_y0 _b=h_u_cla32_and9168_h_u_cla32_and9166_y0 _y0=h_u_cla32_and9168_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and9169_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and9169_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and9169_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and9169_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and9169_y0
.names h_u_cla32_and9169_y0 h_u_cla32_and9170_h_u_cla32_and9169_y0
1 1
.names h_u_cla32_and9168_y0 h_u_cla32_and9170_h_u_cla32_and9168_y0
1 1
.subckt and_gate _a=h_u_cla32_and9170_h_u_cla32_and9169_y0 _b=h_u_cla32_and9170_h_u_cla32_and9168_y0 _y0=h_u_cla32_and9170_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and9171_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and9171_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and9171_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and9171_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and9171_y0
.names h_u_cla32_and9171_y0 h_u_cla32_and9172_h_u_cla32_and9171_y0
1 1
.names h_u_cla32_and9170_y0 h_u_cla32_and9172_h_u_cla32_and9170_y0
1 1
.subckt and_gate _a=h_u_cla32_and9172_h_u_cla32_and9171_y0 _b=h_u_cla32_and9172_h_u_cla32_and9170_y0 _y0=h_u_cla32_and9172_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and9173_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and9173_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and9173_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and9173_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and9173_y0
.names h_u_cla32_and9173_y0 h_u_cla32_and9174_h_u_cla32_and9173_y0
1 1
.names h_u_cla32_and9172_y0 h_u_cla32_and9174_h_u_cla32_and9172_y0
1 1
.subckt and_gate _a=h_u_cla32_and9174_h_u_cla32_and9173_y0 _b=h_u_cla32_and9174_h_u_cla32_and9172_y0 _y0=h_u_cla32_and9174_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and9175_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and9175_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and9175_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and9175_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and9175_y0
.names h_u_cla32_and9175_y0 h_u_cla32_and9176_h_u_cla32_and9175_y0
1 1
.names h_u_cla32_and9174_y0 h_u_cla32_and9176_h_u_cla32_and9174_y0
1 1
.subckt and_gate _a=h_u_cla32_and9176_h_u_cla32_and9175_y0 _b=h_u_cla32_and9176_h_u_cla32_and9174_y0 _y0=h_u_cla32_and9176_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and9177_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and9177_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and9177_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and9177_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and9177_y0
.names h_u_cla32_and9177_y0 h_u_cla32_and9178_h_u_cla32_and9177_y0
1 1
.names h_u_cla32_and9176_y0 h_u_cla32_and9178_h_u_cla32_and9176_y0
1 1
.subckt and_gate _a=h_u_cla32_and9178_h_u_cla32_and9177_y0 _b=h_u_cla32_and9178_h_u_cla32_and9176_y0 _y0=h_u_cla32_and9178_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and9179_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and9179_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and9179_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and9179_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and9179_y0
.names h_u_cla32_and9179_y0 h_u_cla32_and9180_h_u_cla32_and9179_y0
1 1
.names h_u_cla32_and9178_y0 h_u_cla32_and9180_h_u_cla32_and9178_y0
1 1
.subckt and_gate _a=h_u_cla32_and9180_h_u_cla32_and9179_y0 _b=h_u_cla32_and9180_h_u_cla32_and9178_y0 _y0=h_u_cla32_and9180_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and9181_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and9181_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and9181_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and9181_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and9181_y0
.names h_u_cla32_and9181_y0 h_u_cla32_and9182_h_u_cla32_and9181_y0
1 1
.names h_u_cla32_and9180_y0 h_u_cla32_and9182_h_u_cla32_and9180_y0
1 1
.subckt and_gate _a=h_u_cla32_and9182_h_u_cla32_and9181_y0 _b=h_u_cla32_and9182_h_u_cla32_and9180_y0 _y0=h_u_cla32_and9182_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and9183_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and9183_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and9183_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and9183_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and9183_y0
.names h_u_cla32_and9183_y0 h_u_cla32_and9184_h_u_cla32_and9183_y0
1 1
.names h_u_cla32_and9182_y0 h_u_cla32_and9184_h_u_cla32_and9182_y0
1 1
.subckt and_gate _a=h_u_cla32_and9184_h_u_cla32_and9183_y0 _b=h_u_cla32_and9184_h_u_cla32_and9182_y0 _y0=h_u_cla32_and9184_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and9185_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and9185_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and9185_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and9185_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and9185_y0
.names h_u_cla32_and9185_y0 h_u_cla32_and9186_h_u_cla32_and9185_y0
1 1
.names h_u_cla32_and9184_y0 h_u_cla32_and9186_h_u_cla32_and9184_y0
1 1
.subckt and_gate _a=h_u_cla32_and9186_h_u_cla32_and9185_y0 _b=h_u_cla32_and9186_h_u_cla32_and9184_y0 _y0=h_u_cla32_and9186_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and9187_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and9187_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and9187_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and9187_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and9187_y0
.names h_u_cla32_and9187_y0 h_u_cla32_and9188_h_u_cla32_and9187_y0
1 1
.names h_u_cla32_and9186_y0 h_u_cla32_and9188_h_u_cla32_and9186_y0
1 1
.subckt and_gate _a=h_u_cla32_and9188_h_u_cla32_and9187_y0 _b=h_u_cla32_and9188_h_u_cla32_and9186_y0 _y0=h_u_cla32_and9188_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and9189_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and9189_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and9189_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and9189_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and9189_y0
.names h_u_cla32_and9189_y0 h_u_cla32_and9190_h_u_cla32_and9189_y0
1 1
.names h_u_cla32_and9188_y0 h_u_cla32_and9190_h_u_cla32_and9188_y0
1 1
.subckt and_gate _a=h_u_cla32_and9190_h_u_cla32_and9189_y0 _b=h_u_cla32_and9190_h_u_cla32_and9188_y0 _y0=h_u_cla32_and9190_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and9191_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and9191_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and9191_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and9191_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and9191_y0
.names h_u_cla32_and9191_y0 h_u_cla32_and9192_h_u_cla32_and9191_y0
1 1
.names h_u_cla32_and9190_y0 h_u_cla32_and9192_h_u_cla32_and9190_y0
1 1
.subckt and_gate _a=h_u_cla32_and9192_h_u_cla32_and9191_y0 _b=h_u_cla32_and9192_h_u_cla32_and9190_y0 _y0=h_u_cla32_and9192_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and9193_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and9193_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and9193_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and9193_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and9193_y0
.names h_u_cla32_and9193_y0 h_u_cla32_and9194_h_u_cla32_and9193_y0
1 1
.names h_u_cla32_and9192_y0 h_u_cla32_and9194_h_u_cla32_and9192_y0
1 1
.subckt and_gate _a=h_u_cla32_and9194_h_u_cla32_and9193_y0 _b=h_u_cla32_and9194_h_u_cla32_and9192_y0 _y0=h_u_cla32_and9194_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and9195_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and9195_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and9195_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and9195_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and9195_y0
.names h_u_cla32_and9195_y0 h_u_cla32_and9196_h_u_cla32_and9195_y0
1 1
.names h_u_cla32_and9194_y0 h_u_cla32_and9196_h_u_cla32_and9194_y0
1 1
.subckt and_gate _a=h_u_cla32_and9196_h_u_cla32_and9195_y0 _b=h_u_cla32_and9196_h_u_cla32_and9194_y0 _y0=h_u_cla32_and9196_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and9197_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and9197_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and9197_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and9197_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and9197_y0
.names h_u_cla32_and9197_y0 h_u_cla32_and9198_h_u_cla32_and9197_y0
1 1
.names h_u_cla32_and9196_y0 h_u_cla32_and9198_h_u_cla32_and9196_y0
1 1
.subckt and_gate _a=h_u_cla32_and9198_h_u_cla32_and9197_y0 _b=h_u_cla32_and9198_h_u_cla32_and9196_y0 _y0=h_u_cla32_and9198_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and9199_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and9199_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and9199_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and9199_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and9199_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and9200_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and9200_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and9200_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and9200_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and9200_y0
.names h_u_cla32_and9200_y0 h_u_cla32_and9201_h_u_cla32_and9200_y0
1 1
.names h_u_cla32_and9199_y0 h_u_cla32_and9201_h_u_cla32_and9199_y0
1 1
.subckt and_gate _a=h_u_cla32_and9201_h_u_cla32_and9200_y0 _b=h_u_cla32_and9201_h_u_cla32_and9199_y0 _y0=h_u_cla32_and9201_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and9202_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and9202_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and9202_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and9202_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and9202_y0
.names h_u_cla32_and9202_y0 h_u_cla32_and9203_h_u_cla32_and9202_y0
1 1
.names h_u_cla32_and9201_y0 h_u_cla32_and9203_h_u_cla32_and9201_y0
1 1
.subckt and_gate _a=h_u_cla32_and9203_h_u_cla32_and9202_y0 _b=h_u_cla32_and9203_h_u_cla32_and9201_y0 _y0=h_u_cla32_and9203_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and9204_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and9204_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and9204_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and9204_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and9204_y0
.names h_u_cla32_and9204_y0 h_u_cla32_and9205_h_u_cla32_and9204_y0
1 1
.names h_u_cla32_and9203_y0 h_u_cla32_and9205_h_u_cla32_and9203_y0
1 1
.subckt and_gate _a=h_u_cla32_and9205_h_u_cla32_and9204_y0 _b=h_u_cla32_and9205_h_u_cla32_and9203_y0 _y0=h_u_cla32_and9205_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and9206_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and9206_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and9206_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and9206_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and9206_y0
.names h_u_cla32_and9206_y0 h_u_cla32_and9207_h_u_cla32_and9206_y0
1 1
.names h_u_cla32_and9205_y0 h_u_cla32_and9207_h_u_cla32_and9205_y0
1 1
.subckt and_gate _a=h_u_cla32_and9207_h_u_cla32_and9206_y0 _b=h_u_cla32_and9207_h_u_cla32_and9205_y0 _y0=h_u_cla32_and9207_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and9208_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and9208_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and9208_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and9208_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and9208_y0
.names h_u_cla32_and9208_y0 h_u_cla32_and9209_h_u_cla32_and9208_y0
1 1
.names h_u_cla32_and9207_y0 h_u_cla32_and9209_h_u_cla32_and9207_y0
1 1
.subckt and_gate _a=h_u_cla32_and9209_h_u_cla32_and9208_y0 _b=h_u_cla32_and9209_h_u_cla32_and9207_y0 _y0=h_u_cla32_and9209_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and9210_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and9210_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and9210_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and9210_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and9210_y0
.names h_u_cla32_and9210_y0 h_u_cla32_and9211_h_u_cla32_and9210_y0
1 1
.names h_u_cla32_and9209_y0 h_u_cla32_and9211_h_u_cla32_and9209_y0
1 1
.subckt and_gate _a=h_u_cla32_and9211_h_u_cla32_and9210_y0 _b=h_u_cla32_and9211_h_u_cla32_and9209_y0 _y0=h_u_cla32_and9211_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and9212_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and9212_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and9212_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and9212_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and9212_y0
.names h_u_cla32_and9212_y0 h_u_cla32_and9213_h_u_cla32_and9212_y0
1 1
.names h_u_cla32_and9211_y0 h_u_cla32_and9213_h_u_cla32_and9211_y0
1 1
.subckt and_gate _a=h_u_cla32_and9213_h_u_cla32_and9212_y0 _b=h_u_cla32_and9213_h_u_cla32_and9211_y0 _y0=h_u_cla32_and9213_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and9214_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and9214_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and9214_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and9214_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and9214_y0
.names h_u_cla32_and9214_y0 h_u_cla32_and9215_h_u_cla32_and9214_y0
1 1
.names h_u_cla32_and9213_y0 h_u_cla32_and9215_h_u_cla32_and9213_y0
1 1
.subckt and_gate _a=h_u_cla32_and9215_h_u_cla32_and9214_y0 _b=h_u_cla32_and9215_h_u_cla32_and9213_y0 _y0=h_u_cla32_and9215_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and9216_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and9216_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and9216_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and9216_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and9216_y0
.names h_u_cla32_and9216_y0 h_u_cla32_and9217_h_u_cla32_and9216_y0
1 1
.names h_u_cla32_and9215_y0 h_u_cla32_and9217_h_u_cla32_and9215_y0
1 1
.subckt and_gate _a=h_u_cla32_and9217_h_u_cla32_and9216_y0 _b=h_u_cla32_and9217_h_u_cla32_and9215_y0 _y0=h_u_cla32_and9217_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and9218_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and9218_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and9218_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and9218_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and9218_y0
.names h_u_cla32_and9218_y0 h_u_cla32_and9219_h_u_cla32_and9218_y0
1 1
.names h_u_cla32_and9217_y0 h_u_cla32_and9219_h_u_cla32_and9217_y0
1 1
.subckt and_gate _a=h_u_cla32_and9219_h_u_cla32_and9218_y0 _b=h_u_cla32_and9219_h_u_cla32_and9217_y0 _y0=h_u_cla32_and9219_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and9220_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and9220_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and9220_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and9220_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and9220_y0
.names h_u_cla32_and9220_y0 h_u_cla32_and9221_h_u_cla32_and9220_y0
1 1
.names h_u_cla32_and9219_y0 h_u_cla32_and9221_h_u_cla32_and9219_y0
1 1
.subckt and_gate _a=h_u_cla32_and9221_h_u_cla32_and9220_y0 _b=h_u_cla32_and9221_h_u_cla32_and9219_y0 _y0=h_u_cla32_and9221_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and9222_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and9222_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and9222_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and9222_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and9222_y0
.names h_u_cla32_and9222_y0 h_u_cla32_and9223_h_u_cla32_and9222_y0
1 1
.names h_u_cla32_and9221_y0 h_u_cla32_and9223_h_u_cla32_and9221_y0
1 1
.subckt and_gate _a=h_u_cla32_and9223_h_u_cla32_and9222_y0 _b=h_u_cla32_and9223_h_u_cla32_and9221_y0 _y0=h_u_cla32_and9223_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and9224_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and9224_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and9224_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and9224_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and9224_y0
.names h_u_cla32_and9224_y0 h_u_cla32_and9225_h_u_cla32_and9224_y0
1 1
.names h_u_cla32_and9223_y0 h_u_cla32_and9225_h_u_cla32_and9223_y0
1 1
.subckt and_gate _a=h_u_cla32_and9225_h_u_cla32_and9224_y0 _b=h_u_cla32_and9225_h_u_cla32_and9223_y0 _y0=h_u_cla32_and9225_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and9226_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and9226_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and9226_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and9226_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and9226_y0
.names h_u_cla32_and9226_y0 h_u_cla32_and9227_h_u_cla32_and9226_y0
1 1
.names h_u_cla32_and9225_y0 h_u_cla32_and9227_h_u_cla32_and9225_y0
1 1
.subckt and_gate _a=h_u_cla32_and9227_h_u_cla32_and9226_y0 _b=h_u_cla32_and9227_h_u_cla32_and9225_y0 _y0=h_u_cla32_and9227_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and9228_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and9228_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and9228_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and9228_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and9228_y0
.names h_u_cla32_and9228_y0 h_u_cla32_and9229_h_u_cla32_and9228_y0
1 1
.names h_u_cla32_and9227_y0 h_u_cla32_and9229_h_u_cla32_and9227_y0
1 1
.subckt and_gate _a=h_u_cla32_and9229_h_u_cla32_and9228_y0 _b=h_u_cla32_and9229_h_u_cla32_and9227_y0 _y0=h_u_cla32_and9229_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and9230_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and9230_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and9230_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and9230_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and9230_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and9231_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and9231_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and9231_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and9231_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and9231_y0
.names h_u_cla32_and9231_y0 h_u_cla32_and9232_h_u_cla32_and9231_y0
1 1
.names h_u_cla32_and9230_y0 h_u_cla32_and9232_h_u_cla32_and9230_y0
1 1
.subckt and_gate _a=h_u_cla32_and9232_h_u_cla32_and9231_y0 _b=h_u_cla32_and9232_h_u_cla32_and9230_y0 _y0=h_u_cla32_and9232_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and9233_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and9233_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and9233_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and9233_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and9233_y0
.names h_u_cla32_and9233_y0 h_u_cla32_and9234_h_u_cla32_and9233_y0
1 1
.names h_u_cla32_and9232_y0 h_u_cla32_and9234_h_u_cla32_and9232_y0
1 1
.subckt and_gate _a=h_u_cla32_and9234_h_u_cla32_and9233_y0 _b=h_u_cla32_and9234_h_u_cla32_and9232_y0 _y0=h_u_cla32_and9234_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and9235_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and9235_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and9235_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and9235_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and9235_y0
.names h_u_cla32_and9235_y0 h_u_cla32_and9236_h_u_cla32_and9235_y0
1 1
.names h_u_cla32_and9234_y0 h_u_cla32_and9236_h_u_cla32_and9234_y0
1 1
.subckt and_gate _a=h_u_cla32_and9236_h_u_cla32_and9235_y0 _b=h_u_cla32_and9236_h_u_cla32_and9234_y0 _y0=h_u_cla32_and9236_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and9237_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and9237_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and9237_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and9237_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and9237_y0
.names h_u_cla32_and9237_y0 h_u_cla32_and9238_h_u_cla32_and9237_y0
1 1
.names h_u_cla32_and9236_y0 h_u_cla32_and9238_h_u_cla32_and9236_y0
1 1
.subckt and_gate _a=h_u_cla32_and9238_h_u_cla32_and9237_y0 _b=h_u_cla32_and9238_h_u_cla32_and9236_y0 _y0=h_u_cla32_and9238_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and9239_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and9239_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and9239_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and9239_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and9239_y0
.names h_u_cla32_and9239_y0 h_u_cla32_and9240_h_u_cla32_and9239_y0
1 1
.names h_u_cla32_and9238_y0 h_u_cla32_and9240_h_u_cla32_and9238_y0
1 1
.subckt and_gate _a=h_u_cla32_and9240_h_u_cla32_and9239_y0 _b=h_u_cla32_and9240_h_u_cla32_and9238_y0 _y0=h_u_cla32_and9240_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and9241_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and9241_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and9241_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and9241_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and9241_y0
.names h_u_cla32_and9241_y0 h_u_cla32_and9242_h_u_cla32_and9241_y0
1 1
.names h_u_cla32_and9240_y0 h_u_cla32_and9242_h_u_cla32_and9240_y0
1 1
.subckt and_gate _a=h_u_cla32_and9242_h_u_cla32_and9241_y0 _b=h_u_cla32_and9242_h_u_cla32_and9240_y0 _y0=h_u_cla32_and9242_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and9243_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and9243_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and9243_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and9243_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and9243_y0
.names h_u_cla32_and9243_y0 h_u_cla32_and9244_h_u_cla32_and9243_y0
1 1
.names h_u_cla32_and9242_y0 h_u_cla32_and9244_h_u_cla32_and9242_y0
1 1
.subckt and_gate _a=h_u_cla32_and9244_h_u_cla32_and9243_y0 _b=h_u_cla32_and9244_h_u_cla32_and9242_y0 _y0=h_u_cla32_and9244_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and9245_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and9245_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and9245_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and9245_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and9245_y0
.names h_u_cla32_and9245_y0 h_u_cla32_and9246_h_u_cla32_and9245_y0
1 1
.names h_u_cla32_and9244_y0 h_u_cla32_and9246_h_u_cla32_and9244_y0
1 1
.subckt and_gate _a=h_u_cla32_and9246_h_u_cla32_and9245_y0 _b=h_u_cla32_and9246_h_u_cla32_and9244_y0 _y0=h_u_cla32_and9246_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and9247_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and9247_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and9247_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and9247_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and9247_y0
.names h_u_cla32_and9247_y0 h_u_cla32_and9248_h_u_cla32_and9247_y0
1 1
.names h_u_cla32_and9246_y0 h_u_cla32_and9248_h_u_cla32_and9246_y0
1 1
.subckt and_gate _a=h_u_cla32_and9248_h_u_cla32_and9247_y0 _b=h_u_cla32_and9248_h_u_cla32_and9246_y0 _y0=h_u_cla32_and9248_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and9249_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and9249_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and9249_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and9249_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and9249_y0
.names h_u_cla32_and9249_y0 h_u_cla32_and9250_h_u_cla32_and9249_y0
1 1
.names h_u_cla32_and9248_y0 h_u_cla32_and9250_h_u_cla32_and9248_y0
1 1
.subckt and_gate _a=h_u_cla32_and9250_h_u_cla32_and9249_y0 _b=h_u_cla32_and9250_h_u_cla32_and9248_y0 _y0=h_u_cla32_and9250_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and9251_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and9251_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and9251_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and9251_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and9251_y0
.names h_u_cla32_and9251_y0 h_u_cla32_and9252_h_u_cla32_and9251_y0
1 1
.names h_u_cla32_and9250_y0 h_u_cla32_and9252_h_u_cla32_and9250_y0
1 1
.subckt and_gate _a=h_u_cla32_and9252_h_u_cla32_and9251_y0 _b=h_u_cla32_and9252_h_u_cla32_and9250_y0 _y0=h_u_cla32_and9252_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and9253_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and9253_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and9253_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and9253_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and9253_y0
.names h_u_cla32_and9253_y0 h_u_cla32_and9254_h_u_cla32_and9253_y0
1 1
.names h_u_cla32_and9252_y0 h_u_cla32_and9254_h_u_cla32_and9252_y0
1 1
.subckt and_gate _a=h_u_cla32_and9254_h_u_cla32_and9253_y0 _b=h_u_cla32_and9254_h_u_cla32_and9252_y0 _y0=h_u_cla32_and9254_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and9255_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and9255_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and9255_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and9255_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and9255_y0
.names h_u_cla32_and9255_y0 h_u_cla32_and9256_h_u_cla32_and9255_y0
1 1
.names h_u_cla32_and9254_y0 h_u_cla32_and9256_h_u_cla32_and9254_y0
1 1
.subckt and_gate _a=h_u_cla32_and9256_h_u_cla32_and9255_y0 _b=h_u_cla32_and9256_h_u_cla32_and9254_y0 _y0=h_u_cla32_and9256_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and9257_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and9257_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and9257_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and9257_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and9257_y0
.names h_u_cla32_and9257_y0 h_u_cla32_and9258_h_u_cla32_and9257_y0
1 1
.names h_u_cla32_and9256_y0 h_u_cla32_and9258_h_u_cla32_and9256_y0
1 1
.subckt and_gate _a=h_u_cla32_and9258_h_u_cla32_and9257_y0 _b=h_u_cla32_and9258_h_u_cla32_and9256_y0 _y0=h_u_cla32_and9258_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and9259_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and9259_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and9259_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and9259_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and9259_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and9260_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and9260_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and9260_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and9260_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and9260_y0
.names h_u_cla32_and9260_y0 h_u_cla32_and9261_h_u_cla32_and9260_y0
1 1
.names h_u_cla32_and9259_y0 h_u_cla32_and9261_h_u_cla32_and9259_y0
1 1
.subckt and_gate _a=h_u_cla32_and9261_h_u_cla32_and9260_y0 _b=h_u_cla32_and9261_h_u_cla32_and9259_y0 _y0=h_u_cla32_and9261_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and9262_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and9262_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and9262_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and9262_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and9262_y0
.names h_u_cla32_and9262_y0 h_u_cla32_and9263_h_u_cla32_and9262_y0
1 1
.names h_u_cla32_and9261_y0 h_u_cla32_and9263_h_u_cla32_and9261_y0
1 1
.subckt and_gate _a=h_u_cla32_and9263_h_u_cla32_and9262_y0 _b=h_u_cla32_and9263_h_u_cla32_and9261_y0 _y0=h_u_cla32_and9263_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and9264_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and9264_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and9264_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and9264_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and9264_y0
.names h_u_cla32_and9264_y0 h_u_cla32_and9265_h_u_cla32_and9264_y0
1 1
.names h_u_cla32_and9263_y0 h_u_cla32_and9265_h_u_cla32_and9263_y0
1 1
.subckt and_gate _a=h_u_cla32_and9265_h_u_cla32_and9264_y0 _b=h_u_cla32_and9265_h_u_cla32_and9263_y0 _y0=h_u_cla32_and9265_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and9266_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and9266_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and9266_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and9266_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and9266_y0
.names h_u_cla32_and9266_y0 h_u_cla32_and9267_h_u_cla32_and9266_y0
1 1
.names h_u_cla32_and9265_y0 h_u_cla32_and9267_h_u_cla32_and9265_y0
1 1
.subckt and_gate _a=h_u_cla32_and9267_h_u_cla32_and9266_y0 _b=h_u_cla32_and9267_h_u_cla32_and9265_y0 _y0=h_u_cla32_and9267_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and9268_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and9268_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and9268_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and9268_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and9268_y0
.names h_u_cla32_and9268_y0 h_u_cla32_and9269_h_u_cla32_and9268_y0
1 1
.names h_u_cla32_and9267_y0 h_u_cla32_and9269_h_u_cla32_and9267_y0
1 1
.subckt and_gate _a=h_u_cla32_and9269_h_u_cla32_and9268_y0 _b=h_u_cla32_and9269_h_u_cla32_and9267_y0 _y0=h_u_cla32_and9269_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and9270_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and9270_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and9270_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and9270_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and9270_y0
.names h_u_cla32_and9270_y0 h_u_cla32_and9271_h_u_cla32_and9270_y0
1 1
.names h_u_cla32_and9269_y0 h_u_cla32_and9271_h_u_cla32_and9269_y0
1 1
.subckt and_gate _a=h_u_cla32_and9271_h_u_cla32_and9270_y0 _b=h_u_cla32_and9271_h_u_cla32_and9269_y0 _y0=h_u_cla32_and9271_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and9272_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and9272_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and9272_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and9272_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and9272_y0
.names h_u_cla32_and9272_y0 h_u_cla32_and9273_h_u_cla32_and9272_y0
1 1
.names h_u_cla32_and9271_y0 h_u_cla32_and9273_h_u_cla32_and9271_y0
1 1
.subckt and_gate _a=h_u_cla32_and9273_h_u_cla32_and9272_y0 _b=h_u_cla32_and9273_h_u_cla32_and9271_y0 _y0=h_u_cla32_and9273_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and9274_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and9274_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and9274_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and9274_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and9274_y0
.names h_u_cla32_and9274_y0 h_u_cla32_and9275_h_u_cla32_and9274_y0
1 1
.names h_u_cla32_and9273_y0 h_u_cla32_and9275_h_u_cla32_and9273_y0
1 1
.subckt and_gate _a=h_u_cla32_and9275_h_u_cla32_and9274_y0 _b=h_u_cla32_and9275_h_u_cla32_and9273_y0 _y0=h_u_cla32_and9275_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and9276_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and9276_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and9276_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and9276_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and9276_y0
.names h_u_cla32_and9276_y0 h_u_cla32_and9277_h_u_cla32_and9276_y0
1 1
.names h_u_cla32_and9275_y0 h_u_cla32_and9277_h_u_cla32_and9275_y0
1 1
.subckt and_gate _a=h_u_cla32_and9277_h_u_cla32_and9276_y0 _b=h_u_cla32_and9277_h_u_cla32_and9275_y0 _y0=h_u_cla32_and9277_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and9278_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and9278_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and9278_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and9278_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and9278_y0
.names h_u_cla32_and9278_y0 h_u_cla32_and9279_h_u_cla32_and9278_y0
1 1
.names h_u_cla32_and9277_y0 h_u_cla32_and9279_h_u_cla32_and9277_y0
1 1
.subckt and_gate _a=h_u_cla32_and9279_h_u_cla32_and9278_y0 _b=h_u_cla32_and9279_h_u_cla32_and9277_y0 _y0=h_u_cla32_and9279_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and9280_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and9280_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and9280_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and9280_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and9280_y0
.names h_u_cla32_and9280_y0 h_u_cla32_and9281_h_u_cla32_and9280_y0
1 1
.names h_u_cla32_and9279_y0 h_u_cla32_and9281_h_u_cla32_and9279_y0
1 1
.subckt and_gate _a=h_u_cla32_and9281_h_u_cla32_and9280_y0 _b=h_u_cla32_and9281_h_u_cla32_and9279_y0 _y0=h_u_cla32_and9281_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and9282_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and9282_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and9282_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and9282_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and9282_y0
.names h_u_cla32_and9282_y0 h_u_cla32_and9283_h_u_cla32_and9282_y0
1 1
.names h_u_cla32_and9281_y0 h_u_cla32_and9283_h_u_cla32_and9281_y0
1 1
.subckt and_gate _a=h_u_cla32_and9283_h_u_cla32_and9282_y0 _b=h_u_cla32_and9283_h_u_cla32_and9281_y0 _y0=h_u_cla32_and9283_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and9284_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and9284_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and9284_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and9284_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and9284_y0
.names h_u_cla32_and9284_y0 h_u_cla32_and9285_h_u_cla32_and9284_y0
1 1
.names h_u_cla32_and9283_y0 h_u_cla32_and9285_h_u_cla32_and9283_y0
1 1
.subckt and_gate _a=h_u_cla32_and9285_h_u_cla32_and9284_y0 _b=h_u_cla32_and9285_h_u_cla32_and9283_y0 _y0=h_u_cla32_and9285_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and9286_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and9286_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and9286_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and9286_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and9286_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and9287_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and9287_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and9287_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and9287_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and9287_y0
.names h_u_cla32_and9287_y0 h_u_cla32_and9288_h_u_cla32_and9287_y0
1 1
.names h_u_cla32_and9286_y0 h_u_cla32_and9288_h_u_cla32_and9286_y0
1 1
.subckt and_gate _a=h_u_cla32_and9288_h_u_cla32_and9287_y0 _b=h_u_cla32_and9288_h_u_cla32_and9286_y0 _y0=h_u_cla32_and9288_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and9289_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and9289_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and9289_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and9289_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and9289_y0
.names h_u_cla32_and9289_y0 h_u_cla32_and9290_h_u_cla32_and9289_y0
1 1
.names h_u_cla32_and9288_y0 h_u_cla32_and9290_h_u_cla32_and9288_y0
1 1
.subckt and_gate _a=h_u_cla32_and9290_h_u_cla32_and9289_y0 _b=h_u_cla32_and9290_h_u_cla32_and9288_y0 _y0=h_u_cla32_and9290_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and9291_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and9291_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and9291_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and9291_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and9291_y0
.names h_u_cla32_and9291_y0 h_u_cla32_and9292_h_u_cla32_and9291_y0
1 1
.names h_u_cla32_and9290_y0 h_u_cla32_and9292_h_u_cla32_and9290_y0
1 1
.subckt and_gate _a=h_u_cla32_and9292_h_u_cla32_and9291_y0 _b=h_u_cla32_and9292_h_u_cla32_and9290_y0 _y0=h_u_cla32_and9292_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and9293_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and9293_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and9293_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and9293_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and9293_y0
.names h_u_cla32_and9293_y0 h_u_cla32_and9294_h_u_cla32_and9293_y0
1 1
.names h_u_cla32_and9292_y0 h_u_cla32_and9294_h_u_cla32_and9292_y0
1 1
.subckt and_gate _a=h_u_cla32_and9294_h_u_cla32_and9293_y0 _b=h_u_cla32_and9294_h_u_cla32_and9292_y0 _y0=h_u_cla32_and9294_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and9295_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and9295_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and9295_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and9295_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and9295_y0
.names h_u_cla32_and9295_y0 h_u_cla32_and9296_h_u_cla32_and9295_y0
1 1
.names h_u_cla32_and9294_y0 h_u_cla32_and9296_h_u_cla32_and9294_y0
1 1
.subckt and_gate _a=h_u_cla32_and9296_h_u_cla32_and9295_y0 _b=h_u_cla32_and9296_h_u_cla32_and9294_y0 _y0=h_u_cla32_and9296_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and9297_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and9297_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and9297_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and9297_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and9297_y0
.names h_u_cla32_and9297_y0 h_u_cla32_and9298_h_u_cla32_and9297_y0
1 1
.names h_u_cla32_and9296_y0 h_u_cla32_and9298_h_u_cla32_and9296_y0
1 1
.subckt and_gate _a=h_u_cla32_and9298_h_u_cla32_and9297_y0 _b=h_u_cla32_and9298_h_u_cla32_and9296_y0 _y0=h_u_cla32_and9298_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and9299_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and9299_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and9299_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and9299_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and9299_y0
.names h_u_cla32_and9299_y0 h_u_cla32_and9300_h_u_cla32_and9299_y0
1 1
.names h_u_cla32_and9298_y0 h_u_cla32_and9300_h_u_cla32_and9298_y0
1 1
.subckt and_gate _a=h_u_cla32_and9300_h_u_cla32_and9299_y0 _b=h_u_cla32_and9300_h_u_cla32_and9298_y0 _y0=h_u_cla32_and9300_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and9301_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and9301_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and9301_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and9301_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and9301_y0
.names h_u_cla32_and9301_y0 h_u_cla32_and9302_h_u_cla32_and9301_y0
1 1
.names h_u_cla32_and9300_y0 h_u_cla32_and9302_h_u_cla32_and9300_y0
1 1
.subckt and_gate _a=h_u_cla32_and9302_h_u_cla32_and9301_y0 _b=h_u_cla32_and9302_h_u_cla32_and9300_y0 _y0=h_u_cla32_and9302_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and9303_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and9303_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and9303_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and9303_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and9303_y0
.names h_u_cla32_and9303_y0 h_u_cla32_and9304_h_u_cla32_and9303_y0
1 1
.names h_u_cla32_and9302_y0 h_u_cla32_and9304_h_u_cla32_and9302_y0
1 1
.subckt and_gate _a=h_u_cla32_and9304_h_u_cla32_and9303_y0 _b=h_u_cla32_and9304_h_u_cla32_and9302_y0 _y0=h_u_cla32_and9304_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and9305_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and9305_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and9305_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and9305_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and9305_y0
.names h_u_cla32_and9305_y0 h_u_cla32_and9306_h_u_cla32_and9305_y0
1 1
.names h_u_cla32_and9304_y0 h_u_cla32_and9306_h_u_cla32_and9304_y0
1 1
.subckt and_gate _a=h_u_cla32_and9306_h_u_cla32_and9305_y0 _b=h_u_cla32_and9306_h_u_cla32_and9304_y0 _y0=h_u_cla32_and9306_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and9307_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and9307_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and9307_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and9307_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and9307_y0
.names h_u_cla32_and9307_y0 h_u_cla32_and9308_h_u_cla32_and9307_y0
1 1
.names h_u_cla32_and9306_y0 h_u_cla32_and9308_h_u_cla32_and9306_y0
1 1
.subckt and_gate _a=h_u_cla32_and9308_h_u_cla32_and9307_y0 _b=h_u_cla32_and9308_h_u_cla32_and9306_y0 _y0=h_u_cla32_and9308_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and9309_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and9309_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and9309_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and9309_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and9309_y0
.names h_u_cla32_and9309_y0 h_u_cla32_and9310_h_u_cla32_and9309_y0
1 1
.names h_u_cla32_and9308_y0 h_u_cla32_and9310_h_u_cla32_and9308_y0
1 1
.subckt and_gate _a=h_u_cla32_and9310_h_u_cla32_and9309_y0 _b=h_u_cla32_and9310_h_u_cla32_and9308_y0 _y0=h_u_cla32_and9310_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and9311_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and9311_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and9311_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and9311_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and9311_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and9312_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and9312_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and9312_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and9312_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and9312_y0
.names h_u_cla32_and9312_y0 h_u_cla32_and9313_h_u_cla32_and9312_y0
1 1
.names h_u_cla32_and9311_y0 h_u_cla32_and9313_h_u_cla32_and9311_y0
1 1
.subckt and_gate _a=h_u_cla32_and9313_h_u_cla32_and9312_y0 _b=h_u_cla32_and9313_h_u_cla32_and9311_y0 _y0=h_u_cla32_and9313_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and9314_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and9314_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and9314_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and9314_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and9314_y0
.names h_u_cla32_and9314_y0 h_u_cla32_and9315_h_u_cla32_and9314_y0
1 1
.names h_u_cla32_and9313_y0 h_u_cla32_and9315_h_u_cla32_and9313_y0
1 1
.subckt and_gate _a=h_u_cla32_and9315_h_u_cla32_and9314_y0 _b=h_u_cla32_and9315_h_u_cla32_and9313_y0 _y0=h_u_cla32_and9315_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and9316_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and9316_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and9316_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and9316_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and9316_y0
.names h_u_cla32_and9316_y0 h_u_cla32_and9317_h_u_cla32_and9316_y0
1 1
.names h_u_cla32_and9315_y0 h_u_cla32_and9317_h_u_cla32_and9315_y0
1 1
.subckt and_gate _a=h_u_cla32_and9317_h_u_cla32_and9316_y0 _b=h_u_cla32_and9317_h_u_cla32_and9315_y0 _y0=h_u_cla32_and9317_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and9318_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and9318_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and9318_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and9318_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and9318_y0
.names h_u_cla32_and9318_y0 h_u_cla32_and9319_h_u_cla32_and9318_y0
1 1
.names h_u_cla32_and9317_y0 h_u_cla32_and9319_h_u_cla32_and9317_y0
1 1
.subckt and_gate _a=h_u_cla32_and9319_h_u_cla32_and9318_y0 _b=h_u_cla32_and9319_h_u_cla32_and9317_y0 _y0=h_u_cla32_and9319_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and9320_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and9320_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and9320_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and9320_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and9320_y0
.names h_u_cla32_and9320_y0 h_u_cla32_and9321_h_u_cla32_and9320_y0
1 1
.names h_u_cla32_and9319_y0 h_u_cla32_and9321_h_u_cla32_and9319_y0
1 1
.subckt and_gate _a=h_u_cla32_and9321_h_u_cla32_and9320_y0 _b=h_u_cla32_and9321_h_u_cla32_and9319_y0 _y0=h_u_cla32_and9321_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and9322_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and9322_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and9322_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and9322_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and9322_y0
.names h_u_cla32_and9322_y0 h_u_cla32_and9323_h_u_cla32_and9322_y0
1 1
.names h_u_cla32_and9321_y0 h_u_cla32_and9323_h_u_cla32_and9321_y0
1 1
.subckt and_gate _a=h_u_cla32_and9323_h_u_cla32_and9322_y0 _b=h_u_cla32_and9323_h_u_cla32_and9321_y0 _y0=h_u_cla32_and9323_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and9324_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and9324_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and9324_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and9324_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and9324_y0
.names h_u_cla32_and9324_y0 h_u_cla32_and9325_h_u_cla32_and9324_y0
1 1
.names h_u_cla32_and9323_y0 h_u_cla32_and9325_h_u_cla32_and9323_y0
1 1
.subckt and_gate _a=h_u_cla32_and9325_h_u_cla32_and9324_y0 _b=h_u_cla32_and9325_h_u_cla32_and9323_y0 _y0=h_u_cla32_and9325_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and9326_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and9326_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and9326_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and9326_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and9326_y0
.names h_u_cla32_and9326_y0 h_u_cla32_and9327_h_u_cla32_and9326_y0
1 1
.names h_u_cla32_and9325_y0 h_u_cla32_and9327_h_u_cla32_and9325_y0
1 1
.subckt and_gate _a=h_u_cla32_and9327_h_u_cla32_and9326_y0 _b=h_u_cla32_and9327_h_u_cla32_and9325_y0 _y0=h_u_cla32_and9327_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and9328_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and9328_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and9328_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and9328_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and9328_y0
.names h_u_cla32_and9328_y0 h_u_cla32_and9329_h_u_cla32_and9328_y0
1 1
.names h_u_cla32_and9327_y0 h_u_cla32_and9329_h_u_cla32_and9327_y0
1 1
.subckt and_gate _a=h_u_cla32_and9329_h_u_cla32_and9328_y0 _b=h_u_cla32_and9329_h_u_cla32_and9327_y0 _y0=h_u_cla32_and9329_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and9330_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and9330_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and9330_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and9330_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and9330_y0
.names h_u_cla32_and9330_y0 h_u_cla32_and9331_h_u_cla32_and9330_y0
1 1
.names h_u_cla32_and9329_y0 h_u_cla32_and9331_h_u_cla32_and9329_y0
1 1
.subckt and_gate _a=h_u_cla32_and9331_h_u_cla32_and9330_y0 _b=h_u_cla32_and9331_h_u_cla32_and9329_y0 _y0=h_u_cla32_and9331_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and9332_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and9332_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and9332_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and9332_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and9332_y0
.names h_u_cla32_and9332_y0 h_u_cla32_and9333_h_u_cla32_and9332_y0
1 1
.names h_u_cla32_and9331_y0 h_u_cla32_and9333_h_u_cla32_and9331_y0
1 1
.subckt and_gate _a=h_u_cla32_and9333_h_u_cla32_and9332_y0 _b=h_u_cla32_and9333_h_u_cla32_and9331_y0 _y0=h_u_cla32_and9333_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and9334_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and9334_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and9334_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and9334_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and9334_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and9335_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and9335_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and9335_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and9335_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and9335_y0
.names h_u_cla32_and9335_y0 h_u_cla32_and9336_h_u_cla32_and9335_y0
1 1
.names h_u_cla32_and9334_y0 h_u_cla32_and9336_h_u_cla32_and9334_y0
1 1
.subckt and_gate _a=h_u_cla32_and9336_h_u_cla32_and9335_y0 _b=h_u_cla32_and9336_h_u_cla32_and9334_y0 _y0=h_u_cla32_and9336_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and9337_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and9337_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and9337_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and9337_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and9337_y0
.names h_u_cla32_and9337_y0 h_u_cla32_and9338_h_u_cla32_and9337_y0
1 1
.names h_u_cla32_and9336_y0 h_u_cla32_and9338_h_u_cla32_and9336_y0
1 1
.subckt and_gate _a=h_u_cla32_and9338_h_u_cla32_and9337_y0 _b=h_u_cla32_and9338_h_u_cla32_and9336_y0 _y0=h_u_cla32_and9338_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and9339_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and9339_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and9339_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and9339_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and9339_y0
.names h_u_cla32_and9339_y0 h_u_cla32_and9340_h_u_cla32_and9339_y0
1 1
.names h_u_cla32_and9338_y0 h_u_cla32_and9340_h_u_cla32_and9338_y0
1 1
.subckt and_gate _a=h_u_cla32_and9340_h_u_cla32_and9339_y0 _b=h_u_cla32_and9340_h_u_cla32_and9338_y0 _y0=h_u_cla32_and9340_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and9341_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and9341_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and9341_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and9341_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and9341_y0
.names h_u_cla32_and9341_y0 h_u_cla32_and9342_h_u_cla32_and9341_y0
1 1
.names h_u_cla32_and9340_y0 h_u_cla32_and9342_h_u_cla32_and9340_y0
1 1
.subckt and_gate _a=h_u_cla32_and9342_h_u_cla32_and9341_y0 _b=h_u_cla32_and9342_h_u_cla32_and9340_y0 _y0=h_u_cla32_and9342_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and9343_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and9343_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and9343_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and9343_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and9343_y0
.names h_u_cla32_and9343_y0 h_u_cla32_and9344_h_u_cla32_and9343_y0
1 1
.names h_u_cla32_and9342_y0 h_u_cla32_and9344_h_u_cla32_and9342_y0
1 1
.subckt and_gate _a=h_u_cla32_and9344_h_u_cla32_and9343_y0 _b=h_u_cla32_and9344_h_u_cla32_and9342_y0 _y0=h_u_cla32_and9344_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and9345_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and9345_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and9345_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and9345_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and9345_y0
.names h_u_cla32_and9345_y0 h_u_cla32_and9346_h_u_cla32_and9345_y0
1 1
.names h_u_cla32_and9344_y0 h_u_cla32_and9346_h_u_cla32_and9344_y0
1 1
.subckt and_gate _a=h_u_cla32_and9346_h_u_cla32_and9345_y0 _b=h_u_cla32_and9346_h_u_cla32_and9344_y0 _y0=h_u_cla32_and9346_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and9347_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and9347_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and9347_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and9347_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and9347_y0
.names h_u_cla32_and9347_y0 h_u_cla32_and9348_h_u_cla32_and9347_y0
1 1
.names h_u_cla32_and9346_y0 h_u_cla32_and9348_h_u_cla32_and9346_y0
1 1
.subckt and_gate _a=h_u_cla32_and9348_h_u_cla32_and9347_y0 _b=h_u_cla32_and9348_h_u_cla32_and9346_y0 _y0=h_u_cla32_and9348_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and9349_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and9349_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and9349_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and9349_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and9349_y0
.names h_u_cla32_and9349_y0 h_u_cla32_and9350_h_u_cla32_and9349_y0
1 1
.names h_u_cla32_and9348_y0 h_u_cla32_and9350_h_u_cla32_and9348_y0
1 1
.subckt and_gate _a=h_u_cla32_and9350_h_u_cla32_and9349_y0 _b=h_u_cla32_and9350_h_u_cla32_and9348_y0 _y0=h_u_cla32_and9350_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and9351_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and9351_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and9351_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and9351_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and9351_y0
.names h_u_cla32_and9351_y0 h_u_cla32_and9352_h_u_cla32_and9351_y0
1 1
.names h_u_cla32_and9350_y0 h_u_cla32_and9352_h_u_cla32_and9350_y0
1 1
.subckt and_gate _a=h_u_cla32_and9352_h_u_cla32_and9351_y0 _b=h_u_cla32_and9352_h_u_cla32_and9350_y0 _y0=h_u_cla32_and9352_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and9353_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and9353_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and9353_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and9353_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and9353_y0
.names h_u_cla32_and9353_y0 h_u_cla32_and9354_h_u_cla32_and9353_y0
1 1
.names h_u_cla32_and9352_y0 h_u_cla32_and9354_h_u_cla32_and9352_y0
1 1
.subckt and_gate _a=h_u_cla32_and9354_h_u_cla32_and9353_y0 _b=h_u_cla32_and9354_h_u_cla32_and9352_y0 _y0=h_u_cla32_and9354_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and9355_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and9355_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and9355_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and9355_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and9355_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and9356_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and9356_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and9356_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and9356_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and9356_y0
.names h_u_cla32_and9356_y0 h_u_cla32_and9357_h_u_cla32_and9356_y0
1 1
.names h_u_cla32_and9355_y0 h_u_cla32_and9357_h_u_cla32_and9355_y0
1 1
.subckt and_gate _a=h_u_cla32_and9357_h_u_cla32_and9356_y0 _b=h_u_cla32_and9357_h_u_cla32_and9355_y0 _y0=h_u_cla32_and9357_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and9358_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and9358_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and9358_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and9358_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and9358_y0
.names h_u_cla32_and9358_y0 h_u_cla32_and9359_h_u_cla32_and9358_y0
1 1
.names h_u_cla32_and9357_y0 h_u_cla32_and9359_h_u_cla32_and9357_y0
1 1
.subckt and_gate _a=h_u_cla32_and9359_h_u_cla32_and9358_y0 _b=h_u_cla32_and9359_h_u_cla32_and9357_y0 _y0=h_u_cla32_and9359_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and9360_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and9360_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and9360_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and9360_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and9360_y0
.names h_u_cla32_and9360_y0 h_u_cla32_and9361_h_u_cla32_and9360_y0
1 1
.names h_u_cla32_and9359_y0 h_u_cla32_and9361_h_u_cla32_and9359_y0
1 1
.subckt and_gate _a=h_u_cla32_and9361_h_u_cla32_and9360_y0 _b=h_u_cla32_and9361_h_u_cla32_and9359_y0 _y0=h_u_cla32_and9361_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and9362_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and9362_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and9362_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and9362_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and9362_y0
.names h_u_cla32_and9362_y0 h_u_cla32_and9363_h_u_cla32_and9362_y0
1 1
.names h_u_cla32_and9361_y0 h_u_cla32_and9363_h_u_cla32_and9361_y0
1 1
.subckt and_gate _a=h_u_cla32_and9363_h_u_cla32_and9362_y0 _b=h_u_cla32_and9363_h_u_cla32_and9361_y0 _y0=h_u_cla32_and9363_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and9364_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and9364_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and9364_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and9364_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and9364_y0
.names h_u_cla32_and9364_y0 h_u_cla32_and9365_h_u_cla32_and9364_y0
1 1
.names h_u_cla32_and9363_y0 h_u_cla32_and9365_h_u_cla32_and9363_y0
1 1
.subckt and_gate _a=h_u_cla32_and9365_h_u_cla32_and9364_y0 _b=h_u_cla32_and9365_h_u_cla32_and9363_y0 _y0=h_u_cla32_and9365_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and9366_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and9366_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and9366_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and9366_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and9366_y0
.names h_u_cla32_and9366_y0 h_u_cla32_and9367_h_u_cla32_and9366_y0
1 1
.names h_u_cla32_and9365_y0 h_u_cla32_and9367_h_u_cla32_and9365_y0
1 1
.subckt and_gate _a=h_u_cla32_and9367_h_u_cla32_and9366_y0 _b=h_u_cla32_and9367_h_u_cla32_and9365_y0 _y0=h_u_cla32_and9367_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and9368_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and9368_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and9368_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and9368_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and9368_y0
.names h_u_cla32_and9368_y0 h_u_cla32_and9369_h_u_cla32_and9368_y0
1 1
.names h_u_cla32_and9367_y0 h_u_cla32_and9369_h_u_cla32_and9367_y0
1 1
.subckt and_gate _a=h_u_cla32_and9369_h_u_cla32_and9368_y0 _b=h_u_cla32_and9369_h_u_cla32_and9367_y0 _y0=h_u_cla32_and9369_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and9370_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and9370_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and9370_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and9370_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and9370_y0
.names h_u_cla32_and9370_y0 h_u_cla32_and9371_h_u_cla32_and9370_y0
1 1
.names h_u_cla32_and9369_y0 h_u_cla32_and9371_h_u_cla32_and9369_y0
1 1
.subckt and_gate _a=h_u_cla32_and9371_h_u_cla32_and9370_y0 _b=h_u_cla32_and9371_h_u_cla32_and9369_y0 _y0=h_u_cla32_and9371_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and9372_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and9372_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and9372_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and9372_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and9372_y0
.names h_u_cla32_and9372_y0 h_u_cla32_and9373_h_u_cla32_and9372_y0
1 1
.names h_u_cla32_and9371_y0 h_u_cla32_and9373_h_u_cla32_and9371_y0
1 1
.subckt and_gate _a=h_u_cla32_and9373_h_u_cla32_and9372_y0 _b=h_u_cla32_and9373_h_u_cla32_and9371_y0 _y0=h_u_cla32_and9373_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and9374_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and9374_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and9374_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and9374_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and9374_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and9375_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and9375_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and9375_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and9375_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and9375_y0
.names h_u_cla32_and9375_y0 h_u_cla32_and9376_h_u_cla32_and9375_y0
1 1
.names h_u_cla32_and9374_y0 h_u_cla32_and9376_h_u_cla32_and9374_y0
1 1
.subckt and_gate _a=h_u_cla32_and9376_h_u_cla32_and9375_y0 _b=h_u_cla32_and9376_h_u_cla32_and9374_y0 _y0=h_u_cla32_and9376_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and9377_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and9377_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and9377_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and9377_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and9377_y0
.names h_u_cla32_and9377_y0 h_u_cla32_and9378_h_u_cla32_and9377_y0
1 1
.names h_u_cla32_and9376_y0 h_u_cla32_and9378_h_u_cla32_and9376_y0
1 1
.subckt and_gate _a=h_u_cla32_and9378_h_u_cla32_and9377_y0 _b=h_u_cla32_and9378_h_u_cla32_and9376_y0 _y0=h_u_cla32_and9378_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and9379_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and9379_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and9379_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and9379_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and9379_y0
.names h_u_cla32_and9379_y0 h_u_cla32_and9380_h_u_cla32_and9379_y0
1 1
.names h_u_cla32_and9378_y0 h_u_cla32_and9380_h_u_cla32_and9378_y0
1 1
.subckt and_gate _a=h_u_cla32_and9380_h_u_cla32_and9379_y0 _b=h_u_cla32_and9380_h_u_cla32_and9378_y0 _y0=h_u_cla32_and9380_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and9381_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and9381_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and9381_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and9381_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and9381_y0
.names h_u_cla32_and9381_y0 h_u_cla32_and9382_h_u_cla32_and9381_y0
1 1
.names h_u_cla32_and9380_y0 h_u_cla32_and9382_h_u_cla32_and9380_y0
1 1
.subckt and_gate _a=h_u_cla32_and9382_h_u_cla32_and9381_y0 _b=h_u_cla32_and9382_h_u_cla32_and9380_y0 _y0=h_u_cla32_and9382_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and9383_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and9383_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and9383_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and9383_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and9383_y0
.names h_u_cla32_and9383_y0 h_u_cla32_and9384_h_u_cla32_and9383_y0
1 1
.names h_u_cla32_and9382_y0 h_u_cla32_and9384_h_u_cla32_and9382_y0
1 1
.subckt and_gate _a=h_u_cla32_and9384_h_u_cla32_and9383_y0 _b=h_u_cla32_and9384_h_u_cla32_and9382_y0 _y0=h_u_cla32_and9384_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and9385_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and9385_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and9385_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and9385_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and9385_y0
.names h_u_cla32_and9385_y0 h_u_cla32_and9386_h_u_cla32_and9385_y0
1 1
.names h_u_cla32_and9384_y0 h_u_cla32_and9386_h_u_cla32_and9384_y0
1 1
.subckt and_gate _a=h_u_cla32_and9386_h_u_cla32_and9385_y0 _b=h_u_cla32_and9386_h_u_cla32_and9384_y0 _y0=h_u_cla32_and9386_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and9387_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and9387_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and9387_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and9387_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and9387_y0
.names h_u_cla32_and9387_y0 h_u_cla32_and9388_h_u_cla32_and9387_y0
1 1
.names h_u_cla32_and9386_y0 h_u_cla32_and9388_h_u_cla32_and9386_y0
1 1
.subckt and_gate _a=h_u_cla32_and9388_h_u_cla32_and9387_y0 _b=h_u_cla32_and9388_h_u_cla32_and9386_y0 _y0=h_u_cla32_and9388_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and9389_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and9389_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and9389_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and9389_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and9389_y0
.names h_u_cla32_and9389_y0 h_u_cla32_and9390_h_u_cla32_and9389_y0
1 1
.names h_u_cla32_and9388_y0 h_u_cla32_and9390_h_u_cla32_and9388_y0
1 1
.subckt and_gate _a=h_u_cla32_and9390_h_u_cla32_and9389_y0 _b=h_u_cla32_and9390_h_u_cla32_and9388_y0 _y0=h_u_cla32_and9390_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and9391_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and9391_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and9391_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and9391_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and9391_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and9392_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and9392_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and9392_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and9392_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and9392_y0
.names h_u_cla32_and9392_y0 h_u_cla32_and9393_h_u_cla32_and9392_y0
1 1
.names h_u_cla32_and9391_y0 h_u_cla32_and9393_h_u_cla32_and9391_y0
1 1
.subckt and_gate _a=h_u_cla32_and9393_h_u_cla32_and9392_y0 _b=h_u_cla32_and9393_h_u_cla32_and9391_y0 _y0=h_u_cla32_and9393_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and9394_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and9394_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and9394_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and9394_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and9394_y0
.names h_u_cla32_and9394_y0 h_u_cla32_and9395_h_u_cla32_and9394_y0
1 1
.names h_u_cla32_and9393_y0 h_u_cla32_and9395_h_u_cla32_and9393_y0
1 1
.subckt and_gate _a=h_u_cla32_and9395_h_u_cla32_and9394_y0 _b=h_u_cla32_and9395_h_u_cla32_and9393_y0 _y0=h_u_cla32_and9395_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and9396_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and9396_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and9396_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and9396_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and9396_y0
.names h_u_cla32_and9396_y0 h_u_cla32_and9397_h_u_cla32_and9396_y0
1 1
.names h_u_cla32_and9395_y0 h_u_cla32_and9397_h_u_cla32_and9395_y0
1 1
.subckt and_gate _a=h_u_cla32_and9397_h_u_cla32_and9396_y0 _b=h_u_cla32_and9397_h_u_cla32_and9395_y0 _y0=h_u_cla32_and9397_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and9398_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and9398_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and9398_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and9398_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and9398_y0
.names h_u_cla32_and9398_y0 h_u_cla32_and9399_h_u_cla32_and9398_y0
1 1
.names h_u_cla32_and9397_y0 h_u_cla32_and9399_h_u_cla32_and9397_y0
1 1
.subckt and_gate _a=h_u_cla32_and9399_h_u_cla32_and9398_y0 _b=h_u_cla32_and9399_h_u_cla32_and9397_y0 _y0=h_u_cla32_and9399_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and9400_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and9400_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and9400_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and9400_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and9400_y0
.names h_u_cla32_and9400_y0 h_u_cla32_and9401_h_u_cla32_and9400_y0
1 1
.names h_u_cla32_and9399_y0 h_u_cla32_and9401_h_u_cla32_and9399_y0
1 1
.subckt and_gate _a=h_u_cla32_and9401_h_u_cla32_and9400_y0 _b=h_u_cla32_and9401_h_u_cla32_and9399_y0 _y0=h_u_cla32_and9401_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and9402_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and9402_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and9402_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and9402_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and9402_y0
.names h_u_cla32_and9402_y0 h_u_cla32_and9403_h_u_cla32_and9402_y0
1 1
.names h_u_cla32_and9401_y0 h_u_cla32_and9403_h_u_cla32_and9401_y0
1 1
.subckt and_gate _a=h_u_cla32_and9403_h_u_cla32_and9402_y0 _b=h_u_cla32_and9403_h_u_cla32_and9401_y0 _y0=h_u_cla32_and9403_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and9404_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and9404_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and9404_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and9404_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and9404_y0
.names h_u_cla32_and9404_y0 h_u_cla32_and9405_h_u_cla32_and9404_y0
1 1
.names h_u_cla32_and9403_y0 h_u_cla32_and9405_h_u_cla32_and9403_y0
1 1
.subckt and_gate _a=h_u_cla32_and9405_h_u_cla32_and9404_y0 _b=h_u_cla32_and9405_h_u_cla32_and9403_y0 _y0=h_u_cla32_and9405_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and9406_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic22_y1 h_u_cla32_and9406_h_u_cla32_pg_logic22_y1
1 1
.subckt and_gate _a=h_u_cla32_and9406_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and9406_h_u_cla32_pg_logic22_y1 _y0=h_u_cla32_and9406_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and9407_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic22_y1 h_u_cla32_and9407_h_u_cla32_pg_logic22_y1
1 1
.subckt and_gate _a=h_u_cla32_and9407_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and9407_h_u_cla32_pg_logic22_y1 _y0=h_u_cla32_and9407_y0
.names h_u_cla32_and9407_y0 h_u_cla32_and9408_h_u_cla32_and9407_y0
1 1
.names h_u_cla32_and9406_y0 h_u_cla32_and9408_h_u_cla32_and9406_y0
1 1
.subckt and_gate _a=h_u_cla32_and9408_h_u_cla32_and9407_y0 _b=h_u_cla32_and9408_h_u_cla32_and9406_y0 _y0=h_u_cla32_and9408_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and9409_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic22_y1 h_u_cla32_and9409_h_u_cla32_pg_logic22_y1
1 1
.subckt and_gate _a=h_u_cla32_and9409_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and9409_h_u_cla32_pg_logic22_y1 _y0=h_u_cla32_and9409_y0
.names h_u_cla32_and9409_y0 h_u_cla32_and9410_h_u_cla32_and9409_y0
1 1
.names h_u_cla32_and9408_y0 h_u_cla32_and9410_h_u_cla32_and9408_y0
1 1
.subckt and_gate _a=h_u_cla32_and9410_h_u_cla32_and9409_y0 _b=h_u_cla32_and9410_h_u_cla32_and9408_y0 _y0=h_u_cla32_and9410_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and9411_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic22_y1 h_u_cla32_and9411_h_u_cla32_pg_logic22_y1
1 1
.subckt and_gate _a=h_u_cla32_and9411_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and9411_h_u_cla32_pg_logic22_y1 _y0=h_u_cla32_and9411_y0
.names h_u_cla32_and9411_y0 h_u_cla32_and9412_h_u_cla32_and9411_y0
1 1
.names h_u_cla32_and9410_y0 h_u_cla32_and9412_h_u_cla32_and9410_y0
1 1
.subckt and_gate _a=h_u_cla32_and9412_h_u_cla32_and9411_y0 _b=h_u_cla32_and9412_h_u_cla32_and9410_y0 _y0=h_u_cla32_and9412_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and9413_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic22_y1 h_u_cla32_and9413_h_u_cla32_pg_logic22_y1
1 1
.subckt and_gate _a=h_u_cla32_and9413_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and9413_h_u_cla32_pg_logic22_y1 _y0=h_u_cla32_and9413_y0
.names h_u_cla32_and9413_y0 h_u_cla32_and9414_h_u_cla32_and9413_y0
1 1
.names h_u_cla32_and9412_y0 h_u_cla32_and9414_h_u_cla32_and9412_y0
1 1
.subckt and_gate _a=h_u_cla32_and9414_h_u_cla32_and9413_y0 _b=h_u_cla32_and9414_h_u_cla32_and9412_y0 _y0=h_u_cla32_and9414_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and9415_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic22_y1 h_u_cla32_and9415_h_u_cla32_pg_logic22_y1
1 1
.subckt and_gate _a=h_u_cla32_and9415_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and9415_h_u_cla32_pg_logic22_y1 _y0=h_u_cla32_and9415_y0
.names h_u_cla32_and9415_y0 h_u_cla32_and9416_h_u_cla32_and9415_y0
1 1
.names h_u_cla32_and9414_y0 h_u_cla32_and9416_h_u_cla32_and9414_y0
1 1
.subckt and_gate _a=h_u_cla32_and9416_h_u_cla32_and9415_y0 _b=h_u_cla32_and9416_h_u_cla32_and9414_y0 _y0=h_u_cla32_and9416_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and9417_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic22_y1 h_u_cla32_and9417_h_u_cla32_pg_logic22_y1
1 1
.subckt and_gate _a=h_u_cla32_and9417_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and9417_h_u_cla32_pg_logic22_y1 _y0=h_u_cla32_and9417_y0
.names h_u_cla32_and9417_y0 h_u_cla32_and9418_h_u_cla32_and9417_y0
1 1
.names h_u_cla32_and9416_y0 h_u_cla32_and9418_h_u_cla32_and9416_y0
1 1
.subckt and_gate _a=h_u_cla32_and9418_h_u_cla32_and9417_y0 _b=h_u_cla32_and9418_h_u_cla32_and9416_y0 _y0=h_u_cla32_and9418_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and9419_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic23_y1 h_u_cla32_and9419_h_u_cla32_pg_logic23_y1
1 1
.subckt and_gate _a=h_u_cla32_and9419_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and9419_h_u_cla32_pg_logic23_y1 _y0=h_u_cla32_and9419_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and9420_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic23_y1 h_u_cla32_and9420_h_u_cla32_pg_logic23_y1
1 1
.subckt and_gate _a=h_u_cla32_and9420_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and9420_h_u_cla32_pg_logic23_y1 _y0=h_u_cla32_and9420_y0
.names h_u_cla32_and9420_y0 h_u_cla32_and9421_h_u_cla32_and9420_y0
1 1
.names h_u_cla32_and9419_y0 h_u_cla32_and9421_h_u_cla32_and9419_y0
1 1
.subckt and_gate _a=h_u_cla32_and9421_h_u_cla32_and9420_y0 _b=h_u_cla32_and9421_h_u_cla32_and9419_y0 _y0=h_u_cla32_and9421_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and9422_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic23_y1 h_u_cla32_and9422_h_u_cla32_pg_logic23_y1
1 1
.subckt and_gate _a=h_u_cla32_and9422_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and9422_h_u_cla32_pg_logic23_y1 _y0=h_u_cla32_and9422_y0
.names h_u_cla32_and9422_y0 h_u_cla32_and9423_h_u_cla32_and9422_y0
1 1
.names h_u_cla32_and9421_y0 h_u_cla32_and9423_h_u_cla32_and9421_y0
1 1
.subckt and_gate _a=h_u_cla32_and9423_h_u_cla32_and9422_y0 _b=h_u_cla32_and9423_h_u_cla32_and9421_y0 _y0=h_u_cla32_and9423_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and9424_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic23_y1 h_u_cla32_and9424_h_u_cla32_pg_logic23_y1
1 1
.subckt and_gate _a=h_u_cla32_and9424_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and9424_h_u_cla32_pg_logic23_y1 _y0=h_u_cla32_and9424_y0
.names h_u_cla32_and9424_y0 h_u_cla32_and9425_h_u_cla32_and9424_y0
1 1
.names h_u_cla32_and9423_y0 h_u_cla32_and9425_h_u_cla32_and9423_y0
1 1
.subckt and_gate _a=h_u_cla32_and9425_h_u_cla32_and9424_y0 _b=h_u_cla32_and9425_h_u_cla32_and9423_y0 _y0=h_u_cla32_and9425_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and9426_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic23_y1 h_u_cla32_and9426_h_u_cla32_pg_logic23_y1
1 1
.subckt and_gate _a=h_u_cla32_and9426_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and9426_h_u_cla32_pg_logic23_y1 _y0=h_u_cla32_and9426_y0
.names h_u_cla32_and9426_y0 h_u_cla32_and9427_h_u_cla32_and9426_y0
1 1
.names h_u_cla32_and9425_y0 h_u_cla32_and9427_h_u_cla32_and9425_y0
1 1
.subckt and_gate _a=h_u_cla32_and9427_h_u_cla32_and9426_y0 _b=h_u_cla32_and9427_h_u_cla32_and9425_y0 _y0=h_u_cla32_and9427_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and9428_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic23_y1 h_u_cla32_and9428_h_u_cla32_pg_logic23_y1
1 1
.subckt and_gate _a=h_u_cla32_and9428_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and9428_h_u_cla32_pg_logic23_y1 _y0=h_u_cla32_and9428_y0
.names h_u_cla32_and9428_y0 h_u_cla32_and9429_h_u_cla32_and9428_y0
1 1
.names h_u_cla32_and9427_y0 h_u_cla32_and9429_h_u_cla32_and9427_y0
1 1
.subckt and_gate _a=h_u_cla32_and9429_h_u_cla32_and9428_y0 _b=h_u_cla32_and9429_h_u_cla32_and9427_y0 _y0=h_u_cla32_and9429_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and9430_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic24_y1 h_u_cla32_and9430_h_u_cla32_pg_logic24_y1
1 1
.subckt and_gate _a=h_u_cla32_and9430_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and9430_h_u_cla32_pg_logic24_y1 _y0=h_u_cla32_and9430_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and9431_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic24_y1 h_u_cla32_and9431_h_u_cla32_pg_logic24_y1
1 1
.subckt and_gate _a=h_u_cla32_and9431_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and9431_h_u_cla32_pg_logic24_y1 _y0=h_u_cla32_and9431_y0
.names h_u_cla32_and9431_y0 h_u_cla32_and9432_h_u_cla32_and9431_y0
1 1
.names h_u_cla32_and9430_y0 h_u_cla32_and9432_h_u_cla32_and9430_y0
1 1
.subckt and_gate _a=h_u_cla32_and9432_h_u_cla32_and9431_y0 _b=h_u_cla32_and9432_h_u_cla32_and9430_y0 _y0=h_u_cla32_and9432_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and9433_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic24_y1 h_u_cla32_and9433_h_u_cla32_pg_logic24_y1
1 1
.subckt and_gate _a=h_u_cla32_and9433_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and9433_h_u_cla32_pg_logic24_y1 _y0=h_u_cla32_and9433_y0
.names h_u_cla32_and9433_y0 h_u_cla32_and9434_h_u_cla32_and9433_y0
1 1
.names h_u_cla32_and9432_y0 h_u_cla32_and9434_h_u_cla32_and9432_y0
1 1
.subckt and_gate _a=h_u_cla32_and9434_h_u_cla32_and9433_y0 _b=h_u_cla32_and9434_h_u_cla32_and9432_y0 _y0=h_u_cla32_and9434_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and9435_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic24_y1 h_u_cla32_and9435_h_u_cla32_pg_logic24_y1
1 1
.subckt and_gate _a=h_u_cla32_and9435_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and9435_h_u_cla32_pg_logic24_y1 _y0=h_u_cla32_and9435_y0
.names h_u_cla32_and9435_y0 h_u_cla32_and9436_h_u_cla32_and9435_y0
1 1
.names h_u_cla32_and9434_y0 h_u_cla32_and9436_h_u_cla32_and9434_y0
1 1
.subckt and_gate _a=h_u_cla32_and9436_h_u_cla32_and9435_y0 _b=h_u_cla32_and9436_h_u_cla32_and9434_y0 _y0=h_u_cla32_and9436_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and9437_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic24_y1 h_u_cla32_and9437_h_u_cla32_pg_logic24_y1
1 1
.subckt and_gate _a=h_u_cla32_and9437_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and9437_h_u_cla32_pg_logic24_y1 _y0=h_u_cla32_and9437_y0
.names h_u_cla32_and9437_y0 h_u_cla32_and9438_h_u_cla32_and9437_y0
1 1
.names h_u_cla32_and9436_y0 h_u_cla32_and9438_h_u_cla32_and9436_y0
1 1
.subckt and_gate _a=h_u_cla32_and9438_h_u_cla32_and9437_y0 _b=h_u_cla32_and9438_h_u_cla32_and9436_y0 _y0=h_u_cla32_and9438_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and9439_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic25_y1 h_u_cla32_and9439_h_u_cla32_pg_logic25_y1
1 1
.subckt and_gate _a=h_u_cla32_and9439_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and9439_h_u_cla32_pg_logic25_y1 _y0=h_u_cla32_and9439_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and9440_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic25_y1 h_u_cla32_and9440_h_u_cla32_pg_logic25_y1
1 1
.subckt and_gate _a=h_u_cla32_and9440_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and9440_h_u_cla32_pg_logic25_y1 _y0=h_u_cla32_and9440_y0
.names h_u_cla32_and9440_y0 h_u_cla32_and9441_h_u_cla32_and9440_y0
1 1
.names h_u_cla32_and9439_y0 h_u_cla32_and9441_h_u_cla32_and9439_y0
1 1
.subckt and_gate _a=h_u_cla32_and9441_h_u_cla32_and9440_y0 _b=h_u_cla32_and9441_h_u_cla32_and9439_y0 _y0=h_u_cla32_and9441_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and9442_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic25_y1 h_u_cla32_and9442_h_u_cla32_pg_logic25_y1
1 1
.subckt and_gate _a=h_u_cla32_and9442_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and9442_h_u_cla32_pg_logic25_y1 _y0=h_u_cla32_and9442_y0
.names h_u_cla32_and9442_y0 h_u_cla32_and9443_h_u_cla32_and9442_y0
1 1
.names h_u_cla32_and9441_y0 h_u_cla32_and9443_h_u_cla32_and9441_y0
1 1
.subckt and_gate _a=h_u_cla32_and9443_h_u_cla32_and9442_y0 _b=h_u_cla32_and9443_h_u_cla32_and9441_y0 _y0=h_u_cla32_and9443_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and9444_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic25_y1 h_u_cla32_and9444_h_u_cla32_pg_logic25_y1
1 1
.subckt and_gate _a=h_u_cla32_and9444_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and9444_h_u_cla32_pg_logic25_y1 _y0=h_u_cla32_and9444_y0
.names h_u_cla32_and9444_y0 h_u_cla32_and9445_h_u_cla32_and9444_y0
1 1
.names h_u_cla32_and9443_y0 h_u_cla32_and9445_h_u_cla32_and9443_y0
1 1
.subckt and_gate _a=h_u_cla32_and9445_h_u_cla32_and9444_y0 _b=h_u_cla32_and9445_h_u_cla32_and9443_y0 _y0=h_u_cla32_and9445_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and9446_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic26_y1 h_u_cla32_and9446_h_u_cla32_pg_logic26_y1
1 1
.subckt and_gate _a=h_u_cla32_and9446_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and9446_h_u_cla32_pg_logic26_y1 _y0=h_u_cla32_and9446_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and9447_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic26_y1 h_u_cla32_and9447_h_u_cla32_pg_logic26_y1
1 1
.subckt and_gate _a=h_u_cla32_and9447_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and9447_h_u_cla32_pg_logic26_y1 _y0=h_u_cla32_and9447_y0
.names h_u_cla32_and9447_y0 h_u_cla32_and9448_h_u_cla32_and9447_y0
1 1
.names h_u_cla32_and9446_y0 h_u_cla32_and9448_h_u_cla32_and9446_y0
1 1
.subckt and_gate _a=h_u_cla32_and9448_h_u_cla32_and9447_y0 _b=h_u_cla32_and9448_h_u_cla32_and9446_y0 _y0=h_u_cla32_and9448_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and9449_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic26_y1 h_u_cla32_and9449_h_u_cla32_pg_logic26_y1
1 1
.subckt and_gate _a=h_u_cla32_and9449_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and9449_h_u_cla32_pg_logic26_y1 _y0=h_u_cla32_and9449_y0
.names h_u_cla32_and9449_y0 h_u_cla32_and9450_h_u_cla32_and9449_y0
1 1
.names h_u_cla32_and9448_y0 h_u_cla32_and9450_h_u_cla32_and9448_y0
1 1
.subckt and_gate _a=h_u_cla32_and9450_h_u_cla32_and9449_y0 _b=h_u_cla32_and9450_h_u_cla32_and9448_y0 _y0=h_u_cla32_and9450_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and9451_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic27_y1 h_u_cla32_and9451_h_u_cla32_pg_logic27_y1
1 1
.subckt and_gate _a=h_u_cla32_and9451_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and9451_h_u_cla32_pg_logic27_y1 _y0=h_u_cla32_and9451_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and9452_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic27_y1 h_u_cla32_and9452_h_u_cla32_pg_logic27_y1
1 1
.subckt and_gate _a=h_u_cla32_and9452_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and9452_h_u_cla32_pg_logic27_y1 _y0=h_u_cla32_and9452_y0
.names h_u_cla32_and9452_y0 h_u_cla32_and9453_h_u_cla32_and9452_y0
1 1
.names h_u_cla32_and9451_y0 h_u_cla32_and9453_h_u_cla32_and9451_y0
1 1
.subckt and_gate _a=h_u_cla32_and9453_h_u_cla32_and9452_y0 _b=h_u_cla32_and9453_h_u_cla32_and9451_y0 _y0=h_u_cla32_and9453_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and9454_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic28_y1 h_u_cla32_and9454_h_u_cla32_pg_logic28_y1
1 1
.subckt and_gate _a=h_u_cla32_and9454_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and9454_h_u_cla32_pg_logic28_y1 _y0=h_u_cla32_and9454_y0
.names h_u_cla32_and9454_y0 h_u_cla32_or435_h_u_cla32_and9454_y0
1 1
.names h_u_cla32_and8613_y0 h_u_cla32_or435_h_u_cla32_and8613_y0
1 1
.subckt or_gate _a=h_u_cla32_or435_h_u_cla32_and9454_y0 _b=h_u_cla32_or435_h_u_cla32_and8613_y0 _y0=h_u_cla32_or435_y0
.names h_u_cla32_or435_y0 h_u_cla32_or436_h_u_cla32_or435_y0
1 1
.names h_u_cla32_and8670_y0 h_u_cla32_or436_h_u_cla32_and8670_y0
1 1
.subckt or_gate _a=h_u_cla32_or436_h_u_cla32_or435_y0 _b=h_u_cla32_or436_h_u_cla32_and8670_y0 _y0=h_u_cla32_or436_y0
.names h_u_cla32_or436_y0 h_u_cla32_or437_h_u_cla32_or436_y0
1 1
.names h_u_cla32_and8725_y0 h_u_cla32_or437_h_u_cla32_and8725_y0
1 1
.subckt or_gate _a=h_u_cla32_or437_h_u_cla32_or436_y0 _b=h_u_cla32_or437_h_u_cla32_and8725_y0 _y0=h_u_cla32_or437_y0
.names h_u_cla32_or437_y0 h_u_cla32_or438_h_u_cla32_or437_y0
1 1
.names h_u_cla32_and8778_y0 h_u_cla32_or438_h_u_cla32_and8778_y0
1 1
.subckt or_gate _a=h_u_cla32_or438_h_u_cla32_or437_y0 _b=h_u_cla32_or438_h_u_cla32_and8778_y0 _y0=h_u_cla32_or438_y0
.names h_u_cla32_or438_y0 h_u_cla32_or439_h_u_cla32_or438_y0
1 1
.names h_u_cla32_and8829_y0 h_u_cla32_or439_h_u_cla32_and8829_y0
1 1
.subckt or_gate _a=h_u_cla32_or439_h_u_cla32_or438_y0 _b=h_u_cla32_or439_h_u_cla32_and8829_y0 _y0=h_u_cla32_or439_y0
.names h_u_cla32_or439_y0 h_u_cla32_or440_h_u_cla32_or439_y0
1 1
.names h_u_cla32_and8878_y0 h_u_cla32_or440_h_u_cla32_and8878_y0
1 1
.subckt or_gate _a=h_u_cla32_or440_h_u_cla32_or439_y0 _b=h_u_cla32_or440_h_u_cla32_and8878_y0 _y0=h_u_cla32_or440_y0
.names h_u_cla32_or440_y0 h_u_cla32_or441_h_u_cla32_or440_y0
1 1
.names h_u_cla32_and8925_y0 h_u_cla32_or441_h_u_cla32_and8925_y0
1 1
.subckt or_gate _a=h_u_cla32_or441_h_u_cla32_or440_y0 _b=h_u_cla32_or441_h_u_cla32_and8925_y0 _y0=h_u_cla32_or441_y0
.names h_u_cla32_or441_y0 h_u_cla32_or442_h_u_cla32_or441_y0
1 1
.names h_u_cla32_and8970_y0 h_u_cla32_or442_h_u_cla32_and8970_y0
1 1
.subckt or_gate _a=h_u_cla32_or442_h_u_cla32_or441_y0 _b=h_u_cla32_or442_h_u_cla32_and8970_y0 _y0=h_u_cla32_or442_y0
.names h_u_cla32_or442_y0 h_u_cla32_or443_h_u_cla32_or442_y0
1 1
.names h_u_cla32_and9013_y0 h_u_cla32_or443_h_u_cla32_and9013_y0
1 1
.subckt or_gate _a=h_u_cla32_or443_h_u_cla32_or442_y0 _b=h_u_cla32_or443_h_u_cla32_and9013_y0 _y0=h_u_cla32_or443_y0
.names h_u_cla32_or443_y0 h_u_cla32_or444_h_u_cla32_or443_y0
1 1
.names h_u_cla32_and9054_y0 h_u_cla32_or444_h_u_cla32_and9054_y0
1 1
.subckt or_gate _a=h_u_cla32_or444_h_u_cla32_or443_y0 _b=h_u_cla32_or444_h_u_cla32_and9054_y0 _y0=h_u_cla32_or444_y0
.names h_u_cla32_or444_y0 h_u_cla32_or445_h_u_cla32_or444_y0
1 1
.names h_u_cla32_and9093_y0 h_u_cla32_or445_h_u_cla32_and9093_y0
1 1
.subckt or_gate _a=h_u_cla32_or445_h_u_cla32_or444_y0 _b=h_u_cla32_or445_h_u_cla32_and9093_y0 _y0=h_u_cla32_or445_y0
.names h_u_cla32_or445_y0 h_u_cla32_or446_h_u_cla32_or445_y0
1 1
.names h_u_cla32_and9130_y0 h_u_cla32_or446_h_u_cla32_and9130_y0
1 1
.subckt or_gate _a=h_u_cla32_or446_h_u_cla32_or445_y0 _b=h_u_cla32_or446_h_u_cla32_and9130_y0 _y0=h_u_cla32_or446_y0
.names h_u_cla32_or446_y0 h_u_cla32_or447_h_u_cla32_or446_y0
1 1
.names h_u_cla32_and9165_y0 h_u_cla32_or447_h_u_cla32_and9165_y0
1 1
.subckt or_gate _a=h_u_cla32_or447_h_u_cla32_or446_y0 _b=h_u_cla32_or447_h_u_cla32_and9165_y0 _y0=h_u_cla32_or447_y0
.names h_u_cla32_or447_y0 h_u_cla32_or448_h_u_cla32_or447_y0
1 1
.names h_u_cla32_and9198_y0 h_u_cla32_or448_h_u_cla32_and9198_y0
1 1
.subckt or_gate _a=h_u_cla32_or448_h_u_cla32_or447_y0 _b=h_u_cla32_or448_h_u_cla32_and9198_y0 _y0=h_u_cla32_or448_y0
.names h_u_cla32_or448_y0 h_u_cla32_or449_h_u_cla32_or448_y0
1 1
.names h_u_cla32_and9229_y0 h_u_cla32_or449_h_u_cla32_and9229_y0
1 1
.subckt or_gate _a=h_u_cla32_or449_h_u_cla32_or448_y0 _b=h_u_cla32_or449_h_u_cla32_and9229_y0 _y0=h_u_cla32_or449_y0
.names h_u_cla32_or449_y0 h_u_cla32_or450_h_u_cla32_or449_y0
1 1
.names h_u_cla32_and9258_y0 h_u_cla32_or450_h_u_cla32_and9258_y0
1 1
.subckt or_gate _a=h_u_cla32_or450_h_u_cla32_or449_y0 _b=h_u_cla32_or450_h_u_cla32_and9258_y0 _y0=h_u_cla32_or450_y0
.names h_u_cla32_or450_y0 h_u_cla32_or451_h_u_cla32_or450_y0
1 1
.names h_u_cla32_and9285_y0 h_u_cla32_or451_h_u_cla32_and9285_y0
1 1
.subckt or_gate _a=h_u_cla32_or451_h_u_cla32_or450_y0 _b=h_u_cla32_or451_h_u_cla32_and9285_y0 _y0=h_u_cla32_or451_y0
.names h_u_cla32_or451_y0 h_u_cla32_or452_h_u_cla32_or451_y0
1 1
.names h_u_cla32_and9310_y0 h_u_cla32_or452_h_u_cla32_and9310_y0
1 1
.subckt or_gate _a=h_u_cla32_or452_h_u_cla32_or451_y0 _b=h_u_cla32_or452_h_u_cla32_and9310_y0 _y0=h_u_cla32_or452_y0
.names h_u_cla32_or452_y0 h_u_cla32_or453_h_u_cla32_or452_y0
1 1
.names h_u_cla32_and9333_y0 h_u_cla32_or453_h_u_cla32_and9333_y0
1 1
.subckt or_gate _a=h_u_cla32_or453_h_u_cla32_or452_y0 _b=h_u_cla32_or453_h_u_cla32_and9333_y0 _y0=h_u_cla32_or453_y0
.names h_u_cla32_or453_y0 h_u_cla32_or454_h_u_cla32_or453_y0
1 1
.names h_u_cla32_and9354_y0 h_u_cla32_or454_h_u_cla32_and9354_y0
1 1
.subckt or_gate _a=h_u_cla32_or454_h_u_cla32_or453_y0 _b=h_u_cla32_or454_h_u_cla32_and9354_y0 _y0=h_u_cla32_or454_y0
.names h_u_cla32_or454_y0 h_u_cla32_or455_h_u_cla32_or454_y0
1 1
.names h_u_cla32_and9373_y0 h_u_cla32_or455_h_u_cla32_and9373_y0
1 1
.subckt or_gate _a=h_u_cla32_or455_h_u_cla32_or454_y0 _b=h_u_cla32_or455_h_u_cla32_and9373_y0 _y0=h_u_cla32_or455_y0
.names h_u_cla32_or455_y0 h_u_cla32_or456_h_u_cla32_or455_y0
1 1
.names h_u_cla32_and9390_y0 h_u_cla32_or456_h_u_cla32_and9390_y0
1 1
.subckt or_gate _a=h_u_cla32_or456_h_u_cla32_or455_y0 _b=h_u_cla32_or456_h_u_cla32_and9390_y0 _y0=h_u_cla32_or456_y0
.names h_u_cla32_or456_y0 h_u_cla32_or457_h_u_cla32_or456_y0
1 1
.names h_u_cla32_and9405_y0 h_u_cla32_or457_h_u_cla32_and9405_y0
1 1
.subckt or_gate _a=h_u_cla32_or457_h_u_cla32_or456_y0 _b=h_u_cla32_or457_h_u_cla32_and9405_y0 _y0=h_u_cla32_or457_y0
.names h_u_cla32_or457_y0 h_u_cla32_or458_h_u_cla32_or457_y0
1 1
.names h_u_cla32_and9418_y0 h_u_cla32_or458_h_u_cla32_and9418_y0
1 1
.subckt or_gate _a=h_u_cla32_or458_h_u_cla32_or457_y0 _b=h_u_cla32_or458_h_u_cla32_and9418_y0 _y0=h_u_cla32_or458_y0
.names h_u_cla32_or458_y0 h_u_cla32_or459_h_u_cla32_or458_y0
1 1
.names h_u_cla32_and9429_y0 h_u_cla32_or459_h_u_cla32_and9429_y0
1 1
.subckt or_gate _a=h_u_cla32_or459_h_u_cla32_or458_y0 _b=h_u_cla32_or459_h_u_cla32_and9429_y0 _y0=h_u_cla32_or459_y0
.names h_u_cla32_or459_y0 h_u_cla32_or460_h_u_cla32_or459_y0
1 1
.names h_u_cla32_and9438_y0 h_u_cla32_or460_h_u_cla32_and9438_y0
1 1
.subckt or_gate _a=h_u_cla32_or460_h_u_cla32_or459_y0 _b=h_u_cla32_or460_h_u_cla32_and9438_y0 _y0=h_u_cla32_or460_y0
.names h_u_cla32_or460_y0 h_u_cla32_or461_h_u_cla32_or460_y0
1 1
.names h_u_cla32_and9445_y0 h_u_cla32_or461_h_u_cla32_and9445_y0
1 1
.subckt or_gate _a=h_u_cla32_or461_h_u_cla32_or460_y0 _b=h_u_cla32_or461_h_u_cla32_and9445_y0 _y0=h_u_cla32_or461_y0
.names h_u_cla32_or461_y0 h_u_cla32_or462_h_u_cla32_or461_y0
1 1
.names h_u_cla32_and9450_y0 h_u_cla32_or462_h_u_cla32_and9450_y0
1 1
.subckt or_gate _a=h_u_cla32_or462_h_u_cla32_or461_y0 _b=h_u_cla32_or462_h_u_cla32_and9450_y0 _y0=h_u_cla32_or462_y0
.names h_u_cla32_or462_y0 h_u_cla32_or463_h_u_cla32_or462_y0
1 1
.names h_u_cla32_and9453_y0 h_u_cla32_or463_h_u_cla32_and9453_y0
1 1
.subckt or_gate _a=h_u_cla32_or463_h_u_cla32_or462_y0 _b=h_u_cla32_or463_h_u_cla32_and9453_y0 _y0=h_u_cla32_or463_y0
.names h_u_cla32_pg_logic29_y1 h_u_cla32_or464_h_u_cla32_pg_logic29_y1
1 1
.names h_u_cla32_or463_y0 h_u_cla32_or464_h_u_cla32_or463_y0
1 1
.subckt or_gate _a=h_u_cla32_or464_h_u_cla32_pg_logic29_y1 _b=h_u_cla32_or464_h_u_cla32_or463_y0 _y0=h_u_cla32_or464_y0
.names a_30 h_u_cla32_pg_logic30_a_30
1 1
.names b_30 h_u_cla32_pg_logic30_b_30
1 1
.subckt pg_logic a=h_u_cla32_pg_logic30_a_30 b=h_u_cla32_pg_logic30_b_30 pg_logic_y0=h_u_cla32_pg_logic30_y0 pg_logic_y1=h_u_cla32_pg_logic30_y1 pg_logic_y2=h_u_cla32_pg_logic30_y2
.names h_u_cla32_pg_logic30_y2 h_u_cla32_xor30_h_u_cla32_pg_logic30_y2
1 1
.names h_u_cla32_or464_y0 h_u_cla32_xor30_h_u_cla32_or464_y0
1 1
.subckt xor_gate _a=h_u_cla32_xor30_h_u_cla32_pg_logic30_y2 _b=h_u_cla32_xor30_h_u_cla32_or464_y0 _y0=h_u_cla32_xor30_y0
.names h_u_cla32_pg_logic0_y0 h_u_cla32_and9455_h_u_cla32_pg_logic0_y0
1 1
.names constant_wire_0 h_u_cla32_and9455_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and9455_h_u_cla32_pg_logic0_y0 _b=h_u_cla32_and9455_constant_wire_0 _y0=h_u_cla32_and9455_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and9456_h_u_cla32_pg_logic1_y0
1 1
.names constant_wire_0 h_u_cla32_and9456_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and9456_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and9456_constant_wire_0 _y0=h_u_cla32_and9456_y0
.names h_u_cla32_and9456_y0 h_u_cla32_and9457_h_u_cla32_and9456_y0
1 1
.names h_u_cla32_and9455_y0 h_u_cla32_and9457_h_u_cla32_and9455_y0
1 1
.subckt and_gate _a=h_u_cla32_and9457_h_u_cla32_and9456_y0 _b=h_u_cla32_and9457_h_u_cla32_and9455_y0 _y0=h_u_cla32_and9457_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and9458_h_u_cla32_pg_logic2_y0
1 1
.names constant_wire_0 h_u_cla32_and9458_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and9458_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and9458_constant_wire_0 _y0=h_u_cla32_and9458_y0
.names h_u_cla32_and9458_y0 h_u_cla32_and9459_h_u_cla32_and9458_y0
1 1
.names h_u_cla32_and9457_y0 h_u_cla32_and9459_h_u_cla32_and9457_y0
1 1
.subckt and_gate _a=h_u_cla32_and9459_h_u_cla32_and9458_y0 _b=h_u_cla32_and9459_h_u_cla32_and9457_y0 _y0=h_u_cla32_and9459_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and9460_h_u_cla32_pg_logic3_y0
1 1
.names constant_wire_0 h_u_cla32_and9460_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and9460_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and9460_constant_wire_0 _y0=h_u_cla32_and9460_y0
.names h_u_cla32_and9460_y0 h_u_cla32_and9461_h_u_cla32_and9460_y0
1 1
.names h_u_cla32_and9459_y0 h_u_cla32_and9461_h_u_cla32_and9459_y0
1 1
.subckt and_gate _a=h_u_cla32_and9461_h_u_cla32_and9460_y0 _b=h_u_cla32_and9461_h_u_cla32_and9459_y0 _y0=h_u_cla32_and9461_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and9462_h_u_cla32_pg_logic4_y0
1 1
.names constant_wire_0 h_u_cla32_and9462_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and9462_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and9462_constant_wire_0 _y0=h_u_cla32_and9462_y0
.names h_u_cla32_and9462_y0 h_u_cla32_and9463_h_u_cla32_and9462_y0
1 1
.names h_u_cla32_and9461_y0 h_u_cla32_and9463_h_u_cla32_and9461_y0
1 1
.subckt and_gate _a=h_u_cla32_and9463_h_u_cla32_and9462_y0 _b=h_u_cla32_and9463_h_u_cla32_and9461_y0 _y0=h_u_cla32_and9463_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and9464_h_u_cla32_pg_logic5_y0
1 1
.names constant_wire_0 h_u_cla32_and9464_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and9464_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and9464_constant_wire_0 _y0=h_u_cla32_and9464_y0
.names h_u_cla32_and9464_y0 h_u_cla32_and9465_h_u_cla32_and9464_y0
1 1
.names h_u_cla32_and9463_y0 h_u_cla32_and9465_h_u_cla32_and9463_y0
1 1
.subckt and_gate _a=h_u_cla32_and9465_h_u_cla32_and9464_y0 _b=h_u_cla32_and9465_h_u_cla32_and9463_y0 _y0=h_u_cla32_and9465_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and9466_h_u_cla32_pg_logic6_y0
1 1
.names constant_wire_0 h_u_cla32_and9466_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and9466_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and9466_constant_wire_0 _y0=h_u_cla32_and9466_y0
.names h_u_cla32_and9466_y0 h_u_cla32_and9467_h_u_cla32_and9466_y0
1 1
.names h_u_cla32_and9465_y0 h_u_cla32_and9467_h_u_cla32_and9465_y0
1 1
.subckt and_gate _a=h_u_cla32_and9467_h_u_cla32_and9466_y0 _b=h_u_cla32_and9467_h_u_cla32_and9465_y0 _y0=h_u_cla32_and9467_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and9468_h_u_cla32_pg_logic7_y0
1 1
.names constant_wire_0 h_u_cla32_and9468_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and9468_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and9468_constant_wire_0 _y0=h_u_cla32_and9468_y0
.names h_u_cla32_and9468_y0 h_u_cla32_and9469_h_u_cla32_and9468_y0
1 1
.names h_u_cla32_and9467_y0 h_u_cla32_and9469_h_u_cla32_and9467_y0
1 1
.subckt and_gate _a=h_u_cla32_and9469_h_u_cla32_and9468_y0 _b=h_u_cla32_and9469_h_u_cla32_and9467_y0 _y0=h_u_cla32_and9469_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and9470_h_u_cla32_pg_logic8_y0
1 1
.names constant_wire_0 h_u_cla32_and9470_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and9470_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and9470_constant_wire_0 _y0=h_u_cla32_and9470_y0
.names h_u_cla32_and9470_y0 h_u_cla32_and9471_h_u_cla32_and9470_y0
1 1
.names h_u_cla32_and9469_y0 h_u_cla32_and9471_h_u_cla32_and9469_y0
1 1
.subckt and_gate _a=h_u_cla32_and9471_h_u_cla32_and9470_y0 _b=h_u_cla32_and9471_h_u_cla32_and9469_y0 _y0=h_u_cla32_and9471_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and9472_h_u_cla32_pg_logic9_y0
1 1
.names constant_wire_0 h_u_cla32_and9472_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and9472_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and9472_constant_wire_0 _y0=h_u_cla32_and9472_y0
.names h_u_cla32_and9472_y0 h_u_cla32_and9473_h_u_cla32_and9472_y0
1 1
.names h_u_cla32_and9471_y0 h_u_cla32_and9473_h_u_cla32_and9471_y0
1 1
.subckt and_gate _a=h_u_cla32_and9473_h_u_cla32_and9472_y0 _b=h_u_cla32_and9473_h_u_cla32_and9471_y0 _y0=h_u_cla32_and9473_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and9474_h_u_cla32_pg_logic10_y0
1 1
.names constant_wire_0 h_u_cla32_and9474_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and9474_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and9474_constant_wire_0 _y0=h_u_cla32_and9474_y0
.names h_u_cla32_and9474_y0 h_u_cla32_and9475_h_u_cla32_and9474_y0
1 1
.names h_u_cla32_and9473_y0 h_u_cla32_and9475_h_u_cla32_and9473_y0
1 1
.subckt and_gate _a=h_u_cla32_and9475_h_u_cla32_and9474_y0 _b=h_u_cla32_and9475_h_u_cla32_and9473_y0 _y0=h_u_cla32_and9475_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and9476_h_u_cla32_pg_logic11_y0
1 1
.names constant_wire_0 h_u_cla32_and9476_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and9476_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and9476_constant_wire_0 _y0=h_u_cla32_and9476_y0
.names h_u_cla32_and9476_y0 h_u_cla32_and9477_h_u_cla32_and9476_y0
1 1
.names h_u_cla32_and9475_y0 h_u_cla32_and9477_h_u_cla32_and9475_y0
1 1
.subckt and_gate _a=h_u_cla32_and9477_h_u_cla32_and9476_y0 _b=h_u_cla32_and9477_h_u_cla32_and9475_y0 _y0=h_u_cla32_and9477_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and9478_h_u_cla32_pg_logic12_y0
1 1
.names constant_wire_0 h_u_cla32_and9478_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and9478_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and9478_constant_wire_0 _y0=h_u_cla32_and9478_y0
.names h_u_cla32_and9478_y0 h_u_cla32_and9479_h_u_cla32_and9478_y0
1 1
.names h_u_cla32_and9477_y0 h_u_cla32_and9479_h_u_cla32_and9477_y0
1 1
.subckt and_gate _a=h_u_cla32_and9479_h_u_cla32_and9478_y0 _b=h_u_cla32_and9479_h_u_cla32_and9477_y0 _y0=h_u_cla32_and9479_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and9480_h_u_cla32_pg_logic13_y0
1 1
.names constant_wire_0 h_u_cla32_and9480_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and9480_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and9480_constant_wire_0 _y0=h_u_cla32_and9480_y0
.names h_u_cla32_and9480_y0 h_u_cla32_and9481_h_u_cla32_and9480_y0
1 1
.names h_u_cla32_and9479_y0 h_u_cla32_and9481_h_u_cla32_and9479_y0
1 1
.subckt and_gate _a=h_u_cla32_and9481_h_u_cla32_and9480_y0 _b=h_u_cla32_and9481_h_u_cla32_and9479_y0 _y0=h_u_cla32_and9481_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and9482_h_u_cla32_pg_logic14_y0
1 1
.names constant_wire_0 h_u_cla32_and9482_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and9482_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and9482_constant_wire_0 _y0=h_u_cla32_and9482_y0
.names h_u_cla32_and9482_y0 h_u_cla32_and9483_h_u_cla32_and9482_y0
1 1
.names h_u_cla32_and9481_y0 h_u_cla32_and9483_h_u_cla32_and9481_y0
1 1
.subckt and_gate _a=h_u_cla32_and9483_h_u_cla32_and9482_y0 _b=h_u_cla32_and9483_h_u_cla32_and9481_y0 _y0=h_u_cla32_and9483_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and9484_h_u_cla32_pg_logic15_y0
1 1
.names constant_wire_0 h_u_cla32_and9484_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and9484_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and9484_constant_wire_0 _y0=h_u_cla32_and9484_y0
.names h_u_cla32_and9484_y0 h_u_cla32_and9485_h_u_cla32_and9484_y0
1 1
.names h_u_cla32_and9483_y0 h_u_cla32_and9485_h_u_cla32_and9483_y0
1 1
.subckt and_gate _a=h_u_cla32_and9485_h_u_cla32_and9484_y0 _b=h_u_cla32_and9485_h_u_cla32_and9483_y0 _y0=h_u_cla32_and9485_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and9486_h_u_cla32_pg_logic16_y0
1 1
.names constant_wire_0 h_u_cla32_and9486_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and9486_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and9486_constant_wire_0 _y0=h_u_cla32_and9486_y0
.names h_u_cla32_and9486_y0 h_u_cla32_and9487_h_u_cla32_and9486_y0
1 1
.names h_u_cla32_and9485_y0 h_u_cla32_and9487_h_u_cla32_and9485_y0
1 1
.subckt and_gate _a=h_u_cla32_and9487_h_u_cla32_and9486_y0 _b=h_u_cla32_and9487_h_u_cla32_and9485_y0 _y0=h_u_cla32_and9487_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and9488_h_u_cla32_pg_logic17_y0
1 1
.names constant_wire_0 h_u_cla32_and9488_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and9488_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and9488_constant_wire_0 _y0=h_u_cla32_and9488_y0
.names h_u_cla32_and9488_y0 h_u_cla32_and9489_h_u_cla32_and9488_y0
1 1
.names h_u_cla32_and9487_y0 h_u_cla32_and9489_h_u_cla32_and9487_y0
1 1
.subckt and_gate _a=h_u_cla32_and9489_h_u_cla32_and9488_y0 _b=h_u_cla32_and9489_h_u_cla32_and9487_y0 _y0=h_u_cla32_and9489_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and9490_h_u_cla32_pg_logic18_y0
1 1
.names constant_wire_0 h_u_cla32_and9490_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and9490_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and9490_constant_wire_0 _y0=h_u_cla32_and9490_y0
.names h_u_cla32_and9490_y0 h_u_cla32_and9491_h_u_cla32_and9490_y0
1 1
.names h_u_cla32_and9489_y0 h_u_cla32_and9491_h_u_cla32_and9489_y0
1 1
.subckt and_gate _a=h_u_cla32_and9491_h_u_cla32_and9490_y0 _b=h_u_cla32_and9491_h_u_cla32_and9489_y0 _y0=h_u_cla32_and9491_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and9492_h_u_cla32_pg_logic19_y0
1 1
.names constant_wire_0 h_u_cla32_and9492_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and9492_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and9492_constant_wire_0 _y0=h_u_cla32_and9492_y0
.names h_u_cla32_and9492_y0 h_u_cla32_and9493_h_u_cla32_and9492_y0
1 1
.names h_u_cla32_and9491_y0 h_u_cla32_and9493_h_u_cla32_and9491_y0
1 1
.subckt and_gate _a=h_u_cla32_and9493_h_u_cla32_and9492_y0 _b=h_u_cla32_and9493_h_u_cla32_and9491_y0 _y0=h_u_cla32_and9493_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and9494_h_u_cla32_pg_logic20_y0
1 1
.names constant_wire_0 h_u_cla32_and9494_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and9494_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and9494_constant_wire_0 _y0=h_u_cla32_and9494_y0
.names h_u_cla32_and9494_y0 h_u_cla32_and9495_h_u_cla32_and9494_y0
1 1
.names h_u_cla32_and9493_y0 h_u_cla32_and9495_h_u_cla32_and9493_y0
1 1
.subckt and_gate _a=h_u_cla32_and9495_h_u_cla32_and9494_y0 _b=h_u_cla32_and9495_h_u_cla32_and9493_y0 _y0=h_u_cla32_and9495_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and9496_h_u_cla32_pg_logic21_y0
1 1
.names constant_wire_0 h_u_cla32_and9496_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and9496_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and9496_constant_wire_0 _y0=h_u_cla32_and9496_y0
.names h_u_cla32_and9496_y0 h_u_cla32_and9497_h_u_cla32_and9496_y0
1 1
.names h_u_cla32_and9495_y0 h_u_cla32_and9497_h_u_cla32_and9495_y0
1 1
.subckt and_gate _a=h_u_cla32_and9497_h_u_cla32_and9496_y0 _b=h_u_cla32_and9497_h_u_cla32_and9495_y0 _y0=h_u_cla32_and9497_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and9498_h_u_cla32_pg_logic22_y0
1 1
.names constant_wire_0 h_u_cla32_and9498_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and9498_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and9498_constant_wire_0 _y0=h_u_cla32_and9498_y0
.names h_u_cla32_and9498_y0 h_u_cla32_and9499_h_u_cla32_and9498_y0
1 1
.names h_u_cla32_and9497_y0 h_u_cla32_and9499_h_u_cla32_and9497_y0
1 1
.subckt and_gate _a=h_u_cla32_and9499_h_u_cla32_and9498_y0 _b=h_u_cla32_and9499_h_u_cla32_and9497_y0 _y0=h_u_cla32_and9499_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and9500_h_u_cla32_pg_logic23_y0
1 1
.names constant_wire_0 h_u_cla32_and9500_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and9500_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and9500_constant_wire_0 _y0=h_u_cla32_and9500_y0
.names h_u_cla32_and9500_y0 h_u_cla32_and9501_h_u_cla32_and9500_y0
1 1
.names h_u_cla32_and9499_y0 h_u_cla32_and9501_h_u_cla32_and9499_y0
1 1
.subckt and_gate _a=h_u_cla32_and9501_h_u_cla32_and9500_y0 _b=h_u_cla32_and9501_h_u_cla32_and9499_y0 _y0=h_u_cla32_and9501_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and9502_h_u_cla32_pg_logic24_y0
1 1
.names constant_wire_0 h_u_cla32_and9502_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and9502_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and9502_constant_wire_0 _y0=h_u_cla32_and9502_y0
.names h_u_cla32_and9502_y0 h_u_cla32_and9503_h_u_cla32_and9502_y0
1 1
.names h_u_cla32_and9501_y0 h_u_cla32_and9503_h_u_cla32_and9501_y0
1 1
.subckt and_gate _a=h_u_cla32_and9503_h_u_cla32_and9502_y0 _b=h_u_cla32_and9503_h_u_cla32_and9501_y0 _y0=h_u_cla32_and9503_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and9504_h_u_cla32_pg_logic25_y0
1 1
.names constant_wire_0 h_u_cla32_and9504_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and9504_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and9504_constant_wire_0 _y0=h_u_cla32_and9504_y0
.names h_u_cla32_and9504_y0 h_u_cla32_and9505_h_u_cla32_and9504_y0
1 1
.names h_u_cla32_and9503_y0 h_u_cla32_and9505_h_u_cla32_and9503_y0
1 1
.subckt and_gate _a=h_u_cla32_and9505_h_u_cla32_and9504_y0 _b=h_u_cla32_and9505_h_u_cla32_and9503_y0 _y0=h_u_cla32_and9505_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and9506_h_u_cla32_pg_logic26_y0
1 1
.names constant_wire_0 h_u_cla32_and9506_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and9506_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and9506_constant_wire_0 _y0=h_u_cla32_and9506_y0
.names h_u_cla32_and9506_y0 h_u_cla32_and9507_h_u_cla32_and9506_y0
1 1
.names h_u_cla32_and9505_y0 h_u_cla32_and9507_h_u_cla32_and9505_y0
1 1
.subckt and_gate _a=h_u_cla32_and9507_h_u_cla32_and9506_y0 _b=h_u_cla32_and9507_h_u_cla32_and9505_y0 _y0=h_u_cla32_and9507_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and9508_h_u_cla32_pg_logic27_y0
1 1
.names constant_wire_0 h_u_cla32_and9508_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and9508_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and9508_constant_wire_0 _y0=h_u_cla32_and9508_y0
.names h_u_cla32_and9508_y0 h_u_cla32_and9509_h_u_cla32_and9508_y0
1 1
.names h_u_cla32_and9507_y0 h_u_cla32_and9509_h_u_cla32_and9507_y0
1 1
.subckt and_gate _a=h_u_cla32_and9509_h_u_cla32_and9508_y0 _b=h_u_cla32_and9509_h_u_cla32_and9507_y0 _y0=h_u_cla32_and9509_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and9510_h_u_cla32_pg_logic28_y0
1 1
.names constant_wire_0 h_u_cla32_and9510_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and9510_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and9510_constant_wire_0 _y0=h_u_cla32_and9510_y0
.names h_u_cla32_and9510_y0 h_u_cla32_and9511_h_u_cla32_and9510_y0
1 1
.names h_u_cla32_and9509_y0 h_u_cla32_and9511_h_u_cla32_and9509_y0
1 1
.subckt and_gate _a=h_u_cla32_and9511_h_u_cla32_and9510_y0 _b=h_u_cla32_and9511_h_u_cla32_and9509_y0 _y0=h_u_cla32_and9511_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and9512_h_u_cla32_pg_logic29_y0
1 1
.names constant_wire_0 h_u_cla32_and9512_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and9512_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and9512_constant_wire_0 _y0=h_u_cla32_and9512_y0
.names h_u_cla32_and9512_y0 h_u_cla32_and9513_h_u_cla32_and9512_y0
1 1
.names h_u_cla32_and9511_y0 h_u_cla32_and9513_h_u_cla32_and9511_y0
1 1
.subckt and_gate _a=h_u_cla32_and9513_h_u_cla32_and9512_y0 _b=h_u_cla32_and9513_h_u_cla32_and9511_y0 _y0=h_u_cla32_and9513_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and9514_h_u_cla32_pg_logic30_y0
1 1
.names constant_wire_0 h_u_cla32_and9514_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and9514_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and9514_constant_wire_0 _y0=h_u_cla32_and9514_y0
.names h_u_cla32_and9514_y0 h_u_cla32_and9515_h_u_cla32_and9514_y0
1 1
.names h_u_cla32_and9513_y0 h_u_cla32_and9515_h_u_cla32_and9513_y0
1 1
.subckt and_gate _a=h_u_cla32_and9515_h_u_cla32_and9514_y0 _b=h_u_cla32_and9515_h_u_cla32_and9513_y0 _y0=h_u_cla32_and9515_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and9516_h_u_cla32_pg_logic1_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and9516_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and9516_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and9516_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and9516_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and9517_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and9517_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and9517_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and9517_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and9517_y0
.names h_u_cla32_and9517_y0 h_u_cla32_and9518_h_u_cla32_and9517_y0
1 1
.names h_u_cla32_and9516_y0 h_u_cla32_and9518_h_u_cla32_and9516_y0
1 1
.subckt and_gate _a=h_u_cla32_and9518_h_u_cla32_and9517_y0 _b=h_u_cla32_and9518_h_u_cla32_and9516_y0 _y0=h_u_cla32_and9518_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and9519_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and9519_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and9519_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and9519_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and9519_y0
.names h_u_cla32_and9519_y0 h_u_cla32_and9520_h_u_cla32_and9519_y0
1 1
.names h_u_cla32_and9518_y0 h_u_cla32_and9520_h_u_cla32_and9518_y0
1 1
.subckt and_gate _a=h_u_cla32_and9520_h_u_cla32_and9519_y0 _b=h_u_cla32_and9520_h_u_cla32_and9518_y0 _y0=h_u_cla32_and9520_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and9521_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and9521_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and9521_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and9521_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and9521_y0
.names h_u_cla32_and9521_y0 h_u_cla32_and9522_h_u_cla32_and9521_y0
1 1
.names h_u_cla32_and9520_y0 h_u_cla32_and9522_h_u_cla32_and9520_y0
1 1
.subckt and_gate _a=h_u_cla32_and9522_h_u_cla32_and9521_y0 _b=h_u_cla32_and9522_h_u_cla32_and9520_y0 _y0=h_u_cla32_and9522_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and9523_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and9523_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and9523_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and9523_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and9523_y0
.names h_u_cla32_and9523_y0 h_u_cla32_and9524_h_u_cla32_and9523_y0
1 1
.names h_u_cla32_and9522_y0 h_u_cla32_and9524_h_u_cla32_and9522_y0
1 1
.subckt and_gate _a=h_u_cla32_and9524_h_u_cla32_and9523_y0 _b=h_u_cla32_and9524_h_u_cla32_and9522_y0 _y0=h_u_cla32_and9524_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and9525_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and9525_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and9525_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and9525_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and9525_y0
.names h_u_cla32_and9525_y0 h_u_cla32_and9526_h_u_cla32_and9525_y0
1 1
.names h_u_cla32_and9524_y0 h_u_cla32_and9526_h_u_cla32_and9524_y0
1 1
.subckt and_gate _a=h_u_cla32_and9526_h_u_cla32_and9525_y0 _b=h_u_cla32_and9526_h_u_cla32_and9524_y0 _y0=h_u_cla32_and9526_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and9527_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and9527_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and9527_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and9527_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and9527_y0
.names h_u_cla32_and9527_y0 h_u_cla32_and9528_h_u_cla32_and9527_y0
1 1
.names h_u_cla32_and9526_y0 h_u_cla32_and9528_h_u_cla32_and9526_y0
1 1
.subckt and_gate _a=h_u_cla32_and9528_h_u_cla32_and9527_y0 _b=h_u_cla32_and9528_h_u_cla32_and9526_y0 _y0=h_u_cla32_and9528_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and9529_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and9529_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and9529_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and9529_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and9529_y0
.names h_u_cla32_and9529_y0 h_u_cla32_and9530_h_u_cla32_and9529_y0
1 1
.names h_u_cla32_and9528_y0 h_u_cla32_and9530_h_u_cla32_and9528_y0
1 1
.subckt and_gate _a=h_u_cla32_and9530_h_u_cla32_and9529_y0 _b=h_u_cla32_and9530_h_u_cla32_and9528_y0 _y0=h_u_cla32_and9530_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and9531_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and9531_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and9531_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and9531_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and9531_y0
.names h_u_cla32_and9531_y0 h_u_cla32_and9532_h_u_cla32_and9531_y0
1 1
.names h_u_cla32_and9530_y0 h_u_cla32_and9532_h_u_cla32_and9530_y0
1 1
.subckt and_gate _a=h_u_cla32_and9532_h_u_cla32_and9531_y0 _b=h_u_cla32_and9532_h_u_cla32_and9530_y0 _y0=h_u_cla32_and9532_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and9533_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and9533_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and9533_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and9533_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and9533_y0
.names h_u_cla32_and9533_y0 h_u_cla32_and9534_h_u_cla32_and9533_y0
1 1
.names h_u_cla32_and9532_y0 h_u_cla32_and9534_h_u_cla32_and9532_y0
1 1
.subckt and_gate _a=h_u_cla32_and9534_h_u_cla32_and9533_y0 _b=h_u_cla32_and9534_h_u_cla32_and9532_y0 _y0=h_u_cla32_and9534_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and9535_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and9535_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and9535_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and9535_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and9535_y0
.names h_u_cla32_and9535_y0 h_u_cla32_and9536_h_u_cla32_and9535_y0
1 1
.names h_u_cla32_and9534_y0 h_u_cla32_and9536_h_u_cla32_and9534_y0
1 1
.subckt and_gate _a=h_u_cla32_and9536_h_u_cla32_and9535_y0 _b=h_u_cla32_and9536_h_u_cla32_and9534_y0 _y0=h_u_cla32_and9536_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and9537_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and9537_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and9537_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and9537_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and9537_y0
.names h_u_cla32_and9537_y0 h_u_cla32_and9538_h_u_cla32_and9537_y0
1 1
.names h_u_cla32_and9536_y0 h_u_cla32_and9538_h_u_cla32_and9536_y0
1 1
.subckt and_gate _a=h_u_cla32_and9538_h_u_cla32_and9537_y0 _b=h_u_cla32_and9538_h_u_cla32_and9536_y0 _y0=h_u_cla32_and9538_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and9539_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and9539_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and9539_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and9539_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and9539_y0
.names h_u_cla32_and9539_y0 h_u_cla32_and9540_h_u_cla32_and9539_y0
1 1
.names h_u_cla32_and9538_y0 h_u_cla32_and9540_h_u_cla32_and9538_y0
1 1
.subckt and_gate _a=h_u_cla32_and9540_h_u_cla32_and9539_y0 _b=h_u_cla32_and9540_h_u_cla32_and9538_y0 _y0=h_u_cla32_and9540_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and9541_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and9541_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and9541_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and9541_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and9541_y0
.names h_u_cla32_and9541_y0 h_u_cla32_and9542_h_u_cla32_and9541_y0
1 1
.names h_u_cla32_and9540_y0 h_u_cla32_and9542_h_u_cla32_and9540_y0
1 1
.subckt and_gate _a=h_u_cla32_and9542_h_u_cla32_and9541_y0 _b=h_u_cla32_and9542_h_u_cla32_and9540_y0 _y0=h_u_cla32_and9542_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and9543_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and9543_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and9543_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and9543_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and9543_y0
.names h_u_cla32_and9543_y0 h_u_cla32_and9544_h_u_cla32_and9543_y0
1 1
.names h_u_cla32_and9542_y0 h_u_cla32_and9544_h_u_cla32_and9542_y0
1 1
.subckt and_gate _a=h_u_cla32_and9544_h_u_cla32_and9543_y0 _b=h_u_cla32_and9544_h_u_cla32_and9542_y0 _y0=h_u_cla32_and9544_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and9545_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and9545_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and9545_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and9545_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and9545_y0
.names h_u_cla32_and9545_y0 h_u_cla32_and9546_h_u_cla32_and9545_y0
1 1
.names h_u_cla32_and9544_y0 h_u_cla32_and9546_h_u_cla32_and9544_y0
1 1
.subckt and_gate _a=h_u_cla32_and9546_h_u_cla32_and9545_y0 _b=h_u_cla32_and9546_h_u_cla32_and9544_y0 _y0=h_u_cla32_and9546_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and9547_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and9547_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and9547_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and9547_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and9547_y0
.names h_u_cla32_and9547_y0 h_u_cla32_and9548_h_u_cla32_and9547_y0
1 1
.names h_u_cla32_and9546_y0 h_u_cla32_and9548_h_u_cla32_and9546_y0
1 1
.subckt and_gate _a=h_u_cla32_and9548_h_u_cla32_and9547_y0 _b=h_u_cla32_and9548_h_u_cla32_and9546_y0 _y0=h_u_cla32_and9548_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and9549_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and9549_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and9549_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and9549_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and9549_y0
.names h_u_cla32_and9549_y0 h_u_cla32_and9550_h_u_cla32_and9549_y0
1 1
.names h_u_cla32_and9548_y0 h_u_cla32_and9550_h_u_cla32_and9548_y0
1 1
.subckt and_gate _a=h_u_cla32_and9550_h_u_cla32_and9549_y0 _b=h_u_cla32_and9550_h_u_cla32_and9548_y0 _y0=h_u_cla32_and9550_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and9551_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and9551_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and9551_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and9551_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and9551_y0
.names h_u_cla32_and9551_y0 h_u_cla32_and9552_h_u_cla32_and9551_y0
1 1
.names h_u_cla32_and9550_y0 h_u_cla32_and9552_h_u_cla32_and9550_y0
1 1
.subckt and_gate _a=h_u_cla32_and9552_h_u_cla32_and9551_y0 _b=h_u_cla32_and9552_h_u_cla32_and9550_y0 _y0=h_u_cla32_and9552_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and9553_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and9553_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and9553_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and9553_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and9553_y0
.names h_u_cla32_and9553_y0 h_u_cla32_and9554_h_u_cla32_and9553_y0
1 1
.names h_u_cla32_and9552_y0 h_u_cla32_and9554_h_u_cla32_and9552_y0
1 1
.subckt and_gate _a=h_u_cla32_and9554_h_u_cla32_and9553_y0 _b=h_u_cla32_and9554_h_u_cla32_and9552_y0 _y0=h_u_cla32_and9554_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and9555_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and9555_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and9555_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and9555_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and9555_y0
.names h_u_cla32_and9555_y0 h_u_cla32_and9556_h_u_cla32_and9555_y0
1 1
.names h_u_cla32_and9554_y0 h_u_cla32_and9556_h_u_cla32_and9554_y0
1 1
.subckt and_gate _a=h_u_cla32_and9556_h_u_cla32_and9555_y0 _b=h_u_cla32_and9556_h_u_cla32_and9554_y0 _y0=h_u_cla32_and9556_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and9557_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and9557_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and9557_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and9557_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and9557_y0
.names h_u_cla32_and9557_y0 h_u_cla32_and9558_h_u_cla32_and9557_y0
1 1
.names h_u_cla32_and9556_y0 h_u_cla32_and9558_h_u_cla32_and9556_y0
1 1
.subckt and_gate _a=h_u_cla32_and9558_h_u_cla32_and9557_y0 _b=h_u_cla32_and9558_h_u_cla32_and9556_y0 _y0=h_u_cla32_and9558_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and9559_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and9559_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and9559_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and9559_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and9559_y0
.names h_u_cla32_and9559_y0 h_u_cla32_and9560_h_u_cla32_and9559_y0
1 1
.names h_u_cla32_and9558_y0 h_u_cla32_and9560_h_u_cla32_and9558_y0
1 1
.subckt and_gate _a=h_u_cla32_and9560_h_u_cla32_and9559_y0 _b=h_u_cla32_and9560_h_u_cla32_and9558_y0 _y0=h_u_cla32_and9560_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and9561_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and9561_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and9561_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and9561_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and9561_y0
.names h_u_cla32_and9561_y0 h_u_cla32_and9562_h_u_cla32_and9561_y0
1 1
.names h_u_cla32_and9560_y0 h_u_cla32_and9562_h_u_cla32_and9560_y0
1 1
.subckt and_gate _a=h_u_cla32_and9562_h_u_cla32_and9561_y0 _b=h_u_cla32_and9562_h_u_cla32_and9560_y0 _y0=h_u_cla32_and9562_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and9563_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and9563_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and9563_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and9563_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and9563_y0
.names h_u_cla32_and9563_y0 h_u_cla32_and9564_h_u_cla32_and9563_y0
1 1
.names h_u_cla32_and9562_y0 h_u_cla32_and9564_h_u_cla32_and9562_y0
1 1
.subckt and_gate _a=h_u_cla32_and9564_h_u_cla32_and9563_y0 _b=h_u_cla32_and9564_h_u_cla32_and9562_y0 _y0=h_u_cla32_and9564_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and9565_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and9565_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and9565_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and9565_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and9565_y0
.names h_u_cla32_and9565_y0 h_u_cla32_and9566_h_u_cla32_and9565_y0
1 1
.names h_u_cla32_and9564_y0 h_u_cla32_and9566_h_u_cla32_and9564_y0
1 1
.subckt and_gate _a=h_u_cla32_and9566_h_u_cla32_and9565_y0 _b=h_u_cla32_and9566_h_u_cla32_and9564_y0 _y0=h_u_cla32_and9566_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and9567_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and9567_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and9567_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and9567_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and9567_y0
.names h_u_cla32_and9567_y0 h_u_cla32_and9568_h_u_cla32_and9567_y0
1 1
.names h_u_cla32_and9566_y0 h_u_cla32_and9568_h_u_cla32_and9566_y0
1 1
.subckt and_gate _a=h_u_cla32_and9568_h_u_cla32_and9567_y0 _b=h_u_cla32_and9568_h_u_cla32_and9566_y0 _y0=h_u_cla32_and9568_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and9569_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and9569_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and9569_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and9569_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and9569_y0
.names h_u_cla32_and9569_y0 h_u_cla32_and9570_h_u_cla32_and9569_y0
1 1
.names h_u_cla32_and9568_y0 h_u_cla32_and9570_h_u_cla32_and9568_y0
1 1
.subckt and_gate _a=h_u_cla32_and9570_h_u_cla32_and9569_y0 _b=h_u_cla32_and9570_h_u_cla32_and9568_y0 _y0=h_u_cla32_and9570_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and9571_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and9571_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and9571_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and9571_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and9571_y0
.names h_u_cla32_and9571_y0 h_u_cla32_and9572_h_u_cla32_and9571_y0
1 1
.names h_u_cla32_and9570_y0 h_u_cla32_and9572_h_u_cla32_and9570_y0
1 1
.subckt and_gate _a=h_u_cla32_and9572_h_u_cla32_and9571_y0 _b=h_u_cla32_and9572_h_u_cla32_and9570_y0 _y0=h_u_cla32_and9572_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and9573_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and9573_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and9573_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and9573_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and9573_y0
.names h_u_cla32_and9573_y0 h_u_cla32_and9574_h_u_cla32_and9573_y0
1 1
.names h_u_cla32_and9572_y0 h_u_cla32_and9574_h_u_cla32_and9572_y0
1 1
.subckt and_gate _a=h_u_cla32_and9574_h_u_cla32_and9573_y0 _b=h_u_cla32_and9574_h_u_cla32_and9572_y0 _y0=h_u_cla32_and9574_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and9575_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and9575_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and9575_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and9575_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and9575_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and9576_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and9576_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and9576_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and9576_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and9576_y0
.names h_u_cla32_and9576_y0 h_u_cla32_and9577_h_u_cla32_and9576_y0
1 1
.names h_u_cla32_and9575_y0 h_u_cla32_and9577_h_u_cla32_and9575_y0
1 1
.subckt and_gate _a=h_u_cla32_and9577_h_u_cla32_and9576_y0 _b=h_u_cla32_and9577_h_u_cla32_and9575_y0 _y0=h_u_cla32_and9577_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and9578_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and9578_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and9578_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and9578_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and9578_y0
.names h_u_cla32_and9578_y0 h_u_cla32_and9579_h_u_cla32_and9578_y0
1 1
.names h_u_cla32_and9577_y0 h_u_cla32_and9579_h_u_cla32_and9577_y0
1 1
.subckt and_gate _a=h_u_cla32_and9579_h_u_cla32_and9578_y0 _b=h_u_cla32_and9579_h_u_cla32_and9577_y0 _y0=h_u_cla32_and9579_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and9580_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and9580_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and9580_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and9580_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and9580_y0
.names h_u_cla32_and9580_y0 h_u_cla32_and9581_h_u_cla32_and9580_y0
1 1
.names h_u_cla32_and9579_y0 h_u_cla32_and9581_h_u_cla32_and9579_y0
1 1
.subckt and_gate _a=h_u_cla32_and9581_h_u_cla32_and9580_y0 _b=h_u_cla32_and9581_h_u_cla32_and9579_y0 _y0=h_u_cla32_and9581_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and9582_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and9582_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and9582_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and9582_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and9582_y0
.names h_u_cla32_and9582_y0 h_u_cla32_and9583_h_u_cla32_and9582_y0
1 1
.names h_u_cla32_and9581_y0 h_u_cla32_and9583_h_u_cla32_and9581_y0
1 1
.subckt and_gate _a=h_u_cla32_and9583_h_u_cla32_and9582_y0 _b=h_u_cla32_and9583_h_u_cla32_and9581_y0 _y0=h_u_cla32_and9583_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and9584_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and9584_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and9584_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and9584_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and9584_y0
.names h_u_cla32_and9584_y0 h_u_cla32_and9585_h_u_cla32_and9584_y0
1 1
.names h_u_cla32_and9583_y0 h_u_cla32_and9585_h_u_cla32_and9583_y0
1 1
.subckt and_gate _a=h_u_cla32_and9585_h_u_cla32_and9584_y0 _b=h_u_cla32_and9585_h_u_cla32_and9583_y0 _y0=h_u_cla32_and9585_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and9586_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and9586_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and9586_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and9586_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and9586_y0
.names h_u_cla32_and9586_y0 h_u_cla32_and9587_h_u_cla32_and9586_y0
1 1
.names h_u_cla32_and9585_y0 h_u_cla32_and9587_h_u_cla32_and9585_y0
1 1
.subckt and_gate _a=h_u_cla32_and9587_h_u_cla32_and9586_y0 _b=h_u_cla32_and9587_h_u_cla32_and9585_y0 _y0=h_u_cla32_and9587_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and9588_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and9588_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and9588_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and9588_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and9588_y0
.names h_u_cla32_and9588_y0 h_u_cla32_and9589_h_u_cla32_and9588_y0
1 1
.names h_u_cla32_and9587_y0 h_u_cla32_and9589_h_u_cla32_and9587_y0
1 1
.subckt and_gate _a=h_u_cla32_and9589_h_u_cla32_and9588_y0 _b=h_u_cla32_and9589_h_u_cla32_and9587_y0 _y0=h_u_cla32_and9589_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and9590_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and9590_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and9590_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and9590_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and9590_y0
.names h_u_cla32_and9590_y0 h_u_cla32_and9591_h_u_cla32_and9590_y0
1 1
.names h_u_cla32_and9589_y0 h_u_cla32_and9591_h_u_cla32_and9589_y0
1 1
.subckt and_gate _a=h_u_cla32_and9591_h_u_cla32_and9590_y0 _b=h_u_cla32_and9591_h_u_cla32_and9589_y0 _y0=h_u_cla32_and9591_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and9592_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and9592_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and9592_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and9592_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and9592_y0
.names h_u_cla32_and9592_y0 h_u_cla32_and9593_h_u_cla32_and9592_y0
1 1
.names h_u_cla32_and9591_y0 h_u_cla32_and9593_h_u_cla32_and9591_y0
1 1
.subckt and_gate _a=h_u_cla32_and9593_h_u_cla32_and9592_y0 _b=h_u_cla32_and9593_h_u_cla32_and9591_y0 _y0=h_u_cla32_and9593_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and9594_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and9594_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and9594_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and9594_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and9594_y0
.names h_u_cla32_and9594_y0 h_u_cla32_and9595_h_u_cla32_and9594_y0
1 1
.names h_u_cla32_and9593_y0 h_u_cla32_and9595_h_u_cla32_and9593_y0
1 1
.subckt and_gate _a=h_u_cla32_and9595_h_u_cla32_and9594_y0 _b=h_u_cla32_and9595_h_u_cla32_and9593_y0 _y0=h_u_cla32_and9595_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and9596_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and9596_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and9596_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and9596_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and9596_y0
.names h_u_cla32_and9596_y0 h_u_cla32_and9597_h_u_cla32_and9596_y0
1 1
.names h_u_cla32_and9595_y0 h_u_cla32_and9597_h_u_cla32_and9595_y0
1 1
.subckt and_gate _a=h_u_cla32_and9597_h_u_cla32_and9596_y0 _b=h_u_cla32_and9597_h_u_cla32_and9595_y0 _y0=h_u_cla32_and9597_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and9598_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and9598_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and9598_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and9598_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and9598_y0
.names h_u_cla32_and9598_y0 h_u_cla32_and9599_h_u_cla32_and9598_y0
1 1
.names h_u_cla32_and9597_y0 h_u_cla32_and9599_h_u_cla32_and9597_y0
1 1
.subckt and_gate _a=h_u_cla32_and9599_h_u_cla32_and9598_y0 _b=h_u_cla32_and9599_h_u_cla32_and9597_y0 _y0=h_u_cla32_and9599_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and9600_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and9600_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and9600_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and9600_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and9600_y0
.names h_u_cla32_and9600_y0 h_u_cla32_and9601_h_u_cla32_and9600_y0
1 1
.names h_u_cla32_and9599_y0 h_u_cla32_and9601_h_u_cla32_and9599_y0
1 1
.subckt and_gate _a=h_u_cla32_and9601_h_u_cla32_and9600_y0 _b=h_u_cla32_and9601_h_u_cla32_and9599_y0 _y0=h_u_cla32_and9601_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and9602_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and9602_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and9602_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and9602_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and9602_y0
.names h_u_cla32_and9602_y0 h_u_cla32_and9603_h_u_cla32_and9602_y0
1 1
.names h_u_cla32_and9601_y0 h_u_cla32_and9603_h_u_cla32_and9601_y0
1 1
.subckt and_gate _a=h_u_cla32_and9603_h_u_cla32_and9602_y0 _b=h_u_cla32_and9603_h_u_cla32_and9601_y0 _y0=h_u_cla32_and9603_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and9604_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and9604_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and9604_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and9604_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and9604_y0
.names h_u_cla32_and9604_y0 h_u_cla32_and9605_h_u_cla32_and9604_y0
1 1
.names h_u_cla32_and9603_y0 h_u_cla32_and9605_h_u_cla32_and9603_y0
1 1
.subckt and_gate _a=h_u_cla32_and9605_h_u_cla32_and9604_y0 _b=h_u_cla32_and9605_h_u_cla32_and9603_y0 _y0=h_u_cla32_and9605_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and9606_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and9606_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and9606_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and9606_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and9606_y0
.names h_u_cla32_and9606_y0 h_u_cla32_and9607_h_u_cla32_and9606_y0
1 1
.names h_u_cla32_and9605_y0 h_u_cla32_and9607_h_u_cla32_and9605_y0
1 1
.subckt and_gate _a=h_u_cla32_and9607_h_u_cla32_and9606_y0 _b=h_u_cla32_and9607_h_u_cla32_and9605_y0 _y0=h_u_cla32_and9607_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and9608_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and9608_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and9608_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and9608_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and9608_y0
.names h_u_cla32_and9608_y0 h_u_cla32_and9609_h_u_cla32_and9608_y0
1 1
.names h_u_cla32_and9607_y0 h_u_cla32_and9609_h_u_cla32_and9607_y0
1 1
.subckt and_gate _a=h_u_cla32_and9609_h_u_cla32_and9608_y0 _b=h_u_cla32_and9609_h_u_cla32_and9607_y0 _y0=h_u_cla32_and9609_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and9610_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and9610_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and9610_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and9610_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and9610_y0
.names h_u_cla32_and9610_y0 h_u_cla32_and9611_h_u_cla32_and9610_y0
1 1
.names h_u_cla32_and9609_y0 h_u_cla32_and9611_h_u_cla32_and9609_y0
1 1
.subckt and_gate _a=h_u_cla32_and9611_h_u_cla32_and9610_y0 _b=h_u_cla32_and9611_h_u_cla32_and9609_y0 _y0=h_u_cla32_and9611_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and9612_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and9612_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and9612_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and9612_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and9612_y0
.names h_u_cla32_and9612_y0 h_u_cla32_and9613_h_u_cla32_and9612_y0
1 1
.names h_u_cla32_and9611_y0 h_u_cla32_and9613_h_u_cla32_and9611_y0
1 1
.subckt and_gate _a=h_u_cla32_and9613_h_u_cla32_and9612_y0 _b=h_u_cla32_and9613_h_u_cla32_and9611_y0 _y0=h_u_cla32_and9613_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and9614_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and9614_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and9614_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and9614_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and9614_y0
.names h_u_cla32_and9614_y0 h_u_cla32_and9615_h_u_cla32_and9614_y0
1 1
.names h_u_cla32_and9613_y0 h_u_cla32_and9615_h_u_cla32_and9613_y0
1 1
.subckt and_gate _a=h_u_cla32_and9615_h_u_cla32_and9614_y0 _b=h_u_cla32_and9615_h_u_cla32_and9613_y0 _y0=h_u_cla32_and9615_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and9616_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and9616_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and9616_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and9616_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and9616_y0
.names h_u_cla32_and9616_y0 h_u_cla32_and9617_h_u_cla32_and9616_y0
1 1
.names h_u_cla32_and9615_y0 h_u_cla32_and9617_h_u_cla32_and9615_y0
1 1
.subckt and_gate _a=h_u_cla32_and9617_h_u_cla32_and9616_y0 _b=h_u_cla32_and9617_h_u_cla32_and9615_y0 _y0=h_u_cla32_and9617_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and9618_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and9618_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and9618_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and9618_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and9618_y0
.names h_u_cla32_and9618_y0 h_u_cla32_and9619_h_u_cla32_and9618_y0
1 1
.names h_u_cla32_and9617_y0 h_u_cla32_and9619_h_u_cla32_and9617_y0
1 1
.subckt and_gate _a=h_u_cla32_and9619_h_u_cla32_and9618_y0 _b=h_u_cla32_and9619_h_u_cla32_and9617_y0 _y0=h_u_cla32_and9619_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and9620_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and9620_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and9620_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and9620_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and9620_y0
.names h_u_cla32_and9620_y0 h_u_cla32_and9621_h_u_cla32_and9620_y0
1 1
.names h_u_cla32_and9619_y0 h_u_cla32_and9621_h_u_cla32_and9619_y0
1 1
.subckt and_gate _a=h_u_cla32_and9621_h_u_cla32_and9620_y0 _b=h_u_cla32_and9621_h_u_cla32_and9619_y0 _y0=h_u_cla32_and9621_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and9622_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and9622_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and9622_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and9622_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and9622_y0
.names h_u_cla32_and9622_y0 h_u_cla32_and9623_h_u_cla32_and9622_y0
1 1
.names h_u_cla32_and9621_y0 h_u_cla32_and9623_h_u_cla32_and9621_y0
1 1
.subckt and_gate _a=h_u_cla32_and9623_h_u_cla32_and9622_y0 _b=h_u_cla32_and9623_h_u_cla32_and9621_y0 _y0=h_u_cla32_and9623_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and9624_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and9624_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and9624_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and9624_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and9624_y0
.names h_u_cla32_and9624_y0 h_u_cla32_and9625_h_u_cla32_and9624_y0
1 1
.names h_u_cla32_and9623_y0 h_u_cla32_and9625_h_u_cla32_and9623_y0
1 1
.subckt and_gate _a=h_u_cla32_and9625_h_u_cla32_and9624_y0 _b=h_u_cla32_and9625_h_u_cla32_and9623_y0 _y0=h_u_cla32_and9625_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and9626_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and9626_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and9626_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and9626_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and9626_y0
.names h_u_cla32_and9626_y0 h_u_cla32_and9627_h_u_cla32_and9626_y0
1 1
.names h_u_cla32_and9625_y0 h_u_cla32_and9627_h_u_cla32_and9625_y0
1 1
.subckt and_gate _a=h_u_cla32_and9627_h_u_cla32_and9626_y0 _b=h_u_cla32_and9627_h_u_cla32_and9625_y0 _y0=h_u_cla32_and9627_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and9628_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and9628_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and9628_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and9628_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and9628_y0
.names h_u_cla32_and9628_y0 h_u_cla32_and9629_h_u_cla32_and9628_y0
1 1
.names h_u_cla32_and9627_y0 h_u_cla32_and9629_h_u_cla32_and9627_y0
1 1
.subckt and_gate _a=h_u_cla32_and9629_h_u_cla32_and9628_y0 _b=h_u_cla32_and9629_h_u_cla32_and9627_y0 _y0=h_u_cla32_and9629_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and9630_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and9630_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and9630_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and9630_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and9630_y0
.names h_u_cla32_and9630_y0 h_u_cla32_and9631_h_u_cla32_and9630_y0
1 1
.names h_u_cla32_and9629_y0 h_u_cla32_and9631_h_u_cla32_and9629_y0
1 1
.subckt and_gate _a=h_u_cla32_and9631_h_u_cla32_and9630_y0 _b=h_u_cla32_and9631_h_u_cla32_and9629_y0 _y0=h_u_cla32_and9631_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and9632_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and9632_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and9632_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and9632_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and9632_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and9633_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and9633_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and9633_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and9633_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and9633_y0
.names h_u_cla32_and9633_y0 h_u_cla32_and9634_h_u_cla32_and9633_y0
1 1
.names h_u_cla32_and9632_y0 h_u_cla32_and9634_h_u_cla32_and9632_y0
1 1
.subckt and_gate _a=h_u_cla32_and9634_h_u_cla32_and9633_y0 _b=h_u_cla32_and9634_h_u_cla32_and9632_y0 _y0=h_u_cla32_and9634_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and9635_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and9635_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and9635_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and9635_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and9635_y0
.names h_u_cla32_and9635_y0 h_u_cla32_and9636_h_u_cla32_and9635_y0
1 1
.names h_u_cla32_and9634_y0 h_u_cla32_and9636_h_u_cla32_and9634_y0
1 1
.subckt and_gate _a=h_u_cla32_and9636_h_u_cla32_and9635_y0 _b=h_u_cla32_and9636_h_u_cla32_and9634_y0 _y0=h_u_cla32_and9636_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and9637_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and9637_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and9637_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and9637_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and9637_y0
.names h_u_cla32_and9637_y0 h_u_cla32_and9638_h_u_cla32_and9637_y0
1 1
.names h_u_cla32_and9636_y0 h_u_cla32_and9638_h_u_cla32_and9636_y0
1 1
.subckt and_gate _a=h_u_cla32_and9638_h_u_cla32_and9637_y0 _b=h_u_cla32_and9638_h_u_cla32_and9636_y0 _y0=h_u_cla32_and9638_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and9639_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and9639_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and9639_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and9639_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and9639_y0
.names h_u_cla32_and9639_y0 h_u_cla32_and9640_h_u_cla32_and9639_y0
1 1
.names h_u_cla32_and9638_y0 h_u_cla32_and9640_h_u_cla32_and9638_y0
1 1
.subckt and_gate _a=h_u_cla32_and9640_h_u_cla32_and9639_y0 _b=h_u_cla32_and9640_h_u_cla32_and9638_y0 _y0=h_u_cla32_and9640_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and9641_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and9641_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and9641_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and9641_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and9641_y0
.names h_u_cla32_and9641_y0 h_u_cla32_and9642_h_u_cla32_and9641_y0
1 1
.names h_u_cla32_and9640_y0 h_u_cla32_and9642_h_u_cla32_and9640_y0
1 1
.subckt and_gate _a=h_u_cla32_and9642_h_u_cla32_and9641_y0 _b=h_u_cla32_and9642_h_u_cla32_and9640_y0 _y0=h_u_cla32_and9642_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and9643_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and9643_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and9643_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and9643_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and9643_y0
.names h_u_cla32_and9643_y0 h_u_cla32_and9644_h_u_cla32_and9643_y0
1 1
.names h_u_cla32_and9642_y0 h_u_cla32_and9644_h_u_cla32_and9642_y0
1 1
.subckt and_gate _a=h_u_cla32_and9644_h_u_cla32_and9643_y0 _b=h_u_cla32_and9644_h_u_cla32_and9642_y0 _y0=h_u_cla32_and9644_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and9645_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and9645_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and9645_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and9645_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and9645_y0
.names h_u_cla32_and9645_y0 h_u_cla32_and9646_h_u_cla32_and9645_y0
1 1
.names h_u_cla32_and9644_y0 h_u_cla32_and9646_h_u_cla32_and9644_y0
1 1
.subckt and_gate _a=h_u_cla32_and9646_h_u_cla32_and9645_y0 _b=h_u_cla32_and9646_h_u_cla32_and9644_y0 _y0=h_u_cla32_and9646_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and9647_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and9647_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and9647_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and9647_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and9647_y0
.names h_u_cla32_and9647_y0 h_u_cla32_and9648_h_u_cla32_and9647_y0
1 1
.names h_u_cla32_and9646_y0 h_u_cla32_and9648_h_u_cla32_and9646_y0
1 1
.subckt and_gate _a=h_u_cla32_and9648_h_u_cla32_and9647_y0 _b=h_u_cla32_and9648_h_u_cla32_and9646_y0 _y0=h_u_cla32_and9648_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and9649_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and9649_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and9649_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and9649_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and9649_y0
.names h_u_cla32_and9649_y0 h_u_cla32_and9650_h_u_cla32_and9649_y0
1 1
.names h_u_cla32_and9648_y0 h_u_cla32_and9650_h_u_cla32_and9648_y0
1 1
.subckt and_gate _a=h_u_cla32_and9650_h_u_cla32_and9649_y0 _b=h_u_cla32_and9650_h_u_cla32_and9648_y0 _y0=h_u_cla32_and9650_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and9651_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and9651_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and9651_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and9651_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and9651_y0
.names h_u_cla32_and9651_y0 h_u_cla32_and9652_h_u_cla32_and9651_y0
1 1
.names h_u_cla32_and9650_y0 h_u_cla32_and9652_h_u_cla32_and9650_y0
1 1
.subckt and_gate _a=h_u_cla32_and9652_h_u_cla32_and9651_y0 _b=h_u_cla32_and9652_h_u_cla32_and9650_y0 _y0=h_u_cla32_and9652_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and9653_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and9653_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and9653_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and9653_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and9653_y0
.names h_u_cla32_and9653_y0 h_u_cla32_and9654_h_u_cla32_and9653_y0
1 1
.names h_u_cla32_and9652_y0 h_u_cla32_and9654_h_u_cla32_and9652_y0
1 1
.subckt and_gate _a=h_u_cla32_and9654_h_u_cla32_and9653_y0 _b=h_u_cla32_and9654_h_u_cla32_and9652_y0 _y0=h_u_cla32_and9654_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and9655_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and9655_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and9655_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and9655_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and9655_y0
.names h_u_cla32_and9655_y0 h_u_cla32_and9656_h_u_cla32_and9655_y0
1 1
.names h_u_cla32_and9654_y0 h_u_cla32_and9656_h_u_cla32_and9654_y0
1 1
.subckt and_gate _a=h_u_cla32_and9656_h_u_cla32_and9655_y0 _b=h_u_cla32_and9656_h_u_cla32_and9654_y0 _y0=h_u_cla32_and9656_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and9657_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and9657_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and9657_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and9657_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and9657_y0
.names h_u_cla32_and9657_y0 h_u_cla32_and9658_h_u_cla32_and9657_y0
1 1
.names h_u_cla32_and9656_y0 h_u_cla32_and9658_h_u_cla32_and9656_y0
1 1
.subckt and_gate _a=h_u_cla32_and9658_h_u_cla32_and9657_y0 _b=h_u_cla32_and9658_h_u_cla32_and9656_y0 _y0=h_u_cla32_and9658_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and9659_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and9659_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and9659_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and9659_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and9659_y0
.names h_u_cla32_and9659_y0 h_u_cla32_and9660_h_u_cla32_and9659_y0
1 1
.names h_u_cla32_and9658_y0 h_u_cla32_and9660_h_u_cla32_and9658_y0
1 1
.subckt and_gate _a=h_u_cla32_and9660_h_u_cla32_and9659_y0 _b=h_u_cla32_and9660_h_u_cla32_and9658_y0 _y0=h_u_cla32_and9660_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and9661_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and9661_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and9661_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and9661_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and9661_y0
.names h_u_cla32_and9661_y0 h_u_cla32_and9662_h_u_cla32_and9661_y0
1 1
.names h_u_cla32_and9660_y0 h_u_cla32_and9662_h_u_cla32_and9660_y0
1 1
.subckt and_gate _a=h_u_cla32_and9662_h_u_cla32_and9661_y0 _b=h_u_cla32_and9662_h_u_cla32_and9660_y0 _y0=h_u_cla32_and9662_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and9663_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and9663_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and9663_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and9663_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and9663_y0
.names h_u_cla32_and9663_y0 h_u_cla32_and9664_h_u_cla32_and9663_y0
1 1
.names h_u_cla32_and9662_y0 h_u_cla32_and9664_h_u_cla32_and9662_y0
1 1
.subckt and_gate _a=h_u_cla32_and9664_h_u_cla32_and9663_y0 _b=h_u_cla32_and9664_h_u_cla32_and9662_y0 _y0=h_u_cla32_and9664_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and9665_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and9665_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and9665_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and9665_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and9665_y0
.names h_u_cla32_and9665_y0 h_u_cla32_and9666_h_u_cla32_and9665_y0
1 1
.names h_u_cla32_and9664_y0 h_u_cla32_and9666_h_u_cla32_and9664_y0
1 1
.subckt and_gate _a=h_u_cla32_and9666_h_u_cla32_and9665_y0 _b=h_u_cla32_and9666_h_u_cla32_and9664_y0 _y0=h_u_cla32_and9666_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and9667_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and9667_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and9667_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and9667_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and9667_y0
.names h_u_cla32_and9667_y0 h_u_cla32_and9668_h_u_cla32_and9667_y0
1 1
.names h_u_cla32_and9666_y0 h_u_cla32_and9668_h_u_cla32_and9666_y0
1 1
.subckt and_gate _a=h_u_cla32_and9668_h_u_cla32_and9667_y0 _b=h_u_cla32_and9668_h_u_cla32_and9666_y0 _y0=h_u_cla32_and9668_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and9669_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and9669_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and9669_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and9669_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and9669_y0
.names h_u_cla32_and9669_y0 h_u_cla32_and9670_h_u_cla32_and9669_y0
1 1
.names h_u_cla32_and9668_y0 h_u_cla32_and9670_h_u_cla32_and9668_y0
1 1
.subckt and_gate _a=h_u_cla32_and9670_h_u_cla32_and9669_y0 _b=h_u_cla32_and9670_h_u_cla32_and9668_y0 _y0=h_u_cla32_and9670_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and9671_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and9671_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and9671_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and9671_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and9671_y0
.names h_u_cla32_and9671_y0 h_u_cla32_and9672_h_u_cla32_and9671_y0
1 1
.names h_u_cla32_and9670_y0 h_u_cla32_and9672_h_u_cla32_and9670_y0
1 1
.subckt and_gate _a=h_u_cla32_and9672_h_u_cla32_and9671_y0 _b=h_u_cla32_and9672_h_u_cla32_and9670_y0 _y0=h_u_cla32_and9672_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and9673_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and9673_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and9673_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and9673_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and9673_y0
.names h_u_cla32_and9673_y0 h_u_cla32_and9674_h_u_cla32_and9673_y0
1 1
.names h_u_cla32_and9672_y0 h_u_cla32_and9674_h_u_cla32_and9672_y0
1 1
.subckt and_gate _a=h_u_cla32_and9674_h_u_cla32_and9673_y0 _b=h_u_cla32_and9674_h_u_cla32_and9672_y0 _y0=h_u_cla32_and9674_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and9675_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and9675_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and9675_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and9675_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and9675_y0
.names h_u_cla32_and9675_y0 h_u_cla32_and9676_h_u_cla32_and9675_y0
1 1
.names h_u_cla32_and9674_y0 h_u_cla32_and9676_h_u_cla32_and9674_y0
1 1
.subckt and_gate _a=h_u_cla32_and9676_h_u_cla32_and9675_y0 _b=h_u_cla32_and9676_h_u_cla32_and9674_y0 _y0=h_u_cla32_and9676_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and9677_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and9677_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and9677_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and9677_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and9677_y0
.names h_u_cla32_and9677_y0 h_u_cla32_and9678_h_u_cla32_and9677_y0
1 1
.names h_u_cla32_and9676_y0 h_u_cla32_and9678_h_u_cla32_and9676_y0
1 1
.subckt and_gate _a=h_u_cla32_and9678_h_u_cla32_and9677_y0 _b=h_u_cla32_and9678_h_u_cla32_and9676_y0 _y0=h_u_cla32_and9678_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and9679_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and9679_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and9679_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and9679_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and9679_y0
.names h_u_cla32_and9679_y0 h_u_cla32_and9680_h_u_cla32_and9679_y0
1 1
.names h_u_cla32_and9678_y0 h_u_cla32_and9680_h_u_cla32_and9678_y0
1 1
.subckt and_gate _a=h_u_cla32_and9680_h_u_cla32_and9679_y0 _b=h_u_cla32_and9680_h_u_cla32_and9678_y0 _y0=h_u_cla32_and9680_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and9681_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and9681_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and9681_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and9681_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and9681_y0
.names h_u_cla32_and9681_y0 h_u_cla32_and9682_h_u_cla32_and9681_y0
1 1
.names h_u_cla32_and9680_y0 h_u_cla32_and9682_h_u_cla32_and9680_y0
1 1
.subckt and_gate _a=h_u_cla32_and9682_h_u_cla32_and9681_y0 _b=h_u_cla32_and9682_h_u_cla32_and9680_y0 _y0=h_u_cla32_and9682_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and9683_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and9683_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and9683_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and9683_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and9683_y0
.names h_u_cla32_and9683_y0 h_u_cla32_and9684_h_u_cla32_and9683_y0
1 1
.names h_u_cla32_and9682_y0 h_u_cla32_and9684_h_u_cla32_and9682_y0
1 1
.subckt and_gate _a=h_u_cla32_and9684_h_u_cla32_and9683_y0 _b=h_u_cla32_and9684_h_u_cla32_and9682_y0 _y0=h_u_cla32_and9684_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and9685_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and9685_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and9685_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and9685_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and9685_y0
.names h_u_cla32_and9685_y0 h_u_cla32_and9686_h_u_cla32_and9685_y0
1 1
.names h_u_cla32_and9684_y0 h_u_cla32_and9686_h_u_cla32_and9684_y0
1 1
.subckt and_gate _a=h_u_cla32_and9686_h_u_cla32_and9685_y0 _b=h_u_cla32_and9686_h_u_cla32_and9684_y0 _y0=h_u_cla32_and9686_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and9687_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and9687_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and9687_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and9687_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and9687_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and9688_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and9688_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and9688_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and9688_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and9688_y0
.names h_u_cla32_and9688_y0 h_u_cla32_and9689_h_u_cla32_and9688_y0
1 1
.names h_u_cla32_and9687_y0 h_u_cla32_and9689_h_u_cla32_and9687_y0
1 1
.subckt and_gate _a=h_u_cla32_and9689_h_u_cla32_and9688_y0 _b=h_u_cla32_and9689_h_u_cla32_and9687_y0 _y0=h_u_cla32_and9689_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and9690_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and9690_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and9690_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and9690_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and9690_y0
.names h_u_cla32_and9690_y0 h_u_cla32_and9691_h_u_cla32_and9690_y0
1 1
.names h_u_cla32_and9689_y0 h_u_cla32_and9691_h_u_cla32_and9689_y0
1 1
.subckt and_gate _a=h_u_cla32_and9691_h_u_cla32_and9690_y0 _b=h_u_cla32_and9691_h_u_cla32_and9689_y0 _y0=h_u_cla32_and9691_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and9692_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and9692_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and9692_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and9692_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and9692_y0
.names h_u_cla32_and9692_y0 h_u_cla32_and9693_h_u_cla32_and9692_y0
1 1
.names h_u_cla32_and9691_y0 h_u_cla32_and9693_h_u_cla32_and9691_y0
1 1
.subckt and_gate _a=h_u_cla32_and9693_h_u_cla32_and9692_y0 _b=h_u_cla32_and9693_h_u_cla32_and9691_y0 _y0=h_u_cla32_and9693_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and9694_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and9694_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and9694_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and9694_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and9694_y0
.names h_u_cla32_and9694_y0 h_u_cla32_and9695_h_u_cla32_and9694_y0
1 1
.names h_u_cla32_and9693_y0 h_u_cla32_and9695_h_u_cla32_and9693_y0
1 1
.subckt and_gate _a=h_u_cla32_and9695_h_u_cla32_and9694_y0 _b=h_u_cla32_and9695_h_u_cla32_and9693_y0 _y0=h_u_cla32_and9695_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and9696_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and9696_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and9696_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and9696_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and9696_y0
.names h_u_cla32_and9696_y0 h_u_cla32_and9697_h_u_cla32_and9696_y0
1 1
.names h_u_cla32_and9695_y0 h_u_cla32_and9697_h_u_cla32_and9695_y0
1 1
.subckt and_gate _a=h_u_cla32_and9697_h_u_cla32_and9696_y0 _b=h_u_cla32_and9697_h_u_cla32_and9695_y0 _y0=h_u_cla32_and9697_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and9698_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and9698_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and9698_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and9698_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and9698_y0
.names h_u_cla32_and9698_y0 h_u_cla32_and9699_h_u_cla32_and9698_y0
1 1
.names h_u_cla32_and9697_y0 h_u_cla32_and9699_h_u_cla32_and9697_y0
1 1
.subckt and_gate _a=h_u_cla32_and9699_h_u_cla32_and9698_y0 _b=h_u_cla32_and9699_h_u_cla32_and9697_y0 _y0=h_u_cla32_and9699_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and9700_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and9700_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and9700_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and9700_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and9700_y0
.names h_u_cla32_and9700_y0 h_u_cla32_and9701_h_u_cla32_and9700_y0
1 1
.names h_u_cla32_and9699_y0 h_u_cla32_and9701_h_u_cla32_and9699_y0
1 1
.subckt and_gate _a=h_u_cla32_and9701_h_u_cla32_and9700_y0 _b=h_u_cla32_and9701_h_u_cla32_and9699_y0 _y0=h_u_cla32_and9701_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and9702_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and9702_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and9702_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and9702_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and9702_y0
.names h_u_cla32_and9702_y0 h_u_cla32_and9703_h_u_cla32_and9702_y0
1 1
.names h_u_cla32_and9701_y0 h_u_cla32_and9703_h_u_cla32_and9701_y0
1 1
.subckt and_gate _a=h_u_cla32_and9703_h_u_cla32_and9702_y0 _b=h_u_cla32_and9703_h_u_cla32_and9701_y0 _y0=h_u_cla32_and9703_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and9704_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and9704_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and9704_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and9704_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and9704_y0
.names h_u_cla32_and9704_y0 h_u_cla32_and9705_h_u_cla32_and9704_y0
1 1
.names h_u_cla32_and9703_y0 h_u_cla32_and9705_h_u_cla32_and9703_y0
1 1
.subckt and_gate _a=h_u_cla32_and9705_h_u_cla32_and9704_y0 _b=h_u_cla32_and9705_h_u_cla32_and9703_y0 _y0=h_u_cla32_and9705_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and9706_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and9706_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and9706_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and9706_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and9706_y0
.names h_u_cla32_and9706_y0 h_u_cla32_and9707_h_u_cla32_and9706_y0
1 1
.names h_u_cla32_and9705_y0 h_u_cla32_and9707_h_u_cla32_and9705_y0
1 1
.subckt and_gate _a=h_u_cla32_and9707_h_u_cla32_and9706_y0 _b=h_u_cla32_and9707_h_u_cla32_and9705_y0 _y0=h_u_cla32_and9707_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and9708_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and9708_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and9708_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and9708_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and9708_y0
.names h_u_cla32_and9708_y0 h_u_cla32_and9709_h_u_cla32_and9708_y0
1 1
.names h_u_cla32_and9707_y0 h_u_cla32_and9709_h_u_cla32_and9707_y0
1 1
.subckt and_gate _a=h_u_cla32_and9709_h_u_cla32_and9708_y0 _b=h_u_cla32_and9709_h_u_cla32_and9707_y0 _y0=h_u_cla32_and9709_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and9710_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and9710_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and9710_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and9710_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and9710_y0
.names h_u_cla32_and9710_y0 h_u_cla32_and9711_h_u_cla32_and9710_y0
1 1
.names h_u_cla32_and9709_y0 h_u_cla32_and9711_h_u_cla32_and9709_y0
1 1
.subckt and_gate _a=h_u_cla32_and9711_h_u_cla32_and9710_y0 _b=h_u_cla32_and9711_h_u_cla32_and9709_y0 _y0=h_u_cla32_and9711_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and9712_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and9712_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and9712_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and9712_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and9712_y0
.names h_u_cla32_and9712_y0 h_u_cla32_and9713_h_u_cla32_and9712_y0
1 1
.names h_u_cla32_and9711_y0 h_u_cla32_and9713_h_u_cla32_and9711_y0
1 1
.subckt and_gate _a=h_u_cla32_and9713_h_u_cla32_and9712_y0 _b=h_u_cla32_and9713_h_u_cla32_and9711_y0 _y0=h_u_cla32_and9713_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and9714_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and9714_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and9714_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and9714_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and9714_y0
.names h_u_cla32_and9714_y0 h_u_cla32_and9715_h_u_cla32_and9714_y0
1 1
.names h_u_cla32_and9713_y0 h_u_cla32_and9715_h_u_cla32_and9713_y0
1 1
.subckt and_gate _a=h_u_cla32_and9715_h_u_cla32_and9714_y0 _b=h_u_cla32_and9715_h_u_cla32_and9713_y0 _y0=h_u_cla32_and9715_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and9716_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and9716_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and9716_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and9716_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and9716_y0
.names h_u_cla32_and9716_y0 h_u_cla32_and9717_h_u_cla32_and9716_y0
1 1
.names h_u_cla32_and9715_y0 h_u_cla32_and9717_h_u_cla32_and9715_y0
1 1
.subckt and_gate _a=h_u_cla32_and9717_h_u_cla32_and9716_y0 _b=h_u_cla32_and9717_h_u_cla32_and9715_y0 _y0=h_u_cla32_and9717_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and9718_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and9718_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and9718_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and9718_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and9718_y0
.names h_u_cla32_and9718_y0 h_u_cla32_and9719_h_u_cla32_and9718_y0
1 1
.names h_u_cla32_and9717_y0 h_u_cla32_and9719_h_u_cla32_and9717_y0
1 1
.subckt and_gate _a=h_u_cla32_and9719_h_u_cla32_and9718_y0 _b=h_u_cla32_and9719_h_u_cla32_and9717_y0 _y0=h_u_cla32_and9719_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and9720_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and9720_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and9720_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and9720_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and9720_y0
.names h_u_cla32_and9720_y0 h_u_cla32_and9721_h_u_cla32_and9720_y0
1 1
.names h_u_cla32_and9719_y0 h_u_cla32_and9721_h_u_cla32_and9719_y0
1 1
.subckt and_gate _a=h_u_cla32_and9721_h_u_cla32_and9720_y0 _b=h_u_cla32_and9721_h_u_cla32_and9719_y0 _y0=h_u_cla32_and9721_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and9722_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and9722_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and9722_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and9722_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and9722_y0
.names h_u_cla32_and9722_y0 h_u_cla32_and9723_h_u_cla32_and9722_y0
1 1
.names h_u_cla32_and9721_y0 h_u_cla32_and9723_h_u_cla32_and9721_y0
1 1
.subckt and_gate _a=h_u_cla32_and9723_h_u_cla32_and9722_y0 _b=h_u_cla32_and9723_h_u_cla32_and9721_y0 _y0=h_u_cla32_and9723_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and9724_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and9724_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and9724_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and9724_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and9724_y0
.names h_u_cla32_and9724_y0 h_u_cla32_and9725_h_u_cla32_and9724_y0
1 1
.names h_u_cla32_and9723_y0 h_u_cla32_and9725_h_u_cla32_and9723_y0
1 1
.subckt and_gate _a=h_u_cla32_and9725_h_u_cla32_and9724_y0 _b=h_u_cla32_and9725_h_u_cla32_and9723_y0 _y0=h_u_cla32_and9725_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and9726_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and9726_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and9726_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and9726_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and9726_y0
.names h_u_cla32_and9726_y0 h_u_cla32_and9727_h_u_cla32_and9726_y0
1 1
.names h_u_cla32_and9725_y0 h_u_cla32_and9727_h_u_cla32_and9725_y0
1 1
.subckt and_gate _a=h_u_cla32_and9727_h_u_cla32_and9726_y0 _b=h_u_cla32_and9727_h_u_cla32_and9725_y0 _y0=h_u_cla32_and9727_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and9728_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and9728_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and9728_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and9728_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and9728_y0
.names h_u_cla32_and9728_y0 h_u_cla32_and9729_h_u_cla32_and9728_y0
1 1
.names h_u_cla32_and9727_y0 h_u_cla32_and9729_h_u_cla32_and9727_y0
1 1
.subckt and_gate _a=h_u_cla32_and9729_h_u_cla32_and9728_y0 _b=h_u_cla32_and9729_h_u_cla32_and9727_y0 _y0=h_u_cla32_and9729_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and9730_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and9730_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and9730_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and9730_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and9730_y0
.names h_u_cla32_and9730_y0 h_u_cla32_and9731_h_u_cla32_and9730_y0
1 1
.names h_u_cla32_and9729_y0 h_u_cla32_and9731_h_u_cla32_and9729_y0
1 1
.subckt and_gate _a=h_u_cla32_and9731_h_u_cla32_and9730_y0 _b=h_u_cla32_and9731_h_u_cla32_and9729_y0 _y0=h_u_cla32_and9731_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and9732_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and9732_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and9732_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and9732_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and9732_y0
.names h_u_cla32_and9732_y0 h_u_cla32_and9733_h_u_cla32_and9732_y0
1 1
.names h_u_cla32_and9731_y0 h_u_cla32_and9733_h_u_cla32_and9731_y0
1 1
.subckt and_gate _a=h_u_cla32_and9733_h_u_cla32_and9732_y0 _b=h_u_cla32_and9733_h_u_cla32_and9731_y0 _y0=h_u_cla32_and9733_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and9734_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and9734_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and9734_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and9734_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and9734_y0
.names h_u_cla32_and9734_y0 h_u_cla32_and9735_h_u_cla32_and9734_y0
1 1
.names h_u_cla32_and9733_y0 h_u_cla32_and9735_h_u_cla32_and9733_y0
1 1
.subckt and_gate _a=h_u_cla32_and9735_h_u_cla32_and9734_y0 _b=h_u_cla32_and9735_h_u_cla32_and9733_y0 _y0=h_u_cla32_and9735_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and9736_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and9736_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and9736_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and9736_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and9736_y0
.names h_u_cla32_and9736_y0 h_u_cla32_and9737_h_u_cla32_and9736_y0
1 1
.names h_u_cla32_and9735_y0 h_u_cla32_and9737_h_u_cla32_and9735_y0
1 1
.subckt and_gate _a=h_u_cla32_and9737_h_u_cla32_and9736_y0 _b=h_u_cla32_and9737_h_u_cla32_and9735_y0 _y0=h_u_cla32_and9737_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and9738_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and9738_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and9738_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and9738_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and9738_y0
.names h_u_cla32_and9738_y0 h_u_cla32_and9739_h_u_cla32_and9738_y0
1 1
.names h_u_cla32_and9737_y0 h_u_cla32_and9739_h_u_cla32_and9737_y0
1 1
.subckt and_gate _a=h_u_cla32_and9739_h_u_cla32_and9738_y0 _b=h_u_cla32_and9739_h_u_cla32_and9737_y0 _y0=h_u_cla32_and9739_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and9740_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and9740_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and9740_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and9740_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and9740_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and9741_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and9741_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and9741_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and9741_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and9741_y0
.names h_u_cla32_and9741_y0 h_u_cla32_and9742_h_u_cla32_and9741_y0
1 1
.names h_u_cla32_and9740_y0 h_u_cla32_and9742_h_u_cla32_and9740_y0
1 1
.subckt and_gate _a=h_u_cla32_and9742_h_u_cla32_and9741_y0 _b=h_u_cla32_and9742_h_u_cla32_and9740_y0 _y0=h_u_cla32_and9742_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and9743_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and9743_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and9743_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and9743_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and9743_y0
.names h_u_cla32_and9743_y0 h_u_cla32_and9744_h_u_cla32_and9743_y0
1 1
.names h_u_cla32_and9742_y0 h_u_cla32_and9744_h_u_cla32_and9742_y0
1 1
.subckt and_gate _a=h_u_cla32_and9744_h_u_cla32_and9743_y0 _b=h_u_cla32_and9744_h_u_cla32_and9742_y0 _y0=h_u_cla32_and9744_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and9745_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and9745_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and9745_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and9745_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and9745_y0
.names h_u_cla32_and9745_y0 h_u_cla32_and9746_h_u_cla32_and9745_y0
1 1
.names h_u_cla32_and9744_y0 h_u_cla32_and9746_h_u_cla32_and9744_y0
1 1
.subckt and_gate _a=h_u_cla32_and9746_h_u_cla32_and9745_y0 _b=h_u_cla32_and9746_h_u_cla32_and9744_y0 _y0=h_u_cla32_and9746_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and9747_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and9747_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and9747_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and9747_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and9747_y0
.names h_u_cla32_and9747_y0 h_u_cla32_and9748_h_u_cla32_and9747_y0
1 1
.names h_u_cla32_and9746_y0 h_u_cla32_and9748_h_u_cla32_and9746_y0
1 1
.subckt and_gate _a=h_u_cla32_and9748_h_u_cla32_and9747_y0 _b=h_u_cla32_and9748_h_u_cla32_and9746_y0 _y0=h_u_cla32_and9748_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and9749_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and9749_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and9749_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and9749_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and9749_y0
.names h_u_cla32_and9749_y0 h_u_cla32_and9750_h_u_cla32_and9749_y0
1 1
.names h_u_cla32_and9748_y0 h_u_cla32_and9750_h_u_cla32_and9748_y0
1 1
.subckt and_gate _a=h_u_cla32_and9750_h_u_cla32_and9749_y0 _b=h_u_cla32_and9750_h_u_cla32_and9748_y0 _y0=h_u_cla32_and9750_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and9751_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and9751_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and9751_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and9751_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and9751_y0
.names h_u_cla32_and9751_y0 h_u_cla32_and9752_h_u_cla32_and9751_y0
1 1
.names h_u_cla32_and9750_y0 h_u_cla32_and9752_h_u_cla32_and9750_y0
1 1
.subckt and_gate _a=h_u_cla32_and9752_h_u_cla32_and9751_y0 _b=h_u_cla32_and9752_h_u_cla32_and9750_y0 _y0=h_u_cla32_and9752_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and9753_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and9753_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and9753_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and9753_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and9753_y0
.names h_u_cla32_and9753_y0 h_u_cla32_and9754_h_u_cla32_and9753_y0
1 1
.names h_u_cla32_and9752_y0 h_u_cla32_and9754_h_u_cla32_and9752_y0
1 1
.subckt and_gate _a=h_u_cla32_and9754_h_u_cla32_and9753_y0 _b=h_u_cla32_and9754_h_u_cla32_and9752_y0 _y0=h_u_cla32_and9754_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and9755_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and9755_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and9755_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and9755_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and9755_y0
.names h_u_cla32_and9755_y0 h_u_cla32_and9756_h_u_cla32_and9755_y0
1 1
.names h_u_cla32_and9754_y0 h_u_cla32_and9756_h_u_cla32_and9754_y0
1 1
.subckt and_gate _a=h_u_cla32_and9756_h_u_cla32_and9755_y0 _b=h_u_cla32_and9756_h_u_cla32_and9754_y0 _y0=h_u_cla32_and9756_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and9757_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and9757_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and9757_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and9757_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and9757_y0
.names h_u_cla32_and9757_y0 h_u_cla32_and9758_h_u_cla32_and9757_y0
1 1
.names h_u_cla32_and9756_y0 h_u_cla32_and9758_h_u_cla32_and9756_y0
1 1
.subckt and_gate _a=h_u_cla32_and9758_h_u_cla32_and9757_y0 _b=h_u_cla32_and9758_h_u_cla32_and9756_y0 _y0=h_u_cla32_and9758_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and9759_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and9759_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and9759_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and9759_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and9759_y0
.names h_u_cla32_and9759_y0 h_u_cla32_and9760_h_u_cla32_and9759_y0
1 1
.names h_u_cla32_and9758_y0 h_u_cla32_and9760_h_u_cla32_and9758_y0
1 1
.subckt and_gate _a=h_u_cla32_and9760_h_u_cla32_and9759_y0 _b=h_u_cla32_and9760_h_u_cla32_and9758_y0 _y0=h_u_cla32_and9760_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and9761_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and9761_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and9761_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and9761_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and9761_y0
.names h_u_cla32_and9761_y0 h_u_cla32_and9762_h_u_cla32_and9761_y0
1 1
.names h_u_cla32_and9760_y0 h_u_cla32_and9762_h_u_cla32_and9760_y0
1 1
.subckt and_gate _a=h_u_cla32_and9762_h_u_cla32_and9761_y0 _b=h_u_cla32_and9762_h_u_cla32_and9760_y0 _y0=h_u_cla32_and9762_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and9763_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and9763_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and9763_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and9763_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and9763_y0
.names h_u_cla32_and9763_y0 h_u_cla32_and9764_h_u_cla32_and9763_y0
1 1
.names h_u_cla32_and9762_y0 h_u_cla32_and9764_h_u_cla32_and9762_y0
1 1
.subckt and_gate _a=h_u_cla32_and9764_h_u_cla32_and9763_y0 _b=h_u_cla32_and9764_h_u_cla32_and9762_y0 _y0=h_u_cla32_and9764_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and9765_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and9765_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and9765_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and9765_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and9765_y0
.names h_u_cla32_and9765_y0 h_u_cla32_and9766_h_u_cla32_and9765_y0
1 1
.names h_u_cla32_and9764_y0 h_u_cla32_and9766_h_u_cla32_and9764_y0
1 1
.subckt and_gate _a=h_u_cla32_and9766_h_u_cla32_and9765_y0 _b=h_u_cla32_and9766_h_u_cla32_and9764_y0 _y0=h_u_cla32_and9766_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and9767_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and9767_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and9767_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and9767_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and9767_y0
.names h_u_cla32_and9767_y0 h_u_cla32_and9768_h_u_cla32_and9767_y0
1 1
.names h_u_cla32_and9766_y0 h_u_cla32_and9768_h_u_cla32_and9766_y0
1 1
.subckt and_gate _a=h_u_cla32_and9768_h_u_cla32_and9767_y0 _b=h_u_cla32_and9768_h_u_cla32_and9766_y0 _y0=h_u_cla32_and9768_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and9769_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and9769_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and9769_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and9769_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and9769_y0
.names h_u_cla32_and9769_y0 h_u_cla32_and9770_h_u_cla32_and9769_y0
1 1
.names h_u_cla32_and9768_y0 h_u_cla32_and9770_h_u_cla32_and9768_y0
1 1
.subckt and_gate _a=h_u_cla32_and9770_h_u_cla32_and9769_y0 _b=h_u_cla32_and9770_h_u_cla32_and9768_y0 _y0=h_u_cla32_and9770_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and9771_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and9771_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and9771_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and9771_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and9771_y0
.names h_u_cla32_and9771_y0 h_u_cla32_and9772_h_u_cla32_and9771_y0
1 1
.names h_u_cla32_and9770_y0 h_u_cla32_and9772_h_u_cla32_and9770_y0
1 1
.subckt and_gate _a=h_u_cla32_and9772_h_u_cla32_and9771_y0 _b=h_u_cla32_and9772_h_u_cla32_and9770_y0 _y0=h_u_cla32_and9772_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and9773_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and9773_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and9773_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and9773_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and9773_y0
.names h_u_cla32_and9773_y0 h_u_cla32_and9774_h_u_cla32_and9773_y0
1 1
.names h_u_cla32_and9772_y0 h_u_cla32_and9774_h_u_cla32_and9772_y0
1 1
.subckt and_gate _a=h_u_cla32_and9774_h_u_cla32_and9773_y0 _b=h_u_cla32_and9774_h_u_cla32_and9772_y0 _y0=h_u_cla32_and9774_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and9775_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and9775_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and9775_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and9775_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and9775_y0
.names h_u_cla32_and9775_y0 h_u_cla32_and9776_h_u_cla32_and9775_y0
1 1
.names h_u_cla32_and9774_y0 h_u_cla32_and9776_h_u_cla32_and9774_y0
1 1
.subckt and_gate _a=h_u_cla32_and9776_h_u_cla32_and9775_y0 _b=h_u_cla32_and9776_h_u_cla32_and9774_y0 _y0=h_u_cla32_and9776_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and9777_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and9777_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and9777_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and9777_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and9777_y0
.names h_u_cla32_and9777_y0 h_u_cla32_and9778_h_u_cla32_and9777_y0
1 1
.names h_u_cla32_and9776_y0 h_u_cla32_and9778_h_u_cla32_and9776_y0
1 1
.subckt and_gate _a=h_u_cla32_and9778_h_u_cla32_and9777_y0 _b=h_u_cla32_and9778_h_u_cla32_and9776_y0 _y0=h_u_cla32_and9778_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and9779_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and9779_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and9779_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and9779_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and9779_y0
.names h_u_cla32_and9779_y0 h_u_cla32_and9780_h_u_cla32_and9779_y0
1 1
.names h_u_cla32_and9778_y0 h_u_cla32_and9780_h_u_cla32_and9778_y0
1 1
.subckt and_gate _a=h_u_cla32_and9780_h_u_cla32_and9779_y0 _b=h_u_cla32_and9780_h_u_cla32_and9778_y0 _y0=h_u_cla32_and9780_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and9781_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and9781_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and9781_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and9781_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and9781_y0
.names h_u_cla32_and9781_y0 h_u_cla32_and9782_h_u_cla32_and9781_y0
1 1
.names h_u_cla32_and9780_y0 h_u_cla32_and9782_h_u_cla32_and9780_y0
1 1
.subckt and_gate _a=h_u_cla32_and9782_h_u_cla32_and9781_y0 _b=h_u_cla32_and9782_h_u_cla32_and9780_y0 _y0=h_u_cla32_and9782_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and9783_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and9783_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and9783_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and9783_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and9783_y0
.names h_u_cla32_and9783_y0 h_u_cla32_and9784_h_u_cla32_and9783_y0
1 1
.names h_u_cla32_and9782_y0 h_u_cla32_and9784_h_u_cla32_and9782_y0
1 1
.subckt and_gate _a=h_u_cla32_and9784_h_u_cla32_and9783_y0 _b=h_u_cla32_and9784_h_u_cla32_and9782_y0 _y0=h_u_cla32_and9784_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and9785_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and9785_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and9785_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and9785_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and9785_y0
.names h_u_cla32_and9785_y0 h_u_cla32_and9786_h_u_cla32_and9785_y0
1 1
.names h_u_cla32_and9784_y0 h_u_cla32_and9786_h_u_cla32_and9784_y0
1 1
.subckt and_gate _a=h_u_cla32_and9786_h_u_cla32_and9785_y0 _b=h_u_cla32_and9786_h_u_cla32_and9784_y0 _y0=h_u_cla32_and9786_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and9787_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and9787_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and9787_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and9787_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and9787_y0
.names h_u_cla32_and9787_y0 h_u_cla32_and9788_h_u_cla32_and9787_y0
1 1
.names h_u_cla32_and9786_y0 h_u_cla32_and9788_h_u_cla32_and9786_y0
1 1
.subckt and_gate _a=h_u_cla32_and9788_h_u_cla32_and9787_y0 _b=h_u_cla32_and9788_h_u_cla32_and9786_y0 _y0=h_u_cla32_and9788_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and9789_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and9789_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and9789_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and9789_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and9789_y0
.names h_u_cla32_and9789_y0 h_u_cla32_and9790_h_u_cla32_and9789_y0
1 1
.names h_u_cla32_and9788_y0 h_u_cla32_and9790_h_u_cla32_and9788_y0
1 1
.subckt and_gate _a=h_u_cla32_and9790_h_u_cla32_and9789_y0 _b=h_u_cla32_and9790_h_u_cla32_and9788_y0 _y0=h_u_cla32_and9790_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and9791_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and9791_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and9791_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and9791_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and9791_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and9792_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and9792_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and9792_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and9792_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and9792_y0
.names h_u_cla32_and9792_y0 h_u_cla32_and9793_h_u_cla32_and9792_y0
1 1
.names h_u_cla32_and9791_y0 h_u_cla32_and9793_h_u_cla32_and9791_y0
1 1
.subckt and_gate _a=h_u_cla32_and9793_h_u_cla32_and9792_y0 _b=h_u_cla32_and9793_h_u_cla32_and9791_y0 _y0=h_u_cla32_and9793_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and9794_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and9794_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and9794_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and9794_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and9794_y0
.names h_u_cla32_and9794_y0 h_u_cla32_and9795_h_u_cla32_and9794_y0
1 1
.names h_u_cla32_and9793_y0 h_u_cla32_and9795_h_u_cla32_and9793_y0
1 1
.subckt and_gate _a=h_u_cla32_and9795_h_u_cla32_and9794_y0 _b=h_u_cla32_and9795_h_u_cla32_and9793_y0 _y0=h_u_cla32_and9795_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and9796_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and9796_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and9796_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and9796_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and9796_y0
.names h_u_cla32_and9796_y0 h_u_cla32_and9797_h_u_cla32_and9796_y0
1 1
.names h_u_cla32_and9795_y0 h_u_cla32_and9797_h_u_cla32_and9795_y0
1 1
.subckt and_gate _a=h_u_cla32_and9797_h_u_cla32_and9796_y0 _b=h_u_cla32_and9797_h_u_cla32_and9795_y0 _y0=h_u_cla32_and9797_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and9798_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and9798_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and9798_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and9798_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and9798_y0
.names h_u_cla32_and9798_y0 h_u_cla32_and9799_h_u_cla32_and9798_y0
1 1
.names h_u_cla32_and9797_y0 h_u_cla32_and9799_h_u_cla32_and9797_y0
1 1
.subckt and_gate _a=h_u_cla32_and9799_h_u_cla32_and9798_y0 _b=h_u_cla32_and9799_h_u_cla32_and9797_y0 _y0=h_u_cla32_and9799_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and9800_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and9800_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and9800_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and9800_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and9800_y0
.names h_u_cla32_and9800_y0 h_u_cla32_and9801_h_u_cla32_and9800_y0
1 1
.names h_u_cla32_and9799_y0 h_u_cla32_and9801_h_u_cla32_and9799_y0
1 1
.subckt and_gate _a=h_u_cla32_and9801_h_u_cla32_and9800_y0 _b=h_u_cla32_and9801_h_u_cla32_and9799_y0 _y0=h_u_cla32_and9801_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and9802_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and9802_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and9802_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and9802_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and9802_y0
.names h_u_cla32_and9802_y0 h_u_cla32_and9803_h_u_cla32_and9802_y0
1 1
.names h_u_cla32_and9801_y0 h_u_cla32_and9803_h_u_cla32_and9801_y0
1 1
.subckt and_gate _a=h_u_cla32_and9803_h_u_cla32_and9802_y0 _b=h_u_cla32_and9803_h_u_cla32_and9801_y0 _y0=h_u_cla32_and9803_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and9804_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and9804_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and9804_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and9804_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and9804_y0
.names h_u_cla32_and9804_y0 h_u_cla32_and9805_h_u_cla32_and9804_y0
1 1
.names h_u_cla32_and9803_y0 h_u_cla32_and9805_h_u_cla32_and9803_y0
1 1
.subckt and_gate _a=h_u_cla32_and9805_h_u_cla32_and9804_y0 _b=h_u_cla32_and9805_h_u_cla32_and9803_y0 _y0=h_u_cla32_and9805_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and9806_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and9806_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and9806_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and9806_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and9806_y0
.names h_u_cla32_and9806_y0 h_u_cla32_and9807_h_u_cla32_and9806_y0
1 1
.names h_u_cla32_and9805_y0 h_u_cla32_and9807_h_u_cla32_and9805_y0
1 1
.subckt and_gate _a=h_u_cla32_and9807_h_u_cla32_and9806_y0 _b=h_u_cla32_and9807_h_u_cla32_and9805_y0 _y0=h_u_cla32_and9807_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and9808_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and9808_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and9808_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and9808_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and9808_y0
.names h_u_cla32_and9808_y0 h_u_cla32_and9809_h_u_cla32_and9808_y0
1 1
.names h_u_cla32_and9807_y0 h_u_cla32_and9809_h_u_cla32_and9807_y0
1 1
.subckt and_gate _a=h_u_cla32_and9809_h_u_cla32_and9808_y0 _b=h_u_cla32_and9809_h_u_cla32_and9807_y0 _y0=h_u_cla32_and9809_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and9810_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and9810_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and9810_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and9810_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and9810_y0
.names h_u_cla32_and9810_y0 h_u_cla32_and9811_h_u_cla32_and9810_y0
1 1
.names h_u_cla32_and9809_y0 h_u_cla32_and9811_h_u_cla32_and9809_y0
1 1
.subckt and_gate _a=h_u_cla32_and9811_h_u_cla32_and9810_y0 _b=h_u_cla32_and9811_h_u_cla32_and9809_y0 _y0=h_u_cla32_and9811_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and9812_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and9812_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and9812_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and9812_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and9812_y0
.names h_u_cla32_and9812_y0 h_u_cla32_and9813_h_u_cla32_and9812_y0
1 1
.names h_u_cla32_and9811_y0 h_u_cla32_and9813_h_u_cla32_and9811_y0
1 1
.subckt and_gate _a=h_u_cla32_and9813_h_u_cla32_and9812_y0 _b=h_u_cla32_and9813_h_u_cla32_and9811_y0 _y0=h_u_cla32_and9813_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and9814_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and9814_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and9814_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and9814_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and9814_y0
.names h_u_cla32_and9814_y0 h_u_cla32_and9815_h_u_cla32_and9814_y0
1 1
.names h_u_cla32_and9813_y0 h_u_cla32_and9815_h_u_cla32_and9813_y0
1 1
.subckt and_gate _a=h_u_cla32_and9815_h_u_cla32_and9814_y0 _b=h_u_cla32_and9815_h_u_cla32_and9813_y0 _y0=h_u_cla32_and9815_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and9816_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and9816_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and9816_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and9816_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and9816_y0
.names h_u_cla32_and9816_y0 h_u_cla32_and9817_h_u_cla32_and9816_y0
1 1
.names h_u_cla32_and9815_y0 h_u_cla32_and9817_h_u_cla32_and9815_y0
1 1
.subckt and_gate _a=h_u_cla32_and9817_h_u_cla32_and9816_y0 _b=h_u_cla32_and9817_h_u_cla32_and9815_y0 _y0=h_u_cla32_and9817_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and9818_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and9818_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and9818_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and9818_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and9818_y0
.names h_u_cla32_and9818_y0 h_u_cla32_and9819_h_u_cla32_and9818_y0
1 1
.names h_u_cla32_and9817_y0 h_u_cla32_and9819_h_u_cla32_and9817_y0
1 1
.subckt and_gate _a=h_u_cla32_and9819_h_u_cla32_and9818_y0 _b=h_u_cla32_and9819_h_u_cla32_and9817_y0 _y0=h_u_cla32_and9819_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and9820_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and9820_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and9820_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and9820_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and9820_y0
.names h_u_cla32_and9820_y0 h_u_cla32_and9821_h_u_cla32_and9820_y0
1 1
.names h_u_cla32_and9819_y0 h_u_cla32_and9821_h_u_cla32_and9819_y0
1 1
.subckt and_gate _a=h_u_cla32_and9821_h_u_cla32_and9820_y0 _b=h_u_cla32_and9821_h_u_cla32_and9819_y0 _y0=h_u_cla32_and9821_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and9822_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and9822_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and9822_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and9822_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and9822_y0
.names h_u_cla32_and9822_y0 h_u_cla32_and9823_h_u_cla32_and9822_y0
1 1
.names h_u_cla32_and9821_y0 h_u_cla32_and9823_h_u_cla32_and9821_y0
1 1
.subckt and_gate _a=h_u_cla32_and9823_h_u_cla32_and9822_y0 _b=h_u_cla32_and9823_h_u_cla32_and9821_y0 _y0=h_u_cla32_and9823_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and9824_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and9824_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and9824_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and9824_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and9824_y0
.names h_u_cla32_and9824_y0 h_u_cla32_and9825_h_u_cla32_and9824_y0
1 1
.names h_u_cla32_and9823_y0 h_u_cla32_and9825_h_u_cla32_and9823_y0
1 1
.subckt and_gate _a=h_u_cla32_and9825_h_u_cla32_and9824_y0 _b=h_u_cla32_and9825_h_u_cla32_and9823_y0 _y0=h_u_cla32_and9825_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and9826_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and9826_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and9826_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and9826_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and9826_y0
.names h_u_cla32_and9826_y0 h_u_cla32_and9827_h_u_cla32_and9826_y0
1 1
.names h_u_cla32_and9825_y0 h_u_cla32_and9827_h_u_cla32_and9825_y0
1 1
.subckt and_gate _a=h_u_cla32_and9827_h_u_cla32_and9826_y0 _b=h_u_cla32_and9827_h_u_cla32_and9825_y0 _y0=h_u_cla32_and9827_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and9828_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and9828_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and9828_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and9828_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and9828_y0
.names h_u_cla32_and9828_y0 h_u_cla32_and9829_h_u_cla32_and9828_y0
1 1
.names h_u_cla32_and9827_y0 h_u_cla32_and9829_h_u_cla32_and9827_y0
1 1
.subckt and_gate _a=h_u_cla32_and9829_h_u_cla32_and9828_y0 _b=h_u_cla32_and9829_h_u_cla32_and9827_y0 _y0=h_u_cla32_and9829_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and9830_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and9830_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and9830_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and9830_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and9830_y0
.names h_u_cla32_and9830_y0 h_u_cla32_and9831_h_u_cla32_and9830_y0
1 1
.names h_u_cla32_and9829_y0 h_u_cla32_and9831_h_u_cla32_and9829_y0
1 1
.subckt and_gate _a=h_u_cla32_and9831_h_u_cla32_and9830_y0 _b=h_u_cla32_and9831_h_u_cla32_and9829_y0 _y0=h_u_cla32_and9831_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and9832_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and9832_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and9832_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and9832_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and9832_y0
.names h_u_cla32_and9832_y0 h_u_cla32_and9833_h_u_cla32_and9832_y0
1 1
.names h_u_cla32_and9831_y0 h_u_cla32_and9833_h_u_cla32_and9831_y0
1 1
.subckt and_gate _a=h_u_cla32_and9833_h_u_cla32_and9832_y0 _b=h_u_cla32_and9833_h_u_cla32_and9831_y0 _y0=h_u_cla32_and9833_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and9834_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and9834_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and9834_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and9834_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and9834_y0
.names h_u_cla32_and9834_y0 h_u_cla32_and9835_h_u_cla32_and9834_y0
1 1
.names h_u_cla32_and9833_y0 h_u_cla32_and9835_h_u_cla32_and9833_y0
1 1
.subckt and_gate _a=h_u_cla32_and9835_h_u_cla32_and9834_y0 _b=h_u_cla32_and9835_h_u_cla32_and9833_y0 _y0=h_u_cla32_and9835_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and9836_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and9836_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and9836_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and9836_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and9836_y0
.names h_u_cla32_and9836_y0 h_u_cla32_and9837_h_u_cla32_and9836_y0
1 1
.names h_u_cla32_and9835_y0 h_u_cla32_and9837_h_u_cla32_and9835_y0
1 1
.subckt and_gate _a=h_u_cla32_and9837_h_u_cla32_and9836_y0 _b=h_u_cla32_and9837_h_u_cla32_and9835_y0 _y0=h_u_cla32_and9837_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and9838_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and9838_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and9838_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and9838_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and9838_y0
.names h_u_cla32_and9838_y0 h_u_cla32_and9839_h_u_cla32_and9838_y0
1 1
.names h_u_cla32_and9837_y0 h_u_cla32_and9839_h_u_cla32_and9837_y0
1 1
.subckt and_gate _a=h_u_cla32_and9839_h_u_cla32_and9838_y0 _b=h_u_cla32_and9839_h_u_cla32_and9837_y0 _y0=h_u_cla32_and9839_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and9840_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and9840_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and9840_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and9840_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and9840_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and9841_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and9841_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and9841_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and9841_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and9841_y0
.names h_u_cla32_and9841_y0 h_u_cla32_and9842_h_u_cla32_and9841_y0
1 1
.names h_u_cla32_and9840_y0 h_u_cla32_and9842_h_u_cla32_and9840_y0
1 1
.subckt and_gate _a=h_u_cla32_and9842_h_u_cla32_and9841_y0 _b=h_u_cla32_and9842_h_u_cla32_and9840_y0 _y0=h_u_cla32_and9842_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and9843_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and9843_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and9843_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and9843_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and9843_y0
.names h_u_cla32_and9843_y0 h_u_cla32_and9844_h_u_cla32_and9843_y0
1 1
.names h_u_cla32_and9842_y0 h_u_cla32_and9844_h_u_cla32_and9842_y0
1 1
.subckt and_gate _a=h_u_cla32_and9844_h_u_cla32_and9843_y0 _b=h_u_cla32_and9844_h_u_cla32_and9842_y0 _y0=h_u_cla32_and9844_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and9845_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and9845_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and9845_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and9845_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and9845_y0
.names h_u_cla32_and9845_y0 h_u_cla32_and9846_h_u_cla32_and9845_y0
1 1
.names h_u_cla32_and9844_y0 h_u_cla32_and9846_h_u_cla32_and9844_y0
1 1
.subckt and_gate _a=h_u_cla32_and9846_h_u_cla32_and9845_y0 _b=h_u_cla32_and9846_h_u_cla32_and9844_y0 _y0=h_u_cla32_and9846_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and9847_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and9847_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and9847_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and9847_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and9847_y0
.names h_u_cla32_and9847_y0 h_u_cla32_and9848_h_u_cla32_and9847_y0
1 1
.names h_u_cla32_and9846_y0 h_u_cla32_and9848_h_u_cla32_and9846_y0
1 1
.subckt and_gate _a=h_u_cla32_and9848_h_u_cla32_and9847_y0 _b=h_u_cla32_and9848_h_u_cla32_and9846_y0 _y0=h_u_cla32_and9848_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and9849_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and9849_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and9849_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and9849_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and9849_y0
.names h_u_cla32_and9849_y0 h_u_cla32_and9850_h_u_cla32_and9849_y0
1 1
.names h_u_cla32_and9848_y0 h_u_cla32_and9850_h_u_cla32_and9848_y0
1 1
.subckt and_gate _a=h_u_cla32_and9850_h_u_cla32_and9849_y0 _b=h_u_cla32_and9850_h_u_cla32_and9848_y0 _y0=h_u_cla32_and9850_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and9851_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and9851_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and9851_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and9851_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and9851_y0
.names h_u_cla32_and9851_y0 h_u_cla32_and9852_h_u_cla32_and9851_y0
1 1
.names h_u_cla32_and9850_y0 h_u_cla32_and9852_h_u_cla32_and9850_y0
1 1
.subckt and_gate _a=h_u_cla32_and9852_h_u_cla32_and9851_y0 _b=h_u_cla32_and9852_h_u_cla32_and9850_y0 _y0=h_u_cla32_and9852_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and9853_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and9853_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and9853_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and9853_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and9853_y0
.names h_u_cla32_and9853_y0 h_u_cla32_and9854_h_u_cla32_and9853_y0
1 1
.names h_u_cla32_and9852_y0 h_u_cla32_and9854_h_u_cla32_and9852_y0
1 1
.subckt and_gate _a=h_u_cla32_and9854_h_u_cla32_and9853_y0 _b=h_u_cla32_and9854_h_u_cla32_and9852_y0 _y0=h_u_cla32_and9854_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and9855_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and9855_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and9855_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and9855_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and9855_y0
.names h_u_cla32_and9855_y0 h_u_cla32_and9856_h_u_cla32_and9855_y0
1 1
.names h_u_cla32_and9854_y0 h_u_cla32_and9856_h_u_cla32_and9854_y0
1 1
.subckt and_gate _a=h_u_cla32_and9856_h_u_cla32_and9855_y0 _b=h_u_cla32_and9856_h_u_cla32_and9854_y0 _y0=h_u_cla32_and9856_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and9857_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and9857_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and9857_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and9857_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and9857_y0
.names h_u_cla32_and9857_y0 h_u_cla32_and9858_h_u_cla32_and9857_y0
1 1
.names h_u_cla32_and9856_y0 h_u_cla32_and9858_h_u_cla32_and9856_y0
1 1
.subckt and_gate _a=h_u_cla32_and9858_h_u_cla32_and9857_y0 _b=h_u_cla32_and9858_h_u_cla32_and9856_y0 _y0=h_u_cla32_and9858_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and9859_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and9859_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and9859_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and9859_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and9859_y0
.names h_u_cla32_and9859_y0 h_u_cla32_and9860_h_u_cla32_and9859_y0
1 1
.names h_u_cla32_and9858_y0 h_u_cla32_and9860_h_u_cla32_and9858_y0
1 1
.subckt and_gate _a=h_u_cla32_and9860_h_u_cla32_and9859_y0 _b=h_u_cla32_and9860_h_u_cla32_and9858_y0 _y0=h_u_cla32_and9860_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and9861_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and9861_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and9861_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and9861_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and9861_y0
.names h_u_cla32_and9861_y0 h_u_cla32_and9862_h_u_cla32_and9861_y0
1 1
.names h_u_cla32_and9860_y0 h_u_cla32_and9862_h_u_cla32_and9860_y0
1 1
.subckt and_gate _a=h_u_cla32_and9862_h_u_cla32_and9861_y0 _b=h_u_cla32_and9862_h_u_cla32_and9860_y0 _y0=h_u_cla32_and9862_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and9863_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and9863_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and9863_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and9863_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and9863_y0
.names h_u_cla32_and9863_y0 h_u_cla32_and9864_h_u_cla32_and9863_y0
1 1
.names h_u_cla32_and9862_y0 h_u_cla32_and9864_h_u_cla32_and9862_y0
1 1
.subckt and_gate _a=h_u_cla32_and9864_h_u_cla32_and9863_y0 _b=h_u_cla32_and9864_h_u_cla32_and9862_y0 _y0=h_u_cla32_and9864_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and9865_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and9865_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and9865_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and9865_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and9865_y0
.names h_u_cla32_and9865_y0 h_u_cla32_and9866_h_u_cla32_and9865_y0
1 1
.names h_u_cla32_and9864_y0 h_u_cla32_and9866_h_u_cla32_and9864_y0
1 1
.subckt and_gate _a=h_u_cla32_and9866_h_u_cla32_and9865_y0 _b=h_u_cla32_and9866_h_u_cla32_and9864_y0 _y0=h_u_cla32_and9866_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and9867_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and9867_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and9867_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and9867_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and9867_y0
.names h_u_cla32_and9867_y0 h_u_cla32_and9868_h_u_cla32_and9867_y0
1 1
.names h_u_cla32_and9866_y0 h_u_cla32_and9868_h_u_cla32_and9866_y0
1 1
.subckt and_gate _a=h_u_cla32_and9868_h_u_cla32_and9867_y0 _b=h_u_cla32_and9868_h_u_cla32_and9866_y0 _y0=h_u_cla32_and9868_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and9869_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and9869_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and9869_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and9869_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and9869_y0
.names h_u_cla32_and9869_y0 h_u_cla32_and9870_h_u_cla32_and9869_y0
1 1
.names h_u_cla32_and9868_y0 h_u_cla32_and9870_h_u_cla32_and9868_y0
1 1
.subckt and_gate _a=h_u_cla32_and9870_h_u_cla32_and9869_y0 _b=h_u_cla32_and9870_h_u_cla32_and9868_y0 _y0=h_u_cla32_and9870_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and9871_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and9871_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and9871_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and9871_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and9871_y0
.names h_u_cla32_and9871_y0 h_u_cla32_and9872_h_u_cla32_and9871_y0
1 1
.names h_u_cla32_and9870_y0 h_u_cla32_and9872_h_u_cla32_and9870_y0
1 1
.subckt and_gate _a=h_u_cla32_and9872_h_u_cla32_and9871_y0 _b=h_u_cla32_and9872_h_u_cla32_and9870_y0 _y0=h_u_cla32_and9872_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and9873_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and9873_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and9873_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and9873_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and9873_y0
.names h_u_cla32_and9873_y0 h_u_cla32_and9874_h_u_cla32_and9873_y0
1 1
.names h_u_cla32_and9872_y0 h_u_cla32_and9874_h_u_cla32_and9872_y0
1 1
.subckt and_gate _a=h_u_cla32_and9874_h_u_cla32_and9873_y0 _b=h_u_cla32_and9874_h_u_cla32_and9872_y0 _y0=h_u_cla32_and9874_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and9875_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and9875_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and9875_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and9875_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and9875_y0
.names h_u_cla32_and9875_y0 h_u_cla32_and9876_h_u_cla32_and9875_y0
1 1
.names h_u_cla32_and9874_y0 h_u_cla32_and9876_h_u_cla32_and9874_y0
1 1
.subckt and_gate _a=h_u_cla32_and9876_h_u_cla32_and9875_y0 _b=h_u_cla32_and9876_h_u_cla32_and9874_y0 _y0=h_u_cla32_and9876_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and9877_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and9877_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and9877_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and9877_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and9877_y0
.names h_u_cla32_and9877_y0 h_u_cla32_and9878_h_u_cla32_and9877_y0
1 1
.names h_u_cla32_and9876_y0 h_u_cla32_and9878_h_u_cla32_and9876_y0
1 1
.subckt and_gate _a=h_u_cla32_and9878_h_u_cla32_and9877_y0 _b=h_u_cla32_and9878_h_u_cla32_and9876_y0 _y0=h_u_cla32_and9878_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and9879_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and9879_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and9879_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and9879_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and9879_y0
.names h_u_cla32_and9879_y0 h_u_cla32_and9880_h_u_cla32_and9879_y0
1 1
.names h_u_cla32_and9878_y0 h_u_cla32_and9880_h_u_cla32_and9878_y0
1 1
.subckt and_gate _a=h_u_cla32_and9880_h_u_cla32_and9879_y0 _b=h_u_cla32_and9880_h_u_cla32_and9878_y0 _y0=h_u_cla32_and9880_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and9881_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and9881_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and9881_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and9881_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and9881_y0
.names h_u_cla32_and9881_y0 h_u_cla32_and9882_h_u_cla32_and9881_y0
1 1
.names h_u_cla32_and9880_y0 h_u_cla32_and9882_h_u_cla32_and9880_y0
1 1
.subckt and_gate _a=h_u_cla32_and9882_h_u_cla32_and9881_y0 _b=h_u_cla32_and9882_h_u_cla32_and9880_y0 _y0=h_u_cla32_and9882_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and9883_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and9883_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and9883_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and9883_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and9883_y0
.names h_u_cla32_and9883_y0 h_u_cla32_and9884_h_u_cla32_and9883_y0
1 1
.names h_u_cla32_and9882_y0 h_u_cla32_and9884_h_u_cla32_and9882_y0
1 1
.subckt and_gate _a=h_u_cla32_and9884_h_u_cla32_and9883_y0 _b=h_u_cla32_and9884_h_u_cla32_and9882_y0 _y0=h_u_cla32_and9884_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and9885_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and9885_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and9885_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and9885_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and9885_y0
.names h_u_cla32_and9885_y0 h_u_cla32_and9886_h_u_cla32_and9885_y0
1 1
.names h_u_cla32_and9884_y0 h_u_cla32_and9886_h_u_cla32_and9884_y0
1 1
.subckt and_gate _a=h_u_cla32_and9886_h_u_cla32_and9885_y0 _b=h_u_cla32_and9886_h_u_cla32_and9884_y0 _y0=h_u_cla32_and9886_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and9887_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and9887_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and9887_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and9887_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and9887_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and9888_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and9888_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and9888_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and9888_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and9888_y0
.names h_u_cla32_and9888_y0 h_u_cla32_and9889_h_u_cla32_and9888_y0
1 1
.names h_u_cla32_and9887_y0 h_u_cla32_and9889_h_u_cla32_and9887_y0
1 1
.subckt and_gate _a=h_u_cla32_and9889_h_u_cla32_and9888_y0 _b=h_u_cla32_and9889_h_u_cla32_and9887_y0 _y0=h_u_cla32_and9889_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and9890_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and9890_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and9890_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and9890_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and9890_y0
.names h_u_cla32_and9890_y0 h_u_cla32_and9891_h_u_cla32_and9890_y0
1 1
.names h_u_cla32_and9889_y0 h_u_cla32_and9891_h_u_cla32_and9889_y0
1 1
.subckt and_gate _a=h_u_cla32_and9891_h_u_cla32_and9890_y0 _b=h_u_cla32_and9891_h_u_cla32_and9889_y0 _y0=h_u_cla32_and9891_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and9892_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and9892_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and9892_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and9892_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and9892_y0
.names h_u_cla32_and9892_y0 h_u_cla32_and9893_h_u_cla32_and9892_y0
1 1
.names h_u_cla32_and9891_y0 h_u_cla32_and9893_h_u_cla32_and9891_y0
1 1
.subckt and_gate _a=h_u_cla32_and9893_h_u_cla32_and9892_y0 _b=h_u_cla32_and9893_h_u_cla32_and9891_y0 _y0=h_u_cla32_and9893_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and9894_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and9894_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and9894_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and9894_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and9894_y0
.names h_u_cla32_and9894_y0 h_u_cla32_and9895_h_u_cla32_and9894_y0
1 1
.names h_u_cla32_and9893_y0 h_u_cla32_and9895_h_u_cla32_and9893_y0
1 1
.subckt and_gate _a=h_u_cla32_and9895_h_u_cla32_and9894_y0 _b=h_u_cla32_and9895_h_u_cla32_and9893_y0 _y0=h_u_cla32_and9895_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and9896_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and9896_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and9896_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and9896_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and9896_y0
.names h_u_cla32_and9896_y0 h_u_cla32_and9897_h_u_cla32_and9896_y0
1 1
.names h_u_cla32_and9895_y0 h_u_cla32_and9897_h_u_cla32_and9895_y0
1 1
.subckt and_gate _a=h_u_cla32_and9897_h_u_cla32_and9896_y0 _b=h_u_cla32_and9897_h_u_cla32_and9895_y0 _y0=h_u_cla32_and9897_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and9898_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and9898_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and9898_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and9898_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and9898_y0
.names h_u_cla32_and9898_y0 h_u_cla32_and9899_h_u_cla32_and9898_y0
1 1
.names h_u_cla32_and9897_y0 h_u_cla32_and9899_h_u_cla32_and9897_y0
1 1
.subckt and_gate _a=h_u_cla32_and9899_h_u_cla32_and9898_y0 _b=h_u_cla32_and9899_h_u_cla32_and9897_y0 _y0=h_u_cla32_and9899_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and9900_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and9900_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and9900_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and9900_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and9900_y0
.names h_u_cla32_and9900_y0 h_u_cla32_and9901_h_u_cla32_and9900_y0
1 1
.names h_u_cla32_and9899_y0 h_u_cla32_and9901_h_u_cla32_and9899_y0
1 1
.subckt and_gate _a=h_u_cla32_and9901_h_u_cla32_and9900_y0 _b=h_u_cla32_and9901_h_u_cla32_and9899_y0 _y0=h_u_cla32_and9901_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and9902_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and9902_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and9902_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and9902_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and9902_y0
.names h_u_cla32_and9902_y0 h_u_cla32_and9903_h_u_cla32_and9902_y0
1 1
.names h_u_cla32_and9901_y0 h_u_cla32_and9903_h_u_cla32_and9901_y0
1 1
.subckt and_gate _a=h_u_cla32_and9903_h_u_cla32_and9902_y0 _b=h_u_cla32_and9903_h_u_cla32_and9901_y0 _y0=h_u_cla32_and9903_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and9904_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and9904_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and9904_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and9904_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and9904_y0
.names h_u_cla32_and9904_y0 h_u_cla32_and9905_h_u_cla32_and9904_y0
1 1
.names h_u_cla32_and9903_y0 h_u_cla32_and9905_h_u_cla32_and9903_y0
1 1
.subckt and_gate _a=h_u_cla32_and9905_h_u_cla32_and9904_y0 _b=h_u_cla32_and9905_h_u_cla32_and9903_y0 _y0=h_u_cla32_and9905_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and9906_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and9906_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and9906_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and9906_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and9906_y0
.names h_u_cla32_and9906_y0 h_u_cla32_and9907_h_u_cla32_and9906_y0
1 1
.names h_u_cla32_and9905_y0 h_u_cla32_and9907_h_u_cla32_and9905_y0
1 1
.subckt and_gate _a=h_u_cla32_and9907_h_u_cla32_and9906_y0 _b=h_u_cla32_and9907_h_u_cla32_and9905_y0 _y0=h_u_cla32_and9907_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and9908_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and9908_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and9908_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and9908_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and9908_y0
.names h_u_cla32_and9908_y0 h_u_cla32_and9909_h_u_cla32_and9908_y0
1 1
.names h_u_cla32_and9907_y0 h_u_cla32_and9909_h_u_cla32_and9907_y0
1 1
.subckt and_gate _a=h_u_cla32_and9909_h_u_cla32_and9908_y0 _b=h_u_cla32_and9909_h_u_cla32_and9907_y0 _y0=h_u_cla32_and9909_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and9910_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and9910_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and9910_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and9910_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and9910_y0
.names h_u_cla32_and9910_y0 h_u_cla32_and9911_h_u_cla32_and9910_y0
1 1
.names h_u_cla32_and9909_y0 h_u_cla32_and9911_h_u_cla32_and9909_y0
1 1
.subckt and_gate _a=h_u_cla32_and9911_h_u_cla32_and9910_y0 _b=h_u_cla32_and9911_h_u_cla32_and9909_y0 _y0=h_u_cla32_and9911_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and9912_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and9912_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and9912_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and9912_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and9912_y0
.names h_u_cla32_and9912_y0 h_u_cla32_and9913_h_u_cla32_and9912_y0
1 1
.names h_u_cla32_and9911_y0 h_u_cla32_and9913_h_u_cla32_and9911_y0
1 1
.subckt and_gate _a=h_u_cla32_and9913_h_u_cla32_and9912_y0 _b=h_u_cla32_and9913_h_u_cla32_and9911_y0 _y0=h_u_cla32_and9913_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and9914_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and9914_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and9914_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and9914_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and9914_y0
.names h_u_cla32_and9914_y0 h_u_cla32_and9915_h_u_cla32_and9914_y0
1 1
.names h_u_cla32_and9913_y0 h_u_cla32_and9915_h_u_cla32_and9913_y0
1 1
.subckt and_gate _a=h_u_cla32_and9915_h_u_cla32_and9914_y0 _b=h_u_cla32_and9915_h_u_cla32_and9913_y0 _y0=h_u_cla32_and9915_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and9916_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and9916_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and9916_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and9916_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and9916_y0
.names h_u_cla32_and9916_y0 h_u_cla32_and9917_h_u_cla32_and9916_y0
1 1
.names h_u_cla32_and9915_y0 h_u_cla32_and9917_h_u_cla32_and9915_y0
1 1
.subckt and_gate _a=h_u_cla32_and9917_h_u_cla32_and9916_y0 _b=h_u_cla32_and9917_h_u_cla32_and9915_y0 _y0=h_u_cla32_and9917_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and9918_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and9918_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and9918_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and9918_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and9918_y0
.names h_u_cla32_and9918_y0 h_u_cla32_and9919_h_u_cla32_and9918_y0
1 1
.names h_u_cla32_and9917_y0 h_u_cla32_and9919_h_u_cla32_and9917_y0
1 1
.subckt and_gate _a=h_u_cla32_and9919_h_u_cla32_and9918_y0 _b=h_u_cla32_and9919_h_u_cla32_and9917_y0 _y0=h_u_cla32_and9919_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and9920_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and9920_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and9920_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and9920_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and9920_y0
.names h_u_cla32_and9920_y0 h_u_cla32_and9921_h_u_cla32_and9920_y0
1 1
.names h_u_cla32_and9919_y0 h_u_cla32_and9921_h_u_cla32_and9919_y0
1 1
.subckt and_gate _a=h_u_cla32_and9921_h_u_cla32_and9920_y0 _b=h_u_cla32_and9921_h_u_cla32_and9919_y0 _y0=h_u_cla32_and9921_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and9922_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and9922_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and9922_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and9922_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and9922_y0
.names h_u_cla32_and9922_y0 h_u_cla32_and9923_h_u_cla32_and9922_y0
1 1
.names h_u_cla32_and9921_y0 h_u_cla32_and9923_h_u_cla32_and9921_y0
1 1
.subckt and_gate _a=h_u_cla32_and9923_h_u_cla32_and9922_y0 _b=h_u_cla32_and9923_h_u_cla32_and9921_y0 _y0=h_u_cla32_and9923_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and9924_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and9924_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and9924_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and9924_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and9924_y0
.names h_u_cla32_and9924_y0 h_u_cla32_and9925_h_u_cla32_and9924_y0
1 1
.names h_u_cla32_and9923_y0 h_u_cla32_and9925_h_u_cla32_and9923_y0
1 1
.subckt and_gate _a=h_u_cla32_and9925_h_u_cla32_and9924_y0 _b=h_u_cla32_and9925_h_u_cla32_and9923_y0 _y0=h_u_cla32_and9925_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and9926_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and9926_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and9926_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and9926_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and9926_y0
.names h_u_cla32_and9926_y0 h_u_cla32_and9927_h_u_cla32_and9926_y0
1 1
.names h_u_cla32_and9925_y0 h_u_cla32_and9927_h_u_cla32_and9925_y0
1 1
.subckt and_gate _a=h_u_cla32_and9927_h_u_cla32_and9926_y0 _b=h_u_cla32_and9927_h_u_cla32_and9925_y0 _y0=h_u_cla32_and9927_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and9928_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and9928_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and9928_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and9928_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and9928_y0
.names h_u_cla32_and9928_y0 h_u_cla32_and9929_h_u_cla32_and9928_y0
1 1
.names h_u_cla32_and9927_y0 h_u_cla32_and9929_h_u_cla32_and9927_y0
1 1
.subckt and_gate _a=h_u_cla32_and9929_h_u_cla32_and9928_y0 _b=h_u_cla32_and9929_h_u_cla32_and9927_y0 _y0=h_u_cla32_and9929_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and9930_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and9930_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and9930_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and9930_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and9930_y0
.names h_u_cla32_and9930_y0 h_u_cla32_and9931_h_u_cla32_and9930_y0
1 1
.names h_u_cla32_and9929_y0 h_u_cla32_and9931_h_u_cla32_and9929_y0
1 1
.subckt and_gate _a=h_u_cla32_and9931_h_u_cla32_and9930_y0 _b=h_u_cla32_and9931_h_u_cla32_and9929_y0 _y0=h_u_cla32_and9931_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and9932_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and9932_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and9932_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and9932_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and9932_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and9933_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and9933_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and9933_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and9933_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and9933_y0
.names h_u_cla32_and9933_y0 h_u_cla32_and9934_h_u_cla32_and9933_y0
1 1
.names h_u_cla32_and9932_y0 h_u_cla32_and9934_h_u_cla32_and9932_y0
1 1
.subckt and_gate _a=h_u_cla32_and9934_h_u_cla32_and9933_y0 _b=h_u_cla32_and9934_h_u_cla32_and9932_y0 _y0=h_u_cla32_and9934_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and9935_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and9935_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and9935_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and9935_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and9935_y0
.names h_u_cla32_and9935_y0 h_u_cla32_and9936_h_u_cla32_and9935_y0
1 1
.names h_u_cla32_and9934_y0 h_u_cla32_and9936_h_u_cla32_and9934_y0
1 1
.subckt and_gate _a=h_u_cla32_and9936_h_u_cla32_and9935_y0 _b=h_u_cla32_and9936_h_u_cla32_and9934_y0 _y0=h_u_cla32_and9936_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and9937_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and9937_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and9937_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and9937_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and9937_y0
.names h_u_cla32_and9937_y0 h_u_cla32_and9938_h_u_cla32_and9937_y0
1 1
.names h_u_cla32_and9936_y0 h_u_cla32_and9938_h_u_cla32_and9936_y0
1 1
.subckt and_gate _a=h_u_cla32_and9938_h_u_cla32_and9937_y0 _b=h_u_cla32_and9938_h_u_cla32_and9936_y0 _y0=h_u_cla32_and9938_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and9939_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and9939_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and9939_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and9939_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and9939_y0
.names h_u_cla32_and9939_y0 h_u_cla32_and9940_h_u_cla32_and9939_y0
1 1
.names h_u_cla32_and9938_y0 h_u_cla32_and9940_h_u_cla32_and9938_y0
1 1
.subckt and_gate _a=h_u_cla32_and9940_h_u_cla32_and9939_y0 _b=h_u_cla32_and9940_h_u_cla32_and9938_y0 _y0=h_u_cla32_and9940_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and9941_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and9941_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and9941_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and9941_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and9941_y0
.names h_u_cla32_and9941_y0 h_u_cla32_and9942_h_u_cla32_and9941_y0
1 1
.names h_u_cla32_and9940_y0 h_u_cla32_and9942_h_u_cla32_and9940_y0
1 1
.subckt and_gate _a=h_u_cla32_and9942_h_u_cla32_and9941_y0 _b=h_u_cla32_and9942_h_u_cla32_and9940_y0 _y0=h_u_cla32_and9942_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and9943_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and9943_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and9943_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and9943_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and9943_y0
.names h_u_cla32_and9943_y0 h_u_cla32_and9944_h_u_cla32_and9943_y0
1 1
.names h_u_cla32_and9942_y0 h_u_cla32_and9944_h_u_cla32_and9942_y0
1 1
.subckt and_gate _a=h_u_cla32_and9944_h_u_cla32_and9943_y0 _b=h_u_cla32_and9944_h_u_cla32_and9942_y0 _y0=h_u_cla32_and9944_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and9945_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and9945_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and9945_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and9945_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and9945_y0
.names h_u_cla32_and9945_y0 h_u_cla32_and9946_h_u_cla32_and9945_y0
1 1
.names h_u_cla32_and9944_y0 h_u_cla32_and9946_h_u_cla32_and9944_y0
1 1
.subckt and_gate _a=h_u_cla32_and9946_h_u_cla32_and9945_y0 _b=h_u_cla32_and9946_h_u_cla32_and9944_y0 _y0=h_u_cla32_and9946_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and9947_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and9947_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and9947_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and9947_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and9947_y0
.names h_u_cla32_and9947_y0 h_u_cla32_and9948_h_u_cla32_and9947_y0
1 1
.names h_u_cla32_and9946_y0 h_u_cla32_and9948_h_u_cla32_and9946_y0
1 1
.subckt and_gate _a=h_u_cla32_and9948_h_u_cla32_and9947_y0 _b=h_u_cla32_and9948_h_u_cla32_and9946_y0 _y0=h_u_cla32_and9948_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and9949_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and9949_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and9949_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and9949_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and9949_y0
.names h_u_cla32_and9949_y0 h_u_cla32_and9950_h_u_cla32_and9949_y0
1 1
.names h_u_cla32_and9948_y0 h_u_cla32_and9950_h_u_cla32_and9948_y0
1 1
.subckt and_gate _a=h_u_cla32_and9950_h_u_cla32_and9949_y0 _b=h_u_cla32_and9950_h_u_cla32_and9948_y0 _y0=h_u_cla32_and9950_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and9951_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and9951_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and9951_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and9951_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and9951_y0
.names h_u_cla32_and9951_y0 h_u_cla32_and9952_h_u_cla32_and9951_y0
1 1
.names h_u_cla32_and9950_y0 h_u_cla32_and9952_h_u_cla32_and9950_y0
1 1
.subckt and_gate _a=h_u_cla32_and9952_h_u_cla32_and9951_y0 _b=h_u_cla32_and9952_h_u_cla32_and9950_y0 _y0=h_u_cla32_and9952_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and9953_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and9953_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and9953_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and9953_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and9953_y0
.names h_u_cla32_and9953_y0 h_u_cla32_and9954_h_u_cla32_and9953_y0
1 1
.names h_u_cla32_and9952_y0 h_u_cla32_and9954_h_u_cla32_and9952_y0
1 1
.subckt and_gate _a=h_u_cla32_and9954_h_u_cla32_and9953_y0 _b=h_u_cla32_and9954_h_u_cla32_and9952_y0 _y0=h_u_cla32_and9954_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and9955_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and9955_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and9955_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and9955_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and9955_y0
.names h_u_cla32_and9955_y0 h_u_cla32_and9956_h_u_cla32_and9955_y0
1 1
.names h_u_cla32_and9954_y0 h_u_cla32_and9956_h_u_cla32_and9954_y0
1 1
.subckt and_gate _a=h_u_cla32_and9956_h_u_cla32_and9955_y0 _b=h_u_cla32_and9956_h_u_cla32_and9954_y0 _y0=h_u_cla32_and9956_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and9957_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and9957_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and9957_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and9957_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and9957_y0
.names h_u_cla32_and9957_y0 h_u_cla32_and9958_h_u_cla32_and9957_y0
1 1
.names h_u_cla32_and9956_y0 h_u_cla32_and9958_h_u_cla32_and9956_y0
1 1
.subckt and_gate _a=h_u_cla32_and9958_h_u_cla32_and9957_y0 _b=h_u_cla32_and9958_h_u_cla32_and9956_y0 _y0=h_u_cla32_and9958_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and9959_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and9959_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and9959_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and9959_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and9959_y0
.names h_u_cla32_and9959_y0 h_u_cla32_and9960_h_u_cla32_and9959_y0
1 1
.names h_u_cla32_and9958_y0 h_u_cla32_and9960_h_u_cla32_and9958_y0
1 1
.subckt and_gate _a=h_u_cla32_and9960_h_u_cla32_and9959_y0 _b=h_u_cla32_and9960_h_u_cla32_and9958_y0 _y0=h_u_cla32_and9960_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and9961_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and9961_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and9961_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and9961_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and9961_y0
.names h_u_cla32_and9961_y0 h_u_cla32_and9962_h_u_cla32_and9961_y0
1 1
.names h_u_cla32_and9960_y0 h_u_cla32_and9962_h_u_cla32_and9960_y0
1 1
.subckt and_gate _a=h_u_cla32_and9962_h_u_cla32_and9961_y0 _b=h_u_cla32_and9962_h_u_cla32_and9960_y0 _y0=h_u_cla32_and9962_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and9963_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and9963_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and9963_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and9963_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and9963_y0
.names h_u_cla32_and9963_y0 h_u_cla32_and9964_h_u_cla32_and9963_y0
1 1
.names h_u_cla32_and9962_y0 h_u_cla32_and9964_h_u_cla32_and9962_y0
1 1
.subckt and_gate _a=h_u_cla32_and9964_h_u_cla32_and9963_y0 _b=h_u_cla32_and9964_h_u_cla32_and9962_y0 _y0=h_u_cla32_and9964_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and9965_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and9965_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and9965_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and9965_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and9965_y0
.names h_u_cla32_and9965_y0 h_u_cla32_and9966_h_u_cla32_and9965_y0
1 1
.names h_u_cla32_and9964_y0 h_u_cla32_and9966_h_u_cla32_and9964_y0
1 1
.subckt and_gate _a=h_u_cla32_and9966_h_u_cla32_and9965_y0 _b=h_u_cla32_and9966_h_u_cla32_and9964_y0 _y0=h_u_cla32_and9966_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and9967_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and9967_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and9967_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and9967_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and9967_y0
.names h_u_cla32_and9967_y0 h_u_cla32_and9968_h_u_cla32_and9967_y0
1 1
.names h_u_cla32_and9966_y0 h_u_cla32_and9968_h_u_cla32_and9966_y0
1 1
.subckt and_gate _a=h_u_cla32_and9968_h_u_cla32_and9967_y0 _b=h_u_cla32_and9968_h_u_cla32_and9966_y0 _y0=h_u_cla32_and9968_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and9969_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and9969_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and9969_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and9969_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and9969_y0
.names h_u_cla32_and9969_y0 h_u_cla32_and9970_h_u_cla32_and9969_y0
1 1
.names h_u_cla32_and9968_y0 h_u_cla32_and9970_h_u_cla32_and9968_y0
1 1
.subckt and_gate _a=h_u_cla32_and9970_h_u_cla32_and9969_y0 _b=h_u_cla32_and9970_h_u_cla32_and9968_y0 _y0=h_u_cla32_and9970_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and9971_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and9971_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and9971_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and9971_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and9971_y0
.names h_u_cla32_and9971_y0 h_u_cla32_and9972_h_u_cla32_and9971_y0
1 1
.names h_u_cla32_and9970_y0 h_u_cla32_and9972_h_u_cla32_and9970_y0
1 1
.subckt and_gate _a=h_u_cla32_and9972_h_u_cla32_and9971_y0 _b=h_u_cla32_and9972_h_u_cla32_and9970_y0 _y0=h_u_cla32_and9972_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and9973_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and9973_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and9973_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and9973_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and9973_y0
.names h_u_cla32_and9973_y0 h_u_cla32_and9974_h_u_cla32_and9973_y0
1 1
.names h_u_cla32_and9972_y0 h_u_cla32_and9974_h_u_cla32_and9972_y0
1 1
.subckt and_gate _a=h_u_cla32_and9974_h_u_cla32_and9973_y0 _b=h_u_cla32_and9974_h_u_cla32_and9972_y0 _y0=h_u_cla32_and9974_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and9975_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and9975_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and9975_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and9975_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and9975_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and9976_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and9976_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and9976_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and9976_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and9976_y0
.names h_u_cla32_and9976_y0 h_u_cla32_and9977_h_u_cla32_and9976_y0
1 1
.names h_u_cla32_and9975_y0 h_u_cla32_and9977_h_u_cla32_and9975_y0
1 1
.subckt and_gate _a=h_u_cla32_and9977_h_u_cla32_and9976_y0 _b=h_u_cla32_and9977_h_u_cla32_and9975_y0 _y0=h_u_cla32_and9977_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and9978_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and9978_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and9978_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and9978_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and9978_y0
.names h_u_cla32_and9978_y0 h_u_cla32_and9979_h_u_cla32_and9978_y0
1 1
.names h_u_cla32_and9977_y0 h_u_cla32_and9979_h_u_cla32_and9977_y0
1 1
.subckt and_gate _a=h_u_cla32_and9979_h_u_cla32_and9978_y0 _b=h_u_cla32_and9979_h_u_cla32_and9977_y0 _y0=h_u_cla32_and9979_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and9980_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and9980_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and9980_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and9980_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and9980_y0
.names h_u_cla32_and9980_y0 h_u_cla32_and9981_h_u_cla32_and9980_y0
1 1
.names h_u_cla32_and9979_y0 h_u_cla32_and9981_h_u_cla32_and9979_y0
1 1
.subckt and_gate _a=h_u_cla32_and9981_h_u_cla32_and9980_y0 _b=h_u_cla32_and9981_h_u_cla32_and9979_y0 _y0=h_u_cla32_and9981_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and9982_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and9982_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and9982_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and9982_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and9982_y0
.names h_u_cla32_and9982_y0 h_u_cla32_and9983_h_u_cla32_and9982_y0
1 1
.names h_u_cla32_and9981_y0 h_u_cla32_and9983_h_u_cla32_and9981_y0
1 1
.subckt and_gate _a=h_u_cla32_and9983_h_u_cla32_and9982_y0 _b=h_u_cla32_and9983_h_u_cla32_and9981_y0 _y0=h_u_cla32_and9983_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and9984_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and9984_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and9984_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and9984_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and9984_y0
.names h_u_cla32_and9984_y0 h_u_cla32_and9985_h_u_cla32_and9984_y0
1 1
.names h_u_cla32_and9983_y0 h_u_cla32_and9985_h_u_cla32_and9983_y0
1 1
.subckt and_gate _a=h_u_cla32_and9985_h_u_cla32_and9984_y0 _b=h_u_cla32_and9985_h_u_cla32_and9983_y0 _y0=h_u_cla32_and9985_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and9986_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and9986_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and9986_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and9986_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and9986_y0
.names h_u_cla32_and9986_y0 h_u_cla32_and9987_h_u_cla32_and9986_y0
1 1
.names h_u_cla32_and9985_y0 h_u_cla32_and9987_h_u_cla32_and9985_y0
1 1
.subckt and_gate _a=h_u_cla32_and9987_h_u_cla32_and9986_y0 _b=h_u_cla32_and9987_h_u_cla32_and9985_y0 _y0=h_u_cla32_and9987_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and9988_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and9988_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and9988_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and9988_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and9988_y0
.names h_u_cla32_and9988_y0 h_u_cla32_and9989_h_u_cla32_and9988_y0
1 1
.names h_u_cla32_and9987_y0 h_u_cla32_and9989_h_u_cla32_and9987_y0
1 1
.subckt and_gate _a=h_u_cla32_and9989_h_u_cla32_and9988_y0 _b=h_u_cla32_and9989_h_u_cla32_and9987_y0 _y0=h_u_cla32_and9989_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and9990_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and9990_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and9990_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and9990_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and9990_y0
.names h_u_cla32_and9990_y0 h_u_cla32_and9991_h_u_cla32_and9990_y0
1 1
.names h_u_cla32_and9989_y0 h_u_cla32_and9991_h_u_cla32_and9989_y0
1 1
.subckt and_gate _a=h_u_cla32_and9991_h_u_cla32_and9990_y0 _b=h_u_cla32_and9991_h_u_cla32_and9989_y0 _y0=h_u_cla32_and9991_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and9992_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and9992_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and9992_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and9992_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and9992_y0
.names h_u_cla32_and9992_y0 h_u_cla32_and9993_h_u_cla32_and9992_y0
1 1
.names h_u_cla32_and9991_y0 h_u_cla32_and9993_h_u_cla32_and9991_y0
1 1
.subckt and_gate _a=h_u_cla32_and9993_h_u_cla32_and9992_y0 _b=h_u_cla32_and9993_h_u_cla32_and9991_y0 _y0=h_u_cla32_and9993_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and9994_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and9994_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and9994_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and9994_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and9994_y0
.names h_u_cla32_and9994_y0 h_u_cla32_and9995_h_u_cla32_and9994_y0
1 1
.names h_u_cla32_and9993_y0 h_u_cla32_and9995_h_u_cla32_and9993_y0
1 1
.subckt and_gate _a=h_u_cla32_and9995_h_u_cla32_and9994_y0 _b=h_u_cla32_and9995_h_u_cla32_and9993_y0 _y0=h_u_cla32_and9995_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and9996_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and9996_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and9996_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and9996_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and9996_y0
.names h_u_cla32_and9996_y0 h_u_cla32_and9997_h_u_cla32_and9996_y0
1 1
.names h_u_cla32_and9995_y0 h_u_cla32_and9997_h_u_cla32_and9995_y0
1 1
.subckt and_gate _a=h_u_cla32_and9997_h_u_cla32_and9996_y0 _b=h_u_cla32_and9997_h_u_cla32_and9995_y0 _y0=h_u_cla32_and9997_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and9998_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and9998_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and9998_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and9998_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and9998_y0
.names h_u_cla32_and9998_y0 h_u_cla32_and9999_h_u_cla32_and9998_y0
1 1
.names h_u_cla32_and9997_y0 h_u_cla32_and9999_h_u_cla32_and9997_y0
1 1
.subckt and_gate _a=h_u_cla32_and9999_h_u_cla32_and9998_y0 _b=h_u_cla32_and9999_h_u_cla32_and9997_y0 _y0=h_u_cla32_and9999_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and10000_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and10000_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and10000_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and10000_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and10000_y0
.names h_u_cla32_and10000_y0 h_u_cla32_and10001_h_u_cla32_and10000_y0
1 1
.names h_u_cla32_and9999_y0 h_u_cla32_and10001_h_u_cla32_and9999_y0
1 1
.subckt and_gate _a=h_u_cla32_and10001_h_u_cla32_and10000_y0 _b=h_u_cla32_and10001_h_u_cla32_and9999_y0 _y0=h_u_cla32_and10001_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and10002_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and10002_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and10002_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and10002_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and10002_y0
.names h_u_cla32_and10002_y0 h_u_cla32_and10003_h_u_cla32_and10002_y0
1 1
.names h_u_cla32_and10001_y0 h_u_cla32_and10003_h_u_cla32_and10001_y0
1 1
.subckt and_gate _a=h_u_cla32_and10003_h_u_cla32_and10002_y0 _b=h_u_cla32_and10003_h_u_cla32_and10001_y0 _y0=h_u_cla32_and10003_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and10004_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and10004_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and10004_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and10004_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and10004_y0
.names h_u_cla32_and10004_y0 h_u_cla32_and10005_h_u_cla32_and10004_y0
1 1
.names h_u_cla32_and10003_y0 h_u_cla32_and10005_h_u_cla32_and10003_y0
1 1
.subckt and_gate _a=h_u_cla32_and10005_h_u_cla32_and10004_y0 _b=h_u_cla32_and10005_h_u_cla32_and10003_y0 _y0=h_u_cla32_and10005_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and10006_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and10006_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and10006_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and10006_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and10006_y0
.names h_u_cla32_and10006_y0 h_u_cla32_and10007_h_u_cla32_and10006_y0
1 1
.names h_u_cla32_and10005_y0 h_u_cla32_and10007_h_u_cla32_and10005_y0
1 1
.subckt and_gate _a=h_u_cla32_and10007_h_u_cla32_and10006_y0 _b=h_u_cla32_and10007_h_u_cla32_and10005_y0 _y0=h_u_cla32_and10007_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and10008_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and10008_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and10008_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and10008_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and10008_y0
.names h_u_cla32_and10008_y0 h_u_cla32_and10009_h_u_cla32_and10008_y0
1 1
.names h_u_cla32_and10007_y0 h_u_cla32_and10009_h_u_cla32_and10007_y0
1 1
.subckt and_gate _a=h_u_cla32_and10009_h_u_cla32_and10008_y0 _b=h_u_cla32_and10009_h_u_cla32_and10007_y0 _y0=h_u_cla32_and10009_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and10010_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and10010_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and10010_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and10010_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and10010_y0
.names h_u_cla32_and10010_y0 h_u_cla32_and10011_h_u_cla32_and10010_y0
1 1
.names h_u_cla32_and10009_y0 h_u_cla32_and10011_h_u_cla32_and10009_y0
1 1
.subckt and_gate _a=h_u_cla32_and10011_h_u_cla32_and10010_y0 _b=h_u_cla32_and10011_h_u_cla32_and10009_y0 _y0=h_u_cla32_and10011_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and10012_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and10012_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and10012_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and10012_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and10012_y0
.names h_u_cla32_and10012_y0 h_u_cla32_and10013_h_u_cla32_and10012_y0
1 1
.names h_u_cla32_and10011_y0 h_u_cla32_and10013_h_u_cla32_and10011_y0
1 1
.subckt and_gate _a=h_u_cla32_and10013_h_u_cla32_and10012_y0 _b=h_u_cla32_and10013_h_u_cla32_and10011_y0 _y0=h_u_cla32_and10013_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and10014_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and10014_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and10014_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and10014_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and10014_y0
.names h_u_cla32_and10014_y0 h_u_cla32_and10015_h_u_cla32_and10014_y0
1 1
.names h_u_cla32_and10013_y0 h_u_cla32_and10015_h_u_cla32_and10013_y0
1 1
.subckt and_gate _a=h_u_cla32_and10015_h_u_cla32_and10014_y0 _b=h_u_cla32_and10015_h_u_cla32_and10013_y0 _y0=h_u_cla32_and10015_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and10016_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and10016_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and10016_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and10016_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and10016_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and10017_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and10017_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and10017_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and10017_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and10017_y0
.names h_u_cla32_and10017_y0 h_u_cla32_and10018_h_u_cla32_and10017_y0
1 1
.names h_u_cla32_and10016_y0 h_u_cla32_and10018_h_u_cla32_and10016_y0
1 1
.subckt and_gate _a=h_u_cla32_and10018_h_u_cla32_and10017_y0 _b=h_u_cla32_and10018_h_u_cla32_and10016_y0 _y0=h_u_cla32_and10018_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and10019_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and10019_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and10019_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and10019_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and10019_y0
.names h_u_cla32_and10019_y0 h_u_cla32_and10020_h_u_cla32_and10019_y0
1 1
.names h_u_cla32_and10018_y0 h_u_cla32_and10020_h_u_cla32_and10018_y0
1 1
.subckt and_gate _a=h_u_cla32_and10020_h_u_cla32_and10019_y0 _b=h_u_cla32_and10020_h_u_cla32_and10018_y0 _y0=h_u_cla32_and10020_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and10021_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and10021_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and10021_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and10021_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and10021_y0
.names h_u_cla32_and10021_y0 h_u_cla32_and10022_h_u_cla32_and10021_y0
1 1
.names h_u_cla32_and10020_y0 h_u_cla32_and10022_h_u_cla32_and10020_y0
1 1
.subckt and_gate _a=h_u_cla32_and10022_h_u_cla32_and10021_y0 _b=h_u_cla32_and10022_h_u_cla32_and10020_y0 _y0=h_u_cla32_and10022_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and10023_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and10023_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and10023_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and10023_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and10023_y0
.names h_u_cla32_and10023_y0 h_u_cla32_and10024_h_u_cla32_and10023_y0
1 1
.names h_u_cla32_and10022_y0 h_u_cla32_and10024_h_u_cla32_and10022_y0
1 1
.subckt and_gate _a=h_u_cla32_and10024_h_u_cla32_and10023_y0 _b=h_u_cla32_and10024_h_u_cla32_and10022_y0 _y0=h_u_cla32_and10024_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and10025_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and10025_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and10025_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and10025_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and10025_y0
.names h_u_cla32_and10025_y0 h_u_cla32_and10026_h_u_cla32_and10025_y0
1 1
.names h_u_cla32_and10024_y0 h_u_cla32_and10026_h_u_cla32_and10024_y0
1 1
.subckt and_gate _a=h_u_cla32_and10026_h_u_cla32_and10025_y0 _b=h_u_cla32_and10026_h_u_cla32_and10024_y0 _y0=h_u_cla32_and10026_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and10027_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and10027_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and10027_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and10027_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and10027_y0
.names h_u_cla32_and10027_y0 h_u_cla32_and10028_h_u_cla32_and10027_y0
1 1
.names h_u_cla32_and10026_y0 h_u_cla32_and10028_h_u_cla32_and10026_y0
1 1
.subckt and_gate _a=h_u_cla32_and10028_h_u_cla32_and10027_y0 _b=h_u_cla32_and10028_h_u_cla32_and10026_y0 _y0=h_u_cla32_and10028_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and10029_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and10029_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and10029_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and10029_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and10029_y0
.names h_u_cla32_and10029_y0 h_u_cla32_and10030_h_u_cla32_and10029_y0
1 1
.names h_u_cla32_and10028_y0 h_u_cla32_and10030_h_u_cla32_and10028_y0
1 1
.subckt and_gate _a=h_u_cla32_and10030_h_u_cla32_and10029_y0 _b=h_u_cla32_and10030_h_u_cla32_and10028_y0 _y0=h_u_cla32_and10030_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and10031_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and10031_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and10031_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and10031_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and10031_y0
.names h_u_cla32_and10031_y0 h_u_cla32_and10032_h_u_cla32_and10031_y0
1 1
.names h_u_cla32_and10030_y0 h_u_cla32_and10032_h_u_cla32_and10030_y0
1 1
.subckt and_gate _a=h_u_cla32_and10032_h_u_cla32_and10031_y0 _b=h_u_cla32_and10032_h_u_cla32_and10030_y0 _y0=h_u_cla32_and10032_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and10033_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and10033_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and10033_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and10033_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and10033_y0
.names h_u_cla32_and10033_y0 h_u_cla32_and10034_h_u_cla32_and10033_y0
1 1
.names h_u_cla32_and10032_y0 h_u_cla32_and10034_h_u_cla32_and10032_y0
1 1
.subckt and_gate _a=h_u_cla32_and10034_h_u_cla32_and10033_y0 _b=h_u_cla32_and10034_h_u_cla32_and10032_y0 _y0=h_u_cla32_and10034_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and10035_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and10035_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and10035_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and10035_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and10035_y0
.names h_u_cla32_and10035_y0 h_u_cla32_and10036_h_u_cla32_and10035_y0
1 1
.names h_u_cla32_and10034_y0 h_u_cla32_and10036_h_u_cla32_and10034_y0
1 1
.subckt and_gate _a=h_u_cla32_and10036_h_u_cla32_and10035_y0 _b=h_u_cla32_and10036_h_u_cla32_and10034_y0 _y0=h_u_cla32_and10036_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and10037_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and10037_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and10037_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and10037_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and10037_y0
.names h_u_cla32_and10037_y0 h_u_cla32_and10038_h_u_cla32_and10037_y0
1 1
.names h_u_cla32_and10036_y0 h_u_cla32_and10038_h_u_cla32_and10036_y0
1 1
.subckt and_gate _a=h_u_cla32_and10038_h_u_cla32_and10037_y0 _b=h_u_cla32_and10038_h_u_cla32_and10036_y0 _y0=h_u_cla32_and10038_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and10039_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and10039_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and10039_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and10039_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and10039_y0
.names h_u_cla32_and10039_y0 h_u_cla32_and10040_h_u_cla32_and10039_y0
1 1
.names h_u_cla32_and10038_y0 h_u_cla32_and10040_h_u_cla32_and10038_y0
1 1
.subckt and_gate _a=h_u_cla32_and10040_h_u_cla32_and10039_y0 _b=h_u_cla32_and10040_h_u_cla32_and10038_y0 _y0=h_u_cla32_and10040_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and10041_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and10041_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and10041_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and10041_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and10041_y0
.names h_u_cla32_and10041_y0 h_u_cla32_and10042_h_u_cla32_and10041_y0
1 1
.names h_u_cla32_and10040_y0 h_u_cla32_and10042_h_u_cla32_and10040_y0
1 1
.subckt and_gate _a=h_u_cla32_and10042_h_u_cla32_and10041_y0 _b=h_u_cla32_and10042_h_u_cla32_and10040_y0 _y0=h_u_cla32_and10042_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and10043_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and10043_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and10043_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and10043_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and10043_y0
.names h_u_cla32_and10043_y0 h_u_cla32_and10044_h_u_cla32_and10043_y0
1 1
.names h_u_cla32_and10042_y0 h_u_cla32_and10044_h_u_cla32_and10042_y0
1 1
.subckt and_gate _a=h_u_cla32_and10044_h_u_cla32_and10043_y0 _b=h_u_cla32_and10044_h_u_cla32_and10042_y0 _y0=h_u_cla32_and10044_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and10045_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and10045_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and10045_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and10045_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and10045_y0
.names h_u_cla32_and10045_y0 h_u_cla32_and10046_h_u_cla32_and10045_y0
1 1
.names h_u_cla32_and10044_y0 h_u_cla32_and10046_h_u_cla32_and10044_y0
1 1
.subckt and_gate _a=h_u_cla32_and10046_h_u_cla32_and10045_y0 _b=h_u_cla32_and10046_h_u_cla32_and10044_y0 _y0=h_u_cla32_and10046_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and10047_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and10047_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and10047_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and10047_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and10047_y0
.names h_u_cla32_and10047_y0 h_u_cla32_and10048_h_u_cla32_and10047_y0
1 1
.names h_u_cla32_and10046_y0 h_u_cla32_and10048_h_u_cla32_and10046_y0
1 1
.subckt and_gate _a=h_u_cla32_and10048_h_u_cla32_and10047_y0 _b=h_u_cla32_and10048_h_u_cla32_and10046_y0 _y0=h_u_cla32_and10048_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and10049_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and10049_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and10049_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and10049_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and10049_y0
.names h_u_cla32_and10049_y0 h_u_cla32_and10050_h_u_cla32_and10049_y0
1 1
.names h_u_cla32_and10048_y0 h_u_cla32_and10050_h_u_cla32_and10048_y0
1 1
.subckt and_gate _a=h_u_cla32_and10050_h_u_cla32_and10049_y0 _b=h_u_cla32_and10050_h_u_cla32_and10048_y0 _y0=h_u_cla32_and10050_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and10051_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and10051_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and10051_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and10051_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and10051_y0
.names h_u_cla32_and10051_y0 h_u_cla32_and10052_h_u_cla32_and10051_y0
1 1
.names h_u_cla32_and10050_y0 h_u_cla32_and10052_h_u_cla32_and10050_y0
1 1
.subckt and_gate _a=h_u_cla32_and10052_h_u_cla32_and10051_y0 _b=h_u_cla32_and10052_h_u_cla32_and10050_y0 _y0=h_u_cla32_and10052_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and10053_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and10053_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and10053_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and10053_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and10053_y0
.names h_u_cla32_and10053_y0 h_u_cla32_and10054_h_u_cla32_and10053_y0
1 1
.names h_u_cla32_and10052_y0 h_u_cla32_and10054_h_u_cla32_and10052_y0
1 1
.subckt and_gate _a=h_u_cla32_and10054_h_u_cla32_and10053_y0 _b=h_u_cla32_and10054_h_u_cla32_and10052_y0 _y0=h_u_cla32_and10054_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and10055_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and10055_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and10055_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and10055_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and10055_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and10056_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and10056_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and10056_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and10056_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and10056_y0
.names h_u_cla32_and10056_y0 h_u_cla32_and10057_h_u_cla32_and10056_y0
1 1
.names h_u_cla32_and10055_y0 h_u_cla32_and10057_h_u_cla32_and10055_y0
1 1
.subckt and_gate _a=h_u_cla32_and10057_h_u_cla32_and10056_y0 _b=h_u_cla32_and10057_h_u_cla32_and10055_y0 _y0=h_u_cla32_and10057_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and10058_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and10058_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and10058_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and10058_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and10058_y0
.names h_u_cla32_and10058_y0 h_u_cla32_and10059_h_u_cla32_and10058_y0
1 1
.names h_u_cla32_and10057_y0 h_u_cla32_and10059_h_u_cla32_and10057_y0
1 1
.subckt and_gate _a=h_u_cla32_and10059_h_u_cla32_and10058_y0 _b=h_u_cla32_and10059_h_u_cla32_and10057_y0 _y0=h_u_cla32_and10059_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and10060_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and10060_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and10060_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and10060_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and10060_y0
.names h_u_cla32_and10060_y0 h_u_cla32_and10061_h_u_cla32_and10060_y0
1 1
.names h_u_cla32_and10059_y0 h_u_cla32_and10061_h_u_cla32_and10059_y0
1 1
.subckt and_gate _a=h_u_cla32_and10061_h_u_cla32_and10060_y0 _b=h_u_cla32_and10061_h_u_cla32_and10059_y0 _y0=h_u_cla32_and10061_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and10062_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and10062_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and10062_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and10062_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and10062_y0
.names h_u_cla32_and10062_y0 h_u_cla32_and10063_h_u_cla32_and10062_y0
1 1
.names h_u_cla32_and10061_y0 h_u_cla32_and10063_h_u_cla32_and10061_y0
1 1
.subckt and_gate _a=h_u_cla32_and10063_h_u_cla32_and10062_y0 _b=h_u_cla32_and10063_h_u_cla32_and10061_y0 _y0=h_u_cla32_and10063_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and10064_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and10064_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and10064_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and10064_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and10064_y0
.names h_u_cla32_and10064_y0 h_u_cla32_and10065_h_u_cla32_and10064_y0
1 1
.names h_u_cla32_and10063_y0 h_u_cla32_and10065_h_u_cla32_and10063_y0
1 1
.subckt and_gate _a=h_u_cla32_and10065_h_u_cla32_and10064_y0 _b=h_u_cla32_and10065_h_u_cla32_and10063_y0 _y0=h_u_cla32_and10065_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and10066_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and10066_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and10066_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and10066_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and10066_y0
.names h_u_cla32_and10066_y0 h_u_cla32_and10067_h_u_cla32_and10066_y0
1 1
.names h_u_cla32_and10065_y0 h_u_cla32_and10067_h_u_cla32_and10065_y0
1 1
.subckt and_gate _a=h_u_cla32_and10067_h_u_cla32_and10066_y0 _b=h_u_cla32_and10067_h_u_cla32_and10065_y0 _y0=h_u_cla32_and10067_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and10068_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and10068_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and10068_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and10068_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and10068_y0
.names h_u_cla32_and10068_y0 h_u_cla32_and10069_h_u_cla32_and10068_y0
1 1
.names h_u_cla32_and10067_y0 h_u_cla32_and10069_h_u_cla32_and10067_y0
1 1
.subckt and_gate _a=h_u_cla32_and10069_h_u_cla32_and10068_y0 _b=h_u_cla32_and10069_h_u_cla32_and10067_y0 _y0=h_u_cla32_and10069_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and10070_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and10070_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and10070_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and10070_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and10070_y0
.names h_u_cla32_and10070_y0 h_u_cla32_and10071_h_u_cla32_and10070_y0
1 1
.names h_u_cla32_and10069_y0 h_u_cla32_and10071_h_u_cla32_and10069_y0
1 1
.subckt and_gate _a=h_u_cla32_and10071_h_u_cla32_and10070_y0 _b=h_u_cla32_and10071_h_u_cla32_and10069_y0 _y0=h_u_cla32_and10071_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and10072_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and10072_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and10072_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and10072_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and10072_y0
.names h_u_cla32_and10072_y0 h_u_cla32_and10073_h_u_cla32_and10072_y0
1 1
.names h_u_cla32_and10071_y0 h_u_cla32_and10073_h_u_cla32_and10071_y0
1 1
.subckt and_gate _a=h_u_cla32_and10073_h_u_cla32_and10072_y0 _b=h_u_cla32_and10073_h_u_cla32_and10071_y0 _y0=h_u_cla32_and10073_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and10074_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and10074_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and10074_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and10074_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and10074_y0
.names h_u_cla32_and10074_y0 h_u_cla32_and10075_h_u_cla32_and10074_y0
1 1
.names h_u_cla32_and10073_y0 h_u_cla32_and10075_h_u_cla32_and10073_y0
1 1
.subckt and_gate _a=h_u_cla32_and10075_h_u_cla32_and10074_y0 _b=h_u_cla32_and10075_h_u_cla32_and10073_y0 _y0=h_u_cla32_and10075_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and10076_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and10076_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and10076_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and10076_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and10076_y0
.names h_u_cla32_and10076_y0 h_u_cla32_and10077_h_u_cla32_and10076_y0
1 1
.names h_u_cla32_and10075_y0 h_u_cla32_and10077_h_u_cla32_and10075_y0
1 1
.subckt and_gate _a=h_u_cla32_and10077_h_u_cla32_and10076_y0 _b=h_u_cla32_and10077_h_u_cla32_and10075_y0 _y0=h_u_cla32_and10077_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and10078_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and10078_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and10078_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and10078_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and10078_y0
.names h_u_cla32_and10078_y0 h_u_cla32_and10079_h_u_cla32_and10078_y0
1 1
.names h_u_cla32_and10077_y0 h_u_cla32_and10079_h_u_cla32_and10077_y0
1 1
.subckt and_gate _a=h_u_cla32_and10079_h_u_cla32_and10078_y0 _b=h_u_cla32_and10079_h_u_cla32_and10077_y0 _y0=h_u_cla32_and10079_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and10080_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and10080_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and10080_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and10080_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and10080_y0
.names h_u_cla32_and10080_y0 h_u_cla32_and10081_h_u_cla32_and10080_y0
1 1
.names h_u_cla32_and10079_y0 h_u_cla32_and10081_h_u_cla32_and10079_y0
1 1
.subckt and_gate _a=h_u_cla32_and10081_h_u_cla32_and10080_y0 _b=h_u_cla32_and10081_h_u_cla32_and10079_y0 _y0=h_u_cla32_and10081_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and10082_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and10082_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and10082_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and10082_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and10082_y0
.names h_u_cla32_and10082_y0 h_u_cla32_and10083_h_u_cla32_and10082_y0
1 1
.names h_u_cla32_and10081_y0 h_u_cla32_and10083_h_u_cla32_and10081_y0
1 1
.subckt and_gate _a=h_u_cla32_and10083_h_u_cla32_and10082_y0 _b=h_u_cla32_and10083_h_u_cla32_and10081_y0 _y0=h_u_cla32_and10083_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and10084_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and10084_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and10084_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and10084_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and10084_y0
.names h_u_cla32_and10084_y0 h_u_cla32_and10085_h_u_cla32_and10084_y0
1 1
.names h_u_cla32_and10083_y0 h_u_cla32_and10085_h_u_cla32_and10083_y0
1 1
.subckt and_gate _a=h_u_cla32_and10085_h_u_cla32_and10084_y0 _b=h_u_cla32_and10085_h_u_cla32_and10083_y0 _y0=h_u_cla32_and10085_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and10086_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and10086_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and10086_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and10086_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and10086_y0
.names h_u_cla32_and10086_y0 h_u_cla32_and10087_h_u_cla32_and10086_y0
1 1
.names h_u_cla32_and10085_y0 h_u_cla32_and10087_h_u_cla32_and10085_y0
1 1
.subckt and_gate _a=h_u_cla32_and10087_h_u_cla32_and10086_y0 _b=h_u_cla32_and10087_h_u_cla32_and10085_y0 _y0=h_u_cla32_and10087_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and10088_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and10088_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and10088_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and10088_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and10088_y0
.names h_u_cla32_and10088_y0 h_u_cla32_and10089_h_u_cla32_and10088_y0
1 1
.names h_u_cla32_and10087_y0 h_u_cla32_and10089_h_u_cla32_and10087_y0
1 1
.subckt and_gate _a=h_u_cla32_and10089_h_u_cla32_and10088_y0 _b=h_u_cla32_and10089_h_u_cla32_and10087_y0 _y0=h_u_cla32_and10089_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and10090_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and10090_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and10090_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and10090_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and10090_y0
.names h_u_cla32_and10090_y0 h_u_cla32_and10091_h_u_cla32_and10090_y0
1 1
.names h_u_cla32_and10089_y0 h_u_cla32_and10091_h_u_cla32_and10089_y0
1 1
.subckt and_gate _a=h_u_cla32_and10091_h_u_cla32_and10090_y0 _b=h_u_cla32_and10091_h_u_cla32_and10089_y0 _y0=h_u_cla32_and10091_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and10092_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and10092_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and10092_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and10092_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and10092_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and10093_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and10093_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and10093_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and10093_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and10093_y0
.names h_u_cla32_and10093_y0 h_u_cla32_and10094_h_u_cla32_and10093_y0
1 1
.names h_u_cla32_and10092_y0 h_u_cla32_and10094_h_u_cla32_and10092_y0
1 1
.subckt and_gate _a=h_u_cla32_and10094_h_u_cla32_and10093_y0 _b=h_u_cla32_and10094_h_u_cla32_and10092_y0 _y0=h_u_cla32_and10094_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and10095_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and10095_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and10095_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and10095_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and10095_y0
.names h_u_cla32_and10095_y0 h_u_cla32_and10096_h_u_cla32_and10095_y0
1 1
.names h_u_cla32_and10094_y0 h_u_cla32_and10096_h_u_cla32_and10094_y0
1 1
.subckt and_gate _a=h_u_cla32_and10096_h_u_cla32_and10095_y0 _b=h_u_cla32_and10096_h_u_cla32_and10094_y0 _y0=h_u_cla32_and10096_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and10097_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and10097_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and10097_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and10097_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and10097_y0
.names h_u_cla32_and10097_y0 h_u_cla32_and10098_h_u_cla32_and10097_y0
1 1
.names h_u_cla32_and10096_y0 h_u_cla32_and10098_h_u_cla32_and10096_y0
1 1
.subckt and_gate _a=h_u_cla32_and10098_h_u_cla32_and10097_y0 _b=h_u_cla32_and10098_h_u_cla32_and10096_y0 _y0=h_u_cla32_and10098_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and10099_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and10099_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and10099_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and10099_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and10099_y0
.names h_u_cla32_and10099_y0 h_u_cla32_and10100_h_u_cla32_and10099_y0
1 1
.names h_u_cla32_and10098_y0 h_u_cla32_and10100_h_u_cla32_and10098_y0
1 1
.subckt and_gate _a=h_u_cla32_and10100_h_u_cla32_and10099_y0 _b=h_u_cla32_and10100_h_u_cla32_and10098_y0 _y0=h_u_cla32_and10100_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and10101_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and10101_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and10101_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and10101_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and10101_y0
.names h_u_cla32_and10101_y0 h_u_cla32_and10102_h_u_cla32_and10101_y0
1 1
.names h_u_cla32_and10100_y0 h_u_cla32_and10102_h_u_cla32_and10100_y0
1 1
.subckt and_gate _a=h_u_cla32_and10102_h_u_cla32_and10101_y0 _b=h_u_cla32_and10102_h_u_cla32_and10100_y0 _y0=h_u_cla32_and10102_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and10103_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and10103_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and10103_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and10103_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and10103_y0
.names h_u_cla32_and10103_y0 h_u_cla32_and10104_h_u_cla32_and10103_y0
1 1
.names h_u_cla32_and10102_y0 h_u_cla32_and10104_h_u_cla32_and10102_y0
1 1
.subckt and_gate _a=h_u_cla32_and10104_h_u_cla32_and10103_y0 _b=h_u_cla32_and10104_h_u_cla32_and10102_y0 _y0=h_u_cla32_and10104_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and10105_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and10105_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and10105_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and10105_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and10105_y0
.names h_u_cla32_and10105_y0 h_u_cla32_and10106_h_u_cla32_and10105_y0
1 1
.names h_u_cla32_and10104_y0 h_u_cla32_and10106_h_u_cla32_and10104_y0
1 1
.subckt and_gate _a=h_u_cla32_and10106_h_u_cla32_and10105_y0 _b=h_u_cla32_and10106_h_u_cla32_and10104_y0 _y0=h_u_cla32_and10106_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and10107_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and10107_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and10107_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and10107_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and10107_y0
.names h_u_cla32_and10107_y0 h_u_cla32_and10108_h_u_cla32_and10107_y0
1 1
.names h_u_cla32_and10106_y0 h_u_cla32_and10108_h_u_cla32_and10106_y0
1 1
.subckt and_gate _a=h_u_cla32_and10108_h_u_cla32_and10107_y0 _b=h_u_cla32_and10108_h_u_cla32_and10106_y0 _y0=h_u_cla32_and10108_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and10109_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and10109_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and10109_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and10109_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and10109_y0
.names h_u_cla32_and10109_y0 h_u_cla32_and10110_h_u_cla32_and10109_y0
1 1
.names h_u_cla32_and10108_y0 h_u_cla32_and10110_h_u_cla32_and10108_y0
1 1
.subckt and_gate _a=h_u_cla32_and10110_h_u_cla32_and10109_y0 _b=h_u_cla32_and10110_h_u_cla32_and10108_y0 _y0=h_u_cla32_and10110_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and10111_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and10111_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and10111_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and10111_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and10111_y0
.names h_u_cla32_and10111_y0 h_u_cla32_and10112_h_u_cla32_and10111_y0
1 1
.names h_u_cla32_and10110_y0 h_u_cla32_and10112_h_u_cla32_and10110_y0
1 1
.subckt and_gate _a=h_u_cla32_and10112_h_u_cla32_and10111_y0 _b=h_u_cla32_and10112_h_u_cla32_and10110_y0 _y0=h_u_cla32_and10112_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and10113_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and10113_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and10113_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and10113_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and10113_y0
.names h_u_cla32_and10113_y0 h_u_cla32_and10114_h_u_cla32_and10113_y0
1 1
.names h_u_cla32_and10112_y0 h_u_cla32_and10114_h_u_cla32_and10112_y0
1 1
.subckt and_gate _a=h_u_cla32_and10114_h_u_cla32_and10113_y0 _b=h_u_cla32_and10114_h_u_cla32_and10112_y0 _y0=h_u_cla32_and10114_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and10115_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and10115_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and10115_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and10115_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and10115_y0
.names h_u_cla32_and10115_y0 h_u_cla32_and10116_h_u_cla32_and10115_y0
1 1
.names h_u_cla32_and10114_y0 h_u_cla32_and10116_h_u_cla32_and10114_y0
1 1
.subckt and_gate _a=h_u_cla32_and10116_h_u_cla32_and10115_y0 _b=h_u_cla32_and10116_h_u_cla32_and10114_y0 _y0=h_u_cla32_and10116_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and10117_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and10117_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and10117_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and10117_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and10117_y0
.names h_u_cla32_and10117_y0 h_u_cla32_and10118_h_u_cla32_and10117_y0
1 1
.names h_u_cla32_and10116_y0 h_u_cla32_and10118_h_u_cla32_and10116_y0
1 1
.subckt and_gate _a=h_u_cla32_and10118_h_u_cla32_and10117_y0 _b=h_u_cla32_and10118_h_u_cla32_and10116_y0 _y0=h_u_cla32_and10118_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and10119_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and10119_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and10119_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and10119_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and10119_y0
.names h_u_cla32_and10119_y0 h_u_cla32_and10120_h_u_cla32_and10119_y0
1 1
.names h_u_cla32_and10118_y0 h_u_cla32_and10120_h_u_cla32_and10118_y0
1 1
.subckt and_gate _a=h_u_cla32_and10120_h_u_cla32_and10119_y0 _b=h_u_cla32_and10120_h_u_cla32_and10118_y0 _y0=h_u_cla32_and10120_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and10121_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and10121_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and10121_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and10121_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and10121_y0
.names h_u_cla32_and10121_y0 h_u_cla32_and10122_h_u_cla32_and10121_y0
1 1
.names h_u_cla32_and10120_y0 h_u_cla32_and10122_h_u_cla32_and10120_y0
1 1
.subckt and_gate _a=h_u_cla32_and10122_h_u_cla32_and10121_y0 _b=h_u_cla32_and10122_h_u_cla32_and10120_y0 _y0=h_u_cla32_and10122_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and10123_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and10123_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and10123_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and10123_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and10123_y0
.names h_u_cla32_and10123_y0 h_u_cla32_and10124_h_u_cla32_and10123_y0
1 1
.names h_u_cla32_and10122_y0 h_u_cla32_and10124_h_u_cla32_and10122_y0
1 1
.subckt and_gate _a=h_u_cla32_and10124_h_u_cla32_and10123_y0 _b=h_u_cla32_and10124_h_u_cla32_and10122_y0 _y0=h_u_cla32_and10124_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and10125_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and10125_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and10125_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and10125_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and10125_y0
.names h_u_cla32_and10125_y0 h_u_cla32_and10126_h_u_cla32_and10125_y0
1 1
.names h_u_cla32_and10124_y0 h_u_cla32_and10126_h_u_cla32_and10124_y0
1 1
.subckt and_gate _a=h_u_cla32_and10126_h_u_cla32_and10125_y0 _b=h_u_cla32_and10126_h_u_cla32_and10124_y0 _y0=h_u_cla32_and10126_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and10127_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and10127_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and10127_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and10127_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and10127_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and10128_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and10128_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and10128_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and10128_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and10128_y0
.names h_u_cla32_and10128_y0 h_u_cla32_and10129_h_u_cla32_and10128_y0
1 1
.names h_u_cla32_and10127_y0 h_u_cla32_and10129_h_u_cla32_and10127_y0
1 1
.subckt and_gate _a=h_u_cla32_and10129_h_u_cla32_and10128_y0 _b=h_u_cla32_and10129_h_u_cla32_and10127_y0 _y0=h_u_cla32_and10129_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and10130_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and10130_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and10130_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and10130_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and10130_y0
.names h_u_cla32_and10130_y0 h_u_cla32_and10131_h_u_cla32_and10130_y0
1 1
.names h_u_cla32_and10129_y0 h_u_cla32_and10131_h_u_cla32_and10129_y0
1 1
.subckt and_gate _a=h_u_cla32_and10131_h_u_cla32_and10130_y0 _b=h_u_cla32_and10131_h_u_cla32_and10129_y0 _y0=h_u_cla32_and10131_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and10132_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and10132_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and10132_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and10132_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and10132_y0
.names h_u_cla32_and10132_y0 h_u_cla32_and10133_h_u_cla32_and10132_y0
1 1
.names h_u_cla32_and10131_y0 h_u_cla32_and10133_h_u_cla32_and10131_y0
1 1
.subckt and_gate _a=h_u_cla32_and10133_h_u_cla32_and10132_y0 _b=h_u_cla32_and10133_h_u_cla32_and10131_y0 _y0=h_u_cla32_and10133_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and10134_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and10134_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and10134_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and10134_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and10134_y0
.names h_u_cla32_and10134_y0 h_u_cla32_and10135_h_u_cla32_and10134_y0
1 1
.names h_u_cla32_and10133_y0 h_u_cla32_and10135_h_u_cla32_and10133_y0
1 1
.subckt and_gate _a=h_u_cla32_and10135_h_u_cla32_and10134_y0 _b=h_u_cla32_and10135_h_u_cla32_and10133_y0 _y0=h_u_cla32_and10135_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and10136_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and10136_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and10136_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and10136_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and10136_y0
.names h_u_cla32_and10136_y0 h_u_cla32_and10137_h_u_cla32_and10136_y0
1 1
.names h_u_cla32_and10135_y0 h_u_cla32_and10137_h_u_cla32_and10135_y0
1 1
.subckt and_gate _a=h_u_cla32_and10137_h_u_cla32_and10136_y0 _b=h_u_cla32_and10137_h_u_cla32_and10135_y0 _y0=h_u_cla32_and10137_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and10138_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and10138_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and10138_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and10138_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and10138_y0
.names h_u_cla32_and10138_y0 h_u_cla32_and10139_h_u_cla32_and10138_y0
1 1
.names h_u_cla32_and10137_y0 h_u_cla32_and10139_h_u_cla32_and10137_y0
1 1
.subckt and_gate _a=h_u_cla32_and10139_h_u_cla32_and10138_y0 _b=h_u_cla32_and10139_h_u_cla32_and10137_y0 _y0=h_u_cla32_and10139_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and10140_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and10140_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and10140_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and10140_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and10140_y0
.names h_u_cla32_and10140_y0 h_u_cla32_and10141_h_u_cla32_and10140_y0
1 1
.names h_u_cla32_and10139_y0 h_u_cla32_and10141_h_u_cla32_and10139_y0
1 1
.subckt and_gate _a=h_u_cla32_and10141_h_u_cla32_and10140_y0 _b=h_u_cla32_and10141_h_u_cla32_and10139_y0 _y0=h_u_cla32_and10141_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and10142_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and10142_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and10142_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and10142_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and10142_y0
.names h_u_cla32_and10142_y0 h_u_cla32_and10143_h_u_cla32_and10142_y0
1 1
.names h_u_cla32_and10141_y0 h_u_cla32_and10143_h_u_cla32_and10141_y0
1 1
.subckt and_gate _a=h_u_cla32_and10143_h_u_cla32_and10142_y0 _b=h_u_cla32_and10143_h_u_cla32_and10141_y0 _y0=h_u_cla32_and10143_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and10144_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and10144_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and10144_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and10144_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and10144_y0
.names h_u_cla32_and10144_y0 h_u_cla32_and10145_h_u_cla32_and10144_y0
1 1
.names h_u_cla32_and10143_y0 h_u_cla32_and10145_h_u_cla32_and10143_y0
1 1
.subckt and_gate _a=h_u_cla32_and10145_h_u_cla32_and10144_y0 _b=h_u_cla32_and10145_h_u_cla32_and10143_y0 _y0=h_u_cla32_and10145_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and10146_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and10146_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and10146_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and10146_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and10146_y0
.names h_u_cla32_and10146_y0 h_u_cla32_and10147_h_u_cla32_and10146_y0
1 1
.names h_u_cla32_and10145_y0 h_u_cla32_and10147_h_u_cla32_and10145_y0
1 1
.subckt and_gate _a=h_u_cla32_and10147_h_u_cla32_and10146_y0 _b=h_u_cla32_and10147_h_u_cla32_and10145_y0 _y0=h_u_cla32_and10147_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and10148_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and10148_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and10148_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and10148_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and10148_y0
.names h_u_cla32_and10148_y0 h_u_cla32_and10149_h_u_cla32_and10148_y0
1 1
.names h_u_cla32_and10147_y0 h_u_cla32_and10149_h_u_cla32_and10147_y0
1 1
.subckt and_gate _a=h_u_cla32_and10149_h_u_cla32_and10148_y0 _b=h_u_cla32_and10149_h_u_cla32_and10147_y0 _y0=h_u_cla32_and10149_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and10150_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and10150_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and10150_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and10150_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and10150_y0
.names h_u_cla32_and10150_y0 h_u_cla32_and10151_h_u_cla32_and10150_y0
1 1
.names h_u_cla32_and10149_y0 h_u_cla32_and10151_h_u_cla32_and10149_y0
1 1
.subckt and_gate _a=h_u_cla32_and10151_h_u_cla32_and10150_y0 _b=h_u_cla32_and10151_h_u_cla32_and10149_y0 _y0=h_u_cla32_and10151_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and10152_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and10152_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and10152_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and10152_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and10152_y0
.names h_u_cla32_and10152_y0 h_u_cla32_and10153_h_u_cla32_and10152_y0
1 1
.names h_u_cla32_and10151_y0 h_u_cla32_and10153_h_u_cla32_and10151_y0
1 1
.subckt and_gate _a=h_u_cla32_and10153_h_u_cla32_and10152_y0 _b=h_u_cla32_and10153_h_u_cla32_and10151_y0 _y0=h_u_cla32_and10153_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and10154_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and10154_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and10154_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and10154_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and10154_y0
.names h_u_cla32_and10154_y0 h_u_cla32_and10155_h_u_cla32_and10154_y0
1 1
.names h_u_cla32_and10153_y0 h_u_cla32_and10155_h_u_cla32_and10153_y0
1 1
.subckt and_gate _a=h_u_cla32_and10155_h_u_cla32_and10154_y0 _b=h_u_cla32_and10155_h_u_cla32_and10153_y0 _y0=h_u_cla32_and10155_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and10156_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and10156_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and10156_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and10156_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and10156_y0
.names h_u_cla32_and10156_y0 h_u_cla32_and10157_h_u_cla32_and10156_y0
1 1
.names h_u_cla32_and10155_y0 h_u_cla32_and10157_h_u_cla32_and10155_y0
1 1
.subckt and_gate _a=h_u_cla32_and10157_h_u_cla32_and10156_y0 _b=h_u_cla32_and10157_h_u_cla32_and10155_y0 _y0=h_u_cla32_and10157_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and10158_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and10158_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and10158_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and10158_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and10158_y0
.names h_u_cla32_and10158_y0 h_u_cla32_and10159_h_u_cla32_and10158_y0
1 1
.names h_u_cla32_and10157_y0 h_u_cla32_and10159_h_u_cla32_and10157_y0
1 1
.subckt and_gate _a=h_u_cla32_and10159_h_u_cla32_and10158_y0 _b=h_u_cla32_and10159_h_u_cla32_and10157_y0 _y0=h_u_cla32_and10159_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and10160_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and10160_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and10160_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and10160_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and10160_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and10161_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and10161_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and10161_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and10161_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and10161_y0
.names h_u_cla32_and10161_y0 h_u_cla32_and10162_h_u_cla32_and10161_y0
1 1
.names h_u_cla32_and10160_y0 h_u_cla32_and10162_h_u_cla32_and10160_y0
1 1
.subckt and_gate _a=h_u_cla32_and10162_h_u_cla32_and10161_y0 _b=h_u_cla32_and10162_h_u_cla32_and10160_y0 _y0=h_u_cla32_and10162_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and10163_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and10163_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and10163_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and10163_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and10163_y0
.names h_u_cla32_and10163_y0 h_u_cla32_and10164_h_u_cla32_and10163_y0
1 1
.names h_u_cla32_and10162_y0 h_u_cla32_and10164_h_u_cla32_and10162_y0
1 1
.subckt and_gate _a=h_u_cla32_and10164_h_u_cla32_and10163_y0 _b=h_u_cla32_and10164_h_u_cla32_and10162_y0 _y0=h_u_cla32_and10164_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and10165_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and10165_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and10165_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and10165_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and10165_y0
.names h_u_cla32_and10165_y0 h_u_cla32_and10166_h_u_cla32_and10165_y0
1 1
.names h_u_cla32_and10164_y0 h_u_cla32_and10166_h_u_cla32_and10164_y0
1 1
.subckt and_gate _a=h_u_cla32_and10166_h_u_cla32_and10165_y0 _b=h_u_cla32_and10166_h_u_cla32_and10164_y0 _y0=h_u_cla32_and10166_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and10167_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and10167_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and10167_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and10167_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and10167_y0
.names h_u_cla32_and10167_y0 h_u_cla32_and10168_h_u_cla32_and10167_y0
1 1
.names h_u_cla32_and10166_y0 h_u_cla32_and10168_h_u_cla32_and10166_y0
1 1
.subckt and_gate _a=h_u_cla32_and10168_h_u_cla32_and10167_y0 _b=h_u_cla32_and10168_h_u_cla32_and10166_y0 _y0=h_u_cla32_and10168_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and10169_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and10169_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and10169_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and10169_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and10169_y0
.names h_u_cla32_and10169_y0 h_u_cla32_and10170_h_u_cla32_and10169_y0
1 1
.names h_u_cla32_and10168_y0 h_u_cla32_and10170_h_u_cla32_and10168_y0
1 1
.subckt and_gate _a=h_u_cla32_and10170_h_u_cla32_and10169_y0 _b=h_u_cla32_and10170_h_u_cla32_and10168_y0 _y0=h_u_cla32_and10170_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and10171_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and10171_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and10171_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and10171_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and10171_y0
.names h_u_cla32_and10171_y0 h_u_cla32_and10172_h_u_cla32_and10171_y0
1 1
.names h_u_cla32_and10170_y0 h_u_cla32_and10172_h_u_cla32_and10170_y0
1 1
.subckt and_gate _a=h_u_cla32_and10172_h_u_cla32_and10171_y0 _b=h_u_cla32_and10172_h_u_cla32_and10170_y0 _y0=h_u_cla32_and10172_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and10173_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and10173_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and10173_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and10173_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and10173_y0
.names h_u_cla32_and10173_y0 h_u_cla32_and10174_h_u_cla32_and10173_y0
1 1
.names h_u_cla32_and10172_y0 h_u_cla32_and10174_h_u_cla32_and10172_y0
1 1
.subckt and_gate _a=h_u_cla32_and10174_h_u_cla32_and10173_y0 _b=h_u_cla32_and10174_h_u_cla32_and10172_y0 _y0=h_u_cla32_and10174_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and10175_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and10175_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and10175_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and10175_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and10175_y0
.names h_u_cla32_and10175_y0 h_u_cla32_and10176_h_u_cla32_and10175_y0
1 1
.names h_u_cla32_and10174_y0 h_u_cla32_and10176_h_u_cla32_and10174_y0
1 1
.subckt and_gate _a=h_u_cla32_and10176_h_u_cla32_and10175_y0 _b=h_u_cla32_and10176_h_u_cla32_and10174_y0 _y0=h_u_cla32_and10176_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and10177_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and10177_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and10177_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and10177_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and10177_y0
.names h_u_cla32_and10177_y0 h_u_cla32_and10178_h_u_cla32_and10177_y0
1 1
.names h_u_cla32_and10176_y0 h_u_cla32_and10178_h_u_cla32_and10176_y0
1 1
.subckt and_gate _a=h_u_cla32_and10178_h_u_cla32_and10177_y0 _b=h_u_cla32_and10178_h_u_cla32_and10176_y0 _y0=h_u_cla32_and10178_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and10179_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and10179_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and10179_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and10179_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and10179_y0
.names h_u_cla32_and10179_y0 h_u_cla32_and10180_h_u_cla32_and10179_y0
1 1
.names h_u_cla32_and10178_y0 h_u_cla32_and10180_h_u_cla32_and10178_y0
1 1
.subckt and_gate _a=h_u_cla32_and10180_h_u_cla32_and10179_y0 _b=h_u_cla32_and10180_h_u_cla32_and10178_y0 _y0=h_u_cla32_and10180_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and10181_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and10181_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and10181_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and10181_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and10181_y0
.names h_u_cla32_and10181_y0 h_u_cla32_and10182_h_u_cla32_and10181_y0
1 1
.names h_u_cla32_and10180_y0 h_u_cla32_and10182_h_u_cla32_and10180_y0
1 1
.subckt and_gate _a=h_u_cla32_and10182_h_u_cla32_and10181_y0 _b=h_u_cla32_and10182_h_u_cla32_and10180_y0 _y0=h_u_cla32_and10182_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and10183_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and10183_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and10183_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and10183_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and10183_y0
.names h_u_cla32_and10183_y0 h_u_cla32_and10184_h_u_cla32_and10183_y0
1 1
.names h_u_cla32_and10182_y0 h_u_cla32_and10184_h_u_cla32_and10182_y0
1 1
.subckt and_gate _a=h_u_cla32_and10184_h_u_cla32_and10183_y0 _b=h_u_cla32_and10184_h_u_cla32_and10182_y0 _y0=h_u_cla32_and10184_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and10185_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and10185_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and10185_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and10185_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and10185_y0
.names h_u_cla32_and10185_y0 h_u_cla32_and10186_h_u_cla32_and10185_y0
1 1
.names h_u_cla32_and10184_y0 h_u_cla32_and10186_h_u_cla32_and10184_y0
1 1
.subckt and_gate _a=h_u_cla32_and10186_h_u_cla32_and10185_y0 _b=h_u_cla32_and10186_h_u_cla32_and10184_y0 _y0=h_u_cla32_and10186_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and10187_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and10187_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and10187_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and10187_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and10187_y0
.names h_u_cla32_and10187_y0 h_u_cla32_and10188_h_u_cla32_and10187_y0
1 1
.names h_u_cla32_and10186_y0 h_u_cla32_and10188_h_u_cla32_and10186_y0
1 1
.subckt and_gate _a=h_u_cla32_and10188_h_u_cla32_and10187_y0 _b=h_u_cla32_and10188_h_u_cla32_and10186_y0 _y0=h_u_cla32_and10188_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and10189_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and10189_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and10189_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and10189_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and10189_y0
.names h_u_cla32_and10189_y0 h_u_cla32_and10190_h_u_cla32_and10189_y0
1 1
.names h_u_cla32_and10188_y0 h_u_cla32_and10190_h_u_cla32_and10188_y0
1 1
.subckt and_gate _a=h_u_cla32_and10190_h_u_cla32_and10189_y0 _b=h_u_cla32_and10190_h_u_cla32_and10188_y0 _y0=h_u_cla32_and10190_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and10191_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and10191_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and10191_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and10191_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and10191_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and10192_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and10192_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and10192_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and10192_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and10192_y0
.names h_u_cla32_and10192_y0 h_u_cla32_and10193_h_u_cla32_and10192_y0
1 1
.names h_u_cla32_and10191_y0 h_u_cla32_and10193_h_u_cla32_and10191_y0
1 1
.subckt and_gate _a=h_u_cla32_and10193_h_u_cla32_and10192_y0 _b=h_u_cla32_and10193_h_u_cla32_and10191_y0 _y0=h_u_cla32_and10193_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and10194_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and10194_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and10194_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and10194_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and10194_y0
.names h_u_cla32_and10194_y0 h_u_cla32_and10195_h_u_cla32_and10194_y0
1 1
.names h_u_cla32_and10193_y0 h_u_cla32_and10195_h_u_cla32_and10193_y0
1 1
.subckt and_gate _a=h_u_cla32_and10195_h_u_cla32_and10194_y0 _b=h_u_cla32_and10195_h_u_cla32_and10193_y0 _y0=h_u_cla32_and10195_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and10196_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and10196_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and10196_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and10196_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and10196_y0
.names h_u_cla32_and10196_y0 h_u_cla32_and10197_h_u_cla32_and10196_y0
1 1
.names h_u_cla32_and10195_y0 h_u_cla32_and10197_h_u_cla32_and10195_y0
1 1
.subckt and_gate _a=h_u_cla32_and10197_h_u_cla32_and10196_y0 _b=h_u_cla32_and10197_h_u_cla32_and10195_y0 _y0=h_u_cla32_and10197_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and10198_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and10198_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and10198_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and10198_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and10198_y0
.names h_u_cla32_and10198_y0 h_u_cla32_and10199_h_u_cla32_and10198_y0
1 1
.names h_u_cla32_and10197_y0 h_u_cla32_and10199_h_u_cla32_and10197_y0
1 1
.subckt and_gate _a=h_u_cla32_and10199_h_u_cla32_and10198_y0 _b=h_u_cla32_and10199_h_u_cla32_and10197_y0 _y0=h_u_cla32_and10199_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and10200_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and10200_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and10200_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and10200_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and10200_y0
.names h_u_cla32_and10200_y0 h_u_cla32_and10201_h_u_cla32_and10200_y0
1 1
.names h_u_cla32_and10199_y0 h_u_cla32_and10201_h_u_cla32_and10199_y0
1 1
.subckt and_gate _a=h_u_cla32_and10201_h_u_cla32_and10200_y0 _b=h_u_cla32_and10201_h_u_cla32_and10199_y0 _y0=h_u_cla32_and10201_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and10202_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and10202_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and10202_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and10202_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and10202_y0
.names h_u_cla32_and10202_y0 h_u_cla32_and10203_h_u_cla32_and10202_y0
1 1
.names h_u_cla32_and10201_y0 h_u_cla32_and10203_h_u_cla32_and10201_y0
1 1
.subckt and_gate _a=h_u_cla32_and10203_h_u_cla32_and10202_y0 _b=h_u_cla32_and10203_h_u_cla32_and10201_y0 _y0=h_u_cla32_and10203_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and10204_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and10204_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and10204_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and10204_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and10204_y0
.names h_u_cla32_and10204_y0 h_u_cla32_and10205_h_u_cla32_and10204_y0
1 1
.names h_u_cla32_and10203_y0 h_u_cla32_and10205_h_u_cla32_and10203_y0
1 1
.subckt and_gate _a=h_u_cla32_and10205_h_u_cla32_and10204_y0 _b=h_u_cla32_and10205_h_u_cla32_and10203_y0 _y0=h_u_cla32_and10205_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and10206_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and10206_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and10206_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and10206_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and10206_y0
.names h_u_cla32_and10206_y0 h_u_cla32_and10207_h_u_cla32_and10206_y0
1 1
.names h_u_cla32_and10205_y0 h_u_cla32_and10207_h_u_cla32_and10205_y0
1 1
.subckt and_gate _a=h_u_cla32_and10207_h_u_cla32_and10206_y0 _b=h_u_cla32_and10207_h_u_cla32_and10205_y0 _y0=h_u_cla32_and10207_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and10208_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and10208_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and10208_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and10208_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and10208_y0
.names h_u_cla32_and10208_y0 h_u_cla32_and10209_h_u_cla32_and10208_y0
1 1
.names h_u_cla32_and10207_y0 h_u_cla32_and10209_h_u_cla32_and10207_y0
1 1
.subckt and_gate _a=h_u_cla32_and10209_h_u_cla32_and10208_y0 _b=h_u_cla32_and10209_h_u_cla32_and10207_y0 _y0=h_u_cla32_and10209_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and10210_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and10210_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and10210_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and10210_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and10210_y0
.names h_u_cla32_and10210_y0 h_u_cla32_and10211_h_u_cla32_and10210_y0
1 1
.names h_u_cla32_and10209_y0 h_u_cla32_and10211_h_u_cla32_and10209_y0
1 1
.subckt and_gate _a=h_u_cla32_and10211_h_u_cla32_and10210_y0 _b=h_u_cla32_and10211_h_u_cla32_and10209_y0 _y0=h_u_cla32_and10211_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and10212_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and10212_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and10212_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and10212_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and10212_y0
.names h_u_cla32_and10212_y0 h_u_cla32_and10213_h_u_cla32_and10212_y0
1 1
.names h_u_cla32_and10211_y0 h_u_cla32_and10213_h_u_cla32_and10211_y0
1 1
.subckt and_gate _a=h_u_cla32_and10213_h_u_cla32_and10212_y0 _b=h_u_cla32_and10213_h_u_cla32_and10211_y0 _y0=h_u_cla32_and10213_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and10214_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and10214_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and10214_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and10214_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and10214_y0
.names h_u_cla32_and10214_y0 h_u_cla32_and10215_h_u_cla32_and10214_y0
1 1
.names h_u_cla32_and10213_y0 h_u_cla32_and10215_h_u_cla32_and10213_y0
1 1
.subckt and_gate _a=h_u_cla32_and10215_h_u_cla32_and10214_y0 _b=h_u_cla32_and10215_h_u_cla32_and10213_y0 _y0=h_u_cla32_and10215_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and10216_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and10216_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and10216_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and10216_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and10216_y0
.names h_u_cla32_and10216_y0 h_u_cla32_and10217_h_u_cla32_and10216_y0
1 1
.names h_u_cla32_and10215_y0 h_u_cla32_and10217_h_u_cla32_and10215_y0
1 1
.subckt and_gate _a=h_u_cla32_and10217_h_u_cla32_and10216_y0 _b=h_u_cla32_and10217_h_u_cla32_and10215_y0 _y0=h_u_cla32_and10217_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and10218_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and10218_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and10218_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and10218_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and10218_y0
.names h_u_cla32_and10218_y0 h_u_cla32_and10219_h_u_cla32_and10218_y0
1 1
.names h_u_cla32_and10217_y0 h_u_cla32_and10219_h_u_cla32_and10217_y0
1 1
.subckt and_gate _a=h_u_cla32_and10219_h_u_cla32_and10218_y0 _b=h_u_cla32_and10219_h_u_cla32_and10217_y0 _y0=h_u_cla32_and10219_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and10220_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and10220_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and10220_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and10220_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and10220_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and10221_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and10221_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and10221_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and10221_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and10221_y0
.names h_u_cla32_and10221_y0 h_u_cla32_and10222_h_u_cla32_and10221_y0
1 1
.names h_u_cla32_and10220_y0 h_u_cla32_and10222_h_u_cla32_and10220_y0
1 1
.subckt and_gate _a=h_u_cla32_and10222_h_u_cla32_and10221_y0 _b=h_u_cla32_and10222_h_u_cla32_and10220_y0 _y0=h_u_cla32_and10222_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and10223_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and10223_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and10223_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and10223_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and10223_y0
.names h_u_cla32_and10223_y0 h_u_cla32_and10224_h_u_cla32_and10223_y0
1 1
.names h_u_cla32_and10222_y0 h_u_cla32_and10224_h_u_cla32_and10222_y0
1 1
.subckt and_gate _a=h_u_cla32_and10224_h_u_cla32_and10223_y0 _b=h_u_cla32_and10224_h_u_cla32_and10222_y0 _y0=h_u_cla32_and10224_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and10225_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and10225_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and10225_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and10225_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and10225_y0
.names h_u_cla32_and10225_y0 h_u_cla32_and10226_h_u_cla32_and10225_y0
1 1
.names h_u_cla32_and10224_y0 h_u_cla32_and10226_h_u_cla32_and10224_y0
1 1
.subckt and_gate _a=h_u_cla32_and10226_h_u_cla32_and10225_y0 _b=h_u_cla32_and10226_h_u_cla32_and10224_y0 _y0=h_u_cla32_and10226_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and10227_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and10227_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and10227_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and10227_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and10227_y0
.names h_u_cla32_and10227_y0 h_u_cla32_and10228_h_u_cla32_and10227_y0
1 1
.names h_u_cla32_and10226_y0 h_u_cla32_and10228_h_u_cla32_and10226_y0
1 1
.subckt and_gate _a=h_u_cla32_and10228_h_u_cla32_and10227_y0 _b=h_u_cla32_and10228_h_u_cla32_and10226_y0 _y0=h_u_cla32_and10228_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and10229_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and10229_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and10229_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and10229_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and10229_y0
.names h_u_cla32_and10229_y0 h_u_cla32_and10230_h_u_cla32_and10229_y0
1 1
.names h_u_cla32_and10228_y0 h_u_cla32_and10230_h_u_cla32_and10228_y0
1 1
.subckt and_gate _a=h_u_cla32_and10230_h_u_cla32_and10229_y0 _b=h_u_cla32_and10230_h_u_cla32_and10228_y0 _y0=h_u_cla32_and10230_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and10231_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and10231_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and10231_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and10231_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and10231_y0
.names h_u_cla32_and10231_y0 h_u_cla32_and10232_h_u_cla32_and10231_y0
1 1
.names h_u_cla32_and10230_y0 h_u_cla32_and10232_h_u_cla32_and10230_y0
1 1
.subckt and_gate _a=h_u_cla32_and10232_h_u_cla32_and10231_y0 _b=h_u_cla32_and10232_h_u_cla32_and10230_y0 _y0=h_u_cla32_and10232_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and10233_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and10233_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and10233_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and10233_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and10233_y0
.names h_u_cla32_and10233_y0 h_u_cla32_and10234_h_u_cla32_and10233_y0
1 1
.names h_u_cla32_and10232_y0 h_u_cla32_and10234_h_u_cla32_and10232_y0
1 1
.subckt and_gate _a=h_u_cla32_and10234_h_u_cla32_and10233_y0 _b=h_u_cla32_and10234_h_u_cla32_and10232_y0 _y0=h_u_cla32_and10234_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and10235_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and10235_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and10235_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and10235_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and10235_y0
.names h_u_cla32_and10235_y0 h_u_cla32_and10236_h_u_cla32_and10235_y0
1 1
.names h_u_cla32_and10234_y0 h_u_cla32_and10236_h_u_cla32_and10234_y0
1 1
.subckt and_gate _a=h_u_cla32_and10236_h_u_cla32_and10235_y0 _b=h_u_cla32_and10236_h_u_cla32_and10234_y0 _y0=h_u_cla32_and10236_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and10237_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and10237_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and10237_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and10237_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and10237_y0
.names h_u_cla32_and10237_y0 h_u_cla32_and10238_h_u_cla32_and10237_y0
1 1
.names h_u_cla32_and10236_y0 h_u_cla32_and10238_h_u_cla32_and10236_y0
1 1
.subckt and_gate _a=h_u_cla32_and10238_h_u_cla32_and10237_y0 _b=h_u_cla32_and10238_h_u_cla32_and10236_y0 _y0=h_u_cla32_and10238_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and10239_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and10239_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and10239_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and10239_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and10239_y0
.names h_u_cla32_and10239_y0 h_u_cla32_and10240_h_u_cla32_and10239_y0
1 1
.names h_u_cla32_and10238_y0 h_u_cla32_and10240_h_u_cla32_and10238_y0
1 1
.subckt and_gate _a=h_u_cla32_and10240_h_u_cla32_and10239_y0 _b=h_u_cla32_and10240_h_u_cla32_and10238_y0 _y0=h_u_cla32_and10240_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and10241_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and10241_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and10241_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and10241_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and10241_y0
.names h_u_cla32_and10241_y0 h_u_cla32_and10242_h_u_cla32_and10241_y0
1 1
.names h_u_cla32_and10240_y0 h_u_cla32_and10242_h_u_cla32_and10240_y0
1 1
.subckt and_gate _a=h_u_cla32_and10242_h_u_cla32_and10241_y0 _b=h_u_cla32_and10242_h_u_cla32_and10240_y0 _y0=h_u_cla32_and10242_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and10243_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and10243_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and10243_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and10243_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and10243_y0
.names h_u_cla32_and10243_y0 h_u_cla32_and10244_h_u_cla32_and10243_y0
1 1
.names h_u_cla32_and10242_y0 h_u_cla32_and10244_h_u_cla32_and10242_y0
1 1
.subckt and_gate _a=h_u_cla32_and10244_h_u_cla32_and10243_y0 _b=h_u_cla32_and10244_h_u_cla32_and10242_y0 _y0=h_u_cla32_and10244_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and10245_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and10245_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and10245_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and10245_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and10245_y0
.names h_u_cla32_and10245_y0 h_u_cla32_and10246_h_u_cla32_and10245_y0
1 1
.names h_u_cla32_and10244_y0 h_u_cla32_and10246_h_u_cla32_and10244_y0
1 1
.subckt and_gate _a=h_u_cla32_and10246_h_u_cla32_and10245_y0 _b=h_u_cla32_and10246_h_u_cla32_and10244_y0 _y0=h_u_cla32_and10246_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and10247_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and10247_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and10247_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and10247_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and10247_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and10248_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and10248_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and10248_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and10248_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and10248_y0
.names h_u_cla32_and10248_y0 h_u_cla32_and10249_h_u_cla32_and10248_y0
1 1
.names h_u_cla32_and10247_y0 h_u_cla32_and10249_h_u_cla32_and10247_y0
1 1
.subckt and_gate _a=h_u_cla32_and10249_h_u_cla32_and10248_y0 _b=h_u_cla32_and10249_h_u_cla32_and10247_y0 _y0=h_u_cla32_and10249_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and10250_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and10250_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and10250_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and10250_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and10250_y0
.names h_u_cla32_and10250_y0 h_u_cla32_and10251_h_u_cla32_and10250_y0
1 1
.names h_u_cla32_and10249_y0 h_u_cla32_and10251_h_u_cla32_and10249_y0
1 1
.subckt and_gate _a=h_u_cla32_and10251_h_u_cla32_and10250_y0 _b=h_u_cla32_and10251_h_u_cla32_and10249_y0 _y0=h_u_cla32_and10251_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and10252_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and10252_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and10252_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and10252_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and10252_y0
.names h_u_cla32_and10252_y0 h_u_cla32_and10253_h_u_cla32_and10252_y0
1 1
.names h_u_cla32_and10251_y0 h_u_cla32_and10253_h_u_cla32_and10251_y0
1 1
.subckt and_gate _a=h_u_cla32_and10253_h_u_cla32_and10252_y0 _b=h_u_cla32_and10253_h_u_cla32_and10251_y0 _y0=h_u_cla32_and10253_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and10254_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and10254_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and10254_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and10254_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and10254_y0
.names h_u_cla32_and10254_y0 h_u_cla32_and10255_h_u_cla32_and10254_y0
1 1
.names h_u_cla32_and10253_y0 h_u_cla32_and10255_h_u_cla32_and10253_y0
1 1
.subckt and_gate _a=h_u_cla32_and10255_h_u_cla32_and10254_y0 _b=h_u_cla32_and10255_h_u_cla32_and10253_y0 _y0=h_u_cla32_and10255_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and10256_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and10256_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and10256_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and10256_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and10256_y0
.names h_u_cla32_and10256_y0 h_u_cla32_and10257_h_u_cla32_and10256_y0
1 1
.names h_u_cla32_and10255_y0 h_u_cla32_and10257_h_u_cla32_and10255_y0
1 1
.subckt and_gate _a=h_u_cla32_and10257_h_u_cla32_and10256_y0 _b=h_u_cla32_and10257_h_u_cla32_and10255_y0 _y0=h_u_cla32_and10257_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and10258_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and10258_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and10258_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and10258_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and10258_y0
.names h_u_cla32_and10258_y0 h_u_cla32_and10259_h_u_cla32_and10258_y0
1 1
.names h_u_cla32_and10257_y0 h_u_cla32_and10259_h_u_cla32_and10257_y0
1 1
.subckt and_gate _a=h_u_cla32_and10259_h_u_cla32_and10258_y0 _b=h_u_cla32_and10259_h_u_cla32_and10257_y0 _y0=h_u_cla32_and10259_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and10260_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and10260_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and10260_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and10260_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and10260_y0
.names h_u_cla32_and10260_y0 h_u_cla32_and10261_h_u_cla32_and10260_y0
1 1
.names h_u_cla32_and10259_y0 h_u_cla32_and10261_h_u_cla32_and10259_y0
1 1
.subckt and_gate _a=h_u_cla32_and10261_h_u_cla32_and10260_y0 _b=h_u_cla32_and10261_h_u_cla32_and10259_y0 _y0=h_u_cla32_and10261_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and10262_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and10262_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and10262_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and10262_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and10262_y0
.names h_u_cla32_and10262_y0 h_u_cla32_and10263_h_u_cla32_and10262_y0
1 1
.names h_u_cla32_and10261_y0 h_u_cla32_and10263_h_u_cla32_and10261_y0
1 1
.subckt and_gate _a=h_u_cla32_and10263_h_u_cla32_and10262_y0 _b=h_u_cla32_and10263_h_u_cla32_and10261_y0 _y0=h_u_cla32_and10263_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and10264_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and10264_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and10264_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and10264_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and10264_y0
.names h_u_cla32_and10264_y0 h_u_cla32_and10265_h_u_cla32_and10264_y0
1 1
.names h_u_cla32_and10263_y0 h_u_cla32_and10265_h_u_cla32_and10263_y0
1 1
.subckt and_gate _a=h_u_cla32_and10265_h_u_cla32_and10264_y0 _b=h_u_cla32_and10265_h_u_cla32_and10263_y0 _y0=h_u_cla32_and10265_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and10266_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and10266_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and10266_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and10266_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and10266_y0
.names h_u_cla32_and10266_y0 h_u_cla32_and10267_h_u_cla32_and10266_y0
1 1
.names h_u_cla32_and10265_y0 h_u_cla32_and10267_h_u_cla32_and10265_y0
1 1
.subckt and_gate _a=h_u_cla32_and10267_h_u_cla32_and10266_y0 _b=h_u_cla32_and10267_h_u_cla32_and10265_y0 _y0=h_u_cla32_and10267_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and10268_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and10268_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and10268_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and10268_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and10268_y0
.names h_u_cla32_and10268_y0 h_u_cla32_and10269_h_u_cla32_and10268_y0
1 1
.names h_u_cla32_and10267_y0 h_u_cla32_and10269_h_u_cla32_and10267_y0
1 1
.subckt and_gate _a=h_u_cla32_and10269_h_u_cla32_and10268_y0 _b=h_u_cla32_and10269_h_u_cla32_and10267_y0 _y0=h_u_cla32_and10269_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and10270_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and10270_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and10270_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and10270_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and10270_y0
.names h_u_cla32_and10270_y0 h_u_cla32_and10271_h_u_cla32_and10270_y0
1 1
.names h_u_cla32_and10269_y0 h_u_cla32_and10271_h_u_cla32_and10269_y0
1 1
.subckt and_gate _a=h_u_cla32_and10271_h_u_cla32_and10270_y0 _b=h_u_cla32_and10271_h_u_cla32_and10269_y0 _y0=h_u_cla32_and10271_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and10272_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and10272_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and10272_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and10272_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and10272_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and10273_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and10273_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and10273_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and10273_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and10273_y0
.names h_u_cla32_and10273_y0 h_u_cla32_and10274_h_u_cla32_and10273_y0
1 1
.names h_u_cla32_and10272_y0 h_u_cla32_and10274_h_u_cla32_and10272_y0
1 1
.subckt and_gate _a=h_u_cla32_and10274_h_u_cla32_and10273_y0 _b=h_u_cla32_and10274_h_u_cla32_and10272_y0 _y0=h_u_cla32_and10274_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and10275_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and10275_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and10275_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and10275_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and10275_y0
.names h_u_cla32_and10275_y0 h_u_cla32_and10276_h_u_cla32_and10275_y0
1 1
.names h_u_cla32_and10274_y0 h_u_cla32_and10276_h_u_cla32_and10274_y0
1 1
.subckt and_gate _a=h_u_cla32_and10276_h_u_cla32_and10275_y0 _b=h_u_cla32_and10276_h_u_cla32_and10274_y0 _y0=h_u_cla32_and10276_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and10277_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and10277_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and10277_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and10277_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and10277_y0
.names h_u_cla32_and10277_y0 h_u_cla32_and10278_h_u_cla32_and10277_y0
1 1
.names h_u_cla32_and10276_y0 h_u_cla32_and10278_h_u_cla32_and10276_y0
1 1
.subckt and_gate _a=h_u_cla32_and10278_h_u_cla32_and10277_y0 _b=h_u_cla32_and10278_h_u_cla32_and10276_y0 _y0=h_u_cla32_and10278_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and10279_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and10279_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and10279_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and10279_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and10279_y0
.names h_u_cla32_and10279_y0 h_u_cla32_and10280_h_u_cla32_and10279_y0
1 1
.names h_u_cla32_and10278_y0 h_u_cla32_and10280_h_u_cla32_and10278_y0
1 1
.subckt and_gate _a=h_u_cla32_and10280_h_u_cla32_and10279_y0 _b=h_u_cla32_and10280_h_u_cla32_and10278_y0 _y0=h_u_cla32_and10280_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and10281_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and10281_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and10281_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and10281_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and10281_y0
.names h_u_cla32_and10281_y0 h_u_cla32_and10282_h_u_cla32_and10281_y0
1 1
.names h_u_cla32_and10280_y0 h_u_cla32_and10282_h_u_cla32_and10280_y0
1 1
.subckt and_gate _a=h_u_cla32_and10282_h_u_cla32_and10281_y0 _b=h_u_cla32_and10282_h_u_cla32_and10280_y0 _y0=h_u_cla32_and10282_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and10283_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and10283_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and10283_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and10283_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and10283_y0
.names h_u_cla32_and10283_y0 h_u_cla32_and10284_h_u_cla32_and10283_y0
1 1
.names h_u_cla32_and10282_y0 h_u_cla32_and10284_h_u_cla32_and10282_y0
1 1
.subckt and_gate _a=h_u_cla32_and10284_h_u_cla32_and10283_y0 _b=h_u_cla32_and10284_h_u_cla32_and10282_y0 _y0=h_u_cla32_and10284_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and10285_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and10285_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and10285_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and10285_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and10285_y0
.names h_u_cla32_and10285_y0 h_u_cla32_and10286_h_u_cla32_and10285_y0
1 1
.names h_u_cla32_and10284_y0 h_u_cla32_and10286_h_u_cla32_and10284_y0
1 1
.subckt and_gate _a=h_u_cla32_and10286_h_u_cla32_and10285_y0 _b=h_u_cla32_and10286_h_u_cla32_and10284_y0 _y0=h_u_cla32_and10286_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and10287_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and10287_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and10287_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and10287_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and10287_y0
.names h_u_cla32_and10287_y0 h_u_cla32_and10288_h_u_cla32_and10287_y0
1 1
.names h_u_cla32_and10286_y0 h_u_cla32_and10288_h_u_cla32_and10286_y0
1 1
.subckt and_gate _a=h_u_cla32_and10288_h_u_cla32_and10287_y0 _b=h_u_cla32_and10288_h_u_cla32_and10286_y0 _y0=h_u_cla32_and10288_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and10289_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and10289_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and10289_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and10289_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and10289_y0
.names h_u_cla32_and10289_y0 h_u_cla32_and10290_h_u_cla32_and10289_y0
1 1
.names h_u_cla32_and10288_y0 h_u_cla32_and10290_h_u_cla32_and10288_y0
1 1
.subckt and_gate _a=h_u_cla32_and10290_h_u_cla32_and10289_y0 _b=h_u_cla32_and10290_h_u_cla32_and10288_y0 _y0=h_u_cla32_and10290_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and10291_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and10291_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and10291_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and10291_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and10291_y0
.names h_u_cla32_and10291_y0 h_u_cla32_and10292_h_u_cla32_and10291_y0
1 1
.names h_u_cla32_and10290_y0 h_u_cla32_and10292_h_u_cla32_and10290_y0
1 1
.subckt and_gate _a=h_u_cla32_and10292_h_u_cla32_and10291_y0 _b=h_u_cla32_and10292_h_u_cla32_and10290_y0 _y0=h_u_cla32_and10292_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and10293_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and10293_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and10293_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and10293_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and10293_y0
.names h_u_cla32_and10293_y0 h_u_cla32_and10294_h_u_cla32_and10293_y0
1 1
.names h_u_cla32_and10292_y0 h_u_cla32_and10294_h_u_cla32_and10292_y0
1 1
.subckt and_gate _a=h_u_cla32_and10294_h_u_cla32_and10293_y0 _b=h_u_cla32_and10294_h_u_cla32_and10292_y0 _y0=h_u_cla32_and10294_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and10295_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and10295_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and10295_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and10295_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and10295_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and10296_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and10296_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and10296_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and10296_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and10296_y0
.names h_u_cla32_and10296_y0 h_u_cla32_and10297_h_u_cla32_and10296_y0
1 1
.names h_u_cla32_and10295_y0 h_u_cla32_and10297_h_u_cla32_and10295_y0
1 1
.subckt and_gate _a=h_u_cla32_and10297_h_u_cla32_and10296_y0 _b=h_u_cla32_and10297_h_u_cla32_and10295_y0 _y0=h_u_cla32_and10297_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and10298_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and10298_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and10298_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and10298_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and10298_y0
.names h_u_cla32_and10298_y0 h_u_cla32_and10299_h_u_cla32_and10298_y0
1 1
.names h_u_cla32_and10297_y0 h_u_cla32_and10299_h_u_cla32_and10297_y0
1 1
.subckt and_gate _a=h_u_cla32_and10299_h_u_cla32_and10298_y0 _b=h_u_cla32_and10299_h_u_cla32_and10297_y0 _y0=h_u_cla32_and10299_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and10300_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and10300_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and10300_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and10300_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and10300_y0
.names h_u_cla32_and10300_y0 h_u_cla32_and10301_h_u_cla32_and10300_y0
1 1
.names h_u_cla32_and10299_y0 h_u_cla32_and10301_h_u_cla32_and10299_y0
1 1
.subckt and_gate _a=h_u_cla32_and10301_h_u_cla32_and10300_y0 _b=h_u_cla32_and10301_h_u_cla32_and10299_y0 _y0=h_u_cla32_and10301_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and10302_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and10302_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and10302_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and10302_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and10302_y0
.names h_u_cla32_and10302_y0 h_u_cla32_and10303_h_u_cla32_and10302_y0
1 1
.names h_u_cla32_and10301_y0 h_u_cla32_and10303_h_u_cla32_and10301_y0
1 1
.subckt and_gate _a=h_u_cla32_and10303_h_u_cla32_and10302_y0 _b=h_u_cla32_and10303_h_u_cla32_and10301_y0 _y0=h_u_cla32_and10303_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and10304_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and10304_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and10304_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and10304_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and10304_y0
.names h_u_cla32_and10304_y0 h_u_cla32_and10305_h_u_cla32_and10304_y0
1 1
.names h_u_cla32_and10303_y0 h_u_cla32_and10305_h_u_cla32_and10303_y0
1 1
.subckt and_gate _a=h_u_cla32_and10305_h_u_cla32_and10304_y0 _b=h_u_cla32_and10305_h_u_cla32_and10303_y0 _y0=h_u_cla32_and10305_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and10306_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and10306_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and10306_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and10306_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and10306_y0
.names h_u_cla32_and10306_y0 h_u_cla32_and10307_h_u_cla32_and10306_y0
1 1
.names h_u_cla32_and10305_y0 h_u_cla32_and10307_h_u_cla32_and10305_y0
1 1
.subckt and_gate _a=h_u_cla32_and10307_h_u_cla32_and10306_y0 _b=h_u_cla32_and10307_h_u_cla32_and10305_y0 _y0=h_u_cla32_and10307_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and10308_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and10308_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and10308_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and10308_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and10308_y0
.names h_u_cla32_and10308_y0 h_u_cla32_and10309_h_u_cla32_and10308_y0
1 1
.names h_u_cla32_and10307_y0 h_u_cla32_and10309_h_u_cla32_and10307_y0
1 1
.subckt and_gate _a=h_u_cla32_and10309_h_u_cla32_and10308_y0 _b=h_u_cla32_and10309_h_u_cla32_and10307_y0 _y0=h_u_cla32_and10309_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and10310_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and10310_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and10310_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and10310_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and10310_y0
.names h_u_cla32_and10310_y0 h_u_cla32_and10311_h_u_cla32_and10310_y0
1 1
.names h_u_cla32_and10309_y0 h_u_cla32_and10311_h_u_cla32_and10309_y0
1 1
.subckt and_gate _a=h_u_cla32_and10311_h_u_cla32_and10310_y0 _b=h_u_cla32_and10311_h_u_cla32_and10309_y0 _y0=h_u_cla32_and10311_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and10312_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and10312_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and10312_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and10312_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and10312_y0
.names h_u_cla32_and10312_y0 h_u_cla32_and10313_h_u_cla32_and10312_y0
1 1
.names h_u_cla32_and10311_y0 h_u_cla32_and10313_h_u_cla32_and10311_y0
1 1
.subckt and_gate _a=h_u_cla32_and10313_h_u_cla32_and10312_y0 _b=h_u_cla32_and10313_h_u_cla32_and10311_y0 _y0=h_u_cla32_and10313_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and10314_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and10314_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and10314_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and10314_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and10314_y0
.names h_u_cla32_and10314_y0 h_u_cla32_and10315_h_u_cla32_and10314_y0
1 1
.names h_u_cla32_and10313_y0 h_u_cla32_and10315_h_u_cla32_and10313_y0
1 1
.subckt and_gate _a=h_u_cla32_and10315_h_u_cla32_and10314_y0 _b=h_u_cla32_and10315_h_u_cla32_and10313_y0 _y0=h_u_cla32_and10315_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and10316_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and10316_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and10316_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and10316_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and10316_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and10317_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and10317_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and10317_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and10317_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and10317_y0
.names h_u_cla32_and10317_y0 h_u_cla32_and10318_h_u_cla32_and10317_y0
1 1
.names h_u_cla32_and10316_y0 h_u_cla32_and10318_h_u_cla32_and10316_y0
1 1
.subckt and_gate _a=h_u_cla32_and10318_h_u_cla32_and10317_y0 _b=h_u_cla32_and10318_h_u_cla32_and10316_y0 _y0=h_u_cla32_and10318_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and10319_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and10319_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and10319_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and10319_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and10319_y0
.names h_u_cla32_and10319_y0 h_u_cla32_and10320_h_u_cla32_and10319_y0
1 1
.names h_u_cla32_and10318_y0 h_u_cla32_and10320_h_u_cla32_and10318_y0
1 1
.subckt and_gate _a=h_u_cla32_and10320_h_u_cla32_and10319_y0 _b=h_u_cla32_and10320_h_u_cla32_and10318_y0 _y0=h_u_cla32_and10320_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and10321_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and10321_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and10321_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and10321_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and10321_y0
.names h_u_cla32_and10321_y0 h_u_cla32_and10322_h_u_cla32_and10321_y0
1 1
.names h_u_cla32_and10320_y0 h_u_cla32_and10322_h_u_cla32_and10320_y0
1 1
.subckt and_gate _a=h_u_cla32_and10322_h_u_cla32_and10321_y0 _b=h_u_cla32_and10322_h_u_cla32_and10320_y0 _y0=h_u_cla32_and10322_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and10323_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and10323_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and10323_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and10323_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and10323_y0
.names h_u_cla32_and10323_y0 h_u_cla32_and10324_h_u_cla32_and10323_y0
1 1
.names h_u_cla32_and10322_y0 h_u_cla32_and10324_h_u_cla32_and10322_y0
1 1
.subckt and_gate _a=h_u_cla32_and10324_h_u_cla32_and10323_y0 _b=h_u_cla32_and10324_h_u_cla32_and10322_y0 _y0=h_u_cla32_and10324_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and10325_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and10325_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and10325_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and10325_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and10325_y0
.names h_u_cla32_and10325_y0 h_u_cla32_and10326_h_u_cla32_and10325_y0
1 1
.names h_u_cla32_and10324_y0 h_u_cla32_and10326_h_u_cla32_and10324_y0
1 1
.subckt and_gate _a=h_u_cla32_and10326_h_u_cla32_and10325_y0 _b=h_u_cla32_and10326_h_u_cla32_and10324_y0 _y0=h_u_cla32_and10326_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and10327_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and10327_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and10327_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and10327_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and10327_y0
.names h_u_cla32_and10327_y0 h_u_cla32_and10328_h_u_cla32_and10327_y0
1 1
.names h_u_cla32_and10326_y0 h_u_cla32_and10328_h_u_cla32_and10326_y0
1 1
.subckt and_gate _a=h_u_cla32_and10328_h_u_cla32_and10327_y0 _b=h_u_cla32_and10328_h_u_cla32_and10326_y0 _y0=h_u_cla32_and10328_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and10329_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and10329_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and10329_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and10329_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and10329_y0
.names h_u_cla32_and10329_y0 h_u_cla32_and10330_h_u_cla32_and10329_y0
1 1
.names h_u_cla32_and10328_y0 h_u_cla32_and10330_h_u_cla32_and10328_y0
1 1
.subckt and_gate _a=h_u_cla32_and10330_h_u_cla32_and10329_y0 _b=h_u_cla32_and10330_h_u_cla32_and10328_y0 _y0=h_u_cla32_and10330_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and10331_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and10331_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and10331_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and10331_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and10331_y0
.names h_u_cla32_and10331_y0 h_u_cla32_and10332_h_u_cla32_and10331_y0
1 1
.names h_u_cla32_and10330_y0 h_u_cla32_and10332_h_u_cla32_and10330_y0
1 1
.subckt and_gate _a=h_u_cla32_and10332_h_u_cla32_and10331_y0 _b=h_u_cla32_and10332_h_u_cla32_and10330_y0 _y0=h_u_cla32_and10332_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and10333_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and10333_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and10333_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and10333_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and10333_y0
.names h_u_cla32_and10333_y0 h_u_cla32_and10334_h_u_cla32_and10333_y0
1 1
.names h_u_cla32_and10332_y0 h_u_cla32_and10334_h_u_cla32_and10332_y0
1 1
.subckt and_gate _a=h_u_cla32_and10334_h_u_cla32_and10333_y0 _b=h_u_cla32_and10334_h_u_cla32_and10332_y0 _y0=h_u_cla32_and10334_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and10335_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and10335_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and10335_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and10335_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and10335_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and10336_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and10336_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and10336_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and10336_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and10336_y0
.names h_u_cla32_and10336_y0 h_u_cla32_and10337_h_u_cla32_and10336_y0
1 1
.names h_u_cla32_and10335_y0 h_u_cla32_and10337_h_u_cla32_and10335_y0
1 1
.subckt and_gate _a=h_u_cla32_and10337_h_u_cla32_and10336_y0 _b=h_u_cla32_and10337_h_u_cla32_and10335_y0 _y0=h_u_cla32_and10337_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and10338_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and10338_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and10338_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and10338_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and10338_y0
.names h_u_cla32_and10338_y0 h_u_cla32_and10339_h_u_cla32_and10338_y0
1 1
.names h_u_cla32_and10337_y0 h_u_cla32_and10339_h_u_cla32_and10337_y0
1 1
.subckt and_gate _a=h_u_cla32_and10339_h_u_cla32_and10338_y0 _b=h_u_cla32_and10339_h_u_cla32_and10337_y0 _y0=h_u_cla32_and10339_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and10340_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and10340_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and10340_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and10340_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and10340_y0
.names h_u_cla32_and10340_y0 h_u_cla32_and10341_h_u_cla32_and10340_y0
1 1
.names h_u_cla32_and10339_y0 h_u_cla32_and10341_h_u_cla32_and10339_y0
1 1
.subckt and_gate _a=h_u_cla32_and10341_h_u_cla32_and10340_y0 _b=h_u_cla32_and10341_h_u_cla32_and10339_y0 _y0=h_u_cla32_and10341_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and10342_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and10342_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and10342_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and10342_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and10342_y0
.names h_u_cla32_and10342_y0 h_u_cla32_and10343_h_u_cla32_and10342_y0
1 1
.names h_u_cla32_and10341_y0 h_u_cla32_and10343_h_u_cla32_and10341_y0
1 1
.subckt and_gate _a=h_u_cla32_and10343_h_u_cla32_and10342_y0 _b=h_u_cla32_and10343_h_u_cla32_and10341_y0 _y0=h_u_cla32_and10343_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and10344_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and10344_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and10344_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and10344_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and10344_y0
.names h_u_cla32_and10344_y0 h_u_cla32_and10345_h_u_cla32_and10344_y0
1 1
.names h_u_cla32_and10343_y0 h_u_cla32_and10345_h_u_cla32_and10343_y0
1 1
.subckt and_gate _a=h_u_cla32_and10345_h_u_cla32_and10344_y0 _b=h_u_cla32_and10345_h_u_cla32_and10343_y0 _y0=h_u_cla32_and10345_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and10346_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and10346_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and10346_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and10346_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and10346_y0
.names h_u_cla32_and10346_y0 h_u_cla32_and10347_h_u_cla32_and10346_y0
1 1
.names h_u_cla32_and10345_y0 h_u_cla32_and10347_h_u_cla32_and10345_y0
1 1
.subckt and_gate _a=h_u_cla32_and10347_h_u_cla32_and10346_y0 _b=h_u_cla32_and10347_h_u_cla32_and10345_y0 _y0=h_u_cla32_and10347_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and10348_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and10348_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and10348_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and10348_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and10348_y0
.names h_u_cla32_and10348_y0 h_u_cla32_and10349_h_u_cla32_and10348_y0
1 1
.names h_u_cla32_and10347_y0 h_u_cla32_and10349_h_u_cla32_and10347_y0
1 1
.subckt and_gate _a=h_u_cla32_and10349_h_u_cla32_and10348_y0 _b=h_u_cla32_and10349_h_u_cla32_and10347_y0 _y0=h_u_cla32_and10349_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and10350_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and10350_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and10350_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and10350_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and10350_y0
.names h_u_cla32_and10350_y0 h_u_cla32_and10351_h_u_cla32_and10350_y0
1 1
.names h_u_cla32_and10349_y0 h_u_cla32_and10351_h_u_cla32_and10349_y0
1 1
.subckt and_gate _a=h_u_cla32_and10351_h_u_cla32_and10350_y0 _b=h_u_cla32_and10351_h_u_cla32_and10349_y0 _y0=h_u_cla32_and10351_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and10352_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic22_y1 h_u_cla32_and10352_h_u_cla32_pg_logic22_y1
1 1
.subckt and_gate _a=h_u_cla32_and10352_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and10352_h_u_cla32_pg_logic22_y1 _y0=h_u_cla32_and10352_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and10353_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic22_y1 h_u_cla32_and10353_h_u_cla32_pg_logic22_y1
1 1
.subckt and_gate _a=h_u_cla32_and10353_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and10353_h_u_cla32_pg_logic22_y1 _y0=h_u_cla32_and10353_y0
.names h_u_cla32_and10353_y0 h_u_cla32_and10354_h_u_cla32_and10353_y0
1 1
.names h_u_cla32_and10352_y0 h_u_cla32_and10354_h_u_cla32_and10352_y0
1 1
.subckt and_gate _a=h_u_cla32_and10354_h_u_cla32_and10353_y0 _b=h_u_cla32_and10354_h_u_cla32_and10352_y0 _y0=h_u_cla32_and10354_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and10355_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic22_y1 h_u_cla32_and10355_h_u_cla32_pg_logic22_y1
1 1
.subckt and_gate _a=h_u_cla32_and10355_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and10355_h_u_cla32_pg_logic22_y1 _y0=h_u_cla32_and10355_y0
.names h_u_cla32_and10355_y0 h_u_cla32_and10356_h_u_cla32_and10355_y0
1 1
.names h_u_cla32_and10354_y0 h_u_cla32_and10356_h_u_cla32_and10354_y0
1 1
.subckt and_gate _a=h_u_cla32_and10356_h_u_cla32_and10355_y0 _b=h_u_cla32_and10356_h_u_cla32_and10354_y0 _y0=h_u_cla32_and10356_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and10357_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic22_y1 h_u_cla32_and10357_h_u_cla32_pg_logic22_y1
1 1
.subckt and_gate _a=h_u_cla32_and10357_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and10357_h_u_cla32_pg_logic22_y1 _y0=h_u_cla32_and10357_y0
.names h_u_cla32_and10357_y0 h_u_cla32_and10358_h_u_cla32_and10357_y0
1 1
.names h_u_cla32_and10356_y0 h_u_cla32_and10358_h_u_cla32_and10356_y0
1 1
.subckt and_gate _a=h_u_cla32_and10358_h_u_cla32_and10357_y0 _b=h_u_cla32_and10358_h_u_cla32_and10356_y0 _y0=h_u_cla32_and10358_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and10359_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic22_y1 h_u_cla32_and10359_h_u_cla32_pg_logic22_y1
1 1
.subckt and_gate _a=h_u_cla32_and10359_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and10359_h_u_cla32_pg_logic22_y1 _y0=h_u_cla32_and10359_y0
.names h_u_cla32_and10359_y0 h_u_cla32_and10360_h_u_cla32_and10359_y0
1 1
.names h_u_cla32_and10358_y0 h_u_cla32_and10360_h_u_cla32_and10358_y0
1 1
.subckt and_gate _a=h_u_cla32_and10360_h_u_cla32_and10359_y0 _b=h_u_cla32_and10360_h_u_cla32_and10358_y0 _y0=h_u_cla32_and10360_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and10361_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic22_y1 h_u_cla32_and10361_h_u_cla32_pg_logic22_y1
1 1
.subckt and_gate _a=h_u_cla32_and10361_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and10361_h_u_cla32_pg_logic22_y1 _y0=h_u_cla32_and10361_y0
.names h_u_cla32_and10361_y0 h_u_cla32_and10362_h_u_cla32_and10361_y0
1 1
.names h_u_cla32_and10360_y0 h_u_cla32_and10362_h_u_cla32_and10360_y0
1 1
.subckt and_gate _a=h_u_cla32_and10362_h_u_cla32_and10361_y0 _b=h_u_cla32_and10362_h_u_cla32_and10360_y0 _y0=h_u_cla32_and10362_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and10363_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic22_y1 h_u_cla32_and10363_h_u_cla32_pg_logic22_y1
1 1
.subckt and_gate _a=h_u_cla32_and10363_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and10363_h_u_cla32_pg_logic22_y1 _y0=h_u_cla32_and10363_y0
.names h_u_cla32_and10363_y0 h_u_cla32_and10364_h_u_cla32_and10363_y0
1 1
.names h_u_cla32_and10362_y0 h_u_cla32_and10364_h_u_cla32_and10362_y0
1 1
.subckt and_gate _a=h_u_cla32_and10364_h_u_cla32_and10363_y0 _b=h_u_cla32_and10364_h_u_cla32_and10362_y0 _y0=h_u_cla32_and10364_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and10365_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic22_y1 h_u_cla32_and10365_h_u_cla32_pg_logic22_y1
1 1
.subckt and_gate _a=h_u_cla32_and10365_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and10365_h_u_cla32_pg_logic22_y1 _y0=h_u_cla32_and10365_y0
.names h_u_cla32_and10365_y0 h_u_cla32_and10366_h_u_cla32_and10365_y0
1 1
.names h_u_cla32_and10364_y0 h_u_cla32_and10366_h_u_cla32_and10364_y0
1 1
.subckt and_gate _a=h_u_cla32_and10366_h_u_cla32_and10365_y0 _b=h_u_cla32_and10366_h_u_cla32_and10364_y0 _y0=h_u_cla32_and10366_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and10367_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic23_y1 h_u_cla32_and10367_h_u_cla32_pg_logic23_y1
1 1
.subckt and_gate _a=h_u_cla32_and10367_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and10367_h_u_cla32_pg_logic23_y1 _y0=h_u_cla32_and10367_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and10368_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic23_y1 h_u_cla32_and10368_h_u_cla32_pg_logic23_y1
1 1
.subckt and_gate _a=h_u_cla32_and10368_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and10368_h_u_cla32_pg_logic23_y1 _y0=h_u_cla32_and10368_y0
.names h_u_cla32_and10368_y0 h_u_cla32_and10369_h_u_cla32_and10368_y0
1 1
.names h_u_cla32_and10367_y0 h_u_cla32_and10369_h_u_cla32_and10367_y0
1 1
.subckt and_gate _a=h_u_cla32_and10369_h_u_cla32_and10368_y0 _b=h_u_cla32_and10369_h_u_cla32_and10367_y0 _y0=h_u_cla32_and10369_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and10370_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic23_y1 h_u_cla32_and10370_h_u_cla32_pg_logic23_y1
1 1
.subckt and_gate _a=h_u_cla32_and10370_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and10370_h_u_cla32_pg_logic23_y1 _y0=h_u_cla32_and10370_y0
.names h_u_cla32_and10370_y0 h_u_cla32_and10371_h_u_cla32_and10370_y0
1 1
.names h_u_cla32_and10369_y0 h_u_cla32_and10371_h_u_cla32_and10369_y0
1 1
.subckt and_gate _a=h_u_cla32_and10371_h_u_cla32_and10370_y0 _b=h_u_cla32_and10371_h_u_cla32_and10369_y0 _y0=h_u_cla32_and10371_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and10372_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic23_y1 h_u_cla32_and10372_h_u_cla32_pg_logic23_y1
1 1
.subckt and_gate _a=h_u_cla32_and10372_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and10372_h_u_cla32_pg_logic23_y1 _y0=h_u_cla32_and10372_y0
.names h_u_cla32_and10372_y0 h_u_cla32_and10373_h_u_cla32_and10372_y0
1 1
.names h_u_cla32_and10371_y0 h_u_cla32_and10373_h_u_cla32_and10371_y0
1 1
.subckt and_gate _a=h_u_cla32_and10373_h_u_cla32_and10372_y0 _b=h_u_cla32_and10373_h_u_cla32_and10371_y0 _y0=h_u_cla32_and10373_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and10374_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic23_y1 h_u_cla32_and10374_h_u_cla32_pg_logic23_y1
1 1
.subckt and_gate _a=h_u_cla32_and10374_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and10374_h_u_cla32_pg_logic23_y1 _y0=h_u_cla32_and10374_y0
.names h_u_cla32_and10374_y0 h_u_cla32_and10375_h_u_cla32_and10374_y0
1 1
.names h_u_cla32_and10373_y0 h_u_cla32_and10375_h_u_cla32_and10373_y0
1 1
.subckt and_gate _a=h_u_cla32_and10375_h_u_cla32_and10374_y0 _b=h_u_cla32_and10375_h_u_cla32_and10373_y0 _y0=h_u_cla32_and10375_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and10376_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic23_y1 h_u_cla32_and10376_h_u_cla32_pg_logic23_y1
1 1
.subckt and_gate _a=h_u_cla32_and10376_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and10376_h_u_cla32_pg_logic23_y1 _y0=h_u_cla32_and10376_y0
.names h_u_cla32_and10376_y0 h_u_cla32_and10377_h_u_cla32_and10376_y0
1 1
.names h_u_cla32_and10375_y0 h_u_cla32_and10377_h_u_cla32_and10375_y0
1 1
.subckt and_gate _a=h_u_cla32_and10377_h_u_cla32_and10376_y0 _b=h_u_cla32_and10377_h_u_cla32_and10375_y0 _y0=h_u_cla32_and10377_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and10378_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic23_y1 h_u_cla32_and10378_h_u_cla32_pg_logic23_y1
1 1
.subckt and_gate _a=h_u_cla32_and10378_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and10378_h_u_cla32_pg_logic23_y1 _y0=h_u_cla32_and10378_y0
.names h_u_cla32_and10378_y0 h_u_cla32_and10379_h_u_cla32_and10378_y0
1 1
.names h_u_cla32_and10377_y0 h_u_cla32_and10379_h_u_cla32_and10377_y0
1 1
.subckt and_gate _a=h_u_cla32_and10379_h_u_cla32_and10378_y0 _b=h_u_cla32_and10379_h_u_cla32_and10377_y0 _y0=h_u_cla32_and10379_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and10380_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic24_y1 h_u_cla32_and10380_h_u_cla32_pg_logic24_y1
1 1
.subckt and_gate _a=h_u_cla32_and10380_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and10380_h_u_cla32_pg_logic24_y1 _y0=h_u_cla32_and10380_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and10381_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic24_y1 h_u_cla32_and10381_h_u_cla32_pg_logic24_y1
1 1
.subckt and_gate _a=h_u_cla32_and10381_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and10381_h_u_cla32_pg_logic24_y1 _y0=h_u_cla32_and10381_y0
.names h_u_cla32_and10381_y0 h_u_cla32_and10382_h_u_cla32_and10381_y0
1 1
.names h_u_cla32_and10380_y0 h_u_cla32_and10382_h_u_cla32_and10380_y0
1 1
.subckt and_gate _a=h_u_cla32_and10382_h_u_cla32_and10381_y0 _b=h_u_cla32_and10382_h_u_cla32_and10380_y0 _y0=h_u_cla32_and10382_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and10383_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic24_y1 h_u_cla32_and10383_h_u_cla32_pg_logic24_y1
1 1
.subckt and_gate _a=h_u_cla32_and10383_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and10383_h_u_cla32_pg_logic24_y1 _y0=h_u_cla32_and10383_y0
.names h_u_cla32_and10383_y0 h_u_cla32_and10384_h_u_cla32_and10383_y0
1 1
.names h_u_cla32_and10382_y0 h_u_cla32_and10384_h_u_cla32_and10382_y0
1 1
.subckt and_gate _a=h_u_cla32_and10384_h_u_cla32_and10383_y0 _b=h_u_cla32_and10384_h_u_cla32_and10382_y0 _y0=h_u_cla32_and10384_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and10385_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic24_y1 h_u_cla32_and10385_h_u_cla32_pg_logic24_y1
1 1
.subckt and_gate _a=h_u_cla32_and10385_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and10385_h_u_cla32_pg_logic24_y1 _y0=h_u_cla32_and10385_y0
.names h_u_cla32_and10385_y0 h_u_cla32_and10386_h_u_cla32_and10385_y0
1 1
.names h_u_cla32_and10384_y0 h_u_cla32_and10386_h_u_cla32_and10384_y0
1 1
.subckt and_gate _a=h_u_cla32_and10386_h_u_cla32_and10385_y0 _b=h_u_cla32_and10386_h_u_cla32_and10384_y0 _y0=h_u_cla32_and10386_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and10387_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic24_y1 h_u_cla32_and10387_h_u_cla32_pg_logic24_y1
1 1
.subckt and_gate _a=h_u_cla32_and10387_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and10387_h_u_cla32_pg_logic24_y1 _y0=h_u_cla32_and10387_y0
.names h_u_cla32_and10387_y0 h_u_cla32_and10388_h_u_cla32_and10387_y0
1 1
.names h_u_cla32_and10386_y0 h_u_cla32_and10388_h_u_cla32_and10386_y0
1 1
.subckt and_gate _a=h_u_cla32_and10388_h_u_cla32_and10387_y0 _b=h_u_cla32_and10388_h_u_cla32_and10386_y0 _y0=h_u_cla32_and10388_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and10389_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic24_y1 h_u_cla32_and10389_h_u_cla32_pg_logic24_y1
1 1
.subckt and_gate _a=h_u_cla32_and10389_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and10389_h_u_cla32_pg_logic24_y1 _y0=h_u_cla32_and10389_y0
.names h_u_cla32_and10389_y0 h_u_cla32_and10390_h_u_cla32_and10389_y0
1 1
.names h_u_cla32_and10388_y0 h_u_cla32_and10390_h_u_cla32_and10388_y0
1 1
.subckt and_gate _a=h_u_cla32_and10390_h_u_cla32_and10389_y0 _b=h_u_cla32_and10390_h_u_cla32_and10388_y0 _y0=h_u_cla32_and10390_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and10391_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic25_y1 h_u_cla32_and10391_h_u_cla32_pg_logic25_y1
1 1
.subckt and_gate _a=h_u_cla32_and10391_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and10391_h_u_cla32_pg_logic25_y1 _y0=h_u_cla32_and10391_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and10392_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic25_y1 h_u_cla32_and10392_h_u_cla32_pg_logic25_y1
1 1
.subckt and_gate _a=h_u_cla32_and10392_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and10392_h_u_cla32_pg_logic25_y1 _y0=h_u_cla32_and10392_y0
.names h_u_cla32_and10392_y0 h_u_cla32_and10393_h_u_cla32_and10392_y0
1 1
.names h_u_cla32_and10391_y0 h_u_cla32_and10393_h_u_cla32_and10391_y0
1 1
.subckt and_gate _a=h_u_cla32_and10393_h_u_cla32_and10392_y0 _b=h_u_cla32_and10393_h_u_cla32_and10391_y0 _y0=h_u_cla32_and10393_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and10394_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic25_y1 h_u_cla32_and10394_h_u_cla32_pg_logic25_y1
1 1
.subckt and_gate _a=h_u_cla32_and10394_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and10394_h_u_cla32_pg_logic25_y1 _y0=h_u_cla32_and10394_y0
.names h_u_cla32_and10394_y0 h_u_cla32_and10395_h_u_cla32_and10394_y0
1 1
.names h_u_cla32_and10393_y0 h_u_cla32_and10395_h_u_cla32_and10393_y0
1 1
.subckt and_gate _a=h_u_cla32_and10395_h_u_cla32_and10394_y0 _b=h_u_cla32_and10395_h_u_cla32_and10393_y0 _y0=h_u_cla32_and10395_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and10396_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic25_y1 h_u_cla32_and10396_h_u_cla32_pg_logic25_y1
1 1
.subckt and_gate _a=h_u_cla32_and10396_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and10396_h_u_cla32_pg_logic25_y1 _y0=h_u_cla32_and10396_y0
.names h_u_cla32_and10396_y0 h_u_cla32_and10397_h_u_cla32_and10396_y0
1 1
.names h_u_cla32_and10395_y0 h_u_cla32_and10397_h_u_cla32_and10395_y0
1 1
.subckt and_gate _a=h_u_cla32_and10397_h_u_cla32_and10396_y0 _b=h_u_cla32_and10397_h_u_cla32_and10395_y0 _y0=h_u_cla32_and10397_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and10398_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic25_y1 h_u_cla32_and10398_h_u_cla32_pg_logic25_y1
1 1
.subckt and_gate _a=h_u_cla32_and10398_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and10398_h_u_cla32_pg_logic25_y1 _y0=h_u_cla32_and10398_y0
.names h_u_cla32_and10398_y0 h_u_cla32_and10399_h_u_cla32_and10398_y0
1 1
.names h_u_cla32_and10397_y0 h_u_cla32_and10399_h_u_cla32_and10397_y0
1 1
.subckt and_gate _a=h_u_cla32_and10399_h_u_cla32_and10398_y0 _b=h_u_cla32_and10399_h_u_cla32_and10397_y0 _y0=h_u_cla32_and10399_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and10400_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic26_y1 h_u_cla32_and10400_h_u_cla32_pg_logic26_y1
1 1
.subckt and_gate _a=h_u_cla32_and10400_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and10400_h_u_cla32_pg_logic26_y1 _y0=h_u_cla32_and10400_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and10401_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic26_y1 h_u_cla32_and10401_h_u_cla32_pg_logic26_y1
1 1
.subckt and_gate _a=h_u_cla32_and10401_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and10401_h_u_cla32_pg_logic26_y1 _y0=h_u_cla32_and10401_y0
.names h_u_cla32_and10401_y0 h_u_cla32_and10402_h_u_cla32_and10401_y0
1 1
.names h_u_cla32_and10400_y0 h_u_cla32_and10402_h_u_cla32_and10400_y0
1 1
.subckt and_gate _a=h_u_cla32_and10402_h_u_cla32_and10401_y0 _b=h_u_cla32_and10402_h_u_cla32_and10400_y0 _y0=h_u_cla32_and10402_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and10403_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic26_y1 h_u_cla32_and10403_h_u_cla32_pg_logic26_y1
1 1
.subckt and_gate _a=h_u_cla32_and10403_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and10403_h_u_cla32_pg_logic26_y1 _y0=h_u_cla32_and10403_y0
.names h_u_cla32_and10403_y0 h_u_cla32_and10404_h_u_cla32_and10403_y0
1 1
.names h_u_cla32_and10402_y0 h_u_cla32_and10404_h_u_cla32_and10402_y0
1 1
.subckt and_gate _a=h_u_cla32_and10404_h_u_cla32_and10403_y0 _b=h_u_cla32_and10404_h_u_cla32_and10402_y0 _y0=h_u_cla32_and10404_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and10405_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic26_y1 h_u_cla32_and10405_h_u_cla32_pg_logic26_y1
1 1
.subckt and_gate _a=h_u_cla32_and10405_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and10405_h_u_cla32_pg_logic26_y1 _y0=h_u_cla32_and10405_y0
.names h_u_cla32_and10405_y0 h_u_cla32_and10406_h_u_cla32_and10405_y0
1 1
.names h_u_cla32_and10404_y0 h_u_cla32_and10406_h_u_cla32_and10404_y0
1 1
.subckt and_gate _a=h_u_cla32_and10406_h_u_cla32_and10405_y0 _b=h_u_cla32_and10406_h_u_cla32_and10404_y0 _y0=h_u_cla32_and10406_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and10407_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic27_y1 h_u_cla32_and10407_h_u_cla32_pg_logic27_y1
1 1
.subckt and_gate _a=h_u_cla32_and10407_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and10407_h_u_cla32_pg_logic27_y1 _y0=h_u_cla32_and10407_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and10408_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic27_y1 h_u_cla32_and10408_h_u_cla32_pg_logic27_y1
1 1
.subckt and_gate _a=h_u_cla32_and10408_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and10408_h_u_cla32_pg_logic27_y1 _y0=h_u_cla32_and10408_y0
.names h_u_cla32_and10408_y0 h_u_cla32_and10409_h_u_cla32_and10408_y0
1 1
.names h_u_cla32_and10407_y0 h_u_cla32_and10409_h_u_cla32_and10407_y0
1 1
.subckt and_gate _a=h_u_cla32_and10409_h_u_cla32_and10408_y0 _b=h_u_cla32_and10409_h_u_cla32_and10407_y0 _y0=h_u_cla32_and10409_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and10410_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic27_y1 h_u_cla32_and10410_h_u_cla32_pg_logic27_y1
1 1
.subckt and_gate _a=h_u_cla32_and10410_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and10410_h_u_cla32_pg_logic27_y1 _y0=h_u_cla32_and10410_y0
.names h_u_cla32_and10410_y0 h_u_cla32_and10411_h_u_cla32_and10410_y0
1 1
.names h_u_cla32_and10409_y0 h_u_cla32_and10411_h_u_cla32_and10409_y0
1 1
.subckt and_gate _a=h_u_cla32_and10411_h_u_cla32_and10410_y0 _b=h_u_cla32_and10411_h_u_cla32_and10409_y0 _y0=h_u_cla32_and10411_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and10412_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic28_y1 h_u_cla32_and10412_h_u_cla32_pg_logic28_y1
1 1
.subckt and_gate _a=h_u_cla32_and10412_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and10412_h_u_cla32_pg_logic28_y1 _y0=h_u_cla32_and10412_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and10413_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic28_y1 h_u_cla32_and10413_h_u_cla32_pg_logic28_y1
1 1
.subckt and_gate _a=h_u_cla32_and10413_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and10413_h_u_cla32_pg_logic28_y1 _y0=h_u_cla32_and10413_y0
.names h_u_cla32_and10413_y0 h_u_cla32_and10414_h_u_cla32_and10413_y0
1 1
.names h_u_cla32_and10412_y0 h_u_cla32_and10414_h_u_cla32_and10412_y0
1 1
.subckt and_gate _a=h_u_cla32_and10414_h_u_cla32_and10413_y0 _b=h_u_cla32_and10414_h_u_cla32_and10412_y0 _y0=h_u_cla32_and10414_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and10415_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic29_y1 h_u_cla32_and10415_h_u_cla32_pg_logic29_y1
1 1
.subckt and_gate _a=h_u_cla32_and10415_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and10415_h_u_cla32_pg_logic29_y1 _y0=h_u_cla32_and10415_y0
.names h_u_cla32_and10415_y0 h_u_cla32_or465_h_u_cla32_and10415_y0
1 1
.names h_u_cla32_and9515_y0 h_u_cla32_or465_h_u_cla32_and9515_y0
1 1
.subckt or_gate _a=h_u_cla32_or465_h_u_cla32_and10415_y0 _b=h_u_cla32_or465_h_u_cla32_and9515_y0 _y0=h_u_cla32_or465_y0
.names h_u_cla32_or465_y0 h_u_cla32_or466_h_u_cla32_or465_y0
1 1
.names h_u_cla32_and9574_y0 h_u_cla32_or466_h_u_cla32_and9574_y0
1 1
.subckt or_gate _a=h_u_cla32_or466_h_u_cla32_or465_y0 _b=h_u_cla32_or466_h_u_cla32_and9574_y0 _y0=h_u_cla32_or466_y0
.names h_u_cla32_or466_y0 h_u_cla32_or467_h_u_cla32_or466_y0
1 1
.names h_u_cla32_and9631_y0 h_u_cla32_or467_h_u_cla32_and9631_y0
1 1
.subckt or_gate _a=h_u_cla32_or467_h_u_cla32_or466_y0 _b=h_u_cla32_or467_h_u_cla32_and9631_y0 _y0=h_u_cla32_or467_y0
.names h_u_cla32_or467_y0 h_u_cla32_or468_h_u_cla32_or467_y0
1 1
.names h_u_cla32_and9686_y0 h_u_cla32_or468_h_u_cla32_and9686_y0
1 1
.subckt or_gate _a=h_u_cla32_or468_h_u_cla32_or467_y0 _b=h_u_cla32_or468_h_u_cla32_and9686_y0 _y0=h_u_cla32_or468_y0
.names h_u_cla32_or468_y0 h_u_cla32_or469_h_u_cla32_or468_y0
1 1
.names h_u_cla32_and9739_y0 h_u_cla32_or469_h_u_cla32_and9739_y0
1 1
.subckt or_gate _a=h_u_cla32_or469_h_u_cla32_or468_y0 _b=h_u_cla32_or469_h_u_cla32_and9739_y0 _y0=h_u_cla32_or469_y0
.names h_u_cla32_or469_y0 h_u_cla32_or470_h_u_cla32_or469_y0
1 1
.names h_u_cla32_and9790_y0 h_u_cla32_or470_h_u_cla32_and9790_y0
1 1
.subckt or_gate _a=h_u_cla32_or470_h_u_cla32_or469_y0 _b=h_u_cla32_or470_h_u_cla32_and9790_y0 _y0=h_u_cla32_or470_y0
.names h_u_cla32_or470_y0 h_u_cla32_or471_h_u_cla32_or470_y0
1 1
.names h_u_cla32_and9839_y0 h_u_cla32_or471_h_u_cla32_and9839_y0
1 1
.subckt or_gate _a=h_u_cla32_or471_h_u_cla32_or470_y0 _b=h_u_cla32_or471_h_u_cla32_and9839_y0 _y0=h_u_cla32_or471_y0
.names h_u_cla32_or471_y0 h_u_cla32_or472_h_u_cla32_or471_y0
1 1
.names h_u_cla32_and9886_y0 h_u_cla32_or472_h_u_cla32_and9886_y0
1 1
.subckt or_gate _a=h_u_cla32_or472_h_u_cla32_or471_y0 _b=h_u_cla32_or472_h_u_cla32_and9886_y0 _y0=h_u_cla32_or472_y0
.names h_u_cla32_or472_y0 h_u_cla32_or473_h_u_cla32_or472_y0
1 1
.names h_u_cla32_and9931_y0 h_u_cla32_or473_h_u_cla32_and9931_y0
1 1
.subckt or_gate _a=h_u_cla32_or473_h_u_cla32_or472_y0 _b=h_u_cla32_or473_h_u_cla32_and9931_y0 _y0=h_u_cla32_or473_y0
.names h_u_cla32_or473_y0 h_u_cla32_or474_h_u_cla32_or473_y0
1 1
.names h_u_cla32_and9974_y0 h_u_cla32_or474_h_u_cla32_and9974_y0
1 1
.subckt or_gate _a=h_u_cla32_or474_h_u_cla32_or473_y0 _b=h_u_cla32_or474_h_u_cla32_and9974_y0 _y0=h_u_cla32_or474_y0
.names h_u_cla32_or474_y0 h_u_cla32_or475_h_u_cla32_or474_y0
1 1
.names h_u_cla32_and10015_y0 h_u_cla32_or475_h_u_cla32_and10015_y0
1 1
.subckt or_gate _a=h_u_cla32_or475_h_u_cla32_or474_y0 _b=h_u_cla32_or475_h_u_cla32_and10015_y0 _y0=h_u_cla32_or475_y0
.names h_u_cla32_or475_y0 h_u_cla32_or476_h_u_cla32_or475_y0
1 1
.names h_u_cla32_and10054_y0 h_u_cla32_or476_h_u_cla32_and10054_y0
1 1
.subckt or_gate _a=h_u_cla32_or476_h_u_cla32_or475_y0 _b=h_u_cla32_or476_h_u_cla32_and10054_y0 _y0=h_u_cla32_or476_y0
.names h_u_cla32_or476_y0 h_u_cla32_or477_h_u_cla32_or476_y0
1 1
.names h_u_cla32_and10091_y0 h_u_cla32_or477_h_u_cla32_and10091_y0
1 1
.subckt or_gate _a=h_u_cla32_or477_h_u_cla32_or476_y0 _b=h_u_cla32_or477_h_u_cla32_and10091_y0 _y0=h_u_cla32_or477_y0
.names h_u_cla32_or477_y0 h_u_cla32_or478_h_u_cla32_or477_y0
1 1
.names h_u_cla32_and10126_y0 h_u_cla32_or478_h_u_cla32_and10126_y0
1 1
.subckt or_gate _a=h_u_cla32_or478_h_u_cla32_or477_y0 _b=h_u_cla32_or478_h_u_cla32_and10126_y0 _y0=h_u_cla32_or478_y0
.names h_u_cla32_or478_y0 h_u_cla32_or479_h_u_cla32_or478_y0
1 1
.names h_u_cla32_and10159_y0 h_u_cla32_or479_h_u_cla32_and10159_y0
1 1
.subckt or_gate _a=h_u_cla32_or479_h_u_cla32_or478_y0 _b=h_u_cla32_or479_h_u_cla32_and10159_y0 _y0=h_u_cla32_or479_y0
.names h_u_cla32_or479_y0 h_u_cla32_or480_h_u_cla32_or479_y0
1 1
.names h_u_cla32_and10190_y0 h_u_cla32_or480_h_u_cla32_and10190_y0
1 1
.subckt or_gate _a=h_u_cla32_or480_h_u_cla32_or479_y0 _b=h_u_cla32_or480_h_u_cla32_and10190_y0 _y0=h_u_cla32_or480_y0
.names h_u_cla32_or480_y0 h_u_cla32_or481_h_u_cla32_or480_y0
1 1
.names h_u_cla32_and10219_y0 h_u_cla32_or481_h_u_cla32_and10219_y0
1 1
.subckt or_gate _a=h_u_cla32_or481_h_u_cla32_or480_y0 _b=h_u_cla32_or481_h_u_cla32_and10219_y0 _y0=h_u_cla32_or481_y0
.names h_u_cla32_or481_y0 h_u_cla32_or482_h_u_cla32_or481_y0
1 1
.names h_u_cla32_and10246_y0 h_u_cla32_or482_h_u_cla32_and10246_y0
1 1
.subckt or_gate _a=h_u_cla32_or482_h_u_cla32_or481_y0 _b=h_u_cla32_or482_h_u_cla32_and10246_y0 _y0=h_u_cla32_or482_y0
.names h_u_cla32_or482_y0 h_u_cla32_or483_h_u_cla32_or482_y0
1 1
.names h_u_cla32_and10271_y0 h_u_cla32_or483_h_u_cla32_and10271_y0
1 1
.subckt or_gate _a=h_u_cla32_or483_h_u_cla32_or482_y0 _b=h_u_cla32_or483_h_u_cla32_and10271_y0 _y0=h_u_cla32_or483_y0
.names h_u_cla32_or483_y0 h_u_cla32_or484_h_u_cla32_or483_y0
1 1
.names h_u_cla32_and10294_y0 h_u_cla32_or484_h_u_cla32_and10294_y0
1 1
.subckt or_gate _a=h_u_cla32_or484_h_u_cla32_or483_y0 _b=h_u_cla32_or484_h_u_cla32_and10294_y0 _y0=h_u_cla32_or484_y0
.names h_u_cla32_or484_y0 h_u_cla32_or485_h_u_cla32_or484_y0
1 1
.names h_u_cla32_and10315_y0 h_u_cla32_or485_h_u_cla32_and10315_y0
1 1
.subckt or_gate _a=h_u_cla32_or485_h_u_cla32_or484_y0 _b=h_u_cla32_or485_h_u_cla32_and10315_y0 _y0=h_u_cla32_or485_y0
.names h_u_cla32_or485_y0 h_u_cla32_or486_h_u_cla32_or485_y0
1 1
.names h_u_cla32_and10334_y0 h_u_cla32_or486_h_u_cla32_and10334_y0
1 1
.subckt or_gate _a=h_u_cla32_or486_h_u_cla32_or485_y0 _b=h_u_cla32_or486_h_u_cla32_and10334_y0 _y0=h_u_cla32_or486_y0
.names h_u_cla32_or486_y0 h_u_cla32_or487_h_u_cla32_or486_y0
1 1
.names h_u_cla32_and10351_y0 h_u_cla32_or487_h_u_cla32_and10351_y0
1 1
.subckt or_gate _a=h_u_cla32_or487_h_u_cla32_or486_y0 _b=h_u_cla32_or487_h_u_cla32_and10351_y0 _y0=h_u_cla32_or487_y0
.names h_u_cla32_or487_y0 h_u_cla32_or488_h_u_cla32_or487_y0
1 1
.names h_u_cla32_and10366_y0 h_u_cla32_or488_h_u_cla32_and10366_y0
1 1
.subckt or_gate _a=h_u_cla32_or488_h_u_cla32_or487_y0 _b=h_u_cla32_or488_h_u_cla32_and10366_y0 _y0=h_u_cla32_or488_y0
.names h_u_cla32_or488_y0 h_u_cla32_or489_h_u_cla32_or488_y0
1 1
.names h_u_cla32_and10379_y0 h_u_cla32_or489_h_u_cla32_and10379_y0
1 1
.subckt or_gate _a=h_u_cla32_or489_h_u_cla32_or488_y0 _b=h_u_cla32_or489_h_u_cla32_and10379_y0 _y0=h_u_cla32_or489_y0
.names h_u_cla32_or489_y0 h_u_cla32_or490_h_u_cla32_or489_y0
1 1
.names h_u_cla32_and10390_y0 h_u_cla32_or490_h_u_cla32_and10390_y0
1 1
.subckt or_gate _a=h_u_cla32_or490_h_u_cla32_or489_y0 _b=h_u_cla32_or490_h_u_cla32_and10390_y0 _y0=h_u_cla32_or490_y0
.names h_u_cla32_or490_y0 h_u_cla32_or491_h_u_cla32_or490_y0
1 1
.names h_u_cla32_and10399_y0 h_u_cla32_or491_h_u_cla32_and10399_y0
1 1
.subckt or_gate _a=h_u_cla32_or491_h_u_cla32_or490_y0 _b=h_u_cla32_or491_h_u_cla32_and10399_y0 _y0=h_u_cla32_or491_y0
.names h_u_cla32_or491_y0 h_u_cla32_or492_h_u_cla32_or491_y0
1 1
.names h_u_cla32_and10406_y0 h_u_cla32_or492_h_u_cla32_and10406_y0
1 1
.subckt or_gate _a=h_u_cla32_or492_h_u_cla32_or491_y0 _b=h_u_cla32_or492_h_u_cla32_and10406_y0 _y0=h_u_cla32_or492_y0
.names h_u_cla32_or492_y0 h_u_cla32_or493_h_u_cla32_or492_y0
1 1
.names h_u_cla32_and10411_y0 h_u_cla32_or493_h_u_cla32_and10411_y0
1 1
.subckt or_gate _a=h_u_cla32_or493_h_u_cla32_or492_y0 _b=h_u_cla32_or493_h_u_cla32_and10411_y0 _y0=h_u_cla32_or493_y0
.names h_u_cla32_or493_y0 h_u_cla32_or494_h_u_cla32_or493_y0
1 1
.names h_u_cla32_and10414_y0 h_u_cla32_or494_h_u_cla32_and10414_y0
1 1
.subckt or_gate _a=h_u_cla32_or494_h_u_cla32_or493_y0 _b=h_u_cla32_or494_h_u_cla32_and10414_y0 _y0=h_u_cla32_or494_y0
.names h_u_cla32_pg_logic30_y1 h_u_cla32_or495_h_u_cla32_pg_logic30_y1
1 1
.names h_u_cla32_or494_y0 h_u_cla32_or495_h_u_cla32_or494_y0
1 1
.subckt or_gate _a=h_u_cla32_or495_h_u_cla32_pg_logic30_y1 _b=h_u_cla32_or495_h_u_cla32_or494_y0 _y0=h_u_cla32_or495_y0
.names a_31 h_u_cla32_pg_logic31_a_31
1 1
.names b_31 h_u_cla32_pg_logic31_b_31
1 1
.subckt pg_logic a=h_u_cla32_pg_logic31_a_31 b=h_u_cla32_pg_logic31_b_31 pg_logic_y0=h_u_cla32_pg_logic31_y0 pg_logic_y1=h_u_cla32_pg_logic31_y1 pg_logic_y2=h_u_cla32_pg_logic31_y2
.names h_u_cla32_pg_logic31_y2 h_u_cla32_xor31_h_u_cla32_pg_logic31_y2
1 1
.names h_u_cla32_or495_y0 h_u_cla32_xor31_h_u_cla32_or495_y0
1 1
.subckt xor_gate _a=h_u_cla32_xor31_h_u_cla32_pg_logic31_y2 _b=h_u_cla32_xor31_h_u_cla32_or495_y0 _y0=h_u_cla32_xor31_y0
.names h_u_cla32_pg_logic0_y0 h_u_cla32_and10416_h_u_cla32_pg_logic0_y0
1 1
.names constant_wire_0 h_u_cla32_and10416_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and10416_h_u_cla32_pg_logic0_y0 _b=h_u_cla32_and10416_constant_wire_0 _y0=h_u_cla32_and10416_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and10417_h_u_cla32_pg_logic1_y0
1 1
.names constant_wire_0 h_u_cla32_and10417_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and10417_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and10417_constant_wire_0 _y0=h_u_cla32_and10417_y0
.names h_u_cla32_and10417_y0 h_u_cla32_and10418_h_u_cla32_and10417_y0
1 1
.names h_u_cla32_and10416_y0 h_u_cla32_and10418_h_u_cla32_and10416_y0
1 1
.subckt and_gate _a=h_u_cla32_and10418_h_u_cla32_and10417_y0 _b=h_u_cla32_and10418_h_u_cla32_and10416_y0 _y0=h_u_cla32_and10418_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and10419_h_u_cla32_pg_logic2_y0
1 1
.names constant_wire_0 h_u_cla32_and10419_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and10419_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and10419_constant_wire_0 _y0=h_u_cla32_and10419_y0
.names h_u_cla32_and10419_y0 h_u_cla32_and10420_h_u_cla32_and10419_y0
1 1
.names h_u_cla32_and10418_y0 h_u_cla32_and10420_h_u_cla32_and10418_y0
1 1
.subckt and_gate _a=h_u_cla32_and10420_h_u_cla32_and10419_y0 _b=h_u_cla32_and10420_h_u_cla32_and10418_y0 _y0=h_u_cla32_and10420_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and10421_h_u_cla32_pg_logic3_y0
1 1
.names constant_wire_0 h_u_cla32_and10421_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and10421_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and10421_constant_wire_0 _y0=h_u_cla32_and10421_y0
.names h_u_cla32_and10421_y0 h_u_cla32_and10422_h_u_cla32_and10421_y0
1 1
.names h_u_cla32_and10420_y0 h_u_cla32_and10422_h_u_cla32_and10420_y0
1 1
.subckt and_gate _a=h_u_cla32_and10422_h_u_cla32_and10421_y0 _b=h_u_cla32_and10422_h_u_cla32_and10420_y0 _y0=h_u_cla32_and10422_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and10423_h_u_cla32_pg_logic4_y0
1 1
.names constant_wire_0 h_u_cla32_and10423_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and10423_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and10423_constant_wire_0 _y0=h_u_cla32_and10423_y0
.names h_u_cla32_and10423_y0 h_u_cla32_and10424_h_u_cla32_and10423_y0
1 1
.names h_u_cla32_and10422_y0 h_u_cla32_and10424_h_u_cla32_and10422_y0
1 1
.subckt and_gate _a=h_u_cla32_and10424_h_u_cla32_and10423_y0 _b=h_u_cla32_and10424_h_u_cla32_and10422_y0 _y0=h_u_cla32_and10424_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and10425_h_u_cla32_pg_logic5_y0
1 1
.names constant_wire_0 h_u_cla32_and10425_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and10425_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and10425_constant_wire_0 _y0=h_u_cla32_and10425_y0
.names h_u_cla32_and10425_y0 h_u_cla32_and10426_h_u_cla32_and10425_y0
1 1
.names h_u_cla32_and10424_y0 h_u_cla32_and10426_h_u_cla32_and10424_y0
1 1
.subckt and_gate _a=h_u_cla32_and10426_h_u_cla32_and10425_y0 _b=h_u_cla32_and10426_h_u_cla32_and10424_y0 _y0=h_u_cla32_and10426_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and10427_h_u_cla32_pg_logic6_y0
1 1
.names constant_wire_0 h_u_cla32_and10427_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and10427_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and10427_constant_wire_0 _y0=h_u_cla32_and10427_y0
.names h_u_cla32_and10427_y0 h_u_cla32_and10428_h_u_cla32_and10427_y0
1 1
.names h_u_cla32_and10426_y0 h_u_cla32_and10428_h_u_cla32_and10426_y0
1 1
.subckt and_gate _a=h_u_cla32_and10428_h_u_cla32_and10427_y0 _b=h_u_cla32_and10428_h_u_cla32_and10426_y0 _y0=h_u_cla32_and10428_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and10429_h_u_cla32_pg_logic7_y0
1 1
.names constant_wire_0 h_u_cla32_and10429_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and10429_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and10429_constant_wire_0 _y0=h_u_cla32_and10429_y0
.names h_u_cla32_and10429_y0 h_u_cla32_and10430_h_u_cla32_and10429_y0
1 1
.names h_u_cla32_and10428_y0 h_u_cla32_and10430_h_u_cla32_and10428_y0
1 1
.subckt and_gate _a=h_u_cla32_and10430_h_u_cla32_and10429_y0 _b=h_u_cla32_and10430_h_u_cla32_and10428_y0 _y0=h_u_cla32_and10430_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and10431_h_u_cla32_pg_logic8_y0
1 1
.names constant_wire_0 h_u_cla32_and10431_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and10431_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and10431_constant_wire_0 _y0=h_u_cla32_and10431_y0
.names h_u_cla32_and10431_y0 h_u_cla32_and10432_h_u_cla32_and10431_y0
1 1
.names h_u_cla32_and10430_y0 h_u_cla32_and10432_h_u_cla32_and10430_y0
1 1
.subckt and_gate _a=h_u_cla32_and10432_h_u_cla32_and10431_y0 _b=h_u_cla32_and10432_h_u_cla32_and10430_y0 _y0=h_u_cla32_and10432_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and10433_h_u_cla32_pg_logic9_y0
1 1
.names constant_wire_0 h_u_cla32_and10433_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and10433_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and10433_constant_wire_0 _y0=h_u_cla32_and10433_y0
.names h_u_cla32_and10433_y0 h_u_cla32_and10434_h_u_cla32_and10433_y0
1 1
.names h_u_cla32_and10432_y0 h_u_cla32_and10434_h_u_cla32_and10432_y0
1 1
.subckt and_gate _a=h_u_cla32_and10434_h_u_cla32_and10433_y0 _b=h_u_cla32_and10434_h_u_cla32_and10432_y0 _y0=h_u_cla32_and10434_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and10435_h_u_cla32_pg_logic10_y0
1 1
.names constant_wire_0 h_u_cla32_and10435_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and10435_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and10435_constant_wire_0 _y0=h_u_cla32_and10435_y0
.names h_u_cla32_and10435_y0 h_u_cla32_and10436_h_u_cla32_and10435_y0
1 1
.names h_u_cla32_and10434_y0 h_u_cla32_and10436_h_u_cla32_and10434_y0
1 1
.subckt and_gate _a=h_u_cla32_and10436_h_u_cla32_and10435_y0 _b=h_u_cla32_and10436_h_u_cla32_and10434_y0 _y0=h_u_cla32_and10436_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and10437_h_u_cla32_pg_logic11_y0
1 1
.names constant_wire_0 h_u_cla32_and10437_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and10437_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and10437_constant_wire_0 _y0=h_u_cla32_and10437_y0
.names h_u_cla32_and10437_y0 h_u_cla32_and10438_h_u_cla32_and10437_y0
1 1
.names h_u_cla32_and10436_y0 h_u_cla32_and10438_h_u_cla32_and10436_y0
1 1
.subckt and_gate _a=h_u_cla32_and10438_h_u_cla32_and10437_y0 _b=h_u_cla32_and10438_h_u_cla32_and10436_y0 _y0=h_u_cla32_and10438_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and10439_h_u_cla32_pg_logic12_y0
1 1
.names constant_wire_0 h_u_cla32_and10439_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and10439_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and10439_constant_wire_0 _y0=h_u_cla32_and10439_y0
.names h_u_cla32_and10439_y0 h_u_cla32_and10440_h_u_cla32_and10439_y0
1 1
.names h_u_cla32_and10438_y0 h_u_cla32_and10440_h_u_cla32_and10438_y0
1 1
.subckt and_gate _a=h_u_cla32_and10440_h_u_cla32_and10439_y0 _b=h_u_cla32_and10440_h_u_cla32_and10438_y0 _y0=h_u_cla32_and10440_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and10441_h_u_cla32_pg_logic13_y0
1 1
.names constant_wire_0 h_u_cla32_and10441_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and10441_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and10441_constant_wire_0 _y0=h_u_cla32_and10441_y0
.names h_u_cla32_and10441_y0 h_u_cla32_and10442_h_u_cla32_and10441_y0
1 1
.names h_u_cla32_and10440_y0 h_u_cla32_and10442_h_u_cla32_and10440_y0
1 1
.subckt and_gate _a=h_u_cla32_and10442_h_u_cla32_and10441_y0 _b=h_u_cla32_and10442_h_u_cla32_and10440_y0 _y0=h_u_cla32_and10442_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and10443_h_u_cla32_pg_logic14_y0
1 1
.names constant_wire_0 h_u_cla32_and10443_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and10443_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and10443_constant_wire_0 _y0=h_u_cla32_and10443_y0
.names h_u_cla32_and10443_y0 h_u_cla32_and10444_h_u_cla32_and10443_y0
1 1
.names h_u_cla32_and10442_y0 h_u_cla32_and10444_h_u_cla32_and10442_y0
1 1
.subckt and_gate _a=h_u_cla32_and10444_h_u_cla32_and10443_y0 _b=h_u_cla32_and10444_h_u_cla32_and10442_y0 _y0=h_u_cla32_and10444_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and10445_h_u_cla32_pg_logic15_y0
1 1
.names constant_wire_0 h_u_cla32_and10445_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and10445_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and10445_constant_wire_0 _y0=h_u_cla32_and10445_y0
.names h_u_cla32_and10445_y0 h_u_cla32_and10446_h_u_cla32_and10445_y0
1 1
.names h_u_cla32_and10444_y0 h_u_cla32_and10446_h_u_cla32_and10444_y0
1 1
.subckt and_gate _a=h_u_cla32_and10446_h_u_cla32_and10445_y0 _b=h_u_cla32_and10446_h_u_cla32_and10444_y0 _y0=h_u_cla32_and10446_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and10447_h_u_cla32_pg_logic16_y0
1 1
.names constant_wire_0 h_u_cla32_and10447_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and10447_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and10447_constant_wire_0 _y0=h_u_cla32_and10447_y0
.names h_u_cla32_and10447_y0 h_u_cla32_and10448_h_u_cla32_and10447_y0
1 1
.names h_u_cla32_and10446_y0 h_u_cla32_and10448_h_u_cla32_and10446_y0
1 1
.subckt and_gate _a=h_u_cla32_and10448_h_u_cla32_and10447_y0 _b=h_u_cla32_and10448_h_u_cla32_and10446_y0 _y0=h_u_cla32_and10448_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and10449_h_u_cla32_pg_logic17_y0
1 1
.names constant_wire_0 h_u_cla32_and10449_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and10449_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and10449_constant_wire_0 _y0=h_u_cla32_and10449_y0
.names h_u_cla32_and10449_y0 h_u_cla32_and10450_h_u_cla32_and10449_y0
1 1
.names h_u_cla32_and10448_y0 h_u_cla32_and10450_h_u_cla32_and10448_y0
1 1
.subckt and_gate _a=h_u_cla32_and10450_h_u_cla32_and10449_y0 _b=h_u_cla32_and10450_h_u_cla32_and10448_y0 _y0=h_u_cla32_and10450_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and10451_h_u_cla32_pg_logic18_y0
1 1
.names constant_wire_0 h_u_cla32_and10451_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and10451_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and10451_constant_wire_0 _y0=h_u_cla32_and10451_y0
.names h_u_cla32_and10451_y0 h_u_cla32_and10452_h_u_cla32_and10451_y0
1 1
.names h_u_cla32_and10450_y0 h_u_cla32_and10452_h_u_cla32_and10450_y0
1 1
.subckt and_gate _a=h_u_cla32_and10452_h_u_cla32_and10451_y0 _b=h_u_cla32_and10452_h_u_cla32_and10450_y0 _y0=h_u_cla32_and10452_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and10453_h_u_cla32_pg_logic19_y0
1 1
.names constant_wire_0 h_u_cla32_and10453_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and10453_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and10453_constant_wire_0 _y0=h_u_cla32_and10453_y0
.names h_u_cla32_and10453_y0 h_u_cla32_and10454_h_u_cla32_and10453_y0
1 1
.names h_u_cla32_and10452_y0 h_u_cla32_and10454_h_u_cla32_and10452_y0
1 1
.subckt and_gate _a=h_u_cla32_and10454_h_u_cla32_and10453_y0 _b=h_u_cla32_and10454_h_u_cla32_and10452_y0 _y0=h_u_cla32_and10454_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and10455_h_u_cla32_pg_logic20_y0
1 1
.names constant_wire_0 h_u_cla32_and10455_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and10455_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and10455_constant_wire_0 _y0=h_u_cla32_and10455_y0
.names h_u_cla32_and10455_y0 h_u_cla32_and10456_h_u_cla32_and10455_y0
1 1
.names h_u_cla32_and10454_y0 h_u_cla32_and10456_h_u_cla32_and10454_y0
1 1
.subckt and_gate _a=h_u_cla32_and10456_h_u_cla32_and10455_y0 _b=h_u_cla32_and10456_h_u_cla32_and10454_y0 _y0=h_u_cla32_and10456_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and10457_h_u_cla32_pg_logic21_y0
1 1
.names constant_wire_0 h_u_cla32_and10457_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and10457_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and10457_constant_wire_0 _y0=h_u_cla32_and10457_y0
.names h_u_cla32_and10457_y0 h_u_cla32_and10458_h_u_cla32_and10457_y0
1 1
.names h_u_cla32_and10456_y0 h_u_cla32_and10458_h_u_cla32_and10456_y0
1 1
.subckt and_gate _a=h_u_cla32_and10458_h_u_cla32_and10457_y0 _b=h_u_cla32_and10458_h_u_cla32_and10456_y0 _y0=h_u_cla32_and10458_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and10459_h_u_cla32_pg_logic22_y0
1 1
.names constant_wire_0 h_u_cla32_and10459_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and10459_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and10459_constant_wire_0 _y0=h_u_cla32_and10459_y0
.names h_u_cla32_and10459_y0 h_u_cla32_and10460_h_u_cla32_and10459_y0
1 1
.names h_u_cla32_and10458_y0 h_u_cla32_and10460_h_u_cla32_and10458_y0
1 1
.subckt and_gate _a=h_u_cla32_and10460_h_u_cla32_and10459_y0 _b=h_u_cla32_and10460_h_u_cla32_and10458_y0 _y0=h_u_cla32_and10460_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and10461_h_u_cla32_pg_logic23_y0
1 1
.names constant_wire_0 h_u_cla32_and10461_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and10461_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and10461_constant_wire_0 _y0=h_u_cla32_and10461_y0
.names h_u_cla32_and10461_y0 h_u_cla32_and10462_h_u_cla32_and10461_y0
1 1
.names h_u_cla32_and10460_y0 h_u_cla32_and10462_h_u_cla32_and10460_y0
1 1
.subckt and_gate _a=h_u_cla32_and10462_h_u_cla32_and10461_y0 _b=h_u_cla32_and10462_h_u_cla32_and10460_y0 _y0=h_u_cla32_and10462_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and10463_h_u_cla32_pg_logic24_y0
1 1
.names constant_wire_0 h_u_cla32_and10463_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and10463_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and10463_constant_wire_0 _y0=h_u_cla32_and10463_y0
.names h_u_cla32_and10463_y0 h_u_cla32_and10464_h_u_cla32_and10463_y0
1 1
.names h_u_cla32_and10462_y0 h_u_cla32_and10464_h_u_cla32_and10462_y0
1 1
.subckt and_gate _a=h_u_cla32_and10464_h_u_cla32_and10463_y0 _b=h_u_cla32_and10464_h_u_cla32_and10462_y0 _y0=h_u_cla32_and10464_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and10465_h_u_cla32_pg_logic25_y0
1 1
.names constant_wire_0 h_u_cla32_and10465_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and10465_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and10465_constant_wire_0 _y0=h_u_cla32_and10465_y0
.names h_u_cla32_and10465_y0 h_u_cla32_and10466_h_u_cla32_and10465_y0
1 1
.names h_u_cla32_and10464_y0 h_u_cla32_and10466_h_u_cla32_and10464_y0
1 1
.subckt and_gate _a=h_u_cla32_and10466_h_u_cla32_and10465_y0 _b=h_u_cla32_and10466_h_u_cla32_and10464_y0 _y0=h_u_cla32_and10466_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and10467_h_u_cla32_pg_logic26_y0
1 1
.names constant_wire_0 h_u_cla32_and10467_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and10467_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and10467_constant_wire_0 _y0=h_u_cla32_and10467_y0
.names h_u_cla32_and10467_y0 h_u_cla32_and10468_h_u_cla32_and10467_y0
1 1
.names h_u_cla32_and10466_y0 h_u_cla32_and10468_h_u_cla32_and10466_y0
1 1
.subckt and_gate _a=h_u_cla32_and10468_h_u_cla32_and10467_y0 _b=h_u_cla32_and10468_h_u_cla32_and10466_y0 _y0=h_u_cla32_and10468_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and10469_h_u_cla32_pg_logic27_y0
1 1
.names constant_wire_0 h_u_cla32_and10469_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and10469_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and10469_constant_wire_0 _y0=h_u_cla32_and10469_y0
.names h_u_cla32_and10469_y0 h_u_cla32_and10470_h_u_cla32_and10469_y0
1 1
.names h_u_cla32_and10468_y0 h_u_cla32_and10470_h_u_cla32_and10468_y0
1 1
.subckt and_gate _a=h_u_cla32_and10470_h_u_cla32_and10469_y0 _b=h_u_cla32_and10470_h_u_cla32_and10468_y0 _y0=h_u_cla32_and10470_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and10471_h_u_cla32_pg_logic28_y0
1 1
.names constant_wire_0 h_u_cla32_and10471_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and10471_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and10471_constant_wire_0 _y0=h_u_cla32_and10471_y0
.names h_u_cla32_and10471_y0 h_u_cla32_and10472_h_u_cla32_and10471_y0
1 1
.names h_u_cla32_and10470_y0 h_u_cla32_and10472_h_u_cla32_and10470_y0
1 1
.subckt and_gate _a=h_u_cla32_and10472_h_u_cla32_and10471_y0 _b=h_u_cla32_and10472_h_u_cla32_and10470_y0 _y0=h_u_cla32_and10472_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and10473_h_u_cla32_pg_logic29_y0
1 1
.names constant_wire_0 h_u_cla32_and10473_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and10473_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and10473_constant_wire_0 _y0=h_u_cla32_and10473_y0
.names h_u_cla32_and10473_y0 h_u_cla32_and10474_h_u_cla32_and10473_y0
1 1
.names h_u_cla32_and10472_y0 h_u_cla32_and10474_h_u_cla32_and10472_y0
1 1
.subckt and_gate _a=h_u_cla32_and10474_h_u_cla32_and10473_y0 _b=h_u_cla32_and10474_h_u_cla32_and10472_y0 _y0=h_u_cla32_and10474_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and10475_h_u_cla32_pg_logic30_y0
1 1
.names constant_wire_0 h_u_cla32_and10475_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and10475_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and10475_constant_wire_0 _y0=h_u_cla32_and10475_y0
.names h_u_cla32_and10475_y0 h_u_cla32_and10476_h_u_cla32_and10475_y0
1 1
.names h_u_cla32_and10474_y0 h_u_cla32_and10476_h_u_cla32_and10474_y0
1 1
.subckt and_gate _a=h_u_cla32_and10476_h_u_cla32_and10475_y0 _b=h_u_cla32_and10476_h_u_cla32_and10474_y0 _y0=h_u_cla32_and10476_y0
.names h_u_cla32_pg_logic31_y0 h_u_cla32_and10477_h_u_cla32_pg_logic31_y0
1 1
.names constant_wire_0 h_u_cla32_and10477_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla32_and10477_h_u_cla32_pg_logic31_y0 _b=h_u_cla32_and10477_constant_wire_0 _y0=h_u_cla32_and10477_y0
.names h_u_cla32_and10477_y0 h_u_cla32_and10478_h_u_cla32_and10477_y0
1 1
.names h_u_cla32_and10476_y0 h_u_cla32_and10478_h_u_cla32_and10476_y0
1 1
.subckt and_gate _a=h_u_cla32_and10478_h_u_cla32_and10477_y0 _b=h_u_cla32_and10478_h_u_cla32_and10476_y0 _y0=h_u_cla32_and10478_y0
.names h_u_cla32_pg_logic1_y0 h_u_cla32_and10479_h_u_cla32_pg_logic1_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and10479_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and10479_h_u_cla32_pg_logic1_y0 _b=h_u_cla32_and10479_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and10479_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and10480_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and10480_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and10480_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and10480_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and10480_y0
.names h_u_cla32_and10480_y0 h_u_cla32_and10481_h_u_cla32_and10480_y0
1 1
.names h_u_cla32_and10479_y0 h_u_cla32_and10481_h_u_cla32_and10479_y0
1 1
.subckt and_gate _a=h_u_cla32_and10481_h_u_cla32_and10480_y0 _b=h_u_cla32_and10481_h_u_cla32_and10479_y0 _y0=h_u_cla32_and10481_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and10482_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and10482_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and10482_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and10482_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and10482_y0
.names h_u_cla32_and10482_y0 h_u_cla32_and10483_h_u_cla32_and10482_y0
1 1
.names h_u_cla32_and10481_y0 h_u_cla32_and10483_h_u_cla32_and10481_y0
1 1
.subckt and_gate _a=h_u_cla32_and10483_h_u_cla32_and10482_y0 _b=h_u_cla32_and10483_h_u_cla32_and10481_y0 _y0=h_u_cla32_and10483_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and10484_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and10484_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and10484_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and10484_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and10484_y0
.names h_u_cla32_and10484_y0 h_u_cla32_and10485_h_u_cla32_and10484_y0
1 1
.names h_u_cla32_and10483_y0 h_u_cla32_and10485_h_u_cla32_and10483_y0
1 1
.subckt and_gate _a=h_u_cla32_and10485_h_u_cla32_and10484_y0 _b=h_u_cla32_and10485_h_u_cla32_and10483_y0 _y0=h_u_cla32_and10485_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and10486_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and10486_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and10486_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and10486_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and10486_y0
.names h_u_cla32_and10486_y0 h_u_cla32_and10487_h_u_cla32_and10486_y0
1 1
.names h_u_cla32_and10485_y0 h_u_cla32_and10487_h_u_cla32_and10485_y0
1 1
.subckt and_gate _a=h_u_cla32_and10487_h_u_cla32_and10486_y0 _b=h_u_cla32_and10487_h_u_cla32_and10485_y0 _y0=h_u_cla32_and10487_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and10488_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and10488_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and10488_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and10488_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and10488_y0
.names h_u_cla32_and10488_y0 h_u_cla32_and10489_h_u_cla32_and10488_y0
1 1
.names h_u_cla32_and10487_y0 h_u_cla32_and10489_h_u_cla32_and10487_y0
1 1
.subckt and_gate _a=h_u_cla32_and10489_h_u_cla32_and10488_y0 _b=h_u_cla32_and10489_h_u_cla32_and10487_y0 _y0=h_u_cla32_and10489_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and10490_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and10490_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and10490_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and10490_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and10490_y0
.names h_u_cla32_and10490_y0 h_u_cla32_and10491_h_u_cla32_and10490_y0
1 1
.names h_u_cla32_and10489_y0 h_u_cla32_and10491_h_u_cla32_and10489_y0
1 1
.subckt and_gate _a=h_u_cla32_and10491_h_u_cla32_and10490_y0 _b=h_u_cla32_and10491_h_u_cla32_and10489_y0 _y0=h_u_cla32_and10491_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and10492_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and10492_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and10492_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and10492_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and10492_y0
.names h_u_cla32_and10492_y0 h_u_cla32_and10493_h_u_cla32_and10492_y0
1 1
.names h_u_cla32_and10491_y0 h_u_cla32_and10493_h_u_cla32_and10491_y0
1 1
.subckt and_gate _a=h_u_cla32_and10493_h_u_cla32_and10492_y0 _b=h_u_cla32_and10493_h_u_cla32_and10491_y0 _y0=h_u_cla32_and10493_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and10494_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and10494_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and10494_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and10494_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and10494_y0
.names h_u_cla32_and10494_y0 h_u_cla32_and10495_h_u_cla32_and10494_y0
1 1
.names h_u_cla32_and10493_y0 h_u_cla32_and10495_h_u_cla32_and10493_y0
1 1
.subckt and_gate _a=h_u_cla32_and10495_h_u_cla32_and10494_y0 _b=h_u_cla32_and10495_h_u_cla32_and10493_y0 _y0=h_u_cla32_and10495_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and10496_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and10496_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and10496_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and10496_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and10496_y0
.names h_u_cla32_and10496_y0 h_u_cla32_and10497_h_u_cla32_and10496_y0
1 1
.names h_u_cla32_and10495_y0 h_u_cla32_and10497_h_u_cla32_and10495_y0
1 1
.subckt and_gate _a=h_u_cla32_and10497_h_u_cla32_and10496_y0 _b=h_u_cla32_and10497_h_u_cla32_and10495_y0 _y0=h_u_cla32_and10497_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and10498_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and10498_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and10498_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and10498_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and10498_y0
.names h_u_cla32_and10498_y0 h_u_cla32_and10499_h_u_cla32_and10498_y0
1 1
.names h_u_cla32_and10497_y0 h_u_cla32_and10499_h_u_cla32_and10497_y0
1 1
.subckt and_gate _a=h_u_cla32_and10499_h_u_cla32_and10498_y0 _b=h_u_cla32_and10499_h_u_cla32_and10497_y0 _y0=h_u_cla32_and10499_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and10500_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and10500_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and10500_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and10500_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and10500_y0
.names h_u_cla32_and10500_y0 h_u_cla32_and10501_h_u_cla32_and10500_y0
1 1
.names h_u_cla32_and10499_y0 h_u_cla32_and10501_h_u_cla32_and10499_y0
1 1
.subckt and_gate _a=h_u_cla32_and10501_h_u_cla32_and10500_y0 _b=h_u_cla32_and10501_h_u_cla32_and10499_y0 _y0=h_u_cla32_and10501_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and10502_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and10502_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and10502_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and10502_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and10502_y0
.names h_u_cla32_and10502_y0 h_u_cla32_and10503_h_u_cla32_and10502_y0
1 1
.names h_u_cla32_and10501_y0 h_u_cla32_and10503_h_u_cla32_and10501_y0
1 1
.subckt and_gate _a=h_u_cla32_and10503_h_u_cla32_and10502_y0 _b=h_u_cla32_and10503_h_u_cla32_and10501_y0 _y0=h_u_cla32_and10503_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and10504_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and10504_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and10504_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and10504_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and10504_y0
.names h_u_cla32_and10504_y0 h_u_cla32_and10505_h_u_cla32_and10504_y0
1 1
.names h_u_cla32_and10503_y0 h_u_cla32_and10505_h_u_cla32_and10503_y0
1 1
.subckt and_gate _a=h_u_cla32_and10505_h_u_cla32_and10504_y0 _b=h_u_cla32_and10505_h_u_cla32_and10503_y0 _y0=h_u_cla32_and10505_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and10506_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and10506_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and10506_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and10506_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and10506_y0
.names h_u_cla32_and10506_y0 h_u_cla32_and10507_h_u_cla32_and10506_y0
1 1
.names h_u_cla32_and10505_y0 h_u_cla32_and10507_h_u_cla32_and10505_y0
1 1
.subckt and_gate _a=h_u_cla32_and10507_h_u_cla32_and10506_y0 _b=h_u_cla32_and10507_h_u_cla32_and10505_y0 _y0=h_u_cla32_and10507_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and10508_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and10508_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and10508_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and10508_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and10508_y0
.names h_u_cla32_and10508_y0 h_u_cla32_and10509_h_u_cla32_and10508_y0
1 1
.names h_u_cla32_and10507_y0 h_u_cla32_and10509_h_u_cla32_and10507_y0
1 1
.subckt and_gate _a=h_u_cla32_and10509_h_u_cla32_and10508_y0 _b=h_u_cla32_and10509_h_u_cla32_and10507_y0 _y0=h_u_cla32_and10509_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and10510_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and10510_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and10510_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and10510_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and10510_y0
.names h_u_cla32_and10510_y0 h_u_cla32_and10511_h_u_cla32_and10510_y0
1 1
.names h_u_cla32_and10509_y0 h_u_cla32_and10511_h_u_cla32_and10509_y0
1 1
.subckt and_gate _a=h_u_cla32_and10511_h_u_cla32_and10510_y0 _b=h_u_cla32_and10511_h_u_cla32_and10509_y0 _y0=h_u_cla32_and10511_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and10512_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and10512_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and10512_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and10512_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and10512_y0
.names h_u_cla32_and10512_y0 h_u_cla32_and10513_h_u_cla32_and10512_y0
1 1
.names h_u_cla32_and10511_y0 h_u_cla32_and10513_h_u_cla32_and10511_y0
1 1
.subckt and_gate _a=h_u_cla32_and10513_h_u_cla32_and10512_y0 _b=h_u_cla32_and10513_h_u_cla32_and10511_y0 _y0=h_u_cla32_and10513_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and10514_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and10514_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and10514_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and10514_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and10514_y0
.names h_u_cla32_and10514_y0 h_u_cla32_and10515_h_u_cla32_and10514_y0
1 1
.names h_u_cla32_and10513_y0 h_u_cla32_and10515_h_u_cla32_and10513_y0
1 1
.subckt and_gate _a=h_u_cla32_and10515_h_u_cla32_and10514_y0 _b=h_u_cla32_and10515_h_u_cla32_and10513_y0 _y0=h_u_cla32_and10515_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and10516_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and10516_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and10516_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and10516_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and10516_y0
.names h_u_cla32_and10516_y0 h_u_cla32_and10517_h_u_cla32_and10516_y0
1 1
.names h_u_cla32_and10515_y0 h_u_cla32_and10517_h_u_cla32_and10515_y0
1 1
.subckt and_gate _a=h_u_cla32_and10517_h_u_cla32_and10516_y0 _b=h_u_cla32_and10517_h_u_cla32_and10515_y0 _y0=h_u_cla32_and10517_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and10518_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and10518_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and10518_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and10518_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and10518_y0
.names h_u_cla32_and10518_y0 h_u_cla32_and10519_h_u_cla32_and10518_y0
1 1
.names h_u_cla32_and10517_y0 h_u_cla32_and10519_h_u_cla32_and10517_y0
1 1
.subckt and_gate _a=h_u_cla32_and10519_h_u_cla32_and10518_y0 _b=h_u_cla32_and10519_h_u_cla32_and10517_y0 _y0=h_u_cla32_and10519_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and10520_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and10520_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and10520_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and10520_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and10520_y0
.names h_u_cla32_and10520_y0 h_u_cla32_and10521_h_u_cla32_and10520_y0
1 1
.names h_u_cla32_and10519_y0 h_u_cla32_and10521_h_u_cla32_and10519_y0
1 1
.subckt and_gate _a=h_u_cla32_and10521_h_u_cla32_and10520_y0 _b=h_u_cla32_and10521_h_u_cla32_and10519_y0 _y0=h_u_cla32_and10521_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and10522_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and10522_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and10522_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and10522_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and10522_y0
.names h_u_cla32_and10522_y0 h_u_cla32_and10523_h_u_cla32_and10522_y0
1 1
.names h_u_cla32_and10521_y0 h_u_cla32_and10523_h_u_cla32_and10521_y0
1 1
.subckt and_gate _a=h_u_cla32_and10523_h_u_cla32_and10522_y0 _b=h_u_cla32_and10523_h_u_cla32_and10521_y0 _y0=h_u_cla32_and10523_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and10524_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and10524_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and10524_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and10524_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and10524_y0
.names h_u_cla32_and10524_y0 h_u_cla32_and10525_h_u_cla32_and10524_y0
1 1
.names h_u_cla32_and10523_y0 h_u_cla32_and10525_h_u_cla32_and10523_y0
1 1
.subckt and_gate _a=h_u_cla32_and10525_h_u_cla32_and10524_y0 _b=h_u_cla32_and10525_h_u_cla32_and10523_y0 _y0=h_u_cla32_and10525_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and10526_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and10526_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and10526_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and10526_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and10526_y0
.names h_u_cla32_and10526_y0 h_u_cla32_and10527_h_u_cla32_and10526_y0
1 1
.names h_u_cla32_and10525_y0 h_u_cla32_and10527_h_u_cla32_and10525_y0
1 1
.subckt and_gate _a=h_u_cla32_and10527_h_u_cla32_and10526_y0 _b=h_u_cla32_and10527_h_u_cla32_and10525_y0 _y0=h_u_cla32_and10527_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and10528_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and10528_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and10528_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and10528_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and10528_y0
.names h_u_cla32_and10528_y0 h_u_cla32_and10529_h_u_cla32_and10528_y0
1 1
.names h_u_cla32_and10527_y0 h_u_cla32_and10529_h_u_cla32_and10527_y0
1 1
.subckt and_gate _a=h_u_cla32_and10529_h_u_cla32_and10528_y0 _b=h_u_cla32_and10529_h_u_cla32_and10527_y0 _y0=h_u_cla32_and10529_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and10530_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and10530_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and10530_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and10530_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and10530_y0
.names h_u_cla32_and10530_y0 h_u_cla32_and10531_h_u_cla32_and10530_y0
1 1
.names h_u_cla32_and10529_y0 h_u_cla32_and10531_h_u_cla32_and10529_y0
1 1
.subckt and_gate _a=h_u_cla32_and10531_h_u_cla32_and10530_y0 _b=h_u_cla32_and10531_h_u_cla32_and10529_y0 _y0=h_u_cla32_and10531_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and10532_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and10532_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and10532_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and10532_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and10532_y0
.names h_u_cla32_and10532_y0 h_u_cla32_and10533_h_u_cla32_and10532_y0
1 1
.names h_u_cla32_and10531_y0 h_u_cla32_and10533_h_u_cla32_and10531_y0
1 1
.subckt and_gate _a=h_u_cla32_and10533_h_u_cla32_and10532_y0 _b=h_u_cla32_and10533_h_u_cla32_and10531_y0 _y0=h_u_cla32_and10533_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and10534_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and10534_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and10534_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and10534_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and10534_y0
.names h_u_cla32_and10534_y0 h_u_cla32_and10535_h_u_cla32_and10534_y0
1 1
.names h_u_cla32_and10533_y0 h_u_cla32_and10535_h_u_cla32_and10533_y0
1 1
.subckt and_gate _a=h_u_cla32_and10535_h_u_cla32_and10534_y0 _b=h_u_cla32_and10535_h_u_cla32_and10533_y0 _y0=h_u_cla32_and10535_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and10536_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and10536_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and10536_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and10536_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and10536_y0
.names h_u_cla32_and10536_y0 h_u_cla32_and10537_h_u_cla32_and10536_y0
1 1
.names h_u_cla32_and10535_y0 h_u_cla32_and10537_h_u_cla32_and10535_y0
1 1
.subckt and_gate _a=h_u_cla32_and10537_h_u_cla32_and10536_y0 _b=h_u_cla32_and10537_h_u_cla32_and10535_y0 _y0=h_u_cla32_and10537_y0
.names h_u_cla32_pg_logic31_y0 h_u_cla32_and10538_h_u_cla32_pg_logic31_y0
1 1
.names h_u_cla32_pg_logic0_y1 h_u_cla32_and10538_h_u_cla32_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla32_and10538_h_u_cla32_pg_logic31_y0 _b=h_u_cla32_and10538_h_u_cla32_pg_logic0_y1 _y0=h_u_cla32_and10538_y0
.names h_u_cla32_and10538_y0 h_u_cla32_and10539_h_u_cla32_and10538_y0
1 1
.names h_u_cla32_and10537_y0 h_u_cla32_and10539_h_u_cla32_and10537_y0
1 1
.subckt and_gate _a=h_u_cla32_and10539_h_u_cla32_and10538_y0 _b=h_u_cla32_and10539_h_u_cla32_and10537_y0 _y0=h_u_cla32_and10539_y0
.names h_u_cla32_pg_logic2_y0 h_u_cla32_and10540_h_u_cla32_pg_logic2_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and10540_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and10540_h_u_cla32_pg_logic2_y0 _b=h_u_cla32_and10540_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and10540_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and10541_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and10541_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and10541_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and10541_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and10541_y0
.names h_u_cla32_and10541_y0 h_u_cla32_and10542_h_u_cla32_and10541_y0
1 1
.names h_u_cla32_and10540_y0 h_u_cla32_and10542_h_u_cla32_and10540_y0
1 1
.subckt and_gate _a=h_u_cla32_and10542_h_u_cla32_and10541_y0 _b=h_u_cla32_and10542_h_u_cla32_and10540_y0 _y0=h_u_cla32_and10542_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and10543_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and10543_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and10543_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and10543_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and10543_y0
.names h_u_cla32_and10543_y0 h_u_cla32_and10544_h_u_cla32_and10543_y0
1 1
.names h_u_cla32_and10542_y0 h_u_cla32_and10544_h_u_cla32_and10542_y0
1 1
.subckt and_gate _a=h_u_cla32_and10544_h_u_cla32_and10543_y0 _b=h_u_cla32_and10544_h_u_cla32_and10542_y0 _y0=h_u_cla32_and10544_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and10545_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and10545_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and10545_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and10545_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and10545_y0
.names h_u_cla32_and10545_y0 h_u_cla32_and10546_h_u_cla32_and10545_y0
1 1
.names h_u_cla32_and10544_y0 h_u_cla32_and10546_h_u_cla32_and10544_y0
1 1
.subckt and_gate _a=h_u_cla32_and10546_h_u_cla32_and10545_y0 _b=h_u_cla32_and10546_h_u_cla32_and10544_y0 _y0=h_u_cla32_and10546_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and10547_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and10547_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and10547_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and10547_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and10547_y0
.names h_u_cla32_and10547_y0 h_u_cla32_and10548_h_u_cla32_and10547_y0
1 1
.names h_u_cla32_and10546_y0 h_u_cla32_and10548_h_u_cla32_and10546_y0
1 1
.subckt and_gate _a=h_u_cla32_and10548_h_u_cla32_and10547_y0 _b=h_u_cla32_and10548_h_u_cla32_and10546_y0 _y0=h_u_cla32_and10548_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and10549_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and10549_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and10549_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and10549_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and10549_y0
.names h_u_cla32_and10549_y0 h_u_cla32_and10550_h_u_cla32_and10549_y0
1 1
.names h_u_cla32_and10548_y0 h_u_cla32_and10550_h_u_cla32_and10548_y0
1 1
.subckt and_gate _a=h_u_cla32_and10550_h_u_cla32_and10549_y0 _b=h_u_cla32_and10550_h_u_cla32_and10548_y0 _y0=h_u_cla32_and10550_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and10551_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and10551_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and10551_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and10551_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and10551_y0
.names h_u_cla32_and10551_y0 h_u_cla32_and10552_h_u_cla32_and10551_y0
1 1
.names h_u_cla32_and10550_y0 h_u_cla32_and10552_h_u_cla32_and10550_y0
1 1
.subckt and_gate _a=h_u_cla32_and10552_h_u_cla32_and10551_y0 _b=h_u_cla32_and10552_h_u_cla32_and10550_y0 _y0=h_u_cla32_and10552_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and10553_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and10553_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and10553_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and10553_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and10553_y0
.names h_u_cla32_and10553_y0 h_u_cla32_and10554_h_u_cla32_and10553_y0
1 1
.names h_u_cla32_and10552_y0 h_u_cla32_and10554_h_u_cla32_and10552_y0
1 1
.subckt and_gate _a=h_u_cla32_and10554_h_u_cla32_and10553_y0 _b=h_u_cla32_and10554_h_u_cla32_and10552_y0 _y0=h_u_cla32_and10554_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and10555_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and10555_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and10555_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and10555_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and10555_y0
.names h_u_cla32_and10555_y0 h_u_cla32_and10556_h_u_cla32_and10555_y0
1 1
.names h_u_cla32_and10554_y0 h_u_cla32_and10556_h_u_cla32_and10554_y0
1 1
.subckt and_gate _a=h_u_cla32_and10556_h_u_cla32_and10555_y0 _b=h_u_cla32_and10556_h_u_cla32_and10554_y0 _y0=h_u_cla32_and10556_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and10557_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and10557_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and10557_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and10557_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and10557_y0
.names h_u_cla32_and10557_y0 h_u_cla32_and10558_h_u_cla32_and10557_y0
1 1
.names h_u_cla32_and10556_y0 h_u_cla32_and10558_h_u_cla32_and10556_y0
1 1
.subckt and_gate _a=h_u_cla32_and10558_h_u_cla32_and10557_y0 _b=h_u_cla32_and10558_h_u_cla32_and10556_y0 _y0=h_u_cla32_and10558_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and10559_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and10559_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and10559_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and10559_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and10559_y0
.names h_u_cla32_and10559_y0 h_u_cla32_and10560_h_u_cla32_and10559_y0
1 1
.names h_u_cla32_and10558_y0 h_u_cla32_and10560_h_u_cla32_and10558_y0
1 1
.subckt and_gate _a=h_u_cla32_and10560_h_u_cla32_and10559_y0 _b=h_u_cla32_and10560_h_u_cla32_and10558_y0 _y0=h_u_cla32_and10560_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and10561_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and10561_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and10561_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and10561_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and10561_y0
.names h_u_cla32_and10561_y0 h_u_cla32_and10562_h_u_cla32_and10561_y0
1 1
.names h_u_cla32_and10560_y0 h_u_cla32_and10562_h_u_cla32_and10560_y0
1 1
.subckt and_gate _a=h_u_cla32_and10562_h_u_cla32_and10561_y0 _b=h_u_cla32_and10562_h_u_cla32_and10560_y0 _y0=h_u_cla32_and10562_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and10563_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and10563_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and10563_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and10563_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and10563_y0
.names h_u_cla32_and10563_y0 h_u_cla32_and10564_h_u_cla32_and10563_y0
1 1
.names h_u_cla32_and10562_y0 h_u_cla32_and10564_h_u_cla32_and10562_y0
1 1
.subckt and_gate _a=h_u_cla32_and10564_h_u_cla32_and10563_y0 _b=h_u_cla32_and10564_h_u_cla32_and10562_y0 _y0=h_u_cla32_and10564_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and10565_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and10565_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and10565_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and10565_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and10565_y0
.names h_u_cla32_and10565_y0 h_u_cla32_and10566_h_u_cla32_and10565_y0
1 1
.names h_u_cla32_and10564_y0 h_u_cla32_and10566_h_u_cla32_and10564_y0
1 1
.subckt and_gate _a=h_u_cla32_and10566_h_u_cla32_and10565_y0 _b=h_u_cla32_and10566_h_u_cla32_and10564_y0 _y0=h_u_cla32_and10566_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and10567_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and10567_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and10567_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and10567_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and10567_y0
.names h_u_cla32_and10567_y0 h_u_cla32_and10568_h_u_cla32_and10567_y0
1 1
.names h_u_cla32_and10566_y0 h_u_cla32_and10568_h_u_cla32_and10566_y0
1 1
.subckt and_gate _a=h_u_cla32_and10568_h_u_cla32_and10567_y0 _b=h_u_cla32_and10568_h_u_cla32_and10566_y0 _y0=h_u_cla32_and10568_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and10569_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and10569_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and10569_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and10569_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and10569_y0
.names h_u_cla32_and10569_y0 h_u_cla32_and10570_h_u_cla32_and10569_y0
1 1
.names h_u_cla32_and10568_y0 h_u_cla32_and10570_h_u_cla32_and10568_y0
1 1
.subckt and_gate _a=h_u_cla32_and10570_h_u_cla32_and10569_y0 _b=h_u_cla32_and10570_h_u_cla32_and10568_y0 _y0=h_u_cla32_and10570_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and10571_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and10571_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and10571_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and10571_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and10571_y0
.names h_u_cla32_and10571_y0 h_u_cla32_and10572_h_u_cla32_and10571_y0
1 1
.names h_u_cla32_and10570_y0 h_u_cla32_and10572_h_u_cla32_and10570_y0
1 1
.subckt and_gate _a=h_u_cla32_and10572_h_u_cla32_and10571_y0 _b=h_u_cla32_and10572_h_u_cla32_and10570_y0 _y0=h_u_cla32_and10572_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and10573_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and10573_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and10573_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and10573_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and10573_y0
.names h_u_cla32_and10573_y0 h_u_cla32_and10574_h_u_cla32_and10573_y0
1 1
.names h_u_cla32_and10572_y0 h_u_cla32_and10574_h_u_cla32_and10572_y0
1 1
.subckt and_gate _a=h_u_cla32_and10574_h_u_cla32_and10573_y0 _b=h_u_cla32_and10574_h_u_cla32_and10572_y0 _y0=h_u_cla32_and10574_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and10575_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and10575_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and10575_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and10575_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and10575_y0
.names h_u_cla32_and10575_y0 h_u_cla32_and10576_h_u_cla32_and10575_y0
1 1
.names h_u_cla32_and10574_y0 h_u_cla32_and10576_h_u_cla32_and10574_y0
1 1
.subckt and_gate _a=h_u_cla32_and10576_h_u_cla32_and10575_y0 _b=h_u_cla32_and10576_h_u_cla32_and10574_y0 _y0=h_u_cla32_and10576_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and10577_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and10577_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and10577_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and10577_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and10577_y0
.names h_u_cla32_and10577_y0 h_u_cla32_and10578_h_u_cla32_and10577_y0
1 1
.names h_u_cla32_and10576_y0 h_u_cla32_and10578_h_u_cla32_and10576_y0
1 1
.subckt and_gate _a=h_u_cla32_and10578_h_u_cla32_and10577_y0 _b=h_u_cla32_and10578_h_u_cla32_and10576_y0 _y0=h_u_cla32_and10578_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and10579_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and10579_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and10579_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and10579_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and10579_y0
.names h_u_cla32_and10579_y0 h_u_cla32_and10580_h_u_cla32_and10579_y0
1 1
.names h_u_cla32_and10578_y0 h_u_cla32_and10580_h_u_cla32_and10578_y0
1 1
.subckt and_gate _a=h_u_cla32_and10580_h_u_cla32_and10579_y0 _b=h_u_cla32_and10580_h_u_cla32_and10578_y0 _y0=h_u_cla32_and10580_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and10581_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and10581_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and10581_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and10581_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and10581_y0
.names h_u_cla32_and10581_y0 h_u_cla32_and10582_h_u_cla32_and10581_y0
1 1
.names h_u_cla32_and10580_y0 h_u_cla32_and10582_h_u_cla32_and10580_y0
1 1
.subckt and_gate _a=h_u_cla32_and10582_h_u_cla32_and10581_y0 _b=h_u_cla32_and10582_h_u_cla32_and10580_y0 _y0=h_u_cla32_and10582_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and10583_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and10583_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and10583_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and10583_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and10583_y0
.names h_u_cla32_and10583_y0 h_u_cla32_and10584_h_u_cla32_and10583_y0
1 1
.names h_u_cla32_and10582_y0 h_u_cla32_and10584_h_u_cla32_and10582_y0
1 1
.subckt and_gate _a=h_u_cla32_and10584_h_u_cla32_and10583_y0 _b=h_u_cla32_and10584_h_u_cla32_and10582_y0 _y0=h_u_cla32_and10584_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and10585_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and10585_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and10585_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and10585_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and10585_y0
.names h_u_cla32_and10585_y0 h_u_cla32_and10586_h_u_cla32_and10585_y0
1 1
.names h_u_cla32_and10584_y0 h_u_cla32_and10586_h_u_cla32_and10584_y0
1 1
.subckt and_gate _a=h_u_cla32_and10586_h_u_cla32_and10585_y0 _b=h_u_cla32_and10586_h_u_cla32_and10584_y0 _y0=h_u_cla32_and10586_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and10587_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and10587_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and10587_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and10587_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and10587_y0
.names h_u_cla32_and10587_y0 h_u_cla32_and10588_h_u_cla32_and10587_y0
1 1
.names h_u_cla32_and10586_y0 h_u_cla32_and10588_h_u_cla32_and10586_y0
1 1
.subckt and_gate _a=h_u_cla32_and10588_h_u_cla32_and10587_y0 _b=h_u_cla32_and10588_h_u_cla32_and10586_y0 _y0=h_u_cla32_and10588_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and10589_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and10589_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and10589_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and10589_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and10589_y0
.names h_u_cla32_and10589_y0 h_u_cla32_and10590_h_u_cla32_and10589_y0
1 1
.names h_u_cla32_and10588_y0 h_u_cla32_and10590_h_u_cla32_and10588_y0
1 1
.subckt and_gate _a=h_u_cla32_and10590_h_u_cla32_and10589_y0 _b=h_u_cla32_and10590_h_u_cla32_and10588_y0 _y0=h_u_cla32_and10590_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and10591_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and10591_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and10591_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and10591_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and10591_y0
.names h_u_cla32_and10591_y0 h_u_cla32_and10592_h_u_cla32_and10591_y0
1 1
.names h_u_cla32_and10590_y0 h_u_cla32_and10592_h_u_cla32_and10590_y0
1 1
.subckt and_gate _a=h_u_cla32_and10592_h_u_cla32_and10591_y0 _b=h_u_cla32_and10592_h_u_cla32_and10590_y0 _y0=h_u_cla32_and10592_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and10593_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and10593_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and10593_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and10593_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and10593_y0
.names h_u_cla32_and10593_y0 h_u_cla32_and10594_h_u_cla32_and10593_y0
1 1
.names h_u_cla32_and10592_y0 h_u_cla32_and10594_h_u_cla32_and10592_y0
1 1
.subckt and_gate _a=h_u_cla32_and10594_h_u_cla32_and10593_y0 _b=h_u_cla32_and10594_h_u_cla32_and10592_y0 _y0=h_u_cla32_and10594_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and10595_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and10595_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and10595_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and10595_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and10595_y0
.names h_u_cla32_and10595_y0 h_u_cla32_and10596_h_u_cla32_and10595_y0
1 1
.names h_u_cla32_and10594_y0 h_u_cla32_and10596_h_u_cla32_and10594_y0
1 1
.subckt and_gate _a=h_u_cla32_and10596_h_u_cla32_and10595_y0 _b=h_u_cla32_and10596_h_u_cla32_and10594_y0 _y0=h_u_cla32_and10596_y0
.names h_u_cla32_pg_logic31_y0 h_u_cla32_and10597_h_u_cla32_pg_logic31_y0
1 1
.names h_u_cla32_pg_logic1_y1 h_u_cla32_and10597_h_u_cla32_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla32_and10597_h_u_cla32_pg_logic31_y0 _b=h_u_cla32_and10597_h_u_cla32_pg_logic1_y1 _y0=h_u_cla32_and10597_y0
.names h_u_cla32_and10597_y0 h_u_cla32_and10598_h_u_cla32_and10597_y0
1 1
.names h_u_cla32_and10596_y0 h_u_cla32_and10598_h_u_cla32_and10596_y0
1 1
.subckt and_gate _a=h_u_cla32_and10598_h_u_cla32_and10597_y0 _b=h_u_cla32_and10598_h_u_cla32_and10596_y0 _y0=h_u_cla32_and10598_y0
.names h_u_cla32_pg_logic3_y0 h_u_cla32_and10599_h_u_cla32_pg_logic3_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and10599_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and10599_h_u_cla32_pg_logic3_y0 _b=h_u_cla32_and10599_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and10599_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and10600_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and10600_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and10600_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and10600_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and10600_y0
.names h_u_cla32_and10600_y0 h_u_cla32_and10601_h_u_cla32_and10600_y0
1 1
.names h_u_cla32_and10599_y0 h_u_cla32_and10601_h_u_cla32_and10599_y0
1 1
.subckt and_gate _a=h_u_cla32_and10601_h_u_cla32_and10600_y0 _b=h_u_cla32_and10601_h_u_cla32_and10599_y0 _y0=h_u_cla32_and10601_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and10602_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and10602_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and10602_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and10602_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and10602_y0
.names h_u_cla32_and10602_y0 h_u_cla32_and10603_h_u_cla32_and10602_y0
1 1
.names h_u_cla32_and10601_y0 h_u_cla32_and10603_h_u_cla32_and10601_y0
1 1
.subckt and_gate _a=h_u_cla32_and10603_h_u_cla32_and10602_y0 _b=h_u_cla32_and10603_h_u_cla32_and10601_y0 _y0=h_u_cla32_and10603_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and10604_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and10604_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and10604_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and10604_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and10604_y0
.names h_u_cla32_and10604_y0 h_u_cla32_and10605_h_u_cla32_and10604_y0
1 1
.names h_u_cla32_and10603_y0 h_u_cla32_and10605_h_u_cla32_and10603_y0
1 1
.subckt and_gate _a=h_u_cla32_and10605_h_u_cla32_and10604_y0 _b=h_u_cla32_and10605_h_u_cla32_and10603_y0 _y0=h_u_cla32_and10605_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and10606_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and10606_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and10606_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and10606_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and10606_y0
.names h_u_cla32_and10606_y0 h_u_cla32_and10607_h_u_cla32_and10606_y0
1 1
.names h_u_cla32_and10605_y0 h_u_cla32_and10607_h_u_cla32_and10605_y0
1 1
.subckt and_gate _a=h_u_cla32_and10607_h_u_cla32_and10606_y0 _b=h_u_cla32_and10607_h_u_cla32_and10605_y0 _y0=h_u_cla32_and10607_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and10608_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and10608_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and10608_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and10608_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and10608_y0
.names h_u_cla32_and10608_y0 h_u_cla32_and10609_h_u_cla32_and10608_y0
1 1
.names h_u_cla32_and10607_y0 h_u_cla32_and10609_h_u_cla32_and10607_y0
1 1
.subckt and_gate _a=h_u_cla32_and10609_h_u_cla32_and10608_y0 _b=h_u_cla32_and10609_h_u_cla32_and10607_y0 _y0=h_u_cla32_and10609_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and10610_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and10610_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and10610_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and10610_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and10610_y0
.names h_u_cla32_and10610_y0 h_u_cla32_and10611_h_u_cla32_and10610_y0
1 1
.names h_u_cla32_and10609_y0 h_u_cla32_and10611_h_u_cla32_and10609_y0
1 1
.subckt and_gate _a=h_u_cla32_and10611_h_u_cla32_and10610_y0 _b=h_u_cla32_and10611_h_u_cla32_and10609_y0 _y0=h_u_cla32_and10611_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and10612_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and10612_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and10612_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and10612_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and10612_y0
.names h_u_cla32_and10612_y0 h_u_cla32_and10613_h_u_cla32_and10612_y0
1 1
.names h_u_cla32_and10611_y0 h_u_cla32_and10613_h_u_cla32_and10611_y0
1 1
.subckt and_gate _a=h_u_cla32_and10613_h_u_cla32_and10612_y0 _b=h_u_cla32_and10613_h_u_cla32_and10611_y0 _y0=h_u_cla32_and10613_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and10614_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and10614_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and10614_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and10614_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and10614_y0
.names h_u_cla32_and10614_y0 h_u_cla32_and10615_h_u_cla32_and10614_y0
1 1
.names h_u_cla32_and10613_y0 h_u_cla32_and10615_h_u_cla32_and10613_y0
1 1
.subckt and_gate _a=h_u_cla32_and10615_h_u_cla32_and10614_y0 _b=h_u_cla32_and10615_h_u_cla32_and10613_y0 _y0=h_u_cla32_and10615_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and10616_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and10616_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and10616_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and10616_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and10616_y0
.names h_u_cla32_and10616_y0 h_u_cla32_and10617_h_u_cla32_and10616_y0
1 1
.names h_u_cla32_and10615_y0 h_u_cla32_and10617_h_u_cla32_and10615_y0
1 1
.subckt and_gate _a=h_u_cla32_and10617_h_u_cla32_and10616_y0 _b=h_u_cla32_and10617_h_u_cla32_and10615_y0 _y0=h_u_cla32_and10617_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and10618_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and10618_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and10618_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and10618_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and10618_y0
.names h_u_cla32_and10618_y0 h_u_cla32_and10619_h_u_cla32_and10618_y0
1 1
.names h_u_cla32_and10617_y0 h_u_cla32_and10619_h_u_cla32_and10617_y0
1 1
.subckt and_gate _a=h_u_cla32_and10619_h_u_cla32_and10618_y0 _b=h_u_cla32_and10619_h_u_cla32_and10617_y0 _y0=h_u_cla32_and10619_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and10620_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and10620_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and10620_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and10620_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and10620_y0
.names h_u_cla32_and10620_y0 h_u_cla32_and10621_h_u_cla32_and10620_y0
1 1
.names h_u_cla32_and10619_y0 h_u_cla32_and10621_h_u_cla32_and10619_y0
1 1
.subckt and_gate _a=h_u_cla32_and10621_h_u_cla32_and10620_y0 _b=h_u_cla32_and10621_h_u_cla32_and10619_y0 _y0=h_u_cla32_and10621_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and10622_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and10622_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and10622_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and10622_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and10622_y0
.names h_u_cla32_and10622_y0 h_u_cla32_and10623_h_u_cla32_and10622_y0
1 1
.names h_u_cla32_and10621_y0 h_u_cla32_and10623_h_u_cla32_and10621_y0
1 1
.subckt and_gate _a=h_u_cla32_and10623_h_u_cla32_and10622_y0 _b=h_u_cla32_and10623_h_u_cla32_and10621_y0 _y0=h_u_cla32_and10623_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and10624_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and10624_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and10624_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and10624_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and10624_y0
.names h_u_cla32_and10624_y0 h_u_cla32_and10625_h_u_cla32_and10624_y0
1 1
.names h_u_cla32_and10623_y0 h_u_cla32_and10625_h_u_cla32_and10623_y0
1 1
.subckt and_gate _a=h_u_cla32_and10625_h_u_cla32_and10624_y0 _b=h_u_cla32_and10625_h_u_cla32_and10623_y0 _y0=h_u_cla32_and10625_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and10626_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and10626_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and10626_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and10626_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and10626_y0
.names h_u_cla32_and10626_y0 h_u_cla32_and10627_h_u_cla32_and10626_y0
1 1
.names h_u_cla32_and10625_y0 h_u_cla32_and10627_h_u_cla32_and10625_y0
1 1
.subckt and_gate _a=h_u_cla32_and10627_h_u_cla32_and10626_y0 _b=h_u_cla32_and10627_h_u_cla32_and10625_y0 _y0=h_u_cla32_and10627_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and10628_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and10628_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and10628_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and10628_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and10628_y0
.names h_u_cla32_and10628_y0 h_u_cla32_and10629_h_u_cla32_and10628_y0
1 1
.names h_u_cla32_and10627_y0 h_u_cla32_and10629_h_u_cla32_and10627_y0
1 1
.subckt and_gate _a=h_u_cla32_and10629_h_u_cla32_and10628_y0 _b=h_u_cla32_and10629_h_u_cla32_and10627_y0 _y0=h_u_cla32_and10629_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and10630_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and10630_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and10630_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and10630_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and10630_y0
.names h_u_cla32_and10630_y0 h_u_cla32_and10631_h_u_cla32_and10630_y0
1 1
.names h_u_cla32_and10629_y0 h_u_cla32_and10631_h_u_cla32_and10629_y0
1 1
.subckt and_gate _a=h_u_cla32_and10631_h_u_cla32_and10630_y0 _b=h_u_cla32_and10631_h_u_cla32_and10629_y0 _y0=h_u_cla32_and10631_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and10632_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and10632_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and10632_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and10632_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and10632_y0
.names h_u_cla32_and10632_y0 h_u_cla32_and10633_h_u_cla32_and10632_y0
1 1
.names h_u_cla32_and10631_y0 h_u_cla32_and10633_h_u_cla32_and10631_y0
1 1
.subckt and_gate _a=h_u_cla32_and10633_h_u_cla32_and10632_y0 _b=h_u_cla32_and10633_h_u_cla32_and10631_y0 _y0=h_u_cla32_and10633_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and10634_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and10634_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and10634_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and10634_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and10634_y0
.names h_u_cla32_and10634_y0 h_u_cla32_and10635_h_u_cla32_and10634_y0
1 1
.names h_u_cla32_and10633_y0 h_u_cla32_and10635_h_u_cla32_and10633_y0
1 1
.subckt and_gate _a=h_u_cla32_and10635_h_u_cla32_and10634_y0 _b=h_u_cla32_and10635_h_u_cla32_and10633_y0 _y0=h_u_cla32_and10635_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and10636_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and10636_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and10636_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and10636_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and10636_y0
.names h_u_cla32_and10636_y0 h_u_cla32_and10637_h_u_cla32_and10636_y0
1 1
.names h_u_cla32_and10635_y0 h_u_cla32_and10637_h_u_cla32_and10635_y0
1 1
.subckt and_gate _a=h_u_cla32_and10637_h_u_cla32_and10636_y0 _b=h_u_cla32_and10637_h_u_cla32_and10635_y0 _y0=h_u_cla32_and10637_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and10638_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and10638_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and10638_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and10638_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and10638_y0
.names h_u_cla32_and10638_y0 h_u_cla32_and10639_h_u_cla32_and10638_y0
1 1
.names h_u_cla32_and10637_y0 h_u_cla32_and10639_h_u_cla32_and10637_y0
1 1
.subckt and_gate _a=h_u_cla32_and10639_h_u_cla32_and10638_y0 _b=h_u_cla32_and10639_h_u_cla32_and10637_y0 _y0=h_u_cla32_and10639_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and10640_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and10640_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and10640_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and10640_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and10640_y0
.names h_u_cla32_and10640_y0 h_u_cla32_and10641_h_u_cla32_and10640_y0
1 1
.names h_u_cla32_and10639_y0 h_u_cla32_and10641_h_u_cla32_and10639_y0
1 1
.subckt and_gate _a=h_u_cla32_and10641_h_u_cla32_and10640_y0 _b=h_u_cla32_and10641_h_u_cla32_and10639_y0 _y0=h_u_cla32_and10641_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and10642_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and10642_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and10642_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and10642_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and10642_y0
.names h_u_cla32_and10642_y0 h_u_cla32_and10643_h_u_cla32_and10642_y0
1 1
.names h_u_cla32_and10641_y0 h_u_cla32_and10643_h_u_cla32_and10641_y0
1 1
.subckt and_gate _a=h_u_cla32_and10643_h_u_cla32_and10642_y0 _b=h_u_cla32_and10643_h_u_cla32_and10641_y0 _y0=h_u_cla32_and10643_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and10644_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and10644_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and10644_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and10644_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and10644_y0
.names h_u_cla32_and10644_y0 h_u_cla32_and10645_h_u_cla32_and10644_y0
1 1
.names h_u_cla32_and10643_y0 h_u_cla32_and10645_h_u_cla32_and10643_y0
1 1
.subckt and_gate _a=h_u_cla32_and10645_h_u_cla32_and10644_y0 _b=h_u_cla32_and10645_h_u_cla32_and10643_y0 _y0=h_u_cla32_and10645_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and10646_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and10646_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and10646_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and10646_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and10646_y0
.names h_u_cla32_and10646_y0 h_u_cla32_and10647_h_u_cla32_and10646_y0
1 1
.names h_u_cla32_and10645_y0 h_u_cla32_and10647_h_u_cla32_and10645_y0
1 1
.subckt and_gate _a=h_u_cla32_and10647_h_u_cla32_and10646_y0 _b=h_u_cla32_and10647_h_u_cla32_and10645_y0 _y0=h_u_cla32_and10647_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and10648_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and10648_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and10648_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and10648_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and10648_y0
.names h_u_cla32_and10648_y0 h_u_cla32_and10649_h_u_cla32_and10648_y0
1 1
.names h_u_cla32_and10647_y0 h_u_cla32_and10649_h_u_cla32_and10647_y0
1 1
.subckt and_gate _a=h_u_cla32_and10649_h_u_cla32_and10648_y0 _b=h_u_cla32_and10649_h_u_cla32_and10647_y0 _y0=h_u_cla32_and10649_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and10650_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and10650_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and10650_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and10650_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and10650_y0
.names h_u_cla32_and10650_y0 h_u_cla32_and10651_h_u_cla32_and10650_y0
1 1
.names h_u_cla32_and10649_y0 h_u_cla32_and10651_h_u_cla32_and10649_y0
1 1
.subckt and_gate _a=h_u_cla32_and10651_h_u_cla32_and10650_y0 _b=h_u_cla32_and10651_h_u_cla32_and10649_y0 _y0=h_u_cla32_and10651_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and10652_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and10652_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and10652_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and10652_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and10652_y0
.names h_u_cla32_and10652_y0 h_u_cla32_and10653_h_u_cla32_and10652_y0
1 1
.names h_u_cla32_and10651_y0 h_u_cla32_and10653_h_u_cla32_and10651_y0
1 1
.subckt and_gate _a=h_u_cla32_and10653_h_u_cla32_and10652_y0 _b=h_u_cla32_and10653_h_u_cla32_and10651_y0 _y0=h_u_cla32_and10653_y0
.names h_u_cla32_pg_logic31_y0 h_u_cla32_and10654_h_u_cla32_pg_logic31_y0
1 1
.names h_u_cla32_pg_logic2_y1 h_u_cla32_and10654_h_u_cla32_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla32_and10654_h_u_cla32_pg_logic31_y0 _b=h_u_cla32_and10654_h_u_cla32_pg_logic2_y1 _y0=h_u_cla32_and10654_y0
.names h_u_cla32_and10654_y0 h_u_cla32_and10655_h_u_cla32_and10654_y0
1 1
.names h_u_cla32_and10653_y0 h_u_cla32_and10655_h_u_cla32_and10653_y0
1 1
.subckt and_gate _a=h_u_cla32_and10655_h_u_cla32_and10654_y0 _b=h_u_cla32_and10655_h_u_cla32_and10653_y0 _y0=h_u_cla32_and10655_y0
.names h_u_cla32_pg_logic4_y0 h_u_cla32_and10656_h_u_cla32_pg_logic4_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and10656_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and10656_h_u_cla32_pg_logic4_y0 _b=h_u_cla32_and10656_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and10656_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and10657_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and10657_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and10657_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and10657_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and10657_y0
.names h_u_cla32_and10657_y0 h_u_cla32_and10658_h_u_cla32_and10657_y0
1 1
.names h_u_cla32_and10656_y0 h_u_cla32_and10658_h_u_cla32_and10656_y0
1 1
.subckt and_gate _a=h_u_cla32_and10658_h_u_cla32_and10657_y0 _b=h_u_cla32_and10658_h_u_cla32_and10656_y0 _y0=h_u_cla32_and10658_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and10659_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and10659_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and10659_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and10659_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and10659_y0
.names h_u_cla32_and10659_y0 h_u_cla32_and10660_h_u_cla32_and10659_y0
1 1
.names h_u_cla32_and10658_y0 h_u_cla32_and10660_h_u_cla32_and10658_y0
1 1
.subckt and_gate _a=h_u_cla32_and10660_h_u_cla32_and10659_y0 _b=h_u_cla32_and10660_h_u_cla32_and10658_y0 _y0=h_u_cla32_and10660_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and10661_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and10661_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and10661_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and10661_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and10661_y0
.names h_u_cla32_and10661_y0 h_u_cla32_and10662_h_u_cla32_and10661_y0
1 1
.names h_u_cla32_and10660_y0 h_u_cla32_and10662_h_u_cla32_and10660_y0
1 1
.subckt and_gate _a=h_u_cla32_and10662_h_u_cla32_and10661_y0 _b=h_u_cla32_and10662_h_u_cla32_and10660_y0 _y0=h_u_cla32_and10662_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and10663_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and10663_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and10663_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and10663_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and10663_y0
.names h_u_cla32_and10663_y0 h_u_cla32_and10664_h_u_cla32_and10663_y0
1 1
.names h_u_cla32_and10662_y0 h_u_cla32_and10664_h_u_cla32_and10662_y0
1 1
.subckt and_gate _a=h_u_cla32_and10664_h_u_cla32_and10663_y0 _b=h_u_cla32_and10664_h_u_cla32_and10662_y0 _y0=h_u_cla32_and10664_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and10665_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and10665_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and10665_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and10665_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and10665_y0
.names h_u_cla32_and10665_y0 h_u_cla32_and10666_h_u_cla32_and10665_y0
1 1
.names h_u_cla32_and10664_y0 h_u_cla32_and10666_h_u_cla32_and10664_y0
1 1
.subckt and_gate _a=h_u_cla32_and10666_h_u_cla32_and10665_y0 _b=h_u_cla32_and10666_h_u_cla32_and10664_y0 _y0=h_u_cla32_and10666_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and10667_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and10667_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and10667_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and10667_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and10667_y0
.names h_u_cla32_and10667_y0 h_u_cla32_and10668_h_u_cla32_and10667_y0
1 1
.names h_u_cla32_and10666_y0 h_u_cla32_and10668_h_u_cla32_and10666_y0
1 1
.subckt and_gate _a=h_u_cla32_and10668_h_u_cla32_and10667_y0 _b=h_u_cla32_and10668_h_u_cla32_and10666_y0 _y0=h_u_cla32_and10668_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and10669_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and10669_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and10669_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and10669_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and10669_y0
.names h_u_cla32_and10669_y0 h_u_cla32_and10670_h_u_cla32_and10669_y0
1 1
.names h_u_cla32_and10668_y0 h_u_cla32_and10670_h_u_cla32_and10668_y0
1 1
.subckt and_gate _a=h_u_cla32_and10670_h_u_cla32_and10669_y0 _b=h_u_cla32_and10670_h_u_cla32_and10668_y0 _y0=h_u_cla32_and10670_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and10671_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and10671_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and10671_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and10671_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and10671_y0
.names h_u_cla32_and10671_y0 h_u_cla32_and10672_h_u_cla32_and10671_y0
1 1
.names h_u_cla32_and10670_y0 h_u_cla32_and10672_h_u_cla32_and10670_y0
1 1
.subckt and_gate _a=h_u_cla32_and10672_h_u_cla32_and10671_y0 _b=h_u_cla32_and10672_h_u_cla32_and10670_y0 _y0=h_u_cla32_and10672_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and10673_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and10673_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and10673_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and10673_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and10673_y0
.names h_u_cla32_and10673_y0 h_u_cla32_and10674_h_u_cla32_and10673_y0
1 1
.names h_u_cla32_and10672_y0 h_u_cla32_and10674_h_u_cla32_and10672_y0
1 1
.subckt and_gate _a=h_u_cla32_and10674_h_u_cla32_and10673_y0 _b=h_u_cla32_and10674_h_u_cla32_and10672_y0 _y0=h_u_cla32_and10674_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and10675_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and10675_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and10675_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and10675_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and10675_y0
.names h_u_cla32_and10675_y0 h_u_cla32_and10676_h_u_cla32_and10675_y0
1 1
.names h_u_cla32_and10674_y0 h_u_cla32_and10676_h_u_cla32_and10674_y0
1 1
.subckt and_gate _a=h_u_cla32_and10676_h_u_cla32_and10675_y0 _b=h_u_cla32_and10676_h_u_cla32_and10674_y0 _y0=h_u_cla32_and10676_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and10677_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and10677_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and10677_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and10677_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and10677_y0
.names h_u_cla32_and10677_y0 h_u_cla32_and10678_h_u_cla32_and10677_y0
1 1
.names h_u_cla32_and10676_y0 h_u_cla32_and10678_h_u_cla32_and10676_y0
1 1
.subckt and_gate _a=h_u_cla32_and10678_h_u_cla32_and10677_y0 _b=h_u_cla32_and10678_h_u_cla32_and10676_y0 _y0=h_u_cla32_and10678_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and10679_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and10679_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and10679_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and10679_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and10679_y0
.names h_u_cla32_and10679_y0 h_u_cla32_and10680_h_u_cla32_and10679_y0
1 1
.names h_u_cla32_and10678_y0 h_u_cla32_and10680_h_u_cla32_and10678_y0
1 1
.subckt and_gate _a=h_u_cla32_and10680_h_u_cla32_and10679_y0 _b=h_u_cla32_and10680_h_u_cla32_and10678_y0 _y0=h_u_cla32_and10680_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and10681_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and10681_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and10681_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and10681_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and10681_y0
.names h_u_cla32_and10681_y0 h_u_cla32_and10682_h_u_cla32_and10681_y0
1 1
.names h_u_cla32_and10680_y0 h_u_cla32_and10682_h_u_cla32_and10680_y0
1 1
.subckt and_gate _a=h_u_cla32_and10682_h_u_cla32_and10681_y0 _b=h_u_cla32_and10682_h_u_cla32_and10680_y0 _y0=h_u_cla32_and10682_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and10683_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and10683_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and10683_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and10683_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and10683_y0
.names h_u_cla32_and10683_y0 h_u_cla32_and10684_h_u_cla32_and10683_y0
1 1
.names h_u_cla32_and10682_y0 h_u_cla32_and10684_h_u_cla32_and10682_y0
1 1
.subckt and_gate _a=h_u_cla32_and10684_h_u_cla32_and10683_y0 _b=h_u_cla32_and10684_h_u_cla32_and10682_y0 _y0=h_u_cla32_and10684_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and10685_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and10685_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and10685_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and10685_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and10685_y0
.names h_u_cla32_and10685_y0 h_u_cla32_and10686_h_u_cla32_and10685_y0
1 1
.names h_u_cla32_and10684_y0 h_u_cla32_and10686_h_u_cla32_and10684_y0
1 1
.subckt and_gate _a=h_u_cla32_and10686_h_u_cla32_and10685_y0 _b=h_u_cla32_and10686_h_u_cla32_and10684_y0 _y0=h_u_cla32_and10686_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and10687_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and10687_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and10687_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and10687_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and10687_y0
.names h_u_cla32_and10687_y0 h_u_cla32_and10688_h_u_cla32_and10687_y0
1 1
.names h_u_cla32_and10686_y0 h_u_cla32_and10688_h_u_cla32_and10686_y0
1 1
.subckt and_gate _a=h_u_cla32_and10688_h_u_cla32_and10687_y0 _b=h_u_cla32_and10688_h_u_cla32_and10686_y0 _y0=h_u_cla32_and10688_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and10689_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and10689_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and10689_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and10689_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and10689_y0
.names h_u_cla32_and10689_y0 h_u_cla32_and10690_h_u_cla32_and10689_y0
1 1
.names h_u_cla32_and10688_y0 h_u_cla32_and10690_h_u_cla32_and10688_y0
1 1
.subckt and_gate _a=h_u_cla32_and10690_h_u_cla32_and10689_y0 _b=h_u_cla32_and10690_h_u_cla32_and10688_y0 _y0=h_u_cla32_and10690_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and10691_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and10691_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and10691_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and10691_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and10691_y0
.names h_u_cla32_and10691_y0 h_u_cla32_and10692_h_u_cla32_and10691_y0
1 1
.names h_u_cla32_and10690_y0 h_u_cla32_and10692_h_u_cla32_and10690_y0
1 1
.subckt and_gate _a=h_u_cla32_and10692_h_u_cla32_and10691_y0 _b=h_u_cla32_and10692_h_u_cla32_and10690_y0 _y0=h_u_cla32_and10692_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and10693_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and10693_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and10693_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and10693_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and10693_y0
.names h_u_cla32_and10693_y0 h_u_cla32_and10694_h_u_cla32_and10693_y0
1 1
.names h_u_cla32_and10692_y0 h_u_cla32_and10694_h_u_cla32_and10692_y0
1 1
.subckt and_gate _a=h_u_cla32_and10694_h_u_cla32_and10693_y0 _b=h_u_cla32_and10694_h_u_cla32_and10692_y0 _y0=h_u_cla32_and10694_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and10695_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and10695_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and10695_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and10695_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and10695_y0
.names h_u_cla32_and10695_y0 h_u_cla32_and10696_h_u_cla32_and10695_y0
1 1
.names h_u_cla32_and10694_y0 h_u_cla32_and10696_h_u_cla32_and10694_y0
1 1
.subckt and_gate _a=h_u_cla32_and10696_h_u_cla32_and10695_y0 _b=h_u_cla32_and10696_h_u_cla32_and10694_y0 _y0=h_u_cla32_and10696_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and10697_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and10697_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and10697_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and10697_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and10697_y0
.names h_u_cla32_and10697_y0 h_u_cla32_and10698_h_u_cla32_and10697_y0
1 1
.names h_u_cla32_and10696_y0 h_u_cla32_and10698_h_u_cla32_and10696_y0
1 1
.subckt and_gate _a=h_u_cla32_and10698_h_u_cla32_and10697_y0 _b=h_u_cla32_and10698_h_u_cla32_and10696_y0 _y0=h_u_cla32_and10698_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and10699_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and10699_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and10699_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and10699_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and10699_y0
.names h_u_cla32_and10699_y0 h_u_cla32_and10700_h_u_cla32_and10699_y0
1 1
.names h_u_cla32_and10698_y0 h_u_cla32_and10700_h_u_cla32_and10698_y0
1 1
.subckt and_gate _a=h_u_cla32_and10700_h_u_cla32_and10699_y0 _b=h_u_cla32_and10700_h_u_cla32_and10698_y0 _y0=h_u_cla32_and10700_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and10701_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and10701_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and10701_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and10701_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and10701_y0
.names h_u_cla32_and10701_y0 h_u_cla32_and10702_h_u_cla32_and10701_y0
1 1
.names h_u_cla32_and10700_y0 h_u_cla32_and10702_h_u_cla32_and10700_y0
1 1
.subckt and_gate _a=h_u_cla32_and10702_h_u_cla32_and10701_y0 _b=h_u_cla32_and10702_h_u_cla32_and10700_y0 _y0=h_u_cla32_and10702_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and10703_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and10703_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and10703_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and10703_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and10703_y0
.names h_u_cla32_and10703_y0 h_u_cla32_and10704_h_u_cla32_and10703_y0
1 1
.names h_u_cla32_and10702_y0 h_u_cla32_and10704_h_u_cla32_and10702_y0
1 1
.subckt and_gate _a=h_u_cla32_and10704_h_u_cla32_and10703_y0 _b=h_u_cla32_and10704_h_u_cla32_and10702_y0 _y0=h_u_cla32_and10704_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and10705_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and10705_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and10705_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and10705_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and10705_y0
.names h_u_cla32_and10705_y0 h_u_cla32_and10706_h_u_cla32_and10705_y0
1 1
.names h_u_cla32_and10704_y0 h_u_cla32_and10706_h_u_cla32_and10704_y0
1 1
.subckt and_gate _a=h_u_cla32_and10706_h_u_cla32_and10705_y0 _b=h_u_cla32_and10706_h_u_cla32_and10704_y0 _y0=h_u_cla32_and10706_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and10707_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and10707_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and10707_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and10707_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and10707_y0
.names h_u_cla32_and10707_y0 h_u_cla32_and10708_h_u_cla32_and10707_y0
1 1
.names h_u_cla32_and10706_y0 h_u_cla32_and10708_h_u_cla32_and10706_y0
1 1
.subckt and_gate _a=h_u_cla32_and10708_h_u_cla32_and10707_y0 _b=h_u_cla32_and10708_h_u_cla32_and10706_y0 _y0=h_u_cla32_and10708_y0
.names h_u_cla32_pg_logic31_y0 h_u_cla32_and10709_h_u_cla32_pg_logic31_y0
1 1
.names h_u_cla32_pg_logic3_y1 h_u_cla32_and10709_h_u_cla32_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla32_and10709_h_u_cla32_pg_logic31_y0 _b=h_u_cla32_and10709_h_u_cla32_pg_logic3_y1 _y0=h_u_cla32_and10709_y0
.names h_u_cla32_and10709_y0 h_u_cla32_and10710_h_u_cla32_and10709_y0
1 1
.names h_u_cla32_and10708_y0 h_u_cla32_and10710_h_u_cla32_and10708_y0
1 1
.subckt and_gate _a=h_u_cla32_and10710_h_u_cla32_and10709_y0 _b=h_u_cla32_and10710_h_u_cla32_and10708_y0 _y0=h_u_cla32_and10710_y0
.names h_u_cla32_pg_logic5_y0 h_u_cla32_and10711_h_u_cla32_pg_logic5_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and10711_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and10711_h_u_cla32_pg_logic5_y0 _b=h_u_cla32_and10711_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and10711_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and10712_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and10712_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and10712_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and10712_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and10712_y0
.names h_u_cla32_and10712_y0 h_u_cla32_and10713_h_u_cla32_and10712_y0
1 1
.names h_u_cla32_and10711_y0 h_u_cla32_and10713_h_u_cla32_and10711_y0
1 1
.subckt and_gate _a=h_u_cla32_and10713_h_u_cla32_and10712_y0 _b=h_u_cla32_and10713_h_u_cla32_and10711_y0 _y0=h_u_cla32_and10713_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and10714_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and10714_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and10714_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and10714_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and10714_y0
.names h_u_cla32_and10714_y0 h_u_cla32_and10715_h_u_cla32_and10714_y0
1 1
.names h_u_cla32_and10713_y0 h_u_cla32_and10715_h_u_cla32_and10713_y0
1 1
.subckt and_gate _a=h_u_cla32_and10715_h_u_cla32_and10714_y0 _b=h_u_cla32_and10715_h_u_cla32_and10713_y0 _y0=h_u_cla32_and10715_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and10716_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and10716_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and10716_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and10716_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and10716_y0
.names h_u_cla32_and10716_y0 h_u_cla32_and10717_h_u_cla32_and10716_y0
1 1
.names h_u_cla32_and10715_y0 h_u_cla32_and10717_h_u_cla32_and10715_y0
1 1
.subckt and_gate _a=h_u_cla32_and10717_h_u_cla32_and10716_y0 _b=h_u_cla32_and10717_h_u_cla32_and10715_y0 _y0=h_u_cla32_and10717_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and10718_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and10718_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and10718_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and10718_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and10718_y0
.names h_u_cla32_and10718_y0 h_u_cla32_and10719_h_u_cla32_and10718_y0
1 1
.names h_u_cla32_and10717_y0 h_u_cla32_and10719_h_u_cla32_and10717_y0
1 1
.subckt and_gate _a=h_u_cla32_and10719_h_u_cla32_and10718_y0 _b=h_u_cla32_and10719_h_u_cla32_and10717_y0 _y0=h_u_cla32_and10719_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and10720_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and10720_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and10720_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and10720_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and10720_y0
.names h_u_cla32_and10720_y0 h_u_cla32_and10721_h_u_cla32_and10720_y0
1 1
.names h_u_cla32_and10719_y0 h_u_cla32_and10721_h_u_cla32_and10719_y0
1 1
.subckt and_gate _a=h_u_cla32_and10721_h_u_cla32_and10720_y0 _b=h_u_cla32_and10721_h_u_cla32_and10719_y0 _y0=h_u_cla32_and10721_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and10722_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and10722_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and10722_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and10722_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and10722_y0
.names h_u_cla32_and10722_y0 h_u_cla32_and10723_h_u_cla32_and10722_y0
1 1
.names h_u_cla32_and10721_y0 h_u_cla32_and10723_h_u_cla32_and10721_y0
1 1
.subckt and_gate _a=h_u_cla32_and10723_h_u_cla32_and10722_y0 _b=h_u_cla32_and10723_h_u_cla32_and10721_y0 _y0=h_u_cla32_and10723_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and10724_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and10724_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and10724_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and10724_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and10724_y0
.names h_u_cla32_and10724_y0 h_u_cla32_and10725_h_u_cla32_and10724_y0
1 1
.names h_u_cla32_and10723_y0 h_u_cla32_and10725_h_u_cla32_and10723_y0
1 1
.subckt and_gate _a=h_u_cla32_and10725_h_u_cla32_and10724_y0 _b=h_u_cla32_and10725_h_u_cla32_and10723_y0 _y0=h_u_cla32_and10725_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and10726_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and10726_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and10726_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and10726_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and10726_y0
.names h_u_cla32_and10726_y0 h_u_cla32_and10727_h_u_cla32_and10726_y0
1 1
.names h_u_cla32_and10725_y0 h_u_cla32_and10727_h_u_cla32_and10725_y0
1 1
.subckt and_gate _a=h_u_cla32_and10727_h_u_cla32_and10726_y0 _b=h_u_cla32_and10727_h_u_cla32_and10725_y0 _y0=h_u_cla32_and10727_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and10728_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and10728_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and10728_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and10728_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and10728_y0
.names h_u_cla32_and10728_y0 h_u_cla32_and10729_h_u_cla32_and10728_y0
1 1
.names h_u_cla32_and10727_y0 h_u_cla32_and10729_h_u_cla32_and10727_y0
1 1
.subckt and_gate _a=h_u_cla32_and10729_h_u_cla32_and10728_y0 _b=h_u_cla32_and10729_h_u_cla32_and10727_y0 _y0=h_u_cla32_and10729_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and10730_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and10730_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and10730_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and10730_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and10730_y0
.names h_u_cla32_and10730_y0 h_u_cla32_and10731_h_u_cla32_and10730_y0
1 1
.names h_u_cla32_and10729_y0 h_u_cla32_and10731_h_u_cla32_and10729_y0
1 1
.subckt and_gate _a=h_u_cla32_and10731_h_u_cla32_and10730_y0 _b=h_u_cla32_and10731_h_u_cla32_and10729_y0 _y0=h_u_cla32_and10731_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and10732_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and10732_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and10732_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and10732_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and10732_y0
.names h_u_cla32_and10732_y0 h_u_cla32_and10733_h_u_cla32_and10732_y0
1 1
.names h_u_cla32_and10731_y0 h_u_cla32_and10733_h_u_cla32_and10731_y0
1 1
.subckt and_gate _a=h_u_cla32_and10733_h_u_cla32_and10732_y0 _b=h_u_cla32_and10733_h_u_cla32_and10731_y0 _y0=h_u_cla32_and10733_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and10734_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and10734_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and10734_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and10734_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and10734_y0
.names h_u_cla32_and10734_y0 h_u_cla32_and10735_h_u_cla32_and10734_y0
1 1
.names h_u_cla32_and10733_y0 h_u_cla32_and10735_h_u_cla32_and10733_y0
1 1
.subckt and_gate _a=h_u_cla32_and10735_h_u_cla32_and10734_y0 _b=h_u_cla32_and10735_h_u_cla32_and10733_y0 _y0=h_u_cla32_and10735_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and10736_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and10736_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and10736_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and10736_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and10736_y0
.names h_u_cla32_and10736_y0 h_u_cla32_and10737_h_u_cla32_and10736_y0
1 1
.names h_u_cla32_and10735_y0 h_u_cla32_and10737_h_u_cla32_and10735_y0
1 1
.subckt and_gate _a=h_u_cla32_and10737_h_u_cla32_and10736_y0 _b=h_u_cla32_and10737_h_u_cla32_and10735_y0 _y0=h_u_cla32_and10737_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and10738_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and10738_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and10738_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and10738_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and10738_y0
.names h_u_cla32_and10738_y0 h_u_cla32_and10739_h_u_cla32_and10738_y0
1 1
.names h_u_cla32_and10737_y0 h_u_cla32_and10739_h_u_cla32_and10737_y0
1 1
.subckt and_gate _a=h_u_cla32_and10739_h_u_cla32_and10738_y0 _b=h_u_cla32_and10739_h_u_cla32_and10737_y0 _y0=h_u_cla32_and10739_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and10740_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and10740_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and10740_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and10740_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and10740_y0
.names h_u_cla32_and10740_y0 h_u_cla32_and10741_h_u_cla32_and10740_y0
1 1
.names h_u_cla32_and10739_y0 h_u_cla32_and10741_h_u_cla32_and10739_y0
1 1
.subckt and_gate _a=h_u_cla32_and10741_h_u_cla32_and10740_y0 _b=h_u_cla32_and10741_h_u_cla32_and10739_y0 _y0=h_u_cla32_and10741_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and10742_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and10742_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and10742_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and10742_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and10742_y0
.names h_u_cla32_and10742_y0 h_u_cla32_and10743_h_u_cla32_and10742_y0
1 1
.names h_u_cla32_and10741_y0 h_u_cla32_and10743_h_u_cla32_and10741_y0
1 1
.subckt and_gate _a=h_u_cla32_and10743_h_u_cla32_and10742_y0 _b=h_u_cla32_and10743_h_u_cla32_and10741_y0 _y0=h_u_cla32_and10743_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and10744_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and10744_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and10744_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and10744_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and10744_y0
.names h_u_cla32_and10744_y0 h_u_cla32_and10745_h_u_cla32_and10744_y0
1 1
.names h_u_cla32_and10743_y0 h_u_cla32_and10745_h_u_cla32_and10743_y0
1 1
.subckt and_gate _a=h_u_cla32_and10745_h_u_cla32_and10744_y0 _b=h_u_cla32_and10745_h_u_cla32_and10743_y0 _y0=h_u_cla32_and10745_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and10746_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and10746_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and10746_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and10746_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and10746_y0
.names h_u_cla32_and10746_y0 h_u_cla32_and10747_h_u_cla32_and10746_y0
1 1
.names h_u_cla32_and10745_y0 h_u_cla32_and10747_h_u_cla32_and10745_y0
1 1
.subckt and_gate _a=h_u_cla32_and10747_h_u_cla32_and10746_y0 _b=h_u_cla32_and10747_h_u_cla32_and10745_y0 _y0=h_u_cla32_and10747_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and10748_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and10748_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and10748_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and10748_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and10748_y0
.names h_u_cla32_and10748_y0 h_u_cla32_and10749_h_u_cla32_and10748_y0
1 1
.names h_u_cla32_and10747_y0 h_u_cla32_and10749_h_u_cla32_and10747_y0
1 1
.subckt and_gate _a=h_u_cla32_and10749_h_u_cla32_and10748_y0 _b=h_u_cla32_and10749_h_u_cla32_and10747_y0 _y0=h_u_cla32_and10749_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and10750_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and10750_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and10750_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and10750_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and10750_y0
.names h_u_cla32_and10750_y0 h_u_cla32_and10751_h_u_cla32_and10750_y0
1 1
.names h_u_cla32_and10749_y0 h_u_cla32_and10751_h_u_cla32_and10749_y0
1 1
.subckt and_gate _a=h_u_cla32_and10751_h_u_cla32_and10750_y0 _b=h_u_cla32_and10751_h_u_cla32_and10749_y0 _y0=h_u_cla32_and10751_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and10752_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and10752_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and10752_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and10752_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and10752_y0
.names h_u_cla32_and10752_y0 h_u_cla32_and10753_h_u_cla32_and10752_y0
1 1
.names h_u_cla32_and10751_y0 h_u_cla32_and10753_h_u_cla32_and10751_y0
1 1
.subckt and_gate _a=h_u_cla32_and10753_h_u_cla32_and10752_y0 _b=h_u_cla32_and10753_h_u_cla32_and10751_y0 _y0=h_u_cla32_and10753_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and10754_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and10754_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and10754_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and10754_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and10754_y0
.names h_u_cla32_and10754_y0 h_u_cla32_and10755_h_u_cla32_and10754_y0
1 1
.names h_u_cla32_and10753_y0 h_u_cla32_and10755_h_u_cla32_and10753_y0
1 1
.subckt and_gate _a=h_u_cla32_and10755_h_u_cla32_and10754_y0 _b=h_u_cla32_and10755_h_u_cla32_and10753_y0 _y0=h_u_cla32_and10755_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and10756_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and10756_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and10756_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and10756_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and10756_y0
.names h_u_cla32_and10756_y0 h_u_cla32_and10757_h_u_cla32_and10756_y0
1 1
.names h_u_cla32_and10755_y0 h_u_cla32_and10757_h_u_cla32_and10755_y0
1 1
.subckt and_gate _a=h_u_cla32_and10757_h_u_cla32_and10756_y0 _b=h_u_cla32_and10757_h_u_cla32_and10755_y0 _y0=h_u_cla32_and10757_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and10758_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and10758_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and10758_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and10758_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and10758_y0
.names h_u_cla32_and10758_y0 h_u_cla32_and10759_h_u_cla32_and10758_y0
1 1
.names h_u_cla32_and10757_y0 h_u_cla32_and10759_h_u_cla32_and10757_y0
1 1
.subckt and_gate _a=h_u_cla32_and10759_h_u_cla32_and10758_y0 _b=h_u_cla32_and10759_h_u_cla32_and10757_y0 _y0=h_u_cla32_and10759_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and10760_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and10760_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and10760_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and10760_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and10760_y0
.names h_u_cla32_and10760_y0 h_u_cla32_and10761_h_u_cla32_and10760_y0
1 1
.names h_u_cla32_and10759_y0 h_u_cla32_and10761_h_u_cla32_and10759_y0
1 1
.subckt and_gate _a=h_u_cla32_and10761_h_u_cla32_and10760_y0 _b=h_u_cla32_and10761_h_u_cla32_and10759_y0 _y0=h_u_cla32_and10761_y0
.names h_u_cla32_pg_logic31_y0 h_u_cla32_and10762_h_u_cla32_pg_logic31_y0
1 1
.names h_u_cla32_pg_logic4_y1 h_u_cla32_and10762_h_u_cla32_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla32_and10762_h_u_cla32_pg_logic31_y0 _b=h_u_cla32_and10762_h_u_cla32_pg_logic4_y1 _y0=h_u_cla32_and10762_y0
.names h_u_cla32_and10762_y0 h_u_cla32_and10763_h_u_cla32_and10762_y0
1 1
.names h_u_cla32_and10761_y0 h_u_cla32_and10763_h_u_cla32_and10761_y0
1 1
.subckt and_gate _a=h_u_cla32_and10763_h_u_cla32_and10762_y0 _b=h_u_cla32_and10763_h_u_cla32_and10761_y0 _y0=h_u_cla32_and10763_y0
.names h_u_cla32_pg_logic6_y0 h_u_cla32_and10764_h_u_cla32_pg_logic6_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and10764_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and10764_h_u_cla32_pg_logic6_y0 _b=h_u_cla32_and10764_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and10764_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and10765_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and10765_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and10765_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and10765_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and10765_y0
.names h_u_cla32_and10765_y0 h_u_cla32_and10766_h_u_cla32_and10765_y0
1 1
.names h_u_cla32_and10764_y0 h_u_cla32_and10766_h_u_cla32_and10764_y0
1 1
.subckt and_gate _a=h_u_cla32_and10766_h_u_cla32_and10765_y0 _b=h_u_cla32_and10766_h_u_cla32_and10764_y0 _y0=h_u_cla32_and10766_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and10767_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and10767_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and10767_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and10767_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and10767_y0
.names h_u_cla32_and10767_y0 h_u_cla32_and10768_h_u_cla32_and10767_y0
1 1
.names h_u_cla32_and10766_y0 h_u_cla32_and10768_h_u_cla32_and10766_y0
1 1
.subckt and_gate _a=h_u_cla32_and10768_h_u_cla32_and10767_y0 _b=h_u_cla32_and10768_h_u_cla32_and10766_y0 _y0=h_u_cla32_and10768_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and10769_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and10769_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and10769_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and10769_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and10769_y0
.names h_u_cla32_and10769_y0 h_u_cla32_and10770_h_u_cla32_and10769_y0
1 1
.names h_u_cla32_and10768_y0 h_u_cla32_and10770_h_u_cla32_and10768_y0
1 1
.subckt and_gate _a=h_u_cla32_and10770_h_u_cla32_and10769_y0 _b=h_u_cla32_and10770_h_u_cla32_and10768_y0 _y0=h_u_cla32_and10770_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and10771_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and10771_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and10771_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and10771_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and10771_y0
.names h_u_cla32_and10771_y0 h_u_cla32_and10772_h_u_cla32_and10771_y0
1 1
.names h_u_cla32_and10770_y0 h_u_cla32_and10772_h_u_cla32_and10770_y0
1 1
.subckt and_gate _a=h_u_cla32_and10772_h_u_cla32_and10771_y0 _b=h_u_cla32_and10772_h_u_cla32_and10770_y0 _y0=h_u_cla32_and10772_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and10773_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and10773_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and10773_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and10773_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and10773_y0
.names h_u_cla32_and10773_y0 h_u_cla32_and10774_h_u_cla32_and10773_y0
1 1
.names h_u_cla32_and10772_y0 h_u_cla32_and10774_h_u_cla32_and10772_y0
1 1
.subckt and_gate _a=h_u_cla32_and10774_h_u_cla32_and10773_y0 _b=h_u_cla32_and10774_h_u_cla32_and10772_y0 _y0=h_u_cla32_and10774_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and10775_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and10775_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and10775_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and10775_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and10775_y0
.names h_u_cla32_and10775_y0 h_u_cla32_and10776_h_u_cla32_and10775_y0
1 1
.names h_u_cla32_and10774_y0 h_u_cla32_and10776_h_u_cla32_and10774_y0
1 1
.subckt and_gate _a=h_u_cla32_and10776_h_u_cla32_and10775_y0 _b=h_u_cla32_and10776_h_u_cla32_and10774_y0 _y0=h_u_cla32_and10776_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and10777_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and10777_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and10777_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and10777_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and10777_y0
.names h_u_cla32_and10777_y0 h_u_cla32_and10778_h_u_cla32_and10777_y0
1 1
.names h_u_cla32_and10776_y0 h_u_cla32_and10778_h_u_cla32_and10776_y0
1 1
.subckt and_gate _a=h_u_cla32_and10778_h_u_cla32_and10777_y0 _b=h_u_cla32_and10778_h_u_cla32_and10776_y0 _y0=h_u_cla32_and10778_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and10779_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and10779_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and10779_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and10779_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and10779_y0
.names h_u_cla32_and10779_y0 h_u_cla32_and10780_h_u_cla32_and10779_y0
1 1
.names h_u_cla32_and10778_y0 h_u_cla32_and10780_h_u_cla32_and10778_y0
1 1
.subckt and_gate _a=h_u_cla32_and10780_h_u_cla32_and10779_y0 _b=h_u_cla32_and10780_h_u_cla32_and10778_y0 _y0=h_u_cla32_and10780_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and10781_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and10781_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and10781_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and10781_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and10781_y0
.names h_u_cla32_and10781_y0 h_u_cla32_and10782_h_u_cla32_and10781_y0
1 1
.names h_u_cla32_and10780_y0 h_u_cla32_and10782_h_u_cla32_and10780_y0
1 1
.subckt and_gate _a=h_u_cla32_and10782_h_u_cla32_and10781_y0 _b=h_u_cla32_and10782_h_u_cla32_and10780_y0 _y0=h_u_cla32_and10782_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and10783_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and10783_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and10783_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and10783_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and10783_y0
.names h_u_cla32_and10783_y0 h_u_cla32_and10784_h_u_cla32_and10783_y0
1 1
.names h_u_cla32_and10782_y0 h_u_cla32_and10784_h_u_cla32_and10782_y0
1 1
.subckt and_gate _a=h_u_cla32_and10784_h_u_cla32_and10783_y0 _b=h_u_cla32_and10784_h_u_cla32_and10782_y0 _y0=h_u_cla32_and10784_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and10785_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and10785_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and10785_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and10785_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and10785_y0
.names h_u_cla32_and10785_y0 h_u_cla32_and10786_h_u_cla32_and10785_y0
1 1
.names h_u_cla32_and10784_y0 h_u_cla32_and10786_h_u_cla32_and10784_y0
1 1
.subckt and_gate _a=h_u_cla32_and10786_h_u_cla32_and10785_y0 _b=h_u_cla32_and10786_h_u_cla32_and10784_y0 _y0=h_u_cla32_and10786_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and10787_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and10787_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and10787_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and10787_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and10787_y0
.names h_u_cla32_and10787_y0 h_u_cla32_and10788_h_u_cla32_and10787_y0
1 1
.names h_u_cla32_and10786_y0 h_u_cla32_and10788_h_u_cla32_and10786_y0
1 1
.subckt and_gate _a=h_u_cla32_and10788_h_u_cla32_and10787_y0 _b=h_u_cla32_and10788_h_u_cla32_and10786_y0 _y0=h_u_cla32_and10788_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and10789_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and10789_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and10789_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and10789_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and10789_y0
.names h_u_cla32_and10789_y0 h_u_cla32_and10790_h_u_cla32_and10789_y0
1 1
.names h_u_cla32_and10788_y0 h_u_cla32_and10790_h_u_cla32_and10788_y0
1 1
.subckt and_gate _a=h_u_cla32_and10790_h_u_cla32_and10789_y0 _b=h_u_cla32_and10790_h_u_cla32_and10788_y0 _y0=h_u_cla32_and10790_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and10791_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and10791_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and10791_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and10791_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and10791_y0
.names h_u_cla32_and10791_y0 h_u_cla32_and10792_h_u_cla32_and10791_y0
1 1
.names h_u_cla32_and10790_y0 h_u_cla32_and10792_h_u_cla32_and10790_y0
1 1
.subckt and_gate _a=h_u_cla32_and10792_h_u_cla32_and10791_y0 _b=h_u_cla32_and10792_h_u_cla32_and10790_y0 _y0=h_u_cla32_and10792_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and10793_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and10793_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and10793_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and10793_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and10793_y0
.names h_u_cla32_and10793_y0 h_u_cla32_and10794_h_u_cla32_and10793_y0
1 1
.names h_u_cla32_and10792_y0 h_u_cla32_and10794_h_u_cla32_and10792_y0
1 1
.subckt and_gate _a=h_u_cla32_and10794_h_u_cla32_and10793_y0 _b=h_u_cla32_and10794_h_u_cla32_and10792_y0 _y0=h_u_cla32_and10794_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and10795_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and10795_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and10795_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and10795_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and10795_y0
.names h_u_cla32_and10795_y0 h_u_cla32_and10796_h_u_cla32_and10795_y0
1 1
.names h_u_cla32_and10794_y0 h_u_cla32_and10796_h_u_cla32_and10794_y0
1 1
.subckt and_gate _a=h_u_cla32_and10796_h_u_cla32_and10795_y0 _b=h_u_cla32_and10796_h_u_cla32_and10794_y0 _y0=h_u_cla32_and10796_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and10797_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and10797_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and10797_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and10797_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and10797_y0
.names h_u_cla32_and10797_y0 h_u_cla32_and10798_h_u_cla32_and10797_y0
1 1
.names h_u_cla32_and10796_y0 h_u_cla32_and10798_h_u_cla32_and10796_y0
1 1
.subckt and_gate _a=h_u_cla32_and10798_h_u_cla32_and10797_y0 _b=h_u_cla32_and10798_h_u_cla32_and10796_y0 _y0=h_u_cla32_and10798_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and10799_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and10799_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and10799_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and10799_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and10799_y0
.names h_u_cla32_and10799_y0 h_u_cla32_and10800_h_u_cla32_and10799_y0
1 1
.names h_u_cla32_and10798_y0 h_u_cla32_and10800_h_u_cla32_and10798_y0
1 1
.subckt and_gate _a=h_u_cla32_and10800_h_u_cla32_and10799_y0 _b=h_u_cla32_and10800_h_u_cla32_and10798_y0 _y0=h_u_cla32_and10800_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and10801_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and10801_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and10801_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and10801_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and10801_y0
.names h_u_cla32_and10801_y0 h_u_cla32_and10802_h_u_cla32_and10801_y0
1 1
.names h_u_cla32_and10800_y0 h_u_cla32_and10802_h_u_cla32_and10800_y0
1 1
.subckt and_gate _a=h_u_cla32_and10802_h_u_cla32_and10801_y0 _b=h_u_cla32_and10802_h_u_cla32_and10800_y0 _y0=h_u_cla32_and10802_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and10803_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and10803_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and10803_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and10803_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and10803_y0
.names h_u_cla32_and10803_y0 h_u_cla32_and10804_h_u_cla32_and10803_y0
1 1
.names h_u_cla32_and10802_y0 h_u_cla32_and10804_h_u_cla32_and10802_y0
1 1
.subckt and_gate _a=h_u_cla32_and10804_h_u_cla32_and10803_y0 _b=h_u_cla32_and10804_h_u_cla32_and10802_y0 _y0=h_u_cla32_and10804_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and10805_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and10805_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and10805_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and10805_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and10805_y0
.names h_u_cla32_and10805_y0 h_u_cla32_and10806_h_u_cla32_and10805_y0
1 1
.names h_u_cla32_and10804_y0 h_u_cla32_and10806_h_u_cla32_and10804_y0
1 1
.subckt and_gate _a=h_u_cla32_and10806_h_u_cla32_and10805_y0 _b=h_u_cla32_and10806_h_u_cla32_and10804_y0 _y0=h_u_cla32_and10806_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and10807_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and10807_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and10807_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and10807_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and10807_y0
.names h_u_cla32_and10807_y0 h_u_cla32_and10808_h_u_cla32_and10807_y0
1 1
.names h_u_cla32_and10806_y0 h_u_cla32_and10808_h_u_cla32_and10806_y0
1 1
.subckt and_gate _a=h_u_cla32_and10808_h_u_cla32_and10807_y0 _b=h_u_cla32_and10808_h_u_cla32_and10806_y0 _y0=h_u_cla32_and10808_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and10809_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and10809_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and10809_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and10809_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and10809_y0
.names h_u_cla32_and10809_y0 h_u_cla32_and10810_h_u_cla32_and10809_y0
1 1
.names h_u_cla32_and10808_y0 h_u_cla32_and10810_h_u_cla32_and10808_y0
1 1
.subckt and_gate _a=h_u_cla32_and10810_h_u_cla32_and10809_y0 _b=h_u_cla32_and10810_h_u_cla32_and10808_y0 _y0=h_u_cla32_and10810_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and10811_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and10811_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and10811_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and10811_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and10811_y0
.names h_u_cla32_and10811_y0 h_u_cla32_and10812_h_u_cla32_and10811_y0
1 1
.names h_u_cla32_and10810_y0 h_u_cla32_and10812_h_u_cla32_and10810_y0
1 1
.subckt and_gate _a=h_u_cla32_and10812_h_u_cla32_and10811_y0 _b=h_u_cla32_and10812_h_u_cla32_and10810_y0 _y0=h_u_cla32_and10812_y0
.names h_u_cla32_pg_logic31_y0 h_u_cla32_and10813_h_u_cla32_pg_logic31_y0
1 1
.names h_u_cla32_pg_logic5_y1 h_u_cla32_and10813_h_u_cla32_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla32_and10813_h_u_cla32_pg_logic31_y0 _b=h_u_cla32_and10813_h_u_cla32_pg_logic5_y1 _y0=h_u_cla32_and10813_y0
.names h_u_cla32_and10813_y0 h_u_cla32_and10814_h_u_cla32_and10813_y0
1 1
.names h_u_cla32_and10812_y0 h_u_cla32_and10814_h_u_cla32_and10812_y0
1 1
.subckt and_gate _a=h_u_cla32_and10814_h_u_cla32_and10813_y0 _b=h_u_cla32_and10814_h_u_cla32_and10812_y0 _y0=h_u_cla32_and10814_y0
.names h_u_cla32_pg_logic7_y0 h_u_cla32_and10815_h_u_cla32_pg_logic7_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and10815_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and10815_h_u_cla32_pg_logic7_y0 _b=h_u_cla32_and10815_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and10815_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and10816_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and10816_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and10816_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and10816_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and10816_y0
.names h_u_cla32_and10816_y0 h_u_cla32_and10817_h_u_cla32_and10816_y0
1 1
.names h_u_cla32_and10815_y0 h_u_cla32_and10817_h_u_cla32_and10815_y0
1 1
.subckt and_gate _a=h_u_cla32_and10817_h_u_cla32_and10816_y0 _b=h_u_cla32_and10817_h_u_cla32_and10815_y0 _y0=h_u_cla32_and10817_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and10818_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and10818_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and10818_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and10818_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and10818_y0
.names h_u_cla32_and10818_y0 h_u_cla32_and10819_h_u_cla32_and10818_y0
1 1
.names h_u_cla32_and10817_y0 h_u_cla32_and10819_h_u_cla32_and10817_y0
1 1
.subckt and_gate _a=h_u_cla32_and10819_h_u_cla32_and10818_y0 _b=h_u_cla32_and10819_h_u_cla32_and10817_y0 _y0=h_u_cla32_and10819_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and10820_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and10820_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and10820_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and10820_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and10820_y0
.names h_u_cla32_and10820_y0 h_u_cla32_and10821_h_u_cla32_and10820_y0
1 1
.names h_u_cla32_and10819_y0 h_u_cla32_and10821_h_u_cla32_and10819_y0
1 1
.subckt and_gate _a=h_u_cla32_and10821_h_u_cla32_and10820_y0 _b=h_u_cla32_and10821_h_u_cla32_and10819_y0 _y0=h_u_cla32_and10821_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and10822_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and10822_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and10822_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and10822_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and10822_y0
.names h_u_cla32_and10822_y0 h_u_cla32_and10823_h_u_cla32_and10822_y0
1 1
.names h_u_cla32_and10821_y0 h_u_cla32_and10823_h_u_cla32_and10821_y0
1 1
.subckt and_gate _a=h_u_cla32_and10823_h_u_cla32_and10822_y0 _b=h_u_cla32_and10823_h_u_cla32_and10821_y0 _y0=h_u_cla32_and10823_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and10824_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and10824_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and10824_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and10824_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and10824_y0
.names h_u_cla32_and10824_y0 h_u_cla32_and10825_h_u_cla32_and10824_y0
1 1
.names h_u_cla32_and10823_y0 h_u_cla32_and10825_h_u_cla32_and10823_y0
1 1
.subckt and_gate _a=h_u_cla32_and10825_h_u_cla32_and10824_y0 _b=h_u_cla32_and10825_h_u_cla32_and10823_y0 _y0=h_u_cla32_and10825_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and10826_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and10826_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and10826_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and10826_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and10826_y0
.names h_u_cla32_and10826_y0 h_u_cla32_and10827_h_u_cla32_and10826_y0
1 1
.names h_u_cla32_and10825_y0 h_u_cla32_and10827_h_u_cla32_and10825_y0
1 1
.subckt and_gate _a=h_u_cla32_and10827_h_u_cla32_and10826_y0 _b=h_u_cla32_and10827_h_u_cla32_and10825_y0 _y0=h_u_cla32_and10827_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and10828_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and10828_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and10828_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and10828_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and10828_y0
.names h_u_cla32_and10828_y0 h_u_cla32_and10829_h_u_cla32_and10828_y0
1 1
.names h_u_cla32_and10827_y0 h_u_cla32_and10829_h_u_cla32_and10827_y0
1 1
.subckt and_gate _a=h_u_cla32_and10829_h_u_cla32_and10828_y0 _b=h_u_cla32_and10829_h_u_cla32_and10827_y0 _y0=h_u_cla32_and10829_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and10830_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and10830_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and10830_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and10830_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and10830_y0
.names h_u_cla32_and10830_y0 h_u_cla32_and10831_h_u_cla32_and10830_y0
1 1
.names h_u_cla32_and10829_y0 h_u_cla32_and10831_h_u_cla32_and10829_y0
1 1
.subckt and_gate _a=h_u_cla32_and10831_h_u_cla32_and10830_y0 _b=h_u_cla32_and10831_h_u_cla32_and10829_y0 _y0=h_u_cla32_and10831_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and10832_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and10832_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and10832_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and10832_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and10832_y0
.names h_u_cla32_and10832_y0 h_u_cla32_and10833_h_u_cla32_and10832_y0
1 1
.names h_u_cla32_and10831_y0 h_u_cla32_and10833_h_u_cla32_and10831_y0
1 1
.subckt and_gate _a=h_u_cla32_and10833_h_u_cla32_and10832_y0 _b=h_u_cla32_and10833_h_u_cla32_and10831_y0 _y0=h_u_cla32_and10833_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and10834_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and10834_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and10834_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and10834_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and10834_y0
.names h_u_cla32_and10834_y0 h_u_cla32_and10835_h_u_cla32_and10834_y0
1 1
.names h_u_cla32_and10833_y0 h_u_cla32_and10835_h_u_cla32_and10833_y0
1 1
.subckt and_gate _a=h_u_cla32_and10835_h_u_cla32_and10834_y0 _b=h_u_cla32_and10835_h_u_cla32_and10833_y0 _y0=h_u_cla32_and10835_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and10836_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and10836_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and10836_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and10836_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and10836_y0
.names h_u_cla32_and10836_y0 h_u_cla32_and10837_h_u_cla32_and10836_y0
1 1
.names h_u_cla32_and10835_y0 h_u_cla32_and10837_h_u_cla32_and10835_y0
1 1
.subckt and_gate _a=h_u_cla32_and10837_h_u_cla32_and10836_y0 _b=h_u_cla32_and10837_h_u_cla32_and10835_y0 _y0=h_u_cla32_and10837_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and10838_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and10838_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and10838_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and10838_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and10838_y0
.names h_u_cla32_and10838_y0 h_u_cla32_and10839_h_u_cla32_and10838_y0
1 1
.names h_u_cla32_and10837_y0 h_u_cla32_and10839_h_u_cla32_and10837_y0
1 1
.subckt and_gate _a=h_u_cla32_and10839_h_u_cla32_and10838_y0 _b=h_u_cla32_and10839_h_u_cla32_and10837_y0 _y0=h_u_cla32_and10839_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and10840_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and10840_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and10840_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and10840_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and10840_y0
.names h_u_cla32_and10840_y0 h_u_cla32_and10841_h_u_cla32_and10840_y0
1 1
.names h_u_cla32_and10839_y0 h_u_cla32_and10841_h_u_cla32_and10839_y0
1 1
.subckt and_gate _a=h_u_cla32_and10841_h_u_cla32_and10840_y0 _b=h_u_cla32_and10841_h_u_cla32_and10839_y0 _y0=h_u_cla32_and10841_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and10842_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and10842_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and10842_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and10842_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and10842_y0
.names h_u_cla32_and10842_y0 h_u_cla32_and10843_h_u_cla32_and10842_y0
1 1
.names h_u_cla32_and10841_y0 h_u_cla32_and10843_h_u_cla32_and10841_y0
1 1
.subckt and_gate _a=h_u_cla32_and10843_h_u_cla32_and10842_y0 _b=h_u_cla32_and10843_h_u_cla32_and10841_y0 _y0=h_u_cla32_and10843_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and10844_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and10844_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and10844_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and10844_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and10844_y0
.names h_u_cla32_and10844_y0 h_u_cla32_and10845_h_u_cla32_and10844_y0
1 1
.names h_u_cla32_and10843_y0 h_u_cla32_and10845_h_u_cla32_and10843_y0
1 1
.subckt and_gate _a=h_u_cla32_and10845_h_u_cla32_and10844_y0 _b=h_u_cla32_and10845_h_u_cla32_and10843_y0 _y0=h_u_cla32_and10845_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and10846_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and10846_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and10846_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and10846_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and10846_y0
.names h_u_cla32_and10846_y0 h_u_cla32_and10847_h_u_cla32_and10846_y0
1 1
.names h_u_cla32_and10845_y0 h_u_cla32_and10847_h_u_cla32_and10845_y0
1 1
.subckt and_gate _a=h_u_cla32_and10847_h_u_cla32_and10846_y0 _b=h_u_cla32_and10847_h_u_cla32_and10845_y0 _y0=h_u_cla32_and10847_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and10848_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and10848_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and10848_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and10848_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and10848_y0
.names h_u_cla32_and10848_y0 h_u_cla32_and10849_h_u_cla32_and10848_y0
1 1
.names h_u_cla32_and10847_y0 h_u_cla32_and10849_h_u_cla32_and10847_y0
1 1
.subckt and_gate _a=h_u_cla32_and10849_h_u_cla32_and10848_y0 _b=h_u_cla32_and10849_h_u_cla32_and10847_y0 _y0=h_u_cla32_and10849_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and10850_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and10850_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and10850_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and10850_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and10850_y0
.names h_u_cla32_and10850_y0 h_u_cla32_and10851_h_u_cla32_and10850_y0
1 1
.names h_u_cla32_and10849_y0 h_u_cla32_and10851_h_u_cla32_and10849_y0
1 1
.subckt and_gate _a=h_u_cla32_and10851_h_u_cla32_and10850_y0 _b=h_u_cla32_and10851_h_u_cla32_and10849_y0 _y0=h_u_cla32_and10851_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and10852_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and10852_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and10852_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and10852_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and10852_y0
.names h_u_cla32_and10852_y0 h_u_cla32_and10853_h_u_cla32_and10852_y0
1 1
.names h_u_cla32_and10851_y0 h_u_cla32_and10853_h_u_cla32_and10851_y0
1 1
.subckt and_gate _a=h_u_cla32_and10853_h_u_cla32_and10852_y0 _b=h_u_cla32_and10853_h_u_cla32_and10851_y0 _y0=h_u_cla32_and10853_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and10854_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and10854_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and10854_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and10854_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and10854_y0
.names h_u_cla32_and10854_y0 h_u_cla32_and10855_h_u_cla32_and10854_y0
1 1
.names h_u_cla32_and10853_y0 h_u_cla32_and10855_h_u_cla32_and10853_y0
1 1
.subckt and_gate _a=h_u_cla32_and10855_h_u_cla32_and10854_y0 _b=h_u_cla32_and10855_h_u_cla32_and10853_y0 _y0=h_u_cla32_and10855_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and10856_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and10856_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and10856_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and10856_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and10856_y0
.names h_u_cla32_and10856_y0 h_u_cla32_and10857_h_u_cla32_and10856_y0
1 1
.names h_u_cla32_and10855_y0 h_u_cla32_and10857_h_u_cla32_and10855_y0
1 1
.subckt and_gate _a=h_u_cla32_and10857_h_u_cla32_and10856_y0 _b=h_u_cla32_and10857_h_u_cla32_and10855_y0 _y0=h_u_cla32_and10857_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and10858_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and10858_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and10858_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and10858_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and10858_y0
.names h_u_cla32_and10858_y0 h_u_cla32_and10859_h_u_cla32_and10858_y0
1 1
.names h_u_cla32_and10857_y0 h_u_cla32_and10859_h_u_cla32_and10857_y0
1 1
.subckt and_gate _a=h_u_cla32_and10859_h_u_cla32_and10858_y0 _b=h_u_cla32_and10859_h_u_cla32_and10857_y0 _y0=h_u_cla32_and10859_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and10860_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and10860_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and10860_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and10860_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and10860_y0
.names h_u_cla32_and10860_y0 h_u_cla32_and10861_h_u_cla32_and10860_y0
1 1
.names h_u_cla32_and10859_y0 h_u_cla32_and10861_h_u_cla32_and10859_y0
1 1
.subckt and_gate _a=h_u_cla32_and10861_h_u_cla32_and10860_y0 _b=h_u_cla32_and10861_h_u_cla32_and10859_y0 _y0=h_u_cla32_and10861_y0
.names h_u_cla32_pg_logic31_y0 h_u_cla32_and10862_h_u_cla32_pg_logic31_y0
1 1
.names h_u_cla32_pg_logic6_y1 h_u_cla32_and10862_h_u_cla32_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla32_and10862_h_u_cla32_pg_logic31_y0 _b=h_u_cla32_and10862_h_u_cla32_pg_logic6_y1 _y0=h_u_cla32_and10862_y0
.names h_u_cla32_and10862_y0 h_u_cla32_and10863_h_u_cla32_and10862_y0
1 1
.names h_u_cla32_and10861_y0 h_u_cla32_and10863_h_u_cla32_and10861_y0
1 1
.subckt and_gate _a=h_u_cla32_and10863_h_u_cla32_and10862_y0 _b=h_u_cla32_and10863_h_u_cla32_and10861_y0 _y0=h_u_cla32_and10863_y0
.names h_u_cla32_pg_logic8_y0 h_u_cla32_and10864_h_u_cla32_pg_logic8_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and10864_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and10864_h_u_cla32_pg_logic8_y0 _b=h_u_cla32_and10864_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and10864_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and10865_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and10865_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and10865_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and10865_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and10865_y0
.names h_u_cla32_and10865_y0 h_u_cla32_and10866_h_u_cla32_and10865_y0
1 1
.names h_u_cla32_and10864_y0 h_u_cla32_and10866_h_u_cla32_and10864_y0
1 1
.subckt and_gate _a=h_u_cla32_and10866_h_u_cla32_and10865_y0 _b=h_u_cla32_and10866_h_u_cla32_and10864_y0 _y0=h_u_cla32_and10866_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and10867_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and10867_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and10867_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and10867_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and10867_y0
.names h_u_cla32_and10867_y0 h_u_cla32_and10868_h_u_cla32_and10867_y0
1 1
.names h_u_cla32_and10866_y0 h_u_cla32_and10868_h_u_cla32_and10866_y0
1 1
.subckt and_gate _a=h_u_cla32_and10868_h_u_cla32_and10867_y0 _b=h_u_cla32_and10868_h_u_cla32_and10866_y0 _y0=h_u_cla32_and10868_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and10869_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and10869_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and10869_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and10869_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and10869_y0
.names h_u_cla32_and10869_y0 h_u_cla32_and10870_h_u_cla32_and10869_y0
1 1
.names h_u_cla32_and10868_y0 h_u_cla32_and10870_h_u_cla32_and10868_y0
1 1
.subckt and_gate _a=h_u_cla32_and10870_h_u_cla32_and10869_y0 _b=h_u_cla32_and10870_h_u_cla32_and10868_y0 _y0=h_u_cla32_and10870_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and10871_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and10871_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and10871_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and10871_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and10871_y0
.names h_u_cla32_and10871_y0 h_u_cla32_and10872_h_u_cla32_and10871_y0
1 1
.names h_u_cla32_and10870_y0 h_u_cla32_and10872_h_u_cla32_and10870_y0
1 1
.subckt and_gate _a=h_u_cla32_and10872_h_u_cla32_and10871_y0 _b=h_u_cla32_and10872_h_u_cla32_and10870_y0 _y0=h_u_cla32_and10872_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and10873_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and10873_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and10873_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and10873_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and10873_y0
.names h_u_cla32_and10873_y0 h_u_cla32_and10874_h_u_cla32_and10873_y0
1 1
.names h_u_cla32_and10872_y0 h_u_cla32_and10874_h_u_cla32_and10872_y0
1 1
.subckt and_gate _a=h_u_cla32_and10874_h_u_cla32_and10873_y0 _b=h_u_cla32_and10874_h_u_cla32_and10872_y0 _y0=h_u_cla32_and10874_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and10875_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and10875_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and10875_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and10875_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and10875_y0
.names h_u_cla32_and10875_y0 h_u_cla32_and10876_h_u_cla32_and10875_y0
1 1
.names h_u_cla32_and10874_y0 h_u_cla32_and10876_h_u_cla32_and10874_y0
1 1
.subckt and_gate _a=h_u_cla32_and10876_h_u_cla32_and10875_y0 _b=h_u_cla32_and10876_h_u_cla32_and10874_y0 _y0=h_u_cla32_and10876_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and10877_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and10877_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and10877_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and10877_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and10877_y0
.names h_u_cla32_and10877_y0 h_u_cla32_and10878_h_u_cla32_and10877_y0
1 1
.names h_u_cla32_and10876_y0 h_u_cla32_and10878_h_u_cla32_and10876_y0
1 1
.subckt and_gate _a=h_u_cla32_and10878_h_u_cla32_and10877_y0 _b=h_u_cla32_and10878_h_u_cla32_and10876_y0 _y0=h_u_cla32_and10878_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and10879_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and10879_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and10879_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and10879_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and10879_y0
.names h_u_cla32_and10879_y0 h_u_cla32_and10880_h_u_cla32_and10879_y0
1 1
.names h_u_cla32_and10878_y0 h_u_cla32_and10880_h_u_cla32_and10878_y0
1 1
.subckt and_gate _a=h_u_cla32_and10880_h_u_cla32_and10879_y0 _b=h_u_cla32_and10880_h_u_cla32_and10878_y0 _y0=h_u_cla32_and10880_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and10881_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and10881_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and10881_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and10881_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and10881_y0
.names h_u_cla32_and10881_y0 h_u_cla32_and10882_h_u_cla32_and10881_y0
1 1
.names h_u_cla32_and10880_y0 h_u_cla32_and10882_h_u_cla32_and10880_y0
1 1
.subckt and_gate _a=h_u_cla32_and10882_h_u_cla32_and10881_y0 _b=h_u_cla32_and10882_h_u_cla32_and10880_y0 _y0=h_u_cla32_and10882_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and10883_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and10883_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and10883_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and10883_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and10883_y0
.names h_u_cla32_and10883_y0 h_u_cla32_and10884_h_u_cla32_and10883_y0
1 1
.names h_u_cla32_and10882_y0 h_u_cla32_and10884_h_u_cla32_and10882_y0
1 1
.subckt and_gate _a=h_u_cla32_and10884_h_u_cla32_and10883_y0 _b=h_u_cla32_and10884_h_u_cla32_and10882_y0 _y0=h_u_cla32_and10884_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and10885_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and10885_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and10885_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and10885_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and10885_y0
.names h_u_cla32_and10885_y0 h_u_cla32_and10886_h_u_cla32_and10885_y0
1 1
.names h_u_cla32_and10884_y0 h_u_cla32_and10886_h_u_cla32_and10884_y0
1 1
.subckt and_gate _a=h_u_cla32_and10886_h_u_cla32_and10885_y0 _b=h_u_cla32_and10886_h_u_cla32_and10884_y0 _y0=h_u_cla32_and10886_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and10887_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and10887_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and10887_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and10887_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and10887_y0
.names h_u_cla32_and10887_y0 h_u_cla32_and10888_h_u_cla32_and10887_y0
1 1
.names h_u_cla32_and10886_y0 h_u_cla32_and10888_h_u_cla32_and10886_y0
1 1
.subckt and_gate _a=h_u_cla32_and10888_h_u_cla32_and10887_y0 _b=h_u_cla32_and10888_h_u_cla32_and10886_y0 _y0=h_u_cla32_and10888_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and10889_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and10889_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and10889_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and10889_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and10889_y0
.names h_u_cla32_and10889_y0 h_u_cla32_and10890_h_u_cla32_and10889_y0
1 1
.names h_u_cla32_and10888_y0 h_u_cla32_and10890_h_u_cla32_and10888_y0
1 1
.subckt and_gate _a=h_u_cla32_and10890_h_u_cla32_and10889_y0 _b=h_u_cla32_and10890_h_u_cla32_and10888_y0 _y0=h_u_cla32_and10890_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and10891_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and10891_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and10891_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and10891_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and10891_y0
.names h_u_cla32_and10891_y0 h_u_cla32_and10892_h_u_cla32_and10891_y0
1 1
.names h_u_cla32_and10890_y0 h_u_cla32_and10892_h_u_cla32_and10890_y0
1 1
.subckt and_gate _a=h_u_cla32_and10892_h_u_cla32_and10891_y0 _b=h_u_cla32_and10892_h_u_cla32_and10890_y0 _y0=h_u_cla32_and10892_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and10893_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and10893_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and10893_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and10893_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and10893_y0
.names h_u_cla32_and10893_y0 h_u_cla32_and10894_h_u_cla32_and10893_y0
1 1
.names h_u_cla32_and10892_y0 h_u_cla32_and10894_h_u_cla32_and10892_y0
1 1
.subckt and_gate _a=h_u_cla32_and10894_h_u_cla32_and10893_y0 _b=h_u_cla32_and10894_h_u_cla32_and10892_y0 _y0=h_u_cla32_and10894_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and10895_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and10895_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and10895_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and10895_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and10895_y0
.names h_u_cla32_and10895_y0 h_u_cla32_and10896_h_u_cla32_and10895_y0
1 1
.names h_u_cla32_and10894_y0 h_u_cla32_and10896_h_u_cla32_and10894_y0
1 1
.subckt and_gate _a=h_u_cla32_and10896_h_u_cla32_and10895_y0 _b=h_u_cla32_and10896_h_u_cla32_and10894_y0 _y0=h_u_cla32_and10896_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and10897_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and10897_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and10897_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and10897_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and10897_y0
.names h_u_cla32_and10897_y0 h_u_cla32_and10898_h_u_cla32_and10897_y0
1 1
.names h_u_cla32_and10896_y0 h_u_cla32_and10898_h_u_cla32_and10896_y0
1 1
.subckt and_gate _a=h_u_cla32_and10898_h_u_cla32_and10897_y0 _b=h_u_cla32_and10898_h_u_cla32_and10896_y0 _y0=h_u_cla32_and10898_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and10899_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and10899_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and10899_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and10899_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and10899_y0
.names h_u_cla32_and10899_y0 h_u_cla32_and10900_h_u_cla32_and10899_y0
1 1
.names h_u_cla32_and10898_y0 h_u_cla32_and10900_h_u_cla32_and10898_y0
1 1
.subckt and_gate _a=h_u_cla32_and10900_h_u_cla32_and10899_y0 _b=h_u_cla32_and10900_h_u_cla32_and10898_y0 _y0=h_u_cla32_and10900_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and10901_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and10901_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and10901_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and10901_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and10901_y0
.names h_u_cla32_and10901_y0 h_u_cla32_and10902_h_u_cla32_and10901_y0
1 1
.names h_u_cla32_and10900_y0 h_u_cla32_and10902_h_u_cla32_and10900_y0
1 1
.subckt and_gate _a=h_u_cla32_and10902_h_u_cla32_and10901_y0 _b=h_u_cla32_and10902_h_u_cla32_and10900_y0 _y0=h_u_cla32_and10902_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and10903_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and10903_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and10903_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and10903_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and10903_y0
.names h_u_cla32_and10903_y0 h_u_cla32_and10904_h_u_cla32_and10903_y0
1 1
.names h_u_cla32_and10902_y0 h_u_cla32_and10904_h_u_cla32_and10902_y0
1 1
.subckt and_gate _a=h_u_cla32_and10904_h_u_cla32_and10903_y0 _b=h_u_cla32_and10904_h_u_cla32_and10902_y0 _y0=h_u_cla32_and10904_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and10905_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and10905_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and10905_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and10905_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and10905_y0
.names h_u_cla32_and10905_y0 h_u_cla32_and10906_h_u_cla32_and10905_y0
1 1
.names h_u_cla32_and10904_y0 h_u_cla32_and10906_h_u_cla32_and10904_y0
1 1
.subckt and_gate _a=h_u_cla32_and10906_h_u_cla32_and10905_y0 _b=h_u_cla32_and10906_h_u_cla32_and10904_y0 _y0=h_u_cla32_and10906_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and10907_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and10907_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and10907_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and10907_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and10907_y0
.names h_u_cla32_and10907_y0 h_u_cla32_and10908_h_u_cla32_and10907_y0
1 1
.names h_u_cla32_and10906_y0 h_u_cla32_and10908_h_u_cla32_and10906_y0
1 1
.subckt and_gate _a=h_u_cla32_and10908_h_u_cla32_and10907_y0 _b=h_u_cla32_and10908_h_u_cla32_and10906_y0 _y0=h_u_cla32_and10908_y0
.names h_u_cla32_pg_logic31_y0 h_u_cla32_and10909_h_u_cla32_pg_logic31_y0
1 1
.names h_u_cla32_pg_logic7_y1 h_u_cla32_and10909_h_u_cla32_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla32_and10909_h_u_cla32_pg_logic31_y0 _b=h_u_cla32_and10909_h_u_cla32_pg_logic7_y1 _y0=h_u_cla32_and10909_y0
.names h_u_cla32_and10909_y0 h_u_cla32_and10910_h_u_cla32_and10909_y0
1 1
.names h_u_cla32_and10908_y0 h_u_cla32_and10910_h_u_cla32_and10908_y0
1 1
.subckt and_gate _a=h_u_cla32_and10910_h_u_cla32_and10909_y0 _b=h_u_cla32_and10910_h_u_cla32_and10908_y0 _y0=h_u_cla32_and10910_y0
.names h_u_cla32_pg_logic9_y0 h_u_cla32_and10911_h_u_cla32_pg_logic9_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and10911_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and10911_h_u_cla32_pg_logic9_y0 _b=h_u_cla32_and10911_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and10911_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and10912_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and10912_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and10912_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and10912_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and10912_y0
.names h_u_cla32_and10912_y0 h_u_cla32_and10913_h_u_cla32_and10912_y0
1 1
.names h_u_cla32_and10911_y0 h_u_cla32_and10913_h_u_cla32_and10911_y0
1 1
.subckt and_gate _a=h_u_cla32_and10913_h_u_cla32_and10912_y0 _b=h_u_cla32_and10913_h_u_cla32_and10911_y0 _y0=h_u_cla32_and10913_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and10914_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and10914_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and10914_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and10914_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and10914_y0
.names h_u_cla32_and10914_y0 h_u_cla32_and10915_h_u_cla32_and10914_y0
1 1
.names h_u_cla32_and10913_y0 h_u_cla32_and10915_h_u_cla32_and10913_y0
1 1
.subckt and_gate _a=h_u_cla32_and10915_h_u_cla32_and10914_y0 _b=h_u_cla32_and10915_h_u_cla32_and10913_y0 _y0=h_u_cla32_and10915_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and10916_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and10916_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and10916_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and10916_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and10916_y0
.names h_u_cla32_and10916_y0 h_u_cla32_and10917_h_u_cla32_and10916_y0
1 1
.names h_u_cla32_and10915_y0 h_u_cla32_and10917_h_u_cla32_and10915_y0
1 1
.subckt and_gate _a=h_u_cla32_and10917_h_u_cla32_and10916_y0 _b=h_u_cla32_and10917_h_u_cla32_and10915_y0 _y0=h_u_cla32_and10917_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and10918_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and10918_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and10918_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and10918_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and10918_y0
.names h_u_cla32_and10918_y0 h_u_cla32_and10919_h_u_cla32_and10918_y0
1 1
.names h_u_cla32_and10917_y0 h_u_cla32_and10919_h_u_cla32_and10917_y0
1 1
.subckt and_gate _a=h_u_cla32_and10919_h_u_cla32_and10918_y0 _b=h_u_cla32_and10919_h_u_cla32_and10917_y0 _y0=h_u_cla32_and10919_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and10920_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and10920_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and10920_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and10920_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and10920_y0
.names h_u_cla32_and10920_y0 h_u_cla32_and10921_h_u_cla32_and10920_y0
1 1
.names h_u_cla32_and10919_y0 h_u_cla32_and10921_h_u_cla32_and10919_y0
1 1
.subckt and_gate _a=h_u_cla32_and10921_h_u_cla32_and10920_y0 _b=h_u_cla32_and10921_h_u_cla32_and10919_y0 _y0=h_u_cla32_and10921_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and10922_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and10922_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and10922_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and10922_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and10922_y0
.names h_u_cla32_and10922_y0 h_u_cla32_and10923_h_u_cla32_and10922_y0
1 1
.names h_u_cla32_and10921_y0 h_u_cla32_and10923_h_u_cla32_and10921_y0
1 1
.subckt and_gate _a=h_u_cla32_and10923_h_u_cla32_and10922_y0 _b=h_u_cla32_and10923_h_u_cla32_and10921_y0 _y0=h_u_cla32_and10923_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and10924_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and10924_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and10924_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and10924_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and10924_y0
.names h_u_cla32_and10924_y0 h_u_cla32_and10925_h_u_cla32_and10924_y0
1 1
.names h_u_cla32_and10923_y0 h_u_cla32_and10925_h_u_cla32_and10923_y0
1 1
.subckt and_gate _a=h_u_cla32_and10925_h_u_cla32_and10924_y0 _b=h_u_cla32_and10925_h_u_cla32_and10923_y0 _y0=h_u_cla32_and10925_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and10926_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and10926_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and10926_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and10926_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and10926_y0
.names h_u_cla32_and10926_y0 h_u_cla32_and10927_h_u_cla32_and10926_y0
1 1
.names h_u_cla32_and10925_y0 h_u_cla32_and10927_h_u_cla32_and10925_y0
1 1
.subckt and_gate _a=h_u_cla32_and10927_h_u_cla32_and10926_y0 _b=h_u_cla32_and10927_h_u_cla32_and10925_y0 _y0=h_u_cla32_and10927_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and10928_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and10928_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and10928_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and10928_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and10928_y0
.names h_u_cla32_and10928_y0 h_u_cla32_and10929_h_u_cla32_and10928_y0
1 1
.names h_u_cla32_and10927_y0 h_u_cla32_and10929_h_u_cla32_and10927_y0
1 1
.subckt and_gate _a=h_u_cla32_and10929_h_u_cla32_and10928_y0 _b=h_u_cla32_and10929_h_u_cla32_and10927_y0 _y0=h_u_cla32_and10929_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and10930_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and10930_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and10930_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and10930_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and10930_y0
.names h_u_cla32_and10930_y0 h_u_cla32_and10931_h_u_cla32_and10930_y0
1 1
.names h_u_cla32_and10929_y0 h_u_cla32_and10931_h_u_cla32_and10929_y0
1 1
.subckt and_gate _a=h_u_cla32_and10931_h_u_cla32_and10930_y0 _b=h_u_cla32_and10931_h_u_cla32_and10929_y0 _y0=h_u_cla32_and10931_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and10932_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and10932_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and10932_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and10932_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and10932_y0
.names h_u_cla32_and10932_y0 h_u_cla32_and10933_h_u_cla32_and10932_y0
1 1
.names h_u_cla32_and10931_y0 h_u_cla32_and10933_h_u_cla32_and10931_y0
1 1
.subckt and_gate _a=h_u_cla32_and10933_h_u_cla32_and10932_y0 _b=h_u_cla32_and10933_h_u_cla32_and10931_y0 _y0=h_u_cla32_and10933_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and10934_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and10934_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and10934_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and10934_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and10934_y0
.names h_u_cla32_and10934_y0 h_u_cla32_and10935_h_u_cla32_and10934_y0
1 1
.names h_u_cla32_and10933_y0 h_u_cla32_and10935_h_u_cla32_and10933_y0
1 1
.subckt and_gate _a=h_u_cla32_and10935_h_u_cla32_and10934_y0 _b=h_u_cla32_and10935_h_u_cla32_and10933_y0 _y0=h_u_cla32_and10935_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and10936_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and10936_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and10936_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and10936_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and10936_y0
.names h_u_cla32_and10936_y0 h_u_cla32_and10937_h_u_cla32_and10936_y0
1 1
.names h_u_cla32_and10935_y0 h_u_cla32_and10937_h_u_cla32_and10935_y0
1 1
.subckt and_gate _a=h_u_cla32_and10937_h_u_cla32_and10936_y0 _b=h_u_cla32_and10937_h_u_cla32_and10935_y0 _y0=h_u_cla32_and10937_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and10938_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and10938_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and10938_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and10938_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and10938_y0
.names h_u_cla32_and10938_y0 h_u_cla32_and10939_h_u_cla32_and10938_y0
1 1
.names h_u_cla32_and10937_y0 h_u_cla32_and10939_h_u_cla32_and10937_y0
1 1
.subckt and_gate _a=h_u_cla32_and10939_h_u_cla32_and10938_y0 _b=h_u_cla32_and10939_h_u_cla32_and10937_y0 _y0=h_u_cla32_and10939_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and10940_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and10940_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and10940_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and10940_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and10940_y0
.names h_u_cla32_and10940_y0 h_u_cla32_and10941_h_u_cla32_and10940_y0
1 1
.names h_u_cla32_and10939_y0 h_u_cla32_and10941_h_u_cla32_and10939_y0
1 1
.subckt and_gate _a=h_u_cla32_and10941_h_u_cla32_and10940_y0 _b=h_u_cla32_and10941_h_u_cla32_and10939_y0 _y0=h_u_cla32_and10941_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and10942_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and10942_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and10942_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and10942_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and10942_y0
.names h_u_cla32_and10942_y0 h_u_cla32_and10943_h_u_cla32_and10942_y0
1 1
.names h_u_cla32_and10941_y0 h_u_cla32_and10943_h_u_cla32_and10941_y0
1 1
.subckt and_gate _a=h_u_cla32_and10943_h_u_cla32_and10942_y0 _b=h_u_cla32_and10943_h_u_cla32_and10941_y0 _y0=h_u_cla32_and10943_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and10944_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and10944_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and10944_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and10944_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and10944_y0
.names h_u_cla32_and10944_y0 h_u_cla32_and10945_h_u_cla32_and10944_y0
1 1
.names h_u_cla32_and10943_y0 h_u_cla32_and10945_h_u_cla32_and10943_y0
1 1
.subckt and_gate _a=h_u_cla32_and10945_h_u_cla32_and10944_y0 _b=h_u_cla32_and10945_h_u_cla32_and10943_y0 _y0=h_u_cla32_and10945_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and10946_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and10946_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and10946_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and10946_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and10946_y0
.names h_u_cla32_and10946_y0 h_u_cla32_and10947_h_u_cla32_and10946_y0
1 1
.names h_u_cla32_and10945_y0 h_u_cla32_and10947_h_u_cla32_and10945_y0
1 1
.subckt and_gate _a=h_u_cla32_and10947_h_u_cla32_and10946_y0 _b=h_u_cla32_and10947_h_u_cla32_and10945_y0 _y0=h_u_cla32_and10947_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and10948_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and10948_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and10948_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and10948_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and10948_y0
.names h_u_cla32_and10948_y0 h_u_cla32_and10949_h_u_cla32_and10948_y0
1 1
.names h_u_cla32_and10947_y0 h_u_cla32_and10949_h_u_cla32_and10947_y0
1 1
.subckt and_gate _a=h_u_cla32_and10949_h_u_cla32_and10948_y0 _b=h_u_cla32_and10949_h_u_cla32_and10947_y0 _y0=h_u_cla32_and10949_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and10950_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and10950_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and10950_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and10950_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and10950_y0
.names h_u_cla32_and10950_y0 h_u_cla32_and10951_h_u_cla32_and10950_y0
1 1
.names h_u_cla32_and10949_y0 h_u_cla32_and10951_h_u_cla32_and10949_y0
1 1
.subckt and_gate _a=h_u_cla32_and10951_h_u_cla32_and10950_y0 _b=h_u_cla32_and10951_h_u_cla32_and10949_y0 _y0=h_u_cla32_and10951_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and10952_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and10952_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and10952_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and10952_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and10952_y0
.names h_u_cla32_and10952_y0 h_u_cla32_and10953_h_u_cla32_and10952_y0
1 1
.names h_u_cla32_and10951_y0 h_u_cla32_and10953_h_u_cla32_and10951_y0
1 1
.subckt and_gate _a=h_u_cla32_and10953_h_u_cla32_and10952_y0 _b=h_u_cla32_and10953_h_u_cla32_and10951_y0 _y0=h_u_cla32_and10953_y0
.names h_u_cla32_pg_logic31_y0 h_u_cla32_and10954_h_u_cla32_pg_logic31_y0
1 1
.names h_u_cla32_pg_logic8_y1 h_u_cla32_and10954_h_u_cla32_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla32_and10954_h_u_cla32_pg_logic31_y0 _b=h_u_cla32_and10954_h_u_cla32_pg_logic8_y1 _y0=h_u_cla32_and10954_y0
.names h_u_cla32_and10954_y0 h_u_cla32_and10955_h_u_cla32_and10954_y0
1 1
.names h_u_cla32_and10953_y0 h_u_cla32_and10955_h_u_cla32_and10953_y0
1 1
.subckt and_gate _a=h_u_cla32_and10955_h_u_cla32_and10954_y0 _b=h_u_cla32_and10955_h_u_cla32_and10953_y0 _y0=h_u_cla32_and10955_y0
.names h_u_cla32_pg_logic10_y0 h_u_cla32_and10956_h_u_cla32_pg_logic10_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and10956_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and10956_h_u_cla32_pg_logic10_y0 _b=h_u_cla32_and10956_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and10956_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and10957_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and10957_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and10957_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and10957_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and10957_y0
.names h_u_cla32_and10957_y0 h_u_cla32_and10958_h_u_cla32_and10957_y0
1 1
.names h_u_cla32_and10956_y0 h_u_cla32_and10958_h_u_cla32_and10956_y0
1 1
.subckt and_gate _a=h_u_cla32_and10958_h_u_cla32_and10957_y0 _b=h_u_cla32_and10958_h_u_cla32_and10956_y0 _y0=h_u_cla32_and10958_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and10959_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and10959_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and10959_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and10959_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and10959_y0
.names h_u_cla32_and10959_y0 h_u_cla32_and10960_h_u_cla32_and10959_y0
1 1
.names h_u_cla32_and10958_y0 h_u_cla32_and10960_h_u_cla32_and10958_y0
1 1
.subckt and_gate _a=h_u_cla32_and10960_h_u_cla32_and10959_y0 _b=h_u_cla32_and10960_h_u_cla32_and10958_y0 _y0=h_u_cla32_and10960_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and10961_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and10961_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and10961_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and10961_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and10961_y0
.names h_u_cla32_and10961_y0 h_u_cla32_and10962_h_u_cla32_and10961_y0
1 1
.names h_u_cla32_and10960_y0 h_u_cla32_and10962_h_u_cla32_and10960_y0
1 1
.subckt and_gate _a=h_u_cla32_and10962_h_u_cla32_and10961_y0 _b=h_u_cla32_and10962_h_u_cla32_and10960_y0 _y0=h_u_cla32_and10962_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and10963_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and10963_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and10963_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and10963_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and10963_y0
.names h_u_cla32_and10963_y0 h_u_cla32_and10964_h_u_cla32_and10963_y0
1 1
.names h_u_cla32_and10962_y0 h_u_cla32_and10964_h_u_cla32_and10962_y0
1 1
.subckt and_gate _a=h_u_cla32_and10964_h_u_cla32_and10963_y0 _b=h_u_cla32_and10964_h_u_cla32_and10962_y0 _y0=h_u_cla32_and10964_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and10965_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and10965_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and10965_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and10965_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and10965_y0
.names h_u_cla32_and10965_y0 h_u_cla32_and10966_h_u_cla32_and10965_y0
1 1
.names h_u_cla32_and10964_y0 h_u_cla32_and10966_h_u_cla32_and10964_y0
1 1
.subckt and_gate _a=h_u_cla32_and10966_h_u_cla32_and10965_y0 _b=h_u_cla32_and10966_h_u_cla32_and10964_y0 _y0=h_u_cla32_and10966_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and10967_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and10967_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and10967_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and10967_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and10967_y0
.names h_u_cla32_and10967_y0 h_u_cla32_and10968_h_u_cla32_and10967_y0
1 1
.names h_u_cla32_and10966_y0 h_u_cla32_and10968_h_u_cla32_and10966_y0
1 1
.subckt and_gate _a=h_u_cla32_and10968_h_u_cla32_and10967_y0 _b=h_u_cla32_and10968_h_u_cla32_and10966_y0 _y0=h_u_cla32_and10968_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and10969_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and10969_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and10969_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and10969_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and10969_y0
.names h_u_cla32_and10969_y0 h_u_cla32_and10970_h_u_cla32_and10969_y0
1 1
.names h_u_cla32_and10968_y0 h_u_cla32_and10970_h_u_cla32_and10968_y0
1 1
.subckt and_gate _a=h_u_cla32_and10970_h_u_cla32_and10969_y0 _b=h_u_cla32_and10970_h_u_cla32_and10968_y0 _y0=h_u_cla32_and10970_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and10971_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and10971_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and10971_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and10971_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and10971_y0
.names h_u_cla32_and10971_y0 h_u_cla32_and10972_h_u_cla32_and10971_y0
1 1
.names h_u_cla32_and10970_y0 h_u_cla32_and10972_h_u_cla32_and10970_y0
1 1
.subckt and_gate _a=h_u_cla32_and10972_h_u_cla32_and10971_y0 _b=h_u_cla32_and10972_h_u_cla32_and10970_y0 _y0=h_u_cla32_and10972_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and10973_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and10973_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and10973_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and10973_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and10973_y0
.names h_u_cla32_and10973_y0 h_u_cla32_and10974_h_u_cla32_and10973_y0
1 1
.names h_u_cla32_and10972_y0 h_u_cla32_and10974_h_u_cla32_and10972_y0
1 1
.subckt and_gate _a=h_u_cla32_and10974_h_u_cla32_and10973_y0 _b=h_u_cla32_and10974_h_u_cla32_and10972_y0 _y0=h_u_cla32_and10974_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and10975_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and10975_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and10975_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and10975_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and10975_y0
.names h_u_cla32_and10975_y0 h_u_cla32_and10976_h_u_cla32_and10975_y0
1 1
.names h_u_cla32_and10974_y0 h_u_cla32_and10976_h_u_cla32_and10974_y0
1 1
.subckt and_gate _a=h_u_cla32_and10976_h_u_cla32_and10975_y0 _b=h_u_cla32_and10976_h_u_cla32_and10974_y0 _y0=h_u_cla32_and10976_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and10977_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and10977_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and10977_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and10977_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and10977_y0
.names h_u_cla32_and10977_y0 h_u_cla32_and10978_h_u_cla32_and10977_y0
1 1
.names h_u_cla32_and10976_y0 h_u_cla32_and10978_h_u_cla32_and10976_y0
1 1
.subckt and_gate _a=h_u_cla32_and10978_h_u_cla32_and10977_y0 _b=h_u_cla32_and10978_h_u_cla32_and10976_y0 _y0=h_u_cla32_and10978_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and10979_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and10979_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and10979_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and10979_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and10979_y0
.names h_u_cla32_and10979_y0 h_u_cla32_and10980_h_u_cla32_and10979_y0
1 1
.names h_u_cla32_and10978_y0 h_u_cla32_and10980_h_u_cla32_and10978_y0
1 1
.subckt and_gate _a=h_u_cla32_and10980_h_u_cla32_and10979_y0 _b=h_u_cla32_and10980_h_u_cla32_and10978_y0 _y0=h_u_cla32_and10980_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and10981_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and10981_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and10981_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and10981_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and10981_y0
.names h_u_cla32_and10981_y0 h_u_cla32_and10982_h_u_cla32_and10981_y0
1 1
.names h_u_cla32_and10980_y0 h_u_cla32_and10982_h_u_cla32_and10980_y0
1 1
.subckt and_gate _a=h_u_cla32_and10982_h_u_cla32_and10981_y0 _b=h_u_cla32_and10982_h_u_cla32_and10980_y0 _y0=h_u_cla32_and10982_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and10983_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and10983_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and10983_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and10983_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and10983_y0
.names h_u_cla32_and10983_y0 h_u_cla32_and10984_h_u_cla32_and10983_y0
1 1
.names h_u_cla32_and10982_y0 h_u_cla32_and10984_h_u_cla32_and10982_y0
1 1
.subckt and_gate _a=h_u_cla32_and10984_h_u_cla32_and10983_y0 _b=h_u_cla32_and10984_h_u_cla32_and10982_y0 _y0=h_u_cla32_and10984_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and10985_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and10985_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and10985_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and10985_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and10985_y0
.names h_u_cla32_and10985_y0 h_u_cla32_and10986_h_u_cla32_and10985_y0
1 1
.names h_u_cla32_and10984_y0 h_u_cla32_and10986_h_u_cla32_and10984_y0
1 1
.subckt and_gate _a=h_u_cla32_and10986_h_u_cla32_and10985_y0 _b=h_u_cla32_and10986_h_u_cla32_and10984_y0 _y0=h_u_cla32_and10986_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and10987_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and10987_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and10987_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and10987_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and10987_y0
.names h_u_cla32_and10987_y0 h_u_cla32_and10988_h_u_cla32_and10987_y0
1 1
.names h_u_cla32_and10986_y0 h_u_cla32_and10988_h_u_cla32_and10986_y0
1 1
.subckt and_gate _a=h_u_cla32_and10988_h_u_cla32_and10987_y0 _b=h_u_cla32_and10988_h_u_cla32_and10986_y0 _y0=h_u_cla32_and10988_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and10989_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and10989_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and10989_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and10989_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and10989_y0
.names h_u_cla32_and10989_y0 h_u_cla32_and10990_h_u_cla32_and10989_y0
1 1
.names h_u_cla32_and10988_y0 h_u_cla32_and10990_h_u_cla32_and10988_y0
1 1
.subckt and_gate _a=h_u_cla32_and10990_h_u_cla32_and10989_y0 _b=h_u_cla32_and10990_h_u_cla32_and10988_y0 _y0=h_u_cla32_and10990_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and10991_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and10991_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and10991_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and10991_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and10991_y0
.names h_u_cla32_and10991_y0 h_u_cla32_and10992_h_u_cla32_and10991_y0
1 1
.names h_u_cla32_and10990_y0 h_u_cla32_and10992_h_u_cla32_and10990_y0
1 1
.subckt and_gate _a=h_u_cla32_and10992_h_u_cla32_and10991_y0 _b=h_u_cla32_and10992_h_u_cla32_and10990_y0 _y0=h_u_cla32_and10992_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and10993_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and10993_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and10993_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and10993_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and10993_y0
.names h_u_cla32_and10993_y0 h_u_cla32_and10994_h_u_cla32_and10993_y0
1 1
.names h_u_cla32_and10992_y0 h_u_cla32_and10994_h_u_cla32_and10992_y0
1 1
.subckt and_gate _a=h_u_cla32_and10994_h_u_cla32_and10993_y0 _b=h_u_cla32_and10994_h_u_cla32_and10992_y0 _y0=h_u_cla32_and10994_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and10995_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and10995_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and10995_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and10995_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and10995_y0
.names h_u_cla32_and10995_y0 h_u_cla32_and10996_h_u_cla32_and10995_y0
1 1
.names h_u_cla32_and10994_y0 h_u_cla32_and10996_h_u_cla32_and10994_y0
1 1
.subckt and_gate _a=h_u_cla32_and10996_h_u_cla32_and10995_y0 _b=h_u_cla32_and10996_h_u_cla32_and10994_y0 _y0=h_u_cla32_and10996_y0
.names h_u_cla32_pg_logic31_y0 h_u_cla32_and10997_h_u_cla32_pg_logic31_y0
1 1
.names h_u_cla32_pg_logic9_y1 h_u_cla32_and10997_h_u_cla32_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla32_and10997_h_u_cla32_pg_logic31_y0 _b=h_u_cla32_and10997_h_u_cla32_pg_logic9_y1 _y0=h_u_cla32_and10997_y0
.names h_u_cla32_and10997_y0 h_u_cla32_and10998_h_u_cla32_and10997_y0
1 1
.names h_u_cla32_and10996_y0 h_u_cla32_and10998_h_u_cla32_and10996_y0
1 1
.subckt and_gate _a=h_u_cla32_and10998_h_u_cla32_and10997_y0 _b=h_u_cla32_and10998_h_u_cla32_and10996_y0 _y0=h_u_cla32_and10998_y0
.names h_u_cla32_pg_logic11_y0 h_u_cla32_and10999_h_u_cla32_pg_logic11_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and10999_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and10999_h_u_cla32_pg_logic11_y0 _b=h_u_cla32_and10999_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and10999_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and11000_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and11000_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and11000_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and11000_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and11000_y0
.names h_u_cla32_and11000_y0 h_u_cla32_and11001_h_u_cla32_and11000_y0
1 1
.names h_u_cla32_and10999_y0 h_u_cla32_and11001_h_u_cla32_and10999_y0
1 1
.subckt and_gate _a=h_u_cla32_and11001_h_u_cla32_and11000_y0 _b=h_u_cla32_and11001_h_u_cla32_and10999_y0 _y0=h_u_cla32_and11001_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and11002_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and11002_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and11002_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and11002_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and11002_y0
.names h_u_cla32_and11002_y0 h_u_cla32_and11003_h_u_cla32_and11002_y0
1 1
.names h_u_cla32_and11001_y0 h_u_cla32_and11003_h_u_cla32_and11001_y0
1 1
.subckt and_gate _a=h_u_cla32_and11003_h_u_cla32_and11002_y0 _b=h_u_cla32_and11003_h_u_cla32_and11001_y0 _y0=h_u_cla32_and11003_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and11004_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and11004_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and11004_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and11004_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and11004_y0
.names h_u_cla32_and11004_y0 h_u_cla32_and11005_h_u_cla32_and11004_y0
1 1
.names h_u_cla32_and11003_y0 h_u_cla32_and11005_h_u_cla32_and11003_y0
1 1
.subckt and_gate _a=h_u_cla32_and11005_h_u_cla32_and11004_y0 _b=h_u_cla32_and11005_h_u_cla32_and11003_y0 _y0=h_u_cla32_and11005_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and11006_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and11006_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and11006_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and11006_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and11006_y0
.names h_u_cla32_and11006_y0 h_u_cla32_and11007_h_u_cla32_and11006_y0
1 1
.names h_u_cla32_and11005_y0 h_u_cla32_and11007_h_u_cla32_and11005_y0
1 1
.subckt and_gate _a=h_u_cla32_and11007_h_u_cla32_and11006_y0 _b=h_u_cla32_and11007_h_u_cla32_and11005_y0 _y0=h_u_cla32_and11007_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and11008_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and11008_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and11008_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and11008_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and11008_y0
.names h_u_cla32_and11008_y0 h_u_cla32_and11009_h_u_cla32_and11008_y0
1 1
.names h_u_cla32_and11007_y0 h_u_cla32_and11009_h_u_cla32_and11007_y0
1 1
.subckt and_gate _a=h_u_cla32_and11009_h_u_cla32_and11008_y0 _b=h_u_cla32_and11009_h_u_cla32_and11007_y0 _y0=h_u_cla32_and11009_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and11010_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and11010_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and11010_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and11010_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and11010_y0
.names h_u_cla32_and11010_y0 h_u_cla32_and11011_h_u_cla32_and11010_y0
1 1
.names h_u_cla32_and11009_y0 h_u_cla32_and11011_h_u_cla32_and11009_y0
1 1
.subckt and_gate _a=h_u_cla32_and11011_h_u_cla32_and11010_y0 _b=h_u_cla32_and11011_h_u_cla32_and11009_y0 _y0=h_u_cla32_and11011_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and11012_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and11012_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and11012_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and11012_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and11012_y0
.names h_u_cla32_and11012_y0 h_u_cla32_and11013_h_u_cla32_and11012_y0
1 1
.names h_u_cla32_and11011_y0 h_u_cla32_and11013_h_u_cla32_and11011_y0
1 1
.subckt and_gate _a=h_u_cla32_and11013_h_u_cla32_and11012_y0 _b=h_u_cla32_and11013_h_u_cla32_and11011_y0 _y0=h_u_cla32_and11013_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and11014_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and11014_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and11014_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and11014_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and11014_y0
.names h_u_cla32_and11014_y0 h_u_cla32_and11015_h_u_cla32_and11014_y0
1 1
.names h_u_cla32_and11013_y0 h_u_cla32_and11015_h_u_cla32_and11013_y0
1 1
.subckt and_gate _a=h_u_cla32_and11015_h_u_cla32_and11014_y0 _b=h_u_cla32_and11015_h_u_cla32_and11013_y0 _y0=h_u_cla32_and11015_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and11016_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and11016_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and11016_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and11016_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and11016_y0
.names h_u_cla32_and11016_y0 h_u_cla32_and11017_h_u_cla32_and11016_y0
1 1
.names h_u_cla32_and11015_y0 h_u_cla32_and11017_h_u_cla32_and11015_y0
1 1
.subckt and_gate _a=h_u_cla32_and11017_h_u_cla32_and11016_y0 _b=h_u_cla32_and11017_h_u_cla32_and11015_y0 _y0=h_u_cla32_and11017_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and11018_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and11018_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and11018_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and11018_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and11018_y0
.names h_u_cla32_and11018_y0 h_u_cla32_and11019_h_u_cla32_and11018_y0
1 1
.names h_u_cla32_and11017_y0 h_u_cla32_and11019_h_u_cla32_and11017_y0
1 1
.subckt and_gate _a=h_u_cla32_and11019_h_u_cla32_and11018_y0 _b=h_u_cla32_and11019_h_u_cla32_and11017_y0 _y0=h_u_cla32_and11019_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and11020_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and11020_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and11020_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and11020_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and11020_y0
.names h_u_cla32_and11020_y0 h_u_cla32_and11021_h_u_cla32_and11020_y0
1 1
.names h_u_cla32_and11019_y0 h_u_cla32_and11021_h_u_cla32_and11019_y0
1 1
.subckt and_gate _a=h_u_cla32_and11021_h_u_cla32_and11020_y0 _b=h_u_cla32_and11021_h_u_cla32_and11019_y0 _y0=h_u_cla32_and11021_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and11022_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and11022_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and11022_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and11022_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and11022_y0
.names h_u_cla32_and11022_y0 h_u_cla32_and11023_h_u_cla32_and11022_y0
1 1
.names h_u_cla32_and11021_y0 h_u_cla32_and11023_h_u_cla32_and11021_y0
1 1
.subckt and_gate _a=h_u_cla32_and11023_h_u_cla32_and11022_y0 _b=h_u_cla32_and11023_h_u_cla32_and11021_y0 _y0=h_u_cla32_and11023_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and11024_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and11024_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and11024_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and11024_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and11024_y0
.names h_u_cla32_and11024_y0 h_u_cla32_and11025_h_u_cla32_and11024_y0
1 1
.names h_u_cla32_and11023_y0 h_u_cla32_and11025_h_u_cla32_and11023_y0
1 1
.subckt and_gate _a=h_u_cla32_and11025_h_u_cla32_and11024_y0 _b=h_u_cla32_and11025_h_u_cla32_and11023_y0 _y0=h_u_cla32_and11025_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and11026_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and11026_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and11026_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and11026_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and11026_y0
.names h_u_cla32_and11026_y0 h_u_cla32_and11027_h_u_cla32_and11026_y0
1 1
.names h_u_cla32_and11025_y0 h_u_cla32_and11027_h_u_cla32_and11025_y0
1 1
.subckt and_gate _a=h_u_cla32_and11027_h_u_cla32_and11026_y0 _b=h_u_cla32_and11027_h_u_cla32_and11025_y0 _y0=h_u_cla32_and11027_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and11028_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and11028_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and11028_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and11028_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and11028_y0
.names h_u_cla32_and11028_y0 h_u_cla32_and11029_h_u_cla32_and11028_y0
1 1
.names h_u_cla32_and11027_y0 h_u_cla32_and11029_h_u_cla32_and11027_y0
1 1
.subckt and_gate _a=h_u_cla32_and11029_h_u_cla32_and11028_y0 _b=h_u_cla32_and11029_h_u_cla32_and11027_y0 _y0=h_u_cla32_and11029_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and11030_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and11030_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and11030_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and11030_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and11030_y0
.names h_u_cla32_and11030_y0 h_u_cla32_and11031_h_u_cla32_and11030_y0
1 1
.names h_u_cla32_and11029_y0 h_u_cla32_and11031_h_u_cla32_and11029_y0
1 1
.subckt and_gate _a=h_u_cla32_and11031_h_u_cla32_and11030_y0 _b=h_u_cla32_and11031_h_u_cla32_and11029_y0 _y0=h_u_cla32_and11031_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and11032_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and11032_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and11032_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and11032_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and11032_y0
.names h_u_cla32_and11032_y0 h_u_cla32_and11033_h_u_cla32_and11032_y0
1 1
.names h_u_cla32_and11031_y0 h_u_cla32_and11033_h_u_cla32_and11031_y0
1 1
.subckt and_gate _a=h_u_cla32_and11033_h_u_cla32_and11032_y0 _b=h_u_cla32_and11033_h_u_cla32_and11031_y0 _y0=h_u_cla32_and11033_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and11034_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and11034_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and11034_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and11034_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and11034_y0
.names h_u_cla32_and11034_y0 h_u_cla32_and11035_h_u_cla32_and11034_y0
1 1
.names h_u_cla32_and11033_y0 h_u_cla32_and11035_h_u_cla32_and11033_y0
1 1
.subckt and_gate _a=h_u_cla32_and11035_h_u_cla32_and11034_y0 _b=h_u_cla32_and11035_h_u_cla32_and11033_y0 _y0=h_u_cla32_and11035_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and11036_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and11036_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and11036_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and11036_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and11036_y0
.names h_u_cla32_and11036_y0 h_u_cla32_and11037_h_u_cla32_and11036_y0
1 1
.names h_u_cla32_and11035_y0 h_u_cla32_and11037_h_u_cla32_and11035_y0
1 1
.subckt and_gate _a=h_u_cla32_and11037_h_u_cla32_and11036_y0 _b=h_u_cla32_and11037_h_u_cla32_and11035_y0 _y0=h_u_cla32_and11037_y0
.names h_u_cla32_pg_logic31_y0 h_u_cla32_and11038_h_u_cla32_pg_logic31_y0
1 1
.names h_u_cla32_pg_logic10_y1 h_u_cla32_and11038_h_u_cla32_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla32_and11038_h_u_cla32_pg_logic31_y0 _b=h_u_cla32_and11038_h_u_cla32_pg_logic10_y1 _y0=h_u_cla32_and11038_y0
.names h_u_cla32_and11038_y0 h_u_cla32_and11039_h_u_cla32_and11038_y0
1 1
.names h_u_cla32_and11037_y0 h_u_cla32_and11039_h_u_cla32_and11037_y0
1 1
.subckt and_gate _a=h_u_cla32_and11039_h_u_cla32_and11038_y0 _b=h_u_cla32_and11039_h_u_cla32_and11037_y0 _y0=h_u_cla32_and11039_y0
.names h_u_cla32_pg_logic12_y0 h_u_cla32_and11040_h_u_cla32_pg_logic12_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and11040_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and11040_h_u_cla32_pg_logic12_y0 _b=h_u_cla32_and11040_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and11040_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and11041_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and11041_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and11041_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and11041_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and11041_y0
.names h_u_cla32_and11041_y0 h_u_cla32_and11042_h_u_cla32_and11041_y0
1 1
.names h_u_cla32_and11040_y0 h_u_cla32_and11042_h_u_cla32_and11040_y0
1 1
.subckt and_gate _a=h_u_cla32_and11042_h_u_cla32_and11041_y0 _b=h_u_cla32_and11042_h_u_cla32_and11040_y0 _y0=h_u_cla32_and11042_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and11043_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and11043_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and11043_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and11043_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and11043_y0
.names h_u_cla32_and11043_y0 h_u_cla32_and11044_h_u_cla32_and11043_y0
1 1
.names h_u_cla32_and11042_y0 h_u_cla32_and11044_h_u_cla32_and11042_y0
1 1
.subckt and_gate _a=h_u_cla32_and11044_h_u_cla32_and11043_y0 _b=h_u_cla32_and11044_h_u_cla32_and11042_y0 _y0=h_u_cla32_and11044_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and11045_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and11045_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and11045_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and11045_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and11045_y0
.names h_u_cla32_and11045_y0 h_u_cla32_and11046_h_u_cla32_and11045_y0
1 1
.names h_u_cla32_and11044_y0 h_u_cla32_and11046_h_u_cla32_and11044_y0
1 1
.subckt and_gate _a=h_u_cla32_and11046_h_u_cla32_and11045_y0 _b=h_u_cla32_and11046_h_u_cla32_and11044_y0 _y0=h_u_cla32_and11046_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and11047_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and11047_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and11047_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and11047_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and11047_y0
.names h_u_cla32_and11047_y0 h_u_cla32_and11048_h_u_cla32_and11047_y0
1 1
.names h_u_cla32_and11046_y0 h_u_cla32_and11048_h_u_cla32_and11046_y0
1 1
.subckt and_gate _a=h_u_cla32_and11048_h_u_cla32_and11047_y0 _b=h_u_cla32_and11048_h_u_cla32_and11046_y0 _y0=h_u_cla32_and11048_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and11049_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and11049_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and11049_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and11049_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and11049_y0
.names h_u_cla32_and11049_y0 h_u_cla32_and11050_h_u_cla32_and11049_y0
1 1
.names h_u_cla32_and11048_y0 h_u_cla32_and11050_h_u_cla32_and11048_y0
1 1
.subckt and_gate _a=h_u_cla32_and11050_h_u_cla32_and11049_y0 _b=h_u_cla32_and11050_h_u_cla32_and11048_y0 _y0=h_u_cla32_and11050_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and11051_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and11051_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and11051_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and11051_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and11051_y0
.names h_u_cla32_and11051_y0 h_u_cla32_and11052_h_u_cla32_and11051_y0
1 1
.names h_u_cla32_and11050_y0 h_u_cla32_and11052_h_u_cla32_and11050_y0
1 1
.subckt and_gate _a=h_u_cla32_and11052_h_u_cla32_and11051_y0 _b=h_u_cla32_and11052_h_u_cla32_and11050_y0 _y0=h_u_cla32_and11052_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and11053_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and11053_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and11053_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and11053_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and11053_y0
.names h_u_cla32_and11053_y0 h_u_cla32_and11054_h_u_cla32_and11053_y0
1 1
.names h_u_cla32_and11052_y0 h_u_cla32_and11054_h_u_cla32_and11052_y0
1 1
.subckt and_gate _a=h_u_cla32_and11054_h_u_cla32_and11053_y0 _b=h_u_cla32_and11054_h_u_cla32_and11052_y0 _y0=h_u_cla32_and11054_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and11055_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and11055_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and11055_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and11055_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and11055_y0
.names h_u_cla32_and11055_y0 h_u_cla32_and11056_h_u_cla32_and11055_y0
1 1
.names h_u_cla32_and11054_y0 h_u_cla32_and11056_h_u_cla32_and11054_y0
1 1
.subckt and_gate _a=h_u_cla32_and11056_h_u_cla32_and11055_y0 _b=h_u_cla32_and11056_h_u_cla32_and11054_y0 _y0=h_u_cla32_and11056_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and11057_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and11057_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and11057_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and11057_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and11057_y0
.names h_u_cla32_and11057_y0 h_u_cla32_and11058_h_u_cla32_and11057_y0
1 1
.names h_u_cla32_and11056_y0 h_u_cla32_and11058_h_u_cla32_and11056_y0
1 1
.subckt and_gate _a=h_u_cla32_and11058_h_u_cla32_and11057_y0 _b=h_u_cla32_and11058_h_u_cla32_and11056_y0 _y0=h_u_cla32_and11058_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and11059_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and11059_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and11059_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and11059_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and11059_y0
.names h_u_cla32_and11059_y0 h_u_cla32_and11060_h_u_cla32_and11059_y0
1 1
.names h_u_cla32_and11058_y0 h_u_cla32_and11060_h_u_cla32_and11058_y0
1 1
.subckt and_gate _a=h_u_cla32_and11060_h_u_cla32_and11059_y0 _b=h_u_cla32_and11060_h_u_cla32_and11058_y0 _y0=h_u_cla32_and11060_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and11061_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and11061_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and11061_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and11061_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and11061_y0
.names h_u_cla32_and11061_y0 h_u_cla32_and11062_h_u_cla32_and11061_y0
1 1
.names h_u_cla32_and11060_y0 h_u_cla32_and11062_h_u_cla32_and11060_y0
1 1
.subckt and_gate _a=h_u_cla32_and11062_h_u_cla32_and11061_y0 _b=h_u_cla32_and11062_h_u_cla32_and11060_y0 _y0=h_u_cla32_and11062_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and11063_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and11063_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and11063_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and11063_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and11063_y0
.names h_u_cla32_and11063_y0 h_u_cla32_and11064_h_u_cla32_and11063_y0
1 1
.names h_u_cla32_and11062_y0 h_u_cla32_and11064_h_u_cla32_and11062_y0
1 1
.subckt and_gate _a=h_u_cla32_and11064_h_u_cla32_and11063_y0 _b=h_u_cla32_and11064_h_u_cla32_and11062_y0 _y0=h_u_cla32_and11064_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and11065_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and11065_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and11065_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and11065_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and11065_y0
.names h_u_cla32_and11065_y0 h_u_cla32_and11066_h_u_cla32_and11065_y0
1 1
.names h_u_cla32_and11064_y0 h_u_cla32_and11066_h_u_cla32_and11064_y0
1 1
.subckt and_gate _a=h_u_cla32_and11066_h_u_cla32_and11065_y0 _b=h_u_cla32_and11066_h_u_cla32_and11064_y0 _y0=h_u_cla32_and11066_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and11067_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and11067_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and11067_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and11067_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and11067_y0
.names h_u_cla32_and11067_y0 h_u_cla32_and11068_h_u_cla32_and11067_y0
1 1
.names h_u_cla32_and11066_y0 h_u_cla32_and11068_h_u_cla32_and11066_y0
1 1
.subckt and_gate _a=h_u_cla32_and11068_h_u_cla32_and11067_y0 _b=h_u_cla32_and11068_h_u_cla32_and11066_y0 _y0=h_u_cla32_and11068_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and11069_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and11069_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and11069_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and11069_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and11069_y0
.names h_u_cla32_and11069_y0 h_u_cla32_and11070_h_u_cla32_and11069_y0
1 1
.names h_u_cla32_and11068_y0 h_u_cla32_and11070_h_u_cla32_and11068_y0
1 1
.subckt and_gate _a=h_u_cla32_and11070_h_u_cla32_and11069_y0 _b=h_u_cla32_and11070_h_u_cla32_and11068_y0 _y0=h_u_cla32_and11070_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and11071_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and11071_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and11071_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and11071_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and11071_y0
.names h_u_cla32_and11071_y0 h_u_cla32_and11072_h_u_cla32_and11071_y0
1 1
.names h_u_cla32_and11070_y0 h_u_cla32_and11072_h_u_cla32_and11070_y0
1 1
.subckt and_gate _a=h_u_cla32_and11072_h_u_cla32_and11071_y0 _b=h_u_cla32_and11072_h_u_cla32_and11070_y0 _y0=h_u_cla32_and11072_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and11073_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and11073_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and11073_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and11073_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and11073_y0
.names h_u_cla32_and11073_y0 h_u_cla32_and11074_h_u_cla32_and11073_y0
1 1
.names h_u_cla32_and11072_y0 h_u_cla32_and11074_h_u_cla32_and11072_y0
1 1
.subckt and_gate _a=h_u_cla32_and11074_h_u_cla32_and11073_y0 _b=h_u_cla32_and11074_h_u_cla32_and11072_y0 _y0=h_u_cla32_and11074_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and11075_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and11075_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and11075_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and11075_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and11075_y0
.names h_u_cla32_and11075_y0 h_u_cla32_and11076_h_u_cla32_and11075_y0
1 1
.names h_u_cla32_and11074_y0 h_u_cla32_and11076_h_u_cla32_and11074_y0
1 1
.subckt and_gate _a=h_u_cla32_and11076_h_u_cla32_and11075_y0 _b=h_u_cla32_and11076_h_u_cla32_and11074_y0 _y0=h_u_cla32_and11076_y0
.names h_u_cla32_pg_logic31_y0 h_u_cla32_and11077_h_u_cla32_pg_logic31_y0
1 1
.names h_u_cla32_pg_logic11_y1 h_u_cla32_and11077_h_u_cla32_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla32_and11077_h_u_cla32_pg_logic31_y0 _b=h_u_cla32_and11077_h_u_cla32_pg_logic11_y1 _y0=h_u_cla32_and11077_y0
.names h_u_cla32_and11077_y0 h_u_cla32_and11078_h_u_cla32_and11077_y0
1 1
.names h_u_cla32_and11076_y0 h_u_cla32_and11078_h_u_cla32_and11076_y0
1 1
.subckt and_gate _a=h_u_cla32_and11078_h_u_cla32_and11077_y0 _b=h_u_cla32_and11078_h_u_cla32_and11076_y0 _y0=h_u_cla32_and11078_y0
.names h_u_cla32_pg_logic13_y0 h_u_cla32_and11079_h_u_cla32_pg_logic13_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and11079_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and11079_h_u_cla32_pg_logic13_y0 _b=h_u_cla32_and11079_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and11079_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and11080_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and11080_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and11080_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and11080_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and11080_y0
.names h_u_cla32_and11080_y0 h_u_cla32_and11081_h_u_cla32_and11080_y0
1 1
.names h_u_cla32_and11079_y0 h_u_cla32_and11081_h_u_cla32_and11079_y0
1 1
.subckt and_gate _a=h_u_cla32_and11081_h_u_cla32_and11080_y0 _b=h_u_cla32_and11081_h_u_cla32_and11079_y0 _y0=h_u_cla32_and11081_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and11082_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and11082_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and11082_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and11082_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and11082_y0
.names h_u_cla32_and11082_y0 h_u_cla32_and11083_h_u_cla32_and11082_y0
1 1
.names h_u_cla32_and11081_y0 h_u_cla32_and11083_h_u_cla32_and11081_y0
1 1
.subckt and_gate _a=h_u_cla32_and11083_h_u_cla32_and11082_y0 _b=h_u_cla32_and11083_h_u_cla32_and11081_y0 _y0=h_u_cla32_and11083_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and11084_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and11084_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and11084_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and11084_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and11084_y0
.names h_u_cla32_and11084_y0 h_u_cla32_and11085_h_u_cla32_and11084_y0
1 1
.names h_u_cla32_and11083_y0 h_u_cla32_and11085_h_u_cla32_and11083_y0
1 1
.subckt and_gate _a=h_u_cla32_and11085_h_u_cla32_and11084_y0 _b=h_u_cla32_and11085_h_u_cla32_and11083_y0 _y0=h_u_cla32_and11085_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and11086_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and11086_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and11086_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and11086_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and11086_y0
.names h_u_cla32_and11086_y0 h_u_cla32_and11087_h_u_cla32_and11086_y0
1 1
.names h_u_cla32_and11085_y0 h_u_cla32_and11087_h_u_cla32_and11085_y0
1 1
.subckt and_gate _a=h_u_cla32_and11087_h_u_cla32_and11086_y0 _b=h_u_cla32_and11087_h_u_cla32_and11085_y0 _y0=h_u_cla32_and11087_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and11088_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and11088_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and11088_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and11088_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and11088_y0
.names h_u_cla32_and11088_y0 h_u_cla32_and11089_h_u_cla32_and11088_y0
1 1
.names h_u_cla32_and11087_y0 h_u_cla32_and11089_h_u_cla32_and11087_y0
1 1
.subckt and_gate _a=h_u_cla32_and11089_h_u_cla32_and11088_y0 _b=h_u_cla32_and11089_h_u_cla32_and11087_y0 _y0=h_u_cla32_and11089_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and11090_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and11090_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and11090_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and11090_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and11090_y0
.names h_u_cla32_and11090_y0 h_u_cla32_and11091_h_u_cla32_and11090_y0
1 1
.names h_u_cla32_and11089_y0 h_u_cla32_and11091_h_u_cla32_and11089_y0
1 1
.subckt and_gate _a=h_u_cla32_and11091_h_u_cla32_and11090_y0 _b=h_u_cla32_and11091_h_u_cla32_and11089_y0 _y0=h_u_cla32_and11091_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and11092_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and11092_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and11092_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and11092_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and11092_y0
.names h_u_cla32_and11092_y0 h_u_cla32_and11093_h_u_cla32_and11092_y0
1 1
.names h_u_cla32_and11091_y0 h_u_cla32_and11093_h_u_cla32_and11091_y0
1 1
.subckt and_gate _a=h_u_cla32_and11093_h_u_cla32_and11092_y0 _b=h_u_cla32_and11093_h_u_cla32_and11091_y0 _y0=h_u_cla32_and11093_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and11094_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and11094_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and11094_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and11094_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and11094_y0
.names h_u_cla32_and11094_y0 h_u_cla32_and11095_h_u_cla32_and11094_y0
1 1
.names h_u_cla32_and11093_y0 h_u_cla32_and11095_h_u_cla32_and11093_y0
1 1
.subckt and_gate _a=h_u_cla32_and11095_h_u_cla32_and11094_y0 _b=h_u_cla32_and11095_h_u_cla32_and11093_y0 _y0=h_u_cla32_and11095_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and11096_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and11096_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and11096_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and11096_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and11096_y0
.names h_u_cla32_and11096_y0 h_u_cla32_and11097_h_u_cla32_and11096_y0
1 1
.names h_u_cla32_and11095_y0 h_u_cla32_and11097_h_u_cla32_and11095_y0
1 1
.subckt and_gate _a=h_u_cla32_and11097_h_u_cla32_and11096_y0 _b=h_u_cla32_and11097_h_u_cla32_and11095_y0 _y0=h_u_cla32_and11097_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and11098_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and11098_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and11098_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and11098_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and11098_y0
.names h_u_cla32_and11098_y0 h_u_cla32_and11099_h_u_cla32_and11098_y0
1 1
.names h_u_cla32_and11097_y0 h_u_cla32_and11099_h_u_cla32_and11097_y0
1 1
.subckt and_gate _a=h_u_cla32_and11099_h_u_cla32_and11098_y0 _b=h_u_cla32_and11099_h_u_cla32_and11097_y0 _y0=h_u_cla32_and11099_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and11100_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and11100_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and11100_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and11100_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and11100_y0
.names h_u_cla32_and11100_y0 h_u_cla32_and11101_h_u_cla32_and11100_y0
1 1
.names h_u_cla32_and11099_y0 h_u_cla32_and11101_h_u_cla32_and11099_y0
1 1
.subckt and_gate _a=h_u_cla32_and11101_h_u_cla32_and11100_y0 _b=h_u_cla32_and11101_h_u_cla32_and11099_y0 _y0=h_u_cla32_and11101_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and11102_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and11102_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and11102_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and11102_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and11102_y0
.names h_u_cla32_and11102_y0 h_u_cla32_and11103_h_u_cla32_and11102_y0
1 1
.names h_u_cla32_and11101_y0 h_u_cla32_and11103_h_u_cla32_and11101_y0
1 1
.subckt and_gate _a=h_u_cla32_and11103_h_u_cla32_and11102_y0 _b=h_u_cla32_and11103_h_u_cla32_and11101_y0 _y0=h_u_cla32_and11103_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and11104_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and11104_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and11104_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and11104_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and11104_y0
.names h_u_cla32_and11104_y0 h_u_cla32_and11105_h_u_cla32_and11104_y0
1 1
.names h_u_cla32_and11103_y0 h_u_cla32_and11105_h_u_cla32_and11103_y0
1 1
.subckt and_gate _a=h_u_cla32_and11105_h_u_cla32_and11104_y0 _b=h_u_cla32_and11105_h_u_cla32_and11103_y0 _y0=h_u_cla32_and11105_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and11106_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and11106_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and11106_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and11106_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and11106_y0
.names h_u_cla32_and11106_y0 h_u_cla32_and11107_h_u_cla32_and11106_y0
1 1
.names h_u_cla32_and11105_y0 h_u_cla32_and11107_h_u_cla32_and11105_y0
1 1
.subckt and_gate _a=h_u_cla32_and11107_h_u_cla32_and11106_y0 _b=h_u_cla32_and11107_h_u_cla32_and11105_y0 _y0=h_u_cla32_and11107_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and11108_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and11108_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and11108_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and11108_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and11108_y0
.names h_u_cla32_and11108_y0 h_u_cla32_and11109_h_u_cla32_and11108_y0
1 1
.names h_u_cla32_and11107_y0 h_u_cla32_and11109_h_u_cla32_and11107_y0
1 1
.subckt and_gate _a=h_u_cla32_and11109_h_u_cla32_and11108_y0 _b=h_u_cla32_and11109_h_u_cla32_and11107_y0 _y0=h_u_cla32_and11109_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and11110_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and11110_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and11110_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and11110_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and11110_y0
.names h_u_cla32_and11110_y0 h_u_cla32_and11111_h_u_cla32_and11110_y0
1 1
.names h_u_cla32_and11109_y0 h_u_cla32_and11111_h_u_cla32_and11109_y0
1 1
.subckt and_gate _a=h_u_cla32_and11111_h_u_cla32_and11110_y0 _b=h_u_cla32_and11111_h_u_cla32_and11109_y0 _y0=h_u_cla32_and11111_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and11112_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and11112_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and11112_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and11112_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and11112_y0
.names h_u_cla32_and11112_y0 h_u_cla32_and11113_h_u_cla32_and11112_y0
1 1
.names h_u_cla32_and11111_y0 h_u_cla32_and11113_h_u_cla32_and11111_y0
1 1
.subckt and_gate _a=h_u_cla32_and11113_h_u_cla32_and11112_y0 _b=h_u_cla32_and11113_h_u_cla32_and11111_y0 _y0=h_u_cla32_and11113_y0
.names h_u_cla32_pg_logic31_y0 h_u_cla32_and11114_h_u_cla32_pg_logic31_y0
1 1
.names h_u_cla32_pg_logic12_y1 h_u_cla32_and11114_h_u_cla32_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla32_and11114_h_u_cla32_pg_logic31_y0 _b=h_u_cla32_and11114_h_u_cla32_pg_logic12_y1 _y0=h_u_cla32_and11114_y0
.names h_u_cla32_and11114_y0 h_u_cla32_and11115_h_u_cla32_and11114_y0
1 1
.names h_u_cla32_and11113_y0 h_u_cla32_and11115_h_u_cla32_and11113_y0
1 1
.subckt and_gate _a=h_u_cla32_and11115_h_u_cla32_and11114_y0 _b=h_u_cla32_and11115_h_u_cla32_and11113_y0 _y0=h_u_cla32_and11115_y0
.names h_u_cla32_pg_logic14_y0 h_u_cla32_and11116_h_u_cla32_pg_logic14_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and11116_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and11116_h_u_cla32_pg_logic14_y0 _b=h_u_cla32_and11116_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and11116_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and11117_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and11117_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and11117_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and11117_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and11117_y0
.names h_u_cla32_and11117_y0 h_u_cla32_and11118_h_u_cla32_and11117_y0
1 1
.names h_u_cla32_and11116_y0 h_u_cla32_and11118_h_u_cla32_and11116_y0
1 1
.subckt and_gate _a=h_u_cla32_and11118_h_u_cla32_and11117_y0 _b=h_u_cla32_and11118_h_u_cla32_and11116_y0 _y0=h_u_cla32_and11118_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and11119_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and11119_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and11119_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and11119_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and11119_y0
.names h_u_cla32_and11119_y0 h_u_cla32_and11120_h_u_cla32_and11119_y0
1 1
.names h_u_cla32_and11118_y0 h_u_cla32_and11120_h_u_cla32_and11118_y0
1 1
.subckt and_gate _a=h_u_cla32_and11120_h_u_cla32_and11119_y0 _b=h_u_cla32_and11120_h_u_cla32_and11118_y0 _y0=h_u_cla32_and11120_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and11121_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and11121_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and11121_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and11121_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and11121_y0
.names h_u_cla32_and11121_y0 h_u_cla32_and11122_h_u_cla32_and11121_y0
1 1
.names h_u_cla32_and11120_y0 h_u_cla32_and11122_h_u_cla32_and11120_y0
1 1
.subckt and_gate _a=h_u_cla32_and11122_h_u_cla32_and11121_y0 _b=h_u_cla32_and11122_h_u_cla32_and11120_y0 _y0=h_u_cla32_and11122_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and11123_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and11123_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and11123_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and11123_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and11123_y0
.names h_u_cla32_and11123_y0 h_u_cla32_and11124_h_u_cla32_and11123_y0
1 1
.names h_u_cla32_and11122_y0 h_u_cla32_and11124_h_u_cla32_and11122_y0
1 1
.subckt and_gate _a=h_u_cla32_and11124_h_u_cla32_and11123_y0 _b=h_u_cla32_and11124_h_u_cla32_and11122_y0 _y0=h_u_cla32_and11124_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and11125_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and11125_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and11125_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and11125_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and11125_y0
.names h_u_cla32_and11125_y0 h_u_cla32_and11126_h_u_cla32_and11125_y0
1 1
.names h_u_cla32_and11124_y0 h_u_cla32_and11126_h_u_cla32_and11124_y0
1 1
.subckt and_gate _a=h_u_cla32_and11126_h_u_cla32_and11125_y0 _b=h_u_cla32_and11126_h_u_cla32_and11124_y0 _y0=h_u_cla32_and11126_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and11127_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and11127_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and11127_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and11127_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and11127_y0
.names h_u_cla32_and11127_y0 h_u_cla32_and11128_h_u_cla32_and11127_y0
1 1
.names h_u_cla32_and11126_y0 h_u_cla32_and11128_h_u_cla32_and11126_y0
1 1
.subckt and_gate _a=h_u_cla32_and11128_h_u_cla32_and11127_y0 _b=h_u_cla32_and11128_h_u_cla32_and11126_y0 _y0=h_u_cla32_and11128_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and11129_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and11129_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and11129_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and11129_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and11129_y0
.names h_u_cla32_and11129_y0 h_u_cla32_and11130_h_u_cla32_and11129_y0
1 1
.names h_u_cla32_and11128_y0 h_u_cla32_and11130_h_u_cla32_and11128_y0
1 1
.subckt and_gate _a=h_u_cla32_and11130_h_u_cla32_and11129_y0 _b=h_u_cla32_and11130_h_u_cla32_and11128_y0 _y0=h_u_cla32_and11130_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and11131_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and11131_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and11131_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and11131_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and11131_y0
.names h_u_cla32_and11131_y0 h_u_cla32_and11132_h_u_cla32_and11131_y0
1 1
.names h_u_cla32_and11130_y0 h_u_cla32_and11132_h_u_cla32_and11130_y0
1 1
.subckt and_gate _a=h_u_cla32_and11132_h_u_cla32_and11131_y0 _b=h_u_cla32_and11132_h_u_cla32_and11130_y0 _y0=h_u_cla32_and11132_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and11133_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and11133_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and11133_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and11133_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and11133_y0
.names h_u_cla32_and11133_y0 h_u_cla32_and11134_h_u_cla32_and11133_y0
1 1
.names h_u_cla32_and11132_y0 h_u_cla32_and11134_h_u_cla32_and11132_y0
1 1
.subckt and_gate _a=h_u_cla32_and11134_h_u_cla32_and11133_y0 _b=h_u_cla32_and11134_h_u_cla32_and11132_y0 _y0=h_u_cla32_and11134_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and11135_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and11135_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and11135_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and11135_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and11135_y0
.names h_u_cla32_and11135_y0 h_u_cla32_and11136_h_u_cla32_and11135_y0
1 1
.names h_u_cla32_and11134_y0 h_u_cla32_and11136_h_u_cla32_and11134_y0
1 1
.subckt and_gate _a=h_u_cla32_and11136_h_u_cla32_and11135_y0 _b=h_u_cla32_and11136_h_u_cla32_and11134_y0 _y0=h_u_cla32_and11136_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and11137_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and11137_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and11137_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and11137_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and11137_y0
.names h_u_cla32_and11137_y0 h_u_cla32_and11138_h_u_cla32_and11137_y0
1 1
.names h_u_cla32_and11136_y0 h_u_cla32_and11138_h_u_cla32_and11136_y0
1 1
.subckt and_gate _a=h_u_cla32_and11138_h_u_cla32_and11137_y0 _b=h_u_cla32_and11138_h_u_cla32_and11136_y0 _y0=h_u_cla32_and11138_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and11139_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and11139_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and11139_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and11139_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and11139_y0
.names h_u_cla32_and11139_y0 h_u_cla32_and11140_h_u_cla32_and11139_y0
1 1
.names h_u_cla32_and11138_y0 h_u_cla32_and11140_h_u_cla32_and11138_y0
1 1
.subckt and_gate _a=h_u_cla32_and11140_h_u_cla32_and11139_y0 _b=h_u_cla32_and11140_h_u_cla32_and11138_y0 _y0=h_u_cla32_and11140_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and11141_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and11141_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and11141_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and11141_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and11141_y0
.names h_u_cla32_and11141_y0 h_u_cla32_and11142_h_u_cla32_and11141_y0
1 1
.names h_u_cla32_and11140_y0 h_u_cla32_and11142_h_u_cla32_and11140_y0
1 1
.subckt and_gate _a=h_u_cla32_and11142_h_u_cla32_and11141_y0 _b=h_u_cla32_and11142_h_u_cla32_and11140_y0 _y0=h_u_cla32_and11142_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and11143_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and11143_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and11143_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and11143_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and11143_y0
.names h_u_cla32_and11143_y0 h_u_cla32_and11144_h_u_cla32_and11143_y0
1 1
.names h_u_cla32_and11142_y0 h_u_cla32_and11144_h_u_cla32_and11142_y0
1 1
.subckt and_gate _a=h_u_cla32_and11144_h_u_cla32_and11143_y0 _b=h_u_cla32_and11144_h_u_cla32_and11142_y0 _y0=h_u_cla32_and11144_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and11145_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and11145_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and11145_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and11145_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and11145_y0
.names h_u_cla32_and11145_y0 h_u_cla32_and11146_h_u_cla32_and11145_y0
1 1
.names h_u_cla32_and11144_y0 h_u_cla32_and11146_h_u_cla32_and11144_y0
1 1
.subckt and_gate _a=h_u_cla32_and11146_h_u_cla32_and11145_y0 _b=h_u_cla32_and11146_h_u_cla32_and11144_y0 _y0=h_u_cla32_and11146_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and11147_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and11147_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and11147_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and11147_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and11147_y0
.names h_u_cla32_and11147_y0 h_u_cla32_and11148_h_u_cla32_and11147_y0
1 1
.names h_u_cla32_and11146_y0 h_u_cla32_and11148_h_u_cla32_and11146_y0
1 1
.subckt and_gate _a=h_u_cla32_and11148_h_u_cla32_and11147_y0 _b=h_u_cla32_and11148_h_u_cla32_and11146_y0 _y0=h_u_cla32_and11148_y0
.names h_u_cla32_pg_logic31_y0 h_u_cla32_and11149_h_u_cla32_pg_logic31_y0
1 1
.names h_u_cla32_pg_logic13_y1 h_u_cla32_and11149_h_u_cla32_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla32_and11149_h_u_cla32_pg_logic31_y0 _b=h_u_cla32_and11149_h_u_cla32_pg_logic13_y1 _y0=h_u_cla32_and11149_y0
.names h_u_cla32_and11149_y0 h_u_cla32_and11150_h_u_cla32_and11149_y0
1 1
.names h_u_cla32_and11148_y0 h_u_cla32_and11150_h_u_cla32_and11148_y0
1 1
.subckt and_gate _a=h_u_cla32_and11150_h_u_cla32_and11149_y0 _b=h_u_cla32_and11150_h_u_cla32_and11148_y0 _y0=h_u_cla32_and11150_y0
.names h_u_cla32_pg_logic15_y0 h_u_cla32_and11151_h_u_cla32_pg_logic15_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and11151_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and11151_h_u_cla32_pg_logic15_y0 _b=h_u_cla32_and11151_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and11151_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and11152_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and11152_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and11152_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and11152_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and11152_y0
.names h_u_cla32_and11152_y0 h_u_cla32_and11153_h_u_cla32_and11152_y0
1 1
.names h_u_cla32_and11151_y0 h_u_cla32_and11153_h_u_cla32_and11151_y0
1 1
.subckt and_gate _a=h_u_cla32_and11153_h_u_cla32_and11152_y0 _b=h_u_cla32_and11153_h_u_cla32_and11151_y0 _y0=h_u_cla32_and11153_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and11154_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and11154_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and11154_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and11154_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and11154_y0
.names h_u_cla32_and11154_y0 h_u_cla32_and11155_h_u_cla32_and11154_y0
1 1
.names h_u_cla32_and11153_y0 h_u_cla32_and11155_h_u_cla32_and11153_y0
1 1
.subckt and_gate _a=h_u_cla32_and11155_h_u_cla32_and11154_y0 _b=h_u_cla32_and11155_h_u_cla32_and11153_y0 _y0=h_u_cla32_and11155_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and11156_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and11156_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and11156_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and11156_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and11156_y0
.names h_u_cla32_and11156_y0 h_u_cla32_and11157_h_u_cla32_and11156_y0
1 1
.names h_u_cla32_and11155_y0 h_u_cla32_and11157_h_u_cla32_and11155_y0
1 1
.subckt and_gate _a=h_u_cla32_and11157_h_u_cla32_and11156_y0 _b=h_u_cla32_and11157_h_u_cla32_and11155_y0 _y0=h_u_cla32_and11157_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and11158_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and11158_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and11158_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and11158_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and11158_y0
.names h_u_cla32_and11158_y0 h_u_cla32_and11159_h_u_cla32_and11158_y0
1 1
.names h_u_cla32_and11157_y0 h_u_cla32_and11159_h_u_cla32_and11157_y0
1 1
.subckt and_gate _a=h_u_cla32_and11159_h_u_cla32_and11158_y0 _b=h_u_cla32_and11159_h_u_cla32_and11157_y0 _y0=h_u_cla32_and11159_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and11160_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and11160_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and11160_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and11160_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and11160_y0
.names h_u_cla32_and11160_y0 h_u_cla32_and11161_h_u_cla32_and11160_y0
1 1
.names h_u_cla32_and11159_y0 h_u_cla32_and11161_h_u_cla32_and11159_y0
1 1
.subckt and_gate _a=h_u_cla32_and11161_h_u_cla32_and11160_y0 _b=h_u_cla32_and11161_h_u_cla32_and11159_y0 _y0=h_u_cla32_and11161_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and11162_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and11162_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and11162_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and11162_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and11162_y0
.names h_u_cla32_and11162_y0 h_u_cla32_and11163_h_u_cla32_and11162_y0
1 1
.names h_u_cla32_and11161_y0 h_u_cla32_and11163_h_u_cla32_and11161_y0
1 1
.subckt and_gate _a=h_u_cla32_and11163_h_u_cla32_and11162_y0 _b=h_u_cla32_and11163_h_u_cla32_and11161_y0 _y0=h_u_cla32_and11163_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and11164_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and11164_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and11164_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and11164_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and11164_y0
.names h_u_cla32_and11164_y0 h_u_cla32_and11165_h_u_cla32_and11164_y0
1 1
.names h_u_cla32_and11163_y0 h_u_cla32_and11165_h_u_cla32_and11163_y0
1 1
.subckt and_gate _a=h_u_cla32_and11165_h_u_cla32_and11164_y0 _b=h_u_cla32_and11165_h_u_cla32_and11163_y0 _y0=h_u_cla32_and11165_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and11166_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and11166_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and11166_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and11166_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and11166_y0
.names h_u_cla32_and11166_y0 h_u_cla32_and11167_h_u_cla32_and11166_y0
1 1
.names h_u_cla32_and11165_y0 h_u_cla32_and11167_h_u_cla32_and11165_y0
1 1
.subckt and_gate _a=h_u_cla32_and11167_h_u_cla32_and11166_y0 _b=h_u_cla32_and11167_h_u_cla32_and11165_y0 _y0=h_u_cla32_and11167_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and11168_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and11168_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and11168_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and11168_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and11168_y0
.names h_u_cla32_and11168_y0 h_u_cla32_and11169_h_u_cla32_and11168_y0
1 1
.names h_u_cla32_and11167_y0 h_u_cla32_and11169_h_u_cla32_and11167_y0
1 1
.subckt and_gate _a=h_u_cla32_and11169_h_u_cla32_and11168_y0 _b=h_u_cla32_and11169_h_u_cla32_and11167_y0 _y0=h_u_cla32_and11169_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and11170_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and11170_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and11170_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and11170_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and11170_y0
.names h_u_cla32_and11170_y0 h_u_cla32_and11171_h_u_cla32_and11170_y0
1 1
.names h_u_cla32_and11169_y0 h_u_cla32_and11171_h_u_cla32_and11169_y0
1 1
.subckt and_gate _a=h_u_cla32_and11171_h_u_cla32_and11170_y0 _b=h_u_cla32_and11171_h_u_cla32_and11169_y0 _y0=h_u_cla32_and11171_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and11172_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and11172_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and11172_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and11172_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and11172_y0
.names h_u_cla32_and11172_y0 h_u_cla32_and11173_h_u_cla32_and11172_y0
1 1
.names h_u_cla32_and11171_y0 h_u_cla32_and11173_h_u_cla32_and11171_y0
1 1
.subckt and_gate _a=h_u_cla32_and11173_h_u_cla32_and11172_y0 _b=h_u_cla32_and11173_h_u_cla32_and11171_y0 _y0=h_u_cla32_and11173_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and11174_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and11174_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and11174_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and11174_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and11174_y0
.names h_u_cla32_and11174_y0 h_u_cla32_and11175_h_u_cla32_and11174_y0
1 1
.names h_u_cla32_and11173_y0 h_u_cla32_and11175_h_u_cla32_and11173_y0
1 1
.subckt and_gate _a=h_u_cla32_and11175_h_u_cla32_and11174_y0 _b=h_u_cla32_and11175_h_u_cla32_and11173_y0 _y0=h_u_cla32_and11175_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and11176_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and11176_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and11176_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and11176_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and11176_y0
.names h_u_cla32_and11176_y0 h_u_cla32_and11177_h_u_cla32_and11176_y0
1 1
.names h_u_cla32_and11175_y0 h_u_cla32_and11177_h_u_cla32_and11175_y0
1 1
.subckt and_gate _a=h_u_cla32_and11177_h_u_cla32_and11176_y0 _b=h_u_cla32_and11177_h_u_cla32_and11175_y0 _y0=h_u_cla32_and11177_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and11178_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and11178_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and11178_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and11178_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and11178_y0
.names h_u_cla32_and11178_y0 h_u_cla32_and11179_h_u_cla32_and11178_y0
1 1
.names h_u_cla32_and11177_y0 h_u_cla32_and11179_h_u_cla32_and11177_y0
1 1
.subckt and_gate _a=h_u_cla32_and11179_h_u_cla32_and11178_y0 _b=h_u_cla32_and11179_h_u_cla32_and11177_y0 _y0=h_u_cla32_and11179_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and11180_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and11180_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and11180_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and11180_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and11180_y0
.names h_u_cla32_and11180_y0 h_u_cla32_and11181_h_u_cla32_and11180_y0
1 1
.names h_u_cla32_and11179_y0 h_u_cla32_and11181_h_u_cla32_and11179_y0
1 1
.subckt and_gate _a=h_u_cla32_and11181_h_u_cla32_and11180_y0 _b=h_u_cla32_and11181_h_u_cla32_and11179_y0 _y0=h_u_cla32_and11181_y0
.names h_u_cla32_pg_logic31_y0 h_u_cla32_and11182_h_u_cla32_pg_logic31_y0
1 1
.names h_u_cla32_pg_logic14_y1 h_u_cla32_and11182_h_u_cla32_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla32_and11182_h_u_cla32_pg_logic31_y0 _b=h_u_cla32_and11182_h_u_cla32_pg_logic14_y1 _y0=h_u_cla32_and11182_y0
.names h_u_cla32_and11182_y0 h_u_cla32_and11183_h_u_cla32_and11182_y0
1 1
.names h_u_cla32_and11181_y0 h_u_cla32_and11183_h_u_cla32_and11181_y0
1 1
.subckt and_gate _a=h_u_cla32_and11183_h_u_cla32_and11182_y0 _b=h_u_cla32_and11183_h_u_cla32_and11181_y0 _y0=h_u_cla32_and11183_y0
.names h_u_cla32_pg_logic16_y0 h_u_cla32_and11184_h_u_cla32_pg_logic16_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and11184_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and11184_h_u_cla32_pg_logic16_y0 _b=h_u_cla32_and11184_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and11184_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and11185_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and11185_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and11185_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and11185_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and11185_y0
.names h_u_cla32_and11185_y0 h_u_cla32_and11186_h_u_cla32_and11185_y0
1 1
.names h_u_cla32_and11184_y0 h_u_cla32_and11186_h_u_cla32_and11184_y0
1 1
.subckt and_gate _a=h_u_cla32_and11186_h_u_cla32_and11185_y0 _b=h_u_cla32_and11186_h_u_cla32_and11184_y0 _y0=h_u_cla32_and11186_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and11187_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and11187_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and11187_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and11187_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and11187_y0
.names h_u_cla32_and11187_y0 h_u_cla32_and11188_h_u_cla32_and11187_y0
1 1
.names h_u_cla32_and11186_y0 h_u_cla32_and11188_h_u_cla32_and11186_y0
1 1
.subckt and_gate _a=h_u_cla32_and11188_h_u_cla32_and11187_y0 _b=h_u_cla32_and11188_h_u_cla32_and11186_y0 _y0=h_u_cla32_and11188_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and11189_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and11189_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and11189_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and11189_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and11189_y0
.names h_u_cla32_and11189_y0 h_u_cla32_and11190_h_u_cla32_and11189_y0
1 1
.names h_u_cla32_and11188_y0 h_u_cla32_and11190_h_u_cla32_and11188_y0
1 1
.subckt and_gate _a=h_u_cla32_and11190_h_u_cla32_and11189_y0 _b=h_u_cla32_and11190_h_u_cla32_and11188_y0 _y0=h_u_cla32_and11190_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and11191_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and11191_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and11191_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and11191_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and11191_y0
.names h_u_cla32_and11191_y0 h_u_cla32_and11192_h_u_cla32_and11191_y0
1 1
.names h_u_cla32_and11190_y0 h_u_cla32_and11192_h_u_cla32_and11190_y0
1 1
.subckt and_gate _a=h_u_cla32_and11192_h_u_cla32_and11191_y0 _b=h_u_cla32_and11192_h_u_cla32_and11190_y0 _y0=h_u_cla32_and11192_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and11193_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and11193_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and11193_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and11193_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and11193_y0
.names h_u_cla32_and11193_y0 h_u_cla32_and11194_h_u_cla32_and11193_y0
1 1
.names h_u_cla32_and11192_y0 h_u_cla32_and11194_h_u_cla32_and11192_y0
1 1
.subckt and_gate _a=h_u_cla32_and11194_h_u_cla32_and11193_y0 _b=h_u_cla32_and11194_h_u_cla32_and11192_y0 _y0=h_u_cla32_and11194_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and11195_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and11195_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and11195_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and11195_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and11195_y0
.names h_u_cla32_and11195_y0 h_u_cla32_and11196_h_u_cla32_and11195_y0
1 1
.names h_u_cla32_and11194_y0 h_u_cla32_and11196_h_u_cla32_and11194_y0
1 1
.subckt and_gate _a=h_u_cla32_and11196_h_u_cla32_and11195_y0 _b=h_u_cla32_and11196_h_u_cla32_and11194_y0 _y0=h_u_cla32_and11196_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and11197_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and11197_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and11197_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and11197_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and11197_y0
.names h_u_cla32_and11197_y0 h_u_cla32_and11198_h_u_cla32_and11197_y0
1 1
.names h_u_cla32_and11196_y0 h_u_cla32_and11198_h_u_cla32_and11196_y0
1 1
.subckt and_gate _a=h_u_cla32_and11198_h_u_cla32_and11197_y0 _b=h_u_cla32_and11198_h_u_cla32_and11196_y0 _y0=h_u_cla32_and11198_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and11199_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and11199_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and11199_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and11199_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and11199_y0
.names h_u_cla32_and11199_y0 h_u_cla32_and11200_h_u_cla32_and11199_y0
1 1
.names h_u_cla32_and11198_y0 h_u_cla32_and11200_h_u_cla32_and11198_y0
1 1
.subckt and_gate _a=h_u_cla32_and11200_h_u_cla32_and11199_y0 _b=h_u_cla32_and11200_h_u_cla32_and11198_y0 _y0=h_u_cla32_and11200_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and11201_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and11201_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and11201_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and11201_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and11201_y0
.names h_u_cla32_and11201_y0 h_u_cla32_and11202_h_u_cla32_and11201_y0
1 1
.names h_u_cla32_and11200_y0 h_u_cla32_and11202_h_u_cla32_and11200_y0
1 1
.subckt and_gate _a=h_u_cla32_and11202_h_u_cla32_and11201_y0 _b=h_u_cla32_and11202_h_u_cla32_and11200_y0 _y0=h_u_cla32_and11202_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and11203_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and11203_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and11203_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and11203_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and11203_y0
.names h_u_cla32_and11203_y0 h_u_cla32_and11204_h_u_cla32_and11203_y0
1 1
.names h_u_cla32_and11202_y0 h_u_cla32_and11204_h_u_cla32_and11202_y0
1 1
.subckt and_gate _a=h_u_cla32_and11204_h_u_cla32_and11203_y0 _b=h_u_cla32_and11204_h_u_cla32_and11202_y0 _y0=h_u_cla32_and11204_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and11205_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and11205_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and11205_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and11205_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and11205_y0
.names h_u_cla32_and11205_y0 h_u_cla32_and11206_h_u_cla32_and11205_y0
1 1
.names h_u_cla32_and11204_y0 h_u_cla32_and11206_h_u_cla32_and11204_y0
1 1
.subckt and_gate _a=h_u_cla32_and11206_h_u_cla32_and11205_y0 _b=h_u_cla32_and11206_h_u_cla32_and11204_y0 _y0=h_u_cla32_and11206_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and11207_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and11207_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and11207_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and11207_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and11207_y0
.names h_u_cla32_and11207_y0 h_u_cla32_and11208_h_u_cla32_and11207_y0
1 1
.names h_u_cla32_and11206_y0 h_u_cla32_and11208_h_u_cla32_and11206_y0
1 1
.subckt and_gate _a=h_u_cla32_and11208_h_u_cla32_and11207_y0 _b=h_u_cla32_and11208_h_u_cla32_and11206_y0 _y0=h_u_cla32_and11208_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and11209_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and11209_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and11209_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and11209_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and11209_y0
.names h_u_cla32_and11209_y0 h_u_cla32_and11210_h_u_cla32_and11209_y0
1 1
.names h_u_cla32_and11208_y0 h_u_cla32_and11210_h_u_cla32_and11208_y0
1 1
.subckt and_gate _a=h_u_cla32_and11210_h_u_cla32_and11209_y0 _b=h_u_cla32_and11210_h_u_cla32_and11208_y0 _y0=h_u_cla32_and11210_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and11211_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and11211_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and11211_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and11211_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and11211_y0
.names h_u_cla32_and11211_y0 h_u_cla32_and11212_h_u_cla32_and11211_y0
1 1
.names h_u_cla32_and11210_y0 h_u_cla32_and11212_h_u_cla32_and11210_y0
1 1
.subckt and_gate _a=h_u_cla32_and11212_h_u_cla32_and11211_y0 _b=h_u_cla32_and11212_h_u_cla32_and11210_y0 _y0=h_u_cla32_and11212_y0
.names h_u_cla32_pg_logic31_y0 h_u_cla32_and11213_h_u_cla32_pg_logic31_y0
1 1
.names h_u_cla32_pg_logic15_y1 h_u_cla32_and11213_h_u_cla32_pg_logic15_y1
1 1
.subckt and_gate _a=h_u_cla32_and11213_h_u_cla32_pg_logic31_y0 _b=h_u_cla32_and11213_h_u_cla32_pg_logic15_y1 _y0=h_u_cla32_and11213_y0
.names h_u_cla32_and11213_y0 h_u_cla32_and11214_h_u_cla32_and11213_y0
1 1
.names h_u_cla32_and11212_y0 h_u_cla32_and11214_h_u_cla32_and11212_y0
1 1
.subckt and_gate _a=h_u_cla32_and11214_h_u_cla32_and11213_y0 _b=h_u_cla32_and11214_h_u_cla32_and11212_y0 _y0=h_u_cla32_and11214_y0
.names h_u_cla32_pg_logic17_y0 h_u_cla32_and11215_h_u_cla32_pg_logic17_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and11215_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and11215_h_u_cla32_pg_logic17_y0 _b=h_u_cla32_and11215_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and11215_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and11216_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and11216_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and11216_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and11216_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and11216_y0
.names h_u_cla32_and11216_y0 h_u_cla32_and11217_h_u_cla32_and11216_y0
1 1
.names h_u_cla32_and11215_y0 h_u_cla32_and11217_h_u_cla32_and11215_y0
1 1
.subckt and_gate _a=h_u_cla32_and11217_h_u_cla32_and11216_y0 _b=h_u_cla32_and11217_h_u_cla32_and11215_y0 _y0=h_u_cla32_and11217_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and11218_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and11218_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and11218_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and11218_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and11218_y0
.names h_u_cla32_and11218_y0 h_u_cla32_and11219_h_u_cla32_and11218_y0
1 1
.names h_u_cla32_and11217_y0 h_u_cla32_and11219_h_u_cla32_and11217_y0
1 1
.subckt and_gate _a=h_u_cla32_and11219_h_u_cla32_and11218_y0 _b=h_u_cla32_and11219_h_u_cla32_and11217_y0 _y0=h_u_cla32_and11219_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and11220_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and11220_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and11220_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and11220_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and11220_y0
.names h_u_cla32_and11220_y0 h_u_cla32_and11221_h_u_cla32_and11220_y0
1 1
.names h_u_cla32_and11219_y0 h_u_cla32_and11221_h_u_cla32_and11219_y0
1 1
.subckt and_gate _a=h_u_cla32_and11221_h_u_cla32_and11220_y0 _b=h_u_cla32_and11221_h_u_cla32_and11219_y0 _y0=h_u_cla32_and11221_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and11222_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and11222_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and11222_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and11222_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and11222_y0
.names h_u_cla32_and11222_y0 h_u_cla32_and11223_h_u_cla32_and11222_y0
1 1
.names h_u_cla32_and11221_y0 h_u_cla32_and11223_h_u_cla32_and11221_y0
1 1
.subckt and_gate _a=h_u_cla32_and11223_h_u_cla32_and11222_y0 _b=h_u_cla32_and11223_h_u_cla32_and11221_y0 _y0=h_u_cla32_and11223_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and11224_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and11224_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and11224_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and11224_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and11224_y0
.names h_u_cla32_and11224_y0 h_u_cla32_and11225_h_u_cla32_and11224_y0
1 1
.names h_u_cla32_and11223_y0 h_u_cla32_and11225_h_u_cla32_and11223_y0
1 1
.subckt and_gate _a=h_u_cla32_and11225_h_u_cla32_and11224_y0 _b=h_u_cla32_and11225_h_u_cla32_and11223_y0 _y0=h_u_cla32_and11225_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and11226_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and11226_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and11226_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and11226_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and11226_y0
.names h_u_cla32_and11226_y0 h_u_cla32_and11227_h_u_cla32_and11226_y0
1 1
.names h_u_cla32_and11225_y0 h_u_cla32_and11227_h_u_cla32_and11225_y0
1 1
.subckt and_gate _a=h_u_cla32_and11227_h_u_cla32_and11226_y0 _b=h_u_cla32_and11227_h_u_cla32_and11225_y0 _y0=h_u_cla32_and11227_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and11228_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and11228_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and11228_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and11228_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and11228_y0
.names h_u_cla32_and11228_y0 h_u_cla32_and11229_h_u_cla32_and11228_y0
1 1
.names h_u_cla32_and11227_y0 h_u_cla32_and11229_h_u_cla32_and11227_y0
1 1
.subckt and_gate _a=h_u_cla32_and11229_h_u_cla32_and11228_y0 _b=h_u_cla32_and11229_h_u_cla32_and11227_y0 _y0=h_u_cla32_and11229_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and11230_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and11230_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and11230_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and11230_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and11230_y0
.names h_u_cla32_and11230_y0 h_u_cla32_and11231_h_u_cla32_and11230_y0
1 1
.names h_u_cla32_and11229_y0 h_u_cla32_and11231_h_u_cla32_and11229_y0
1 1
.subckt and_gate _a=h_u_cla32_and11231_h_u_cla32_and11230_y0 _b=h_u_cla32_and11231_h_u_cla32_and11229_y0 _y0=h_u_cla32_and11231_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and11232_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and11232_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and11232_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and11232_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and11232_y0
.names h_u_cla32_and11232_y0 h_u_cla32_and11233_h_u_cla32_and11232_y0
1 1
.names h_u_cla32_and11231_y0 h_u_cla32_and11233_h_u_cla32_and11231_y0
1 1
.subckt and_gate _a=h_u_cla32_and11233_h_u_cla32_and11232_y0 _b=h_u_cla32_and11233_h_u_cla32_and11231_y0 _y0=h_u_cla32_and11233_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and11234_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and11234_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and11234_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and11234_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and11234_y0
.names h_u_cla32_and11234_y0 h_u_cla32_and11235_h_u_cla32_and11234_y0
1 1
.names h_u_cla32_and11233_y0 h_u_cla32_and11235_h_u_cla32_and11233_y0
1 1
.subckt and_gate _a=h_u_cla32_and11235_h_u_cla32_and11234_y0 _b=h_u_cla32_and11235_h_u_cla32_and11233_y0 _y0=h_u_cla32_and11235_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and11236_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and11236_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and11236_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and11236_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and11236_y0
.names h_u_cla32_and11236_y0 h_u_cla32_and11237_h_u_cla32_and11236_y0
1 1
.names h_u_cla32_and11235_y0 h_u_cla32_and11237_h_u_cla32_and11235_y0
1 1
.subckt and_gate _a=h_u_cla32_and11237_h_u_cla32_and11236_y0 _b=h_u_cla32_and11237_h_u_cla32_and11235_y0 _y0=h_u_cla32_and11237_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and11238_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and11238_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and11238_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and11238_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and11238_y0
.names h_u_cla32_and11238_y0 h_u_cla32_and11239_h_u_cla32_and11238_y0
1 1
.names h_u_cla32_and11237_y0 h_u_cla32_and11239_h_u_cla32_and11237_y0
1 1
.subckt and_gate _a=h_u_cla32_and11239_h_u_cla32_and11238_y0 _b=h_u_cla32_and11239_h_u_cla32_and11237_y0 _y0=h_u_cla32_and11239_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and11240_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and11240_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and11240_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and11240_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and11240_y0
.names h_u_cla32_and11240_y0 h_u_cla32_and11241_h_u_cla32_and11240_y0
1 1
.names h_u_cla32_and11239_y0 h_u_cla32_and11241_h_u_cla32_and11239_y0
1 1
.subckt and_gate _a=h_u_cla32_and11241_h_u_cla32_and11240_y0 _b=h_u_cla32_and11241_h_u_cla32_and11239_y0 _y0=h_u_cla32_and11241_y0
.names h_u_cla32_pg_logic31_y0 h_u_cla32_and11242_h_u_cla32_pg_logic31_y0
1 1
.names h_u_cla32_pg_logic16_y1 h_u_cla32_and11242_h_u_cla32_pg_logic16_y1
1 1
.subckt and_gate _a=h_u_cla32_and11242_h_u_cla32_pg_logic31_y0 _b=h_u_cla32_and11242_h_u_cla32_pg_logic16_y1 _y0=h_u_cla32_and11242_y0
.names h_u_cla32_and11242_y0 h_u_cla32_and11243_h_u_cla32_and11242_y0
1 1
.names h_u_cla32_and11241_y0 h_u_cla32_and11243_h_u_cla32_and11241_y0
1 1
.subckt and_gate _a=h_u_cla32_and11243_h_u_cla32_and11242_y0 _b=h_u_cla32_and11243_h_u_cla32_and11241_y0 _y0=h_u_cla32_and11243_y0
.names h_u_cla32_pg_logic18_y0 h_u_cla32_and11244_h_u_cla32_pg_logic18_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and11244_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and11244_h_u_cla32_pg_logic18_y0 _b=h_u_cla32_and11244_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and11244_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and11245_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and11245_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and11245_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and11245_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and11245_y0
.names h_u_cla32_and11245_y0 h_u_cla32_and11246_h_u_cla32_and11245_y0
1 1
.names h_u_cla32_and11244_y0 h_u_cla32_and11246_h_u_cla32_and11244_y0
1 1
.subckt and_gate _a=h_u_cla32_and11246_h_u_cla32_and11245_y0 _b=h_u_cla32_and11246_h_u_cla32_and11244_y0 _y0=h_u_cla32_and11246_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and11247_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and11247_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and11247_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and11247_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and11247_y0
.names h_u_cla32_and11247_y0 h_u_cla32_and11248_h_u_cla32_and11247_y0
1 1
.names h_u_cla32_and11246_y0 h_u_cla32_and11248_h_u_cla32_and11246_y0
1 1
.subckt and_gate _a=h_u_cla32_and11248_h_u_cla32_and11247_y0 _b=h_u_cla32_and11248_h_u_cla32_and11246_y0 _y0=h_u_cla32_and11248_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and11249_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and11249_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and11249_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and11249_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and11249_y0
.names h_u_cla32_and11249_y0 h_u_cla32_and11250_h_u_cla32_and11249_y0
1 1
.names h_u_cla32_and11248_y0 h_u_cla32_and11250_h_u_cla32_and11248_y0
1 1
.subckt and_gate _a=h_u_cla32_and11250_h_u_cla32_and11249_y0 _b=h_u_cla32_and11250_h_u_cla32_and11248_y0 _y0=h_u_cla32_and11250_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and11251_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and11251_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and11251_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and11251_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and11251_y0
.names h_u_cla32_and11251_y0 h_u_cla32_and11252_h_u_cla32_and11251_y0
1 1
.names h_u_cla32_and11250_y0 h_u_cla32_and11252_h_u_cla32_and11250_y0
1 1
.subckt and_gate _a=h_u_cla32_and11252_h_u_cla32_and11251_y0 _b=h_u_cla32_and11252_h_u_cla32_and11250_y0 _y0=h_u_cla32_and11252_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and11253_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and11253_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and11253_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and11253_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and11253_y0
.names h_u_cla32_and11253_y0 h_u_cla32_and11254_h_u_cla32_and11253_y0
1 1
.names h_u_cla32_and11252_y0 h_u_cla32_and11254_h_u_cla32_and11252_y0
1 1
.subckt and_gate _a=h_u_cla32_and11254_h_u_cla32_and11253_y0 _b=h_u_cla32_and11254_h_u_cla32_and11252_y0 _y0=h_u_cla32_and11254_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and11255_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and11255_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and11255_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and11255_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and11255_y0
.names h_u_cla32_and11255_y0 h_u_cla32_and11256_h_u_cla32_and11255_y0
1 1
.names h_u_cla32_and11254_y0 h_u_cla32_and11256_h_u_cla32_and11254_y0
1 1
.subckt and_gate _a=h_u_cla32_and11256_h_u_cla32_and11255_y0 _b=h_u_cla32_and11256_h_u_cla32_and11254_y0 _y0=h_u_cla32_and11256_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and11257_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and11257_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and11257_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and11257_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and11257_y0
.names h_u_cla32_and11257_y0 h_u_cla32_and11258_h_u_cla32_and11257_y0
1 1
.names h_u_cla32_and11256_y0 h_u_cla32_and11258_h_u_cla32_and11256_y0
1 1
.subckt and_gate _a=h_u_cla32_and11258_h_u_cla32_and11257_y0 _b=h_u_cla32_and11258_h_u_cla32_and11256_y0 _y0=h_u_cla32_and11258_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and11259_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and11259_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and11259_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and11259_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and11259_y0
.names h_u_cla32_and11259_y0 h_u_cla32_and11260_h_u_cla32_and11259_y0
1 1
.names h_u_cla32_and11258_y0 h_u_cla32_and11260_h_u_cla32_and11258_y0
1 1
.subckt and_gate _a=h_u_cla32_and11260_h_u_cla32_and11259_y0 _b=h_u_cla32_and11260_h_u_cla32_and11258_y0 _y0=h_u_cla32_and11260_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and11261_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and11261_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and11261_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and11261_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and11261_y0
.names h_u_cla32_and11261_y0 h_u_cla32_and11262_h_u_cla32_and11261_y0
1 1
.names h_u_cla32_and11260_y0 h_u_cla32_and11262_h_u_cla32_and11260_y0
1 1
.subckt and_gate _a=h_u_cla32_and11262_h_u_cla32_and11261_y0 _b=h_u_cla32_and11262_h_u_cla32_and11260_y0 _y0=h_u_cla32_and11262_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and11263_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and11263_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and11263_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and11263_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and11263_y0
.names h_u_cla32_and11263_y0 h_u_cla32_and11264_h_u_cla32_and11263_y0
1 1
.names h_u_cla32_and11262_y0 h_u_cla32_and11264_h_u_cla32_and11262_y0
1 1
.subckt and_gate _a=h_u_cla32_and11264_h_u_cla32_and11263_y0 _b=h_u_cla32_and11264_h_u_cla32_and11262_y0 _y0=h_u_cla32_and11264_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and11265_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and11265_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and11265_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and11265_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and11265_y0
.names h_u_cla32_and11265_y0 h_u_cla32_and11266_h_u_cla32_and11265_y0
1 1
.names h_u_cla32_and11264_y0 h_u_cla32_and11266_h_u_cla32_and11264_y0
1 1
.subckt and_gate _a=h_u_cla32_and11266_h_u_cla32_and11265_y0 _b=h_u_cla32_and11266_h_u_cla32_and11264_y0 _y0=h_u_cla32_and11266_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and11267_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and11267_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and11267_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and11267_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and11267_y0
.names h_u_cla32_and11267_y0 h_u_cla32_and11268_h_u_cla32_and11267_y0
1 1
.names h_u_cla32_and11266_y0 h_u_cla32_and11268_h_u_cla32_and11266_y0
1 1
.subckt and_gate _a=h_u_cla32_and11268_h_u_cla32_and11267_y0 _b=h_u_cla32_and11268_h_u_cla32_and11266_y0 _y0=h_u_cla32_and11268_y0
.names h_u_cla32_pg_logic31_y0 h_u_cla32_and11269_h_u_cla32_pg_logic31_y0
1 1
.names h_u_cla32_pg_logic17_y1 h_u_cla32_and11269_h_u_cla32_pg_logic17_y1
1 1
.subckt and_gate _a=h_u_cla32_and11269_h_u_cla32_pg_logic31_y0 _b=h_u_cla32_and11269_h_u_cla32_pg_logic17_y1 _y0=h_u_cla32_and11269_y0
.names h_u_cla32_and11269_y0 h_u_cla32_and11270_h_u_cla32_and11269_y0
1 1
.names h_u_cla32_and11268_y0 h_u_cla32_and11270_h_u_cla32_and11268_y0
1 1
.subckt and_gate _a=h_u_cla32_and11270_h_u_cla32_and11269_y0 _b=h_u_cla32_and11270_h_u_cla32_and11268_y0 _y0=h_u_cla32_and11270_y0
.names h_u_cla32_pg_logic19_y0 h_u_cla32_and11271_h_u_cla32_pg_logic19_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and11271_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and11271_h_u_cla32_pg_logic19_y0 _b=h_u_cla32_and11271_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and11271_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and11272_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and11272_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and11272_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and11272_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and11272_y0
.names h_u_cla32_and11272_y0 h_u_cla32_and11273_h_u_cla32_and11272_y0
1 1
.names h_u_cla32_and11271_y0 h_u_cla32_and11273_h_u_cla32_and11271_y0
1 1
.subckt and_gate _a=h_u_cla32_and11273_h_u_cla32_and11272_y0 _b=h_u_cla32_and11273_h_u_cla32_and11271_y0 _y0=h_u_cla32_and11273_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and11274_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and11274_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and11274_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and11274_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and11274_y0
.names h_u_cla32_and11274_y0 h_u_cla32_and11275_h_u_cla32_and11274_y0
1 1
.names h_u_cla32_and11273_y0 h_u_cla32_and11275_h_u_cla32_and11273_y0
1 1
.subckt and_gate _a=h_u_cla32_and11275_h_u_cla32_and11274_y0 _b=h_u_cla32_and11275_h_u_cla32_and11273_y0 _y0=h_u_cla32_and11275_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and11276_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and11276_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and11276_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and11276_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and11276_y0
.names h_u_cla32_and11276_y0 h_u_cla32_and11277_h_u_cla32_and11276_y0
1 1
.names h_u_cla32_and11275_y0 h_u_cla32_and11277_h_u_cla32_and11275_y0
1 1
.subckt and_gate _a=h_u_cla32_and11277_h_u_cla32_and11276_y0 _b=h_u_cla32_and11277_h_u_cla32_and11275_y0 _y0=h_u_cla32_and11277_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and11278_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and11278_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and11278_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and11278_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and11278_y0
.names h_u_cla32_and11278_y0 h_u_cla32_and11279_h_u_cla32_and11278_y0
1 1
.names h_u_cla32_and11277_y0 h_u_cla32_and11279_h_u_cla32_and11277_y0
1 1
.subckt and_gate _a=h_u_cla32_and11279_h_u_cla32_and11278_y0 _b=h_u_cla32_and11279_h_u_cla32_and11277_y0 _y0=h_u_cla32_and11279_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and11280_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and11280_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and11280_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and11280_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and11280_y0
.names h_u_cla32_and11280_y0 h_u_cla32_and11281_h_u_cla32_and11280_y0
1 1
.names h_u_cla32_and11279_y0 h_u_cla32_and11281_h_u_cla32_and11279_y0
1 1
.subckt and_gate _a=h_u_cla32_and11281_h_u_cla32_and11280_y0 _b=h_u_cla32_and11281_h_u_cla32_and11279_y0 _y0=h_u_cla32_and11281_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and11282_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and11282_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and11282_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and11282_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and11282_y0
.names h_u_cla32_and11282_y0 h_u_cla32_and11283_h_u_cla32_and11282_y0
1 1
.names h_u_cla32_and11281_y0 h_u_cla32_and11283_h_u_cla32_and11281_y0
1 1
.subckt and_gate _a=h_u_cla32_and11283_h_u_cla32_and11282_y0 _b=h_u_cla32_and11283_h_u_cla32_and11281_y0 _y0=h_u_cla32_and11283_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and11284_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and11284_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and11284_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and11284_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and11284_y0
.names h_u_cla32_and11284_y0 h_u_cla32_and11285_h_u_cla32_and11284_y0
1 1
.names h_u_cla32_and11283_y0 h_u_cla32_and11285_h_u_cla32_and11283_y0
1 1
.subckt and_gate _a=h_u_cla32_and11285_h_u_cla32_and11284_y0 _b=h_u_cla32_and11285_h_u_cla32_and11283_y0 _y0=h_u_cla32_and11285_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and11286_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and11286_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and11286_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and11286_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and11286_y0
.names h_u_cla32_and11286_y0 h_u_cla32_and11287_h_u_cla32_and11286_y0
1 1
.names h_u_cla32_and11285_y0 h_u_cla32_and11287_h_u_cla32_and11285_y0
1 1
.subckt and_gate _a=h_u_cla32_and11287_h_u_cla32_and11286_y0 _b=h_u_cla32_and11287_h_u_cla32_and11285_y0 _y0=h_u_cla32_and11287_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and11288_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and11288_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and11288_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and11288_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and11288_y0
.names h_u_cla32_and11288_y0 h_u_cla32_and11289_h_u_cla32_and11288_y0
1 1
.names h_u_cla32_and11287_y0 h_u_cla32_and11289_h_u_cla32_and11287_y0
1 1
.subckt and_gate _a=h_u_cla32_and11289_h_u_cla32_and11288_y0 _b=h_u_cla32_and11289_h_u_cla32_and11287_y0 _y0=h_u_cla32_and11289_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and11290_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and11290_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and11290_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and11290_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and11290_y0
.names h_u_cla32_and11290_y0 h_u_cla32_and11291_h_u_cla32_and11290_y0
1 1
.names h_u_cla32_and11289_y0 h_u_cla32_and11291_h_u_cla32_and11289_y0
1 1
.subckt and_gate _a=h_u_cla32_and11291_h_u_cla32_and11290_y0 _b=h_u_cla32_and11291_h_u_cla32_and11289_y0 _y0=h_u_cla32_and11291_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and11292_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and11292_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and11292_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and11292_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and11292_y0
.names h_u_cla32_and11292_y0 h_u_cla32_and11293_h_u_cla32_and11292_y0
1 1
.names h_u_cla32_and11291_y0 h_u_cla32_and11293_h_u_cla32_and11291_y0
1 1
.subckt and_gate _a=h_u_cla32_and11293_h_u_cla32_and11292_y0 _b=h_u_cla32_and11293_h_u_cla32_and11291_y0 _y0=h_u_cla32_and11293_y0
.names h_u_cla32_pg_logic31_y0 h_u_cla32_and11294_h_u_cla32_pg_logic31_y0
1 1
.names h_u_cla32_pg_logic18_y1 h_u_cla32_and11294_h_u_cla32_pg_logic18_y1
1 1
.subckt and_gate _a=h_u_cla32_and11294_h_u_cla32_pg_logic31_y0 _b=h_u_cla32_and11294_h_u_cla32_pg_logic18_y1 _y0=h_u_cla32_and11294_y0
.names h_u_cla32_and11294_y0 h_u_cla32_and11295_h_u_cla32_and11294_y0
1 1
.names h_u_cla32_and11293_y0 h_u_cla32_and11295_h_u_cla32_and11293_y0
1 1
.subckt and_gate _a=h_u_cla32_and11295_h_u_cla32_and11294_y0 _b=h_u_cla32_and11295_h_u_cla32_and11293_y0 _y0=h_u_cla32_and11295_y0
.names h_u_cla32_pg_logic20_y0 h_u_cla32_and11296_h_u_cla32_pg_logic20_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and11296_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and11296_h_u_cla32_pg_logic20_y0 _b=h_u_cla32_and11296_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and11296_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and11297_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and11297_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and11297_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and11297_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and11297_y0
.names h_u_cla32_and11297_y0 h_u_cla32_and11298_h_u_cla32_and11297_y0
1 1
.names h_u_cla32_and11296_y0 h_u_cla32_and11298_h_u_cla32_and11296_y0
1 1
.subckt and_gate _a=h_u_cla32_and11298_h_u_cla32_and11297_y0 _b=h_u_cla32_and11298_h_u_cla32_and11296_y0 _y0=h_u_cla32_and11298_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and11299_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and11299_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and11299_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and11299_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and11299_y0
.names h_u_cla32_and11299_y0 h_u_cla32_and11300_h_u_cla32_and11299_y0
1 1
.names h_u_cla32_and11298_y0 h_u_cla32_and11300_h_u_cla32_and11298_y0
1 1
.subckt and_gate _a=h_u_cla32_and11300_h_u_cla32_and11299_y0 _b=h_u_cla32_and11300_h_u_cla32_and11298_y0 _y0=h_u_cla32_and11300_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and11301_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and11301_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and11301_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and11301_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and11301_y0
.names h_u_cla32_and11301_y0 h_u_cla32_and11302_h_u_cla32_and11301_y0
1 1
.names h_u_cla32_and11300_y0 h_u_cla32_and11302_h_u_cla32_and11300_y0
1 1
.subckt and_gate _a=h_u_cla32_and11302_h_u_cla32_and11301_y0 _b=h_u_cla32_and11302_h_u_cla32_and11300_y0 _y0=h_u_cla32_and11302_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and11303_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and11303_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and11303_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and11303_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and11303_y0
.names h_u_cla32_and11303_y0 h_u_cla32_and11304_h_u_cla32_and11303_y0
1 1
.names h_u_cla32_and11302_y0 h_u_cla32_and11304_h_u_cla32_and11302_y0
1 1
.subckt and_gate _a=h_u_cla32_and11304_h_u_cla32_and11303_y0 _b=h_u_cla32_and11304_h_u_cla32_and11302_y0 _y0=h_u_cla32_and11304_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and11305_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and11305_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and11305_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and11305_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and11305_y0
.names h_u_cla32_and11305_y0 h_u_cla32_and11306_h_u_cla32_and11305_y0
1 1
.names h_u_cla32_and11304_y0 h_u_cla32_and11306_h_u_cla32_and11304_y0
1 1
.subckt and_gate _a=h_u_cla32_and11306_h_u_cla32_and11305_y0 _b=h_u_cla32_and11306_h_u_cla32_and11304_y0 _y0=h_u_cla32_and11306_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and11307_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and11307_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and11307_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and11307_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and11307_y0
.names h_u_cla32_and11307_y0 h_u_cla32_and11308_h_u_cla32_and11307_y0
1 1
.names h_u_cla32_and11306_y0 h_u_cla32_and11308_h_u_cla32_and11306_y0
1 1
.subckt and_gate _a=h_u_cla32_and11308_h_u_cla32_and11307_y0 _b=h_u_cla32_and11308_h_u_cla32_and11306_y0 _y0=h_u_cla32_and11308_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and11309_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and11309_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and11309_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and11309_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and11309_y0
.names h_u_cla32_and11309_y0 h_u_cla32_and11310_h_u_cla32_and11309_y0
1 1
.names h_u_cla32_and11308_y0 h_u_cla32_and11310_h_u_cla32_and11308_y0
1 1
.subckt and_gate _a=h_u_cla32_and11310_h_u_cla32_and11309_y0 _b=h_u_cla32_and11310_h_u_cla32_and11308_y0 _y0=h_u_cla32_and11310_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and11311_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and11311_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and11311_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and11311_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and11311_y0
.names h_u_cla32_and11311_y0 h_u_cla32_and11312_h_u_cla32_and11311_y0
1 1
.names h_u_cla32_and11310_y0 h_u_cla32_and11312_h_u_cla32_and11310_y0
1 1
.subckt and_gate _a=h_u_cla32_and11312_h_u_cla32_and11311_y0 _b=h_u_cla32_and11312_h_u_cla32_and11310_y0 _y0=h_u_cla32_and11312_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and11313_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and11313_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and11313_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and11313_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and11313_y0
.names h_u_cla32_and11313_y0 h_u_cla32_and11314_h_u_cla32_and11313_y0
1 1
.names h_u_cla32_and11312_y0 h_u_cla32_and11314_h_u_cla32_and11312_y0
1 1
.subckt and_gate _a=h_u_cla32_and11314_h_u_cla32_and11313_y0 _b=h_u_cla32_and11314_h_u_cla32_and11312_y0 _y0=h_u_cla32_and11314_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and11315_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and11315_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and11315_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and11315_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and11315_y0
.names h_u_cla32_and11315_y0 h_u_cla32_and11316_h_u_cla32_and11315_y0
1 1
.names h_u_cla32_and11314_y0 h_u_cla32_and11316_h_u_cla32_and11314_y0
1 1
.subckt and_gate _a=h_u_cla32_and11316_h_u_cla32_and11315_y0 _b=h_u_cla32_and11316_h_u_cla32_and11314_y0 _y0=h_u_cla32_and11316_y0
.names h_u_cla32_pg_logic31_y0 h_u_cla32_and11317_h_u_cla32_pg_logic31_y0
1 1
.names h_u_cla32_pg_logic19_y1 h_u_cla32_and11317_h_u_cla32_pg_logic19_y1
1 1
.subckt and_gate _a=h_u_cla32_and11317_h_u_cla32_pg_logic31_y0 _b=h_u_cla32_and11317_h_u_cla32_pg_logic19_y1 _y0=h_u_cla32_and11317_y0
.names h_u_cla32_and11317_y0 h_u_cla32_and11318_h_u_cla32_and11317_y0
1 1
.names h_u_cla32_and11316_y0 h_u_cla32_and11318_h_u_cla32_and11316_y0
1 1
.subckt and_gate _a=h_u_cla32_and11318_h_u_cla32_and11317_y0 _b=h_u_cla32_and11318_h_u_cla32_and11316_y0 _y0=h_u_cla32_and11318_y0
.names h_u_cla32_pg_logic21_y0 h_u_cla32_and11319_h_u_cla32_pg_logic21_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and11319_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and11319_h_u_cla32_pg_logic21_y0 _b=h_u_cla32_and11319_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and11319_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and11320_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and11320_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and11320_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and11320_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and11320_y0
.names h_u_cla32_and11320_y0 h_u_cla32_and11321_h_u_cla32_and11320_y0
1 1
.names h_u_cla32_and11319_y0 h_u_cla32_and11321_h_u_cla32_and11319_y0
1 1
.subckt and_gate _a=h_u_cla32_and11321_h_u_cla32_and11320_y0 _b=h_u_cla32_and11321_h_u_cla32_and11319_y0 _y0=h_u_cla32_and11321_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and11322_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and11322_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and11322_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and11322_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and11322_y0
.names h_u_cla32_and11322_y0 h_u_cla32_and11323_h_u_cla32_and11322_y0
1 1
.names h_u_cla32_and11321_y0 h_u_cla32_and11323_h_u_cla32_and11321_y0
1 1
.subckt and_gate _a=h_u_cla32_and11323_h_u_cla32_and11322_y0 _b=h_u_cla32_and11323_h_u_cla32_and11321_y0 _y0=h_u_cla32_and11323_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and11324_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and11324_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and11324_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and11324_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and11324_y0
.names h_u_cla32_and11324_y0 h_u_cla32_and11325_h_u_cla32_and11324_y0
1 1
.names h_u_cla32_and11323_y0 h_u_cla32_and11325_h_u_cla32_and11323_y0
1 1
.subckt and_gate _a=h_u_cla32_and11325_h_u_cla32_and11324_y0 _b=h_u_cla32_and11325_h_u_cla32_and11323_y0 _y0=h_u_cla32_and11325_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and11326_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and11326_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and11326_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and11326_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and11326_y0
.names h_u_cla32_and11326_y0 h_u_cla32_and11327_h_u_cla32_and11326_y0
1 1
.names h_u_cla32_and11325_y0 h_u_cla32_and11327_h_u_cla32_and11325_y0
1 1
.subckt and_gate _a=h_u_cla32_and11327_h_u_cla32_and11326_y0 _b=h_u_cla32_and11327_h_u_cla32_and11325_y0 _y0=h_u_cla32_and11327_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and11328_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and11328_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and11328_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and11328_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and11328_y0
.names h_u_cla32_and11328_y0 h_u_cla32_and11329_h_u_cla32_and11328_y0
1 1
.names h_u_cla32_and11327_y0 h_u_cla32_and11329_h_u_cla32_and11327_y0
1 1
.subckt and_gate _a=h_u_cla32_and11329_h_u_cla32_and11328_y0 _b=h_u_cla32_and11329_h_u_cla32_and11327_y0 _y0=h_u_cla32_and11329_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and11330_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and11330_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and11330_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and11330_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and11330_y0
.names h_u_cla32_and11330_y0 h_u_cla32_and11331_h_u_cla32_and11330_y0
1 1
.names h_u_cla32_and11329_y0 h_u_cla32_and11331_h_u_cla32_and11329_y0
1 1
.subckt and_gate _a=h_u_cla32_and11331_h_u_cla32_and11330_y0 _b=h_u_cla32_and11331_h_u_cla32_and11329_y0 _y0=h_u_cla32_and11331_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and11332_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and11332_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and11332_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and11332_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and11332_y0
.names h_u_cla32_and11332_y0 h_u_cla32_and11333_h_u_cla32_and11332_y0
1 1
.names h_u_cla32_and11331_y0 h_u_cla32_and11333_h_u_cla32_and11331_y0
1 1
.subckt and_gate _a=h_u_cla32_and11333_h_u_cla32_and11332_y0 _b=h_u_cla32_and11333_h_u_cla32_and11331_y0 _y0=h_u_cla32_and11333_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and11334_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and11334_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and11334_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and11334_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and11334_y0
.names h_u_cla32_and11334_y0 h_u_cla32_and11335_h_u_cla32_and11334_y0
1 1
.names h_u_cla32_and11333_y0 h_u_cla32_and11335_h_u_cla32_and11333_y0
1 1
.subckt and_gate _a=h_u_cla32_and11335_h_u_cla32_and11334_y0 _b=h_u_cla32_and11335_h_u_cla32_and11333_y0 _y0=h_u_cla32_and11335_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and11336_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and11336_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and11336_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and11336_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and11336_y0
.names h_u_cla32_and11336_y0 h_u_cla32_and11337_h_u_cla32_and11336_y0
1 1
.names h_u_cla32_and11335_y0 h_u_cla32_and11337_h_u_cla32_and11335_y0
1 1
.subckt and_gate _a=h_u_cla32_and11337_h_u_cla32_and11336_y0 _b=h_u_cla32_and11337_h_u_cla32_and11335_y0 _y0=h_u_cla32_and11337_y0
.names h_u_cla32_pg_logic31_y0 h_u_cla32_and11338_h_u_cla32_pg_logic31_y0
1 1
.names h_u_cla32_pg_logic20_y1 h_u_cla32_and11338_h_u_cla32_pg_logic20_y1
1 1
.subckt and_gate _a=h_u_cla32_and11338_h_u_cla32_pg_logic31_y0 _b=h_u_cla32_and11338_h_u_cla32_pg_logic20_y1 _y0=h_u_cla32_and11338_y0
.names h_u_cla32_and11338_y0 h_u_cla32_and11339_h_u_cla32_and11338_y0
1 1
.names h_u_cla32_and11337_y0 h_u_cla32_and11339_h_u_cla32_and11337_y0
1 1
.subckt and_gate _a=h_u_cla32_and11339_h_u_cla32_and11338_y0 _b=h_u_cla32_and11339_h_u_cla32_and11337_y0 _y0=h_u_cla32_and11339_y0
.names h_u_cla32_pg_logic22_y0 h_u_cla32_and11340_h_u_cla32_pg_logic22_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and11340_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and11340_h_u_cla32_pg_logic22_y0 _b=h_u_cla32_and11340_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and11340_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and11341_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and11341_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and11341_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and11341_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and11341_y0
.names h_u_cla32_and11341_y0 h_u_cla32_and11342_h_u_cla32_and11341_y0
1 1
.names h_u_cla32_and11340_y0 h_u_cla32_and11342_h_u_cla32_and11340_y0
1 1
.subckt and_gate _a=h_u_cla32_and11342_h_u_cla32_and11341_y0 _b=h_u_cla32_and11342_h_u_cla32_and11340_y0 _y0=h_u_cla32_and11342_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and11343_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and11343_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and11343_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and11343_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and11343_y0
.names h_u_cla32_and11343_y0 h_u_cla32_and11344_h_u_cla32_and11343_y0
1 1
.names h_u_cla32_and11342_y0 h_u_cla32_and11344_h_u_cla32_and11342_y0
1 1
.subckt and_gate _a=h_u_cla32_and11344_h_u_cla32_and11343_y0 _b=h_u_cla32_and11344_h_u_cla32_and11342_y0 _y0=h_u_cla32_and11344_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and11345_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and11345_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and11345_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and11345_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and11345_y0
.names h_u_cla32_and11345_y0 h_u_cla32_and11346_h_u_cla32_and11345_y0
1 1
.names h_u_cla32_and11344_y0 h_u_cla32_and11346_h_u_cla32_and11344_y0
1 1
.subckt and_gate _a=h_u_cla32_and11346_h_u_cla32_and11345_y0 _b=h_u_cla32_and11346_h_u_cla32_and11344_y0 _y0=h_u_cla32_and11346_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and11347_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and11347_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and11347_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and11347_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and11347_y0
.names h_u_cla32_and11347_y0 h_u_cla32_and11348_h_u_cla32_and11347_y0
1 1
.names h_u_cla32_and11346_y0 h_u_cla32_and11348_h_u_cla32_and11346_y0
1 1
.subckt and_gate _a=h_u_cla32_and11348_h_u_cla32_and11347_y0 _b=h_u_cla32_and11348_h_u_cla32_and11346_y0 _y0=h_u_cla32_and11348_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and11349_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and11349_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and11349_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and11349_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and11349_y0
.names h_u_cla32_and11349_y0 h_u_cla32_and11350_h_u_cla32_and11349_y0
1 1
.names h_u_cla32_and11348_y0 h_u_cla32_and11350_h_u_cla32_and11348_y0
1 1
.subckt and_gate _a=h_u_cla32_and11350_h_u_cla32_and11349_y0 _b=h_u_cla32_and11350_h_u_cla32_and11348_y0 _y0=h_u_cla32_and11350_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and11351_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and11351_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and11351_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and11351_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and11351_y0
.names h_u_cla32_and11351_y0 h_u_cla32_and11352_h_u_cla32_and11351_y0
1 1
.names h_u_cla32_and11350_y0 h_u_cla32_and11352_h_u_cla32_and11350_y0
1 1
.subckt and_gate _a=h_u_cla32_and11352_h_u_cla32_and11351_y0 _b=h_u_cla32_and11352_h_u_cla32_and11350_y0 _y0=h_u_cla32_and11352_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and11353_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and11353_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and11353_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and11353_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and11353_y0
.names h_u_cla32_and11353_y0 h_u_cla32_and11354_h_u_cla32_and11353_y0
1 1
.names h_u_cla32_and11352_y0 h_u_cla32_and11354_h_u_cla32_and11352_y0
1 1
.subckt and_gate _a=h_u_cla32_and11354_h_u_cla32_and11353_y0 _b=h_u_cla32_and11354_h_u_cla32_and11352_y0 _y0=h_u_cla32_and11354_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and11355_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and11355_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and11355_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and11355_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and11355_y0
.names h_u_cla32_and11355_y0 h_u_cla32_and11356_h_u_cla32_and11355_y0
1 1
.names h_u_cla32_and11354_y0 h_u_cla32_and11356_h_u_cla32_and11354_y0
1 1
.subckt and_gate _a=h_u_cla32_and11356_h_u_cla32_and11355_y0 _b=h_u_cla32_and11356_h_u_cla32_and11354_y0 _y0=h_u_cla32_and11356_y0
.names h_u_cla32_pg_logic31_y0 h_u_cla32_and11357_h_u_cla32_pg_logic31_y0
1 1
.names h_u_cla32_pg_logic21_y1 h_u_cla32_and11357_h_u_cla32_pg_logic21_y1
1 1
.subckt and_gate _a=h_u_cla32_and11357_h_u_cla32_pg_logic31_y0 _b=h_u_cla32_and11357_h_u_cla32_pg_logic21_y1 _y0=h_u_cla32_and11357_y0
.names h_u_cla32_and11357_y0 h_u_cla32_and11358_h_u_cla32_and11357_y0
1 1
.names h_u_cla32_and11356_y0 h_u_cla32_and11358_h_u_cla32_and11356_y0
1 1
.subckt and_gate _a=h_u_cla32_and11358_h_u_cla32_and11357_y0 _b=h_u_cla32_and11358_h_u_cla32_and11356_y0 _y0=h_u_cla32_and11358_y0
.names h_u_cla32_pg_logic23_y0 h_u_cla32_and11359_h_u_cla32_pg_logic23_y0
1 1
.names h_u_cla32_pg_logic22_y1 h_u_cla32_and11359_h_u_cla32_pg_logic22_y1
1 1
.subckt and_gate _a=h_u_cla32_and11359_h_u_cla32_pg_logic23_y0 _b=h_u_cla32_and11359_h_u_cla32_pg_logic22_y1 _y0=h_u_cla32_and11359_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and11360_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic22_y1 h_u_cla32_and11360_h_u_cla32_pg_logic22_y1
1 1
.subckt and_gate _a=h_u_cla32_and11360_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and11360_h_u_cla32_pg_logic22_y1 _y0=h_u_cla32_and11360_y0
.names h_u_cla32_and11360_y0 h_u_cla32_and11361_h_u_cla32_and11360_y0
1 1
.names h_u_cla32_and11359_y0 h_u_cla32_and11361_h_u_cla32_and11359_y0
1 1
.subckt and_gate _a=h_u_cla32_and11361_h_u_cla32_and11360_y0 _b=h_u_cla32_and11361_h_u_cla32_and11359_y0 _y0=h_u_cla32_and11361_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and11362_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic22_y1 h_u_cla32_and11362_h_u_cla32_pg_logic22_y1
1 1
.subckt and_gate _a=h_u_cla32_and11362_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and11362_h_u_cla32_pg_logic22_y1 _y0=h_u_cla32_and11362_y0
.names h_u_cla32_and11362_y0 h_u_cla32_and11363_h_u_cla32_and11362_y0
1 1
.names h_u_cla32_and11361_y0 h_u_cla32_and11363_h_u_cla32_and11361_y0
1 1
.subckt and_gate _a=h_u_cla32_and11363_h_u_cla32_and11362_y0 _b=h_u_cla32_and11363_h_u_cla32_and11361_y0 _y0=h_u_cla32_and11363_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and11364_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic22_y1 h_u_cla32_and11364_h_u_cla32_pg_logic22_y1
1 1
.subckt and_gate _a=h_u_cla32_and11364_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and11364_h_u_cla32_pg_logic22_y1 _y0=h_u_cla32_and11364_y0
.names h_u_cla32_and11364_y0 h_u_cla32_and11365_h_u_cla32_and11364_y0
1 1
.names h_u_cla32_and11363_y0 h_u_cla32_and11365_h_u_cla32_and11363_y0
1 1
.subckt and_gate _a=h_u_cla32_and11365_h_u_cla32_and11364_y0 _b=h_u_cla32_and11365_h_u_cla32_and11363_y0 _y0=h_u_cla32_and11365_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and11366_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic22_y1 h_u_cla32_and11366_h_u_cla32_pg_logic22_y1
1 1
.subckt and_gate _a=h_u_cla32_and11366_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and11366_h_u_cla32_pg_logic22_y1 _y0=h_u_cla32_and11366_y0
.names h_u_cla32_and11366_y0 h_u_cla32_and11367_h_u_cla32_and11366_y0
1 1
.names h_u_cla32_and11365_y0 h_u_cla32_and11367_h_u_cla32_and11365_y0
1 1
.subckt and_gate _a=h_u_cla32_and11367_h_u_cla32_and11366_y0 _b=h_u_cla32_and11367_h_u_cla32_and11365_y0 _y0=h_u_cla32_and11367_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and11368_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic22_y1 h_u_cla32_and11368_h_u_cla32_pg_logic22_y1
1 1
.subckt and_gate _a=h_u_cla32_and11368_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and11368_h_u_cla32_pg_logic22_y1 _y0=h_u_cla32_and11368_y0
.names h_u_cla32_and11368_y0 h_u_cla32_and11369_h_u_cla32_and11368_y0
1 1
.names h_u_cla32_and11367_y0 h_u_cla32_and11369_h_u_cla32_and11367_y0
1 1
.subckt and_gate _a=h_u_cla32_and11369_h_u_cla32_and11368_y0 _b=h_u_cla32_and11369_h_u_cla32_and11367_y0 _y0=h_u_cla32_and11369_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and11370_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic22_y1 h_u_cla32_and11370_h_u_cla32_pg_logic22_y1
1 1
.subckt and_gate _a=h_u_cla32_and11370_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and11370_h_u_cla32_pg_logic22_y1 _y0=h_u_cla32_and11370_y0
.names h_u_cla32_and11370_y0 h_u_cla32_and11371_h_u_cla32_and11370_y0
1 1
.names h_u_cla32_and11369_y0 h_u_cla32_and11371_h_u_cla32_and11369_y0
1 1
.subckt and_gate _a=h_u_cla32_and11371_h_u_cla32_and11370_y0 _b=h_u_cla32_and11371_h_u_cla32_and11369_y0 _y0=h_u_cla32_and11371_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and11372_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic22_y1 h_u_cla32_and11372_h_u_cla32_pg_logic22_y1
1 1
.subckt and_gate _a=h_u_cla32_and11372_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and11372_h_u_cla32_pg_logic22_y1 _y0=h_u_cla32_and11372_y0
.names h_u_cla32_and11372_y0 h_u_cla32_and11373_h_u_cla32_and11372_y0
1 1
.names h_u_cla32_and11371_y0 h_u_cla32_and11373_h_u_cla32_and11371_y0
1 1
.subckt and_gate _a=h_u_cla32_and11373_h_u_cla32_and11372_y0 _b=h_u_cla32_and11373_h_u_cla32_and11371_y0 _y0=h_u_cla32_and11373_y0
.names h_u_cla32_pg_logic31_y0 h_u_cla32_and11374_h_u_cla32_pg_logic31_y0
1 1
.names h_u_cla32_pg_logic22_y1 h_u_cla32_and11374_h_u_cla32_pg_logic22_y1
1 1
.subckt and_gate _a=h_u_cla32_and11374_h_u_cla32_pg_logic31_y0 _b=h_u_cla32_and11374_h_u_cla32_pg_logic22_y1 _y0=h_u_cla32_and11374_y0
.names h_u_cla32_and11374_y0 h_u_cla32_and11375_h_u_cla32_and11374_y0
1 1
.names h_u_cla32_and11373_y0 h_u_cla32_and11375_h_u_cla32_and11373_y0
1 1
.subckt and_gate _a=h_u_cla32_and11375_h_u_cla32_and11374_y0 _b=h_u_cla32_and11375_h_u_cla32_and11373_y0 _y0=h_u_cla32_and11375_y0
.names h_u_cla32_pg_logic24_y0 h_u_cla32_and11376_h_u_cla32_pg_logic24_y0
1 1
.names h_u_cla32_pg_logic23_y1 h_u_cla32_and11376_h_u_cla32_pg_logic23_y1
1 1
.subckt and_gate _a=h_u_cla32_and11376_h_u_cla32_pg_logic24_y0 _b=h_u_cla32_and11376_h_u_cla32_pg_logic23_y1 _y0=h_u_cla32_and11376_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and11377_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic23_y1 h_u_cla32_and11377_h_u_cla32_pg_logic23_y1
1 1
.subckt and_gate _a=h_u_cla32_and11377_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and11377_h_u_cla32_pg_logic23_y1 _y0=h_u_cla32_and11377_y0
.names h_u_cla32_and11377_y0 h_u_cla32_and11378_h_u_cla32_and11377_y0
1 1
.names h_u_cla32_and11376_y0 h_u_cla32_and11378_h_u_cla32_and11376_y0
1 1
.subckt and_gate _a=h_u_cla32_and11378_h_u_cla32_and11377_y0 _b=h_u_cla32_and11378_h_u_cla32_and11376_y0 _y0=h_u_cla32_and11378_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and11379_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic23_y1 h_u_cla32_and11379_h_u_cla32_pg_logic23_y1
1 1
.subckt and_gate _a=h_u_cla32_and11379_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and11379_h_u_cla32_pg_logic23_y1 _y0=h_u_cla32_and11379_y0
.names h_u_cla32_and11379_y0 h_u_cla32_and11380_h_u_cla32_and11379_y0
1 1
.names h_u_cla32_and11378_y0 h_u_cla32_and11380_h_u_cla32_and11378_y0
1 1
.subckt and_gate _a=h_u_cla32_and11380_h_u_cla32_and11379_y0 _b=h_u_cla32_and11380_h_u_cla32_and11378_y0 _y0=h_u_cla32_and11380_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and11381_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic23_y1 h_u_cla32_and11381_h_u_cla32_pg_logic23_y1
1 1
.subckt and_gate _a=h_u_cla32_and11381_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and11381_h_u_cla32_pg_logic23_y1 _y0=h_u_cla32_and11381_y0
.names h_u_cla32_and11381_y0 h_u_cla32_and11382_h_u_cla32_and11381_y0
1 1
.names h_u_cla32_and11380_y0 h_u_cla32_and11382_h_u_cla32_and11380_y0
1 1
.subckt and_gate _a=h_u_cla32_and11382_h_u_cla32_and11381_y0 _b=h_u_cla32_and11382_h_u_cla32_and11380_y0 _y0=h_u_cla32_and11382_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and11383_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic23_y1 h_u_cla32_and11383_h_u_cla32_pg_logic23_y1
1 1
.subckt and_gate _a=h_u_cla32_and11383_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and11383_h_u_cla32_pg_logic23_y1 _y0=h_u_cla32_and11383_y0
.names h_u_cla32_and11383_y0 h_u_cla32_and11384_h_u_cla32_and11383_y0
1 1
.names h_u_cla32_and11382_y0 h_u_cla32_and11384_h_u_cla32_and11382_y0
1 1
.subckt and_gate _a=h_u_cla32_and11384_h_u_cla32_and11383_y0 _b=h_u_cla32_and11384_h_u_cla32_and11382_y0 _y0=h_u_cla32_and11384_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and11385_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic23_y1 h_u_cla32_and11385_h_u_cla32_pg_logic23_y1
1 1
.subckt and_gate _a=h_u_cla32_and11385_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and11385_h_u_cla32_pg_logic23_y1 _y0=h_u_cla32_and11385_y0
.names h_u_cla32_and11385_y0 h_u_cla32_and11386_h_u_cla32_and11385_y0
1 1
.names h_u_cla32_and11384_y0 h_u_cla32_and11386_h_u_cla32_and11384_y0
1 1
.subckt and_gate _a=h_u_cla32_and11386_h_u_cla32_and11385_y0 _b=h_u_cla32_and11386_h_u_cla32_and11384_y0 _y0=h_u_cla32_and11386_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and11387_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic23_y1 h_u_cla32_and11387_h_u_cla32_pg_logic23_y1
1 1
.subckt and_gate _a=h_u_cla32_and11387_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and11387_h_u_cla32_pg_logic23_y1 _y0=h_u_cla32_and11387_y0
.names h_u_cla32_and11387_y0 h_u_cla32_and11388_h_u_cla32_and11387_y0
1 1
.names h_u_cla32_and11386_y0 h_u_cla32_and11388_h_u_cla32_and11386_y0
1 1
.subckt and_gate _a=h_u_cla32_and11388_h_u_cla32_and11387_y0 _b=h_u_cla32_and11388_h_u_cla32_and11386_y0 _y0=h_u_cla32_and11388_y0
.names h_u_cla32_pg_logic31_y0 h_u_cla32_and11389_h_u_cla32_pg_logic31_y0
1 1
.names h_u_cla32_pg_logic23_y1 h_u_cla32_and11389_h_u_cla32_pg_logic23_y1
1 1
.subckt and_gate _a=h_u_cla32_and11389_h_u_cla32_pg_logic31_y0 _b=h_u_cla32_and11389_h_u_cla32_pg_logic23_y1 _y0=h_u_cla32_and11389_y0
.names h_u_cla32_and11389_y0 h_u_cla32_and11390_h_u_cla32_and11389_y0
1 1
.names h_u_cla32_and11388_y0 h_u_cla32_and11390_h_u_cla32_and11388_y0
1 1
.subckt and_gate _a=h_u_cla32_and11390_h_u_cla32_and11389_y0 _b=h_u_cla32_and11390_h_u_cla32_and11388_y0 _y0=h_u_cla32_and11390_y0
.names h_u_cla32_pg_logic25_y0 h_u_cla32_and11391_h_u_cla32_pg_logic25_y0
1 1
.names h_u_cla32_pg_logic24_y1 h_u_cla32_and11391_h_u_cla32_pg_logic24_y1
1 1
.subckt and_gate _a=h_u_cla32_and11391_h_u_cla32_pg_logic25_y0 _b=h_u_cla32_and11391_h_u_cla32_pg_logic24_y1 _y0=h_u_cla32_and11391_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and11392_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic24_y1 h_u_cla32_and11392_h_u_cla32_pg_logic24_y1
1 1
.subckt and_gate _a=h_u_cla32_and11392_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and11392_h_u_cla32_pg_logic24_y1 _y0=h_u_cla32_and11392_y0
.names h_u_cla32_and11392_y0 h_u_cla32_and11393_h_u_cla32_and11392_y0
1 1
.names h_u_cla32_and11391_y0 h_u_cla32_and11393_h_u_cla32_and11391_y0
1 1
.subckt and_gate _a=h_u_cla32_and11393_h_u_cla32_and11392_y0 _b=h_u_cla32_and11393_h_u_cla32_and11391_y0 _y0=h_u_cla32_and11393_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and11394_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic24_y1 h_u_cla32_and11394_h_u_cla32_pg_logic24_y1
1 1
.subckt and_gate _a=h_u_cla32_and11394_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and11394_h_u_cla32_pg_logic24_y1 _y0=h_u_cla32_and11394_y0
.names h_u_cla32_and11394_y0 h_u_cla32_and11395_h_u_cla32_and11394_y0
1 1
.names h_u_cla32_and11393_y0 h_u_cla32_and11395_h_u_cla32_and11393_y0
1 1
.subckt and_gate _a=h_u_cla32_and11395_h_u_cla32_and11394_y0 _b=h_u_cla32_and11395_h_u_cla32_and11393_y0 _y0=h_u_cla32_and11395_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and11396_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic24_y1 h_u_cla32_and11396_h_u_cla32_pg_logic24_y1
1 1
.subckt and_gate _a=h_u_cla32_and11396_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and11396_h_u_cla32_pg_logic24_y1 _y0=h_u_cla32_and11396_y0
.names h_u_cla32_and11396_y0 h_u_cla32_and11397_h_u_cla32_and11396_y0
1 1
.names h_u_cla32_and11395_y0 h_u_cla32_and11397_h_u_cla32_and11395_y0
1 1
.subckt and_gate _a=h_u_cla32_and11397_h_u_cla32_and11396_y0 _b=h_u_cla32_and11397_h_u_cla32_and11395_y0 _y0=h_u_cla32_and11397_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and11398_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic24_y1 h_u_cla32_and11398_h_u_cla32_pg_logic24_y1
1 1
.subckt and_gate _a=h_u_cla32_and11398_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and11398_h_u_cla32_pg_logic24_y1 _y0=h_u_cla32_and11398_y0
.names h_u_cla32_and11398_y0 h_u_cla32_and11399_h_u_cla32_and11398_y0
1 1
.names h_u_cla32_and11397_y0 h_u_cla32_and11399_h_u_cla32_and11397_y0
1 1
.subckt and_gate _a=h_u_cla32_and11399_h_u_cla32_and11398_y0 _b=h_u_cla32_and11399_h_u_cla32_and11397_y0 _y0=h_u_cla32_and11399_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and11400_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic24_y1 h_u_cla32_and11400_h_u_cla32_pg_logic24_y1
1 1
.subckt and_gate _a=h_u_cla32_and11400_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and11400_h_u_cla32_pg_logic24_y1 _y0=h_u_cla32_and11400_y0
.names h_u_cla32_and11400_y0 h_u_cla32_and11401_h_u_cla32_and11400_y0
1 1
.names h_u_cla32_and11399_y0 h_u_cla32_and11401_h_u_cla32_and11399_y0
1 1
.subckt and_gate _a=h_u_cla32_and11401_h_u_cla32_and11400_y0 _b=h_u_cla32_and11401_h_u_cla32_and11399_y0 _y0=h_u_cla32_and11401_y0
.names h_u_cla32_pg_logic31_y0 h_u_cla32_and11402_h_u_cla32_pg_logic31_y0
1 1
.names h_u_cla32_pg_logic24_y1 h_u_cla32_and11402_h_u_cla32_pg_logic24_y1
1 1
.subckt and_gate _a=h_u_cla32_and11402_h_u_cla32_pg_logic31_y0 _b=h_u_cla32_and11402_h_u_cla32_pg_logic24_y1 _y0=h_u_cla32_and11402_y0
.names h_u_cla32_and11402_y0 h_u_cla32_and11403_h_u_cla32_and11402_y0
1 1
.names h_u_cla32_and11401_y0 h_u_cla32_and11403_h_u_cla32_and11401_y0
1 1
.subckt and_gate _a=h_u_cla32_and11403_h_u_cla32_and11402_y0 _b=h_u_cla32_and11403_h_u_cla32_and11401_y0 _y0=h_u_cla32_and11403_y0
.names h_u_cla32_pg_logic26_y0 h_u_cla32_and11404_h_u_cla32_pg_logic26_y0
1 1
.names h_u_cla32_pg_logic25_y1 h_u_cla32_and11404_h_u_cla32_pg_logic25_y1
1 1
.subckt and_gate _a=h_u_cla32_and11404_h_u_cla32_pg_logic26_y0 _b=h_u_cla32_and11404_h_u_cla32_pg_logic25_y1 _y0=h_u_cla32_and11404_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and11405_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic25_y1 h_u_cla32_and11405_h_u_cla32_pg_logic25_y1
1 1
.subckt and_gate _a=h_u_cla32_and11405_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and11405_h_u_cla32_pg_logic25_y1 _y0=h_u_cla32_and11405_y0
.names h_u_cla32_and11405_y0 h_u_cla32_and11406_h_u_cla32_and11405_y0
1 1
.names h_u_cla32_and11404_y0 h_u_cla32_and11406_h_u_cla32_and11404_y0
1 1
.subckt and_gate _a=h_u_cla32_and11406_h_u_cla32_and11405_y0 _b=h_u_cla32_and11406_h_u_cla32_and11404_y0 _y0=h_u_cla32_and11406_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and11407_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic25_y1 h_u_cla32_and11407_h_u_cla32_pg_logic25_y1
1 1
.subckt and_gate _a=h_u_cla32_and11407_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and11407_h_u_cla32_pg_logic25_y1 _y0=h_u_cla32_and11407_y0
.names h_u_cla32_and11407_y0 h_u_cla32_and11408_h_u_cla32_and11407_y0
1 1
.names h_u_cla32_and11406_y0 h_u_cla32_and11408_h_u_cla32_and11406_y0
1 1
.subckt and_gate _a=h_u_cla32_and11408_h_u_cla32_and11407_y0 _b=h_u_cla32_and11408_h_u_cla32_and11406_y0 _y0=h_u_cla32_and11408_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and11409_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic25_y1 h_u_cla32_and11409_h_u_cla32_pg_logic25_y1
1 1
.subckt and_gate _a=h_u_cla32_and11409_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and11409_h_u_cla32_pg_logic25_y1 _y0=h_u_cla32_and11409_y0
.names h_u_cla32_and11409_y0 h_u_cla32_and11410_h_u_cla32_and11409_y0
1 1
.names h_u_cla32_and11408_y0 h_u_cla32_and11410_h_u_cla32_and11408_y0
1 1
.subckt and_gate _a=h_u_cla32_and11410_h_u_cla32_and11409_y0 _b=h_u_cla32_and11410_h_u_cla32_and11408_y0 _y0=h_u_cla32_and11410_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and11411_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic25_y1 h_u_cla32_and11411_h_u_cla32_pg_logic25_y1
1 1
.subckt and_gate _a=h_u_cla32_and11411_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and11411_h_u_cla32_pg_logic25_y1 _y0=h_u_cla32_and11411_y0
.names h_u_cla32_and11411_y0 h_u_cla32_and11412_h_u_cla32_and11411_y0
1 1
.names h_u_cla32_and11410_y0 h_u_cla32_and11412_h_u_cla32_and11410_y0
1 1
.subckt and_gate _a=h_u_cla32_and11412_h_u_cla32_and11411_y0 _b=h_u_cla32_and11412_h_u_cla32_and11410_y0 _y0=h_u_cla32_and11412_y0
.names h_u_cla32_pg_logic31_y0 h_u_cla32_and11413_h_u_cla32_pg_logic31_y0
1 1
.names h_u_cla32_pg_logic25_y1 h_u_cla32_and11413_h_u_cla32_pg_logic25_y1
1 1
.subckt and_gate _a=h_u_cla32_and11413_h_u_cla32_pg_logic31_y0 _b=h_u_cla32_and11413_h_u_cla32_pg_logic25_y1 _y0=h_u_cla32_and11413_y0
.names h_u_cla32_and11413_y0 h_u_cla32_and11414_h_u_cla32_and11413_y0
1 1
.names h_u_cla32_and11412_y0 h_u_cla32_and11414_h_u_cla32_and11412_y0
1 1
.subckt and_gate _a=h_u_cla32_and11414_h_u_cla32_and11413_y0 _b=h_u_cla32_and11414_h_u_cla32_and11412_y0 _y0=h_u_cla32_and11414_y0
.names h_u_cla32_pg_logic27_y0 h_u_cla32_and11415_h_u_cla32_pg_logic27_y0
1 1
.names h_u_cla32_pg_logic26_y1 h_u_cla32_and11415_h_u_cla32_pg_logic26_y1
1 1
.subckt and_gate _a=h_u_cla32_and11415_h_u_cla32_pg_logic27_y0 _b=h_u_cla32_and11415_h_u_cla32_pg_logic26_y1 _y0=h_u_cla32_and11415_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and11416_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic26_y1 h_u_cla32_and11416_h_u_cla32_pg_logic26_y1
1 1
.subckt and_gate _a=h_u_cla32_and11416_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and11416_h_u_cla32_pg_logic26_y1 _y0=h_u_cla32_and11416_y0
.names h_u_cla32_and11416_y0 h_u_cla32_and11417_h_u_cla32_and11416_y0
1 1
.names h_u_cla32_and11415_y0 h_u_cla32_and11417_h_u_cla32_and11415_y0
1 1
.subckt and_gate _a=h_u_cla32_and11417_h_u_cla32_and11416_y0 _b=h_u_cla32_and11417_h_u_cla32_and11415_y0 _y0=h_u_cla32_and11417_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and11418_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic26_y1 h_u_cla32_and11418_h_u_cla32_pg_logic26_y1
1 1
.subckt and_gate _a=h_u_cla32_and11418_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and11418_h_u_cla32_pg_logic26_y1 _y0=h_u_cla32_and11418_y0
.names h_u_cla32_and11418_y0 h_u_cla32_and11419_h_u_cla32_and11418_y0
1 1
.names h_u_cla32_and11417_y0 h_u_cla32_and11419_h_u_cla32_and11417_y0
1 1
.subckt and_gate _a=h_u_cla32_and11419_h_u_cla32_and11418_y0 _b=h_u_cla32_and11419_h_u_cla32_and11417_y0 _y0=h_u_cla32_and11419_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and11420_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic26_y1 h_u_cla32_and11420_h_u_cla32_pg_logic26_y1
1 1
.subckt and_gate _a=h_u_cla32_and11420_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and11420_h_u_cla32_pg_logic26_y1 _y0=h_u_cla32_and11420_y0
.names h_u_cla32_and11420_y0 h_u_cla32_and11421_h_u_cla32_and11420_y0
1 1
.names h_u_cla32_and11419_y0 h_u_cla32_and11421_h_u_cla32_and11419_y0
1 1
.subckt and_gate _a=h_u_cla32_and11421_h_u_cla32_and11420_y0 _b=h_u_cla32_and11421_h_u_cla32_and11419_y0 _y0=h_u_cla32_and11421_y0
.names h_u_cla32_pg_logic31_y0 h_u_cla32_and11422_h_u_cla32_pg_logic31_y0
1 1
.names h_u_cla32_pg_logic26_y1 h_u_cla32_and11422_h_u_cla32_pg_logic26_y1
1 1
.subckt and_gate _a=h_u_cla32_and11422_h_u_cla32_pg_logic31_y0 _b=h_u_cla32_and11422_h_u_cla32_pg_logic26_y1 _y0=h_u_cla32_and11422_y0
.names h_u_cla32_and11422_y0 h_u_cla32_and11423_h_u_cla32_and11422_y0
1 1
.names h_u_cla32_and11421_y0 h_u_cla32_and11423_h_u_cla32_and11421_y0
1 1
.subckt and_gate _a=h_u_cla32_and11423_h_u_cla32_and11422_y0 _b=h_u_cla32_and11423_h_u_cla32_and11421_y0 _y0=h_u_cla32_and11423_y0
.names h_u_cla32_pg_logic28_y0 h_u_cla32_and11424_h_u_cla32_pg_logic28_y0
1 1
.names h_u_cla32_pg_logic27_y1 h_u_cla32_and11424_h_u_cla32_pg_logic27_y1
1 1
.subckt and_gate _a=h_u_cla32_and11424_h_u_cla32_pg_logic28_y0 _b=h_u_cla32_and11424_h_u_cla32_pg_logic27_y1 _y0=h_u_cla32_and11424_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and11425_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic27_y1 h_u_cla32_and11425_h_u_cla32_pg_logic27_y1
1 1
.subckt and_gate _a=h_u_cla32_and11425_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and11425_h_u_cla32_pg_logic27_y1 _y0=h_u_cla32_and11425_y0
.names h_u_cla32_and11425_y0 h_u_cla32_and11426_h_u_cla32_and11425_y0
1 1
.names h_u_cla32_and11424_y0 h_u_cla32_and11426_h_u_cla32_and11424_y0
1 1
.subckt and_gate _a=h_u_cla32_and11426_h_u_cla32_and11425_y0 _b=h_u_cla32_and11426_h_u_cla32_and11424_y0 _y0=h_u_cla32_and11426_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and11427_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic27_y1 h_u_cla32_and11427_h_u_cla32_pg_logic27_y1
1 1
.subckt and_gate _a=h_u_cla32_and11427_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and11427_h_u_cla32_pg_logic27_y1 _y0=h_u_cla32_and11427_y0
.names h_u_cla32_and11427_y0 h_u_cla32_and11428_h_u_cla32_and11427_y0
1 1
.names h_u_cla32_and11426_y0 h_u_cla32_and11428_h_u_cla32_and11426_y0
1 1
.subckt and_gate _a=h_u_cla32_and11428_h_u_cla32_and11427_y0 _b=h_u_cla32_and11428_h_u_cla32_and11426_y0 _y0=h_u_cla32_and11428_y0
.names h_u_cla32_pg_logic31_y0 h_u_cla32_and11429_h_u_cla32_pg_logic31_y0
1 1
.names h_u_cla32_pg_logic27_y1 h_u_cla32_and11429_h_u_cla32_pg_logic27_y1
1 1
.subckt and_gate _a=h_u_cla32_and11429_h_u_cla32_pg_logic31_y0 _b=h_u_cla32_and11429_h_u_cla32_pg_logic27_y1 _y0=h_u_cla32_and11429_y0
.names h_u_cla32_and11429_y0 h_u_cla32_and11430_h_u_cla32_and11429_y0
1 1
.names h_u_cla32_and11428_y0 h_u_cla32_and11430_h_u_cla32_and11428_y0
1 1
.subckt and_gate _a=h_u_cla32_and11430_h_u_cla32_and11429_y0 _b=h_u_cla32_and11430_h_u_cla32_and11428_y0 _y0=h_u_cla32_and11430_y0
.names h_u_cla32_pg_logic29_y0 h_u_cla32_and11431_h_u_cla32_pg_logic29_y0
1 1
.names h_u_cla32_pg_logic28_y1 h_u_cla32_and11431_h_u_cla32_pg_logic28_y1
1 1
.subckt and_gate _a=h_u_cla32_and11431_h_u_cla32_pg_logic29_y0 _b=h_u_cla32_and11431_h_u_cla32_pg_logic28_y1 _y0=h_u_cla32_and11431_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and11432_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic28_y1 h_u_cla32_and11432_h_u_cla32_pg_logic28_y1
1 1
.subckt and_gate _a=h_u_cla32_and11432_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and11432_h_u_cla32_pg_logic28_y1 _y0=h_u_cla32_and11432_y0
.names h_u_cla32_and11432_y0 h_u_cla32_and11433_h_u_cla32_and11432_y0
1 1
.names h_u_cla32_and11431_y0 h_u_cla32_and11433_h_u_cla32_and11431_y0
1 1
.subckt and_gate _a=h_u_cla32_and11433_h_u_cla32_and11432_y0 _b=h_u_cla32_and11433_h_u_cla32_and11431_y0 _y0=h_u_cla32_and11433_y0
.names h_u_cla32_pg_logic31_y0 h_u_cla32_and11434_h_u_cla32_pg_logic31_y0
1 1
.names h_u_cla32_pg_logic28_y1 h_u_cla32_and11434_h_u_cla32_pg_logic28_y1
1 1
.subckt and_gate _a=h_u_cla32_and11434_h_u_cla32_pg_logic31_y0 _b=h_u_cla32_and11434_h_u_cla32_pg_logic28_y1 _y0=h_u_cla32_and11434_y0
.names h_u_cla32_and11434_y0 h_u_cla32_and11435_h_u_cla32_and11434_y0
1 1
.names h_u_cla32_and11433_y0 h_u_cla32_and11435_h_u_cla32_and11433_y0
1 1
.subckt and_gate _a=h_u_cla32_and11435_h_u_cla32_and11434_y0 _b=h_u_cla32_and11435_h_u_cla32_and11433_y0 _y0=h_u_cla32_and11435_y0
.names h_u_cla32_pg_logic30_y0 h_u_cla32_and11436_h_u_cla32_pg_logic30_y0
1 1
.names h_u_cla32_pg_logic29_y1 h_u_cla32_and11436_h_u_cla32_pg_logic29_y1
1 1
.subckt and_gate _a=h_u_cla32_and11436_h_u_cla32_pg_logic30_y0 _b=h_u_cla32_and11436_h_u_cla32_pg_logic29_y1 _y0=h_u_cla32_and11436_y0
.names h_u_cla32_pg_logic31_y0 h_u_cla32_and11437_h_u_cla32_pg_logic31_y0
1 1
.names h_u_cla32_pg_logic29_y1 h_u_cla32_and11437_h_u_cla32_pg_logic29_y1
1 1
.subckt and_gate _a=h_u_cla32_and11437_h_u_cla32_pg_logic31_y0 _b=h_u_cla32_and11437_h_u_cla32_pg_logic29_y1 _y0=h_u_cla32_and11437_y0
.names h_u_cla32_and11437_y0 h_u_cla32_and11438_h_u_cla32_and11437_y0
1 1
.names h_u_cla32_and11436_y0 h_u_cla32_and11438_h_u_cla32_and11436_y0
1 1
.subckt and_gate _a=h_u_cla32_and11438_h_u_cla32_and11437_y0 _b=h_u_cla32_and11438_h_u_cla32_and11436_y0 _y0=h_u_cla32_and11438_y0
.names h_u_cla32_pg_logic31_y0 h_u_cla32_and11439_h_u_cla32_pg_logic31_y0
1 1
.names h_u_cla32_pg_logic30_y1 h_u_cla32_and11439_h_u_cla32_pg_logic30_y1
1 1
.subckt and_gate _a=h_u_cla32_and11439_h_u_cla32_pg_logic31_y0 _b=h_u_cla32_and11439_h_u_cla32_pg_logic30_y1 _y0=h_u_cla32_and11439_y0
.names h_u_cla32_and11439_y0 h_u_cla32_or496_h_u_cla32_and11439_y0
1 1
.names h_u_cla32_and10478_y0 h_u_cla32_or496_h_u_cla32_and10478_y0
1 1
.subckt or_gate _a=h_u_cla32_or496_h_u_cla32_and11439_y0 _b=h_u_cla32_or496_h_u_cla32_and10478_y0 _y0=h_u_cla32_or496_y0
.names h_u_cla32_or496_y0 h_u_cla32_or497_h_u_cla32_or496_y0
1 1
.names h_u_cla32_and10539_y0 h_u_cla32_or497_h_u_cla32_and10539_y0
1 1
.subckt or_gate _a=h_u_cla32_or497_h_u_cla32_or496_y0 _b=h_u_cla32_or497_h_u_cla32_and10539_y0 _y0=h_u_cla32_or497_y0
.names h_u_cla32_or497_y0 h_u_cla32_or498_h_u_cla32_or497_y0
1 1
.names h_u_cla32_and10598_y0 h_u_cla32_or498_h_u_cla32_and10598_y0
1 1
.subckt or_gate _a=h_u_cla32_or498_h_u_cla32_or497_y0 _b=h_u_cla32_or498_h_u_cla32_and10598_y0 _y0=h_u_cla32_or498_y0
.names h_u_cla32_or498_y0 h_u_cla32_or499_h_u_cla32_or498_y0
1 1
.names h_u_cla32_and10655_y0 h_u_cla32_or499_h_u_cla32_and10655_y0
1 1
.subckt or_gate _a=h_u_cla32_or499_h_u_cla32_or498_y0 _b=h_u_cla32_or499_h_u_cla32_and10655_y0 _y0=h_u_cla32_or499_y0
.names h_u_cla32_or499_y0 h_u_cla32_or500_h_u_cla32_or499_y0
1 1
.names h_u_cla32_and10710_y0 h_u_cla32_or500_h_u_cla32_and10710_y0
1 1
.subckt or_gate _a=h_u_cla32_or500_h_u_cla32_or499_y0 _b=h_u_cla32_or500_h_u_cla32_and10710_y0 _y0=h_u_cla32_or500_y0
.names h_u_cla32_or500_y0 h_u_cla32_or501_h_u_cla32_or500_y0
1 1
.names h_u_cla32_and10763_y0 h_u_cla32_or501_h_u_cla32_and10763_y0
1 1
.subckt or_gate _a=h_u_cla32_or501_h_u_cla32_or500_y0 _b=h_u_cla32_or501_h_u_cla32_and10763_y0 _y0=h_u_cla32_or501_y0
.names h_u_cla32_or501_y0 h_u_cla32_or502_h_u_cla32_or501_y0
1 1
.names h_u_cla32_and10814_y0 h_u_cla32_or502_h_u_cla32_and10814_y0
1 1
.subckt or_gate _a=h_u_cla32_or502_h_u_cla32_or501_y0 _b=h_u_cla32_or502_h_u_cla32_and10814_y0 _y0=h_u_cla32_or502_y0
.names h_u_cla32_or502_y0 h_u_cla32_or503_h_u_cla32_or502_y0
1 1
.names h_u_cla32_and10863_y0 h_u_cla32_or503_h_u_cla32_and10863_y0
1 1
.subckt or_gate _a=h_u_cla32_or503_h_u_cla32_or502_y0 _b=h_u_cla32_or503_h_u_cla32_and10863_y0 _y0=h_u_cla32_or503_y0
.names h_u_cla32_or503_y0 h_u_cla32_or504_h_u_cla32_or503_y0
1 1
.names h_u_cla32_and10910_y0 h_u_cla32_or504_h_u_cla32_and10910_y0
1 1
.subckt or_gate _a=h_u_cla32_or504_h_u_cla32_or503_y0 _b=h_u_cla32_or504_h_u_cla32_and10910_y0 _y0=h_u_cla32_or504_y0
.names h_u_cla32_or504_y0 h_u_cla32_or505_h_u_cla32_or504_y0
1 1
.names h_u_cla32_and10955_y0 h_u_cla32_or505_h_u_cla32_and10955_y0
1 1
.subckt or_gate _a=h_u_cla32_or505_h_u_cla32_or504_y0 _b=h_u_cla32_or505_h_u_cla32_and10955_y0 _y0=h_u_cla32_or505_y0
.names h_u_cla32_or505_y0 h_u_cla32_or506_h_u_cla32_or505_y0
1 1
.names h_u_cla32_and10998_y0 h_u_cla32_or506_h_u_cla32_and10998_y0
1 1
.subckt or_gate _a=h_u_cla32_or506_h_u_cla32_or505_y0 _b=h_u_cla32_or506_h_u_cla32_and10998_y0 _y0=h_u_cla32_or506_y0
.names h_u_cla32_or506_y0 h_u_cla32_or507_h_u_cla32_or506_y0
1 1
.names h_u_cla32_and11039_y0 h_u_cla32_or507_h_u_cla32_and11039_y0
1 1
.subckt or_gate _a=h_u_cla32_or507_h_u_cla32_or506_y0 _b=h_u_cla32_or507_h_u_cla32_and11039_y0 _y0=h_u_cla32_or507_y0
.names h_u_cla32_or507_y0 h_u_cla32_or508_h_u_cla32_or507_y0
1 1
.names h_u_cla32_and11078_y0 h_u_cla32_or508_h_u_cla32_and11078_y0
1 1
.subckt or_gate _a=h_u_cla32_or508_h_u_cla32_or507_y0 _b=h_u_cla32_or508_h_u_cla32_and11078_y0 _y0=h_u_cla32_or508_y0
.names h_u_cla32_or508_y0 h_u_cla32_or509_h_u_cla32_or508_y0
1 1
.names h_u_cla32_and11115_y0 h_u_cla32_or509_h_u_cla32_and11115_y0
1 1
.subckt or_gate _a=h_u_cla32_or509_h_u_cla32_or508_y0 _b=h_u_cla32_or509_h_u_cla32_and11115_y0 _y0=h_u_cla32_or509_y0
.names h_u_cla32_or509_y0 h_u_cla32_or510_h_u_cla32_or509_y0
1 1
.names h_u_cla32_and11150_y0 h_u_cla32_or510_h_u_cla32_and11150_y0
1 1
.subckt or_gate _a=h_u_cla32_or510_h_u_cla32_or509_y0 _b=h_u_cla32_or510_h_u_cla32_and11150_y0 _y0=h_u_cla32_or510_y0
.names h_u_cla32_or510_y0 h_u_cla32_or511_h_u_cla32_or510_y0
1 1
.names h_u_cla32_and11183_y0 h_u_cla32_or511_h_u_cla32_and11183_y0
1 1
.subckt or_gate _a=h_u_cla32_or511_h_u_cla32_or510_y0 _b=h_u_cla32_or511_h_u_cla32_and11183_y0 _y0=h_u_cla32_or511_y0
.names h_u_cla32_or511_y0 h_u_cla32_or512_h_u_cla32_or511_y0
1 1
.names h_u_cla32_and11214_y0 h_u_cla32_or512_h_u_cla32_and11214_y0
1 1
.subckt or_gate _a=h_u_cla32_or512_h_u_cla32_or511_y0 _b=h_u_cla32_or512_h_u_cla32_and11214_y0 _y0=h_u_cla32_or512_y0
.names h_u_cla32_or512_y0 h_u_cla32_or513_h_u_cla32_or512_y0
1 1
.names h_u_cla32_and11243_y0 h_u_cla32_or513_h_u_cla32_and11243_y0
1 1
.subckt or_gate _a=h_u_cla32_or513_h_u_cla32_or512_y0 _b=h_u_cla32_or513_h_u_cla32_and11243_y0 _y0=h_u_cla32_or513_y0
.names h_u_cla32_or513_y0 h_u_cla32_or514_h_u_cla32_or513_y0
1 1
.names h_u_cla32_and11270_y0 h_u_cla32_or514_h_u_cla32_and11270_y0
1 1
.subckt or_gate _a=h_u_cla32_or514_h_u_cla32_or513_y0 _b=h_u_cla32_or514_h_u_cla32_and11270_y0 _y0=h_u_cla32_or514_y0
.names h_u_cla32_or514_y0 h_u_cla32_or515_h_u_cla32_or514_y0
1 1
.names h_u_cla32_and11295_y0 h_u_cla32_or515_h_u_cla32_and11295_y0
1 1
.subckt or_gate _a=h_u_cla32_or515_h_u_cla32_or514_y0 _b=h_u_cla32_or515_h_u_cla32_and11295_y0 _y0=h_u_cla32_or515_y0
.names h_u_cla32_or515_y0 h_u_cla32_or516_h_u_cla32_or515_y0
1 1
.names h_u_cla32_and11318_y0 h_u_cla32_or516_h_u_cla32_and11318_y0
1 1
.subckt or_gate _a=h_u_cla32_or516_h_u_cla32_or515_y0 _b=h_u_cla32_or516_h_u_cla32_and11318_y0 _y0=h_u_cla32_or516_y0
.names h_u_cla32_or516_y0 h_u_cla32_or517_h_u_cla32_or516_y0
1 1
.names h_u_cla32_and11339_y0 h_u_cla32_or517_h_u_cla32_and11339_y0
1 1
.subckt or_gate _a=h_u_cla32_or517_h_u_cla32_or516_y0 _b=h_u_cla32_or517_h_u_cla32_and11339_y0 _y0=h_u_cla32_or517_y0
.names h_u_cla32_or517_y0 h_u_cla32_or518_h_u_cla32_or517_y0
1 1
.names h_u_cla32_and11358_y0 h_u_cla32_or518_h_u_cla32_and11358_y0
1 1
.subckt or_gate _a=h_u_cla32_or518_h_u_cla32_or517_y0 _b=h_u_cla32_or518_h_u_cla32_and11358_y0 _y0=h_u_cla32_or518_y0
.names h_u_cla32_or518_y0 h_u_cla32_or519_h_u_cla32_or518_y0
1 1
.names h_u_cla32_and11375_y0 h_u_cla32_or519_h_u_cla32_and11375_y0
1 1
.subckt or_gate _a=h_u_cla32_or519_h_u_cla32_or518_y0 _b=h_u_cla32_or519_h_u_cla32_and11375_y0 _y0=h_u_cla32_or519_y0
.names h_u_cla32_or519_y0 h_u_cla32_or520_h_u_cla32_or519_y0
1 1
.names h_u_cla32_and11390_y0 h_u_cla32_or520_h_u_cla32_and11390_y0
1 1
.subckt or_gate _a=h_u_cla32_or520_h_u_cla32_or519_y0 _b=h_u_cla32_or520_h_u_cla32_and11390_y0 _y0=h_u_cla32_or520_y0
.names h_u_cla32_or520_y0 h_u_cla32_or521_h_u_cla32_or520_y0
1 1
.names h_u_cla32_and11403_y0 h_u_cla32_or521_h_u_cla32_and11403_y0
1 1
.subckt or_gate _a=h_u_cla32_or521_h_u_cla32_or520_y0 _b=h_u_cla32_or521_h_u_cla32_and11403_y0 _y0=h_u_cla32_or521_y0
.names h_u_cla32_or521_y0 h_u_cla32_or522_h_u_cla32_or521_y0
1 1
.names h_u_cla32_and11414_y0 h_u_cla32_or522_h_u_cla32_and11414_y0
1 1
.subckt or_gate _a=h_u_cla32_or522_h_u_cla32_or521_y0 _b=h_u_cla32_or522_h_u_cla32_and11414_y0 _y0=h_u_cla32_or522_y0
.names h_u_cla32_or522_y0 h_u_cla32_or523_h_u_cla32_or522_y0
1 1
.names h_u_cla32_and11423_y0 h_u_cla32_or523_h_u_cla32_and11423_y0
1 1
.subckt or_gate _a=h_u_cla32_or523_h_u_cla32_or522_y0 _b=h_u_cla32_or523_h_u_cla32_and11423_y0 _y0=h_u_cla32_or523_y0
.names h_u_cla32_or523_y0 h_u_cla32_or524_h_u_cla32_or523_y0
1 1
.names h_u_cla32_and11430_y0 h_u_cla32_or524_h_u_cla32_and11430_y0
1 1
.subckt or_gate _a=h_u_cla32_or524_h_u_cla32_or523_y0 _b=h_u_cla32_or524_h_u_cla32_and11430_y0 _y0=h_u_cla32_or524_y0
.names h_u_cla32_or524_y0 h_u_cla32_or525_h_u_cla32_or524_y0
1 1
.names h_u_cla32_and11435_y0 h_u_cla32_or525_h_u_cla32_and11435_y0
1 1
.subckt or_gate _a=h_u_cla32_or525_h_u_cla32_or524_y0 _b=h_u_cla32_or525_h_u_cla32_and11435_y0 _y0=h_u_cla32_or525_y0
.names h_u_cla32_or525_y0 h_u_cla32_or526_h_u_cla32_or525_y0
1 1
.names h_u_cla32_and11438_y0 h_u_cla32_or526_h_u_cla32_and11438_y0
1 1
.subckt or_gate _a=h_u_cla32_or526_h_u_cla32_or525_y0 _b=h_u_cla32_or526_h_u_cla32_and11438_y0 _y0=h_u_cla32_or526_y0
.names h_u_cla32_pg_logic31_y1 h_u_cla32_or527_h_u_cla32_pg_logic31_y1
1 1
.names h_u_cla32_or526_y0 h_u_cla32_or527_h_u_cla32_or526_y0
1 1
.subckt or_gate _a=h_u_cla32_or527_h_u_cla32_pg_logic31_y1 _b=h_u_cla32_or527_h_u_cla32_or526_y0 _y0=h_u_cla32_or527_y0
.names h_u_cla32_xor0_y0 out[0]
1 1
.names h_u_cla32_xor1_y0 out[1]
1 1
.names h_u_cla32_xor2_y0 out[2]
1 1
.names h_u_cla32_xor3_y0 out[3]
1 1
.names h_u_cla32_xor4_y0 out[4]
1 1
.names h_u_cla32_xor5_y0 out[5]
1 1
.names h_u_cla32_xor6_y0 out[6]
1 1
.names h_u_cla32_xor7_y0 out[7]
1 1
.names h_u_cla32_xor8_y0 out[8]
1 1
.names h_u_cla32_xor9_y0 out[9]
1 1
.names h_u_cla32_xor10_y0 out[10]
1 1
.names h_u_cla32_xor11_y0 out[11]
1 1
.names h_u_cla32_xor12_y0 out[12]
1 1
.names h_u_cla32_xor13_y0 out[13]
1 1
.names h_u_cla32_xor14_y0 out[14]
1 1
.names h_u_cla32_xor15_y0 out[15]
1 1
.names h_u_cla32_xor16_y0 out[16]
1 1
.names h_u_cla32_xor17_y0 out[17]
1 1
.names h_u_cla32_xor18_y0 out[18]
1 1
.names h_u_cla32_xor19_y0 out[19]
1 1
.names h_u_cla32_xor20_y0 out[20]
1 1
.names h_u_cla32_xor21_y0 out[21]
1 1
.names h_u_cla32_xor22_y0 out[22]
1 1
.names h_u_cla32_xor23_y0 out[23]
1 1
.names h_u_cla32_xor24_y0 out[24]
1 1
.names h_u_cla32_xor25_y0 out[25]
1 1
.names h_u_cla32_xor26_y0 out[26]
1 1
.names h_u_cla32_xor27_y0 out[27]
1 1
.names h_u_cla32_xor28_y0 out[28]
1 1
.names h_u_cla32_xor29_y0 out[29]
1 1
.names h_u_cla32_xor30_y0 out[30]
1 1
.names h_u_cla32_xor31_y0 out[31]
1 1
.names h_u_cla32_or527_y0 out[32]
1 1
.end

.model pg_logic
.inputs a b
.outputs pg_logic_y0 pg_logic_y1 pg_logic_y2
.names a pg_logic_a
1 1
.names b pg_logic_b
1 1
.subckt or_gate _a=pg_logic_a _b=pg_logic_b _y0=pg_logic_y0
.subckt and_gate _a=pg_logic_a _b=pg_logic_b _y0=pg_logic_y1
.subckt xor_gate _a=pg_logic_a _b=pg_logic_b _y0=pg_logic_y2
.end

.model constant_wire_value_0
.inputs a b
.outputs constant_wire_0
.names a constant_wire_value_0_a
1 1
.names b constant_wire_value_0_b
1 1
.subckt xor_gate _a=constant_wire_value_0_a _b=constant_wire_value_0_b _y0=constant_wire_value_0_y0
.subckt xnor_gate _a=constant_wire_value_0_a _b=constant_wire_value_0_b _y0=constant_wire_value_0_y1
.subckt nor_gate _a=constant_wire_value_0_y0 _b=constant_wire_value_0_y1 _y0=constant_wire_0
.end

.model and_gate
.inputs _a _b
.outputs _y0
.names _a _b _y0
11 1
.end

.model or_gate
.inputs _a _b
.outputs _y0
.names _a _b _y0
1- 1
-1 1
.end

.model nor_gate
.inputs _a _b
.outputs _y0
.names _a _b _y0
00 1
.end

.model xnor_gate
.inputs _a _b
.outputs _y0
.names _a _b _y0
00 1
11 1
.end

.model xor_gate
.inputs _a _b
.outputs _y0
.names _a _b _y0
01 1
10 1
.end
