# verilator verilog/systemverilog simulator example hello

## direction struction

├── doc //document

├── dut //dut source code

├── sim //testbench source code

└── work //run simulation direction

## reference

	verilator simulation document
	https://www.veripool.org/projects/verilator/wiki/Intro
