Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Aug 29 22:31:51 2024
| Host         : AG-Predator running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: B1/x_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.043        0.000                      0                   55        0.263        0.000                      0                   55        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.043        0.000                      0                   55        0.263        0.000                      0                   55        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.043ns  (required time - arrival time)
  Source:                 B1/t_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/t_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.704ns (20.311%)  route 2.762ns (79.689%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.629     5.150    B1/x_reg_0
    SLICE_X0Y17          FDRE                                         r  B1/t_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  B1/t_reg[16]/Q
                         net (fo=2, routed)           0.814     6.420    B1/t[16]
    SLICE_X1Y18          LUT6 (Prop_lut6_I3_O)        0.124     6.544 r  B1/t[26]_i_4/O
                         net (fo=2, routed)           0.805     7.349    B1/t[26]_i_4_n_0
    SLICE_X1Y17          LUT5 (Prop_lut5_I2_O)        0.124     7.473 r  B1/t[26]_i_1/O
                         net (fo=27, routed)          1.143     8.616    B1/x
    SLICE_X0Y20          FDRE                                         r  B1/t_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  RBasys (IN)
                         net (fo=0)                   0.000    10.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.508    14.849    B1/x_reg_0
    SLICE_X0Y20          FDRE                                         r  B1/t_reg[25]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y20          FDRE (Setup_fdre_C_R)       -0.429    14.659    B1/t_reg[25]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.616    
  -------------------------------------------------------------------
                         slack                                  6.043    

Slack (MET) :             6.043ns  (required time - arrival time)
  Source:                 B1/t_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/t_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.704ns (20.311%)  route 2.762ns (79.689%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.629     5.150    B1/x_reg_0
    SLICE_X0Y17          FDRE                                         r  B1/t_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  B1/t_reg[16]/Q
                         net (fo=2, routed)           0.814     6.420    B1/t[16]
    SLICE_X1Y18          LUT6 (Prop_lut6_I3_O)        0.124     6.544 r  B1/t[26]_i_4/O
                         net (fo=2, routed)           0.805     7.349    B1/t[26]_i_4_n_0
    SLICE_X1Y17          LUT5 (Prop_lut5_I2_O)        0.124     7.473 r  B1/t[26]_i_1/O
                         net (fo=27, routed)          1.143     8.616    B1/x
    SLICE_X0Y20          FDRE                                         r  B1/t_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  RBasys (IN)
                         net (fo=0)                   0.000    10.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.508    14.849    B1/x_reg_0
    SLICE_X0Y20          FDRE                                         r  B1/t_reg[26]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y20          FDRE (Setup_fdre_C_R)       -0.429    14.659    B1/t_reg[26]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.616    
  -------------------------------------------------------------------
                         slack                                  6.043    

Slack (MET) :             6.181ns  (required time - arrival time)
  Source:                 B1/t_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/t_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 0.704ns (21.156%)  route 2.624ns (78.844%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.629     5.150    B1/x_reg_0
    SLICE_X0Y17          FDRE                                         r  B1/t_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  B1/t_reg[16]/Q
                         net (fo=2, routed)           0.814     6.420    B1/t[16]
    SLICE_X1Y18          LUT6 (Prop_lut6_I3_O)        0.124     6.544 r  B1/t[26]_i_4/O
                         net (fo=2, routed)           0.805     7.349    B1/t[26]_i_4_n_0
    SLICE_X1Y17          LUT5 (Prop_lut5_I2_O)        0.124     7.473 r  B1/t[26]_i_1/O
                         net (fo=27, routed)          1.005     8.478    B1/x
    SLICE_X0Y19          FDRE                                         r  B1/t_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  RBasys (IN)
                         net (fo=0)                   0.000    10.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.508    14.849    B1/x_reg_0
    SLICE_X0Y19          FDRE                                         r  B1/t_reg[21]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y19          FDRE (Setup_fdre_C_R)       -0.429    14.659    B1/t_reg[21]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                  6.181    

Slack (MET) :             6.181ns  (required time - arrival time)
  Source:                 B1/t_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/t_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 0.704ns (21.156%)  route 2.624ns (78.844%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.629     5.150    B1/x_reg_0
    SLICE_X0Y17          FDRE                                         r  B1/t_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  B1/t_reg[16]/Q
                         net (fo=2, routed)           0.814     6.420    B1/t[16]
    SLICE_X1Y18          LUT6 (Prop_lut6_I3_O)        0.124     6.544 r  B1/t[26]_i_4/O
                         net (fo=2, routed)           0.805     7.349    B1/t[26]_i_4_n_0
    SLICE_X1Y17          LUT5 (Prop_lut5_I2_O)        0.124     7.473 r  B1/t[26]_i_1/O
                         net (fo=27, routed)          1.005     8.478    B1/x
    SLICE_X0Y19          FDRE                                         r  B1/t_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  RBasys (IN)
                         net (fo=0)                   0.000    10.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.508    14.849    B1/x_reg_0
    SLICE_X0Y19          FDRE                                         r  B1/t_reg[22]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y19          FDRE (Setup_fdre_C_R)       -0.429    14.659    B1/t_reg[22]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                  6.181    

Slack (MET) :             6.181ns  (required time - arrival time)
  Source:                 B1/t_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/t_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 0.704ns (21.156%)  route 2.624ns (78.844%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.629     5.150    B1/x_reg_0
    SLICE_X0Y17          FDRE                                         r  B1/t_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  B1/t_reg[16]/Q
                         net (fo=2, routed)           0.814     6.420    B1/t[16]
    SLICE_X1Y18          LUT6 (Prop_lut6_I3_O)        0.124     6.544 r  B1/t[26]_i_4/O
                         net (fo=2, routed)           0.805     7.349    B1/t[26]_i_4_n_0
    SLICE_X1Y17          LUT5 (Prop_lut5_I2_O)        0.124     7.473 r  B1/t[26]_i_1/O
                         net (fo=27, routed)          1.005     8.478    B1/x
    SLICE_X0Y19          FDRE                                         r  B1/t_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  RBasys (IN)
                         net (fo=0)                   0.000    10.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.508    14.849    B1/x_reg_0
    SLICE_X0Y19          FDRE                                         r  B1/t_reg[23]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y19          FDRE (Setup_fdre_C_R)       -0.429    14.659    B1/t_reg[23]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                  6.181    

Slack (MET) :             6.181ns  (required time - arrival time)
  Source:                 B1/t_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/t_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 0.704ns (21.156%)  route 2.624ns (78.844%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.629     5.150    B1/x_reg_0
    SLICE_X0Y17          FDRE                                         r  B1/t_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  B1/t_reg[16]/Q
                         net (fo=2, routed)           0.814     6.420    B1/t[16]
    SLICE_X1Y18          LUT6 (Prop_lut6_I3_O)        0.124     6.544 r  B1/t[26]_i_4/O
                         net (fo=2, routed)           0.805     7.349    B1/t[26]_i_4_n_0
    SLICE_X1Y17          LUT5 (Prop_lut5_I2_O)        0.124     7.473 r  B1/t[26]_i_1/O
                         net (fo=27, routed)          1.005     8.478    B1/x
    SLICE_X0Y19          FDRE                                         r  B1/t_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  RBasys (IN)
                         net (fo=0)                   0.000    10.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.508    14.849    B1/x_reg_0
    SLICE_X0Y19          FDRE                                         r  B1/t_reg[24]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y19          FDRE (Setup_fdre_C_R)       -0.429    14.659    B1/t_reg[24]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                  6.181    

Slack (MET) :             6.330ns  (required time - arrival time)
  Source:                 B1/t_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/t_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.704ns (22.142%)  route 2.475ns (77.858%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.629     5.150    B1/x_reg_0
    SLICE_X0Y17          FDRE                                         r  B1/t_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  B1/t_reg[16]/Q
                         net (fo=2, routed)           0.814     6.420    B1/t[16]
    SLICE_X1Y18          LUT6 (Prop_lut6_I3_O)        0.124     6.544 r  B1/t[26]_i_4/O
                         net (fo=2, routed)           0.805     7.349    B1/t[26]_i_4_n_0
    SLICE_X1Y17          LUT5 (Prop_lut5_I2_O)        0.124     7.473 r  B1/t[26]_i_1/O
                         net (fo=27, routed)          0.857     8.330    B1/x
    SLICE_X0Y18          FDRE                                         r  B1/t_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  RBasys (IN)
                         net (fo=0)                   0.000    10.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.509    14.850    B1/x_reg_0
    SLICE_X0Y18          FDRE                                         r  B1/t_reg[17]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDRE (Setup_fdre_C_R)       -0.429    14.660    B1/t_reg[17]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -8.330    
  -------------------------------------------------------------------
                         slack                                  6.330    

Slack (MET) :             6.330ns  (required time - arrival time)
  Source:                 B1/t_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/t_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.704ns (22.142%)  route 2.475ns (77.858%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.629     5.150    B1/x_reg_0
    SLICE_X0Y17          FDRE                                         r  B1/t_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  B1/t_reg[16]/Q
                         net (fo=2, routed)           0.814     6.420    B1/t[16]
    SLICE_X1Y18          LUT6 (Prop_lut6_I3_O)        0.124     6.544 r  B1/t[26]_i_4/O
                         net (fo=2, routed)           0.805     7.349    B1/t[26]_i_4_n_0
    SLICE_X1Y17          LUT5 (Prop_lut5_I2_O)        0.124     7.473 r  B1/t[26]_i_1/O
                         net (fo=27, routed)          0.857     8.330    B1/x
    SLICE_X0Y18          FDRE                                         r  B1/t_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  RBasys (IN)
                         net (fo=0)                   0.000    10.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.509    14.850    B1/x_reg_0
    SLICE_X0Y18          FDRE                                         r  B1/t_reg[18]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDRE (Setup_fdre_C_R)       -0.429    14.660    B1/t_reg[18]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -8.330    
  -------------------------------------------------------------------
                         slack                                  6.330    

Slack (MET) :             6.330ns  (required time - arrival time)
  Source:                 B1/t_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/t_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.704ns (22.142%)  route 2.475ns (77.858%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.629     5.150    B1/x_reg_0
    SLICE_X0Y17          FDRE                                         r  B1/t_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  B1/t_reg[16]/Q
                         net (fo=2, routed)           0.814     6.420    B1/t[16]
    SLICE_X1Y18          LUT6 (Prop_lut6_I3_O)        0.124     6.544 r  B1/t[26]_i_4/O
                         net (fo=2, routed)           0.805     7.349    B1/t[26]_i_4_n_0
    SLICE_X1Y17          LUT5 (Prop_lut5_I2_O)        0.124     7.473 r  B1/t[26]_i_1/O
                         net (fo=27, routed)          0.857     8.330    B1/x
    SLICE_X0Y18          FDRE                                         r  B1/t_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  RBasys (IN)
                         net (fo=0)                   0.000    10.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.509    14.850    B1/x_reg_0
    SLICE_X0Y18          FDRE                                         r  B1/t_reg[19]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDRE (Setup_fdre_C_R)       -0.429    14.660    B1/t_reg[19]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -8.330    
  -------------------------------------------------------------------
                         slack                                  6.330    

Slack (MET) :             6.330ns  (required time - arrival time)
  Source:                 B1/t_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/t_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.704ns (22.142%)  route 2.475ns (77.858%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.629     5.150    B1/x_reg_0
    SLICE_X0Y17          FDRE                                         r  B1/t_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  B1/t_reg[16]/Q
                         net (fo=2, routed)           0.814     6.420    B1/t[16]
    SLICE_X1Y18          LUT6 (Prop_lut6_I3_O)        0.124     6.544 r  B1/t[26]_i_4/O
                         net (fo=2, routed)           0.805     7.349    B1/t[26]_i_4_n_0
    SLICE_X1Y17          LUT5 (Prop_lut5_I2_O)        0.124     7.473 r  B1/t[26]_i_1/O
                         net (fo=27, routed)          0.857     8.330    B1/x
    SLICE_X0Y18          FDRE                                         r  B1/t_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  RBasys (IN)
                         net (fo=0)                   0.000    10.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.509    14.850    B1/x_reg_0
    SLICE_X0Y18          FDRE                                         r  B1/t_reg[20]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDRE (Setup_fdre_C_R)       -0.429    14.660    B1/t_reg[20]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -8.330    
  -------------------------------------------------------------------
                         slack                                  6.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 B1/x_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/x_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.472    B1/x_reg_0
    SLICE_X1Y17          FDRE                                         r  B1/x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  B1/x_reg/Q
                         net (fo=5, routed)           0.168     1.781    B1/CLK
    SLICE_X1Y17          LUT6 (Prop_lut6_I5_O)        0.045     1.826 r  B1/x_i_1/O
                         net (fo=1, routed)           0.000     1.826    B1/x_i_1_n_0
    SLICE_X1Y17          FDRE                                         r  B1/x_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.858     1.985    B1/x_reg_0
    SLICE_X1Y17          FDRE                                         r  B1/x_reg/C
                         clock pessimism             -0.513     1.472    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.091     1.563    B1/x_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 B1/t_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/t_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.590     1.473    B1/x_reg_0
    SLICE_X0Y16          FDRE                                         r  B1/t_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  B1/t_reg[11]/Q
                         net (fo=2, routed)           0.133     1.747    B1/t[11]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.858 r  B1/t0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.858    B1/p_1_in[11]
    SLICE_X0Y16          FDRE                                         r  B1/t_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     1.986    B1/x_reg_0
    SLICE_X0Y16          FDRE                                         r  B1/t_reg[11]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.105     1.578    B1/t_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 B1/t_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/t_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.588     1.471    B1/x_reg_0
    SLICE_X0Y18          FDRE                                         r  B1/t_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  B1/t_reg[19]/Q
                         net (fo=2, routed)           0.133     1.745    B1/t[19]
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.856 r  B1/t0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.856    B1/p_1_in[19]
    SLICE_X0Y18          FDRE                                         r  B1/t_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.857     1.984    B1/x_reg_0
    SLICE_X0Y18          FDRE                                         r  B1/t_reg[19]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.105     1.576    B1/t_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 B1/t_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/t_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.587     1.470    B1/x_reg_0
    SLICE_X0Y19          FDRE                                         r  B1/t_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  B1/t_reg[23]/Q
                         net (fo=2, routed)           0.133     1.744    B1/t[23]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.855 r  B1/t0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.855    B1/p_1_in[23]
    SLICE_X0Y19          FDRE                                         r  B1/t_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.856     1.983    B1/x_reg_0
    SLICE_X0Y19          FDRE                                         r  B1/t_reg[23]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.105     1.575    B1/t_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 B1/t_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/t_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.474    B1/x_reg_0
    SLICE_X0Y15          FDRE                                         r  B1/t_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  B1/t_reg[7]/Q
                         net (fo=2, routed)           0.133     1.748    B1/t[7]
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.859 r  B1/t0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.859    B1/p_1_in[7]
    SLICE_X0Y15          FDRE                                         r  B1/t_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.860     1.987    B1/x_reg_0
    SLICE_X0Y15          FDRE                                         r  B1/t_reg[7]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.105     1.579    B1/t_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 B1/t_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/t_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.474    B1/x_reg_0
    SLICE_X0Y14          FDRE                                         r  B1/t_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  B1/t_reg[3]/Q
                         net (fo=2, routed)           0.134     1.749    B1/t[3]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.860 r  B1/t0_carry/O[2]
                         net (fo=1, routed)           0.000     1.860    B1/p_1_in[3]
    SLICE_X0Y14          FDRE                                         r  B1/t_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.861     1.988    B1/x_reg_0
    SLICE_X0Y14          FDRE                                         r  B1/t_reg[3]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.105     1.579    B1/t_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 B1/t_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/t_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.472    B1/x_reg_0
    SLICE_X0Y17          FDRE                                         r  B1/t_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  B1/t_reg[15]/Q
                         net (fo=2, routed)           0.134     1.747    B1/t[15]
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.858 r  B1/t0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.858    B1/p_1_in[15]
    SLICE_X0Y17          FDRE                                         r  B1/t_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.858     1.985    B1/x_reg_0
    SLICE_X0Y17          FDRE                                         r  B1/t_reg[15]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.105     1.577    B1/t_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 B1/t_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/t_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.288ns (69.231%)  route 0.128ns (30.769%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.474    B1/x_reg_0
    SLICE_X1Y15          FDRE                                         r  B1/t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  B1/t_reg[0]/Q
                         net (fo=3, routed)           0.128     1.743    B1/t[0]
    SLICE_X0Y14          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.890 r  B1/t0_carry/O[0]
                         net (fo=1, routed)           0.000     1.890    B1/p_1_in[1]
    SLICE_X0Y14          FDRE                                         r  B1/t_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.861     1.988    B1/x_reg_0
    SLICE_X0Y14          FDRE                                         r  B1/t_reg[1]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.105     1.594    B1/t_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 B1/t_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/t_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.590     1.473    B1/x_reg_0
    SLICE_X0Y16          FDRE                                         r  B1/t_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  B1/t_reg[11]/Q
                         net (fo=2, routed)           0.133     1.747    B1/t[11]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.891 r  B1/t0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.891    B1/p_1_in[12]
    SLICE_X0Y16          FDRE                                         r  B1/t_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     1.986    B1/x_reg_0
    SLICE_X0Y16          FDRE                                         r  B1/t_reg[12]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.105     1.578    B1/t_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 B1/t_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/t_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.588     1.471    B1/x_reg_0
    SLICE_X0Y18          FDRE                                         r  B1/t_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  B1/t_reg[19]/Q
                         net (fo=2, routed)           0.133     1.745    B1/t[19]
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.889 r  B1/t0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.889    B1/p_1_in[20]
    SLICE_X0Y18          FDRE                                         r  B1/t_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  RBasys (IN)
                         net (fo=0)                   0.000     0.000    RBasys
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  RBasys_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    RBasys_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  RBasys_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.857     1.984    B1/x_reg_0
    SLICE_X0Y18          FDRE                                         r  B1/t_reg[20]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.105     1.576    B1/t_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { RBasys }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  RBasys_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y15    B1/t_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    B1/t_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    B1/t_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    B1/t_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    B1/t_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    B1/t_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    B1/t_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    B1/t_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18    B1/t_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    B1/t_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    B1/t_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    B1/t_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    B1/t_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    B1/t_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    B1/t_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    B1/t_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    B1/t_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    B1/t_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    B1/t_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    B1/t_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    B1/t_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    B1/t_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    B1/t_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    B1/t_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    B1/t_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    B1/t_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    B1/t_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    B1/t_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    B1/t_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B2/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.541ns  (logic 3.986ns (60.931%)  route 2.556ns (39.069%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  B2/count_reg[1]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  B2/count_reg[1]/Q
                         net (fo=4, routed)           2.556     3.012    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.541 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.541    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.063ns  (logic 3.961ns (65.327%)  route 2.102ns (34.673%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  B2/count_reg[0]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  B2/count_reg[0]/Q
                         net (fo=5, routed)           2.102     2.558    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     6.063 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.063    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.999ns  (logic 4.100ns (68.345%)  route 1.899ns (31.655%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  B2/count_reg[3]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  B2/count_reg[3]/Q
                         net (fo=4, routed)           1.899     2.318    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.681     5.999 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.999    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.975ns  (logic 4.095ns (68.532%)  route 1.880ns (31.468%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  B2/count_reg[2]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  B2/count_reg[2]/Q
                         net (fo=4, routed)           1.880     2.299    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.676     5.975 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.975    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Down
                            (input port)
  Destination:            B2/count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.474ns  (logic 1.577ns (45.391%)  route 1.897ns (54.609%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  Down (IN)
                         net (fo=0)                   0.000     0.000    Down
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  Down_IBUF_inst/O
                         net (fo=1, routed)           1.212     2.665    B2/Down_IBUF
    SLICE_X0Y13          LUT2 (Prop_lut2_I1_O)        0.124     2.789 r  B2/count[3]_i_1/O
                         net (fo=4, routed)           0.685     3.474    B2/count[3]_i_1_n_0
    SLICE_X1Y16          FDRE                                         r  B2/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Down
                            (input port)
  Destination:            B2/count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.474ns  (logic 1.577ns (45.391%)  route 1.897ns (54.609%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  Down (IN)
                         net (fo=0)                   0.000     0.000    Down
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  Down_IBUF_inst/O
                         net (fo=1, routed)           1.212     2.665    B2/Down_IBUF
    SLICE_X0Y13          LUT2 (Prop_lut2_I1_O)        0.124     2.789 r  B2/count[3]_i_1/O
                         net (fo=4, routed)           0.685     3.474    B2/count[3]_i_1_n_0
    SLICE_X1Y16          FDRE                                         r  B2/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Down
                            (input port)
  Destination:            B2/count_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.474ns  (logic 1.577ns (45.391%)  route 1.897ns (54.609%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  Down (IN)
                         net (fo=0)                   0.000     0.000    Down
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  Down_IBUF_inst/O
                         net (fo=1, routed)           1.212     2.665    B2/Down_IBUF
    SLICE_X0Y13          LUT2 (Prop_lut2_I1_O)        0.124     2.789 r  B2/count[3]_i_1/O
                         net (fo=4, routed)           0.685     3.474    B2/count[3]_i_1_n_0
    SLICE_X1Y16          FDRE                                         r  B2/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Down
                            (input port)
  Destination:            B2/count_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.474ns  (logic 1.577ns (45.391%)  route 1.897ns (54.609%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  Down (IN)
                         net (fo=0)                   0.000     0.000    Down
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  Down_IBUF_inst/O
                         net (fo=1, routed)           1.212     2.665    B2/Down_IBUF
    SLICE_X0Y13          LUT2 (Prop_lut2_I1_O)        0.124     2.789 r  B2/count[3]_i_1/O
                         net (fo=4, routed)           0.685     3.474    B2/count[3]_i_1_n_0
    SLICE_X1Y16          FDRE                                         r  B2/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Up
                            (input port)
  Destination:            B2/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.859ns  (logic 1.585ns (55.442%)  route 1.274ns (44.558%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  Up (IN)
                         net (fo=0)                   0.000     0.000    Up
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  Up_IBUF_inst/O
                         net (fo=4, routed)           1.274     2.735    B2/Up_IBUF
    SLICE_X1Y16          LUT5 (Prop_lut5_I0_O)        0.124     2.859 r  B2/count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.859    B2/count[1]_i_1_n_0
    SLICE_X1Y16          FDRE                                         r  B2/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Up
                            (input port)
  Destination:            B2/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.854ns  (logic 1.580ns (55.364%)  route 1.274ns (44.636%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  Up (IN)
                         net (fo=0)                   0.000     0.000    Up
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  Up_IBUF_inst/O
                         net (fo=4, routed)           1.274     2.735    B2/Up_IBUF
    SLICE_X1Y16          LUT5 (Prop_lut5_I0_O)        0.119     2.854 r  B2/count[3]_i_2/O
                         net (fo=1, routed)           0.000     2.854    B2/count[3]_i_2_n_0
    SLICE_X1Y16          FDRE                                         r  B2/count_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B2/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            B2/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.183ns (50.196%)  route 0.182ns (49.804%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  B2/count_reg[0]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  B2/count_reg[0]/Q
                         net (fo=5, routed)           0.182     0.323    B2/Q[0]
    SLICE_X1Y16          LUT5 (Prop_lut5_I2_O)        0.042     0.365 r  B2/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.365    B2/count[2]_i_1_n_0
    SLICE_X1Y16          FDRE                                         r  B2/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            B2/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.602%)  route 0.182ns (49.398%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  B2/count_reg[0]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  B2/count_reg[0]/Q
                         net (fo=5, routed)           0.182     0.323    B2/Q[0]
    SLICE_X1Y16          LUT1 (Prop_lut1_I0_O)        0.045     0.368 r  B2/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.368    B2/count[0]_i_1_n_0
    SLICE_X1Y16          FDRE                                         r  B2/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            B2/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.184ns (50.058%)  route 0.184ns (49.942%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  B2/count_reg[0]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  B2/count_reg[0]/Q
                         net (fo=5, routed)           0.184     0.325    B2/Q[0]
    SLICE_X1Y16          LUT5 (Prop_lut5_I3_O)        0.043     0.368 r  B2/count[3]_i_2/O
                         net (fo=1, routed)           0.000     0.368    B2/count[3]_i_2_n_0
    SLICE_X1Y16          FDRE                                         r  B2/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            B2/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.186ns (50.328%)  route 0.184ns (49.672%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  B2/count_reg[0]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  B2/count_reg[0]/Q
                         net (fo=5, routed)           0.184     0.325    B2/Q[0]
    SLICE_X1Y16          LUT5 (Prop_lut5_I2_O)        0.045     0.370 r  B2/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.370    B2/count[1]_i_1_n_0
    SLICE_X1Y16          FDRE                                         r  B2/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Up
                            (input port)
  Destination:            B2/count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.930ns  (logic 0.274ns (29.507%)  route 0.655ns (70.493%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  Up (IN)
                         net (fo=0)                   0.000     0.000    Up
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  Up_IBUF_inst/O
                         net (fo=4, routed)           0.411     0.640    B2/Up_IBUF
    SLICE_X0Y13          LUT2 (Prop_lut2_I0_O)        0.045     0.685 r  B2/count[3]_i_1/O
                         net (fo=4, routed)           0.245     0.930    B2/count[3]_i_1_n_0
    SLICE_X1Y16          FDRE                                         r  B2/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Up
                            (input port)
  Destination:            B2/count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.930ns  (logic 0.274ns (29.507%)  route 0.655ns (70.493%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  Up (IN)
                         net (fo=0)                   0.000     0.000    Up
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  Up_IBUF_inst/O
                         net (fo=4, routed)           0.411     0.640    B2/Up_IBUF
    SLICE_X0Y13          LUT2 (Prop_lut2_I0_O)        0.045     0.685 r  B2/count[3]_i_1/O
                         net (fo=4, routed)           0.245     0.930    B2/count[3]_i_1_n_0
    SLICE_X1Y16          FDRE                                         r  B2/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Up
                            (input port)
  Destination:            B2/count_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.930ns  (logic 0.274ns (29.507%)  route 0.655ns (70.493%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  Up (IN)
                         net (fo=0)                   0.000     0.000    Up
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  Up_IBUF_inst/O
                         net (fo=4, routed)           0.411     0.640    B2/Up_IBUF
    SLICE_X0Y13          LUT2 (Prop_lut2_I0_O)        0.045     0.685 r  B2/count[3]_i_1/O
                         net (fo=4, routed)           0.245     0.930    B2/count[3]_i_1_n_0
    SLICE_X1Y16          FDRE                                         r  B2/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Up
                            (input port)
  Destination:            B2/count_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.930ns  (logic 0.274ns (29.507%)  route 0.655ns (70.493%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  Up (IN)
                         net (fo=0)                   0.000     0.000    Up
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  Up_IBUF_inst/O
                         net (fo=4, routed)           0.411     0.640    B2/Up_IBUF
    SLICE_X0Y13          LUT2 (Prop_lut2_I0_O)        0.045     0.685 r  B2/count[3]_i_1/O
                         net (fo=4, routed)           0.245     0.930    B2/count[3]_i_1_n_0
    SLICE_X1Y16          FDRE                                         r  B2/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.809ns  (logic 1.384ns (76.497%)  route 0.425ns (23.503%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  B2/count_reg[2]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  B2/count_reg[2]/Q
                         net (fo=4, routed)           0.425     0.553    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.256     1.809 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.809    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.841ns  (logic 1.391ns (75.558%)  route 0.450ns (24.442%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  B2/count_reg[3]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  B2/count_reg[3]/Q
                         net (fo=4, routed)           0.450     0.578    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.263     1.841 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.841    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------





