// Seed: 3127575903
module module_0 (
    output supply0 id_0
    , id_6,
    output tri0 module_0,
    output tri1 id_2,
    input tri id_3,
    input supply0 id_4
);
  wire id_7;
  wire id_8;
  assign id_6[1] = id_3;
  wire id_9 = 1;
  assign id_0 = 1;
  wire id_10;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1
    , id_8,
    input uwire id_2,
    input wor id_3,
    output wor id_4,
    input wire id_5,
    output tri id_6
);
  wire id_9;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_4,
      id_0,
      id_5
  );
endmodule
