Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Aug  7 16:09:18 2019
| Host         : sdu-dpai-turing-2 running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_control_sets -verbose -file top_wrapper_control_sets_placed.rpt
| Design       : top_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   142 |
| Unused register locations in slices containing registers |   385 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            4 |
|      3 |            7 |
|      4 |           11 |
|      5 |           11 |
|      6 |            4 |
|      7 |            3 |
|      8 |           27 |
|      9 |            3 |
|     10 |            8 |
|     11 |            1 |
|     12 |            8 |
|     13 |            4 |
|     14 |            3 |
|    16+ |           47 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             398 |          113 |
| No           | No                    | Yes                    |              77 |           27 |
| No           | Yes                   | No                     |             192 |           72 |
| Yes          | No                    | No                     |             777 |          172 |
| Yes          | No                    | Yes                    |             140 |           29 |
| Yes          | Yes                   | No                     |             999 |          250 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                Clock Signal                |                                                                                                                        Enable Signal                                                                                                                       |                                                                                                                              Set/Reset Signal                                                                                                                              | Slice Load Count | Bel Load Count |
+--------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                                                                                                                         | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                         |                1 |              1 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                   |                                                                                                                                                                                                                                                                            |                1 |              2 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                        |                                                                                                                                                                                                                                                                            |                1 |              2 |
|  top_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                            | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst_i_1_n_0                                                                                                                                                                                          |                1 |              2 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                |                                                                                                                                                                                                                                                                            |                1 |              2 |
|  top_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                            | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data[7]_i_1_n_0                                                                                                                                                                                       |                2 |              3 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                 |                2 |              3 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                 |                1 |              3 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                 |                1 |              3 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst_i_1_n_0                                                                                                                                                                                          |                2 |              3 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                               |                1 |              3 |
|  top_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                            | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                         |                1 |              3 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                  | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                                          |                1 |              4 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                          | top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                   | top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                      | top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                               | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                2 |              4 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                 |                2 |              4 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                        | top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                             |                2 |              4 |
|  top_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                            | top_i/rst_clk_wiz_125M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                2 |              4 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_dma_0/U0/I_RST_MODULE/s_axi_lite_awaddr[6]                                                                                                                                                                                                                       |                1 |              4 |
|  top_i/processing_system7_0/inst/FCLK_CLK1 | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/FSM_onehot_state[2]_i_1_n_0                                                                                                                                                               | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data[7]_i_1_n_0                                                                                                                                                                                       |                1 |              4 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                       |                                                                                                                                                                                                                                                                            |                1 |              5 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                               | top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              5 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                  | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                          |                1 |              5 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                            |                                                                                                                                                                                                                                                                            |                1 |              5 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/rst_clk_wiz_150M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                2 |              5 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                   | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                2 |              5 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   |                                                                                                                                                                                                                                                                            |                1 |              5 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                                                                                                                           | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                           |                2 |              5 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                    | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                2 |              5 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                       | top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              5 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                        |                                                                                                                                                                                                                                                                            |                1 |              5 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                              | top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast_0[0]                                                                                          | top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/rst_clk_wiz_150M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                   | top_i/rst_clk_wiz_150M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                1 |              6 |
|  top_i/processing_system7_0/inst/FCLK_CLK1 | top_i/rst_clk_wiz_125M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                   | top_i/rst_clk_wiz_125M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                1 |              6 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              7 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/p_10_out                                                                                                                                                                    | top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                               |                2 |              7 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                   | top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                4 |              7 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                           | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                 |                1 |              8 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                 |                1 |              8 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                 | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                 |                1 |              8 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                |                1 |              8 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                          | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                 |                1 |              8 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                 | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                 |                1 |              8 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                 |                1 |              8 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data[7]_i_1_n_0                                                                                                                                                                   | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst_i_1_n_0                                                                                                                                                                                          |                1 |              8 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                 |                1 |              8 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0                                                                                                                                                                                | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                |                1 |              8 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                          | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                 |                1 |              8 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                          | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                 |                1 |              8 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                          | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                      |                3 |              8 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                3 |              8 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                    | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                1 |              8 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                  |                2 |              8 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                           | top_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                                               |                2 |              8 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                   | top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                3 |              8 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                                | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                |                1 |              8 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                 |                1 |              8 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                 |                1 |              8 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                 | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                |                1 |              8 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                 |                1 |              8 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                |                                                                                                                                                                                                                                                                            |                1 |              8 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                4 |              8 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                           |                                                                                                                                                                                                                                                                            |                1 |              8 |
|  top_i/processing_system7_0/inst/FCLK_CLK1 | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/FSM_onehot_state_reg_n_0_[2]                                                                                                                                                              | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data[7]_i_1_n_0                                                                                                                                                                                       |                1 |              8 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                               | top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                4 |              9 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                 |                2 |              9 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                4 |              9 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                3 |             10 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                           | top_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                      |                2 |             10 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]           | top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                   | top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                | top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]       | top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]  | top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                           | top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                          |                4 |             11 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                  |                                                                                                                                                                                                                                                                            |                2 |             12 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                4 |             12 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                        |                                                                                                                                                                                                                                                                            |                2 |             12 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                            |                3 |             12 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                            |                6 |             12 |
|  top_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                            | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                                                                                                                                |                4 |             12 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                4 |             12 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                 |                3 |             13 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                            |                4 |             13 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                           | top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                           |                3 |             13 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                              |                                                                                                                                                                                                                                                                            |                4 |             13 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                             | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                             |                4 |             14 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                      |                                                                                                                                                                                                                                                                            |                2 |             14 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                               |                                                                                                                                                                                                                                                                            |                2 |             14 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                  |                                                                                                                                                                                                                                                                            |                3 |             16 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               10 |             16 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                         | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                            |                4 |             16 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                   | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                            |                4 |             16 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo_0                                                             |                                                                                                                                                                                                                                                                            |                3 |             20 |
|  top_i/processing_system7_0/inst/FCLK_CLK1 | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                     | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                                                                                                                                |                5 |             20 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                           |                7 |             20 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                                                                                                                           |                                                                                                                                                                                                                                                                            |                9 |             21 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                6 |             23 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                6 |             23 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                               |                                                                                                                                                                                                                                                                            |                6 |             24 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                      |                4 |             25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                                                                                                                         |                                                                                                                                                                                                                                                                            |               10 |             25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                      | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                            |                6 |             25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                    | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                            |                8 |             25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                 | top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                7 |             25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                     | top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                          |               10 |             26 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[1]                                                                                                                                                                           | top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                           |                4 |             26 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                 | top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                           |                5 |             32 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                     | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                 |               12 |             32 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                               | top_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                           |               11 |             32 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                            |                8 |             32 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                      | top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                 |                                                                                                                                                                                                                                                                            |                9 |             34 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                            |                6 |             35 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |               17 |             36 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                     | top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                |                8 |             40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                        | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                            |               14 |             42 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                       |                                                                                                                                                                                                                                                                            |                6 |             43 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                                            |                9 |             44 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                           | top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               11 |             45 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_ok_to_post_rd_addr_reg                                             | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                           |                8 |             46 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                               |                                                                                                                                                                                                                                                                            |                6 |             47 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                      |                                                                                                                                                                                                                                                                            |                7 |             47 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                        |                                                                                                                                                                                                                                                                            |               11 |             48 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                        |                                                                                                                                                                                                                                                                            |                8 |             48 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                                            |                9 |             48 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                                            |               10 |             48 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                                         | top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                           |               13 |             59 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                                                  | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |               13 |             60 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                   | top_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               14 |             66 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                       |                                                                                                                                                                                                                                                                            |               20 |             67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                           |                                                                                                                                                                                                                                                                            |               15 |             67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                        |                                                                                                                                                                                                                                                                            |               14 |             68 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                               |                                                                                                                                                                                                                                                                            |               17 |             68 |
|  top_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                            |               18 |             79 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                            |               97 |            321 |
+--------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


