[13:52:45.272] <TB2>     INFO: *** Welcome to pxar ***
[13:52:45.272] <TB2>     INFO: *** Today: 2016/08/24
[13:52:45.279] <TB2>     INFO: *** Version: b2a7-dirty
[13:52:45.279] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters_C15.dat
[13:52:45.279] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:52:45.279] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//defaultMaskFile.dat
[13:52:45.279] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//trimParameters_C15.dat
[13:52:45.357] <TB2>     INFO:         clk: 4
[13:52:45.357] <TB2>     INFO:         ctr: 4
[13:52:45.357] <TB2>     INFO:         sda: 19
[13:52:45.357] <TB2>     INFO:         tin: 9
[13:52:45.357] <TB2>     INFO:         level: 15
[13:52:45.357] <TB2>     INFO:         triggerdelay: 0
[13:52:45.357] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:52:45.357] <TB2>     INFO: Log level: DEBUG
[13:52:45.368] <TB2>     INFO: Found DTB DTB_WWXLHF
[13:52:45.375] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[13:52:45.379] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[13:52:45.381] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[13:52:46.944] <TB2>     INFO: DUT info: 
[13:52:46.944] <TB2>     INFO: The DUT currently contains the following objects:
[13:52:46.944] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:52:46.944] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[13:52:46.944] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[13:52:46.944] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:52:46.944] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:46.944] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:46.944] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:46.944] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:46.945] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:46.945] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:46.945] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:46.945] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:46.945] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:46.945] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:46.945] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:46.945] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:46.945] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:46.945] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:46.945] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:46.945] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:46.945] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:52:46.945] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:52:46.945] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:52:46.945] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:52:46.945] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:52:46.946] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:52:46.946] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:46.946] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:52:46.946] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:52:46.946] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:52:46.946] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:52:46.946] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:52:46.946] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:52:46.946] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:52:46.946] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:52:46.946] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:52:46.946] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:52:46.946] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:52:46.946] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:52:46.946] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:52:46.946] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:52:46.946] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:52:46.946] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:52:46.946] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:52:46.946] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:52:46.946] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:52:46.946] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:52:46.946] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:52:46.946] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:52:46.946] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:52:46.946] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:52:46.946] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:52:46.946] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:46.946] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:52:46.946] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:52:46.946] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:52:46.946] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:52:46.946] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:52:46.946] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:52:46.946] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:52:46.946] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:52:46.946] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:52:46.946] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:52:46.946] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:52:46.946] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:46.946] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:52:46.946] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:52:46.946] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:52:46.946] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:52:46.946] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:52:46.946] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:52:46.947] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:52:46.947] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:52:46.947] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:46.947] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:52:46.947] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:52:46.947] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:52:46.947] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:52:46.947] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:52:46.947] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:52:46.947] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:52:46.947] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:52:46.947] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:52:46.947] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:52:46.947] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:52:46.947] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:52:46.947] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:52:46.947] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:52:46.947] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:52:46.947] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:52:46.947] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:52:46.947] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:52:46.947] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:52:46.947] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:52:46.947] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:52:46.947] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:52:46.947] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:52:46.947] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:52:46.947] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:52:46.947] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:52:46.947] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:52:46.947] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:52:46.947] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:52:46.947] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:52:46.947] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:52:46.947] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:52:46.947] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:52:46.947] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:52:46.947] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:52:46.947] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:52:46.947] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:46.947] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:52:46.947] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:52:46.947] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:52:46.947] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:52:46.948] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:52:46.949] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:52:46.949] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:52:46.949] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:52:46.949] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:52:46.949] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:52:46.949] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:52:46.949] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:52:46.949] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:52:46.949] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:52:46.949] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:52:46.949] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:52:46.949] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:52:46.949] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:52:46.949] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:52:46.949] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:52:46.949] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:52:46.954] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30887936
[13:52:46.954] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xe2af90
[13:52:46.954] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xd9f770
[13:52:46.954] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f9a49d94010
[13:52:46.954] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f9a4ffff510
[13:52:46.954] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30953472 fPxarMemory = 0x7f9a49d94010
[13:52:46.955] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 365mA
[13:52:46.956] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 460.6mA
[13:52:46.956] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.0 C
[13:52:46.956] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:52:47.356] <TB2>     INFO: enter 'restricted' command line mode
[13:52:47.357] <TB2>     INFO: enter test to run
[13:52:47.357] <TB2>     INFO:   test: FPIXTest no parameter change
[13:52:47.357] <TB2>     INFO:   running: fpixtest
[13:52:47.357] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:52:47.359] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:52:47.360] <TB2>     INFO: ######################################################################
[13:52:47.360] <TB2>     INFO: PixTestFPIXTest::doTest()
[13:52:47.360] <TB2>     INFO: ######################################################################
[13:52:47.363] <TB2>     INFO: ######################################################################
[13:52:47.363] <TB2>     INFO: PixTestPretest::doTest()
[13:52:47.363] <TB2>     INFO: ######################################################################
[13:52:47.366] <TB2>     INFO:    ----------------------------------------------------------------------
[13:52:47.366] <TB2>     INFO:    PixTestPretest::programROC() 
[13:52:47.366] <TB2>     INFO:    ----------------------------------------------------------------------
[13:53:05.383] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:53:05.383] <TB2>     INFO: IA differences per ROC:  15.3 16.9 17.7 16.1 16.9 18.5 19.3 16.9 20.1 19.3 17.7 17.7 19.3 18.5 19.3 16.1
[13:53:05.457] <TB2>     INFO:    ----------------------------------------------------------------------
[13:53:05.458] <TB2>     INFO:    PixTestPretest::checkIdig() 
[13:53:05.458] <TB2>     INFO:    ----------------------------------------------------------------------
[13:53:06.711] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[13:53:07.213] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[13:53:07.714] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[13:53:08.216] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[13:53:08.718] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[13:53:09.219] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[13:53:09.721] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[13:53:10.222] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[13:53:10.726] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[13:53:11.228] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[13:53:11.729] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[13:53:12.231] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[13:53:12.733] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[13:53:13.234] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[13:53:13.736] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 1.6 mA
[13:53:14.238] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[13:53:14.491] <TB2>     INFO: Idig [mA/ROC]: 1.6 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 1.6 2.4 
[13:53:14.491] <TB2>     INFO: Test took 9036 ms.
[13:53:14.491] <TB2>     INFO: PixTestPretest::checkIdig() done.
[13:53:14.521] <TB2>     INFO:    ----------------------------------------------------------------------
[13:53:14.521] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:53:14.521] <TB2>     INFO:    ----------------------------------------------------------------------
[13:53:14.623] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 67.7812 mA
[13:53:14.725] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 20.6188 mA
[13:53:14.826] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  98 Ia 25.4188 mA
[13:53:14.927] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  91 Ia 23.8187 mA
[13:53:15.028] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  92 Ia 23.8187 mA
[13:53:15.129] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  93 Ia 23.8187 mA
[13:53:15.230] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  94 Ia 24.6187 mA
[13:53:15.331] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  91 Ia 23.8187 mA
[13:53:15.431] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  92 Ia 23.8187 mA
[13:53:15.532] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  93 Ia 23.8187 mA
[13:53:15.633] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  94 Ia 24.6187 mA
[13:53:15.734] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  91 Ia 23.8187 mA
[13:53:15.834] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  92 Ia 23.8187 mA
[13:53:15.936] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 21.4188 mA
[13:53:16.037] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  94 Ia 24.6187 mA
[13:53:16.139] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  91 Ia 23.8187 mA
[13:53:16.240] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  92 Ia 24.6187 mA
[13:53:16.340] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  89 Ia 23.8187 mA
[13:53:16.441] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  90 Ia 23.8187 mA
[13:53:16.542] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  91 Ia 23.8187 mA
[13:53:16.643] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  92 Ia 24.6187 mA
[13:53:16.743] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  89 Ia 23.8187 mA
[13:53:16.844] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  90 Ia 23.8187 mA
[13:53:16.945] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  91 Ia 24.6187 mA
[13:53:17.046] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  88 Ia 23.8187 mA
[13:53:17.147] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.0188 mA
[13:53:17.248] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  84 Ia 24.6187 mA
[13:53:17.349] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  81 Ia 23.8187 mA
[13:53:17.450] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  82 Ia 23.8187 mA
[13:53:17.551] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  83 Ia 23.8187 mA
[13:53:17.651] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  84 Ia 24.6187 mA
[13:53:17.752] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  81 Ia 23.8187 mA
[13:53:17.852] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  82 Ia 23.8187 mA
[13:53:17.954] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  83 Ia 24.6187 mA
[13:53:18.054] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  80 Ia 23.8187 mA
[13:53:18.155] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  81 Ia 23.8187 mA
[13:53:18.256] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  82 Ia 23.8187 mA
[13:53:18.357] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 20.6188 mA
[13:53:18.458] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  98 Ia 24.6187 mA
[13:53:18.559] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  95 Ia 24.6187 mA
[13:53:18.663] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  92 Ia 23.8187 mA
[13:53:18.764] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  93 Ia 23.8187 mA
[13:53:18.865] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  94 Ia 23.8187 mA
[13:53:18.965] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  95 Ia 24.6187 mA
[13:53:19.066] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  92 Ia 23.8187 mA
[13:53:19.167] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  93 Ia 23.8187 mA
[13:53:19.267] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  94 Ia 23.8187 mA
[13:53:19.368] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  95 Ia 24.6187 mA
[13:53:19.469] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  92 Ia 23.8187 mA
[13:53:19.570] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 22.2188 mA
[13:53:19.671] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  89 Ia 23.8187 mA
[13:53:19.772] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  90 Ia 23.8187 mA
[13:53:19.873] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  91 Ia 24.6187 mA
[13:53:19.973] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  88 Ia 23.8187 mA
[13:53:20.074] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  89 Ia 23.8187 mA
[13:53:20.175] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  90 Ia 24.6187 mA
[13:53:20.276] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  87 Ia 23.8187 mA
[13:53:20.377] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  88 Ia 23.8187 mA
[13:53:20.477] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  89 Ia 23.8187 mA
[13:53:20.578] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  90 Ia 24.6187 mA
[13:53:20.679] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  87 Ia 23.8187 mA
[13:53:20.781] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.0188 mA
[13:53:20.882] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  84 Ia 24.6187 mA
[13:53:20.982] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  81 Ia 23.8187 mA
[13:53:21.083] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  82 Ia 24.6187 mA
[13:53:21.184] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  79 Ia 23.8187 mA
[13:53:21.285] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  80 Ia 23.8187 mA
[13:53:21.386] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  81 Ia 23.8187 mA
[13:53:21.490] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  82 Ia 24.6187 mA
[13:53:21.591] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  79 Ia 23.8187 mA
[13:53:21.692] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  80 Ia 23.8187 mA
[13:53:21.792] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  81 Ia 23.8187 mA
[13:53:21.893] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  82 Ia 24.6187 mA
[13:53:21.995] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.8187 mA
[13:53:22.095] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  79 Ia 23.8187 mA
[13:53:22.197] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  80 Ia 24.6187 mA
[13:53:22.298] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  77 Ia 23.8187 mA
[13:53:22.399] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  78 Ia 23.8187 mA
[13:53:22.500] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  79 Ia 23.8187 mA
[13:53:22.600] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  80 Ia 25.4188 mA
[13:53:22.701] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  73 Ia 23.0188 mA
[13:53:22.802] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  79 Ia 24.6187 mA
[13:53:22.902] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  76 Ia 23.8187 mA
[13:53:22.003] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  77 Ia 23.8187 mA
[13:53:23.104] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  78 Ia 23.8187 mA
[13:53:23.205] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 21.4188 mA
[13:53:23.306] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  94 Ia 24.6187 mA
[13:53:23.407] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  91 Ia 24.6187 mA
[13:53:23.508] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  88 Ia 23.8187 mA
[13:53:23.609] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  89 Ia 23.8187 mA
[13:53:23.710] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  90 Ia 23.8187 mA
[13:53:23.810] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  91 Ia 23.8187 mA
[13:53:23.911] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  92 Ia 24.6187 mA
[13:53:24.012] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  89 Ia 23.8187 mA
[13:53:24.114] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  90 Ia 23.8187 mA
[13:53:24.214] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  91 Ia 23.8187 mA
[13:53:24.315] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  92 Ia 23.8187 mA
[13:53:24.417] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 24.6187 mA
[13:53:24.518] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  75 Ia 23.8187 mA
[13:53:24.619] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  76 Ia 23.8187 mA
[13:53:24.720] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  77 Ia 23.8187 mA
[13:53:24.821] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  78 Ia 24.6187 mA
[13:53:24.921] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  75 Ia 23.8187 mA
[13:53:25.022] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  76 Ia 23.8187 mA
[13:53:25.124] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  77 Ia 23.8187 mA
[13:53:25.225] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  78 Ia 24.6187 mA
[13:53:25.325] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  75 Ia 23.8187 mA
[13:53:25.426] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  76 Ia 23.8187 mA
[13:53:25.526] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  77 Ia 24.6187 mA
[13:53:25.628] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.8187 mA
[13:53:25.729] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  79 Ia 23.8187 mA
[13:53:25.829] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  80 Ia 24.6187 mA
[13:53:25.930] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  77 Ia 23.8187 mA
[13:53:26.031] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  78 Ia 23.8187 mA
[13:53:26.132] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  79 Ia 23.8187 mA
[13:53:26.233] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  80 Ia 24.6187 mA
[13:53:26.333] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  77 Ia 23.8187 mA
[13:53:26.434] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  78 Ia 23.8187 mA
[13:53:26.535] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  79 Ia 23.8187 mA
[13:53:26.636] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  80 Ia 24.6187 mA
[13:53:26.737] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  77 Ia 23.8187 mA
[13:53:26.839] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 22.2188 mA
[13:53:26.939] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  89 Ia 24.6187 mA
[13:53:27.040] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  86 Ia 24.6187 mA
[13:53:27.141] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  83 Ia 23.8187 mA
[13:53:27.241] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  84 Ia 23.8187 mA
[13:53:27.342] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  85 Ia 23.8187 mA
[13:53:27.442] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  86 Ia 24.6187 mA
[13:53:27.543] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  83 Ia 23.8187 mA
[13:53:27.644] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  84 Ia 23.8187 mA
[13:53:27.745] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  85 Ia 23.8187 mA
[13:53:27.845] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  86 Ia 24.6187 mA
[13:53:27.946] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  83 Ia 23.8187 mA
[13:53:28.048] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 22.2188 mA
[13:53:28.149] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  89 Ia 24.6187 mA
[13:53:28.249] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  86 Ia 23.8187 mA
[13:53:28.350] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  87 Ia 23.8187 mA
[13:53:28.451] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  88 Ia 24.6187 mA
[13:53:28.552] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  85 Ia 23.8187 mA
[13:53:28.653] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  86 Ia 24.6187 mA
[13:53:28.753] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  83 Ia 23.8187 mA
[13:53:28.854] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  84 Ia 23.8187 mA
[13:53:28.954] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  85 Ia 23.8187 mA
[13:53:29.055] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  86 Ia 23.8187 mA
[13:53:29.156] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  87 Ia 23.8187 mA
[13:53:29.258] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.8187 mA
[13:53:29.358] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  79 Ia 24.6187 mA
[13:53:29.458] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  76 Ia 23.8187 mA
[13:53:29.559] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  77 Ia 23.8187 mA
[13:53:29.660] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  78 Ia 23.8187 mA
[13:53:29.761] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  79 Ia 24.6187 mA
[13:53:29.862] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  76 Ia 23.8187 mA
[13:53:29.963] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  77 Ia 23.8187 mA
[13:53:30.064] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  78 Ia 23.8187 mA
[13:53:30.165] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  79 Ia 23.8187 mA
[13:53:30.265] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  80 Ia 25.4188 mA
[13:53:30.366] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  73 Ia 23.0188 mA
[13:53:30.467] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.0188 mA
[13:53:30.568] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  84 Ia 24.6187 mA
[13:53:30.668] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  81 Ia 23.8187 mA
[13:53:30.769] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  82 Ia 23.8187 mA
[13:53:30.870] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  83 Ia 23.8187 mA
[13:53:30.971] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  84 Ia 24.6187 mA
[13:53:31.072] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  81 Ia 23.8187 mA
[13:53:31.173] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  82 Ia 23.8187 mA
[13:53:31.274] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  83 Ia 23.8187 mA
[13:53:31.375] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  84 Ia 23.8187 mA
[13:53:31.476] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  85 Ia 24.6187 mA
[13:53:31.577] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  82 Ia 23.8187 mA
[13:53:31.678] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.8187 mA
[13:53:31.778] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  79 Ia 24.6187 mA
[13:53:31.879] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  76 Ia 23.8187 mA
[13:53:31.980] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  77 Ia 23.8187 mA
[13:53:32.080] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  78 Ia 23.8187 mA
[13:53:32.181] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  79 Ia 24.6187 mA
[13:53:32.282] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  76 Ia 23.8187 mA
[13:53:32.383] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  77 Ia 23.8187 mA
[13:53:32.483] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  78 Ia 24.6187 mA
[13:53:32.584] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  75 Ia 23.8187 mA
[13:53:32.685] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  76 Ia 23.8187 mA
[13:53:32.785] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  77 Ia 23.8187 mA
[13:53:32.887] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 21.4188 mA
[13:53:32.987] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  94 Ia 24.6187 mA
[13:53:33.089] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  91 Ia 23.8187 mA
[13:53:33.190] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  92 Ia 23.8187 mA
[13:53:33.290] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  93 Ia 23.8187 mA
[13:53:33.391] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  94 Ia 24.6187 mA
[13:53:33.492] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  91 Ia 23.8187 mA
[13:53:33.592] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  92 Ia 23.8187 mA
[13:53:33.693] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  93 Ia 23.8187 mA
[13:53:33.794] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  94 Ia 24.6187 mA
[13:53:33.895] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  91 Ia 23.8187 mA
[13:53:33.996] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  92 Ia 23.8187 mA
[13:53:34.024] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  92
[13:53:34.024] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  88
[13:53:34.024] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  82
[13:53:34.024] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  92
[13:53:34.024] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  87
[13:53:34.024] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  82
[13:53:34.025] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  78
[13:53:34.025] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  92
[13:53:34.025] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  77
[13:53:34.025] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  77
[13:53:34.025] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  83
[13:53:34.025] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  87
[13:53:34.026] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  73
[13:53:34.026] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  82
[13:53:34.026] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  77
[13:53:34.026] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  92
[13:53:35.853] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 390.7 mA = 24.4187 mA/ROC
[13:53:35.853] <TB2>     INFO: i(loss) [mA/ROC]:     19.3  20.1  20.1  20.1  20.1  20.9  20.1  20.9  20.1  19.3  19.3  20.1  19.3  20.1  20.1  20.1
[13:53:35.885] <TB2>     INFO:    ----------------------------------------------------------------------
[13:53:35.885] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[13:53:35.885] <TB2>     INFO:    ----------------------------------------------------------------------
[13:53:36.023] <TB2>     INFO: Expecting 231680 events.
[13:53:44.164] <TB2>     INFO: 231680 events read in total (7424ms).
[13:53:44.319] <TB2>     INFO: Test took 8432ms.
[13:53:44.524] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 63 and Delta(CalDel) = 63
[13:53:44.528] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 90 and Delta(CalDel) = 60
[13:53:44.531] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 90 and Delta(CalDel) = 61
[13:53:44.535] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 116 and Delta(CalDel) = 58
[13:53:44.539] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 82 and Delta(CalDel) = 62
[13:53:44.543] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 107 and Delta(CalDel) = 59
[13:53:44.546] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 95 and Delta(CalDel) = 63
[13:53:44.550] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 94 and Delta(CalDel) = 55
[13:53:44.553] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 101 and Delta(CalDel) = 64
[13:53:44.557] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 104 and Delta(CalDel) = 62
[13:53:44.560] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 94 and Delta(CalDel) = 62
[13:53:44.564] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 112 and Delta(CalDel) = 62
[13:53:44.567] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 91 and Delta(CalDel) = 59
[13:53:44.571] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 98 and Delta(CalDel) = 61
[13:53:44.575] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 103 and Delta(CalDel) = 64
[13:53:44.578] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 100 and Delta(CalDel) = 63
[13:53:44.621] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:53:44.657] <TB2>     INFO:    ----------------------------------------------------------------------
[13:53:44.657] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:53:44.657] <TB2>     INFO:    ----------------------------------------------------------------------
[13:53:44.793] <TB2>     INFO: Expecting 231680 events.
[13:53:53.053] <TB2>     INFO: 231680 events read in total (7545ms).
[13:53:53.058] <TB2>     INFO: Test took 8397ms.
[13:53:53.082] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 155 +/- 31.5
[13:53:53.395] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 121 +/- 30
[13:53:53.398] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 30.5
[13:53:53.402] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 120 +/- 29
[13:53:53.405] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 146 +/- 31.5
[13:53:53.409] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 30.5
[13:53:53.412] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 31
[13:53:53.416] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 113 +/- 29.5
[13:53:53.421] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 31.5
[13:53:53.424] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 31
[13:53:53.428] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31
[13:53:53.431] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30.5
[13:53:53.437] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 29.5
[13:53:53.440] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 31.5
[13:53:53.444] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[13:53:53.447] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 148 +/- 31.5
[13:53:53.485] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:53:53.485] <TB2>     INFO: CalDel:      155   121   126   120   146   126   141   113   141   125   143   131   123   133   143   148
[13:53:53.485] <TB2>     INFO: VthrComp:     51    51    51    52    51    51    51    51    52    53    51    51    51    51    51    52
[13:53:53.491] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters_C0.dat
[13:53:53.491] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters_C1.dat
[13:53:53.492] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters_C2.dat
[13:53:53.492] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters_C3.dat
[13:53:53.492] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters_C4.dat
[13:53:53.492] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters_C5.dat
[13:53:53.492] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters_C6.dat
[13:53:53.492] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters_C7.dat
[13:53:53.493] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters_C8.dat
[13:53:53.493] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters_C9.dat
[13:53:53.493] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters_C10.dat
[13:53:53.493] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters_C11.dat
[13:53:53.493] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters_C12.dat
[13:53:53.494] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters_C13.dat
[13:53:53.494] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters_C14.dat
[13:53:53.494] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters_C15.dat
[13:53:53.494] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:53:53.494] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:53:53.494] <TB2>     INFO: PixTestPretest::doTest() done, duration: 66 seconds
[13:53:53.494] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:53:53.584] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:53:53.584] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:53:53.584] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:53:53.584] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:53:53.588] <TB2>     INFO: ######################################################################
[13:53:53.588] <TB2>     INFO: PixTestTiming::doTest()
[13:53:53.588] <TB2>     INFO: ######################################################################
[13:53:53.588] <TB2>     INFO:    ----------------------------------------------------------------------
[13:53:53.588] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[13:53:53.588] <TB2>     INFO:    ----------------------------------------------------------------------
[13:53:53.588] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:53:55.488] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:53:57.762] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:54:00.037] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:54:02.311] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:54:04.590] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:54:06.863] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:54:09.136] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:54:11.410] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:54:12.929] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:54:15.202] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:54:17.475] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:54:19.748] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:54:22.022] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:54:24.295] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:54:26.568] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:54:28.841] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:54:30.361] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:54:31.881] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:54:33.403] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:54:34.921] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:54:36.442] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:54:37.961] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:54:39.481] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:54:40.001] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:54:45.060] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:54:48.459] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:54:51.672] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:54:55.072] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:54:58.472] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:55:01.871] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:55:05.271] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:55:08.671] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:55:21.081] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:55:33.480] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:55:45.895] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:55:58.283] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:56:09.845] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:56:22.248] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:56:33.819] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:56:46.217] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:56:48.490] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:56:50.765] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:56:53.042] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:56:55.315] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:56:57.588] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:56:59.862] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:57:02.136] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:57:04.408] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:57:06.681] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:57:08.955] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:57:11.230] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:57:12.750] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:57:15.023] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:57:17.300] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:57:19.573] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:57:21.848] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:57:24.123] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:57:26.395] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:57:28.669] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:57:30.942] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:57:33.216] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:57:35.490] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:57:37.765] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:57:40.040] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:57:42.315] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:57:44.591] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:57:46.864] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:57:49.138] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:57:51.411] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:57:53.684] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:57:55.957] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:57:58.231] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:58:00.505] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:58:02.778] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:58:05.050] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:58:07.324] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:58:09.597] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:58:11.871] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:58:14.144] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:58:16.416] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:58:17.937] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:58:19.459] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:58:20.978] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:58:22.498] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:58:24.018] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:58:32.402] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:58:33.921] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:58:35.441] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:58:36.962] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:58:38.483] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:58:39.004] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:58:41.523] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:58:43.042] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:58:44.562] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:58:46.081] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:58:47.600] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:58:49.121] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:58:50.642] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:58:52.162] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:58:53.683] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:58:55.203] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:58:56.727] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:58:58.248] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:58:59.770] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:59:02.049] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:59:04.320] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:59:06.593] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:59:08.867] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:59:11.140] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:59:13.415] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:59:15.688] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:59:17.962] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:59:20.236] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:59:22.510] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:59:24.783] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:59:27.060] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:59:29.145] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:59:31.419] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:59:33.692] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:59:35.965] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:59:38.238] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:59:40.512] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:59:42.785] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:59:45.058] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:59:47.331] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:59:49.605] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:59:51.878] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:59:54.536] <TB2>     INFO: TBM Phase Settings: 220
[13:59:54.536] <TB2>     INFO: 400MHz Phase: 7
[13:59:54.536] <TB2>     INFO: 160MHz Phase: 6
[13:59:54.536] <TB2>     INFO: Functional Phase Area: 4
[13:59:54.540] <TB2>     INFO: Test took 360953 ms.
[13:59:54.541] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:59:54.541] <TB2>     INFO:    ----------------------------------------------------------------------
[13:59:54.541] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[13:59:54.541] <TB2>     INFO:    ----------------------------------------------------------------------
[13:59:54.541] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:59:55.685] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:59:57.205] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:59:58.726] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:00:00.247] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:00:01.767] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:00:03.289] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:00:04.810] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:00:06.330] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:00:07.850] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:00:09.370] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:00:11.644] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:00:13.918] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:00:16.192] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:00:17.711] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:00:19.231] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:00:20.751] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:00:22.271] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:00:23.792] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:00:26.067] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:00:28.340] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:00:30.615] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:00:32.136] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:00:33.658] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:00:35.178] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:00:36.698] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:00:38.971] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:00:41.245] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:00:43.519] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:00:45.795] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:00:47.315] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:00:48.834] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:00:50.355] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:00:51.875] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:00:54.149] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:00:56.423] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:00:58.696] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:01:00.970] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:01:02.493] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:01:04.013] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:01:05.534] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:01:07.055] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:01:08.577] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:01:10.851] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:01:13.125] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:01:15.399] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:01:16.919] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:01:18.438] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:01:19.959] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:01:21.478] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:01:22.000] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:01:24.520] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:01:26.040] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:01:27.559] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:01:29.080] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:01:30.599] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:01:32.119] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:01:33.641] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:01:35.162] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:01:36.688] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:01:38.208] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:01:39.728] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:01:41.249] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:01:42.769] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:01:44.673] <TB2>     INFO: ROC Delay Settings: 219
[14:01:44.673] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[14:01:44.673] <TB2>     INFO: ROC Port 0 Delay: 3
[14:01:44.673] <TB2>     INFO: ROC Port 1 Delay: 3
[14:01:44.673] <TB2>     INFO: Functional ROC Area: 3
[14:01:44.675] <TB2>     INFO: Test took 110134 ms.
[14:01:44.676] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[14:01:44.676] <TB2>     INFO:    ----------------------------------------------------------------------
[14:01:44.676] <TB2>     INFO:    PixTestTiming::TimingTest()
[14:01:44.676] <TB2>     INFO:    ----------------------------------------------------------------------
[14:01:45.816] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80b1 4c08 4c08 4c08 4c09 4c09 4c0b 4c08 4c08 e062 c000 a101 80c0 4c08 4c09 4c09 4c08 4c08 4c08 4c09 4c09 e062 c000 
[14:01:45.816] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80c0 4c08 4c08 4c08 4c08 4c08 4c08 4c09 4c08 e022 c000 a102 8000 4c09 4c09 4c08 4c09 4c09 4c09 4c09 4c09 e022 c000 
[14:01:45.816] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8000 4c09 4c09 4c09 4c0a 4c08 4c09 4c0b 4c09 e022 c000 a103 8040 4c09 4c08 4c08 4c09 4c09 4c09 4c08 4c08 e022 c000 
[14:01:45.816] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:01:59.958] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:59.958] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:02:14.130] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:14.130] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:02:28.305] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:28.305] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:02:42.520] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:42.520] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:02:56.671] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:56.671] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:03:10.875] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:10.875] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:03:25.142] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:25.142] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:03:39.377] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:39.377] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:03:53.565] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:53.565] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:04:07.807] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:08.188] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:08.201] <TB2>     INFO: Decoding statistics:
[14:04:08.201] <TB2>     INFO:   General information:
[14:04:08.201] <TB2>     INFO: 	 16bit words read:         240000000
[14:04:08.201] <TB2>     INFO: 	 valid events total:       20000000
[14:04:08.201] <TB2>     INFO: 	 empty events:             20000000
[14:04:08.201] <TB2>     INFO: 	 valid events with pixels: 0
[14:04:08.201] <TB2>     INFO: 	 valid pixel hits:         0
[14:04:08.201] <TB2>     INFO:   Event errors: 	           0
[14:04:08.201] <TB2>     INFO: 	 start marker:             0
[14:04:08.201] <TB2>     INFO: 	 stop marker:              0
[14:04:08.201] <TB2>     INFO: 	 overflow:                 0
[14:04:08.201] <TB2>     INFO: 	 invalid 5bit words:       0
[14:04:08.201] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[14:04:08.201] <TB2>     INFO:   TBM errors: 		           0
[14:04:08.201] <TB2>     INFO: 	 flawed TBM headers:       0
[14:04:08.201] <TB2>     INFO: 	 flawed TBM trailers:      0
[14:04:08.201] <TB2>     INFO: 	 event ID mismatches:      0
[14:04:08.201] <TB2>     INFO:   ROC errors: 		           0
[14:04:08.201] <TB2>     INFO: 	 missing ROC header(s):    0
[14:04:08.201] <TB2>     INFO: 	 misplaced readback start: 0
[14:04:08.201] <TB2>     INFO:   Pixel decoding errors:	   0
[14:04:08.201] <TB2>     INFO: 	 pixel data incomplete:    0
[14:04:08.201] <TB2>     INFO: 	 pixel address:            0
[14:04:08.201] <TB2>     INFO: 	 pulse height fill bit:    0
[14:04:08.201] <TB2>     INFO: 	 buffer corruption:        0
[14:04:08.201] <TB2>     INFO:    ----------------------------------------------------------------------
[14:04:08.201] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:04:08.201] <TB2>     INFO:    ----------------------------------------------------------------------
[14:04:08.201] <TB2>     INFO:    ----------------------------------------------------------------------
[14:04:08.201] <TB2>     INFO:    Read back bit status: 1
[14:04:08.201] <TB2>     INFO:    ----------------------------------------------------------------------
[14:04:08.201] <TB2>     INFO:    ----------------------------------------------------------------------
[14:04:08.201] <TB2>     INFO:    Timings are good!
[14:04:08.201] <TB2>     INFO:    ----------------------------------------------------------------------
[14:04:08.201] <TB2>     INFO: Test took 143525 ms.
[14:04:08.201] <TB2>     INFO: PixTestTiming::TimingTest() done.
[14:04:08.202] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:04:08.202] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:04:08.202] <TB2>     INFO: PixTestTiming::doTest took 614618 ms.
[14:04:08.202] <TB2>     INFO: PixTestTiming::doTest() done
[14:04:08.202] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:04:08.202] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[14:04:08.202] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[14:04:08.202] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[14:04:08.202] <TB2>     INFO: Write out ROCDelayScan3_V0
[14:04:08.203] <TB2>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[14:04:08.203] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:04:08.555] <TB2>     INFO: ######################################################################
[14:04:08.555] <TB2>     INFO: PixTestAlive::doTest()
[14:04:08.555] <TB2>     INFO: ######################################################################
[14:04:08.558] <TB2>     INFO:    ----------------------------------------------------------------------
[14:04:08.558] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:04:08.558] <TB2>     INFO:    ----------------------------------------------------------------------
[14:04:08.559] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:04:08.904] <TB2>     INFO: Expecting 41600 events.
[14:04:12.995] <TB2>     INFO: 41600 events read in total (3376ms).
[14:04:12.995] <TB2>     INFO: Test took 4436ms.
[14:04:12.003] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:12.003] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:04:12.003] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:04:13.377] <TB2>     INFO: PixTestAlive::aliveTest() done
[14:04:13.377] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    1    0    0    0    0    0    0    0
[14:04:13.377] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    1    0    0    0    0    0    0    0
[14:04:13.382] <TB2>     INFO:    ----------------------------------------------------------------------
[14:04:13.382] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:04:13.382] <TB2>     INFO:    ----------------------------------------------------------------------
[14:04:13.383] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:04:13.726] <TB2>     INFO: Expecting 41600 events.
[14:04:16.705] <TB2>     INFO: 41600 events read in total (2264ms).
[14:04:16.705] <TB2>     INFO: Test took 3322ms.
[14:04:16.705] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:16.705] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:04:16.705] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:04:16.705] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:04:17.122] <TB2>     INFO: PixTestAlive::maskTest() done
[14:04:17.122] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:04:17.125] <TB2>     INFO:    ----------------------------------------------------------------------
[14:04:17.125] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:04:17.125] <TB2>     INFO:    ----------------------------------------------------------------------
[14:04:17.126] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:04:17.482] <TB2>     INFO: Expecting 41600 events.
[14:04:21.554] <TB2>     INFO: 41600 events read in total (3357ms).
[14:04:21.555] <TB2>     INFO: Test took 4429ms.
[14:04:21.562] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:21.562] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:04:21.562] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:04:21.937] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[14:04:21.937] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:04:21.937] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:04:21.937] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[14:04:21.945] <TB2>     INFO: ######################################################################
[14:04:21.945] <TB2>     INFO: PixTestTrim::doTest()
[14:04:21.945] <TB2>     INFO: ######################################################################
[14:04:21.947] <TB2>     INFO:    ----------------------------------------------------------------------
[14:04:21.947] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:04:21.947] <TB2>     INFO:    ----------------------------------------------------------------------
[14:04:22.025] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:04:22.025] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:04:22.038] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:04:22.038] <TB2>     INFO:     run 1 of 1
[14:04:22.038] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:04:22.381] <TB2>     INFO: Expecting 5025280 events.
[14:05:07.756] <TB2>     INFO: 1424144 events read in total (44661ms).
[14:05:52.288] <TB2>     INFO: 2835920 events read in total (89193ms).
[14:06:37.044] <TB2>     INFO: 4258528 events read in total (133950ms).
[14:07:01.383] <TB2>     INFO: 5025280 events read in total (158288ms).
[14:07:01.420] <TB2>     INFO: Test took 159382ms.
[14:07:01.475] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:01.572] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:07:02.853] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:07:04.199] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:07:05.530] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:07:06.853] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:07:08.192] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:07:09.664] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:07:11.103] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:07:12.552] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:07:13.989] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:07:15.393] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:07:16.732] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:07:18.193] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:07:19.582] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:07:21.021] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:07:22.432] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:07:23.858] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 229892096
[14:07:23.861] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.2458 minThrLimit = 82.182 minThrNLimit = 101.907 -> result = 82.2458 -> 82
[14:07:23.862] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.13 minThrLimit = 102.121 minThrNLimit = 122.923 -> result = 102.13 -> 102
[14:07:23.862] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.9442 minThrLimit = 98.9331 minThrNLimit = 119.399 -> result = 98.9442 -> 98
[14:07:23.863] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.6865 minThrLimit = 94.656 minThrNLimit = 113.734 -> result = 94.6865 -> 94
[14:07:23.863] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.9791 minThrLimit = 91.9354 minThrNLimit = 114.076 -> result = 91.9791 -> 91
[14:07:23.864] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.089 minThrLimit = 106.04 minThrNLimit = 131.058 -> result = 106.089 -> 106
[14:07:23.864] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.373 minThrLimit = 101.313 minThrNLimit = 123.285 -> result = 101.373 -> 101
[14:07:23.864] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 107.656 minThrLimit = 107.464 minThrNLimit = 131.219 -> result = 107.656 -> 107
[14:07:23.865] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 108.998 minThrLimit = 108.936 minThrNLimit = 133.309 -> result = 108.998 -> 108
[14:07:23.865] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.9474 minThrLimit = 99.9423 minThrNLimit = 118.595 -> result = 99.9474 -> 99
[14:07:23.865] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.316 minThrLimit = 93.292 minThrNLimit = 109.299 -> result = 93.316 -> 93
[14:07:23.866] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.95 minThrLimit = 101.939 minThrNLimit = 127.664 -> result = 101.95 -> 101
[14:07:23.866] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.5 minThrLimit = 91.4927 minThrNLimit = 110.841 -> result = 91.5 -> 91
[14:07:23.867] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.774 minThrLimit = 100.765 minThrNLimit = 123.244 -> result = 100.774 -> 100
[14:07:23.867] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.1395 minThrLimit = 99.0948 minThrNLimit = 119.038 -> result = 99.1395 -> 99
[14:07:23.867] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.892 minThrLimit = 102.671 minThrNLimit = 121.725 -> result = 102.892 -> 102
[14:07:23.868] <TB2>     INFO: ROC 0 VthrComp = 82
[14:07:23.868] <TB2>     INFO: ROC 1 VthrComp = 102
[14:07:23.868] <TB2>     INFO: ROC 2 VthrComp = 98
[14:07:23.868] <TB2>     INFO: ROC 3 VthrComp = 94
[14:07:23.868] <TB2>     INFO: ROC 4 VthrComp = 91
[14:07:23.868] <TB2>     INFO: ROC 5 VthrComp = 106
[14:07:23.868] <TB2>     INFO: ROC 6 VthrComp = 101
[14:07:23.868] <TB2>     INFO: ROC 7 VthrComp = 107
[14:07:23.868] <TB2>     INFO: ROC 8 VthrComp = 108
[14:07:23.869] <TB2>     INFO: ROC 9 VthrComp = 99
[14:07:23.869] <TB2>     INFO: ROC 10 VthrComp = 93
[14:07:23.869] <TB2>     INFO: ROC 11 VthrComp = 101
[14:07:23.869] <TB2>     INFO: ROC 12 VthrComp = 91
[14:07:23.869] <TB2>     INFO: ROC 13 VthrComp = 100
[14:07:23.869] <TB2>     INFO: ROC 14 VthrComp = 99
[14:07:23.869] <TB2>     INFO: ROC 15 VthrComp = 102
[14:07:23.869] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:07:23.869] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:07:23.881] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:07:23.881] <TB2>     INFO:     run 1 of 1
[14:07:23.881] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:07:24.225] <TB2>     INFO: Expecting 5025280 events.
[14:08:00.130] <TB2>     INFO: 889472 events read in total (35190ms).
[14:08:35.410] <TB2>     INFO: 1776712 events read in total (70470ms).
[14:09:10.586] <TB2>     INFO: 2663088 events read in total (105646ms).
[14:09:45.990] <TB2>     INFO: 3540152 events read in total (141050ms).
[14:10:21.290] <TB2>     INFO: 4413240 events read in total (176350ms).
[14:10:45.407] <TB2>     INFO: 5025280 events read in total (200467ms).
[14:10:45.480] <TB2>     INFO: Test took 201599ms.
[14:10:45.657] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:46.005] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:10:47.566] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:10:49.153] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:10:50.740] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:10:52.339] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:10:53.911] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:10:55.497] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:10:57.105] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:10:58.702] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:11:00.308] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:11:01.916] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:11:03.509] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:11:05.100] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:11:06.667] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:11:08.253] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:11:09.825] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:11:11.433] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 250040320
[14:11:11.436] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.8434 for pixel 0/8 mean/min/max = 44.7341/32.4363/57.0319
[14:11:11.436] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 55.8906 for pixel 22/8 mean/min/max = 44.0268/31.5212/56.5325
[14:11:11.437] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.8206 for pixel 24/2 mean/min/max = 45.0927/32.2776/57.9078
[14:11:11.437] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 61.0729 for pixel 11/17 mean/min/max = 47.1065/32.9002/61.3128
[14:11:11.437] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 58.6631 for pixel 0/14 mean/min/max = 46.2333/33.7987/58.6678
[14:11:11.438] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.4957 for pixel 18/32 mean/min/max = 46.1178/34.3552/57.8805
[14:11:11.438] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 57.9627 for pixel 0/63 mean/min/max = 44.9032/31.7288/58.0777
[14:11:11.439] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 60.5621 for pixel 2/11 mean/min/max = 47.6656/34.5156/60.8156
[14:11:11.439] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 62.6541 for pixel 5/0 mean/min/max = 48.5996/34.2526/62.9466
[14:11:11.439] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 63.6677 for pixel 0/20 mean/min/max = 47.6072/31.4947/63.7198
[14:11:11.440] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 59.5874 for pixel 17/11 mean/min/max = 46.4209/33.1287/59.713
[14:11:11.440] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 63.9277 for pixel 6/4 mean/min/max = 48.0999/32.0121/64.1878
[14:11:11.440] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 60.1316 for pixel 1/1 mean/min/max = 46.7522/33.3379/60.1665
[14:11:11.441] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 61.0251 for pixel 10/11 mean/min/max = 46.454/31.8692/61.0387
[14:11:11.441] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 56.2675 for pixel 28/9 mean/min/max = 43.9014/31.4192/56.3836
[14:11:11.441] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 62.4335 for pixel 0/14 mean/min/max = 47.4861/32.4775/62.4947
[14:11:11.442] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:11:11.574] <TB2>     INFO: Expecting 411648 events.
[14:11:19.100] <TB2>     INFO: 411648 events read in total (6811ms).
[14:11:19.105] <TB2>     INFO: Expecting 411648 events.
[14:11:26.790] <TB2>     INFO: 411648 events read in total (7018ms).
[14:11:26.798] <TB2>     INFO: Expecting 411648 events.
[14:11:34.416] <TB2>     INFO: 411648 events read in total (6956ms).
[14:11:34.426] <TB2>     INFO: Expecting 411648 events.
[14:11:42.104] <TB2>     INFO: 411648 events read in total (7012ms).
[14:11:42.118] <TB2>     INFO: Expecting 411648 events.
[14:11:49.716] <TB2>     INFO: 411648 events read in total (6943ms).
[14:11:49.731] <TB2>     INFO: Expecting 411648 events.
[14:11:57.364] <TB2>     INFO: 411648 events read in total (6973ms).
[14:11:57.384] <TB2>     INFO: Expecting 411648 events.
[14:12:04.999] <TB2>     INFO: 411648 events read in total (6966ms).
[14:12:05.019] <TB2>     INFO: Expecting 411648 events.
[14:12:12.599] <TB2>     INFO: 411648 events read in total (6926ms).
[14:12:12.622] <TB2>     INFO: Expecting 411648 events.
[14:12:20.177] <TB2>     INFO: 411648 events read in total (6906ms).
[14:12:20.200] <TB2>     INFO: Expecting 411648 events.
[14:12:27.763] <TB2>     INFO: 411648 events read in total (6906ms).
[14:12:27.789] <TB2>     INFO: Expecting 411648 events.
[14:12:35.430] <TB2>     INFO: 411648 events read in total (6992ms).
[14:12:35.459] <TB2>     INFO: Expecting 411648 events.
[14:12:43.163] <TB2>     INFO: 411648 events read in total (7059ms).
[14:12:43.195] <TB2>     INFO: Expecting 411648 events.
[14:12:50.807] <TB2>     INFO: 411648 events read in total (6979ms).
[14:12:50.842] <TB2>     INFO: Expecting 411648 events.
[14:12:58.507] <TB2>     INFO: 411648 events read in total (7026ms).
[14:12:58.545] <TB2>     INFO: Expecting 411648 events.
[14:13:06.184] <TB2>     INFO: 411648 events read in total (7004ms).
[14:13:06.222] <TB2>     INFO: Expecting 411648 events.
[14:13:13.836] <TB2>     INFO: 411648 events read in total (6978ms).
[14:13:13.879] <TB2>     INFO: Test took 122437ms.
[14:13:14.363] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2037 < 35 for itrim = 93; old thr = 33.967 ... break
[14:13:14.399] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4474 < 35 for itrim+1 = 96; old thr = 34.61 ... break
[14:13:14.430] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1972 < 35 for itrim = 94; old thr = 34.7495 ... break
[14:13:14.468] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.2739 < 35 for itrim+1 = 119; old thr = 34.1334 ... break
[14:13:14.497] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2819 < 35 for itrim = 99; old thr = 34.696 ... break
[14:13:14.533] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1636 < 35 for itrim = 107; old thr = 34.5077 ... break
[14:13:14.560] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5426 < 35 for itrim = 91; old thr = 34.2294 ... break
[14:13:14.591] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0116 < 35 for itrim = 110; old thr = 34.0905 ... break
[14:13:14.610] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5524 < 35 for itrim+1 = 93; old thr = 34.5778 ... break
[14:13:14.629] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0445 < 35 for itrim = 114; old thr = 33.6315 ... break
[14:13:14.659] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.576 < 35 for itrim+1 = 100; old thr = 34.7808 ... break
[14:13:14.691] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8361 < 35 for itrim+1 = 123; old thr = 34.7104 ... break
[14:13:14.725] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.979 < 35 for itrim+1 = 107; old thr = 34.5712 ... break
[14:13:14.762] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2884 < 35 for itrim = 115; old thr = 34.2273 ... break
[14:13:14.796] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8958 < 35 for itrim+1 = 94; old thr = 34.6167 ... break
[14:13:14.819] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0465 < 35 for itrim = 106; old thr = 34.1262 ... break
[14:13:14.896] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:13:14.907] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:13:14.907] <TB2>     INFO:     run 1 of 1
[14:13:14.907] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:13:15.252] <TB2>     INFO: Expecting 5025280 events.
[14:13:50.913] <TB2>     INFO: 871832 events read in total (34946ms).
[14:14:25.633] <TB2>     INFO: 1742224 events read in total (69666ms).
[14:15:00.674] <TB2>     INFO: 2612128 events read in total (104707ms).
[14:15:35.489] <TB2>     INFO: 3471560 events read in total (139522ms).
[14:16:10.397] <TB2>     INFO: 4326680 events read in total (174430ms).
[14:16:39.037] <TB2>     INFO: 5025280 events read in total (203070ms).
[14:16:39.118] <TB2>     INFO: Test took 204211ms.
[14:16:39.310] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:39.685] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:16:41.202] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:16:42.742] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:16:44.296] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:16:45.873] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:16:47.395] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:16:48.941] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:16:50.482] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:16:52.049] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:16:53.617] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:16:55.177] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:16:56.724] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:16:58.260] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:16:59.783] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:17:01.304] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:17:02.832] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:17:04.403] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 256516096
[14:17:04.405] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 8.419615 .. 63.122429
[14:17:04.479] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 8 .. 73 (-1/-1) hits flags = 528 (plus default)
[14:17:04.490] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:17:04.490] <TB2>     INFO:     run 1 of 1
[14:17:04.490] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:17:04.837] <TB2>     INFO: Expecting 2196480 events.
[14:17:43.204] <TB2>     INFO: 1014432 events read in total (37652ms).
[14:18:20.694] <TB2>     INFO: 2018896 events read in total (75143ms).
[14:18:27.685] <TB2>     INFO: 2196480 events read in total (82134ms).
[14:18:27.715] <TB2>     INFO: Test took 83226ms.
[14:18:27.779] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:27.917] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:18:29.089] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:18:30.258] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:18:31.422] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:18:32.593] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:18:33.772] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:18:34.953] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:18:36.146] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:18:37.313] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:18:38.488] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:18:39.659] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:18:40.830] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:18:42.006] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:18:43.179] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:18:44.356] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:18:45.534] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:18:46.710] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 374939648
[14:18:46.791] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 13.856178 .. 51.620278
[14:18:46.866] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 3 .. 61 (-1/-1) hits flags = 528 (plus default)
[14:18:46.878] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:18:46.878] <TB2>     INFO:     run 1 of 1
[14:18:46.879] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:18:47.222] <TB2>     INFO: Expecting 1963520 events.
[14:19:27.586] <TB2>     INFO: 1118896 events read in total (39649ms).
[14:19:57.739] <TB2>     INFO: 1963520 events read in total (69803ms).
[14:19:57.763] <TB2>     INFO: Test took 70885ms.
[14:19:57.815] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:57.933] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:19:58.954] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:19:59.967] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:20:00.988] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:20:01.003] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:20:03.020] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:20:04.035] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:20:05.050] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:20:06.065] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:20:07.077] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:20:08.086] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:20:09.098] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:20:10.111] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:20:11.127] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:20:12.144] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:20:13.160] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:20:14.177] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 374939648
[14:20:14.261] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 19.103476 .. 47.343344
[14:20:14.345] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 9 .. 57 (-1/-1) hits flags = 528 (plus default)
[14:20:14.355] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:20:14.355] <TB2>     INFO:     run 1 of 1
[14:20:14.355] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:20:14.708] <TB2>     INFO: Expecting 1630720 events.
[14:20:55.268] <TB2>     INFO: 1110512 events read in total (39846ms).
[14:21:14.136] <TB2>     INFO: 1630720 events read in total (58714ms).
[14:21:14.151] <TB2>     INFO: Test took 59796ms.
[14:21:14.189] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:14.269] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:21:15.301] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:21:16.331] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:21:17.365] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:21:18.397] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:21:19.433] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:21:20.468] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:21:21.503] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:21:22.542] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:21:23.586] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:21:24.620] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:21:25.661] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:21:26.704] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:21:27.746] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:21:28.792] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:21:29.833] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:21:30.876] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 374939648
[14:21:30.959] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 22.170107 .. 47.244352
[14:21:31.037] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 12 .. 57 (-1/-1) hits flags = 528 (plus default)
[14:21:31.047] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:21:31.047] <TB2>     INFO:     run 1 of 1
[14:21:31.047] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:21:31.398] <TB2>     INFO: Expecting 1530880 events.
[14:22:11.404] <TB2>     INFO: 1086408 events read in total (39292ms).
[14:22:27.709] <TB2>     INFO: 1530880 events read in total (55598ms).
[14:22:27.735] <TB2>     INFO: Test took 56688ms.
[14:22:27.778] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:27.854] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:22:28.839] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:22:29.820] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:22:30.800] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:22:31.782] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:22:32.767] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:22:33.750] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:22:34.735] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:22:35.716] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:22:36.703] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:22:37.678] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:22:38.656] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:22:39.655] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:22:40.641] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:22:41.627] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:22:42.620] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:22:43.609] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 374939648
[14:22:43.691] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:22:43.691] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:22:43.701] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:22:43.701] <TB2>     INFO:     run 1 of 1
[14:22:43.701] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:22:44.045] <TB2>     INFO: Expecting 1364480 events.
[14:23:23.086] <TB2>     INFO: 1075392 events read in total (38326ms).
[14:23:34.028] <TB2>     INFO: 1364480 events read in total (49269ms).
[14:23:34.050] <TB2>     INFO: Test took 50350ms.
[14:23:34.089] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:34.177] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:23:35.201] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:23:36.213] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:23:37.226] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:23:38.246] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:23:39.264] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:23:40.279] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:23:41.297] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:23:42.314] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:23:43.332] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:23:44.340] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:23:45.347] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:23:46.352] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:23:47.364] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:23:48.366] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:23:49.372] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:23:50.381] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 374943744
[14:23:50.415] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C0.dat
[14:23:50.415] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C1.dat
[14:23:50.415] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C2.dat
[14:23:50.415] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C3.dat
[14:23:50.415] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C4.dat
[14:23:50.415] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C5.dat
[14:23:50.415] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C6.dat
[14:23:50.416] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C7.dat
[14:23:50.416] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C8.dat
[14:23:50.416] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C9.dat
[14:23:50.416] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C10.dat
[14:23:50.416] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C11.dat
[14:23:50.416] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C12.dat
[14:23:50.416] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C13.dat
[14:23:50.416] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C14.dat
[14:23:50.416] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C15.dat
[14:23:50.416] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//trimParameters35_C0.dat
[14:23:50.424] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//trimParameters35_C1.dat
[14:23:50.432] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//trimParameters35_C2.dat
[14:23:50.439] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//trimParameters35_C3.dat
[14:23:50.446] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//trimParameters35_C4.dat
[14:23:50.452] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//trimParameters35_C5.dat
[14:23:50.459] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//trimParameters35_C6.dat
[14:23:50.466] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//trimParameters35_C7.dat
[14:23:50.473] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//trimParameters35_C8.dat
[14:23:50.480] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//trimParameters35_C9.dat
[14:23:50.487] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//trimParameters35_C10.dat
[14:23:50.493] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//trimParameters35_C11.dat
[14:23:50.500] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//trimParameters35_C12.dat
[14:23:50.507] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//trimParameters35_C13.dat
[14:23:50.514] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//trimParameters35_C14.dat
[14:23:50.521] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//trimParameters35_C15.dat
[14:23:50.528] <TB2>     INFO: PixTestTrim::trimTest() done
[14:23:50.528] <TB2>     INFO: vtrim:      93  96  94 119  99 107  91 110  93 114 100 123 107 115  94 106 
[14:23:50.528] <TB2>     INFO: vthrcomp:   82 102  98  94  91 106 101 107 108  99  93 101  91 100  99 102 
[14:23:50.528] <TB2>     INFO: vcal mean:  34.99  34.95  34.83  34.94  34.98  34.96  34.97  34.98  35.06  34.93  34.98  34.95  34.95  34.93  34.97  35.00 
[14:23:50.528] <TB2>     INFO: vcal RMS:    0.77   0.88   0.85   0.88   0.82   0.84   0.82   0.87   1.02   0.96   0.84   0.91   0.81   0.86   0.81   0.90 
[14:23:50.528] <TB2>     INFO: bits mean:   9.50  10.13   9.67   9.19   9.12   9.12   9.39   8.81   6.99   9.38   9.53   9.11   9.15   9.54  10.23   8.77 
[14:23:50.528] <TB2>     INFO: bits RMS:    2.71   2.62   2.61   2.65   2.69   2.51   2.89   2.50   2.94   2.67   2.51   2.71   2.61   2.67   2.57   2.88 
[14:23:50.538] <TB2>     INFO:    ----------------------------------------------------------------------
[14:23:50.538] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:23:50.538] <TB2>     INFO:    ----------------------------------------------------------------------
[14:23:50.540] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:23:50.540] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:23:50.551] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:23:50.551] <TB2>     INFO:     run 1 of 1
[14:23:50.551] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:23:50.893] <TB2>     INFO: Expecting 4160000 events.
[14:24:38.577] <TB2>     INFO: 1201075 events read in total (46969ms).
[14:25:25.341] <TB2>     INFO: 2388985 events read in total (93733ms).
[14:26:12.726] <TB2>     INFO: 3563660 events read in total (141119ms).
[14:26:35.526] <TB2>     INFO: 4160000 events read in total (163918ms).
[14:26:35.572] <TB2>     INFO: Test took 165021ms.
[14:26:35.677] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:35.919] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:26:37.784] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:26:39.683] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:26:41.564] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:26:43.453] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:26:45.312] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:26:47.176] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:26:49.065] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:26:50.896] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:26:52.670] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:26:54.511] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:26:56.396] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:26:58.248] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:27:00.135] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:27:01.003] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:27:03.885] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:27:05.716] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 374951936
[14:27:05.717] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:27:05.795] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:27:05.795] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 208 (-1/-1) hits flags = 528 (plus default)
[14:27:05.805] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:27:05.805] <TB2>     INFO:     run 1 of 1
[14:27:05.805] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:27:06.148] <TB2>     INFO: Expecting 4347200 events.
[14:27:52.020] <TB2>     INFO: 1123995 events read in total (45157ms).
[14:28:36.389] <TB2>     INFO: 2238155 events read in total (89527ms).
[14:29:21.356] <TB2>     INFO: 3340510 events read in total (134493ms).
[14:30:01.199] <TB2>     INFO: 4347200 events read in total (174336ms).
[14:30:01.262] <TB2>     INFO: Test took 175457ms.
[14:30:01.405] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:30:01.725] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:30:03.655] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:30:05.592] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:30:07.514] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:30:09.461] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:30:11.381] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:30:13.316] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:30:15.240] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:30:17.141] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:30:19.064] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:30:20.990] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:30:22.896] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:30:24.810] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:30:26.702] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:30:28.619] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:30:30.509] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:30:32.471] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 353796096
[14:30:32.473] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:30:32.551] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:30:32.551] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 200 (-1/-1) hits flags = 528 (plus default)
[14:30:32.562] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:30:32.562] <TB2>     INFO:     run 1 of 1
[14:30:32.562] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:30:32.917] <TB2>     INFO: Expecting 4180800 events.
[14:31:19.349] <TB2>     INFO: 1145015 events read in total (45717ms).
[14:32:03.964] <TB2>     INFO: 2279630 events read in total (90332ms).
[14:32:50.095] <TB2>     INFO: 3401500 events read in total (136463ms).
[14:33:21.772] <TB2>     INFO: 4180800 events read in total (168140ms).
[14:33:21.834] <TB2>     INFO: Test took 169272ms.
[14:33:21.962] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:33:22.252] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:33:24.265] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:33:26.262] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:33:28.230] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:33:30.219] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:33:32.198] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:33:34.182] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:33:36.124] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:33:38.049] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:33:39.991] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:33:41.943] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:33:43.894] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:33:45.844] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:33:47.772] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:33:49.724] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:33:51.649] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:33:53.619] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 353796096
[14:33:53.619] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:33:53.695] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:33:53.695] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:33:53.706] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:33:53.706] <TB2>     INFO:     run 1 of 1
[14:33:53.706] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:33:54.049] <TB2>     INFO: Expecting 4160000 events.
[14:34:40.554] <TB2>     INFO: 1147860 events read in total (45790ms).
[14:35:26.934] <TB2>     INFO: 2284130 events read in total (92170ms).
[14:36:12.385] <TB2>     INFO: 3408305 events read in total (137621ms).
[14:36:43.018] <TB2>     INFO: 4160000 events read in total (168254ms).
[14:36:43.070] <TB2>     INFO: Test took 169364ms.
[14:36:43.187] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:43.438] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:36:45.320] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:36:47.203] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:36:49.069] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:36:50.966] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:36:52.856] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:36:54.744] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:36:56.609] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:36:58.467] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:37:00.322] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:37:02.190] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:37:04.054] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:37:05.913] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:37:07.769] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:37:09.635] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:37:11.485] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:37:13.380] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 400797696
[14:37:13.381] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:37:13.454] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:37:13.454] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 200 (-1/-1) hits flags = 528 (plus default)
[14:37:13.465] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:37:13.465] <TB2>     INFO:     run 1 of 1
[14:37:13.465] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:37:13.810] <TB2>     INFO: Expecting 4180800 events.
[14:38:00.455] <TB2>     INFO: 1144400 events read in total (45931ms).
[14:38:45.207] <TB2>     INFO: 2278015 events read in total (90683ms).
[14:39:30.110] <TB2>     INFO: 3399515 events read in total (135586ms).
[14:40:02.272] <TB2>     INFO: 4180800 events read in total (167748ms).
[14:40:02.324] <TB2>     INFO: Test took 168859ms.
[14:40:02.444] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:02.693] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:40:04.579] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:40:06.476] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:40:08.364] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:40:10.266] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:40:12.170] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:40:14.075] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:40:15.954] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:40:17.826] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:40:19.690] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:40:21.559] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:40:23.428] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:40:25.301] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:40:27.164] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:40:29.034] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:40:30.875] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:40:32.775] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 409546752
[14:40:32.776] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.35179, thr difference RMS: 1.32192
[14:40:32.776] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 11.3495, thr difference RMS: 1.34198
[14:40:32.777] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 10.4414, thr difference RMS: 1.37631
[14:40:32.777] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.30989, thr difference RMS: 1.34053
[14:40:32.777] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.05913, thr difference RMS: 1.66382
[14:40:32.777] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 10.1807, thr difference RMS: 1.24877
[14:40:32.778] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 10.8483, thr difference RMS: 1.51254
[14:40:32.778] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 11.3314, thr difference RMS: 1.38259
[14:40:32.778] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 10.2388, thr difference RMS: 1.90869
[14:40:32.778] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 10.7049, thr difference RMS: 1.38825
[14:40:32.778] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 10.8849, thr difference RMS: 1.40033
[14:40:32.779] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 10.9241, thr difference RMS: 1.28219
[14:40:32.779] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.06119, thr difference RMS: 1.49885
[14:40:32.779] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 10.2295, thr difference RMS: 1.32807
[14:40:32.779] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.72228, thr difference RMS: 1.57146
[14:40:32.779] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 11.7511, thr difference RMS: 1.48981
[14:40:32.780] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.27173, thr difference RMS: 1.31279
[14:40:32.780] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 11.4035, thr difference RMS: 1.33328
[14:40:32.780] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 10.5006, thr difference RMS: 1.34303
[14:40:32.780] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.25594, thr difference RMS: 1.36032
[14:40:32.781] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.07944, thr difference RMS: 1.67412
[14:40:32.781] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 10.2555, thr difference RMS: 1.24547
[14:40:32.781] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 10.9903, thr difference RMS: 1.52094
[14:40:32.781] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 11.386, thr difference RMS: 1.37387
[14:40:32.781] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 10.376, thr difference RMS: 1.87979
[14:40:32.782] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 10.8254, thr difference RMS: 1.36135
[14:40:32.782] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 10.9054, thr difference RMS: 1.40545
[14:40:32.782] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 10.9873, thr difference RMS: 1.29173
[14:40:32.782] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.99667, thr difference RMS: 1.48991
[14:40:32.783] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 10.1467, thr difference RMS: 1.30312
[14:40:32.783] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.75633, thr difference RMS: 1.5629
[14:40:32.783] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 11.8059, thr difference RMS: 1.4834
[14:40:32.783] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.25652, thr difference RMS: 1.32582
[14:40:32.783] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 11.4171, thr difference RMS: 1.31999
[14:40:32.784] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 10.584, thr difference RMS: 1.35459
[14:40:32.784] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.23928, thr difference RMS: 1.34777
[14:40:32.784] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.08579, thr difference RMS: 1.64776
[14:40:32.784] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 10.4183, thr difference RMS: 1.22753
[14:40:32.785] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 11.1764, thr difference RMS: 1.50836
[14:40:32.785] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 11.4173, thr difference RMS: 1.36459
[14:40:32.785] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 10.5783, thr difference RMS: 1.92224
[14:40:32.785] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 10.8962, thr difference RMS: 1.37994
[14:40:32.785] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 10.9211, thr difference RMS: 1.38737
[14:40:32.786] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 11.0652, thr difference RMS: 1.28143
[14:40:32.786] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.78652, thr difference RMS: 1.48829
[14:40:32.786] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 10.1035, thr difference RMS: 1.30698
[14:40:32.786] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.83206, thr difference RMS: 1.55976
[14:40:32.786] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 11.8649, thr difference RMS: 1.48672
[14:40:32.787] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.32462, thr difference RMS: 1.29878
[14:40:32.787] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 11.5964, thr difference RMS: 1.35229
[14:40:32.787] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 10.6173, thr difference RMS: 1.36314
[14:40:32.787] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.21496, thr difference RMS: 1.34176
[14:40:32.788] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.07591, thr difference RMS: 1.63512
[14:40:32.788] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 10.5059, thr difference RMS: 1.22523
[14:40:32.788] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 11.331, thr difference RMS: 1.5532
[14:40:32.788] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 11.5456, thr difference RMS: 1.34366
[14:40:32.788] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 10.7469, thr difference RMS: 1.88448
[14:40:32.789] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 11.0128, thr difference RMS: 1.36891
[14:40:32.789] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 10.944, thr difference RMS: 1.39915
[14:40:32.789] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 11.1715, thr difference RMS: 1.30581
[14:40:32.789] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.72335, thr difference RMS: 1.49246
[14:40:32.789] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 10.1421, thr difference RMS: 1.28701
[14:40:32.790] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.98207, thr difference RMS: 1.56971
[14:40:32.790] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 11.8187, thr difference RMS: 1.46784
[14:40:32.890] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[14:40:32.893] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2170 seconds
[14:40:32.893] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:40:33.601] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:40:33.601] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:40:33.605] <TB2>     INFO: ######################################################################
[14:40:33.605] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[14:40:33.605] <TB2>     INFO: ######################################################################
[14:40:33.605] <TB2>     INFO:    ----------------------------------------------------------------------
[14:40:33.605] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:40:33.605] <TB2>     INFO:    ----------------------------------------------------------------------
[14:40:33.605] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:40:33.617] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:40:33.617] <TB2>     INFO:     run 1 of 1
[14:40:33.617] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:40:33.960] <TB2>     INFO: Expecting 59072000 events.
[14:41:03.455] <TB2>     INFO: 1072800 events read in total (28780ms).
[14:41:32.162] <TB2>     INFO: 2141400 events read in total (57487ms).
[14:42:00.670] <TB2>     INFO: 3211000 events read in total (85995ms).
[14:42:28.633] <TB2>     INFO: 4282200 events read in total (113958ms).
[14:42:56.492] <TB2>     INFO: 5350600 events read in total (141817ms).
[14:43:23.495] <TB2>     INFO: 6419800 events read in total (168820ms).
[14:43:51.997] <TB2>     INFO: 7491800 events read in total (197322ms).
[14:44:20.607] <TB2>     INFO: 8560600 events read in total (225932ms).
[14:44:49.544] <TB2>     INFO: 9631800 events read in total (254869ms).
[14:45:18.444] <TB2>     INFO: 10702400 events read in total (283769ms).
[14:45:47.383] <TB2>     INFO: 11770800 events read in total (312708ms).
[14:46:16.337] <TB2>     INFO: 12842200 events read in total (341663ms).
[14:46:43.650] <TB2>     INFO: 13911600 events read in total (368975ms).
[14:47:13.933] <TB2>     INFO: 14980200 events read in total (399258ms).
[14:47:41.775] <TB2>     INFO: 16052800 events read in total (427100ms).
[14:48:10.309] <TB2>     INFO: 17121600 events read in total (455634ms).
[14:48:38.801] <TB2>     INFO: 18190200 events read in total (484126ms).
[14:49:07.238] <TB2>     INFO: 19262800 events read in total (512563ms).
[14:49:35.782] <TB2>     INFO: 20331400 events read in total (541107ms).
[14:50:04.327] <TB2>     INFO: 21400600 events read in total (569652ms).
[14:50:32.866] <TB2>     INFO: 22472400 events read in total (598191ms).
[14:51:01.575] <TB2>     INFO: 23541800 events read in total (626900ms).
[14:51:29.705] <TB2>     INFO: 24612000 events read in total (655030ms).
[14:51:58.139] <TB2>     INFO: 25682800 events read in total (683464ms).
[14:52:26.574] <TB2>     INFO: 26751200 events read in total (711899ms).
[14:52:55.188] <TB2>     INFO: 27822000 events read in total (740513ms).
[14:53:23.617] <TB2>     INFO: 28892800 events read in total (768942ms).
[14:53:52.150] <TB2>     INFO: 29961400 events read in total (797475ms).
[14:54:22.737] <TB2>     INFO: 31034000 events read in total (828062ms).
[14:54:51.212] <TB2>     INFO: 32103000 events read in total (856537ms).
[14:55:19.668] <TB2>     INFO: 33172000 events read in total (884993ms).
[14:55:47.590] <TB2>     INFO: 34244000 events read in total (912915ms).
[14:56:15.238] <TB2>     INFO: 35312600 events read in total (940563ms).
[14:56:43.719] <TB2>     INFO: 36380800 events read in total (969044ms).
[14:57:12.275] <TB2>     INFO: 37453600 events read in total (997600ms).
[14:57:40.797] <TB2>     INFO: 38522200 events read in total (1026122ms).
[14:58:09.280] <TB2>     INFO: 39591600 events read in total (1054605ms).
[14:58:37.883] <TB2>     INFO: 40662600 events read in total (1083208ms).
[14:59:06.402] <TB2>     INFO: 41731000 events read in total (1111727ms).
[14:59:34.848] <TB2>     INFO: 42801000 events read in total (1140173ms).
[15:00:03.379] <TB2>     INFO: 43872000 events read in total (1168704ms).
[15:00:31.787] <TB2>     INFO: 44940000 events read in total (1197112ms).
[15:01:00.182] <TB2>     INFO: 46008200 events read in total (1225507ms).
[15:01:28.621] <TB2>     INFO: 47079800 events read in total (1253946ms).
[15:01:56.940] <TB2>     INFO: 48148000 events read in total (1282265ms).
[15:02:25.504] <TB2>     INFO: 49216400 events read in total (1310829ms).
[15:02:54.007] <TB2>     INFO: 50286800 events read in total (1339332ms).
[15:03:22.447] <TB2>     INFO: 51356200 events read in total (1367772ms).
[15:03:50.838] <TB2>     INFO: 52424200 events read in total (1396164ms).
[15:04:19.378] <TB2>     INFO: 53495000 events read in total (1424703ms).
[15:04:47.774] <TB2>     INFO: 54564800 events read in total (1453099ms).
[15:05:16.385] <TB2>     INFO: 55632600 events read in total (1481710ms).
[15:05:44.870] <TB2>     INFO: 56700400 events read in total (1510195ms).
[15:06:18.206] <TB2>     INFO: 57772200 events read in total (1543531ms).
[15:08:07.063] <TB2>     INFO: 58841400 events read in total (1652402ms).
[15:08:13.426] <TB2>     INFO: 59072000 events read in total (1658751ms).
[15:08:13.932] <TB2>     INFO: Test took 1660315ms.
[15:08:14.054] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:08:18.955] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:08:18.970] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:20.851] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:08:20.852] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:22.022] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:08:22.022] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:23.199] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:08:23.200] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:24.372] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:08:24.372] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:25.531] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:08:25.531] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:26.701] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:08:26.701] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:27.874] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:08:27.874] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:29.047] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:08:29.047] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:30.213] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:08:30.213] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:31.393] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:08:31.393] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:32.576] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:08:32.577] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:33.757] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:08:33.757] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:34.907] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:08:34.908] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:36.063] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:08:36.063] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:37.240] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:08:37.240] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:38.517] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 278548480
[15:08:38.548] <TB2>     INFO: PixTestScurves::scurves() done 
[15:08:38.548] <TB2>     INFO: Vcal mean:  35.10  35.12  35.10  35.14  35.06  35.09  35.08  35.11  35.19  35.04  35.10  35.02  35.13  35.07  35.04  35.15 
[15:08:38.548] <TB2>     INFO: Vcal RMS:    0.65   0.75   0.72   0.77   0.69   0.71   0.70   0.74   0.90   0.83   0.74   0.79   0.69   0.75   0.70   0.77 
[15:08:38.555] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:08:38.916] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:08:38.916] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:08:38.916] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:08:38.916] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:08:38.916] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:08:38.949] <TB2>     INFO: ######################################################################
[15:08:38.949] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:08:38.949] <TB2>     INFO: ######################################################################
[15:08:39.200] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:08:39.550] <TB2>     INFO: Expecting 41600 events.
[15:08:43.647] <TB2>     INFO: 41600 events read in total (3336ms).
[15:08:43.648] <TB2>     INFO: Test took 4448ms.
[15:08:43.656] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:08:43.656] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[15:08:43.656] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:08:43.747] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[15:08:43.754] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:08:43.754] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:08:43.754] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:08:43.004] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:08:44.366] <TB2>     INFO: Expecting 41600 events.
[15:08:48.520] <TB2>     INFO: 41600 events read in total (3439ms).
[15:08:48.521] <TB2>     INFO: Test took 4502ms.
[15:08:48.529] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:08:48.529] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:08:48.529] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:08:48.550] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.974
[15:08:48.550] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 172
[15:08:48.550] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.765
[15:08:48.550] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 178
[15:08:48.551] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.18
[15:08:48.551] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[15:08:48.551] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.127
[15:08:48.551] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 171
[15:08:48.551] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.646
[15:08:48.551] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,9] phvalue 172
[15:08:48.551] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.133
[15:08:48.551] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 186
[15:08:48.551] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.857
[15:08:48.551] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 190
[15:08:48.552] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.559
[15:08:48.552] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,9] phvalue 179
[15:08:48.552] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.137
[15:08:48.552] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 170
[15:08:48.552] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.274
[15:08:48.552] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,10] phvalue 183
[15:08:48.552] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.2
[15:08:48.552] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,8] phvalue 184
[15:08:48.552] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.466
[15:08:48.552] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[15:08:48.552] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.252
[15:08:48.552] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,8] phvalue 181
[15:08:48.553] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.161
[15:08:48.553] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 186
[15:08:48.553] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.301
[15:08:48.553] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[15:08:48.553] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.853
[15:08:48.553] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 173
[15:08:48.553] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:08:48.553] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:08:48.553] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:08:48.618] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:08:48.960] <TB2>     INFO: Expecting 41600 events.
[15:08:53.102] <TB2>     INFO: 41600 events read in total (3427ms).
[15:08:53.103] <TB2>     INFO: Test took 4485ms.
[15:08:53.111] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:08:53.111] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:08:53.111] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:08:53.115] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:08:53.115] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 54minph_roc = 15
[15:08:53.116] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.8109
[15:08:53.116] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,25] phvalue 72
[15:08:53.116] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.9924
[15:08:53.116] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 75
[15:08:53.116] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.537
[15:08:53.116] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 78
[15:08:53.116] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.6288
[15:08:53.116] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,62] phvalue 68
[15:08:53.116] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.0697
[15:08:53.116] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,49] phvalue 72
[15:08:53.116] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.3027
[15:08:53.116] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 74
[15:08:53.117] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.1309
[15:08:53.117] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 82
[15:08:53.117] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.9774
[15:08:53.117] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 63
[15:08:53.117] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.1442
[15:08:53.117] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 62
[15:08:53.117] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.7458
[15:08:53.117] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 64
[15:08:53.117] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.4826
[15:08:53.117] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 82
[15:08:53.117] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.6307
[15:08:53.117] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 70
[15:08:53.118] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.9079
[15:08:53.118] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [11 ,50] phvalue 76
[15:08:53.118] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.9832
[15:08:53.118] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,66] phvalue 78
[15:08:53.118] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.1139
[15:08:53.118] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,14] phvalue 78
[15:08:53.118] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.9442
[15:08:53.118] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,8] phvalue 59
[15:08:53.120] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 25, 0 0
[15:08:53.526] <TB2>     INFO: Expecting 2560 events.
[15:08:54.482] <TB2>     INFO: 2560 events read in total (241ms).
[15:08:54.483] <TB2>     INFO: Test took 1363ms.
[15:08:54.483] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:54.483] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 1 1
[15:08:54.990] <TB2>     INFO: Expecting 2560 events.
[15:08:55.946] <TB2>     INFO: 2560 events read in total (241ms).
[15:08:55.946] <TB2>     INFO: Test took 1463ms.
[15:08:55.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:55.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 2 2
[15:08:56.455] <TB2>     INFO: Expecting 2560 events.
[15:08:57.412] <TB2>     INFO: 2560 events read in total (242ms).
[15:08:57.412] <TB2>     INFO: Test took 1465ms.
[15:08:57.412] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:57.412] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 62, 3 3
[15:08:57.919] <TB2>     INFO: Expecting 2560 events.
[15:08:58.878] <TB2>     INFO: 2560 events read in total (244ms).
[15:08:58.878] <TB2>     INFO: Test took 1466ms.
[15:08:58.878] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:58.878] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 49, 4 4
[15:08:59.385] <TB2>     INFO: Expecting 2560 events.
[15:09:00.344] <TB2>     INFO: 2560 events read in total (243ms).
[15:09:00.344] <TB2>     INFO: Test took 1466ms.
[15:09:00.344] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:09:00.344] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 5 5
[15:09:00.851] <TB2>     INFO: Expecting 2560 events.
[15:09:01.809] <TB2>     INFO: 2560 events read in total (243ms).
[15:09:01.809] <TB2>     INFO: Test took 1465ms.
[15:09:01.810] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:09:01.810] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 6 6
[15:09:02.322] <TB2>     INFO: Expecting 2560 events.
[15:09:03.278] <TB2>     INFO: 2560 events read in total (242ms).
[15:09:03.279] <TB2>     INFO: Test took 1469ms.
[15:09:03.279] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:09:03.279] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 7 7
[15:09:03.789] <TB2>     INFO: Expecting 2560 events.
[15:09:04.747] <TB2>     INFO: 2560 events read in total (243ms).
[15:09:04.748] <TB2>     INFO: Test took 1469ms.
[15:09:04.748] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:09:04.749] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 8 8
[15:09:05.257] <TB2>     INFO: Expecting 2560 events.
[15:09:06.213] <TB2>     INFO: 2560 events read in total (241ms).
[15:09:06.213] <TB2>     INFO: Test took 1465ms.
[15:09:06.214] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:09:06.214] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 9 9
[15:09:06.722] <TB2>     INFO: Expecting 2560 events.
[15:09:07.679] <TB2>     INFO: 2560 events read in total (242ms).
[15:09:07.680] <TB2>     INFO: Test took 1466ms.
[15:09:07.680] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:09:07.680] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 10 10
[15:09:08.187] <TB2>     INFO: Expecting 2560 events.
[15:09:09.147] <TB2>     INFO: 2560 events read in total (243ms).
[15:09:09.147] <TB2>     INFO: Test took 1467ms.
[15:09:09.148] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:09:09.148] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 11 11
[15:09:09.656] <TB2>     INFO: Expecting 2560 events.
[15:09:10.613] <TB2>     INFO: 2560 events read in total (242ms).
[15:09:10.613] <TB2>     INFO: Test took 1465ms.
[15:09:10.613] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:09:10.613] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 11, 50, 12 12
[15:09:11.121] <TB2>     INFO: Expecting 2560 events.
[15:09:12.079] <TB2>     INFO: 2560 events read in total (243ms).
[15:09:12.079] <TB2>     INFO: Test took 1466ms.
[15:09:12.080] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:09:12.080] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 66, 13 13
[15:09:12.587] <TB2>     INFO: Expecting 2560 events.
[15:09:13.546] <TB2>     INFO: 2560 events read in total (244ms).
[15:09:13.546] <TB2>     INFO: Test took 1466ms.
[15:09:13.546] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:09:13.546] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 14, 14 14
[15:09:14.054] <TB2>     INFO: Expecting 2560 events.
[15:09:15.013] <TB2>     INFO: 2560 events read in total (244ms).
[15:09:15.013] <TB2>     INFO: Test took 1467ms.
[15:09:15.013] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:09:15.013] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 8, 15 15
[15:09:15.520] <TB2>     INFO: Expecting 2560 events.
[15:09:16.478] <TB2>     INFO: 2560 events read in total (243ms).
[15:09:16.478] <TB2>     INFO: Test took 1465ms.
[15:09:16.478] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:09:16.478] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[15:09:16.478] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[15:09:16.478] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[15:09:16.478] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[15:09:16.478] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[15:09:16.478] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 29 on ROC5
[15:09:16.478] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[15:09:16.478] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[15:09:16.478] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC8
[15:09:16.478] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[15:09:16.478] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[15:09:16.478] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC11
[15:09:16.478] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[15:09:16.478] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[15:09:16.478] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC14
[15:09:16.478] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[15:09:16.482] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:16.991] <TB2>     INFO: Expecting 655360 events.
[15:09:29.205] <TB2>     INFO: 655360 events read in total (11499ms).
[15:09:29.215] <TB2>     INFO: Expecting 655360 events.
[15:09:40.792] <TB2>     INFO: 655360 events read in total (11050ms).
[15:09:40.807] <TB2>     INFO: Expecting 655360 events.
[15:09:52.566] <TB2>     INFO: 655360 events read in total (11204ms).
[15:09:52.585] <TB2>     INFO: Expecting 655360 events.
[15:10:04.311] <TB2>     INFO: 655360 events read in total (11167ms).
[15:10:04.337] <TB2>     INFO: Expecting 655360 events.
[15:10:16.228] <TB2>     INFO: 655360 events read in total (11365ms).
[15:10:16.256] <TB2>     INFO: Expecting 655360 events.
[15:10:28.320] <TB2>     INFO: 655360 events read in total (11520ms).
[15:10:28.352] <TB2>     INFO: Expecting 655360 events.
[15:10:40.188] <TB2>     INFO: 655360 events read in total (11297ms).
[15:10:40.224] <TB2>     INFO: Expecting 655360 events.
[15:10:52.189] <TB2>     INFO: 655360 events read in total (11428ms).
[15:10:52.231] <TB2>     INFO: Expecting 655360 events.
[15:11:04.091] <TB2>     INFO: 655360 events read in total (11326ms).
[15:11:04.135] <TB2>     INFO: Expecting 655360 events.
[15:11:16.071] <TB2>     INFO: 655360 events read in total (11407ms).
[15:11:16.121] <TB2>     INFO: Expecting 655360 events.
[15:11:27.896] <TB2>     INFO: 655360 events read in total (11248ms).
[15:11:27.949] <TB2>     INFO: Expecting 655360 events.
[15:11:39.681] <TB2>     INFO: 655360 events read in total (11206ms).
[15:11:39.741] <TB2>     INFO: Expecting 655360 events.
[15:11:51.589] <TB2>     INFO: 655360 events read in total (11322ms).
[15:11:51.713] <TB2>     INFO: Expecting 655360 events.
[15:12:03.552] <TB2>     INFO: 655360 events read in total (11312ms).
[15:12:03.618] <TB2>     INFO: Expecting 655360 events.
[15:12:15.331] <TB2>     INFO: 655360 events read in total (11187ms).
[15:12:15.404] <TB2>     INFO: Expecting 655360 events.
[15:12:27.137] <TB2>     INFO: 655360 events read in total (11206ms).
[15:12:27.213] <TB2>     INFO: Test took 190731ms.
[15:12:27.307] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:27.614] <TB2>     INFO: Expecting 655360 events.
[15:12:39.468] <TB2>     INFO: 655360 events read in total (11139ms).
[15:12:39.479] <TB2>     INFO: Expecting 655360 events.
[15:12:51.158] <TB2>     INFO: 655360 events read in total (11116ms).
[15:12:51.173] <TB2>     INFO: Expecting 655360 events.
[15:13:02.824] <TB2>     INFO: 655360 events read in total (11091ms).
[15:13:02.845] <TB2>     INFO: Expecting 655360 events.
[15:13:14.499] <TB2>     INFO: 655360 events read in total (11100ms).
[15:13:14.524] <TB2>     INFO: Expecting 655360 events.
[15:13:26.179] <TB2>     INFO: 655360 events read in total (11105ms).
[15:13:26.207] <TB2>     INFO: Expecting 655360 events.
[15:13:37.879] <TB2>     INFO: 655360 events read in total (11131ms).
[15:13:37.911] <TB2>     INFO: Expecting 655360 events.
[15:13:49.544] <TB2>     INFO: 655360 events read in total (11092ms).
[15:13:49.580] <TB2>     INFO: Expecting 655360 events.
[15:14:01.226] <TB2>     INFO: 655360 events read in total (11107ms).
[15:14:01.266] <TB2>     INFO: Expecting 655360 events.
[15:14:13.020] <TB2>     INFO: 655360 events read in total (11221ms).
[15:14:13.066] <TB2>     INFO: Expecting 655360 events.
[15:14:24.721] <TB2>     INFO: 655360 events read in total (11126ms).
[15:14:24.770] <TB2>     INFO: Expecting 655360 events.
[15:14:36.482] <TB2>     INFO: 655360 events read in total (11186ms).
[15:14:36.535] <TB2>     INFO: Expecting 655360 events.
[15:14:48.118] <TB2>     INFO: 655360 events read in total (11057ms).
[15:14:48.175] <TB2>     INFO: Expecting 655360 events.
[15:14:59.800] <TB2>     INFO: 655360 events read in total (11098ms).
[15:14:59.861] <TB2>     INFO: Expecting 655360 events.
[15:15:11.576] <TB2>     INFO: 655360 events read in total (11188ms).
[15:15:11.644] <TB2>     INFO: Expecting 655360 events.
[15:15:23.341] <TB2>     INFO: 655360 events read in total (11170ms).
[15:15:23.411] <TB2>     INFO: Expecting 655360 events.
[15:15:35.080] <TB2>     INFO: 655360 events read in total (11142ms).
[15:15:35.153] <TB2>     INFO: Test took 187846ms.
[15:15:35.429] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:35.430] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:15:35.430] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:35.430] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:15:35.430] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:35.430] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:15:35.430] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:35.431] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:15:35.431] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:35.431] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:15:35.431] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:35.431] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:15:35.431] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:35.432] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:15:35.432] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:35.432] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:15:35.432] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:35.433] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:15:35.433] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:35.433] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:15:35.433] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:35.433] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:15:35.433] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:35.434] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:15:35.434] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:35.434] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:15:35.434] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:35.434] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:15:35.434] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:35.435] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:15:35.435] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:35.435] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:15:35.435] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:35.442] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:35.448] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:15:35.455] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:35.462] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:35.469] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:35.476] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:35.483] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:15:35.490] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:15:35.497] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:15:35.504] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:15:35.511] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:15:35.518] <TB2>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:15:35.525] <TB2>     INFO: safety margin for low PH: adding 7, margin is now 27
[15:15:35.532] <TB2>     INFO: safety margin for low PH: adding 8, margin is now 28
[15:15:35.539] <TB2>     INFO: safety margin for low PH: adding 9, margin is now 29
[15:15:35.546] <TB2>     INFO: safety margin for low PH: adding 10, margin is now 30
[15:15:35.552] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:35.559] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:35.566] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:35.573] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:15:35.580] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:35.587] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:35.594] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:35.601] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:35.608] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:35.615] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:15:35.622] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:15:35.629] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:15:35.636] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:15:35.643] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:15:35.650] <TB2>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:15:35.657] <TB2>     INFO: safety margin for low PH: adding 7, margin is now 27
[15:15:35.664] <TB2>     INFO: safety margin for low PH: adding 8, margin is now 28
[15:15:35.670] <TB2>     INFO: safety margin for low PH: adding 9, margin is now 29
[15:15:35.677] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:35.684] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:15:35.691] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:35.699] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:15:35.726] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C0.dat
[15:15:35.726] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C1.dat
[15:15:35.726] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C2.dat
[15:15:35.726] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C3.dat
[15:15:35.726] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C4.dat
[15:15:35.727] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C5.dat
[15:15:35.727] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C6.dat
[15:15:35.727] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C7.dat
[15:15:35.727] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C8.dat
[15:15:35.727] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C9.dat
[15:15:35.727] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C10.dat
[15:15:35.727] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C11.dat
[15:15:35.727] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C12.dat
[15:15:35.727] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C13.dat
[15:15:35.728] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C14.dat
[15:15:35.728] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C15.dat
[15:15:36.075] <TB2>     INFO: Expecting 41600 events.
[15:15:39.920] <TB2>     INFO: 41600 events read in total (3130ms).
[15:15:39.921] <TB2>     INFO: Test took 4191ms.
[15:15:40.570] <TB2>     INFO: Expecting 41600 events.
[15:15:44.412] <TB2>     INFO: 41600 events read in total (3127ms).
[15:15:44.413] <TB2>     INFO: Test took 4188ms.
[15:15:45.064] <TB2>     INFO: Expecting 41600 events.
[15:15:48.896] <TB2>     INFO: 41600 events read in total (3117ms).
[15:15:48.897] <TB2>     INFO: Test took 4180ms.
[15:15:49.198] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:49.335] <TB2>     INFO: Expecting 2560 events.
[15:15:50.294] <TB2>     INFO: 2560 events read in total (244ms).
[15:15:50.294] <TB2>     INFO: Test took 1096ms.
[15:15:50.296] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:50.803] <TB2>     INFO: Expecting 2560 events.
[15:15:51.760] <TB2>     INFO: 2560 events read in total (243ms).
[15:15:51.761] <TB2>     INFO: Test took 1465ms.
[15:15:51.763] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:52.270] <TB2>     INFO: Expecting 2560 events.
[15:15:53.228] <TB2>     INFO: 2560 events read in total (243ms).
[15:15:53.228] <TB2>     INFO: Test took 1465ms.
[15:15:53.232] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:53.737] <TB2>     INFO: Expecting 2560 events.
[15:15:54.696] <TB2>     INFO: 2560 events read in total (244ms).
[15:15:54.696] <TB2>     INFO: Test took 1464ms.
[15:15:54.698] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:55.205] <TB2>     INFO: Expecting 2560 events.
[15:15:56.161] <TB2>     INFO: 2560 events read in total (241ms).
[15:15:56.162] <TB2>     INFO: Test took 1464ms.
[15:15:56.163] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:56.671] <TB2>     INFO: Expecting 2560 events.
[15:15:57.628] <TB2>     INFO: 2560 events read in total (243ms).
[15:15:57.628] <TB2>     INFO: Test took 1465ms.
[15:15:57.630] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:58.137] <TB2>     INFO: Expecting 2560 events.
[15:15:59.094] <TB2>     INFO: 2560 events read in total (243ms).
[15:15:59.095] <TB2>     INFO: Test took 1465ms.
[15:15:59.097] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:59.603] <TB2>     INFO: Expecting 2560 events.
[15:16:00.560] <TB2>     INFO: 2560 events read in total (242ms).
[15:16:00.560] <TB2>     INFO: Test took 1463ms.
[15:16:00.562] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:01.070] <TB2>     INFO: Expecting 2560 events.
[15:16:02.027] <TB2>     INFO: 2560 events read in total (242ms).
[15:16:02.028] <TB2>     INFO: Test took 1466ms.
[15:16:02.029] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:02.535] <TB2>     INFO: Expecting 2560 events.
[15:16:03.492] <TB2>     INFO: 2560 events read in total (242ms).
[15:16:03.492] <TB2>     INFO: Test took 1463ms.
[15:16:03.496] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:03.000] <TB2>     INFO: Expecting 2560 events.
[15:16:04.958] <TB2>     INFO: 2560 events read in total (243ms).
[15:16:04.958] <TB2>     INFO: Test took 1462ms.
[15:16:04.962] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:05.467] <TB2>     INFO: Expecting 2560 events.
[15:16:06.425] <TB2>     INFO: 2560 events read in total (244ms).
[15:16:06.425] <TB2>     INFO: Test took 1463ms.
[15:16:06.429] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:06.934] <TB2>     INFO: Expecting 2560 events.
[15:16:07.891] <TB2>     INFO: 2560 events read in total (243ms).
[15:16:07.891] <TB2>     INFO: Test took 1463ms.
[15:16:07.893] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:08.400] <TB2>     INFO: Expecting 2560 events.
[15:16:09.359] <TB2>     INFO: 2560 events read in total (244ms).
[15:16:09.360] <TB2>     INFO: Test took 1467ms.
[15:16:09.362] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:09.868] <TB2>     INFO: Expecting 2560 events.
[15:16:10.827] <TB2>     INFO: 2560 events read in total (244ms).
[15:16:10.827] <TB2>     INFO: Test took 1466ms.
[15:16:10.830] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:11.336] <TB2>     INFO: Expecting 2560 events.
[15:16:12.294] <TB2>     INFO: 2560 events read in total (243ms).
[15:16:12.294] <TB2>     INFO: Test took 1465ms.
[15:16:12.298] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:12.802] <TB2>     INFO: Expecting 2560 events.
[15:16:13.761] <TB2>     INFO: 2560 events read in total (244ms).
[15:16:13.761] <TB2>     INFO: Test took 1463ms.
[15:16:13.763] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:14.270] <TB2>     INFO: Expecting 2560 events.
[15:16:15.232] <TB2>     INFO: 2560 events read in total (248ms).
[15:16:15.232] <TB2>     INFO: Test took 1469ms.
[15:16:15.234] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:15.741] <TB2>     INFO: Expecting 2560 events.
[15:16:16.699] <TB2>     INFO: 2560 events read in total (243ms).
[15:16:16.700] <TB2>     INFO: Test took 1466ms.
[15:16:16.702] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:17.208] <TB2>     INFO: Expecting 2560 events.
[15:16:18.167] <TB2>     INFO: 2560 events read in total (244ms).
[15:16:18.167] <TB2>     INFO: Test took 1466ms.
[15:16:18.169] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:18.676] <TB2>     INFO: Expecting 2560 events.
[15:16:19.635] <TB2>     INFO: 2560 events read in total (243ms).
[15:16:19.635] <TB2>     INFO: Test took 1466ms.
[15:16:19.638] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:20.144] <TB2>     INFO: Expecting 2560 events.
[15:16:21.103] <TB2>     INFO: 2560 events read in total (244ms).
[15:16:21.104] <TB2>     INFO: Test took 1466ms.
[15:16:21.106] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:21.612] <TB2>     INFO: Expecting 2560 events.
[15:16:22.570] <TB2>     INFO: 2560 events read in total (243ms).
[15:16:22.571] <TB2>     INFO: Test took 1465ms.
[15:16:22.575] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:23.082] <TB2>     INFO: Expecting 2560 events.
[15:16:24.040] <TB2>     INFO: 2560 events read in total (244ms).
[15:16:24.041] <TB2>     INFO: Test took 1467ms.
[15:16:24.042] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:24.549] <TB2>     INFO: Expecting 2560 events.
[15:16:25.507] <TB2>     INFO: 2560 events read in total (243ms).
[15:16:25.507] <TB2>     INFO: Test took 1465ms.
[15:16:25.509] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:26.016] <TB2>     INFO: Expecting 2560 events.
[15:16:26.974] <TB2>     INFO: 2560 events read in total (243ms).
[15:16:26.974] <TB2>     INFO: Test took 1465ms.
[15:16:26.976] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:27.483] <TB2>     INFO: Expecting 2560 events.
[15:16:28.441] <TB2>     INFO: 2560 events read in total (243ms).
[15:16:28.442] <TB2>     INFO: Test took 1466ms.
[15:16:28.447] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:28.950] <TB2>     INFO: Expecting 2560 events.
[15:16:29.908] <TB2>     INFO: 2560 events read in total (243ms).
[15:16:29.908] <TB2>     INFO: Test took 1462ms.
[15:16:29.910] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:30.416] <TB2>     INFO: Expecting 2560 events.
[15:16:31.374] <TB2>     INFO: 2560 events read in total (243ms).
[15:16:31.374] <TB2>     INFO: Test took 1464ms.
[15:16:31.376] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:31.883] <TB2>     INFO: Expecting 2560 events.
[15:16:32.842] <TB2>     INFO: 2560 events read in total (244ms).
[15:16:32.842] <TB2>     INFO: Test took 1466ms.
[15:16:32.845] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:33.352] <TB2>     INFO: Expecting 2560 events.
[15:16:34.309] <TB2>     INFO: 2560 events read in total (242ms).
[15:16:34.309] <TB2>     INFO: Test took 1465ms.
[15:16:34.311] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:34.818] <TB2>     INFO: Expecting 2560 events.
[15:16:35.776] <TB2>     INFO: 2560 events read in total (243ms).
[15:16:35.778] <TB2>     INFO: Test took 1467ms.
[15:16:36.803] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 477 seconds
[15:16:36.804] <TB2>     INFO: PH scale (per ROC):    71  72  65  68  74  81  77  78  69  74  66  75  78  74  67  76
[15:16:36.804] <TB2>     INFO: PH offset (per ROC):  177 176 176 187 177 176 170 184 190 186 174 180 174 176 176 189
[15:16:36.975] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:16:36.995] <TB2>     INFO: ######################################################################
[15:16:36.996] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:16:36.996] <TB2>     INFO: ######################################################################
[15:16:36.996] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:16:37.037] <TB2>     INFO: scanning low vcal = 10
[15:16:37.380] <TB2>     INFO: Expecting 41600 events.
[15:16:41.102] <TB2>     INFO: 41600 events read in total (3007ms).
[15:16:41.102] <TB2>     INFO: Test took 4065ms.
[15:16:41.104] <TB2>     INFO: scanning low vcal = 20
[15:16:41.613] <TB2>     INFO: Expecting 41600 events.
[15:16:45.327] <TB2>     INFO: 41600 events read in total (2999ms).
[15:16:45.328] <TB2>     INFO: Test took 4224ms.
[15:16:45.329] <TB2>     INFO: scanning low vcal = 30
[15:16:45.839] <TB2>     INFO: Expecting 41600 events.
[15:16:49.570] <TB2>     INFO: 41600 events read in total (3016ms).
[15:16:49.571] <TB2>     INFO: Test took 4242ms.
[15:16:49.575] <TB2>     INFO: scanning low vcal = 40
[15:16:50.074] <TB2>     INFO: Expecting 41600 events.
[15:16:54.325] <TB2>     INFO: 41600 events read in total (3536ms).
[15:16:54.326] <TB2>     INFO: Test took 4751ms.
[15:16:54.330] <TB2>     INFO: scanning low vcal = 50
[15:16:54.745] <TB2>     INFO: Expecting 41600 events.
[15:16:59.005] <TB2>     INFO: 41600 events read in total (3545ms).
[15:16:59.006] <TB2>     INFO: Test took 4676ms.
[15:16:59.009] <TB2>     INFO: scanning low vcal = 60
[15:16:59.427] <TB2>     INFO: Expecting 41600 events.
[15:17:03.687] <TB2>     INFO: 41600 events read in total (3544ms).
[15:17:03.687] <TB2>     INFO: Test took 4678ms.
[15:17:03.692] <TB2>     INFO: scanning low vcal = 70
[15:17:04.108] <TB2>     INFO: Expecting 41600 events.
[15:17:08.374] <TB2>     INFO: 41600 events read in total (3551ms).
[15:17:08.374] <TB2>     INFO: Test took 4681ms.
[15:17:08.377] <TB2>     INFO: scanning low vcal = 80
[15:17:08.794] <TB2>     INFO: Expecting 41600 events.
[15:17:13.063] <TB2>     INFO: 41600 events read in total (3555ms).
[15:17:13.064] <TB2>     INFO: Test took 4687ms.
[15:17:13.068] <TB2>     INFO: scanning low vcal = 90
[15:17:13.485] <TB2>     INFO: Expecting 41600 events.
[15:17:17.748] <TB2>     INFO: 41600 events read in total (3548ms).
[15:17:17.748] <TB2>     INFO: Test took 4680ms.
[15:17:17.753] <TB2>     INFO: scanning low vcal = 100
[15:17:18.173] <TB2>     INFO: Expecting 41600 events.
[15:17:22.569] <TB2>     INFO: 41600 events read in total (3681ms).
[15:17:22.570] <TB2>     INFO: Test took 4817ms.
[15:17:22.572] <TB2>     INFO: scanning low vcal = 110
[15:17:22.993] <TB2>     INFO: Expecting 41600 events.
[15:17:27.261] <TB2>     INFO: 41600 events read in total (3553ms).
[15:17:27.262] <TB2>     INFO: Test took 4690ms.
[15:17:27.265] <TB2>     INFO: scanning low vcal = 120
[15:17:27.683] <TB2>     INFO: Expecting 41600 events.
[15:17:31.961] <TB2>     INFO: 41600 events read in total (3563ms).
[15:17:31.962] <TB2>     INFO: Test took 4697ms.
[15:17:31.965] <TB2>     INFO: scanning low vcal = 130
[15:17:32.382] <TB2>     INFO: Expecting 41600 events.
[15:17:36.661] <TB2>     INFO: 41600 events read in total (3557ms).
[15:17:36.662] <TB2>     INFO: Test took 4697ms.
[15:17:36.665] <TB2>     INFO: scanning low vcal = 140
[15:17:37.082] <TB2>     INFO: Expecting 41600 events.
[15:17:41.361] <TB2>     INFO: 41600 events read in total (3564ms).
[15:17:41.362] <TB2>     INFO: Test took 4697ms.
[15:17:41.365] <TB2>     INFO: scanning low vcal = 150
[15:17:41.781] <TB2>     INFO: Expecting 41600 events.
[15:17:46.051] <TB2>     INFO: 41600 events read in total (3555ms).
[15:17:46.052] <TB2>     INFO: Test took 4687ms.
[15:17:46.054] <TB2>     INFO: scanning low vcal = 160
[15:17:46.471] <TB2>     INFO: Expecting 41600 events.
[15:17:50.727] <TB2>     INFO: 41600 events read in total (3541ms).
[15:17:50.728] <TB2>     INFO: Test took 4674ms.
[15:17:50.733] <TB2>     INFO: scanning low vcal = 170
[15:17:51.147] <TB2>     INFO: Expecting 41600 events.
[15:17:55.404] <TB2>     INFO: 41600 events read in total (3543ms).
[15:17:55.405] <TB2>     INFO: Test took 4672ms.
[15:17:55.409] <TB2>     INFO: scanning low vcal = 180
[15:17:55.823] <TB2>     INFO: Expecting 41600 events.
[15:18:00.091] <TB2>     INFO: 41600 events read in total (3553ms).
[15:18:00.091] <TB2>     INFO: Test took 4682ms.
[15:18:00.094] <TB2>     INFO: scanning low vcal = 190
[15:18:00.509] <TB2>     INFO: Expecting 41600 events.
[15:18:04.774] <TB2>     INFO: 41600 events read in total (3550ms).
[15:18:04.775] <TB2>     INFO: Test took 4681ms.
[15:18:04.777] <TB2>     INFO: scanning low vcal = 200
[15:18:05.196] <TB2>     INFO: Expecting 41600 events.
[15:18:09.464] <TB2>     INFO: 41600 events read in total (3553ms).
[15:18:09.465] <TB2>     INFO: Test took 4687ms.
[15:18:09.469] <TB2>     INFO: scanning low vcal = 210
[15:18:09.884] <TB2>     INFO: Expecting 41600 events.
[15:18:14.147] <TB2>     INFO: 41600 events read in total (3548ms).
[15:18:14.147] <TB2>     INFO: Test took 4678ms.
[15:18:14.150] <TB2>     INFO: scanning low vcal = 220
[15:18:14.567] <TB2>     INFO: Expecting 41600 events.
[15:18:18.841] <TB2>     INFO: 41600 events read in total (3559ms).
[15:18:18.842] <TB2>     INFO: Test took 4692ms.
[15:18:18.847] <TB2>     INFO: scanning low vcal = 230
[15:18:19.264] <TB2>     INFO: Expecting 41600 events.
[15:18:23.534] <TB2>     INFO: 41600 events read in total (3556ms).
[15:18:23.535] <TB2>     INFO: Test took 4688ms.
[15:18:23.538] <TB2>     INFO: scanning low vcal = 240
[15:18:23.957] <TB2>     INFO: Expecting 41600 events.
[15:18:28.229] <TB2>     INFO: 41600 events read in total (3557ms).
[15:18:28.230] <TB2>     INFO: Test took 4692ms.
[15:18:28.233] <TB2>     INFO: scanning low vcal = 250
[15:18:28.653] <TB2>     INFO: Expecting 41600 events.
[15:18:32.907] <TB2>     INFO: 41600 events read in total (3539ms).
[15:18:32.907] <TB2>     INFO: Test took 4674ms.
[15:18:32.912] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:18:33.327] <TB2>     INFO: Expecting 41600 events.
[15:18:37.607] <TB2>     INFO: 41600 events read in total (3565ms).
[15:18:37.608] <TB2>     INFO: Test took 4695ms.
[15:18:37.611] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:18:38.027] <TB2>     INFO: Expecting 41600 events.
[15:18:42.308] <TB2>     INFO: 41600 events read in total (3566ms).
[15:18:42.309] <TB2>     INFO: Test took 4698ms.
[15:18:42.313] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:18:42.726] <TB2>     INFO: Expecting 41600 events.
[15:18:47.006] <TB2>     INFO: 41600 events read in total (3565ms).
[15:18:47.007] <TB2>     INFO: Test took 4694ms.
[15:18:47.010] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:18:47.425] <TB2>     INFO: Expecting 41600 events.
[15:18:51.704] <TB2>     INFO: 41600 events read in total (3564ms).
[15:18:51.705] <TB2>     INFO: Test took 4695ms.
[15:18:51.708] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:18:52.125] <TB2>     INFO: Expecting 41600 events.
[15:18:56.393] <TB2>     INFO: 41600 events read in total (3553ms).
[15:18:56.394] <TB2>     INFO: Test took 4686ms.
[15:18:56.938] <TB2>     INFO: PixTestGainPedestal::measure() done 
[15:18:56.941] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:18:56.953] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:18:56.953] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:18:56.953] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:18:56.954] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:18:56.954] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:18:56.954] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:18:56.954] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:18:56.954] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:18:56.955] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:18:56.955] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:18:56.955] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:18:56.955] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:18:56.955] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:18:56.955] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:18:56.955] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:19:34.605] <TB2>     INFO: PixTestGainPedestal::fit() done
[15:19:34.606] <TB2>     INFO: non-linearity mean:  0.956 0.956 0.954 0.962 0.956 0.968 0.958 0.959 0.963 0.960 0.955 0.959 0.962 0.963 0.963 0.961
[15:19:34.606] <TB2>     INFO: non-linearity RMS:   0.006 0.005 0.006 0.005 0.006 0.004 0.005 0.006 0.005 0.006 0.007 0.006 0.005 0.005 0.006 0.005
[15:19:34.606] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:19:34.629] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:19:34.653] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:19:34.676] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:19:34.700] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:19:34.738] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:19:34.761] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:19:34.783] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:19:34.805] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:19:34.827] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:19:34.849] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:19:34.872] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:19:34.894] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:19:34.916] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:19:34.938] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:19:34.960] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-15_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:19:34.982] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[15:19:34.982] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:19:34.990] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:19:34.990] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:19:35.013] <TB2>     INFO: ######################################################################
[15:19:35.013] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:19:35.013] <TB2>     INFO: ######################################################################
[15:19:35.015] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:19:35.027] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:19:35.027] <TB2>     INFO:     run 1 of 1
[15:19:35.027] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:19:35.373] <TB2>     INFO: Expecting 3120000 events.
[15:20:26.158] <TB2>     INFO: 1296250 events read in total (50070ms).
[15:21:16.217] <TB2>     INFO: 2591850 events read in total (100129ms).
[15:21:36.828] <TB2>     INFO: 3120000 events read in total (120740ms).
[15:21:36.869] <TB2>     INFO: Test took 121843ms.
[15:21:36.940] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:21:37.069] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:21:38.463] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:21:39.972] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:21:41.457] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:21:42.890] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:21:44.327] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:21:45.863] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:21:47.388] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:21:48.955] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:21:50.473] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:21:51.964] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:21:53.372] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:21:54.884] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:21:56.286] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:21:57.781] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:21:59.252] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:22:00.743] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 348618752
[15:22:00.938] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:22:00.938] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.939, RMS = 1.26672
[15:22:00.938] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[15:22:00.001] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:22:00.001] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.087, RMS = 1.69887
[15:22:00.001] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:22:00.002] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:22:00.003] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.4067, RMS = 1.95674
[15:22:00.003] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[15:22:00.003] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:22:00.003] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.9758, RMS = 2.05875
[15:22:00.003] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[15:22:00.004] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:22:00.004] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.8861, RMS = 1.18089
[15:22:00.004] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:22:00.004] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:22:00.004] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.0489, RMS = 1.18101
[15:22:00.004] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:22:01.005] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:22:01.005] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.6735, RMS = 0.835168
[15:22:01.005] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:22:01.005] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:22:01.005] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.8574, RMS = 1.07426
[15:22:01.005] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:22:01.006] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:22:01.006] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.6959, RMS = 0.799823
[15:22:01.006] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:22:01.007] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:22:01.007] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.0576, RMS = 1.12771
[15:22:01.007] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:22:01.008] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:22:01.008] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.7115, RMS = 1.64402
[15:22:01.008] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:22:01.008] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:22:01.008] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.3074, RMS = 1.77607
[15:22:01.008] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[15:22:01.009] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:22:01.009] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.8843, RMS = 1.53409
[15:22:01.009] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[15:22:01.009] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:22:01.009] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.4503, RMS = 1.34589
[15:22:01.009] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:22:01.010] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:22:01.010] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.733, RMS = 1.98808
[15:22:01.010] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:22:01.010] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:22:01.010] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.4427, RMS = 1.98429
[15:22:01.010] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[15:22:01.011] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:22:01.011] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 92.2209, RMS = 1.57898
[15:22:01.011] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[15:22:01.012] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:22:01.012] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 92.6385, RMS = 1.66625
[15:22:01.012] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 101
[15:22:01.013] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:22:01.013] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.8397, RMS = 2.21476
[15:22:01.013] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[15:22:01.013] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:22:01.013] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.0863, RMS = 2.09164
[15:22:01.013] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[15:22:01.014] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:22:01.014] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.7094, RMS = 1.01408
[15:22:01.014] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:22:01.014] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:22:01.014] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.666, RMS = 1.218
[15:22:01.014] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:22:01.015] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:22:01.015] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.6211, RMS = 1.98419
[15:22:01.015] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:22:01.015] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:22:01.015] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.4738, RMS = 2.1965
[15:22:01.015] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[15:22:01.016] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:22:01.016] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.4467, RMS = 1.03164
[15:22:01.016] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:22:01.016] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:22:01.016] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.3979, RMS = 1.25843
[15:22:01.016] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:22:01.017] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:22:01.017] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.8458, RMS = 2.26372
[15:22:01.017] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[15:22:01.017] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:22:01.017] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.6193, RMS = 2.14373
[15:22:01.017] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[15:22:01.018] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:22:01.018] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.7402, RMS = 1.74593
[15:22:01.018] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[15:22:01.018] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:22:01.018] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.5472, RMS = 1.92459
[15:22:01.018] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[15:22:01.019] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:22:01.019] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.904, RMS = 1.92847
[15:22:01.019] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:22:01.019] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:22:01.019] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.2299, RMS = 2.12896
[15:22:01.019] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[15:22:01.022] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 146 seconds
[15:22:01.022] <TB2>     INFO: number of dead bumps (per ROC):     0    0    0    1    0    1    0    0    6    0    0    0    0    0    0    0
[15:22:01.022] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:22:01.654] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:22:01.654] <TB2>     INFO: enter test to run
[15:22:01.654] <TB2>     INFO:   test:  no parameter change
[15:22:01.660] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 393.1mA
[15:22:01.661] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 465.5mA
[15:22:01.661] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.7 C
[15:22:01.661] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:22:02.622] <TB2>    QUIET: Connection to board 141 closed.
[15:22:02.670] <TB2>     INFO: pXar: this is the end, my friend
[15:22:02.670] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
