\hypertarget{group__USART__SR__Bit__Positions}{}\doxysection{USART\+\_\+\+SR Bit Position Definitions}
\label{group__USART__SR__Bit__Positions}\index{USART\_SR Bit Position Definitions@{USART\_SR Bit Position Definitions}}


Bit position definitions for USART\+\_\+\+SR register.  


Collaboration diagram for USART\+\_\+\+SR Bit Position Definitions\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__USART__SR__Bit__Positions}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__USART__SR__Bit__Positions_gac88be3484245af8c1b271ae5c1b97a14}{USART\+\_\+\+SR\+\_\+\+PE}}~0
\item 
\#define \mbox{\hyperlink{group__USART__SR__Bit__Positions_ga9eb6fd3f820bd12e0b5a981de1894804}{USART\+\_\+\+SR\+\_\+\+FE}}~1
\item 
\#define \mbox{\hyperlink{group__USART__SR__Bit__Positions_ga08f38c950c43a4b7342473714886a2aa}{USART\+\_\+\+SR\+\_\+\+NF}}~2
\item 
\#define \mbox{\hyperlink{group__USART__SR__Bit__Positions_ga4560fc7a60df4bdf402fc7219ae7b558}{USART\+\_\+\+SR\+\_\+\+ORE}}~3
\item 
\#define \mbox{\hyperlink{group__USART__SR__Bit__Positions_ga336fa8c9965ce18c10972ac80ded611f}{USART\+\_\+\+SR\+\_\+\+IDLE}}~4
\item 
\#define \mbox{\hyperlink{group__USART__SR__Bit__Positions_gaa0c99e2bb265b3d58a91aca7a93f7836}{USART\+\_\+\+SR\+\_\+\+RXNE}}~5
\item 
\#define \mbox{\hyperlink{group__USART__SR__Bit__Positions_ga76229b05ac37a5a688e6ba45851a29f1}{USART\+\_\+\+SR\+\_\+\+TC}}~6
\item 
\#define \mbox{\hyperlink{group__USART__SR__Bit__Positions_ga65e9cddf0890113d405342f1d8b5b980}{USART\+\_\+\+SR\+\_\+\+TXE}}~7
\item 
\#define \mbox{\hyperlink{group__USART__SR__Bit__Positions_ga5b868b59576f42421226d35628c6b628}{USART\+\_\+\+SR\+\_\+\+LBD}}~8
\item 
\#define \mbox{\hyperlink{group__USART__SR__Bit__Positions_ga9250ae2793db0541e6c4bb8837424541}{USART\+\_\+\+SR\+\_\+\+CTS}}~9
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Bit position definitions for USART\+\_\+\+SR register. 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__USART__SR__Bit__Positions_ga9250ae2793db0541e6c4bb8837424541}\label{group__USART__SR__Bit__Positions_ga9250ae2793db0541e6c4bb8837424541}} 
\index{USART\_SR Bit Position Definitions@{USART\_SR Bit Position Definitions}!USART\_SR\_CTS@{USART\_SR\_CTS}}
\index{USART\_SR\_CTS@{USART\_SR\_CTS}!USART\_SR Bit Position Definitions@{USART\_SR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{USART\_SR\_CTS}{USART\_SR\_CTS}}
{\footnotesize\ttfamily \#define USART\+\_\+\+SR\+\_\+\+CTS~9}

CTS Interrupt Flag \mbox{\Hypertarget{group__USART__SR__Bit__Positions_ga9eb6fd3f820bd12e0b5a981de1894804}\label{group__USART__SR__Bit__Positions_ga9eb6fd3f820bd12e0b5a981de1894804}} 
\index{USART\_SR Bit Position Definitions@{USART\_SR Bit Position Definitions}!USART\_SR\_FE@{USART\_SR\_FE}}
\index{USART\_SR\_FE@{USART\_SR\_FE}!USART\_SR Bit Position Definitions@{USART\_SR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{USART\_SR\_FE}{USART\_SR\_FE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+SR\+\_\+\+FE~1}

Framing Error Flag \mbox{\Hypertarget{group__USART__SR__Bit__Positions_ga336fa8c9965ce18c10972ac80ded611f}\label{group__USART__SR__Bit__Positions_ga336fa8c9965ce18c10972ac80ded611f}} 
\index{USART\_SR Bit Position Definitions@{USART\_SR Bit Position Definitions}!USART\_SR\_IDLE@{USART\_SR\_IDLE}}
\index{USART\_SR\_IDLE@{USART\_SR\_IDLE}!USART\_SR Bit Position Definitions@{USART\_SR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{USART\_SR\_IDLE}{USART\_SR\_IDLE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+SR\+\_\+\+IDLE~4}

Idle Line Detected Flag \mbox{\Hypertarget{group__USART__SR__Bit__Positions_ga5b868b59576f42421226d35628c6b628}\label{group__USART__SR__Bit__Positions_ga5b868b59576f42421226d35628c6b628}} 
\index{USART\_SR Bit Position Definitions@{USART\_SR Bit Position Definitions}!USART\_SR\_LBD@{USART\_SR\_LBD}}
\index{USART\_SR\_LBD@{USART\_SR\_LBD}!USART\_SR Bit Position Definitions@{USART\_SR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{USART\_SR\_LBD}{USART\_SR\_LBD}}
{\footnotesize\ttfamily \#define USART\+\_\+\+SR\+\_\+\+LBD~8}

LIN Break Detection Flag \mbox{\Hypertarget{group__USART__SR__Bit__Positions_ga08f38c950c43a4b7342473714886a2aa}\label{group__USART__SR__Bit__Positions_ga08f38c950c43a4b7342473714886a2aa}} 
\index{USART\_SR Bit Position Definitions@{USART\_SR Bit Position Definitions}!USART\_SR\_NF@{USART\_SR\_NF}}
\index{USART\_SR\_NF@{USART\_SR\_NF}!USART\_SR Bit Position Definitions@{USART\_SR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{USART\_SR\_NF}{USART\_SR\_NF}}
{\footnotesize\ttfamily \#define USART\+\_\+\+SR\+\_\+\+NF~2}

Noise Flag \mbox{\Hypertarget{group__USART__SR__Bit__Positions_ga4560fc7a60df4bdf402fc7219ae7b558}\label{group__USART__SR__Bit__Positions_ga4560fc7a60df4bdf402fc7219ae7b558}} 
\index{USART\_SR Bit Position Definitions@{USART\_SR Bit Position Definitions}!USART\_SR\_ORE@{USART\_SR\_ORE}}
\index{USART\_SR\_ORE@{USART\_SR\_ORE}!USART\_SR Bit Position Definitions@{USART\_SR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{USART\_SR\_ORE}{USART\_SR\_ORE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+SR\+\_\+\+ORE~3}

Overrun Error Flag \mbox{\Hypertarget{group__USART__SR__Bit__Positions_gac88be3484245af8c1b271ae5c1b97a14}\label{group__USART__SR__Bit__Positions_gac88be3484245af8c1b271ae5c1b97a14}} 
\index{USART\_SR Bit Position Definitions@{USART\_SR Bit Position Definitions}!USART\_SR\_PE@{USART\_SR\_PE}}
\index{USART\_SR\_PE@{USART\_SR\_PE}!USART\_SR Bit Position Definitions@{USART\_SR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{USART\_SR\_PE}{USART\_SR\_PE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+SR\+\_\+\+PE~0}

Parity Error Flag \mbox{\Hypertarget{group__USART__SR__Bit__Positions_gaa0c99e2bb265b3d58a91aca7a93f7836}\label{group__USART__SR__Bit__Positions_gaa0c99e2bb265b3d58a91aca7a93f7836}} 
\index{USART\_SR Bit Position Definitions@{USART\_SR Bit Position Definitions}!USART\_SR\_RXNE@{USART\_SR\_RXNE}}
\index{USART\_SR\_RXNE@{USART\_SR\_RXNE}!USART\_SR Bit Position Definitions@{USART\_SR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{USART\_SR\_RXNE}{USART\_SR\_RXNE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+SR\+\_\+\+RXNE~5}

Read Data Register Not Empty Flag \mbox{\Hypertarget{group__USART__SR__Bit__Positions_ga76229b05ac37a5a688e6ba45851a29f1}\label{group__USART__SR__Bit__Positions_ga76229b05ac37a5a688e6ba45851a29f1}} 
\index{USART\_SR Bit Position Definitions@{USART\_SR Bit Position Definitions}!USART\_SR\_TC@{USART\_SR\_TC}}
\index{USART\_SR\_TC@{USART\_SR\_TC}!USART\_SR Bit Position Definitions@{USART\_SR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{USART\_SR\_TC}{USART\_SR\_TC}}
{\footnotesize\ttfamily \#define USART\+\_\+\+SR\+\_\+\+TC~6}

Transmission Complete Flag \mbox{\Hypertarget{group__USART__SR__Bit__Positions_ga65e9cddf0890113d405342f1d8b5b980}\label{group__USART__SR__Bit__Positions_ga65e9cddf0890113d405342f1d8b5b980}} 
\index{USART\_SR Bit Position Definitions@{USART\_SR Bit Position Definitions}!USART\_SR\_TXE@{USART\_SR\_TXE}}
\index{USART\_SR\_TXE@{USART\_SR\_TXE}!USART\_SR Bit Position Definitions@{USART\_SR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{USART\_SR\_TXE}{USART\_SR\_TXE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+SR\+\_\+\+TXE~7}

Transmit Data Register Empty Flag 