// Seed: 1339985865
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    output logic id_3,
    output id_4
);
  assign id_0 = (id_2 ? id_1 : id_2 + id_1);
  logic id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  input id_2;
  inout id_1;
  assign id_4 = id_2 * id_2;
  always if (1) id_4 = 1;
  logic id_5;
  logic id_6, id_7 = id_5;
  logic id_8;
endmodule
