# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 37
attribute \top 1
attribute \src "dut.sv:2.2-10.11"
module \test_sshr
  attribute \src "dut.sv:3.21-3.22"
  wire width 4 input 1 \a
  attribute \src "dut.sv:3.24-3.25"
  wire width 4 input 2 \b
  attribute \src "dut.sv:4.22-4.23"
  wire width 4 output 3 \c
  attribute \src "dut.sv:8.4-8.12"
  cell $sshr $sshr$dut.sv:8$36
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \a
    connect \B \b
    connect \Y \c
  end
end
