Execute     source -notrace -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
INFO-FLOW: Workspace C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls opened at Sun Jan 12 21:04:26 -0500 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.115 sec.
Execute   apply_ini C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(8)
Execute     add_files C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c 
INFO: [HLS 200-10] Adding design file 'C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/steve/thesis-monte-carlo/GBM/in.dat' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/GBM/in.dat' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(9)
Execute     add_files -tb C:/Users/steve/thesis-monte-carlo/GBM/in.dat 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/GBM/in.dat' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/steve/thesis-monte-carlo/GBM/out.golden.dat' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/GBM/out.golden.dat' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(10)
Execute     add_files -tb C:/Users/steve/thesis-monte-carlo/GBM/out.golden.dat 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/GBM/out.golden.dat' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/steve/thesis-monte-carlo/GBM/test_func.c' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/GBM/test_func.c' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(11)
Execute     add_files -tb C:/Users/steve/thesis-monte-carlo/GBM/test_func.c 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/GBM/test_func.c' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=GBM' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=GBM' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(7)
Execute     set_top GBM 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vitis' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1465@%s 'part=xcku5p-ffva676-3-e' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xcku5p-ffva676-3-e' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(1)
Execute     set_part xcku5p-ffva676-3-e 
Execute       create_platform xcku5p-ffva676-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcku5p-ffva676-3-e'
Command       create_platform done; 2.724 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcku5p-ffva676-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.839 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=8ns' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'clock=8ns' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(12)
Execute     create_clock -period 8ns 
Execute       ap_set_clock -name default -period 8 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=12%' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=12%' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(13)
Execute     set_clock_uncertainty 12% 
Execute       ap_set_clock -name default -uncertainty 0.96 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.96ns.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(15)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.file=/Users/steve/thesis-monte-carlo/GBM/FPGA/output.xo' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'package.output.file=/Users/steve/thesis-monte-carlo/GBM/FPGA/output.xo' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(14)
Execute     config_export -output=/Users/steve/thesis-monte-carlo/GBM/FPGA/output.xo 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=xo' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(5)
Execute     config_export -format=xo 
Command   apply_ini done; 2.876 sec.
Execute   apply_ini C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/config.cmdline 
Execute   ::AP::init_summary_file csynth 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.683 seconds; current allocated memory: 619.836 MB.
Execute       set_directive_top GBM -name=GBM 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file 'C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c as C
Execute       ap_part_info -name xcku5p-ffva676-3-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c -foptimization-record-file=C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/test_optimized.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=8 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-mingw32 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/test_optimized.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=kintexuplus_fast -device-resource-info=BRAM_960.000000_DSP_1824.000000_FF_433920.000000_LUT_216960.000000_SLICE_27120.000000_URAM_64.000000 -device-name-info=xcku5p-ffva676-3-e > C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/test_optimized.c.clang.out.log 2> C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/test_optimized.c.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/test_optimized.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=kintexuplus_fast -device-resource-info=BRAM_960.000000_DSP_1824.000000_FF_433920.000000_LUT_216960.000000_SLICE_27120.000000_URAM_64.000000 -device-name-info=xcku5p-ffva676-3-e > C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/clang.out.log 2> C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/test_optimized.pp.0.c std=gnu99 -target fpga  -directive=C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/.systemc_flag -fix-errors C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/test_optimized.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/test_optimized.pp.0.c std=gnu99 -target fpga  -directive=C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/all.directive.json -fix-errors C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/test_optimized.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/test_optimized.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/test_optimized.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/test_optimized.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/test_optimized.pp.0.c.clang-tidy.loop-label.out.log 2> C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/test_optimized.pp.0.c.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/test_optimized.pp.0.c.xilinx-dataflow-lawyer.diag.yml C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/test_optimized.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/test_optimized.pp.0.c.xilinx-dataflow-lawyer.out.log 2> C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/test_optimized.pp.0.c.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xcku5p-ffva676-3-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/test_optimized.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/test_optimized.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=8 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/test_optimized.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=kintexuplus_fast -device-resource-info=BRAM_960.000000_DSP_1824.000000_FF_433920.000000_LUT_216960.000000_SLICE_27120.000000_URAM_64.000000 -device-name-info=xcku5p-ffva676-3-e > C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/test_optimized.pp.0.c.clang.out.log 2> C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/test_optimized.pp.0.c.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.893 seconds; current allocated memory: 622.582 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/test_optimized.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/test_optimized.g.bc -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.g.ld.0.bc > C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 1.267 sec.
Execute       run_link_or_opt -opt -out C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=GBM -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=GBM -reflow-float-conversion -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.61 sec.
Execute       run_link_or_opt -out C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=GBM 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=GBM -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=GBM -mllvm -hls-db-dir -mllvm C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/../../kernel.xml -mllvm -top-io-mapping-info=C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=64 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -default-clock-period=8 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=0.96 -x ir C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=kintexuplus_fast -device-resource-info=BRAM_960.000000_DSP_1824.000000_FF_433920.000000_LUT_216960.000000_SLICE_27120.000000_URAM_64.000000 -device-name-info=xcku5p-ffva676-3-e 2> C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 53 Compile/Link C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 53 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,110 Unroll/Inline (step 1) C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,110 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,805 Unroll/Inline (step 2) C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,805 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,721 Unroll/Inline (step 3) C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,721 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,721 Unroll/Inline (step 4) C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,721 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 12,714 Array/Struct (step 1) C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 12,714 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,417 Array/Struct (step 2) C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,417 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,417 Array/Struct (step 3) C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,417 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,417 Array/Struct (step 4) C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,417 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,417 Array/Struct (step 5) C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,417 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,417 Performance (step 1) C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,417 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,317 Performance (step 2) C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,317 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,317 Performance (step 3) C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,317 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,317 Performance (step 4) C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,317 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,822 HW Transforms (step 1) C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,822 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,123 HW Transforms (step 2) C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,123 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_24_2' (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:24:22) in function 'GBM': changing partial unrolling into complete unrolling since the unrolling factor (=100) is no less than the loop trip count (=100). (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_2' (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:24:22) in function 'GBM' completely with a factor of 100 (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_17_1' (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:17:22) in function 'GBM': changing partial unrolling into complete unrolling since the unrolling factor (=100) is no less than the loop trip count (=100). (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:17:22) in function 'GBM' completely with a factor of 100 (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
INFO: [HLS 214-248] Applying array_partition to 'S': Complete partitioning on dimension 1. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
INFO: [HLS 214-248] Applying array_partition to 'random_increments': Block partitioning with factor 100 on dimension 1. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_28_3> at C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_99' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_98' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_97' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_96' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_95' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_94' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_93' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_92' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_91' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_90' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_89' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_88' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_87' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_86' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_85' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_84' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_83' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_82' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_81' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_80' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_79' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_78' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_77' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_76' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_75' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_74' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_73' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_72' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_71' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_70' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_69' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_68' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_67' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_66' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_65' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_64' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_63' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_62' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_61' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_60' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_59' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_58' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_57' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_56' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_55' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_54' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_53' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_52' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_51' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_50' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_49' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_48' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_47' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_46' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_45' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_44' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_43' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_42' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_41' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_40' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_39' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_38' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_37' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_36' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_35' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_34' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_33' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_32' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_31' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_30' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_29' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_28' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_27' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_26' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_25' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_24' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_23' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_22' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_21' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_20' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_19' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_18' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_17' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_16' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_15' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_14' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_13' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_12' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_11' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_10' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_9' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_8' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_7' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_6' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_5' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_4' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_3' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_2' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_1' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_0' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:4:0)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_5'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_7'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_8'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_9'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_10'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_11'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_12'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_13'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_14'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_15'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_16'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_17'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_18'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_19'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_20'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_21'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_22'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_23'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_24'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_25'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_26'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_27'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_28'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_29'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_30'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_31'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_32'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_33'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_34'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_35'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_36'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_37'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_38'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_39'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_40'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_41'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_42'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_43'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_44'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_45'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_46'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_47'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_48'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_49'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_50'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_51'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_52'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_53'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_54'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_55'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_56'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_57'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_58'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_59'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_60'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_61'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_62'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_63'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_64'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_65'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_66'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_67'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_68'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_69'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_70'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_71'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_72'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_73'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_74'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_75'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_76'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_77'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_78'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_79'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_80'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_81'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_82'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_83'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_84'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_85'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_86'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_87'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_88'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_89'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_90'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_91'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_92'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_93'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_94'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_95'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_96'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_97'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_98'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 64 in loop 'VITIS_LOOP_28_3'(C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19) has been inferred on bundle 'gmem_99'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/../../kernel.xml -> C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 39.38 seconds; current allocated memory: 635.938 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 636.008 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top GBM -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.g.0.bc -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 646.832 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.g.1.bc -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.179 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.g.2.prechk.bc -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 649.387 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.g.1.bc to C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.o.1.bc -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.707 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.o.1.tmp.bc -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.219 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.931 seconds; current allocated memory: 683.078 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.o.2.bc -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
Command         transform done; 1.054 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.o.3.bc -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.659 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.715 seconds; current allocated memory: 1.519 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.943 sec.
Command     elaborate done; 43.229 sec.
Execute     ap_eval exec zip -j C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.178 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'GBM' ...
Execute       ap_set_top_model GBM 
Execute       get_model_list GBM -filter all-wo-channel -topdown 
Execute       preproc_iomode -model GBM 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_399 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_398 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_397 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_396 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_395 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_394 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_393 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_392 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_391 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_390 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_389 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_388 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_387 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_386 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_385 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_384 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_383 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_382 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_381 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_380 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_379 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_378 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_377 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_376 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_375 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_374 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_373 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_372 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_371 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_370 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_369 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_368 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_367 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_366 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_365 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_364 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_363 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_362 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_361 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_360 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_359 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_358 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_357 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_356 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_355 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_354 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_353 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_352 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_351 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_350 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_349 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_348 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_347 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_346 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_345 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_344 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_343 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_342 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_341 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_340 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_339 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_338 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_337 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_336 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_335 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_334 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_333 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_332 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_331 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_330 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_329 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_328 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_327 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_326 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_325 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_324 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_323 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_322 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_321 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_320 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_319 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_318 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_317 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_316 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_315 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_314 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_313 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_312 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_311 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_310 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_39 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_38 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_37 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_36 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_35 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_34 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_33 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_32 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_31 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_28_3 
Execute       get_model_list GBM -filter all-wo-channel 
INFO-FLOW: Model list for configure: GBM_Pipeline_VITIS_LOOP_28_3 GBM_Pipeline_VITIS_LOOP_28_31 GBM_Pipeline_VITIS_LOOP_28_32 GBM_Pipeline_VITIS_LOOP_28_33 GBM_Pipeline_VITIS_LOOP_28_34 GBM_Pipeline_VITIS_LOOP_28_35 GBM_Pipeline_VITIS_LOOP_28_36 GBM_Pipeline_VITIS_LOOP_28_37 GBM_Pipeline_VITIS_LOOP_28_38 GBM_Pipeline_VITIS_LOOP_28_39 GBM_Pipeline_VITIS_LOOP_28_310 GBM_Pipeline_VITIS_LOOP_28_311 GBM_Pipeline_VITIS_LOOP_28_312 GBM_Pipeline_VITIS_LOOP_28_313 GBM_Pipeline_VITIS_LOOP_28_314 GBM_Pipeline_VITIS_LOOP_28_315 GBM_Pipeline_VITIS_LOOP_28_316 GBM_Pipeline_VITIS_LOOP_28_317 GBM_Pipeline_VITIS_LOOP_28_318 GBM_Pipeline_VITIS_LOOP_28_319 GBM_Pipeline_VITIS_LOOP_28_320 GBM_Pipeline_VITIS_LOOP_28_321 GBM_Pipeline_VITIS_LOOP_28_322 GBM_Pipeline_VITIS_LOOP_28_323 GBM_Pipeline_VITIS_LOOP_28_324 GBM_Pipeline_VITIS_LOOP_28_325 GBM_Pipeline_VITIS_LOOP_28_326 GBM_Pipeline_VITIS_LOOP_28_327 GBM_Pipeline_VITIS_LOOP_28_328 GBM_Pipeline_VITIS_LOOP_28_329 GBM_Pipeline_VITIS_LOOP_28_330 GBM_Pipeline_VITIS_LOOP_28_331 GBM_Pipeline_VITIS_LOOP_28_332 GBM_Pipeline_VITIS_LOOP_28_333 GBM_Pipeline_VITIS_LOOP_28_334 GBM_Pipeline_VITIS_LOOP_28_335 GBM_Pipeline_VITIS_LOOP_28_336 GBM_Pipeline_VITIS_LOOP_28_337 GBM_Pipeline_VITIS_LOOP_28_338 GBM_Pipeline_VITIS_LOOP_28_339 GBM_Pipeline_VITIS_LOOP_28_340 GBM_Pipeline_VITIS_LOOP_28_341 GBM_Pipeline_VITIS_LOOP_28_342 GBM_Pipeline_VITIS_LOOP_28_343 GBM_Pipeline_VITIS_LOOP_28_344 GBM_Pipeline_VITIS_LOOP_28_345 GBM_Pipeline_VITIS_LOOP_28_346 GBM_Pipeline_VITIS_LOOP_28_347 GBM_Pipeline_VITIS_LOOP_28_348 GBM_Pipeline_VITIS_LOOP_28_349 GBM_Pipeline_VITIS_LOOP_28_350 GBM_Pipeline_VITIS_LOOP_28_351 GBM_Pipeline_VITIS_LOOP_28_352 GBM_Pipeline_VITIS_LOOP_28_353 GBM_Pipeline_VITIS_LOOP_28_354 GBM_Pipeline_VITIS_LOOP_28_355 GBM_Pipeline_VITIS_LOOP_28_356 GBM_Pipeline_VITIS_LOOP_28_357 GBM_Pipeline_VITIS_LOOP_28_358 GBM_Pipeline_VITIS_LOOP_28_359 GBM_Pipeline_VITIS_LOOP_28_360 GBM_Pipeline_VITIS_LOOP_28_361 GBM_Pipeline_VITIS_LOOP_28_362 GBM_Pipeline_VITIS_LOOP_28_363 GBM_Pipeline_VITIS_LOOP_28_364 GBM_Pipeline_VITIS_LOOP_28_365 GBM_Pipeline_VITIS_LOOP_28_366 GBM_Pipeline_VITIS_LOOP_28_367 GBM_Pipeline_VITIS_LOOP_28_368 GBM_Pipeline_VITIS_LOOP_28_369 GBM_Pipeline_VITIS_LOOP_28_370 GBM_Pipeline_VITIS_LOOP_28_371 GBM_Pipeline_VITIS_LOOP_28_372 GBM_Pipeline_VITIS_LOOP_28_373 GBM_Pipeline_VITIS_LOOP_28_374 GBM_Pipeline_VITIS_LOOP_28_375 GBM_Pipeline_VITIS_LOOP_28_376 GBM_Pipeline_VITIS_LOOP_28_377 GBM_Pipeline_VITIS_LOOP_28_378 GBM_Pipeline_VITIS_LOOP_28_379 GBM_Pipeline_VITIS_LOOP_28_380 GBM_Pipeline_VITIS_LOOP_28_381 GBM_Pipeline_VITIS_LOOP_28_382 GBM_Pipeline_VITIS_LOOP_28_383 GBM_Pipeline_VITIS_LOOP_28_384 GBM_Pipeline_VITIS_LOOP_28_385 GBM_Pipeline_VITIS_LOOP_28_386 GBM_Pipeline_VITIS_LOOP_28_387 GBM_Pipeline_VITIS_LOOP_28_388 GBM_Pipeline_VITIS_LOOP_28_389 GBM_Pipeline_VITIS_LOOP_28_390 GBM_Pipeline_VITIS_LOOP_28_391 GBM_Pipeline_VITIS_LOOP_28_392 GBM_Pipeline_VITIS_LOOP_28_393 GBM_Pipeline_VITIS_LOOP_28_394 GBM_Pipeline_VITIS_LOOP_28_395 GBM_Pipeline_VITIS_LOOP_28_396 GBM_Pipeline_VITIS_LOOP_28_397 GBM_Pipeline_VITIS_LOOP_28_398 GBM_Pipeline_VITIS_LOOP_28_399 GBM
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_3 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_3 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_3 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_31 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_31 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_31 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_32 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_32 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_32 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_33 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_33 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_33 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_34 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_34 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_34 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_35 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_35 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_35 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_36 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_36 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_36 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_37 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_37 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_37 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_38 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_38 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_38 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_39 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_39 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_39 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_310 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_310 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_310 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_311 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_311 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_311 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_312 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_312 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_312 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_313 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_313 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_313 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_314 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_314 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_314 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_315 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_315 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_315 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_316 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_316 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_316 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_317 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_317 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_317 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_318 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_318 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_318 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_319 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_319 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_319 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_320 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_320 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_320 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_321 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_321 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_321 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_322 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_322 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_322 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_323 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_323 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_323 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_324 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_324 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_324 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_325 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_325 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_325 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_326 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_326 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_326 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_327 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_327 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_327 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_328 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_328 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_328 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_329 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_329 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_329 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_330 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_330 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_330 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_331 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_331 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_331 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_332 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_332 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_332 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_333 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_333 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_333 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_334 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_334 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_334 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_335 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_335 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_335 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_336 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_336 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_336 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_337 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_337 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_337 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_338 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_338 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_338 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_339 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_339 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_339 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_340 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_340 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_340 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_341 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_341 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_341 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_342 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_342 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_342 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_343 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_343 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_343 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_344 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_344 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_344 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_345 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_345 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_345 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_346 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_346 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_346 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_347 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_347 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_347 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_348 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_348 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_348 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_349 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_349 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_349 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_350 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_350 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_350 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_351 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_351 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_351 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_352 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_352 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_352 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_353 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_353 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_353 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_354 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_354 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_354 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_355 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_355 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_355 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_356 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_356 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_356 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_357 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_357 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_357 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_358 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_358 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_358 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_359 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_359 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_359 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_360 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_360 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_360 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_361 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_361 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_361 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_362 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_362 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_362 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_363 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_363 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_363 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_364 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_364 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_364 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_365 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_365 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_365 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_366 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_366 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_366 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_367 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_367 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_367 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_368 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_368 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_368 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_369 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_369 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_369 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_370 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_370 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_370 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_371 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_371 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_371 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_372 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_372 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_372 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_373 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_373 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_373 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_374 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_374 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_374 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_375 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_375 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_375 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_376 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_376 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_376 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_377 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_377 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_377 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_378 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_378 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_378 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_379 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_379 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_379 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_380 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_380 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_380 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_381 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_381 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_381 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_382 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_382 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_382 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_383 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_383 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_383 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_384 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_384 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_384 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_385 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_385 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_385 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_386 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_386 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_386 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_387 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_387 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_387 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_388 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_388 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_388 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_389 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_389 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_389 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_390 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_390 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_390 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_391 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_391 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_391 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_392 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_392 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_392 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_393 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_393 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_393 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_394 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_394 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_394 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_395 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_395 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_395 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_396 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_396 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_396 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_397 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_397 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_397 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_398 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_398 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_398 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_28_399 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_399 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_28_399 
INFO-FLOW: Configuring Module : GBM ...
Execute       set_default_model GBM 
Execute       apply_spec_resource_limit GBM 
INFO-FLOW: Model list for preprocess: GBM_Pipeline_VITIS_LOOP_28_3 GBM_Pipeline_VITIS_LOOP_28_31 GBM_Pipeline_VITIS_LOOP_28_32 GBM_Pipeline_VITIS_LOOP_28_33 GBM_Pipeline_VITIS_LOOP_28_34 GBM_Pipeline_VITIS_LOOP_28_35 GBM_Pipeline_VITIS_LOOP_28_36 GBM_Pipeline_VITIS_LOOP_28_37 GBM_Pipeline_VITIS_LOOP_28_38 GBM_Pipeline_VITIS_LOOP_28_39 GBM_Pipeline_VITIS_LOOP_28_310 GBM_Pipeline_VITIS_LOOP_28_311 GBM_Pipeline_VITIS_LOOP_28_312 GBM_Pipeline_VITIS_LOOP_28_313 GBM_Pipeline_VITIS_LOOP_28_314 GBM_Pipeline_VITIS_LOOP_28_315 GBM_Pipeline_VITIS_LOOP_28_316 GBM_Pipeline_VITIS_LOOP_28_317 GBM_Pipeline_VITIS_LOOP_28_318 GBM_Pipeline_VITIS_LOOP_28_319 GBM_Pipeline_VITIS_LOOP_28_320 GBM_Pipeline_VITIS_LOOP_28_321 GBM_Pipeline_VITIS_LOOP_28_322 GBM_Pipeline_VITIS_LOOP_28_323 GBM_Pipeline_VITIS_LOOP_28_324 GBM_Pipeline_VITIS_LOOP_28_325 GBM_Pipeline_VITIS_LOOP_28_326 GBM_Pipeline_VITIS_LOOP_28_327 GBM_Pipeline_VITIS_LOOP_28_328 GBM_Pipeline_VITIS_LOOP_28_329 GBM_Pipeline_VITIS_LOOP_28_330 GBM_Pipeline_VITIS_LOOP_28_331 GBM_Pipeline_VITIS_LOOP_28_332 GBM_Pipeline_VITIS_LOOP_28_333 GBM_Pipeline_VITIS_LOOP_28_334 GBM_Pipeline_VITIS_LOOP_28_335 GBM_Pipeline_VITIS_LOOP_28_336 GBM_Pipeline_VITIS_LOOP_28_337 GBM_Pipeline_VITIS_LOOP_28_338 GBM_Pipeline_VITIS_LOOP_28_339 GBM_Pipeline_VITIS_LOOP_28_340 GBM_Pipeline_VITIS_LOOP_28_341 GBM_Pipeline_VITIS_LOOP_28_342 GBM_Pipeline_VITIS_LOOP_28_343 GBM_Pipeline_VITIS_LOOP_28_344 GBM_Pipeline_VITIS_LOOP_28_345 GBM_Pipeline_VITIS_LOOP_28_346 GBM_Pipeline_VITIS_LOOP_28_347 GBM_Pipeline_VITIS_LOOP_28_348 GBM_Pipeline_VITIS_LOOP_28_349 GBM_Pipeline_VITIS_LOOP_28_350 GBM_Pipeline_VITIS_LOOP_28_351 GBM_Pipeline_VITIS_LOOP_28_352 GBM_Pipeline_VITIS_LOOP_28_353 GBM_Pipeline_VITIS_LOOP_28_354 GBM_Pipeline_VITIS_LOOP_28_355 GBM_Pipeline_VITIS_LOOP_28_356 GBM_Pipeline_VITIS_LOOP_28_357 GBM_Pipeline_VITIS_LOOP_28_358 GBM_Pipeline_VITIS_LOOP_28_359 GBM_Pipeline_VITIS_LOOP_28_360 GBM_Pipeline_VITIS_LOOP_28_361 GBM_Pipeline_VITIS_LOOP_28_362 GBM_Pipeline_VITIS_LOOP_28_363 GBM_Pipeline_VITIS_LOOP_28_364 GBM_Pipeline_VITIS_LOOP_28_365 GBM_Pipeline_VITIS_LOOP_28_366 GBM_Pipeline_VITIS_LOOP_28_367 GBM_Pipeline_VITIS_LOOP_28_368 GBM_Pipeline_VITIS_LOOP_28_369 GBM_Pipeline_VITIS_LOOP_28_370 GBM_Pipeline_VITIS_LOOP_28_371 GBM_Pipeline_VITIS_LOOP_28_372 GBM_Pipeline_VITIS_LOOP_28_373 GBM_Pipeline_VITIS_LOOP_28_374 GBM_Pipeline_VITIS_LOOP_28_375 GBM_Pipeline_VITIS_LOOP_28_376 GBM_Pipeline_VITIS_LOOP_28_377 GBM_Pipeline_VITIS_LOOP_28_378 GBM_Pipeline_VITIS_LOOP_28_379 GBM_Pipeline_VITIS_LOOP_28_380 GBM_Pipeline_VITIS_LOOP_28_381 GBM_Pipeline_VITIS_LOOP_28_382 GBM_Pipeline_VITIS_LOOP_28_383 GBM_Pipeline_VITIS_LOOP_28_384 GBM_Pipeline_VITIS_LOOP_28_385 GBM_Pipeline_VITIS_LOOP_28_386 GBM_Pipeline_VITIS_LOOP_28_387 GBM_Pipeline_VITIS_LOOP_28_388 GBM_Pipeline_VITIS_LOOP_28_389 GBM_Pipeline_VITIS_LOOP_28_390 GBM_Pipeline_VITIS_LOOP_28_391 GBM_Pipeline_VITIS_LOOP_28_392 GBM_Pipeline_VITIS_LOOP_28_393 GBM_Pipeline_VITIS_LOOP_28_394 GBM_Pipeline_VITIS_LOOP_28_395 GBM_Pipeline_VITIS_LOOP_28_396 GBM_Pipeline_VITIS_LOOP_28_397 GBM_Pipeline_VITIS_LOOP_28_398 GBM_Pipeline_VITIS_LOOP_28_399 GBM
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_3 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_3 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_3 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_3 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_31 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_31 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_31 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_31 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_32 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_32 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_32 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_32 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_33 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_33 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_33 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_33 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_34 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_34 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_34 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_34 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_35 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_35 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_35 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_35 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_36 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_36 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_36 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_36 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_37 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_37 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_37 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_37 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_38 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_38 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_38 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_38 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_39 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_39 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_39 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_39 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_310 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_310 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_310 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_310 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_311 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_311 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_311 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_311 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_312 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_312 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_312 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_312 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_313 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_313 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_313 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_313 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_314 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_314 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_314 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_314 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_315 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_315 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_315 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_315 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_316 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_316 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_316 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_316 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_317 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_317 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_317 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_317 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_318 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_318 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_318 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_318 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_319 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_319 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_319 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_319 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_320 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_320 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_320 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_320 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_321 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_321 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_321 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_321 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_322 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_322 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_322 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_322 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_323 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_323 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_323 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_323 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_324 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_324 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_324 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_324 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_325 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_325 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_325 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_325 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_326 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_326 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_326 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_326 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_327 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_327 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_327 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_327 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_328 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_328 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_328 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_328 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_329 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_329 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_329 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_329 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_330 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_330 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_330 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_330 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_331 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_331 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_331 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_331 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_332 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_332 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_332 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_332 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_333 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_333 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_333 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_333 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_334 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_334 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_334 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_334 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_335 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_335 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_335 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_335 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_336 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_336 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_336 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_336 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_337 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_337 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_337 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_337 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_338 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_338 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_338 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_338 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_339 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_339 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_339 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_339 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_340 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_340 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_340 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_340 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_341 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_341 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_341 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_341 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_342 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_342 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_342 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_342 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_343 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_343 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_343 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_343 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_344 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_344 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_344 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_344 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_345 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_345 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_345 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_345 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_346 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_346 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_346 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_346 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_347 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_347 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_347 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_347 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_348 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_348 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_348 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_348 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_349 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_349 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_349 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_349 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_350 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_350 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_350 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_350 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_351 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_351 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_351 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_351 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_352 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_352 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_352 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_352 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_353 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_353 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_353 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_353 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_354 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_354 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_354 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_354 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_355 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_355 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_355 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_355 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_356 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_356 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_356 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_356 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_357 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_357 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_357 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_357 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_358 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_358 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_358 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_358 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_359 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_359 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_359 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_359 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_360 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_360 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_360 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_360 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_361 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_361 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_361 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_361 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_362 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_362 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_362 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_362 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_363 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_363 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_363 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_363 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_364 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_364 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_364 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_364 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_365 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_365 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_365 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_365 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_366 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_366 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_366 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_366 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_367 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_367 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_367 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_367 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_368 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_368 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_368 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_368 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_369 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_369 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_369 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_369 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_370 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_370 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_370 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_370 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_371 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_371 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_371 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_371 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_372 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_372 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_372 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_372 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_373 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_373 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_373 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_373 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_374 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_374 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_374 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_374 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_375 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_375 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_375 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_375 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_376 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_376 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_376 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_376 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_377 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_377 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_377 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_377 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_378 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_378 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_378 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_378 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_379 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_379 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_379 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_379 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_380 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_380 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_380 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_380 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_381 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_381 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_381 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_381 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_382 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_382 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_382 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_382 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_383 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_383 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_383 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_383 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_384 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_384 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_384 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_384 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_385 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_385 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_385 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_385 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_386 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_386 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_386 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_386 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_387 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_387 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_387 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_387 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_388 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_388 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_388 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_388 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_389 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_389 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_389 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_389 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_390 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_390 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_390 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_390 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_391 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_391 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_391 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_391 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_392 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_392 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_392 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_392 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_393 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_393 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_393 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_393 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_394 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_394 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_394 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_394 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_395 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_395 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_395 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_395 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_396 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_396 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_396 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_396 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_397 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_397 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_397 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_397 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_398 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_398 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_398 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_398 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_28_399 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_399 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_28_399 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_399 
INFO-FLOW: Preprocessing Module: GBM ...
Execute       set_default_model GBM 
Execute       cdfg_preprocess -model GBM 
Command       cdfg_preprocess done; 2.269 sec.
Execute       rtl_gen_preprocess GBM 
INFO-FLOW: Model list for synthesis: GBM_Pipeline_VITIS_LOOP_28_3 GBM_Pipeline_VITIS_LOOP_28_31 GBM_Pipeline_VITIS_LOOP_28_32 GBM_Pipeline_VITIS_LOOP_28_33 GBM_Pipeline_VITIS_LOOP_28_34 GBM_Pipeline_VITIS_LOOP_28_35 GBM_Pipeline_VITIS_LOOP_28_36 GBM_Pipeline_VITIS_LOOP_28_37 GBM_Pipeline_VITIS_LOOP_28_38 GBM_Pipeline_VITIS_LOOP_28_39 GBM_Pipeline_VITIS_LOOP_28_310 GBM_Pipeline_VITIS_LOOP_28_311 GBM_Pipeline_VITIS_LOOP_28_312 GBM_Pipeline_VITIS_LOOP_28_313 GBM_Pipeline_VITIS_LOOP_28_314 GBM_Pipeline_VITIS_LOOP_28_315 GBM_Pipeline_VITIS_LOOP_28_316 GBM_Pipeline_VITIS_LOOP_28_317 GBM_Pipeline_VITIS_LOOP_28_318 GBM_Pipeline_VITIS_LOOP_28_319 GBM_Pipeline_VITIS_LOOP_28_320 GBM_Pipeline_VITIS_LOOP_28_321 GBM_Pipeline_VITIS_LOOP_28_322 GBM_Pipeline_VITIS_LOOP_28_323 GBM_Pipeline_VITIS_LOOP_28_324 GBM_Pipeline_VITIS_LOOP_28_325 GBM_Pipeline_VITIS_LOOP_28_326 GBM_Pipeline_VITIS_LOOP_28_327 GBM_Pipeline_VITIS_LOOP_28_328 GBM_Pipeline_VITIS_LOOP_28_329 GBM_Pipeline_VITIS_LOOP_28_330 GBM_Pipeline_VITIS_LOOP_28_331 GBM_Pipeline_VITIS_LOOP_28_332 GBM_Pipeline_VITIS_LOOP_28_333 GBM_Pipeline_VITIS_LOOP_28_334 GBM_Pipeline_VITIS_LOOP_28_335 GBM_Pipeline_VITIS_LOOP_28_336 GBM_Pipeline_VITIS_LOOP_28_337 GBM_Pipeline_VITIS_LOOP_28_338 GBM_Pipeline_VITIS_LOOP_28_339 GBM_Pipeline_VITIS_LOOP_28_340 GBM_Pipeline_VITIS_LOOP_28_341 GBM_Pipeline_VITIS_LOOP_28_342 GBM_Pipeline_VITIS_LOOP_28_343 GBM_Pipeline_VITIS_LOOP_28_344 GBM_Pipeline_VITIS_LOOP_28_345 GBM_Pipeline_VITIS_LOOP_28_346 GBM_Pipeline_VITIS_LOOP_28_347 GBM_Pipeline_VITIS_LOOP_28_348 GBM_Pipeline_VITIS_LOOP_28_349 GBM_Pipeline_VITIS_LOOP_28_350 GBM_Pipeline_VITIS_LOOP_28_351 GBM_Pipeline_VITIS_LOOP_28_352 GBM_Pipeline_VITIS_LOOP_28_353 GBM_Pipeline_VITIS_LOOP_28_354 GBM_Pipeline_VITIS_LOOP_28_355 GBM_Pipeline_VITIS_LOOP_28_356 GBM_Pipeline_VITIS_LOOP_28_357 GBM_Pipeline_VITIS_LOOP_28_358 GBM_Pipeline_VITIS_LOOP_28_359 GBM_Pipeline_VITIS_LOOP_28_360 GBM_Pipeline_VITIS_LOOP_28_361 GBM_Pipeline_VITIS_LOOP_28_362 GBM_Pipeline_VITIS_LOOP_28_363 GBM_Pipeline_VITIS_LOOP_28_364 GBM_Pipeline_VITIS_LOOP_28_365 GBM_Pipeline_VITIS_LOOP_28_366 GBM_Pipeline_VITIS_LOOP_28_367 GBM_Pipeline_VITIS_LOOP_28_368 GBM_Pipeline_VITIS_LOOP_28_369 GBM_Pipeline_VITIS_LOOP_28_370 GBM_Pipeline_VITIS_LOOP_28_371 GBM_Pipeline_VITIS_LOOP_28_372 GBM_Pipeline_VITIS_LOOP_28_373 GBM_Pipeline_VITIS_LOOP_28_374 GBM_Pipeline_VITIS_LOOP_28_375 GBM_Pipeline_VITIS_LOOP_28_376 GBM_Pipeline_VITIS_LOOP_28_377 GBM_Pipeline_VITIS_LOOP_28_378 GBM_Pipeline_VITIS_LOOP_28_379 GBM_Pipeline_VITIS_LOOP_28_380 GBM_Pipeline_VITIS_LOOP_28_381 GBM_Pipeline_VITIS_LOOP_28_382 GBM_Pipeline_VITIS_LOOP_28_383 GBM_Pipeline_VITIS_LOOP_28_384 GBM_Pipeline_VITIS_LOOP_28_385 GBM_Pipeline_VITIS_LOOP_28_386 GBM_Pipeline_VITIS_LOOP_28_387 GBM_Pipeline_VITIS_LOOP_28_388 GBM_Pipeline_VITIS_LOOP_28_389 GBM_Pipeline_VITIS_LOOP_28_390 GBM_Pipeline_VITIS_LOOP_28_391 GBM_Pipeline_VITIS_LOOP_28_392 GBM_Pipeline_VITIS_LOOP_28_393 GBM_Pipeline_VITIS_LOOP_28_394 GBM_Pipeline_VITIS_LOOP_28_395 GBM_Pipeline_VITIS_LOOP_28_396 GBM_Pipeline_VITIS_LOOP_28_397 GBM_Pipeline_VITIS_LOOP_28_398 GBM_Pipeline_VITIS_LOOP_28_399 GBM
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_3 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_3' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul3', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204' and 'load' operation 64 bit ('mul204_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_3' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul3', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204' and 'load' operation 64 bit ('mul204_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_3' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul3', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204' and 'load' operation 64 bit ('mul204_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.672 seconds; current allocated memory: 1.524 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_3.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_3.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_3.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_3 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 1.525 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_3.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_3.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_31 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_31 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_31' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_1_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_1', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_1' and 'load' operation 64 bit ('mul204_1_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_1'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_31' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_1_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_1', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_1' and 'load' operation 64 bit ('mul204_1_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_1'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_31' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_1_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_1', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_1' and 'load' operation 64 bit ('mul204_1_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.249 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.281 seconds; current allocated memory: 1.526 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_31.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_31.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_31.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_31 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_31 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 1.526 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_31.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_31.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_31.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_32 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_32 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_32' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_2_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_2', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_2' and 'load' operation 64 bit ('mul204_2_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_2'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_32' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_2_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_2', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_2' and 'load' operation 64 bit ('mul204_2_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_2'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_32' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_2_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_2', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_2' and 'load' operation 64 bit ('mul204_2_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.934 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.963 seconds; current allocated memory: 1.526 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_32.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_32.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_32.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_32 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_32 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 1.526 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_32.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_32.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_32.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_33 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_33 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_33' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_3_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_3', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_3' and 'load' operation 64 bit ('mul204_3_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_33' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_3_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_3', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_3' and 'load' operation 64 bit ('mul204_3_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_33' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_3_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_3', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_3' and 'load' operation 64 bit ('mul204_3_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.526 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_33.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_33.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_33.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_33 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_33 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.526 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_33.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_33.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_33.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_34 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_34 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_34' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_4_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_4', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_4' and 'load' operation 64 bit ('mul204_4_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_4'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_34' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_4_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_4', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_4' and 'load' operation 64 bit ('mul204_4_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_4'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_34' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_4_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_4', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_4' and 'load' operation 64 bit ('mul204_4_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.883 seconds; current allocated memory: 1.527 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_34.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_34.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_34.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_34 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_34 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.527 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_34.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_34.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_34.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_35 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_35 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_35' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_5_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_5', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_5' and 'load' operation 64 bit ('mul204_5_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_5'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_35' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_5_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_5', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_5' and 'load' operation 64 bit ('mul204_5_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_5'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_35' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_5_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_5', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_5' and 'load' operation 64 bit ('mul204_5_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.922 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.954 seconds; current allocated memory: 1.527 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_35.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_35.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_35.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_35 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_35 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.527 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_35.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_35.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_35.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_36 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_36 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_36' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_6_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_6', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_6' and 'load' operation 64 bit ('mul204_6_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_6'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_36' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_6_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_6', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_6' and 'load' operation 64 bit ('mul204_6_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_6'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_36' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_6_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_6', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_6' and 'load' operation 64 bit ('mul204_6_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.92 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.952 seconds; current allocated memory: 1.528 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_36.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_36.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_36.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_36 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_36 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.528 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_36.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_36.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_36.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_37 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_37 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_37' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_7_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_7', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_7' and 'load' operation 64 bit ('mul204_7_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_7'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_37' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_7_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_7', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_7' and 'load' operation 64 bit ('mul204_7_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_7'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_37' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_7_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_7', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_7' and 'load' operation 64 bit ('mul204_7_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.528 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_37.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_37.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_37.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_37 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_37 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 1.528 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_37.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_37.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_37.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_38 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_38 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_38' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_8_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_8', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_8' and 'load' operation 64 bit ('mul204_8_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_8'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_38' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_8_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_8', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_8' and 'load' operation 64 bit ('mul204_8_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_8'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_38' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_8_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_8', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_8' and 'load' operation 64 bit ('mul204_8_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.87 seconds; current allocated memory: 1.529 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_38.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_38.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_38.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_38 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_38 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 1.529 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_38.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_38.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_38.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_39 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_39 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_39' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_9_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_9', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_9' and 'load' operation 64 bit ('mul204_9_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_9'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_39' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_9_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_9', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_9' and 'load' operation 64 bit ('mul204_9_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_9'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_39' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_9_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_9', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_9' and 'load' operation 64 bit ('mul204_9_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.902 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.936 seconds; current allocated memory: 1.529 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_39.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_39.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_39.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_39 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_39 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.529 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_39.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_39.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_39.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_310' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_310 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_310 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_310' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_10_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_10' and 'load' operation 64 bit ('mul204_10_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_10'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_310' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_10_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_10' and 'load' operation 64 bit ('mul204_10_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_10'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_310' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_10_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_10' and 'load' operation 64 bit ('mul204_10_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.907 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.944 seconds; current allocated memory: 1.530 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_310.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_310.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_310.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_310 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_310 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 1.530 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_310.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_310.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_310.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_311' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_311 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_311 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_311' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_11_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_11' and 'load' operation 64 bit ('mul204_11_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_11'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_311' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_11_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_11' and 'load' operation 64 bit ('mul204_11_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_11'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_311' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_11_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_11' and 'load' operation 64 bit ('mul204_11_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.530 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_311.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_311.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_311.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_311 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_311 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.530 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_311.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_311.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_311.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_312' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_312 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_312 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_312' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_12_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_12' and 'load' operation 64 bit ('mul204_12_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_12'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_312' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_12_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_12' and 'load' operation 64 bit ('mul204_12_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_12'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_312' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_12_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_12' and 'load' operation 64 bit ('mul204_12_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.882 seconds; current allocated memory: 1.530 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_312.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_312.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_312.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_312 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_312 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.531 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_312.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_312.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_312.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_313' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_313 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_313 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_313' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_13_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_13' and 'load' operation 64 bit ('mul204_13_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_13'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_313' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_13_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_13' and 'load' operation 64 bit ('mul204_13_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_13'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_313' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_13_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_13' and 'load' operation 64 bit ('mul204_13_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.889 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.924 seconds; current allocated memory: 1.531 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_313.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_313.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_313.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_313 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_313 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.532 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_313.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_313.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_313.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_314' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_314 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_314 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_314' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_14_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_14' and 'load' operation 64 bit ('mul204_14_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_14'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_314' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_14_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_14' and 'load' operation 64 bit ('mul204_14_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_14'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_314' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_14_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_14' and 'load' operation 64 bit ('mul204_14_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.904 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.941 seconds; current allocated memory: 1.532 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_314.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_314.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_314.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_314 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_314 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 1.532 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_314.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_314.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_314.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_315' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_315 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_315 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_315' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_15_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_15' and 'load' operation 64 bit ('mul204_15_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_15'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_315' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_15_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_15' and 'load' operation 64 bit ('mul204_15_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_15'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_315' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_15_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_15' and 'load' operation 64 bit ('mul204_15_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.532 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_315.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_315.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_315.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_315 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_315 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.532 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_315.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_315.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_315.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_316' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_316 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_316 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_316' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_16_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_16' and 'load' operation 64 bit ('mul204_16_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_16'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_316' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_16_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_16' and 'load' operation 64 bit ('mul204_16_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_16'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_316' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_16_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_16' and 'load' operation 64 bit ('mul204_16_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_16'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.854 seconds; current allocated memory: 1.532 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_316.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_316.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_316.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_316 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_316 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.532 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_316.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_316.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_316.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_317' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_317 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_317 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_317' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_17_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_17' and 'load' operation 64 bit ('mul204_17_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_17'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_317' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_17_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_17' and 'load' operation 64 bit ('mul204_17_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_17'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_317' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_17_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_17' and 'load' operation 64 bit ('mul204_17_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.894 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.929 seconds; current allocated memory: 1.533 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_317.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_317.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_317.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_317 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_317 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.533 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_317.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_317.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_317.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_318' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_318 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_318 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_318' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_18_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_18' and 'load' operation 64 bit ('mul204_18_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_18'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_318' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_18_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_18' and 'load' operation 64 bit ('mul204_18_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_18'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_318' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_18_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_18' and 'load' operation 64 bit ('mul204_18_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.902 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.938 seconds; current allocated memory: 1.533 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_318.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_318.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_318.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_318 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_318 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.534 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_318.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_318.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_318.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_319' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_319 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_319 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_319' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_19_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_19' and 'load' operation 64 bit ('mul204_19_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_19'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_319' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_19_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_19' and 'load' operation 64 bit ('mul204_19_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_19'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_319' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_19_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_19' and 'load' operation 64 bit ('mul204_19_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_19'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.534 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_319.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_319.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_319.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_319 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_319 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.534 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_319.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_319.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_319.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_320' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_320 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_320 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_320' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_20_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_20' and 'load' operation 64 bit ('mul204_20_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_20'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_320' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_20_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_20' and 'load' operation 64 bit ('mul204_20_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_20'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_320' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_20_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_20' and 'load' operation 64 bit ('mul204_20_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_20'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.859 seconds; current allocated memory: 1.535 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_320.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_320.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_320.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_320 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_320 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 1.535 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_320.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_320.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_320.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_321' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_321 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_321 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_321' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_21_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_21' and 'load' operation 64 bit ('mul204_21_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_21'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_321' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_21_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_21' and 'load' operation 64 bit ('mul204_21_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_21'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_321' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_21_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_21' and 'load' operation 64 bit ('mul204_21_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_21'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.877 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.921 seconds; current allocated memory: 1.535 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_321.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_321.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_321.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_321 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_321 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 1.535 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_321.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_321.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_321.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_322' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_322 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_322 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_322' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_22_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_22' and 'load' operation 64 bit ('mul204_22_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_22'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_322' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_22_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_22' and 'load' operation 64 bit ('mul204_22_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_22'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_322' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_22_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_22' and 'load' operation 64 bit ('mul204_22_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_22'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.901 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.939 seconds; current allocated memory: 1.536 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_322.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_322.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_322.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_322 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_322 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.536 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_322.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_322.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_322.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_323' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_323 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_323 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_323' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_23_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_23' and 'load' operation 64 bit ('mul204_23_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_23'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_323' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_23_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_23' and 'load' operation 64 bit ('mul204_23_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_23'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_323' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_23_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_23' and 'load' operation 64 bit ('mul204_23_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_23'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.536 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_323.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_323.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_323.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_323 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_323 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.536 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_323.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_323.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_323.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_324' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_324 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_324 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_324' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_24_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_24' and 'load' operation 64 bit ('mul204_24_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_24'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_324' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_24_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_24' and 'load' operation 64 bit ('mul204_24_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_24'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_324' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_24_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_24' and 'load' operation 64 bit ('mul204_24_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.849 seconds; current allocated memory: 1.537 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_324.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_324.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_324.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_324 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_324 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 1.537 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_324.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_324.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_324.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_325' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_325 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_325 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_325' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_25_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_25' and 'load' operation 64 bit ('mul204_25_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_25'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_325' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_25_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_25' and 'load' operation 64 bit ('mul204_25_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_25'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_325' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_25_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_25' and 'load' operation 64 bit ('mul204_25_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_25'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.869 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.911 seconds; current allocated memory: 1.537 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_325.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_325.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_325.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_325 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_325 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.537 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_325.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_325.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_325.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_326' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_326 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_326 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_326' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_26_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_26' and 'load' operation 64 bit ('mul204_26_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_26'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_326' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_26_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_26' and 'load' operation 64 bit ('mul204_26_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_26'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_326' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_26_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_26' and 'load' operation 64 bit ('mul204_26_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_26'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.903 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.942 seconds; current allocated memory: 1.538 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_326.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_326.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_326.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_326 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_326 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.538 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_326.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_326.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_326.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_327' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_327 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_327 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_327' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_27_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_27' and 'load' operation 64 bit ('mul204_27_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_27'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_327' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_27_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_27' and 'load' operation 64 bit ('mul204_27_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_27'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_327' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_27_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_27' and 'load' operation 64 bit ('mul204_27_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_27'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.539 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_327.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_327.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_327.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_327 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_327 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.539 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_327.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_327.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_327.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_328' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_328 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_328 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_328' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_28_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_28' and 'load' operation 64 bit ('mul204_28_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_28'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_328' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_28_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_28' and 'load' operation 64 bit ('mul204_28_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_28'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_328' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_28_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_28' and 'load' operation 64 bit ('mul204_28_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_28'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.826 seconds; current allocated memory: 1.539 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_328.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_328.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_328.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_328 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_328 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.539 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_328.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_328.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_328.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_329' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_329 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_329 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_329' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_29_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_29' and 'load' operation 64 bit ('mul204_29_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_29'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_329' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_29_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_29' and 'load' operation 64 bit ('mul204_29_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_29'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_329' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_29_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_29' and 'load' operation 64 bit ('mul204_29_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_29'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.868 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.91 seconds; current allocated memory: 1.540 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_329.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_329.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_329.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_329 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_329 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.540 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_329.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_329.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_329.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_330' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_330 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_330 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_330' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_30_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_30' and 'load' operation 64 bit ('mul204_30_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_30'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_330' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_30_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_30' and 'load' operation 64 bit ('mul204_30_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_30'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_330' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_30_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_30' and 'load' operation 64 bit ('mul204_30_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_30'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.892 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.932 seconds; current allocated memory: 1.540 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_330.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_330.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_330.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_330 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_330 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.540 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_330.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_330.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_330.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_331' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_331 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_331 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_331' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_31_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_31' and 'load' operation 64 bit ('mul204_31_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_31'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_331' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_31_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_31' and 'load' operation 64 bit ('mul204_31_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_31'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_331' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_31_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_31' and 'load' operation 64 bit ('mul204_31_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_31'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.541 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_331.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_331.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_331.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_331 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_331 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.541 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_331.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_331.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_331.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_332' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_332 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_332 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_332' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_32_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_32' and 'load' operation 64 bit ('mul204_32_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_32'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_332' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_32_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_32' and 'load' operation 64 bit ('mul204_32_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_32'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_332' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_32_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_32' and 'load' operation 64 bit ('mul204_32_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_32'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.824 seconds; current allocated memory: 1.542 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_332.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_332.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_332.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_332 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_332 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.542 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_332.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_332.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_332.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_333' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_333 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_333 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_333' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_33_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_33' and 'load' operation 64 bit ('mul204_33_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_33'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_333' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_33_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_33' and 'load' operation 64 bit ('mul204_33_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_33'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_333' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_33_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_33' and 'load' operation 64 bit ('mul204_33_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_33'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.861 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.902 seconds; current allocated memory: 1.542 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_333.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_333.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_333.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_333 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_333 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.542 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_333.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_333.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_333.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_334' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_334 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_334 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_334' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_34_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_34' and 'load' operation 64 bit ('mul204_34_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_34'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_334' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_34_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_34' and 'load' operation 64 bit ('mul204_34_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_34'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_334' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_34_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_34' and 'load' operation 64 bit ('mul204_34_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_34'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.878 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.922 seconds; current allocated memory: 1.542 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_334.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_334.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_334.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_334 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_334 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.542 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_334.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_334.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_334.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_335' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_335 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_335 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_335' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_35_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_35' and 'load' operation 64 bit ('mul204_35_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_35'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_335' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_35_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_35' and 'load' operation 64 bit ('mul204_35_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_35'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_335' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_35_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_35' and 'load' operation 64 bit ('mul204_35_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_35'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.543 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_335.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_335.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_335.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_335 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_335 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.543 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_335.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_335.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_335.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_336' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_336 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_336 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_336' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_36_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_36' and 'load' operation 64 bit ('mul204_36_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_36'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_336' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_36_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_36' and 'load' operation 64 bit ('mul204_36_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_36'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_336' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_36_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_36' and 'load' operation 64 bit ('mul204_36_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_36'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.819 seconds; current allocated memory: 1.544 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_336.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_336.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_336.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_336 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_336 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.544 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_336.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_336.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_336.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_337' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_337 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_337 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_337' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_37_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_37' and 'load' operation 64 bit ('mul204_37_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_37'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_337' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_37_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_37' and 'load' operation 64 bit ('mul204_37_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_37'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_337' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_37_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_37' and 'load' operation 64 bit ('mul204_37_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_37'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.858 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.902 seconds; current allocated memory: 1.544 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_337.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_337.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_337.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_337 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_337 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.544 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_337.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_337.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_337.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_338' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_338 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_338 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_338' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_38_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_38' and 'load' operation 64 bit ('mul204_38_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_38'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_338' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_38_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_38' and 'load' operation 64 bit ('mul204_38_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_38'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_338' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_38_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_38' and 'load' operation 64 bit ('mul204_38_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_38'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.878 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.925 seconds; current allocated memory: 1.545 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_338.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_338.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_338.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_338 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_338 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.545 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_338.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_338.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_338.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_339' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_339 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_339 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_339' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_39_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_39' and 'load' operation 64 bit ('mul204_39_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_39'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_339' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_39_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_39' and 'load' operation 64 bit ('mul204_39_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_39'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_339' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_39_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_39' and 'load' operation 64 bit ('mul204_39_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_39'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.546 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_339.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_339.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_339.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_339 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_339 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.546 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_339.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_339.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_339.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_340' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_340 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_340 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_340' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_40_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_40' and 'load' operation 64 bit ('mul204_40_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_40'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_340' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_40_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_40' and 'load' operation 64 bit ('mul204_40_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_40'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_340' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_40_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_40' and 'load' operation 64 bit ('mul204_40_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_40'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.804 seconds; current allocated memory: 1.546 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_340.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_340.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_340.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_340 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_340 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.547 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_340.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_340.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_340.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_341' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_341 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_341 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_341' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_41_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_41' and 'load' operation 64 bit ('mul204_41_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_41'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_341' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_41_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_41' and 'load' operation 64 bit ('mul204_41_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_41'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_341' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_41_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_41' and 'load' operation 64 bit ('mul204_41_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_41'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.847 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.892 seconds; current allocated memory: 1.547 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_341.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_341.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_341.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_341 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_341 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.547 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_341.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_341.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_341.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_342' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_342 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_342 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_342' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_42_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_42' and 'load' operation 64 bit ('mul204_42_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_42'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_342' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_42_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_42' and 'load' operation 64 bit ('mul204_42_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_42'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_342' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_42_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_42' and 'load' operation 64 bit ('mul204_42_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_42'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.87 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.916 seconds; current allocated memory: 1.547 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_342.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_342.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_342.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_342 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_342 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.547 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_342.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_342.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_342.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_343' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_343 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_343 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_343' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_43_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_43' and 'load' operation 64 bit ('mul204_43_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_43'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_343' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_43_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_43' and 'load' operation 64 bit ('mul204_43_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_43'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_343' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_43_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_43' and 'load' operation 64 bit ('mul204_43_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_43'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.549 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_343.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_343.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_343.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_343 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_343 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.549 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_343.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_343.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_343.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_344' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_344 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_344 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_344' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_44_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_44' and 'load' operation 64 bit ('mul204_44_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_44'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_344' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_44_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_44' and 'load' operation 64 bit ('mul204_44_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_44'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_344' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_44_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_44' and 'load' operation 64 bit ('mul204_44_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_44'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.792 seconds; current allocated memory: 1.549 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_344.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_344.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_344.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_344 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_344 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.549 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_344.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_344.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_344.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_345' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_345 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_345 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_345' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_45_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_45' and 'load' operation 64 bit ('mul204_45_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_45'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_345' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_45_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_45' and 'load' operation 64 bit ('mul204_45_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_45'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_345' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_45_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_45' and 'load' operation 64 bit ('mul204_45_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_45'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.837 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.885 seconds; current allocated memory: 1.549 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_345.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_345.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_345.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_345 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_345 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.549 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_345.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_345.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_345.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_346' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_346 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_346 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_346' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_46_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_46' and 'load' operation 64 bit ('mul204_46_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_46'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_346' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_46_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_46' and 'load' operation 64 bit ('mul204_46_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_46'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_346' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_46_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_46' and 'load' operation 64 bit ('mul204_46_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_46'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.865 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.915 seconds; current allocated memory: 1.549 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_346.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_346.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_346.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_346 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_346 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.549 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_346.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_346.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_346.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_347' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_347 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_347 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_347' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_47_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_47' and 'load' operation 64 bit ('mul204_47_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_47'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_347' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_47_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_47' and 'load' operation 64 bit ('mul204_47_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_47'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_347' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_47_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_47' and 'load' operation 64 bit ('mul204_47_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_47'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.550 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_347.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_347.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_347.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_347 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_347 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.550 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_347.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_347.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_347.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_348' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_348 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_348 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_348' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_48_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_48' and 'load' operation 64 bit ('mul204_48_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_48'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_348' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_48_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_48' and 'load' operation 64 bit ('mul204_48_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_48'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_348' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_48_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_48' and 'load' operation 64 bit ('mul204_48_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_48'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.777 seconds; current allocated memory: 1.550 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_348.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_348.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_348.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_348 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_348 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.550 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_348.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_348.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_348.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_349' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_349 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_349 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_349' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_49_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_49' and 'load' operation 64 bit ('mul204_49_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_49'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_349' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_49_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_49' and 'load' operation 64 bit ('mul204_49_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_49'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_349' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_49_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_49' and 'load' operation 64 bit ('mul204_49_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_49'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.831 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.883 seconds; current allocated memory: 1.551 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_349.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_349.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_349.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_349 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_349 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.551 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_349.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_349.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_349.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_350' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_350 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_350 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_350' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_50_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_50' and 'load' operation 64 bit ('mul204_50_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_50'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_350' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_50_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_50' and 'load' operation 64 bit ('mul204_50_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_50'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_350' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_50_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_50' and 'load' operation 64 bit ('mul204_50_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_50'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.86 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.911 seconds; current allocated memory: 1.552 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_350.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_350.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_350.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_350 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_350 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.553 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_350.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_350.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_350.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_351' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_351 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_351 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_351' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_51_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_51' and 'load' operation 64 bit ('mul204_51_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_51'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_351' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_51_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_51' and 'load' operation 64 bit ('mul204_51_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_51'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_351' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_51_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_51' and 'load' operation 64 bit ('mul204_51_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_51'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.553 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_351.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_351.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_351.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_351 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_351 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.553 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_351.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_351.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_351.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_352' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_352 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_352 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_352' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_52_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_52' and 'load' operation 64 bit ('mul204_52_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_52'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_352' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_52_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_52' and 'load' operation 64 bit ('mul204_52_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_52'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_352' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_52_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_52' and 'load' operation 64 bit ('mul204_52_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_52'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.764 seconds; current allocated memory: 1.553 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_352.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_352.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_352.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_352 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_352 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.553 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_352.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_352.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_352.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_353' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_353 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_353 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_353' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_53_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_53' and 'load' operation 64 bit ('mul204_53_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_53'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_353' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_53_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_53' and 'load' operation 64 bit ('mul204_53_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_53'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_353' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_53_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_53' and 'load' operation 64 bit ('mul204_53_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_53'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.862 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.916 seconds; current allocated memory: 1.553 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_353.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_353.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_353.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_353 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_353 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.553 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_353.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_353.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_353.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_354' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_354 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_354 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_354' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_54_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_54' and 'load' operation 64 bit ('mul204_54_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_54'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_354' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_54_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_54' and 'load' operation 64 bit ('mul204_54_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_54'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_354' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_54_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_54' and 'load' operation 64 bit ('mul204_54_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_54'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.778 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.85 seconds; current allocated memory: 1.554 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_354.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_354.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_354.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_354 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_354 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.554 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_354.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_354.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_354.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_355' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_355 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_355 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_355' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_55_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_55' and 'load' operation 64 bit ('mul204_55_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_55'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_355' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_55_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_55' and 'load' operation 64 bit ('mul204_55_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_55'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_355' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_55_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_55' and 'load' operation 64 bit ('mul204_55_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_55'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.122 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.555 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_355.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_355.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_355.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_355 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_355 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.555 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_355.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_355.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_355.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_356' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_356 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_356 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_356' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_56_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_56' and 'load' operation 64 bit ('mul204_56_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_56'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_356' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_56_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_56' and 'load' operation 64 bit ('mul204_56_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_56'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_356' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_56_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_56' and 'load' operation 64 bit ('mul204_56_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_56'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.581 seconds; current allocated memory: 1.555 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_356.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_356.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_356.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_356 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_356 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.555 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_356.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_356.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_356.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_357' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_357 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_357 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_357' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_57_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_57' and 'load' operation 64 bit ('mul204_57_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_57'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_357' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_57_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_57' and 'load' operation 64 bit ('mul204_57_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_57'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_357' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_57_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_57' and 'load' operation 64 bit ('mul204_57_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_57'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.781 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.848 seconds; current allocated memory: 1.555 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_357.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_357.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_357.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_357 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_357 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.556 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_357.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_357.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_357.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_358' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_358 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_358 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_358' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_58_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_58' and 'load' operation 64 bit ('mul204_58_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_58'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_358' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_58_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_58' and 'load' operation 64 bit ('mul204_58_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_58'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_358' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_58_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_58' and 'load' operation 64 bit ('mul204_58_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_58'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.772 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.854 seconds; current allocated memory: 1.556 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_358.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_358.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_358.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_358 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_358 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.557 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_358.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_358.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_358.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_359' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_359 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_359 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_359' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_59_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_59' and 'load' operation 64 bit ('mul204_59_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_59'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_359' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_59_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_59' and 'load' operation 64 bit ('mul204_59_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_59'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_359' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_59_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_59' and 'load' operation 64 bit ('mul204_59_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_59'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.557 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_359.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_359.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_359.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_359 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_359 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.557 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_359.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_359.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_359.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_360' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_360 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_360 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_360' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_60_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_60' and 'load' operation 64 bit ('mul204_60_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_60'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_360' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_60_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_60' and 'load' operation 64 bit ('mul204_60_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_60'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_360' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_60_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_60' and 'load' operation 64 bit ('mul204_60_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_60'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.137 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.797 seconds; current allocated memory: 1.557 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_360.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_360.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_360.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_360 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_360 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.558 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_360.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_360.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_360.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_361' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_361 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_361 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_361' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_61_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_61' and 'load' operation 64 bit ('mul204_61_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_61'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_361' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_61_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_61' and 'load' operation 64 bit ('mul204_61_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_61'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_361' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_61_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_61' and 'load' operation 64 bit ('mul204_61_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_61'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.664 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.75 seconds; current allocated memory: 1.558 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_361.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_361.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_361.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_361 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_361 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.558 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_361.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_361.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_361.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_362' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_362 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_362 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_362' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_62_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_62' and 'load' operation 64 bit ('mul204_62_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_62'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_362' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_62_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_62' and 'load' operation 64 bit ('mul204_62_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_62'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_362' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_62_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_62' and 'load' operation 64 bit ('mul204_62_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_62'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.83 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.892 seconds; current allocated memory: 1.558 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_362.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_362.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_362.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_362 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_362 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.109 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.559 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_362.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_362.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_362.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_363' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_363 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_363 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_363' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_63_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_63' and 'load' operation 64 bit ('mul204_63_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_63'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_363' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_63_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_63' and 'load' operation 64 bit ('mul204_63_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_63'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_363' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_63_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_63' and 'load' operation 64 bit ('mul204_63_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_63'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.101 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.559 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_363.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_363.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_363.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_363 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_363 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.560 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_363.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_363.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_363.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_364' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_364 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_364 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_364' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_64_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_64' and 'load' operation 64 bit ('mul204_64_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_64'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_364' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_64_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_64' and 'load' operation 64 bit ('mul204_64_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_64'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_364' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_64_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_64' and 'load' operation 64 bit ('mul204_64_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_64'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.107 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.643 seconds; current allocated memory: 1.560 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_364.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_364.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_364.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_364 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_364 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.560 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_364.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_364.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_364.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_365' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_365 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_365 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_365' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_65_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_65' and 'load' operation 64 bit ('mul204_65_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_65'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_365' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_65_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_65' and 'load' operation 64 bit ('mul204_65_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_65'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_365' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_65_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_65' and 'load' operation 64 bit ('mul204_65_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_65'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.767 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.825 seconds; current allocated memory: 1.560 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_365.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_365.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_365.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_365 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_365 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.560 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_365.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_365.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_365.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_366' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_366 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_366 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_366' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_66_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_66' and 'load' operation 64 bit ('mul204_66_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_66'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_366' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_66_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_66' and 'load' operation 64 bit ('mul204_66_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_66'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_366' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_66_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_66' and 'load' operation 64 bit ('mul204_66_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_66'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.832 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.888 seconds; current allocated memory: 1.561 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_366.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_366.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_366.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_366 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_366 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.561 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_366.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_366.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_366.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_367' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_367 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_367 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_367' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_67_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_67' and 'load' operation 64 bit ('mul204_67_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_67'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_367' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_67_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_67' and 'load' operation 64 bit ('mul204_67_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_67'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_367' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_67_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_67' and 'load' operation 64 bit ('mul204_67_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_67'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.561 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_367.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_367.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_367.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_367 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_367 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.561 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_367.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_367.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_367.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_368' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_368 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_368 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_368' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_68_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_68' and 'load' operation 64 bit ('mul204_68_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_68'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_368' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_68_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_68' and 'load' operation 64 bit ('mul204_68_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_68'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_368' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_68_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_68' and 'load' operation 64 bit ('mul204_68_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_68'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.739 seconds; current allocated memory: 1.562 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_368.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_368.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_368.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_368 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_368 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.562 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_368.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_368.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_368.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_369' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_369 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_369 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_369' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_69_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_69' and 'load' operation 64 bit ('mul204_69_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_69'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_369' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_69_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_69' and 'load' operation 64 bit ('mul204_69_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_69'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_369' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_69_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_69' and 'load' operation 64 bit ('mul204_69_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_69'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.799 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.858 seconds; current allocated memory: 1.562 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_369.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_369.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_369.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_369 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_369 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.562 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_369.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_369.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_369.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_370' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_370 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_370 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_370' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_70_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_70' and 'load' operation 64 bit ('mul204_70_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_70'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_370' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_70_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_70' and 'load' operation 64 bit ('mul204_70_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_70'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_370' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_70_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_70' and 'load' operation 64 bit ('mul204_70_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_70'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.826 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.884 seconds; current allocated memory: 1.563 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_370.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_370.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_370.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_370 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_370 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.563 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_370.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_370.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_370.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_371' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_371 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_371 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_371' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_71_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_71' and 'load' operation 64 bit ('mul204_71_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_71'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_371' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_71_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_71' and 'load' operation 64 bit ('mul204_71_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_71'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_371' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_71_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_71' and 'load' operation 64 bit ('mul204_71_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_71'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.563 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_371.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_371.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_371.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_371 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_371 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.564 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_371.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_371.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_371.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_372' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_372 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_372 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_372' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_72_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_72' and 'load' operation 64 bit ('mul204_72_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_72'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_372' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_72_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_72' and 'load' operation 64 bit ('mul204_72_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_72'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_372' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_72_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_72' and 'load' operation 64 bit ('mul204_72_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_72'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.732 seconds; current allocated memory: 1.564 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_372.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_372.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_372.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_372 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_372 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.565 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_372.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_372.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_372.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_373' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_373 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_373 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_373' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_73_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_73' and 'load' operation 64 bit ('mul204_73_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_73'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_373' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_73_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_73' and 'load' operation 64 bit ('mul204_73_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_73'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_373' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_73_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_73' and 'load' operation 64 bit ('mul204_73_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_73'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.788 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.846 seconds; current allocated memory: 1.565 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_373.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_373.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_373.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_373 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_373 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.565 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_373.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_373.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_373.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_374' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_374 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_374 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_374' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_74_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_74' and 'load' operation 64 bit ('mul204_74_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_74'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_374' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_74_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_74' and 'load' operation 64 bit ('mul204_74_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_74'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_374' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_74_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_74' and 'load' operation 64 bit ('mul204_74_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_74'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.815 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.873 seconds; current allocated memory: 1.565 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_374.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_374.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_374.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_374 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_374 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.567 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_374.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_374.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_374.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_375' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_375 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_375 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_375' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_75_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_75' and 'load' operation 64 bit ('mul204_75_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_75'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_375' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_75_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_75' and 'load' operation 64 bit ('mul204_75_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_75'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_375' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_75_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_75' and 'load' operation 64 bit ('mul204_75_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_75'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.567 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_375.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_375.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_375.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_375 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_375 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.567 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_375.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_375.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_375.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_376' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_376 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_376 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_376' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_76_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_76' and 'load' operation 64 bit ('mul204_76_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_76'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_376' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_76_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_76' and 'load' operation 64 bit ('mul204_76_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_76'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_376' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_76_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_76' and 'load' operation 64 bit ('mul204_76_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_76'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.103 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.714 seconds; current allocated memory: 1.567 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_376.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_376.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_376.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_376 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_376 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.567 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_376.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_376.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_376.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_377' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_377 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_377 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_377' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_77_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_77' and 'load' operation 64 bit ('mul204_77_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_77'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_377' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_77_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_77' and 'load' operation 64 bit ('mul204_77_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_77'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_377' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_77_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_77' and 'load' operation 64 bit ('mul204_77_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_77'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.776 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.835 seconds; current allocated memory: 1.567 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_377.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_377.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_377.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_377 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_377 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.567 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_377.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_377.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_377.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_378' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_378 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_378 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_378' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_78_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_78' and 'load' operation 64 bit ('mul204_78_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_78'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_378' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_78_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_78' and 'load' operation 64 bit ('mul204_78_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_78'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_378' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_78_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_78' and 'load' operation 64 bit ('mul204_78_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_78'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.815 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.878 seconds; current allocated memory: 1.568 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_378.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_378.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_378.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_378 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_378 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.568 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_378.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_378.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_378.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_379' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_379 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_379 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_379' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_79_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_79' and 'load' operation 64 bit ('mul204_79_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_79'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_379' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_79_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_79' and 'load' operation 64 bit ('mul204_79_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_79'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_379' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_79_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_79' and 'load' operation 64 bit ('mul204_79_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_79'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.104 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.569 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_379.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_379.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_379.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_379 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_379 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.569 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_379.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_379.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_379.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_380' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_380 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_380 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_380' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_80_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_80' and 'load' operation 64 bit ('mul204_80_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_80'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_380' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_80_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_80' and 'load' operation 64 bit ('mul204_80_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_80'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_380' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_80_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_80' and 'load' operation 64 bit ('mul204_80_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_80'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.105 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.694 seconds; current allocated memory: 1.569 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_380.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_380.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_380.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_380 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_380 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.569 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_380.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_380.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_380.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_381' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_381 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_381 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_381' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_81_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_81' and 'load' operation 64 bit ('mul204_81_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_81'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_381' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_81_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_81' and 'load' operation 64 bit ('mul204_81_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_81'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_381' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_81_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_81' and 'load' operation 64 bit ('mul204_81_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_81'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.769 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.834 seconds; current allocated memory: 1.569 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_381.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_381.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_381.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_381 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_381 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.569 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_381.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_381.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_381.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_382' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_382 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_382 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_382' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_82_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_82' and 'load' operation 64 bit ('mul204_82_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_82'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_382' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_82_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_82' and 'load' operation 64 bit ('mul204_82_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_82'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_382' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_82_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_82' and 'load' operation 64 bit ('mul204_82_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_82'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.797 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.863 seconds; current allocated memory: 1.570 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_382.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_382.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_382.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_382 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_382 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.570 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_382.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_382.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_382.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_383' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_383 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_383 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_383' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_83_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_83' and 'load' operation 64 bit ('mul204_83_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_83'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_383' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_83_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_83' and 'load' operation 64 bit ('mul204_83_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_83'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_383' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_83_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_83' and 'load' operation 64 bit ('mul204_83_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_83'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.570 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_383.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_383.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_383.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_383 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_383 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.571 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_383.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_383.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_383.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_384' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_384 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_384 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_384' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_84_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_84' and 'load' operation 64 bit ('mul204_84_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_84'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_384' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_84_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_84' and 'load' operation 64 bit ('mul204_84_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_84'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_384' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_84_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_84' and 'load' operation 64 bit ('mul204_84_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_84'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.69 seconds; current allocated memory: 1.571 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_384.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_384.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_384.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_384 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_384 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.571 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_384.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_384.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_384.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_385' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_385 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_385 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_385' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_85_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_85' and 'load' operation 64 bit ('mul204_85_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_85'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_385' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_85_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_85' and 'load' operation 64 bit ('mul204_85_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_85'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_385' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_85_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_85' and 'load' operation 64 bit ('mul204_85_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_85'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.769 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.834 seconds; current allocated memory: 1.572 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_385.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_385.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_385.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_385 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_385 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.572 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_385.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_385.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_385.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_386' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_386 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_386 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_386' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_86_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_86' and 'load' operation 64 bit ('mul204_86_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_86'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_386' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_86_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_86' and 'load' operation 64 bit ('mul204_86_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_86'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_386' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_86_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_86' and 'load' operation 64 bit ('mul204_86_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_86'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.793 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.856 seconds; current allocated memory: 1.572 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_386.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_386.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_386.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_386 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_386 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.572 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_386.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_386.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_386.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_387' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_387 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_387 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_387' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_87_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_87' and 'load' operation 64 bit ('mul204_87_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_87'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_387' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_87_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_87' and 'load' operation 64 bit ('mul204_87_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_87'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_387' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_87_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_87' and 'load' operation 64 bit ('mul204_87_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_87'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.113 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.573 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_387.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_387.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_387.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_387 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_387 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.574 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_387.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_387.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_387.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_388' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_388 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_388 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_388' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_88_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_88' and 'load' operation 64 bit ('mul204_88_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_88'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_388' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_88_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_88' and 'load' operation 64 bit ('mul204_88_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_88'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_388' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_88_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_88' and 'load' operation 64 bit ('mul204_88_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_88'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.109 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.679 seconds; current allocated memory: 1.574 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_388.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_388.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_388.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_388 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_388 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.575 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_388.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_388.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_388.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_389' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_389 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_389 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_389' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_89_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_89' and 'load' operation 64 bit ('mul204_89_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_89'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_389' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_89_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_89' and 'load' operation 64 bit ('mul204_89_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_89'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_389' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_89_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_89' and 'load' operation 64 bit ('mul204_89_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_89'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.757 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.824 seconds; current allocated memory: 1.575 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_389.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_389.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_389.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_389 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_389 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.575 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_389.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_389.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_389.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_390' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_390 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_390 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_390' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_90_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_90' and 'load' operation 64 bit ('mul204_90_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_90'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_390' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_90_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_90' and 'load' operation 64 bit ('mul204_90_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_90'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_390' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_90_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_90' and 'load' operation 64 bit ('mul204_90_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_90'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.798 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.862 seconds; current allocated memory: 1.576 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_390.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_390.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_390.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_390 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_390 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.577 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_390.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_390.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_390.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_391' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_391 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_391 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_391' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_91_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_91' and 'load' operation 64 bit ('mul204_91_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_91'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_391' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_91_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_91' and 'load' operation 64 bit ('mul204_91_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_91'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_391' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_91_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_91' and 'load' operation 64 bit ('mul204_91_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_91'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.115 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.577 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_391.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_391.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_391.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_391 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_391 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.577 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_391.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_391.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_391.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_392' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_392 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_392 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_392' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_92_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_92' and 'load' operation 64 bit ('mul204_92_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_92'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_392' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_92_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_92' and 'load' operation 64 bit ('mul204_92_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_92'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_392' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_92_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_92' and 'load' operation 64 bit ('mul204_92_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_92'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.119 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.672 seconds; current allocated memory: 1.577 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_392.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_392.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_392.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_392 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_392 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.578 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_392.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_392.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_392.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_393' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_393 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_393 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_393' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_93_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_93' and 'load' operation 64 bit ('mul204_93_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_93'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_393' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_93_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_93' and 'load' operation 64 bit ('mul204_93_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_93'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_393' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_93_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_93' and 'load' operation 64 bit ('mul204_93_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_93'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.745 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.814 seconds; current allocated memory: 1.578 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_393.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_393.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_393.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_393 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_393 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.578 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_393.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_393.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_393.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_394' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_394 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_394 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_394' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_94_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_94' and 'load' operation 64 bit ('mul204_94_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_94'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_394' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_94_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_94' and 'load' operation 64 bit ('mul204_94_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_94'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_394' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_94_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_94' and 'load' operation 64 bit ('mul204_94_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_94'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.778 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.847 seconds; current allocated memory: 1.579 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_394.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_394.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_394.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_394 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_394 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.579 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_394.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_394.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_394.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_395' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_395 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_395 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_395' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_95_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_95' and 'load' operation 64 bit ('mul204_95_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_95'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_395' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_95_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_95' and 'load' operation 64 bit ('mul204_95_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_95'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_395' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_95_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_95' and 'load' operation 64 bit ('mul204_95_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_95'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.579 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_395.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_395.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_395.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_395 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_395 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.579 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_395.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_395.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_395.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_396' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_396 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_396 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_396' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_96_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_96' and 'load' operation 64 bit ('mul204_96_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_96'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_396' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_96_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_96' and 'load' operation 64 bit ('mul204_96_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_96'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_396' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_96_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_96' and 'load' operation 64 bit ('mul204_96_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_96'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.122 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.676 seconds; current allocated memory: 1.579 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_396.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_396.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_396.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_396 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_396 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.580 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_396.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_396.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_396.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_397' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_397 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_397 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_397' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_97_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_97' and 'load' operation 64 bit ('mul204_97_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_97'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_397' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_97_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_97' and 'load' operation 64 bit ('mul204_97_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_97'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_397' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_97_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_97' and 'load' operation 64 bit ('mul204_97_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_97'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.737 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.805 seconds; current allocated memory: 1.581 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_397.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_397.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_397.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_397 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_397 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.581 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_397.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_397.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_397.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_398' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_398 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_398 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_398' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_98_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_98' and 'load' operation 64 bit ('mul204_98_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_98'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_398' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_98_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_98' and 'load' operation 64 bit ('mul204_98_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_98'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_398' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_98_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_98' and 'load' operation 64 bit ('mul204_98_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_98'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.764 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.835 seconds; current allocated memory: 1.582 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_398.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_398.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_398.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_398 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_398 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.582 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_398.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_398.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_398.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_28_399' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_399 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_28_399 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_399' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_99_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_99' and 'load' operation 64 bit ('mul204_99_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_99'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_399' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_99_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_99' and 'load' operation 64 bit ('mul204_99_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_99'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_28_399' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mul204_99_write_ln31', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) of variable 'mul20_s', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 on local variable 'mul204_99' and 'load' operation 64 bit ('mul204_99_load', C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31) on local variable 'mul204_99'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 34, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.127 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.583 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_399.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_399.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_28_399.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_28_399 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_28_399 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.583 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_399.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_399.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_28_399.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM 
Execute       schedule -model GBM 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 31.702 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 31 seconds. CPU system time: 0 seconds. Elapsed time: 33.219 seconds; current allocated memory: 1.619 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.verbose.sched.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Command       syn_report done; 1.896 sec.
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.sched.adb -f 
Command       db_write done; 0.27 sec.
INFO-FLOW: Finish scheduling GBM.
Execute       set_default_model GBM 
Execute       bind -model GBM 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.653 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.821 seconds; current allocated memory: 1.650 GB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.verbose.bind.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Command       syn_report done; 2.068 sec.
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.bind.adb -f 
Command       db_write done; 0.521 sec.
INFO-FLOW: Finish binding GBM.
Execute       get_model_list GBM -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_3 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_31 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_32 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_33 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_34 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_35 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_36 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_37 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_38 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_39 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_310 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_311 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_312 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_313 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_314 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_315 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_316 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_317 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_318 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_319 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_320 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_321 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_322 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_323 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_324 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_325 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_326 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_327 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_328 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_329 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_330 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_331 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_332 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_333 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_334 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_335 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_336 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_337 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_338 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_339 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_340 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_341 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_342 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_343 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_344 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_345 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_346 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_347 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_348 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_349 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_350 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_351 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_352 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_353 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_354 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_355 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_356 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_357 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_358 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_359 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_360 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_361 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_362 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_363 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_364 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_365 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_366 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_367 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_368 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_369 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_370 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_371 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_372 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_373 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_374 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_375 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_376 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_377 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_378 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_379 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_380 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_381 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_382 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_383 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_384 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_385 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_386 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_387 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_388 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_389 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_390 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_391 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_392 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_393 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_394 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_395 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_396 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_397 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_398 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_28_399 
Execute       rtl_gen_preprocess GBM 
INFO-FLOW: Model list for RTL generation: GBM_Pipeline_VITIS_LOOP_28_3 GBM_Pipeline_VITIS_LOOP_28_31 GBM_Pipeline_VITIS_LOOP_28_32 GBM_Pipeline_VITIS_LOOP_28_33 GBM_Pipeline_VITIS_LOOP_28_34 GBM_Pipeline_VITIS_LOOP_28_35 GBM_Pipeline_VITIS_LOOP_28_36 GBM_Pipeline_VITIS_LOOP_28_37 GBM_Pipeline_VITIS_LOOP_28_38 GBM_Pipeline_VITIS_LOOP_28_39 GBM_Pipeline_VITIS_LOOP_28_310 GBM_Pipeline_VITIS_LOOP_28_311 GBM_Pipeline_VITIS_LOOP_28_312 GBM_Pipeline_VITIS_LOOP_28_313 GBM_Pipeline_VITIS_LOOP_28_314 GBM_Pipeline_VITIS_LOOP_28_315 GBM_Pipeline_VITIS_LOOP_28_316 GBM_Pipeline_VITIS_LOOP_28_317 GBM_Pipeline_VITIS_LOOP_28_318 GBM_Pipeline_VITIS_LOOP_28_319 GBM_Pipeline_VITIS_LOOP_28_320 GBM_Pipeline_VITIS_LOOP_28_321 GBM_Pipeline_VITIS_LOOP_28_322 GBM_Pipeline_VITIS_LOOP_28_323 GBM_Pipeline_VITIS_LOOP_28_324 GBM_Pipeline_VITIS_LOOP_28_325 GBM_Pipeline_VITIS_LOOP_28_326 GBM_Pipeline_VITIS_LOOP_28_327 GBM_Pipeline_VITIS_LOOP_28_328 GBM_Pipeline_VITIS_LOOP_28_329 GBM_Pipeline_VITIS_LOOP_28_330 GBM_Pipeline_VITIS_LOOP_28_331 GBM_Pipeline_VITIS_LOOP_28_332 GBM_Pipeline_VITIS_LOOP_28_333 GBM_Pipeline_VITIS_LOOP_28_334 GBM_Pipeline_VITIS_LOOP_28_335 GBM_Pipeline_VITIS_LOOP_28_336 GBM_Pipeline_VITIS_LOOP_28_337 GBM_Pipeline_VITIS_LOOP_28_338 GBM_Pipeline_VITIS_LOOP_28_339 GBM_Pipeline_VITIS_LOOP_28_340 GBM_Pipeline_VITIS_LOOP_28_341 GBM_Pipeline_VITIS_LOOP_28_342 GBM_Pipeline_VITIS_LOOP_28_343 GBM_Pipeline_VITIS_LOOP_28_344 GBM_Pipeline_VITIS_LOOP_28_345 GBM_Pipeline_VITIS_LOOP_28_346 GBM_Pipeline_VITIS_LOOP_28_347 GBM_Pipeline_VITIS_LOOP_28_348 GBM_Pipeline_VITIS_LOOP_28_349 GBM_Pipeline_VITIS_LOOP_28_350 GBM_Pipeline_VITIS_LOOP_28_351 GBM_Pipeline_VITIS_LOOP_28_352 GBM_Pipeline_VITIS_LOOP_28_353 GBM_Pipeline_VITIS_LOOP_28_354 GBM_Pipeline_VITIS_LOOP_28_355 GBM_Pipeline_VITIS_LOOP_28_356 GBM_Pipeline_VITIS_LOOP_28_357 GBM_Pipeline_VITIS_LOOP_28_358 GBM_Pipeline_VITIS_LOOP_28_359 GBM_Pipeline_VITIS_LOOP_28_360 GBM_Pipeline_VITIS_LOOP_28_361 GBM_Pipeline_VITIS_LOOP_28_362 GBM_Pipeline_VITIS_LOOP_28_363 GBM_Pipeline_VITIS_LOOP_28_364 GBM_Pipeline_VITIS_LOOP_28_365 GBM_Pipeline_VITIS_LOOP_28_366 GBM_Pipeline_VITIS_LOOP_28_367 GBM_Pipeline_VITIS_LOOP_28_368 GBM_Pipeline_VITIS_LOOP_28_369 GBM_Pipeline_VITIS_LOOP_28_370 GBM_Pipeline_VITIS_LOOP_28_371 GBM_Pipeline_VITIS_LOOP_28_372 GBM_Pipeline_VITIS_LOOP_28_373 GBM_Pipeline_VITIS_LOOP_28_374 GBM_Pipeline_VITIS_LOOP_28_375 GBM_Pipeline_VITIS_LOOP_28_376 GBM_Pipeline_VITIS_LOOP_28_377 GBM_Pipeline_VITIS_LOOP_28_378 GBM_Pipeline_VITIS_LOOP_28_379 GBM_Pipeline_VITIS_LOOP_28_380 GBM_Pipeline_VITIS_LOOP_28_381 GBM_Pipeline_VITIS_LOOP_28_382 GBM_Pipeline_VITIS_LOOP_28_383 GBM_Pipeline_VITIS_LOOP_28_384 GBM_Pipeline_VITIS_LOOP_28_385 GBM_Pipeline_VITIS_LOOP_28_386 GBM_Pipeline_VITIS_LOOP_28_387 GBM_Pipeline_VITIS_LOOP_28_388 GBM_Pipeline_VITIS_LOOP_28_389 GBM_Pipeline_VITIS_LOOP_28_390 GBM_Pipeline_VITIS_LOOP_28_391 GBM_Pipeline_VITIS_LOOP_28_392 GBM_Pipeline_VITIS_LOOP_28_393 GBM_Pipeline_VITIS_LOOP_28_394 GBM_Pipeline_VITIS_LOOP_28_395 GBM_Pipeline_VITIS_LOOP_28_396 GBM_Pipeline_VITIS_LOOP_28_397 GBM_Pipeline_VITIS_LOOP_28_398 GBM_Pipeline_VITIS_LOOP_28_399 GBM
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_3 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_3' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_3/m_axi_gmem_0_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_3/m_axi_gmem_0_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_3/m_axi_gmem_0_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_3/m_axi_gmem_0_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_3/m_axi_gmem_0_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_3/m_axi_gmem_0_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_3/m_axi_gmem_0_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_3/m_axi_gmem_0_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_3/m_axi_gmem_0_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_3/m_axi_gmem_0_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_3/m_axi_gmem_0_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_3/m_axi_gmem_0_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_3'.
Command       create_rtl_model done; 0.325 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.065 seconds; current allocated memory: 1.657 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_3 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_3 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_3 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_3 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_3 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_3_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_3 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_3_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_3 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_3.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_3 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_3.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_3 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_3 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_31 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_31.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_31' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_31/m_axi_gmem_1_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_31/m_axi_gmem_1_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_31/m_axi_gmem_1_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_31/m_axi_gmem_1_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_31/m_axi_gmem_1_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_31/m_axi_gmem_1_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_31/m_axi_gmem_1_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_31/m_axi_gmem_1_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_31/m_axi_gmem_1_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_31/m_axi_gmem_1_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_31/m_axi_gmem_1_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_31/m_axi_gmem_1_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_31'.
Command       create_rtl_model done; 0.383 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.536 seconds; current allocated memory: 1.658 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_31 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_31 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_31 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_31 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_31 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_31_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_31 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_31_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_31 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_31.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_31 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_31.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_31 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_31 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_31 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_32 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_32.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_32' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_32/m_axi_gmem_2_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_32/m_axi_gmem_2_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_32/m_axi_gmem_2_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_32/m_axi_gmem_2_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_32/m_axi_gmem_2_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_32/m_axi_gmem_2_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_32/m_axi_gmem_2_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_32/m_axi_gmem_2_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_32/m_axi_gmem_2_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_32/m_axi_gmem_2_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_32/m_axi_gmem_2_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_32/m_axi_gmem_2_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_32'.
Command       create_rtl_model done; 0.321 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.468 seconds; current allocated memory: 1.660 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_32 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_32 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_32 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_32 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_32 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_32_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_32 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_32_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_32 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_32.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_32 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_32.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_32 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_32 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_32 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_33 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_33.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_33' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_33/m_axi_gmem_3_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_33/m_axi_gmem_3_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_33/m_axi_gmem_3_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_33/m_axi_gmem_3_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_33/m_axi_gmem_3_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_33/m_axi_gmem_3_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_33/m_axi_gmem_3_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_33/m_axi_gmem_3_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_33/m_axi_gmem_3_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_33/m_axi_gmem_3_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_33/m_axi_gmem_3_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_33/m_axi_gmem_3_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_33'.
Command       create_rtl_model done; 1.417 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.579 seconds; current allocated memory: 1.662 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_33 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_33 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_33 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_33 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_33 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_33_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_33 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_33_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_33 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_33.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_33 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_33.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_33 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_33 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_33 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_34 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_34.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_34' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_34/m_axi_gmem_4_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_34/m_axi_gmem_4_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_34/m_axi_gmem_4_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_34/m_axi_gmem_4_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_34/m_axi_gmem_4_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_34/m_axi_gmem_4_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_34/m_axi_gmem_4_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_34/m_axi_gmem_4_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_34/m_axi_gmem_4_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_34/m_axi_gmem_4_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_34/m_axi_gmem_4_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_34/m_axi_gmem_4_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_34'.
Command       create_rtl_model done; 0.323 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.473 seconds; current allocated memory: 1.662 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_34 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_34 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_34 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_34 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_34 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_34_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_34 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_34_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_34 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_34.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_34 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_34.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_34 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_34 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_34 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_35 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_35.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_35' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_35/m_axi_gmem_5_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_35/m_axi_gmem_5_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_35/m_axi_gmem_5_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_35/m_axi_gmem_5_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_35/m_axi_gmem_5_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_35/m_axi_gmem_5_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_35/m_axi_gmem_5_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_35/m_axi_gmem_5_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_35/m_axi_gmem_5_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_35/m_axi_gmem_5_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_35/m_axi_gmem_5_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_35/m_axi_gmem_5_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_35'.
Command       create_rtl_model done; 1.406 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.558 seconds; current allocated memory: 1.664 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_35 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_35 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_35 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_35 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_35 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_35_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_35 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_35_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_35 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_35.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_35 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_35.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_35 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_35 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_35 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_36 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_36.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_36' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_36/m_axi_gmem_6_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_36/m_axi_gmem_6_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_36/m_axi_gmem_6_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_36/m_axi_gmem_6_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_36/m_axi_gmem_6_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_36/m_axi_gmem_6_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_36/m_axi_gmem_6_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_36/m_axi_gmem_6_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_36/m_axi_gmem_6_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_36/m_axi_gmem_6_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_36/m_axi_gmem_6_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_36/m_axi_gmem_6_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_36'.
Command       create_rtl_model done; 0.323 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.473 seconds; current allocated memory: 1.666 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_36 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_36 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_36 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_36 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_36 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_36_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_36 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_36_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_36 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_36.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_36 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_36.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_36 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_36 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_36 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_37 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_37.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_37' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_37/m_axi_gmem_7_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_37/m_axi_gmem_7_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_37/m_axi_gmem_7_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_37/m_axi_gmem_7_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_37/m_axi_gmem_7_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_37/m_axi_gmem_7_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_37/m_axi_gmem_7_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_37/m_axi_gmem_7_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_37/m_axi_gmem_7_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_37/m_axi_gmem_7_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_37/m_axi_gmem_7_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_37/m_axi_gmem_7_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_37'.
Command       create_rtl_model done; 1.394 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.547 seconds; current allocated memory: 1.667 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_37 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_37 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_37 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_37 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_37 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_37_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_37 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_37_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_37 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_37.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_37 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_37.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_37 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_37 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_37 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_38 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_38.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_38' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_38/m_axi_gmem_8_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_38/m_axi_gmem_8_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_38/m_axi_gmem_8_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_38/m_axi_gmem_8_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_38/m_axi_gmem_8_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_38/m_axi_gmem_8_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_38/m_axi_gmem_8_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_38/m_axi_gmem_8_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_38/m_axi_gmem_8_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_38/m_axi_gmem_8_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_38/m_axi_gmem_8_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_38/m_axi_gmem_8_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_38'.
Command       create_rtl_model done; 0.331 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.486 seconds; current allocated memory: 1.669 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_38 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_38 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_38 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_38 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_38 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_38_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_38 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_38_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_38 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_38.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_38 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_38.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_38 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_38 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_38 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_39 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_39.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_39' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_39/m_axi_gmem_9_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_39/m_axi_gmem_9_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_39/m_axi_gmem_9_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_39/m_axi_gmem_9_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_39/m_axi_gmem_9_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_39/m_axi_gmem_9_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_39/m_axi_gmem_9_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_39/m_axi_gmem_9_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_39/m_axi_gmem_9_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_39/m_axi_gmem_9_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_39/m_axi_gmem_9_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_39/m_axi_gmem_9_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_39'.
Command       create_rtl_model done; 1.425 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.577 seconds; current allocated memory: 1.671 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_39 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_39 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_39 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_39 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_39 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_39_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_39 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_39_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_39 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_39.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_39 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_39.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_39 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_39 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_39 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_310' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_310 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_310.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_310' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_310/m_axi_gmem_10_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_310/m_axi_gmem_10_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_310/m_axi_gmem_10_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_310/m_axi_gmem_10_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_310/m_axi_gmem_10_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_310/m_axi_gmem_10_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_310/m_axi_gmem_10_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_310/m_axi_gmem_10_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_310/m_axi_gmem_10_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_310/m_axi_gmem_10_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_310/m_axi_gmem_10_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_310/m_axi_gmem_10_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_310'.
Command       create_rtl_model done; 0.342 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.494 seconds; current allocated memory: 1.674 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_310 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_310 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_310 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_310 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_310 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_310_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_310 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_310_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_310 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_310.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_310 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_310.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_310 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_310 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_310 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_311' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_311 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_311.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_311' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_311/m_axi_gmem_11_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_311/m_axi_gmem_11_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_311/m_axi_gmem_11_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_311/m_axi_gmem_11_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_311/m_axi_gmem_11_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_311/m_axi_gmem_11_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_311/m_axi_gmem_11_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_311/m_axi_gmem_11_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_311/m_axi_gmem_11_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_311/m_axi_gmem_11_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_311/m_axi_gmem_11_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_311/m_axi_gmem_11_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_311'.
Command       create_rtl_model done; 0.341 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.494 seconds; current allocated memory: 1.675 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_311 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_311 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_311 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_311 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_311 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_311_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_311 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_311_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_311 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_311.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_311 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_311.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_311 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_311 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_311 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_312' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_312 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_312.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_312' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_312/m_axi_gmem_12_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_312/m_axi_gmem_12_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_312/m_axi_gmem_12_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_312/m_axi_gmem_12_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_312/m_axi_gmem_12_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_312/m_axi_gmem_12_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_312/m_axi_gmem_12_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_312/m_axi_gmem_12_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_312/m_axi_gmem_12_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_312/m_axi_gmem_12_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_312/m_axi_gmem_12_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_312/m_axi_gmem_12_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_312'.
Command       create_rtl_model done; 1.397 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.553 seconds; current allocated memory: 1.677 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_312 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_312 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_312 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_312 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_312 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_312_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_312 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_312_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_312 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_312.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_312 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_312.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_312 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_312 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_312 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_313' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_313 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_313.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_313' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_313/m_axi_gmem_13_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_313/m_axi_gmem_13_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_313/m_axi_gmem_13_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_313/m_axi_gmem_13_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_313/m_axi_gmem_13_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_313/m_axi_gmem_13_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_313/m_axi_gmem_13_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_313/m_axi_gmem_13_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_313/m_axi_gmem_13_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_313/m_axi_gmem_13_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_313/m_axi_gmem_13_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_313/m_axi_gmem_13_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_313'.
Command       create_rtl_model done; 0.348 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.508 seconds; current allocated memory: 1.678 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_313 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_313 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_313 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_313 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_313 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_313_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_313 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_313_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_313 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_313.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_313 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_313.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_313 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_313 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_313 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_314' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_314 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_314.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_314' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_314/m_axi_gmem_14_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_314/m_axi_gmem_14_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_314/m_axi_gmem_14_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_314/m_axi_gmem_14_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_314/m_axi_gmem_14_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_314/m_axi_gmem_14_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_314/m_axi_gmem_14_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_314/m_axi_gmem_14_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_314/m_axi_gmem_14_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_314/m_axi_gmem_14_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_314/m_axi_gmem_14_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_314/m_axi_gmem_14_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_314'.
Command       create_rtl_model done; 1.393 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.55 seconds; current allocated memory: 1.680 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_314 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_314 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_314 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_314 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_314 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_314_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_314 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_314_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_314 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_314.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_314 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_314.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_314 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_314 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_314 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_315' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_315 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_315.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_315' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_315/m_axi_gmem_15_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_315/m_axi_gmem_15_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_315/m_axi_gmem_15_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_315/m_axi_gmem_15_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_315/m_axi_gmem_15_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_315/m_axi_gmem_15_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_315/m_axi_gmem_15_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_315/m_axi_gmem_15_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_315/m_axi_gmem_15_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_315/m_axi_gmem_15_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_315/m_axi_gmem_15_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_315/m_axi_gmem_15_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_315'.
Command       create_rtl_model done; 0.364 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.543 seconds; current allocated memory: 1.681 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_315 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_315 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_315 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_315 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_315 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_315_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_315 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_315_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_315 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_315.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_315 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_315.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_315 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_315 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_315 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_316' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_316 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_316.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_316' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_316/m_axi_gmem_16_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_316/m_axi_gmem_16_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_316/m_axi_gmem_16_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_316/m_axi_gmem_16_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_316/m_axi_gmem_16_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_316/m_axi_gmem_16_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_316/m_axi_gmem_16_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_316/m_axi_gmem_16_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_316/m_axi_gmem_16_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_316/m_axi_gmem_16_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_316/m_axi_gmem_16_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_316/m_axi_gmem_16_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_316'.
Command       create_rtl_model done; 1.318 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.488 seconds; current allocated memory: 1.682 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_316 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_316 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_316 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_316 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_316 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_316_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_316 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_316_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_316 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_316.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_316 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_316.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_316 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_316 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_316 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_317' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_317 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_317.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_317' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_317/m_axi_gmem_17_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_317/m_axi_gmem_17_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_317/m_axi_gmem_17_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_317/m_axi_gmem_17_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_317/m_axi_gmem_17_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_317/m_axi_gmem_17_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_317/m_axi_gmem_17_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_317/m_axi_gmem_17_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_317/m_axi_gmem_17_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_317/m_axi_gmem_17_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_317/m_axi_gmem_17_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_317/m_axi_gmem_17_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_317'.
Command       create_rtl_model done; 0.38 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.541 seconds; current allocated memory: 1.684 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_317 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_317 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_317 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_317 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_317 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_317_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_317 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_317_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_317 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_317.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_317 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_317.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_317 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_317 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_317 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_318' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_318 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_318.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_318' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_318/m_axi_gmem_18_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_318/m_axi_gmem_18_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_318/m_axi_gmem_18_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_318/m_axi_gmem_18_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_318/m_axi_gmem_18_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_318/m_axi_gmem_18_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_318/m_axi_gmem_18_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_318/m_axi_gmem_18_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_318/m_axi_gmem_18_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_318/m_axi_gmem_18_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_318/m_axi_gmem_18_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_318/m_axi_gmem_18_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_318'.
Command       create_rtl_model done; 1.363 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.532 seconds; current allocated memory: 1.685 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_318 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_318 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_318 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_318 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_318 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_318_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_318 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_318_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_318 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_318.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_318 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_318.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_318 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_318 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_318 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_319' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_319 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_319.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_319' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_319/m_axi_gmem_19_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_319/m_axi_gmem_19_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_319/m_axi_gmem_19_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_319/m_axi_gmem_19_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_319/m_axi_gmem_19_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_319/m_axi_gmem_19_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_319/m_axi_gmem_19_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_319/m_axi_gmem_19_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_319/m_axi_gmem_19_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_319/m_axi_gmem_19_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_319/m_axi_gmem_19_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_319/m_axi_gmem_19_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_319'.
Command       create_rtl_model done; 0.379 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.559 seconds; current allocated memory: 1.688 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_319 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_319 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_319 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_319 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_319 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_319_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_319 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_319_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_319 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_319.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_319 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_319.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_319 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_319 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_319 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_320' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_320 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_320.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_320' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_320/m_axi_gmem_20_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_320/m_axi_gmem_20_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_320/m_axi_gmem_20_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_320/m_axi_gmem_20_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_320/m_axi_gmem_20_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_320/m_axi_gmem_20_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_320/m_axi_gmem_20_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_320/m_axi_gmem_20_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_320/m_axi_gmem_20_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_320/m_axi_gmem_20_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_320/m_axi_gmem_20_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_320/m_axi_gmem_20_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_320'.
Command       create_rtl_model done; 0.379 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.523 seconds; current allocated memory: 1.690 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_320 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_320 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_320 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_320 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_320 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_320_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_320 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_320_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_320 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_320.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_320 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_320.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_320 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_320 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_320 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_321' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_321 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_321.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_321' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_321/m_axi_gmem_21_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_321/m_axi_gmem_21_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_321/m_axi_gmem_21_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_321/m_axi_gmem_21_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_321/m_axi_gmem_21_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_321/m_axi_gmem_21_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_321/m_axi_gmem_21_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_321/m_axi_gmem_21_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_321/m_axi_gmem_21_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_321/m_axi_gmem_21_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_321/m_axi_gmem_21_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_321/m_axi_gmem_21_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_321'.
Command       create_rtl_model done; 1.444 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.607 seconds; current allocated memory: 1.691 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_321 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_321 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_321 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_321 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_321 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_321_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_321 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_321_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_321 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_321.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_321 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_321.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_321 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_321 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_321 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_322' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_322 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_322.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_322' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_322/m_axi_gmem_22_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_322/m_axi_gmem_22_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_322/m_axi_gmem_22_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_322/m_axi_gmem_22_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_322/m_axi_gmem_22_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_322/m_axi_gmem_22_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_322/m_axi_gmem_22_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_322/m_axi_gmem_22_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_322/m_axi_gmem_22_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_322/m_axi_gmem_22_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_322/m_axi_gmem_22_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_322/m_axi_gmem_22_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_322'.
Command       create_rtl_model done; 0.382 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.552 seconds; current allocated memory: 1.694 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_322 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_322 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_322 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_322 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_322 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_322_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_322 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_322_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_322 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_322.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_322 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_322.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_322 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_322 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_322 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_323' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_323 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_323.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_323' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_323/m_axi_gmem_23_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_323/m_axi_gmem_23_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_323/m_axi_gmem_23_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_323/m_axi_gmem_23_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_323/m_axi_gmem_23_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_323/m_axi_gmem_23_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_323/m_axi_gmem_23_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_323/m_axi_gmem_23_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_323/m_axi_gmem_23_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_323/m_axi_gmem_23_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_323/m_axi_gmem_23_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_323/m_axi_gmem_23_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_323'.
Command       create_rtl_model done; 1.332 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.499 seconds; current allocated memory: 1.695 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_323 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_323 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_323 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_323 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_323 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_323_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_323 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_323_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_323 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_323.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_323 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_323.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_323 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_323 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_323 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_324' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_324 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_324.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_324' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_324/m_axi_gmem_24_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_324/m_axi_gmem_24_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_324/m_axi_gmem_24_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_324/m_axi_gmem_24_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_324/m_axi_gmem_24_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_324/m_axi_gmem_24_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_324/m_axi_gmem_24_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_324/m_axi_gmem_24_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_324/m_axi_gmem_24_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_324/m_axi_gmem_24_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_324/m_axi_gmem_24_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_324/m_axi_gmem_24_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_324'.
Command       create_rtl_model done; 0.372 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.533 seconds; current allocated memory: 1.698 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_324 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_324 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_324 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_324 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_324 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_324_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_324 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_324_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_324 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_324.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_324 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_324.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_324 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_324 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_324 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_325' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_325 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_325.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_325' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_325/m_axi_gmem_25_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_325/m_axi_gmem_25_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_325/m_axi_gmem_25_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_325/m_axi_gmem_25_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_325/m_axi_gmem_25_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_325/m_axi_gmem_25_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_325/m_axi_gmem_25_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_325/m_axi_gmem_25_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_325/m_axi_gmem_25_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_325/m_axi_gmem_25_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_325/m_axi_gmem_25_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_325/m_axi_gmem_25_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_325'.
Command       create_rtl_model done; 1.351 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.519 seconds; current allocated memory: 1.699 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_325 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_325 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_325 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_325 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_325 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_325_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_325 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_325_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_325 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_325.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_325 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_325.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_325 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_325 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_325 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_326' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_326 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_326.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_326' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_326/m_axi_gmem_26_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_326/m_axi_gmem_26_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_326/m_axi_gmem_26_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_326/m_axi_gmem_26_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_326/m_axi_gmem_26_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_326/m_axi_gmem_26_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_326/m_axi_gmem_26_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_326/m_axi_gmem_26_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_326/m_axi_gmem_26_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_326/m_axi_gmem_26_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_326/m_axi_gmem_26_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_326/m_axi_gmem_26_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_326'.
Command       create_rtl_model done; 0.386 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.545 seconds; current allocated memory: 1.701 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_326 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_326 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_326 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_326 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_326 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_326_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_326 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_326_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_326 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_326.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_326 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_326.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_326 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_326 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_326 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_327' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_327 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_327.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_327' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_327/m_axi_gmem_27_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_327/m_axi_gmem_27_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_327/m_axi_gmem_27_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_327/m_axi_gmem_27_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_327/m_axi_gmem_27_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_327/m_axi_gmem_27_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_327/m_axi_gmem_27_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_327/m_axi_gmem_27_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_327/m_axi_gmem_27_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_327/m_axi_gmem_27_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_327/m_axi_gmem_27_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_327/m_axi_gmem_27_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_327'.
Command       create_rtl_model done; 1.34 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.499 seconds; current allocated memory: 1.702 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_327 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_327 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_327 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_327 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_327 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_327_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_327 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_327_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_327 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_327.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_327 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_327.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_327 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_327 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_327 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_328' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_328 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_328.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_328' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_328/m_axi_gmem_28_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_328/m_axi_gmem_28_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_328/m_axi_gmem_28_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_328/m_axi_gmem_28_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_328/m_axi_gmem_28_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_328/m_axi_gmem_28_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_328/m_axi_gmem_28_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_328/m_axi_gmem_28_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_328/m_axi_gmem_28_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_328/m_axi_gmem_28_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_328/m_axi_gmem_28_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_328/m_axi_gmem_28_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_328'.
Command       create_rtl_model done; 0.394 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.566 seconds; current allocated memory: 1.705 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_328 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_328 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_328 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_328 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_328 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_328_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_328 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_328_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_328 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_328.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_328 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_328.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_328 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_328 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_328 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_329' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_329 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_329.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_329' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_329/m_axi_gmem_29_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_329/m_axi_gmem_29_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_329/m_axi_gmem_29_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_329/m_axi_gmem_29_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_329/m_axi_gmem_29_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_329/m_axi_gmem_29_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_329/m_axi_gmem_29_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_329/m_axi_gmem_29_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_329/m_axi_gmem_29_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_329/m_axi_gmem_29_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_329/m_axi_gmem_29_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_329/m_axi_gmem_29_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_329'.
Command       create_rtl_model done; 0.393 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.531 seconds; current allocated memory: 1.706 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_329 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_329 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_329 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_329 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_329 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_329_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_329 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_329_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_329 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_329.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_329 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_329.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_329 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_329 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_329 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_330' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_330 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_330.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_330' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_330/m_axi_gmem_30_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_330/m_axi_gmem_30_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_330/m_axi_gmem_30_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_330/m_axi_gmem_30_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_330/m_axi_gmem_30_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_330/m_axi_gmem_30_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_330/m_axi_gmem_30_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_330/m_axi_gmem_30_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_330/m_axi_gmem_30_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_330/m_axi_gmem_30_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_330/m_axi_gmem_30_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_330/m_axi_gmem_30_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_330'.
Command       create_rtl_model done; 1.429 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.595 seconds; current allocated memory: 1.708 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_330 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_330 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_330 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_330 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_330 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_330_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_330 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_330_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_330 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_330.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_330 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_330.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_330 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_330 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_330 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_331' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_331 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_331.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_331' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_331/m_axi_gmem_31_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_331/m_axi_gmem_31_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_331/m_axi_gmem_31_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_331/m_axi_gmem_31_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_331/m_axi_gmem_31_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_331/m_axi_gmem_31_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_331/m_axi_gmem_31_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_331/m_axi_gmem_31_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_331/m_axi_gmem_31_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_331/m_axi_gmem_31_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_331/m_axi_gmem_31_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_331/m_axi_gmem_31_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_331'.
Command       create_rtl_model done; 0.407 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.573 seconds; current allocated memory: 1.709 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_331 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_331 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_331 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_331 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_331 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_331_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_331 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_331_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_331 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_331.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_331 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_331.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_331 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_331 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_331 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_332' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_332 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_332.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_332' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_332/m_axi_gmem_32_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_332/m_axi_gmem_32_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_332/m_axi_gmem_32_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_332/m_axi_gmem_32_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_332/m_axi_gmem_32_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_332/m_axi_gmem_32_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_332/m_axi_gmem_32_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_332/m_axi_gmem_32_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_332/m_axi_gmem_32_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_332/m_axi_gmem_32_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_332/m_axi_gmem_32_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_332/m_axi_gmem_32_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_332'.
Command       create_rtl_model done; 1.308 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.475 seconds; current allocated memory: 1.711 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_332 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_332 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_332 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_332 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_332 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_332_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_332 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_332_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_332 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_332.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_332 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_332.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_332 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_332 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_332 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_333' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_333 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_333.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_333' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_333/m_axi_gmem_33_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_333/m_axi_gmem_33_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_333/m_axi_gmem_33_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_333/m_axi_gmem_33_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_333/m_axi_gmem_33_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_333/m_axi_gmem_33_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_333/m_axi_gmem_33_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_333/m_axi_gmem_33_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_333/m_axi_gmem_33_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_333/m_axi_gmem_33_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_333/m_axi_gmem_33_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_333/m_axi_gmem_33_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_333'.
Command       create_rtl_model done; 0.402 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.571 seconds; current allocated memory: 1.713 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_333 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_333 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_333 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_333 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_333 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_333_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_333 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_333_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_333 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_333.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_333 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_333.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_333 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_333 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_333 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_334' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_334 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_334.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_334' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_334/m_axi_gmem_34_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_334/m_axi_gmem_34_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_334/m_axi_gmem_34_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_334/m_axi_gmem_34_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_334/m_axi_gmem_34_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_334/m_axi_gmem_34_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_334/m_axi_gmem_34_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_334/m_axi_gmem_34_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_334/m_axi_gmem_34_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_334/m_axi_gmem_34_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_334/m_axi_gmem_34_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_334/m_axi_gmem_34_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_334'.
Command       create_rtl_model done; 1.315 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.486 seconds; current allocated memory: 1.714 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_334 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_334 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_334 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_334 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_334 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_334_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_334 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_334_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_334 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_334.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_334 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_334.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_334 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_334 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_334 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_335' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_335 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_335.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_335' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_335/m_axi_gmem_35_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_335/m_axi_gmem_35_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_335/m_axi_gmem_35_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_335/m_axi_gmem_35_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_335/m_axi_gmem_35_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_335/m_axi_gmem_35_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_335/m_axi_gmem_35_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_335/m_axi_gmem_35_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_335/m_axi_gmem_35_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_335/m_axi_gmem_35_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_335/m_axi_gmem_35_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_335/m_axi_gmem_35_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_335'.
Command       create_rtl_model done; 0.403 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.575 seconds; current allocated memory: 1.715 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_335 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_335 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_335 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_335 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_335 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_335_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_335 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_335_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_335 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_335.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_335 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_335.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_335 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_335 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_335 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_336' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_336 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_336.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_336' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_336/m_axi_gmem_36_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_336/m_axi_gmem_36_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_336/m_axi_gmem_36_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_336/m_axi_gmem_36_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_336/m_axi_gmem_36_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_336/m_axi_gmem_36_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_336/m_axi_gmem_36_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_336/m_axi_gmem_36_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_336/m_axi_gmem_36_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_336/m_axi_gmem_36_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_336/m_axi_gmem_36_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_336/m_axi_gmem_36_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_336'.
Command       create_rtl_model done; 1.292 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.466 seconds; current allocated memory: 1.718 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_336 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_336 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_336 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_336 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_336 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_336_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_336 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_336_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_336 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_336.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_336 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_336.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_336 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_336 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_336 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_337' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_337 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_337.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_337' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_337/m_axi_gmem_37_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_337/m_axi_gmem_37_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_337/m_axi_gmem_37_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_337/m_axi_gmem_37_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_337/m_axi_gmem_37_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_337/m_axi_gmem_37_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_337/m_axi_gmem_37_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_337/m_axi_gmem_37_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_337/m_axi_gmem_37_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_337/m_axi_gmem_37_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_337/m_axi_gmem_37_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_337/m_axi_gmem_37_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_337'.
Command       create_rtl_model done; 0.41 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.583 seconds; current allocated memory: 1.718 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_337 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_337 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_337 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_337 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_337 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_337_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_337 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_337_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_337 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_337.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_337 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_337.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_337 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_337 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_337 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_338' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_338 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_338.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_338' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_338/m_axi_gmem_38_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_338/m_axi_gmem_38_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_338/m_axi_gmem_38_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_338/m_axi_gmem_38_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_338/m_axi_gmem_38_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_338/m_axi_gmem_38_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_338/m_axi_gmem_38_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_338/m_axi_gmem_38_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_338/m_axi_gmem_38_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_338/m_axi_gmem_38_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_338/m_axi_gmem_38_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_338/m_axi_gmem_38_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_338'.
Command       create_rtl_model done; 0.412 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.506 seconds; current allocated memory: 1.720 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_338 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_338 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_338 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_338 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_338 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_338_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_338 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_338_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_338 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_338.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_338 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_338.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_338 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_338 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_338 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_339' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_339 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_339.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_339' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_339/m_axi_gmem_39_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_339/m_axi_gmem_39_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_339/m_axi_gmem_39_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_339/m_axi_gmem_39_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_339/m_axi_gmem_39_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_339/m_axi_gmem_39_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_339/m_axi_gmem_39_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_339/m_axi_gmem_39_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_339/m_axi_gmem_39_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_339/m_axi_gmem_39_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_339/m_axi_gmem_39_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_339/m_axi_gmem_39_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_339'.
Command       create_rtl_model done; 1.403 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.572 seconds; current allocated memory: 1.722 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_339 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_339 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_339 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_339 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_339 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_339_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_339 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_339_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_339 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_339.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_339 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_339.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_339 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_339 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_339 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_340' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_340 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_340.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_340' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_340/m_axi_gmem_40_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_340/m_axi_gmem_40_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_340/m_axi_gmem_40_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_340/m_axi_gmem_40_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_340/m_axi_gmem_40_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_340/m_axi_gmem_40_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_340/m_axi_gmem_40_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_340/m_axi_gmem_40_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_340/m_axi_gmem_40_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_340/m_axi_gmem_40_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_340/m_axi_gmem_40_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_340/m_axi_gmem_40_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_340'.
Command       create_rtl_model done; 0.419 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.725 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_340 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_340 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_340 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_340 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_340 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_340_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_340 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_340_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_340 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_340.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_340 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_340.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_340 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_340 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_340 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_341' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_341 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_341.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_341' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_341/m_axi_gmem_41_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_341/m_axi_gmem_41_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_341/m_axi_gmem_41_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_341/m_axi_gmem_41_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_341/m_axi_gmem_41_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_341/m_axi_gmem_41_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_341/m_axi_gmem_41_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_341/m_axi_gmem_41_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_341/m_axi_gmem_41_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_341/m_axi_gmem_41_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_341/m_axi_gmem_41_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_341/m_axi_gmem_41_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_341'.
Command       create_rtl_model done; 1.325 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.496 seconds; current allocated memory: 1.726 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_341 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_341 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_341 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_341 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_341 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_341_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_341 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_341_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_341 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_341.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_341 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_341.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_341 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_341 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_341 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_342' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_342 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_342.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_342' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_342/m_axi_gmem_42_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_342/m_axi_gmem_42_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_342/m_axi_gmem_42_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_342/m_axi_gmem_42_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_342/m_axi_gmem_42_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_342/m_axi_gmem_42_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_342/m_axi_gmem_42_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_342/m_axi_gmem_42_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_342/m_axi_gmem_42_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_342/m_axi_gmem_42_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_342/m_axi_gmem_42_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_342/m_axi_gmem_42_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_342'.
Command       create_rtl_model done; 0.425 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.602 seconds; current allocated memory: 1.728 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_342 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_342 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_342 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_342 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_342 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_342_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_342 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_342_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_342 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_342.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_342 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_342.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_342 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_342 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_342 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_343' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_343 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_343.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_343' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_343/m_axi_gmem_43_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_343/m_axi_gmem_43_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_343/m_axi_gmem_43_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_343/m_axi_gmem_43_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_343/m_axi_gmem_43_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_343/m_axi_gmem_43_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_343/m_axi_gmem_43_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_343/m_axi_gmem_43_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_343/m_axi_gmem_43_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_343/m_axi_gmem_43_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_343/m_axi_gmem_43_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_343/m_axi_gmem_43_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_343'.
Command       create_rtl_model done; 1.281 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.459 seconds; current allocated memory: 1.729 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_343 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_343 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_343 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_343 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_343 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_343_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_343 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_343_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_343 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_343.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_343 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_343.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_343 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_343 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_343 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_344' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_344 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_344.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_344' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_344/m_axi_gmem_44_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_344/m_axi_gmem_44_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_344/m_axi_gmem_44_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_344/m_axi_gmem_44_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_344/m_axi_gmem_44_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_344/m_axi_gmem_44_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_344/m_axi_gmem_44_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_344/m_axi_gmem_44_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_344/m_axi_gmem_44_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_344/m_axi_gmem_44_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_344/m_axi_gmem_44_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_344/m_axi_gmem_44_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_344'.
Command       create_rtl_model done; 0.437 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.730 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_344 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_344 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_344 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_344 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_344 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_344_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_344 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_344_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_344 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_344.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_344 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_344.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_344 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_344 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_344 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_345' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_345 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_345.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_345' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_345/m_axi_gmem_45_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_345/m_axi_gmem_45_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_345/m_axi_gmem_45_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_345/m_axi_gmem_45_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_345/m_axi_gmem_45_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_345/m_axi_gmem_45_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_345/m_axi_gmem_45_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_345/m_axi_gmem_45_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_345/m_axi_gmem_45_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_345/m_axi_gmem_45_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_345/m_axi_gmem_45_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_345/m_axi_gmem_45_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_345'.
Command       create_rtl_model done; 1.259 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.436 seconds; current allocated memory: 1.732 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_345 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_345 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_345 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_345 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_345 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_345_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_345 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_345_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_345 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_345.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_345 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_345.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_345 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_345 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_345 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_346' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_346 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_346.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_346' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_346/m_axi_gmem_46_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_346/m_axi_gmem_46_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_346/m_axi_gmem_46_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_346/m_axi_gmem_46_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_346/m_axi_gmem_46_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_346/m_axi_gmem_46_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_346/m_axi_gmem_46_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_346/m_axi_gmem_46_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_346/m_axi_gmem_46_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_346/m_axi_gmem_46_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_346/m_axi_gmem_46_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_346/m_axi_gmem_46_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_346'.
Command       create_rtl_model done; 0.442 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.626 seconds; current allocated memory: 1.733 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_346 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_346 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_346 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_346 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_346 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_346_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_346 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_346_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_346 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_346.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_346 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_346.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_346 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_346 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_346 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_347' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_347 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_347.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_347' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_347/m_axi_gmem_47_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_347/m_axi_gmem_47_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_347/m_axi_gmem_47_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_347/m_axi_gmem_47_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_347/m_axi_gmem_47_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_347/m_axi_gmem_47_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_347/m_axi_gmem_47_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_347/m_axi_gmem_47_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_347/m_axi_gmem_47_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_347/m_axi_gmem_47_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_347/m_axi_gmem_47_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_347/m_axi_gmem_47_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_347'.
Command       create_rtl_model done; 0.45 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.49 seconds; current allocated memory: 1.735 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_347 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_347 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_347 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_347 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_347 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_347_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_347 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_347_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_347 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_347.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_347 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_347.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_347 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_347 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_347 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_348' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_348 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_348.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_348' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_348/m_axi_gmem_48_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_348/m_axi_gmem_48_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_348/m_axi_gmem_48_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_348/m_axi_gmem_48_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_348/m_axi_gmem_48_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_348/m_axi_gmem_48_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_348/m_axi_gmem_48_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_348/m_axi_gmem_48_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_348/m_axi_gmem_48_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_348/m_axi_gmem_48_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_348/m_axi_gmem_48_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_348/m_axi_gmem_48_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_348'.
Command       create_rtl_model done; 1.346 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.523 seconds; current allocated memory: 1.736 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_348 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_348 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_348 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_348 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_348 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_348_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_348 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_348_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_348 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_348.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_348 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_348.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_348 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_348 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_348 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_349' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_349 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_349.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_349' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_349/m_axi_gmem_49_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_349/m_axi_gmem_49_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_349/m_axi_gmem_49_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_349/m_axi_gmem_49_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_349/m_axi_gmem_49_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_349/m_axi_gmem_49_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_349/m_axi_gmem_49_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_349/m_axi_gmem_49_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_349/m_axi_gmem_49_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_349/m_axi_gmem_49_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_349/m_axi_gmem_49_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_349/m_axi_gmem_49_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_349'.
Command       create_rtl_model done; 0.459 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.633 seconds; current allocated memory: 1.739 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_349 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_349 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_349 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_349 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_349 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_349_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_349 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_349_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_349 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_349.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_349 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_349.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_349 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_349 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_349 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_350' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_350 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_350.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_350' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_350/m_axi_gmem_50_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_350/m_axi_gmem_50_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_350/m_axi_gmem_50_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_350/m_axi_gmem_50_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_350/m_axi_gmem_50_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_350/m_axi_gmem_50_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_350/m_axi_gmem_50_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_350/m_axi_gmem_50_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_350/m_axi_gmem_50_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_350/m_axi_gmem_50_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_350/m_axi_gmem_50_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_350/m_axi_gmem_50_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_350'.
Command       create_rtl_model done; 1.27 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.448 seconds; current allocated memory: 1.741 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_350 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_350 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_350 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_350 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_350 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_350_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_350 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_350_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_350 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_350.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_350 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_350.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_350 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_350 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_350 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_351' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_351 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_351.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_351' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_351/m_axi_gmem_51_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_351/m_axi_gmem_51_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_351/m_axi_gmem_51_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_351/m_axi_gmem_51_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_351/m_axi_gmem_51_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_351/m_axi_gmem_51_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_351/m_axi_gmem_51_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_351/m_axi_gmem_51_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_351/m_axi_gmem_51_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_351/m_axi_gmem_51_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_351/m_axi_gmem_51_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_351/m_axi_gmem_51_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_351'.
Command       create_rtl_model done; 0.459 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.635 seconds; current allocated memory: 1.742 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_351 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_351 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_351 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_351 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_351 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_351_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_351 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_351_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_351 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_351.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_351 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_351.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_351 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_351 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_351 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_352' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_352 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_352.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_352' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_352/m_axi_gmem_52_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_352/m_axi_gmem_52_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_352/m_axi_gmem_52_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_352/m_axi_gmem_52_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_352/m_axi_gmem_52_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_352/m_axi_gmem_52_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_352/m_axi_gmem_52_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_352/m_axi_gmem_52_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_352/m_axi_gmem_52_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_352/m_axi_gmem_52_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_352/m_axi_gmem_52_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_352/m_axi_gmem_52_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_352'.
Command       create_rtl_model done; 1.233 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.413 seconds; current allocated memory: 1.743 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_352 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_352 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_352 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_352 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_352 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_352_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_352 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_352_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_352 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_352.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_352 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_352.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_352 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_352 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_352 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_353' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_353 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_353.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_353' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_353/m_axi_gmem_53_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_353/m_axi_gmem_53_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_353/m_axi_gmem_53_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_353/m_axi_gmem_53_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_353/m_axi_gmem_53_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_353/m_axi_gmem_53_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_353/m_axi_gmem_53_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_353/m_axi_gmem_53_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_353/m_axi_gmem_53_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_353/m_axi_gmem_53_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_353/m_axi_gmem_53_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_353/m_axi_gmem_53_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_353'.
Command       create_rtl_model done; 0.461 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.644 seconds; current allocated memory: 1.744 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_353 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_353 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_353 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_353 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_353 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_353_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_353 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_353_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_353 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_353.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_353 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_353.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_353 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_353 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_353 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_354' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_354 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_354.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_354' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_354/m_axi_gmem_54_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_354/m_axi_gmem_54_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_354/m_axi_gmem_54_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_354/m_axi_gmem_54_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_354/m_axi_gmem_54_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_354/m_axi_gmem_54_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_354/m_axi_gmem_54_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_354/m_axi_gmem_54_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_354/m_axi_gmem_54_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_354/m_axi_gmem_54_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_354/m_axi_gmem_54_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_354/m_axi_gmem_54_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_354'.
Command       create_rtl_model done; 1.241 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.426 seconds; current allocated memory: 1.746 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_354 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_354 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_354 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_354 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_354 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_354_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_354 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_354_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_354 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_354.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_354 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_354.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_354 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_354 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_354 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_355' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_355 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_355.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_355' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_355/m_axi_gmem_55_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_355/m_axi_gmem_55_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_355/m_axi_gmem_55_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_355/m_axi_gmem_55_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_355/m_axi_gmem_55_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_355/m_axi_gmem_55_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_355/m_axi_gmem_55_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_355/m_axi_gmem_55_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_355/m_axi_gmem_55_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_355/m_axi_gmem_55_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_355/m_axi_gmem_55_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_355/m_axi_gmem_55_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_355'.
Command       create_rtl_model done; 0.466 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.748 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_355 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_355 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_355 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_355 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_355 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_355_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_355 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_355_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_355 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_355.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_355 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_355.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_355 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_355 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_355 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_356' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_356 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_356.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_356' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_356/m_axi_gmem_56_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_356/m_axi_gmem_56_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_356/m_axi_gmem_56_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_356/m_axi_gmem_56_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_356/m_axi_gmem_56_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_356/m_axi_gmem_56_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_356/m_axi_gmem_56_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_356/m_axi_gmem_56_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_356/m_axi_gmem_56_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_356/m_axi_gmem_56_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_356/m_axi_gmem_56_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_356/m_axi_gmem_56_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_356'.
Command       create_rtl_model done; 0.463 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.448 seconds; current allocated memory: 1.749 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_356 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_356 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_356 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_356 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_356 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_356_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_356 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_356_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_356 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_356.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_356 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_356.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_356 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_356 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_356 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_357' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_357 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_357.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_357' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_357/m_axi_gmem_57_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_357/m_axi_gmem_57_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_357/m_axi_gmem_57_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_357/m_axi_gmem_57_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_357/m_axi_gmem_57_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_357/m_axi_gmem_57_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_357/m_axi_gmem_57_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_357/m_axi_gmem_57_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_357/m_axi_gmem_57_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_357/m_axi_gmem_57_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_357/m_axi_gmem_57_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_357/m_axi_gmem_57_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_357'.
Command       create_rtl_model done; 1.331 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.515 seconds; current allocated memory: 1.750 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_357 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_357 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_357 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_357 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_357 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_357_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_357 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_357_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_357 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_357.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_357 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_357.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_357 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_357 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_357 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_358' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_358 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_358.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_358' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_358/m_axi_gmem_58_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_358/m_axi_gmem_58_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_358/m_axi_gmem_58_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_358/m_axi_gmem_58_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_358/m_axi_gmem_58_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_358/m_axi_gmem_58_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_358/m_axi_gmem_58_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_358/m_axi_gmem_58_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_358/m_axi_gmem_58_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_358/m_axi_gmem_58_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_358/m_axi_gmem_58_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_358/m_axi_gmem_58_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_358'.
Command       create_rtl_model done; 0.475 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.654 seconds; current allocated memory: 1.752 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_358 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_358 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_358 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_358 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_358 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_358_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_358 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_358_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_358 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_358.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_358 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_358.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_358 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_358 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_358 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_359' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_359 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_359.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_359' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_359/m_axi_gmem_59_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_359/m_axi_gmem_59_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_359/m_axi_gmem_59_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_359/m_axi_gmem_59_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_359/m_axi_gmem_59_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_359/m_axi_gmem_59_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_359/m_axi_gmem_59_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_359/m_axi_gmem_59_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_359/m_axi_gmem_59_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_359/m_axi_gmem_59_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_359/m_axi_gmem_59_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_359/m_axi_gmem_59_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_359'.
Command       create_rtl_model done; 1.243 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.438 seconds; current allocated memory: 1.754 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_359 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_359 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_359 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_359 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_359 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_359_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_359 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_359_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_359 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_359.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_359 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_359.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_359 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_359 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_359 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_360' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_360 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_360.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_360' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_360/m_axi_gmem_60_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_360/m_axi_gmem_60_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_360/m_axi_gmem_60_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_360/m_axi_gmem_60_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_360/m_axi_gmem_60_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_360/m_axi_gmem_60_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_360/m_axi_gmem_60_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_360/m_axi_gmem_60_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_360/m_axi_gmem_60_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_360/m_axi_gmem_60_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_360/m_axi_gmem_60_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_360/m_axi_gmem_60_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_360'.
Command       create_rtl_model done; 0.48 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.664 seconds; current allocated memory: 1.756 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_360 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_360 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_360 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_360 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_360 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_360_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_360 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_360_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_360 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_360.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_360 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_360.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_360 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_360 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_360 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_361' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_361 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_361.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_361' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_361/m_axi_gmem_61_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_361/m_axi_gmem_61_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_361/m_axi_gmem_61_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_361/m_axi_gmem_61_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_361/m_axi_gmem_61_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_361/m_axi_gmem_61_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_361/m_axi_gmem_61_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_361/m_axi_gmem_61_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_361/m_axi_gmem_61_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_361/m_axi_gmem_61_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_361/m_axi_gmem_61_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_361/m_axi_gmem_61_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_361'.
Command       create_rtl_model done; 1.213 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.395 seconds; current allocated memory: 1.757 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_361 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_361 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_361 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_361 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_361 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_361_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_361 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_361_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_361 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_361.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_361 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_361.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_361 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_361 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_361 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_362' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_362 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_362.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_362' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_362/m_axi_gmem_62_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_362/m_axi_gmem_62_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_362/m_axi_gmem_62_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_362/m_axi_gmem_62_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_362/m_axi_gmem_62_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_362/m_axi_gmem_62_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_362/m_axi_gmem_62_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_362/m_axi_gmem_62_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_362/m_axi_gmem_62_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_362/m_axi_gmem_62_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_362/m_axi_gmem_62_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_362/m_axi_gmem_62_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_362'.
Command       create_rtl_model done; 0.49 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.677 seconds; current allocated memory: 1.760 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_362 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_362 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_362 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_362 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_362 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_362_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_362 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_362_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_362 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_362.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_362 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_362.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_362 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_362 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_362 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_363' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_363 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_363.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_363' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_363/m_axi_gmem_63_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_363/m_axi_gmem_63_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_363/m_axi_gmem_63_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_363/m_axi_gmem_63_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_363/m_axi_gmem_63_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_363/m_axi_gmem_63_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_363/m_axi_gmem_63_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_363/m_axi_gmem_63_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_363/m_axi_gmem_63_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_363/m_axi_gmem_63_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_363/m_axi_gmem_63_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_363/m_axi_gmem_63_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_363'.
Command       create_rtl_model done; 1.209 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.398 seconds; current allocated memory: 1.761 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_363 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_363 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_363 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_363 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_363 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_363_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_363 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_363_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_363 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_363.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_363 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_363.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_363 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_363 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_363 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_364' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_364 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_364.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_364' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_364/m_axi_gmem_64_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_364/m_axi_gmem_64_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_364/m_axi_gmem_64_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_364/m_axi_gmem_64_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_364/m_axi_gmem_64_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_364/m_axi_gmem_64_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_364/m_axi_gmem_64_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_364/m_axi_gmem_64_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_364/m_axi_gmem_64_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_364/m_axi_gmem_64_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_364/m_axi_gmem_64_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_364/m_axi_gmem_64_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_364'.
Command       create_rtl_model done; 0.493 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.676 seconds; current allocated memory: 1.763 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_364 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_364 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_364 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_364 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_364 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_364_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_364 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_364_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_364 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_364.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_364 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_364.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_364 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_364 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_364 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_365' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_365 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_365.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_365' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_365/m_axi_gmem_65_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_365/m_axi_gmem_65_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_365/m_axi_gmem_65_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_365/m_axi_gmem_65_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_365/m_axi_gmem_65_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_365/m_axi_gmem_65_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_365/m_axi_gmem_65_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_365/m_axi_gmem_65_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_365/m_axi_gmem_65_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_365/m_axi_gmem_65_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_365/m_axi_gmem_65_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_365/m_axi_gmem_65_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_365'.
Command       create_rtl_model done; 0.489 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.424 seconds; current allocated memory: 1.764 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_365 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_365 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_365 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_365 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_365 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_365_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_365 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_365_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_365 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_365.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_365 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_365.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_365 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_365 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_365 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_366' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_366 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_366.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_366' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_366/m_axi_gmem_66_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_366/m_axi_gmem_66_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_366/m_axi_gmem_66_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_366/m_axi_gmem_66_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_366/m_axi_gmem_66_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_366/m_axi_gmem_66_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_366/m_axi_gmem_66_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_366/m_axi_gmem_66_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_366/m_axi_gmem_66_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_366/m_axi_gmem_66_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_366/m_axi_gmem_66_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_366/m_axi_gmem_66_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_366'.
Command       create_rtl_model done; 1.298 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.489 seconds; current allocated memory: 1.766 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_366 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_366 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_366 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_366 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_366 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_366_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_366 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_366_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_366 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_366.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_366 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_366.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_366 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_366 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_366 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_367' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_367 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_367.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_367' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_367/m_axi_gmem_67_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_367/m_axi_gmem_67_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_367/m_axi_gmem_67_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_367/m_axi_gmem_67_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_367/m_axi_gmem_67_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_367/m_axi_gmem_67_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_367/m_axi_gmem_67_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_367/m_axi_gmem_67_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_367/m_axi_gmem_67_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_367/m_axi_gmem_67_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_367/m_axi_gmem_67_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_367/m_axi_gmem_67_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_367'.
Command       create_rtl_model done; 0.503 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.691 seconds; current allocated memory: 1.767 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_367 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_367 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_367 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_367 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_367 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_367_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_367 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_367_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_367 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_367.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_367 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_367.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_367 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_367 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_367 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_368' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_368 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_368.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_368' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_368/m_axi_gmem_68_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_368/m_axi_gmem_68_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_368/m_axi_gmem_68_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_368/m_axi_gmem_68_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_368/m_axi_gmem_68_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_368/m_axi_gmem_68_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_368/m_axi_gmem_68_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_368/m_axi_gmem_68_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_368/m_axi_gmem_68_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_368/m_axi_gmem_68_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_368/m_axi_gmem_68_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_368/m_axi_gmem_68_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_368'.
Command       create_rtl_model done; 1.204 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.411 seconds; current allocated memory: 1.769 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_368 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_368 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_368 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_368 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_368 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_368_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_368 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_368_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_368 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_368.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_368 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_368.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_368 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_368 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_368 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_369' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_369 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_369.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_369' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_369/m_axi_gmem_69_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_369/m_axi_gmem_69_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_369/m_axi_gmem_69_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_369/m_axi_gmem_69_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_369/m_axi_gmem_69_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_369/m_axi_gmem_69_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_369/m_axi_gmem_69_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_369/m_axi_gmem_69_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_369/m_axi_gmem_69_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_369/m_axi_gmem_69_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_369/m_axi_gmem_69_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_369/m_axi_gmem_69_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_369'.
Command       create_rtl_model done; 0.504 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.692 seconds; current allocated memory: 1.771 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_369 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_369 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_369 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_369 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_369 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_369_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_369 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_369_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_369 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_369.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_369 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_369.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_369 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_369 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_369 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_370' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_370 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_370.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_370' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_370/m_axi_gmem_70_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_370/m_axi_gmem_70_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_370/m_axi_gmem_70_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_370/m_axi_gmem_70_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_370/m_axi_gmem_70_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_370/m_axi_gmem_70_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_370/m_axi_gmem_70_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_370/m_axi_gmem_70_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_370/m_axi_gmem_70_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_370/m_axi_gmem_70_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_370/m_axi_gmem_70_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_370/m_axi_gmem_70_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_370'.
Command       create_rtl_model done; 1.178 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.37 seconds; current allocated memory: 1.773 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_370 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_370 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_370 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_370 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_370 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_370_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_370 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_370_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_370 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_370.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_370 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_370.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_370 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_370 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_370 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_371' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_371 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_371.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_371' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_371/m_axi_gmem_71_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_371/m_axi_gmem_71_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_371/m_axi_gmem_71_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_371/m_axi_gmem_71_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_371/m_axi_gmem_71_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_371/m_axi_gmem_71_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_371/m_axi_gmem_71_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_371/m_axi_gmem_71_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_371/m_axi_gmem_71_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_371/m_axi_gmem_71_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_371/m_axi_gmem_71_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_371/m_axi_gmem_71_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_371'.
Command       create_rtl_model done; 0.506 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.698 seconds; current allocated memory: 1.774 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_371 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_371 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_371 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_371 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_371 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_371_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_371 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_371_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_371 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_371.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_371 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_371.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_371 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_371 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_371 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_372' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_372 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_372.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_372' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_372/m_axi_gmem_72_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_372/m_axi_gmem_72_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_372/m_axi_gmem_72_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_372/m_axi_gmem_72_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_372/m_axi_gmem_72_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_372/m_axi_gmem_72_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_372/m_axi_gmem_72_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_372/m_axi_gmem_72_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_372/m_axi_gmem_72_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_372/m_axi_gmem_72_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_372/m_axi_gmem_72_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_372/m_axi_gmem_72_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_372'.
Command       create_rtl_model done; 1.186 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.377 seconds; current allocated memory: 1.777 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_372 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_372 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_372 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_372 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_372 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_372_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_372 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_372_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_372 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_372.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_372 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_372.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_372 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_372 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_372 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_373' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_373 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_373.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_373' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_373/m_axi_gmem_73_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_373/m_axi_gmem_73_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_373/m_axi_gmem_73_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_373/m_axi_gmem_73_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_373/m_axi_gmem_73_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_373/m_axi_gmem_73_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_373/m_axi_gmem_73_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_373/m_axi_gmem_73_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_373/m_axi_gmem_73_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_373/m_axi_gmem_73_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_373/m_axi_gmem_73_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_373/m_axi_gmem_73_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_373'.
Command       create_rtl_model done; 0.518 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.743 seconds; current allocated memory: 1.778 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_373 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_373 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_373 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_373 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_373 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_373_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_373 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_373_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_373 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_373.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_373 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_373.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_373 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_373 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_373 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_374' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_374 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_374.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_374' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_374/m_axi_gmem_74_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_374/m_axi_gmem_74_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_374/m_axi_gmem_74_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_374/m_axi_gmem_74_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_374/m_axi_gmem_74_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_374/m_axi_gmem_74_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_374/m_axi_gmem_74_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_374/m_axi_gmem_74_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_374/m_axi_gmem_74_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_374/m_axi_gmem_74_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_374/m_axi_gmem_74_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_374/m_axi_gmem_74_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_374'.
Command       create_rtl_model done; 0.514 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.361 seconds; current allocated memory: 1.779 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_374 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_374 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_374 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_374 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_374 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_374_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_374 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_374_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_374 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_374.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_374 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_374.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_374 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_374 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_374 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_375' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_375 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_375.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_375' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_375/m_axi_gmem_75_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_375/m_axi_gmem_75_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_375/m_axi_gmem_75_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_375/m_axi_gmem_75_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_375/m_axi_gmem_75_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_375/m_axi_gmem_75_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_375/m_axi_gmem_75_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_375/m_axi_gmem_75_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_375/m_axi_gmem_75_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_375/m_axi_gmem_75_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_375/m_axi_gmem_75_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_375/m_axi_gmem_75_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_375'.
Command       create_rtl_model done; 1.273 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.466 seconds; current allocated memory: 1.780 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_375 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_375 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_375 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_375 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_375 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_375_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_375 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_375_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_375 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_375.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_375 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_375.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_375 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_375 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_375 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_376' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_376 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_376.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_376' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_376/m_axi_gmem_76_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_376/m_axi_gmem_76_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_376/m_axi_gmem_76_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_376/m_axi_gmem_76_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_376/m_axi_gmem_76_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_376/m_axi_gmem_76_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_376/m_axi_gmem_76_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_376/m_axi_gmem_76_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_376/m_axi_gmem_76_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_376/m_axi_gmem_76_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_376/m_axi_gmem_76_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_376/m_axi_gmem_76_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_376'.
Command       create_rtl_model done; 0.517 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.783 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_376 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_376 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_376 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_376 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_376 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_376_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_376 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_376_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_376 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_376.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_376 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_376.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_376 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_376 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_376 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_377' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_377 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_377.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_377' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_377/m_axi_gmem_77_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_377/m_axi_gmem_77_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_377/m_axi_gmem_77_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_377/m_axi_gmem_77_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_377/m_axi_gmem_77_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_377/m_axi_gmem_77_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_377/m_axi_gmem_77_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_377/m_axi_gmem_77_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_377/m_axi_gmem_77_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_377/m_axi_gmem_77_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_377/m_axi_gmem_77_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_377/m_axi_gmem_77_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_377'.
Command       create_rtl_model done; 1.191 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.383 seconds; current allocated memory: 1.784 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_377 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_377 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_377 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_377 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_377 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_377_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_377 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_377_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_377 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_377.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_377 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_377.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_377 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_377 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_377 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_378' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_378 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_378.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_378' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_378/m_axi_gmem_78_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_378/m_axi_gmem_78_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_378/m_axi_gmem_78_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_378/m_axi_gmem_78_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_378/m_axi_gmem_78_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_378/m_axi_gmem_78_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_378/m_axi_gmem_78_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_378/m_axi_gmem_78_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_378/m_axi_gmem_78_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_378/m_axi_gmem_78_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_378/m_axi_gmem_78_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_378/m_axi_gmem_78_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_378'.
Command       create_rtl_model done; 0.534 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.726 seconds; current allocated memory: 1.786 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_378 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_378 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_378 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_378 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_378 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_378_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_378 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_378_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_378 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_378.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_378 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_378.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_378 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_378 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_378 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_379' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_379 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_379.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_379' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_379/m_axi_gmem_79_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_379/m_axi_gmem_79_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_379/m_axi_gmem_79_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_379/m_axi_gmem_79_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_379/m_axi_gmem_79_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_379/m_axi_gmem_79_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_379/m_axi_gmem_79_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_379/m_axi_gmem_79_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_379/m_axi_gmem_79_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_379/m_axi_gmem_79_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_379/m_axi_gmem_79_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_379/m_axi_gmem_79_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_379'.
Command       create_rtl_model done; 1.148 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.346 seconds; current allocated memory: 1.787 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_379 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_379 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_379 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_379 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_379 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_379_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_379 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_379_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_379 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_379.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_379 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_379.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_379 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_379 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_379 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_380' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_380 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_380.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_380' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_380/m_axi_gmem_80_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_380/m_axi_gmem_80_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_380/m_axi_gmem_80_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_380/m_axi_gmem_80_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_380/m_axi_gmem_80_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_380/m_axi_gmem_80_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_380/m_axi_gmem_80_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_380/m_axi_gmem_80_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_380/m_axi_gmem_80_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_380/m_axi_gmem_80_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_380/m_axi_gmem_80_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_380/m_axi_gmem_80_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_380'.
Command       create_rtl_model done; 0.534 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.725 seconds; current allocated memory: 1.790 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_380 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_380 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_380 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_380 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_380 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_380_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_380 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_380_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_380 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_380.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_380 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_380.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_380 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_380 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_380 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_381' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_381 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_381.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_381' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_381/m_axi_gmem_81_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_381/m_axi_gmem_81_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_381/m_axi_gmem_81_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_381/m_axi_gmem_81_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_381/m_axi_gmem_81_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_381/m_axi_gmem_81_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_381/m_axi_gmem_81_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_381/m_axi_gmem_81_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_381/m_axi_gmem_81_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_381/m_axi_gmem_81_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_381/m_axi_gmem_81_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_381/m_axi_gmem_81_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_381'.
Command       create_rtl_model done; 1.134 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.33 seconds; current allocated memory: 1.791 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_381 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_381 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_381 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_381 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_381 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_381_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_381 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_381_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_381 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_381.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_381 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_381.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_381 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_381 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_381 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_382' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_382 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_382.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_382' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_382/m_axi_gmem_82_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_382/m_axi_gmem_82_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_382/m_axi_gmem_82_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_382/m_axi_gmem_82_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_382/m_axi_gmem_82_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_382/m_axi_gmem_82_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_382/m_axi_gmem_82_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_382/m_axi_gmem_82_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_382/m_axi_gmem_82_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_382/m_axi_gmem_82_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_382/m_axi_gmem_82_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_382/m_axi_gmem_82_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_382'.
Command       create_rtl_model done; 0.542 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.739 seconds; current allocated memory: 1.793 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_382 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_382 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_382 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_382 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_382 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_382_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_382 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_382_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_382 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_382.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_382 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_382.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_382 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_382 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_382 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_383' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_383 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_383.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_383' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_383/m_axi_gmem_83_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_383/m_axi_gmem_83_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_383/m_axi_gmem_83_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_383/m_axi_gmem_83_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_383/m_axi_gmem_83_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_383/m_axi_gmem_83_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_383/m_axi_gmem_83_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_383/m_axi_gmem_83_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_383/m_axi_gmem_83_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_383/m_axi_gmem_83_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_383/m_axi_gmem_83_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_383/m_axi_gmem_83_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_383'.
Command       create_rtl_model done; 0.541 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.371 seconds; current allocated memory: 1.794 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_383 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_383 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_383 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_383 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_383 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_383_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_383 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_383_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_383 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_383.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_383 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_383.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_383 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_383 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_383 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_384' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_384 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_384.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_384' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_384/m_axi_gmem_84_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_384/m_axi_gmem_84_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_384/m_axi_gmem_84_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_384/m_axi_gmem_84_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_384/m_axi_gmem_84_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_384/m_axi_gmem_84_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_384/m_axi_gmem_84_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_384/m_axi_gmem_84_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_384/m_axi_gmem_84_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_384/m_axi_gmem_84_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_384/m_axi_gmem_84_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_384/m_axi_gmem_84_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_384'.
Command       create_rtl_model done; 1.234 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.43 seconds; current allocated memory: 1.795 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_384 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_384 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_384 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_384 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_384 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_384_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_384 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_384_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_384 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_384.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_384 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_384.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_384 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_384 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_384 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_385' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_385 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_385.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_385' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_385/m_axi_gmem_85_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_385/m_axi_gmem_85_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_385/m_axi_gmem_85_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_385/m_axi_gmem_85_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_385/m_axi_gmem_85_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_385/m_axi_gmem_85_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_385/m_axi_gmem_85_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_385/m_axi_gmem_85_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_385/m_axi_gmem_85_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_385/m_axi_gmem_85_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_385/m_axi_gmem_85_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_385/m_axi_gmem_85_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_385'.
Command       create_rtl_model done; 0.554 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.749 seconds; current allocated memory: 1.797 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_385 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_385 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_385 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_385 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_385 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_385_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_385 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_385_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_385 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_385.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_385 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_385.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_385 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_385 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_385 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_386' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_386 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_386.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_386' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_386/m_axi_gmem_86_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_386/m_axi_gmem_86_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_386/m_axi_gmem_86_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_386/m_axi_gmem_86_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_386/m_axi_gmem_86_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_386/m_axi_gmem_86_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_386/m_axi_gmem_86_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_386/m_axi_gmem_86_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_386/m_axi_gmem_86_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_386/m_axi_gmem_86_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_386/m_axi_gmem_86_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_386/m_axi_gmem_86_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_386'.
Command       create_rtl_model done; 1.154 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.349 seconds; current allocated memory: 1.799 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_386 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_386 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_386 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_386 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_386 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_386_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_386 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_386_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_386 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_386.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_386 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_386.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_386 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_386 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_386 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_387' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_387 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_387.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_387' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_387/m_axi_gmem_87_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_387/m_axi_gmem_87_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_387/m_axi_gmem_87_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_387/m_axi_gmem_87_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_387/m_axi_gmem_87_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_387/m_axi_gmem_87_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_387/m_axi_gmem_87_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_387/m_axi_gmem_87_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_387/m_axi_gmem_87_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_387/m_axi_gmem_87_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_387/m_axi_gmem_87_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_387/m_axi_gmem_87_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_387'.
Command       create_rtl_model done; 0.559 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.800 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_387 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_387 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_387 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_387 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_387 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_387_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_387 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_387_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_387 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_387.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_387 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_387.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_387 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_387 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_387 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_388' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_388 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_388.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_388' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_388/m_axi_gmem_88_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_388/m_axi_gmem_88_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_388/m_axi_gmem_88_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_388/m_axi_gmem_88_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_388/m_axi_gmem_88_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_388/m_axi_gmem_88_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_388/m_axi_gmem_88_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_388/m_axi_gmem_88_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_388/m_axi_gmem_88_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_388/m_axi_gmem_88_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_388/m_axi_gmem_88_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_388/m_axi_gmem_88_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_388'.
Command       create_rtl_model done; 1.118 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.323 seconds; current allocated memory: 1.802 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_388 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_388 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_388 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_388 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_388 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_388_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_388 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_388_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_388 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_388.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_388 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_388.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_388 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_388 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_388 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_389' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_389 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_389.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_389' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_389/m_axi_gmem_89_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_389/m_axi_gmem_89_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_389/m_axi_gmem_89_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_389/m_axi_gmem_89_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_389/m_axi_gmem_89_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_389/m_axi_gmem_89_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_389/m_axi_gmem_89_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_389/m_axi_gmem_89_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_389/m_axi_gmem_89_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_389/m_axi_gmem_89_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_389/m_axi_gmem_89_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_389/m_axi_gmem_89_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_389'.
Command       create_rtl_model done; 0.56 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.763 seconds; current allocated memory: 1.804 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_389 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_389 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_389 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_389 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_389 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_389_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_389 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_389_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_389 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_389.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_389 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_389.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_389 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_389 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_389 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_390' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_390 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_390.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_390' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_390/m_axi_gmem_90_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_390/m_axi_gmem_90_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_390/m_axi_gmem_90_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_390/m_axi_gmem_90_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_390/m_axi_gmem_90_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_390/m_axi_gmem_90_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_390/m_axi_gmem_90_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_390/m_axi_gmem_90_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_390/m_axi_gmem_90_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_390/m_axi_gmem_90_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_390/m_axi_gmem_90_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_390/m_axi_gmem_90_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_390'.
Command       create_rtl_model done; 1.093 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.299 seconds; current allocated memory: 1.806 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_390 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_390 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_390 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_390 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_390 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_390_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_390 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_390_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_390 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_390.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_390 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_390.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_390 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_390 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_390 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_391' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_391 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_391.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_391' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_391/m_axi_gmem_91_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_391/m_axi_gmem_91_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_391/m_axi_gmem_91_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_391/m_axi_gmem_91_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_391/m_axi_gmem_91_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_391/m_axi_gmem_91_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_391/m_axi_gmem_91_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_391/m_axi_gmem_91_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_391/m_axi_gmem_91_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_391/m_axi_gmem_91_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_391/m_axi_gmem_91_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_391/m_axi_gmem_91_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_391'.
Command       create_rtl_model done; 0.573 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.778 seconds; current allocated memory: 1.808 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_391 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_391 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_391 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_391 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_391 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_391_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_391 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_391_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_391 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_391.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_391 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_391.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_391 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_391 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_391 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_392' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_392 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_392.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_392' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_392/m_axi_gmem_92_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_392/m_axi_gmem_92_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_392/m_axi_gmem_92_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_392/m_axi_gmem_92_0_ARLEN' to 0.
INTERNAL MESSAGE XML ERROR: write xml: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/.message_syn.xml: cannot open file

WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_392/m_axi_gmem_92_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_392/m_axi_gmem_92_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_392/m_axi_gmem_92_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_392/m_axi_gmem_92_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_392/m_axi_gmem_92_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_392/m_axi_gmem_92_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_392/m_axi_gmem_92_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_392/m_axi_gmem_92_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_392'.
Command       create_rtl_model done; 0.575 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.355 seconds; current allocated memory: 1.809 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_392 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_392 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_392 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_392 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_392 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_392_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_392 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_392_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_392 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_392.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_392 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_392.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_392 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_392 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_392 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_393' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_393 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_393.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_393' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_393/m_axi_gmem_93_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_393/m_axi_gmem_93_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_393/m_axi_gmem_93_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_393/m_axi_gmem_93_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_393/m_axi_gmem_93_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_393/m_axi_gmem_93_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_393/m_axi_gmem_93_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_393/m_axi_gmem_93_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_393/m_axi_gmem_93_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_393/m_axi_gmem_93_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_393/m_axi_gmem_93_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_393/m_axi_gmem_93_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_393'.
Command       create_rtl_model done; 1.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.4 seconds; current allocated memory: 1.811 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_393 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_393 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_393 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_393 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_393 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_393_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_393 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_393_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_393 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_393.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_393 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_393.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_393 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_393 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_393 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_394' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_394 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_394.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_394' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_394/m_axi_gmem_94_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_394/m_axi_gmem_94_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_394/m_axi_gmem_94_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_394/m_axi_gmem_94_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_394/m_axi_gmem_94_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_394/m_axi_gmem_94_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_394/m_axi_gmem_94_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_394/m_axi_gmem_94_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_394/m_axi_gmem_94_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_394/m_axi_gmem_94_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_394/m_axi_gmem_94_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_394/m_axi_gmem_94_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_394'.
Command       create_rtl_model done; 0.822 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.113 seconds; current allocated memory: 1.813 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_394 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_394 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_394 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_394 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_394 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_394_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_394 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_394_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_394 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_394.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_394 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_394.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_394 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_394 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_394 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_395' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_395 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_395.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_395' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_395/m_axi_gmem_95_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_395/m_axi_gmem_95_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_395/m_axi_gmem_95_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_395/m_axi_gmem_95_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_395/m_axi_gmem_95_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_395/m_axi_gmem_95_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_395/m_axi_gmem_95_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_395/m_axi_gmem_95_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_395/m_axi_gmem_95_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_395/m_axi_gmem_95_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_395/m_axi_gmem_95_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_395/m_axi_gmem_95_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_395'.
Command       create_rtl_model done; 0.796 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.066 seconds; current allocated memory: 1.815 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_395 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_395 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_395 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_395 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_395 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_395_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_395 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_395_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_395 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_395.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_395 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_395.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_395 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_395 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_395 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_396' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_396 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_396.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_396' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_396/m_axi_gmem_96_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_396/m_axi_gmem_96_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_396/m_axi_gmem_96_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_396/m_axi_gmem_96_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_396/m_axi_gmem_96_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_396/m_axi_gmem_96_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_396/m_axi_gmem_96_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_396/m_axi_gmem_96_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_396/m_axi_gmem_96_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_396/m_axi_gmem_96_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_396/m_axi_gmem_96_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_396/m_axi_gmem_96_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_396'.
Command       create_rtl_model done; 0.754 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.02 seconds; current allocated memory: 1.816 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_396 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_396 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_396 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_396 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_396 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_396_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_396 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_396_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_396 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_396.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_396 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_396.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_396 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_396 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_396 
INFO: [HLS 200-10] ----------------------------------------------------------------
INTERNAL MESSAGE XML ERROR: write xml: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/.message_syn.xml: cannot open file

INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_397' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_397 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_397.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_397' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_397/m_axi_gmem_97_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_397/m_axi_gmem_97_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_397/m_axi_gmem_97_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_397/m_axi_gmem_97_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_397/m_axi_gmem_97_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_397/m_axi_gmem_97_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_397/m_axi_gmem_97_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_397/m_axi_gmem_97_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_397/m_axi_gmem_97_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_397/m_axi_gmem_97_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_397/m_axi_gmem_97_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_397/m_axi_gmem_97_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_397'.
Command       create_rtl_model done; 0.823 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.128 seconds; current allocated memory: 1.818 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_397 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_397 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_397 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_397 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_397 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_397_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_397 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_397_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_397 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_397.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_397 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_397.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_397 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_397 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_397 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_398' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_398 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_398.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_398' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_398/m_axi_gmem_98_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_398/m_axi_gmem_98_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_398/m_axi_gmem_98_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_398/m_axi_gmem_98_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_398/m_axi_gmem_98_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_398/m_axi_gmem_98_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_398/m_axi_gmem_98_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_398/m_axi_gmem_98_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_398/m_axi_gmem_98_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_398/m_axi_gmem_98_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_398/m_axi_gmem_98_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_398/m_axi_gmem_98_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_398'.
Command       create_rtl_model done; 0.855 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.191 seconds; current allocated memory: 1.820 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_398 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_398 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_398 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_398 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_398 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_398_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_398 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_398_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_398 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_398.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_398 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_398.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_398 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_398 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_398 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_28_399' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_28_399 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_399.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_28_399' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_399/m_axi_gmem_99_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_399/m_axi_gmem_99_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_399/m_axi_gmem_99_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_399/m_axi_gmem_99_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_399/m_axi_gmem_99_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_399/m_axi_gmem_99_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_399/m_axi_gmem_99_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_399/m_axi_gmem_99_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_399/m_axi_gmem_99_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_399/m_axi_gmem_99_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_399/m_axi_gmem_99_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_28_399/m_axi_gmem_99_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_28_399'.
Command       create_rtl_model done; 0.594 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.921 seconds; current allocated memory: 1.822 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_399 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_28_399 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_28_399 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_28_399 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_28_399 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_399_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_28_399 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_28_399_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_28_399 -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_399.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_399 -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_399.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_28_399 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_28_399 -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_399 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM -top_prefix  -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_8' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_9' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_10' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_11' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_12' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_13' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_14' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_15' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_16' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_17' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_18' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_19' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_20' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_21' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_22' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_23' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_24' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_25' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_26' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_27' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_28' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_29' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_30' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_31' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_32' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_33' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_34' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_35' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_36' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_37' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_38' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_39' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_40' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_41' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_42' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_43' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_44' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_45' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_46' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_47' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_48' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_49' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_50' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_51' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_52' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_53' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_54' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_55' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_56' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_57' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_58' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_59' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_60' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_61' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_62' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_63' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_64' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_65' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_66' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_67' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_68' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_69' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_70' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_71' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_72' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_73' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_74' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_75' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_76' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_77' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_78' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_79' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_80' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_81' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_82' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_83' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_84' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_85' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_86' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_87' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_88' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_89' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_90' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_91' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_92' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_93' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_94' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_95' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_96' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_97' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_98' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem_99' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_25' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_26' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_27' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_28' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_29' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_30' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_31' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_32' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_33' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_34' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_35' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_36' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_37' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_38' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_39' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_40' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_41' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_42' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_43' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_44' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_45' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_46' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_47' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_48' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_49' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_50' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_51' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_52' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_53' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_54' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_55' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_56' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_57' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_58' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_59' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_60' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_61' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_62' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_63' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_64' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_65' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_66' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_67' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_68' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_69' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_70' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_71' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_72' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_73' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_74' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_75' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_76' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_77' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_78' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_79' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_80' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_81' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_82' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_83' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_84' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_85' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_86' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_87' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_88' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_89' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_90' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_91' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_92' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_93' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_94' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_95' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_96' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_97' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_98' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S_99' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/sigma' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/T' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_25' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_26' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_27' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_28' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_29' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_30' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_31' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_32' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_33' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_34' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_35' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_36' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_37' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_38' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_39' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_40' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_41' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_42' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_43' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_44' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_45' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_46' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_47' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_48' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_49' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_50' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_51' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_52' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_53' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_54' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_55' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_56' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_57' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_58' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_59' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_60' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_61' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_62' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_63' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_64' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_65' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_66' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_67' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_68' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_69' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_70' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_71' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_72' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_73' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_74' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_75' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_76' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_77' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_78' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_79' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_80' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_81' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_82' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_83' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_84' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_85' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_86' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_87' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_88' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_89' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_90' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_91' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_92' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_93' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_94' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_95' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_96' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_97' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_98' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments_99' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'GBM' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'S_0', 'S_1', 'S_2', 'S_3', 'S_4', 'S_5', 'S_6', 'S_7', 'S_8', 'S_9', 'S_10', 'S_11', 'S_12', 'S_13', 'S_14', 'S_15', 'S_16', 'S_17', 'S_18', 'S_19', 'S_20', 'S_21', 'S_22', 'S_23', 'S_24', 'S_25', 'S_26', 'S_27', 'S_28', 'S_29', 'S_30', 'S_31', 'S_32', 'S_33', 'S_34', 'S_35', 'S_36', 'S_37', 'S_38', 'S_39', 'S_40', 'S_41', 'S_42', 'S_43', 'S_44', 'S_45', 'S_46', 'S_47', 'S_48', 'S_49', 'S_50', 'S_51', 'S_52', 'S_53', 'S_54', 'S_55', 'S_56', 'S_57', 'S_58', 'S_59', 'S_60', 'S_61', 'S_62', 'S_63', 'S_64', 'S_65', 'S_66', 'S_67', 'S_68', 'S_69', 'S_70', 'S_71', 'S_72', 'S_73', 'S_74', 'S_75', 'S_76', 'S_77', 'S_78', 'S_79', 'S_80', 'S_81', 'S_82', 'S_83', 'S_84', 'S_85', 'S_86', 'S_87', 'S_88', 'S_89', 'S_90', 'S_91', 'S_92', 'S_93', 'S_94', 'S_95', 'S_96', 'S_97', 'S_98', 'S_99', 'S0', 'r', 'sigma', 'T', 'random_increments_0', 'random_increments_1', 'random_increments_2', 'random_increments_3', 'random_increments_4', 'random_increments_5', 'random_increments_6', 'random_increments_7', 'random_increments_8', 'random_increments_9', 'random_increments_10', 'random_increments_11', 'random_increments_12', 'random_increments_13', 'random_increments_14', 'random_increments_15', 'random_increments_16', 'random_increments_17', 'random_increments_18', 'random_increments_19', 'random_increments_20', 'random_increments_21', 'random_increments_22', 'random_increments_23', 'random_increments_24', 'random_increments_25', 'random_increments_26', 'random_increments_27', 'random_increments_28', 'random_increments_29', 'random_increments_30', 'random_increments_31', 'random_increments_32', 'random_increments_33', 'random_increments_34', 'random_increments_35', 'random_increments_36', 'random_increments_37', 'random_increments_38', 'random_increments_39', 'random_increments_40', 'random_increments_41', 'random_increments_42', 'random_increments_43', 'random_increments_44', 'random_increments_45', 'random_increments_46', 'random_increments_47', 'random_increments_48', 'random_increments_49', 'random_increments_50', 'random_increments_51', 'random_increments_52', 'random_increments_53', 'random_increments_54', 'random_increments_55', 'random_increments_56', 'random_increments_57', 'random_increments_58', 'random_increments_59', 'random_increments_60', 'random_increments_61', 'random_increments_62', 'random_increments_63', 'random_increments_64', 'random_increments_65', 'random_increments_66', 'random_increments_67', 'random_increments_68', 'random_increments_69', 'random_increments_70', 'random_increments_71', 'random_increments_72', 'random_increments_73', 'random_increments_74', 'random_increments_75', 'random_increments_76', 'random_increments_77', 'random_increments_78', 'random_increments_79', 'random_increments_80', 'random_increments_81', 'random_increments_82', 'random_increments_83', 'random_increments_84', 'random_increments_85', 'random_increments_86', 'random_increments_87', 'random_increments_88', 'random_increments_89', 'random_increments_90', 'random_increments_91', 'random_increments_92', 'random_increments_93', 'random_increments_94', 'random_increments_95', 'random_increments_96', 'random_increments_97', 'random_increments_98', 'random_increments_99' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'GBM' is 12864 from HDL expression: ((1'b0 == ap_block_state2_io) & (1'b1 == ap_CS_fsm_state2))
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_22_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_21_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM'.
Command       create_rtl_model done; 16.857 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12 seconds. CPU system time: 1 seconds. Elapsed time: 17.07 seconds; current allocated memory: 1.890 GB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM -istop -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/vhdl/GBM 
Command       gen_rtl done; 0.395 sec.
Execute       gen_rtl GBM -istop -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/verilog/GBM 
Command       gen_rtl done; 0.3 sec.
Execute       syn_report -csynth -model GBM -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_csynth.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Command       syn_report done; 0.156 sec.
Execute       syn_report -rtlxml -model GBM -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/GBM_csynth.xml 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Command       syn_report done; 0.117 sec.
Execute       syn_report -verbosereport -model GBM -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.verbose.rpt 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Command       syn_report done; 2.173 sec.
Execute       db_write -model GBM -f -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.adb 
Command       db_write done; 0.627 sec.
Execute       db_write -model GBM -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM -p C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM 
Command       gen_tb_info done; 0.151 sec.
Execute       export_constraint_db -f -tool general -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.constraint.tcl 
Execute       syn_report -designview -model GBM -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.design.xml 
Command       syn_report done; 0.408 sec.
Execute       syn_report -csynthDesign -model GBM -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth.rpt -MHOut C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xcku5p-ffva676-3-e 
Execute           ap_family_info -name xcku5p-ffva676-3-e -data names 
Execute           ap_part_info -quiet -name xcku5p-ffva676-3-e -data family 
Execute       syn_report -wcfg -model GBM -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model GBM -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.protoinst 
Execute       sc_get_clocks GBM 
Execute       sc_get_portdomain GBM 
INFO-FLOW: Model list for RTL component generation: GBM_Pipeline_VITIS_LOOP_28_3 GBM_Pipeline_VITIS_LOOP_28_31 GBM_Pipeline_VITIS_LOOP_28_32 GBM_Pipeline_VITIS_LOOP_28_33 GBM_Pipeline_VITIS_LOOP_28_34 GBM_Pipeline_VITIS_LOOP_28_35 GBM_Pipeline_VITIS_LOOP_28_36 GBM_Pipeline_VITIS_LOOP_28_37 GBM_Pipeline_VITIS_LOOP_28_38 GBM_Pipeline_VITIS_LOOP_28_39 GBM_Pipeline_VITIS_LOOP_28_310 GBM_Pipeline_VITIS_LOOP_28_311 GBM_Pipeline_VITIS_LOOP_28_312 GBM_Pipeline_VITIS_LOOP_28_313 GBM_Pipeline_VITIS_LOOP_28_314 GBM_Pipeline_VITIS_LOOP_28_315 GBM_Pipeline_VITIS_LOOP_28_316 GBM_Pipeline_VITIS_LOOP_28_317 GBM_Pipeline_VITIS_LOOP_28_318 GBM_Pipeline_VITIS_LOOP_28_319 GBM_Pipeline_VITIS_LOOP_28_320 GBM_Pipeline_VITIS_LOOP_28_321 GBM_Pipeline_VITIS_LOOP_28_322 GBM_Pipeline_VITIS_LOOP_28_323 GBM_Pipeline_VITIS_LOOP_28_324 GBM_Pipeline_VITIS_LOOP_28_325 GBM_Pipeline_VITIS_LOOP_28_326 GBM_Pipeline_VITIS_LOOP_28_327 GBM_Pipeline_VITIS_LOOP_28_328 GBM_Pipeline_VITIS_LOOP_28_329 GBM_Pipeline_VITIS_LOOP_28_330 GBM_Pipeline_VITIS_LOOP_28_331 GBM_Pipeline_VITIS_LOOP_28_332 GBM_Pipeline_VITIS_LOOP_28_333 GBM_Pipeline_VITIS_LOOP_28_334 GBM_Pipeline_VITIS_LOOP_28_335 GBM_Pipeline_VITIS_LOOP_28_336 GBM_Pipeline_VITIS_LOOP_28_337 GBM_Pipeline_VITIS_LOOP_28_338 GBM_Pipeline_VITIS_LOOP_28_339 GBM_Pipeline_VITIS_LOOP_28_340 GBM_Pipeline_VITIS_LOOP_28_341 GBM_Pipeline_VITIS_LOOP_28_342 GBM_Pipeline_VITIS_LOOP_28_343 GBM_Pipeline_VITIS_LOOP_28_344 GBM_Pipeline_VITIS_LOOP_28_345 GBM_Pipeline_VITIS_LOOP_28_346 GBM_Pipeline_VITIS_LOOP_28_347 GBM_Pipeline_VITIS_LOOP_28_348 GBM_Pipeline_VITIS_LOOP_28_349 GBM_Pipeline_VITIS_LOOP_28_350 GBM_Pipeline_VITIS_LOOP_28_351 GBM_Pipeline_VITIS_LOOP_28_352 GBM_Pipeline_VITIS_LOOP_28_353 GBM_Pipeline_VITIS_LOOP_28_354 GBM_Pipeline_VITIS_LOOP_28_355 GBM_Pipeline_VITIS_LOOP_28_356 GBM_Pipeline_VITIS_LOOP_28_357 GBM_Pipeline_VITIS_LOOP_28_358 GBM_Pipeline_VITIS_LOOP_28_359 GBM_Pipeline_VITIS_LOOP_28_360 GBM_Pipeline_VITIS_LOOP_28_361 GBM_Pipeline_VITIS_LOOP_28_362 GBM_Pipeline_VITIS_LOOP_28_363 GBM_Pipeline_VITIS_LOOP_28_364 GBM_Pipeline_VITIS_LOOP_28_365 GBM_Pipeline_VITIS_LOOP_28_366 GBM_Pipeline_VITIS_LOOP_28_367 GBM_Pipeline_VITIS_LOOP_28_368 GBM_Pipeline_VITIS_LOOP_28_369 GBM_Pipeline_VITIS_LOOP_28_370 GBM_Pipeline_VITIS_LOOP_28_371 GBM_Pipeline_VITIS_LOOP_28_372 GBM_Pipeline_VITIS_LOOP_28_373 GBM_Pipeline_VITIS_LOOP_28_374 GBM_Pipeline_VITIS_LOOP_28_375 GBM_Pipeline_VITIS_LOOP_28_376 GBM_Pipeline_VITIS_LOOP_28_377 GBM_Pipeline_VITIS_LOOP_28_378 GBM_Pipeline_VITIS_LOOP_28_379 GBM_Pipeline_VITIS_LOOP_28_380 GBM_Pipeline_VITIS_LOOP_28_381 GBM_Pipeline_VITIS_LOOP_28_382 GBM_Pipeline_VITIS_LOOP_28_383 GBM_Pipeline_VITIS_LOOP_28_384 GBM_Pipeline_VITIS_LOOP_28_385 GBM_Pipeline_VITIS_LOOP_28_386 GBM_Pipeline_VITIS_LOOP_28_387 GBM_Pipeline_VITIS_LOOP_28_388 GBM_Pipeline_VITIS_LOOP_28_389 GBM_Pipeline_VITIS_LOOP_28_390 GBM_Pipeline_VITIS_LOOP_28_391 GBM_Pipeline_VITIS_LOOP_28_392 GBM_Pipeline_VITIS_LOOP_28_393 GBM_Pipeline_VITIS_LOOP_28_394 GBM_Pipeline_VITIS_LOOP_28_395 GBM_Pipeline_VITIS_LOOP_28_396 GBM_Pipeline_VITIS_LOOP_28_397 GBM_Pipeline_VITIS_LOOP_28_398 GBM_Pipeline_VITIS_LOOP_28_399 GBM
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_3] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_3.compgen.tcl 
INFO-FLOW: Found component GBM_dadd_64ns_64ns_64_5_full_dsp_1.
INFO-FLOW: Append model GBM_dadd_64ns_64ns_64_5_full_dsp_1
INFO-FLOW: Found component GBM_dmul_64ns_64ns_64_5_max_dsp_1.
INFO-FLOW: Append model GBM_dmul_64ns_64ns_64_5_max_dsp_1
INFO-FLOW: Found component GBM_dexp_64ns_64ns_64_12_full_dsp_1.
INFO-FLOW: Append model GBM_dexp_64ns_64ns_64_12_full_dsp_1
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_31] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_31.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_32] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_32.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_33] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_33.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_34] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_34.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_35] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_35.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_36] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_36.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_37] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_37.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_38] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_38.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_39] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_39.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_310] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_310.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_311] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_311.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_312] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_312.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_313] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_313.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_314] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_314.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_315] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_315.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_316] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_316.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_317] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_317.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_318] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_318.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_319] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_319.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_320] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_320.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_321] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_321.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_322] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_322.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_323] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_323.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_324] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_324.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_325] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_325.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_326] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_326.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_327] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_327.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_328] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_328.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_329] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_329.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_330] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_330.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_331] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_331.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_332] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_332.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_333] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_333.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_334] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_334.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_335] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_335.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_336] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_336.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_337] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_337.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_338] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_338.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_339] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_339.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_340] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_340.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_341] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_341.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_342] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_342.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_343] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_343.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_344] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_344.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_345] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_345.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_346] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_346.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_347] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_347.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_348] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_348.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_349] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_349.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_350] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_350.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_351] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_351.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_352] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_352.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_353] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_353.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_354] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_354.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_355] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_355.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_356] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_356.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_357] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_357.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_358] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_358.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_359] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_359.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_360] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_360.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_361] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_361.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_362] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_362.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_363] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_363.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_364] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_364.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_365] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_365.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_366] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_366.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_367] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_367.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_368] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_368.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_369] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_369.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_370] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_370.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_371] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_371.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_372] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_372.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_373] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_373.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_374] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_374.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_375] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_375.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_376] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_376.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_377] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_377.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_378] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_378.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_379] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_379.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_380] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_380.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_381] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_381.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_382] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_382.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_383] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_383.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_384] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_384.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_385] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_385.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_386] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_386.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_387] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_387.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_388] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_388.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_389] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_389.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_390] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_390.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_391] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_391.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_392] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_392.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_393] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_393.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_394] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_394.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_395] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_395.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_396] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_396.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_397] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_397.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_398] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_398.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_28_399] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_399.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.compgen.tcl 
INFO-FLOW: Found component GBM_dadddsub_64ns_64ns_64_5_full_dsp_1.
INFO-FLOW: Append model GBM_dadddsub_64ns_64ns_64_5_full_dsp_1
INFO-FLOW: Found component GBM_ddiv_64ns_64ns_64_22_no_dsp_1.
INFO-FLOW: Append model GBM_ddiv_64ns_64ns_64_22_no_dsp_1
INFO-FLOW: Found component GBM_dsqrt_64ns_64ns_64_21_no_dsp_1.
INFO-FLOW: Append model GBM_dsqrt_64ns_64ns_64_21_no_dsp_1
INFO-FLOW: Found component GBM_gmem_0_m_axi.
INFO-FLOW: Append model GBM_gmem_0_m_axi
INFO-FLOW: Found component GBM_gmem_1_m_axi.
INFO-FLOW: Append model GBM_gmem_1_m_axi
INFO-FLOW: Found component GBM_gmem_2_m_axi.
INFO-FLOW: Append model GBM_gmem_2_m_axi
INFO-FLOW: Found component GBM_gmem_3_m_axi.
INFO-FLOW: Append model GBM_gmem_3_m_axi
INFO-FLOW: Found component GBM_gmem_4_m_axi.
INFO-FLOW: Append model GBM_gmem_4_m_axi
INFO-FLOW: Found component GBM_gmem_5_m_axi.
INFO-FLOW: Append model GBM_gmem_5_m_axi
INFO-FLOW: Found component GBM_gmem_6_m_axi.
INFO-FLOW: Append model GBM_gmem_6_m_axi
INFO-FLOW: Found component GBM_gmem_7_m_axi.
INFO-FLOW: Append model GBM_gmem_7_m_axi
INFO-FLOW: Found component GBM_gmem_8_m_axi.
INFO-FLOW: Append model GBM_gmem_8_m_axi
INFO-FLOW: Found component GBM_gmem_9_m_axi.
INFO-FLOW: Append model GBM_gmem_9_m_axi
INFO-FLOW: Found component GBM_gmem_10_m_axi.
INFO-FLOW: Append model GBM_gmem_10_m_axi
INFO-FLOW: Found component GBM_gmem_11_m_axi.
INFO-FLOW: Append model GBM_gmem_11_m_axi
INFO-FLOW: Found component GBM_gmem_12_m_axi.
INFO-FLOW: Append model GBM_gmem_12_m_axi
INFO-FLOW: Found component GBM_gmem_13_m_axi.
INFO-FLOW: Append model GBM_gmem_13_m_axi
INFO-FLOW: Found component GBM_gmem_14_m_axi.
INFO-FLOW: Append model GBM_gmem_14_m_axi
INFO-FLOW: Found component GBM_gmem_15_m_axi.
INFO-FLOW: Append model GBM_gmem_15_m_axi
INFO-FLOW: Found component GBM_gmem_16_m_axi.
INFO-FLOW: Append model GBM_gmem_16_m_axi
INFO-FLOW: Found component GBM_gmem_17_m_axi.
INFO-FLOW: Append model GBM_gmem_17_m_axi
INFO-FLOW: Found component GBM_gmem_18_m_axi.
INFO-FLOW: Append model GBM_gmem_18_m_axi
INFO-FLOW: Found component GBM_gmem_19_m_axi.
INFO-FLOW: Append model GBM_gmem_19_m_axi
INFO-FLOW: Found component GBM_gmem_20_m_axi.
INFO-FLOW: Append model GBM_gmem_20_m_axi
INFO-FLOW: Found component GBM_gmem_21_m_axi.
INFO-FLOW: Append model GBM_gmem_21_m_axi
INFO-FLOW: Found component GBM_gmem_22_m_axi.
INFO-FLOW: Append model GBM_gmem_22_m_axi
INFO-FLOW: Found component GBM_gmem_23_m_axi.
INFO-FLOW: Append model GBM_gmem_23_m_axi
INFO-FLOW: Found component GBM_gmem_24_m_axi.
INFO-FLOW: Append model GBM_gmem_24_m_axi
INFO-FLOW: Found component GBM_gmem_25_m_axi.
INFO-FLOW: Append model GBM_gmem_25_m_axi
INFO-FLOW: Found component GBM_gmem_26_m_axi.
INFO-FLOW: Append model GBM_gmem_26_m_axi
INFO-FLOW: Found component GBM_gmem_27_m_axi.
INFO-FLOW: Append model GBM_gmem_27_m_axi
INFO-FLOW: Found component GBM_gmem_28_m_axi.
INFO-FLOW: Append model GBM_gmem_28_m_axi
INFO-FLOW: Found component GBM_gmem_29_m_axi.
INFO-FLOW: Append model GBM_gmem_29_m_axi
INFO-FLOW: Found component GBM_gmem_30_m_axi.
INFO-FLOW: Append model GBM_gmem_30_m_axi
INFO-FLOW: Found component GBM_gmem_31_m_axi.
INFO-FLOW: Append model GBM_gmem_31_m_axi
INFO-FLOW: Found component GBM_gmem_32_m_axi.
INFO-FLOW: Append model GBM_gmem_32_m_axi
INFO-FLOW: Found component GBM_gmem_33_m_axi.
INFO-FLOW: Append model GBM_gmem_33_m_axi
INFO-FLOW: Found component GBM_gmem_34_m_axi.
INFO-FLOW: Append model GBM_gmem_34_m_axi
INFO-FLOW: Found component GBM_gmem_35_m_axi.
INFO-FLOW: Append model GBM_gmem_35_m_axi
INFO-FLOW: Found component GBM_gmem_36_m_axi.
INFO-FLOW: Append model GBM_gmem_36_m_axi
INFO-FLOW: Found component GBM_gmem_37_m_axi.
INFO-FLOW: Append model GBM_gmem_37_m_axi
INFO-FLOW: Found component GBM_gmem_38_m_axi.
INFO-FLOW: Append model GBM_gmem_38_m_axi
INFO-FLOW: Found component GBM_gmem_39_m_axi.
INFO-FLOW: Append model GBM_gmem_39_m_axi
INFO-FLOW: Found component GBM_gmem_40_m_axi.
INFO-FLOW: Append model GBM_gmem_40_m_axi
INFO-FLOW: Found component GBM_gmem_41_m_axi.
INFO-FLOW: Append model GBM_gmem_41_m_axi
INFO-FLOW: Found component GBM_gmem_42_m_axi.
INFO-FLOW: Append model GBM_gmem_42_m_axi
INFO-FLOW: Found component GBM_gmem_43_m_axi.
INFO-FLOW: Append model GBM_gmem_43_m_axi
INFO-FLOW: Found component GBM_gmem_44_m_axi.
INFO-FLOW: Append model GBM_gmem_44_m_axi
INFO-FLOW: Found component GBM_gmem_45_m_axi.
INFO-FLOW: Append model GBM_gmem_45_m_axi
INFO-FLOW: Found component GBM_gmem_46_m_axi.
INFO-FLOW: Append model GBM_gmem_46_m_axi
INFO-FLOW: Found component GBM_gmem_47_m_axi.
INFO-FLOW: Append model GBM_gmem_47_m_axi
INFO-FLOW: Found component GBM_gmem_48_m_axi.
INFO-FLOW: Append model GBM_gmem_48_m_axi
INFO-FLOW: Found component GBM_gmem_49_m_axi.
INFO-FLOW: Append model GBM_gmem_49_m_axi
INFO-FLOW: Found component GBM_gmem_50_m_axi.
INFO-FLOW: Append model GBM_gmem_50_m_axi
INFO-FLOW: Found component GBM_gmem_51_m_axi.
INFO-FLOW: Append model GBM_gmem_51_m_axi
INFO-FLOW: Found component GBM_gmem_52_m_axi.
INFO-FLOW: Append model GBM_gmem_52_m_axi
INFO-FLOW: Found component GBM_gmem_53_m_axi.
INFO-FLOW: Append model GBM_gmem_53_m_axi
INFO-FLOW: Found component GBM_gmem_54_m_axi.
INFO-FLOW: Append model GBM_gmem_54_m_axi
INFO-FLOW: Found component GBM_gmem_55_m_axi.
INFO-FLOW: Append model GBM_gmem_55_m_axi
INFO-FLOW: Found component GBM_gmem_56_m_axi.
INFO-FLOW: Append model GBM_gmem_56_m_axi
INFO-FLOW: Found component GBM_gmem_57_m_axi.
INFO-FLOW: Append model GBM_gmem_57_m_axi
INFO-FLOW: Found component GBM_gmem_58_m_axi.
INFO-FLOW: Append model GBM_gmem_58_m_axi
INFO-FLOW: Found component GBM_gmem_59_m_axi.
INFO-FLOW: Append model GBM_gmem_59_m_axi
INFO-FLOW: Found component GBM_gmem_60_m_axi.
INFO-FLOW: Append model GBM_gmem_60_m_axi
INFO-FLOW: Found component GBM_gmem_61_m_axi.
INFO-FLOW: Append model GBM_gmem_61_m_axi
INFO-FLOW: Found component GBM_gmem_62_m_axi.
INFO-FLOW: Append model GBM_gmem_62_m_axi
INFO-FLOW: Found component GBM_gmem_63_m_axi.
INFO-FLOW: Append model GBM_gmem_63_m_axi
INFO-FLOW: Found component GBM_gmem_64_m_axi.
INFO-FLOW: Append model GBM_gmem_64_m_axi
INFO-FLOW: Found component GBM_gmem_65_m_axi.
INFO-FLOW: Append model GBM_gmem_65_m_axi
INFO-FLOW: Found component GBM_gmem_66_m_axi.
INFO-FLOW: Append model GBM_gmem_66_m_axi
INFO-FLOW: Found component GBM_gmem_67_m_axi.
INFO-FLOW: Append model GBM_gmem_67_m_axi
INFO-FLOW: Found component GBM_gmem_68_m_axi.
INFO-FLOW: Append model GBM_gmem_68_m_axi
INFO-FLOW: Found component GBM_gmem_69_m_axi.
INFO-FLOW: Append model GBM_gmem_69_m_axi
INFO-FLOW: Found component GBM_gmem_70_m_axi.
INFO-FLOW: Append model GBM_gmem_70_m_axi
INFO-FLOW: Found component GBM_gmem_71_m_axi.
INFO-FLOW: Append model GBM_gmem_71_m_axi
INFO-FLOW: Found component GBM_gmem_72_m_axi.
INFO-FLOW: Append model GBM_gmem_72_m_axi
INFO-FLOW: Found component GBM_gmem_73_m_axi.
INFO-FLOW: Append model GBM_gmem_73_m_axi
INFO-FLOW: Found component GBM_gmem_74_m_axi.
INFO-FLOW: Append model GBM_gmem_74_m_axi
INFO-FLOW: Found component GBM_gmem_75_m_axi.
INFO-FLOW: Append model GBM_gmem_75_m_axi
INFO-FLOW: Found component GBM_gmem_76_m_axi.
INFO-FLOW: Append model GBM_gmem_76_m_axi
INFO-FLOW: Found component GBM_gmem_77_m_axi.
INFO-FLOW: Append model GBM_gmem_77_m_axi
INFO-FLOW: Found component GBM_gmem_78_m_axi.
INFO-FLOW: Append model GBM_gmem_78_m_axi
INFO-FLOW: Found component GBM_gmem_79_m_axi.
INFO-FLOW: Append model GBM_gmem_79_m_axi
INFO-FLOW: Found component GBM_gmem_80_m_axi.
INFO-FLOW: Append model GBM_gmem_80_m_axi
INFO-FLOW: Found component GBM_gmem_81_m_axi.
INFO-FLOW: Append model GBM_gmem_81_m_axi
INFO-FLOW: Found component GBM_gmem_82_m_axi.
INFO-FLOW: Append model GBM_gmem_82_m_axi
INFO-FLOW: Found component GBM_gmem_83_m_axi.
INFO-FLOW: Append model GBM_gmem_83_m_axi
INFO-FLOW: Found component GBM_gmem_84_m_axi.
INFO-FLOW: Append model GBM_gmem_84_m_axi
INFO-FLOW: Found component GBM_gmem_85_m_axi.
INFO-FLOW: Append model GBM_gmem_85_m_axi
INFO-FLOW: Found component GBM_gmem_86_m_axi.
INFO-FLOW: Append model GBM_gmem_86_m_axi
INFO-FLOW: Found component GBM_gmem_87_m_axi.
INFO-FLOW: Append model GBM_gmem_87_m_axi
INFO-FLOW: Found component GBM_gmem_88_m_axi.
INFO-FLOW: Append model GBM_gmem_88_m_axi
INFO-FLOW: Found component GBM_gmem_89_m_axi.
INFO-FLOW: Append model GBM_gmem_89_m_axi
INFO-FLOW: Found component GBM_gmem_90_m_axi.
INFO-FLOW: Append model GBM_gmem_90_m_axi
INFO-FLOW: Found component GBM_gmem_91_m_axi.
INFO-FLOW: Append model GBM_gmem_91_m_axi
INFO-FLOW: Found component GBM_gmem_92_m_axi.
INFO-FLOW: Append model GBM_gmem_92_m_axi
INFO-FLOW: Found component GBM_gmem_93_m_axi.
INFO-FLOW: Append model GBM_gmem_93_m_axi
INFO-FLOW: Found component GBM_gmem_94_m_axi.
INFO-FLOW: Append model GBM_gmem_94_m_axi
INFO-FLOW: Found component GBM_gmem_95_m_axi.
INFO-FLOW: Append model GBM_gmem_95_m_axi
INFO-FLOW: Found component GBM_gmem_96_m_axi.
INFO-FLOW: Append model GBM_gmem_96_m_axi
INFO-FLOW: Found component GBM_gmem_97_m_axi.
INFO-FLOW: Append model GBM_gmem_97_m_axi
INFO-FLOW: Found component GBM_gmem_98_m_axi.
INFO-FLOW: Append model GBM_gmem_98_m_axi
INFO-FLOW: Found component GBM_gmem_99_m_axi.
INFO-FLOW: Append model GBM_gmem_99_m_axi
INFO-FLOW: Found component GBM_control_s_axi.
INFO-FLOW: Append model GBM_control_s_axi
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_3
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_31
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_32
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_33
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_34
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_35
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_36
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_37
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_38
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_39
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_310
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_311
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_312
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_313
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_314
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_315
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_316
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_317
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_318
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_319
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_320
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_321
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_322
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_323
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_324
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_325
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_326
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_327
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_328
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_329
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_330
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_331
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_332
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_333
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_334
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_335
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_336
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_337
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_338
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_339
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_340
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_341
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_342
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_343
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_344
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_345
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_346
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_347
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_348
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_349
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_350
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_351
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_352
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_353
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_354
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_355
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_356
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_357
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_358
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_359
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_360
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_361
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_362
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_363
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_364
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_365
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_366
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_367
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_368
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_369
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_370
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_371
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_372
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_373
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_374
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_375
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_376
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_377
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_378
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_379
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_380
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_381
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_382
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_383
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_384
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_385
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_386
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_387
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_388
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_389
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_390
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_391
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_392
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_393
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_394
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_395
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_396
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_397
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_398
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_28_399
INFO-FLOW: Append model GBM
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: GBM_dadd_64ns_64ns_64_5_full_dsp_1 GBM_dmul_64ns_64ns_64_5_max_dsp_1 GBM_dexp_64ns_64ns_64_12_full_dsp_1 GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_flow_control_loop_pipe_sequential_init GBM_dadddsub_64ns_64ns_64_5_full_dsp_1 GBM_ddiv_64ns_64ns_64_22_no_dsp_1 GBM_dsqrt_64ns_64ns_64_21_no_dsp_1 GBM_gmem_0_m_axi GBM_gmem_1_m_axi GBM_gmem_2_m_axi GBM_gmem_3_m_axi GBM_gmem_4_m_axi GBM_gmem_5_m_axi GBM_gmem_6_m_axi GBM_gmem_7_m_axi GBM_gmem_8_m_axi GBM_gmem_9_m_axi GBM_gmem_10_m_axi GBM_gmem_11_m_axi GBM_gmem_12_m_axi GBM_gmem_13_m_axi GBM_gmem_14_m_axi GBM_gmem_15_m_axi GBM_gmem_16_m_axi GBM_gmem_17_m_axi GBM_gmem_18_m_axi GBM_gmem_19_m_axi GBM_gmem_20_m_axi GBM_gmem_21_m_axi GBM_gmem_22_m_axi GBM_gmem_23_m_axi GBM_gmem_24_m_axi GBM_gmem_25_m_axi GBM_gmem_26_m_axi GBM_gmem_27_m_axi GBM_gmem_28_m_axi GBM_gmem_29_m_axi GBM_gmem_30_m_axi GBM_gmem_31_m_axi GBM_gmem_32_m_axi GBM_gmem_33_m_axi GBM_gmem_34_m_axi GBM_gmem_35_m_axi GBM_gmem_36_m_axi GBM_gmem_37_m_axi GBM_gmem_38_m_axi GBM_gmem_39_m_axi GBM_gmem_40_m_axi GBM_gmem_41_m_axi GBM_gmem_42_m_axi GBM_gmem_43_m_axi GBM_gmem_44_m_axi GBM_gmem_45_m_axi GBM_gmem_46_m_axi GBM_gmem_47_m_axi GBM_gmem_48_m_axi GBM_gmem_49_m_axi GBM_gmem_50_m_axi GBM_gmem_51_m_axi GBM_gmem_52_m_axi GBM_gmem_53_m_axi GBM_gmem_54_m_axi GBM_gmem_55_m_axi GBM_gmem_56_m_axi GBM_gmem_57_m_axi GBM_gmem_58_m_axi GBM_gmem_59_m_axi GBM_gmem_60_m_axi GBM_gmem_61_m_axi GBM_gmem_62_m_axi GBM_gmem_63_m_axi GBM_gmem_64_m_axi GBM_gmem_65_m_axi GBM_gmem_66_m_axi GBM_gmem_67_m_axi GBM_gmem_68_m_axi GBM_gmem_69_m_axi GBM_gmem_70_m_axi GBM_gmem_71_m_axi GBM_gmem_72_m_axi GBM_gmem_73_m_axi GBM_gmem_74_m_axi GBM_gmem_75_m_axi GBM_gmem_76_m_axi GBM_gmem_77_m_axi GBM_gmem_78_m_axi GBM_gmem_79_m_axi GBM_gmem_80_m_axi GBM_gmem_81_m_axi GBM_gmem_82_m_axi GBM_gmem_83_m_axi GBM_gmem_84_m_axi GBM_gmem_85_m_axi GBM_gmem_86_m_axi GBM_gmem_87_m_axi GBM_gmem_88_m_axi GBM_gmem_89_m_axi GBM_gmem_90_m_axi GBM_gmem_91_m_axi GBM_gmem_92_m_axi GBM_gmem_93_m_axi GBM_gmem_94_m_axi GBM_gmem_95_m_axi GBM_gmem_96_m_axi GBM_gmem_97_m_axi GBM_gmem_98_m_axi GBM_gmem_99_m_axi GBM_control_s_axi GBM_Pipeline_VITIS_LOOP_28_3 GBM_Pipeline_VITIS_LOOP_28_31 GBM_Pipeline_VITIS_LOOP_28_32 GBM_Pipeline_VITIS_LOOP_28_33 GBM_Pipeline_VITIS_LOOP_28_34 GBM_Pipeline_VITIS_LOOP_28_35 GBM_Pipeline_VITIS_LOOP_28_36 GBM_Pipeline_VITIS_LOOP_28_37 GBM_Pipeline_VITIS_LOOP_28_38 GBM_Pipeline_VITIS_LOOP_28_39 GBM_Pipeline_VITIS_LOOP_28_310 GBM_Pipeline_VITIS_LOOP_28_311 GBM_Pipeline_VITIS_LOOP_28_312 GBM_Pipeline_VITIS_LOOP_28_313 GBM_Pipeline_VITIS_LOOP_28_314 GBM_Pipeline_VITIS_LOOP_28_315 GBM_Pipeline_VITIS_LOOP_28_316 GBM_Pipeline_VITIS_LOOP_28_317 GBM_Pipeline_VITIS_LOOP_28_318 GBM_Pipeline_VITIS_LOOP_28_319 GBM_Pipeline_VITIS_LOOP_28_320 GBM_Pipeline_VITIS_LOOP_28_321 GBM_Pipeline_VITIS_LOOP_28_322 GBM_Pipeline_VITIS_LOOP_28_323 GBM_Pipeline_VITIS_LOOP_28_324 GBM_Pipeline_VITIS_LOOP_28_325 GBM_Pipeline_VITIS_LOOP_28_326 GBM_Pipeline_VITIS_LOOP_28_327 GBM_Pipeline_VITIS_LOOP_28_328 GBM_Pipeline_VITIS_LOOP_28_329 GBM_Pipeline_VITIS_LOOP_28_330 GBM_Pipeline_VITIS_LOOP_28_331 GBM_Pipeline_VITIS_LOOP_28_332 GBM_Pipeline_VITIS_LOOP_28_333 GBM_Pipeline_VITIS_LOOP_28_334 GBM_Pipeline_VITIS_LOOP_28_335 GBM_Pipeline_VITIS_LOOP_28_336 GBM_Pipeline_VITIS_LOOP_28_337 GBM_Pipeline_VITIS_LOOP_28_338 GBM_Pipeline_VITIS_LOOP_28_339 GBM_Pipeline_VITIS_LOOP_28_340 GBM_Pipeline_VITIS_LOOP_28_341 GBM_Pipeline_VITIS_LOOP_28_342 GBM_Pipeline_VITIS_LOOP_28_343 GBM_Pipeline_VITIS_LOOP_28_344 GBM_Pipeline_VITIS_LOOP_28_345 GBM_Pipeline_VITIS_LOOP_28_346 GBM_Pipeline_VITIS_LOOP_28_347 GBM_Pipeline_VITIS_LOOP_28_348 GBM_Pipeline_VITIS_LOOP_28_349 GBM_Pipeline_VITIS_LOOP_28_350 GBM_Pipeline_VITIS_LOOP_28_351 GBM_Pipeline_VITIS_LOOP_28_352 GBM_Pipeline_VITIS_LOOP_28_353 GBM_Pipeline_VITIS_LOOP_28_354 GBM_Pipeline_VITIS_LOOP_28_355 GBM_Pipeline_VITIS_LOOP_28_356 GBM_Pipeline_VITIS_LOOP_28_357 GBM_Pipeline_VITIS_LOOP_28_358 GBM_Pipeline_VITIS_LOOP_28_359 GBM_Pipeline_VITIS_LOOP_28_360 GBM_Pipeline_VITIS_LOOP_28_361 GBM_Pipeline_VITIS_LOOP_28_362 GBM_Pipeline_VITIS_LOOP_28_363 GBM_Pipeline_VITIS_LOOP_28_364 GBM_Pipeline_VITIS_LOOP_28_365 GBM_Pipeline_VITIS_LOOP_28_366 GBM_Pipeline_VITIS_LOOP_28_367 GBM_Pipeline_VITIS_LOOP_28_368 GBM_Pipeline_VITIS_LOOP_28_369 GBM_Pipeline_VITIS_LOOP_28_370 GBM_Pipeline_VITIS_LOOP_28_371 GBM_Pipeline_VITIS_LOOP_28_372 GBM_Pipeline_VITIS_LOOP_28_373 GBM_Pipeline_VITIS_LOOP_28_374 GBM_Pipeline_VITIS_LOOP_28_375 GBM_Pipeline_VITIS_LOOP_28_376 GBM_Pipeline_VITIS_LOOP_28_377 GBM_Pipeline_VITIS_LOOP_28_378 GBM_Pipeline_VITIS_LOOP_28_379 GBM_Pipeline_VITIS_LOOP_28_380 GBM_Pipeline_VITIS_LOOP_28_381 GBM_Pipeline_VITIS_LOOP_28_382 GBM_Pipeline_VITIS_LOOP_28_383 GBM_Pipeline_VITIS_LOOP_28_384 GBM_Pipeline_VITIS_LOOP_28_385 GBM_Pipeline_VITIS_LOOP_28_386 GBM_Pipeline_VITIS_LOOP_28_387 GBM_Pipeline_VITIS_LOOP_28_388 GBM_Pipeline_VITIS_LOOP_28_389 GBM_Pipeline_VITIS_LOOP_28_390 GBM_Pipeline_VITIS_LOOP_28_391 GBM_Pipeline_VITIS_LOOP_28_392 GBM_Pipeline_VITIS_LOOP_28_393 GBM_Pipeline_VITIS_LOOP_28_394 GBM_Pipeline_VITIS_LOOP_28_395 GBM_Pipeline_VITIS_LOOP_28_396 GBM_Pipeline_VITIS_LOOP_28_397 GBM_Pipeline_VITIS_LOOP_28_398 GBM_Pipeline_VITIS_LOOP_28_399 GBM
INFO-FLOW: Generating C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model GBM_dadd_64ns_64ns_64_5_full_dsp_1
INFO-FLOW: To file: write model GBM_dmul_64ns_64ns_64_5_max_dsp_1
INFO-FLOW: To file: write model GBM_dexp_64ns_64ns_64_12_full_dsp_1
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_dadddsub_64ns_64ns_64_5_full_dsp_1
INFO-FLOW: To file: write model GBM_ddiv_64ns_64ns_64_22_no_dsp_1
INFO-FLOW: To file: write model GBM_dsqrt_64ns_64ns_64_21_no_dsp_1
INFO-FLOW: To file: write model GBM_gmem_0_m_axi
INFO-FLOW: To file: write model GBM_gmem_1_m_axi
INFO-FLOW: To file: write model GBM_gmem_2_m_axi
INFO-FLOW: To file: write model GBM_gmem_3_m_axi
INFO-FLOW: To file: write model GBM_gmem_4_m_axi
INFO-FLOW: To file: write model GBM_gmem_5_m_axi
INFO-FLOW: To file: write model GBM_gmem_6_m_axi
INFO-FLOW: To file: write model GBM_gmem_7_m_axi
INFO-FLOW: To file: write model GBM_gmem_8_m_axi
INFO-FLOW: To file: write model GBM_gmem_9_m_axi
INFO-FLOW: To file: write model GBM_gmem_10_m_axi
INFO-FLOW: To file: write model GBM_gmem_11_m_axi
INFO-FLOW: To file: write model GBM_gmem_12_m_axi
INFO-FLOW: To file: write model GBM_gmem_13_m_axi
INFO-FLOW: To file: write model GBM_gmem_14_m_axi
INFO-FLOW: To file: write model GBM_gmem_15_m_axi
INFO-FLOW: To file: write model GBM_gmem_16_m_axi
INFO-FLOW: To file: write model GBM_gmem_17_m_axi
INFO-FLOW: To file: write model GBM_gmem_18_m_axi
INFO-FLOW: To file: write model GBM_gmem_19_m_axi
INFO-FLOW: To file: write model GBM_gmem_20_m_axi
INFO-FLOW: To file: write model GBM_gmem_21_m_axi
INFO-FLOW: To file: write model GBM_gmem_22_m_axi
INFO-FLOW: To file: write model GBM_gmem_23_m_axi
INFO-FLOW: To file: write model GBM_gmem_24_m_axi
INFO-FLOW: To file: write model GBM_gmem_25_m_axi
INFO-FLOW: To file: write model GBM_gmem_26_m_axi
INFO-FLOW: To file: write model GBM_gmem_27_m_axi
INFO-FLOW: To file: write model GBM_gmem_28_m_axi
INFO-FLOW: To file: write model GBM_gmem_29_m_axi
INFO-FLOW: To file: write model GBM_gmem_30_m_axi
INFO-FLOW: To file: write model GBM_gmem_31_m_axi
INFO-FLOW: To file: write model GBM_gmem_32_m_axi
INFO-FLOW: To file: write model GBM_gmem_33_m_axi
INFO-FLOW: To file: write model GBM_gmem_34_m_axi
INFO-FLOW: To file: write model GBM_gmem_35_m_axi
INFO-FLOW: To file: write model GBM_gmem_36_m_axi
INFO-FLOW: To file: write model GBM_gmem_37_m_axi
INFO-FLOW: To file: write model GBM_gmem_38_m_axi
INFO-FLOW: To file: write model GBM_gmem_39_m_axi
INFO-FLOW: To file: write model GBM_gmem_40_m_axi
INFO-FLOW: To file: write model GBM_gmem_41_m_axi
INFO-FLOW: To file: write model GBM_gmem_42_m_axi
INFO-FLOW: To file: write model GBM_gmem_43_m_axi
INFO-FLOW: To file: write model GBM_gmem_44_m_axi
INFO-FLOW: To file: write model GBM_gmem_45_m_axi
INFO-FLOW: To file: write model GBM_gmem_46_m_axi
INFO-FLOW: To file: write model GBM_gmem_47_m_axi
INFO-FLOW: To file: write model GBM_gmem_48_m_axi
INFO-FLOW: To file: write model GBM_gmem_49_m_axi
INFO-FLOW: To file: write model GBM_gmem_50_m_axi
INFO-FLOW: To file: write model GBM_gmem_51_m_axi
INFO-FLOW: To file: write model GBM_gmem_52_m_axi
INFO-FLOW: To file: write model GBM_gmem_53_m_axi
INFO-FLOW: To file: write model GBM_gmem_54_m_axi
INFO-FLOW: To file: write model GBM_gmem_55_m_axi
INFO-FLOW: To file: write model GBM_gmem_56_m_axi
INFO-FLOW: To file: write model GBM_gmem_57_m_axi
INFO-FLOW: To file: write model GBM_gmem_58_m_axi
INFO-FLOW: To file: write model GBM_gmem_59_m_axi
INFO-FLOW: To file: write model GBM_gmem_60_m_axi
INFO-FLOW: To file: write model GBM_gmem_61_m_axi
INFO-FLOW: To file: write model GBM_gmem_62_m_axi
INFO-FLOW: To file: write model GBM_gmem_63_m_axi
INFO-FLOW: To file: write model GBM_gmem_64_m_axi
INFO-FLOW: To file: write model GBM_gmem_65_m_axi
INFO-FLOW: To file: write model GBM_gmem_66_m_axi
INFO-FLOW: To file: write model GBM_gmem_67_m_axi
INFO-FLOW: To file: write model GBM_gmem_68_m_axi
INFO-FLOW: To file: write model GBM_gmem_69_m_axi
INFO-FLOW: To file: write model GBM_gmem_70_m_axi
INFO-FLOW: To file: write model GBM_gmem_71_m_axi
INFO-FLOW: To file: write model GBM_gmem_72_m_axi
INFO-FLOW: To file: write model GBM_gmem_73_m_axi
INFO-FLOW: To file: write model GBM_gmem_74_m_axi
INFO-FLOW: To file: write model GBM_gmem_75_m_axi
INFO-FLOW: To file: write model GBM_gmem_76_m_axi
INFO-FLOW: To file: write model GBM_gmem_77_m_axi
INFO-FLOW: To file: write model GBM_gmem_78_m_axi
INFO-FLOW: To file: write model GBM_gmem_79_m_axi
INFO-FLOW: To file: write model GBM_gmem_80_m_axi
INFO-FLOW: To file: write model GBM_gmem_81_m_axi
INFO-FLOW: To file: write model GBM_gmem_82_m_axi
INFO-FLOW: To file: write model GBM_gmem_83_m_axi
INFO-FLOW: To file: write model GBM_gmem_84_m_axi
INFO-FLOW: To file: write model GBM_gmem_85_m_axi
INFO-FLOW: To file: write model GBM_gmem_86_m_axi
INFO-FLOW: To file: write model GBM_gmem_87_m_axi
INFO-FLOW: To file: write model GBM_gmem_88_m_axi
INFO-FLOW: To file: write model GBM_gmem_89_m_axi
INFO-FLOW: To file: write model GBM_gmem_90_m_axi
INFO-FLOW: To file: write model GBM_gmem_91_m_axi
INFO-FLOW: To file: write model GBM_gmem_92_m_axi
INFO-FLOW: To file: write model GBM_gmem_93_m_axi
INFO-FLOW: To file: write model GBM_gmem_94_m_axi
INFO-FLOW: To file: write model GBM_gmem_95_m_axi
INFO-FLOW: To file: write model GBM_gmem_96_m_axi
INFO-FLOW: To file: write model GBM_gmem_97_m_axi
INFO-FLOW: To file: write model GBM_gmem_98_m_axi
INFO-FLOW: To file: write model GBM_gmem_99_m_axi
INFO-FLOW: To file: write model GBM_control_s_axi
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_3
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_31
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_32
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_33
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_34
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_35
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_36
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_37
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_38
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_39
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_310
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_311
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_312
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_313
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_314
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_315
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_316
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_317
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_318
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_319
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_320
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_321
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_322
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_323
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_324
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_325
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_326
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_327
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_328
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_329
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_330
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_331
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_332
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_333
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_334
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_335
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_336
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_337
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_338
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_339
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_340
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_341
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_342
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_343
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_344
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_345
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_346
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_347
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_348
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_349
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_350
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_351
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_352
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_353
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_354
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_355
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_356
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_357
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_358
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_359
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_360
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_361
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_362
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_363
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_364
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_365
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_366
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_367
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_368
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_369
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_370
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_371
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_372
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_373
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_374
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_375
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_376
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_377
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_378
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_379
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_380
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_381
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_382
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_383
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_384
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_385
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_386
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_387
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_388
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_389
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_390
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_391
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_392
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_393
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_394
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_395
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_396
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_397
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_398
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_28_399
INFO-FLOW: To file: write model GBM
INFO-FLOW: Generating C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=8.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/vhdl' dstVlogDir='C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/vlog' tclDir='C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db' modelList='GBM_dadd_64ns_64ns_64_5_full_dsp_1
GBM_dmul_64ns_64ns_64_5_max_dsp_1
GBM_dexp_64ns_64ns_64_12_full_dsp_1
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_dadddsub_64ns_64ns_64_5_full_dsp_1
GBM_ddiv_64ns_64ns_64_22_no_dsp_1
GBM_dsqrt_64ns_64ns_64_21_no_dsp_1
GBM_gmem_0_m_axi
GBM_gmem_1_m_axi
GBM_gmem_2_m_axi
GBM_gmem_3_m_axi
GBM_gmem_4_m_axi
GBM_gmem_5_m_axi
GBM_gmem_6_m_axi
GBM_gmem_7_m_axi
GBM_gmem_8_m_axi
GBM_gmem_9_m_axi
GBM_gmem_10_m_axi
GBM_gmem_11_m_axi
GBM_gmem_12_m_axi
GBM_gmem_13_m_axi
GBM_gmem_14_m_axi
GBM_gmem_15_m_axi
GBM_gmem_16_m_axi
GBM_gmem_17_m_axi
GBM_gmem_18_m_axi
GBM_gmem_19_m_axi
GBM_gmem_20_m_axi
GBM_gmem_21_m_axi
GBM_gmem_22_m_axi
GBM_gmem_23_m_axi
GBM_gmem_24_m_axi
GBM_gmem_25_m_axi
GBM_gmem_26_m_axi
GBM_gmem_27_m_axi
GBM_gmem_28_m_axi
GBM_gmem_29_m_axi
GBM_gmem_30_m_axi
GBM_gmem_31_m_axi
GBM_gmem_32_m_axi
GBM_gmem_33_m_axi
GBM_gmem_34_m_axi
GBM_gmem_35_m_axi
GBM_gmem_36_m_axi
GBM_gmem_37_m_axi
GBM_gmem_38_m_axi
GBM_gmem_39_m_axi
GBM_gmem_40_m_axi
GBM_gmem_41_m_axi
GBM_gmem_42_m_axi
GBM_gmem_43_m_axi
GBM_gmem_44_m_axi
GBM_gmem_45_m_axi
GBM_gmem_46_m_axi
GBM_gmem_47_m_axi
GBM_gmem_48_m_axi
GBM_gmem_49_m_axi
GBM_gmem_50_m_axi
GBM_gmem_51_m_axi
GBM_gmem_52_m_axi
GBM_gmem_53_m_axi
GBM_gmem_54_m_axi
GBM_gmem_55_m_axi
GBM_gmem_56_m_axi
GBM_gmem_57_m_axi
GBM_gmem_58_m_axi
GBM_gmem_59_m_axi
GBM_gmem_60_m_axi
GBM_gmem_61_m_axi
GBM_gmem_62_m_axi
GBM_gmem_63_m_axi
GBM_gmem_64_m_axi
GBM_gmem_65_m_axi
GBM_gmem_66_m_axi
GBM_gmem_67_m_axi
GBM_gmem_68_m_axi
GBM_gmem_69_m_axi
GBM_gmem_70_m_axi
GBM_gmem_71_m_axi
GBM_gmem_72_m_axi
GBM_gmem_73_m_axi
GBM_gmem_74_m_axi
GBM_gmem_75_m_axi
GBM_gmem_76_m_axi
GBM_gmem_77_m_axi
GBM_gmem_78_m_axi
GBM_gmem_79_m_axi
GBM_gmem_80_m_axi
GBM_gmem_81_m_axi
GBM_gmem_82_m_axi
GBM_gmem_83_m_axi
GBM_gmem_84_m_axi
GBM_gmem_85_m_axi
GBM_gmem_86_m_axi
GBM_gmem_87_m_axi
GBM_gmem_88_m_axi
GBM_gmem_89_m_axi
GBM_gmem_90_m_axi
GBM_gmem_91_m_axi
GBM_gmem_92_m_axi
GBM_gmem_93_m_axi
GBM_gmem_94_m_axi
GBM_gmem_95_m_axi
GBM_gmem_96_m_axi
GBM_gmem_97_m_axi
GBM_gmem_98_m_axi
GBM_gmem_99_m_axi
GBM_control_s_axi
GBM_Pipeline_VITIS_LOOP_28_3
GBM_Pipeline_VITIS_LOOP_28_31
GBM_Pipeline_VITIS_LOOP_28_32
GBM_Pipeline_VITIS_LOOP_28_33
GBM_Pipeline_VITIS_LOOP_28_34
GBM_Pipeline_VITIS_LOOP_28_35
GBM_Pipeline_VITIS_LOOP_28_36
GBM_Pipeline_VITIS_LOOP_28_37
GBM_Pipeline_VITIS_LOOP_28_38
GBM_Pipeline_VITIS_LOOP_28_39
GBM_Pipeline_VITIS_LOOP_28_310
GBM_Pipeline_VITIS_LOOP_28_311
GBM_Pipeline_VITIS_LOOP_28_312
GBM_Pipeline_VITIS_LOOP_28_313
GBM_Pipeline_VITIS_LOOP_28_314
GBM_Pipeline_VITIS_LOOP_28_315
GBM_Pipeline_VITIS_LOOP_28_316
GBM_Pipeline_VITIS_LOOP_28_317
GBM_Pipeline_VITIS_LOOP_28_318
GBM_Pipeline_VITIS_LOOP_28_319
GBM_Pipeline_VITIS_LOOP_28_320
GBM_Pipeline_VITIS_LOOP_28_321
GBM_Pipeline_VITIS_LOOP_28_322
GBM_Pipeline_VITIS_LOOP_28_323
GBM_Pipeline_VITIS_LOOP_28_324
GBM_Pipeline_VITIS_LOOP_28_325
GBM_Pipeline_VITIS_LOOP_28_326
GBM_Pipeline_VITIS_LOOP_28_327
GBM_Pipeline_VITIS_LOOP_28_328
GBM_Pipeline_VITIS_LOOP_28_329
GBM_Pipeline_VITIS_LOOP_28_330
GBM_Pipeline_VITIS_LOOP_28_331
GBM_Pipeline_VITIS_LOOP_28_332
GBM_Pipeline_VITIS_LOOP_28_333
GBM_Pipeline_VITIS_LOOP_28_334
GBM_Pipeline_VITIS_LOOP_28_335
GBM_Pipeline_VITIS_LOOP_28_336
GBM_Pipeline_VITIS_LOOP_28_337
GBM_Pipeline_VITIS_LOOP_28_338
GBM_Pipeline_VITIS_LOOP_28_339
GBM_Pipeline_VITIS_LOOP_28_340
GBM_Pipeline_VITIS_LOOP_28_341
GBM_Pipeline_VITIS_LOOP_28_342
GBM_Pipeline_VITIS_LOOP_28_343
GBM_Pipeline_VITIS_LOOP_28_344
GBM_Pipeline_VITIS_LOOP_28_345
GBM_Pipeline_VITIS_LOOP_28_346
GBM_Pipeline_VITIS_LOOP_28_347
GBM_Pipeline_VITIS_LOOP_28_348
GBM_Pipeline_VITIS_LOOP_28_349
GBM_Pipeline_VITIS_LOOP_28_350
GBM_Pipeline_VITIS_LOOP_28_351
GBM_Pipeline_VITIS_LOOP_28_352
GBM_Pipeline_VITIS_LOOP_28_353
GBM_Pipeline_VITIS_LOOP_28_354
GBM_Pipeline_VITIS_LOOP_28_355
GBM_Pipeline_VITIS_LOOP_28_356
GBM_Pipeline_VITIS_LOOP_28_357
GBM_Pipeline_VITIS_LOOP_28_358
GBM_Pipeline_VITIS_LOOP_28_359
GBM_Pipeline_VITIS_LOOP_28_360
GBM_Pipeline_VITIS_LOOP_28_361
GBM_Pipeline_VITIS_LOOP_28_362
GBM_Pipeline_VITIS_LOOP_28_363
GBM_Pipeline_VITIS_LOOP_28_364
GBM_Pipeline_VITIS_LOOP_28_365
GBM_Pipeline_VITIS_LOOP_28_366
GBM_Pipeline_VITIS_LOOP_28_367
GBM_Pipeline_VITIS_LOOP_28_368
GBM_Pipeline_VITIS_LOOP_28_369
GBM_Pipeline_VITIS_LOOP_28_370
GBM_Pipeline_VITIS_LOOP_28_371
GBM_Pipeline_VITIS_LOOP_28_372
GBM_Pipeline_VITIS_LOOP_28_373
GBM_Pipeline_VITIS_LOOP_28_374
GBM_Pipeline_VITIS_LOOP_28_375
GBM_Pipeline_VITIS_LOOP_28_376
GBM_Pipeline_VITIS_LOOP_28_377
GBM_Pipeline_VITIS_LOOP_28_378
GBM_Pipeline_VITIS_LOOP_28_379
GBM_Pipeline_VITIS_LOOP_28_380
GBM_Pipeline_VITIS_LOOP_28_381
GBM_Pipeline_VITIS_LOOP_28_382
GBM_Pipeline_VITIS_LOOP_28_383
GBM_Pipeline_VITIS_LOOP_28_384
GBM_Pipeline_VITIS_LOOP_28_385
GBM_Pipeline_VITIS_LOOP_28_386
GBM_Pipeline_VITIS_LOOP_28_387
GBM_Pipeline_VITIS_LOOP_28_388
GBM_Pipeline_VITIS_LOOP_28_389
GBM_Pipeline_VITIS_LOOP_28_390
GBM_Pipeline_VITIS_LOOP_28_391
GBM_Pipeline_VITIS_LOOP_28_392
GBM_Pipeline_VITIS_LOOP_28_393
GBM_Pipeline_VITIS_LOOP_28_394
GBM_Pipeline_VITIS_LOOP_28_395
GBM_Pipeline_VITIS_LOOP_28_396
GBM_Pipeline_VITIS_LOOP_28_397
GBM_Pipeline_VITIS_LOOP_28_398
GBM_Pipeline_VITIS_LOOP_28_399
GBM
' expOnly='0'
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcku5p-ffva676-3-e -data names -quiet 
Execute       ap_part_info -name xcku5p-ffva676-3-e -data info -quiet 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_3.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_31.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_32.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_33.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_34.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_35.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_36.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_37.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_38.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_39.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_310.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_311.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_312.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_313.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_314.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_315.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_316.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_317.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_318.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_319.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_320.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_321.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_322.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_323.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_324.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_325.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_326.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_327.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_328.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_329.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_330.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_331.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_332.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_333.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_334.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_335.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_336.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_337.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_338.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_339.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_340.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_341.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_342.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_343.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_344.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_345.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_346.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_347.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_348.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_349.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_350.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_351.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_352.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_353.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_354.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_355.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_356.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_357.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_358.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_359.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_360.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_361.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_362.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_363.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_364.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_365.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_366.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_367.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_368.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_369.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_370.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_371.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_372.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_373.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_374.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_375.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_376.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_377.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_378.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_379.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_380.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_381.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_382.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_383.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_384.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_385.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_386.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_387.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_388.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_389.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_390.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_391.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_392.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_393.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_394.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_395.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_396.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_397.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_398.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_399.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5 seconds. CPU system time: 3 seconds. Elapsed time: 7.693 seconds; current allocated memory: 1.963 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='GBM_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='GBM_dadd_64ns_64ns_64_5_full_dsp_1
GBM_dmul_64ns_64ns_64_5_max_dsp_1
GBM_dexp_64ns_64ns_64_12_full_dsp_1
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_dadddsub_64ns_64ns_64_5_full_dsp_1
GBM_ddiv_64ns_64ns_64_22_no_dsp_1
GBM_dsqrt_64ns_64ns_64_21_no_dsp_1
GBM_gmem_0_m_axi
GBM_gmem_1_m_axi
GBM_gmem_2_m_axi
GBM_gmem_3_m_axi
GBM_gmem_4_m_axi
GBM_gmem_5_m_axi
GBM_gmem_6_m_axi
GBM_gmem_7_m_axi
GBM_gmem_8_m_axi
GBM_gmem_9_m_axi
GBM_gmem_10_m_axi
GBM_gmem_11_m_axi
GBM_gmem_12_m_axi
GBM_gmem_13_m_axi
GBM_gmem_14_m_axi
GBM_gmem_15_m_axi
GBM_gmem_16_m_axi
GBM_gmem_17_m_axi
GBM_gmem_18_m_axi
GBM_gmem_19_m_axi
GBM_gmem_20_m_axi
GBM_gmem_21_m_axi
GBM_gmem_22_m_axi
GBM_gmem_23_m_axi
GBM_gmem_24_m_axi
GBM_gmem_25_m_axi
GBM_gmem_26_m_axi
GBM_gmem_27_m_axi
GBM_gmem_28_m_axi
GBM_gmem_29_m_axi
GBM_gmem_30_m_axi
GBM_gmem_31_m_axi
GBM_gmem_32_m_axi
GBM_gmem_33_m_axi
GBM_gmem_34_m_axi
GBM_gmem_35_m_axi
GBM_gmem_36_m_axi
GBM_gmem_37_m_axi
GBM_gmem_38_m_axi
GBM_gmem_39_m_axi
GBM_gmem_40_m_axi
GBM_gmem_41_m_axi
GBM_gmem_42_m_axi
GBM_gmem_43_m_axi
GBM_gmem_44_m_axi
GBM_gmem_45_m_axi
GBM_gmem_46_m_axi
GBM_gmem_47_m_axi
GBM_gmem_48_m_axi
GBM_gmem_49_m_axi
GBM_gmem_50_m_axi
GBM_gmem_51_m_axi
GBM_gmem_52_m_axi
GBM_gmem_53_m_axi
GBM_gmem_54_m_axi
GBM_gmem_55_m_axi
GBM_gmem_56_m_axi
GBM_gmem_57_m_axi
GBM_gmem_58_m_axi
GBM_gmem_59_m_axi
GBM_gmem_60_m_axi
GBM_gmem_61_m_axi
GBM_gmem_62_m_axi
GBM_gmem_63_m_axi
GBM_gmem_64_m_axi
GBM_gmem_65_m_axi
GBM_gmem_66_m_axi
GBM_gmem_67_m_axi
GBM_gmem_68_m_axi
GBM_gmem_69_m_axi
GBM_gmem_70_m_axi
GBM_gmem_71_m_axi
GBM_gmem_72_m_axi
GBM_gmem_73_m_axi
GBM_gmem_74_m_axi
GBM_gmem_75_m_axi
GBM_gmem_76_m_axi
GBM_gmem_77_m_axi
GBM_gmem_78_m_axi
GBM_gmem_79_m_axi
GBM_gmem_80_m_axi
GBM_gmem_81_m_axi
GBM_gmem_82_m_axi
GBM_gmem_83_m_axi
GBM_gmem_84_m_axi
GBM_gmem_85_m_axi
GBM_gmem_86_m_axi
GBM_gmem_87_m_axi
GBM_gmem_88_m_axi
GBM_gmem_89_m_axi
GBM_gmem_90_m_axi
GBM_gmem_91_m_axi
GBM_gmem_92_m_axi
GBM_gmem_93_m_axi
GBM_gmem_94_m_axi
GBM_gmem_95_m_axi
GBM_gmem_96_m_axi
GBM_gmem_97_m_axi
GBM_gmem_98_m_axi
GBM_gmem_99_m_axi
GBM_control_s_axi
GBM_Pipeline_VITIS_LOOP_28_3
GBM_Pipeline_VITIS_LOOP_28_31
GBM_Pipeline_VITIS_LOOP_28_32
GBM_Pipeline_VITIS_LOOP_28_33
GBM_Pipeline_VITIS_LOOP_28_34
GBM_Pipeline_VITIS_LOOP_28_35
GBM_Pipeline_VITIS_LOOP_28_36
GBM_Pipeline_VITIS_LOOP_28_37
GBM_Pipeline_VITIS_LOOP_28_38
GBM_Pipeline_VITIS_LOOP_28_39
GBM_Pipeline_VITIS_LOOP_28_310
GBM_Pipeline_VITIS_LOOP_28_311
GBM_Pipeline_VITIS_LOOP_28_312
GBM_Pipeline_VITIS_LOOP_28_313
GBM_Pipeline_VITIS_LOOP_28_314
GBM_Pipeline_VITIS_LOOP_28_315
GBM_Pipeline_VITIS_LOOP_28_316
GBM_Pipeline_VITIS_LOOP_28_317
GBM_Pipeline_VITIS_LOOP_28_318
GBM_Pipeline_VITIS_LOOP_28_319
GBM_Pipeline_VITIS_LOOP_28_320
GBM_Pipeline_VITIS_LOOP_28_321
GBM_Pipeline_VITIS_LOOP_28_322
GBM_Pipeline_VITIS_LOOP_28_323
GBM_Pipeline_VITIS_LOOP_28_324
GBM_Pipeline_VITIS_LOOP_28_325
GBM_Pipeline_VITIS_LOOP_28_326
GBM_Pipeline_VITIS_LOOP_28_327
GBM_Pipeline_VITIS_LOOP_28_328
GBM_Pipeline_VITIS_LOOP_28_329
GBM_Pipeline_VITIS_LOOP_28_330
GBM_Pipeline_VITIS_LOOP_28_331
GBM_Pipeline_VITIS_LOOP_28_332
GBM_Pipeline_VITIS_LOOP_28_333
GBM_Pipeline_VITIS_LOOP_28_334
GBM_Pipeline_VITIS_LOOP_28_335
GBM_Pipeline_VITIS_LOOP_28_336
GBM_Pipeline_VITIS_LOOP_28_337
GBM_Pipeline_VITIS_LOOP_28_338
GBM_Pipeline_VITIS_LOOP_28_339
GBM_Pipeline_VITIS_LOOP_28_340
GBM_Pipeline_VITIS_LOOP_28_341
GBM_Pipeline_VITIS_LOOP_28_342
GBM_Pipeline_VITIS_LOOP_28_343
GBM_Pipeline_VITIS_LOOP_28_344
GBM_Pipeline_VITIS_LOOP_28_345
GBM_Pipeline_VITIS_LOOP_28_346
GBM_Pipeline_VITIS_LOOP_28_347
GBM_Pipeline_VITIS_LOOP_28_348
GBM_Pipeline_VITIS_LOOP_28_349
GBM_Pipeline_VITIS_LOOP_28_350
GBM_Pipeline_VITIS_LOOP_28_351
GBM_Pipeline_VITIS_LOOP_28_352
GBM_Pipeline_VITIS_LOOP_28_353
GBM_Pipeline_VITIS_LOOP_28_354
GBM_Pipeline_VITIS_LOOP_28_355
GBM_Pipeline_VITIS_LOOP_28_356
GBM_Pipeline_VITIS_LOOP_28_357
GBM_Pipeline_VITIS_LOOP_28_358
GBM_Pipeline_VITIS_LOOP_28_359
GBM_Pipeline_VITIS_LOOP_28_360
GBM_Pipeline_VITIS_LOOP_28_361
GBM_Pipeline_VITIS_LOOP_28_362
GBM_Pipeline_VITIS_LOOP_28_363
GBM_Pipeline_VITIS_LOOP_28_364
GBM_Pipeline_VITIS_LOOP_28_365
GBM_Pipeline_VITIS_LOOP_28_366
GBM_Pipeline_VITIS_LOOP_28_367
GBM_Pipeline_VITIS_LOOP_28_368
GBM_Pipeline_VITIS_LOOP_28_369
GBM_Pipeline_VITIS_LOOP_28_370
GBM_Pipeline_VITIS_LOOP_28_371
GBM_Pipeline_VITIS_LOOP_28_372
GBM_Pipeline_VITIS_LOOP_28_373
GBM_Pipeline_VITIS_LOOP_28_374
GBM_Pipeline_VITIS_LOOP_28_375
GBM_Pipeline_VITIS_LOOP_28_376
GBM_Pipeline_VITIS_LOOP_28_377
GBM_Pipeline_VITIS_LOOP_28_378
GBM_Pipeline_VITIS_LOOP_28_379
GBM_Pipeline_VITIS_LOOP_28_380
GBM_Pipeline_VITIS_LOOP_28_381
GBM_Pipeline_VITIS_LOOP_28_382
GBM_Pipeline_VITIS_LOOP_28_383
GBM_Pipeline_VITIS_LOOP_28_384
GBM_Pipeline_VITIS_LOOP_28_385
GBM_Pipeline_VITIS_LOOP_28_386
GBM_Pipeline_VITIS_LOOP_28_387
GBM_Pipeline_VITIS_LOOP_28_388
GBM_Pipeline_VITIS_LOOP_28_389
GBM_Pipeline_VITIS_LOOP_28_390
GBM_Pipeline_VITIS_LOOP_28_391
GBM_Pipeline_VITIS_LOOP_28_392
GBM_Pipeline_VITIS_LOOP_28_393
GBM_Pipeline_VITIS_LOOP_28_394
GBM_Pipeline_VITIS_LOOP_28_395
GBM_Pipeline_VITIS_LOOP_28_396
GBM_Pipeline_VITIS_LOOP_28_397
GBM_Pipeline_VITIS_LOOP_28_398
GBM_Pipeline_VITIS_LOOP_28_399
GBM
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.compgen.dataonly.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.compgen.dataonly.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.compgen.dataonly.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_3.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_31.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_32.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_33.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_34.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_35.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_36.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_37.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_38.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_39.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_310.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_311.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_312.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_313.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_314.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_315.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_316.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_317.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_318.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_319.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_320.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_321.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_322.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_323.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_324.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_325.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_326.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_327.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_328.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_329.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_330.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_331.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_332.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_333.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_334.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_335.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_336.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_337.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_338.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_339.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_340.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_341.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_342.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_343.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_344.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_345.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_346.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_347.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_348.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_349.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_350.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_351.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_352.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_353.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_354.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_355.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_356.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_357.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_358.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_359.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_360.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_361.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_362.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_363.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_364.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_365.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_366.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_367.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_368.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_369.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_370.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_371.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_372.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_373.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_374.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_375.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_376.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_377.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_378.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_379.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_380.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_381.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_382.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_383.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_384.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_385.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_386.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_387.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_388.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_389.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_390.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_391.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_392.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_393.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_394.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_395.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_396.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_397.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_398.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_399.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcku5p-ffva676-3-e -data names -quiet 
Execute       ap_part_info -name xcku5p-ffva676-3-e -data info -quiet 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.constraint.tcl 
Execute       sc_get_clocks GBM 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/impl/misc/GBM_dadd_64ns_64ns_64_5_full_dsp_1_ip.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/impl/misc/GBM_dadddsub_64ns_64ns_64_5_full_dsp_1_ip.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/impl/misc/GBM_ddiv_64ns_64ns_64_22_no_dsp_1_ip.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/impl/misc/GBM_dexp_64ns_64ns_64_12_full_dsp_1_ip.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/impl/misc/GBM_dmul_64ns_64ns_64_5_max_dsp_1_ip.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/impl/misc/GBM_dsqrt_64ns_64ns_64_21_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_0 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_1_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_1 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_10_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_10 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_11_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_11 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_12_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_12 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_13_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_13 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_14_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_14 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_15_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_15 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_16_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_16 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_17_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_17 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_18_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_18 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_19_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_19 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_2_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_2 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_20_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_20 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_21_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_21 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_22_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_22 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_23_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_23 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_24_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_24 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_25_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_25 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_26_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_26 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_27_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_27 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_28_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_28 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_29_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_29 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_3_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_3 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_30_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_30 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_31_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_31 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_32_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_32 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_33_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_33 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_34_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_34 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_35_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_35 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_36_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_36 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_37_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_37 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_38_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_38 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_39_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_39 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_4_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_4 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_40_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_40 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_41_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_41 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_42_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_42 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_43_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_43 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_44_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_44 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_45_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_45 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_46_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_46 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_47_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_47 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_48_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_48 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_49_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_49 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_5_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_5 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_50_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_50 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_51_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_51 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_52_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_52 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_53_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_53 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_54_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_54 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_55_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_55 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_56_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_56 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_57_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_57 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_58_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_58 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_59_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_59 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_6_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_6 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_60_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_60 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_61_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_61 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_62_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_62 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_63_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_63 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_64_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_64 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_65_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_65 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_66_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_66 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_67_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_67 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_68_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_68 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_69_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_69 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_7_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_7 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_70_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_70 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_71_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_71 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_72_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_72 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_73_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_73 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_74_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_74 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_75_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_75 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_76_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_76 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_77_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_77 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_78_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_78 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_79_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_79 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_8_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_8 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_80_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_80 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_81_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_81 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_82_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_82 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_83_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_83 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_84_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_84 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_85_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_85 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_86_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_86 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_87_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_87 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_88_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_88 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_89_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_89 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_9_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_9 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_90_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_90 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_91_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_91 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_92_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_92 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_93_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_93 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_94_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_94 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_95_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_95 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_96_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_96 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_97_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_97 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_98_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_98 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_99_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_99 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST GBM MODULE2INSTS {GBM GBM GBM_Pipeline_VITIS_LOOP_28_3 grp_GBM_Pipeline_VITIS_LOOP_28_3_fu_6206 GBM_Pipeline_VITIS_LOOP_28_31 grp_GBM_Pipeline_VITIS_LOOP_28_31_fu_6218 GBM_Pipeline_VITIS_LOOP_28_32 grp_GBM_Pipeline_VITIS_LOOP_28_32_fu_6230 GBM_Pipeline_VITIS_LOOP_28_33 grp_GBM_Pipeline_VITIS_LOOP_28_33_fu_6242 GBM_Pipeline_VITIS_LOOP_28_34 grp_GBM_Pipeline_VITIS_LOOP_28_34_fu_6254 GBM_Pipeline_VITIS_LOOP_28_35 grp_GBM_Pipeline_VITIS_LOOP_28_35_fu_6266 GBM_Pipeline_VITIS_LOOP_28_36 grp_GBM_Pipeline_VITIS_LOOP_28_36_fu_6278 GBM_Pipeline_VITIS_LOOP_28_37 grp_GBM_Pipeline_VITIS_LOOP_28_37_fu_6290 GBM_Pipeline_VITIS_LOOP_28_38 grp_GBM_Pipeline_VITIS_LOOP_28_38_fu_6302 GBM_Pipeline_VITIS_LOOP_28_39 grp_GBM_Pipeline_VITIS_LOOP_28_39_fu_6314 GBM_Pipeline_VITIS_LOOP_28_310 grp_GBM_Pipeline_VITIS_LOOP_28_310_fu_6326 GBM_Pipeline_VITIS_LOOP_28_311 grp_GBM_Pipeline_VITIS_LOOP_28_311_fu_6338 GBM_Pipeline_VITIS_LOOP_28_312 grp_GBM_Pipeline_VITIS_LOOP_28_312_fu_6350 GBM_Pipeline_VITIS_LOOP_28_313 grp_GBM_Pipeline_VITIS_LOOP_28_313_fu_6362 GBM_Pipeline_VITIS_LOOP_28_314 grp_GBM_Pipeline_VITIS_LOOP_28_314_fu_6374 GBM_Pipeline_VITIS_LOOP_28_315 grp_GBM_Pipeline_VITIS_LOOP_28_315_fu_6386 GBM_Pipeline_VITIS_LOOP_28_316 grp_GBM_Pipeline_VITIS_LOOP_28_316_fu_6398 GBM_Pipeline_VITIS_LOOP_28_317 grp_GBM_Pipeline_VITIS_LOOP_28_317_fu_6410 GBM_Pipeline_VITIS_LOOP_28_318 grp_GBM_Pipeline_VITIS_LOOP_28_318_fu_6422 GBM_Pipeline_VITIS_LOOP_28_319 grp_GBM_Pipeline_VITIS_LOOP_28_319_fu_6434 GBM_Pipeline_VITIS_LOOP_28_320 grp_GBM_Pipeline_VITIS_LOOP_28_320_fu_6446 GBM_Pipeline_VITIS_LOOP_28_321 grp_GBM_Pipeline_VITIS_LOOP_28_321_fu_6458 GBM_Pipeline_VITIS_LOOP_28_322 grp_GBM_Pipeline_VITIS_LOOP_28_322_fu_6470 GBM_Pipeline_VITIS_LOOP_28_323 grp_GBM_Pipeline_VITIS_LOOP_28_323_fu_6482 GBM_Pipeline_VITIS_LOOP_28_324 grp_GBM_Pipeline_VITIS_LOOP_28_324_fu_6494 GBM_Pipeline_VITIS_LOOP_28_325 grp_GBM_Pipeline_VITIS_LOOP_28_325_fu_6506 GBM_Pipeline_VITIS_LOOP_28_326 grp_GBM_Pipeline_VITIS_LOOP_28_326_fu_6518 GBM_Pipeline_VITIS_LOOP_28_327 grp_GBM_Pipeline_VITIS_LOOP_28_327_fu_6530 GBM_Pipeline_VITIS_LOOP_28_328 grp_GBM_Pipeline_VITIS_LOOP_28_328_fu_6542 GBM_Pipeline_VITIS_LOOP_28_329 grp_GBM_Pipeline_VITIS_LOOP_28_329_fu_6554 GBM_Pipeline_VITIS_LOOP_28_330 grp_GBM_Pipeline_VITIS_LOOP_28_330_fu_6566 GBM_Pipeline_VITIS_LOOP_28_331 grp_GBM_Pipeline_VITIS_LOOP_28_331_fu_6578 GBM_Pipeline_VITIS_LOOP_28_332 grp_GBM_Pipeline_VITIS_LOOP_28_332_fu_6590 GBM_Pipeline_VITIS_LOOP_28_333 grp_GBM_Pipeline_VITIS_LOOP_28_333_fu_6602 GBM_Pipeline_VITIS_LOOP_28_334 grp_GBM_Pipeline_VITIS_LOOP_28_334_fu_6614 GBM_Pipeline_VITIS_LOOP_28_335 grp_GBM_Pipeline_VITIS_LOOP_28_335_fu_6626 GBM_Pipeline_VITIS_LOOP_28_336 grp_GBM_Pipeline_VITIS_LOOP_28_336_fu_6638 GBM_Pipeline_VITIS_LOOP_28_337 grp_GBM_Pipeline_VITIS_LOOP_28_337_fu_6650 GBM_Pipeline_VITIS_LOOP_28_338 grp_GBM_Pipeline_VITIS_LOOP_28_338_fu_6662 GBM_Pipeline_VITIS_LOOP_28_339 grp_GBM_Pipeline_VITIS_LOOP_28_339_fu_6674 GBM_Pipeline_VITIS_LOOP_28_340 grp_GBM_Pipeline_VITIS_LOOP_28_340_fu_6686 GBM_Pipeline_VITIS_LOOP_28_341 grp_GBM_Pipeline_VITIS_LOOP_28_341_fu_6698 GBM_Pipeline_VITIS_LOOP_28_342 grp_GBM_Pipeline_VITIS_LOOP_28_342_fu_6710 GBM_Pipeline_VITIS_LOOP_28_343 grp_GBM_Pipeline_VITIS_LOOP_28_343_fu_6722 GBM_Pipeline_VITIS_LOOP_28_344 grp_GBM_Pipeline_VITIS_LOOP_28_344_fu_6734 GBM_Pipeline_VITIS_LOOP_28_345 grp_GBM_Pipeline_VITIS_LOOP_28_345_fu_6746 GBM_Pipeline_VITIS_LOOP_28_346 grp_GBM_Pipeline_VITIS_LOOP_28_346_fu_6758 GBM_Pipeline_VITIS_LOOP_28_347 grp_GBM_Pipeline_VITIS_LOOP_28_347_fu_6770 GBM_Pipeline_VITIS_LOOP_28_348 grp_GBM_Pipeline_VITIS_LOOP_28_348_fu_6782 GBM_Pipeline_VITIS_LOOP_28_349 grp_GBM_Pipeline_VITIS_LOOP_28_349_fu_6794 GBM_Pipeline_VITIS_LOOP_28_350 grp_GBM_Pipeline_VITIS_LOOP_28_350_fu_6806 GBM_Pipeline_VITIS_LOOP_28_351 grp_GBM_Pipeline_VITIS_LOOP_28_351_fu_6818 GBM_Pipeline_VITIS_LOOP_28_352 grp_GBM_Pipeline_VITIS_LOOP_28_352_fu_6830 GBM_Pipeline_VITIS_LOOP_28_353 grp_GBM_Pipeline_VITIS_LOOP_28_353_fu_6842 GBM_Pipeline_VITIS_LOOP_28_354 grp_GBM_Pipeline_VITIS_LOOP_28_354_fu_6854 GBM_Pipeline_VITIS_LOOP_28_355 grp_GBM_Pipeline_VITIS_LOOP_28_355_fu_6866 GBM_Pipeline_VITIS_LOOP_28_356 grp_GBM_Pipeline_VITIS_LOOP_28_356_fu_6878 GBM_Pipeline_VITIS_LOOP_28_357 grp_GBM_Pipeline_VITIS_LOOP_28_357_fu_6890 GBM_Pipeline_VITIS_LOOP_28_358 grp_GBM_Pipeline_VITIS_LOOP_28_358_fu_6902 GBM_Pipeline_VITIS_LOOP_28_359 grp_GBM_Pipeline_VITIS_LOOP_28_359_fu_6914 GBM_Pipeline_VITIS_LOOP_28_360 grp_GBM_Pipeline_VITIS_LOOP_28_360_fu_6926 GBM_Pipeline_VITIS_LOOP_28_361 grp_GBM_Pipeline_VITIS_LOOP_28_361_fu_6938 GBM_Pipeline_VITIS_LOOP_28_362 grp_GBM_Pipeline_VITIS_LOOP_28_362_fu_6950 GBM_Pipeline_VITIS_LOOP_28_363 grp_GBM_Pipeline_VITIS_LOOP_28_363_fu_6962 GBM_Pipeline_VITIS_LOOP_28_364 grp_GBM_Pipeline_VITIS_LOOP_28_364_fu_6974 GBM_Pipeline_VITIS_LOOP_28_365 grp_GBM_Pipeline_VITIS_LOOP_28_365_fu_6986 GBM_Pipeline_VITIS_LOOP_28_366 grp_GBM_Pipeline_VITIS_LOOP_28_366_fu_6998 GBM_Pipeline_VITIS_LOOP_28_367 grp_GBM_Pipeline_VITIS_LOOP_28_367_fu_7010 GBM_Pipeline_VITIS_LOOP_28_368 grp_GBM_Pipeline_VITIS_LOOP_28_368_fu_7022 GBM_Pipeline_VITIS_LOOP_28_369 grp_GBM_Pipeline_VITIS_LOOP_28_369_fu_7034 GBM_Pipeline_VITIS_LOOP_28_370 grp_GBM_Pipeline_VITIS_LOOP_28_370_fu_7046 GBM_Pipeline_VITIS_LOOP_28_371 grp_GBM_Pipeline_VITIS_LOOP_28_371_fu_7058 GBM_Pipeline_VITIS_LOOP_28_372 grp_GBM_Pipeline_VITIS_LOOP_28_372_fu_7070 GBM_Pipeline_VITIS_LOOP_28_373 grp_GBM_Pipeline_VITIS_LOOP_28_373_fu_7082 GBM_Pipeline_VITIS_LOOP_28_374 grp_GBM_Pipeline_VITIS_LOOP_28_374_fu_7094 GBM_Pipeline_VITIS_LOOP_28_375 grp_GBM_Pipeline_VITIS_LOOP_28_375_fu_7106 GBM_Pipeline_VITIS_LOOP_28_376 grp_GBM_Pipeline_VITIS_LOOP_28_376_fu_7118 GBM_Pipeline_VITIS_LOOP_28_377 grp_GBM_Pipeline_VITIS_LOOP_28_377_fu_7130 GBM_Pipeline_VITIS_LOOP_28_378 grp_GBM_Pipeline_VITIS_LOOP_28_378_fu_7142 GBM_Pipeline_VITIS_LOOP_28_379 grp_GBM_Pipeline_VITIS_LOOP_28_379_fu_7154 GBM_Pipeline_VITIS_LOOP_28_380 grp_GBM_Pipeline_VITIS_LOOP_28_380_fu_7166 GBM_Pipeline_VITIS_LOOP_28_381 grp_GBM_Pipeline_VITIS_LOOP_28_381_fu_7178 GBM_Pipeline_VITIS_LOOP_28_382 grp_GBM_Pipeline_VITIS_LOOP_28_382_fu_7190 GBM_Pipeline_VITIS_LOOP_28_383 grp_GBM_Pipeline_VITIS_LOOP_28_383_fu_7202 GBM_Pipeline_VITIS_LOOP_28_384 grp_GBM_Pipeline_VITIS_LOOP_28_384_fu_7214 GBM_Pipeline_VITIS_LOOP_28_385 grp_GBM_Pipeline_VITIS_LOOP_28_385_fu_7226 GBM_Pipeline_VITIS_LOOP_28_386 grp_GBM_Pipeline_VITIS_LOOP_28_386_fu_7238 GBM_Pipeline_VITIS_LOOP_28_387 grp_GBM_Pipeline_VITIS_LOOP_28_387_fu_7250 GBM_Pipeline_VITIS_LOOP_28_388 grp_GBM_Pipeline_VITIS_LOOP_28_388_fu_7262 GBM_Pipeline_VITIS_LOOP_28_389 grp_GBM_Pipeline_VITIS_LOOP_28_389_fu_7274 GBM_Pipeline_VITIS_LOOP_28_390 grp_GBM_Pipeline_VITIS_LOOP_28_390_fu_7286 GBM_Pipeline_VITIS_LOOP_28_391 grp_GBM_Pipeline_VITIS_LOOP_28_391_fu_7298 GBM_Pipeline_VITIS_LOOP_28_392 grp_GBM_Pipeline_VITIS_LOOP_28_392_fu_7310 GBM_Pipeline_VITIS_LOOP_28_393 grp_GBM_Pipeline_VITIS_LOOP_28_393_fu_7322 GBM_Pipeline_VITIS_LOOP_28_394 grp_GBM_Pipeline_VITIS_LOOP_28_394_fu_7334 GBM_Pipeline_VITIS_LOOP_28_395 grp_GBM_Pipeline_VITIS_LOOP_28_395_fu_7346 GBM_Pipeline_VITIS_LOOP_28_396 grp_GBM_Pipeline_VITIS_LOOP_28_396_fu_7358 GBM_Pipeline_VITIS_LOOP_28_397 grp_GBM_Pipeline_VITIS_LOOP_28_397_fu_7370 GBM_Pipeline_VITIS_LOOP_28_398 grp_GBM_Pipeline_VITIS_LOOP_28_398_fu_7382 GBM_Pipeline_VITIS_LOOP_28_399 grp_GBM_Pipeline_VITIS_LOOP_28_399_fu_7394} INST2MODULE {GBM GBM grp_GBM_Pipeline_VITIS_LOOP_28_3_fu_6206 GBM_Pipeline_VITIS_LOOP_28_3 grp_GBM_Pipeline_VITIS_LOOP_28_31_fu_6218 GBM_Pipeline_VITIS_LOOP_28_31 grp_GBM_Pipeline_VITIS_LOOP_28_32_fu_6230 GBM_Pipeline_VITIS_LOOP_28_32 grp_GBM_Pipeline_VITIS_LOOP_28_33_fu_6242 GBM_Pipeline_VITIS_LOOP_28_33 grp_GBM_Pipeline_VITIS_LOOP_28_34_fu_6254 GBM_Pipeline_VITIS_LOOP_28_34 grp_GBM_Pipeline_VITIS_LOOP_28_35_fu_6266 GBM_Pipeline_VITIS_LOOP_28_35 grp_GBM_Pipeline_VITIS_LOOP_28_36_fu_6278 GBM_Pipeline_VITIS_LOOP_28_36 grp_GBM_Pipeline_VITIS_LOOP_28_37_fu_6290 GBM_Pipeline_VITIS_LOOP_28_37 grp_GBM_Pipeline_VITIS_LOOP_28_38_fu_6302 GBM_Pipeline_VITIS_LOOP_28_38 grp_GBM_Pipeline_VITIS_LOOP_28_39_fu_6314 GBM_Pipeline_VITIS_LOOP_28_39 grp_GBM_Pipeline_VITIS_LOOP_28_310_fu_6326 GBM_Pipeline_VITIS_LOOP_28_310 grp_GBM_Pipeline_VITIS_LOOP_28_311_fu_6338 GBM_Pipeline_VITIS_LOOP_28_311 grp_GBM_Pipeline_VITIS_LOOP_28_312_fu_6350 GBM_Pipeline_VITIS_LOOP_28_312 grp_GBM_Pipeline_VITIS_LOOP_28_313_fu_6362 GBM_Pipeline_VITIS_LOOP_28_313 grp_GBM_Pipeline_VITIS_LOOP_28_314_fu_6374 GBM_Pipeline_VITIS_LOOP_28_314 grp_GBM_Pipeline_VITIS_LOOP_28_315_fu_6386 GBM_Pipeline_VITIS_LOOP_28_315 grp_GBM_Pipeline_VITIS_LOOP_28_316_fu_6398 GBM_Pipeline_VITIS_LOOP_28_316 grp_GBM_Pipeline_VITIS_LOOP_28_317_fu_6410 GBM_Pipeline_VITIS_LOOP_28_317 grp_GBM_Pipeline_VITIS_LOOP_28_318_fu_6422 GBM_Pipeline_VITIS_LOOP_28_318 grp_GBM_Pipeline_VITIS_LOOP_28_319_fu_6434 GBM_Pipeline_VITIS_LOOP_28_319 grp_GBM_Pipeline_VITIS_LOOP_28_320_fu_6446 GBM_Pipeline_VITIS_LOOP_28_320 grp_GBM_Pipeline_VITIS_LOOP_28_321_fu_6458 GBM_Pipeline_VITIS_LOOP_28_321 grp_GBM_Pipeline_VITIS_LOOP_28_322_fu_6470 GBM_Pipeline_VITIS_LOOP_28_322 grp_GBM_Pipeline_VITIS_LOOP_28_323_fu_6482 GBM_Pipeline_VITIS_LOOP_28_323 grp_GBM_Pipeline_VITIS_LOOP_28_324_fu_6494 GBM_Pipeline_VITIS_LOOP_28_324 grp_GBM_Pipeline_VITIS_LOOP_28_325_fu_6506 GBM_Pipeline_VITIS_LOOP_28_325 grp_GBM_Pipeline_VITIS_LOOP_28_326_fu_6518 GBM_Pipeline_VITIS_LOOP_28_326 grp_GBM_Pipeline_VITIS_LOOP_28_327_fu_6530 GBM_Pipeline_VITIS_LOOP_28_327 grp_GBM_Pipeline_VITIS_LOOP_28_328_fu_6542 GBM_Pipeline_VITIS_LOOP_28_328 grp_GBM_Pipeline_VITIS_LOOP_28_329_fu_6554 GBM_Pipeline_VITIS_LOOP_28_329 grp_GBM_Pipeline_VITIS_LOOP_28_330_fu_6566 GBM_Pipeline_VITIS_LOOP_28_330 grp_GBM_Pipeline_VITIS_LOOP_28_331_fu_6578 GBM_Pipeline_VITIS_LOOP_28_331 grp_GBM_Pipeline_VITIS_LOOP_28_332_fu_6590 GBM_Pipeline_VITIS_LOOP_28_332 grp_GBM_Pipeline_VITIS_LOOP_28_333_fu_6602 GBM_Pipeline_VITIS_LOOP_28_333 grp_GBM_Pipeline_VITIS_LOOP_28_334_fu_6614 GBM_Pipeline_VITIS_LOOP_28_334 grp_GBM_Pipeline_VITIS_LOOP_28_335_fu_6626 GBM_Pipeline_VITIS_LOOP_28_335 grp_GBM_Pipeline_VITIS_LOOP_28_336_fu_6638 GBM_Pipeline_VITIS_LOOP_28_336 grp_GBM_Pipeline_VITIS_LOOP_28_337_fu_6650 GBM_Pipeline_VITIS_LOOP_28_337 grp_GBM_Pipeline_VITIS_LOOP_28_338_fu_6662 GBM_Pipeline_VITIS_LOOP_28_338 grp_GBM_Pipeline_VITIS_LOOP_28_339_fu_6674 GBM_Pipeline_VITIS_LOOP_28_339 grp_GBM_Pipeline_VITIS_LOOP_28_340_fu_6686 GBM_Pipeline_VITIS_LOOP_28_340 grp_GBM_Pipeline_VITIS_LOOP_28_341_fu_6698 GBM_Pipeline_VITIS_LOOP_28_341 grp_GBM_Pipeline_VITIS_LOOP_28_342_fu_6710 GBM_Pipeline_VITIS_LOOP_28_342 grp_GBM_Pipeline_VITIS_LOOP_28_343_fu_6722 GBM_Pipeline_VITIS_LOOP_28_343 grp_GBM_Pipeline_VITIS_LOOP_28_344_fu_6734 GBM_Pipeline_VITIS_LOOP_28_344 grp_GBM_Pipeline_VITIS_LOOP_28_345_fu_6746 GBM_Pipeline_VITIS_LOOP_28_345 grp_GBM_Pipeline_VITIS_LOOP_28_346_fu_6758 GBM_Pipeline_VITIS_LOOP_28_346 grp_GBM_Pipeline_VITIS_LOOP_28_347_fu_6770 GBM_Pipeline_VITIS_LOOP_28_347 grp_GBM_Pipeline_VITIS_LOOP_28_348_fu_6782 GBM_Pipeline_VITIS_LOOP_28_348 grp_GBM_Pipeline_VITIS_LOOP_28_349_fu_6794 GBM_Pipeline_VITIS_LOOP_28_349 grp_GBM_Pipeline_VITIS_LOOP_28_350_fu_6806 GBM_Pipeline_VITIS_LOOP_28_350 grp_GBM_Pipeline_VITIS_LOOP_28_351_fu_6818 GBM_Pipeline_VITIS_LOOP_28_351 grp_GBM_Pipeline_VITIS_LOOP_28_352_fu_6830 GBM_Pipeline_VITIS_LOOP_28_352 grp_GBM_Pipeline_VITIS_LOOP_28_353_fu_6842 GBM_Pipeline_VITIS_LOOP_28_353 grp_GBM_Pipeline_VITIS_LOOP_28_354_fu_6854 GBM_Pipeline_VITIS_LOOP_28_354 grp_GBM_Pipeline_VITIS_LOOP_28_355_fu_6866 GBM_Pipeline_VITIS_LOOP_28_355 grp_GBM_Pipeline_VITIS_LOOP_28_356_fu_6878 GBM_Pipeline_VITIS_LOOP_28_356 grp_GBM_Pipeline_VITIS_LOOP_28_357_fu_6890 GBM_Pipeline_VITIS_LOOP_28_357 grp_GBM_Pipeline_VITIS_LOOP_28_358_fu_6902 GBM_Pipeline_VITIS_LOOP_28_358 grp_GBM_Pipeline_VITIS_LOOP_28_359_fu_6914 GBM_Pipeline_VITIS_LOOP_28_359 grp_GBM_Pipeline_VITIS_LOOP_28_360_fu_6926 GBM_Pipeline_VITIS_LOOP_28_360 grp_GBM_Pipeline_VITIS_LOOP_28_361_fu_6938 GBM_Pipeline_VITIS_LOOP_28_361 grp_GBM_Pipeline_VITIS_LOOP_28_362_fu_6950 GBM_Pipeline_VITIS_LOOP_28_362 grp_GBM_Pipeline_VITIS_LOOP_28_363_fu_6962 GBM_Pipeline_VITIS_LOOP_28_363 grp_GBM_Pipeline_VITIS_LOOP_28_364_fu_6974 GBM_Pipeline_VITIS_LOOP_28_364 grp_GBM_Pipeline_VITIS_LOOP_28_365_fu_6986 GBM_Pipeline_VITIS_LOOP_28_365 grp_GBM_Pipeline_VITIS_LOOP_28_366_fu_6998 GBM_Pipeline_VITIS_LOOP_28_366 grp_GBM_Pipeline_VITIS_LOOP_28_367_fu_7010 GBM_Pipeline_VITIS_LOOP_28_367 grp_GBM_Pipeline_VITIS_LOOP_28_368_fu_7022 GBM_Pipeline_VITIS_LOOP_28_368 grp_GBM_Pipeline_VITIS_LOOP_28_369_fu_7034 GBM_Pipeline_VITIS_LOOP_28_369 grp_GBM_Pipeline_VITIS_LOOP_28_370_fu_7046 GBM_Pipeline_VITIS_LOOP_28_370 grp_GBM_Pipeline_VITIS_LOOP_28_371_fu_7058 GBM_Pipeline_VITIS_LOOP_28_371 grp_GBM_Pipeline_VITIS_LOOP_28_372_fu_7070 GBM_Pipeline_VITIS_LOOP_28_372 grp_GBM_Pipeline_VITIS_LOOP_28_373_fu_7082 GBM_Pipeline_VITIS_LOOP_28_373 grp_GBM_Pipeline_VITIS_LOOP_28_374_fu_7094 GBM_Pipeline_VITIS_LOOP_28_374 grp_GBM_Pipeline_VITIS_LOOP_28_375_fu_7106 GBM_Pipeline_VITIS_LOOP_28_375 grp_GBM_Pipeline_VITIS_LOOP_28_376_fu_7118 GBM_Pipeline_VITIS_LOOP_28_376 grp_GBM_Pipeline_VITIS_LOOP_28_377_fu_7130 GBM_Pipeline_VITIS_LOOP_28_377 grp_GBM_Pipeline_VITIS_LOOP_28_378_fu_7142 GBM_Pipeline_VITIS_LOOP_28_378 grp_GBM_Pipeline_VITIS_LOOP_28_379_fu_7154 GBM_Pipeline_VITIS_LOOP_28_379 grp_GBM_Pipeline_VITIS_LOOP_28_380_fu_7166 GBM_Pipeline_VITIS_LOOP_28_380 grp_GBM_Pipeline_VITIS_LOOP_28_381_fu_7178 GBM_Pipeline_VITIS_LOOP_28_381 grp_GBM_Pipeline_VITIS_LOOP_28_382_fu_7190 GBM_Pipeline_VITIS_LOOP_28_382 grp_GBM_Pipeline_VITIS_LOOP_28_383_fu_7202 GBM_Pipeline_VITIS_LOOP_28_383 grp_GBM_Pipeline_VITIS_LOOP_28_384_fu_7214 GBM_Pipeline_VITIS_LOOP_28_384 grp_GBM_Pipeline_VITIS_LOOP_28_385_fu_7226 GBM_Pipeline_VITIS_LOOP_28_385 grp_GBM_Pipeline_VITIS_LOOP_28_386_fu_7238 GBM_Pipeline_VITIS_LOOP_28_386 grp_GBM_Pipeline_VITIS_LOOP_28_387_fu_7250 GBM_Pipeline_VITIS_LOOP_28_387 grp_GBM_Pipeline_VITIS_LOOP_28_388_fu_7262 GBM_Pipeline_VITIS_LOOP_28_388 grp_GBM_Pipeline_VITIS_LOOP_28_389_fu_7274 GBM_Pipeline_VITIS_LOOP_28_389 grp_GBM_Pipeline_VITIS_LOOP_28_390_fu_7286 GBM_Pipeline_VITIS_LOOP_28_390 grp_GBM_Pipeline_VITIS_LOOP_28_391_fu_7298 GBM_Pipeline_VITIS_LOOP_28_391 grp_GBM_Pipeline_VITIS_LOOP_28_392_fu_7310 GBM_Pipeline_VITIS_LOOP_28_392 grp_GBM_Pipeline_VITIS_LOOP_28_393_fu_7322 GBM_Pipeline_VITIS_LOOP_28_393 grp_GBM_Pipeline_VITIS_LOOP_28_394_fu_7334 GBM_Pipeline_VITIS_LOOP_28_394 grp_GBM_Pipeline_VITIS_LOOP_28_395_fu_7346 GBM_Pipeline_VITIS_LOOP_28_395 grp_GBM_Pipeline_VITIS_LOOP_28_396_fu_7358 GBM_Pipeline_VITIS_LOOP_28_396 grp_GBM_Pipeline_VITIS_LOOP_28_397_fu_7370 GBM_Pipeline_VITIS_LOOP_28_397 grp_GBM_Pipeline_VITIS_LOOP_28_398_fu_7382 GBM_Pipeline_VITIS_LOOP_28_398 grp_GBM_Pipeline_VITIS_LOOP_28_399_fu_7394 GBM_Pipeline_VITIS_LOOP_28_399} INSTDATA {GBM {DEPTH 1 CHILDREN {grp_GBM_Pipeline_VITIS_LOOP_28_3_fu_6206 grp_GBM_Pipeline_VITIS_LOOP_28_31_fu_6218 grp_GBM_Pipeline_VITIS_LOOP_28_32_fu_6230 grp_GBM_Pipeline_VITIS_LOOP_28_33_fu_6242 grp_GBM_Pipeline_VITIS_LOOP_28_34_fu_6254 grp_GBM_Pipeline_VITIS_LOOP_28_35_fu_6266 grp_GBM_Pipeline_VITIS_LOOP_28_36_fu_6278 grp_GBM_Pipeline_VITIS_LOOP_28_37_fu_6290 grp_GBM_Pipeline_VITIS_LOOP_28_38_fu_6302 grp_GBM_Pipeline_VITIS_LOOP_28_39_fu_6314 grp_GBM_Pipeline_VITIS_LOOP_28_310_fu_6326 grp_GBM_Pipeline_VITIS_LOOP_28_311_fu_6338 grp_GBM_Pipeline_VITIS_LOOP_28_312_fu_6350 grp_GBM_Pipeline_VITIS_LOOP_28_313_fu_6362 grp_GBM_Pipeline_VITIS_LOOP_28_314_fu_6374 grp_GBM_Pipeline_VITIS_LOOP_28_315_fu_6386 grp_GBM_Pipeline_VITIS_LOOP_28_316_fu_6398 grp_GBM_Pipeline_VITIS_LOOP_28_317_fu_6410 grp_GBM_Pipeline_VITIS_LOOP_28_318_fu_6422 grp_GBM_Pipeline_VITIS_LOOP_28_319_fu_6434 grp_GBM_Pipeline_VITIS_LOOP_28_320_fu_6446 grp_GBM_Pipeline_VITIS_LOOP_28_321_fu_6458 grp_GBM_Pipeline_VITIS_LOOP_28_322_fu_6470 grp_GBM_Pipeline_VITIS_LOOP_28_323_fu_6482 grp_GBM_Pipeline_VITIS_LOOP_28_324_fu_6494 grp_GBM_Pipeline_VITIS_LOOP_28_325_fu_6506 grp_GBM_Pipeline_VITIS_LOOP_28_326_fu_6518 grp_GBM_Pipeline_VITIS_LOOP_28_327_fu_6530 grp_GBM_Pipeline_VITIS_LOOP_28_328_fu_6542 grp_GBM_Pipeline_VITIS_LOOP_28_329_fu_6554 grp_GBM_Pipeline_VITIS_LOOP_28_330_fu_6566 grp_GBM_Pipeline_VITIS_LOOP_28_331_fu_6578 grp_GBM_Pipeline_VITIS_LOOP_28_332_fu_6590 grp_GBM_Pipeline_VITIS_LOOP_28_333_fu_6602 grp_GBM_Pipeline_VITIS_LOOP_28_334_fu_6614 grp_GBM_Pipeline_VITIS_LOOP_28_335_fu_6626 grp_GBM_Pipeline_VITIS_LOOP_28_336_fu_6638 grp_GBM_Pipeline_VITIS_LOOP_28_337_fu_6650 grp_GBM_Pipeline_VITIS_LOOP_28_338_fu_6662 grp_GBM_Pipeline_VITIS_LOOP_28_339_fu_6674 grp_GBM_Pipeline_VITIS_LOOP_28_340_fu_6686 grp_GBM_Pipeline_VITIS_LOOP_28_341_fu_6698 grp_GBM_Pipeline_VITIS_LOOP_28_342_fu_6710 grp_GBM_Pipeline_VITIS_LOOP_28_343_fu_6722 grp_GBM_Pipeline_VITIS_LOOP_28_344_fu_6734 grp_GBM_Pipeline_VITIS_LOOP_28_345_fu_6746 grp_GBM_Pipeline_VITIS_LOOP_28_346_fu_6758 grp_GBM_Pipeline_VITIS_LOOP_28_347_fu_6770 grp_GBM_Pipeline_VITIS_LOOP_28_348_fu_6782 grp_GBM_Pipeline_VITIS_LOOP_28_349_fu_6794 grp_GBM_Pipeline_VITIS_LOOP_28_350_fu_6806 grp_GBM_Pipeline_VITIS_LOOP_28_351_fu_6818 grp_GBM_Pipeline_VITIS_LOOP_28_352_fu_6830 grp_GBM_Pipeline_VITIS_LOOP_28_353_fu_6842 grp_GBM_Pipeline_VITIS_LOOP_28_354_fu_6854 grp_GBM_Pipeline_VITIS_LOOP_28_355_fu_6866 grp_GBM_Pipeline_VITIS_LOOP_28_356_fu_6878 grp_GBM_Pipeline_VITIS_LOOP_28_357_fu_6890 grp_GBM_Pipeline_VITIS_LOOP_28_358_fu_6902 grp_GBM_Pipeline_VITIS_LOOP_28_359_fu_6914 grp_GBM_Pipeline_VITIS_LOOP_28_360_fu_6926 grp_GBM_Pipeline_VITIS_LOOP_28_361_fu_6938 grp_GBM_Pipeline_VITIS_LOOP_28_362_fu_6950 grp_GBM_Pipeline_VITIS_LOOP_28_363_fu_6962 grp_GBM_Pipeline_VITIS_LOOP_28_364_fu_6974 grp_GBM_Pipeline_VITIS_LOOP_28_365_fu_6986 grp_GBM_Pipeline_VITIS_LOOP_28_366_fu_6998 grp_GBM_Pipeline_VITIS_LOOP_28_367_fu_7010 grp_GBM_Pipeline_VITIS_LOOP_28_368_fu_7022 grp_GBM_Pipeline_VITIS_LOOP_28_369_fu_7034 grp_GBM_Pipeline_VITIS_LOOP_28_370_fu_7046 grp_GBM_Pipeline_VITIS_LOOP_28_371_fu_7058 grp_GBM_Pipeline_VITIS_LOOP_28_372_fu_7070 grp_GBM_Pipeline_VITIS_LOOP_28_373_fu_7082 grp_GBM_Pipeline_VITIS_LOOP_28_374_fu_7094 grp_GBM_Pipeline_VITIS_LOOP_28_375_fu_7106 grp_GBM_Pipeline_VITIS_LOOP_28_376_fu_7118 grp_GBM_Pipeline_VITIS_LOOP_28_377_fu_7130 grp_GBM_Pipeline_VITIS_LOOP_28_378_fu_7142 grp_GBM_Pipeline_VITIS_LOOP_28_379_fu_7154 grp_GBM_Pipeline_VITIS_LOOP_28_380_fu_7166 grp_GBM_Pipeline_VITIS_LOOP_28_381_fu_7178 grp_GBM_Pipeline_VITIS_LOOP_28_382_fu_7190 grp_GBM_Pipeline_VITIS_LOOP_28_383_fu_7202 grp_GBM_Pipeline_VITIS_LOOP_28_384_fu_7214 grp_GBM_Pipeline_VITIS_LOOP_28_385_fu_7226 grp_GBM_Pipeline_VITIS_LOOP_28_386_fu_7238 grp_GBM_Pipeline_VITIS_LOOP_28_387_fu_7250 grp_GBM_Pipeline_VITIS_LOOP_28_388_fu_7262 grp_GBM_Pipeline_VITIS_LOOP_28_389_fu_7274 grp_GBM_Pipeline_VITIS_LOOP_28_390_fu_7286 grp_GBM_Pipeline_VITIS_LOOP_28_391_fu_7298 grp_GBM_Pipeline_VITIS_LOOP_28_392_fu_7310 grp_GBM_Pipeline_VITIS_LOOP_28_393_fu_7322 grp_GBM_Pipeline_VITIS_LOOP_28_394_fu_7334 grp_GBM_Pipeline_VITIS_LOOP_28_395_fu_7346 grp_GBM_Pipeline_VITIS_LOOP_28_396_fu_7358 grp_GBM_Pipeline_VITIS_LOOP_28_397_fu_7370 grp_GBM_Pipeline_VITIS_LOOP_28_398_fu_7382 grp_GBM_Pipeline_VITIS_LOOP_28_399_fu_7394}} grp_GBM_Pipeline_VITIS_LOOP_28_3_fu_6206 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_31_fu_6218 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_32_fu_6230 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_33_fu_6242 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_34_fu_6254 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_35_fu_6266 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_36_fu_6278 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_37_fu_6290 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_38_fu_6302 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_39_fu_6314 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_310_fu_6326 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_311_fu_6338 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_312_fu_6350 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_313_fu_6362 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_314_fu_6374 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_315_fu_6386 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_316_fu_6398 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_317_fu_6410 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_318_fu_6422 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_319_fu_6434 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_320_fu_6446 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_321_fu_6458 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_322_fu_6470 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_323_fu_6482 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_324_fu_6494 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_325_fu_6506 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_326_fu_6518 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_327_fu_6530 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_328_fu_6542 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_329_fu_6554 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_330_fu_6566 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_331_fu_6578 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_332_fu_6590 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_333_fu_6602 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_334_fu_6614 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_335_fu_6626 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_336_fu_6638 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_337_fu_6650 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_338_fu_6662 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_339_fu_6674 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_340_fu_6686 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_341_fu_6698 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_342_fu_6710 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_343_fu_6722 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_344_fu_6734 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_345_fu_6746 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_346_fu_6758 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_347_fu_6770 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_348_fu_6782 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_349_fu_6794 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_350_fu_6806 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_351_fu_6818 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_352_fu_6830 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_353_fu_6842 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_354_fu_6854 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_355_fu_6866 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_356_fu_6878 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_357_fu_6890 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_358_fu_6902 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_359_fu_6914 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_360_fu_6926 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_361_fu_6938 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_362_fu_6950 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_363_fu_6962 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_364_fu_6974 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_365_fu_6986 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_366_fu_6998 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_367_fu_7010 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_368_fu_7022 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_369_fu_7034 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_370_fu_7046 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_371_fu_7058 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_372_fu_7070 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_373_fu_7082 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_374_fu_7094 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_375_fu_7106 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_376_fu_7118 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_377_fu_7130 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_378_fu_7142 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_379_fu_7154 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_380_fu_7166 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_381_fu_7178 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_382_fu_7190 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_383_fu_7202 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_384_fu_7214 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_385_fu_7226 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_386_fu_7238 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_387_fu_7250 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_388_fu_7262 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_389_fu_7274 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_390_fu_7286 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_391_fu_7298 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_392_fu_7310 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_393_fu_7322 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_394_fu_7334 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_395_fu_7346 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_396_fu_7358 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_397_fu_7370 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_398_fu_7382 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_28_399_fu_7394 {DEPTH 2 CHILDREN {}}} MODULEDATA {GBM_Pipeline_VITIS_LOOP_28_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul1 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul2 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U1 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U3 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul3 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_31 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U15 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_1 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U15 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_1 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U14 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U16 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_1 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U15 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_1 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_32 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U25 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_2 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U25 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_2 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U24 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U26 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_2 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U25 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_2 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_33 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U35 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_3 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U35 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_3 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U34 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U36 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_3 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U35 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_3 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_34 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_4 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_4 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U44 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U46 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_4 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_4 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_35 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U55 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_5 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U55 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_5 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U54 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U56 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_5 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U55 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_5 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_36 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U65 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_6 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U65 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_6 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U64 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U66 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_6 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U65 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_6 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_37 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U75 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_7 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U75 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_7 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U74 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U76 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_7 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U75 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_7 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_38 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U85 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_8 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U85 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_8 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U84 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U86 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_8 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U85 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_8 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_39 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U95 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_9 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U95 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_9 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U94 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U96 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_9 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U95 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_9 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_310 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U106 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true}} AREA {DSP 26 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_311 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U115 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U115 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U114 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U116 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U115 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_312 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U125 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U125 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U124 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U126 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U125 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_313 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U135 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U135 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U134 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U136 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U135 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_314 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U145 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U145 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U144 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U146 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U145 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_315 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U155 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U155 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U154 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U156 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U155 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_316 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U165 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U165 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U164 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U166 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U165 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_317 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U175 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U175 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U174 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U176 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U175 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_318 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U185 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U185 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U184 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U186 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U185 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_319 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U195 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U195 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U194 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U196 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U195 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_320 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U205 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U205 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U204 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U206 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U205 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_321 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U215 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U215 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U214 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U216 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U215 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_322 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U225 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U225 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U224 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U226 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U225 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_323 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U235 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U235 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U234 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U236 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U235 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_324 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U245 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U245 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U244 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U246 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U245 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_325 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U255 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U255 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U254 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U256 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U255 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_326 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U265 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U265 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U264 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U266 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U265 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_327 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U275 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U275 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U274 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U276 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U275 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_328 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U285 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U285 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U284 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U286 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U285 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_329 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U295 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U295 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U294 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U296 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U295 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_330 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U305 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U305 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U304 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U306 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U305 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_331 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U315 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U315 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U314 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U316 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U315 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_332 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U325 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U325 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U324 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U326 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U325 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_333 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U335 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U335 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U334 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U336 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U335 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_334 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U345 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U345 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U344 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U346 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U345 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_335 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U355 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U355 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U354 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U356 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U355 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_336 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U365 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U365 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U364 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U366 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U365 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_337 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U375 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U375 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U374 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U376 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U375 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_338 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U385 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U385 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U384 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U386 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U385 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_339 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U395 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U395 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U394 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U396 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U395 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_340 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U405 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U405 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U404 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U406 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U405 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_341 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U415 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U415 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U414 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U416 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U415 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_342 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U425 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U425 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U424 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U426 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U425 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_343 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U435 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U435 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U434 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U436 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U435 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_344 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U445 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U445 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U444 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U446 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U445 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_345 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U455 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U455 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U454 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U456 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U455 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_346 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U465 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U465 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U464 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U466 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U465 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_347 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U475 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U475 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U474 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U476 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U475 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_348 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U485 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U485 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U484 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U486 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U485 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_349 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U495 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U495 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U494 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U496 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U495 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_350 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U505 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U505 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U504 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U506 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U505 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_351 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U515 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U515 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U514 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U516 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U515 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_352 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U525 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U525 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U524 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U526 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U525 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_353 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U535 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U535 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U534 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U536 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U535 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_354 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U545 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U545 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U544 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U546 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U545 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_355 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U555 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U555 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U554 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U556 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U555 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_356 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U565 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U565 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U564 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U566 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U565 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_357 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U575 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U575 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U574 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U576 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U575 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_358 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U585 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U585 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U584 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U586 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U585 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_359 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U595 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U595 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U594 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U596 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U595 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_360 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U605 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U605 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U604 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U606 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U605 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_361 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U615 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U615 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U614 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U616 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U615 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_362 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U625 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U625 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U624 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U626 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U625 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_363 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U635 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U635 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U634 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U636 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U635 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_364 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U645 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U645 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U644 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U646 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U645 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_365 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U655 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U655 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U654 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U656 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U655 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_366 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U665 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U665 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U664 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U666 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U665 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_367 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U675 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U675 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U674 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U676 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U675 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_368 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U685 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U685 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U684 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U686 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U685 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_369 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U695 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U695 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U694 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U696 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U695 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_370 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U705 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U705 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U704 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U706 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U705 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_371 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U715 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U715 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U714 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U716 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U715 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_372 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U725 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U725 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U724 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U726 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U725 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_373 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U735 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U735 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U734 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U736 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U735 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_374 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U745 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U745 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U744 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U746 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U745 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_375 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U755 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U755 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U754 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U756 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U755 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_376 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U765 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U765 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U764 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U766 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U765 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_377 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U775 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U775 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U774 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U776 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U775 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_378 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U785 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U785 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U784 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U786 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U785 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_379 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U795 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U795 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U794 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U796 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U795 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_380 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U805 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U805 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U804 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U806 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U805 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_381 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U815 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U815 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U814 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U816 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U815 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_382 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U825 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U825 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U824 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U826 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U825 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_383 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U835 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U835 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U834 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U836 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U835 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_384 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U845 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U845 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U844 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U846 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U845 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_385 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U855 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U855 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U854 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U856 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U855 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_386 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U865 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U865 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U864 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U866 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U865 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_387 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U875 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U875 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U874 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U876 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U875 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_388 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U885 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U885 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U884 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U886 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U885 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_389 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U895 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U895 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U894 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U896 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U895 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_390 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U905 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U905 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U904 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U906 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U905 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_391 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U915 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U915 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U914 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U916 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U915 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_392 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U925 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U925 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U924 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U926 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U925 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_393 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U935 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U935 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U934 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U936 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U935 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_394 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U945 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U945 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U944 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U946 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U945 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_395 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U955 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U955 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U954 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U956 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U955 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_396 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U965 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U965 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U964 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U966 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U965 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_397 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U975 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U975 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U974 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U976 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U975 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_398 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U985 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U985 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U984 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U986 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U985 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_28_399 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_142_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_148_p2 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U995 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul15_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U995 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE mul16_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U994 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30 VARIABLE exponent LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 11 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_12_full_dsp_1_U996 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE tmp_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U995 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31 VARIABLE mul20_s LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} GBM {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U1006 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:10 VARIABLE deltat LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U1005 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:11 VARIABLE mul LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U1005 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:11 VARIABLE half_sigma_sq LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 20 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_21_no_dsp_1_U1007 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:12 VARIABLE sqrt_deltat LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsqrt} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U1004 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:13 VARIABLE sub LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U1005 SOURCE C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:13 VARIABLE drift LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 4000 BRAM 800 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 191 seconds. CPU system time: 12 seconds. Elapsed time: 206.096 seconds; current allocated memory: 2.062 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for GBM.
INFO: [VLOG 209-307] Generating Verilog RTL for GBM.
Execute       syn_report -model GBM -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.05 MHz
Command     autosyn done; 529.872 sec.
Command   csynth_design done; 573.352 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Command       cleanup_all done; 0.241 sec.
Execute       cleanup_all 
Execute     source -notrace -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command     ap_source done; 0.131 sec.
INFO-FLOW: Workspace C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls opened at Sun Jan 12 21:14:19 -0500 2025
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xcku5p-ffva676-3-e 
Execute       create_platform xcku5p-ffva676-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcku5p-ffva676-3-e'
Command       create_platform done; 3.192 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcku5p-ffva676-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.32 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 3.47 sec.
Execute   apply_ini C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(8)
Execute     add_files C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c 
INFO: [HLS 200-10] Adding design file 'C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/steve/thesis-monte-carlo/GBM/in.dat' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/GBM/in.dat' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(9)
Execute     add_files -tb C:/Users/steve/thesis-monte-carlo/GBM/in.dat 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/GBM/in.dat' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/steve/thesis-monte-carlo/GBM/out.golden.dat' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/GBM/out.golden.dat' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(10)
Execute     add_files -tb C:/Users/steve/thesis-monte-carlo/GBM/out.golden.dat 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/GBM/out.golden.dat' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/steve/thesis-monte-carlo/GBM/test_func.c' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/GBM/test_func.c' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(11)
Execute     add_files -tb C:/Users/steve/thesis-monte-carlo/GBM/test_func.c 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/GBM/test_func.c' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=GBM' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=GBM' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(7)
Execute     set_top GBM 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vitis' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1465@%s 'part=xcku5p-ffva676-3-e' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xcku5p-ffva676-3-e' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(1)
Execute     set_part xcku5p-ffva676-3-e 
Execute       create_platform xcku5p-ffva676-3-e -board  
Command       create_platform done; 0.156 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcku5p-ffva676-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.273 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=8ns' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'clock=8ns' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(12)
Execute     create_clock -period 8ns 
Execute       ap_set_clock -name default -period 8 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=12%' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=12%' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(13)
Execute     set_clock_uncertainty 12% 
Execute       ap_set_clock -name default -uncertainty 0.96 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.96ns.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(15)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.file=/Users/steve/thesis-monte-carlo/GBM/FPGA/output.xo' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'package.output.file=/Users/steve/thesis-monte-carlo/GBM/FPGA/output.xo' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(14)
Execute     config_export -output=/Users/steve/thesis-monte-carlo/GBM/FPGA/output.xo 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=xo' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(5)
Execute     config_export -format=xo 
Command   apply_ini done; 0.315 sec.
Execute   apply_ini C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/config.cmdline 
Execute   ::AP::init_summary_file cosim 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   cosim_design 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=8.000 (was NA)
Execute     ap_part_info -name xcku5p-ffva676-3-e -data names -quiet 
Execute     ap_part_info -name xcku5p-ffva676-3-e -data info -quiet 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcku5p-ffva676-3-e -data info 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -D__USE_XOPEN2K8 -I C:/Xilinx/Vitis/2024.2/include -I include C:/Users/steve/thesis-monte-carlo/GBM/test_func.c -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/./sim/autowrap/testbench/test_func.c_pre.c -std=gnu99 -D__DSP48E2__ --sysroot=C:/Xilinx/Vitis/2024.2/tps/mingw/10.0.0/win64.o/nt > C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/test_func.c.clang.autosim-tb.out.log 2> C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/test_func.c.clang.autosim-tb.err.log
INFO-FLOW: TB processing: C:/Users/steve/thesis-monte-carlo/GBM/test_func.c C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/./sim/autowrap/testbench/test_func.c_pre.c
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/./sim/autowrap/testbench/test_func.c_pre.c.tb.c std=gnu99 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/./sim/autowrap/testbench/test_func.c_pre.c.tb.c -- -std=gnu99 -fhls -ferror-limit=0
Execute     ap_part_info -name xcku5p-ffva676-3-e -data info 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -D__USE_XOPEN2K8 -I C:/Xilinx/Vitis/2024.2/include -I include C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c -o C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/./sim/autowrap/testbench/test_optimized.c_pre.c -std=gnu99 -D__DSP48E2__ --sysroot=C:/Xilinx/Vitis/2024.2/tps/mingw/10.0.0/win64.o/nt > C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/test_optimized.c.clang.autosim-tb.out.log 2> C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/test_optimized.c.clang.autosim-tb.err.log
INFO-FLOW: TB processing: C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/./sim/autowrap/testbench/test_optimized.c_pre.c
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/./sim/autowrap/testbench/test_optimized.c_pre.c.tb.c std=gnu99 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/./sim/autowrap/testbench/test_optimized.c_pre.c.tb.c -- -std=gnu99 -fhls -ferror-limit=0
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     ap_part_info -name xcku5p-ffva676-3-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 4.164 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.DependenceCheck.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     ap_part_info -name xcku5p-ffva676-3-e -data names -quiet 
Execute     ap_part_info -name xcku5p-ffva676-3-e -data info -quiet 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 632.707 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 1390.25 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute     source -notrace -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
INFO-FLOW: Workspace C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls opened at Sun Jan 12 21:37:48 -0500 2025
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xcku5p-ffva676-3-e 
Execute       create_platform xcku5p-ffva676-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcku5p-ffva676-3-e'
Command       create_platform done; 3.349 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcku5p-ffva676-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.463 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 3.58 sec.
Execute   apply_ini C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(8)
Execute     add_files C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c 
INFO: [HLS 200-10] Adding design file 'C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/steve/thesis-monte-carlo/GBM/in.dat' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/GBM/in.dat' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(9)
Execute     add_files -tb C:/Users/steve/thesis-monte-carlo/GBM/in.dat 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/GBM/in.dat' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/steve/thesis-monte-carlo/GBM/out.golden.dat' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/GBM/out.golden.dat' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(10)
Execute     add_files -tb C:/Users/steve/thesis-monte-carlo/GBM/out.golden.dat 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/GBM/out.golden.dat' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/steve/thesis-monte-carlo/GBM/test_func.c' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/GBM/test_func.c' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(11)
Execute     add_files -tb C:/Users/steve/thesis-monte-carlo/GBM/test_func.c 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/GBM/test_func.c' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=GBM' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=GBM' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(7)
Execute     set_top GBM 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vitis' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1465@%s 'part=xcku5p-ffva676-3-e' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xcku5p-ffva676-3-e' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(1)
Execute     set_part xcku5p-ffva676-3-e 
Execute       create_platform xcku5p-ffva676-3-e -board  
Command       create_platform done; 0.153 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcku5p-ffva676-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.254 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=8ns' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'clock=8ns' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(12)
Execute     create_clock -period 8ns 
Execute       ap_set_clock -name default -period 8 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=12%' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=12%' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(13)
Execute     set_clock_uncertainty 12% 
Execute       ap_set_clock -name default -uncertainty 0.96 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.96ns.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(15)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.file=/Users/steve/thesis-monte-carlo/GBM/FPGA/output.xo' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'package.output.file=/Users/steve/thesis-monte-carlo/GBM/FPGA/output.xo' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(14)
Execute     config_export -output=/Users/steve/thesis-monte-carlo/GBM/FPGA/output.xo 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=xo' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(5)
Execute     config_export -format=xo 
Command   apply_ini done; 0.289 sec.
Execute   apply_ini C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/config.cmdline 
Execute   ::AP::init_summary_file package-xo 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::get_vpp_package_output_file
Execute   export_design -flow none 
Execute     config_export -flow=none 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format xo -rtl verilog
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=8.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=GBM xml_exists=0
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source -notrace -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
INFO-FLOW: Workspace C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls opened at Sun Jan 12 21:39:00 -0500 2025
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xcku5p-ffva676-3-e 
Execute       create_platform xcku5p-ffva676-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcku5p-ffva676-3-e'
Command       create_platform done; 2.833 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcku5p-ffva676-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.95 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 3.064 sec.
Execute   apply_ini C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(8)
Execute     add_files C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c 
INFO: [HLS 200-10] Adding design file 'C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/steve/thesis-monte-carlo/GBM/in.dat' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/GBM/in.dat' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(9)
Execute     add_files -tb C:/Users/steve/thesis-monte-carlo/GBM/in.dat 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/GBM/in.dat' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/steve/thesis-monte-carlo/GBM/out.golden.dat' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/GBM/out.golden.dat' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(10)
Execute     add_files -tb C:/Users/steve/thesis-monte-carlo/GBM/out.golden.dat 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/GBM/out.golden.dat' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/steve/thesis-monte-carlo/GBM/test_func.c' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/GBM/test_func.c' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(11)
Execute     add_files -tb C:/Users/steve/thesis-monte-carlo/GBM/test_func.c 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/GBM/test_func.c' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=GBM' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=GBM' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(7)
Execute     set_top GBM 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vitis' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1465@%s 'part=xcku5p-ffva676-3-e' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xcku5p-ffva676-3-e' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(1)
Execute     set_part xcku5p-ffva676-3-e 
Execute       create_platform xcku5p-ffva676-3-e -board  
Command       create_platform done; 0.143 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcku5p-ffva676-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.251 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=8ns' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'clock=8ns' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(12)
Execute     create_clock -period 8ns 
Execute       ap_set_clock -name default -period 8 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=12%' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=12%' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(13)
Execute     set_clock_uncertainty 12% 
Execute       ap_set_clock -name default -uncertainty 0.96 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.96ns.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(15)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.file=/Users/steve/thesis-monte-carlo/GBM/FPGA/output.xo' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'package.output.file=/Users/steve/thesis-monte-carlo/GBM/FPGA/output.xo' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(14)
Execute     config_export -output=/Users/steve/thesis-monte-carlo/GBM/FPGA/output.xo 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=xo' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(5)
Execute     config_export -format=xo 
Command   apply_ini done; 0.29 sec.
Execute   apply_ini C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/config.cmdline 
Execute   ::AP::init_summary_file package-xo 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::get_vpp_package_output_file
Execute   export_design -flow none 
Execute     config_export -flow=none 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format xo -rtl verilog
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=8.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=GBM xml_exists=0
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to GBM
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS:       kernel.xml check internal_kernel_xml(1)=C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/kernel.internal.xml top=GBM
INFO-FLOW: DBG:PUTS:       kernel.xml check proj_kernel_xml    (1)=C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS:       copy internal kernel.xml to project: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS:       update_final_kernel_xml C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS: Updating C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/../../kernel.xml with values: interrupt true debug false compileOptions {} name GBM vlnv xilinx.com:hls:GBM:1.0 swReset false mailbox none countedAutoRestart 0 deadlockDetection local
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=304
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=true #modelList=308 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='true' modelList='GBM_dadd_64ns_64ns_64_5_full_dsp_1
GBM_dmul_64ns_64ns_64_5_max_dsp_1
GBM_dexp_64ns_64ns_64_12_full_dsp_1
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_flow_control_loop_pipe_sequential_init
GBM_dadddsub_64ns_64ns_64_5_full_dsp_1
GBM_ddiv_64ns_64ns_64_22_no_dsp_1
GBM_dsqrt_64ns_64ns_64_21_no_dsp_1
GBM_gmem_0_m_axi
GBM_gmem_1_m_axi
GBM_gmem_2_m_axi
GBM_gmem_3_m_axi
GBM_gmem_4_m_axi
GBM_gmem_5_m_axi
GBM_gmem_6_m_axi
GBM_gmem_7_m_axi
GBM_gmem_8_m_axi
GBM_gmem_9_m_axi
GBM_gmem_10_m_axi
GBM_gmem_11_m_axi
GBM_gmem_12_m_axi
GBM_gmem_13_m_axi
GBM_gmem_14_m_axi
GBM_gmem_15_m_axi
GBM_gmem_16_m_axi
GBM_gmem_17_m_axi
GBM_gmem_18_m_axi
GBM_gmem_19_m_axi
GBM_gmem_20_m_axi
GBM_gmem_21_m_axi
GBM_gmem_22_m_axi
GBM_gmem_23_m_axi
GBM_gmem_24_m_axi
GBM_gmem_25_m_axi
GBM_gmem_26_m_axi
GBM_gmem_27_m_axi
GBM_gmem_28_m_axi
GBM_gmem_29_m_axi
GBM_gmem_30_m_axi
GBM_gmem_31_m_axi
GBM_gmem_32_m_axi
GBM_gmem_33_m_axi
GBM_gmem_34_m_axi
GBM_gmem_35_m_axi
GBM_gmem_36_m_axi
GBM_gmem_37_m_axi
GBM_gmem_38_m_axi
GBM_gmem_39_m_axi
GBM_gmem_40_m_axi
GBM_gmem_41_m_axi
GBM_gmem_42_m_axi
GBM_gmem_43_m_axi
GBM_gmem_44_m_axi
GBM_gmem_45_m_axi
GBM_gmem_46_m_axi
GBM_gmem_47_m_axi
GBM_gmem_48_m_axi
GBM_gmem_49_m_axi
GBM_gmem_50_m_axi
GBM_gmem_51_m_axi
GBM_gmem_52_m_axi
GBM_gmem_53_m_axi
GBM_gmem_54_m_axi
GBM_gmem_55_m_axi
GBM_gmem_56_m_axi
GBM_gmem_57_m_axi
GBM_gmem_58_m_axi
GBM_gmem_59_m_axi
GBM_gmem_60_m_axi
GBM_gmem_61_m_axi
GBM_gmem_62_m_axi
GBM_gmem_63_m_axi
GBM_gmem_64_m_axi
GBM_gmem_65_m_axi
GBM_gmem_66_m_axi
GBM_gmem_67_m_axi
GBM_gmem_68_m_axi
GBM_gmem_69_m_axi
GBM_gmem_70_m_axi
GBM_gmem_71_m_axi
GBM_gmem_72_m_axi
GBM_gmem_73_m_axi
GBM_gmem_74_m_axi
GBM_gmem_75_m_axi
GBM_gmem_76_m_axi
GBM_gmem_77_m_axi
GBM_gmem_78_m_axi
GBM_gmem_79_m_axi
GBM_gmem_80_m_axi
GBM_gmem_81_m_axi
GBM_gmem_82_m_axi
GBM_gmem_83_m_axi
GBM_gmem_84_m_axi
GBM_gmem_85_m_axi
GBM_gmem_86_m_axi
GBM_gmem_87_m_axi
GBM_gmem_88_m_axi
GBM_gmem_89_m_axi
GBM_gmem_90_m_axi
GBM_gmem_91_m_axi
GBM_gmem_92_m_axi
GBM_gmem_93_m_axi
GBM_gmem_94_m_axi
GBM_gmem_95_m_axi
GBM_gmem_96_m_axi
GBM_gmem_97_m_axi
GBM_gmem_98_m_axi
GBM_gmem_99_m_axi
GBM_control_s_axi
GBM_Pipeline_VITIS_LOOP_28_3
GBM_Pipeline_VITIS_LOOP_28_31
GBM_Pipeline_VITIS_LOOP_28_32
GBM_Pipeline_VITIS_LOOP_28_33
GBM_Pipeline_VITIS_LOOP_28_34
GBM_Pipeline_VITIS_LOOP_28_35
GBM_Pipeline_VITIS_LOOP_28_36
GBM_Pipeline_VITIS_LOOP_28_37
GBM_Pipeline_VITIS_LOOP_28_38
GBM_Pipeline_VITIS_LOOP_28_39
GBM_Pipeline_VITIS_LOOP_28_310
GBM_Pipeline_VITIS_LOOP_28_311
GBM_Pipeline_VITIS_LOOP_28_312
GBM_Pipeline_VITIS_LOOP_28_313
GBM_Pipeline_VITIS_LOOP_28_314
GBM_Pipeline_VITIS_LOOP_28_315
GBM_Pipeline_VITIS_LOOP_28_316
GBM_Pipeline_VITIS_LOOP_28_317
GBM_Pipeline_VITIS_LOOP_28_318
GBM_Pipeline_VITIS_LOOP_28_319
GBM_Pipeline_VITIS_LOOP_28_320
GBM_Pipeline_VITIS_LOOP_28_321
GBM_Pipeline_VITIS_LOOP_28_322
GBM_Pipeline_VITIS_LOOP_28_323
GBM_Pipeline_VITIS_LOOP_28_324
GBM_Pipeline_VITIS_LOOP_28_325
GBM_Pipeline_VITIS_LOOP_28_326
GBM_Pipeline_VITIS_LOOP_28_327
GBM_Pipeline_VITIS_LOOP_28_328
GBM_Pipeline_VITIS_LOOP_28_329
GBM_Pipeline_VITIS_LOOP_28_330
GBM_Pipeline_VITIS_LOOP_28_331
GBM_Pipeline_VITIS_LOOP_28_332
GBM_Pipeline_VITIS_LOOP_28_333
GBM_Pipeline_VITIS_LOOP_28_334
GBM_Pipeline_VITIS_LOOP_28_335
GBM_Pipeline_VITIS_LOOP_28_336
GBM_Pipeline_VITIS_LOOP_28_337
GBM_Pipeline_VITIS_LOOP_28_338
GBM_Pipeline_VITIS_LOOP_28_339
GBM_Pipeline_VITIS_LOOP_28_340
GBM_Pipeline_VITIS_LOOP_28_341
GBM_Pipeline_VITIS_LOOP_28_342
GBM_Pipeline_VITIS_LOOP_28_343
GBM_Pipeline_VITIS_LOOP_28_344
GBM_Pipeline_VITIS_LOOP_28_345
GBM_Pipeline_VITIS_LOOP_28_346
GBM_Pipeline_VITIS_LOOP_28_347
GBM_Pipeline_VITIS_LOOP_28_348
GBM_Pipeline_VITIS_LOOP_28_349
GBM_Pipeline_VITIS_LOOP_28_350
GBM_Pipeline_VITIS_LOOP_28_351
GBM_Pipeline_VITIS_LOOP_28_352
GBM_Pipeline_VITIS_LOOP_28_353
GBM_Pipeline_VITIS_LOOP_28_354
GBM_Pipeline_VITIS_LOOP_28_355
GBM_Pipeline_VITIS_LOOP_28_356
GBM_Pipeline_VITIS_LOOP_28_357
GBM_Pipeline_VITIS_LOOP_28_358
GBM_Pipeline_VITIS_LOOP_28_359
GBM_Pipeline_VITIS_LOOP_28_360
GBM_Pipeline_VITIS_LOOP_28_361
GBM_Pipeline_VITIS_LOOP_28_362
GBM_Pipeline_VITIS_LOOP_28_363
GBM_Pipeline_VITIS_LOOP_28_364
GBM_Pipeline_VITIS_LOOP_28_365
GBM_Pipeline_VITIS_LOOP_28_366
GBM_Pipeline_VITIS_LOOP_28_367
GBM_Pipeline_VITIS_LOOP_28_368
GBM_Pipeline_VITIS_LOOP_28_369
GBM_Pipeline_VITIS_LOOP_28_370
GBM_Pipeline_VITIS_LOOP_28_371
GBM_Pipeline_VITIS_LOOP_28_372
GBM_Pipeline_VITIS_LOOP_28_373
GBM_Pipeline_VITIS_LOOP_28_374
GBM_Pipeline_VITIS_LOOP_28_375
GBM_Pipeline_VITIS_LOOP_28_376
GBM_Pipeline_VITIS_LOOP_28_377
GBM_Pipeline_VITIS_LOOP_28_378
GBM_Pipeline_VITIS_LOOP_28_379
GBM_Pipeline_VITIS_LOOP_28_380
GBM_Pipeline_VITIS_LOOP_28_381
GBM_Pipeline_VITIS_LOOP_28_382
GBM_Pipeline_VITIS_LOOP_28_383
GBM_Pipeline_VITIS_LOOP_28_384
GBM_Pipeline_VITIS_LOOP_28_385
GBM_Pipeline_VITIS_LOOP_28_386
GBM_Pipeline_VITIS_LOOP_28_387
GBM_Pipeline_VITIS_LOOP_28_388
GBM_Pipeline_VITIS_LOOP_28_389
GBM_Pipeline_VITIS_LOOP_28_390
GBM_Pipeline_VITIS_LOOP_28_391
GBM_Pipeline_VITIS_LOOP_28_392
GBM_Pipeline_VITIS_LOOP_28_393
GBM_Pipeline_VITIS_LOOP_28_394
GBM_Pipeline_VITIS_LOOP_28_395
GBM_Pipeline_VITIS_LOOP_28_396
GBM_Pipeline_VITIS_LOOP_28_397
GBM_Pipeline_VITIS_LOOP_28_398
GBM_Pipeline_VITIS_LOOP_28_399
GBM
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/top-io-be.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.compgen.dataonly.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.compgen.dataonly.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.compgen.dataonly.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_3.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_31.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_32.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_33.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_34.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_35.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_36.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_37.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_38.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_39.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_310.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_311.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_312.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_313.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_314.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_315.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_316.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_317.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_318.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_319.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_320.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_321.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_322.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_323.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_324.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_325.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_326.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_327.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_328.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_329.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_330.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_331.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_332.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_333.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_334.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_335.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_336.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_337.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_338.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_339.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_340.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_341.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_342.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_343.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_344.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_345.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_346.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_347.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_348.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_349.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_350.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_351.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_352.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_353.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_354.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_355.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_356.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_357.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_358.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_359.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_360.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_361.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_362.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_363.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_364.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_365.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_366.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_367.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_368.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_369.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_370.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_371.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_372.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_373.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_374.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_375.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_376.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_377.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_378.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_379.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_380.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_381.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_382.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_383.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_384.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_385.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_386.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_387.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_388.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_389.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_390.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_391.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_392.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_393.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_394.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_395.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_396.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_397.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_398.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_28_399.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xcku5p-ffva676-3-e -data names -quiet 
Execute     ap_part_info -name xcku5p-ffva676-3-e -data info -quiet 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.constraint.tcl 
Execute     sc_get_clocks GBM 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/impl/misc/GBM_dadd_64ns_64ns_64_5_full_dsp_1_ip.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/impl/misc/GBM_dadddsub_64ns_64ns_64_5_full_dsp_1_ip.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/impl/misc/GBM_ddiv_64ns_64ns_64_22_no_dsp_1_ip.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/impl/misc/GBM_dexp_64ns_64ns_64_12_full_dsp_1_ip.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/impl/misc/GBM_dmul_64ns_64ns_64_5_max_dsp_1_ip.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/impl/misc/GBM_dsqrt_64ns_64ns_64_21_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xcku5p-ffva676-3-e -data names -quiet 
Execute     ap_part_info -name xcku5p-ffva676-3-e -data info -quiet 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xcku5p-ffva676-3-e -data names -quiet 
Execute     ap_part_info -name xcku5p-ffva676-3-e -data info -quiet 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.constraint.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xcku5p-ffva676-3-e -data names -quiet 
Execute     ap_part_info -name xcku5p-ffva676-3-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s C:/Users/steve/thesis-monte-carlo/GBM/FPGA/output.xo 
INFO: [HLS 200-802] Generated output file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/output.xo
Command   export_design done; 898.634 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
