# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

set axilite_register_dict [dict create]
# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2724 \
    name x_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_1 \
    op interface \
    ports { x_1 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2725 \
    name x_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_2 \
    op interface \
    ports { x_2 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2726 \
    name x_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_3 \
    op interface \
    ports { x_3 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2727 \
    name x_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_4 \
    op interface \
    ports { x_4 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2728 \
    name x_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_5 \
    op interface \
    ports { x_5 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2729 \
    name x_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_6 \
    op interface \
    ports { x_6 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2730 \
    name x_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_7 \
    op interface \
    ports { x_7 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2731 \
    name x_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_8 \
    op interface \
    ports { x_8 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2732 \
    name x_9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_9 \
    op interface \
    ports { x_9 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2733 \
    name x_10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_10 \
    op interface \
    ports { x_10 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2734 \
    name x_11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_11 \
    op interface \
    ports { x_11 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2735 \
    name x_12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_12 \
    op interface \
    ports { x_12 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2736 \
    name x_13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_13 \
    op interface \
    ports { x_13 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2737 \
    name x_14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_14 \
    op interface \
    ports { x_14 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2738 \
    name x_15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_15 \
    op interface \
    ports { x_15 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2739 \
    name x_16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_16 \
    op interface \
    ports { x_16 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2740 \
    name x_17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_17 \
    op interface \
    ports { x_17 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2741 \
    name x_18 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_18 \
    op interface \
    ports { x_18 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2742 \
    name x_19 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_19 \
    op interface \
    ports { x_19 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2743 \
    name x_21 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_21 \
    op interface \
    ports { x_21 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2744 \
    name x_22 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_22 \
    op interface \
    ports { x_22 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2745 \
    name x_23 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_23 \
    op interface \
    ports { x_23 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2746 \
    name x_24 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_24 \
    op interface \
    ports { x_24 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2747 \
    name x_25 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_25 \
    op interface \
    ports { x_25 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2748 \
    name x_26 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_26 \
    op interface \
    ports { x_26 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2749 \
    name x_27 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_27 \
    op interface \
    ports { x_27 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2750 \
    name x_28 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_28 \
    op interface \
    ports { x_28 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2751 \
    name x_29 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_29 \
    op interface \
    ports { x_29 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2752 \
    name x_30 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_30 \
    op interface \
    ports { x_30 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2753 \
    name x_31 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_31 \
    op interface \
    ports { x_31 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2754 \
    name x_32 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_32 \
    op interface \
    ports { x_32 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2755 \
    name x_33 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_33 \
    op interface \
    ports { x_33 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2756 \
    name x_34 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_34 \
    op interface \
    ports { x_34 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2757 \
    name x_35 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_35 \
    op interface \
    ports { x_35 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2758 \
    name x_36 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_36 \
    op interface \
    ports { x_36 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2759 \
    name x_37 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_37 \
    op interface \
    ports { x_37 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2760 \
    name x_38 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_38 \
    op interface \
    ports { x_38 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2761 \
    name x_39 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_39 \
    op interface \
    ports { x_39 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2762 \
    name x_40 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_40 \
    op interface \
    ports { x_40 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2763 \
    name x_42 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_42 \
    op interface \
    ports { x_42 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2764 \
    name x_43 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_43 \
    op interface \
    ports { x_43 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2765 \
    name x_44 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_44 \
    op interface \
    ports { x_44 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2766 \
    name x_45 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_45 \
    op interface \
    ports { x_45 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2767 \
    name x_46 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_46 \
    op interface \
    ports { x_46 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2768 \
    name x_47 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_47 \
    op interface \
    ports { x_47 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2769 \
    name x_48 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_48 \
    op interface \
    ports { x_48 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2770 \
    name x_49 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_49 \
    op interface \
    ports { x_49 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2771 \
    name x_50 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_50 \
    op interface \
    ports { x_50 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2772 \
    name x_51 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_51 \
    op interface \
    ports { x_51 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2773 \
    name x_52 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_52 \
    op interface \
    ports { x_52 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2774 \
    name score_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_score_0 \
    op interface \
    ports { score_0 { O 18 vector } score_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2775 \
    name score_1 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_score_1 \
    op interface \
    ports { score_1 { O 18 vector } score_1_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2776 \
    name score_2 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_score_2 \
    op interface \
    ports { score_2 { O 18 vector } score_2_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2777 \
    name score_3 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_score_3 \
    op interface \
    ports { score_3 { O 18 vector } score_3_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2778 \
    name score_4 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_score_4 \
    op interface \
    ports { score_4 { O 18 vector } score_4_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


