<h1 id="Testplan-NCore3PerfomanceModelTestPlan"><style>[data-colorid=wfeprghdnz]{color:#345a8a} html[data-color-mode=dark] [data-colorid=wfeprghdnz]{color:#759bcb}[data-colorid=ob5f434yln]{color:#345a8a} html[data-color-mode=dark] [data-colorid=ob5f434yln]{color:#759bcb}</style><span data-colorid="wfeprghdnz"><strong>NCore3 Perfomance Model Test Plan</strong></span></h1><p><span data-colorid="ob5f434yln"><strong><style type="text/css">/*<![CDATA[*/
div.rbtoc1759724260479 {padding: 0px;}
div.rbtoc1759724260479 ul {list-style: disc;margin-left: 0px;}
div.rbtoc1759724260479 li {margin-left: 0px;padding-left: 0px;}

/*]]>*/</style></strong></span></p><div class="toc-macro rbtoc1759724260479">
<ul class="toc-indentation">
<li><span class="TOCOutline">1</span> <a href="#Testplan-NCore3PerfomanceModelTestPlan">NCore3 Perfomance Model Test Plan</a></li>
<li><span class="TOCOutline">2</span> <a href="#Testplan-introduction_Toc54703042Introduction">Introduction</a></li>
<li><span class="TOCOutline">3</span> <a href="#Testplan-testbench-description_Toc54703043Testbenchdescription">Testbench description</a></li>
<li><span class="TOCOutline">4</span> <a href="#Testplan-used-hardware-configurations_Toc54703044Usedhardwareconfigurations">Used hardware configurations</a></li>
<li><span class="TOCOutline">5</span> <a href="#Testplan-features_Toc54703045Features">Features</a>
<ul class="toc-indentation">
<li><span class="TOCOutline">5.1</span> <a href="#Testplan-bringup_Toc54703046Bringup">Bringup</a></li>
<li><span class="TOCOutline">5.2</span> <a href="#Testplan-randomized-testing_Toc54703047Randomizedtesting">Randomized testing</a></li>
</ul>
</li>
<li><span class="TOCOutline">6</span> <a href="#Testplan-code-coverage-and-linting_Toc54703048CodeCoverageandLinting">Code Coverage and Linting</a></li>
<li><span class="TOCOutline">7</span> <a href="#Testplan-performance-validation_Toc54703049Performancevalidation">Performance validation</a>
<ul class="toc-indentation">
<li><span class="TOCOutline">7.1</span> <a href="#Testplan-phase-1_Toc54703050Phase1">Phase 1</a></li>
<li><span class="TOCOutline">7.2</span> <a href="#Testplan-phase-2_Toc54703051Phase2">Phase 2</a></li>
</ul>
</li>
<li><span class="TOCOutline">8</span> <a href="#Testplan-Appendix">Appendix</a>
<ul class="toc-indentation">
<li><span class="TOCOutline">8.1</span> <a href="#Testplan-SamsungRTL-PerfModelcomparisonresults">Samsung RTL - PerfModel comparison results</a></li>
</ul>
</li>
</ul>
</div><p /><h1 id="Testplan-introduction_Toc54703042Introduction"><span class="confluence-anchor-link" id="Testplan-introduction"><span class="confluence-anchor-link" id="introduction" /></span><span class="confluence-anchor-link" id="Testplan-_Toc54703042"><span class="confluence-anchor-link" id="_Toc54703042" /></span>Introduction</h1><p>The following document outlines the test plan of the NCore3 performance model. This test plan focuses on the integration tests of the various components. Therefore the unit tests of these components are not part of this. Moreover only functionalities relevant for performance evaluation are in the scope of this plan. So protocol details not affecting the NCore3 performance are not tested.</p><h1 id="Testplan-testbench-description_Toc54703043Testbenchdescription"><span class="confluence-anchor-link" id="Testplan-testbench-description"><span class="confluence-anchor-link" id="testbench-description" /></span><span class="confluence-anchor-link" id="Testplan-_Toc54703043"><span class="confluence-anchor-link" id="_Toc54703043" /></span>Testbench description</h1><p>The NCore3 architectural simulator (ncore3_archsim or short archsim) is being used as test bench including the device under test (DUT). The archsim instantiates a NCore3 model based on a Maestro JSON describing the structure. It automatically instantiates the appropriate driver and target units (AXI/ACE or CHI) depending on the NCore3 configuration and dynamically connects them with to the DUT interfaces.<br />The drivers consist of a stimuli generator and a protocol engine for the supported interfaces as well as a configurable cache model. The following interfaces are supported:</p><ul><li>AXI4/ACE</li><li>ACE-Lite</li><li>CHI-B</li><li>CHI-E (partial)</li></ul><p>The stimuli generator creates transaction in AXI/ACE protocol notion. In case of the CHI interfaces this is translated into CHI protocol notion. There are 2 ways of specifying the stimuli. The first one is Socket Transaction Language (STL) and is a standard format promoted by OCPIP. ncore3_archsim supports a subset of STL standard as defined by OCPIP. Basically STL describes each transaction to be executed in detail. Therefore it us well suited to construct dedicated scenarios and corner case. The second way of stimulating the DUT is to use a transaction profile unit (TPU). The TPU is based on the ARM Advanced Traffic Profile (ATP) specification. It reads a profile specification in YAML format and generates a set of transactions base on the specifies properties.<br />The specifications of the testbench elements as well as descriptions of the used input formats can be found at <span class="nobr"><a class="external-link" href="https://confluence.arteris.com/display/ENGR/AXI+Driver+and+Slave" rel="nofollow">https://confluence.arteris.com/display/ENGR/AXI+Driver+and+Slave<sup><img class="rendericon" src="https://confluence.arteris.com/images/icons/linkext7.gif" height="7" width="7" align="absmiddle" alt="" border="0" /></sup></a></span> and <span class="nobr"><a class="external-link" href="https://confluence.arteris.com/pages/viewpage.action?spaceKey=ENGR&amp;title=Traffic+Profile+Unit" rel="nofollow">https://confluence.arteris.com/pages/viewpage.action?spaceKey=ENGR&amp;title=Traffic+Profile+Unit<sup><img class="rendericon" src="https://confluence.arteris.com/images/icons/linkext7.gif" height="7" width="7" align="absmiddle" alt="" border="0" /></sup></a></span><br />The target side is comprised of simple AXI targets having a runtime-configurable fixed response timing. Alternatively a DRAM-like target based on RAMUlator (<span class="nobr"><a class="external-link" href="https://github.com/CMU-SAFARI/ramulator" rel="nofollow">https://github.com/CMU-SAFARI/ramulator<sup><img class="rendericon" src="https://confluence.arteris.com/images/icons/linkext7.gif" height="7" width="7" align="absmiddle" alt="" border="0" /></sup></a></span>) can be instantiated. This is not going to be used in the NCore3 test.<br />The overall structure of the archsim is shown in Figure .<br /><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="496" width="535" src="https://arterisip.atlassian.net/wiki/download/attachments/16168633/worddav044f0adfc55c2a193d1d72528ad5464c.png?api=v2" /></span><br /><em>NCore3 architectural simulator structure</em><br />All testbench elements as well as the NCore3 unit models have built-in assertions wrt. the behavior and timing. Fulfilling these assertion is deemed as passing the test. Information on authoring test can be found in the <a class="external-link" href="https://confluence.arteris.com/display/ENGR/Models" rel="nofollow">Confluence Model area</a>.</p><h1 id="Testplan-used-hardware-configurations_Toc54703044Usedhardwareconfigurations"><span class="confluence-anchor-link" id="Testplan-used-hardware-configurations"><span class="confluence-anchor-link" id="used-hardware-configurations" /></span><span class="confluence-anchor-link" id="Testplan-_Toc54703044"><span class="confluence-anchor-link" id="_Toc54703044" /></span>Used hardware configurations</h1><p>The set of configurations is aligned with the set of configurations used in the functional verification of the RTL. Those are comprised of customer configurations as well as those being set-up for internal uses. As of October 31st, 2020 the set of configurations consist of:</p><ul><li>hw_config_02</li><li>hw_config_03</li><li>hw_config_07</li><li>hw_config_08</li><li>hw_config_10</li><li>hw_config_12</li><li>hw_config_14</li><li>hw_config_20</li><li>hw_config_30</li><li>hw_config_31</li><li>hw_config_32</li><li>hw_config_40</li><li>hw_config_42</li><li>hw_config_43</li><li>hw_config_44</li><li>hw_config_oppo</li><li>hw_config_ace32</li></ul><h1 id="Testplan-features_Toc54703045Features"><span class="confluence-anchor-link" id="Testplan-features"><span class="confluence-anchor-link" id="features" /></span><span class="confluence-anchor-link" id="Testplan-_Toc54703045"><span class="confluence-anchor-link" id="_Toc54703045" /></span>Features</h1><h2 id="Testplan-bringup_Toc54703046Bringup"><span class="confluence-anchor-link" id="Testplan-bringup"><span class="confluence-anchor-link" id="bringup" /></span><span class="confluence-anchor-link" id="Testplan-_Toc54703046"><span class="confluence-anchor-link" id="_Toc54703046" /></span>Bringup</h2><p>For bringup the following setups are used:</p><div class="table-wrap"><table class="wrapped confluenceTable"><tbody><tr><td class="confluenceTd"><p>Name</p></td><td class="confluenceTd"><p>HW config</p></td><td class="confluenceTd"><p>Description</p></td><td class="confluenceTd"><p>&nbsp;Inputs</p></td><td class="confluenceTd"><p>Status</p></td></tr><tr><td class="confluenceTd"><p>hw_cfg_2_ncpart.scn</p></td><td class="confluenceTd"><p>hw_config_02</p></td><td class="confluenceTd"><p>execute non-coherent accesses on CAIU interfaces using STL files</p></td><td class="confluenceTd"><p>perf-vc/ tests/ regress/ maketest/ hw_cfg_2_ncpart.scn</p></td><td class="confluenceTd"><p>implemented, pass</p></td></tr><tr><td class="confluenceTd"><p>hw_cfg_2_nc.scn</p></td><td class="confluenceTd"><p>hw_config_02</p></td><td class="confluenceTd"><p>execute non-coherent accesses on CAIU interfaces using STL files</p></td><td class="confluenceTd"><p>perf-vc/ tests/ regress/ maketest/ hw_cfg_2_nc.scn</p></td><td class="confluenceTd"><p>implemented, pass</p></td></tr><tr><td class="confluenceTd"><p>hw_cfg_7_4</p></td><td class="confluenceTd"><p>hw_config_07</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>perf-vc/ tests/ scenario/ hw_cfg_7_4.scn</p></td><td class="confluenceTd"><p>implemented, pass</p></td></tr><tr><td class="confluenceTd"><p>hw_cfg_1_gen</p></td><td class="confluenceTd"><p>hw_config_01</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>perf-vc/ tests/ regress/ hw_cfg_all/ hw_cfg_1_gen.scn</p></td><td class="confluenceTd"><p>implemented, pass</p></td></tr><tr><td class="confluenceTd"><p>hw_cfg_2_gen</p></td><td class="confluenceTd"><p>hw_config_02</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>perf-vc/ tests/ regress/ hw_cfg_all/ hw_cfg_2_gen.scn</p></td><td class="confluenceTd"><p>implemented, pass</p></td></tr><tr><td class="confluenceTd"><p>hw_cfg_3_gen</p></td><td class="confluenceTd"><p>hw_config_03</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>perf-vc/ tests/ regress/ hw_cfg_all/ hw_cfg_3_gen.scn</p></td><td class="confluenceTd"><p>implemented, pass</p></td></tr><tr><td class="confluenceTd"><p>hw_cfg_11_gen</p></td><td class="confluenceTd"><p>hw_config_11</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>perf-vc/ tests/ regress/ hw_cfg_all/ hw_cfg_11_gen.scn</p></td><td class="confluenceTd"><p>implemented, pass</p></td></tr></tbody></table></div><p>This set of tests will also be used as checkin test. They are to be executed upon each push of a working copy to gitlab to ensure basic working functionality of NCore3.</p><h2 id="Testplan-randomized-testing_Toc54703047Randomizedtesting"><span class="confluence-anchor-link" id="Testplan-randomized-testing"><span class="confluence-anchor-link" id="randomized-testing" /></span><span class="confluence-anchor-link" id="Testplan-_Toc54703047"><span class="confluence-anchor-link" id="_Toc54703047" /></span>Randomized testing</h2><p>Randomized testing is performed on a nightly basis. It uses to sets of Maestro JSON files:</p><ol><li>checked in hw configurations: this set contains proven-to-work configurations and allows easier debugging</li><li>on-the-fly generated hw configs: this set is generated using maestro and represents the latest JSON format</li></ol><p>Both sets consist the configurations outlined in section .<br />The memory configuration is determined by a separate JSON input file. The default file being used maps the first 16MB of address space to the 1st DMI group. For HW configurations containing more than one memory interleaving group an additional set of test shall be implemented where the other groups are configured as target.<br />Stimuli is generated using the traffic profile unit (TPU) in a random fashion. To ensure reproducibility the seed of the runs is pre-defined per test but generated using a random generator. Random seeds are part of each scenario description being used for the simulation runs.<br />The following set of tests shall be implemented:</p><div class="table-wrap"><table class="wrapped confluenceTable"><tbody><tr><td class="confluenceTd"><p>Name</p></td><td class="confluenceTd"><p>Description</p></td><td class="confluenceTd"><p>Status</p></td></tr><tr><td class="confluenceTd"><p>AXI_only</p></td><td class="confluenceTd"><p>apply randomized non-coherent transactions to all AXI interfaces, keep others idle</p></td><td class="confluenceTd"><p>implemented, pass</p></td></tr><tr><td class="confluenceTd"><p>ACE-L_only</p></td><td class="confluenceTd"><p>apply randomized transactions to all ACE-Lite interfaces, keep others idle</p></td><td class="confluenceTd"><p>implemented, pass</p></td></tr><tr><td class="confluenceTd"><p>ACE_only</p></td><td class="confluenceTd"><p>apply randomized transactions to all ACE interfaces, keep others idle</p></td><td class="confluenceTd"><p>implemented</p></td></tr><tr><td class="confluenceTd"><p>CHI_only</p></td><td class="confluenceTd"><p>apply randomized transactions to all CHI interfaces, keep others idle</p></td><td class="confluenceTd"><p>implemented</p></td></tr><tr><td class="confluenceTd"><p>full</p></td><td class="confluenceTd"><p>apply randomized transactions to all interfaces</p></td><td class="confluenceTd"><p>implemented</p></td></tr></tbody></table></div><p>Test have to be set-up in a way that configuration not having interfaces under test finish without error. Success criteria is the end of the run without timeout and without warning or error messages of the models.</p><h1 id="Testplan-code-coverage-and-linting_Toc54703048CodeCoverageandLinting"><span class="confluence-anchor-link" id="Testplan-code-coverage-and-linting"><span class="confluence-anchor-link" id="code-coverage-and-linting" /></span><span class="confluence-anchor-link" id="Testplan-_Toc54703048"><span class="confluence-anchor-link" id="_Toc54703048" /></span>Code Coverage and Linting</h1><p>Coverage information is to be collected on a nightly basis. For this the suite of randomized test shall be used running an instrumented build of the archsim executable. The results of the coverage run are kept as Jenkins artifacts and can therefore be downloaded or viewed as HTML from Jenkins. Additionally the results are stored to <a class="external-link" href="http://kibana.arteris.com:8080/app/kibana" rel="nofollow">Kibana</a> for further analysis.<br />Linting shall also be executed on a nightly basis to collect a basic metric of code quality. The results are kept as Jenkins artifacts and can therefore be downloaded or viewed as HTML from Jenkins.The results are also stored in Kibana for further analysis.</p><h1 id="Testplan-performance-validation_Toc54703049Performancevalidation"><span class="confluence-anchor-link" id="Testplan-performance-validation"><span class="confluence-anchor-link" id="performance-validation" /></span><span class="confluence-anchor-link" id="Testplan-_Toc54703049"><span class="confluence-anchor-link" id="_Toc54703049" /></span>Performance validation</h1><p>The predicted performance of an NCore3 interconnect needs to be validated against the RTL implementation. This shall happen in several phases increasing the confidence in the predictions.</p><h2 id="Testplan-phase-1_Toc54703050Phase1"><span class="confluence-anchor-link" id="Testplan-phase-1"><span class="confluence-anchor-link" id="phase-1" /></span><span class="confluence-anchor-link" id="Testplan-_Toc54703050"><span class="confluence-anchor-link" id="_Toc54703050" /></span>Phase 1</h2><p>In this initial phase results from performance evaluation of customer designs (on RTL basis) are used as reference. These available results are:</p><ul><li>Samsung (hw_config_32)</li><li>Oppo hw_config_oppo</li></ul><p>To calculate the performance figures the tracing capability of archsim is being used. Transactions entering and leaving the NCore3 are trace into a SCV database. This is a textual database allowing to extract the properties of the transactions. The scv_analyzer script will be used derive the performance numbers of the various interfaces. Those can be then validated against the ones from RTL. In Phase 1 this will be a manual process using the reported numbers from CAE performance evaluation.<br />Test to be implemented for hw_config_30:</p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p>Name</p></td><td class="confluenceTd"><p>Description</p></td><td class="confluenceTd"><p>Status</p></td></tr><tr><td class="confluenceTd"><p>Test1</p></td><td class="confluenceTd"><p>Read Miss and Read Hit from single CPU</p></td><td class="confluenceTd"><p>open</p></td></tr><tr><td class="confluenceTd"><p>Test2</p></td><td class="confluenceTd"><p>Read Miss from multiple 4 CPUs going to different MIGS groups</p></td><td class="confluenceTd"><p>open</p></td></tr><tr><td class="confluenceTd"><p>Test3</p></td><td class="confluenceTd"><p>Read miss and hit for 4 CPUs - accessing different MIGS groups</p></td><td class="confluenceTd"><p>open</p></td></tr><tr><td class="confluenceTd"><p>Test4</p></td><td class="confluenceTd"><p>&nbsp;Snoop from one CPU to one other CPU</p></td><td class="confluenceTd"><p>open</p></td></tr><tr><td class="confluenceTd"><p>Test5</p></td><td class="confluenceTd"><p>2 CPUs snooping each other and then a single NCAIU snooping a single CPU</p></td><td class="confluenceTd"><p>open</p></td></tr><tr><td class="confluenceTd"><p>Test6</p></td><td class="confluenceTd"><p>2 CPUs snooping two other CPUs and then a two NCAIU snooping a single CPU</p></td><td class="confluenceTd"><p>open</p></td></tr><tr><td class="confluenceTd"><p>Test7</p></td><td class="confluenceTd"><p>2 NCAIUs snooping two CPUs</p></td><td class="confluenceTd"><p>open</p></td></tr><tr><td class="confluenceTd"><p>Test9</p></td><td class="confluenceTd"><p>Non coherent Read from a single CPU to a single MIGS</p></td><td class="confluenceTd"><p>open</p></td></tr><tr><td class="confluenceTd"><p>Test10</p></td><td class="confluenceTd"><p>Non coherent Read from a 4 CPUs to 2 MIGS</p></td><td class="confluenceTd"><p>open</p></td></tr><tr><td class="confluenceTd"><p>Test11</p></td><td class="confluenceTd"><p>Non coherent Write from a 4 CPUs to 2 MIGS</p></td><td class="confluenceTd"><p>open</p></td></tr><tr><td class="confluenceTd"><p>Test12</p></td><td class="confluenceTd"><p>Coherent Write from a 4 CPUs to 2 MIGS</p></td><td class="confluenceTd"><p>open</p></td></tr><tr><td class="confluenceTd"><p>Test13</p></td><td class="confluenceTd"><p>Coherent Read Hit and Miss from a 4 CPUs to 2 MIGS</p></td><td class="confluenceTd"><p>open</p></td></tr><tr><td class="confluenceTd"><p>Test14</p></td><td class="confluenceTd"><p>Non coherent Read from a CPU0 to MIGS2</p></td><td class="confluenceTd"><p>open</p></td></tr><tr><td class="confluenceTd"><p>Test15</p></td><td class="confluenceTd"><p>Coherent Read from a two NCAUs to MIGS2</p></td><td class="confluenceTd"><p>open</p></td></tr><tr><td class="confluenceTd"><p>Test16</p></td><td class="confluenceTd"><p>Non-Coherent Read from a single CPU to DII0</p></td><td class="confluenceTd"><p>open</p></td></tr><tr><td class="confluenceTd"><p>Test17</p></td><td class="confluenceTd"><p>Non-Coherent Read from two NCAIUs to DII0</p></td><td class="confluenceTd"><p>open</p></td></tr><tr><td class="confluenceTd"><p>Test18</p></td><td class="confluenceTd"><p>2 NCAIUs sending coherent and non coherent reads&nbsp; to Interleaved DMI</p></td><td class="confluenceTd"><p>open</p></td></tr><tr><td class="confluenceTd"><p>Test19</p></td><td class="confluenceTd"><p>2 NCAIUs sending coherent and non coherent reads&nbsp; to Interleaved DMI</p></td><td class="confluenceTd"><p>open</p></td></tr><tr><td class="confluenceTd"><p>Test20</p></td><td class="confluenceTd"><p>2 NCAIUs sending coherent and non coherent writes&nbsp; to Interleaved DMI</p></td><td class="confluenceTd"><p>open</p></td></tr><tr><td class="confluenceTd"><p>Test21</p></td><td class="confluenceTd"><p>2 NCAIUs sending coherent and non coherent writes&nbsp; to Interleaved DMI</p></td><td class="confluenceTd"><p>open</p></td></tr><tr><td class="confluenceTd"><p>Test22</p></td><td class="confluenceTd"><p>2 NCAIUs sending coherent and non coherent reads&nbsp; to Separate DMIs</p></td><td class="confluenceTd"><p>open</p></td></tr><tr><td class="confluenceTd"><p>Test23</p></td><td class="confluenceTd"><p>2 NCAIUs sending coherent and non coherent writes&nbsp; to Separate DMIs</p></td><td class="confluenceTd"><p>open</p></td></tr><tr><td class="confluenceTd"><p>Test24</p></td><td class="confluenceTd"><p>2 NCAIUs sending coherent and non coherent reads&nbsp; to Separate DMIs</p></td><td class="confluenceTd"><p>open</p></td></tr><tr><td class="confluenceTd"><p>Test25</p></td><td class="confluenceTd"><p>2 NCAIUs sending coherent and non coherent reads&nbsp; to Separate DMIs</p></td><td class="confluenceTd"><p>open</p></td></tr><tr><td class="confluenceTd"><p>Test26</p></td><td class="confluenceTd"><p>NonCoherent Read from two NCAUs to DII</p></td><td class="confluenceTd"><p>open</p></td></tr><tr><td class="confluenceTd"><p>Test27</p></td><td class="confluenceTd"><p>NonCoherent write from&nbsp; two NCAUs to DII</p></td><td class="confluenceTd"><p>open</p></td></tr><tr><td class="confluenceTd"><p>Test28</p></td><td class="confluenceTd"><p>Non coherent Read from a 4 CPUs to MIGS0 SMC MISS and then SMC HIT</p></td><td class="confluenceTd"><p>open</p></td></tr><tr><td class="confluenceTd"><p>Test29</p></td><td class="confluenceTd"><p>Coherent Read from a 4 CPUs to MIGS0 SMC MISS and then SMC HIT</p></td><td class="confluenceTd"><p>open</p></td></tr><tr><td class="confluenceTd"><p>Test30</p></td><td class="confluenceTd"><p>Non coherent write from a 4 CPUs to MIGS0 SMC MISS and then SMC HIT</p></td><td class="confluenceTd"><p>open</p></td></tr><tr><td class="confluenceTd"><p>Test31</p></td><td class="confluenceTd"><p>Coherent Write from a 4 CPUs to MIGS0 SMC MISS and then SMC HIT</p></td><td class="confluenceTd"><p>open</p></td></tr><tr><td class="confluenceTd"><p>Test32</p></td><td class="confluenceTd"><p>2 NCAIUs sending Non coherent and coherent reads DMI8</p></td><td class="confluenceTd"><p>open</p></td></tr><tr><td class="confluenceTd"><p>Test33</p></td><td class="confluenceTd"><p>2 NCAIUs sending Non coherent and coherent reads DMI9</p></td><td class="confluenceTd"><p>open</p></td></tr><tr><td class="confluenceTd"><p>Test34</p></td><td class="confluenceTd"><p>2 NCAIUs sending Non coherent and coherent reads DMI8 and DMI9 at the same time</p></td><td class="confluenceTd"><p>open</p></td></tr><tr><td class="confluenceTd"><p>Test35</p></td><td class="confluenceTd"><p>NCAIU0 sending Non coherent and coherent reads DMI8 and DMI9 in a serial way</p></td><td class="confluenceTd"><p>open</p></td></tr><tr><td class="confluenceTd"><p>Test36</p></td><td class="confluenceTd"><p>2 NCAIUs sending Non coherent and coherent writes DMI8</p></td><td class="confluenceTd"><p>open</p></td></tr><tr><td class="confluenceTd"><p>Test37</p></td><td class="confluenceTd"><p>2 NCAIUs sending Non coherent and coherent writes DMI9</p></td><td class="confluenceTd"><p>open</p></td></tr><tr><td class="confluenceTd"><p>Test38</p></td><td class="confluenceTd"><p>2 NCAIUs sending Non coherent and coherent writes DMI8 and DMI9 in parallel</p></td><td class="confluenceTd"><p>open</p></td></tr><tr><td class="confluenceTd"><p>Test39</p></td><td class="confluenceTd"><p>NCAIU0 sending Non coherent and coherent writes DMI8 and DMI9 in a serial way</p></td><td class="confluenceTd"><p>open</p></td></tr><tr><td class="confluenceTd"><p>Test40</p></td><td class="confluenceTd"><p>Non coherent and coherent Read from a 4 CPUs to DMI8</p></td><td class="confluenceTd"><p>open</p></td></tr><tr><td class="confluenceTd"><p>Test41</p></td><td class="confluenceTd"><p>Non coherent and coherent Read from a 4 CPUs to DMI9</p></td><td class="confluenceTd"><p>open</p></td></tr><tr><td class="confluenceTd"><p>Test42</p></td><td class="confluenceTd"><p>Non coherent and coherent Read from a 2 CPUs to DMI8 and DMI9 at the same time</p></td><td class="confluenceTd"><p>open</p></td></tr><tr><td class="confluenceTd"><p>Test43</p></td><td class="confluenceTd"><p>Non coherent and coherent Write from a 4 CPUs to DMI8</p></td><td class="confluenceTd"><p>open</p></td></tr><tr><td class="confluenceTd"><p>Test44</p></td><td class="confluenceTd"><p>Non coherent and coherent write from a 4 CPUs to DMI9</p></td><td class="confluenceTd"><p>open</p></td></tr><tr><td class="confluenceTd"><p>Test45</p></td><td class="confluenceTd"><p>Non coherent and coherent write from a 2 CPUs to DMI8 and DMI9 at the same time</p></td><td class="confluenceTd"><p>open</p></td></tr><tr><td class="confluenceTd"><p>Test46</p></td><td class="confluenceTd"><p>2 NCAIUs sending Non coherent reads or writes DMI8</p></td><td class="confluenceTd"><p>open</p></td></tr><tr><td class="confluenceTd"><p>Test47</p></td><td class="confluenceTd"><p>2 NCAIUs sending Non coherent reads and writes MIGS0</p></td><td class="confluenceTd"><p>open</p></td></tr><tr><td class="confluenceTd"><p>Test48</p></td><td class="confluenceTd"><p>2 NCAIUs sending Non coherent reads or writes DMI9</p></td><td class="confluenceTd"><p>open</p></td></tr></tbody></table></div><p>Tests to be implemented for hw_config_oppo are to be defined.</p><h2 id="Testplan-phase-2_Toc54703051Phase2"><span class="confluence-anchor-link" id="Testplan-phase-2"><span class="confluence-anchor-link" id="phase-2" /></span><span class="confluence-anchor-link" id="Testplan-_Toc54703051"><span class="confluence-anchor-link" id="_Toc54703051" /></span>Phase 2</h2><p>This phase aims to automate the correlation work. For this the transaction log from CAE performance tests of customer designs is being extracted by scripts and translated into STL stimuli for archsim. The trace files of the simulation are post-processed by scv_analyzer and the results compared against the RTL results.</p><h1 id="Testplan-Appendix">Appendix</h1><h2 id="Testplan-SamsungRTL-PerfModelcomparisonresults">Samsung RTL - PerfModel comparison results</h2><p><a href="/wiki/spaces/ENGR/pages/16168633/Testplan?preview=%2F16168633%2F16247756%2FSamsungNetworkPerformanceCases.xlsx"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-spreadsheet.png'); width: 250px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">SamsungNetworkPerformanc&hellip;</span></a></p>