lbl_801D1D74:
/* 801D1D74 00000000  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801D1D78 00000004  7C 08 02 A6 */	mflr r0
/* 801D1D7C 00000008  90 01 00 24 */	stw r0, 0x24(r1)
/* 801D1D80 0000000C  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801D1D84 00000010  7C 7F 1B 78 */	mr r31, r3
/* 801D1D88 00000014  98 83 12 29 */	stb r4, 0x1229(r3)
/* 801D1D8C 00000018  38 A1 00 0C */	addi r5, r1, 0xc
/* 801D1D90 0000001C  38 C1 00 08 */	addi r6, r1, 8
/* 801D1D94 00000020  48 00 0E F5 */	bl func_801D2C88
/* 801D1D98 00000024  7F E3 FB 78 */	mr r3, r31
/* 801D1D9C 00000028  C0 21 00 0C */	lfs f1, 0xc(r1)
/* 801D1DA0 0000002C  C0 41 00 08 */	lfs f2, 8(r1)
/* 801D1DA4 00000030  38 9F 11 84 */	addi r4, r31, 0x1184
/* 801D1DA8 00000034  38 BF 11 88 */	addi r5, r31, 0x1188
/* 801D1DAC 00000038  4B FF EF 6D */	bl func_801D0D18
/* 801D1DB0 0000003C  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801D1DB4 00000040  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801D1DB8 00000044  7C 08 03 A6 */	mtlr r0
/* 801D1DBC 00000048  38 21 00 20 */	addi r1, r1, 0x20
/* 801D1DC0 0000004C  4E 80 00 20 */	blr 
