Xilinx VPHY (Staging)

The Xilinx Video PHY is a high-level video-specific wrapper around
different versions of the GT PHY. Its driver is phy/phy-xilinx-vphy.c

It offers the PHY driver interface as well as higher-level video
specific support functions.

Its current users are Xilinx DP RX/TX SS.
(See xlnx,v-dp-rx-ss.txt and xlnx,v-dp-tx-ss.txt)


Required Properties:
 - compatible: Should be "xlnx,vid-phy-controller-2.2".
 - reg: Base address and size of the IP core.
 - interrupts: Interrupt number.
 - interrupts-parent: phandle for interrupt controller.
 
 - clocks: phandle for axi-lite clock and dru clock
 - clock-names: The identification string, "axi-lite", is always required
          and "dru-clk" is required for NI DRU clock for phy
		  
 - xlnx,input-pixels-per-clock: IP configuration for samples/clk (1, 2, 4)
         Note: Only 2 is supported at this time

 - xlnx,nidru: flag to indicate if DRU is present
 - xlnx,nidru-refclk-sel: DRU clock selector
 - xlnx,rx-no-of-channels: Required Rx channels for registered protocol
 - xlnx,rx-pll-selection: Rx pll selector
 - xlnx,rx-protocol: 1=HDMI, 0=DP
 - xlnx,rx-refclk-sel: Reference Rx clock selector
 - xlnx,tx-no-of-channels: Required Rx channels for registered protocol
 - xlnx,tx-pll-selection = Tx pll selector
 - xlnx,tx-protocol: 1=HDMI, 0=DP
 - xlnx,tx-refclk-sel: Reference Rx clock selector
 - xlnx,transceiver-type: GT type. Must be set per GT device used
 - xlnx,tx-buffer-bypass: Flag to indicate buffer bypass logic availability
 - xlnx,transceiver-width: Defines 4 Byte or 2 Byte mode
                      (Note: Only 2 byte is supported at this time)

 - lane<n>: (port (child) nodes)
	lane0:
		- #phy-cells	: Should be 4
			Cell after port phandle is device type from:
			- <controller_type controller_instance is_shared direction_tx>

			controller_type = 0 for HDMI
            controller_instance = [0, ...] indexes the instance of the protocol
                                  controller	
            is_shared = 1 if the RX and TX can be shared across the same 
			            protocol/controller
            direction_tx = 0 for RX and 1 for TX

(These properties are intended for future steering of multiple protocols 
sharing VPHYs, and are therefore subject to change.)

==Example==

		vid_phy_controller_0: vid_phy_controller@a0020000 {
		 	clock-names = "axi-lite", "drpclk";
                         clocks = <&zynqmp_clk 71>, <&zynqmp_clk 73>;
			compatible = "xlnx,vid-phy-controller-2.2", "xlnx,vid-phy-controller-2.1";
			interrupt-names = "irq";
			interrupt-parent = <&gic>;
			interrupts = <0 90 4>;
			reg = <0x0 0xa0020000 0x0 0x10000>;
			xlnx,hdmi-fast-switch = <1>;
			xlnx,input-pixels-per-clock = <4>;
			xlnx,nidru = <0>;
			xlnx,nidru-refclk-sel = <0>;
			xlnx,rx-no-of-channels = <4>;
			xlnx,rx-pll-selection = <0>;
			xlnx,rx-protocol = <0>;
			xlnx,rx-refclk-sel = <1>;
			xlnx,transceiver-type = <5>;
			xlnx,transceiver-width = <2>;
			xlnx,tx-buffer-bypass = <0>;
			xlnx,tx-no-of-channels = <4>;
			xlnx,tx-pll-selection = <2>;
			xlnx,tx-protocol = <0>;
			xlnx,tx-refclk-sel = <0>;
			vphy_lane0: vphy_lane@0 {
				#phy-cells = <4>;
			};
			vphy_lane1: vphy_lane@1 {
				#phy-cells = <4>;
			};
			vphy_lane2: vphy_lane@2 {
				#phy-cells = <4>;
			};
			vphy_lane3: vphy_lane@3 {
				#phy-cells = <4>;
			};
		};
