Analysis & Synthesis report for portable
Thu Jul 03 17:02:46 2014
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |portable|UARTCTL:uc1|state
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for pll:u0|pll_altpll_0:altpll_0
 15. Source assignments for pll:u0|pll_altpll_0:altpll_0|pll_altpll_0_stdsync_sv6:stdsync2|pll_altpll_0_dffpipe_l2c:dffpipe3
 16. Source assignments for pll:u0|pll_altpll_1:altpll_1
 17. Source assignments for pll:u0|pll_altpll_1:altpll_1|pll_altpll_1_stdsync_sv6:stdsync2|pll_altpll_1_dffpipe_l2c:dffpipe3
 18. Source assignments for pll:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 19. Source assignments for pll:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 20. Parameter Settings for User Entity Instance: pll:u0|altera_reset_controller:rst_controller
 21. Parameter Settings for User Entity Instance: pll:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 22. Parameter Settings for User Entity Instance: pll:u0|altera_reset_controller:rst_controller_001
 23. Parameter Settings for User Entity Instance: pll:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 24. Parameter Settings for User Entity Instance: UARTCTL:uc1
 25. Port Connectivity Checks: "UARTCTL:uc1"
 26. Port Connectivity Checks: "uart:u1"
 27. Port Connectivity Checks: "pll:u0|altera_reset_controller:rst_controller_001"
 28. Port Connectivity Checks: "pll:u0|altera_reset_controller:rst_controller"
 29. Port Connectivity Checks: "pll:u0|pll_altpll_1:altpll_1|pll_altpll_1_altpll_k942:sd1"
 30. Port Connectivity Checks: "pll:u0|pll_altpll_1:altpll_1"
 31. Port Connectivity Checks: "pll:u0|pll_altpll_0:altpll_0|pll_altpll_0_altpll_tqa2:sd1"
 32. Port Connectivity Checks: "pll:u0|pll_altpll_0:altpll_0"
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jul 03 17:02:46 2014           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; portable                                        ;
; Top-level Entity Name              ; portable                                        ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 30                                              ;
;     Total combinational functions  ; 29                                              ;
;     Dedicated logic registers      ; 21                                              ;
; Total registers                    ; 21                                              ;
; Total pins                         ; 8                                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 2                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                                      ; portable           ; portable           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Type of Retiming Performed During Resynthesis                              ; Full               ;                    ;
; Resynthesis Optimization Effort                                            ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                                   ; Normal             ;                    ;
; Use Generated Physical Constraints File                                    ; On                 ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+--------------------------+
; File Name with User-Entered Path                                             ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library                  ;
+------------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+--------------------------+
; UARTCTL.v                                                                    ; yes             ; User Verilog HDL File        ; C:/altera/projects/Portable/UARTCTL.v                                        ;                          ;
; uart.v                                                                       ; yes             ; User Verilog HDL File        ; C:/altera/projects/Portable/uart.v                                           ;                          ;
; portable.v                                                                   ; yes             ; User Verilog HDL File        ; C:/altera/projects/Portable/portable.v                                       ;                          ;
; C:/altera/projects/Portable/db/ip/pll/pll.v                                  ; yes             ; Auto-Found Verilog HDL File  ; C:/altera/projects/Portable/db/ip/pll/pll.v                                  ; altera_reserved_qsys_pll ;
; C:/altera/projects/Portable/db/ip/pll/submodules/altera_reset_controller.v   ; yes             ; Auto-Found Verilog HDL File  ; C:/altera/projects/Portable/db/ip/pll/submodules/altera_reset_controller.v   ; altera_reserved_qsys_pll ;
; C:/altera/projects/Portable/db/ip/pll/submodules/altera_reset_synchronizer.v ; yes             ; Auto-Found Verilog HDL File  ; C:/altera/projects/Portable/db/ip/pll/submodules/altera_reset_synchronizer.v ; altera_reserved_qsys_pll ;
; C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_0.v              ; yes             ; Auto-Found Verilog HDL File  ; C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_0.v              ; altera_reserved_qsys_pll ;
; C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_1.v              ; yes             ; Auto-Found Verilog HDL File  ; C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_1.v              ; altera_reserved_qsys_pll ;
+------------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                              ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                      ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Estimated Total logic elements              ; 30                                                                         ;
;                                             ;                                                                            ;
; Total combinational functions               ; 29                                                                         ;
; Logic element usage by number of LUT inputs ;                                                                            ;
;     -- 4 input functions                    ; 11                                                                         ;
;     -- 3 input functions                    ; 8                                                                          ;
;     -- <=2 input functions                  ; 10                                                                         ;
;                                             ;                                                                            ;
; Logic elements by mode                      ;                                                                            ;
;     -- normal mode                          ; 29                                                                         ;
;     -- arithmetic mode                      ; 0                                                                          ;
;                                             ;                                                                            ;
; Total registers                             ; 21                                                                         ;
;     -- Dedicated logic registers            ; 21                                                                         ;
;     -- I/O registers                        ; 0                                                                          ;
;                                             ;                                                                            ;
; I/O pins                                    ; 8                                                                          ;
; Embedded Multiplier 9-bit elements          ; 0                                                                          ;
; Total PLLs                                  ; 2                                                                          ;
;     -- PLLs                                 ; 2                                                                          ;
;                                             ;                                                                            ;
; Maximum fan-out node                        ; pll:u0|pll_altpll_0:altpll_0|pll_altpll_0_altpll_tqa2:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 22                                                                         ;
; Total fan-out                               ; 160                                                                        ;
; Average fan-out                             ; 2.35                                                                       ;
+---------------------------------------------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                  ;
+-----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------+--------------------------+
; Compilation Hierarchy Node              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                 ; Library Name             ;
+-----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------+--------------------------+
; |portable                               ; 29 (0)            ; 21 (1)       ; 0           ; 0            ; 0       ; 0         ; 8    ; 0            ; |portable                                                           ; work                     ;
;    |UARTCTL:uc1|                        ; 15 (15)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |portable|UARTCTL:uc1                                               ; work                     ;
;    |pll:u0|                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |portable|pll:u0                                                    ; altera_reserved_qsys_pll ;
;       |pll_altpll_0:altpll_0|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |portable|pll:u0|pll_altpll_0:altpll_0                              ; altera_reserved_qsys_pll ;
;          |pll_altpll_0_altpll_tqa2:sd1| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |portable|pll:u0|pll_altpll_0:altpll_0|pll_altpll_0_altpll_tqa2:sd1 ; altera_reserved_qsys_pll ;
;       |pll_altpll_1:altpll_1|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |portable|pll:u0|pll_altpll_1:altpll_1                              ; altera_reserved_qsys_pll ;
;          |pll_altpll_1_altpll_k942:sd1| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |portable|pll:u0|pll_altpll_1:altpll_1|pll_altpll_1_altpll_k942:sd1 ; altera_reserved_qsys_pll ;
;    |uart:u1|                            ; 14 (14)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |portable|uart:u1                                                   ; work                     ;
+-----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------+--------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |portable|UARTCTL:uc1|state                                                       ;
+---------------+------------+--------------+-------------+------------+------------+---------------+
; Name          ; state.DONE ; state.ENABLE ; state.LD_TX ; state.LOAD ; state.READ ; state.INITIAL ;
+---------------+------------+--------------+-------------+------------+------------+---------------+
; state.INITIAL ; 0          ; 0            ; 0           ; 0          ; 0          ; 0             ;
; state.READ    ; 0          ; 0            ; 0           ; 0          ; 1          ; 1             ;
; state.LOAD    ; 0          ; 0            ; 0           ; 1          ; 0          ; 1             ;
; state.LD_TX   ; 0          ; 0            ; 1           ; 0          ; 0          ; 1             ;
; state.ENABLE  ; 0          ; 1            ; 0           ; 0          ; 0          ; 1             ;
; state.DONE    ; 1          ; 0            ; 0           ; 0          ; 0          ; 1             ;
+---------------+------------+--------------+-------------+------------+------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                         ; Reason for Removal                     ;
+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; pll:u0|pll_altpll_1:altpll_1|prev_reset                                                                                               ; Stuck at GND due to stuck port data_in ;
; pll:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  ; Lost fanout                            ;
; pll:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1] ; Lost fanout                            ;
; pll:u0|pll_altpll_0:altpll_0|prev_reset                                                                                               ; Stuck at GND due to stuck port data_in ;
; pll:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; Lost fanout                            ;
; pll:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1]     ; Lost fanout                            ;
; UARTCTL:uc1|tx_data_ctr[1..7]                                                                                                         ; Merged with UARTCTL:uc1|tx_data_ctr[0] ;
; uart:u1|tx_reg[1..7]                                                                                                                  ; Merged with uart:u1|tx_reg[0]          ;
; UARTCTL:uc1|state~2                                                                                                                   ; Lost fanout                            ;
; UARTCTL:uc1|state~3                                                                                                                   ; Lost fanout                            ;
; UARTCTL:uc1|state~4                                                                                                                   ; Lost fanout                            ;
; UARTCTL:uc1|state~5                                                                                                                   ; Lost fanout                            ;
; UARTCTL:uc1|state~6                                                                                                                   ; Lost fanout                            ;
; Total Number of Removed Registers = 27                                                                                                ;                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                 ;
+-----------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Register name                           ; Reason for Removal        ; Registers Removed due to This Register                                                                                                ;
+-----------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; pll:u0|pll_altpll_1:altpll_1|prev_reset ; Stuck at GND              ; pll:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, ;
;                                         ; due to stuck port data_in ; pll:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],  ;
;                                         ;                           ; pll:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   ;
; pll:u0|pll_altpll_0:altpll_0|prev_reset ; Stuck at GND              ; pll:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,     ;
;                                         ; due to stuck port data_in ; pll:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],      ;
;                                         ;                           ; pll:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]       ;
+-----------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 21    ;
; Number of registers using Synchronous Clear  ; 3     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 7     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; uart:u1|tx_out                         ; 3       ;
; uart:u1|tx_empty                       ; 4       ;
; reset                                  ; 16      ;
; Total number of inverted registers = 3 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |portable|uart:u1|tx_cnt[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+


+-----------------------------------------------------+
; Source assignments for pll:u0|pll_altpll_0:altpll_0 ;
+----------------+-------+------+---------------------+
; Assignment     ; Value ; From ; To                  ;
+----------------+-------+------+---------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg          ;
+----------------+-------+------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll:u0|pll_altpll_0:altpll_0|pll_altpll_0_stdsync_sv6:stdsync2|pll_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------+


+-----------------------------------------------------+
; Source assignments for pll:u0|pll_altpll_1:altpll_1 ;
+----------------+-------+------+---------------------+
; Assignment     ; Value ; From ; To                  ;
+----------------+-------+------+---------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg          ;
+----------------+-------+------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll:u0|pll_altpll_1:altpll_1|pll_altpll_1_stdsync_sv6:stdsync2|pll_altpll_1_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for pll:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                           ;
+-------------------+-------+------+------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:u0|altera_reset_controller:rst_controller ;
+-------------------------+----------+-------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                  ;
+-------------------------+----------+-------------------------------------------------------+
; NUM_RESET_INPUTS        ; 1        ; Signed Integer                                        ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                                ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                        ;
; RESET_REQUEST_PRESENT   ; 0        ; Signed Integer                                        ;
+-------------------------+----------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:u0|altera_reset_controller:rst_controller_001 ;
+-------------------------+----------+-----------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                      ;
+-------------------------+----------+-----------------------------------------------------------+
; NUM_RESET_INPUTS        ; 1        ; Signed Integer                                            ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                                    ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                            ;
; RESET_REQUEST_PRESENT   ; 0        ; Signed Integer                                            ;
+-------------------------+----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: UARTCTL:uc1 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; SIZE           ; 5     ; Signed Integer                  ;
; INITIAL        ; 00001 ; Unsigned Binary                 ;
; READ           ; 00010 ; Unsigned Binary                 ;
; LOAD           ; 00011 ; Unsigned Binary                 ;
; LD_TX          ; 00100 ; Unsigned Binary                 ;
; ENABLE         ; 00101 ; Unsigned Binary                 ;
; DONE           ; 00110 ; Unsigned Binary                 ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UARTCTL:uc1"                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; send_done ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "uart:u1"                      ;
+-------------+--------+----------+------------------------+
; Port        ; Type   ; Severity ; Details                ;
+-------------+--------+----------+------------------------+
; tx_empty    ; Output ; Info     ; Explicitly unconnected ;
; uld_rx_data ; Input  ; Info     ; Explicitly unconnected ;
; rx_data     ; Output ; Info     ; Explicitly unconnected ;
; rx_enable   ; Input  ; Info     ; Explicitly unconnected ;
; rx_empty    ; Output ; Info     ; Explicitly unconnected ;
+-------------+--------+----------+------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:u0|altera_reset_controller:rst_controller_001" ;
+------------+--------+----------+----------------------------------------------+
; Port       ; Type   ; Severity ; Details                                      ;
+------------+--------+----------+----------------------------------------------+
; reset_req  ; Output ; Info     ; Explicitly unconnected                       ;
; reset_in1  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in2  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in3  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in4  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in5  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in6  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in7  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in8  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in9  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in10 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in11 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in12 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in13 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in14 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in15 ; Input  ; Info     ; Stuck at GND                                 ;
+------------+--------+----------+----------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:u0|altera_reset_controller:rst_controller" ;
+------------+--------+----------+------------------------------------------+
; Port       ; Type   ; Severity ; Details                                  ;
+------------+--------+----------+------------------------------------------+
; reset_req  ; Output ; Info     ; Explicitly unconnected                   ;
; reset_in1  ; Input  ; Info     ; Stuck at GND                             ;
; reset_in2  ; Input  ; Info     ; Stuck at GND                             ;
; reset_in3  ; Input  ; Info     ; Stuck at GND                             ;
; reset_in4  ; Input  ; Info     ; Stuck at GND                             ;
; reset_in5  ; Input  ; Info     ; Stuck at GND                             ;
; reset_in6  ; Input  ; Info     ; Stuck at GND                             ;
; reset_in7  ; Input  ; Info     ; Stuck at GND                             ;
; reset_in8  ; Input  ; Info     ; Stuck at GND                             ;
; reset_in9  ; Input  ; Info     ; Stuck at GND                             ;
; reset_in10 ; Input  ; Info     ; Stuck at GND                             ;
; reset_in11 ; Input  ; Info     ; Stuck at GND                             ;
; reset_in12 ; Input  ; Info     ; Stuck at GND                             ;
; reset_in13 ; Input  ; Info     ; Stuck at GND                             ;
; reset_in14 ; Input  ; Info     ; Stuck at GND                             ;
; reset_in15 ; Input  ; Info     ; Stuck at GND                             ;
+------------+--------+----------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:u0|pll_altpll_1:altpll_1|pll_altpll_1_altpll_k942:sd1"                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "pll:u0|pll_altpll_1:altpll_1" ;
+-----------+--------+----------+--------------------------+
; Port      ; Type   ; Severity ; Details                  ;
+-----------+--------+----------+--------------------------+
; read      ; Input  ; Info     ; Explicitly unconnected   ;
; write     ; Input  ; Info     ; Explicitly unconnected   ;
; address   ; Input  ; Info     ; Explicitly unconnected   ;
; readdata  ; Output ; Info     ; Explicitly unconnected   ;
; writedata ; Input  ; Info     ; Explicitly unconnected   ;
; areset    ; Input  ; Info     ; Explicitly unconnected   ;
; locked    ; Output ; Info     ; Explicitly unconnected   ;
; phasedone ; Output ; Info     ; Explicitly unconnected   ;
+-----------+--------+----------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:u0|pll_altpll_0:altpll_0|pll_altpll_0_altpll_tqa2:sd1"                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "pll:u0|pll_altpll_0:altpll_0" ;
+-----------+--------+----------+--------------------------+
; Port      ; Type   ; Severity ; Details                  ;
+-----------+--------+----------+--------------------------+
; read      ; Input  ; Info     ; Explicitly unconnected   ;
; write     ; Input  ; Info     ; Explicitly unconnected   ;
; address   ; Input  ; Info     ; Explicitly unconnected   ;
; readdata  ; Output ; Info     ; Explicitly unconnected   ;
; writedata ; Input  ; Info     ; Explicitly unconnected   ;
; areset    ; Input  ; Info     ; Explicitly unconnected   ;
; locked    ; Output ; Info     ; Explicitly unconnected   ;
; phasedone ; Output ; Info     ; Explicitly unconnected   ;
+-----------+--------+----------+--------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Jul 03 17:02:37 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off portable -c portable
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12248): Elaborating Qsys system entity "pll.qsys"
Info (12250): 2014.07.03.17:02:38 Progress: Loading Portable/pll.qsys
Info (12250): 2014.07.03.17:02:39 Progress: Reading input file
Info (12250): 2014.07.03.17:02:39 Progress: Adding clk_0 [clock_source 13.0]
Info (12250): 2014.07.03.17:02:39 Progress: Parameterizing module clk_0
Info (12250): 2014.07.03.17:02:39 Progress: Adding altpll_0 [altpll 13.0]
Info (12250): 2014.07.03.17:02:39 Progress: Parameterizing module altpll_0
Info (12250): 2014.07.03.17:02:39 Progress: Adding altpll_1 [altpll 13.0]
Info (12250): 2014.07.03.17:02:39 Progress: Parameterizing module altpll_1
Info (12250): 2014.07.03.17:02:39 Progress: Building connections
Info (12250): 2014.07.03.17:02:39 Progress: Parameterizing connections
Info (12250): 2014.07.03.17:02:39 Progress: Validating
Info (12250): 2014.07.03.17:02:40 Progress: Done reading input file
Warning (12251): Pll.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Warning (12251): Pll.altpll_1: altpll_1.pll_slave must be connected to an Avalon-MM master
Warning (12251): Pll.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning (12251): Pll.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning (12251): Pll.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Warning (12251): Pll.altpll_1: altpll_1.areset_conduit must be exported, or connected to a matching conduit.
Warning (12251): Pll.altpll_1: altpll_1.locked_conduit must be exported, or connected to a matching conduit.
Warning (12251): Pll.altpll_1: altpll_1.phasedone_conduit must be exported, or connected to a matching conduit.
Info (12250): Pll: Generating pll "pll" for QUARTUS_SYNTH
Info (12250): Pipeline_bridge_swap_transform: After transform: 3 modules, 4 connections
Info (12250): No custom instruction connections, skipping transform 
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_translator_transform: After transform: 3 modules, 4 connections
Info (12250): Reset_adaptation_transform: After transform: 5 modules, 8 connections
Info (12250): Merlin_mm_transform: After transform: 5 modules, 8 connections
Info (12250): Altpll_0: "pll" instantiated altpll "altpll_0"
Info (12250): Altpll_1: "pll" instantiated altpll "altpll_1"
Info (12250): Rst_controller: "pll" instantiated altera_reset_controller "rst_controller"
Info (12250): Pll: Done pll" with 4 modules, 9 files, 51079 bytes
Info (12249): Finished elaborating Qsys system entity "pll.qsys"
Warning (10238): Verilog Module Declaration warning at UARTCTL.v(14): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "UARTCTL"
Info (12021): Found 1 design units, including 1 entities, in source file uartctl.v
    Info (12023): Found entity 1: UARTCTL
Info (12021): Found 1 design units, including 1 entities, in source file uart.v
    Info (12023): Found entity 1: uart
Warning (10275): Verilog HDL Module Instantiation warning at portable.v(67): ignored dangling comma in List of Port Connections
Warning (10238): Verilog Module Declaration warning at portable.v(10): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "portable"
Info (12021): Found 1 design units, including 1 entities, in source file portable.v
    Info (12023): Found entity 1: portable
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pll/pll.v
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pll/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pll/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 4 design units, including 4 entities, in source file db/ip/pll/submodules/pll_altpll_0.v
    Info (12023): Found entity 1: pll_altpll_0_dffpipe_l2c
    Info (12023): Found entity 2: pll_altpll_0_stdsync_sv6
    Info (12023): Found entity 3: pll_altpll_0_altpll_tqa2
    Info (12023): Found entity 4: pll_altpll_0
Info (12021): Found 4 design units, including 4 entities, in source file db/ip/pll/submodules/pll_altpll_1.v
    Info (12023): Found entity 1: pll_altpll_1_dffpipe_l2c
    Info (12023): Found entity 2: pll_altpll_1_stdsync_sv6
    Info (12023): Found entity 3: pll_altpll_1_altpll_k942
    Info (12023): Found entity 4: pll_altpll_1
Info (12127): Elaborating entity "portable" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:u0"
Info (12128): Elaborating entity "pll_altpll_0" for hierarchy "pll:u0|pll_altpll_0:altpll_0"
Info (12128): Elaborating entity "pll_altpll_0_stdsync_sv6" for hierarchy "pll:u0|pll_altpll_0:altpll_0|pll_altpll_0_stdsync_sv6:stdsync2"
Info (12128): Elaborating entity "pll_altpll_0_dffpipe_l2c" for hierarchy "pll:u0|pll_altpll_0:altpll_0|pll_altpll_0_stdsync_sv6:stdsync2|pll_altpll_0_dffpipe_l2c:dffpipe3"
Info (12128): Elaborating entity "pll_altpll_0_altpll_tqa2" for hierarchy "pll:u0|pll_altpll_0:altpll_0|pll_altpll_0_altpll_tqa2:sd1"
Info (12128): Elaborating entity "pll_altpll_1" for hierarchy "pll:u0|pll_altpll_1:altpll_1"
Info (12128): Elaborating entity "pll_altpll_1_stdsync_sv6" for hierarchy "pll:u0|pll_altpll_1:altpll_1|pll_altpll_1_stdsync_sv6:stdsync2"
Info (12128): Elaborating entity "pll_altpll_1_dffpipe_l2c" for hierarchy "pll:u0|pll_altpll_1:altpll_1|pll_altpll_1_stdsync_sv6:stdsync2|pll_altpll_1_dffpipe_l2c:dffpipe3"
Info (12128): Elaborating entity "pll_altpll_1_altpll_k942" for hierarchy "pll:u0|pll_altpll_1:altpll_1|pll_altpll_1_altpll_k942:sd1"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "pll:u0|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "pll:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "uart" for hierarchy "uart:u1"
Warning (10036): Verilog HDL or VHDL warning at uart.v(40): object "tx_over_run" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at uart.v(47): object "rx_frame_err" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at uart.v(48): object "rx_over_run" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at uart.v(86): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at uart.v(92): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at uart.v(106): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uart.v(136): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "UARTCTL" for hierarchy "UARTCTL:uc1"
Warning (10036): Verilog HDL or VHDL warning at UARTCTL.v(55): object "nZeros" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at UARTCTL.v(56): object "count_3" assigned a value but never read
Warning (10235): Verilog HDL Always Construct warning at UARTCTL.v(62): variable "SYNC_UART" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at UARTCTL.v(94): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at UARTCTL.v(103): truncated value with size 32 to match size of target (8)
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "out_3" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 11 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "rx1"
Info (21057): Implemented 40 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 6 output pins
    Info (21061): Implemented 30 logic cells
    Info (21065): Implemented 2 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 458 megabytes
    Info: Processing ended: Thu Jul 03 17:02:46 2014
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:06


