-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
-- Date        : Sun Jan 29 20:30:24 2023
-- Host        : overcookedlobster-nvme running 64-bit Ubuntu 22.04.1 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_hdmi_in_0_2_sim_netlist.vhdl
-- Design      : design_1_hdmi_in_0_2
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ChannelBond is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    pMeRdy_int_reg_0 : out STD_LOGIC;
    CLK : in STD_LOGIC;
    pRdEn_reg_0 : in STD_LOGIC;
    pRdy_0 : in STD_LOGIC;
    pRdy_1 : in STD_LOGIC;
    pAllVldBgnFlag : in STD_LOGIC;
    pAllVld : in STD_LOGIC;
    pDataInRaw : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ChannelBond;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ChannelBond is
  signal pBlnkBgnFlag : STD_LOGIC;
  signal pBlnkBgnFlag0 : STD_LOGIC;
  signal \pDataFIFO_reg_n_0_[9]\ : STD_LOGIC;
  signal pDataInBnd : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \pDataIn[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \pDataIn[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \pDataIn[1]_i_2_n_0\ : STD_LOGIC;
  signal \pDataIn[4]_i_2_n_0\ : STD_LOGIC;
  signal \pDataIn[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \pDataIn[7]_i_3_n_0\ : STD_LOGIC;
  signal pMeRdy_int_i_2_n_0 : STD_LOGIC;
  signal \^pmerdy_int_reg_0\ : STD_LOGIC;
  signal pRdA : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \pRdA[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \pRdA[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \pRdA[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \pRdA[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \pRdA[4]_i_1__0_n_0\ : STD_LOGIC;
  signal pRdEn : STD_LOGIC;
  signal pRdEn_i_1_n_0 : STD_LOGIC;
  signal pTokenFlag : STD_LOGIC;
  signal pTokenFlag0 : STD_LOGIC;
  signal \pTokenFlag_i_2__0_n_0\ : STD_LOGIC;
  signal \pTokenFlag_i_3__0_n_0\ : STD_LOGIC;
  signal pTokenFlag_i_4_n_0 : STD_LOGIC;
  signal pTokenFlag_q : STD_LOGIC;
  signal pWrA_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_out__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_pFIFO_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_pFIFO_reg_0_31_6_9_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_pFIFO_reg_0_31_6_9_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pDataIn[0]_i_2__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \pDataIn[1]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \pDataIn[2]_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \pDataIn[3]_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \pDataIn[5]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \pDataIn[5]_i_2__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \pDataIn[7]_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \pDataIn[7]_i_3\ : label is "soft_lutpair63";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of pFIFO_reg_0_31_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of pFIFO_reg_0_31_0_5 : label is 320;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of pFIFO_reg_0_31_0_5 : label is "DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of pFIFO_reg_0_31_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of pFIFO_reg_0_31_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of pFIFO_reg_0_31_0_5 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of pFIFO_reg_0_31_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of pFIFO_reg_0_31_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of pFIFO_reg_0_31_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pFIFO_reg_0_31_6_9 : label is "";
  attribute RTL_RAM_BITS of pFIFO_reg_0_31_6_9 : label is 320;
  attribute RTL_RAM_NAME of pFIFO_reg_0_31_6_9 : label is "DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9";
  attribute RTL_RAM_TYPE of pFIFO_reg_0_31_6_9 : label is "RAM_SDP";
  attribute ram_addr_begin of pFIFO_reg_0_31_6_9 : label is 0;
  attribute ram_addr_end of pFIFO_reg_0_31_6_9 : label is 31;
  attribute ram_offset of pFIFO_reg_0_31_6_9 : label is 0;
  attribute ram_slice_begin of pFIFO_reg_0_31_6_9 : label is 6;
  attribute ram_slice_end of pFIFO_reg_0_31_6_9 : label is 9;
  attribute SOFT_HLUTNM of pMeRdy_int_i_2 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \pRdA[1]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \pRdA[2]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \pRdA[3]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \pRdA[4]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \pTokenFlag_i_2__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \pTokenFlag_i_3__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of pTokenFlag_i_4 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \pWrA[1]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \pWrA[2]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \pWrA[3]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \pWrA[4]_i_1\ : label is "soft_lutpair57";
begin
  pMeRdy_int_reg_0 <= \^pmerdy_int_reg_0\;
pBlnkBgnFlag_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pTokenFlag,
      I1 => pTokenFlag_q,
      O => pBlnkBgnFlag0
    );
pBlnkBgnFlag_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pBlnkBgnFlag0,
      Q => pBlnkBgnFlag,
      R => '0'
    );
\pDataFIFO_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_out__0\(0),
      Q => pDataInBnd(0),
      R => '0'
    );
\pDataFIFO_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_out__0\(1),
      Q => pDataInBnd(1),
      R => '0'
    );
\pDataFIFO_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_out__0\(2),
      Q => pDataInBnd(2),
      R => '0'
    );
\pDataFIFO_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_out__0\(3),
      Q => pDataInBnd(3),
      R => '0'
    );
\pDataFIFO_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_out__0\(4),
      Q => pDataInBnd(4),
      R => '0'
    );
\pDataFIFO_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_out__0\(5),
      Q => pDataInBnd(5),
      R => '0'
    );
\pDataFIFO_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_out__0\(6),
      Q => pDataInBnd(6),
      R => '0'
    );
\pDataFIFO_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_out__0\(7),
      Q => pDataInBnd(7),
      R => '0'
    );
\pDataFIFO_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_out__0\(8),
      Q => pDataInBnd(8),
      R => '0'
    );
\pDataFIFO_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_out__0\(9),
      Q => \pDataFIFO_reg_n_0_[9]\,
      R => '0'
    );
\pDataIn[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FEFEFF000000"
    )
        port map (
      I0 => \pDataIn[0]_i_2__0_n_0\,
      I1 => \pTokenFlag_i_2__0_n_0\,
      I2 => \pDataIn[0]_i_3__0_n_0\,
      I3 => pTokenFlag_i_4_n_0,
      I4 => pDataInBnd(0),
      I5 => \pDataFIFO_reg_n_0_[9]\,
      O => D(0)
    );
\pDataIn[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => pDataInBnd(5),
      I1 => pDataInBnd(4),
      O => \pDataIn[0]_i_2__0_n_0\
    );
\pDataIn[0]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => pDataInBnd(6),
      I1 => pDataInBnd(7),
      I2 => pDataInBnd(8),
      O => \pDataIn[0]_i_3__0_n_0\
    );
\pDataIn[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"38C3"
    )
        port map (
      I0 => \pDataIn[1]_i_2_n_0\,
      I1 => pDataInBnd(0),
      I2 => pDataInBnd(8),
      I3 => pDataInBnd(1),
      O => D(1)
    );
\pDataIn[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => pDataInBnd(6),
      I1 => pDataInBnd(7),
      I2 => pDataInBnd(4),
      I3 => pDataInBnd(5),
      I4 => pDataInBnd(3),
      I5 => pDataInBnd(2),
      O => \pDataIn[1]_i_2_n_0\
    );
\pDataIn[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF0E00F"
    )
        port map (
      I0 => \pTokenFlag_i_3__0_n_0\,
      I1 => pDataInBnd(3),
      I2 => pDataInBnd(8),
      I3 => pDataInBnd(2),
      I4 => pDataInBnd(1),
      O => D(2)
    );
\pDataIn[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EF0F00F"
    )
        port map (
      I0 => pDataInBnd(1),
      I1 => \pTokenFlag_i_3__0_n_0\,
      I2 => pDataInBnd(3),
      I3 => pDataInBnd(8),
      I4 => pDataInBnd(2),
      O => D(3)
    );
\pDataIn[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FEFF00FF0000FF"
    )
        port map (
      I0 => pDataInBnd(5),
      I1 => \pDataIn[4]_i_2_n_0\,
      I2 => \pDataIn[5]_i_2__0_n_0\,
      I3 => pDataInBnd(3),
      I4 => pDataInBnd(8),
      I5 => pDataInBnd(4),
      O => D(4)
    );
\pDataIn[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => pDataInBnd(1),
      I1 => pDataInBnd(2),
      O => \pDataIn[4]_i_2_n_0\
    );
\pDataIn[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EF0F00F"
    )
        port map (
      I0 => \pDataIn[5]_i_2__0_n_0\,
      I1 => \pTokenFlag_i_2__0_n_0\,
      I2 => pDataInBnd(5),
      I3 => pDataInBnd(4),
      I4 => pDataInBnd(8),
      O => D(5)
    );
\pDataIn[5]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => pDataInBnd(6),
      I1 => pDataInBnd(7),
      I2 => pDataInBnd(0),
      O => \pDataIn[5]_i_2__0_n_0\
    );
\pDataIn[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFF00FD0000FF"
    )
        port map (
      I0 => pDataInBnd(4),
      I1 => pDataInBnd(7),
      I2 => \pDataIn[7]_i_3_n_0\,
      I3 => pDataInBnd(8),
      I4 => pDataInBnd(6),
      I5 => pDataInBnd(5),
      O => D(6)
    );
\pDataIn[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^pmerdy_int_reg_0\,
      I1 => pRdy_0,
      I2 => pRdy_1,
      O => SR(0)
    );
\pDataIn[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC338C33CC33CC3"
    )
        port map (
      I0 => \pDataIn[7]_i_3_n_0\,
      I1 => pDataInBnd(8),
      I2 => pDataInBnd(7),
      I3 => pDataInBnd(6),
      I4 => pDataInBnd(5),
      I5 => pDataInBnd(4),
      O => D(7)
    );
\pDataIn[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => pDataInBnd(3),
      I1 => pDataInBnd(1),
      I2 => pDataInBnd(2),
      I3 => pDataInBnd(0),
      O => \pDataIn[7]_i_3_n_0\
    );
pFIFO_reg_0_31_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => pRdA(4 downto 0),
      ADDRB(4 downto 0) => pRdA(4 downto 0),
      ADDRC(4 downto 0) => pRdA(4 downto 0),
      ADDRD(4 downto 0) => pWrA_reg(4 downto 0),
      DIA(1 downto 0) => pDataInRaw(1 downto 0),
      DIB(1 downto 0) => pDataInRaw(3 downto 2),
      DIC(1 downto 0) => pDataInRaw(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \p_0_out__0\(1 downto 0),
      DOB(1 downto 0) => \p_0_out__0\(3 downto 2),
      DOC(1 downto 0) => \p_0_out__0\(5 downto 4),
      DOD(1 downto 0) => NLW_pFIFO_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => pAllVld
    );
pFIFO_reg_0_31_6_9: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => pRdA(4 downto 0),
      ADDRB(4 downto 0) => pRdA(4 downto 0),
      ADDRC(4 downto 0) => pRdA(4 downto 0),
      ADDRD(4 downto 0) => pWrA_reg(4 downto 0),
      DIA(1 downto 0) => pDataInRaw(7 downto 6),
      DIB(1 downto 0) => pDataInRaw(9 downto 8),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \p_0_out__0\(7 downto 6),
      DOB(1 downto 0) => \p_0_out__0\(9 downto 8),
      DOC(1 downto 0) => NLW_pFIFO_reg_0_31_6_9_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_pFIFO_reg_0_31_6_9_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => pAllVld
    );
pMeRdy_int_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pBlnkBgnFlag,
      I1 => \^pmerdy_int_reg_0\,
      O => pMeRdy_int_i_2_n_0
    );
pMeRdy_int_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pMeRdy_int_i_2_n_0,
      Q => \^pmerdy_int_reg_0\,
      R => pRdEn_reg_0
    );
\pRdA[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pRdA(0),
      O => \pRdA[0]_i_1__0_n_0\
    );
\pRdA[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => pRdA(0),
      I1 => pRdA(1),
      O => \pRdA[1]_i_1__0_n_0\
    );
\pRdA[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => pRdA(1),
      I1 => pRdA(0),
      I2 => pRdA(2),
      O => \pRdA[2]_i_1__0_n_0\
    );
\pRdA[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => pRdA(2),
      I1 => pRdA(0),
      I2 => pRdA(1),
      I3 => pRdA(3),
      O => \pRdA[3]_i_1__0_n_0\
    );
\pRdA[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => pRdA(3),
      I1 => pRdA(1),
      I2 => pRdA(0),
      I3 => pRdA(2),
      I4 => pRdA(4),
      O => \pRdA[4]_i_1__0_n_0\
    );
\pRdA_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => pRdEn,
      D => \pRdA[0]_i_1__0_n_0\,
      Q => pRdA(0),
      R => pRdEn_reg_0
    );
\pRdA_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => pRdEn,
      D => \pRdA[1]_i_1__0_n_0\,
      Q => pRdA(1),
      R => pRdEn_reg_0
    );
\pRdA_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => pRdEn,
      D => \pRdA[2]_i_1__0_n_0\,
      Q => pRdA(2),
      R => pRdEn_reg_0
    );
\pRdA_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => pRdEn,
      D => \pRdA[3]_i_1__0_n_0\,
      Q => pRdA(3),
      R => pRdEn_reg_0
    );
\pRdA_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => pRdEn,
      D => \pRdA[4]_i_1__0_n_0\,
      Q => pRdA(4),
      R => pRdEn_reg_0
    );
pRdEn_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAFFFFEAAAEAAA"
    )
        port map (
      I0 => pAllVldBgnFlag,
      I1 => \^pmerdy_int_reg_0\,
      I2 => pRdy_0,
      I3 => pRdy_1,
      I4 => pBlnkBgnFlag,
      I5 => pRdEn,
      O => pRdEn_i_1_n_0
    );
pRdEn_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pRdEn_i_1_n_0,
      Q => pRdEn,
      R => pRdEn_reg_0
    );
\pTokenFlag_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5575FFFF55755575"
    )
        port map (
      I0 => pRdEn,
      I1 => \pTokenFlag_i_2__0_n_0\,
      I2 => pDataInBnd(8),
      I3 => \pTokenFlag_i_3__0_n_0\,
      I4 => pTokenFlag_i_4_n_0,
      I5 => pDataInBnd(0),
      O => pTokenFlag0
    );
\pTokenFlag_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => pDataInBnd(2),
      I1 => pDataInBnd(1),
      I2 => pDataInBnd(3),
      O => \pTokenFlag_i_2__0_n_0\
    );
\pTokenFlag_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => pDataInBnd(0),
      I1 => pDataInBnd(7),
      I2 => pDataInBnd(6),
      I3 => pDataInBnd(4),
      I4 => pDataInBnd(5),
      O => \pTokenFlag_i_3__0_n_0\
    );
pTokenFlag_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \pDataIn[1]_i_2_n_0\,
      I1 => pDataInBnd(1),
      I2 => pDataInBnd(8),
      O => pTokenFlag_i_4_n_0
    );
pTokenFlag_q_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pTokenFlag,
      Q => pTokenFlag_q,
      R => '0'
    );
pTokenFlag_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pTokenFlag0,
      Q => pTokenFlag,
      R => '0'
    );
\pWrA[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pWrA_reg(0),
      O => \p_0_in__0\(0)
    );
\pWrA[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => pWrA_reg(0),
      I1 => pWrA_reg(1),
      O => \p_0_in__0\(1)
    );
\pWrA[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => pWrA_reg(1),
      I1 => pWrA_reg(0),
      I2 => pWrA_reg(2),
      O => \p_0_in__0\(2)
    );
\pWrA[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => pWrA_reg(2),
      I1 => pWrA_reg(0),
      I2 => pWrA_reg(1),
      I3 => pWrA_reg(3),
      O => \p_0_in__0\(3)
    );
\pWrA[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => pWrA_reg(3),
      I1 => pWrA_reg(1),
      I2 => pWrA_reg(0),
      I3 => pWrA_reg(2),
      I4 => pWrA_reg(4),
      O => \p_0_in__0\(4)
    );
\pWrA_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => pWrA_reg(0),
      R => pRdEn_reg_0
    );
\pWrA_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => pWrA_reg(1),
      R => pRdEn_reg_0
    );
\pWrA_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => pWrA_reg(2),
      R => pRdEn_reg_0
    );
\pWrA_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => pWrA_reg(3),
      R => pRdEn_reg_0
    );
\pWrA_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => pWrA_reg(4),
      R => pRdEn_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ChannelBond_15 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pVde_1 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    pMeRdy_int_reg_0 : out STD_LOGIC;
    \pDataFIFO_reg[9]_0\ : out STD_LOGIC;
    \pDataFIFO_reg[8]_0\ : out STD_LOGIC;
    CLK : in STD_LOGIC;
    pRdEn_reg_0 : in STD_LOGIC;
    pRdy_1 : in STD_LOGIC;
    pRdy_2 : in STD_LOGIC;
    pAllVldBgnFlag : in STD_LOGIC;
    pC1 : in STD_LOGIC;
    pC0 : in STD_LOGIC;
    pAllVld : in STD_LOGIC;
    I62 : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ChannelBond_15 : entity is "ChannelBond";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ChannelBond_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ChannelBond_15 is
  signal pBlnkBgnFlag : STD_LOGIC;
  signal pBlnkBgnFlag0 : STD_LOGIC;
  signal pC0_0 : STD_LOGIC;
  signal \pDataFIFO_reg_n_0_[9]\ : STD_LOGIC;
  signal pDataInBnd : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \pDataIn[0]_i_2_n_0\ : STD_LOGIC;
  signal \pDataIn[0]_i_3_n_0\ : STD_LOGIC;
  signal \pDataIn[0]_i_4_n_0\ : STD_LOGIC;
  signal \pDataIn[3]_i_2_n_0\ : STD_LOGIC;
  signal \pDataIn[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \pDataIn[5]_i_2_n_0\ : STD_LOGIC;
  signal \pDataIn[5]_i_3_n_0\ : STD_LOGIC;
  signal \pDataIn[7]_i_3__1_n_0\ : STD_LOGIC;
  signal pMeRdy_int_i_1_n_0 : STD_LOGIC;
  signal \^pmerdy_int_reg_0\ : STD_LOGIC;
  signal pRdA : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \pRdA[0]_i_1_n_0\ : STD_LOGIC;
  signal \pRdA[1]_i_1_n_0\ : STD_LOGIC;
  signal \pRdA[2]_i_1_n_0\ : STD_LOGIC;
  signal \pRdA[3]_i_1_n_0\ : STD_LOGIC;
  signal \pRdA[4]_i_1_n_0\ : STD_LOGIC;
  signal pRdEn : STD_LOGIC;
  signal \pRdEn_i_1__1_n_0\ : STD_LOGIC;
  signal pTokenFlag : STD_LOGIC;
  signal pTokenFlag0 : STD_LOGIC;
  signal pTokenFlag_i_2_n_0 : STD_LOGIC;
  signal pTokenFlag_i_3_n_0 : STD_LOGIC;
  signal pTokenFlag_q : STD_LOGIC;
  signal pVde_i_2_n_0 : STD_LOGIC;
  signal \pWrA_reg_n_0_[0]\ : STD_LOGIC;
  signal \pWrA_reg_n_0_[1]\ : STD_LOGIC;
  signal \pWrA_reg_n_0_[2]\ : STD_LOGIC;
  signal \pWrA_reg_n_0_[3]\ : STD_LOGIC;
  signal \pWrA_reg_n_0_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_pFIFO_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_pFIFO_reg_0_31_6_9_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_pFIFO_reg_0_31_6_9_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of pC0_i_1 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of pC1_i_1 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \pDataIn[0]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \pDataIn[0]_i_4\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \pDataIn[1]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \pDataIn[2]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \pDataIn[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \pDataIn[3]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \pDataIn[4]_i_2__1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \pDataIn[5]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \pDataIn[5]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \pDataIn[5]_i_3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \pDataIn[7]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \pDataIn[7]_i_3__1\ : label is "soft_lutpair7";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of pFIFO_reg_0_31_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of pFIFO_reg_0_31_0_5 : label is 320;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of pFIFO_reg_0_31_0_5 : label is "DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of pFIFO_reg_0_31_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of pFIFO_reg_0_31_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of pFIFO_reg_0_31_0_5 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of pFIFO_reg_0_31_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of pFIFO_reg_0_31_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of pFIFO_reg_0_31_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pFIFO_reg_0_31_6_9 : label is "";
  attribute RTL_RAM_BITS of pFIFO_reg_0_31_6_9 : label is 320;
  attribute RTL_RAM_NAME of pFIFO_reg_0_31_6_9 : label is "DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9";
  attribute RTL_RAM_TYPE of pFIFO_reg_0_31_6_9 : label is "RAM_SDP";
  attribute ram_addr_begin of pFIFO_reg_0_31_6_9 : label is 0;
  attribute ram_addr_end of pFIFO_reg_0_31_6_9 : label is 31;
  attribute ram_offset of pFIFO_reg_0_31_6_9 : label is 0;
  attribute ram_slice_begin of pFIFO_reg_0_31_6_9 : label is 6;
  attribute ram_slice_end of pFIFO_reg_0_31_6_9 : label is 9;
  attribute SOFT_HLUTNM of pMeRdy_int_i_1 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \pRdA[1]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \pRdA[2]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \pRdA[3]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \pRdA[4]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of pTokenFlag_i_2 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \pWrA[1]_i_1__1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \pWrA[2]_i_1__1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \pWrA[3]_i_1__1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \pWrA[4]_i_1__1\ : label is "soft_lutpair0";
begin
  pMeRdy_int_reg_0 <= \^pmerdy_int_reg_0\;
\pBlnkBgnFlag_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pTokenFlag,
      I1 => pTokenFlag_q,
      O => pBlnkBgnFlag0
    );
pBlnkBgnFlag_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pBlnkBgnFlag0,
      Q => pBlnkBgnFlag,
      R => '0'
    );
pC0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => pDataInBnd(8),
      I1 => pC0_0,
      I2 => pC0,
      O => \pDataFIFO_reg[8]_0\
    );
pC0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11110F0011110000"
    )
        port map (
      I0 => \pDataIn[3]_i_2_n_0\,
      I1 => \pDataIn[5]_i_3_n_0\,
      I2 => pTokenFlag_i_3_n_0,
      I3 => pDataInBnd(1),
      I4 => pDataInBnd(8),
      I5 => pDataInBnd(0),
      O => pC0_0
    );
pC1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \pDataFIFO_reg_n_0_[9]\,
      I1 => pDataInBnd(8),
      I2 => pC0_0,
      I3 => pC1,
      O => \pDataFIFO_reg[9]_0\
    );
\pDataFIFO_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_out(0),
      Q => pDataInBnd(0),
      R => '0'
    );
\pDataFIFO_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_out(1),
      Q => pDataInBnd(1),
      R => '0'
    );
\pDataFIFO_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_out(2),
      Q => pDataInBnd(2),
      R => '0'
    );
\pDataFIFO_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_out(3),
      Q => pDataInBnd(3),
      R => '0'
    );
\pDataFIFO_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_out(4),
      Q => pDataInBnd(4),
      R => '0'
    );
\pDataFIFO_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_out(5),
      Q => pDataInBnd(5),
      R => '0'
    );
\pDataFIFO_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_out(6),
      Q => pDataInBnd(6),
      R => '0'
    );
\pDataFIFO_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_out(7),
      Q => pDataInBnd(7),
      R => '0'
    );
\pDataFIFO_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_out(8),
      Q => pDataInBnd(8),
      R => '0'
    );
\pDataFIFO_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_out(9),
      Q => \pDataFIFO_reg_n_0_[9]\,
      R => '0'
    );
\pDataIn[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FEFEFF000000"
    )
        port map (
      I0 => \pDataIn[0]_i_2_n_0\,
      I1 => \pDataIn[5]_i_3_n_0\,
      I2 => \pDataIn[0]_i_3_n_0\,
      I3 => \pDataIn[0]_i_4_n_0\,
      I4 => pDataInBnd(0),
      I5 => \pDataFIFO_reg_n_0_[9]\,
      O => D(0)
    );
\pDataIn[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => pDataInBnd(5),
      I1 => pDataInBnd(4),
      O => \pDataIn[0]_i_2_n_0\
    );
\pDataIn[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => pDataInBnd(6),
      I1 => pDataInBnd(7),
      I2 => pDataInBnd(8),
      O => \pDataIn[0]_i_3_n_0\
    );
\pDataIn[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => pTokenFlag_i_3_n_0,
      I1 => pDataInBnd(1),
      I2 => pDataInBnd(8),
      O => \pDataIn[0]_i_4_n_0\
    );
\pDataIn[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"38C3"
    )
        port map (
      I0 => pTokenFlag_i_3_n_0,
      I1 => pDataInBnd(0),
      I2 => pDataInBnd(8),
      I3 => pDataInBnd(1),
      O => D(1)
    );
\pDataIn[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF0E00F"
    )
        port map (
      I0 => \pDataIn[3]_i_2_n_0\,
      I1 => pDataInBnd(3),
      I2 => pDataInBnd(8),
      I3 => pDataInBnd(2),
      I4 => pDataInBnd(1),
      O => D(2)
    );
\pDataIn[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EF0F00F"
    )
        port map (
      I0 => pDataInBnd(1),
      I1 => \pDataIn[3]_i_2_n_0\,
      I2 => pDataInBnd(3),
      I3 => pDataInBnd(8),
      I4 => pDataInBnd(2),
      O => D(3)
    );
\pDataIn[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => pDataInBnd(0),
      I1 => pDataInBnd(7),
      I2 => pDataInBnd(6),
      I3 => pDataInBnd(4),
      I4 => pDataInBnd(5),
      O => \pDataIn[3]_i_2_n_0\
    );
\pDataIn[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FEFF00FF0000FF"
    )
        port map (
      I0 => pDataInBnd(5),
      I1 => \pDataIn[4]_i_2__1_n_0\,
      I2 => \pDataIn[5]_i_2_n_0\,
      I3 => pDataInBnd(3),
      I4 => pDataInBnd(8),
      I5 => pDataInBnd(4),
      O => D(4)
    );
\pDataIn[4]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => pDataInBnd(1),
      I1 => pDataInBnd(2),
      O => \pDataIn[4]_i_2__1_n_0\
    );
\pDataIn[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EF0F00F"
    )
        port map (
      I0 => \pDataIn[5]_i_2_n_0\,
      I1 => \pDataIn[5]_i_3_n_0\,
      I2 => pDataInBnd(5),
      I3 => pDataInBnd(4),
      I4 => pDataInBnd(8),
      O => D(5)
    );
\pDataIn[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => pDataInBnd(6),
      I1 => pDataInBnd(7),
      I2 => pDataInBnd(0),
      O => \pDataIn[5]_i_2_n_0\
    );
\pDataIn[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => pDataInBnd(2),
      I1 => pDataInBnd(1),
      I2 => pDataInBnd(3),
      O => \pDataIn[5]_i_3_n_0\
    );
\pDataIn[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFF00FD0000FF"
    )
        port map (
      I0 => pDataInBnd(4),
      I1 => pDataInBnd(7),
      I2 => \pDataIn[7]_i_3__1_n_0\,
      I3 => pDataInBnd(8),
      I4 => pDataInBnd(6),
      I5 => pDataInBnd(5),
      O => D(6)
    );
\pDataIn[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^pmerdy_int_reg_0\,
      I1 => pRdy_1,
      I2 => pRdy_2,
      O => SR(0)
    );
\pDataIn[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC338C33CC33CC3"
    )
        port map (
      I0 => \pDataIn[7]_i_3__1_n_0\,
      I1 => pDataInBnd(8),
      I2 => pDataInBnd(7),
      I3 => pDataInBnd(6),
      I4 => pDataInBnd(5),
      I5 => pDataInBnd(4),
      O => D(7)
    );
\pDataIn[7]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => pDataInBnd(3),
      I1 => pDataInBnd(1),
      I2 => pDataInBnd(2),
      I3 => pDataInBnd(0),
      O => \pDataIn[7]_i_3__1_n_0\
    );
pFIFO_reg_0_31_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => pRdA(4 downto 0),
      ADDRB(4 downto 0) => pRdA(4 downto 0),
      ADDRC(4 downto 0) => pRdA(4 downto 0),
      ADDRD(4) => \pWrA_reg_n_0_[4]\,
      ADDRD(3) => \pWrA_reg_n_0_[3]\,
      ADDRD(2) => \pWrA_reg_n_0_[2]\,
      ADDRD(1) => \pWrA_reg_n_0_[1]\,
      ADDRD(0) => \pWrA_reg_n_0_[0]\,
      DIA(1 downto 0) => I62(1 downto 0),
      DIB(1 downto 0) => I62(3 downto 2),
      DIC(1 downto 0) => I62(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(1 downto 0),
      DOB(1 downto 0) => p_0_out(3 downto 2),
      DOC(1 downto 0) => p_0_out(5 downto 4),
      DOD(1 downto 0) => NLW_pFIFO_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => pAllVld
    );
pFIFO_reg_0_31_6_9: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => pRdA(4 downto 0),
      ADDRB(4 downto 0) => pRdA(4 downto 0),
      ADDRC(4 downto 0) => pRdA(4 downto 0),
      ADDRD(4) => \pWrA_reg_n_0_[4]\,
      ADDRD(3) => \pWrA_reg_n_0_[3]\,
      ADDRD(2) => \pWrA_reg_n_0_[2]\,
      ADDRD(1) => \pWrA_reg_n_0_[1]\,
      ADDRD(0) => \pWrA_reg_n_0_[0]\,
      DIA(1 downto 0) => I62(7 downto 6),
      DIB(1 downto 0) => I62(9 downto 8),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(7 downto 6),
      DOB(1 downto 0) => p_0_out(9 downto 8),
      DOC(1 downto 0) => NLW_pFIFO_reg_0_31_6_9_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_pFIFO_reg_0_31_6_9_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => pAllVld
    );
pMeRdy_int_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pBlnkBgnFlag,
      I1 => \^pmerdy_int_reg_0\,
      O => pMeRdy_int_i_1_n_0
    );
pMeRdy_int_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pMeRdy_int_i_1_n_0,
      Q => \^pmerdy_int_reg_0\,
      R => pRdEn_reg_0
    );
\pRdA[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pRdA(0),
      O => \pRdA[0]_i_1_n_0\
    );
\pRdA[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => pRdA(0),
      I1 => pRdA(1),
      O => \pRdA[1]_i_1_n_0\
    );
\pRdA[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => pRdA(1),
      I1 => pRdA(0),
      I2 => pRdA(2),
      O => \pRdA[2]_i_1_n_0\
    );
\pRdA[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => pRdA(2),
      I1 => pRdA(0),
      I2 => pRdA(1),
      I3 => pRdA(3),
      O => \pRdA[3]_i_1_n_0\
    );
\pRdA[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => pRdA(3),
      I1 => pRdA(1),
      I2 => pRdA(0),
      I3 => pRdA(2),
      I4 => pRdA(4),
      O => \pRdA[4]_i_1_n_0\
    );
\pRdA_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => pRdEn,
      D => \pRdA[0]_i_1_n_0\,
      Q => pRdA(0),
      R => pRdEn_reg_0
    );
\pRdA_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => pRdEn,
      D => \pRdA[1]_i_1_n_0\,
      Q => pRdA(1),
      R => pRdEn_reg_0
    );
\pRdA_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => pRdEn,
      D => \pRdA[2]_i_1_n_0\,
      Q => pRdA(2),
      R => pRdEn_reg_0
    );
\pRdA_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => pRdEn,
      D => \pRdA[3]_i_1_n_0\,
      Q => pRdA(3),
      R => pRdEn_reg_0
    );
\pRdA_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => pRdEn,
      D => \pRdA[4]_i_1_n_0\,
      Q => pRdA(4),
      R => pRdEn_reg_0
    );
\pRdEn_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAFFFFEAAAEAAA"
    )
        port map (
      I0 => pAllVldBgnFlag,
      I1 => \^pmerdy_int_reg_0\,
      I2 => pRdy_1,
      I3 => pRdy_2,
      I4 => pBlnkBgnFlag,
      I5 => pRdEn,
      O => \pRdEn_i_1__1_n_0\
    );
pRdEn_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pRdEn_i_1__1_n_0\,
      Q => pRdEn,
      R => pRdEn_reg_0
    );
pTokenFlag_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDFDDDDDDDDDD"
    )
        port map (
      I0 => pRdEn,
      I1 => pTokenFlag_i_2_n_0,
      I2 => pTokenFlag_i_3_n_0,
      I3 => pDataInBnd(1),
      I4 => pDataInBnd(8),
      I5 => pDataInBnd(0),
      O => pTokenFlag0
    );
pTokenFlag_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => pDataInBnd(2),
      I1 => pDataInBnd(1),
      I2 => pDataInBnd(3),
      I3 => pDataInBnd(8),
      I4 => \pDataIn[3]_i_2_n_0\,
      O => pTokenFlag_i_2_n_0
    );
pTokenFlag_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => pDataInBnd(6),
      I1 => pDataInBnd(7),
      I2 => pDataInBnd(4),
      I3 => pDataInBnd(5),
      I4 => pDataInBnd(3),
      I5 => pDataInBnd(2),
      O => pTokenFlag_i_3_n_0
    );
pTokenFlag_q_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pTokenFlag,
      Q => pTokenFlag_q,
      R => '0'
    );
pTokenFlag_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pTokenFlag0,
      Q => pTokenFlag,
      R => '0'
    );
pVde_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0BFBFFFFFBFBF"
    )
        port map (
      I0 => pVde_i_2_n_0,
      I1 => pDataInBnd(2),
      I2 => pDataInBnd(8),
      I3 => pTokenFlag_i_3_n_0,
      I4 => pDataInBnd(1),
      I5 => pDataInBnd(0),
      O => pVde_1
    );
pVde_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBF"
    )
        port map (
      I0 => pDataInBnd(5),
      I1 => pDataInBnd(4),
      I2 => pDataInBnd(6),
      I3 => pDataInBnd(7),
      I4 => pDataInBnd(0),
      I5 => pDataInBnd(3),
      O => pVde_i_2_n_0
    );
\pWrA[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pWrA_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\pWrA[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pWrA_reg_n_0_[0]\,
      I1 => \pWrA_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\pWrA[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \pWrA_reg_n_0_[1]\,
      I1 => \pWrA_reg_n_0_[0]\,
      I2 => \pWrA_reg_n_0_[2]\,
      O => \p_0_in__0\(2)
    );
\pWrA[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \pWrA_reg_n_0_[2]\,
      I1 => \pWrA_reg_n_0_[0]\,
      I2 => \pWrA_reg_n_0_[1]\,
      I3 => \pWrA_reg_n_0_[3]\,
      O => \p_0_in__0\(3)
    );
\pWrA[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \pWrA_reg_n_0_[3]\,
      I1 => \pWrA_reg_n_0_[1]\,
      I2 => \pWrA_reg_n_0_[0]\,
      I3 => \pWrA_reg_n_0_[2]\,
      I4 => \pWrA_reg_n_0_[4]\,
      O => \p_0_in__0\(4)
    );
\pWrA_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => \pWrA_reg_n_0_[0]\,
      R => pRdEn_reg_0
    );
\pWrA_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => \pWrA_reg_n_0_[1]\,
      R => pRdEn_reg_0
    );
\pWrA_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => \pWrA_reg_n_0_[2]\,
      R => pRdEn_reg_0
    );
\pWrA_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => \pWrA_reg_n_0_[3]\,
      R => pRdEn_reg_0
    );
\pWrA_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => \pWrA_reg_n_0_[4]\,
      R => pRdEn_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ChannelBond_8 is
  port (
    pAllVld_q : out STD_LOGIC;
    pAllVldBgnFlag : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pMeRdy_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    pMeRdy_int_reg_1 : out STD_LOGIC;
    CLK : in STD_LOGIC;
    pAllVld : in STD_LOGIC;
    pAllVldBgnFlag0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    pRdy_2 : in STD_LOGIC;
    pRdy_0 : in STD_LOGIC;
    I35 : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ChannelBond_8 : entity is "ChannelBond";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ChannelBond_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ChannelBond_8 is
  signal \^pallvldbgnflag\ : STD_LOGIC;
  signal pBlnkBgnFlag : STD_LOGIC;
  signal pBlnkBgnFlag0 : STD_LOGIC;
  signal \pDataFIFO_reg_n_0_[9]\ : STD_LOGIC;
  signal pDataInBnd : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \pDataIn[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \pDataIn[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \pDataIn[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \pDataIn[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \pDataIn[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \pDataIn[7]_i_3__0_n_0\ : STD_LOGIC;
  signal pMeRdy_int_i_1_n_0 : STD_LOGIC;
  signal \^pmerdy_int_reg_1\ : STD_LOGIC;
  signal pRdA : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \pRdA[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \pRdA[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \pRdA[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \pRdA[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \pRdA[4]_i_1__1_n_0\ : STD_LOGIC;
  signal pRdEn : STD_LOGIC;
  signal \pRdEn_i_1__0_n_0\ : STD_LOGIC;
  signal pTokenFlag : STD_LOGIC;
  signal pTokenFlag0 : STD_LOGIC;
  signal \pTokenFlag_i_2__1_n_0\ : STD_LOGIC;
  signal \pTokenFlag_i_3__1_n_0\ : STD_LOGIC;
  signal \pTokenFlag_i_4__0_n_0\ : STD_LOGIC;
  signal pTokenFlag_q : STD_LOGIC;
  signal \pWrA_reg_n_0_[0]\ : STD_LOGIC;
  signal \pWrA_reg_n_0_[1]\ : STD_LOGIC;
  signal \pWrA_reg_n_0_[2]\ : STD_LOGIC;
  signal \pWrA_reg_n_0_[3]\ : STD_LOGIC;
  signal \pWrA_reg_n_0_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_pFIFO_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_pFIFO_reg_0_31_6_9_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_pFIFO_reg_0_31_6_9_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pDataIn[0]_i_2__1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \pDataIn[1]_i_1__1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \pDataIn[2]_i_1__1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \pDataIn[3]_i_1__1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \pDataIn[5]_i_1__1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \pDataIn[5]_i_2__1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \pDataIn[7]_i_1__1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \pDataIn[7]_i_3__0\ : label is "soft_lutpair35";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of pFIFO_reg_0_31_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of pFIFO_reg_0_31_0_5 : label is 320;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of pFIFO_reg_0_31_0_5 : label is "DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of pFIFO_reg_0_31_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of pFIFO_reg_0_31_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of pFIFO_reg_0_31_0_5 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of pFIFO_reg_0_31_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of pFIFO_reg_0_31_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of pFIFO_reg_0_31_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pFIFO_reg_0_31_6_9 : label is "";
  attribute RTL_RAM_BITS of pFIFO_reg_0_31_6_9 : label is 320;
  attribute RTL_RAM_NAME of pFIFO_reg_0_31_6_9 : label is "DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9";
  attribute RTL_RAM_TYPE of pFIFO_reg_0_31_6_9 : label is "RAM_SDP";
  attribute ram_addr_begin of pFIFO_reg_0_31_6_9 : label is 0;
  attribute ram_addr_end of pFIFO_reg_0_31_6_9 : label is 31;
  attribute ram_offset of pFIFO_reg_0_31_6_9 : label is 0;
  attribute ram_slice_begin of pFIFO_reg_0_31_6_9 : label is 6;
  attribute ram_slice_end of pFIFO_reg_0_31_6_9 : label is 9;
  attribute SOFT_HLUTNM of pMeRdy_int_i_1 : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \pRdA[1]_i_1__1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \pRdA[2]_i_1__1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \pRdA[3]_i_1__1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \pRdA[4]_i_1__1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \pTokenFlag_i_2__1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \pTokenFlag_i_3__1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \pTokenFlag_i_4__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \pWrA[1]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \pWrA[2]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \pWrA[3]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \pWrA[4]_i_1__0\ : label is "soft_lutpair29";
begin
  pAllVldBgnFlag <= \^pallvldbgnflag\;
  pMeRdy_int_reg_1 <= \^pmerdy_int_reg_1\;
pAllVldBgnFlag_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pAllVldBgnFlag0,
      Q => \^pallvldbgnflag\,
      R => '0'
    );
pAllVld_q_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pAllVld,
      Q => pAllVld_q,
      R => '0'
    );
\pBlnkBgnFlag_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pTokenFlag,
      I1 => pTokenFlag_q,
      O => pBlnkBgnFlag0
    );
pBlnkBgnFlag_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pBlnkBgnFlag0,
      Q => pBlnkBgnFlag,
      R => '0'
    );
\pDataFIFO_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_out(0),
      Q => pDataInBnd(0),
      R => '0'
    );
\pDataFIFO_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_out(1),
      Q => pDataInBnd(1),
      R => '0'
    );
\pDataFIFO_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_out(2),
      Q => pDataInBnd(2),
      R => '0'
    );
\pDataFIFO_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_out(3),
      Q => pDataInBnd(3),
      R => '0'
    );
\pDataFIFO_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_out(4),
      Q => pDataInBnd(4),
      R => '0'
    );
\pDataFIFO_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_out(5),
      Q => pDataInBnd(5),
      R => '0'
    );
\pDataFIFO_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_out(6),
      Q => pDataInBnd(6),
      R => '0'
    );
\pDataFIFO_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_out(7),
      Q => pDataInBnd(7),
      R => '0'
    );
\pDataFIFO_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_out(8),
      Q => pDataInBnd(8),
      R => '0'
    );
\pDataFIFO_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_out(9),
      Q => \pDataFIFO_reg_n_0_[9]\,
      R => '0'
    );
\pDataIn[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FEFEFF000000"
    )
        port map (
      I0 => \pDataIn[0]_i_2__1_n_0\,
      I1 => \pTokenFlag_i_2__1_n_0\,
      I2 => \pDataIn[0]_i_3__1_n_0\,
      I3 => \pTokenFlag_i_4__0_n_0\,
      I4 => pDataInBnd(0),
      I5 => \pDataFIFO_reg_n_0_[9]\,
      O => D(0)
    );
\pDataIn[0]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => pDataInBnd(5),
      I1 => pDataInBnd(4),
      O => \pDataIn[0]_i_2__1_n_0\
    );
\pDataIn[0]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => pDataInBnd(6),
      I1 => pDataInBnd(7),
      I2 => pDataInBnd(8),
      O => \pDataIn[0]_i_3__1_n_0\
    );
\pDataIn[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"38C3"
    )
        port map (
      I0 => \pDataIn[1]_i_2__0_n_0\,
      I1 => pDataInBnd(0),
      I2 => pDataInBnd(8),
      I3 => pDataInBnd(1),
      O => D(1)
    );
\pDataIn[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => pDataInBnd(6),
      I1 => pDataInBnd(7),
      I2 => pDataInBnd(4),
      I3 => pDataInBnd(5),
      I4 => pDataInBnd(3),
      I5 => pDataInBnd(2),
      O => \pDataIn[1]_i_2__0_n_0\
    );
\pDataIn[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF0E00F"
    )
        port map (
      I0 => \pTokenFlag_i_3__1_n_0\,
      I1 => pDataInBnd(3),
      I2 => pDataInBnd(8),
      I3 => pDataInBnd(2),
      I4 => pDataInBnd(1),
      O => D(2)
    );
\pDataIn[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EF0F00F"
    )
        port map (
      I0 => pDataInBnd(1),
      I1 => \pTokenFlag_i_3__1_n_0\,
      I2 => pDataInBnd(3),
      I3 => pDataInBnd(8),
      I4 => pDataInBnd(2),
      O => D(3)
    );
\pDataIn[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FEFF00FF0000FF"
    )
        port map (
      I0 => pDataInBnd(5),
      I1 => \pDataIn[4]_i_2__0_n_0\,
      I2 => \pDataIn[5]_i_2__1_n_0\,
      I3 => pDataInBnd(3),
      I4 => pDataInBnd(8),
      I5 => pDataInBnd(4),
      O => D(4)
    );
\pDataIn[4]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => pDataInBnd(1),
      I1 => pDataInBnd(2),
      O => \pDataIn[4]_i_2__0_n_0\
    );
\pDataIn[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EF0F00F"
    )
        port map (
      I0 => \pDataIn[5]_i_2__1_n_0\,
      I1 => \pTokenFlag_i_2__1_n_0\,
      I2 => pDataInBnd(5),
      I3 => pDataInBnd(4),
      I4 => pDataInBnd(8),
      O => D(5)
    );
\pDataIn[5]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => pDataInBnd(6),
      I1 => pDataInBnd(7),
      I2 => pDataInBnd(0),
      O => \pDataIn[5]_i_2__1_n_0\
    );
\pDataIn[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFF00FD0000FF"
    )
        port map (
      I0 => pDataInBnd(4),
      I1 => pDataInBnd(7),
      I2 => \pDataIn[7]_i_3__0_n_0\,
      I3 => pDataInBnd(8),
      I4 => pDataInBnd(6),
      I5 => pDataInBnd(5),
      O => D(6)
    );
\pDataIn[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^pmerdy_int_reg_1\,
      I1 => pRdy_2,
      I2 => pRdy_0,
      O => pMeRdy_int_reg_0(0)
    );
\pDataIn[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC338C33CC33CC3"
    )
        port map (
      I0 => \pDataIn[7]_i_3__0_n_0\,
      I1 => pDataInBnd(8),
      I2 => pDataInBnd(7),
      I3 => pDataInBnd(6),
      I4 => pDataInBnd(5),
      I5 => pDataInBnd(4),
      O => D(7)
    );
\pDataIn[7]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => pDataInBnd(3),
      I1 => pDataInBnd(1),
      I2 => pDataInBnd(2),
      I3 => pDataInBnd(0),
      O => \pDataIn[7]_i_3__0_n_0\
    );
pFIFO_reg_0_31_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => pRdA(4 downto 0),
      ADDRB(4 downto 0) => pRdA(4 downto 0),
      ADDRC(4 downto 0) => pRdA(4 downto 0),
      ADDRD(4) => \pWrA_reg_n_0_[4]\,
      ADDRD(3) => \pWrA_reg_n_0_[3]\,
      ADDRD(2) => \pWrA_reg_n_0_[2]\,
      ADDRD(1) => \pWrA_reg_n_0_[1]\,
      ADDRD(0) => \pWrA_reg_n_0_[0]\,
      DIA(1 downto 0) => I35(1 downto 0),
      DIB(1 downto 0) => I35(3 downto 2),
      DIC(1 downto 0) => I35(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(1 downto 0),
      DOB(1 downto 0) => p_0_out(3 downto 2),
      DOC(1 downto 0) => p_0_out(5 downto 4),
      DOD(1 downto 0) => NLW_pFIFO_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => pAllVld
    );
pFIFO_reg_0_31_6_9: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => pRdA(4 downto 0),
      ADDRB(4 downto 0) => pRdA(4 downto 0),
      ADDRC(4 downto 0) => pRdA(4 downto 0),
      ADDRD(4) => \pWrA_reg_n_0_[4]\,
      ADDRD(3) => \pWrA_reg_n_0_[3]\,
      ADDRD(2) => \pWrA_reg_n_0_[2]\,
      ADDRD(1) => \pWrA_reg_n_0_[1]\,
      ADDRD(0) => \pWrA_reg_n_0_[0]\,
      DIA(1 downto 0) => I35(7 downto 6),
      DIB(1 downto 0) => I35(9 downto 8),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(7 downto 6),
      DOB(1 downto 0) => p_0_out(9 downto 8),
      DOC(1 downto 0) => NLW_pFIFO_reg_0_31_6_9_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_pFIFO_reg_0_31_6_9_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => pAllVld
    );
pMeRdy_int_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pBlnkBgnFlag,
      I1 => \^pmerdy_int_reg_1\,
      O => pMeRdy_int_i_1_n_0
    );
pMeRdy_int_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pMeRdy_int_i_1_n_0,
      Q => \^pmerdy_int_reg_1\,
      R => SR(0)
    );
\pRdA[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pRdA(0),
      O => \pRdA[0]_i_1__1_n_0\
    );
\pRdA[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => pRdA(0),
      I1 => pRdA(1),
      O => \pRdA[1]_i_1__1_n_0\
    );
\pRdA[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => pRdA(1),
      I1 => pRdA(0),
      I2 => pRdA(2),
      O => \pRdA[2]_i_1__1_n_0\
    );
\pRdA[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => pRdA(2),
      I1 => pRdA(0),
      I2 => pRdA(1),
      I3 => pRdA(3),
      O => \pRdA[3]_i_1__1_n_0\
    );
\pRdA[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => pRdA(3),
      I1 => pRdA(1),
      I2 => pRdA(0),
      I3 => pRdA(2),
      I4 => pRdA(4),
      O => \pRdA[4]_i_1__1_n_0\
    );
\pRdA_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => pRdEn,
      D => \pRdA[0]_i_1__1_n_0\,
      Q => pRdA(0),
      R => SR(0)
    );
\pRdA_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => pRdEn,
      D => \pRdA[1]_i_1__1_n_0\,
      Q => pRdA(1),
      R => SR(0)
    );
\pRdA_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => pRdEn,
      D => \pRdA[2]_i_1__1_n_0\,
      Q => pRdA(2),
      R => SR(0)
    );
\pRdA_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => pRdEn,
      D => \pRdA[3]_i_1__1_n_0\,
      Q => pRdA(3),
      R => SR(0)
    );
\pRdA_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => pRdEn,
      D => \pRdA[4]_i_1__1_n_0\,
      Q => pRdA(4),
      R => SR(0)
    );
\pRdEn_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAFFFFEAAAEAAA"
    )
        port map (
      I0 => \^pallvldbgnflag\,
      I1 => \^pmerdy_int_reg_1\,
      I2 => pRdy_2,
      I3 => pRdy_0,
      I4 => pBlnkBgnFlag,
      I5 => pRdEn,
      O => \pRdEn_i_1__0_n_0\
    );
pRdEn_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pRdEn_i_1__0_n_0\,
      Q => pRdEn,
      R => SR(0)
    );
\pTokenFlag_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5575FFFF55755575"
    )
        port map (
      I0 => pRdEn,
      I1 => \pTokenFlag_i_2__1_n_0\,
      I2 => pDataInBnd(8),
      I3 => \pTokenFlag_i_3__1_n_0\,
      I4 => \pTokenFlag_i_4__0_n_0\,
      I5 => pDataInBnd(0),
      O => pTokenFlag0
    );
\pTokenFlag_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => pDataInBnd(2),
      I1 => pDataInBnd(1),
      I2 => pDataInBnd(3),
      O => \pTokenFlag_i_2__1_n_0\
    );
\pTokenFlag_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => pDataInBnd(0),
      I1 => pDataInBnd(7),
      I2 => pDataInBnd(6),
      I3 => pDataInBnd(4),
      I4 => pDataInBnd(5),
      O => \pTokenFlag_i_3__1_n_0\
    );
\pTokenFlag_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \pDataIn[1]_i_2__0_n_0\,
      I1 => pDataInBnd(1),
      I2 => pDataInBnd(8),
      O => \pTokenFlag_i_4__0_n_0\
    );
pTokenFlag_q_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pTokenFlag,
      Q => pTokenFlag_q,
      R => '0'
    );
pTokenFlag_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pTokenFlag0,
      Q => pTokenFlag,
      R => '0'
    );
\pWrA[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pWrA_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\pWrA[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pWrA_reg_n_0_[0]\,
      I1 => \pWrA_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\pWrA[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \pWrA_reg_n_0_[1]\,
      I1 => \pWrA_reg_n_0_[0]\,
      I2 => \pWrA_reg_n_0_[2]\,
      O => \p_0_in__0\(2)
    );
\pWrA[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \pWrA_reg_n_0_[2]\,
      I1 => \pWrA_reg_n_0_[0]\,
      I2 => \pWrA_reg_n_0_[1]\,
      I3 => \pWrA_reg_n_0_[3]\,
      O => \p_0_in__0\(3)
    );
\pWrA[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \pWrA_reg_n_0_[3]\,
      I1 => \pWrA_reg_n_0_[1]\,
      I2 => \pWrA_reg_n_0_[0]\,
      I3 => \pWrA_reg_n_0_[2]\,
      I4 => \pWrA_reg_n_0_[4]\,
      O => \p_0_in__0\(4)
    );
\pWrA_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => \pWrA_reg_n_0_[0]\,
      R => SR(0)
    );
\pWrA_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => \pWrA_reg_n_0_[1]\,
      R => SR(0)
    );
\pWrA_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => \pWrA_reg_n_0_[2]\,
      R => SR(0)
    );
\pWrA_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => \pWrA_reg_n_0_[3]\,
      R => SR(0)
    );
\pWrA_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => \pWrA_reg_n_0_[4]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_InputSERDES is
  port (
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    pDataInRaw : out STD_LOGIC_VECTOR ( 9 downto 0 );
    TMDS_Data_p : in STD_LOGIC_VECTOR ( 0 to 0 );
    TMDS_Data_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    pIDLY_CE : in STD_LOGIC;
    pIDLY_INC : in STD_LOGIC;
    pIDLY_LD : in STD_LOGIC;
    DeserializerSlave_0 : in STD_LOGIC;
    DeserializerMaster_0 : in STD_LOGIC;
    CLKB : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_InputSERDES;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_InputSERDES is
  signal icascade1 : STD_LOGIC;
  signal icascade2 : STD_LOGIC;
  signal sDataIn : STD_LOGIC;
  signal sDataInDly : STD_LOGIC;
  signal NLW_DeserializerMaster_O_UNCONNECTED : STD_LOGIC;
  signal NLW_DeserializerSlave_O_UNCONNECTED : STD_LOGIC;
  signal NLW_DeserializerSlave_Q1_UNCONNECTED : STD_LOGIC;
  signal NLW_DeserializerSlave_Q2_UNCONNECTED : STD_LOGIC;
  signal NLW_DeserializerSlave_Q5_UNCONNECTED : STD_LOGIC;
  signal NLW_DeserializerSlave_Q6_UNCONNECTED : STD_LOGIC;
  signal NLW_DeserializerSlave_Q7_UNCONNECTED : STD_LOGIC;
  signal NLW_DeserializerSlave_Q8_UNCONNECTED : STD_LOGIC;
  signal NLW_DeserializerSlave_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_DeserializerSlave_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of DeserializerMaster : label is "MLO";
  attribute box_type : string;
  attribute box_type of DeserializerMaster : label is "PRIMITIVE";
  attribute OPT_MODIFIED of DeserializerSlave : label is "MLO";
  attribute box_type of DeserializerSlave : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of InputBuffer : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of InputBuffer : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of InputBuffer : label is "AUTO";
  attribute box_type of InputBuffer : label is "PRIMITIVE";
  attribute box_type of InputDelay : label is "PRIMITIVE";
begin
DeserializerMaster: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 10,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "NETWORKING",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => DeserializerSlave_0,
      CE1 => '1',
      CE2 => '1',
      CLK => DeserializerMaster_0,
      CLKB => CLKB,
      CLKDIV => CLK,
      CLKDIVP => '0',
      D => '0',
      DDLY => sDataInDly,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => NLW_DeserializerMaster_O_UNCONNECTED,
      OCLK => '0',
      OCLKB => '0',
      OFB => '0',
      Q1 => pDataInRaw(9),
      Q2 => pDataInRaw(8),
      Q3 => pDataInRaw(7),
      Q4 => pDataInRaw(6),
      Q5 => pDataInRaw(5),
      Q6 => pDataInRaw(4),
      Q7 => pDataInRaw(3),
      Q8 => pDataInRaw(2),
      RST => \out\(0),
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => icascade1,
      SHIFTOUT2 => icascade2
    );
DeserializerSlave: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 10,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "NETWORKING",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "SLAVE",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => DeserializerSlave_0,
      CE1 => '1',
      CE2 => '1',
      CLK => DeserializerMaster_0,
      CLKB => CLKB,
      CLKDIV => CLK,
      CLKDIVP => '0',
      D => '0',
      DDLY => '0',
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => NLW_DeserializerSlave_O_UNCONNECTED,
      OCLK => '0',
      OCLKB => '0',
      OFB => '0',
      Q1 => NLW_DeserializerSlave_Q1_UNCONNECTED,
      Q2 => NLW_DeserializerSlave_Q2_UNCONNECTED,
      Q3 => pDataInRaw(1),
      Q4 => pDataInRaw(0),
      Q5 => NLW_DeserializerSlave_Q5_UNCONNECTED,
      Q6 => NLW_DeserializerSlave_Q6_UNCONNECTED,
      Q7 => NLW_DeserializerSlave_Q7_UNCONNECTED,
      Q8 => NLW_DeserializerSlave_Q8_UNCONNECTED,
      RST => \out\(0),
      SHIFTIN1 => icascade1,
      SHIFTIN2 => icascade2,
      SHIFTOUT1 => NLW_DeserializerSlave_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_DeserializerSlave_SHIFTOUT2_UNCONNECTED
    );
InputBuffer: unisim.vcomponents.IBUFDS
    generic map(
      CCIO_EN_M => "TRUE",
      CCIO_EN_S => "TRUE"
    )
        port map (
      I => TMDS_Data_p(0),
      IB => TMDS_Data_n(0),
      O => sDataIn
    );
InputDelay: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => pIDLY_CE,
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => B"00000",
      CNTVALUEOUT(4 downto 0) => D(4 downto 0),
      DATAIN => '0',
      DATAOUT => sDataInDly,
      IDATAIN => sDataIn,
      INC => pIDLY_INC,
      LD => pIDLY_LD,
      LDPIPEEN => '0',
      REGRST => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_InputSERDES_16 is
  port (
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    I62 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    TMDS_Data_p : in STD_LOGIC_VECTOR ( 0 to 0 );
    TMDS_Data_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    pIDLY_CE : in STD_LOGIC;
    pIDLY_INC : in STD_LOGIC;
    pIDLY_LD : in STD_LOGIC;
    DeserializerSlave_0 : in STD_LOGIC;
    DeserializerMaster_0 : in STD_LOGIC;
    CLKB : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_InputSERDES_16 : entity is "InputSERDES";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_InputSERDES_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_InputSERDES_16 is
  signal icascade1 : STD_LOGIC;
  signal icascade2 : STD_LOGIC;
  signal sDataIn : STD_LOGIC;
  signal sDataInDly : STD_LOGIC;
  signal NLW_DeserializerMaster_O_UNCONNECTED : STD_LOGIC;
  signal NLW_DeserializerSlave_O_UNCONNECTED : STD_LOGIC;
  signal NLW_DeserializerSlave_Q1_UNCONNECTED : STD_LOGIC;
  signal NLW_DeserializerSlave_Q2_UNCONNECTED : STD_LOGIC;
  signal NLW_DeserializerSlave_Q5_UNCONNECTED : STD_LOGIC;
  signal NLW_DeserializerSlave_Q6_UNCONNECTED : STD_LOGIC;
  signal NLW_DeserializerSlave_Q7_UNCONNECTED : STD_LOGIC;
  signal NLW_DeserializerSlave_Q8_UNCONNECTED : STD_LOGIC;
  signal NLW_DeserializerSlave_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_DeserializerSlave_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of DeserializerMaster : label is "MLO";
  attribute box_type : string;
  attribute box_type of DeserializerMaster : label is "PRIMITIVE";
  attribute OPT_MODIFIED of DeserializerSlave : label is "MLO";
  attribute box_type of DeserializerSlave : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of InputBuffer : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of InputBuffer : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of InputBuffer : label is "AUTO";
  attribute box_type of InputBuffer : label is "PRIMITIVE";
  attribute box_type of InputDelay : label is "PRIMITIVE";
begin
DeserializerMaster: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 10,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "NETWORKING",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => DeserializerSlave_0,
      CE1 => '1',
      CE2 => '1',
      CLK => DeserializerMaster_0,
      CLKB => CLKB,
      CLKDIV => CLK,
      CLKDIVP => '0',
      D => '0',
      DDLY => sDataInDly,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => NLW_DeserializerMaster_O_UNCONNECTED,
      OCLK => '0',
      OCLKB => '0',
      OFB => '0',
      Q1 => I62(9),
      Q2 => I62(8),
      Q3 => I62(7),
      Q4 => I62(6),
      Q5 => I62(5),
      Q6 => I62(4),
      Q7 => I62(3),
      Q8 => I62(2),
      RST => AS(0),
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => icascade1,
      SHIFTOUT2 => icascade2
    );
DeserializerSlave: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 10,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "NETWORKING",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "SLAVE",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => DeserializerSlave_0,
      CE1 => '1',
      CE2 => '1',
      CLK => DeserializerMaster_0,
      CLKB => CLKB,
      CLKDIV => CLK,
      CLKDIVP => '0',
      D => '0',
      DDLY => '0',
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => NLW_DeserializerSlave_O_UNCONNECTED,
      OCLK => '0',
      OCLKB => '0',
      OFB => '0',
      Q1 => NLW_DeserializerSlave_Q1_UNCONNECTED,
      Q2 => NLW_DeserializerSlave_Q2_UNCONNECTED,
      Q3 => I62(1),
      Q4 => I62(0),
      Q5 => NLW_DeserializerSlave_Q5_UNCONNECTED,
      Q6 => NLW_DeserializerSlave_Q6_UNCONNECTED,
      Q7 => NLW_DeserializerSlave_Q7_UNCONNECTED,
      Q8 => NLW_DeserializerSlave_Q8_UNCONNECTED,
      RST => AS(0),
      SHIFTIN1 => icascade1,
      SHIFTIN2 => icascade2,
      SHIFTOUT1 => NLW_DeserializerSlave_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_DeserializerSlave_SHIFTOUT2_UNCONNECTED
    );
InputBuffer: unisim.vcomponents.IBUFDS
    generic map(
      CCIO_EN_M => "TRUE",
      CCIO_EN_S => "TRUE"
    )
        port map (
      I => TMDS_Data_p(0),
      IB => TMDS_Data_n(0),
      O => sDataIn
    );
InputDelay: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => pIDLY_CE,
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => B"00000",
      CNTVALUEOUT(4 downto 0) => D(4 downto 0),
      DATAIN => '0',
      DATAOUT => sDataInDly,
      IDATAIN => sDataIn,
      INC => pIDLY_INC,
      LD => pIDLY_LD,
      LDPIPEEN => '0',
      REGRST => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_InputSERDES_9 is
  port (
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    I35 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    TMDS_Data_p : in STD_LOGIC_VECTOR ( 0 to 0 );
    TMDS_Data_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    pIDLY_CE : in STD_LOGIC;
    pIDLY_INC : in STD_LOGIC;
    pIDLY_LD : in STD_LOGIC;
    DeserializerSlave_0 : in STD_LOGIC;
    DeserializerSlave_1 : in STD_LOGIC;
    CLKB : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_InputSERDES_9 : entity is "InputSERDES";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_InputSERDES_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_InputSERDES_9 is
  signal icascade1 : STD_LOGIC;
  signal icascade2 : STD_LOGIC;
  signal sDataIn : STD_LOGIC;
  signal sDataInDly : STD_LOGIC;
  signal NLW_DeserializerMaster_O_UNCONNECTED : STD_LOGIC;
  signal NLW_DeserializerSlave_O_UNCONNECTED : STD_LOGIC;
  signal NLW_DeserializerSlave_Q1_UNCONNECTED : STD_LOGIC;
  signal NLW_DeserializerSlave_Q2_UNCONNECTED : STD_LOGIC;
  signal NLW_DeserializerSlave_Q5_UNCONNECTED : STD_LOGIC;
  signal NLW_DeserializerSlave_Q6_UNCONNECTED : STD_LOGIC;
  signal NLW_DeserializerSlave_Q7_UNCONNECTED : STD_LOGIC;
  signal NLW_DeserializerSlave_Q8_UNCONNECTED : STD_LOGIC;
  signal NLW_DeserializerSlave_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_DeserializerSlave_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of DeserializerMaster : label is "MLO";
  attribute box_type : string;
  attribute box_type of DeserializerMaster : label is "PRIMITIVE";
  attribute OPT_MODIFIED of DeserializerSlave : label is "MLO";
  attribute box_type of DeserializerSlave : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of InputBuffer : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of InputBuffer : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of InputBuffer : label is "AUTO";
  attribute box_type of InputBuffer : label is "PRIMITIVE";
  attribute box_type of InputDelay : label is "PRIMITIVE";
begin
DeserializerMaster: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 10,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "NETWORKING",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => DeserializerSlave_0,
      CE1 => '1',
      CE2 => '1',
      CLK => DeserializerSlave_1,
      CLKB => CLKB,
      CLKDIV => CLK,
      CLKDIVP => '0',
      D => '0',
      DDLY => sDataInDly,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => NLW_DeserializerMaster_O_UNCONNECTED,
      OCLK => '0',
      OCLKB => '0',
      OFB => '0',
      Q1 => I35(9),
      Q2 => I35(8),
      Q3 => I35(7),
      Q4 => I35(6),
      Q5 => I35(5),
      Q6 => I35(4),
      Q7 => I35(3),
      Q8 => I35(2),
      RST => AS(0),
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => icascade1,
      SHIFTOUT2 => icascade2
    );
DeserializerSlave: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 10,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "NETWORKING",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "SLAVE",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => DeserializerSlave_0,
      CE1 => '1',
      CE2 => '1',
      CLK => DeserializerSlave_1,
      CLKB => CLKB,
      CLKDIV => CLK,
      CLKDIVP => '0',
      D => '0',
      DDLY => '0',
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => NLW_DeserializerSlave_O_UNCONNECTED,
      OCLK => '0',
      OCLKB => '0',
      OFB => '0',
      Q1 => NLW_DeserializerSlave_Q1_UNCONNECTED,
      Q2 => NLW_DeserializerSlave_Q2_UNCONNECTED,
      Q3 => I35(1),
      Q4 => I35(0),
      Q5 => NLW_DeserializerSlave_Q5_UNCONNECTED,
      Q6 => NLW_DeserializerSlave_Q6_UNCONNECTED,
      Q7 => NLW_DeserializerSlave_Q7_UNCONNECTED,
      Q8 => NLW_DeserializerSlave_Q8_UNCONNECTED,
      RST => AS(0),
      SHIFTIN1 => icascade1,
      SHIFTIN2 => icascade2,
      SHIFTOUT1 => NLW_DeserializerSlave_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_DeserializerSlave_SHIFTOUT2_UNCONNECTED
    );
InputBuffer: unisim.vcomponents.IBUFDS
    generic map(
      CCIO_EN_M => "TRUE",
      CCIO_EN_S => "TRUE"
    )
        port map (
      I => TMDS_Data_p(0),
      IB => TMDS_Data_n(0),
      O => sDataIn
    );
InputDelay: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => pIDLY_CE,
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => B"00000",
      CNTVALUEOUT(4 downto 0) => D(4 downto 0),
      DATAIN => '0',
      DATAOUT => sDataInDly,
      IDATAIN => sDataIn,
      INC => pIDLY_INC,
      LD => pIDLY_LD,
      LDPIPEEN => '0',
      REGRST => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PhaseAlign is
  port (
    pIDLY_LD : out STD_LOGIC;
    pIDLY_CE : out STD_LOGIC;
    pIDLY_INC : out STD_LOGIC;
    pVld_2 : out STD_LOGIC;
    pError_reg_0 : out STD_LOGIC;
    \pState_reg[9]_0\ : out STD_LOGIC;
    pBitslip0 : out STD_LOGIC;
    CLK : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pAlignErr_q : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \pIDLY_CNT_Q_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PhaseAlign;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PhaseAlign is
  signal iIn_q_i_2_n_0 : STD_LOGIC;
  signal pAligned_i_1_n_0 : STD_LOGIC;
  signal pBlankBegin : STD_LOGIC;
  signal pBlankBegin0 : STD_LOGIC;
  signal \pCenterTap[0]_i_1_n_0\ : STD_LOGIC;
  signal \pCenterTap[1]_i_1_n_0\ : STD_LOGIC;
  signal \pCenterTap[2]_i_1_n_0\ : STD_LOGIC;
  signal \pCenterTap[3]_i_1_n_0\ : STD_LOGIC;
  signal \pCenterTap[3]_i_2_n_0\ : STD_LOGIC;
  signal \pCenterTap[4]_i_1_n_0\ : STD_LOGIC;
  signal \pCenterTap[5]_i_1_n_0\ : STD_LOGIC;
  signal \pCenterTap[5]_i_2_n_0\ : STD_LOGIC;
  signal \pCenterTap[5]_i_3_n_0\ : STD_LOGIC;
  signal \pCenterTap[5]_i_4_n_0\ : STD_LOGIC;
  signal \pCenterTap_reg_n_0_[0]\ : STD_LOGIC;
  signal \pCenterTap_reg_n_0_[1]\ : STD_LOGIC;
  signal \pCenterTap_reg_n_0_[2]\ : STD_LOGIC;
  signal \pCenterTap_reg_n_0_[3]\ : STD_LOGIC;
  signal \pCenterTap_reg_n_0_[4]\ : STD_LOGIC;
  signal \pCenterTap_reg_n_0_[5]\ : STD_LOGIC;
  signal \pCtlTknCnt[6]_i_3_n_0\ : STD_LOGIC;
  signal pCtlTknCnt_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal pCtlTknOvf_i_1_n_0 : STD_LOGIC;
  signal pCtlTknOvf_reg_n_0 : STD_LOGIC;
  signal pCtlTknRst : STD_LOGIC;
  signal pDataQ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal pDelayCenter : STD_LOGIC;
  signal pDelayCenter_i_1_n_0 : STD_LOGIC;
  signal pDelayCenter_i_2_n_0 : STD_LOGIC;
  signal pDelayOvf : STD_LOGIC;
  signal pDelayOvf_i_1_n_0 : STD_LOGIC;
  signal pDelayWaitCnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \pDelayWaitCnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \pDelayWaitCnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \pDelayWaitCnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \pDelayWaitCnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \pDelayWaitCnt[1]_i_3_n_0\ : STD_LOGIC;
  signal pDelayWaitOvf_i_1_n_0 : STD_LOGIC;
  signal pDelayWaitOvf_i_2_n_0 : STD_LOGIC;
  signal pDelayWaitOvf_reg_n_0 : STD_LOGIC;
  signal pError_i_1_n_0 : STD_LOGIC;
  signal \^perror_reg_0\ : STD_LOGIC;
  signal \pEyeOpenCnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \pEyeOpenCnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \pEyeOpenCnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \pEyeOpenCnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \pEyeOpenCnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \pEyeOpenCnt_reg_n_0_[4]\ : STD_LOGIC;
  signal pEyeOpenEn : STD_LOGIC;
  signal pEyeOpenRst : STD_LOGIC;
  signal pFoundEyeFlag_i_1_n_0 : STD_LOGIC;
  signal pFoundEyeFlag_i_2_n_0 : STD_LOGIC;
  signal pFoundEyeFlag_reg_n_0 : STD_LOGIC;
  signal pFoundJtrFlag_i_1_n_0 : STD_LOGIC;
  signal pFoundJtrFlag_i_2_n_0 : STD_LOGIC;
  signal pFoundJtrFlag_reg_n_0 : STD_LOGIC;
  signal pIDLY_CE_i_1_n_0 : STD_LOGIC;
  signal \pIDLY_CNT_Q_reg_n_0_[0]\ : STD_LOGIC;
  signal \pIDLY_CNT_Q_reg_n_0_[1]\ : STD_LOGIC;
  signal \pIDLY_CNT_Q_reg_n_0_[2]\ : STD_LOGIC;
  signal \pIDLY_CNT_Q_reg_n_0_[3]\ : STD_LOGIC;
  signal \pIDLY_CNT_Q_reg_n_0_[4]\ : STD_LOGIC;
  signal \^pidly_inc\ : STD_LOGIC;
  signal pIDLY_INC_i_1_n_0 : STD_LOGIC;
  signal pIDLY_INC_i_2_n_0 : STD_LOGIC;
  signal pIDLY_LD_i_1_n_0 : STD_LOGIC;
  signal pIDLY_LD_i_2_n_0 : STD_LOGIC;
  signal pState : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal pStateNxt : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \pStateNxt_inferred__8/i___0_n_0\ : STD_LOGIC;
  signal \pStateNxt_inferred__8/i___1_n_0\ : STD_LOGIC;
  signal \pStateNxt_inferred__8/i___2_n_0\ : STD_LOGIC;
  signal \pStateNxt_inferred__8/i___3_n_0\ : STD_LOGIC;
  signal \pStateNxt_inferred__8/i__n_0\ : STD_LOGIC;
  signal \pState[10]_i_1_n_0\ : STD_LOGIC;
  signal \pState[10]_i_3_n_0\ : STD_LOGIC;
  signal \pState[10]_i_4_n_0\ : STD_LOGIC;
  signal \pState[10]_i_5_n_0\ : STD_LOGIC;
  signal \pState[10]_i_6_n_0\ : STD_LOGIC;
  signal \pState[5]_i_2_n_0\ : STD_LOGIC;
  signal \pState_reg_n_0_[4]\ : STD_LOGIC;
  signal pTknFlag : STD_LOGIC;
  signal pTknFlag0 : STD_LOGIC;
  signal pTknFlagQ : STD_LOGIC;
  signal pTknFlag_i_2_n_0 : STD_LOGIC;
  signal pTknFlag_i_3_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of iIn_q_i_1 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of pAligned_i_1 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \pCenterTap[3]_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \pCenterTap[5]_i_4\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \pCtlTknCnt[1]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \pCtlTknCnt[2]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \pCtlTknCnt[3]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \pCtlTknCnt[4]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \pDelayWaitCnt[0]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \pDelayWaitCnt[1]_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of pDelayWaitOvf_i_2 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of pError_i_1 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \pEyeOpenCnt[0]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \pEyeOpenCnt[1]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \pEyeOpenCnt[2]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \pEyeOpenCnt[3]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \pEyeOpenCnt[4]_i_3\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \pEyeOpenCnt[4]_i_4\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of pFoundJtrFlag_i_2 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of pIDLY_INC_i_1 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \pStateNxt_inferred__8/i_\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \pStateNxt_inferred__8/i___0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \pState[10]_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \pState[10]_i_6\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \pState[2]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \pState[3]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \pState[4]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \pState[5]_i_2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \pState[6]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \pState[7]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \pState[8]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \pState[9]_i_1\ : label is "soft_lutpair74";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \pState_reg[0]\ : label is "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000";
  attribute FSM_ENCODED_STATES of \pState_reg[10]\ : label is "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000";
  attribute FSM_ENCODED_STATES of \pState_reg[1]\ : label is "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000";
  attribute FSM_ENCODED_STATES of \pState_reg[2]\ : label is "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000";
  attribute FSM_ENCODED_STATES of \pState_reg[3]\ : label is "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000";
  attribute FSM_ENCODED_STATES of \pState_reg[4]\ : label is "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000";
  attribute FSM_ENCODED_STATES of \pState_reg[5]\ : label is "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000";
  attribute FSM_ENCODED_STATES of \pState_reg[6]\ : label is "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000";
  attribute FSM_ENCODED_STATES of \pState_reg[7]\ : label is "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000";
  attribute FSM_ENCODED_STATES of \pState_reg[8]\ : label is "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000";
  attribute FSM_ENCODED_STATES of \pState_reg[9]\ : label is "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000";
begin
  pError_reg_0 <= \^perror_reg_0\;
  pIDLY_INC <= \^pidly_inc\;
iIn_q_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEF"
    )
        port map (
      I0 => pState(9),
      I1 => pState(10),
      I2 => pState(1),
      I3 => pState(2),
      I4 => iIn_q_i_2_n_0,
      O => \pState_reg[9]_0\
    );
iIn_q_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => pState(7),
      I1 => pState(5),
      I2 => pState(3),
      I3 => pState(0),
      I4 => \pState_reg_n_0_[4]\,
      I5 => \pState[10]_i_6_n_0\,
      O => iIn_q_i_2_n_0
    );
pAligned_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => pState(9),
      I1 => pState(10),
      I2 => pState(1),
      I3 => pState(2),
      I4 => iIn_q_i_2_n_0,
      O => pAligned_i_1_n_0
    );
pAligned_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pAligned_i_1_n_0,
      Q => pVld_2,
      R => '0'
    );
pBitslip_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^perror_reg_0\,
      I1 => pAlignErr_q,
      O => pBitslip0
    );
pBlankBegin_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pTknFlag,
      I1 => pTknFlagQ,
      O => pBlankBegin0
    );
pBlankBegin_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pBlankBegin0,
      Q => pBlankBegin,
      R => '0'
    );
\pCenterTap[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF62"
    )
        port map (
      I0 => \pCenterTap_reg_n_0_[0]\,
      I1 => pEyeOpenEn,
      I2 => \pCenterTap[5]_i_3_n_0\,
      I3 => pEyeOpenRst,
      O => \pCenterTap[0]_i_1_n_0\
    );
\pCenterTap[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88F8F888"
    )
        port map (
      I0 => pEyeOpenRst,
      I1 => \pIDLY_CNT_Q_reg_n_0_[0]\,
      I2 => \pCenterTap[5]_i_3_n_0\,
      I3 => \pCenterTap_reg_n_0_[1]\,
      I4 => \pCenterTap_reg_n_0_[0]\,
      O => \pCenterTap[1]_i_1_n_0\
    );
\pCenterTap[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8F8F8F8888888"
    )
        port map (
      I0 => pEyeOpenRst,
      I1 => \pIDLY_CNT_Q_reg_n_0_[1]\,
      I2 => \pCenterTap[5]_i_3_n_0\,
      I3 => \pCenterTap_reg_n_0_[1]\,
      I4 => \pCenterTap_reg_n_0_[0]\,
      I5 => \pCenterTap_reg_n_0_[2]\,
      O => \pCenterTap[2]_i_1_n_0\
    );
\pCenterTap[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F88888F8"
    )
        port map (
      I0 => pEyeOpenRst,
      I1 => \pIDLY_CNT_Q_reg_n_0_[2]\,
      I2 => \pCenterTap[5]_i_3_n_0\,
      I3 => \pCenterTap[3]_i_2_n_0\,
      I4 => \pCenterTap_reg_n_0_[3]\,
      O => \pCenterTap[3]_i_1_n_0\
    );
\pCenterTap[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \pCenterTap_reg_n_0_[1]\,
      I1 => \pCenterTap_reg_n_0_[0]\,
      I2 => \pCenterTap_reg_n_0_[2]\,
      O => \pCenterTap[3]_i_2_n_0\
    );
\pCenterTap[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F88888F8"
    )
        port map (
      I0 => pEyeOpenRst,
      I1 => \pIDLY_CNT_Q_reg_n_0_[3]\,
      I2 => \pCenterTap[5]_i_3_n_0\,
      I3 => \pCenterTap[5]_i_4_n_0\,
      I4 => \pCenterTap_reg_n_0_[4]\,
      O => \pCenterTap[4]_i_1_n_0\
    );
\pCenterTap[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pEyeOpenEn,
      I1 => pEyeOpenRst,
      O => \pCenterTap[5]_i_1_n_0\
    );
\pCenterTap[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F888F88888F888"
    )
        port map (
      I0 => pEyeOpenRst,
      I1 => \pIDLY_CNT_Q_reg_n_0_[4]\,
      I2 => \pCenterTap[5]_i_3_n_0\,
      I3 => \pCenterTap_reg_n_0_[4]\,
      I4 => \pCenterTap[5]_i_4_n_0\,
      I5 => \pCenterTap_reg_n_0_[5]\,
      O => \pCenterTap[5]_i_2_n_0\
    );
\pCenterTap[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFD9"
    )
        port map (
      I0 => pState(0),
      I1 => \pState_reg_n_0_[4]\,
      I2 => pFoundEyeFlag_reg_n_0,
      I3 => \pEyeOpenCnt[4]_i_4_n_0\,
      I4 => pIDLY_LD_i_2_n_0,
      O => \pCenterTap[5]_i_3_n_0\
    );
\pCenterTap[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \pCenterTap_reg_n_0_[2]\,
      I1 => \pCenterTap_reg_n_0_[0]\,
      I2 => \pCenterTap_reg_n_0_[1]\,
      I3 => \pCenterTap_reg_n_0_[3]\,
      O => \pCenterTap[5]_i_4_n_0\
    );
\pCenterTap_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pCenterTap[0]_i_1_n_0\,
      Q => \pCenterTap_reg_n_0_[0]\,
      R => '0'
    );
\pCenterTap_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pCenterTap[5]_i_1_n_0\,
      D => \pCenterTap[1]_i_1_n_0\,
      Q => \pCenterTap_reg_n_0_[1]\,
      R => '0'
    );
\pCenterTap_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pCenterTap[5]_i_1_n_0\,
      D => \pCenterTap[2]_i_1_n_0\,
      Q => \pCenterTap_reg_n_0_[2]\,
      R => '0'
    );
\pCenterTap_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pCenterTap[5]_i_1_n_0\,
      D => \pCenterTap[3]_i_1_n_0\,
      Q => \pCenterTap_reg_n_0_[3]\,
      R => '0'
    );
\pCenterTap_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pCenterTap[5]_i_1_n_0\,
      D => \pCenterTap[4]_i_1_n_0\,
      Q => \pCenterTap_reg_n_0_[4]\,
      R => '0'
    );
\pCenterTap_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pCenterTap[5]_i_1_n_0\,
      D => \pCenterTap[5]_i_2_n_0\,
      Q => \pCenterTap_reg_n_0_[5]\,
      R => '0'
    );
\pCtlTknCnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pCtlTknCnt_reg(0),
      O => p_0_in(0)
    );
\pCtlTknCnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => pCtlTknCnt_reg(0),
      I1 => pCtlTknCnt_reg(1),
      O => p_0_in(1)
    );
\pCtlTknCnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => pCtlTknCnt_reg(1),
      I1 => pCtlTknCnt_reg(0),
      I2 => pCtlTknCnt_reg(2),
      O => p_0_in(2)
    );
\pCtlTknCnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => pCtlTknCnt_reg(2),
      I1 => pCtlTknCnt_reg(0),
      I2 => pCtlTknCnt_reg(1),
      I3 => pCtlTknCnt_reg(3),
      O => p_0_in(3)
    );
\pCtlTknCnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => pCtlTknCnt_reg(3),
      I1 => pCtlTknCnt_reg(1),
      I2 => pCtlTknCnt_reg(0),
      I3 => pCtlTknCnt_reg(2),
      I4 => pCtlTknCnt_reg(4),
      O => p_0_in(4)
    );
\pCtlTknCnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => pCtlTknCnt_reg(4),
      I1 => pCtlTknCnt_reg(2),
      I2 => pCtlTknCnt_reg(0),
      I3 => pCtlTknCnt_reg(1),
      I4 => pCtlTknCnt_reg(3),
      I5 => pCtlTknCnt_reg(5),
      O => p_0_in(5)
    );
\pCtlTknCnt[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => pState(2),
      I1 => pState(10),
      I2 => pState(9),
      I3 => pState(1),
      I4 => iIn_q_i_2_n_0,
      O => pCtlTknRst
    );
\pCtlTknCnt[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pCtlTknCnt[6]_i_3_n_0\,
      I1 => pCtlTknCnt_reg(6),
      O => p_0_in(6)
    );
\pCtlTknCnt[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => pCtlTknCnt_reg(4),
      I1 => pCtlTknCnt_reg(2),
      I2 => pCtlTknCnt_reg(0),
      I3 => pCtlTknCnt_reg(1),
      I4 => pCtlTknCnt_reg(3),
      I5 => pCtlTknCnt_reg(5),
      O => \pCtlTknCnt[6]_i_3_n_0\
    );
\pCtlTknCnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_0_in(0),
      Q => pCtlTknCnt_reg(0),
      R => pCtlTknRst
    );
\pCtlTknCnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_0_in(1),
      Q => pCtlTknCnt_reg(1),
      R => pCtlTknRst
    );
\pCtlTknCnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_0_in(2),
      Q => pCtlTknCnt_reg(2),
      R => pCtlTknRst
    );
\pCtlTknCnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_0_in(3),
      Q => pCtlTknCnt_reg(3),
      R => pCtlTknRst
    );
\pCtlTknCnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_0_in(4),
      Q => pCtlTknCnt_reg(4),
      R => pCtlTknRst
    );
\pCtlTknCnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_0_in(5),
      Q => pCtlTknCnt_reg(5),
      R => pCtlTknRst
    );
\pCtlTknCnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_0_in(6),
      Q => pCtlTknCnt_reg(6),
      R => pCtlTknRst
    );
pCtlTknOvf_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F044F0"
    )
        port map (
      I0 => \pCtlTknCnt[6]_i_3_n_0\,
      I1 => pCtlTknCnt_reg(6),
      I2 => pCtlTknOvf_reg_n_0,
      I3 => pState(2),
      I4 => \pDelayWaitCnt[0]_i_2_n_0\,
      I5 => iIn_q_i_2_n_0,
      O => pCtlTknOvf_i_1_n_0
    );
pCtlTknOvf_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pCtlTknOvf_i_1_n_0,
      Q => pCtlTknOvf_reg_n_0,
      R => '0'
    );
\pDataQ_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => pDataQ(0),
      R => '0'
    );
\pDataQ_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(1),
      Q => pDataQ(1),
      R => '0'
    );
\pDataQ_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(2),
      Q => pDataQ(2),
      R => '0'
    );
\pDataQ_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(3),
      Q => pDataQ(3),
      R => '0'
    );
\pDataQ_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(4),
      Q => pDataQ(4),
      R => '0'
    );
\pDataQ_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(5),
      Q => pDataQ(5),
      R => '0'
    );
\pDataQ_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(6),
      Q => pDataQ(6),
      R => '0'
    );
\pDataQ_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(7),
      Q => pDataQ(7),
      R => '0'
    );
\pDataQ_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(8),
      Q => pDataQ(8),
      R => '0'
    );
pDelayCenter_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => pDelayCenter_i_2_n_0,
      I1 => \pCenterTap_reg_n_0_[5]\,
      I2 => \pIDLY_CNT_Q_reg_n_0_[4]\,
      I3 => \pCenterTap_reg_n_0_[4]\,
      I4 => \pIDLY_CNT_Q_reg_n_0_[3]\,
      O => pDelayCenter_i_1_n_0
    );
pDelayCenter_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \pCenterTap_reg_n_0_[3]\,
      I1 => \pIDLY_CNT_Q_reg_n_0_[2]\,
      I2 => \pCenterTap_reg_n_0_[2]\,
      I3 => \pIDLY_CNT_Q_reg_n_0_[1]\,
      I4 => \pIDLY_CNT_Q_reg_n_0_[0]\,
      I5 => \pCenterTap_reg_n_0_[1]\,
      O => pDelayCenter_i_2_n_0
    );
pDelayCenter_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pDelayCenter_i_1_n_0,
      Q => pDelayCenter,
      R => '0'
    );
pDelayOvf_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \pIDLY_CNT_Q_reg_n_0_[0]\,
      I1 => \pIDLY_CNT_Q_reg_n_0_[1]\,
      I2 => \pIDLY_CNT_Q_reg_n_0_[2]\,
      I3 => \pIDLY_CNT_Q_reg_n_0_[4]\,
      I4 => \pIDLY_CNT_Q_reg_n_0_[3]\,
      O => pDelayOvf_i_1_n_0
    );
pDelayOvf_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pDelayOvf_i_1_n_0,
      Q => pDelayOvf,
      R => '0'
    );
\pDelayWaitCnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000014"
    )
        port map (
      I0 => pDelayWaitCnt(0),
      I1 => pState(8),
      I2 => pState(6),
      I3 => \pDelayWaitCnt[0]_i_2_n_0\,
      I4 => pState(2),
      I5 => \pDelayWaitCnt[1]_i_3_n_0\,
      O => \pDelayWaitCnt[0]_i_1_n_0\
    );
\pDelayWaitCnt[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => pState(10),
      I1 => pState(9),
      I2 => pState(1),
      O => \pDelayWaitCnt[0]_i_2_n_0\
    );
\pDelayWaitCnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000660"
    )
        port map (
      I0 => pDelayWaitCnt(1),
      I1 => pDelayWaitCnt(0),
      I2 => pState(8),
      I3 => pState(6),
      I4 => \pDelayWaitCnt[1]_i_2_n_0\,
      I5 => \pDelayWaitCnt[1]_i_3_n_0\,
      O => \pDelayWaitCnt[1]_i_1_n_0\
    );
\pDelayWaitCnt[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => pState(1),
      I1 => pState(9),
      I2 => pState(10),
      I3 => pState(2),
      O => \pDelayWaitCnt[1]_i_2_n_0\
    );
\pDelayWaitCnt[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \pState_reg_n_0_[4]\,
      I1 => pState(0),
      I2 => pState(3),
      I3 => pState(5),
      I4 => pState(7),
      O => \pDelayWaitCnt[1]_i_3_n_0\
    );
\pDelayWaitCnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \pDelayWaitCnt[0]_i_1_n_0\,
      Q => pDelayWaitCnt(0),
      R => '0'
    );
\pDelayWaitCnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \pDelayWaitCnt[1]_i_1_n_0\,
      Q => pDelayWaitCnt(1),
      R => '0'
    );
pDelayWaitOvf_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF44F00000440"
    )
        port map (
      I0 => pDelayWaitCnt(0),
      I1 => pDelayWaitCnt(1),
      I2 => pState(8),
      I3 => pState(6),
      I4 => pDelayWaitOvf_i_2_n_0,
      I5 => pDelayWaitOvf_reg_n_0,
      O => pDelayWaitOvf_i_1_n_0
    );
pDelayWaitOvf_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \pDelayWaitCnt[1]_i_3_n_0\,
      I1 => pState(2),
      I2 => pState(10),
      I3 => pState(9),
      I4 => pState(1),
      O => pDelayWaitOvf_i_2_n_0
    );
pDelayWaitOvf_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pDelayWaitOvf_i_1_n_0,
      Q => pDelayWaitOvf_reg_n_0,
      R => '0'
    );
pError_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => pState(10),
      I1 => pState(9),
      I2 => pState(1),
      I3 => pState(2),
      I4 => iIn_q_i_2_n_0,
      O => pError_i_1_n_0
    );
pError_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pError_i_1_n_0,
      Q => \^perror_reg_0\,
      R => '0'
    );
\pEyeOpenCnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pEyeOpenCnt_reg_n_0_[0]\,
      O => plusOp(0)
    );
\pEyeOpenCnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pEyeOpenCnt_reg_n_0_[0]\,
      I1 => \pEyeOpenCnt_reg_n_0_[1]\,
      O => plusOp(1)
    );
\pEyeOpenCnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \pEyeOpenCnt_reg_n_0_[1]\,
      I1 => \pEyeOpenCnt_reg_n_0_[0]\,
      I2 => \pEyeOpenCnt_reg_n_0_[2]\,
      O => plusOp(2)
    );
\pEyeOpenCnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \pEyeOpenCnt_reg_n_0_[2]\,
      I1 => \pEyeOpenCnt_reg_n_0_[0]\,
      I2 => \pEyeOpenCnt_reg_n_0_[1]\,
      I3 => \pEyeOpenCnt_reg_n_0_[3]\,
      O => plusOp(3)
    );
\pEyeOpenCnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010300"
    )
        port map (
      I0 => pFoundEyeFlag_reg_n_0,
      I1 => pIDLY_LD_i_2_n_0,
      I2 => \pEyeOpenCnt[4]_i_4_n_0\,
      I3 => pState(0),
      I4 => \pState_reg_n_0_[4]\,
      O => pEyeOpenRst
    );
\pEyeOpenCnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => pState(5),
      I1 => pState(7),
      I2 => pState(3),
      I3 => pIDLY_LD_i_2_n_0,
      I4 => pState(0),
      I5 => \pState_reg_n_0_[4]\,
      O => pEyeOpenEn
    );
\pEyeOpenCnt[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \pEyeOpenCnt_reg_n_0_[3]\,
      I1 => \pEyeOpenCnt_reg_n_0_[1]\,
      I2 => \pEyeOpenCnt_reg_n_0_[0]\,
      I3 => \pEyeOpenCnt_reg_n_0_[2]\,
      I4 => \pEyeOpenCnt_reg_n_0_[4]\,
      O => plusOp(4)
    );
\pEyeOpenCnt[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => pState(7),
      I1 => pState(5),
      I2 => pState(3),
      O => \pEyeOpenCnt[4]_i_4_n_0\
    );
\pEyeOpenCnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pEyeOpenEn,
      D => plusOp(0),
      Q => \pEyeOpenCnt_reg_n_0_[0]\,
      R => pEyeOpenRst
    );
\pEyeOpenCnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pEyeOpenEn,
      D => plusOp(1),
      Q => \pEyeOpenCnt_reg_n_0_[1]\,
      R => pEyeOpenRst
    );
\pEyeOpenCnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pEyeOpenEn,
      D => plusOp(2),
      Q => \pEyeOpenCnt_reg_n_0_[2]\,
      R => pEyeOpenRst
    );
\pEyeOpenCnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pEyeOpenEn,
      D => plusOp(3),
      Q => \pEyeOpenCnt_reg_n_0_[3]\,
      R => pEyeOpenRst
    );
\pEyeOpenCnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pEyeOpenEn,
      D => plusOp(4),
      Q => \pEyeOpenCnt_reg_n_0_[4]\,
      R => pEyeOpenRst
    );
pFoundEyeFlag_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EAFA"
    )
        port map (
      I0 => pFoundEyeFlag_reg_n_0,
      I1 => pFoundEyeFlag_i_2_n_0,
      I2 => pEyeOpenEn,
      I3 => \pState[5]_i_2_n_0\,
      I4 => pIDLY_LD_i_1_n_0,
      O => pFoundEyeFlag_i_1_n_0
    );
pFoundEyeFlag_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \pEyeOpenCnt_reg_n_0_[0]\,
      I1 => \pEyeOpenCnt_reg_n_0_[1]\,
      I2 => pFoundJtrFlag_reg_n_0,
      I3 => \pEyeOpenCnt_reg_n_0_[4]\,
      I4 => \pEyeOpenCnt_reg_n_0_[3]\,
      I5 => \pEyeOpenCnt_reg_n_0_[2]\,
      O => pFoundEyeFlag_i_2_n_0
    );
pFoundEyeFlag_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pFoundEyeFlag_i_1_n_0,
      Q => pFoundEyeFlag_reg_n_0,
      R => '0'
    );
pFoundJtrFlag_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF04"
    )
        port map (
      I0 => pFoundJtrFlag_i_2_n_0,
      I1 => \pState_reg_n_0_[4]\,
      I2 => pState(0),
      I3 => pFoundJtrFlag_reg_n_0,
      O => pFoundJtrFlag_i_1_n_0
    );
pFoundJtrFlag_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => pIDLY_LD_i_2_n_0,
      I1 => pState(3),
      I2 => pState(5),
      I3 => pState(7),
      O => pFoundJtrFlag_i_2_n_0
    );
pFoundJtrFlag_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pFoundJtrFlag_i_1_n_0,
      Q => pFoundJtrFlag_reg_n_0,
      R => '0'
    );
pIDLY_CE_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010000"
    )
        port map (
      I0 => pIDLY_LD_i_2_n_0,
      I1 => pState(0),
      I2 => \pState_reg_n_0_[4]\,
      I3 => pState(3),
      I4 => pState(5),
      I5 => pState(7),
      O => pIDLY_CE_i_1_n_0
    );
pIDLY_CE_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pIDLY_CE_i_1_n_0,
      Q => pIDLY_CE,
      R => '0'
    );
\pIDLY_CNT_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pIDLY_CNT_Q_reg[4]_0\(0),
      Q => \pIDLY_CNT_Q_reg_n_0_[0]\,
      R => '0'
    );
\pIDLY_CNT_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pIDLY_CNT_Q_reg[4]_0\(1),
      Q => \pIDLY_CNT_Q_reg_n_0_[1]\,
      R => '0'
    );
\pIDLY_CNT_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pIDLY_CNT_Q_reg[4]_0\(2),
      Q => \pIDLY_CNT_Q_reg_n_0_[2]\,
      R => '0'
    );
\pIDLY_CNT_Q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pIDLY_CNT_Q_reg[4]_0\(3),
      Q => \pIDLY_CNT_Q_reg_n_0_[3]\,
      R => '0'
    );
\pIDLY_CNT_Q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pIDLY_CNT_Q_reg[4]_0\(4),
      Q => \pIDLY_CNT_Q_reg_n_0_[4]\,
      R => '0'
    );
pIDLY_INC_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0200"
    )
        port map (
      I0 => pState(5),
      I1 => pState(7),
      I2 => pState(3),
      I3 => pIDLY_INC_i_2_n_0,
      I4 => \^pidly_inc\,
      O => pIDLY_INC_i_1_n_0
    );
pIDLY_INC_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \pState_reg_n_0_[4]\,
      I1 => pState(0),
      I2 => pState(6),
      I3 => pState(8),
      I4 => \pDelayWaitCnt[0]_i_2_n_0\,
      I5 => pState(2),
      O => pIDLY_INC_i_2_n_0
    );
pIDLY_INC_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pIDLY_INC_i_1_n_0,
      Q => \^pidly_inc\,
      R => '0'
    );
pIDLY_LD_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \pState_reg_n_0_[4]\,
      I1 => pState(0),
      I2 => pState(7),
      I3 => pState(5),
      I4 => pState(3),
      I5 => pIDLY_LD_i_2_n_0,
      O => pIDLY_LD_i_1_n_0
    );
pIDLY_LD_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => pState(2),
      I1 => pState(10),
      I2 => pState(9),
      I3 => pState(1),
      I4 => pState(8),
      I5 => pState(6),
      O => pIDLY_LD_i_2_n_0
    );
pIDLY_LD_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pIDLY_LD_i_1_n_0,
      Q => pIDLY_LD,
      R => '0'
    );
\pStateNxt_inferred__8/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => pState(0),
      I1 => pState(1),
      I2 => pState(2),
      I3 => pState(3),
      I4 => \pState_reg_n_0_[4]\,
      O => \pStateNxt_inferred__8/i__n_0\
    );
\pStateNxt_inferred__8/i___0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEE8"
    )
        port map (
      I0 => pState(0),
      I1 => pState(1),
      I2 => pState(2),
      I3 => pState(3),
      I4 => \pState_reg_n_0_[4]\,
      O => \pStateNxt_inferred__8/i___0_n_0\
    );
\pStateNxt_inferred__8/i___1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
        port map (
      I0 => pState(5),
      I1 => pState(6),
      I2 => pState(7),
      I3 => pState(8),
      I4 => pState(9),
      I5 => pState(10),
      O => \pStateNxt_inferred__8/i___1_n_0\
    );
\pStateNxt_inferred__8/i___2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE8"
    )
        port map (
      I0 => pState(5),
      I1 => pState(6),
      I2 => pState(7),
      I3 => pState(8),
      I4 => pState(9),
      I5 => pState(10),
      O => \pStateNxt_inferred__8/i___2_n_0\
    );
\pStateNxt_inferred__8/i___3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0012"
    )
        port map (
      I0 => \pStateNxt_inferred__8/i__n_0\,
      I1 => \pStateNxt_inferred__8/i___0_n_0\,
      I2 => \pStateNxt_inferred__8/i___1_n_0\,
      I3 => \pStateNxt_inferred__8/i___2_n_0\,
      O => \pStateNxt_inferred__8/i___3_n_0\
    );
\pState[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pStateNxt_inferred__8/i___3_n_0\,
      O => pStateNxt(0)
    );
\pState[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFAEA"
    )
        port map (
      I0 => \pState[10]_i_3_n_0\,
      I1 => \out\(0),
      I2 => pState(1),
      I3 => pBlankBegin,
      I4 => \pState[10]_i_4_n_0\,
      I5 => \pState[10]_i_5_n_0\,
      O => \pState[10]_i_1_n_0\
    );
\pState[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => pDelayOvf,
      I1 => pState(6),
      I2 => \pStateNxt_inferred__8/i___3_n_0\,
      O => pStateNxt(10)
    );
\pState[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000045"
    )
        port map (
      I0 => \pState[10]_i_6_n_0\,
      I1 => pCtlTknOvf_reg_n_0,
      I2 => pTknFlagQ,
      I3 => pState(1),
      I4 => pState(9),
      I5 => pState(10),
      O => \pState[10]_i_3_n_0\
    );
\pState[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE8E8E8"
    )
        port map (
      I0 => pState(10),
      I1 => pState(9),
      I2 => pState(1),
      I3 => pState(8),
      I4 => pState(6),
      I5 => \pDelayWaitCnt[1]_i_3_n_0\,
      O => \pState[10]_i_4_n_0\
    );
\pState[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFECCCCCCC3"
    )
        port map (
      I0 => pDelayWaitOvf_reg_n_0,
      I1 => pState(2),
      I2 => pState(10),
      I3 => pState(9),
      I4 => pState(1),
      I5 => \pState[10]_i_6_n_0\,
      O => \pState[10]_i_5_n_0\
    );
\pState[10]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pState(6),
      I1 => pState(8),
      O => \pState[10]_i_6_n_0\
    );
\pState[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF4F4400000000"
    )
        port map (
      I0 => pTknFlagQ,
      I1 => pState(2),
      I2 => pDelayOvf,
      I3 => pState(6),
      I4 => pState(0),
      I5 => \pStateNxt_inferred__8/i___3_n_0\,
      O => pStateNxt(1)
    );
\pState[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => pBlankBegin,
      I1 => pState(1),
      I2 => \pStateNxt_inferred__8/i___3_n_0\,
      O => pStateNxt(2)
    );
\pState[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => pTknFlagQ,
      I1 => pState(2),
      I2 => \pStateNxt_inferred__8/i___3_n_0\,
      O => pStateNxt(3)
    );
\pState[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4040F040"
    )
        port map (
      I0 => \pState[5]_i_2_n_0\,
      I1 => pState(3),
      I2 => \pStateNxt_inferred__8/i___3_n_0\,
      I3 => pState(1),
      I4 => pBlankBegin,
      O => pStateNxt(4)
    );
\pState[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2002200"
    )
        port map (
      I0 => \pState_reg_n_0_[4]\,
      I1 => pFoundEyeFlag_reg_n_0,
      I2 => \pState[5]_i_2_n_0\,
      I3 => \pStateNxt_inferred__8/i___3_n_0\,
      I4 => pState(3),
      O => pStateNxt(5)
    );
\pState[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \pEyeOpenCnt_reg_n_0_[0]\,
      I1 => \pEyeOpenCnt_reg_n_0_[2]\,
      I2 => \pEyeOpenCnt_reg_n_0_[3]\,
      I3 => \pEyeOpenCnt_reg_n_0_[4]\,
      I4 => \pEyeOpenCnt_reg_n_0_[1]\,
      O => \pState[5]_i_2_n_0\
    );
\pState[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pStateNxt_inferred__8/i___3_n_0\,
      I1 => pState(5),
      O => pStateNxt(6)
    );
\pState[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0202020"
    )
        port map (
      I0 => pState(8),
      I1 => pDelayCenter,
      I2 => \pStateNxt_inferred__8/i___3_n_0\,
      I3 => \pState_reg_n_0_[4]\,
      I4 => pFoundEyeFlag_reg_n_0,
      O => pStateNxt(7)
    );
\pState[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pStateNxt_inferred__8/i___3_n_0\,
      I1 => pState(7),
      O => pStateNxt(8)
    );
\pState[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => pDelayCenter,
      I1 => pState(8),
      I2 => \pStateNxt_inferred__8/i___3_n_0\,
      O => pStateNxt(9)
    );
\pState_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => \pState[10]_i_1_n_0\,
      D => pStateNxt(0),
      Q => pState(0),
      S => SS(0)
    );
\pState_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pState[10]_i_1_n_0\,
      D => pStateNxt(10),
      Q => pState(10),
      R => SS(0)
    );
\pState_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pState[10]_i_1_n_0\,
      D => pStateNxt(1),
      Q => pState(1),
      R => SS(0)
    );
\pState_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pState[10]_i_1_n_0\,
      D => pStateNxt(2),
      Q => pState(2),
      R => SS(0)
    );
\pState_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pState[10]_i_1_n_0\,
      D => pStateNxt(3),
      Q => pState(3),
      R => SS(0)
    );
\pState_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pState[10]_i_1_n_0\,
      D => pStateNxt(4),
      Q => \pState_reg_n_0_[4]\,
      R => SS(0)
    );
\pState_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pState[10]_i_1_n_0\,
      D => pStateNxt(5),
      Q => pState(5),
      R => SS(0)
    );
\pState_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pState[10]_i_1_n_0\,
      D => pStateNxt(6),
      Q => pState(6),
      R => SS(0)
    );
\pState_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pState[10]_i_1_n_0\,
      D => pStateNxt(7),
      Q => pState(7),
      R => SS(0)
    );
\pState_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pState[10]_i_1_n_0\,
      D => pStateNxt(8),
      Q => pState(8),
      R => SS(0)
    );
\pState_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pState[10]_i_1_n_0\,
      D => pStateNxt(9),
      Q => pState(9),
      R => SS(0)
    );
pTknFlagQ_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pTknFlag,
      Q => pTknFlagQ,
      R => '0'
    );
pTknFlag_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22400040"
    )
        port map (
      I0 => pDataQ(8),
      I1 => pDataQ(7),
      I2 => pTknFlag_i_2_n_0,
      I3 => pDataQ(6),
      I4 => pTknFlag_i_3_n_0,
      O => pTknFlag0
    );
pTknFlag_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => pDataQ(0),
      I1 => pDataQ(1),
      I2 => pDataQ(2),
      I3 => pDataQ(3),
      I4 => pDataQ(5),
      I5 => pDataQ(4),
      O => pTknFlag_i_2_n_0
    );
pTknFlag_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => pDataQ(3),
      I1 => pDataQ(1),
      I2 => pDataQ(0),
      I3 => pDataQ(2),
      I4 => pDataQ(4),
      I5 => pDataQ(5),
      O => pTknFlag_i_3_n_0
    );
pTknFlag_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pTknFlag0,
      Q => pTknFlag,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PhaseAlign_10 is
  port (
    pIDLY_LD : out STD_LOGIC;
    pIDLY_CE : out STD_LOGIC;
    pIDLY_INC : out STD_LOGIC;
    pVld_1 : out STD_LOGIC;
    pError_reg_0 : out STD_LOGIC;
    pAllVldBgnFlag0 : out STD_LOGIC;
    pAligned_reg_0 : out STD_LOGIC;
    \pState_reg[9]_0\ : out STD_LOGIC;
    pBitslip0 : out STD_LOGIC;
    CLK : in STD_LOGIC;
    pVld_0 : in STD_LOGIC;
    pVld_2 : in STD_LOGIC;
    pAllVld_q : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pAlignErr_q : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \pIDLY_CNT_Q_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PhaseAlign_10 : entity is "PhaseAlign";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PhaseAlign_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PhaseAlign_10 is
  signal \iIn_q_i_2__0_n_0\ : STD_LOGIC;
  signal \pAligned_i_1__0_n_0\ : STD_LOGIC;
  signal pBlankBegin : STD_LOGIC;
  signal pBlankBegin0 : STD_LOGIC;
  signal \pCenterTap[0]_i_1_n_0\ : STD_LOGIC;
  signal \pCenterTap[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \pCenterTap[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \pCenterTap[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \pCenterTap[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \pCenterTap[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \pCenterTap[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \pCenterTap[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \pCenterTap[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \pCenterTap[5]_i_4__0_n_0\ : STD_LOGIC;
  signal \pCenterTap_reg_n_0_[0]\ : STD_LOGIC;
  signal \pCenterTap_reg_n_0_[1]\ : STD_LOGIC;
  signal \pCenterTap_reg_n_0_[2]\ : STD_LOGIC;
  signal \pCenterTap_reg_n_0_[3]\ : STD_LOGIC;
  signal \pCenterTap_reg_n_0_[4]\ : STD_LOGIC;
  signal \pCenterTap_reg_n_0_[5]\ : STD_LOGIC;
  signal \pCtlTknCnt[6]_i_3__0_n_0\ : STD_LOGIC;
  signal pCtlTknCnt_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \pCtlTknOvf_i_1__0_n_0\ : STD_LOGIC;
  signal pCtlTknOvf_reg_n_0 : STD_LOGIC;
  signal pCtlTknRst : STD_LOGIC;
  signal \pDataQ_reg_n_0_[0]\ : STD_LOGIC;
  signal \pDataQ_reg_n_0_[1]\ : STD_LOGIC;
  signal \pDataQ_reg_n_0_[2]\ : STD_LOGIC;
  signal \pDataQ_reg_n_0_[3]\ : STD_LOGIC;
  signal \pDataQ_reg_n_0_[4]\ : STD_LOGIC;
  signal \pDataQ_reg_n_0_[5]\ : STD_LOGIC;
  signal \pDataQ_reg_n_0_[6]\ : STD_LOGIC;
  signal \pDataQ_reg_n_0_[7]\ : STD_LOGIC;
  signal \pDataQ_reg_n_0_[8]\ : STD_LOGIC;
  signal \pDelayCenter_i_1__0_n_0\ : STD_LOGIC;
  signal \pDelayCenter_i_2__0_n_0\ : STD_LOGIC;
  signal pDelayCenter_reg_n_0 : STD_LOGIC;
  signal \pDelayOvf_i_1__0_n_0\ : STD_LOGIC;
  signal pDelayOvf_reg_n_0 : STD_LOGIC;
  signal \pDelayWaitCnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \pDelayWaitCnt[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \pDelayWaitCnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \pDelayWaitCnt[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \pDelayWaitCnt[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \pDelayWaitCnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \pDelayWaitCnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \pDelayWaitOvf_i_1__0_n_0\ : STD_LOGIC;
  signal \pDelayWaitOvf_i_2__0_n_0\ : STD_LOGIC;
  signal pDelayWaitOvf_reg_n_0 : STD_LOGIC;
  signal \pError_i_1__0_n_0\ : STD_LOGIC;
  signal \^perror_reg_0\ : STD_LOGIC;
  signal \pEyeOpenCnt[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \pEyeOpenCnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \pEyeOpenCnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \pEyeOpenCnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \pEyeOpenCnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \pEyeOpenCnt_reg_n_0_[4]\ : STD_LOGIC;
  signal pEyeOpenEn : STD_LOGIC;
  signal pEyeOpenRst : STD_LOGIC;
  signal \pFoundEyeFlag_i_1__0_n_0\ : STD_LOGIC;
  signal \pFoundEyeFlag_i_2__0_n_0\ : STD_LOGIC;
  signal pFoundEyeFlag_reg_n_0 : STD_LOGIC;
  signal \pFoundJtrFlag_i_1__0_n_0\ : STD_LOGIC;
  signal \pFoundJtrFlag_i_2__0_n_0\ : STD_LOGIC;
  signal pFoundJtrFlag_reg_n_0 : STD_LOGIC;
  signal \pIDLY_CE_i_1__0_n_0\ : STD_LOGIC;
  signal \pIDLY_CNT_Q_reg_n_0_[0]\ : STD_LOGIC;
  signal \pIDLY_CNT_Q_reg_n_0_[1]\ : STD_LOGIC;
  signal \pIDLY_CNT_Q_reg_n_0_[2]\ : STD_LOGIC;
  signal \pIDLY_CNT_Q_reg_n_0_[3]\ : STD_LOGIC;
  signal \pIDLY_CNT_Q_reg_n_0_[4]\ : STD_LOGIC;
  signal \^pidly_inc\ : STD_LOGIC;
  signal \pIDLY_INC_i_1__0_n_0\ : STD_LOGIC;
  signal \pIDLY_INC_i_2__0_n_0\ : STD_LOGIC;
  signal \pIDLY_LD_i_1__0_n_0\ : STD_LOGIC;
  signal \pIDLY_LD_i_2__0_n_0\ : STD_LOGIC;
  signal pState : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal pStateNxt : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \pStateNxt_inferred__8/i___0_n_0\ : STD_LOGIC;
  signal \pStateNxt_inferred__8/i___1_n_0\ : STD_LOGIC;
  signal \pStateNxt_inferred__8/i___2_n_0\ : STD_LOGIC;
  signal \pStateNxt_inferred__8/i___3_n_0\ : STD_LOGIC;
  signal \pStateNxt_inferred__8/i__n_0\ : STD_LOGIC;
  signal \pState[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \pState[10]_i_3__0_n_0\ : STD_LOGIC;
  signal \pState[10]_i_4__0_n_0\ : STD_LOGIC;
  signal \pState[10]_i_5__0_n_0\ : STD_LOGIC;
  signal \pState[10]_i_6__0_n_0\ : STD_LOGIC;
  signal \pState[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \pState_reg_n_0_[4]\ : STD_LOGIC;
  signal pTknFlag : STD_LOGIC;
  signal pTknFlag0 : STD_LOGIC;
  signal pTknFlagQ : STD_LOGIC;
  signal \pTknFlag_i_2__0_n_0\ : STD_LOGIC;
  signal \pTknFlag_i_3__0_n_0\ : STD_LOGIC;
  signal \^pvld_1\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \iIn_q_i_1__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \pAligned_i_1__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of pAllVldBgnFlag_i_1 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \pCenterTap[3]_i_2__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \pCenterTap[5]_i_4__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \pCtlTknCnt[1]_i_1__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \pCtlTknCnt[2]_i_1__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \pCtlTknCnt[3]_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \pCtlTknCnt[4]_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \pDelayWaitCnt[0]_i_2__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \pDelayWaitCnt[1]_i_2__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \pDelayWaitOvf_i_2__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \pError_i_1__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \pEyeOpenCnt[0]_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \pEyeOpenCnt[1]_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \pEyeOpenCnt[2]_i_1__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \pEyeOpenCnt[3]_i_1__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \pEyeOpenCnt[4]_i_3__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \pEyeOpenCnt[4]_i_4__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \pFoundJtrFlag_i_2__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \pIDLY_INC_i_1__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of pMeRdy_int_i_1 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \pStateNxt_inferred__8/i_\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \pStateNxt_inferred__8/i___0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \pState[10]_i_2__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \pState[10]_i_6__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \pState[2]_i_1__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \pState[3]_i_1__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \pState[4]_i_1__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \pState[5]_i_2__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \pState[6]_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \pState[7]_i_1__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \pState[8]_i_1__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \pState[9]_i_1__0\ : label is "soft_lutpair46";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \pState_reg[0]\ : label is "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000";
  attribute FSM_ENCODED_STATES of \pState_reg[10]\ : label is "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000";
  attribute FSM_ENCODED_STATES of \pState_reg[1]\ : label is "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000";
  attribute FSM_ENCODED_STATES of \pState_reg[2]\ : label is "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000";
  attribute FSM_ENCODED_STATES of \pState_reg[3]\ : label is "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000";
  attribute FSM_ENCODED_STATES of \pState_reg[4]\ : label is "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000";
  attribute FSM_ENCODED_STATES of \pState_reg[5]\ : label is "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000";
  attribute FSM_ENCODED_STATES of \pState_reg[6]\ : label is "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000";
  attribute FSM_ENCODED_STATES of \pState_reg[7]\ : label is "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000";
  attribute FSM_ENCODED_STATES of \pState_reg[8]\ : label is "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000";
  attribute FSM_ENCODED_STATES of \pState_reg[9]\ : label is "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000";
begin
  pError_reg_0 <= \^perror_reg_0\;
  pIDLY_INC <= \^pidly_inc\;
  pVld_1 <= \^pvld_1\;
\iIn_q_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEF"
    )
        port map (
      I0 => pState(9),
      I1 => pState(10),
      I2 => pState(1),
      I3 => pState(2),
      I4 => \iIn_q_i_2__0_n_0\,
      O => \pState_reg[9]_0\
    );
\iIn_q_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => pState(7),
      I1 => pState(5),
      I2 => pState(3),
      I3 => pState(0),
      I4 => \pState_reg_n_0_[4]\,
      I5 => \pState[10]_i_6__0_n_0\,
      O => \iIn_q_i_2__0_n_0\
    );
\pAligned_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => pState(9),
      I1 => pState(10),
      I2 => pState(1),
      I3 => pState(2),
      I4 => \iIn_q_i_2__0_n_0\,
      O => \pAligned_i_1__0_n_0\
    );
pAligned_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pAligned_i_1__0_n_0\,
      Q => \^pvld_1\,
      R => '0'
    );
pAllVldBgnFlag_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => pVld_0,
      I1 => pVld_2,
      I2 => \^pvld_1\,
      I3 => pAllVld_q,
      O => pAllVldBgnFlag0
    );
\pBitslip_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^perror_reg_0\,
      I1 => pAlignErr_q,
      O => pBitslip0
    );
\pBlankBegin_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pTknFlag,
      I1 => pTknFlagQ,
      O => pBlankBegin0
    );
pBlankBegin_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pBlankBegin0,
      Q => pBlankBegin,
      R => '0'
    );
\pCenterTap[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF62"
    )
        port map (
      I0 => \pCenterTap_reg_n_0_[0]\,
      I1 => pEyeOpenEn,
      I2 => \pCenterTap[5]_i_3__0_n_0\,
      I3 => pEyeOpenRst,
      O => \pCenterTap[0]_i_1_n_0\
    );
\pCenterTap[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88F8F888"
    )
        port map (
      I0 => pEyeOpenRst,
      I1 => \pIDLY_CNT_Q_reg_n_0_[0]\,
      I2 => \pCenterTap[5]_i_3__0_n_0\,
      I3 => \pCenterTap_reg_n_0_[1]\,
      I4 => \pCenterTap_reg_n_0_[0]\,
      O => \pCenterTap[1]_i_1__0_n_0\
    );
\pCenterTap[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8F8F8F8888888"
    )
        port map (
      I0 => pEyeOpenRst,
      I1 => \pIDLY_CNT_Q_reg_n_0_[1]\,
      I2 => \pCenterTap[5]_i_3__0_n_0\,
      I3 => \pCenterTap_reg_n_0_[1]\,
      I4 => \pCenterTap_reg_n_0_[0]\,
      I5 => \pCenterTap_reg_n_0_[2]\,
      O => \pCenterTap[2]_i_1__0_n_0\
    );
\pCenterTap[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F88888F8"
    )
        port map (
      I0 => pEyeOpenRst,
      I1 => \pIDLY_CNT_Q_reg_n_0_[2]\,
      I2 => \pCenterTap[5]_i_3__0_n_0\,
      I3 => \pCenterTap[3]_i_2__0_n_0\,
      I4 => \pCenterTap_reg_n_0_[3]\,
      O => \pCenterTap[3]_i_1__0_n_0\
    );
\pCenterTap[3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \pCenterTap_reg_n_0_[1]\,
      I1 => \pCenterTap_reg_n_0_[0]\,
      I2 => \pCenterTap_reg_n_0_[2]\,
      O => \pCenterTap[3]_i_2__0_n_0\
    );
\pCenterTap[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F88888F8"
    )
        port map (
      I0 => pEyeOpenRst,
      I1 => \pIDLY_CNT_Q_reg_n_0_[3]\,
      I2 => \pCenterTap[5]_i_3__0_n_0\,
      I3 => \pCenterTap[5]_i_4__0_n_0\,
      I4 => \pCenterTap_reg_n_0_[4]\,
      O => \pCenterTap[4]_i_1__0_n_0\
    );
\pCenterTap[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pEyeOpenEn,
      I1 => pEyeOpenRst,
      O => \pCenterTap[5]_i_1__0_n_0\
    );
\pCenterTap[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F888F88888F888"
    )
        port map (
      I0 => pEyeOpenRst,
      I1 => \pIDLY_CNT_Q_reg_n_0_[4]\,
      I2 => \pCenterTap[5]_i_3__0_n_0\,
      I3 => \pCenterTap_reg_n_0_[4]\,
      I4 => \pCenterTap[5]_i_4__0_n_0\,
      I5 => \pCenterTap_reg_n_0_[5]\,
      O => \pCenterTap[5]_i_2__0_n_0\
    );
\pCenterTap[5]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFD9"
    )
        port map (
      I0 => pState(0),
      I1 => \pState_reg_n_0_[4]\,
      I2 => pFoundEyeFlag_reg_n_0,
      I3 => \pEyeOpenCnt[4]_i_4__0_n_0\,
      I4 => \pIDLY_LD_i_2__0_n_0\,
      O => \pCenterTap[5]_i_3__0_n_0\
    );
\pCenterTap[5]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \pCenterTap_reg_n_0_[2]\,
      I1 => \pCenterTap_reg_n_0_[0]\,
      I2 => \pCenterTap_reg_n_0_[1]\,
      I3 => \pCenterTap_reg_n_0_[3]\,
      O => \pCenterTap[5]_i_4__0_n_0\
    );
\pCenterTap_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pCenterTap[0]_i_1_n_0\,
      Q => \pCenterTap_reg_n_0_[0]\,
      R => '0'
    );
\pCenterTap_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pCenterTap[5]_i_1__0_n_0\,
      D => \pCenterTap[1]_i_1__0_n_0\,
      Q => \pCenterTap_reg_n_0_[1]\,
      R => '0'
    );
\pCenterTap_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pCenterTap[5]_i_1__0_n_0\,
      D => \pCenterTap[2]_i_1__0_n_0\,
      Q => \pCenterTap_reg_n_0_[2]\,
      R => '0'
    );
\pCenterTap_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pCenterTap[5]_i_1__0_n_0\,
      D => \pCenterTap[3]_i_1__0_n_0\,
      Q => \pCenterTap_reg_n_0_[3]\,
      R => '0'
    );
\pCenterTap_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pCenterTap[5]_i_1__0_n_0\,
      D => \pCenterTap[4]_i_1__0_n_0\,
      Q => \pCenterTap_reg_n_0_[4]\,
      R => '0'
    );
\pCenterTap_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pCenterTap[5]_i_1__0_n_0\,
      D => \pCenterTap[5]_i_2__0_n_0\,
      Q => \pCenterTap_reg_n_0_[5]\,
      R => '0'
    );
\pCtlTknCnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pCtlTknCnt_reg(0),
      O => p_0_in(0)
    );
\pCtlTknCnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => pCtlTknCnt_reg(0),
      I1 => pCtlTknCnt_reg(1),
      O => p_0_in(1)
    );
\pCtlTknCnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => pCtlTknCnt_reg(1),
      I1 => pCtlTknCnt_reg(0),
      I2 => pCtlTknCnt_reg(2),
      O => p_0_in(2)
    );
\pCtlTknCnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => pCtlTknCnt_reg(2),
      I1 => pCtlTknCnt_reg(0),
      I2 => pCtlTknCnt_reg(1),
      I3 => pCtlTknCnt_reg(3),
      O => p_0_in(3)
    );
\pCtlTknCnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => pCtlTknCnt_reg(3),
      I1 => pCtlTknCnt_reg(1),
      I2 => pCtlTknCnt_reg(0),
      I3 => pCtlTknCnt_reg(2),
      I4 => pCtlTknCnt_reg(4),
      O => p_0_in(4)
    );
\pCtlTknCnt[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => pCtlTknCnt_reg(4),
      I1 => pCtlTknCnt_reg(2),
      I2 => pCtlTknCnt_reg(0),
      I3 => pCtlTknCnt_reg(1),
      I4 => pCtlTknCnt_reg(3),
      I5 => pCtlTknCnt_reg(5),
      O => p_0_in(5)
    );
\pCtlTknCnt[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => pState(2),
      I1 => pState(10),
      I2 => pState(9),
      I3 => pState(1),
      I4 => \iIn_q_i_2__0_n_0\,
      O => pCtlTknRst
    );
\pCtlTknCnt[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pCtlTknCnt[6]_i_3__0_n_0\,
      I1 => pCtlTknCnt_reg(6),
      O => p_0_in(6)
    );
\pCtlTknCnt[6]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => pCtlTknCnt_reg(4),
      I1 => pCtlTknCnt_reg(2),
      I2 => pCtlTknCnt_reg(0),
      I3 => pCtlTknCnt_reg(1),
      I4 => pCtlTknCnt_reg(3),
      I5 => pCtlTknCnt_reg(5),
      O => \pCtlTknCnt[6]_i_3__0_n_0\
    );
\pCtlTknCnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_0_in(0),
      Q => pCtlTknCnt_reg(0),
      R => pCtlTknRst
    );
\pCtlTknCnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_0_in(1),
      Q => pCtlTknCnt_reg(1),
      R => pCtlTknRst
    );
\pCtlTknCnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_0_in(2),
      Q => pCtlTknCnt_reg(2),
      R => pCtlTknRst
    );
\pCtlTknCnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_0_in(3),
      Q => pCtlTknCnt_reg(3),
      R => pCtlTknRst
    );
\pCtlTknCnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_0_in(4),
      Q => pCtlTknCnt_reg(4),
      R => pCtlTknRst
    );
\pCtlTknCnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_0_in(5),
      Q => pCtlTknCnt_reg(5),
      R => pCtlTknRst
    );
\pCtlTknCnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_0_in(6),
      Q => pCtlTknCnt_reg(6),
      R => pCtlTknRst
    );
\pCtlTknOvf_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F044F0"
    )
        port map (
      I0 => \pCtlTknCnt[6]_i_3__0_n_0\,
      I1 => pCtlTknCnt_reg(6),
      I2 => pCtlTknOvf_reg_n_0,
      I3 => pState(2),
      I4 => \pDelayWaitCnt[0]_i_2__0_n_0\,
      I5 => \iIn_q_i_2__0_n_0\,
      O => \pCtlTknOvf_i_1__0_n_0\
    );
pCtlTknOvf_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pCtlTknOvf_i_1__0_n_0\,
      Q => pCtlTknOvf_reg_n_0,
      R => '0'
    );
\pDataQ_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => \pDataQ_reg_n_0_[0]\,
      R => '0'
    );
\pDataQ_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(1),
      Q => \pDataQ_reg_n_0_[1]\,
      R => '0'
    );
\pDataQ_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(2),
      Q => \pDataQ_reg_n_0_[2]\,
      R => '0'
    );
\pDataQ_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(3),
      Q => \pDataQ_reg_n_0_[3]\,
      R => '0'
    );
\pDataQ_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(4),
      Q => \pDataQ_reg_n_0_[4]\,
      R => '0'
    );
\pDataQ_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(5),
      Q => \pDataQ_reg_n_0_[5]\,
      R => '0'
    );
\pDataQ_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(6),
      Q => \pDataQ_reg_n_0_[6]\,
      R => '0'
    );
\pDataQ_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(7),
      Q => \pDataQ_reg_n_0_[7]\,
      R => '0'
    );
\pDataQ_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(8),
      Q => \pDataQ_reg_n_0_[8]\,
      R => '0'
    );
\pDelayCenter_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => \pDelayCenter_i_2__0_n_0\,
      I1 => \pCenterTap_reg_n_0_[5]\,
      I2 => \pIDLY_CNT_Q_reg_n_0_[4]\,
      I3 => \pCenterTap_reg_n_0_[4]\,
      I4 => \pIDLY_CNT_Q_reg_n_0_[3]\,
      O => \pDelayCenter_i_1__0_n_0\
    );
\pDelayCenter_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \pCenterTap_reg_n_0_[3]\,
      I1 => \pIDLY_CNT_Q_reg_n_0_[2]\,
      I2 => \pCenterTap_reg_n_0_[2]\,
      I3 => \pIDLY_CNT_Q_reg_n_0_[1]\,
      I4 => \pIDLY_CNT_Q_reg_n_0_[0]\,
      I5 => \pCenterTap_reg_n_0_[1]\,
      O => \pDelayCenter_i_2__0_n_0\
    );
pDelayCenter_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pDelayCenter_i_1__0_n_0\,
      Q => pDelayCenter_reg_n_0,
      R => '0'
    );
\pDelayOvf_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \pIDLY_CNT_Q_reg_n_0_[0]\,
      I1 => \pIDLY_CNT_Q_reg_n_0_[1]\,
      I2 => \pIDLY_CNT_Q_reg_n_0_[2]\,
      I3 => \pIDLY_CNT_Q_reg_n_0_[4]\,
      I4 => \pIDLY_CNT_Q_reg_n_0_[3]\,
      O => \pDelayOvf_i_1__0_n_0\
    );
pDelayOvf_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pDelayOvf_i_1__0_n_0\,
      Q => pDelayOvf_reg_n_0,
      R => '0'
    );
\pDelayWaitCnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000014"
    )
        port map (
      I0 => \pDelayWaitCnt_reg_n_0_[0]\,
      I1 => pState(8),
      I2 => pState(6),
      I3 => \pDelayWaitCnt[0]_i_2__0_n_0\,
      I4 => pState(2),
      I5 => \pDelayWaitCnt[1]_i_3__0_n_0\,
      O => \pDelayWaitCnt[0]_i_1_n_0\
    );
\pDelayWaitCnt[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => pState(10),
      I1 => pState(9),
      I2 => pState(1),
      O => \pDelayWaitCnt[0]_i_2__0_n_0\
    );
\pDelayWaitCnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000660"
    )
        port map (
      I0 => \pDelayWaitCnt_reg_n_0_[1]\,
      I1 => \pDelayWaitCnt_reg_n_0_[0]\,
      I2 => pState(8),
      I3 => pState(6),
      I4 => \pDelayWaitCnt[1]_i_2__0_n_0\,
      I5 => \pDelayWaitCnt[1]_i_3__0_n_0\,
      O => \pDelayWaitCnt[1]_i_1_n_0\
    );
\pDelayWaitCnt[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => pState(1),
      I1 => pState(9),
      I2 => pState(10),
      I3 => pState(2),
      O => \pDelayWaitCnt[1]_i_2__0_n_0\
    );
\pDelayWaitCnt[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \pState_reg_n_0_[4]\,
      I1 => pState(0),
      I2 => pState(3),
      I3 => pState(5),
      I4 => pState(7),
      O => \pDelayWaitCnt[1]_i_3__0_n_0\
    );
\pDelayWaitCnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \pDelayWaitCnt[0]_i_1_n_0\,
      Q => \pDelayWaitCnt_reg_n_0_[0]\,
      R => '0'
    );
\pDelayWaitCnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \pDelayWaitCnt[1]_i_1_n_0\,
      Q => \pDelayWaitCnt_reg_n_0_[1]\,
      R => '0'
    );
\pDelayWaitOvf_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF44F00000440"
    )
        port map (
      I0 => \pDelayWaitCnt_reg_n_0_[0]\,
      I1 => \pDelayWaitCnt_reg_n_0_[1]\,
      I2 => pState(8),
      I3 => pState(6),
      I4 => \pDelayWaitOvf_i_2__0_n_0\,
      I5 => pDelayWaitOvf_reg_n_0,
      O => \pDelayWaitOvf_i_1__0_n_0\
    );
\pDelayWaitOvf_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \pDelayWaitCnt[1]_i_3__0_n_0\,
      I1 => pState(2),
      I2 => pState(10),
      I3 => pState(9),
      I4 => pState(1),
      O => \pDelayWaitOvf_i_2__0_n_0\
    );
pDelayWaitOvf_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pDelayWaitOvf_i_1__0_n_0\,
      Q => pDelayWaitOvf_reg_n_0,
      R => '0'
    );
\pError_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => pState(10),
      I1 => pState(9),
      I2 => pState(1),
      I3 => pState(2),
      I4 => \iIn_q_i_2__0_n_0\,
      O => \pError_i_1__0_n_0\
    );
pError_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pError_i_1__0_n_0\,
      Q => \^perror_reg_0\,
      R => '0'
    );
\pEyeOpenCnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pEyeOpenCnt_reg_n_0_[0]\,
      O => plusOp(0)
    );
\pEyeOpenCnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pEyeOpenCnt_reg_n_0_[0]\,
      I1 => \pEyeOpenCnt_reg_n_0_[1]\,
      O => plusOp(1)
    );
\pEyeOpenCnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \pEyeOpenCnt_reg_n_0_[1]\,
      I1 => \pEyeOpenCnt_reg_n_0_[0]\,
      I2 => \pEyeOpenCnt_reg_n_0_[2]\,
      O => plusOp(2)
    );
\pEyeOpenCnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \pEyeOpenCnt_reg_n_0_[2]\,
      I1 => \pEyeOpenCnt_reg_n_0_[0]\,
      I2 => \pEyeOpenCnt_reg_n_0_[1]\,
      I3 => \pEyeOpenCnt_reg_n_0_[3]\,
      O => plusOp(3)
    );
\pEyeOpenCnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010300"
    )
        port map (
      I0 => pFoundEyeFlag_reg_n_0,
      I1 => \pIDLY_LD_i_2__0_n_0\,
      I2 => \pEyeOpenCnt[4]_i_4__0_n_0\,
      I3 => pState(0),
      I4 => \pState_reg_n_0_[4]\,
      O => pEyeOpenRst
    );
\pEyeOpenCnt[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => pState(5),
      I1 => pState(7),
      I2 => pState(3),
      I3 => \pIDLY_LD_i_2__0_n_0\,
      I4 => pState(0),
      I5 => \pState_reg_n_0_[4]\,
      O => pEyeOpenEn
    );
\pEyeOpenCnt[4]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \pEyeOpenCnt_reg_n_0_[3]\,
      I1 => \pEyeOpenCnt_reg_n_0_[1]\,
      I2 => \pEyeOpenCnt_reg_n_0_[0]\,
      I3 => \pEyeOpenCnt_reg_n_0_[2]\,
      I4 => \pEyeOpenCnt_reg_n_0_[4]\,
      O => plusOp(4)
    );
\pEyeOpenCnt[4]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => pState(7),
      I1 => pState(5),
      I2 => pState(3),
      O => \pEyeOpenCnt[4]_i_4__0_n_0\
    );
\pEyeOpenCnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pEyeOpenEn,
      D => plusOp(0),
      Q => \pEyeOpenCnt_reg_n_0_[0]\,
      R => pEyeOpenRst
    );
\pEyeOpenCnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pEyeOpenEn,
      D => plusOp(1),
      Q => \pEyeOpenCnt_reg_n_0_[1]\,
      R => pEyeOpenRst
    );
\pEyeOpenCnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pEyeOpenEn,
      D => plusOp(2),
      Q => \pEyeOpenCnt_reg_n_0_[2]\,
      R => pEyeOpenRst
    );
\pEyeOpenCnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pEyeOpenEn,
      D => plusOp(3),
      Q => \pEyeOpenCnt_reg_n_0_[3]\,
      R => pEyeOpenRst
    );
\pEyeOpenCnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pEyeOpenEn,
      D => plusOp(4),
      Q => \pEyeOpenCnt_reg_n_0_[4]\,
      R => pEyeOpenRst
    );
\pFoundEyeFlag_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EAFA"
    )
        port map (
      I0 => pFoundEyeFlag_reg_n_0,
      I1 => \pFoundEyeFlag_i_2__0_n_0\,
      I2 => pEyeOpenEn,
      I3 => \pState[5]_i_2__0_n_0\,
      I4 => \pIDLY_LD_i_1__0_n_0\,
      O => \pFoundEyeFlag_i_1__0_n_0\
    );
\pFoundEyeFlag_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \pEyeOpenCnt_reg_n_0_[0]\,
      I1 => \pEyeOpenCnt_reg_n_0_[1]\,
      I2 => pFoundJtrFlag_reg_n_0,
      I3 => \pEyeOpenCnt_reg_n_0_[4]\,
      I4 => \pEyeOpenCnt_reg_n_0_[3]\,
      I5 => \pEyeOpenCnt_reg_n_0_[2]\,
      O => \pFoundEyeFlag_i_2__0_n_0\
    );
pFoundEyeFlag_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pFoundEyeFlag_i_1__0_n_0\,
      Q => pFoundEyeFlag_reg_n_0,
      R => '0'
    );
\pFoundJtrFlag_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF04"
    )
        port map (
      I0 => \pFoundJtrFlag_i_2__0_n_0\,
      I1 => \pState_reg_n_0_[4]\,
      I2 => pState(0),
      I3 => pFoundJtrFlag_reg_n_0,
      O => \pFoundJtrFlag_i_1__0_n_0\
    );
\pFoundJtrFlag_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \pIDLY_LD_i_2__0_n_0\,
      I1 => pState(3),
      I2 => pState(5),
      I3 => pState(7),
      O => \pFoundJtrFlag_i_2__0_n_0\
    );
pFoundJtrFlag_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pFoundJtrFlag_i_1__0_n_0\,
      Q => pFoundJtrFlag_reg_n_0,
      R => '0'
    );
\pIDLY_CE_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010000"
    )
        port map (
      I0 => \pIDLY_LD_i_2__0_n_0\,
      I1 => pState(0),
      I2 => \pState_reg_n_0_[4]\,
      I3 => pState(3),
      I4 => pState(5),
      I5 => pState(7),
      O => \pIDLY_CE_i_1__0_n_0\
    );
pIDLY_CE_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pIDLY_CE_i_1__0_n_0\,
      Q => pIDLY_CE,
      R => '0'
    );
\pIDLY_CNT_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pIDLY_CNT_Q_reg[4]_0\(0),
      Q => \pIDLY_CNT_Q_reg_n_0_[0]\,
      R => '0'
    );
\pIDLY_CNT_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pIDLY_CNT_Q_reg[4]_0\(1),
      Q => \pIDLY_CNT_Q_reg_n_0_[1]\,
      R => '0'
    );
\pIDLY_CNT_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pIDLY_CNT_Q_reg[4]_0\(2),
      Q => \pIDLY_CNT_Q_reg_n_0_[2]\,
      R => '0'
    );
\pIDLY_CNT_Q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pIDLY_CNT_Q_reg[4]_0\(3),
      Q => \pIDLY_CNT_Q_reg_n_0_[3]\,
      R => '0'
    );
\pIDLY_CNT_Q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pIDLY_CNT_Q_reg[4]_0\(4),
      Q => \pIDLY_CNT_Q_reg_n_0_[4]\,
      R => '0'
    );
\pIDLY_INC_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0200"
    )
        port map (
      I0 => pState(5),
      I1 => pState(7),
      I2 => pState(3),
      I3 => \pIDLY_INC_i_2__0_n_0\,
      I4 => \^pidly_inc\,
      O => \pIDLY_INC_i_1__0_n_0\
    );
\pIDLY_INC_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \pState_reg_n_0_[4]\,
      I1 => pState(0),
      I2 => pState(6),
      I3 => pState(8),
      I4 => \pDelayWaitCnt[0]_i_2__0_n_0\,
      I5 => pState(2),
      O => \pIDLY_INC_i_2__0_n_0\
    );
pIDLY_INC_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pIDLY_INC_i_1__0_n_0\,
      Q => \^pidly_inc\,
      R => '0'
    );
\pIDLY_LD_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \pState_reg_n_0_[4]\,
      I1 => pState(0),
      I2 => pState(7),
      I3 => pState(5),
      I4 => pState(3),
      I5 => \pIDLY_LD_i_2__0_n_0\,
      O => \pIDLY_LD_i_1__0_n_0\
    );
\pIDLY_LD_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => pState(2),
      I1 => pState(10),
      I2 => pState(9),
      I3 => pState(1),
      I4 => pState(8),
      I5 => pState(6),
      O => \pIDLY_LD_i_2__0_n_0\
    );
pIDLY_LD_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pIDLY_LD_i_1__0_n_0\,
      Q => pIDLY_LD,
      R => '0'
    );
pMeRdy_int_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^pvld_1\,
      I1 => pVld_2,
      I2 => pVld_0,
      O => pAligned_reg_0
    );
\pStateNxt_inferred__8/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => pState(0),
      I1 => pState(1),
      I2 => pState(2),
      I3 => pState(3),
      I4 => \pState_reg_n_0_[4]\,
      O => \pStateNxt_inferred__8/i__n_0\
    );
\pStateNxt_inferred__8/i___0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEE8"
    )
        port map (
      I0 => pState(0),
      I1 => pState(1),
      I2 => pState(2),
      I3 => pState(3),
      I4 => \pState_reg_n_0_[4]\,
      O => \pStateNxt_inferred__8/i___0_n_0\
    );
\pStateNxt_inferred__8/i___1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
        port map (
      I0 => pState(5),
      I1 => pState(6),
      I2 => pState(7),
      I3 => pState(8),
      I4 => pState(9),
      I5 => pState(10),
      O => \pStateNxt_inferred__8/i___1_n_0\
    );
\pStateNxt_inferred__8/i___2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE8"
    )
        port map (
      I0 => pState(5),
      I1 => pState(6),
      I2 => pState(7),
      I3 => pState(8),
      I4 => pState(9),
      I5 => pState(10),
      O => \pStateNxt_inferred__8/i___2_n_0\
    );
\pStateNxt_inferred__8/i___3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0012"
    )
        port map (
      I0 => \pStateNxt_inferred__8/i__n_0\,
      I1 => \pStateNxt_inferred__8/i___0_n_0\,
      I2 => \pStateNxt_inferred__8/i___1_n_0\,
      I3 => \pStateNxt_inferred__8/i___2_n_0\,
      O => \pStateNxt_inferred__8/i___3_n_0\
    );
\pState[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pStateNxt_inferred__8/i___3_n_0\,
      O => pStateNxt(0)
    );
\pState[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFAEA"
    )
        port map (
      I0 => \pState[10]_i_3__0_n_0\,
      I1 => \out\(0),
      I2 => pState(1),
      I3 => pBlankBegin,
      I4 => \pState[10]_i_4__0_n_0\,
      I5 => \pState[10]_i_5__0_n_0\,
      O => \pState[10]_i_1__0_n_0\
    );
\pState[10]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => pDelayOvf_reg_n_0,
      I1 => pState(6),
      I2 => \pStateNxt_inferred__8/i___3_n_0\,
      O => pStateNxt(10)
    );
\pState[10]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000045"
    )
        port map (
      I0 => \pState[10]_i_6__0_n_0\,
      I1 => pCtlTknOvf_reg_n_0,
      I2 => pTknFlagQ,
      I3 => pState(1),
      I4 => pState(9),
      I5 => pState(10),
      O => \pState[10]_i_3__0_n_0\
    );
\pState[10]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE8E8E8"
    )
        port map (
      I0 => pState(10),
      I1 => pState(9),
      I2 => pState(1),
      I3 => pState(8),
      I4 => pState(6),
      I5 => \pDelayWaitCnt[1]_i_3__0_n_0\,
      O => \pState[10]_i_4__0_n_0\
    );
\pState[10]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFECCCCCCC3"
    )
        port map (
      I0 => pDelayWaitOvf_reg_n_0,
      I1 => pState(2),
      I2 => pState(10),
      I3 => pState(9),
      I4 => pState(1),
      I5 => \pState[10]_i_6__0_n_0\,
      O => \pState[10]_i_5__0_n_0\
    );
\pState[10]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pState(6),
      I1 => pState(8),
      O => \pState[10]_i_6__0_n_0\
    );
\pState[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF4F4400000000"
    )
        port map (
      I0 => pTknFlagQ,
      I1 => pState(2),
      I2 => pDelayOvf_reg_n_0,
      I3 => pState(6),
      I4 => pState(0),
      I5 => \pStateNxt_inferred__8/i___3_n_0\,
      O => pStateNxt(1)
    );
\pState[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => pBlankBegin,
      I1 => pState(1),
      I2 => \pStateNxt_inferred__8/i___3_n_0\,
      O => pStateNxt(2)
    );
\pState[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => pTknFlagQ,
      I1 => pState(2),
      I2 => \pStateNxt_inferred__8/i___3_n_0\,
      O => pStateNxt(3)
    );
\pState[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4040F040"
    )
        port map (
      I0 => \pState[5]_i_2__0_n_0\,
      I1 => pState(3),
      I2 => \pStateNxt_inferred__8/i___3_n_0\,
      I3 => pState(1),
      I4 => pBlankBegin,
      O => pStateNxt(4)
    );
\pState[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2002200"
    )
        port map (
      I0 => \pState_reg_n_0_[4]\,
      I1 => pFoundEyeFlag_reg_n_0,
      I2 => \pState[5]_i_2__0_n_0\,
      I3 => \pStateNxt_inferred__8/i___3_n_0\,
      I4 => pState(3),
      O => pStateNxt(5)
    );
\pState[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \pEyeOpenCnt_reg_n_0_[0]\,
      I1 => \pEyeOpenCnt_reg_n_0_[2]\,
      I2 => \pEyeOpenCnt_reg_n_0_[3]\,
      I3 => \pEyeOpenCnt_reg_n_0_[4]\,
      I4 => \pEyeOpenCnt_reg_n_0_[1]\,
      O => \pState[5]_i_2__0_n_0\
    );
\pState[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pStateNxt_inferred__8/i___3_n_0\,
      I1 => pState(5),
      O => pStateNxt(6)
    );
\pState[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0202020"
    )
        port map (
      I0 => pState(8),
      I1 => pDelayCenter_reg_n_0,
      I2 => \pStateNxt_inferred__8/i___3_n_0\,
      I3 => \pState_reg_n_0_[4]\,
      I4 => pFoundEyeFlag_reg_n_0,
      O => pStateNxt(7)
    );
\pState[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pStateNxt_inferred__8/i___3_n_0\,
      I1 => pState(7),
      O => pStateNxt(8)
    );
\pState[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => pDelayCenter_reg_n_0,
      I1 => pState(8),
      I2 => \pStateNxt_inferred__8/i___3_n_0\,
      O => pStateNxt(9)
    );
\pState_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => \pState[10]_i_1__0_n_0\,
      D => pStateNxt(0),
      Q => pState(0),
      S => SS(0)
    );
\pState_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pState[10]_i_1__0_n_0\,
      D => pStateNxt(10),
      Q => pState(10),
      R => SS(0)
    );
\pState_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pState[10]_i_1__0_n_0\,
      D => pStateNxt(1),
      Q => pState(1),
      R => SS(0)
    );
\pState_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pState[10]_i_1__0_n_0\,
      D => pStateNxt(2),
      Q => pState(2),
      R => SS(0)
    );
\pState_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pState[10]_i_1__0_n_0\,
      D => pStateNxt(3),
      Q => pState(3),
      R => SS(0)
    );
\pState_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pState[10]_i_1__0_n_0\,
      D => pStateNxt(4),
      Q => \pState_reg_n_0_[4]\,
      R => SS(0)
    );
\pState_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pState[10]_i_1__0_n_0\,
      D => pStateNxt(5),
      Q => pState(5),
      R => SS(0)
    );
\pState_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pState[10]_i_1__0_n_0\,
      D => pStateNxt(6),
      Q => pState(6),
      R => SS(0)
    );
\pState_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pState[10]_i_1__0_n_0\,
      D => pStateNxt(7),
      Q => pState(7),
      R => SS(0)
    );
\pState_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pState[10]_i_1__0_n_0\,
      D => pStateNxt(8),
      Q => pState(8),
      R => SS(0)
    );
\pState_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pState[10]_i_1__0_n_0\,
      D => pStateNxt(9),
      Q => pState(9),
      R => SS(0)
    );
pTknFlagQ_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pTknFlag,
      Q => pTknFlagQ,
      R => '0'
    );
\pTknFlag_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22400040"
    )
        port map (
      I0 => \pDataQ_reg_n_0_[8]\,
      I1 => \pDataQ_reg_n_0_[7]\,
      I2 => \pTknFlag_i_2__0_n_0\,
      I3 => \pDataQ_reg_n_0_[6]\,
      I4 => \pTknFlag_i_3__0_n_0\,
      O => pTknFlag0
    );
\pTknFlag_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \pDataQ_reg_n_0_[0]\,
      I1 => \pDataQ_reg_n_0_[1]\,
      I2 => \pDataQ_reg_n_0_[2]\,
      I3 => \pDataQ_reg_n_0_[3]\,
      I4 => \pDataQ_reg_n_0_[5]\,
      I5 => \pDataQ_reg_n_0_[4]\,
      O => \pTknFlag_i_2__0_n_0\
    );
\pTknFlag_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \pDataQ_reg_n_0_[3]\,
      I1 => \pDataQ_reg_n_0_[1]\,
      I2 => \pDataQ_reg_n_0_[0]\,
      I3 => \pDataQ_reg_n_0_[2]\,
      I4 => \pDataQ_reg_n_0_[4]\,
      I5 => \pDataQ_reg_n_0_[5]\,
      O => \pTknFlag_i_3__0_n_0\
    );
pTknFlag_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pTknFlag0,
      Q => pTknFlag,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PhaseAlign_17 is
  port (
    pIDLY_LD : out STD_LOGIC;
    pVld_0 : out STD_LOGIC;
    pIDLY_CE : out STD_LOGIC;
    pIDLY_INC : out STD_LOGIC;
    pError_reg_0 : out STD_LOGIC;
    pAllVld : out STD_LOGIC;
    \pState_reg[9]_0\ : out STD_LOGIC;
    pBitslip0 : out STD_LOGIC;
    CLK : in STD_LOGIC;
    pVld_2 : in STD_LOGIC;
    pVld_1 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pAlignErr_q : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \pIDLY_CNT_Q_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PhaseAlign_17 : entity is "PhaseAlign";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PhaseAlign_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PhaseAlign_17 is
  signal \iIn_q_i_2__1_n_0\ : STD_LOGIC;
  signal \pAligned_i_1__1_n_0\ : STD_LOGIC;
  signal pBlankBegin : STD_LOGIC;
  signal pBlankBegin0 : STD_LOGIC;
  signal \pCenterTap[0]_i_1_n_0\ : STD_LOGIC;
  signal \pCenterTap[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \pCenterTap[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \pCenterTap[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \pCenterTap[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \pCenterTap[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \pCenterTap[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \pCenterTap[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \pCenterTap[5]_i_3__1_n_0\ : STD_LOGIC;
  signal \pCenterTap[5]_i_4__1_n_0\ : STD_LOGIC;
  signal \pCenterTap_reg_n_0_[0]\ : STD_LOGIC;
  signal \pCenterTap_reg_n_0_[1]\ : STD_LOGIC;
  signal \pCenterTap_reg_n_0_[2]\ : STD_LOGIC;
  signal \pCenterTap_reg_n_0_[3]\ : STD_LOGIC;
  signal \pCenterTap_reg_n_0_[4]\ : STD_LOGIC;
  signal \pCenterTap_reg_n_0_[5]\ : STD_LOGIC;
  signal \pCtlTknCnt[6]_i_3__1_n_0\ : STD_LOGIC;
  signal pCtlTknCnt_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \pCtlTknOvf_i_1__1_n_0\ : STD_LOGIC;
  signal pCtlTknOvf_reg_n_0 : STD_LOGIC;
  signal pCtlTknRst : STD_LOGIC;
  signal \pDataQ_reg_n_0_[0]\ : STD_LOGIC;
  signal \pDataQ_reg_n_0_[1]\ : STD_LOGIC;
  signal \pDataQ_reg_n_0_[2]\ : STD_LOGIC;
  signal \pDataQ_reg_n_0_[3]\ : STD_LOGIC;
  signal \pDataQ_reg_n_0_[4]\ : STD_LOGIC;
  signal \pDataQ_reg_n_0_[5]\ : STD_LOGIC;
  signal \pDataQ_reg_n_0_[6]\ : STD_LOGIC;
  signal \pDataQ_reg_n_0_[7]\ : STD_LOGIC;
  signal \pDataQ_reg_n_0_[8]\ : STD_LOGIC;
  signal \pDelayCenter_i_1__1_n_0\ : STD_LOGIC;
  signal \pDelayCenter_i_2__1_n_0\ : STD_LOGIC;
  signal pDelayCenter_reg_n_0 : STD_LOGIC;
  signal \pDelayOvf_i_1__1_n_0\ : STD_LOGIC;
  signal pDelayOvf_reg_n_0 : STD_LOGIC;
  signal \pDelayWaitCnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \pDelayWaitCnt[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \pDelayWaitCnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \pDelayWaitCnt[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \pDelayWaitCnt[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \pDelayWaitCnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \pDelayWaitCnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \pDelayWaitOvf_i_1__1_n_0\ : STD_LOGIC;
  signal \pDelayWaitOvf_i_2__1_n_0\ : STD_LOGIC;
  signal pDelayWaitOvf_reg_n_0 : STD_LOGIC;
  signal \pError_i_1__1_n_0\ : STD_LOGIC;
  signal \^perror_reg_0\ : STD_LOGIC;
  signal \pEyeOpenCnt[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \pEyeOpenCnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \pEyeOpenCnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \pEyeOpenCnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \pEyeOpenCnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \pEyeOpenCnt_reg_n_0_[4]\ : STD_LOGIC;
  signal pEyeOpenEn : STD_LOGIC;
  signal pEyeOpenRst : STD_LOGIC;
  signal \pFoundEyeFlag_i_1__1_n_0\ : STD_LOGIC;
  signal \pFoundEyeFlag_i_2__1_n_0\ : STD_LOGIC;
  signal pFoundEyeFlag_reg_n_0 : STD_LOGIC;
  signal \pFoundJtrFlag_i_1__1_n_0\ : STD_LOGIC;
  signal \pFoundJtrFlag_i_2__1_n_0\ : STD_LOGIC;
  signal pFoundJtrFlag_reg_n_0 : STD_LOGIC;
  signal \pIDLY_CE_i_1__1_n_0\ : STD_LOGIC;
  signal \pIDLY_CNT_Q_reg_n_0_[0]\ : STD_LOGIC;
  signal \pIDLY_CNT_Q_reg_n_0_[1]\ : STD_LOGIC;
  signal \pIDLY_CNT_Q_reg_n_0_[2]\ : STD_LOGIC;
  signal \pIDLY_CNT_Q_reg_n_0_[3]\ : STD_LOGIC;
  signal \pIDLY_CNT_Q_reg_n_0_[4]\ : STD_LOGIC;
  signal \^pidly_inc\ : STD_LOGIC;
  signal \pIDLY_INC_i_1__1_n_0\ : STD_LOGIC;
  signal \pIDLY_INC_i_2__1_n_0\ : STD_LOGIC;
  signal \pIDLY_LD_i_1__1_n_0\ : STD_LOGIC;
  signal \pIDLY_LD_i_2__1_n_0\ : STD_LOGIC;
  signal pState : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal pStateNxt : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \pStateNxt_inferred__8/i___0_n_0\ : STD_LOGIC;
  signal \pStateNxt_inferred__8/i___1_n_0\ : STD_LOGIC;
  signal \pStateNxt_inferred__8/i___2_n_0\ : STD_LOGIC;
  signal \pStateNxt_inferred__8/i___3_n_0\ : STD_LOGIC;
  signal \pStateNxt_inferred__8/i__n_0\ : STD_LOGIC;
  signal \pState[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \pState[10]_i_3__1_n_0\ : STD_LOGIC;
  signal \pState[10]_i_4__1_n_0\ : STD_LOGIC;
  signal \pState[10]_i_5__1_n_0\ : STD_LOGIC;
  signal \pState[10]_i_6__1_n_0\ : STD_LOGIC;
  signal \pState[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \pState_reg_n_0_[4]\ : STD_LOGIC;
  signal pTknFlag : STD_LOGIC;
  signal pTknFlag0 : STD_LOGIC;
  signal pTknFlagQ : STD_LOGIC;
  signal \pTknFlag_i_2__1_n_0\ : STD_LOGIC;
  signal \pTknFlag_i_3__1_n_0\ : STD_LOGIC;
  signal \^pvld_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \iIn_q_i_1__1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \pAligned_i_1__1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \pCenterTap[3]_i_2__1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \pCenterTap[5]_i_4__1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \pCtlTknCnt[1]_i_1__1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \pCtlTknCnt[2]_i_1__1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \pCtlTknCnt[3]_i_1__1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \pCtlTknCnt[4]_i_1__1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \pDelayWaitCnt[0]_i_2__1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \pDelayWaitCnt[1]_i_2__1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \pDelayWaitOvf_i_2__1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \pError_i_1__1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \pEyeOpenCnt[0]_i_1__1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \pEyeOpenCnt[1]_i_1__1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \pEyeOpenCnt[2]_i_1__1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \pEyeOpenCnt[3]_i_1__1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \pEyeOpenCnt[4]_i_3__1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \pEyeOpenCnt[4]_i_4__1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \pFoundJtrFlag_i_2__1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \pIDLY_INC_i_1__1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \pStateNxt_inferred__8/i_\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \pStateNxt_inferred__8/i___0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \pState[10]_i_2__1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \pState[10]_i_6__1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \pState[2]_i_1__1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \pState[3]_i_1__1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \pState[4]_i_1__1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \pState[5]_i_2__1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \pState[6]_i_1__1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \pState[7]_i_1__1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \pState[8]_i_1__1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \pState[9]_i_1__1\ : label is "soft_lutpair19";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \pState_reg[0]\ : label is "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000";
  attribute FSM_ENCODED_STATES of \pState_reg[10]\ : label is "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000";
  attribute FSM_ENCODED_STATES of \pState_reg[1]\ : label is "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000";
  attribute FSM_ENCODED_STATES of \pState_reg[2]\ : label is "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000";
  attribute FSM_ENCODED_STATES of \pState_reg[3]\ : label is "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000";
  attribute FSM_ENCODED_STATES of \pState_reg[4]\ : label is "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000";
  attribute FSM_ENCODED_STATES of \pState_reg[5]\ : label is "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000";
  attribute FSM_ENCODED_STATES of \pState_reg[6]\ : label is "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000";
  attribute FSM_ENCODED_STATES of \pState_reg[7]\ : label is "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000";
  attribute FSM_ENCODED_STATES of \pState_reg[8]\ : label is "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000";
  attribute FSM_ENCODED_STATES of \pState_reg[9]\ : label is "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000";
begin
  pError_reg_0 <= \^perror_reg_0\;
  pIDLY_INC <= \^pidly_inc\;
  pVld_0 <= \^pvld_0\;
\iIn_q_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEF"
    )
        port map (
      I0 => pState(9),
      I1 => pState(10),
      I2 => pState(1),
      I3 => pState(2),
      I4 => \iIn_q_i_2__1_n_0\,
      O => \pState_reg[9]_0\
    );
\iIn_q_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => pState(7),
      I1 => pState(5),
      I2 => pState(3),
      I3 => pState(0),
      I4 => \pState_reg_n_0_[4]\,
      I5 => \pState[10]_i_6__1_n_0\,
      O => \iIn_q_i_2__1_n_0\
    );
\pAligned_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => pState(9),
      I1 => pState(10),
      I2 => pState(1),
      I3 => pState(2),
      I4 => \iIn_q_i_2__1_n_0\,
      O => \pAligned_i_1__1_n_0\
    );
pAligned_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pAligned_i_1__1_n_0\,
      Q => \^pvld_0\,
      R => '0'
    );
\pBitslip_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^perror_reg_0\,
      I1 => pAlignErr_q,
      O => pBitslip0
    );
\pBlankBegin_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pTknFlag,
      I1 => pTknFlagQ,
      O => pBlankBegin0
    );
pBlankBegin_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pBlankBegin0,
      Q => pBlankBegin,
      R => '0'
    );
\pCenterTap[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF62"
    )
        port map (
      I0 => \pCenterTap_reg_n_0_[0]\,
      I1 => pEyeOpenEn,
      I2 => \pCenterTap[5]_i_3__1_n_0\,
      I3 => pEyeOpenRst,
      O => \pCenterTap[0]_i_1_n_0\
    );
\pCenterTap[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88F8F888"
    )
        port map (
      I0 => pEyeOpenRst,
      I1 => \pIDLY_CNT_Q_reg_n_0_[0]\,
      I2 => \pCenterTap[5]_i_3__1_n_0\,
      I3 => \pCenterTap_reg_n_0_[1]\,
      I4 => \pCenterTap_reg_n_0_[0]\,
      O => \pCenterTap[1]_i_1__1_n_0\
    );
\pCenterTap[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8F8F8F8888888"
    )
        port map (
      I0 => pEyeOpenRst,
      I1 => \pIDLY_CNT_Q_reg_n_0_[1]\,
      I2 => \pCenterTap[5]_i_3__1_n_0\,
      I3 => \pCenterTap_reg_n_0_[1]\,
      I4 => \pCenterTap_reg_n_0_[0]\,
      I5 => \pCenterTap_reg_n_0_[2]\,
      O => \pCenterTap[2]_i_1__1_n_0\
    );
\pCenterTap[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F88888F8"
    )
        port map (
      I0 => pEyeOpenRst,
      I1 => \pIDLY_CNT_Q_reg_n_0_[2]\,
      I2 => \pCenterTap[5]_i_3__1_n_0\,
      I3 => \pCenterTap[3]_i_2__1_n_0\,
      I4 => \pCenterTap_reg_n_0_[3]\,
      O => \pCenterTap[3]_i_1__1_n_0\
    );
\pCenterTap[3]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \pCenterTap_reg_n_0_[1]\,
      I1 => \pCenterTap_reg_n_0_[0]\,
      I2 => \pCenterTap_reg_n_0_[2]\,
      O => \pCenterTap[3]_i_2__1_n_0\
    );
\pCenterTap[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F88888F8"
    )
        port map (
      I0 => pEyeOpenRst,
      I1 => \pIDLY_CNT_Q_reg_n_0_[3]\,
      I2 => \pCenterTap[5]_i_3__1_n_0\,
      I3 => \pCenterTap[5]_i_4__1_n_0\,
      I4 => \pCenterTap_reg_n_0_[4]\,
      O => \pCenterTap[4]_i_1__1_n_0\
    );
\pCenterTap[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pEyeOpenEn,
      I1 => pEyeOpenRst,
      O => \pCenterTap[5]_i_1__1_n_0\
    );
\pCenterTap[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F888F88888F888"
    )
        port map (
      I0 => pEyeOpenRst,
      I1 => \pIDLY_CNT_Q_reg_n_0_[4]\,
      I2 => \pCenterTap[5]_i_3__1_n_0\,
      I3 => \pCenterTap_reg_n_0_[4]\,
      I4 => \pCenterTap[5]_i_4__1_n_0\,
      I5 => \pCenterTap_reg_n_0_[5]\,
      O => \pCenterTap[5]_i_2__1_n_0\
    );
\pCenterTap[5]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFD9"
    )
        port map (
      I0 => pState(0),
      I1 => \pState_reg_n_0_[4]\,
      I2 => pFoundEyeFlag_reg_n_0,
      I3 => \pEyeOpenCnt[4]_i_4__1_n_0\,
      I4 => \pIDLY_LD_i_2__1_n_0\,
      O => \pCenterTap[5]_i_3__1_n_0\
    );
\pCenterTap[5]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \pCenterTap_reg_n_0_[2]\,
      I1 => \pCenterTap_reg_n_0_[0]\,
      I2 => \pCenterTap_reg_n_0_[1]\,
      I3 => \pCenterTap_reg_n_0_[3]\,
      O => \pCenterTap[5]_i_4__1_n_0\
    );
\pCenterTap_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pCenterTap[0]_i_1_n_0\,
      Q => \pCenterTap_reg_n_0_[0]\,
      R => '0'
    );
\pCenterTap_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pCenterTap[5]_i_1__1_n_0\,
      D => \pCenterTap[1]_i_1__1_n_0\,
      Q => \pCenterTap_reg_n_0_[1]\,
      R => '0'
    );
\pCenterTap_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pCenterTap[5]_i_1__1_n_0\,
      D => \pCenterTap[2]_i_1__1_n_0\,
      Q => \pCenterTap_reg_n_0_[2]\,
      R => '0'
    );
\pCenterTap_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pCenterTap[5]_i_1__1_n_0\,
      D => \pCenterTap[3]_i_1__1_n_0\,
      Q => \pCenterTap_reg_n_0_[3]\,
      R => '0'
    );
\pCenterTap_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pCenterTap[5]_i_1__1_n_0\,
      D => \pCenterTap[4]_i_1__1_n_0\,
      Q => \pCenterTap_reg_n_0_[4]\,
      R => '0'
    );
\pCenterTap_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pCenterTap[5]_i_1__1_n_0\,
      D => \pCenterTap[5]_i_2__1_n_0\,
      Q => \pCenterTap_reg_n_0_[5]\,
      R => '0'
    );
\pCtlTknCnt[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pCtlTknCnt_reg(0),
      O => p_0_in(0)
    );
\pCtlTknCnt[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => pCtlTknCnt_reg(0),
      I1 => pCtlTknCnt_reg(1),
      O => p_0_in(1)
    );
\pCtlTknCnt[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => pCtlTknCnt_reg(1),
      I1 => pCtlTknCnt_reg(0),
      I2 => pCtlTknCnt_reg(2),
      O => p_0_in(2)
    );
\pCtlTknCnt[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => pCtlTknCnt_reg(2),
      I1 => pCtlTknCnt_reg(0),
      I2 => pCtlTknCnt_reg(1),
      I3 => pCtlTknCnt_reg(3),
      O => p_0_in(3)
    );
\pCtlTknCnt[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => pCtlTknCnt_reg(3),
      I1 => pCtlTknCnt_reg(1),
      I2 => pCtlTknCnt_reg(0),
      I3 => pCtlTknCnt_reg(2),
      I4 => pCtlTknCnt_reg(4),
      O => p_0_in(4)
    );
\pCtlTknCnt[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => pCtlTknCnt_reg(4),
      I1 => pCtlTknCnt_reg(2),
      I2 => pCtlTknCnt_reg(0),
      I3 => pCtlTknCnt_reg(1),
      I4 => pCtlTknCnt_reg(3),
      I5 => pCtlTknCnt_reg(5),
      O => p_0_in(5)
    );
\pCtlTknCnt[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => pState(2),
      I1 => pState(10),
      I2 => pState(9),
      I3 => pState(1),
      I4 => \iIn_q_i_2__1_n_0\,
      O => pCtlTknRst
    );
\pCtlTknCnt[6]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pCtlTknCnt[6]_i_3__1_n_0\,
      I1 => pCtlTknCnt_reg(6),
      O => p_0_in(6)
    );
\pCtlTknCnt[6]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => pCtlTknCnt_reg(4),
      I1 => pCtlTknCnt_reg(2),
      I2 => pCtlTknCnt_reg(0),
      I3 => pCtlTknCnt_reg(1),
      I4 => pCtlTknCnt_reg(3),
      I5 => pCtlTknCnt_reg(5),
      O => \pCtlTknCnt[6]_i_3__1_n_0\
    );
\pCtlTknCnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_0_in(0),
      Q => pCtlTknCnt_reg(0),
      R => pCtlTknRst
    );
\pCtlTknCnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_0_in(1),
      Q => pCtlTknCnt_reg(1),
      R => pCtlTknRst
    );
\pCtlTknCnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_0_in(2),
      Q => pCtlTknCnt_reg(2),
      R => pCtlTknRst
    );
\pCtlTknCnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_0_in(3),
      Q => pCtlTknCnt_reg(3),
      R => pCtlTknRst
    );
\pCtlTknCnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_0_in(4),
      Q => pCtlTknCnt_reg(4),
      R => pCtlTknRst
    );
\pCtlTknCnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_0_in(5),
      Q => pCtlTknCnt_reg(5),
      R => pCtlTknRst
    );
\pCtlTknCnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_0_in(6),
      Q => pCtlTknCnt_reg(6),
      R => pCtlTknRst
    );
\pCtlTknOvf_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F044F0"
    )
        port map (
      I0 => \pCtlTknCnt[6]_i_3__1_n_0\,
      I1 => pCtlTknCnt_reg(6),
      I2 => pCtlTknOvf_reg_n_0,
      I3 => pState(2),
      I4 => \pDelayWaitCnt[0]_i_2__1_n_0\,
      I5 => \iIn_q_i_2__1_n_0\,
      O => \pCtlTknOvf_i_1__1_n_0\
    );
pCtlTknOvf_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pCtlTknOvf_i_1__1_n_0\,
      Q => pCtlTknOvf_reg_n_0,
      R => '0'
    );
\pDataQ_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => \pDataQ_reg_n_0_[0]\,
      R => '0'
    );
\pDataQ_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(1),
      Q => \pDataQ_reg_n_0_[1]\,
      R => '0'
    );
\pDataQ_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(2),
      Q => \pDataQ_reg_n_0_[2]\,
      R => '0'
    );
\pDataQ_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(3),
      Q => \pDataQ_reg_n_0_[3]\,
      R => '0'
    );
\pDataQ_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(4),
      Q => \pDataQ_reg_n_0_[4]\,
      R => '0'
    );
\pDataQ_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(5),
      Q => \pDataQ_reg_n_0_[5]\,
      R => '0'
    );
\pDataQ_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(6),
      Q => \pDataQ_reg_n_0_[6]\,
      R => '0'
    );
\pDataQ_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(7),
      Q => \pDataQ_reg_n_0_[7]\,
      R => '0'
    );
\pDataQ_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(8),
      Q => \pDataQ_reg_n_0_[8]\,
      R => '0'
    );
\pDelayCenter_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => \pDelayCenter_i_2__1_n_0\,
      I1 => \pCenterTap_reg_n_0_[5]\,
      I2 => \pIDLY_CNT_Q_reg_n_0_[4]\,
      I3 => \pCenterTap_reg_n_0_[4]\,
      I4 => \pIDLY_CNT_Q_reg_n_0_[3]\,
      O => \pDelayCenter_i_1__1_n_0\
    );
\pDelayCenter_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \pCenterTap_reg_n_0_[3]\,
      I1 => \pIDLY_CNT_Q_reg_n_0_[2]\,
      I2 => \pCenterTap_reg_n_0_[2]\,
      I3 => \pIDLY_CNT_Q_reg_n_0_[1]\,
      I4 => \pIDLY_CNT_Q_reg_n_0_[0]\,
      I5 => \pCenterTap_reg_n_0_[1]\,
      O => \pDelayCenter_i_2__1_n_0\
    );
pDelayCenter_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pDelayCenter_i_1__1_n_0\,
      Q => pDelayCenter_reg_n_0,
      R => '0'
    );
\pDelayOvf_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \pIDLY_CNT_Q_reg_n_0_[0]\,
      I1 => \pIDLY_CNT_Q_reg_n_0_[1]\,
      I2 => \pIDLY_CNT_Q_reg_n_0_[2]\,
      I3 => \pIDLY_CNT_Q_reg_n_0_[4]\,
      I4 => \pIDLY_CNT_Q_reg_n_0_[3]\,
      O => \pDelayOvf_i_1__1_n_0\
    );
pDelayOvf_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pDelayOvf_i_1__1_n_0\,
      Q => pDelayOvf_reg_n_0,
      R => '0'
    );
\pDelayWaitCnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000014"
    )
        port map (
      I0 => \pDelayWaitCnt_reg_n_0_[0]\,
      I1 => pState(8),
      I2 => pState(6),
      I3 => \pDelayWaitCnt[0]_i_2__1_n_0\,
      I4 => pState(2),
      I5 => \pDelayWaitCnt[1]_i_3__1_n_0\,
      O => \pDelayWaitCnt[0]_i_1_n_0\
    );
\pDelayWaitCnt[0]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => pState(10),
      I1 => pState(9),
      I2 => pState(1),
      O => \pDelayWaitCnt[0]_i_2__1_n_0\
    );
\pDelayWaitCnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000660"
    )
        port map (
      I0 => \pDelayWaitCnt_reg_n_0_[1]\,
      I1 => \pDelayWaitCnt_reg_n_0_[0]\,
      I2 => pState(8),
      I3 => pState(6),
      I4 => \pDelayWaitCnt[1]_i_2__1_n_0\,
      I5 => \pDelayWaitCnt[1]_i_3__1_n_0\,
      O => \pDelayWaitCnt[1]_i_1_n_0\
    );
\pDelayWaitCnt[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => pState(1),
      I1 => pState(9),
      I2 => pState(10),
      I3 => pState(2),
      O => \pDelayWaitCnt[1]_i_2__1_n_0\
    );
\pDelayWaitCnt[1]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \pState_reg_n_0_[4]\,
      I1 => pState(0),
      I2 => pState(3),
      I3 => pState(5),
      I4 => pState(7),
      O => \pDelayWaitCnt[1]_i_3__1_n_0\
    );
\pDelayWaitCnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \pDelayWaitCnt[0]_i_1_n_0\,
      Q => \pDelayWaitCnt_reg_n_0_[0]\,
      R => '0'
    );
\pDelayWaitCnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \pDelayWaitCnt[1]_i_1_n_0\,
      Q => \pDelayWaitCnt_reg_n_0_[1]\,
      R => '0'
    );
\pDelayWaitOvf_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF44F00000440"
    )
        port map (
      I0 => \pDelayWaitCnt_reg_n_0_[0]\,
      I1 => \pDelayWaitCnt_reg_n_0_[1]\,
      I2 => pState(8),
      I3 => pState(6),
      I4 => \pDelayWaitOvf_i_2__1_n_0\,
      I5 => pDelayWaitOvf_reg_n_0,
      O => \pDelayWaitOvf_i_1__1_n_0\
    );
\pDelayWaitOvf_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \pDelayWaitCnt[1]_i_3__1_n_0\,
      I1 => pState(2),
      I2 => pState(10),
      I3 => pState(9),
      I4 => pState(1),
      O => \pDelayWaitOvf_i_2__1_n_0\
    );
pDelayWaitOvf_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pDelayWaitOvf_i_1__1_n_0\,
      Q => pDelayWaitOvf_reg_n_0,
      R => '0'
    );
\pError_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => pState(10),
      I1 => pState(9),
      I2 => pState(1),
      I3 => pState(2),
      I4 => \iIn_q_i_2__1_n_0\,
      O => \pError_i_1__1_n_0\
    );
pError_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pError_i_1__1_n_0\,
      Q => \^perror_reg_0\,
      R => '0'
    );
\pEyeOpenCnt[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pEyeOpenCnt_reg_n_0_[0]\,
      O => plusOp(0)
    );
\pEyeOpenCnt[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pEyeOpenCnt_reg_n_0_[0]\,
      I1 => \pEyeOpenCnt_reg_n_0_[1]\,
      O => plusOp(1)
    );
\pEyeOpenCnt[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \pEyeOpenCnt_reg_n_0_[1]\,
      I1 => \pEyeOpenCnt_reg_n_0_[0]\,
      I2 => \pEyeOpenCnt_reg_n_0_[2]\,
      O => plusOp(2)
    );
\pEyeOpenCnt[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \pEyeOpenCnt_reg_n_0_[2]\,
      I1 => \pEyeOpenCnt_reg_n_0_[0]\,
      I2 => \pEyeOpenCnt_reg_n_0_[1]\,
      I3 => \pEyeOpenCnt_reg_n_0_[3]\,
      O => plusOp(3)
    );
\pEyeOpenCnt[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010300"
    )
        port map (
      I0 => pFoundEyeFlag_reg_n_0,
      I1 => \pIDLY_LD_i_2__1_n_0\,
      I2 => \pEyeOpenCnt[4]_i_4__1_n_0\,
      I3 => pState(0),
      I4 => \pState_reg_n_0_[4]\,
      O => pEyeOpenRst
    );
\pEyeOpenCnt[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => pState(5),
      I1 => pState(7),
      I2 => pState(3),
      I3 => \pIDLY_LD_i_2__1_n_0\,
      I4 => pState(0),
      I5 => \pState_reg_n_0_[4]\,
      O => pEyeOpenEn
    );
\pEyeOpenCnt[4]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \pEyeOpenCnt_reg_n_0_[3]\,
      I1 => \pEyeOpenCnt_reg_n_0_[1]\,
      I2 => \pEyeOpenCnt_reg_n_0_[0]\,
      I3 => \pEyeOpenCnt_reg_n_0_[2]\,
      I4 => \pEyeOpenCnt_reg_n_0_[4]\,
      O => plusOp(4)
    );
\pEyeOpenCnt[4]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => pState(7),
      I1 => pState(5),
      I2 => pState(3),
      O => \pEyeOpenCnt[4]_i_4__1_n_0\
    );
\pEyeOpenCnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pEyeOpenEn,
      D => plusOp(0),
      Q => \pEyeOpenCnt_reg_n_0_[0]\,
      R => pEyeOpenRst
    );
\pEyeOpenCnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pEyeOpenEn,
      D => plusOp(1),
      Q => \pEyeOpenCnt_reg_n_0_[1]\,
      R => pEyeOpenRst
    );
\pEyeOpenCnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pEyeOpenEn,
      D => plusOp(2),
      Q => \pEyeOpenCnt_reg_n_0_[2]\,
      R => pEyeOpenRst
    );
\pEyeOpenCnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pEyeOpenEn,
      D => plusOp(3),
      Q => \pEyeOpenCnt_reg_n_0_[3]\,
      R => pEyeOpenRst
    );
\pEyeOpenCnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pEyeOpenEn,
      D => plusOp(4),
      Q => \pEyeOpenCnt_reg_n_0_[4]\,
      R => pEyeOpenRst
    );
pFIFO_reg_0_31_0_5_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^pvld_0\,
      I1 => pVld_2,
      I2 => pVld_1,
      O => pAllVld
    );
\pFoundEyeFlag_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EAFA"
    )
        port map (
      I0 => pFoundEyeFlag_reg_n_0,
      I1 => \pFoundEyeFlag_i_2__1_n_0\,
      I2 => pEyeOpenEn,
      I3 => \pState[5]_i_2__1_n_0\,
      I4 => \pIDLY_LD_i_1__1_n_0\,
      O => \pFoundEyeFlag_i_1__1_n_0\
    );
\pFoundEyeFlag_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \pEyeOpenCnt_reg_n_0_[0]\,
      I1 => \pEyeOpenCnt_reg_n_0_[1]\,
      I2 => pFoundJtrFlag_reg_n_0,
      I3 => \pEyeOpenCnt_reg_n_0_[4]\,
      I4 => \pEyeOpenCnt_reg_n_0_[3]\,
      I5 => \pEyeOpenCnt_reg_n_0_[2]\,
      O => \pFoundEyeFlag_i_2__1_n_0\
    );
pFoundEyeFlag_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pFoundEyeFlag_i_1__1_n_0\,
      Q => pFoundEyeFlag_reg_n_0,
      R => '0'
    );
\pFoundJtrFlag_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF04"
    )
        port map (
      I0 => \pFoundJtrFlag_i_2__1_n_0\,
      I1 => \pState_reg_n_0_[4]\,
      I2 => pState(0),
      I3 => pFoundJtrFlag_reg_n_0,
      O => \pFoundJtrFlag_i_1__1_n_0\
    );
\pFoundJtrFlag_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \pIDLY_LD_i_2__1_n_0\,
      I1 => pState(3),
      I2 => pState(5),
      I3 => pState(7),
      O => \pFoundJtrFlag_i_2__1_n_0\
    );
pFoundJtrFlag_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pFoundJtrFlag_i_1__1_n_0\,
      Q => pFoundJtrFlag_reg_n_0,
      R => '0'
    );
\pIDLY_CE_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010000"
    )
        port map (
      I0 => \pIDLY_LD_i_2__1_n_0\,
      I1 => pState(0),
      I2 => \pState_reg_n_0_[4]\,
      I3 => pState(3),
      I4 => pState(5),
      I5 => pState(7),
      O => \pIDLY_CE_i_1__1_n_0\
    );
pIDLY_CE_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pIDLY_CE_i_1__1_n_0\,
      Q => pIDLY_CE,
      R => '0'
    );
\pIDLY_CNT_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pIDLY_CNT_Q_reg[4]_0\(0),
      Q => \pIDLY_CNT_Q_reg_n_0_[0]\,
      R => '0'
    );
\pIDLY_CNT_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pIDLY_CNT_Q_reg[4]_0\(1),
      Q => \pIDLY_CNT_Q_reg_n_0_[1]\,
      R => '0'
    );
\pIDLY_CNT_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pIDLY_CNT_Q_reg[4]_0\(2),
      Q => \pIDLY_CNT_Q_reg_n_0_[2]\,
      R => '0'
    );
\pIDLY_CNT_Q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pIDLY_CNT_Q_reg[4]_0\(3),
      Q => \pIDLY_CNT_Q_reg_n_0_[3]\,
      R => '0'
    );
\pIDLY_CNT_Q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pIDLY_CNT_Q_reg[4]_0\(4),
      Q => \pIDLY_CNT_Q_reg_n_0_[4]\,
      R => '0'
    );
\pIDLY_INC_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0200"
    )
        port map (
      I0 => pState(5),
      I1 => pState(7),
      I2 => pState(3),
      I3 => \pIDLY_INC_i_2__1_n_0\,
      I4 => \^pidly_inc\,
      O => \pIDLY_INC_i_1__1_n_0\
    );
\pIDLY_INC_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \pState_reg_n_0_[4]\,
      I1 => pState(0),
      I2 => pState(6),
      I3 => pState(8),
      I4 => \pDelayWaitCnt[0]_i_2__1_n_0\,
      I5 => pState(2),
      O => \pIDLY_INC_i_2__1_n_0\
    );
pIDLY_INC_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pIDLY_INC_i_1__1_n_0\,
      Q => \^pidly_inc\,
      R => '0'
    );
\pIDLY_LD_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \pState_reg_n_0_[4]\,
      I1 => pState(0),
      I2 => pState(7),
      I3 => pState(5),
      I4 => pState(3),
      I5 => \pIDLY_LD_i_2__1_n_0\,
      O => \pIDLY_LD_i_1__1_n_0\
    );
\pIDLY_LD_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => pState(2),
      I1 => pState(10),
      I2 => pState(9),
      I3 => pState(1),
      I4 => pState(8),
      I5 => pState(6),
      O => \pIDLY_LD_i_2__1_n_0\
    );
pIDLY_LD_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pIDLY_LD_i_1__1_n_0\,
      Q => pIDLY_LD,
      R => '0'
    );
\pStateNxt_inferred__8/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => pState(0),
      I1 => pState(1),
      I2 => pState(2),
      I3 => pState(3),
      I4 => \pState_reg_n_0_[4]\,
      O => \pStateNxt_inferred__8/i__n_0\
    );
\pStateNxt_inferred__8/i___0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEE8"
    )
        port map (
      I0 => pState(0),
      I1 => pState(1),
      I2 => pState(2),
      I3 => pState(3),
      I4 => \pState_reg_n_0_[4]\,
      O => \pStateNxt_inferred__8/i___0_n_0\
    );
\pStateNxt_inferred__8/i___1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
        port map (
      I0 => pState(5),
      I1 => pState(6),
      I2 => pState(7),
      I3 => pState(8),
      I4 => pState(9),
      I5 => pState(10),
      O => \pStateNxt_inferred__8/i___1_n_0\
    );
\pStateNxt_inferred__8/i___2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE8"
    )
        port map (
      I0 => pState(5),
      I1 => pState(6),
      I2 => pState(7),
      I3 => pState(8),
      I4 => pState(9),
      I5 => pState(10),
      O => \pStateNxt_inferred__8/i___2_n_0\
    );
\pStateNxt_inferred__8/i___3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0012"
    )
        port map (
      I0 => \pStateNxt_inferred__8/i__n_0\,
      I1 => \pStateNxt_inferred__8/i___0_n_0\,
      I2 => \pStateNxt_inferred__8/i___1_n_0\,
      I3 => \pStateNxt_inferred__8/i___2_n_0\,
      O => \pStateNxt_inferred__8/i___3_n_0\
    );
\pState[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pStateNxt_inferred__8/i___3_n_0\,
      O => pStateNxt(0)
    );
\pState[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFAEA"
    )
        port map (
      I0 => \pState[10]_i_3__1_n_0\,
      I1 => \out\(0),
      I2 => pState(1),
      I3 => pBlankBegin,
      I4 => \pState[10]_i_4__1_n_0\,
      I5 => \pState[10]_i_5__1_n_0\,
      O => \pState[10]_i_1__1_n_0\
    );
\pState[10]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => pDelayOvf_reg_n_0,
      I1 => pState(6),
      I2 => \pStateNxt_inferred__8/i___3_n_0\,
      O => pStateNxt(10)
    );
\pState[10]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000045"
    )
        port map (
      I0 => \pState[10]_i_6__1_n_0\,
      I1 => pCtlTknOvf_reg_n_0,
      I2 => pTknFlagQ,
      I3 => pState(1),
      I4 => pState(9),
      I5 => pState(10),
      O => \pState[10]_i_3__1_n_0\
    );
\pState[10]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE8E8E8"
    )
        port map (
      I0 => pState(10),
      I1 => pState(9),
      I2 => pState(1),
      I3 => pState(8),
      I4 => pState(6),
      I5 => \pDelayWaitCnt[1]_i_3__1_n_0\,
      O => \pState[10]_i_4__1_n_0\
    );
\pState[10]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFECCCCCCC3"
    )
        port map (
      I0 => pDelayWaitOvf_reg_n_0,
      I1 => pState(2),
      I2 => pState(10),
      I3 => pState(9),
      I4 => pState(1),
      I5 => \pState[10]_i_6__1_n_0\,
      O => \pState[10]_i_5__1_n_0\
    );
\pState[10]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pState(6),
      I1 => pState(8),
      O => \pState[10]_i_6__1_n_0\
    );
\pState[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF4F4400000000"
    )
        port map (
      I0 => pTknFlagQ,
      I1 => pState(2),
      I2 => pDelayOvf_reg_n_0,
      I3 => pState(6),
      I4 => pState(0),
      I5 => \pStateNxt_inferred__8/i___3_n_0\,
      O => pStateNxt(1)
    );
\pState[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => pBlankBegin,
      I1 => pState(1),
      I2 => \pStateNxt_inferred__8/i___3_n_0\,
      O => pStateNxt(2)
    );
\pState[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => pTknFlagQ,
      I1 => pState(2),
      I2 => \pStateNxt_inferred__8/i___3_n_0\,
      O => pStateNxt(3)
    );
\pState[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4040F040"
    )
        port map (
      I0 => \pState[5]_i_2__1_n_0\,
      I1 => pState(3),
      I2 => \pStateNxt_inferred__8/i___3_n_0\,
      I3 => pState(1),
      I4 => pBlankBegin,
      O => pStateNxt(4)
    );
\pState[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2002200"
    )
        port map (
      I0 => \pState_reg_n_0_[4]\,
      I1 => pFoundEyeFlag_reg_n_0,
      I2 => \pState[5]_i_2__1_n_0\,
      I3 => \pStateNxt_inferred__8/i___3_n_0\,
      I4 => pState(3),
      O => pStateNxt(5)
    );
\pState[5]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \pEyeOpenCnt_reg_n_0_[0]\,
      I1 => \pEyeOpenCnt_reg_n_0_[2]\,
      I2 => \pEyeOpenCnt_reg_n_0_[3]\,
      I3 => \pEyeOpenCnt_reg_n_0_[4]\,
      I4 => \pEyeOpenCnt_reg_n_0_[1]\,
      O => \pState[5]_i_2__1_n_0\
    );
\pState[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pStateNxt_inferred__8/i___3_n_0\,
      I1 => pState(5),
      O => pStateNxt(6)
    );
\pState[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0202020"
    )
        port map (
      I0 => pState(8),
      I1 => pDelayCenter_reg_n_0,
      I2 => \pStateNxt_inferred__8/i___3_n_0\,
      I3 => \pState_reg_n_0_[4]\,
      I4 => pFoundEyeFlag_reg_n_0,
      O => pStateNxt(7)
    );
\pState[8]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pStateNxt_inferred__8/i___3_n_0\,
      I1 => pState(7),
      O => pStateNxt(8)
    );
\pState[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => pDelayCenter_reg_n_0,
      I1 => pState(8),
      I2 => \pStateNxt_inferred__8/i___3_n_0\,
      O => pStateNxt(9)
    );
\pState_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => \pState[10]_i_1__1_n_0\,
      D => pStateNxt(0),
      Q => pState(0),
      S => SS(0)
    );
\pState_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pState[10]_i_1__1_n_0\,
      D => pStateNxt(10),
      Q => pState(10),
      R => SS(0)
    );
\pState_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pState[10]_i_1__1_n_0\,
      D => pStateNxt(1),
      Q => pState(1),
      R => SS(0)
    );
\pState_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pState[10]_i_1__1_n_0\,
      D => pStateNxt(2),
      Q => pState(2),
      R => SS(0)
    );
\pState_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pState[10]_i_1__1_n_0\,
      D => pStateNxt(3),
      Q => pState(3),
      R => SS(0)
    );
\pState_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pState[10]_i_1__1_n_0\,
      D => pStateNxt(4),
      Q => \pState_reg_n_0_[4]\,
      R => SS(0)
    );
\pState_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pState[10]_i_1__1_n_0\,
      D => pStateNxt(5),
      Q => pState(5),
      R => SS(0)
    );
\pState_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pState[10]_i_1__1_n_0\,
      D => pStateNxt(6),
      Q => pState(6),
      R => SS(0)
    );
\pState_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pState[10]_i_1__1_n_0\,
      D => pStateNxt(7),
      Q => pState(7),
      R => SS(0)
    );
\pState_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pState[10]_i_1__1_n_0\,
      D => pStateNxt(8),
      Q => pState(8),
      R => SS(0)
    );
\pState_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pState[10]_i_1__1_n_0\,
      D => pStateNxt(9),
      Q => pState(9),
      R => SS(0)
    );
pTknFlagQ_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pTknFlag,
      Q => pTknFlagQ,
      R => '0'
    );
\pTknFlag_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22400040"
    )
        port map (
      I0 => \pDataQ_reg_n_0_[8]\,
      I1 => \pDataQ_reg_n_0_[7]\,
      I2 => \pTknFlag_i_2__1_n_0\,
      I3 => \pDataQ_reg_n_0_[6]\,
      I4 => \pTknFlag_i_3__1_n_0\,
      O => pTknFlag0
    );
\pTknFlag_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \pDataQ_reg_n_0_[0]\,
      I1 => \pDataQ_reg_n_0_[1]\,
      I2 => \pDataQ_reg_n_0_[2]\,
      I3 => \pDataQ_reg_n_0_[3]\,
      I4 => \pDataQ_reg_n_0_[5]\,
      I5 => \pDataQ_reg_n_0_[4]\,
      O => \pTknFlag_i_2__1_n_0\
    );
\pTknFlag_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \pDataQ_reg_n_0_[3]\,
      I1 => \pDataQ_reg_n_0_[1]\,
      I2 => \pDataQ_reg_n_0_[0]\,
      I3 => \pDataQ_reg_n_0_[2]\,
      I4 => \pDataQ_reg_n_0_[4]\,
      I5 => \pDataQ_reg_n_0_[5]\,
      O => \pTknFlag_i_3__1_n_0\
    );
pTknFlag_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pTknFlag0,
      Q => pTknFlag,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ResyncToBUFG is
  port (
    CLK : out STD_LOGIC;
    vid_pVDE : out STD_LOGIC;
    vid_pHSync : out STD_LOGIC;
    vid_pVSync : out STD_LOGIC;
    vid_pData : out STD_LOGIC_VECTOR ( 23 downto 0 );
    InstBUFG_0 : in STD_LOGIC;
    pVde : in STD_LOGIC;
    pC0 : in STD_LOGIC;
    pC1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ResyncToBUFG;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ResyncToBUFG is
  signal \^clk\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of InstBUFG : label is "PRIMITIVE";
begin
  CLK <= \^clk\;
InstBUFG: unisim.vcomponents.BUFG
     port map (
      I => InstBUFG_0,
      O => \^clk\
    );
\poData_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => D(0),
      Q => vid_pData(0),
      R => '0'
    );
\poData_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => D(10),
      Q => vid_pData(10),
      R => '0'
    );
\poData_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => D(11),
      Q => vid_pData(11),
      R => '0'
    );
\poData_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => D(12),
      Q => vid_pData(12),
      R => '0'
    );
\poData_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => D(13),
      Q => vid_pData(13),
      R => '0'
    );
\poData_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => D(14),
      Q => vid_pData(14),
      R => '0'
    );
\poData_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => D(15),
      Q => vid_pData(15),
      R => '0'
    );
\poData_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => D(16),
      Q => vid_pData(16),
      R => '0'
    );
\poData_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => D(17),
      Q => vid_pData(17),
      R => '0'
    );
\poData_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => D(18),
      Q => vid_pData(18),
      R => '0'
    );
\poData_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => D(19),
      Q => vid_pData(19),
      R => '0'
    );
\poData_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => D(1),
      Q => vid_pData(1),
      R => '0'
    );
\poData_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => D(20),
      Q => vid_pData(20),
      R => '0'
    );
\poData_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => D(21),
      Q => vid_pData(21),
      R => '0'
    );
\poData_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => D(22),
      Q => vid_pData(22),
      R => '0'
    );
\poData_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => D(23),
      Q => vid_pData(23),
      R => '0'
    );
\poData_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => D(2),
      Q => vid_pData(2),
      R => '0'
    );
\poData_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => D(3),
      Q => vid_pData(3),
      R => '0'
    );
\poData_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => D(4),
      Q => vid_pData(4),
      R => '0'
    );
\poData_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => D(5),
      Q => vid_pData(5),
      R => '0'
    );
\poData_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => D(6),
      Q => vid_pData(6),
      R => '0'
    );
\poData_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => D(7),
      Q => vid_pData(7),
      R => '0'
    );
\poData_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => D(8),
      Q => vid_pData(8),
      R => '0'
    );
\poData_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => D(9),
      Q => vid_pData(9),
      R => '0'
    );
poHSync_reg: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pC0,
      Q => vid_pHSync,
      R => '0'
    );
poVDE_reg: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pVde,
      Q => vid_pVDE,
      R => '0'
    );
poVSync_reg: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pC1,
      Q => vid_pVSync,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    RefClk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync is
  signal oSyncStages : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of oSyncStages : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \oSyncStages_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \oSyncStages_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \oSyncStages_reg[1]\ : label is std.standard.true;
  attribute KEEP of \oSyncStages_reg[1]\ : label is "yes";
begin
  \out\(0) <= oSyncStages(1);
\oSyncStages_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RefClk,
      CE => '1',
      D => '0',
      PRE => AS(0),
      Q => oSyncStages(0)
    );
\oSyncStages_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RefClk,
      CE => '1',
      D => oSyncStages(0),
      PRE => AS(0),
      Q => oSyncStages(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync_13 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    RefClk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync_13 : entity is "SyncAsync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync_13 is
  signal oSyncStages : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of oSyncStages : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \oSyncStages_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \oSyncStages_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \oSyncStages_reg[1]\ : label is std.standard.true;
  attribute KEEP of \oSyncStages_reg[1]\ : label is "yes";
begin
  \out\(0) <= oSyncStages(1);
\oSyncStages_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RefClk,
      CE => '1',
      D => D(0),
      PRE => AS(0),
      Q => oSyncStages(0)
    );
\oSyncStages_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RefClk,
      CE => '1',
      D => oSyncStages(0),
      PRE => AS(0),
      Q => oSyncStages(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync_20 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    RefClk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync_20 : entity is "SyncAsync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync_20 is
  signal oSyncStages : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of oSyncStages : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \oSyncStages_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \oSyncStages_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \oSyncStages_reg[1]\ : label is std.standard.true;
  attribute KEEP of \oSyncStages_reg[1]\ : label is "yes";
begin
  \out\(0) <= oSyncStages(1);
\oSyncStages_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RefClk,
      CE => '1',
      D => D(0),
      PRE => AS(0),
      Q => oSyncStages(0)
    );
\oSyncStages_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RefClk,
      CE => '1',
      D => oSyncStages(0),
      PRE => AS(0),
      Q => oSyncStages(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync_4 is
  port (
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    RefClk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync_4 : entity is "SyncAsync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync_4 is
  signal oSyncStages : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of oSyncStages : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \oSyncStages_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \oSyncStages_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \oSyncStages_reg[1]\ : label is std.standard.true;
  attribute KEEP of \oSyncStages_reg[1]\ : label is "yes";
begin
  SS(0) <= oSyncStages(1);
\oSyncStages_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RefClk,
      CE => '1',
      D => '0',
      PRE => AS(0),
      Q => oSyncStages(0)
    );
\oSyncStages_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RefClk,
      CE => '1',
      D => oSyncStages(0),
      PRE => AS(0),
      Q => oSyncStages(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync_5 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \oSyncStages_reg[1]_0\ : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync_5 : entity is "SyncAsync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync_5 is
  signal oSyncStages : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of oSyncStages : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \oSyncStages_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \oSyncStages_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \oSyncStages_reg[1]\ : label is std.standard.true;
  attribute KEEP of \oSyncStages_reg[1]\ : label is "yes";
begin
  \out\(0) <= oSyncStages(1);
\oSyncStages_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \oSyncStages_reg[1]_0\,
      CE => '1',
      D => '0',
      PRE => AS(0),
      Q => oSyncStages(0)
    );
\oSyncStages_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \oSyncStages_reg[1]_0\,
      CE => '1',
      D => oSyncStages(0),
      PRE => AS(0),
      Q => oSyncStages(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync_6 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    RefClk : in STD_LOGIC;
    \oSyncStages_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync_6 : entity is "SyncAsync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync_6 is
  signal oSyncStages : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of oSyncStages : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \oSyncStages_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \oSyncStages_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \oSyncStages_reg[1]\ : label is std.standard.true;
  attribute KEEP of \oSyncStages_reg[1]\ : label is "yes";
begin
  \out\(0) <= oSyncStages(1);
\oSyncStages_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RefClk,
      CE => '1',
      D => D(0),
      PRE => \oSyncStages_reg[1]_0\(0),
      Q => oSyncStages(0)
    );
\oSyncStages_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RefClk,
      CE => '1',
      D => oSyncStages(0),
      PRE => \oSyncStages_reg[1]_0\(0),
      Q => oSyncStages(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    rMMCM_LckdFallingFlag0 : out STD_LOGIC;
    rMMCM_LckdRisingFlag0 : out STD_LOGIC;
    RefClk : in STD_LOGIC;
    \oSyncStages_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync__parameterized0\ : entity is "SyncAsync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync__parameterized0\ is
  signal oSyncStages : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of oSyncStages : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \oSyncStages_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \oSyncStages_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \oSyncStages_reg[1]\ : label is std.standard.true;
  attribute KEEP of \oSyncStages_reg[1]\ : label is "yes";
begin
  D(0) <= oSyncStages(1);
\oSyncStages_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => '1',
      D => \oSyncStages_reg[0]_0\(0),
      Q => oSyncStages(0),
      R => '0'
    );
\oSyncStages_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => '1',
      D => oSyncStages(0),
      Q => oSyncStages(1),
      R => '0'
    );
rMMCM_LckdFallingFlag_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => oSyncStages(1),
      O => rMMCM_LckdFallingFlag0
    );
rMMCM_LckdRisingFlag_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => oSyncStages(1),
      I1 => Q(0),
      O => rMMCM_LckdRisingFlag0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync__parameterized1\ is
  port (
    pLocked : out STD_LOGIC;
    \oSyncStages_reg[1]_0\ : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync__parameterized1\ : entity is "SyncAsync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync__parameterized1\ is
  signal oSyncStages : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of oSyncStages : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \oSyncStages_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \oSyncStages_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \oSyncStages_reg[1]\ : label is std.standard.true;
  attribute KEEP of \oSyncStages_reg[1]\ : label is "yes";
begin
  pLocked <= oSyncStages(1);
\oSyncStages_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \oSyncStages_reg[1]_0\,
      CE => '1',
      CLR => AR(0),
      D => '1',
      Q => oSyncStages(0)
    );
\oSyncStages_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \oSyncStages_reg[1]_0\,
      CE => '1',
      CLR => AR(0),
      D => oSyncStages(0),
      Q => oSyncStages(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync__parameterized1_14\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync__parameterized1_14\ : entity is "SyncAsync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync__parameterized1_14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync__parameterized1_14\ is
  signal oSyncStages : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of oSyncStages : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \oSyncStages_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \oSyncStages_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \oSyncStages_reg[1]\ : label is std.standard.true;
  attribute KEEP of \oSyncStages_reg[1]\ : label is "yes";
begin
  \out\(0) <= oSyncStages(1);
\oSyncStages_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AS(0),
      D => D(0),
      Q => oSyncStages(0)
    );
\oSyncStages_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AS(0),
      D => oSyncStages(0),
      Q => oSyncStages(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync__parameterized1_21\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync__parameterized1_21\ : entity is "SyncAsync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync__parameterized1_21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync__parameterized1_21\ is
  signal oSyncStages : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of oSyncStages : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \oSyncStages_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \oSyncStages_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \oSyncStages_reg[1]\ : label is std.standard.true;
  attribute KEEP of \oSyncStages_reg[1]\ : label is "yes";
begin
  \out\(0) <= oSyncStages(1);
\oSyncStages_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AS(0),
      D => D(0),
      Q => oSyncStages(0)
    );
\oSyncStages_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AS(0),
      D => oSyncStages(0),
      Q => oSyncStages(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync__parameterized1_7\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    \oSyncStages_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync__parameterized1_7\ : entity is "SyncAsync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync__parameterized1_7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync__parameterized1_7\ is
  signal oSyncStages : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of oSyncStages : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \oSyncStages_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \oSyncStages_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \oSyncStages_reg[1]\ : label is std.standard.true;
  attribute KEEP of \oSyncStages_reg[1]\ : label is "yes";
begin
  \out\(0) <= oSyncStages(1);
\oSyncStages_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => \oSyncStages_reg[1]_0\(0),
      D => D(0),
      Q => oSyncStages(0)
    );
\oSyncStages_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => \oSyncStages_reg[1]_0\(0),
      D => oSyncStages(0),
      Q => oSyncStages(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter_w_arrin is
  port (
    wea : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    vid_pHSync : in STD_LOGIC;
    CLK : in STD_LOGIC;
    vid_pVDE : in STD_LOGIC;
    pLocked : in STD_LOGIC;
    vid_pVSync : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter_w_arrin;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter_w_arrin is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal counter_hold : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \counter_hold[9]_i_1_n_0\ : STD_LOGIC;
  signal counter_hold_0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal counter_row : STD_LOGIC;
  signal \counter_row[2]_i_1_n_0\ : STD_LOGIC;
  signal \counter_row[8]_i_1_n_0\ : STD_LOGIC;
  signal \counter_row[8]_i_4_n_0\ : STD_LOGIC;
  signal \counter_row[8]_i_5_n_0\ : STD_LOGIC;
  signal d_hsync : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal pvalid : STD_LOGIC;
  signal sw_counter_row : STD_LOGIC;
  signal sw_counter_row_i_1_n_0 : STD_LOGIC;
  signal wen_i_1_n_0 : STD_LOGIC;
  signal wen_i_2_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_hold[1]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \counter_hold[2]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \counter_hold[3]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \counter_hold[4]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \counter_hold[6]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \counter_hold[7]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \counter_hold[8]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \counter_hold[9]_i_3\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \counter_row[0]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \counter_row[1]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \counter_row[2]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \counter_row[3]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \counter_row[4]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \counter_row[6]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \counter_row[7]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \counter_row[8]_i_3\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \counter_row[8]_i_4\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \counter_row[8]_i_5\ : label is "soft_lutpair91";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\counter_hold[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_hold(0),
      O => counter_hold_0(0)
    );
\counter_hold[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_hold(0),
      I1 => counter_hold(1),
      O => counter_hold_0(1)
    );
\counter_hold[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => counter_hold(1),
      I1 => counter_hold(0),
      I2 => counter_hold(2),
      O => counter_hold_0(2)
    );
\counter_hold[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => counter_hold(2),
      I1 => counter_hold(0),
      I2 => counter_hold(1),
      I3 => counter_hold(3),
      O => counter_hold_0(3)
    );
\counter_hold[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => counter_hold(3),
      I1 => counter_hold(1),
      I2 => counter_hold(0),
      I3 => counter_hold(2),
      I4 => counter_hold(4),
      O => counter_hold_0(4)
    );
\counter_hold[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => counter_hold(4),
      I1 => counter_hold(2),
      I2 => counter_hold(0),
      I3 => counter_hold(1),
      I4 => counter_hold(3),
      I5 => counter_hold(5),
      O => counter_hold_0(5)
    );
\counter_hold[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wen_i_2_n_0,
      I1 => counter_hold(6),
      O => counter_hold_0(6)
    );
\counter_hold[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB4404"
    )
        port map (
      I0 => wen_i_2_n_0,
      I1 => counter_hold(6),
      I2 => counter_hold(9),
      I3 => counter_hold(8),
      I4 => counter_hold(7),
      O => counter_hold_0(7)
    );
\counter_hold[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => counter_hold(7),
      I1 => wen_i_2_n_0,
      I2 => counter_hold(6),
      I3 => counter_hold(8),
      O => counter_hold_0(8)
    );
\counter_hold[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => vid_pHSync,
      I1 => pLocked,
      O => \counter_hold[9]_i_1_n_0\
    );
\counter_hold[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => vid_pVDE,
      I1 => vid_pVSync,
      O => pvalid
    );
\counter_hold[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA68AAAA"
    )
        port map (
      I0 => counter_hold(9),
      I1 => counter_hold(8),
      I2 => counter_hold(7),
      I3 => wen_i_2_n_0,
      I4 => counter_hold(6),
      O => counter_hold_0(9)
    );
\counter_hold_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pvalid,
      D => counter_hold_0(0),
      Q => counter_hold(0),
      R => \counter_hold[9]_i_1_n_0\
    );
\counter_hold_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pvalid,
      D => counter_hold_0(1),
      Q => counter_hold(1),
      R => \counter_hold[9]_i_1_n_0\
    );
\counter_hold_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pvalid,
      D => counter_hold_0(2),
      Q => counter_hold(2),
      R => \counter_hold[9]_i_1_n_0\
    );
\counter_hold_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pvalid,
      D => counter_hold_0(3),
      Q => counter_hold(3),
      R => \counter_hold[9]_i_1_n_0\
    );
\counter_hold_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pvalid,
      D => counter_hold_0(4),
      Q => counter_hold(4),
      R => \counter_hold[9]_i_1_n_0\
    );
\counter_hold_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pvalid,
      D => counter_hold_0(5),
      Q => counter_hold(5),
      R => \counter_hold[9]_i_1_n_0\
    );
\counter_hold_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pvalid,
      D => counter_hold_0(6),
      Q => counter_hold(6),
      R => \counter_hold[9]_i_1_n_0\
    );
\counter_hold_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pvalid,
      D => counter_hold_0(7),
      Q => counter_hold(7),
      R => \counter_hold[9]_i_1_n_0\
    );
\counter_hold_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pvalid,
      D => counter_hold_0(8),
      Q => counter_hold(8),
      R => \counter_hold[9]_i_1_n_0\
    );
\counter_hold_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pvalid,
      D => counter_hold_0(9),
      Q => counter_hold(9),
      R => \counter_hold[9]_i_1_n_0\
    );
\counter_row[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \p_0_in__0\(0)
    );
\counter_row[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \p_0_in__0\(1)
    );
\counter_row[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \counter_row[2]_i_1_n_0\
    );
\counter_row[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \p_0_in__0\(3)
    );
\counter_row[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \p_0_in__0\(4)
    );
\counter_row[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(2),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \p_0_in__0\(5)
    );
\counter_row[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(6),
      I1 => \counter_row[8]_i_4_n_0\,
      I2 => \^q\(5),
      O => \p_0_in__0\(6)
    );
\counter_row[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \counter_row[8]_i_4_n_0\,
      I3 => \^q\(6),
      O => \p_0_in__0\(7)
    );
\counter_row[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => vid_pVSync,
      I1 => pLocked,
      O => \counter_row[8]_i_1_n_0\
    );
\counter_row[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D000"
    )
        port map (
      I0 => \counter_row[8]_i_4_n_0\,
      I1 => \counter_row[8]_i_5_n_0\,
      I2 => sw_counter_row,
      I3 => vid_pHSync,
      I4 => d_hsync,
      O => counter_row
    );
\counter_row[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \counter_row[8]_i_4_n_0\,
      I3 => \^q\(5),
      I4 => \^q\(7),
      O => \p_0_in__0\(8)
    );
\counter_row[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(3),
      O => \counter_row[8]_i_4_n_0\
    );
\counter_row[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(5),
      I2 => \^q\(7),
      I3 => \^q\(6),
      O => \counter_row[8]_i_5_n_0\
    );
\counter_row_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => counter_row,
      D => \p_0_in__0\(0),
      Q => \^q\(0),
      R => \counter_row[8]_i_1_n_0\
    );
\counter_row_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => counter_row,
      D => \p_0_in__0\(1),
      Q => \^q\(1),
      R => \counter_row[8]_i_1_n_0\
    );
\counter_row_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => counter_row,
      D => \counter_row[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \counter_row[8]_i_1_n_0\
    );
\counter_row_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => counter_row,
      D => \p_0_in__0\(3),
      Q => \^q\(3),
      R => \counter_row[8]_i_1_n_0\
    );
\counter_row_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => counter_row,
      D => \p_0_in__0\(4),
      Q => \^q\(4),
      R => \counter_row[8]_i_1_n_0\
    );
\counter_row_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => counter_row,
      D => \p_0_in__0\(5),
      Q => \^q\(5),
      R => \counter_row[8]_i_1_n_0\
    );
\counter_row_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => counter_row,
      D => \p_0_in__0\(6),
      Q => \^q\(6),
      R => \counter_row[8]_i_1_n_0\
    );
\counter_row_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => counter_row,
      D => \p_0_in__0\(7),
      Q => \^q\(7),
      R => \counter_row[8]_i_1_n_0\
    );
\counter_row_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => counter_row,
      D => \p_0_in__0\(8),
      Q => \^q\(8),
      R => \counter_row[8]_i_1_n_0\
    );
d_hsync_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => vid_pHSync,
      Q => d_hsync,
      R => SR(0)
    );
sw_counter_row_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => sw_counter_row,
      I1 => vid_pVDE,
      I2 => pLocked,
      I3 => vid_pVSync,
      O => sw_counter_row_i_1_n_0
    );
sw_counter_row_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => sw_counter_row_i_1_n_0,
      Q => sw_counter_row,
      R => '0'
    );
wen_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => counter_hold(7),
      I1 => counter_hold(8),
      I2 => counter_hold(9),
      I3 => counter_hold(6),
      I4 => wen_i_2_n_0,
      O => wen_i_1_n_0
    );
wen_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => counter_hold(4),
      I1 => counter_hold(2),
      I2 => counter_hold(0),
      I3 => counter_hold(1),
      I4 => counter_hold(3),
      I5 => counter_hold(5),
      O => wen_i_2_n_0
    );
wen_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wen_i_1_n_0,
      Q => wea,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rgb2gs is
  port (
    total : out STD_LOGIC_VECTOR ( 5 downto 0 );
    vid_pData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rgb2gs;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rgb2gs is
  signal \register[3]_i_10_n_0\ : STD_LOGIC;
  signal \register[3]_i_11_n_0\ : STD_LOGIC;
  signal \register[3]_i_12_n_0\ : STD_LOGIC;
  signal \register[3]_i_13_n_0\ : STD_LOGIC;
  signal \register[3]_i_14_n_0\ : STD_LOGIC;
  signal \register[3]_i_15_n_0\ : STD_LOGIC;
  signal \register[3]_i_16_n_0\ : STD_LOGIC;
  signal \register[3]_i_17_n_0\ : STD_LOGIC;
  signal \register[3]_i_3_n_0\ : STD_LOGIC;
  signal \register[3]_i_4_n_0\ : STD_LOGIC;
  signal \register[3]_i_5_n_0\ : STD_LOGIC;
  signal \register[3]_i_6_n_0\ : STD_LOGIC;
  signal \register[3]_i_7_n_0\ : STD_LOGIC;
  signal \register[3]_i_8_n_0\ : STD_LOGIC;
  signal \register[3]_i_9_n_0\ : STD_LOGIC;
  signal \register[5]_i_2_n_0\ : STD_LOGIC;
  signal \register_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \register_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \register_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \register_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \register_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \register_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \register_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \register_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \NLW_register_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_register_reg[5]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_register_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute HLUTNM : string;
  attribute HLUTNM of \register[3]_i_10\ : label is "lutpair4";
  attribute HLUTNM of \register[3]_i_11\ : label is "lutpair2";
  attribute HLUTNM of \register[3]_i_12\ : label is "lutpair1";
  attribute HLUTNM of \register[3]_i_13\ : label is "lutpair0";
  attribute HLUTNM of \register[3]_i_14\ : label is "lutpair3";
  attribute HLUTNM of \register[3]_i_15\ : label is "lutpair2";
  attribute HLUTNM of \register[3]_i_16\ : label is "lutpair1";
  attribute HLUTNM of \register[3]_i_17\ : label is "lutpair0";
  attribute HLUTNM of \register[3]_i_3\ : label is "lutpair6";
  attribute HLUTNM of \register[3]_i_4\ : label is "lutpair5";
  attribute HLUTNM of \register[3]_i_5\ : label is "lutpair4";
  attribute HLUTNM of \register[3]_i_6\ : label is "lutpair3";
  attribute HLUTNM of \register[3]_i_8\ : label is "lutpair6";
  attribute HLUTNM of \register[3]_i_9\ : label is "lutpair5";
begin
\register[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => vid_pData(12),
      I1 => vid_pData(20),
      I2 => vid_pData(4),
      I3 => \register[3]_i_6_n_0\,
      O => \register[3]_i_10_n_0\
    );
\register[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => vid_pData(10),
      I1 => vid_pData(18),
      I2 => vid_pData(2),
      O => \register[3]_i_11_n_0\
    );
\register[3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => vid_pData(9),
      I1 => vid_pData(17),
      I2 => vid_pData(1),
      O => \register[3]_i_12_n_0\
    );
\register[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => vid_pData(8),
      I1 => vid_pData(16),
      I2 => vid_pData(0),
      O => \register[3]_i_13_n_0\
    );
\register[3]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => vid_pData(11),
      I1 => vid_pData(19),
      I2 => vid_pData(3),
      I3 => \register[3]_i_11_n_0\,
      O => \register[3]_i_14_n_0\
    );
\register[3]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => vid_pData(10),
      I1 => vid_pData(18),
      I2 => vid_pData(2),
      I3 => \register[3]_i_12_n_0\,
      O => \register[3]_i_15_n_0\
    );
\register[3]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => vid_pData(9),
      I1 => vid_pData(17),
      I2 => vid_pData(1),
      I3 => \register[3]_i_13_n_0\,
      O => \register[3]_i_16_n_0\
    );
\register[3]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => vid_pData(8),
      I1 => vid_pData(16),
      I2 => vid_pData(0),
      O => \register[3]_i_17_n_0\
    );
\register[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => vid_pData(14),
      I1 => vid_pData(22),
      I2 => vid_pData(6),
      O => \register[3]_i_3_n_0\
    );
\register[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => vid_pData(13),
      I1 => vid_pData(21),
      I2 => vid_pData(5),
      O => \register[3]_i_4_n_0\
    );
\register[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => vid_pData(12),
      I1 => vid_pData(20),
      I2 => vid_pData(4),
      O => \register[3]_i_5_n_0\
    );
\register[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => vid_pData(11),
      I1 => vid_pData(19),
      I2 => vid_pData(3),
      O => \register[3]_i_6_n_0\
    );
\register[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \register[3]_i_3_n_0\,
      I1 => vid_pData(23),
      I2 => vid_pData(15),
      I3 => vid_pData(7),
      O => \register[3]_i_7_n_0\
    );
\register[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => vid_pData(14),
      I1 => vid_pData(22),
      I2 => vid_pData(6),
      I3 => \register[3]_i_4_n_0\,
      O => \register[3]_i_8_n_0\
    );
\register[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => vid_pData(13),
      I1 => vid_pData(21),
      I2 => vid_pData(5),
      I3 => \register[3]_i_5_n_0\,
      O => \register[3]_i_9_n_0\
    );
\register[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => vid_pData(15),
      I1 => vid_pData(23),
      I2 => vid_pData(7),
      O => \register[5]_i_2_n_0\
    );
\register_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \register_reg[3]_i_2_n_0\,
      CO(3) => \register_reg[3]_i_1_n_0\,
      CO(2) => \register_reg[3]_i_1_n_1\,
      CO(1) => \register_reg[3]_i_1_n_2\,
      CO(0) => \register_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \register[3]_i_3_n_0\,
      DI(2) => \register[3]_i_4_n_0\,
      DI(1) => \register[3]_i_5_n_0\,
      DI(0) => \register[3]_i_6_n_0\,
      O(3 downto 0) => total(3 downto 0),
      S(3) => \register[3]_i_7_n_0\,
      S(2) => \register[3]_i_8_n_0\,
      S(1) => \register[3]_i_9_n_0\,
      S(0) => \register[3]_i_10_n_0\
    );
\register_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \register_reg[3]_i_2_n_0\,
      CO(2) => \register_reg[3]_i_2_n_1\,
      CO(1) => \register_reg[3]_i_2_n_2\,
      CO(0) => \register_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \register[3]_i_11_n_0\,
      DI(2) => \register[3]_i_12_n_0\,
      DI(1) => \register[3]_i_13_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_register_reg[3]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \register[3]_i_14_n_0\,
      S(2) => \register[3]_i_15_n_0\,
      S(1) => \register[3]_i_16_n_0\,
      S(0) => \register[3]_i_17_n_0\
    );
\register_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \register_reg[3]_i_1_n_0\,
      CO(3 downto 2) => \NLW_register_reg[5]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => total(5),
      CO(0) => \NLW_register_reg[5]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_register_reg[5]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => total(4),
      S(3 downto 1) => B"001",
      S(0) => \register[5]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shift_register_arrin is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    dina : out STD_LOGIC_VECTOR ( 3839 downto 0 );
    pclk_locked : in STD_LOGIC;
    PixelClk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shift_register_arrin;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shift_register_arrin is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^dina\ : STD_LOGIC_VECTOR ( 3839 downto 0 );
begin
  SR(0) <= \^sr\(0);
  dina(3839 downto 0) <= \^dina\(3839 downto 0);
\register[3839]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pclk_locked,
      O => \^sr\(0)
    );
\register_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => D(0),
      Q => \^dina\(0),
      R => \^sr\(0)
    );
\register_reg[1000]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(994),
      Q => \^dina\(1000),
      R => \^sr\(0)
    );
\register_reg[1001]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(995),
      Q => \^dina\(1001),
      R => \^sr\(0)
    );
\register_reg[1002]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(996),
      Q => \^dina\(1002),
      R => \^sr\(0)
    );
\register_reg[1003]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(997),
      Q => \^dina\(1003),
      R => \^sr\(0)
    );
\register_reg[1004]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(998),
      Q => \^dina\(1004),
      R => \^sr\(0)
    );
\register_reg[1005]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(999),
      Q => \^dina\(1005),
      R => \^sr\(0)
    );
\register_reg[1006]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1000),
      Q => \^dina\(1006),
      R => \^sr\(0)
    );
\register_reg[1007]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1001),
      Q => \^dina\(1007),
      R => \^sr\(0)
    );
\register_reg[1008]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1002),
      Q => \^dina\(1008),
      R => \^sr\(0)
    );
\register_reg[1009]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1003),
      Q => \^dina\(1009),
      R => \^sr\(0)
    );
\register_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(94),
      Q => \^dina\(100),
      R => \^sr\(0)
    );
\register_reg[1010]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1004),
      Q => \^dina\(1010),
      R => \^sr\(0)
    );
\register_reg[1011]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1005),
      Q => \^dina\(1011),
      R => \^sr\(0)
    );
\register_reg[1012]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1006),
      Q => \^dina\(1012),
      R => \^sr\(0)
    );
\register_reg[1013]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1007),
      Q => \^dina\(1013),
      R => \^sr\(0)
    );
\register_reg[1014]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1008),
      Q => \^dina\(1014),
      R => \^sr\(0)
    );
\register_reg[1015]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1009),
      Q => \^dina\(1015),
      R => \^sr\(0)
    );
\register_reg[1016]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1010),
      Q => \^dina\(1016),
      R => \^sr\(0)
    );
\register_reg[1017]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1011),
      Q => \^dina\(1017),
      R => \^sr\(0)
    );
\register_reg[1018]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1012),
      Q => \^dina\(1018),
      R => \^sr\(0)
    );
\register_reg[1019]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1013),
      Q => \^dina\(1019),
      R => \^sr\(0)
    );
\register_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(95),
      Q => \^dina\(101),
      R => \^sr\(0)
    );
\register_reg[1020]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1014),
      Q => \^dina\(1020),
      R => \^sr\(0)
    );
\register_reg[1021]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1015),
      Q => \^dina\(1021),
      R => \^sr\(0)
    );
\register_reg[1022]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1016),
      Q => \^dina\(1022),
      R => \^sr\(0)
    );
\register_reg[1023]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1017),
      Q => \^dina\(1023),
      R => \^sr\(0)
    );
\register_reg[1024]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1018),
      Q => \^dina\(1024),
      R => \^sr\(0)
    );
\register_reg[1025]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1019),
      Q => \^dina\(1025),
      R => \^sr\(0)
    );
\register_reg[1026]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1020),
      Q => \^dina\(1026),
      R => \^sr\(0)
    );
\register_reg[1027]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1021),
      Q => \^dina\(1027),
      R => \^sr\(0)
    );
\register_reg[1028]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1022),
      Q => \^dina\(1028),
      R => \^sr\(0)
    );
\register_reg[1029]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1023),
      Q => \^dina\(1029),
      R => \^sr\(0)
    );
\register_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(96),
      Q => \^dina\(102),
      R => \^sr\(0)
    );
\register_reg[1030]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1024),
      Q => \^dina\(1030),
      R => \^sr\(0)
    );
\register_reg[1031]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1025),
      Q => \^dina\(1031),
      R => \^sr\(0)
    );
\register_reg[1032]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1026),
      Q => \^dina\(1032),
      R => \^sr\(0)
    );
\register_reg[1033]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1027),
      Q => \^dina\(1033),
      R => \^sr\(0)
    );
\register_reg[1034]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1028),
      Q => \^dina\(1034),
      R => \^sr\(0)
    );
\register_reg[1035]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1029),
      Q => \^dina\(1035),
      R => \^sr\(0)
    );
\register_reg[1036]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1030),
      Q => \^dina\(1036),
      R => \^sr\(0)
    );
\register_reg[1037]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1031),
      Q => \^dina\(1037),
      R => \^sr\(0)
    );
\register_reg[1038]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1032),
      Q => \^dina\(1038),
      R => \^sr\(0)
    );
\register_reg[1039]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1033),
      Q => \^dina\(1039),
      R => \^sr\(0)
    );
\register_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(97),
      Q => \^dina\(103),
      R => \^sr\(0)
    );
\register_reg[1040]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1034),
      Q => \^dina\(1040),
      R => \^sr\(0)
    );
\register_reg[1041]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1035),
      Q => \^dina\(1041),
      R => \^sr\(0)
    );
\register_reg[1042]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1036),
      Q => \^dina\(1042),
      R => \^sr\(0)
    );
\register_reg[1043]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1037),
      Q => \^dina\(1043),
      R => \^sr\(0)
    );
\register_reg[1044]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1038),
      Q => \^dina\(1044),
      R => \^sr\(0)
    );
\register_reg[1045]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1039),
      Q => \^dina\(1045),
      R => \^sr\(0)
    );
\register_reg[1046]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1040),
      Q => \^dina\(1046),
      R => \^sr\(0)
    );
\register_reg[1047]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1041),
      Q => \^dina\(1047),
      R => \^sr\(0)
    );
\register_reg[1048]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1042),
      Q => \^dina\(1048),
      R => \^sr\(0)
    );
\register_reg[1049]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1043),
      Q => \^dina\(1049),
      R => \^sr\(0)
    );
\register_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(98),
      Q => \^dina\(104),
      R => \^sr\(0)
    );
\register_reg[1050]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1044),
      Q => \^dina\(1050),
      R => \^sr\(0)
    );
\register_reg[1051]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1045),
      Q => \^dina\(1051),
      R => \^sr\(0)
    );
\register_reg[1052]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1046),
      Q => \^dina\(1052),
      R => \^sr\(0)
    );
\register_reg[1053]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1047),
      Q => \^dina\(1053),
      R => \^sr\(0)
    );
\register_reg[1054]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1048),
      Q => \^dina\(1054),
      R => \^sr\(0)
    );
\register_reg[1055]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1049),
      Q => \^dina\(1055),
      R => \^sr\(0)
    );
\register_reg[1056]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1050),
      Q => \^dina\(1056),
      R => \^sr\(0)
    );
\register_reg[1057]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1051),
      Q => \^dina\(1057),
      R => \^sr\(0)
    );
\register_reg[1058]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1052),
      Q => \^dina\(1058),
      R => \^sr\(0)
    );
\register_reg[1059]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1053),
      Q => \^dina\(1059),
      R => \^sr\(0)
    );
\register_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(99),
      Q => \^dina\(105),
      R => \^sr\(0)
    );
\register_reg[1060]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1054),
      Q => \^dina\(1060),
      R => \^sr\(0)
    );
\register_reg[1061]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1055),
      Q => \^dina\(1061),
      R => \^sr\(0)
    );
\register_reg[1062]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1056),
      Q => \^dina\(1062),
      R => \^sr\(0)
    );
\register_reg[1063]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1057),
      Q => \^dina\(1063),
      R => \^sr\(0)
    );
\register_reg[1064]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1058),
      Q => \^dina\(1064),
      R => \^sr\(0)
    );
\register_reg[1065]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1059),
      Q => \^dina\(1065),
      R => \^sr\(0)
    );
\register_reg[1066]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1060),
      Q => \^dina\(1066),
      R => \^sr\(0)
    );
\register_reg[1067]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1061),
      Q => \^dina\(1067),
      R => \^sr\(0)
    );
\register_reg[1068]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1062),
      Q => \^dina\(1068),
      R => \^sr\(0)
    );
\register_reg[1069]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1063),
      Q => \^dina\(1069),
      R => \^sr\(0)
    );
\register_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(100),
      Q => \^dina\(106),
      R => \^sr\(0)
    );
\register_reg[1070]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1064),
      Q => \^dina\(1070),
      R => \^sr\(0)
    );
\register_reg[1071]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1065),
      Q => \^dina\(1071),
      R => \^sr\(0)
    );
\register_reg[1072]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1066),
      Q => \^dina\(1072),
      R => \^sr\(0)
    );
\register_reg[1073]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1067),
      Q => \^dina\(1073),
      R => \^sr\(0)
    );
\register_reg[1074]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1068),
      Q => \^dina\(1074),
      R => \^sr\(0)
    );
\register_reg[1075]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1069),
      Q => \^dina\(1075),
      R => \^sr\(0)
    );
\register_reg[1076]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1070),
      Q => \^dina\(1076),
      R => \^sr\(0)
    );
\register_reg[1077]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1071),
      Q => \^dina\(1077),
      R => \^sr\(0)
    );
\register_reg[1078]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1072),
      Q => \^dina\(1078),
      R => \^sr\(0)
    );
\register_reg[1079]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1073),
      Q => \^dina\(1079),
      R => \^sr\(0)
    );
\register_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(101),
      Q => \^dina\(107),
      R => \^sr\(0)
    );
\register_reg[1080]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1074),
      Q => \^dina\(1080),
      R => \^sr\(0)
    );
\register_reg[1081]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1075),
      Q => \^dina\(1081),
      R => \^sr\(0)
    );
\register_reg[1082]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1076),
      Q => \^dina\(1082),
      R => \^sr\(0)
    );
\register_reg[1083]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1077),
      Q => \^dina\(1083),
      R => \^sr\(0)
    );
\register_reg[1084]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1078),
      Q => \^dina\(1084),
      R => \^sr\(0)
    );
\register_reg[1085]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1079),
      Q => \^dina\(1085),
      R => \^sr\(0)
    );
\register_reg[1086]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1080),
      Q => \^dina\(1086),
      R => \^sr\(0)
    );
\register_reg[1087]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1081),
      Q => \^dina\(1087),
      R => \^sr\(0)
    );
\register_reg[1088]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1082),
      Q => \^dina\(1088),
      R => \^sr\(0)
    );
\register_reg[1089]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1083),
      Q => \^dina\(1089),
      R => \^sr\(0)
    );
\register_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(102),
      Q => \^dina\(108),
      R => \^sr\(0)
    );
\register_reg[1090]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1084),
      Q => \^dina\(1090),
      R => \^sr\(0)
    );
\register_reg[1091]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1085),
      Q => \^dina\(1091),
      R => \^sr\(0)
    );
\register_reg[1092]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1086),
      Q => \^dina\(1092),
      R => \^sr\(0)
    );
\register_reg[1093]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1087),
      Q => \^dina\(1093),
      R => \^sr\(0)
    );
\register_reg[1094]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1088),
      Q => \^dina\(1094),
      R => \^sr\(0)
    );
\register_reg[1095]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1089),
      Q => \^dina\(1095),
      R => \^sr\(0)
    );
\register_reg[1096]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1090),
      Q => \^dina\(1096),
      R => \^sr\(0)
    );
\register_reg[1097]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1091),
      Q => \^dina\(1097),
      R => \^sr\(0)
    );
\register_reg[1098]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1092),
      Q => \^dina\(1098),
      R => \^sr\(0)
    );
\register_reg[1099]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1093),
      Q => \^dina\(1099),
      R => \^sr\(0)
    );
\register_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(103),
      Q => \^dina\(109),
      R => \^sr\(0)
    );
\register_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(4),
      Q => \^dina\(10),
      R => \^sr\(0)
    );
\register_reg[1100]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1094),
      Q => \^dina\(1100),
      R => \^sr\(0)
    );
\register_reg[1101]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1095),
      Q => \^dina\(1101),
      R => \^sr\(0)
    );
\register_reg[1102]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1096),
      Q => \^dina\(1102),
      R => \^sr\(0)
    );
\register_reg[1103]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1097),
      Q => \^dina\(1103),
      R => \^sr\(0)
    );
\register_reg[1104]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1098),
      Q => \^dina\(1104),
      R => \^sr\(0)
    );
\register_reg[1105]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1099),
      Q => \^dina\(1105),
      R => \^sr\(0)
    );
\register_reg[1106]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1100),
      Q => \^dina\(1106),
      R => \^sr\(0)
    );
\register_reg[1107]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1101),
      Q => \^dina\(1107),
      R => \^sr\(0)
    );
\register_reg[1108]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1102),
      Q => \^dina\(1108),
      R => \^sr\(0)
    );
\register_reg[1109]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1103),
      Q => \^dina\(1109),
      R => \^sr\(0)
    );
\register_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(104),
      Q => \^dina\(110),
      R => \^sr\(0)
    );
\register_reg[1110]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1104),
      Q => \^dina\(1110),
      R => \^sr\(0)
    );
\register_reg[1111]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1105),
      Q => \^dina\(1111),
      R => \^sr\(0)
    );
\register_reg[1112]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1106),
      Q => \^dina\(1112),
      R => \^sr\(0)
    );
\register_reg[1113]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1107),
      Q => \^dina\(1113),
      R => \^sr\(0)
    );
\register_reg[1114]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1108),
      Q => \^dina\(1114),
      R => \^sr\(0)
    );
\register_reg[1115]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1109),
      Q => \^dina\(1115),
      R => \^sr\(0)
    );
\register_reg[1116]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1110),
      Q => \^dina\(1116),
      R => \^sr\(0)
    );
\register_reg[1117]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1111),
      Q => \^dina\(1117),
      R => \^sr\(0)
    );
\register_reg[1118]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1112),
      Q => \^dina\(1118),
      R => \^sr\(0)
    );
\register_reg[1119]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1113),
      Q => \^dina\(1119),
      R => \^sr\(0)
    );
\register_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(105),
      Q => \^dina\(111),
      R => \^sr\(0)
    );
\register_reg[1120]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1114),
      Q => \^dina\(1120),
      R => \^sr\(0)
    );
\register_reg[1121]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1115),
      Q => \^dina\(1121),
      R => \^sr\(0)
    );
\register_reg[1122]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1116),
      Q => \^dina\(1122),
      R => \^sr\(0)
    );
\register_reg[1123]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1117),
      Q => \^dina\(1123),
      R => \^sr\(0)
    );
\register_reg[1124]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1118),
      Q => \^dina\(1124),
      R => \^sr\(0)
    );
\register_reg[1125]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1119),
      Q => \^dina\(1125),
      R => \^sr\(0)
    );
\register_reg[1126]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1120),
      Q => \^dina\(1126),
      R => \^sr\(0)
    );
\register_reg[1127]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1121),
      Q => \^dina\(1127),
      R => \^sr\(0)
    );
\register_reg[1128]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1122),
      Q => \^dina\(1128),
      R => \^sr\(0)
    );
\register_reg[1129]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1123),
      Q => \^dina\(1129),
      R => \^sr\(0)
    );
\register_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(106),
      Q => \^dina\(112),
      R => \^sr\(0)
    );
\register_reg[1130]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1124),
      Q => \^dina\(1130),
      R => \^sr\(0)
    );
\register_reg[1131]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1125),
      Q => \^dina\(1131),
      R => \^sr\(0)
    );
\register_reg[1132]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1126),
      Q => \^dina\(1132),
      R => \^sr\(0)
    );
\register_reg[1133]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1127),
      Q => \^dina\(1133),
      R => \^sr\(0)
    );
\register_reg[1134]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1128),
      Q => \^dina\(1134),
      R => \^sr\(0)
    );
\register_reg[1135]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1129),
      Q => \^dina\(1135),
      R => \^sr\(0)
    );
\register_reg[1136]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1130),
      Q => \^dina\(1136),
      R => \^sr\(0)
    );
\register_reg[1137]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1131),
      Q => \^dina\(1137),
      R => \^sr\(0)
    );
\register_reg[1138]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1132),
      Q => \^dina\(1138),
      R => \^sr\(0)
    );
\register_reg[1139]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1133),
      Q => \^dina\(1139),
      R => \^sr\(0)
    );
\register_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(107),
      Q => \^dina\(113),
      R => \^sr\(0)
    );
\register_reg[1140]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1134),
      Q => \^dina\(1140),
      R => \^sr\(0)
    );
\register_reg[1141]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1135),
      Q => \^dina\(1141),
      R => \^sr\(0)
    );
\register_reg[1142]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1136),
      Q => \^dina\(1142),
      R => \^sr\(0)
    );
\register_reg[1143]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1137),
      Q => \^dina\(1143),
      R => \^sr\(0)
    );
\register_reg[1144]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1138),
      Q => \^dina\(1144),
      R => \^sr\(0)
    );
\register_reg[1145]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1139),
      Q => \^dina\(1145),
      R => \^sr\(0)
    );
\register_reg[1146]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1140),
      Q => \^dina\(1146),
      R => \^sr\(0)
    );
\register_reg[1147]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1141),
      Q => \^dina\(1147),
      R => \^sr\(0)
    );
\register_reg[1148]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1142),
      Q => \^dina\(1148),
      R => \^sr\(0)
    );
\register_reg[1149]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1143),
      Q => \^dina\(1149),
      R => \^sr\(0)
    );
\register_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(108),
      Q => \^dina\(114),
      R => \^sr\(0)
    );
\register_reg[1150]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1144),
      Q => \^dina\(1150),
      R => \^sr\(0)
    );
\register_reg[1151]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1145),
      Q => \^dina\(1151),
      R => \^sr\(0)
    );
\register_reg[1152]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1146),
      Q => \^dina\(1152),
      R => \^sr\(0)
    );
\register_reg[1153]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1147),
      Q => \^dina\(1153),
      R => \^sr\(0)
    );
\register_reg[1154]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1148),
      Q => \^dina\(1154),
      R => \^sr\(0)
    );
\register_reg[1155]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1149),
      Q => \^dina\(1155),
      R => \^sr\(0)
    );
\register_reg[1156]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1150),
      Q => \^dina\(1156),
      R => \^sr\(0)
    );
\register_reg[1157]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1151),
      Q => \^dina\(1157),
      R => \^sr\(0)
    );
\register_reg[1158]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1152),
      Q => \^dina\(1158),
      R => \^sr\(0)
    );
\register_reg[1159]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1153),
      Q => \^dina\(1159),
      R => \^sr\(0)
    );
\register_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(109),
      Q => \^dina\(115),
      R => \^sr\(0)
    );
\register_reg[1160]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1154),
      Q => \^dina\(1160),
      R => \^sr\(0)
    );
\register_reg[1161]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1155),
      Q => \^dina\(1161),
      R => \^sr\(0)
    );
\register_reg[1162]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1156),
      Q => \^dina\(1162),
      R => \^sr\(0)
    );
\register_reg[1163]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1157),
      Q => \^dina\(1163),
      R => \^sr\(0)
    );
\register_reg[1164]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1158),
      Q => \^dina\(1164),
      R => \^sr\(0)
    );
\register_reg[1165]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1159),
      Q => \^dina\(1165),
      R => \^sr\(0)
    );
\register_reg[1166]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1160),
      Q => \^dina\(1166),
      R => \^sr\(0)
    );
\register_reg[1167]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1161),
      Q => \^dina\(1167),
      R => \^sr\(0)
    );
\register_reg[1168]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1162),
      Q => \^dina\(1168),
      R => \^sr\(0)
    );
\register_reg[1169]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1163),
      Q => \^dina\(1169),
      R => \^sr\(0)
    );
\register_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(110),
      Q => \^dina\(116),
      R => \^sr\(0)
    );
\register_reg[1170]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1164),
      Q => \^dina\(1170),
      R => \^sr\(0)
    );
\register_reg[1171]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1165),
      Q => \^dina\(1171),
      R => \^sr\(0)
    );
\register_reg[1172]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1166),
      Q => \^dina\(1172),
      R => \^sr\(0)
    );
\register_reg[1173]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1167),
      Q => \^dina\(1173),
      R => \^sr\(0)
    );
\register_reg[1174]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1168),
      Q => \^dina\(1174),
      R => \^sr\(0)
    );
\register_reg[1175]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1169),
      Q => \^dina\(1175),
      R => \^sr\(0)
    );
\register_reg[1176]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1170),
      Q => \^dina\(1176),
      R => \^sr\(0)
    );
\register_reg[1177]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1171),
      Q => \^dina\(1177),
      R => \^sr\(0)
    );
\register_reg[1178]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1172),
      Q => \^dina\(1178),
      R => \^sr\(0)
    );
\register_reg[1179]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1173),
      Q => \^dina\(1179),
      R => \^sr\(0)
    );
\register_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(111),
      Q => \^dina\(117),
      R => \^sr\(0)
    );
\register_reg[1180]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1174),
      Q => \^dina\(1180),
      R => \^sr\(0)
    );
\register_reg[1181]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1175),
      Q => \^dina\(1181),
      R => \^sr\(0)
    );
\register_reg[1182]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1176),
      Q => \^dina\(1182),
      R => \^sr\(0)
    );
\register_reg[1183]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1177),
      Q => \^dina\(1183),
      R => \^sr\(0)
    );
\register_reg[1184]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1178),
      Q => \^dina\(1184),
      R => \^sr\(0)
    );
\register_reg[1185]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1179),
      Q => \^dina\(1185),
      R => \^sr\(0)
    );
\register_reg[1186]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1180),
      Q => \^dina\(1186),
      R => \^sr\(0)
    );
\register_reg[1187]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1181),
      Q => \^dina\(1187),
      R => \^sr\(0)
    );
\register_reg[1188]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1182),
      Q => \^dina\(1188),
      R => \^sr\(0)
    );
\register_reg[1189]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1183),
      Q => \^dina\(1189),
      R => \^sr\(0)
    );
\register_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(112),
      Q => \^dina\(118),
      R => \^sr\(0)
    );
\register_reg[1190]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1184),
      Q => \^dina\(1190),
      R => \^sr\(0)
    );
\register_reg[1191]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1185),
      Q => \^dina\(1191),
      R => \^sr\(0)
    );
\register_reg[1192]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1186),
      Q => \^dina\(1192),
      R => \^sr\(0)
    );
\register_reg[1193]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1187),
      Q => \^dina\(1193),
      R => \^sr\(0)
    );
\register_reg[1194]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1188),
      Q => \^dina\(1194),
      R => \^sr\(0)
    );
\register_reg[1195]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1189),
      Q => \^dina\(1195),
      R => \^sr\(0)
    );
\register_reg[1196]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1190),
      Q => \^dina\(1196),
      R => \^sr\(0)
    );
\register_reg[1197]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1191),
      Q => \^dina\(1197),
      R => \^sr\(0)
    );
\register_reg[1198]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1192),
      Q => \^dina\(1198),
      R => \^sr\(0)
    );
\register_reg[1199]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1193),
      Q => \^dina\(1199),
      R => \^sr\(0)
    );
\register_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(113),
      Q => \^dina\(119),
      R => \^sr\(0)
    );
\register_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(5),
      Q => \^dina\(11),
      R => \^sr\(0)
    );
\register_reg[1200]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1194),
      Q => \^dina\(1200),
      R => \^sr\(0)
    );
\register_reg[1201]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1195),
      Q => \^dina\(1201),
      R => \^sr\(0)
    );
\register_reg[1202]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1196),
      Q => \^dina\(1202),
      R => \^sr\(0)
    );
\register_reg[1203]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1197),
      Q => \^dina\(1203),
      R => \^sr\(0)
    );
\register_reg[1204]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1198),
      Q => \^dina\(1204),
      R => \^sr\(0)
    );
\register_reg[1205]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1199),
      Q => \^dina\(1205),
      R => \^sr\(0)
    );
\register_reg[1206]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1200),
      Q => \^dina\(1206),
      R => \^sr\(0)
    );
\register_reg[1207]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1201),
      Q => \^dina\(1207),
      R => \^sr\(0)
    );
\register_reg[1208]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1202),
      Q => \^dina\(1208),
      R => \^sr\(0)
    );
\register_reg[1209]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1203),
      Q => \^dina\(1209),
      R => \^sr\(0)
    );
\register_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(114),
      Q => \^dina\(120),
      R => \^sr\(0)
    );
\register_reg[1210]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1204),
      Q => \^dina\(1210),
      R => \^sr\(0)
    );
\register_reg[1211]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1205),
      Q => \^dina\(1211),
      R => \^sr\(0)
    );
\register_reg[1212]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1206),
      Q => \^dina\(1212),
      R => \^sr\(0)
    );
\register_reg[1213]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1207),
      Q => \^dina\(1213),
      R => \^sr\(0)
    );
\register_reg[1214]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1208),
      Q => \^dina\(1214),
      R => \^sr\(0)
    );
\register_reg[1215]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1209),
      Q => \^dina\(1215),
      R => \^sr\(0)
    );
\register_reg[1216]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1210),
      Q => \^dina\(1216),
      R => \^sr\(0)
    );
\register_reg[1217]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1211),
      Q => \^dina\(1217),
      R => \^sr\(0)
    );
\register_reg[1218]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1212),
      Q => \^dina\(1218),
      R => \^sr\(0)
    );
\register_reg[1219]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1213),
      Q => \^dina\(1219),
      R => \^sr\(0)
    );
\register_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(115),
      Q => \^dina\(121),
      R => \^sr\(0)
    );
\register_reg[1220]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1214),
      Q => \^dina\(1220),
      R => \^sr\(0)
    );
\register_reg[1221]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1215),
      Q => \^dina\(1221),
      R => \^sr\(0)
    );
\register_reg[1222]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1216),
      Q => \^dina\(1222),
      R => \^sr\(0)
    );
\register_reg[1223]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1217),
      Q => \^dina\(1223),
      R => \^sr\(0)
    );
\register_reg[1224]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1218),
      Q => \^dina\(1224),
      R => \^sr\(0)
    );
\register_reg[1225]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1219),
      Q => \^dina\(1225),
      R => \^sr\(0)
    );
\register_reg[1226]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1220),
      Q => \^dina\(1226),
      R => \^sr\(0)
    );
\register_reg[1227]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1221),
      Q => \^dina\(1227),
      R => \^sr\(0)
    );
\register_reg[1228]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1222),
      Q => \^dina\(1228),
      R => \^sr\(0)
    );
\register_reg[1229]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1223),
      Q => \^dina\(1229),
      R => \^sr\(0)
    );
\register_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(116),
      Q => \^dina\(122),
      R => \^sr\(0)
    );
\register_reg[1230]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1224),
      Q => \^dina\(1230),
      R => \^sr\(0)
    );
\register_reg[1231]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1225),
      Q => \^dina\(1231),
      R => \^sr\(0)
    );
\register_reg[1232]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1226),
      Q => \^dina\(1232),
      R => \^sr\(0)
    );
\register_reg[1233]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1227),
      Q => \^dina\(1233),
      R => \^sr\(0)
    );
\register_reg[1234]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1228),
      Q => \^dina\(1234),
      R => \^sr\(0)
    );
\register_reg[1235]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1229),
      Q => \^dina\(1235),
      R => \^sr\(0)
    );
\register_reg[1236]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1230),
      Q => \^dina\(1236),
      R => \^sr\(0)
    );
\register_reg[1237]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1231),
      Q => \^dina\(1237),
      R => \^sr\(0)
    );
\register_reg[1238]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1232),
      Q => \^dina\(1238),
      R => \^sr\(0)
    );
\register_reg[1239]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1233),
      Q => \^dina\(1239),
      R => \^sr\(0)
    );
\register_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(117),
      Q => \^dina\(123),
      R => \^sr\(0)
    );
\register_reg[1240]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1234),
      Q => \^dina\(1240),
      R => \^sr\(0)
    );
\register_reg[1241]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1235),
      Q => \^dina\(1241),
      R => \^sr\(0)
    );
\register_reg[1242]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1236),
      Q => \^dina\(1242),
      R => \^sr\(0)
    );
\register_reg[1243]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1237),
      Q => \^dina\(1243),
      R => \^sr\(0)
    );
\register_reg[1244]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1238),
      Q => \^dina\(1244),
      R => \^sr\(0)
    );
\register_reg[1245]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1239),
      Q => \^dina\(1245),
      R => \^sr\(0)
    );
\register_reg[1246]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1240),
      Q => \^dina\(1246),
      R => \^sr\(0)
    );
\register_reg[1247]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1241),
      Q => \^dina\(1247),
      R => \^sr\(0)
    );
\register_reg[1248]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1242),
      Q => \^dina\(1248),
      R => \^sr\(0)
    );
\register_reg[1249]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1243),
      Q => \^dina\(1249),
      R => \^sr\(0)
    );
\register_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(118),
      Q => \^dina\(124),
      R => \^sr\(0)
    );
\register_reg[1250]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1244),
      Q => \^dina\(1250),
      R => \^sr\(0)
    );
\register_reg[1251]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1245),
      Q => \^dina\(1251),
      R => \^sr\(0)
    );
\register_reg[1252]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1246),
      Q => \^dina\(1252),
      R => \^sr\(0)
    );
\register_reg[1253]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1247),
      Q => \^dina\(1253),
      R => \^sr\(0)
    );
\register_reg[1254]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1248),
      Q => \^dina\(1254),
      R => \^sr\(0)
    );
\register_reg[1255]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1249),
      Q => \^dina\(1255),
      R => \^sr\(0)
    );
\register_reg[1256]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1250),
      Q => \^dina\(1256),
      R => \^sr\(0)
    );
\register_reg[1257]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1251),
      Q => \^dina\(1257),
      R => \^sr\(0)
    );
\register_reg[1258]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1252),
      Q => \^dina\(1258),
      R => \^sr\(0)
    );
\register_reg[1259]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1253),
      Q => \^dina\(1259),
      R => \^sr\(0)
    );
\register_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(119),
      Q => \^dina\(125),
      R => \^sr\(0)
    );
\register_reg[1260]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1254),
      Q => \^dina\(1260),
      R => \^sr\(0)
    );
\register_reg[1261]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1255),
      Q => \^dina\(1261),
      R => \^sr\(0)
    );
\register_reg[1262]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1256),
      Q => \^dina\(1262),
      R => \^sr\(0)
    );
\register_reg[1263]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1257),
      Q => \^dina\(1263),
      R => \^sr\(0)
    );
\register_reg[1264]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1258),
      Q => \^dina\(1264),
      R => \^sr\(0)
    );
\register_reg[1265]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1259),
      Q => \^dina\(1265),
      R => \^sr\(0)
    );
\register_reg[1266]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1260),
      Q => \^dina\(1266),
      R => \^sr\(0)
    );
\register_reg[1267]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1261),
      Q => \^dina\(1267),
      R => \^sr\(0)
    );
\register_reg[1268]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1262),
      Q => \^dina\(1268),
      R => \^sr\(0)
    );
\register_reg[1269]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1263),
      Q => \^dina\(1269),
      R => \^sr\(0)
    );
\register_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(120),
      Q => \^dina\(126),
      R => \^sr\(0)
    );
\register_reg[1270]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1264),
      Q => \^dina\(1270),
      R => \^sr\(0)
    );
\register_reg[1271]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1265),
      Q => \^dina\(1271),
      R => \^sr\(0)
    );
\register_reg[1272]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1266),
      Q => \^dina\(1272),
      R => \^sr\(0)
    );
\register_reg[1273]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1267),
      Q => \^dina\(1273),
      R => \^sr\(0)
    );
\register_reg[1274]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1268),
      Q => \^dina\(1274),
      R => \^sr\(0)
    );
\register_reg[1275]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1269),
      Q => \^dina\(1275),
      R => \^sr\(0)
    );
\register_reg[1276]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1270),
      Q => \^dina\(1276),
      R => \^sr\(0)
    );
\register_reg[1277]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1271),
      Q => \^dina\(1277),
      R => \^sr\(0)
    );
\register_reg[1278]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1272),
      Q => \^dina\(1278),
      R => \^sr\(0)
    );
\register_reg[1279]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1273),
      Q => \^dina\(1279),
      R => \^sr\(0)
    );
\register_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(121),
      Q => \^dina\(127),
      R => \^sr\(0)
    );
\register_reg[1280]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1274),
      Q => \^dina\(1280),
      R => \^sr\(0)
    );
\register_reg[1281]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1275),
      Q => \^dina\(1281),
      R => \^sr\(0)
    );
\register_reg[1282]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1276),
      Q => \^dina\(1282),
      R => \^sr\(0)
    );
\register_reg[1283]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1277),
      Q => \^dina\(1283),
      R => \^sr\(0)
    );
\register_reg[1284]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1278),
      Q => \^dina\(1284),
      R => \^sr\(0)
    );
\register_reg[1285]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1279),
      Q => \^dina\(1285),
      R => \^sr\(0)
    );
\register_reg[1286]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1280),
      Q => \^dina\(1286),
      R => \^sr\(0)
    );
\register_reg[1287]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1281),
      Q => \^dina\(1287),
      R => \^sr\(0)
    );
\register_reg[1288]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1282),
      Q => \^dina\(1288),
      R => \^sr\(0)
    );
\register_reg[1289]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1283),
      Q => \^dina\(1289),
      R => \^sr\(0)
    );
\register_reg[128]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(122),
      Q => \^dina\(128),
      R => \^sr\(0)
    );
\register_reg[1290]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1284),
      Q => \^dina\(1290),
      R => \^sr\(0)
    );
\register_reg[1291]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1285),
      Q => \^dina\(1291),
      R => \^sr\(0)
    );
\register_reg[1292]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1286),
      Q => \^dina\(1292),
      R => \^sr\(0)
    );
\register_reg[1293]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1287),
      Q => \^dina\(1293),
      R => \^sr\(0)
    );
\register_reg[1294]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1288),
      Q => \^dina\(1294),
      R => \^sr\(0)
    );
\register_reg[1295]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1289),
      Q => \^dina\(1295),
      R => \^sr\(0)
    );
\register_reg[1296]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1290),
      Q => \^dina\(1296),
      R => \^sr\(0)
    );
\register_reg[1297]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1291),
      Q => \^dina\(1297),
      R => \^sr\(0)
    );
\register_reg[1298]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1292),
      Q => \^dina\(1298),
      R => \^sr\(0)
    );
\register_reg[1299]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1293),
      Q => \^dina\(1299),
      R => \^sr\(0)
    );
\register_reg[129]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(123),
      Q => \^dina\(129),
      R => \^sr\(0)
    );
\register_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(6),
      Q => \^dina\(12),
      R => \^sr\(0)
    );
\register_reg[1300]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1294),
      Q => \^dina\(1300),
      R => \^sr\(0)
    );
\register_reg[1301]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1295),
      Q => \^dina\(1301),
      R => \^sr\(0)
    );
\register_reg[1302]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1296),
      Q => \^dina\(1302),
      R => \^sr\(0)
    );
\register_reg[1303]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1297),
      Q => \^dina\(1303),
      R => \^sr\(0)
    );
\register_reg[1304]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1298),
      Q => \^dina\(1304),
      R => \^sr\(0)
    );
\register_reg[1305]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1299),
      Q => \^dina\(1305),
      R => \^sr\(0)
    );
\register_reg[1306]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1300),
      Q => \^dina\(1306),
      R => \^sr\(0)
    );
\register_reg[1307]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1301),
      Q => \^dina\(1307),
      R => \^sr\(0)
    );
\register_reg[1308]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1302),
      Q => \^dina\(1308),
      R => \^sr\(0)
    );
\register_reg[1309]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1303),
      Q => \^dina\(1309),
      R => \^sr\(0)
    );
\register_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(124),
      Q => \^dina\(130),
      R => \^sr\(0)
    );
\register_reg[1310]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1304),
      Q => \^dina\(1310),
      R => \^sr\(0)
    );
\register_reg[1311]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1305),
      Q => \^dina\(1311),
      R => \^sr\(0)
    );
\register_reg[1312]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1306),
      Q => \^dina\(1312),
      R => \^sr\(0)
    );
\register_reg[1313]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1307),
      Q => \^dina\(1313),
      R => \^sr\(0)
    );
\register_reg[1314]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1308),
      Q => \^dina\(1314),
      R => \^sr\(0)
    );
\register_reg[1315]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1309),
      Q => \^dina\(1315),
      R => \^sr\(0)
    );
\register_reg[1316]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1310),
      Q => \^dina\(1316),
      R => \^sr\(0)
    );
\register_reg[1317]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1311),
      Q => \^dina\(1317),
      R => \^sr\(0)
    );
\register_reg[1318]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1312),
      Q => \^dina\(1318),
      R => \^sr\(0)
    );
\register_reg[1319]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1313),
      Q => \^dina\(1319),
      R => \^sr\(0)
    );
\register_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(125),
      Q => \^dina\(131),
      R => \^sr\(0)
    );
\register_reg[1320]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1314),
      Q => \^dina\(1320),
      R => \^sr\(0)
    );
\register_reg[1321]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1315),
      Q => \^dina\(1321),
      R => \^sr\(0)
    );
\register_reg[1322]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1316),
      Q => \^dina\(1322),
      R => \^sr\(0)
    );
\register_reg[1323]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1317),
      Q => \^dina\(1323),
      R => \^sr\(0)
    );
\register_reg[1324]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1318),
      Q => \^dina\(1324),
      R => \^sr\(0)
    );
\register_reg[1325]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1319),
      Q => \^dina\(1325),
      R => \^sr\(0)
    );
\register_reg[1326]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1320),
      Q => \^dina\(1326),
      R => \^sr\(0)
    );
\register_reg[1327]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1321),
      Q => \^dina\(1327),
      R => \^sr\(0)
    );
\register_reg[1328]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1322),
      Q => \^dina\(1328),
      R => \^sr\(0)
    );
\register_reg[1329]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1323),
      Q => \^dina\(1329),
      R => \^sr\(0)
    );
\register_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(126),
      Q => \^dina\(132),
      R => \^sr\(0)
    );
\register_reg[1330]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1324),
      Q => \^dina\(1330),
      R => \^sr\(0)
    );
\register_reg[1331]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1325),
      Q => \^dina\(1331),
      R => \^sr\(0)
    );
\register_reg[1332]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1326),
      Q => \^dina\(1332),
      R => \^sr\(0)
    );
\register_reg[1333]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1327),
      Q => \^dina\(1333),
      R => \^sr\(0)
    );
\register_reg[1334]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1328),
      Q => \^dina\(1334),
      R => \^sr\(0)
    );
\register_reg[1335]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1329),
      Q => \^dina\(1335),
      R => \^sr\(0)
    );
\register_reg[1336]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1330),
      Q => \^dina\(1336),
      R => \^sr\(0)
    );
\register_reg[1337]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1331),
      Q => \^dina\(1337),
      R => \^sr\(0)
    );
\register_reg[1338]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1332),
      Q => \^dina\(1338),
      R => \^sr\(0)
    );
\register_reg[1339]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1333),
      Q => \^dina\(1339),
      R => \^sr\(0)
    );
\register_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(127),
      Q => \^dina\(133),
      R => \^sr\(0)
    );
\register_reg[1340]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1334),
      Q => \^dina\(1340),
      R => \^sr\(0)
    );
\register_reg[1341]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1335),
      Q => \^dina\(1341),
      R => \^sr\(0)
    );
\register_reg[1342]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1336),
      Q => \^dina\(1342),
      R => \^sr\(0)
    );
\register_reg[1343]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1337),
      Q => \^dina\(1343),
      R => \^sr\(0)
    );
\register_reg[1344]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1338),
      Q => \^dina\(1344),
      R => \^sr\(0)
    );
\register_reg[1345]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1339),
      Q => \^dina\(1345),
      R => \^sr\(0)
    );
\register_reg[1346]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1340),
      Q => \^dina\(1346),
      R => \^sr\(0)
    );
\register_reg[1347]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1341),
      Q => \^dina\(1347),
      R => \^sr\(0)
    );
\register_reg[1348]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1342),
      Q => \^dina\(1348),
      R => \^sr\(0)
    );
\register_reg[1349]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1343),
      Q => \^dina\(1349),
      R => \^sr\(0)
    );
\register_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(128),
      Q => \^dina\(134),
      R => \^sr\(0)
    );
\register_reg[1350]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1344),
      Q => \^dina\(1350),
      R => \^sr\(0)
    );
\register_reg[1351]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1345),
      Q => \^dina\(1351),
      R => \^sr\(0)
    );
\register_reg[1352]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1346),
      Q => \^dina\(1352),
      R => \^sr\(0)
    );
\register_reg[1353]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1347),
      Q => \^dina\(1353),
      R => \^sr\(0)
    );
\register_reg[1354]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1348),
      Q => \^dina\(1354),
      R => \^sr\(0)
    );
\register_reg[1355]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1349),
      Q => \^dina\(1355),
      R => \^sr\(0)
    );
\register_reg[1356]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1350),
      Q => \^dina\(1356),
      R => \^sr\(0)
    );
\register_reg[1357]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1351),
      Q => \^dina\(1357),
      R => \^sr\(0)
    );
\register_reg[1358]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1352),
      Q => \^dina\(1358),
      R => \^sr\(0)
    );
\register_reg[1359]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1353),
      Q => \^dina\(1359),
      R => \^sr\(0)
    );
\register_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(129),
      Q => \^dina\(135),
      R => \^sr\(0)
    );
\register_reg[1360]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1354),
      Q => \^dina\(1360),
      R => \^sr\(0)
    );
\register_reg[1361]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1355),
      Q => \^dina\(1361),
      R => \^sr\(0)
    );
\register_reg[1362]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1356),
      Q => \^dina\(1362),
      R => \^sr\(0)
    );
\register_reg[1363]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1357),
      Q => \^dina\(1363),
      R => \^sr\(0)
    );
\register_reg[1364]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1358),
      Q => \^dina\(1364),
      R => \^sr\(0)
    );
\register_reg[1365]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1359),
      Q => \^dina\(1365),
      R => \^sr\(0)
    );
\register_reg[1366]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1360),
      Q => \^dina\(1366),
      R => \^sr\(0)
    );
\register_reg[1367]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1361),
      Q => \^dina\(1367),
      R => \^sr\(0)
    );
\register_reg[1368]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1362),
      Q => \^dina\(1368),
      R => \^sr\(0)
    );
\register_reg[1369]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1363),
      Q => \^dina\(1369),
      R => \^sr\(0)
    );
\register_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(130),
      Q => \^dina\(136),
      R => \^sr\(0)
    );
\register_reg[1370]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1364),
      Q => \^dina\(1370),
      R => \^sr\(0)
    );
\register_reg[1371]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1365),
      Q => \^dina\(1371),
      R => \^sr\(0)
    );
\register_reg[1372]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1366),
      Q => \^dina\(1372),
      R => \^sr\(0)
    );
\register_reg[1373]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1367),
      Q => \^dina\(1373),
      R => \^sr\(0)
    );
\register_reg[1374]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1368),
      Q => \^dina\(1374),
      R => \^sr\(0)
    );
\register_reg[1375]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1369),
      Q => \^dina\(1375),
      R => \^sr\(0)
    );
\register_reg[1376]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1370),
      Q => \^dina\(1376),
      R => \^sr\(0)
    );
\register_reg[1377]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1371),
      Q => \^dina\(1377),
      R => \^sr\(0)
    );
\register_reg[1378]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1372),
      Q => \^dina\(1378),
      R => \^sr\(0)
    );
\register_reg[1379]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1373),
      Q => \^dina\(1379),
      R => \^sr\(0)
    );
\register_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(131),
      Q => \^dina\(137),
      R => \^sr\(0)
    );
\register_reg[1380]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1374),
      Q => \^dina\(1380),
      R => \^sr\(0)
    );
\register_reg[1381]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1375),
      Q => \^dina\(1381),
      R => \^sr\(0)
    );
\register_reg[1382]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1376),
      Q => \^dina\(1382),
      R => \^sr\(0)
    );
\register_reg[1383]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1377),
      Q => \^dina\(1383),
      R => \^sr\(0)
    );
\register_reg[1384]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1378),
      Q => \^dina\(1384),
      R => \^sr\(0)
    );
\register_reg[1385]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1379),
      Q => \^dina\(1385),
      R => \^sr\(0)
    );
\register_reg[1386]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1380),
      Q => \^dina\(1386),
      R => \^sr\(0)
    );
\register_reg[1387]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1381),
      Q => \^dina\(1387),
      R => \^sr\(0)
    );
\register_reg[1388]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1382),
      Q => \^dina\(1388),
      R => \^sr\(0)
    );
\register_reg[1389]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1383),
      Q => \^dina\(1389),
      R => \^sr\(0)
    );
\register_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(132),
      Q => \^dina\(138),
      R => \^sr\(0)
    );
\register_reg[1390]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1384),
      Q => \^dina\(1390),
      R => \^sr\(0)
    );
\register_reg[1391]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1385),
      Q => \^dina\(1391),
      R => \^sr\(0)
    );
\register_reg[1392]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1386),
      Q => \^dina\(1392),
      R => \^sr\(0)
    );
\register_reg[1393]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1387),
      Q => \^dina\(1393),
      R => \^sr\(0)
    );
\register_reg[1394]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1388),
      Q => \^dina\(1394),
      R => \^sr\(0)
    );
\register_reg[1395]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1389),
      Q => \^dina\(1395),
      R => \^sr\(0)
    );
\register_reg[1396]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1390),
      Q => \^dina\(1396),
      R => \^sr\(0)
    );
\register_reg[1397]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1391),
      Q => \^dina\(1397),
      R => \^sr\(0)
    );
\register_reg[1398]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1392),
      Q => \^dina\(1398),
      R => \^sr\(0)
    );
\register_reg[1399]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1393),
      Q => \^dina\(1399),
      R => \^sr\(0)
    );
\register_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(133),
      Q => \^dina\(139),
      R => \^sr\(0)
    );
\register_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(7),
      Q => \^dina\(13),
      R => \^sr\(0)
    );
\register_reg[1400]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1394),
      Q => \^dina\(1400),
      R => \^sr\(0)
    );
\register_reg[1401]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1395),
      Q => \^dina\(1401),
      R => \^sr\(0)
    );
\register_reg[1402]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1396),
      Q => \^dina\(1402),
      R => \^sr\(0)
    );
\register_reg[1403]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1397),
      Q => \^dina\(1403),
      R => \^sr\(0)
    );
\register_reg[1404]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1398),
      Q => \^dina\(1404),
      R => \^sr\(0)
    );
\register_reg[1405]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1399),
      Q => \^dina\(1405),
      R => \^sr\(0)
    );
\register_reg[1406]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1400),
      Q => \^dina\(1406),
      R => \^sr\(0)
    );
\register_reg[1407]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1401),
      Q => \^dina\(1407),
      R => \^sr\(0)
    );
\register_reg[1408]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1402),
      Q => \^dina\(1408),
      R => \^sr\(0)
    );
\register_reg[1409]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1403),
      Q => \^dina\(1409),
      R => \^sr\(0)
    );
\register_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(134),
      Q => \^dina\(140),
      R => \^sr\(0)
    );
\register_reg[1410]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1404),
      Q => \^dina\(1410),
      R => \^sr\(0)
    );
\register_reg[1411]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1405),
      Q => \^dina\(1411),
      R => \^sr\(0)
    );
\register_reg[1412]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1406),
      Q => \^dina\(1412),
      R => \^sr\(0)
    );
\register_reg[1413]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1407),
      Q => \^dina\(1413),
      R => \^sr\(0)
    );
\register_reg[1414]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1408),
      Q => \^dina\(1414),
      R => \^sr\(0)
    );
\register_reg[1415]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1409),
      Q => \^dina\(1415),
      R => \^sr\(0)
    );
\register_reg[1416]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1410),
      Q => \^dina\(1416),
      R => \^sr\(0)
    );
\register_reg[1417]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1411),
      Q => \^dina\(1417),
      R => \^sr\(0)
    );
\register_reg[1418]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1412),
      Q => \^dina\(1418),
      R => \^sr\(0)
    );
\register_reg[1419]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1413),
      Q => \^dina\(1419),
      R => \^sr\(0)
    );
\register_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(135),
      Q => \^dina\(141),
      R => \^sr\(0)
    );
\register_reg[1420]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1414),
      Q => \^dina\(1420),
      R => \^sr\(0)
    );
\register_reg[1421]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1415),
      Q => \^dina\(1421),
      R => \^sr\(0)
    );
\register_reg[1422]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1416),
      Q => \^dina\(1422),
      R => \^sr\(0)
    );
\register_reg[1423]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1417),
      Q => \^dina\(1423),
      R => \^sr\(0)
    );
\register_reg[1424]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1418),
      Q => \^dina\(1424),
      R => \^sr\(0)
    );
\register_reg[1425]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1419),
      Q => \^dina\(1425),
      R => \^sr\(0)
    );
\register_reg[1426]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1420),
      Q => \^dina\(1426),
      R => \^sr\(0)
    );
\register_reg[1427]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1421),
      Q => \^dina\(1427),
      R => \^sr\(0)
    );
\register_reg[1428]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1422),
      Q => \^dina\(1428),
      R => \^sr\(0)
    );
\register_reg[1429]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1423),
      Q => \^dina\(1429),
      R => \^sr\(0)
    );
\register_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(136),
      Q => \^dina\(142),
      R => \^sr\(0)
    );
\register_reg[1430]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1424),
      Q => \^dina\(1430),
      R => \^sr\(0)
    );
\register_reg[1431]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1425),
      Q => \^dina\(1431),
      R => \^sr\(0)
    );
\register_reg[1432]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1426),
      Q => \^dina\(1432),
      R => \^sr\(0)
    );
\register_reg[1433]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1427),
      Q => \^dina\(1433),
      R => \^sr\(0)
    );
\register_reg[1434]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1428),
      Q => \^dina\(1434),
      R => \^sr\(0)
    );
\register_reg[1435]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1429),
      Q => \^dina\(1435),
      R => \^sr\(0)
    );
\register_reg[1436]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1430),
      Q => \^dina\(1436),
      R => \^sr\(0)
    );
\register_reg[1437]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1431),
      Q => \^dina\(1437),
      R => \^sr\(0)
    );
\register_reg[1438]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1432),
      Q => \^dina\(1438),
      R => \^sr\(0)
    );
\register_reg[1439]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1433),
      Q => \^dina\(1439),
      R => \^sr\(0)
    );
\register_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(137),
      Q => \^dina\(143),
      R => \^sr\(0)
    );
\register_reg[1440]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1434),
      Q => \^dina\(1440),
      R => \^sr\(0)
    );
\register_reg[1441]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1435),
      Q => \^dina\(1441),
      R => \^sr\(0)
    );
\register_reg[1442]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1436),
      Q => \^dina\(1442),
      R => \^sr\(0)
    );
\register_reg[1443]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1437),
      Q => \^dina\(1443),
      R => \^sr\(0)
    );
\register_reg[1444]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1438),
      Q => \^dina\(1444),
      R => \^sr\(0)
    );
\register_reg[1445]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1439),
      Q => \^dina\(1445),
      R => \^sr\(0)
    );
\register_reg[1446]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1440),
      Q => \^dina\(1446),
      R => \^sr\(0)
    );
\register_reg[1447]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1441),
      Q => \^dina\(1447),
      R => \^sr\(0)
    );
\register_reg[1448]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1442),
      Q => \^dina\(1448),
      R => \^sr\(0)
    );
\register_reg[1449]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1443),
      Q => \^dina\(1449),
      R => \^sr\(0)
    );
\register_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(138),
      Q => \^dina\(144),
      R => \^sr\(0)
    );
\register_reg[1450]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1444),
      Q => \^dina\(1450),
      R => \^sr\(0)
    );
\register_reg[1451]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1445),
      Q => \^dina\(1451),
      R => \^sr\(0)
    );
\register_reg[1452]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1446),
      Q => \^dina\(1452),
      R => \^sr\(0)
    );
\register_reg[1453]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1447),
      Q => \^dina\(1453),
      R => \^sr\(0)
    );
\register_reg[1454]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1448),
      Q => \^dina\(1454),
      R => \^sr\(0)
    );
\register_reg[1455]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1449),
      Q => \^dina\(1455),
      R => \^sr\(0)
    );
\register_reg[1456]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1450),
      Q => \^dina\(1456),
      R => \^sr\(0)
    );
\register_reg[1457]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1451),
      Q => \^dina\(1457),
      R => \^sr\(0)
    );
\register_reg[1458]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1452),
      Q => \^dina\(1458),
      R => \^sr\(0)
    );
\register_reg[1459]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1453),
      Q => \^dina\(1459),
      R => \^sr\(0)
    );
\register_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(139),
      Q => \^dina\(145),
      R => \^sr\(0)
    );
\register_reg[1460]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1454),
      Q => \^dina\(1460),
      R => \^sr\(0)
    );
\register_reg[1461]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1455),
      Q => \^dina\(1461),
      R => \^sr\(0)
    );
\register_reg[1462]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1456),
      Q => \^dina\(1462),
      R => \^sr\(0)
    );
\register_reg[1463]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1457),
      Q => \^dina\(1463),
      R => \^sr\(0)
    );
\register_reg[1464]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1458),
      Q => \^dina\(1464),
      R => \^sr\(0)
    );
\register_reg[1465]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1459),
      Q => \^dina\(1465),
      R => \^sr\(0)
    );
\register_reg[1466]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1460),
      Q => \^dina\(1466),
      R => \^sr\(0)
    );
\register_reg[1467]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1461),
      Q => \^dina\(1467),
      R => \^sr\(0)
    );
\register_reg[1468]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1462),
      Q => \^dina\(1468),
      R => \^sr\(0)
    );
\register_reg[1469]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1463),
      Q => \^dina\(1469),
      R => \^sr\(0)
    );
\register_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(140),
      Q => \^dina\(146),
      R => \^sr\(0)
    );
\register_reg[1470]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1464),
      Q => \^dina\(1470),
      R => \^sr\(0)
    );
\register_reg[1471]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1465),
      Q => \^dina\(1471),
      R => \^sr\(0)
    );
\register_reg[1472]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1466),
      Q => \^dina\(1472),
      R => \^sr\(0)
    );
\register_reg[1473]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1467),
      Q => \^dina\(1473),
      R => \^sr\(0)
    );
\register_reg[1474]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1468),
      Q => \^dina\(1474),
      R => \^sr\(0)
    );
\register_reg[1475]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1469),
      Q => \^dina\(1475),
      R => \^sr\(0)
    );
\register_reg[1476]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1470),
      Q => \^dina\(1476),
      R => \^sr\(0)
    );
\register_reg[1477]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1471),
      Q => \^dina\(1477),
      R => \^sr\(0)
    );
\register_reg[1478]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1472),
      Q => \^dina\(1478),
      R => \^sr\(0)
    );
\register_reg[1479]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1473),
      Q => \^dina\(1479),
      R => \^sr\(0)
    );
\register_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(141),
      Q => \^dina\(147),
      R => \^sr\(0)
    );
\register_reg[1480]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1474),
      Q => \^dina\(1480),
      R => \^sr\(0)
    );
\register_reg[1481]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1475),
      Q => \^dina\(1481),
      R => \^sr\(0)
    );
\register_reg[1482]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1476),
      Q => \^dina\(1482),
      R => \^sr\(0)
    );
\register_reg[1483]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1477),
      Q => \^dina\(1483),
      R => \^sr\(0)
    );
\register_reg[1484]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1478),
      Q => \^dina\(1484),
      R => \^sr\(0)
    );
\register_reg[1485]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1479),
      Q => \^dina\(1485),
      R => \^sr\(0)
    );
\register_reg[1486]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1480),
      Q => \^dina\(1486),
      R => \^sr\(0)
    );
\register_reg[1487]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1481),
      Q => \^dina\(1487),
      R => \^sr\(0)
    );
\register_reg[1488]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1482),
      Q => \^dina\(1488),
      R => \^sr\(0)
    );
\register_reg[1489]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1483),
      Q => \^dina\(1489),
      R => \^sr\(0)
    );
\register_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(142),
      Q => \^dina\(148),
      R => \^sr\(0)
    );
\register_reg[1490]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1484),
      Q => \^dina\(1490),
      R => \^sr\(0)
    );
\register_reg[1491]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1485),
      Q => \^dina\(1491),
      R => \^sr\(0)
    );
\register_reg[1492]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1486),
      Q => \^dina\(1492),
      R => \^sr\(0)
    );
\register_reg[1493]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1487),
      Q => \^dina\(1493),
      R => \^sr\(0)
    );
\register_reg[1494]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1488),
      Q => \^dina\(1494),
      R => \^sr\(0)
    );
\register_reg[1495]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1489),
      Q => \^dina\(1495),
      R => \^sr\(0)
    );
\register_reg[1496]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1490),
      Q => \^dina\(1496),
      R => \^sr\(0)
    );
\register_reg[1497]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1491),
      Q => \^dina\(1497),
      R => \^sr\(0)
    );
\register_reg[1498]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1492),
      Q => \^dina\(1498),
      R => \^sr\(0)
    );
\register_reg[1499]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1493),
      Q => \^dina\(1499),
      R => \^sr\(0)
    );
\register_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(143),
      Q => \^dina\(149),
      R => \^sr\(0)
    );
\register_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(8),
      Q => \^dina\(14),
      R => \^sr\(0)
    );
\register_reg[1500]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1494),
      Q => \^dina\(1500),
      R => \^sr\(0)
    );
\register_reg[1501]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1495),
      Q => \^dina\(1501),
      R => \^sr\(0)
    );
\register_reg[1502]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1496),
      Q => \^dina\(1502),
      R => \^sr\(0)
    );
\register_reg[1503]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1497),
      Q => \^dina\(1503),
      R => \^sr\(0)
    );
\register_reg[1504]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1498),
      Q => \^dina\(1504),
      R => \^sr\(0)
    );
\register_reg[1505]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1499),
      Q => \^dina\(1505),
      R => \^sr\(0)
    );
\register_reg[1506]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1500),
      Q => \^dina\(1506),
      R => \^sr\(0)
    );
\register_reg[1507]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1501),
      Q => \^dina\(1507),
      R => \^sr\(0)
    );
\register_reg[1508]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1502),
      Q => \^dina\(1508),
      R => \^sr\(0)
    );
\register_reg[1509]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1503),
      Q => \^dina\(1509),
      R => \^sr\(0)
    );
\register_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(144),
      Q => \^dina\(150),
      R => \^sr\(0)
    );
\register_reg[1510]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1504),
      Q => \^dina\(1510),
      R => \^sr\(0)
    );
\register_reg[1511]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1505),
      Q => \^dina\(1511),
      R => \^sr\(0)
    );
\register_reg[1512]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1506),
      Q => \^dina\(1512),
      R => \^sr\(0)
    );
\register_reg[1513]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1507),
      Q => \^dina\(1513),
      R => \^sr\(0)
    );
\register_reg[1514]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1508),
      Q => \^dina\(1514),
      R => \^sr\(0)
    );
\register_reg[1515]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1509),
      Q => \^dina\(1515),
      R => \^sr\(0)
    );
\register_reg[1516]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1510),
      Q => \^dina\(1516),
      R => \^sr\(0)
    );
\register_reg[1517]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1511),
      Q => \^dina\(1517),
      R => \^sr\(0)
    );
\register_reg[1518]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1512),
      Q => \^dina\(1518),
      R => \^sr\(0)
    );
\register_reg[1519]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1513),
      Q => \^dina\(1519),
      R => \^sr\(0)
    );
\register_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(145),
      Q => \^dina\(151),
      R => \^sr\(0)
    );
\register_reg[1520]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1514),
      Q => \^dina\(1520),
      R => \^sr\(0)
    );
\register_reg[1521]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1515),
      Q => \^dina\(1521),
      R => \^sr\(0)
    );
\register_reg[1522]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1516),
      Q => \^dina\(1522),
      R => \^sr\(0)
    );
\register_reg[1523]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1517),
      Q => \^dina\(1523),
      R => \^sr\(0)
    );
\register_reg[1524]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1518),
      Q => \^dina\(1524),
      R => \^sr\(0)
    );
\register_reg[1525]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1519),
      Q => \^dina\(1525),
      R => \^sr\(0)
    );
\register_reg[1526]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1520),
      Q => \^dina\(1526),
      R => \^sr\(0)
    );
\register_reg[1527]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1521),
      Q => \^dina\(1527),
      R => \^sr\(0)
    );
\register_reg[1528]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1522),
      Q => \^dina\(1528),
      R => \^sr\(0)
    );
\register_reg[1529]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1523),
      Q => \^dina\(1529),
      R => \^sr\(0)
    );
\register_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(146),
      Q => \^dina\(152),
      R => \^sr\(0)
    );
\register_reg[1530]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1524),
      Q => \^dina\(1530),
      R => \^sr\(0)
    );
\register_reg[1531]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1525),
      Q => \^dina\(1531),
      R => \^sr\(0)
    );
\register_reg[1532]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1526),
      Q => \^dina\(1532),
      R => \^sr\(0)
    );
\register_reg[1533]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1527),
      Q => \^dina\(1533),
      R => \^sr\(0)
    );
\register_reg[1534]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1528),
      Q => \^dina\(1534),
      R => \^sr\(0)
    );
\register_reg[1535]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1529),
      Q => \^dina\(1535),
      R => \^sr\(0)
    );
\register_reg[1536]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1530),
      Q => \^dina\(1536),
      R => \^sr\(0)
    );
\register_reg[1537]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1531),
      Q => \^dina\(1537),
      R => \^sr\(0)
    );
\register_reg[1538]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1532),
      Q => \^dina\(1538),
      R => \^sr\(0)
    );
\register_reg[1539]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1533),
      Q => \^dina\(1539),
      R => \^sr\(0)
    );
\register_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(147),
      Q => \^dina\(153),
      R => \^sr\(0)
    );
\register_reg[1540]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1534),
      Q => \^dina\(1540),
      R => \^sr\(0)
    );
\register_reg[1541]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1535),
      Q => \^dina\(1541),
      R => \^sr\(0)
    );
\register_reg[1542]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1536),
      Q => \^dina\(1542),
      R => \^sr\(0)
    );
\register_reg[1543]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1537),
      Q => \^dina\(1543),
      R => \^sr\(0)
    );
\register_reg[1544]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1538),
      Q => \^dina\(1544),
      R => \^sr\(0)
    );
\register_reg[1545]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1539),
      Q => \^dina\(1545),
      R => \^sr\(0)
    );
\register_reg[1546]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1540),
      Q => \^dina\(1546),
      R => \^sr\(0)
    );
\register_reg[1547]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1541),
      Q => \^dina\(1547),
      R => \^sr\(0)
    );
\register_reg[1548]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1542),
      Q => \^dina\(1548),
      R => \^sr\(0)
    );
\register_reg[1549]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1543),
      Q => \^dina\(1549),
      R => \^sr\(0)
    );
\register_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(148),
      Q => \^dina\(154),
      R => \^sr\(0)
    );
\register_reg[1550]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1544),
      Q => \^dina\(1550),
      R => \^sr\(0)
    );
\register_reg[1551]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1545),
      Q => \^dina\(1551),
      R => \^sr\(0)
    );
\register_reg[1552]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1546),
      Q => \^dina\(1552),
      R => \^sr\(0)
    );
\register_reg[1553]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1547),
      Q => \^dina\(1553),
      R => \^sr\(0)
    );
\register_reg[1554]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1548),
      Q => \^dina\(1554),
      R => \^sr\(0)
    );
\register_reg[1555]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1549),
      Q => \^dina\(1555),
      R => \^sr\(0)
    );
\register_reg[1556]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1550),
      Q => \^dina\(1556),
      R => \^sr\(0)
    );
\register_reg[1557]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1551),
      Q => \^dina\(1557),
      R => \^sr\(0)
    );
\register_reg[1558]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1552),
      Q => \^dina\(1558),
      R => \^sr\(0)
    );
\register_reg[1559]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1553),
      Q => \^dina\(1559),
      R => \^sr\(0)
    );
\register_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(149),
      Q => \^dina\(155),
      R => \^sr\(0)
    );
\register_reg[1560]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1554),
      Q => \^dina\(1560),
      R => \^sr\(0)
    );
\register_reg[1561]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1555),
      Q => \^dina\(1561),
      R => \^sr\(0)
    );
\register_reg[1562]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1556),
      Q => \^dina\(1562),
      R => \^sr\(0)
    );
\register_reg[1563]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1557),
      Q => \^dina\(1563),
      R => \^sr\(0)
    );
\register_reg[1564]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1558),
      Q => \^dina\(1564),
      R => \^sr\(0)
    );
\register_reg[1565]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1559),
      Q => \^dina\(1565),
      R => \^sr\(0)
    );
\register_reg[1566]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1560),
      Q => \^dina\(1566),
      R => \^sr\(0)
    );
\register_reg[1567]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1561),
      Q => \^dina\(1567),
      R => \^sr\(0)
    );
\register_reg[1568]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1562),
      Q => \^dina\(1568),
      R => \^sr\(0)
    );
\register_reg[1569]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1563),
      Q => \^dina\(1569),
      R => \^sr\(0)
    );
\register_reg[156]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(150),
      Q => \^dina\(156),
      R => \^sr\(0)
    );
\register_reg[1570]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1564),
      Q => \^dina\(1570),
      R => \^sr\(0)
    );
\register_reg[1571]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1565),
      Q => \^dina\(1571),
      R => \^sr\(0)
    );
\register_reg[1572]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1566),
      Q => \^dina\(1572),
      R => \^sr\(0)
    );
\register_reg[1573]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1567),
      Q => \^dina\(1573),
      R => \^sr\(0)
    );
\register_reg[1574]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1568),
      Q => \^dina\(1574),
      R => \^sr\(0)
    );
\register_reg[1575]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1569),
      Q => \^dina\(1575),
      R => \^sr\(0)
    );
\register_reg[1576]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1570),
      Q => \^dina\(1576),
      R => \^sr\(0)
    );
\register_reg[1577]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1571),
      Q => \^dina\(1577),
      R => \^sr\(0)
    );
\register_reg[1578]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1572),
      Q => \^dina\(1578),
      R => \^sr\(0)
    );
\register_reg[1579]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1573),
      Q => \^dina\(1579),
      R => \^sr\(0)
    );
\register_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(151),
      Q => \^dina\(157),
      R => \^sr\(0)
    );
\register_reg[1580]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1574),
      Q => \^dina\(1580),
      R => \^sr\(0)
    );
\register_reg[1581]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1575),
      Q => \^dina\(1581),
      R => \^sr\(0)
    );
\register_reg[1582]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1576),
      Q => \^dina\(1582),
      R => \^sr\(0)
    );
\register_reg[1583]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1577),
      Q => \^dina\(1583),
      R => \^sr\(0)
    );
\register_reg[1584]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1578),
      Q => \^dina\(1584),
      R => \^sr\(0)
    );
\register_reg[1585]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1579),
      Q => \^dina\(1585),
      R => \^sr\(0)
    );
\register_reg[1586]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1580),
      Q => \^dina\(1586),
      R => \^sr\(0)
    );
\register_reg[1587]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1581),
      Q => \^dina\(1587),
      R => \^sr\(0)
    );
\register_reg[1588]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1582),
      Q => \^dina\(1588),
      R => \^sr\(0)
    );
\register_reg[1589]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1583),
      Q => \^dina\(1589),
      R => \^sr\(0)
    );
\register_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(152),
      Q => \^dina\(158),
      R => \^sr\(0)
    );
\register_reg[1590]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1584),
      Q => \^dina\(1590),
      R => \^sr\(0)
    );
\register_reg[1591]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1585),
      Q => \^dina\(1591),
      R => \^sr\(0)
    );
\register_reg[1592]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1586),
      Q => \^dina\(1592),
      R => \^sr\(0)
    );
\register_reg[1593]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1587),
      Q => \^dina\(1593),
      R => \^sr\(0)
    );
\register_reg[1594]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1588),
      Q => \^dina\(1594),
      R => \^sr\(0)
    );
\register_reg[1595]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1589),
      Q => \^dina\(1595),
      R => \^sr\(0)
    );
\register_reg[1596]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1590),
      Q => \^dina\(1596),
      R => \^sr\(0)
    );
\register_reg[1597]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1591),
      Q => \^dina\(1597),
      R => \^sr\(0)
    );
\register_reg[1598]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1592),
      Q => \^dina\(1598),
      R => \^sr\(0)
    );
\register_reg[1599]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1593),
      Q => \^dina\(1599),
      R => \^sr\(0)
    );
\register_reg[159]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(153),
      Q => \^dina\(159),
      R => \^sr\(0)
    );
\register_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(9),
      Q => \^dina\(15),
      R => \^sr\(0)
    );
\register_reg[1600]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1594),
      Q => \^dina\(1600),
      R => \^sr\(0)
    );
\register_reg[1601]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1595),
      Q => \^dina\(1601),
      R => \^sr\(0)
    );
\register_reg[1602]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1596),
      Q => \^dina\(1602),
      R => \^sr\(0)
    );
\register_reg[1603]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1597),
      Q => \^dina\(1603),
      R => \^sr\(0)
    );
\register_reg[1604]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1598),
      Q => \^dina\(1604),
      R => \^sr\(0)
    );
\register_reg[1605]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1599),
      Q => \^dina\(1605),
      R => \^sr\(0)
    );
\register_reg[1606]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1600),
      Q => \^dina\(1606),
      R => \^sr\(0)
    );
\register_reg[1607]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1601),
      Q => \^dina\(1607),
      R => \^sr\(0)
    );
\register_reg[1608]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1602),
      Q => \^dina\(1608),
      R => \^sr\(0)
    );
\register_reg[1609]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1603),
      Q => \^dina\(1609),
      R => \^sr\(0)
    );
\register_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(154),
      Q => \^dina\(160),
      R => \^sr\(0)
    );
\register_reg[1610]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1604),
      Q => \^dina\(1610),
      R => \^sr\(0)
    );
\register_reg[1611]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1605),
      Q => \^dina\(1611),
      R => \^sr\(0)
    );
\register_reg[1612]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1606),
      Q => \^dina\(1612),
      R => \^sr\(0)
    );
\register_reg[1613]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1607),
      Q => \^dina\(1613),
      R => \^sr\(0)
    );
\register_reg[1614]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1608),
      Q => \^dina\(1614),
      R => \^sr\(0)
    );
\register_reg[1615]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1609),
      Q => \^dina\(1615),
      R => \^sr\(0)
    );
\register_reg[1616]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1610),
      Q => \^dina\(1616),
      R => \^sr\(0)
    );
\register_reg[1617]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1611),
      Q => \^dina\(1617),
      R => \^sr\(0)
    );
\register_reg[1618]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1612),
      Q => \^dina\(1618),
      R => \^sr\(0)
    );
\register_reg[1619]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1613),
      Q => \^dina\(1619),
      R => \^sr\(0)
    );
\register_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(155),
      Q => \^dina\(161),
      R => \^sr\(0)
    );
\register_reg[1620]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1614),
      Q => \^dina\(1620),
      R => \^sr\(0)
    );
\register_reg[1621]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1615),
      Q => \^dina\(1621),
      R => \^sr\(0)
    );
\register_reg[1622]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1616),
      Q => \^dina\(1622),
      R => \^sr\(0)
    );
\register_reg[1623]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1617),
      Q => \^dina\(1623),
      R => \^sr\(0)
    );
\register_reg[1624]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1618),
      Q => \^dina\(1624),
      R => \^sr\(0)
    );
\register_reg[1625]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1619),
      Q => \^dina\(1625),
      R => \^sr\(0)
    );
\register_reg[1626]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1620),
      Q => \^dina\(1626),
      R => \^sr\(0)
    );
\register_reg[1627]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1621),
      Q => \^dina\(1627),
      R => \^sr\(0)
    );
\register_reg[1628]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1622),
      Q => \^dina\(1628),
      R => \^sr\(0)
    );
\register_reg[1629]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1623),
      Q => \^dina\(1629),
      R => \^sr\(0)
    );
\register_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(156),
      Q => \^dina\(162),
      R => \^sr\(0)
    );
\register_reg[1630]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1624),
      Q => \^dina\(1630),
      R => \^sr\(0)
    );
\register_reg[1631]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1625),
      Q => \^dina\(1631),
      R => \^sr\(0)
    );
\register_reg[1632]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1626),
      Q => \^dina\(1632),
      R => \^sr\(0)
    );
\register_reg[1633]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1627),
      Q => \^dina\(1633),
      R => \^sr\(0)
    );
\register_reg[1634]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1628),
      Q => \^dina\(1634),
      R => \^sr\(0)
    );
\register_reg[1635]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1629),
      Q => \^dina\(1635),
      R => \^sr\(0)
    );
\register_reg[1636]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1630),
      Q => \^dina\(1636),
      R => \^sr\(0)
    );
\register_reg[1637]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1631),
      Q => \^dina\(1637),
      R => \^sr\(0)
    );
\register_reg[1638]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1632),
      Q => \^dina\(1638),
      R => \^sr\(0)
    );
\register_reg[1639]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1633),
      Q => \^dina\(1639),
      R => \^sr\(0)
    );
\register_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(157),
      Q => \^dina\(163),
      R => \^sr\(0)
    );
\register_reg[1640]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1634),
      Q => \^dina\(1640),
      R => \^sr\(0)
    );
\register_reg[1641]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1635),
      Q => \^dina\(1641),
      R => \^sr\(0)
    );
\register_reg[1642]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1636),
      Q => \^dina\(1642),
      R => \^sr\(0)
    );
\register_reg[1643]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1637),
      Q => \^dina\(1643),
      R => \^sr\(0)
    );
\register_reg[1644]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1638),
      Q => \^dina\(1644),
      R => \^sr\(0)
    );
\register_reg[1645]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1639),
      Q => \^dina\(1645),
      R => \^sr\(0)
    );
\register_reg[1646]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1640),
      Q => \^dina\(1646),
      R => \^sr\(0)
    );
\register_reg[1647]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1641),
      Q => \^dina\(1647),
      R => \^sr\(0)
    );
\register_reg[1648]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1642),
      Q => \^dina\(1648),
      R => \^sr\(0)
    );
\register_reg[1649]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1643),
      Q => \^dina\(1649),
      R => \^sr\(0)
    );
\register_reg[164]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(158),
      Q => \^dina\(164),
      R => \^sr\(0)
    );
\register_reg[1650]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1644),
      Q => \^dina\(1650),
      R => \^sr\(0)
    );
\register_reg[1651]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1645),
      Q => \^dina\(1651),
      R => \^sr\(0)
    );
\register_reg[1652]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1646),
      Q => \^dina\(1652),
      R => \^sr\(0)
    );
\register_reg[1653]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1647),
      Q => \^dina\(1653),
      R => \^sr\(0)
    );
\register_reg[1654]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1648),
      Q => \^dina\(1654),
      R => \^sr\(0)
    );
\register_reg[1655]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1649),
      Q => \^dina\(1655),
      R => \^sr\(0)
    );
\register_reg[1656]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1650),
      Q => \^dina\(1656),
      R => \^sr\(0)
    );
\register_reg[1657]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1651),
      Q => \^dina\(1657),
      R => \^sr\(0)
    );
\register_reg[1658]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1652),
      Q => \^dina\(1658),
      R => \^sr\(0)
    );
\register_reg[1659]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1653),
      Q => \^dina\(1659),
      R => \^sr\(0)
    );
\register_reg[165]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(159),
      Q => \^dina\(165),
      R => \^sr\(0)
    );
\register_reg[1660]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1654),
      Q => \^dina\(1660),
      R => \^sr\(0)
    );
\register_reg[1661]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1655),
      Q => \^dina\(1661),
      R => \^sr\(0)
    );
\register_reg[1662]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1656),
      Q => \^dina\(1662),
      R => \^sr\(0)
    );
\register_reg[1663]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1657),
      Q => \^dina\(1663),
      R => \^sr\(0)
    );
\register_reg[1664]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1658),
      Q => \^dina\(1664),
      R => \^sr\(0)
    );
\register_reg[1665]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1659),
      Q => \^dina\(1665),
      R => \^sr\(0)
    );
\register_reg[1666]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1660),
      Q => \^dina\(1666),
      R => \^sr\(0)
    );
\register_reg[1667]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1661),
      Q => \^dina\(1667),
      R => \^sr\(0)
    );
\register_reg[1668]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1662),
      Q => \^dina\(1668),
      R => \^sr\(0)
    );
\register_reg[1669]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1663),
      Q => \^dina\(1669),
      R => \^sr\(0)
    );
\register_reg[166]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(160),
      Q => \^dina\(166),
      R => \^sr\(0)
    );
\register_reg[1670]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1664),
      Q => \^dina\(1670),
      R => \^sr\(0)
    );
\register_reg[1671]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1665),
      Q => \^dina\(1671),
      R => \^sr\(0)
    );
\register_reg[1672]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1666),
      Q => \^dina\(1672),
      R => \^sr\(0)
    );
\register_reg[1673]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1667),
      Q => \^dina\(1673),
      R => \^sr\(0)
    );
\register_reg[1674]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1668),
      Q => \^dina\(1674),
      R => \^sr\(0)
    );
\register_reg[1675]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1669),
      Q => \^dina\(1675),
      R => \^sr\(0)
    );
\register_reg[1676]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1670),
      Q => \^dina\(1676),
      R => \^sr\(0)
    );
\register_reg[1677]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1671),
      Q => \^dina\(1677),
      R => \^sr\(0)
    );
\register_reg[1678]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1672),
      Q => \^dina\(1678),
      R => \^sr\(0)
    );
\register_reg[1679]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1673),
      Q => \^dina\(1679),
      R => \^sr\(0)
    );
\register_reg[167]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(161),
      Q => \^dina\(167),
      R => \^sr\(0)
    );
\register_reg[1680]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1674),
      Q => \^dina\(1680),
      R => \^sr\(0)
    );
\register_reg[1681]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1675),
      Q => \^dina\(1681),
      R => \^sr\(0)
    );
\register_reg[1682]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1676),
      Q => \^dina\(1682),
      R => \^sr\(0)
    );
\register_reg[1683]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1677),
      Q => \^dina\(1683),
      R => \^sr\(0)
    );
\register_reg[1684]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1678),
      Q => \^dina\(1684),
      R => \^sr\(0)
    );
\register_reg[1685]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1679),
      Q => \^dina\(1685),
      R => \^sr\(0)
    );
\register_reg[1686]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1680),
      Q => \^dina\(1686),
      R => \^sr\(0)
    );
\register_reg[1687]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1681),
      Q => \^dina\(1687),
      R => \^sr\(0)
    );
\register_reg[1688]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1682),
      Q => \^dina\(1688),
      R => \^sr\(0)
    );
\register_reg[1689]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1683),
      Q => \^dina\(1689),
      R => \^sr\(0)
    );
\register_reg[168]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(162),
      Q => \^dina\(168),
      R => \^sr\(0)
    );
\register_reg[1690]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1684),
      Q => \^dina\(1690),
      R => \^sr\(0)
    );
\register_reg[1691]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1685),
      Q => \^dina\(1691),
      R => \^sr\(0)
    );
\register_reg[1692]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1686),
      Q => \^dina\(1692),
      R => \^sr\(0)
    );
\register_reg[1693]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1687),
      Q => \^dina\(1693),
      R => \^sr\(0)
    );
\register_reg[1694]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1688),
      Q => \^dina\(1694),
      R => \^sr\(0)
    );
\register_reg[1695]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1689),
      Q => \^dina\(1695),
      R => \^sr\(0)
    );
\register_reg[1696]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1690),
      Q => \^dina\(1696),
      R => \^sr\(0)
    );
\register_reg[1697]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1691),
      Q => \^dina\(1697),
      R => \^sr\(0)
    );
\register_reg[1698]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1692),
      Q => \^dina\(1698),
      R => \^sr\(0)
    );
\register_reg[1699]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1693),
      Q => \^dina\(1699),
      R => \^sr\(0)
    );
\register_reg[169]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(163),
      Q => \^dina\(169),
      R => \^sr\(0)
    );
\register_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(10),
      Q => \^dina\(16),
      R => \^sr\(0)
    );
\register_reg[1700]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1694),
      Q => \^dina\(1700),
      R => \^sr\(0)
    );
\register_reg[1701]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1695),
      Q => \^dina\(1701),
      R => \^sr\(0)
    );
\register_reg[1702]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1696),
      Q => \^dina\(1702),
      R => \^sr\(0)
    );
\register_reg[1703]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1697),
      Q => \^dina\(1703),
      R => \^sr\(0)
    );
\register_reg[1704]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1698),
      Q => \^dina\(1704),
      R => \^sr\(0)
    );
\register_reg[1705]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1699),
      Q => \^dina\(1705),
      R => \^sr\(0)
    );
\register_reg[1706]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1700),
      Q => \^dina\(1706),
      R => \^sr\(0)
    );
\register_reg[1707]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1701),
      Q => \^dina\(1707),
      R => \^sr\(0)
    );
\register_reg[1708]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1702),
      Q => \^dina\(1708),
      R => \^sr\(0)
    );
\register_reg[1709]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1703),
      Q => \^dina\(1709),
      R => \^sr\(0)
    );
\register_reg[170]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(164),
      Q => \^dina\(170),
      R => \^sr\(0)
    );
\register_reg[1710]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1704),
      Q => \^dina\(1710),
      R => \^sr\(0)
    );
\register_reg[1711]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1705),
      Q => \^dina\(1711),
      R => \^sr\(0)
    );
\register_reg[1712]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1706),
      Q => \^dina\(1712),
      R => \^sr\(0)
    );
\register_reg[1713]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1707),
      Q => \^dina\(1713),
      R => \^sr\(0)
    );
\register_reg[1714]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1708),
      Q => \^dina\(1714),
      R => \^sr\(0)
    );
\register_reg[1715]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1709),
      Q => \^dina\(1715),
      R => \^sr\(0)
    );
\register_reg[1716]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1710),
      Q => \^dina\(1716),
      R => \^sr\(0)
    );
\register_reg[1717]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1711),
      Q => \^dina\(1717),
      R => \^sr\(0)
    );
\register_reg[1718]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1712),
      Q => \^dina\(1718),
      R => \^sr\(0)
    );
\register_reg[1719]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1713),
      Q => \^dina\(1719),
      R => \^sr\(0)
    );
\register_reg[171]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(165),
      Q => \^dina\(171),
      R => \^sr\(0)
    );
\register_reg[1720]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1714),
      Q => \^dina\(1720),
      R => \^sr\(0)
    );
\register_reg[1721]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1715),
      Q => \^dina\(1721),
      R => \^sr\(0)
    );
\register_reg[1722]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1716),
      Q => \^dina\(1722),
      R => \^sr\(0)
    );
\register_reg[1723]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1717),
      Q => \^dina\(1723),
      R => \^sr\(0)
    );
\register_reg[1724]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1718),
      Q => \^dina\(1724),
      R => \^sr\(0)
    );
\register_reg[1725]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1719),
      Q => \^dina\(1725),
      R => \^sr\(0)
    );
\register_reg[1726]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1720),
      Q => \^dina\(1726),
      R => \^sr\(0)
    );
\register_reg[1727]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1721),
      Q => \^dina\(1727),
      R => \^sr\(0)
    );
\register_reg[1728]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1722),
      Q => \^dina\(1728),
      R => \^sr\(0)
    );
\register_reg[1729]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1723),
      Q => \^dina\(1729),
      R => \^sr\(0)
    );
\register_reg[172]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(166),
      Q => \^dina\(172),
      R => \^sr\(0)
    );
\register_reg[1730]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1724),
      Q => \^dina\(1730),
      R => \^sr\(0)
    );
\register_reg[1731]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1725),
      Q => \^dina\(1731),
      R => \^sr\(0)
    );
\register_reg[1732]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1726),
      Q => \^dina\(1732),
      R => \^sr\(0)
    );
\register_reg[1733]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1727),
      Q => \^dina\(1733),
      R => \^sr\(0)
    );
\register_reg[1734]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1728),
      Q => \^dina\(1734),
      R => \^sr\(0)
    );
\register_reg[1735]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1729),
      Q => \^dina\(1735),
      R => \^sr\(0)
    );
\register_reg[1736]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1730),
      Q => \^dina\(1736),
      R => \^sr\(0)
    );
\register_reg[1737]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1731),
      Q => \^dina\(1737),
      R => \^sr\(0)
    );
\register_reg[1738]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1732),
      Q => \^dina\(1738),
      R => \^sr\(0)
    );
\register_reg[1739]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1733),
      Q => \^dina\(1739),
      R => \^sr\(0)
    );
\register_reg[173]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(167),
      Q => \^dina\(173),
      R => \^sr\(0)
    );
\register_reg[1740]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1734),
      Q => \^dina\(1740),
      R => \^sr\(0)
    );
\register_reg[1741]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1735),
      Q => \^dina\(1741),
      R => \^sr\(0)
    );
\register_reg[1742]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1736),
      Q => \^dina\(1742),
      R => \^sr\(0)
    );
\register_reg[1743]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1737),
      Q => \^dina\(1743),
      R => \^sr\(0)
    );
\register_reg[1744]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1738),
      Q => \^dina\(1744),
      R => \^sr\(0)
    );
\register_reg[1745]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1739),
      Q => \^dina\(1745),
      R => \^sr\(0)
    );
\register_reg[1746]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1740),
      Q => \^dina\(1746),
      R => \^sr\(0)
    );
\register_reg[1747]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1741),
      Q => \^dina\(1747),
      R => \^sr\(0)
    );
\register_reg[1748]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1742),
      Q => \^dina\(1748),
      R => \^sr\(0)
    );
\register_reg[1749]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1743),
      Q => \^dina\(1749),
      R => \^sr\(0)
    );
\register_reg[174]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(168),
      Q => \^dina\(174),
      R => \^sr\(0)
    );
\register_reg[1750]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1744),
      Q => \^dina\(1750),
      R => \^sr\(0)
    );
\register_reg[1751]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1745),
      Q => \^dina\(1751),
      R => \^sr\(0)
    );
\register_reg[1752]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1746),
      Q => \^dina\(1752),
      R => \^sr\(0)
    );
\register_reg[1753]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1747),
      Q => \^dina\(1753),
      R => \^sr\(0)
    );
\register_reg[1754]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1748),
      Q => \^dina\(1754),
      R => \^sr\(0)
    );
\register_reg[1755]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1749),
      Q => \^dina\(1755),
      R => \^sr\(0)
    );
\register_reg[1756]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1750),
      Q => \^dina\(1756),
      R => \^sr\(0)
    );
\register_reg[1757]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1751),
      Q => \^dina\(1757),
      R => \^sr\(0)
    );
\register_reg[1758]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1752),
      Q => \^dina\(1758),
      R => \^sr\(0)
    );
\register_reg[1759]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1753),
      Q => \^dina\(1759),
      R => \^sr\(0)
    );
\register_reg[175]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(169),
      Q => \^dina\(175),
      R => \^sr\(0)
    );
\register_reg[1760]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1754),
      Q => \^dina\(1760),
      R => \^sr\(0)
    );
\register_reg[1761]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1755),
      Q => \^dina\(1761),
      R => \^sr\(0)
    );
\register_reg[1762]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1756),
      Q => \^dina\(1762),
      R => \^sr\(0)
    );
\register_reg[1763]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1757),
      Q => \^dina\(1763),
      R => \^sr\(0)
    );
\register_reg[1764]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1758),
      Q => \^dina\(1764),
      R => \^sr\(0)
    );
\register_reg[1765]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1759),
      Q => \^dina\(1765),
      R => \^sr\(0)
    );
\register_reg[1766]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1760),
      Q => \^dina\(1766),
      R => \^sr\(0)
    );
\register_reg[1767]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1761),
      Q => \^dina\(1767),
      R => \^sr\(0)
    );
\register_reg[1768]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1762),
      Q => \^dina\(1768),
      R => \^sr\(0)
    );
\register_reg[1769]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1763),
      Q => \^dina\(1769),
      R => \^sr\(0)
    );
\register_reg[176]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(170),
      Q => \^dina\(176),
      R => \^sr\(0)
    );
\register_reg[1770]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1764),
      Q => \^dina\(1770),
      R => \^sr\(0)
    );
\register_reg[1771]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1765),
      Q => \^dina\(1771),
      R => \^sr\(0)
    );
\register_reg[1772]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1766),
      Q => \^dina\(1772),
      R => \^sr\(0)
    );
\register_reg[1773]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1767),
      Q => \^dina\(1773),
      R => \^sr\(0)
    );
\register_reg[1774]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1768),
      Q => \^dina\(1774),
      R => \^sr\(0)
    );
\register_reg[1775]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1769),
      Q => \^dina\(1775),
      R => \^sr\(0)
    );
\register_reg[1776]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1770),
      Q => \^dina\(1776),
      R => \^sr\(0)
    );
\register_reg[1777]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1771),
      Q => \^dina\(1777),
      R => \^sr\(0)
    );
\register_reg[1778]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1772),
      Q => \^dina\(1778),
      R => \^sr\(0)
    );
\register_reg[1779]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1773),
      Q => \^dina\(1779),
      R => \^sr\(0)
    );
\register_reg[177]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(171),
      Q => \^dina\(177),
      R => \^sr\(0)
    );
\register_reg[1780]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1774),
      Q => \^dina\(1780),
      R => \^sr\(0)
    );
\register_reg[1781]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1775),
      Q => \^dina\(1781),
      R => \^sr\(0)
    );
\register_reg[1782]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1776),
      Q => \^dina\(1782),
      R => \^sr\(0)
    );
\register_reg[1783]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1777),
      Q => \^dina\(1783),
      R => \^sr\(0)
    );
\register_reg[1784]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1778),
      Q => \^dina\(1784),
      R => \^sr\(0)
    );
\register_reg[1785]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1779),
      Q => \^dina\(1785),
      R => \^sr\(0)
    );
\register_reg[1786]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1780),
      Q => \^dina\(1786),
      R => \^sr\(0)
    );
\register_reg[1787]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1781),
      Q => \^dina\(1787),
      R => \^sr\(0)
    );
\register_reg[1788]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1782),
      Q => \^dina\(1788),
      R => \^sr\(0)
    );
\register_reg[1789]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1783),
      Q => \^dina\(1789),
      R => \^sr\(0)
    );
\register_reg[178]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(172),
      Q => \^dina\(178),
      R => \^sr\(0)
    );
\register_reg[1790]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1784),
      Q => \^dina\(1790),
      R => \^sr\(0)
    );
\register_reg[1791]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1785),
      Q => \^dina\(1791),
      R => \^sr\(0)
    );
\register_reg[1792]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1786),
      Q => \^dina\(1792),
      R => \^sr\(0)
    );
\register_reg[1793]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1787),
      Q => \^dina\(1793),
      R => \^sr\(0)
    );
\register_reg[1794]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1788),
      Q => \^dina\(1794),
      R => \^sr\(0)
    );
\register_reg[1795]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1789),
      Q => \^dina\(1795),
      R => \^sr\(0)
    );
\register_reg[1796]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1790),
      Q => \^dina\(1796),
      R => \^sr\(0)
    );
\register_reg[1797]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1791),
      Q => \^dina\(1797),
      R => \^sr\(0)
    );
\register_reg[1798]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1792),
      Q => \^dina\(1798),
      R => \^sr\(0)
    );
\register_reg[1799]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1793),
      Q => \^dina\(1799),
      R => \^sr\(0)
    );
\register_reg[179]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(173),
      Q => \^dina\(179),
      R => \^sr\(0)
    );
\register_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(11),
      Q => \^dina\(17),
      R => \^sr\(0)
    );
\register_reg[1800]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1794),
      Q => \^dina\(1800),
      R => \^sr\(0)
    );
\register_reg[1801]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1795),
      Q => \^dina\(1801),
      R => \^sr\(0)
    );
\register_reg[1802]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1796),
      Q => \^dina\(1802),
      R => \^sr\(0)
    );
\register_reg[1803]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1797),
      Q => \^dina\(1803),
      R => \^sr\(0)
    );
\register_reg[1804]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1798),
      Q => \^dina\(1804),
      R => \^sr\(0)
    );
\register_reg[1805]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1799),
      Q => \^dina\(1805),
      R => \^sr\(0)
    );
\register_reg[1806]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1800),
      Q => \^dina\(1806),
      R => \^sr\(0)
    );
\register_reg[1807]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1801),
      Q => \^dina\(1807),
      R => \^sr\(0)
    );
\register_reg[1808]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1802),
      Q => \^dina\(1808),
      R => \^sr\(0)
    );
\register_reg[1809]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1803),
      Q => \^dina\(1809),
      R => \^sr\(0)
    );
\register_reg[180]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(174),
      Q => \^dina\(180),
      R => \^sr\(0)
    );
\register_reg[1810]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1804),
      Q => \^dina\(1810),
      R => \^sr\(0)
    );
\register_reg[1811]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1805),
      Q => \^dina\(1811),
      R => \^sr\(0)
    );
\register_reg[1812]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1806),
      Q => \^dina\(1812),
      R => \^sr\(0)
    );
\register_reg[1813]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1807),
      Q => \^dina\(1813),
      R => \^sr\(0)
    );
\register_reg[1814]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1808),
      Q => \^dina\(1814),
      R => \^sr\(0)
    );
\register_reg[1815]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1809),
      Q => \^dina\(1815),
      R => \^sr\(0)
    );
\register_reg[1816]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1810),
      Q => \^dina\(1816),
      R => \^sr\(0)
    );
\register_reg[1817]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1811),
      Q => \^dina\(1817),
      R => \^sr\(0)
    );
\register_reg[1818]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1812),
      Q => \^dina\(1818),
      R => \^sr\(0)
    );
\register_reg[1819]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1813),
      Q => \^dina\(1819),
      R => \^sr\(0)
    );
\register_reg[181]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(175),
      Q => \^dina\(181),
      R => \^sr\(0)
    );
\register_reg[1820]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1814),
      Q => \^dina\(1820),
      R => \^sr\(0)
    );
\register_reg[1821]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1815),
      Q => \^dina\(1821),
      R => \^sr\(0)
    );
\register_reg[1822]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1816),
      Q => \^dina\(1822),
      R => \^sr\(0)
    );
\register_reg[1823]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1817),
      Q => \^dina\(1823),
      R => \^sr\(0)
    );
\register_reg[1824]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1818),
      Q => \^dina\(1824),
      R => \^sr\(0)
    );
\register_reg[1825]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1819),
      Q => \^dina\(1825),
      R => \^sr\(0)
    );
\register_reg[1826]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1820),
      Q => \^dina\(1826),
      R => \^sr\(0)
    );
\register_reg[1827]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1821),
      Q => \^dina\(1827),
      R => \^sr\(0)
    );
\register_reg[1828]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1822),
      Q => \^dina\(1828),
      R => \^sr\(0)
    );
\register_reg[1829]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1823),
      Q => \^dina\(1829),
      R => \^sr\(0)
    );
\register_reg[182]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(176),
      Q => \^dina\(182),
      R => \^sr\(0)
    );
\register_reg[1830]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1824),
      Q => \^dina\(1830),
      R => \^sr\(0)
    );
\register_reg[1831]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1825),
      Q => \^dina\(1831),
      R => \^sr\(0)
    );
\register_reg[1832]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1826),
      Q => \^dina\(1832),
      R => \^sr\(0)
    );
\register_reg[1833]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1827),
      Q => \^dina\(1833),
      R => \^sr\(0)
    );
\register_reg[1834]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1828),
      Q => \^dina\(1834),
      R => \^sr\(0)
    );
\register_reg[1835]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1829),
      Q => \^dina\(1835),
      R => \^sr\(0)
    );
\register_reg[1836]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1830),
      Q => \^dina\(1836),
      R => \^sr\(0)
    );
\register_reg[1837]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1831),
      Q => \^dina\(1837),
      R => \^sr\(0)
    );
\register_reg[1838]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1832),
      Q => \^dina\(1838),
      R => \^sr\(0)
    );
\register_reg[1839]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1833),
      Q => \^dina\(1839),
      R => \^sr\(0)
    );
\register_reg[183]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(177),
      Q => \^dina\(183),
      R => \^sr\(0)
    );
\register_reg[1840]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1834),
      Q => \^dina\(1840),
      R => \^sr\(0)
    );
\register_reg[1841]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1835),
      Q => \^dina\(1841),
      R => \^sr\(0)
    );
\register_reg[1842]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1836),
      Q => \^dina\(1842),
      R => \^sr\(0)
    );
\register_reg[1843]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1837),
      Q => \^dina\(1843),
      R => \^sr\(0)
    );
\register_reg[1844]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1838),
      Q => \^dina\(1844),
      R => \^sr\(0)
    );
\register_reg[1845]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1839),
      Q => \^dina\(1845),
      R => \^sr\(0)
    );
\register_reg[1846]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1840),
      Q => \^dina\(1846),
      R => \^sr\(0)
    );
\register_reg[1847]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1841),
      Q => \^dina\(1847),
      R => \^sr\(0)
    );
\register_reg[1848]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1842),
      Q => \^dina\(1848),
      R => \^sr\(0)
    );
\register_reg[1849]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1843),
      Q => \^dina\(1849),
      R => \^sr\(0)
    );
\register_reg[184]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(178),
      Q => \^dina\(184),
      R => \^sr\(0)
    );
\register_reg[1850]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1844),
      Q => \^dina\(1850),
      R => \^sr\(0)
    );
\register_reg[1851]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1845),
      Q => \^dina\(1851),
      R => \^sr\(0)
    );
\register_reg[1852]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1846),
      Q => \^dina\(1852),
      R => \^sr\(0)
    );
\register_reg[1853]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1847),
      Q => \^dina\(1853),
      R => \^sr\(0)
    );
\register_reg[1854]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1848),
      Q => \^dina\(1854),
      R => \^sr\(0)
    );
\register_reg[1855]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1849),
      Q => \^dina\(1855),
      R => \^sr\(0)
    );
\register_reg[1856]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1850),
      Q => \^dina\(1856),
      R => \^sr\(0)
    );
\register_reg[1857]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1851),
      Q => \^dina\(1857),
      R => \^sr\(0)
    );
\register_reg[1858]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1852),
      Q => \^dina\(1858),
      R => \^sr\(0)
    );
\register_reg[1859]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1853),
      Q => \^dina\(1859),
      R => \^sr\(0)
    );
\register_reg[185]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(179),
      Q => \^dina\(185),
      R => \^sr\(0)
    );
\register_reg[1860]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1854),
      Q => \^dina\(1860),
      R => \^sr\(0)
    );
\register_reg[1861]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1855),
      Q => \^dina\(1861),
      R => \^sr\(0)
    );
\register_reg[1862]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1856),
      Q => \^dina\(1862),
      R => \^sr\(0)
    );
\register_reg[1863]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1857),
      Q => \^dina\(1863),
      R => \^sr\(0)
    );
\register_reg[1864]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1858),
      Q => \^dina\(1864),
      R => \^sr\(0)
    );
\register_reg[1865]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1859),
      Q => \^dina\(1865),
      R => \^sr\(0)
    );
\register_reg[1866]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1860),
      Q => \^dina\(1866),
      R => \^sr\(0)
    );
\register_reg[1867]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1861),
      Q => \^dina\(1867),
      R => \^sr\(0)
    );
\register_reg[1868]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1862),
      Q => \^dina\(1868),
      R => \^sr\(0)
    );
\register_reg[1869]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1863),
      Q => \^dina\(1869),
      R => \^sr\(0)
    );
\register_reg[186]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(180),
      Q => \^dina\(186),
      R => \^sr\(0)
    );
\register_reg[1870]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1864),
      Q => \^dina\(1870),
      R => \^sr\(0)
    );
\register_reg[1871]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1865),
      Q => \^dina\(1871),
      R => \^sr\(0)
    );
\register_reg[1872]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1866),
      Q => \^dina\(1872),
      R => \^sr\(0)
    );
\register_reg[1873]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1867),
      Q => \^dina\(1873),
      R => \^sr\(0)
    );
\register_reg[1874]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1868),
      Q => \^dina\(1874),
      R => \^sr\(0)
    );
\register_reg[1875]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1869),
      Q => \^dina\(1875),
      R => \^sr\(0)
    );
\register_reg[1876]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1870),
      Q => \^dina\(1876),
      R => \^sr\(0)
    );
\register_reg[1877]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1871),
      Q => \^dina\(1877),
      R => \^sr\(0)
    );
\register_reg[1878]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1872),
      Q => \^dina\(1878),
      R => \^sr\(0)
    );
\register_reg[1879]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1873),
      Q => \^dina\(1879),
      R => \^sr\(0)
    );
\register_reg[187]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(181),
      Q => \^dina\(187),
      R => \^sr\(0)
    );
\register_reg[1880]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1874),
      Q => \^dina\(1880),
      R => \^sr\(0)
    );
\register_reg[1881]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1875),
      Q => \^dina\(1881),
      R => \^sr\(0)
    );
\register_reg[1882]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1876),
      Q => \^dina\(1882),
      R => \^sr\(0)
    );
\register_reg[1883]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1877),
      Q => \^dina\(1883),
      R => \^sr\(0)
    );
\register_reg[1884]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1878),
      Q => \^dina\(1884),
      R => \^sr\(0)
    );
\register_reg[1885]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1879),
      Q => \^dina\(1885),
      R => \^sr\(0)
    );
\register_reg[1886]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1880),
      Q => \^dina\(1886),
      R => \^sr\(0)
    );
\register_reg[1887]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1881),
      Q => \^dina\(1887),
      R => \^sr\(0)
    );
\register_reg[1888]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1882),
      Q => \^dina\(1888),
      R => \^sr\(0)
    );
\register_reg[1889]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1883),
      Q => \^dina\(1889),
      R => \^sr\(0)
    );
\register_reg[188]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(182),
      Q => \^dina\(188),
      R => \^sr\(0)
    );
\register_reg[1890]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1884),
      Q => \^dina\(1890),
      R => \^sr\(0)
    );
\register_reg[1891]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1885),
      Q => \^dina\(1891),
      R => \^sr\(0)
    );
\register_reg[1892]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1886),
      Q => \^dina\(1892),
      R => \^sr\(0)
    );
\register_reg[1893]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1887),
      Q => \^dina\(1893),
      R => \^sr\(0)
    );
\register_reg[1894]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1888),
      Q => \^dina\(1894),
      R => \^sr\(0)
    );
\register_reg[1895]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1889),
      Q => \^dina\(1895),
      R => \^sr\(0)
    );
\register_reg[1896]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1890),
      Q => \^dina\(1896),
      R => \^sr\(0)
    );
\register_reg[1897]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1891),
      Q => \^dina\(1897),
      R => \^sr\(0)
    );
\register_reg[1898]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1892),
      Q => \^dina\(1898),
      R => \^sr\(0)
    );
\register_reg[1899]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1893),
      Q => \^dina\(1899),
      R => \^sr\(0)
    );
\register_reg[189]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(183),
      Q => \^dina\(189),
      R => \^sr\(0)
    );
\register_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(12),
      Q => \^dina\(18),
      R => \^sr\(0)
    );
\register_reg[1900]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1894),
      Q => \^dina\(1900),
      R => \^sr\(0)
    );
\register_reg[1901]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1895),
      Q => \^dina\(1901),
      R => \^sr\(0)
    );
\register_reg[1902]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1896),
      Q => \^dina\(1902),
      R => \^sr\(0)
    );
\register_reg[1903]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1897),
      Q => \^dina\(1903),
      R => \^sr\(0)
    );
\register_reg[1904]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1898),
      Q => \^dina\(1904),
      R => \^sr\(0)
    );
\register_reg[1905]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1899),
      Q => \^dina\(1905),
      R => \^sr\(0)
    );
\register_reg[1906]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1900),
      Q => \^dina\(1906),
      R => \^sr\(0)
    );
\register_reg[1907]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1901),
      Q => \^dina\(1907),
      R => \^sr\(0)
    );
\register_reg[1908]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1902),
      Q => \^dina\(1908),
      R => \^sr\(0)
    );
\register_reg[1909]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1903),
      Q => \^dina\(1909),
      R => \^sr\(0)
    );
\register_reg[190]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(184),
      Q => \^dina\(190),
      R => \^sr\(0)
    );
\register_reg[1910]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1904),
      Q => \^dina\(1910),
      R => \^sr\(0)
    );
\register_reg[1911]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1905),
      Q => \^dina\(1911),
      R => \^sr\(0)
    );
\register_reg[1912]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1906),
      Q => \^dina\(1912),
      R => \^sr\(0)
    );
\register_reg[1913]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1907),
      Q => \^dina\(1913),
      R => \^sr\(0)
    );
\register_reg[1914]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1908),
      Q => \^dina\(1914),
      R => \^sr\(0)
    );
\register_reg[1915]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1909),
      Q => \^dina\(1915),
      R => \^sr\(0)
    );
\register_reg[1916]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1910),
      Q => \^dina\(1916),
      R => \^sr\(0)
    );
\register_reg[1917]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1911),
      Q => \^dina\(1917),
      R => \^sr\(0)
    );
\register_reg[1918]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1912),
      Q => \^dina\(1918),
      R => \^sr\(0)
    );
\register_reg[1919]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1913),
      Q => \^dina\(1919),
      R => \^sr\(0)
    );
\register_reg[191]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(185),
      Q => \^dina\(191),
      R => \^sr\(0)
    );
\register_reg[1920]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1914),
      Q => \^dina\(1920),
      R => \^sr\(0)
    );
\register_reg[1921]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1915),
      Q => \^dina\(1921),
      R => \^sr\(0)
    );
\register_reg[1922]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1916),
      Q => \^dina\(1922),
      R => \^sr\(0)
    );
\register_reg[1923]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1917),
      Q => \^dina\(1923),
      R => \^sr\(0)
    );
\register_reg[1924]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1918),
      Q => \^dina\(1924),
      R => \^sr\(0)
    );
\register_reg[1925]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1919),
      Q => \^dina\(1925),
      R => \^sr\(0)
    );
\register_reg[1926]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1920),
      Q => \^dina\(1926),
      R => \^sr\(0)
    );
\register_reg[1927]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1921),
      Q => \^dina\(1927),
      R => \^sr\(0)
    );
\register_reg[1928]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1922),
      Q => \^dina\(1928),
      R => \^sr\(0)
    );
\register_reg[1929]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1923),
      Q => \^dina\(1929),
      R => \^sr\(0)
    );
\register_reg[192]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(186),
      Q => \^dina\(192),
      R => \^sr\(0)
    );
\register_reg[1930]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1924),
      Q => \^dina\(1930),
      R => \^sr\(0)
    );
\register_reg[1931]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1925),
      Q => \^dina\(1931),
      R => \^sr\(0)
    );
\register_reg[1932]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1926),
      Q => \^dina\(1932),
      R => \^sr\(0)
    );
\register_reg[1933]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1927),
      Q => \^dina\(1933),
      R => \^sr\(0)
    );
\register_reg[1934]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1928),
      Q => \^dina\(1934),
      R => \^sr\(0)
    );
\register_reg[1935]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1929),
      Q => \^dina\(1935),
      R => \^sr\(0)
    );
\register_reg[1936]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1930),
      Q => \^dina\(1936),
      R => \^sr\(0)
    );
\register_reg[1937]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1931),
      Q => \^dina\(1937),
      R => \^sr\(0)
    );
\register_reg[1938]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1932),
      Q => \^dina\(1938),
      R => \^sr\(0)
    );
\register_reg[1939]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1933),
      Q => \^dina\(1939),
      R => \^sr\(0)
    );
\register_reg[193]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(187),
      Q => \^dina\(193),
      R => \^sr\(0)
    );
\register_reg[1940]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1934),
      Q => \^dina\(1940),
      R => \^sr\(0)
    );
\register_reg[1941]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1935),
      Q => \^dina\(1941),
      R => \^sr\(0)
    );
\register_reg[1942]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1936),
      Q => \^dina\(1942),
      R => \^sr\(0)
    );
\register_reg[1943]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1937),
      Q => \^dina\(1943),
      R => \^sr\(0)
    );
\register_reg[1944]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1938),
      Q => \^dina\(1944),
      R => \^sr\(0)
    );
\register_reg[1945]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1939),
      Q => \^dina\(1945),
      R => \^sr\(0)
    );
\register_reg[1946]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1940),
      Q => \^dina\(1946),
      R => \^sr\(0)
    );
\register_reg[1947]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1941),
      Q => \^dina\(1947),
      R => \^sr\(0)
    );
\register_reg[1948]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1942),
      Q => \^dina\(1948),
      R => \^sr\(0)
    );
\register_reg[1949]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1943),
      Q => \^dina\(1949),
      R => \^sr\(0)
    );
\register_reg[194]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(188),
      Q => \^dina\(194),
      R => \^sr\(0)
    );
\register_reg[1950]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1944),
      Q => \^dina\(1950),
      R => \^sr\(0)
    );
\register_reg[1951]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1945),
      Q => \^dina\(1951),
      R => \^sr\(0)
    );
\register_reg[1952]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1946),
      Q => \^dina\(1952),
      R => \^sr\(0)
    );
\register_reg[1953]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1947),
      Q => \^dina\(1953),
      R => \^sr\(0)
    );
\register_reg[1954]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1948),
      Q => \^dina\(1954),
      R => \^sr\(0)
    );
\register_reg[1955]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1949),
      Q => \^dina\(1955),
      R => \^sr\(0)
    );
\register_reg[1956]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1950),
      Q => \^dina\(1956),
      R => \^sr\(0)
    );
\register_reg[1957]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1951),
      Q => \^dina\(1957),
      R => \^sr\(0)
    );
\register_reg[1958]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1952),
      Q => \^dina\(1958),
      R => \^sr\(0)
    );
\register_reg[1959]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1953),
      Q => \^dina\(1959),
      R => \^sr\(0)
    );
\register_reg[195]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(189),
      Q => \^dina\(195),
      R => \^sr\(0)
    );
\register_reg[1960]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1954),
      Q => \^dina\(1960),
      R => \^sr\(0)
    );
\register_reg[1961]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1955),
      Q => \^dina\(1961),
      R => \^sr\(0)
    );
\register_reg[1962]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1956),
      Q => \^dina\(1962),
      R => \^sr\(0)
    );
\register_reg[1963]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1957),
      Q => \^dina\(1963),
      R => \^sr\(0)
    );
\register_reg[1964]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1958),
      Q => \^dina\(1964),
      R => \^sr\(0)
    );
\register_reg[1965]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1959),
      Q => \^dina\(1965),
      R => \^sr\(0)
    );
\register_reg[1966]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1960),
      Q => \^dina\(1966),
      R => \^sr\(0)
    );
\register_reg[1967]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1961),
      Q => \^dina\(1967),
      R => \^sr\(0)
    );
\register_reg[1968]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1962),
      Q => \^dina\(1968),
      R => \^sr\(0)
    );
\register_reg[1969]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1963),
      Q => \^dina\(1969),
      R => \^sr\(0)
    );
\register_reg[196]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(190),
      Q => \^dina\(196),
      R => \^sr\(0)
    );
\register_reg[1970]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1964),
      Q => \^dina\(1970),
      R => \^sr\(0)
    );
\register_reg[1971]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1965),
      Q => \^dina\(1971),
      R => \^sr\(0)
    );
\register_reg[1972]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1966),
      Q => \^dina\(1972),
      R => \^sr\(0)
    );
\register_reg[1973]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1967),
      Q => \^dina\(1973),
      R => \^sr\(0)
    );
\register_reg[1974]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1968),
      Q => \^dina\(1974),
      R => \^sr\(0)
    );
\register_reg[1975]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1969),
      Q => \^dina\(1975),
      R => \^sr\(0)
    );
\register_reg[1976]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1970),
      Q => \^dina\(1976),
      R => \^sr\(0)
    );
\register_reg[1977]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1971),
      Q => \^dina\(1977),
      R => \^sr\(0)
    );
\register_reg[1978]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1972),
      Q => \^dina\(1978),
      R => \^sr\(0)
    );
\register_reg[1979]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1973),
      Q => \^dina\(1979),
      R => \^sr\(0)
    );
\register_reg[197]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(191),
      Q => \^dina\(197),
      R => \^sr\(0)
    );
\register_reg[1980]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1974),
      Q => \^dina\(1980),
      R => \^sr\(0)
    );
\register_reg[1981]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1975),
      Q => \^dina\(1981),
      R => \^sr\(0)
    );
\register_reg[1982]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1976),
      Q => \^dina\(1982),
      R => \^sr\(0)
    );
\register_reg[1983]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1977),
      Q => \^dina\(1983),
      R => \^sr\(0)
    );
\register_reg[1984]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1978),
      Q => \^dina\(1984),
      R => \^sr\(0)
    );
\register_reg[1985]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1979),
      Q => \^dina\(1985),
      R => \^sr\(0)
    );
\register_reg[1986]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1980),
      Q => \^dina\(1986),
      R => \^sr\(0)
    );
\register_reg[1987]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1981),
      Q => \^dina\(1987),
      R => \^sr\(0)
    );
\register_reg[1988]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1982),
      Q => \^dina\(1988),
      R => \^sr\(0)
    );
\register_reg[1989]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1983),
      Q => \^dina\(1989),
      R => \^sr\(0)
    );
\register_reg[198]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(192),
      Q => \^dina\(198),
      R => \^sr\(0)
    );
\register_reg[1990]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1984),
      Q => \^dina\(1990),
      R => \^sr\(0)
    );
\register_reg[1991]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1985),
      Q => \^dina\(1991),
      R => \^sr\(0)
    );
\register_reg[1992]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1986),
      Q => \^dina\(1992),
      R => \^sr\(0)
    );
\register_reg[1993]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1987),
      Q => \^dina\(1993),
      R => \^sr\(0)
    );
\register_reg[1994]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1988),
      Q => \^dina\(1994),
      R => \^sr\(0)
    );
\register_reg[1995]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1989),
      Q => \^dina\(1995),
      R => \^sr\(0)
    );
\register_reg[1996]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1990),
      Q => \^dina\(1996),
      R => \^sr\(0)
    );
\register_reg[1997]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1991),
      Q => \^dina\(1997),
      R => \^sr\(0)
    );
\register_reg[1998]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1992),
      Q => \^dina\(1998),
      R => \^sr\(0)
    );
\register_reg[1999]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1993),
      Q => \^dina\(1999),
      R => \^sr\(0)
    );
\register_reg[199]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(193),
      Q => \^dina\(199),
      R => \^sr\(0)
    );
\register_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(13),
      Q => \^dina\(19),
      R => \^sr\(0)
    );
\register_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => D(1),
      Q => \^dina\(1),
      R => \^sr\(0)
    );
\register_reg[2000]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1994),
      Q => \^dina\(2000),
      R => \^sr\(0)
    );
\register_reg[2001]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1995),
      Q => \^dina\(2001),
      R => \^sr\(0)
    );
\register_reg[2002]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1996),
      Q => \^dina\(2002),
      R => \^sr\(0)
    );
\register_reg[2003]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1997),
      Q => \^dina\(2003),
      R => \^sr\(0)
    );
\register_reg[2004]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1998),
      Q => \^dina\(2004),
      R => \^sr\(0)
    );
\register_reg[2005]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1999),
      Q => \^dina\(2005),
      R => \^sr\(0)
    );
\register_reg[2006]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2000),
      Q => \^dina\(2006),
      R => \^sr\(0)
    );
\register_reg[2007]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2001),
      Q => \^dina\(2007),
      R => \^sr\(0)
    );
\register_reg[2008]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2002),
      Q => \^dina\(2008),
      R => \^sr\(0)
    );
\register_reg[2009]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2003),
      Q => \^dina\(2009),
      R => \^sr\(0)
    );
\register_reg[200]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(194),
      Q => \^dina\(200),
      R => \^sr\(0)
    );
\register_reg[2010]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2004),
      Q => \^dina\(2010),
      R => \^sr\(0)
    );
\register_reg[2011]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2005),
      Q => \^dina\(2011),
      R => \^sr\(0)
    );
\register_reg[2012]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2006),
      Q => \^dina\(2012),
      R => \^sr\(0)
    );
\register_reg[2013]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2007),
      Q => \^dina\(2013),
      R => \^sr\(0)
    );
\register_reg[2014]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2008),
      Q => \^dina\(2014),
      R => \^sr\(0)
    );
\register_reg[2015]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2009),
      Q => \^dina\(2015),
      R => \^sr\(0)
    );
\register_reg[2016]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2010),
      Q => \^dina\(2016),
      R => \^sr\(0)
    );
\register_reg[2017]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2011),
      Q => \^dina\(2017),
      R => \^sr\(0)
    );
\register_reg[2018]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2012),
      Q => \^dina\(2018),
      R => \^sr\(0)
    );
\register_reg[2019]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2013),
      Q => \^dina\(2019),
      R => \^sr\(0)
    );
\register_reg[201]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(195),
      Q => \^dina\(201),
      R => \^sr\(0)
    );
\register_reg[2020]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2014),
      Q => \^dina\(2020),
      R => \^sr\(0)
    );
\register_reg[2021]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2015),
      Q => \^dina\(2021),
      R => \^sr\(0)
    );
\register_reg[2022]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2016),
      Q => \^dina\(2022),
      R => \^sr\(0)
    );
\register_reg[2023]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2017),
      Q => \^dina\(2023),
      R => \^sr\(0)
    );
\register_reg[2024]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2018),
      Q => \^dina\(2024),
      R => \^sr\(0)
    );
\register_reg[2025]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2019),
      Q => \^dina\(2025),
      R => \^sr\(0)
    );
\register_reg[2026]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2020),
      Q => \^dina\(2026),
      R => \^sr\(0)
    );
\register_reg[2027]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2021),
      Q => \^dina\(2027),
      R => \^sr\(0)
    );
\register_reg[2028]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2022),
      Q => \^dina\(2028),
      R => \^sr\(0)
    );
\register_reg[2029]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2023),
      Q => \^dina\(2029),
      R => \^sr\(0)
    );
\register_reg[202]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(196),
      Q => \^dina\(202),
      R => \^sr\(0)
    );
\register_reg[2030]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2024),
      Q => \^dina\(2030),
      R => \^sr\(0)
    );
\register_reg[2031]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2025),
      Q => \^dina\(2031),
      R => \^sr\(0)
    );
\register_reg[2032]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2026),
      Q => \^dina\(2032),
      R => \^sr\(0)
    );
\register_reg[2033]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2027),
      Q => \^dina\(2033),
      R => \^sr\(0)
    );
\register_reg[2034]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2028),
      Q => \^dina\(2034),
      R => \^sr\(0)
    );
\register_reg[2035]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2029),
      Q => \^dina\(2035),
      R => \^sr\(0)
    );
\register_reg[2036]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2030),
      Q => \^dina\(2036),
      R => \^sr\(0)
    );
\register_reg[2037]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2031),
      Q => \^dina\(2037),
      R => \^sr\(0)
    );
\register_reg[2038]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2032),
      Q => \^dina\(2038),
      R => \^sr\(0)
    );
\register_reg[2039]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2033),
      Q => \^dina\(2039),
      R => \^sr\(0)
    );
\register_reg[203]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(197),
      Q => \^dina\(203),
      R => \^sr\(0)
    );
\register_reg[2040]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2034),
      Q => \^dina\(2040),
      R => \^sr\(0)
    );
\register_reg[2041]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2035),
      Q => \^dina\(2041),
      R => \^sr\(0)
    );
\register_reg[2042]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2036),
      Q => \^dina\(2042),
      R => \^sr\(0)
    );
\register_reg[2043]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2037),
      Q => \^dina\(2043),
      R => \^sr\(0)
    );
\register_reg[2044]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2038),
      Q => \^dina\(2044),
      R => \^sr\(0)
    );
\register_reg[2045]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2039),
      Q => \^dina\(2045),
      R => \^sr\(0)
    );
\register_reg[2046]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2040),
      Q => \^dina\(2046),
      R => \^sr\(0)
    );
\register_reg[2047]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2041),
      Q => \^dina\(2047),
      R => \^sr\(0)
    );
\register_reg[2048]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2042),
      Q => \^dina\(2048),
      R => \^sr\(0)
    );
\register_reg[2049]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2043),
      Q => \^dina\(2049),
      R => \^sr\(0)
    );
\register_reg[204]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(198),
      Q => \^dina\(204),
      R => \^sr\(0)
    );
\register_reg[2050]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2044),
      Q => \^dina\(2050),
      R => \^sr\(0)
    );
\register_reg[2051]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2045),
      Q => \^dina\(2051),
      R => \^sr\(0)
    );
\register_reg[2052]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2046),
      Q => \^dina\(2052),
      R => \^sr\(0)
    );
\register_reg[2053]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2047),
      Q => \^dina\(2053),
      R => \^sr\(0)
    );
\register_reg[2054]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2048),
      Q => \^dina\(2054),
      R => \^sr\(0)
    );
\register_reg[2055]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2049),
      Q => \^dina\(2055),
      R => \^sr\(0)
    );
\register_reg[2056]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2050),
      Q => \^dina\(2056),
      R => \^sr\(0)
    );
\register_reg[2057]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2051),
      Q => \^dina\(2057),
      R => \^sr\(0)
    );
\register_reg[2058]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2052),
      Q => \^dina\(2058),
      R => \^sr\(0)
    );
\register_reg[2059]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2053),
      Q => \^dina\(2059),
      R => \^sr\(0)
    );
\register_reg[205]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(199),
      Q => \^dina\(205),
      R => \^sr\(0)
    );
\register_reg[2060]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2054),
      Q => \^dina\(2060),
      R => \^sr\(0)
    );
\register_reg[2061]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2055),
      Q => \^dina\(2061),
      R => \^sr\(0)
    );
\register_reg[2062]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2056),
      Q => \^dina\(2062),
      R => \^sr\(0)
    );
\register_reg[2063]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2057),
      Q => \^dina\(2063),
      R => \^sr\(0)
    );
\register_reg[2064]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2058),
      Q => \^dina\(2064),
      R => \^sr\(0)
    );
\register_reg[2065]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2059),
      Q => \^dina\(2065),
      R => \^sr\(0)
    );
\register_reg[2066]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2060),
      Q => \^dina\(2066),
      R => \^sr\(0)
    );
\register_reg[2067]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2061),
      Q => \^dina\(2067),
      R => \^sr\(0)
    );
\register_reg[2068]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2062),
      Q => \^dina\(2068),
      R => \^sr\(0)
    );
\register_reg[2069]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2063),
      Q => \^dina\(2069),
      R => \^sr\(0)
    );
\register_reg[206]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(200),
      Q => \^dina\(206),
      R => \^sr\(0)
    );
\register_reg[2070]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2064),
      Q => \^dina\(2070),
      R => \^sr\(0)
    );
\register_reg[2071]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2065),
      Q => \^dina\(2071),
      R => \^sr\(0)
    );
\register_reg[2072]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2066),
      Q => \^dina\(2072),
      R => \^sr\(0)
    );
\register_reg[2073]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2067),
      Q => \^dina\(2073),
      R => \^sr\(0)
    );
\register_reg[2074]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2068),
      Q => \^dina\(2074),
      R => \^sr\(0)
    );
\register_reg[2075]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2069),
      Q => \^dina\(2075),
      R => \^sr\(0)
    );
\register_reg[2076]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2070),
      Q => \^dina\(2076),
      R => \^sr\(0)
    );
\register_reg[2077]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2071),
      Q => \^dina\(2077),
      R => \^sr\(0)
    );
\register_reg[2078]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2072),
      Q => \^dina\(2078),
      R => \^sr\(0)
    );
\register_reg[2079]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2073),
      Q => \^dina\(2079),
      R => \^sr\(0)
    );
\register_reg[207]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(201),
      Q => \^dina\(207),
      R => \^sr\(0)
    );
\register_reg[2080]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2074),
      Q => \^dina\(2080),
      R => \^sr\(0)
    );
\register_reg[2081]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2075),
      Q => \^dina\(2081),
      R => \^sr\(0)
    );
\register_reg[2082]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2076),
      Q => \^dina\(2082),
      R => \^sr\(0)
    );
\register_reg[2083]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2077),
      Q => \^dina\(2083),
      R => \^sr\(0)
    );
\register_reg[2084]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2078),
      Q => \^dina\(2084),
      R => \^sr\(0)
    );
\register_reg[2085]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2079),
      Q => \^dina\(2085),
      R => \^sr\(0)
    );
\register_reg[2086]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2080),
      Q => \^dina\(2086),
      R => \^sr\(0)
    );
\register_reg[2087]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2081),
      Q => \^dina\(2087),
      R => \^sr\(0)
    );
\register_reg[2088]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2082),
      Q => \^dina\(2088),
      R => \^sr\(0)
    );
\register_reg[2089]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2083),
      Q => \^dina\(2089),
      R => \^sr\(0)
    );
\register_reg[208]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(202),
      Q => \^dina\(208),
      R => \^sr\(0)
    );
\register_reg[2090]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2084),
      Q => \^dina\(2090),
      R => \^sr\(0)
    );
\register_reg[2091]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2085),
      Q => \^dina\(2091),
      R => \^sr\(0)
    );
\register_reg[2092]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2086),
      Q => \^dina\(2092),
      R => \^sr\(0)
    );
\register_reg[2093]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2087),
      Q => \^dina\(2093),
      R => \^sr\(0)
    );
\register_reg[2094]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2088),
      Q => \^dina\(2094),
      R => \^sr\(0)
    );
\register_reg[2095]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2089),
      Q => \^dina\(2095),
      R => \^sr\(0)
    );
\register_reg[2096]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2090),
      Q => \^dina\(2096),
      R => \^sr\(0)
    );
\register_reg[2097]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2091),
      Q => \^dina\(2097),
      R => \^sr\(0)
    );
\register_reg[2098]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2092),
      Q => \^dina\(2098),
      R => \^sr\(0)
    );
\register_reg[2099]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2093),
      Q => \^dina\(2099),
      R => \^sr\(0)
    );
\register_reg[209]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(203),
      Q => \^dina\(209),
      R => \^sr\(0)
    );
\register_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(14),
      Q => \^dina\(20),
      R => \^sr\(0)
    );
\register_reg[2100]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2094),
      Q => \^dina\(2100),
      R => \^sr\(0)
    );
\register_reg[2101]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2095),
      Q => \^dina\(2101),
      R => \^sr\(0)
    );
\register_reg[2102]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2096),
      Q => \^dina\(2102),
      R => \^sr\(0)
    );
\register_reg[2103]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2097),
      Q => \^dina\(2103),
      R => \^sr\(0)
    );
\register_reg[2104]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2098),
      Q => \^dina\(2104),
      R => \^sr\(0)
    );
\register_reg[2105]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2099),
      Q => \^dina\(2105),
      R => \^sr\(0)
    );
\register_reg[2106]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2100),
      Q => \^dina\(2106),
      R => \^sr\(0)
    );
\register_reg[2107]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2101),
      Q => \^dina\(2107),
      R => \^sr\(0)
    );
\register_reg[2108]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2102),
      Q => \^dina\(2108),
      R => \^sr\(0)
    );
\register_reg[2109]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2103),
      Q => \^dina\(2109),
      R => \^sr\(0)
    );
\register_reg[210]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(204),
      Q => \^dina\(210),
      R => \^sr\(0)
    );
\register_reg[2110]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2104),
      Q => \^dina\(2110),
      R => \^sr\(0)
    );
\register_reg[2111]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2105),
      Q => \^dina\(2111),
      R => \^sr\(0)
    );
\register_reg[2112]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2106),
      Q => \^dina\(2112),
      R => \^sr\(0)
    );
\register_reg[2113]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2107),
      Q => \^dina\(2113),
      R => \^sr\(0)
    );
\register_reg[2114]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2108),
      Q => \^dina\(2114),
      R => \^sr\(0)
    );
\register_reg[2115]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2109),
      Q => \^dina\(2115),
      R => \^sr\(0)
    );
\register_reg[2116]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2110),
      Q => \^dina\(2116),
      R => \^sr\(0)
    );
\register_reg[2117]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2111),
      Q => \^dina\(2117),
      R => \^sr\(0)
    );
\register_reg[2118]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2112),
      Q => \^dina\(2118),
      R => \^sr\(0)
    );
\register_reg[2119]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2113),
      Q => \^dina\(2119),
      R => \^sr\(0)
    );
\register_reg[211]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(205),
      Q => \^dina\(211),
      R => \^sr\(0)
    );
\register_reg[2120]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2114),
      Q => \^dina\(2120),
      R => \^sr\(0)
    );
\register_reg[2121]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2115),
      Q => \^dina\(2121),
      R => \^sr\(0)
    );
\register_reg[2122]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2116),
      Q => \^dina\(2122),
      R => \^sr\(0)
    );
\register_reg[2123]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2117),
      Q => \^dina\(2123),
      R => \^sr\(0)
    );
\register_reg[2124]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2118),
      Q => \^dina\(2124),
      R => \^sr\(0)
    );
\register_reg[2125]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2119),
      Q => \^dina\(2125),
      R => \^sr\(0)
    );
\register_reg[2126]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2120),
      Q => \^dina\(2126),
      R => \^sr\(0)
    );
\register_reg[2127]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2121),
      Q => \^dina\(2127),
      R => \^sr\(0)
    );
\register_reg[2128]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2122),
      Q => \^dina\(2128),
      R => \^sr\(0)
    );
\register_reg[2129]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2123),
      Q => \^dina\(2129),
      R => \^sr\(0)
    );
\register_reg[212]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(206),
      Q => \^dina\(212),
      R => \^sr\(0)
    );
\register_reg[2130]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2124),
      Q => \^dina\(2130),
      R => \^sr\(0)
    );
\register_reg[2131]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2125),
      Q => \^dina\(2131),
      R => \^sr\(0)
    );
\register_reg[2132]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2126),
      Q => \^dina\(2132),
      R => \^sr\(0)
    );
\register_reg[2133]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2127),
      Q => \^dina\(2133),
      R => \^sr\(0)
    );
\register_reg[2134]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2128),
      Q => \^dina\(2134),
      R => \^sr\(0)
    );
\register_reg[2135]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2129),
      Q => \^dina\(2135),
      R => \^sr\(0)
    );
\register_reg[2136]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2130),
      Q => \^dina\(2136),
      R => \^sr\(0)
    );
\register_reg[2137]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2131),
      Q => \^dina\(2137),
      R => \^sr\(0)
    );
\register_reg[2138]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2132),
      Q => \^dina\(2138),
      R => \^sr\(0)
    );
\register_reg[2139]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2133),
      Q => \^dina\(2139),
      R => \^sr\(0)
    );
\register_reg[213]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(207),
      Q => \^dina\(213),
      R => \^sr\(0)
    );
\register_reg[2140]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2134),
      Q => \^dina\(2140),
      R => \^sr\(0)
    );
\register_reg[2141]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2135),
      Q => \^dina\(2141),
      R => \^sr\(0)
    );
\register_reg[2142]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2136),
      Q => \^dina\(2142),
      R => \^sr\(0)
    );
\register_reg[2143]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2137),
      Q => \^dina\(2143),
      R => \^sr\(0)
    );
\register_reg[2144]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2138),
      Q => \^dina\(2144),
      R => \^sr\(0)
    );
\register_reg[2145]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2139),
      Q => \^dina\(2145),
      R => \^sr\(0)
    );
\register_reg[2146]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2140),
      Q => \^dina\(2146),
      R => \^sr\(0)
    );
\register_reg[2147]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2141),
      Q => \^dina\(2147),
      R => \^sr\(0)
    );
\register_reg[2148]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2142),
      Q => \^dina\(2148),
      R => \^sr\(0)
    );
\register_reg[2149]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2143),
      Q => \^dina\(2149),
      R => \^sr\(0)
    );
\register_reg[214]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(208),
      Q => \^dina\(214),
      R => \^sr\(0)
    );
\register_reg[2150]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2144),
      Q => \^dina\(2150),
      R => \^sr\(0)
    );
\register_reg[2151]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2145),
      Q => \^dina\(2151),
      R => \^sr\(0)
    );
\register_reg[2152]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2146),
      Q => \^dina\(2152),
      R => \^sr\(0)
    );
\register_reg[2153]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2147),
      Q => \^dina\(2153),
      R => \^sr\(0)
    );
\register_reg[2154]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2148),
      Q => \^dina\(2154),
      R => \^sr\(0)
    );
\register_reg[2155]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2149),
      Q => \^dina\(2155),
      R => \^sr\(0)
    );
\register_reg[2156]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2150),
      Q => \^dina\(2156),
      R => \^sr\(0)
    );
\register_reg[2157]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2151),
      Q => \^dina\(2157),
      R => \^sr\(0)
    );
\register_reg[2158]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2152),
      Q => \^dina\(2158),
      R => \^sr\(0)
    );
\register_reg[2159]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2153),
      Q => \^dina\(2159),
      R => \^sr\(0)
    );
\register_reg[215]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(209),
      Q => \^dina\(215),
      R => \^sr\(0)
    );
\register_reg[2160]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2154),
      Q => \^dina\(2160),
      R => \^sr\(0)
    );
\register_reg[2161]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2155),
      Q => \^dina\(2161),
      R => \^sr\(0)
    );
\register_reg[2162]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2156),
      Q => \^dina\(2162),
      R => \^sr\(0)
    );
\register_reg[2163]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2157),
      Q => \^dina\(2163),
      R => \^sr\(0)
    );
\register_reg[2164]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2158),
      Q => \^dina\(2164),
      R => \^sr\(0)
    );
\register_reg[2165]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2159),
      Q => \^dina\(2165),
      R => \^sr\(0)
    );
\register_reg[2166]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2160),
      Q => \^dina\(2166),
      R => \^sr\(0)
    );
\register_reg[2167]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2161),
      Q => \^dina\(2167),
      R => \^sr\(0)
    );
\register_reg[2168]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2162),
      Q => \^dina\(2168),
      R => \^sr\(0)
    );
\register_reg[2169]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2163),
      Q => \^dina\(2169),
      R => \^sr\(0)
    );
\register_reg[216]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(210),
      Q => \^dina\(216),
      R => \^sr\(0)
    );
\register_reg[2170]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2164),
      Q => \^dina\(2170),
      R => \^sr\(0)
    );
\register_reg[2171]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2165),
      Q => \^dina\(2171),
      R => \^sr\(0)
    );
\register_reg[2172]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2166),
      Q => \^dina\(2172),
      R => \^sr\(0)
    );
\register_reg[2173]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2167),
      Q => \^dina\(2173),
      R => \^sr\(0)
    );
\register_reg[2174]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2168),
      Q => \^dina\(2174),
      R => \^sr\(0)
    );
\register_reg[2175]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2169),
      Q => \^dina\(2175),
      R => \^sr\(0)
    );
\register_reg[2176]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2170),
      Q => \^dina\(2176),
      R => \^sr\(0)
    );
\register_reg[2177]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2171),
      Q => \^dina\(2177),
      R => \^sr\(0)
    );
\register_reg[2178]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2172),
      Q => \^dina\(2178),
      R => \^sr\(0)
    );
\register_reg[2179]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2173),
      Q => \^dina\(2179),
      R => \^sr\(0)
    );
\register_reg[217]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(211),
      Q => \^dina\(217),
      R => \^sr\(0)
    );
\register_reg[2180]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2174),
      Q => \^dina\(2180),
      R => \^sr\(0)
    );
\register_reg[2181]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2175),
      Q => \^dina\(2181),
      R => \^sr\(0)
    );
\register_reg[2182]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2176),
      Q => \^dina\(2182),
      R => \^sr\(0)
    );
\register_reg[2183]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2177),
      Q => \^dina\(2183),
      R => \^sr\(0)
    );
\register_reg[2184]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2178),
      Q => \^dina\(2184),
      R => \^sr\(0)
    );
\register_reg[2185]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2179),
      Q => \^dina\(2185),
      R => \^sr\(0)
    );
\register_reg[2186]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2180),
      Q => \^dina\(2186),
      R => \^sr\(0)
    );
\register_reg[2187]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2181),
      Q => \^dina\(2187),
      R => \^sr\(0)
    );
\register_reg[2188]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2182),
      Q => \^dina\(2188),
      R => \^sr\(0)
    );
\register_reg[2189]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2183),
      Q => \^dina\(2189),
      R => \^sr\(0)
    );
\register_reg[218]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(212),
      Q => \^dina\(218),
      R => \^sr\(0)
    );
\register_reg[2190]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2184),
      Q => \^dina\(2190),
      R => \^sr\(0)
    );
\register_reg[2191]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2185),
      Q => \^dina\(2191),
      R => \^sr\(0)
    );
\register_reg[2192]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2186),
      Q => \^dina\(2192),
      R => \^sr\(0)
    );
\register_reg[2193]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2187),
      Q => \^dina\(2193),
      R => \^sr\(0)
    );
\register_reg[2194]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2188),
      Q => \^dina\(2194),
      R => \^sr\(0)
    );
\register_reg[2195]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2189),
      Q => \^dina\(2195),
      R => \^sr\(0)
    );
\register_reg[2196]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2190),
      Q => \^dina\(2196),
      R => \^sr\(0)
    );
\register_reg[2197]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2191),
      Q => \^dina\(2197),
      R => \^sr\(0)
    );
\register_reg[2198]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2192),
      Q => \^dina\(2198),
      R => \^sr\(0)
    );
\register_reg[2199]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2193),
      Q => \^dina\(2199),
      R => \^sr\(0)
    );
\register_reg[219]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(213),
      Q => \^dina\(219),
      R => \^sr\(0)
    );
\register_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(15),
      Q => \^dina\(21),
      R => \^sr\(0)
    );
\register_reg[2200]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2194),
      Q => \^dina\(2200),
      R => \^sr\(0)
    );
\register_reg[2201]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2195),
      Q => \^dina\(2201),
      R => \^sr\(0)
    );
\register_reg[2202]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2196),
      Q => \^dina\(2202),
      R => \^sr\(0)
    );
\register_reg[2203]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2197),
      Q => \^dina\(2203),
      R => \^sr\(0)
    );
\register_reg[2204]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2198),
      Q => \^dina\(2204),
      R => \^sr\(0)
    );
\register_reg[2205]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2199),
      Q => \^dina\(2205),
      R => \^sr\(0)
    );
\register_reg[2206]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2200),
      Q => \^dina\(2206),
      R => \^sr\(0)
    );
\register_reg[2207]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2201),
      Q => \^dina\(2207),
      R => \^sr\(0)
    );
\register_reg[2208]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2202),
      Q => \^dina\(2208),
      R => \^sr\(0)
    );
\register_reg[2209]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2203),
      Q => \^dina\(2209),
      R => \^sr\(0)
    );
\register_reg[220]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(214),
      Q => \^dina\(220),
      R => \^sr\(0)
    );
\register_reg[2210]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2204),
      Q => \^dina\(2210),
      R => \^sr\(0)
    );
\register_reg[2211]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2205),
      Q => \^dina\(2211),
      R => \^sr\(0)
    );
\register_reg[2212]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2206),
      Q => \^dina\(2212),
      R => \^sr\(0)
    );
\register_reg[2213]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2207),
      Q => \^dina\(2213),
      R => \^sr\(0)
    );
\register_reg[2214]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2208),
      Q => \^dina\(2214),
      R => \^sr\(0)
    );
\register_reg[2215]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2209),
      Q => \^dina\(2215),
      R => \^sr\(0)
    );
\register_reg[2216]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2210),
      Q => \^dina\(2216),
      R => \^sr\(0)
    );
\register_reg[2217]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2211),
      Q => \^dina\(2217),
      R => \^sr\(0)
    );
\register_reg[2218]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2212),
      Q => \^dina\(2218),
      R => \^sr\(0)
    );
\register_reg[2219]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2213),
      Q => \^dina\(2219),
      R => \^sr\(0)
    );
\register_reg[221]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(215),
      Q => \^dina\(221),
      R => \^sr\(0)
    );
\register_reg[2220]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2214),
      Q => \^dina\(2220),
      R => \^sr\(0)
    );
\register_reg[2221]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2215),
      Q => \^dina\(2221),
      R => \^sr\(0)
    );
\register_reg[2222]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2216),
      Q => \^dina\(2222),
      R => \^sr\(0)
    );
\register_reg[2223]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2217),
      Q => \^dina\(2223),
      R => \^sr\(0)
    );
\register_reg[2224]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2218),
      Q => \^dina\(2224),
      R => \^sr\(0)
    );
\register_reg[2225]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2219),
      Q => \^dina\(2225),
      R => \^sr\(0)
    );
\register_reg[2226]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2220),
      Q => \^dina\(2226),
      R => \^sr\(0)
    );
\register_reg[2227]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2221),
      Q => \^dina\(2227),
      R => \^sr\(0)
    );
\register_reg[2228]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2222),
      Q => \^dina\(2228),
      R => \^sr\(0)
    );
\register_reg[2229]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2223),
      Q => \^dina\(2229),
      R => \^sr\(0)
    );
\register_reg[222]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(216),
      Q => \^dina\(222),
      R => \^sr\(0)
    );
\register_reg[2230]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2224),
      Q => \^dina\(2230),
      R => \^sr\(0)
    );
\register_reg[2231]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2225),
      Q => \^dina\(2231),
      R => \^sr\(0)
    );
\register_reg[2232]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2226),
      Q => \^dina\(2232),
      R => \^sr\(0)
    );
\register_reg[2233]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2227),
      Q => \^dina\(2233),
      R => \^sr\(0)
    );
\register_reg[2234]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2228),
      Q => \^dina\(2234),
      R => \^sr\(0)
    );
\register_reg[2235]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2229),
      Q => \^dina\(2235),
      R => \^sr\(0)
    );
\register_reg[2236]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2230),
      Q => \^dina\(2236),
      R => \^sr\(0)
    );
\register_reg[2237]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2231),
      Q => \^dina\(2237),
      R => \^sr\(0)
    );
\register_reg[2238]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2232),
      Q => \^dina\(2238),
      R => \^sr\(0)
    );
\register_reg[2239]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2233),
      Q => \^dina\(2239),
      R => \^sr\(0)
    );
\register_reg[223]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(217),
      Q => \^dina\(223),
      R => \^sr\(0)
    );
\register_reg[2240]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2234),
      Q => \^dina\(2240),
      R => \^sr\(0)
    );
\register_reg[2241]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2235),
      Q => \^dina\(2241),
      R => \^sr\(0)
    );
\register_reg[2242]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2236),
      Q => \^dina\(2242),
      R => \^sr\(0)
    );
\register_reg[2243]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2237),
      Q => \^dina\(2243),
      R => \^sr\(0)
    );
\register_reg[2244]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2238),
      Q => \^dina\(2244),
      R => \^sr\(0)
    );
\register_reg[2245]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2239),
      Q => \^dina\(2245),
      R => \^sr\(0)
    );
\register_reg[2246]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2240),
      Q => \^dina\(2246),
      R => \^sr\(0)
    );
\register_reg[2247]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2241),
      Q => \^dina\(2247),
      R => \^sr\(0)
    );
\register_reg[2248]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2242),
      Q => \^dina\(2248),
      R => \^sr\(0)
    );
\register_reg[2249]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2243),
      Q => \^dina\(2249),
      R => \^sr\(0)
    );
\register_reg[224]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(218),
      Q => \^dina\(224),
      R => \^sr\(0)
    );
\register_reg[2250]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2244),
      Q => \^dina\(2250),
      R => \^sr\(0)
    );
\register_reg[2251]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2245),
      Q => \^dina\(2251),
      R => \^sr\(0)
    );
\register_reg[2252]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2246),
      Q => \^dina\(2252),
      R => \^sr\(0)
    );
\register_reg[2253]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2247),
      Q => \^dina\(2253),
      R => \^sr\(0)
    );
\register_reg[2254]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2248),
      Q => \^dina\(2254),
      R => \^sr\(0)
    );
\register_reg[2255]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2249),
      Q => \^dina\(2255),
      R => \^sr\(0)
    );
\register_reg[2256]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2250),
      Q => \^dina\(2256),
      R => \^sr\(0)
    );
\register_reg[2257]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2251),
      Q => \^dina\(2257),
      R => \^sr\(0)
    );
\register_reg[2258]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2252),
      Q => \^dina\(2258),
      R => \^sr\(0)
    );
\register_reg[2259]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2253),
      Q => \^dina\(2259),
      R => \^sr\(0)
    );
\register_reg[225]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(219),
      Q => \^dina\(225),
      R => \^sr\(0)
    );
\register_reg[2260]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2254),
      Q => \^dina\(2260),
      R => \^sr\(0)
    );
\register_reg[2261]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2255),
      Q => \^dina\(2261),
      R => \^sr\(0)
    );
\register_reg[2262]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2256),
      Q => \^dina\(2262),
      R => \^sr\(0)
    );
\register_reg[2263]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2257),
      Q => \^dina\(2263),
      R => \^sr\(0)
    );
\register_reg[2264]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2258),
      Q => \^dina\(2264),
      R => \^sr\(0)
    );
\register_reg[2265]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2259),
      Q => \^dina\(2265),
      R => \^sr\(0)
    );
\register_reg[2266]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2260),
      Q => \^dina\(2266),
      R => \^sr\(0)
    );
\register_reg[2267]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2261),
      Q => \^dina\(2267),
      R => \^sr\(0)
    );
\register_reg[2268]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2262),
      Q => \^dina\(2268),
      R => \^sr\(0)
    );
\register_reg[2269]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2263),
      Q => \^dina\(2269),
      R => \^sr\(0)
    );
\register_reg[226]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(220),
      Q => \^dina\(226),
      R => \^sr\(0)
    );
\register_reg[2270]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2264),
      Q => \^dina\(2270),
      R => \^sr\(0)
    );
\register_reg[2271]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2265),
      Q => \^dina\(2271),
      R => \^sr\(0)
    );
\register_reg[2272]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2266),
      Q => \^dina\(2272),
      R => \^sr\(0)
    );
\register_reg[2273]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2267),
      Q => \^dina\(2273),
      R => \^sr\(0)
    );
\register_reg[2274]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2268),
      Q => \^dina\(2274),
      R => \^sr\(0)
    );
\register_reg[2275]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2269),
      Q => \^dina\(2275),
      R => \^sr\(0)
    );
\register_reg[2276]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2270),
      Q => \^dina\(2276),
      R => \^sr\(0)
    );
\register_reg[2277]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2271),
      Q => \^dina\(2277),
      R => \^sr\(0)
    );
\register_reg[2278]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2272),
      Q => \^dina\(2278),
      R => \^sr\(0)
    );
\register_reg[2279]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2273),
      Q => \^dina\(2279),
      R => \^sr\(0)
    );
\register_reg[227]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(221),
      Q => \^dina\(227),
      R => \^sr\(0)
    );
\register_reg[2280]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2274),
      Q => \^dina\(2280),
      R => \^sr\(0)
    );
\register_reg[2281]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2275),
      Q => \^dina\(2281),
      R => \^sr\(0)
    );
\register_reg[2282]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2276),
      Q => \^dina\(2282),
      R => \^sr\(0)
    );
\register_reg[2283]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2277),
      Q => \^dina\(2283),
      R => \^sr\(0)
    );
\register_reg[2284]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2278),
      Q => \^dina\(2284),
      R => \^sr\(0)
    );
\register_reg[2285]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2279),
      Q => \^dina\(2285),
      R => \^sr\(0)
    );
\register_reg[2286]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2280),
      Q => \^dina\(2286),
      R => \^sr\(0)
    );
\register_reg[2287]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2281),
      Q => \^dina\(2287),
      R => \^sr\(0)
    );
\register_reg[2288]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2282),
      Q => \^dina\(2288),
      R => \^sr\(0)
    );
\register_reg[2289]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2283),
      Q => \^dina\(2289),
      R => \^sr\(0)
    );
\register_reg[228]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(222),
      Q => \^dina\(228),
      R => \^sr\(0)
    );
\register_reg[2290]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2284),
      Q => \^dina\(2290),
      R => \^sr\(0)
    );
\register_reg[2291]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2285),
      Q => \^dina\(2291),
      R => \^sr\(0)
    );
\register_reg[2292]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2286),
      Q => \^dina\(2292),
      R => \^sr\(0)
    );
\register_reg[2293]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2287),
      Q => \^dina\(2293),
      R => \^sr\(0)
    );
\register_reg[2294]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2288),
      Q => \^dina\(2294),
      R => \^sr\(0)
    );
\register_reg[2295]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2289),
      Q => \^dina\(2295),
      R => \^sr\(0)
    );
\register_reg[2296]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2290),
      Q => \^dina\(2296),
      R => \^sr\(0)
    );
\register_reg[2297]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2291),
      Q => \^dina\(2297),
      R => \^sr\(0)
    );
\register_reg[2298]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2292),
      Q => \^dina\(2298),
      R => \^sr\(0)
    );
\register_reg[2299]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2293),
      Q => \^dina\(2299),
      R => \^sr\(0)
    );
\register_reg[229]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(223),
      Q => \^dina\(229),
      R => \^sr\(0)
    );
\register_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(16),
      Q => \^dina\(22),
      R => \^sr\(0)
    );
\register_reg[2300]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2294),
      Q => \^dina\(2300),
      R => \^sr\(0)
    );
\register_reg[2301]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2295),
      Q => \^dina\(2301),
      R => \^sr\(0)
    );
\register_reg[2302]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2296),
      Q => \^dina\(2302),
      R => \^sr\(0)
    );
\register_reg[2303]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2297),
      Q => \^dina\(2303),
      R => \^sr\(0)
    );
\register_reg[2304]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2298),
      Q => \^dina\(2304),
      R => \^sr\(0)
    );
\register_reg[2305]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2299),
      Q => \^dina\(2305),
      R => \^sr\(0)
    );
\register_reg[2306]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2300),
      Q => \^dina\(2306),
      R => \^sr\(0)
    );
\register_reg[2307]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2301),
      Q => \^dina\(2307),
      R => \^sr\(0)
    );
\register_reg[2308]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2302),
      Q => \^dina\(2308),
      R => \^sr\(0)
    );
\register_reg[2309]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2303),
      Q => \^dina\(2309),
      R => \^sr\(0)
    );
\register_reg[230]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(224),
      Q => \^dina\(230),
      R => \^sr\(0)
    );
\register_reg[2310]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2304),
      Q => \^dina\(2310),
      R => \^sr\(0)
    );
\register_reg[2311]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2305),
      Q => \^dina\(2311),
      R => \^sr\(0)
    );
\register_reg[2312]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2306),
      Q => \^dina\(2312),
      R => \^sr\(0)
    );
\register_reg[2313]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2307),
      Q => \^dina\(2313),
      R => \^sr\(0)
    );
\register_reg[2314]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2308),
      Q => \^dina\(2314),
      R => \^sr\(0)
    );
\register_reg[2315]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2309),
      Q => \^dina\(2315),
      R => \^sr\(0)
    );
\register_reg[2316]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2310),
      Q => \^dina\(2316),
      R => \^sr\(0)
    );
\register_reg[2317]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2311),
      Q => \^dina\(2317),
      R => \^sr\(0)
    );
\register_reg[2318]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2312),
      Q => \^dina\(2318),
      R => \^sr\(0)
    );
\register_reg[2319]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2313),
      Q => \^dina\(2319),
      R => \^sr\(0)
    );
\register_reg[231]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(225),
      Q => \^dina\(231),
      R => \^sr\(0)
    );
\register_reg[2320]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2314),
      Q => \^dina\(2320),
      R => \^sr\(0)
    );
\register_reg[2321]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2315),
      Q => \^dina\(2321),
      R => \^sr\(0)
    );
\register_reg[2322]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2316),
      Q => \^dina\(2322),
      R => \^sr\(0)
    );
\register_reg[2323]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2317),
      Q => \^dina\(2323),
      R => \^sr\(0)
    );
\register_reg[2324]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2318),
      Q => \^dina\(2324),
      R => \^sr\(0)
    );
\register_reg[2325]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2319),
      Q => \^dina\(2325),
      R => \^sr\(0)
    );
\register_reg[2326]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2320),
      Q => \^dina\(2326),
      R => \^sr\(0)
    );
\register_reg[2327]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2321),
      Q => \^dina\(2327),
      R => \^sr\(0)
    );
\register_reg[2328]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2322),
      Q => \^dina\(2328),
      R => \^sr\(0)
    );
\register_reg[2329]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2323),
      Q => \^dina\(2329),
      R => \^sr\(0)
    );
\register_reg[232]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(226),
      Q => \^dina\(232),
      R => \^sr\(0)
    );
\register_reg[2330]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2324),
      Q => \^dina\(2330),
      R => \^sr\(0)
    );
\register_reg[2331]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2325),
      Q => \^dina\(2331),
      R => \^sr\(0)
    );
\register_reg[2332]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2326),
      Q => \^dina\(2332),
      R => \^sr\(0)
    );
\register_reg[2333]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2327),
      Q => \^dina\(2333),
      R => \^sr\(0)
    );
\register_reg[2334]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2328),
      Q => \^dina\(2334),
      R => \^sr\(0)
    );
\register_reg[2335]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2329),
      Q => \^dina\(2335),
      R => \^sr\(0)
    );
\register_reg[2336]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2330),
      Q => \^dina\(2336),
      R => \^sr\(0)
    );
\register_reg[2337]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2331),
      Q => \^dina\(2337),
      R => \^sr\(0)
    );
\register_reg[2338]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2332),
      Q => \^dina\(2338),
      R => \^sr\(0)
    );
\register_reg[2339]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2333),
      Q => \^dina\(2339),
      R => \^sr\(0)
    );
\register_reg[233]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(227),
      Q => \^dina\(233),
      R => \^sr\(0)
    );
\register_reg[2340]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2334),
      Q => \^dina\(2340),
      R => \^sr\(0)
    );
\register_reg[2341]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2335),
      Q => \^dina\(2341),
      R => \^sr\(0)
    );
\register_reg[2342]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2336),
      Q => \^dina\(2342),
      R => \^sr\(0)
    );
\register_reg[2343]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2337),
      Q => \^dina\(2343),
      R => \^sr\(0)
    );
\register_reg[2344]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2338),
      Q => \^dina\(2344),
      R => \^sr\(0)
    );
\register_reg[2345]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2339),
      Q => \^dina\(2345),
      R => \^sr\(0)
    );
\register_reg[2346]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2340),
      Q => \^dina\(2346),
      R => \^sr\(0)
    );
\register_reg[2347]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2341),
      Q => \^dina\(2347),
      R => \^sr\(0)
    );
\register_reg[2348]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2342),
      Q => \^dina\(2348),
      R => \^sr\(0)
    );
\register_reg[2349]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2343),
      Q => \^dina\(2349),
      R => \^sr\(0)
    );
\register_reg[234]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(228),
      Q => \^dina\(234),
      R => \^sr\(0)
    );
\register_reg[2350]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2344),
      Q => \^dina\(2350),
      R => \^sr\(0)
    );
\register_reg[2351]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2345),
      Q => \^dina\(2351),
      R => \^sr\(0)
    );
\register_reg[2352]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2346),
      Q => \^dina\(2352),
      R => \^sr\(0)
    );
\register_reg[2353]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2347),
      Q => \^dina\(2353),
      R => \^sr\(0)
    );
\register_reg[2354]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2348),
      Q => \^dina\(2354),
      R => \^sr\(0)
    );
\register_reg[2355]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2349),
      Q => \^dina\(2355),
      R => \^sr\(0)
    );
\register_reg[2356]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2350),
      Q => \^dina\(2356),
      R => \^sr\(0)
    );
\register_reg[2357]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2351),
      Q => \^dina\(2357),
      R => \^sr\(0)
    );
\register_reg[2358]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2352),
      Q => \^dina\(2358),
      R => \^sr\(0)
    );
\register_reg[2359]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2353),
      Q => \^dina\(2359),
      R => \^sr\(0)
    );
\register_reg[235]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(229),
      Q => \^dina\(235),
      R => \^sr\(0)
    );
\register_reg[2360]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2354),
      Q => \^dina\(2360),
      R => \^sr\(0)
    );
\register_reg[2361]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2355),
      Q => \^dina\(2361),
      R => \^sr\(0)
    );
\register_reg[2362]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2356),
      Q => \^dina\(2362),
      R => \^sr\(0)
    );
\register_reg[2363]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2357),
      Q => \^dina\(2363),
      R => \^sr\(0)
    );
\register_reg[2364]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2358),
      Q => \^dina\(2364),
      R => \^sr\(0)
    );
\register_reg[2365]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2359),
      Q => \^dina\(2365),
      R => \^sr\(0)
    );
\register_reg[2366]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2360),
      Q => \^dina\(2366),
      R => \^sr\(0)
    );
\register_reg[2367]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2361),
      Q => \^dina\(2367),
      R => \^sr\(0)
    );
\register_reg[2368]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2362),
      Q => \^dina\(2368),
      R => \^sr\(0)
    );
\register_reg[2369]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2363),
      Q => \^dina\(2369),
      R => \^sr\(0)
    );
\register_reg[236]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(230),
      Q => \^dina\(236),
      R => \^sr\(0)
    );
\register_reg[2370]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2364),
      Q => \^dina\(2370),
      R => \^sr\(0)
    );
\register_reg[2371]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2365),
      Q => \^dina\(2371),
      R => \^sr\(0)
    );
\register_reg[2372]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2366),
      Q => \^dina\(2372),
      R => \^sr\(0)
    );
\register_reg[2373]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2367),
      Q => \^dina\(2373),
      R => \^sr\(0)
    );
\register_reg[2374]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2368),
      Q => \^dina\(2374),
      R => \^sr\(0)
    );
\register_reg[2375]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2369),
      Q => \^dina\(2375),
      R => \^sr\(0)
    );
\register_reg[2376]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2370),
      Q => \^dina\(2376),
      R => \^sr\(0)
    );
\register_reg[2377]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2371),
      Q => \^dina\(2377),
      R => \^sr\(0)
    );
\register_reg[2378]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2372),
      Q => \^dina\(2378),
      R => \^sr\(0)
    );
\register_reg[2379]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2373),
      Q => \^dina\(2379),
      R => \^sr\(0)
    );
\register_reg[237]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(231),
      Q => \^dina\(237),
      R => \^sr\(0)
    );
\register_reg[2380]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2374),
      Q => \^dina\(2380),
      R => \^sr\(0)
    );
\register_reg[2381]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2375),
      Q => \^dina\(2381),
      R => \^sr\(0)
    );
\register_reg[2382]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2376),
      Q => \^dina\(2382),
      R => \^sr\(0)
    );
\register_reg[2383]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2377),
      Q => \^dina\(2383),
      R => \^sr\(0)
    );
\register_reg[2384]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2378),
      Q => \^dina\(2384),
      R => \^sr\(0)
    );
\register_reg[2385]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2379),
      Q => \^dina\(2385),
      R => \^sr\(0)
    );
\register_reg[2386]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2380),
      Q => \^dina\(2386),
      R => \^sr\(0)
    );
\register_reg[2387]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2381),
      Q => \^dina\(2387),
      R => \^sr\(0)
    );
\register_reg[2388]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2382),
      Q => \^dina\(2388),
      R => \^sr\(0)
    );
\register_reg[2389]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2383),
      Q => \^dina\(2389),
      R => \^sr\(0)
    );
\register_reg[238]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(232),
      Q => \^dina\(238),
      R => \^sr\(0)
    );
\register_reg[2390]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2384),
      Q => \^dina\(2390),
      R => \^sr\(0)
    );
\register_reg[2391]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2385),
      Q => \^dina\(2391),
      R => \^sr\(0)
    );
\register_reg[2392]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2386),
      Q => \^dina\(2392),
      R => \^sr\(0)
    );
\register_reg[2393]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2387),
      Q => \^dina\(2393),
      R => \^sr\(0)
    );
\register_reg[2394]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2388),
      Q => \^dina\(2394),
      R => \^sr\(0)
    );
\register_reg[2395]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2389),
      Q => \^dina\(2395),
      R => \^sr\(0)
    );
\register_reg[2396]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2390),
      Q => \^dina\(2396),
      R => \^sr\(0)
    );
\register_reg[2397]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2391),
      Q => \^dina\(2397),
      R => \^sr\(0)
    );
\register_reg[2398]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2392),
      Q => \^dina\(2398),
      R => \^sr\(0)
    );
\register_reg[2399]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2393),
      Q => \^dina\(2399),
      R => \^sr\(0)
    );
\register_reg[239]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(233),
      Q => \^dina\(239),
      R => \^sr\(0)
    );
\register_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(17),
      Q => \^dina\(23),
      R => \^sr\(0)
    );
\register_reg[2400]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2394),
      Q => \^dina\(2400),
      R => \^sr\(0)
    );
\register_reg[2401]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2395),
      Q => \^dina\(2401),
      R => \^sr\(0)
    );
\register_reg[2402]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2396),
      Q => \^dina\(2402),
      R => \^sr\(0)
    );
\register_reg[2403]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2397),
      Q => \^dina\(2403),
      R => \^sr\(0)
    );
\register_reg[2404]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2398),
      Q => \^dina\(2404),
      R => \^sr\(0)
    );
\register_reg[2405]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2399),
      Q => \^dina\(2405),
      R => \^sr\(0)
    );
\register_reg[2406]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2400),
      Q => \^dina\(2406),
      R => \^sr\(0)
    );
\register_reg[2407]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2401),
      Q => \^dina\(2407),
      R => \^sr\(0)
    );
\register_reg[2408]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2402),
      Q => \^dina\(2408),
      R => \^sr\(0)
    );
\register_reg[2409]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2403),
      Q => \^dina\(2409),
      R => \^sr\(0)
    );
\register_reg[240]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(234),
      Q => \^dina\(240),
      R => \^sr\(0)
    );
\register_reg[2410]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2404),
      Q => \^dina\(2410),
      R => \^sr\(0)
    );
\register_reg[2411]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2405),
      Q => \^dina\(2411),
      R => \^sr\(0)
    );
\register_reg[2412]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2406),
      Q => \^dina\(2412),
      R => \^sr\(0)
    );
\register_reg[2413]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2407),
      Q => \^dina\(2413),
      R => \^sr\(0)
    );
\register_reg[2414]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2408),
      Q => \^dina\(2414),
      R => \^sr\(0)
    );
\register_reg[2415]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2409),
      Q => \^dina\(2415),
      R => \^sr\(0)
    );
\register_reg[2416]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2410),
      Q => \^dina\(2416),
      R => \^sr\(0)
    );
\register_reg[2417]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2411),
      Q => \^dina\(2417),
      R => \^sr\(0)
    );
\register_reg[2418]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2412),
      Q => \^dina\(2418),
      R => \^sr\(0)
    );
\register_reg[2419]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2413),
      Q => \^dina\(2419),
      R => \^sr\(0)
    );
\register_reg[241]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(235),
      Q => \^dina\(241),
      R => \^sr\(0)
    );
\register_reg[2420]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2414),
      Q => \^dina\(2420),
      R => \^sr\(0)
    );
\register_reg[2421]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2415),
      Q => \^dina\(2421),
      R => \^sr\(0)
    );
\register_reg[2422]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2416),
      Q => \^dina\(2422),
      R => \^sr\(0)
    );
\register_reg[2423]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2417),
      Q => \^dina\(2423),
      R => \^sr\(0)
    );
\register_reg[2424]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2418),
      Q => \^dina\(2424),
      R => \^sr\(0)
    );
\register_reg[2425]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2419),
      Q => \^dina\(2425),
      R => \^sr\(0)
    );
\register_reg[2426]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2420),
      Q => \^dina\(2426),
      R => \^sr\(0)
    );
\register_reg[2427]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2421),
      Q => \^dina\(2427),
      R => \^sr\(0)
    );
\register_reg[2428]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2422),
      Q => \^dina\(2428),
      R => \^sr\(0)
    );
\register_reg[2429]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2423),
      Q => \^dina\(2429),
      R => \^sr\(0)
    );
\register_reg[242]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(236),
      Q => \^dina\(242),
      R => \^sr\(0)
    );
\register_reg[2430]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2424),
      Q => \^dina\(2430),
      R => \^sr\(0)
    );
\register_reg[2431]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2425),
      Q => \^dina\(2431),
      R => \^sr\(0)
    );
\register_reg[2432]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2426),
      Q => \^dina\(2432),
      R => \^sr\(0)
    );
\register_reg[2433]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2427),
      Q => \^dina\(2433),
      R => \^sr\(0)
    );
\register_reg[2434]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2428),
      Q => \^dina\(2434),
      R => \^sr\(0)
    );
\register_reg[2435]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2429),
      Q => \^dina\(2435),
      R => \^sr\(0)
    );
\register_reg[2436]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2430),
      Q => \^dina\(2436),
      R => \^sr\(0)
    );
\register_reg[2437]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2431),
      Q => \^dina\(2437),
      R => \^sr\(0)
    );
\register_reg[2438]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2432),
      Q => \^dina\(2438),
      R => \^sr\(0)
    );
\register_reg[2439]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2433),
      Q => \^dina\(2439),
      R => \^sr\(0)
    );
\register_reg[243]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(237),
      Q => \^dina\(243),
      R => \^sr\(0)
    );
\register_reg[2440]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2434),
      Q => \^dina\(2440),
      R => \^sr\(0)
    );
\register_reg[2441]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2435),
      Q => \^dina\(2441),
      R => \^sr\(0)
    );
\register_reg[2442]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2436),
      Q => \^dina\(2442),
      R => \^sr\(0)
    );
\register_reg[2443]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2437),
      Q => \^dina\(2443),
      R => \^sr\(0)
    );
\register_reg[2444]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2438),
      Q => \^dina\(2444),
      R => \^sr\(0)
    );
\register_reg[2445]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2439),
      Q => \^dina\(2445),
      R => \^sr\(0)
    );
\register_reg[2446]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2440),
      Q => \^dina\(2446),
      R => \^sr\(0)
    );
\register_reg[2447]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2441),
      Q => \^dina\(2447),
      R => \^sr\(0)
    );
\register_reg[2448]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2442),
      Q => \^dina\(2448),
      R => \^sr\(0)
    );
\register_reg[2449]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2443),
      Q => \^dina\(2449),
      R => \^sr\(0)
    );
\register_reg[244]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(238),
      Q => \^dina\(244),
      R => \^sr\(0)
    );
\register_reg[2450]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2444),
      Q => \^dina\(2450),
      R => \^sr\(0)
    );
\register_reg[2451]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2445),
      Q => \^dina\(2451),
      R => \^sr\(0)
    );
\register_reg[2452]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2446),
      Q => \^dina\(2452),
      R => \^sr\(0)
    );
\register_reg[2453]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2447),
      Q => \^dina\(2453),
      R => \^sr\(0)
    );
\register_reg[2454]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2448),
      Q => \^dina\(2454),
      R => \^sr\(0)
    );
\register_reg[2455]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2449),
      Q => \^dina\(2455),
      R => \^sr\(0)
    );
\register_reg[2456]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2450),
      Q => \^dina\(2456),
      R => \^sr\(0)
    );
\register_reg[2457]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2451),
      Q => \^dina\(2457),
      R => \^sr\(0)
    );
\register_reg[2458]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2452),
      Q => \^dina\(2458),
      R => \^sr\(0)
    );
\register_reg[2459]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2453),
      Q => \^dina\(2459),
      R => \^sr\(0)
    );
\register_reg[245]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(239),
      Q => \^dina\(245),
      R => \^sr\(0)
    );
\register_reg[2460]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2454),
      Q => \^dina\(2460),
      R => \^sr\(0)
    );
\register_reg[2461]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2455),
      Q => \^dina\(2461),
      R => \^sr\(0)
    );
\register_reg[2462]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2456),
      Q => \^dina\(2462),
      R => \^sr\(0)
    );
\register_reg[2463]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2457),
      Q => \^dina\(2463),
      R => \^sr\(0)
    );
\register_reg[2464]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2458),
      Q => \^dina\(2464),
      R => \^sr\(0)
    );
\register_reg[2465]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2459),
      Q => \^dina\(2465),
      R => \^sr\(0)
    );
\register_reg[2466]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2460),
      Q => \^dina\(2466),
      R => \^sr\(0)
    );
\register_reg[2467]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2461),
      Q => \^dina\(2467),
      R => \^sr\(0)
    );
\register_reg[2468]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2462),
      Q => \^dina\(2468),
      R => \^sr\(0)
    );
\register_reg[2469]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2463),
      Q => \^dina\(2469),
      R => \^sr\(0)
    );
\register_reg[246]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(240),
      Q => \^dina\(246),
      R => \^sr\(0)
    );
\register_reg[2470]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2464),
      Q => \^dina\(2470),
      R => \^sr\(0)
    );
\register_reg[2471]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2465),
      Q => \^dina\(2471),
      R => \^sr\(0)
    );
\register_reg[2472]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2466),
      Q => \^dina\(2472),
      R => \^sr\(0)
    );
\register_reg[2473]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2467),
      Q => \^dina\(2473),
      R => \^sr\(0)
    );
\register_reg[2474]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2468),
      Q => \^dina\(2474),
      R => \^sr\(0)
    );
\register_reg[2475]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2469),
      Q => \^dina\(2475),
      R => \^sr\(0)
    );
\register_reg[2476]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2470),
      Q => \^dina\(2476),
      R => \^sr\(0)
    );
\register_reg[2477]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2471),
      Q => \^dina\(2477),
      R => \^sr\(0)
    );
\register_reg[2478]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2472),
      Q => \^dina\(2478),
      R => \^sr\(0)
    );
\register_reg[2479]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2473),
      Q => \^dina\(2479),
      R => \^sr\(0)
    );
\register_reg[247]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(241),
      Q => \^dina\(247),
      R => \^sr\(0)
    );
\register_reg[2480]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2474),
      Q => \^dina\(2480),
      R => \^sr\(0)
    );
\register_reg[2481]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2475),
      Q => \^dina\(2481),
      R => \^sr\(0)
    );
\register_reg[2482]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2476),
      Q => \^dina\(2482),
      R => \^sr\(0)
    );
\register_reg[2483]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2477),
      Q => \^dina\(2483),
      R => \^sr\(0)
    );
\register_reg[2484]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2478),
      Q => \^dina\(2484),
      R => \^sr\(0)
    );
\register_reg[2485]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2479),
      Q => \^dina\(2485),
      R => \^sr\(0)
    );
\register_reg[2486]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2480),
      Q => \^dina\(2486),
      R => \^sr\(0)
    );
\register_reg[2487]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2481),
      Q => \^dina\(2487),
      R => \^sr\(0)
    );
\register_reg[2488]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2482),
      Q => \^dina\(2488),
      R => \^sr\(0)
    );
\register_reg[2489]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2483),
      Q => \^dina\(2489),
      R => \^sr\(0)
    );
\register_reg[248]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(242),
      Q => \^dina\(248),
      R => \^sr\(0)
    );
\register_reg[2490]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2484),
      Q => \^dina\(2490),
      R => \^sr\(0)
    );
\register_reg[2491]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2485),
      Q => \^dina\(2491),
      R => \^sr\(0)
    );
\register_reg[2492]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2486),
      Q => \^dina\(2492),
      R => \^sr\(0)
    );
\register_reg[2493]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2487),
      Q => \^dina\(2493),
      R => \^sr\(0)
    );
\register_reg[2494]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2488),
      Q => \^dina\(2494),
      R => \^sr\(0)
    );
\register_reg[2495]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2489),
      Q => \^dina\(2495),
      R => \^sr\(0)
    );
\register_reg[2496]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2490),
      Q => \^dina\(2496),
      R => \^sr\(0)
    );
\register_reg[2497]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2491),
      Q => \^dina\(2497),
      R => \^sr\(0)
    );
\register_reg[2498]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2492),
      Q => \^dina\(2498),
      R => \^sr\(0)
    );
\register_reg[2499]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2493),
      Q => \^dina\(2499),
      R => \^sr\(0)
    );
\register_reg[249]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(243),
      Q => \^dina\(249),
      R => \^sr\(0)
    );
\register_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(18),
      Q => \^dina\(24),
      R => \^sr\(0)
    );
\register_reg[2500]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2494),
      Q => \^dina\(2500),
      R => \^sr\(0)
    );
\register_reg[2501]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2495),
      Q => \^dina\(2501),
      R => \^sr\(0)
    );
\register_reg[2502]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2496),
      Q => \^dina\(2502),
      R => \^sr\(0)
    );
\register_reg[2503]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2497),
      Q => \^dina\(2503),
      R => \^sr\(0)
    );
\register_reg[2504]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2498),
      Q => \^dina\(2504),
      R => \^sr\(0)
    );
\register_reg[2505]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2499),
      Q => \^dina\(2505),
      R => \^sr\(0)
    );
\register_reg[2506]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2500),
      Q => \^dina\(2506),
      R => \^sr\(0)
    );
\register_reg[2507]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2501),
      Q => \^dina\(2507),
      R => \^sr\(0)
    );
\register_reg[2508]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2502),
      Q => \^dina\(2508),
      R => \^sr\(0)
    );
\register_reg[2509]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2503),
      Q => \^dina\(2509),
      R => \^sr\(0)
    );
\register_reg[250]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(244),
      Q => \^dina\(250),
      R => \^sr\(0)
    );
\register_reg[2510]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2504),
      Q => \^dina\(2510),
      R => \^sr\(0)
    );
\register_reg[2511]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2505),
      Q => \^dina\(2511),
      R => \^sr\(0)
    );
\register_reg[2512]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2506),
      Q => \^dina\(2512),
      R => \^sr\(0)
    );
\register_reg[2513]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2507),
      Q => \^dina\(2513),
      R => \^sr\(0)
    );
\register_reg[2514]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2508),
      Q => \^dina\(2514),
      R => \^sr\(0)
    );
\register_reg[2515]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2509),
      Q => \^dina\(2515),
      R => \^sr\(0)
    );
\register_reg[2516]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2510),
      Q => \^dina\(2516),
      R => \^sr\(0)
    );
\register_reg[2517]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2511),
      Q => \^dina\(2517),
      R => \^sr\(0)
    );
\register_reg[2518]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2512),
      Q => \^dina\(2518),
      R => \^sr\(0)
    );
\register_reg[2519]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2513),
      Q => \^dina\(2519),
      R => \^sr\(0)
    );
\register_reg[251]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(245),
      Q => \^dina\(251),
      R => \^sr\(0)
    );
\register_reg[2520]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2514),
      Q => \^dina\(2520),
      R => \^sr\(0)
    );
\register_reg[2521]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2515),
      Q => \^dina\(2521),
      R => \^sr\(0)
    );
\register_reg[2522]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2516),
      Q => \^dina\(2522),
      R => \^sr\(0)
    );
\register_reg[2523]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2517),
      Q => \^dina\(2523),
      R => \^sr\(0)
    );
\register_reg[2524]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2518),
      Q => \^dina\(2524),
      R => \^sr\(0)
    );
\register_reg[2525]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2519),
      Q => \^dina\(2525),
      R => \^sr\(0)
    );
\register_reg[2526]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2520),
      Q => \^dina\(2526),
      R => \^sr\(0)
    );
\register_reg[2527]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2521),
      Q => \^dina\(2527),
      R => \^sr\(0)
    );
\register_reg[2528]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2522),
      Q => \^dina\(2528),
      R => \^sr\(0)
    );
\register_reg[2529]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2523),
      Q => \^dina\(2529),
      R => \^sr\(0)
    );
\register_reg[252]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(246),
      Q => \^dina\(252),
      R => \^sr\(0)
    );
\register_reg[2530]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2524),
      Q => \^dina\(2530),
      R => \^sr\(0)
    );
\register_reg[2531]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2525),
      Q => \^dina\(2531),
      R => \^sr\(0)
    );
\register_reg[2532]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2526),
      Q => \^dina\(2532),
      R => \^sr\(0)
    );
\register_reg[2533]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2527),
      Q => \^dina\(2533),
      R => \^sr\(0)
    );
\register_reg[2534]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2528),
      Q => \^dina\(2534),
      R => \^sr\(0)
    );
\register_reg[2535]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2529),
      Q => \^dina\(2535),
      R => \^sr\(0)
    );
\register_reg[2536]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2530),
      Q => \^dina\(2536),
      R => \^sr\(0)
    );
\register_reg[2537]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2531),
      Q => \^dina\(2537),
      R => \^sr\(0)
    );
\register_reg[2538]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2532),
      Q => \^dina\(2538),
      R => \^sr\(0)
    );
\register_reg[2539]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2533),
      Q => \^dina\(2539),
      R => \^sr\(0)
    );
\register_reg[253]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(247),
      Q => \^dina\(253),
      R => \^sr\(0)
    );
\register_reg[2540]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2534),
      Q => \^dina\(2540),
      R => \^sr\(0)
    );
\register_reg[2541]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2535),
      Q => \^dina\(2541),
      R => \^sr\(0)
    );
\register_reg[2542]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2536),
      Q => \^dina\(2542),
      R => \^sr\(0)
    );
\register_reg[2543]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2537),
      Q => \^dina\(2543),
      R => \^sr\(0)
    );
\register_reg[2544]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2538),
      Q => \^dina\(2544),
      R => \^sr\(0)
    );
\register_reg[2545]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2539),
      Q => \^dina\(2545),
      R => \^sr\(0)
    );
\register_reg[2546]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2540),
      Q => \^dina\(2546),
      R => \^sr\(0)
    );
\register_reg[2547]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2541),
      Q => \^dina\(2547),
      R => \^sr\(0)
    );
\register_reg[2548]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2542),
      Q => \^dina\(2548),
      R => \^sr\(0)
    );
\register_reg[2549]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2543),
      Q => \^dina\(2549),
      R => \^sr\(0)
    );
\register_reg[254]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(248),
      Q => \^dina\(254),
      R => \^sr\(0)
    );
\register_reg[2550]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2544),
      Q => \^dina\(2550),
      R => \^sr\(0)
    );
\register_reg[2551]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2545),
      Q => \^dina\(2551),
      R => \^sr\(0)
    );
\register_reg[2552]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2546),
      Q => \^dina\(2552),
      R => \^sr\(0)
    );
\register_reg[2553]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2547),
      Q => \^dina\(2553),
      R => \^sr\(0)
    );
\register_reg[2554]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2548),
      Q => \^dina\(2554),
      R => \^sr\(0)
    );
\register_reg[2555]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2549),
      Q => \^dina\(2555),
      R => \^sr\(0)
    );
\register_reg[2556]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2550),
      Q => \^dina\(2556),
      R => \^sr\(0)
    );
\register_reg[2557]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2551),
      Q => \^dina\(2557),
      R => \^sr\(0)
    );
\register_reg[2558]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2552),
      Q => \^dina\(2558),
      R => \^sr\(0)
    );
\register_reg[2559]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2553),
      Q => \^dina\(2559),
      R => \^sr\(0)
    );
\register_reg[255]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(249),
      Q => \^dina\(255),
      R => \^sr\(0)
    );
\register_reg[2560]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2554),
      Q => \^dina\(2560),
      R => \^sr\(0)
    );
\register_reg[2561]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2555),
      Q => \^dina\(2561),
      R => \^sr\(0)
    );
\register_reg[2562]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2556),
      Q => \^dina\(2562),
      R => \^sr\(0)
    );
\register_reg[2563]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2557),
      Q => \^dina\(2563),
      R => \^sr\(0)
    );
\register_reg[2564]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2558),
      Q => \^dina\(2564),
      R => \^sr\(0)
    );
\register_reg[2565]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2559),
      Q => \^dina\(2565),
      R => \^sr\(0)
    );
\register_reg[2566]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2560),
      Q => \^dina\(2566),
      R => \^sr\(0)
    );
\register_reg[2567]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2561),
      Q => \^dina\(2567),
      R => \^sr\(0)
    );
\register_reg[2568]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2562),
      Q => \^dina\(2568),
      R => \^sr\(0)
    );
\register_reg[2569]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2563),
      Q => \^dina\(2569),
      R => \^sr\(0)
    );
\register_reg[256]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(250),
      Q => \^dina\(256),
      R => \^sr\(0)
    );
\register_reg[2570]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2564),
      Q => \^dina\(2570),
      R => \^sr\(0)
    );
\register_reg[2571]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2565),
      Q => \^dina\(2571),
      R => \^sr\(0)
    );
\register_reg[2572]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2566),
      Q => \^dina\(2572),
      R => \^sr\(0)
    );
\register_reg[2573]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2567),
      Q => \^dina\(2573),
      R => \^sr\(0)
    );
\register_reg[2574]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2568),
      Q => \^dina\(2574),
      R => \^sr\(0)
    );
\register_reg[2575]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2569),
      Q => \^dina\(2575),
      R => \^sr\(0)
    );
\register_reg[2576]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2570),
      Q => \^dina\(2576),
      R => \^sr\(0)
    );
\register_reg[2577]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2571),
      Q => \^dina\(2577),
      R => \^sr\(0)
    );
\register_reg[2578]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2572),
      Q => \^dina\(2578),
      R => \^sr\(0)
    );
\register_reg[2579]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2573),
      Q => \^dina\(2579),
      R => \^sr\(0)
    );
\register_reg[257]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(251),
      Q => \^dina\(257),
      R => \^sr\(0)
    );
\register_reg[2580]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2574),
      Q => \^dina\(2580),
      R => \^sr\(0)
    );
\register_reg[2581]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2575),
      Q => \^dina\(2581),
      R => \^sr\(0)
    );
\register_reg[2582]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2576),
      Q => \^dina\(2582),
      R => \^sr\(0)
    );
\register_reg[2583]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2577),
      Q => \^dina\(2583),
      R => \^sr\(0)
    );
\register_reg[2584]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2578),
      Q => \^dina\(2584),
      R => \^sr\(0)
    );
\register_reg[2585]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2579),
      Q => \^dina\(2585),
      R => \^sr\(0)
    );
\register_reg[2586]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2580),
      Q => \^dina\(2586),
      R => \^sr\(0)
    );
\register_reg[2587]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2581),
      Q => \^dina\(2587),
      R => \^sr\(0)
    );
\register_reg[2588]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2582),
      Q => \^dina\(2588),
      R => \^sr\(0)
    );
\register_reg[2589]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2583),
      Q => \^dina\(2589),
      R => \^sr\(0)
    );
\register_reg[258]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(252),
      Q => \^dina\(258),
      R => \^sr\(0)
    );
\register_reg[2590]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2584),
      Q => \^dina\(2590),
      R => \^sr\(0)
    );
\register_reg[2591]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2585),
      Q => \^dina\(2591),
      R => \^sr\(0)
    );
\register_reg[2592]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2586),
      Q => \^dina\(2592),
      R => \^sr\(0)
    );
\register_reg[2593]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2587),
      Q => \^dina\(2593),
      R => \^sr\(0)
    );
\register_reg[2594]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2588),
      Q => \^dina\(2594),
      R => \^sr\(0)
    );
\register_reg[2595]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2589),
      Q => \^dina\(2595),
      R => \^sr\(0)
    );
\register_reg[2596]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2590),
      Q => \^dina\(2596),
      R => \^sr\(0)
    );
\register_reg[2597]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2591),
      Q => \^dina\(2597),
      R => \^sr\(0)
    );
\register_reg[2598]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2592),
      Q => \^dina\(2598),
      R => \^sr\(0)
    );
\register_reg[2599]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2593),
      Q => \^dina\(2599),
      R => \^sr\(0)
    );
\register_reg[259]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(253),
      Q => \^dina\(259),
      R => \^sr\(0)
    );
\register_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(19),
      Q => \^dina\(25),
      R => \^sr\(0)
    );
\register_reg[2600]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2594),
      Q => \^dina\(2600),
      R => \^sr\(0)
    );
\register_reg[2601]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2595),
      Q => \^dina\(2601),
      R => \^sr\(0)
    );
\register_reg[2602]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2596),
      Q => \^dina\(2602),
      R => \^sr\(0)
    );
\register_reg[2603]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2597),
      Q => \^dina\(2603),
      R => \^sr\(0)
    );
\register_reg[2604]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2598),
      Q => \^dina\(2604),
      R => \^sr\(0)
    );
\register_reg[2605]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2599),
      Q => \^dina\(2605),
      R => \^sr\(0)
    );
\register_reg[2606]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2600),
      Q => \^dina\(2606),
      R => \^sr\(0)
    );
\register_reg[2607]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2601),
      Q => \^dina\(2607),
      R => \^sr\(0)
    );
\register_reg[2608]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2602),
      Q => \^dina\(2608),
      R => \^sr\(0)
    );
\register_reg[2609]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2603),
      Q => \^dina\(2609),
      R => \^sr\(0)
    );
\register_reg[260]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(254),
      Q => \^dina\(260),
      R => \^sr\(0)
    );
\register_reg[2610]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2604),
      Q => \^dina\(2610),
      R => \^sr\(0)
    );
\register_reg[2611]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2605),
      Q => \^dina\(2611),
      R => \^sr\(0)
    );
\register_reg[2612]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2606),
      Q => \^dina\(2612),
      R => \^sr\(0)
    );
\register_reg[2613]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2607),
      Q => \^dina\(2613),
      R => \^sr\(0)
    );
\register_reg[2614]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2608),
      Q => \^dina\(2614),
      R => \^sr\(0)
    );
\register_reg[2615]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2609),
      Q => \^dina\(2615),
      R => \^sr\(0)
    );
\register_reg[2616]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2610),
      Q => \^dina\(2616),
      R => \^sr\(0)
    );
\register_reg[2617]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2611),
      Q => \^dina\(2617),
      R => \^sr\(0)
    );
\register_reg[2618]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2612),
      Q => \^dina\(2618),
      R => \^sr\(0)
    );
\register_reg[2619]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2613),
      Q => \^dina\(2619),
      R => \^sr\(0)
    );
\register_reg[261]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(255),
      Q => \^dina\(261),
      R => \^sr\(0)
    );
\register_reg[2620]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2614),
      Q => \^dina\(2620),
      R => \^sr\(0)
    );
\register_reg[2621]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2615),
      Q => \^dina\(2621),
      R => \^sr\(0)
    );
\register_reg[2622]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2616),
      Q => \^dina\(2622),
      R => \^sr\(0)
    );
\register_reg[2623]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2617),
      Q => \^dina\(2623),
      R => \^sr\(0)
    );
\register_reg[2624]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2618),
      Q => \^dina\(2624),
      R => \^sr\(0)
    );
\register_reg[2625]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2619),
      Q => \^dina\(2625),
      R => \^sr\(0)
    );
\register_reg[2626]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2620),
      Q => \^dina\(2626),
      R => \^sr\(0)
    );
\register_reg[2627]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2621),
      Q => \^dina\(2627),
      R => \^sr\(0)
    );
\register_reg[2628]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2622),
      Q => \^dina\(2628),
      R => \^sr\(0)
    );
\register_reg[2629]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2623),
      Q => \^dina\(2629),
      R => \^sr\(0)
    );
\register_reg[262]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(256),
      Q => \^dina\(262),
      R => \^sr\(0)
    );
\register_reg[2630]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2624),
      Q => \^dina\(2630),
      R => \^sr\(0)
    );
\register_reg[2631]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2625),
      Q => \^dina\(2631),
      R => \^sr\(0)
    );
\register_reg[2632]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2626),
      Q => \^dina\(2632),
      R => \^sr\(0)
    );
\register_reg[2633]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2627),
      Q => \^dina\(2633),
      R => \^sr\(0)
    );
\register_reg[2634]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2628),
      Q => \^dina\(2634),
      R => \^sr\(0)
    );
\register_reg[2635]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2629),
      Q => \^dina\(2635),
      R => \^sr\(0)
    );
\register_reg[2636]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2630),
      Q => \^dina\(2636),
      R => \^sr\(0)
    );
\register_reg[2637]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2631),
      Q => \^dina\(2637),
      R => \^sr\(0)
    );
\register_reg[2638]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2632),
      Q => \^dina\(2638),
      R => \^sr\(0)
    );
\register_reg[2639]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2633),
      Q => \^dina\(2639),
      R => \^sr\(0)
    );
\register_reg[263]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(257),
      Q => \^dina\(263),
      R => \^sr\(0)
    );
\register_reg[2640]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2634),
      Q => \^dina\(2640),
      R => \^sr\(0)
    );
\register_reg[2641]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2635),
      Q => \^dina\(2641),
      R => \^sr\(0)
    );
\register_reg[2642]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2636),
      Q => \^dina\(2642),
      R => \^sr\(0)
    );
\register_reg[2643]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2637),
      Q => \^dina\(2643),
      R => \^sr\(0)
    );
\register_reg[2644]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2638),
      Q => \^dina\(2644),
      R => \^sr\(0)
    );
\register_reg[2645]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2639),
      Q => \^dina\(2645),
      R => \^sr\(0)
    );
\register_reg[2646]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2640),
      Q => \^dina\(2646),
      R => \^sr\(0)
    );
\register_reg[2647]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2641),
      Q => \^dina\(2647),
      R => \^sr\(0)
    );
\register_reg[2648]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2642),
      Q => \^dina\(2648),
      R => \^sr\(0)
    );
\register_reg[2649]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2643),
      Q => \^dina\(2649),
      R => \^sr\(0)
    );
\register_reg[264]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(258),
      Q => \^dina\(264),
      R => \^sr\(0)
    );
\register_reg[2650]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2644),
      Q => \^dina\(2650),
      R => \^sr\(0)
    );
\register_reg[2651]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2645),
      Q => \^dina\(2651),
      R => \^sr\(0)
    );
\register_reg[2652]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2646),
      Q => \^dina\(2652),
      R => \^sr\(0)
    );
\register_reg[2653]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2647),
      Q => \^dina\(2653),
      R => \^sr\(0)
    );
\register_reg[2654]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2648),
      Q => \^dina\(2654),
      R => \^sr\(0)
    );
\register_reg[2655]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2649),
      Q => \^dina\(2655),
      R => \^sr\(0)
    );
\register_reg[2656]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2650),
      Q => \^dina\(2656),
      R => \^sr\(0)
    );
\register_reg[2657]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2651),
      Q => \^dina\(2657),
      R => \^sr\(0)
    );
\register_reg[2658]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2652),
      Q => \^dina\(2658),
      R => \^sr\(0)
    );
\register_reg[2659]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2653),
      Q => \^dina\(2659),
      R => \^sr\(0)
    );
\register_reg[265]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(259),
      Q => \^dina\(265),
      R => \^sr\(0)
    );
\register_reg[2660]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2654),
      Q => \^dina\(2660),
      R => \^sr\(0)
    );
\register_reg[2661]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2655),
      Q => \^dina\(2661),
      R => \^sr\(0)
    );
\register_reg[2662]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2656),
      Q => \^dina\(2662),
      R => \^sr\(0)
    );
\register_reg[2663]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2657),
      Q => \^dina\(2663),
      R => \^sr\(0)
    );
\register_reg[2664]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2658),
      Q => \^dina\(2664),
      R => \^sr\(0)
    );
\register_reg[2665]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2659),
      Q => \^dina\(2665),
      R => \^sr\(0)
    );
\register_reg[2666]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2660),
      Q => \^dina\(2666),
      R => \^sr\(0)
    );
\register_reg[2667]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2661),
      Q => \^dina\(2667),
      R => \^sr\(0)
    );
\register_reg[2668]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2662),
      Q => \^dina\(2668),
      R => \^sr\(0)
    );
\register_reg[2669]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2663),
      Q => \^dina\(2669),
      R => \^sr\(0)
    );
\register_reg[266]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(260),
      Q => \^dina\(266),
      R => \^sr\(0)
    );
\register_reg[2670]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2664),
      Q => \^dina\(2670),
      R => \^sr\(0)
    );
\register_reg[2671]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2665),
      Q => \^dina\(2671),
      R => \^sr\(0)
    );
\register_reg[2672]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2666),
      Q => \^dina\(2672),
      R => \^sr\(0)
    );
\register_reg[2673]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2667),
      Q => \^dina\(2673),
      R => \^sr\(0)
    );
\register_reg[2674]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2668),
      Q => \^dina\(2674),
      R => \^sr\(0)
    );
\register_reg[2675]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2669),
      Q => \^dina\(2675),
      R => \^sr\(0)
    );
\register_reg[2676]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2670),
      Q => \^dina\(2676),
      R => \^sr\(0)
    );
\register_reg[2677]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2671),
      Q => \^dina\(2677),
      R => \^sr\(0)
    );
\register_reg[2678]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2672),
      Q => \^dina\(2678),
      R => \^sr\(0)
    );
\register_reg[2679]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2673),
      Q => \^dina\(2679),
      R => \^sr\(0)
    );
\register_reg[267]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(261),
      Q => \^dina\(267),
      R => \^sr\(0)
    );
\register_reg[2680]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2674),
      Q => \^dina\(2680),
      R => \^sr\(0)
    );
\register_reg[2681]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2675),
      Q => \^dina\(2681),
      R => \^sr\(0)
    );
\register_reg[2682]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2676),
      Q => \^dina\(2682),
      R => \^sr\(0)
    );
\register_reg[2683]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2677),
      Q => \^dina\(2683),
      R => \^sr\(0)
    );
\register_reg[2684]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2678),
      Q => \^dina\(2684),
      R => \^sr\(0)
    );
\register_reg[2685]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2679),
      Q => \^dina\(2685),
      R => \^sr\(0)
    );
\register_reg[2686]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2680),
      Q => \^dina\(2686),
      R => \^sr\(0)
    );
\register_reg[2687]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2681),
      Q => \^dina\(2687),
      R => \^sr\(0)
    );
\register_reg[2688]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2682),
      Q => \^dina\(2688),
      R => \^sr\(0)
    );
\register_reg[2689]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2683),
      Q => \^dina\(2689),
      R => \^sr\(0)
    );
\register_reg[268]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(262),
      Q => \^dina\(268),
      R => \^sr\(0)
    );
\register_reg[2690]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2684),
      Q => \^dina\(2690),
      R => \^sr\(0)
    );
\register_reg[2691]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2685),
      Q => \^dina\(2691),
      R => \^sr\(0)
    );
\register_reg[2692]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2686),
      Q => \^dina\(2692),
      R => \^sr\(0)
    );
\register_reg[2693]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2687),
      Q => \^dina\(2693),
      R => \^sr\(0)
    );
\register_reg[2694]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2688),
      Q => \^dina\(2694),
      R => \^sr\(0)
    );
\register_reg[2695]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2689),
      Q => \^dina\(2695),
      R => \^sr\(0)
    );
\register_reg[2696]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2690),
      Q => \^dina\(2696),
      R => \^sr\(0)
    );
\register_reg[2697]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2691),
      Q => \^dina\(2697),
      R => \^sr\(0)
    );
\register_reg[2698]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2692),
      Q => \^dina\(2698),
      R => \^sr\(0)
    );
\register_reg[2699]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2693),
      Q => \^dina\(2699),
      R => \^sr\(0)
    );
\register_reg[269]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(263),
      Q => \^dina\(269),
      R => \^sr\(0)
    );
\register_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(20),
      Q => \^dina\(26),
      R => \^sr\(0)
    );
\register_reg[2700]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2694),
      Q => \^dina\(2700),
      R => \^sr\(0)
    );
\register_reg[2701]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2695),
      Q => \^dina\(2701),
      R => \^sr\(0)
    );
\register_reg[2702]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2696),
      Q => \^dina\(2702),
      R => \^sr\(0)
    );
\register_reg[2703]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2697),
      Q => \^dina\(2703),
      R => \^sr\(0)
    );
\register_reg[2704]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2698),
      Q => \^dina\(2704),
      R => \^sr\(0)
    );
\register_reg[2705]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2699),
      Q => \^dina\(2705),
      R => \^sr\(0)
    );
\register_reg[2706]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2700),
      Q => \^dina\(2706),
      R => \^sr\(0)
    );
\register_reg[2707]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2701),
      Q => \^dina\(2707),
      R => \^sr\(0)
    );
\register_reg[2708]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2702),
      Q => \^dina\(2708),
      R => \^sr\(0)
    );
\register_reg[2709]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2703),
      Q => \^dina\(2709),
      R => \^sr\(0)
    );
\register_reg[270]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(264),
      Q => \^dina\(270),
      R => \^sr\(0)
    );
\register_reg[2710]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2704),
      Q => \^dina\(2710),
      R => \^sr\(0)
    );
\register_reg[2711]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2705),
      Q => \^dina\(2711),
      R => \^sr\(0)
    );
\register_reg[2712]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2706),
      Q => \^dina\(2712),
      R => \^sr\(0)
    );
\register_reg[2713]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2707),
      Q => \^dina\(2713),
      R => \^sr\(0)
    );
\register_reg[2714]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2708),
      Q => \^dina\(2714),
      R => \^sr\(0)
    );
\register_reg[2715]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2709),
      Q => \^dina\(2715),
      R => \^sr\(0)
    );
\register_reg[2716]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2710),
      Q => \^dina\(2716),
      R => \^sr\(0)
    );
\register_reg[2717]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2711),
      Q => \^dina\(2717),
      R => \^sr\(0)
    );
\register_reg[2718]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2712),
      Q => \^dina\(2718),
      R => \^sr\(0)
    );
\register_reg[2719]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2713),
      Q => \^dina\(2719),
      R => \^sr\(0)
    );
\register_reg[271]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(265),
      Q => \^dina\(271),
      R => \^sr\(0)
    );
\register_reg[2720]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2714),
      Q => \^dina\(2720),
      R => \^sr\(0)
    );
\register_reg[2721]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2715),
      Q => \^dina\(2721),
      R => \^sr\(0)
    );
\register_reg[2722]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2716),
      Q => \^dina\(2722),
      R => \^sr\(0)
    );
\register_reg[2723]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2717),
      Q => \^dina\(2723),
      R => \^sr\(0)
    );
\register_reg[2724]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2718),
      Q => \^dina\(2724),
      R => \^sr\(0)
    );
\register_reg[2725]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2719),
      Q => \^dina\(2725),
      R => \^sr\(0)
    );
\register_reg[2726]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2720),
      Q => \^dina\(2726),
      R => \^sr\(0)
    );
\register_reg[2727]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2721),
      Q => \^dina\(2727),
      R => \^sr\(0)
    );
\register_reg[2728]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2722),
      Q => \^dina\(2728),
      R => \^sr\(0)
    );
\register_reg[2729]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2723),
      Q => \^dina\(2729),
      R => \^sr\(0)
    );
\register_reg[272]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(266),
      Q => \^dina\(272),
      R => \^sr\(0)
    );
\register_reg[2730]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2724),
      Q => \^dina\(2730),
      R => \^sr\(0)
    );
\register_reg[2731]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2725),
      Q => \^dina\(2731),
      R => \^sr\(0)
    );
\register_reg[2732]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2726),
      Q => \^dina\(2732),
      R => \^sr\(0)
    );
\register_reg[2733]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2727),
      Q => \^dina\(2733),
      R => \^sr\(0)
    );
\register_reg[2734]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2728),
      Q => \^dina\(2734),
      R => \^sr\(0)
    );
\register_reg[2735]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2729),
      Q => \^dina\(2735),
      R => \^sr\(0)
    );
\register_reg[2736]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2730),
      Q => \^dina\(2736),
      R => \^sr\(0)
    );
\register_reg[2737]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2731),
      Q => \^dina\(2737),
      R => \^sr\(0)
    );
\register_reg[2738]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2732),
      Q => \^dina\(2738),
      R => \^sr\(0)
    );
\register_reg[2739]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2733),
      Q => \^dina\(2739),
      R => \^sr\(0)
    );
\register_reg[273]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(267),
      Q => \^dina\(273),
      R => \^sr\(0)
    );
\register_reg[2740]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2734),
      Q => \^dina\(2740),
      R => \^sr\(0)
    );
\register_reg[2741]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2735),
      Q => \^dina\(2741),
      R => \^sr\(0)
    );
\register_reg[2742]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2736),
      Q => \^dina\(2742),
      R => \^sr\(0)
    );
\register_reg[2743]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2737),
      Q => \^dina\(2743),
      R => \^sr\(0)
    );
\register_reg[2744]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2738),
      Q => \^dina\(2744),
      R => \^sr\(0)
    );
\register_reg[2745]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2739),
      Q => \^dina\(2745),
      R => \^sr\(0)
    );
\register_reg[2746]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2740),
      Q => \^dina\(2746),
      R => \^sr\(0)
    );
\register_reg[2747]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2741),
      Q => \^dina\(2747),
      R => \^sr\(0)
    );
\register_reg[2748]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2742),
      Q => \^dina\(2748),
      R => \^sr\(0)
    );
\register_reg[2749]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2743),
      Q => \^dina\(2749),
      R => \^sr\(0)
    );
\register_reg[274]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(268),
      Q => \^dina\(274),
      R => \^sr\(0)
    );
\register_reg[2750]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2744),
      Q => \^dina\(2750),
      R => \^sr\(0)
    );
\register_reg[2751]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2745),
      Q => \^dina\(2751),
      R => \^sr\(0)
    );
\register_reg[2752]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2746),
      Q => \^dina\(2752),
      R => \^sr\(0)
    );
\register_reg[2753]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2747),
      Q => \^dina\(2753),
      R => \^sr\(0)
    );
\register_reg[2754]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2748),
      Q => \^dina\(2754),
      R => \^sr\(0)
    );
\register_reg[2755]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2749),
      Q => \^dina\(2755),
      R => \^sr\(0)
    );
\register_reg[2756]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2750),
      Q => \^dina\(2756),
      R => \^sr\(0)
    );
\register_reg[2757]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2751),
      Q => \^dina\(2757),
      R => \^sr\(0)
    );
\register_reg[2758]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2752),
      Q => \^dina\(2758),
      R => \^sr\(0)
    );
\register_reg[2759]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2753),
      Q => \^dina\(2759),
      R => \^sr\(0)
    );
\register_reg[275]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(269),
      Q => \^dina\(275),
      R => \^sr\(0)
    );
\register_reg[2760]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2754),
      Q => \^dina\(2760),
      R => \^sr\(0)
    );
\register_reg[2761]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2755),
      Q => \^dina\(2761),
      R => \^sr\(0)
    );
\register_reg[2762]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2756),
      Q => \^dina\(2762),
      R => \^sr\(0)
    );
\register_reg[2763]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2757),
      Q => \^dina\(2763),
      R => \^sr\(0)
    );
\register_reg[2764]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2758),
      Q => \^dina\(2764),
      R => \^sr\(0)
    );
\register_reg[2765]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2759),
      Q => \^dina\(2765),
      R => \^sr\(0)
    );
\register_reg[2766]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2760),
      Q => \^dina\(2766),
      R => \^sr\(0)
    );
\register_reg[2767]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2761),
      Q => \^dina\(2767),
      R => \^sr\(0)
    );
\register_reg[2768]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2762),
      Q => \^dina\(2768),
      R => \^sr\(0)
    );
\register_reg[2769]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2763),
      Q => \^dina\(2769),
      R => \^sr\(0)
    );
\register_reg[276]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(270),
      Q => \^dina\(276),
      R => \^sr\(0)
    );
\register_reg[2770]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2764),
      Q => \^dina\(2770),
      R => \^sr\(0)
    );
\register_reg[2771]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2765),
      Q => \^dina\(2771),
      R => \^sr\(0)
    );
\register_reg[2772]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2766),
      Q => \^dina\(2772),
      R => \^sr\(0)
    );
\register_reg[2773]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2767),
      Q => \^dina\(2773),
      R => \^sr\(0)
    );
\register_reg[2774]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2768),
      Q => \^dina\(2774),
      R => \^sr\(0)
    );
\register_reg[2775]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2769),
      Q => \^dina\(2775),
      R => \^sr\(0)
    );
\register_reg[2776]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2770),
      Q => \^dina\(2776),
      R => \^sr\(0)
    );
\register_reg[2777]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2771),
      Q => \^dina\(2777),
      R => \^sr\(0)
    );
\register_reg[2778]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2772),
      Q => \^dina\(2778),
      R => \^sr\(0)
    );
\register_reg[2779]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2773),
      Q => \^dina\(2779),
      R => \^sr\(0)
    );
\register_reg[277]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(271),
      Q => \^dina\(277),
      R => \^sr\(0)
    );
\register_reg[2780]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2774),
      Q => \^dina\(2780),
      R => \^sr\(0)
    );
\register_reg[2781]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2775),
      Q => \^dina\(2781),
      R => \^sr\(0)
    );
\register_reg[2782]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2776),
      Q => \^dina\(2782),
      R => \^sr\(0)
    );
\register_reg[2783]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2777),
      Q => \^dina\(2783),
      R => \^sr\(0)
    );
\register_reg[2784]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2778),
      Q => \^dina\(2784),
      R => \^sr\(0)
    );
\register_reg[2785]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2779),
      Q => \^dina\(2785),
      R => \^sr\(0)
    );
\register_reg[2786]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2780),
      Q => \^dina\(2786),
      R => \^sr\(0)
    );
\register_reg[2787]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2781),
      Q => \^dina\(2787),
      R => \^sr\(0)
    );
\register_reg[2788]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2782),
      Q => \^dina\(2788),
      R => \^sr\(0)
    );
\register_reg[2789]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2783),
      Q => \^dina\(2789),
      R => \^sr\(0)
    );
\register_reg[278]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(272),
      Q => \^dina\(278),
      R => \^sr\(0)
    );
\register_reg[2790]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2784),
      Q => \^dina\(2790),
      R => \^sr\(0)
    );
\register_reg[2791]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2785),
      Q => \^dina\(2791),
      R => \^sr\(0)
    );
\register_reg[2792]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2786),
      Q => \^dina\(2792),
      R => \^sr\(0)
    );
\register_reg[2793]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2787),
      Q => \^dina\(2793),
      R => \^sr\(0)
    );
\register_reg[2794]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2788),
      Q => \^dina\(2794),
      R => \^sr\(0)
    );
\register_reg[2795]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2789),
      Q => \^dina\(2795),
      R => \^sr\(0)
    );
\register_reg[2796]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2790),
      Q => \^dina\(2796),
      R => \^sr\(0)
    );
\register_reg[2797]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2791),
      Q => \^dina\(2797),
      R => \^sr\(0)
    );
\register_reg[2798]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2792),
      Q => \^dina\(2798),
      R => \^sr\(0)
    );
\register_reg[2799]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2793),
      Q => \^dina\(2799),
      R => \^sr\(0)
    );
\register_reg[279]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(273),
      Q => \^dina\(279),
      R => \^sr\(0)
    );
\register_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(21),
      Q => \^dina\(27),
      R => \^sr\(0)
    );
\register_reg[2800]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2794),
      Q => \^dina\(2800),
      R => \^sr\(0)
    );
\register_reg[2801]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2795),
      Q => \^dina\(2801),
      R => \^sr\(0)
    );
\register_reg[2802]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2796),
      Q => \^dina\(2802),
      R => \^sr\(0)
    );
\register_reg[2803]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2797),
      Q => \^dina\(2803),
      R => \^sr\(0)
    );
\register_reg[2804]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2798),
      Q => \^dina\(2804),
      R => \^sr\(0)
    );
\register_reg[2805]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2799),
      Q => \^dina\(2805),
      R => \^sr\(0)
    );
\register_reg[2806]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2800),
      Q => \^dina\(2806),
      R => \^sr\(0)
    );
\register_reg[2807]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2801),
      Q => \^dina\(2807),
      R => \^sr\(0)
    );
\register_reg[2808]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2802),
      Q => \^dina\(2808),
      R => \^sr\(0)
    );
\register_reg[2809]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2803),
      Q => \^dina\(2809),
      R => \^sr\(0)
    );
\register_reg[280]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(274),
      Q => \^dina\(280),
      R => \^sr\(0)
    );
\register_reg[2810]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2804),
      Q => \^dina\(2810),
      R => \^sr\(0)
    );
\register_reg[2811]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2805),
      Q => \^dina\(2811),
      R => \^sr\(0)
    );
\register_reg[2812]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2806),
      Q => \^dina\(2812),
      R => \^sr\(0)
    );
\register_reg[2813]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2807),
      Q => \^dina\(2813),
      R => \^sr\(0)
    );
\register_reg[2814]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2808),
      Q => \^dina\(2814),
      R => \^sr\(0)
    );
\register_reg[2815]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2809),
      Q => \^dina\(2815),
      R => \^sr\(0)
    );
\register_reg[2816]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2810),
      Q => \^dina\(2816),
      R => \^sr\(0)
    );
\register_reg[2817]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2811),
      Q => \^dina\(2817),
      R => \^sr\(0)
    );
\register_reg[2818]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2812),
      Q => \^dina\(2818),
      R => \^sr\(0)
    );
\register_reg[2819]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2813),
      Q => \^dina\(2819),
      R => \^sr\(0)
    );
\register_reg[281]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(275),
      Q => \^dina\(281),
      R => \^sr\(0)
    );
\register_reg[2820]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2814),
      Q => \^dina\(2820),
      R => \^sr\(0)
    );
\register_reg[2821]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2815),
      Q => \^dina\(2821),
      R => \^sr\(0)
    );
\register_reg[2822]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2816),
      Q => \^dina\(2822),
      R => \^sr\(0)
    );
\register_reg[2823]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2817),
      Q => \^dina\(2823),
      R => \^sr\(0)
    );
\register_reg[2824]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2818),
      Q => \^dina\(2824),
      R => \^sr\(0)
    );
\register_reg[2825]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2819),
      Q => \^dina\(2825),
      R => \^sr\(0)
    );
\register_reg[2826]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2820),
      Q => \^dina\(2826),
      R => \^sr\(0)
    );
\register_reg[2827]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2821),
      Q => \^dina\(2827),
      R => \^sr\(0)
    );
\register_reg[2828]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2822),
      Q => \^dina\(2828),
      R => \^sr\(0)
    );
\register_reg[2829]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2823),
      Q => \^dina\(2829),
      R => \^sr\(0)
    );
\register_reg[282]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(276),
      Q => \^dina\(282),
      R => \^sr\(0)
    );
\register_reg[2830]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2824),
      Q => \^dina\(2830),
      R => \^sr\(0)
    );
\register_reg[2831]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2825),
      Q => \^dina\(2831),
      R => \^sr\(0)
    );
\register_reg[2832]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2826),
      Q => \^dina\(2832),
      R => \^sr\(0)
    );
\register_reg[2833]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2827),
      Q => \^dina\(2833),
      R => \^sr\(0)
    );
\register_reg[2834]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2828),
      Q => \^dina\(2834),
      R => \^sr\(0)
    );
\register_reg[2835]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2829),
      Q => \^dina\(2835),
      R => \^sr\(0)
    );
\register_reg[2836]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2830),
      Q => \^dina\(2836),
      R => \^sr\(0)
    );
\register_reg[2837]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2831),
      Q => \^dina\(2837),
      R => \^sr\(0)
    );
\register_reg[2838]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2832),
      Q => \^dina\(2838),
      R => \^sr\(0)
    );
\register_reg[2839]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2833),
      Q => \^dina\(2839),
      R => \^sr\(0)
    );
\register_reg[283]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(277),
      Q => \^dina\(283),
      R => \^sr\(0)
    );
\register_reg[2840]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2834),
      Q => \^dina\(2840),
      R => \^sr\(0)
    );
\register_reg[2841]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2835),
      Q => \^dina\(2841),
      R => \^sr\(0)
    );
\register_reg[2842]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2836),
      Q => \^dina\(2842),
      R => \^sr\(0)
    );
\register_reg[2843]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2837),
      Q => \^dina\(2843),
      R => \^sr\(0)
    );
\register_reg[2844]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2838),
      Q => \^dina\(2844),
      R => \^sr\(0)
    );
\register_reg[2845]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2839),
      Q => \^dina\(2845),
      R => \^sr\(0)
    );
\register_reg[2846]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2840),
      Q => \^dina\(2846),
      R => \^sr\(0)
    );
\register_reg[2847]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2841),
      Q => \^dina\(2847),
      R => \^sr\(0)
    );
\register_reg[2848]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2842),
      Q => \^dina\(2848),
      R => \^sr\(0)
    );
\register_reg[2849]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2843),
      Q => \^dina\(2849),
      R => \^sr\(0)
    );
\register_reg[284]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(278),
      Q => \^dina\(284),
      R => \^sr\(0)
    );
\register_reg[2850]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2844),
      Q => \^dina\(2850),
      R => \^sr\(0)
    );
\register_reg[2851]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2845),
      Q => \^dina\(2851),
      R => \^sr\(0)
    );
\register_reg[2852]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2846),
      Q => \^dina\(2852),
      R => \^sr\(0)
    );
\register_reg[2853]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2847),
      Q => \^dina\(2853),
      R => \^sr\(0)
    );
\register_reg[2854]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2848),
      Q => \^dina\(2854),
      R => \^sr\(0)
    );
\register_reg[2855]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2849),
      Q => \^dina\(2855),
      R => \^sr\(0)
    );
\register_reg[2856]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2850),
      Q => \^dina\(2856),
      R => \^sr\(0)
    );
\register_reg[2857]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2851),
      Q => \^dina\(2857),
      R => \^sr\(0)
    );
\register_reg[2858]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2852),
      Q => \^dina\(2858),
      R => \^sr\(0)
    );
\register_reg[2859]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2853),
      Q => \^dina\(2859),
      R => \^sr\(0)
    );
\register_reg[285]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(279),
      Q => \^dina\(285),
      R => \^sr\(0)
    );
\register_reg[2860]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2854),
      Q => \^dina\(2860),
      R => \^sr\(0)
    );
\register_reg[2861]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2855),
      Q => \^dina\(2861),
      R => \^sr\(0)
    );
\register_reg[2862]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2856),
      Q => \^dina\(2862),
      R => \^sr\(0)
    );
\register_reg[2863]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2857),
      Q => \^dina\(2863),
      R => \^sr\(0)
    );
\register_reg[2864]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2858),
      Q => \^dina\(2864),
      R => \^sr\(0)
    );
\register_reg[2865]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2859),
      Q => \^dina\(2865),
      R => \^sr\(0)
    );
\register_reg[2866]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2860),
      Q => \^dina\(2866),
      R => \^sr\(0)
    );
\register_reg[2867]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2861),
      Q => \^dina\(2867),
      R => \^sr\(0)
    );
\register_reg[2868]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2862),
      Q => \^dina\(2868),
      R => \^sr\(0)
    );
\register_reg[2869]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2863),
      Q => \^dina\(2869),
      R => \^sr\(0)
    );
\register_reg[286]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(280),
      Q => \^dina\(286),
      R => \^sr\(0)
    );
\register_reg[2870]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2864),
      Q => \^dina\(2870),
      R => \^sr\(0)
    );
\register_reg[2871]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2865),
      Q => \^dina\(2871),
      R => \^sr\(0)
    );
\register_reg[2872]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2866),
      Q => \^dina\(2872),
      R => \^sr\(0)
    );
\register_reg[2873]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2867),
      Q => \^dina\(2873),
      R => \^sr\(0)
    );
\register_reg[2874]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2868),
      Q => \^dina\(2874),
      R => \^sr\(0)
    );
\register_reg[2875]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2869),
      Q => \^dina\(2875),
      R => \^sr\(0)
    );
\register_reg[2876]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2870),
      Q => \^dina\(2876),
      R => \^sr\(0)
    );
\register_reg[2877]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2871),
      Q => \^dina\(2877),
      R => \^sr\(0)
    );
\register_reg[2878]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2872),
      Q => \^dina\(2878),
      R => \^sr\(0)
    );
\register_reg[2879]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2873),
      Q => \^dina\(2879),
      R => \^sr\(0)
    );
\register_reg[287]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(281),
      Q => \^dina\(287),
      R => \^sr\(0)
    );
\register_reg[2880]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2874),
      Q => \^dina\(2880),
      R => \^sr\(0)
    );
\register_reg[2881]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2875),
      Q => \^dina\(2881),
      R => \^sr\(0)
    );
\register_reg[2882]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2876),
      Q => \^dina\(2882),
      R => \^sr\(0)
    );
\register_reg[2883]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2877),
      Q => \^dina\(2883),
      R => \^sr\(0)
    );
\register_reg[2884]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2878),
      Q => \^dina\(2884),
      R => \^sr\(0)
    );
\register_reg[2885]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2879),
      Q => \^dina\(2885),
      R => \^sr\(0)
    );
\register_reg[2886]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2880),
      Q => \^dina\(2886),
      R => \^sr\(0)
    );
\register_reg[2887]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2881),
      Q => \^dina\(2887),
      R => \^sr\(0)
    );
\register_reg[2888]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2882),
      Q => \^dina\(2888),
      R => \^sr\(0)
    );
\register_reg[2889]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2883),
      Q => \^dina\(2889),
      R => \^sr\(0)
    );
\register_reg[288]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(282),
      Q => \^dina\(288),
      R => \^sr\(0)
    );
\register_reg[2890]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2884),
      Q => \^dina\(2890),
      R => \^sr\(0)
    );
\register_reg[2891]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2885),
      Q => \^dina\(2891),
      R => \^sr\(0)
    );
\register_reg[2892]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2886),
      Q => \^dina\(2892),
      R => \^sr\(0)
    );
\register_reg[2893]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2887),
      Q => \^dina\(2893),
      R => \^sr\(0)
    );
\register_reg[2894]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2888),
      Q => \^dina\(2894),
      R => \^sr\(0)
    );
\register_reg[2895]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2889),
      Q => \^dina\(2895),
      R => \^sr\(0)
    );
\register_reg[2896]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2890),
      Q => \^dina\(2896),
      R => \^sr\(0)
    );
\register_reg[2897]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2891),
      Q => \^dina\(2897),
      R => \^sr\(0)
    );
\register_reg[2898]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2892),
      Q => \^dina\(2898),
      R => \^sr\(0)
    );
\register_reg[2899]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2893),
      Q => \^dina\(2899),
      R => \^sr\(0)
    );
\register_reg[289]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(283),
      Q => \^dina\(289),
      R => \^sr\(0)
    );
\register_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(22),
      Q => \^dina\(28),
      R => \^sr\(0)
    );
\register_reg[2900]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2894),
      Q => \^dina\(2900),
      R => \^sr\(0)
    );
\register_reg[2901]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2895),
      Q => \^dina\(2901),
      R => \^sr\(0)
    );
\register_reg[2902]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2896),
      Q => \^dina\(2902),
      R => \^sr\(0)
    );
\register_reg[2903]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2897),
      Q => \^dina\(2903),
      R => \^sr\(0)
    );
\register_reg[2904]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2898),
      Q => \^dina\(2904),
      R => \^sr\(0)
    );
\register_reg[2905]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2899),
      Q => \^dina\(2905),
      R => \^sr\(0)
    );
\register_reg[2906]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2900),
      Q => \^dina\(2906),
      R => \^sr\(0)
    );
\register_reg[2907]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2901),
      Q => \^dina\(2907),
      R => \^sr\(0)
    );
\register_reg[2908]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2902),
      Q => \^dina\(2908),
      R => \^sr\(0)
    );
\register_reg[2909]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2903),
      Q => \^dina\(2909),
      R => \^sr\(0)
    );
\register_reg[290]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(284),
      Q => \^dina\(290),
      R => \^sr\(0)
    );
\register_reg[2910]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2904),
      Q => \^dina\(2910),
      R => \^sr\(0)
    );
\register_reg[2911]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2905),
      Q => \^dina\(2911),
      R => \^sr\(0)
    );
\register_reg[2912]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2906),
      Q => \^dina\(2912),
      R => \^sr\(0)
    );
\register_reg[2913]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2907),
      Q => \^dina\(2913),
      R => \^sr\(0)
    );
\register_reg[2914]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2908),
      Q => \^dina\(2914),
      R => \^sr\(0)
    );
\register_reg[2915]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2909),
      Q => \^dina\(2915),
      R => \^sr\(0)
    );
\register_reg[2916]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2910),
      Q => \^dina\(2916),
      R => \^sr\(0)
    );
\register_reg[2917]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2911),
      Q => \^dina\(2917),
      R => \^sr\(0)
    );
\register_reg[2918]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2912),
      Q => \^dina\(2918),
      R => \^sr\(0)
    );
\register_reg[2919]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2913),
      Q => \^dina\(2919),
      R => \^sr\(0)
    );
\register_reg[291]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(285),
      Q => \^dina\(291),
      R => \^sr\(0)
    );
\register_reg[2920]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2914),
      Q => \^dina\(2920),
      R => \^sr\(0)
    );
\register_reg[2921]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2915),
      Q => \^dina\(2921),
      R => \^sr\(0)
    );
\register_reg[2922]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2916),
      Q => \^dina\(2922),
      R => \^sr\(0)
    );
\register_reg[2923]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2917),
      Q => \^dina\(2923),
      R => \^sr\(0)
    );
\register_reg[2924]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2918),
      Q => \^dina\(2924),
      R => \^sr\(0)
    );
\register_reg[2925]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2919),
      Q => \^dina\(2925),
      R => \^sr\(0)
    );
\register_reg[2926]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2920),
      Q => \^dina\(2926),
      R => \^sr\(0)
    );
\register_reg[2927]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2921),
      Q => \^dina\(2927),
      R => \^sr\(0)
    );
\register_reg[2928]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2922),
      Q => \^dina\(2928),
      R => \^sr\(0)
    );
\register_reg[2929]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2923),
      Q => \^dina\(2929),
      R => \^sr\(0)
    );
\register_reg[292]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(286),
      Q => \^dina\(292),
      R => \^sr\(0)
    );
\register_reg[2930]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2924),
      Q => \^dina\(2930),
      R => \^sr\(0)
    );
\register_reg[2931]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2925),
      Q => \^dina\(2931),
      R => \^sr\(0)
    );
\register_reg[2932]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2926),
      Q => \^dina\(2932),
      R => \^sr\(0)
    );
\register_reg[2933]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2927),
      Q => \^dina\(2933),
      R => \^sr\(0)
    );
\register_reg[2934]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2928),
      Q => \^dina\(2934),
      R => \^sr\(0)
    );
\register_reg[2935]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2929),
      Q => \^dina\(2935),
      R => \^sr\(0)
    );
\register_reg[2936]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2930),
      Q => \^dina\(2936),
      R => \^sr\(0)
    );
\register_reg[2937]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2931),
      Q => \^dina\(2937),
      R => \^sr\(0)
    );
\register_reg[2938]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2932),
      Q => \^dina\(2938),
      R => \^sr\(0)
    );
\register_reg[2939]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2933),
      Q => \^dina\(2939),
      R => \^sr\(0)
    );
\register_reg[293]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(287),
      Q => \^dina\(293),
      R => \^sr\(0)
    );
\register_reg[2940]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2934),
      Q => \^dina\(2940),
      R => \^sr\(0)
    );
\register_reg[2941]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2935),
      Q => \^dina\(2941),
      R => \^sr\(0)
    );
\register_reg[2942]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2936),
      Q => \^dina\(2942),
      R => \^sr\(0)
    );
\register_reg[2943]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2937),
      Q => \^dina\(2943),
      R => \^sr\(0)
    );
\register_reg[2944]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2938),
      Q => \^dina\(2944),
      R => \^sr\(0)
    );
\register_reg[2945]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2939),
      Q => \^dina\(2945),
      R => \^sr\(0)
    );
\register_reg[2946]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2940),
      Q => \^dina\(2946),
      R => \^sr\(0)
    );
\register_reg[2947]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2941),
      Q => \^dina\(2947),
      R => \^sr\(0)
    );
\register_reg[2948]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2942),
      Q => \^dina\(2948),
      R => \^sr\(0)
    );
\register_reg[2949]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2943),
      Q => \^dina\(2949),
      R => \^sr\(0)
    );
\register_reg[294]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(288),
      Q => \^dina\(294),
      R => \^sr\(0)
    );
\register_reg[2950]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2944),
      Q => \^dina\(2950),
      R => \^sr\(0)
    );
\register_reg[2951]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2945),
      Q => \^dina\(2951),
      R => \^sr\(0)
    );
\register_reg[2952]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2946),
      Q => \^dina\(2952),
      R => \^sr\(0)
    );
\register_reg[2953]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2947),
      Q => \^dina\(2953),
      R => \^sr\(0)
    );
\register_reg[2954]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2948),
      Q => \^dina\(2954),
      R => \^sr\(0)
    );
\register_reg[2955]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2949),
      Q => \^dina\(2955),
      R => \^sr\(0)
    );
\register_reg[2956]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2950),
      Q => \^dina\(2956),
      R => \^sr\(0)
    );
\register_reg[2957]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2951),
      Q => \^dina\(2957),
      R => \^sr\(0)
    );
\register_reg[2958]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2952),
      Q => \^dina\(2958),
      R => \^sr\(0)
    );
\register_reg[2959]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2953),
      Q => \^dina\(2959),
      R => \^sr\(0)
    );
\register_reg[295]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(289),
      Q => \^dina\(295),
      R => \^sr\(0)
    );
\register_reg[2960]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2954),
      Q => \^dina\(2960),
      R => \^sr\(0)
    );
\register_reg[2961]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2955),
      Q => \^dina\(2961),
      R => \^sr\(0)
    );
\register_reg[2962]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2956),
      Q => \^dina\(2962),
      R => \^sr\(0)
    );
\register_reg[2963]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2957),
      Q => \^dina\(2963),
      R => \^sr\(0)
    );
\register_reg[2964]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2958),
      Q => \^dina\(2964),
      R => \^sr\(0)
    );
\register_reg[2965]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2959),
      Q => \^dina\(2965),
      R => \^sr\(0)
    );
\register_reg[2966]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2960),
      Q => \^dina\(2966),
      R => \^sr\(0)
    );
\register_reg[2967]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2961),
      Q => \^dina\(2967),
      R => \^sr\(0)
    );
\register_reg[2968]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2962),
      Q => \^dina\(2968),
      R => \^sr\(0)
    );
\register_reg[2969]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2963),
      Q => \^dina\(2969),
      R => \^sr\(0)
    );
\register_reg[296]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(290),
      Q => \^dina\(296),
      R => \^sr\(0)
    );
\register_reg[2970]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2964),
      Q => \^dina\(2970),
      R => \^sr\(0)
    );
\register_reg[2971]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2965),
      Q => \^dina\(2971),
      R => \^sr\(0)
    );
\register_reg[2972]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2966),
      Q => \^dina\(2972),
      R => \^sr\(0)
    );
\register_reg[2973]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2967),
      Q => \^dina\(2973),
      R => \^sr\(0)
    );
\register_reg[2974]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2968),
      Q => \^dina\(2974),
      R => \^sr\(0)
    );
\register_reg[2975]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2969),
      Q => \^dina\(2975),
      R => \^sr\(0)
    );
\register_reg[2976]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2970),
      Q => \^dina\(2976),
      R => \^sr\(0)
    );
\register_reg[2977]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2971),
      Q => \^dina\(2977),
      R => \^sr\(0)
    );
\register_reg[2978]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2972),
      Q => \^dina\(2978),
      R => \^sr\(0)
    );
\register_reg[2979]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2973),
      Q => \^dina\(2979),
      R => \^sr\(0)
    );
\register_reg[297]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(291),
      Q => \^dina\(297),
      R => \^sr\(0)
    );
\register_reg[2980]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2974),
      Q => \^dina\(2980),
      R => \^sr\(0)
    );
\register_reg[2981]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2975),
      Q => \^dina\(2981),
      R => \^sr\(0)
    );
\register_reg[2982]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2976),
      Q => \^dina\(2982),
      R => \^sr\(0)
    );
\register_reg[2983]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2977),
      Q => \^dina\(2983),
      R => \^sr\(0)
    );
\register_reg[2984]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2978),
      Q => \^dina\(2984),
      R => \^sr\(0)
    );
\register_reg[2985]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2979),
      Q => \^dina\(2985),
      R => \^sr\(0)
    );
\register_reg[2986]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2980),
      Q => \^dina\(2986),
      R => \^sr\(0)
    );
\register_reg[2987]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2981),
      Q => \^dina\(2987),
      R => \^sr\(0)
    );
\register_reg[2988]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2982),
      Q => \^dina\(2988),
      R => \^sr\(0)
    );
\register_reg[2989]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2983),
      Q => \^dina\(2989),
      R => \^sr\(0)
    );
\register_reg[298]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(292),
      Q => \^dina\(298),
      R => \^sr\(0)
    );
\register_reg[2990]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2984),
      Q => \^dina\(2990),
      R => \^sr\(0)
    );
\register_reg[2991]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2985),
      Q => \^dina\(2991),
      R => \^sr\(0)
    );
\register_reg[2992]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2986),
      Q => \^dina\(2992),
      R => \^sr\(0)
    );
\register_reg[2993]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2987),
      Q => \^dina\(2993),
      R => \^sr\(0)
    );
\register_reg[2994]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2988),
      Q => \^dina\(2994),
      R => \^sr\(0)
    );
\register_reg[2995]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2989),
      Q => \^dina\(2995),
      R => \^sr\(0)
    );
\register_reg[2996]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2990),
      Q => \^dina\(2996),
      R => \^sr\(0)
    );
\register_reg[2997]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2991),
      Q => \^dina\(2997),
      R => \^sr\(0)
    );
\register_reg[2998]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2992),
      Q => \^dina\(2998),
      R => \^sr\(0)
    );
\register_reg[2999]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2993),
      Q => \^dina\(2999),
      R => \^sr\(0)
    );
\register_reg[299]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(293),
      Q => \^dina\(299),
      R => \^sr\(0)
    );
\register_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(23),
      Q => \^dina\(29),
      R => \^sr\(0)
    );
\register_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => D(2),
      Q => \^dina\(2),
      R => \^sr\(0)
    );
\register_reg[3000]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2994),
      Q => \^dina\(3000),
      R => \^sr\(0)
    );
\register_reg[3001]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2995),
      Q => \^dina\(3001),
      R => \^sr\(0)
    );
\register_reg[3002]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2996),
      Q => \^dina\(3002),
      R => \^sr\(0)
    );
\register_reg[3003]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2997),
      Q => \^dina\(3003),
      R => \^sr\(0)
    );
\register_reg[3004]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2998),
      Q => \^dina\(3004),
      R => \^sr\(0)
    );
\register_reg[3005]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2999),
      Q => \^dina\(3005),
      R => \^sr\(0)
    );
\register_reg[3006]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3000),
      Q => \^dina\(3006),
      R => \^sr\(0)
    );
\register_reg[3007]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3001),
      Q => \^dina\(3007),
      R => \^sr\(0)
    );
\register_reg[3008]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3002),
      Q => \^dina\(3008),
      R => \^sr\(0)
    );
\register_reg[3009]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3003),
      Q => \^dina\(3009),
      R => \^sr\(0)
    );
\register_reg[300]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(294),
      Q => \^dina\(300),
      R => \^sr\(0)
    );
\register_reg[3010]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3004),
      Q => \^dina\(3010),
      R => \^sr\(0)
    );
\register_reg[3011]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3005),
      Q => \^dina\(3011),
      R => \^sr\(0)
    );
\register_reg[3012]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3006),
      Q => \^dina\(3012),
      R => \^sr\(0)
    );
\register_reg[3013]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3007),
      Q => \^dina\(3013),
      R => \^sr\(0)
    );
\register_reg[3014]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3008),
      Q => \^dina\(3014),
      R => \^sr\(0)
    );
\register_reg[3015]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3009),
      Q => \^dina\(3015),
      R => \^sr\(0)
    );
\register_reg[3016]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3010),
      Q => \^dina\(3016),
      R => \^sr\(0)
    );
\register_reg[3017]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3011),
      Q => \^dina\(3017),
      R => \^sr\(0)
    );
\register_reg[3018]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3012),
      Q => \^dina\(3018),
      R => \^sr\(0)
    );
\register_reg[3019]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3013),
      Q => \^dina\(3019),
      R => \^sr\(0)
    );
\register_reg[301]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(295),
      Q => \^dina\(301),
      R => \^sr\(0)
    );
\register_reg[3020]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3014),
      Q => \^dina\(3020),
      R => \^sr\(0)
    );
\register_reg[3021]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3015),
      Q => \^dina\(3021),
      R => \^sr\(0)
    );
\register_reg[3022]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3016),
      Q => \^dina\(3022),
      R => \^sr\(0)
    );
\register_reg[3023]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3017),
      Q => \^dina\(3023),
      R => \^sr\(0)
    );
\register_reg[3024]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3018),
      Q => \^dina\(3024),
      R => \^sr\(0)
    );
\register_reg[3025]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3019),
      Q => \^dina\(3025),
      R => \^sr\(0)
    );
\register_reg[3026]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3020),
      Q => \^dina\(3026),
      R => \^sr\(0)
    );
\register_reg[3027]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3021),
      Q => \^dina\(3027),
      R => \^sr\(0)
    );
\register_reg[3028]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3022),
      Q => \^dina\(3028),
      R => \^sr\(0)
    );
\register_reg[3029]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3023),
      Q => \^dina\(3029),
      R => \^sr\(0)
    );
\register_reg[302]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(296),
      Q => \^dina\(302),
      R => \^sr\(0)
    );
\register_reg[3030]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3024),
      Q => \^dina\(3030),
      R => \^sr\(0)
    );
\register_reg[3031]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3025),
      Q => \^dina\(3031),
      R => \^sr\(0)
    );
\register_reg[3032]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3026),
      Q => \^dina\(3032),
      R => \^sr\(0)
    );
\register_reg[3033]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3027),
      Q => \^dina\(3033),
      R => \^sr\(0)
    );
\register_reg[3034]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3028),
      Q => \^dina\(3034),
      R => \^sr\(0)
    );
\register_reg[3035]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3029),
      Q => \^dina\(3035),
      R => \^sr\(0)
    );
\register_reg[3036]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3030),
      Q => \^dina\(3036),
      R => \^sr\(0)
    );
\register_reg[3037]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3031),
      Q => \^dina\(3037),
      R => \^sr\(0)
    );
\register_reg[3038]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3032),
      Q => \^dina\(3038),
      R => \^sr\(0)
    );
\register_reg[3039]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3033),
      Q => \^dina\(3039),
      R => \^sr\(0)
    );
\register_reg[303]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(297),
      Q => \^dina\(303),
      R => \^sr\(0)
    );
\register_reg[3040]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3034),
      Q => \^dina\(3040),
      R => \^sr\(0)
    );
\register_reg[3041]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3035),
      Q => \^dina\(3041),
      R => \^sr\(0)
    );
\register_reg[3042]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3036),
      Q => \^dina\(3042),
      R => \^sr\(0)
    );
\register_reg[3043]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3037),
      Q => \^dina\(3043),
      R => \^sr\(0)
    );
\register_reg[3044]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3038),
      Q => \^dina\(3044),
      R => \^sr\(0)
    );
\register_reg[3045]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3039),
      Q => \^dina\(3045),
      R => \^sr\(0)
    );
\register_reg[3046]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3040),
      Q => \^dina\(3046),
      R => \^sr\(0)
    );
\register_reg[3047]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3041),
      Q => \^dina\(3047),
      R => \^sr\(0)
    );
\register_reg[3048]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3042),
      Q => \^dina\(3048),
      R => \^sr\(0)
    );
\register_reg[3049]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3043),
      Q => \^dina\(3049),
      R => \^sr\(0)
    );
\register_reg[304]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(298),
      Q => \^dina\(304),
      R => \^sr\(0)
    );
\register_reg[3050]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3044),
      Q => \^dina\(3050),
      R => \^sr\(0)
    );
\register_reg[3051]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3045),
      Q => \^dina\(3051),
      R => \^sr\(0)
    );
\register_reg[3052]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3046),
      Q => \^dina\(3052),
      R => \^sr\(0)
    );
\register_reg[3053]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3047),
      Q => \^dina\(3053),
      R => \^sr\(0)
    );
\register_reg[3054]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3048),
      Q => \^dina\(3054),
      R => \^sr\(0)
    );
\register_reg[3055]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3049),
      Q => \^dina\(3055),
      R => \^sr\(0)
    );
\register_reg[3056]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3050),
      Q => \^dina\(3056),
      R => \^sr\(0)
    );
\register_reg[3057]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3051),
      Q => \^dina\(3057),
      R => \^sr\(0)
    );
\register_reg[3058]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3052),
      Q => \^dina\(3058),
      R => \^sr\(0)
    );
\register_reg[3059]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3053),
      Q => \^dina\(3059),
      R => \^sr\(0)
    );
\register_reg[305]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(299),
      Q => \^dina\(305),
      R => \^sr\(0)
    );
\register_reg[3060]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3054),
      Q => \^dina\(3060),
      R => \^sr\(0)
    );
\register_reg[3061]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3055),
      Q => \^dina\(3061),
      R => \^sr\(0)
    );
\register_reg[3062]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3056),
      Q => \^dina\(3062),
      R => \^sr\(0)
    );
\register_reg[3063]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3057),
      Q => \^dina\(3063),
      R => \^sr\(0)
    );
\register_reg[3064]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3058),
      Q => \^dina\(3064),
      R => \^sr\(0)
    );
\register_reg[3065]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3059),
      Q => \^dina\(3065),
      R => \^sr\(0)
    );
\register_reg[3066]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3060),
      Q => \^dina\(3066),
      R => \^sr\(0)
    );
\register_reg[3067]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3061),
      Q => \^dina\(3067),
      R => \^sr\(0)
    );
\register_reg[3068]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3062),
      Q => \^dina\(3068),
      R => \^sr\(0)
    );
\register_reg[3069]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3063),
      Q => \^dina\(3069),
      R => \^sr\(0)
    );
\register_reg[306]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(300),
      Q => \^dina\(306),
      R => \^sr\(0)
    );
\register_reg[3070]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3064),
      Q => \^dina\(3070),
      R => \^sr\(0)
    );
\register_reg[3071]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3065),
      Q => \^dina\(3071),
      R => \^sr\(0)
    );
\register_reg[3072]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3066),
      Q => \^dina\(3072),
      R => \^sr\(0)
    );
\register_reg[3073]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3067),
      Q => \^dina\(3073),
      R => \^sr\(0)
    );
\register_reg[3074]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3068),
      Q => \^dina\(3074),
      R => \^sr\(0)
    );
\register_reg[3075]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3069),
      Q => \^dina\(3075),
      R => \^sr\(0)
    );
\register_reg[3076]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3070),
      Q => \^dina\(3076),
      R => \^sr\(0)
    );
\register_reg[3077]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3071),
      Q => \^dina\(3077),
      R => \^sr\(0)
    );
\register_reg[3078]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3072),
      Q => \^dina\(3078),
      R => \^sr\(0)
    );
\register_reg[3079]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3073),
      Q => \^dina\(3079),
      R => \^sr\(0)
    );
\register_reg[307]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(301),
      Q => \^dina\(307),
      R => \^sr\(0)
    );
\register_reg[3080]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3074),
      Q => \^dina\(3080),
      R => \^sr\(0)
    );
\register_reg[3081]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3075),
      Q => \^dina\(3081),
      R => \^sr\(0)
    );
\register_reg[3082]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3076),
      Q => \^dina\(3082),
      R => \^sr\(0)
    );
\register_reg[3083]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3077),
      Q => \^dina\(3083),
      R => \^sr\(0)
    );
\register_reg[3084]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3078),
      Q => \^dina\(3084),
      R => \^sr\(0)
    );
\register_reg[3085]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3079),
      Q => \^dina\(3085),
      R => \^sr\(0)
    );
\register_reg[3086]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3080),
      Q => \^dina\(3086),
      R => \^sr\(0)
    );
\register_reg[3087]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3081),
      Q => \^dina\(3087),
      R => \^sr\(0)
    );
\register_reg[3088]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3082),
      Q => \^dina\(3088),
      R => \^sr\(0)
    );
\register_reg[3089]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3083),
      Q => \^dina\(3089),
      R => \^sr\(0)
    );
\register_reg[308]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(302),
      Q => \^dina\(308),
      R => \^sr\(0)
    );
\register_reg[3090]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3084),
      Q => \^dina\(3090),
      R => \^sr\(0)
    );
\register_reg[3091]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3085),
      Q => \^dina\(3091),
      R => \^sr\(0)
    );
\register_reg[3092]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3086),
      Q => \^dina\(3092),
      R => \^sr\(0)
    );
\register_reg[3093]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3087),
      Q => \^dina\(3093),
      R => \^sr\(0)
    );
\register_reg[3094]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3088),
      Q => \^dina\(3094),
      R => \^sr\(0)
    );
\register_reg[3095]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3089),
      Q => \^dina\(3095),
      R => \^sr\(0)
    );
\register_reg[3096]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3090),
      Q => \^dina\(3096),
      R => \^sr\(0)
    );
\register_reg[3097]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3091),
      Q => \^dina\(3097),
      R => \^sr\(0)
    );
\register_reg[3098]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3092),
      Q => \^dina\(3098),
      R => \^sr\(0)
    );
\register_reg[3099]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3093),
      Q => \^dina\(3099),
      R => \^sr\(0)
    );
\register_reg[309]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(303),
      Q => \^dina\(309),
      R => \^sr\(0)
    );
\register_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(24),
      Q => \^dina\(30),
      R => \^sr\(0)
    );
\register_reg[3100]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3094),
      Q => \^dina\(3100),
      R => \^sr\(0)
    );
\register_reg[3101]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3095),
      Q => \^dina\(3101),
      R => \^sr\(0)
    );
\register_reg[3102]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3096),
      Q => \^dina\(3102),
      R => \^sr\(0)
    );
\register_reg[3103]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3097),
      Q => \^dina\(3103),
      R => \^sr\(0)
    );
\register_reg[3104]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3098),
      Q => \^dina\(3104),
      R => \^sr\(0)
    );
\register_reg[3105]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3099),
      Q => \^dina\(3105),
      R => \^sr\(0)
    );
\register_reg[3106]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3100),
      Q => \^dina\(3106),
      R => \^sr\(0)
    );
\register_reg[3107]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3101),
      Q => \^dina\(3107),
      R => \^sr\(0)
    );
\register_reg[3108]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3102),
      Q => \^dina\(3108),
      R => \^sr\(0)
    );
\register_reg[3109]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3103),
      Q => \^dina\(3109),
      R => \^sr\(0)
    );
\register_reg[310]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(304),
      Q => \^dina\(310),
      R => \^sr\(0)
    );
\register_reg[3110]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3104),
      Q => \^dina\(3110),
      R => \^sr\(0)
    );
\register_reg[3111]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3105),
      Q => \^dina\(3111),
      R => \^sr\(0)
    );
\register_reg[3112]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3106),
      Q => \^dina\(3112),
      R => \^sr\(0)
    );
\register_reg[3113]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3107),
      Q => \^dina\(3113),
      R => \^sr\(0)
    );
\register_reg[3114]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3108),
      Q => \^dina\(3114),
      R => \^sr\(0)
    );
\register_reg[3115]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3109),
      Q => \^dina\(3115),
      R => \^sr\(0)
    );
\register_reg[3116]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3110),
      Q => \^dina\(3116),
      R => \^sr\(0)
    );
\register_reg[3117]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3111),
      Q => \^dina\(3117),
      R => \^sr\(0)
    );
\register_reg[3118]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3112),
      Q => \^dina\(3118),
      R => \^sr\(0)
    );
\register_reg[3119]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3113),
      Q => \^dina\(3119),
      R => \^sr\(0)
    );
\register_reg[311]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(305),
      Q => \^dina\(311),
      R => \^sr\(0)
    );
\register_reg[3120]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3114),
      Q => \^dina\(3120),
      R => \^sr\(0)
    );
\register_reg[3121]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3115),
      Q => \^dina\(3121),
      R => \^sr\(0)
    );
\register_reg[3122]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3116),
      Q => \^dina\(3122),
      R => \^sr\(0)
    );
\register_reg[3123]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3117),
      Q => \^dina\(3123),
      R => \^sr\(0)
    );
\register_reg[3124]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3118),
      Q => \^dina\(3124),
      R => \^sr\(0)
    );
\register_reg[3125]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3119),
      Q => \^dina\(3125),
      R => \^sr\(0)
    );
\register_reg[3126]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3120),
      Q => \^dina\(3126),
      R => \^sr\(0)
    );
\register_reg[3127]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3121),
      Q => \^dina\(3127),
      R => \^sr\(0)
    );
\register_reg[3128]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3122),
      Q => \^dina\(3128),
      R => \^sr\(0)
    );
\register_reg[3129]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3123),
      Q => \^dina\(3129),
      R => \^sr\(0)
    );
\register_reg[312]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(306),
      Q => \^dina\(312),
      R => \^sr\(0)
    );
\register_reg[3130]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3124),
      Q => \^dina\(3130),
      R => \^sr\(0)
    );
\register_reg[3131]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3125),
      Q => \^dina\(3131),
      R => \^sr\(0)
    );
\register_reg[3132]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3126),
      Q => \^dina\(3132),
      R => \^sr\(0)
    );
\register_reg[3133]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3127),
      Q => \^dina\(3133),
      R => \^sr\(0)
    );
\register_reg[3134]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3128),
      Q => \^dina\(3134),
      R => \^sr\(0)
    );
\register_reg[3135]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3129),
      Q => \^dina\(3135),
      R => \^sr\(0)
    );
\register_reg[3136]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3130),
      Q => \^dina\(3136),
      R => \^sr\(0)
    );
\register_reg[3137]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3131),
      Q => \^dina\(3137),
      R => \^sr\(0)
    );
\register_reg[3138]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3132),
      Q => \^dina\(3138),
      R => \^sr\(0)
    );
\register_reg[3139]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3133),
      Q => \^dina\(3139),
      R => \^sr\(0)
    );
\register_reg[313]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(307),
      Q => \^dina\(313),
      R => \^sr\(0)
    );
\register_reg[3140]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3134),
      Q => \^dina\(3140),
      R => \^sr\(0)
    );
\register_reg[3141]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3135),
      Q => \^dina\(3141),
      R => \^sr\(0)
    );
\register_reg[3142]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3136),
      Q => \^dina\(3142),
      R => \^sr\(0)
    );
\register_reg[3143]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3137),
      Q => \^dina\(3143),
      R => \^sr\(0)
    );
\register_reg[3144]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3138),
      Q => \^dina\(3144),
      R => \^sr\(0)
    );
\register_reg[3145]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3139),
      Q => \^dina\(3145),
      R => \^sr\(0)
    );
\register_reg[3146]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3140),
      Q => \^dina\(3146),
      R => \^sr\(0)
    );
\register_reg[3147]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3141),
      Q => \^dina\(3147),
      R => \^sr\(0)
    );
\register_reg[3148]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3142),
      Q => \^dina\(3148),
      R => \^sr\(0)
    );
\register_reg[3149]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3143),
      Q => \^dina\(3149),
      R => \^sr\(0)
    );
\register_reg[314]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(308),
      Q => \^dina\(314),
      R => \^sr\(0)
    );
\register_reg[3150]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3144),
      Q => \^dina\(3150),
      R => \^sr\(0)
    );
\register_reg[3151]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3145),
      Q => \^dina\(3151),
      R => \^sr\(0)
    );
\register_reg[3152]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3146),
      Q => \^dina\(3152),
      R => \^sr\(0)
    );
\register_reg[3153]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3147),
      Q => \^dina\(3153),
      R => \^sr\(0)
    );
\register_reg[3154]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3148),
      Q => \^dina\(3154),
      R => \^sr\(0)
    );
\register_reg[3155]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3149),
      Q => \^dina\(3155),
      R => \^sr\(0)
    );
\register_reg[3156]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3150),
      Q => \^dina\(3156),
      R => \^sr\(0)
    );
\register_reg[3157]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3151),
      Q => \^dina\(3157),
      R => \^sr\(0)
    );
\register_reg[3158]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3152),
      Q => \^dina\(3158),
      R => \^sr\(0)
    );
\register_reg[3159]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3153),
      Q => \^dina\(3159),
      R => \^sr\(0)
    );
\register_reg[315]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(309),
      Q => \^dina\(315),
      R => \^sr\(0)
    );
\register_reg[3160]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3154),
      Q => \^dina\(3160),
      R => \^sr\(0)
    );
\register_reg[3161]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3155),
      Q => \^dina\(3161),
      R => \^sr\(0)
    );
\register_reg[3162]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3156),
      Q => \^dina\(3162),
      R => \^sr\(0)
    );
\register_reg[3163]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3157),
      Q => \^dina\(3163),
      R => \^sr\(0)
    );
\register_reg[3164]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3158),
      Q => \^dina\(3164),
      R => \^sr\(0)
    );
\register_reg[3165]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3159),
      Q => \^dina\(3165),
      R => \^sr\(0)
    );
\register_reg[3166]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3160),
      Q => \^dina\(3166),
      R => \^sr\(0)
    );
\register_reg[3167]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3161),
      Q => \^dina\(3167),
      R => \^sr\(0)
    );
\register_reg[3168]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3162),
      Q => \^dina\(3168),
      R => \^sr\(0)
    );
\register_reg[3169]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3163),
      Q => \^dina\(3169),
      R => \^sr\(0)
    );
\register_reg[316]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(310),
      Q => \^dina\(316),
      R => \^sr\(0)
    );
\register_reg[3170]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3164),
      Q => \^dina\(3170),
      R => \^sr\(0)
    );
\register_reg[3171]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3165),
      Q => \^dina\(3171),
      R => \^sr\(0)
    );
\register_reg[3172]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3166),
      Q => \^dina\(3172),
      R => \^sr\(0)
    );
\register_reg[3173]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3167),
      Q => \^dina\(3173),
      R => \^sr\(0)
    );
\register_reg[3174]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3168),
      Q => \^dina\(3174),
      R => \^sr\(0)
    );
\register_reg[3175]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3169),
      Q => \^dina\(3175),
      R => \^sr\(0)
    );
\register_reg[3176]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3170),
      Q => \^dina\(3176),
      R => \^sr\(0)
    );
\register_reg[3177]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3171),
      Q => \^dina\(3177),
      R => \^sr\(0)
    );
\register_reg[3178]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3172),
      Q => \^dina\(3178),
      R => \^sr\(0)
    );
\register_reg[3179]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3173),
      Q => \^dina\(3179),
      R => \^sr\(0)
    );
\register_reg[317]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(311),
      Q => \^dina\(317),
      R => \^sr\(0)
    );
\register_reg[3180]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3174),
      Q => \^dina\(3180),
      R => \^sr\(0)
    );
\register_reg[3181]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3175),
      Q => \^dina\(3181),
      R => \^sr\(0)
    );
\register_reg[3182]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3176),
      Q => \^dina\(3182),
      R => \^sr\(0)
    );
\register_reg[3183]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3177),
      Q => \^dina\(3183),
      R => \^sr\(0)
    );
\register_reg[3184]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3178),
      Q => \^dina\(3184),
      R => \^sr\(0)
    );
\register_reg[3185]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3179),
      Q => \^dina\(3185),
      R => \^sr\(0)
    );
\register_reg[3186]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3180),
      Q => \^dina\(3186),
      R => \^sr\(0)
    );
\register_reg[3187]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3181),
      Q => \^dina\(3187),
      R => \^sr\(0)
    );
\register_reg[3188]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3182),
      Q => \^dina\(3188),
      R => \^sr\(0)
    );
\register_reg[3189]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3183),
      Q => \^dina\(3189),
      R => \^sr\(0)
    );
\register_reg[318]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(312),
      Q => \^dina\(318),
      R => \^sr\(0)
    );
\register_reg[3190]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3184),
      Q => \^dina\(3190),
      R => \^sr\(0)
    );
\register_reg[3191]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3185),
      Q => \^dina\(3191),
      R => \^sr\(0)
    );
\register_reg[3192]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3186),
      Q => \^dina\(3192),
      R => \^sr\(0)
    );
\register_reg[3193]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3187),
      Q => \^dina\(3193),
      R => \^sr\(0)
    );
\register_reg[3194]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3188),
      Q => \^dina\(3194),
      R => \^sr\(0)
    );
\register_reg[3195]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3189),
      Q => \^dina\(3195),
      R => \^sr\(0)
    );
\register_reg[3196]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3190),
      Q => \^dina\(3196),
      R => \^sr\(0)
    );
\register_reg[3197]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3191),
      Q => \^dina\(3197),
      R => \^sr\(0)
    );
\register_reg[3198]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3192),
      Q => \^dina\(3198),
      R => \^sr\(0)
    );
\register_reg[3199]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3193),
      Q => \^dina\(3199),
      R => \^sr\(0)
    );
\register_reg[319]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(313),
      Q => \^dina\(319),
      R => \^sr\(0)
    );
\register_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(25),
      Q => \^dina\(31),
      R => \^sr\(0)
    );
\register_reg[3200]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3194),
      Q => \^dina\(3200),
      R => \^sr\(0)
    );
\register_reg[3201]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3195),
      Q => \^dina\(3201),
      R => \^sr\(0)
    );
\register_reg[3202]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3196),
      Q => \^dina\(3202),
      R => \^sr\(0)
    );
\register_reg[3203]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3197),
      Q => \^dina\(3203),
      R => \^sr\(0)
    );
\register_reg[3204]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3198),
      Q => \^dina\(3204),
      R => \^sr\(0)
    );
\register_reg[3205]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3199),
      Q => \^dina\(3205),
      R => \^sr\(0)
    );
\register_reg[3206]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3200),
      Q => \^dina\(3206),
      R => \^sr\(0)
    );
\register_reg[3207]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3201),
      Q => \^dina\(3207),
      R => \^sr\(0)
    );
\register_reg[3208]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3202),
      Q => \^dina\(3208),
      R => \^sr\(0)
    );
\register_reg[3209]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3203),
      Q => \^dina\(3209),
      R => \^sr\(0)
    );
\register_reg[320]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(314),
      Q => \^dina\(320),
      R => \^sr\(0)
    );
\register_reg[3210]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3204),
      Q => \^dina\(3210),
      R => \^sr\(0)
    );
\register_reg[3211]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3205),
      Q => \^dina\(3211),
      R => \^sr\(0)
    );
\register_reg[3212]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3206),
      Q => \^dina\(3212),
      R => \^sr\(0)
    );
\register_reg[3213]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3207),
      Q => \^dina\(3213),
      R => \^sr\(0)
    );
\register_reg[3214]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3208),
      Q => \^dina\(3214),
      R => \^sr\(0)
    );
\register_reg[3215]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3209),
      Q => \^dina\(3215),
      R => \^sr\(0)
    );
\register_reg[3216]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3210),
      Q => \^dina\(3216),
      R => \^sr\(0)
    );
\register_reg[3217]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3211),
      Q => \^dina\(3217),
      R => \^sr\(0)
    );
\register_reg[3218]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3212),
      Q => \^dina\(3218),
      R => \^sr\(0)
    );
\register_reg[3219]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3213),
      Q => \^dina\(3219),
      R => \^sr\(0)
    );
\register_reg[321]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(315),
      Q => \^dina\(321),
      R => \^sr\(0)
    );
\register_reg[3220]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3214),
      Q => \^dina\(3220),
      R => \^sr\(0)
    );
\register_reg[3221]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3215),
      Q => \^dina\(3221),
      R => \^sr\(0)
    );
\register_reg[3222]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3216),
      Q => \^dina\(3222),
      R => \^sr\(0)
    );
\register_reg[3223]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3217),
      Q => \^dina\(3223),
      R => \^sr\(0)
    );
\register_reg[3224]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3218),
      Q => \^dina\(3224),
      R => \^sr\(0)
    );
\register_reg[3225]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3219),
      Q => \^dina\(3225),
      R => \^sr\(0)
    );
\register_reg[3226]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3220),
      Q => \^dina\(3226),
      R => \^sr\(0)
    );
\register_reg[3227]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3221),
      Q => \^dina\(3227),
      R => \^sr\(0)
    );
\register_reg[3228]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3222),
      Q => \^dina\(3228),
      R => \^sr\(0)
    );
\register_reg[3229]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3223),
      Q => \^dina\(3229),
      R => \^sr\(0)
    );
\register_reg[322]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(316),
      Q => \^dina\(322),
      R => \^sr\(0)
    );
\register_reg[3230]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3224),
      Q => \^dina\(3230),
      R => \^sr\(0)
    );
\register_reg[3231]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3225),
      Q => \^dina\(3231),
      R => \^sr\(0)
    );
\register_reg[3232]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3226),
      Q => \^dina\(3232),
      R => \^sr\(0)
    );
\register_reg[3233]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3227),
      Q => \^dina\(3233),
      R => \^sr\(0)
    );
\register_reg[3234]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3228),
      Q => \^dina\(3234),
      R => \^sr\(0)
    );
\register_reg[3235]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3229),
      Q => \^dina\(3235),
      R => \^sr\(0)
    );
\register_reg[3236]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3230),
      Q => \^dina\(3236),
      R => \^sr\(0)
    );
\register_reg[3237]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3231),
      Q => \^dina\(3237),
      R => \^sr\(0)
    );
\register_reg[3238]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3232),
      Q => \^dina\(3238),
      R => \^sr\(0)
    );
\register_reg[3239]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3233),
      Q => \^dina\(3239),
      R => \^sr\(0)
    );
\register_reg[323]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(317),
      Q => \^dina\(323),
      R => \^sr\(0)
    );
\register_reg[3240]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3234),
      Q => \^dina\(3240),
      R => \^sr\(0)
    );
\register_reg[3241]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3235),
      Q => \^dina\(3241),
      R => \^sr\(0)
    );
\register_reg[3242]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3236),
      Q => \^dina\(3242),
      R => \^sr\(0)
    );
\register_reg[3243]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3237),
      Q => \^dina\(3243),
      R => \^sr\(0)
    );
\register_reg[3244]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3238),
      Q => \^dina\(3244),
      R => \^sr\(0)
    );
\register_reg[3245]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3239),
      Q => \^dina\(3245),
      R => \^sr\(0)
    );
\register_reg[3246]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3240),
      Q => \^dina\(3246),
      R => \^sr\(0)
    );
\register_reg[3247]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3241),
      Q => \^dina\(3247),
      R => \^sr\(0)
    );
\register_reg[3248]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3242),
      Q => \^dina\(3248),
      R => \^sr\(0)
    );
\register_reg[3249]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3243),
      Q => \^dina\(3249),
      R => \^sr\(0)
    );
\register_reg[324]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(318),
      Q => \^dina\(324),
      R => \^sr\(0)
    );
\register_reg[3250]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3244),
      Q => \^dina\(3250),
      R => \^sr\(0)
    );
\register_reg[3251]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3245),
      Q => \^dina\(3251),
      R => \^sr\(0)
    );
\register_reg[3252]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3246),
      Q => \^dina\(3252),
      R => \^sr\(0)
    );
\register_reg[3253]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3247),
      Q => \^dina\(3253),
      R => \^sr\(0)
    );
\register_reg[3254]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3248),
      Q => \^dina\(3254),
      R => \^sr\(0)
    );
\register_reg[3255]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3249),
      Q => \^dina\(3255),
      R => \^sr\(0)
    );
\register_reg[3256]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3250),
      Q => \^dina\(3256),
      R => \^sr\(0)
    );
\register_reg[3257]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3251),
      Q => \^dina\(3257),
      R => \^sr\(0)
    );
\register_reg[3258]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3252),
      Q => \^dina\(3258),
      R => \^sr\(0)
    );
\register_reg[3259]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3253),
      Q => \^dina\(3259),
      R => \^sr\(0)
    );
\register_reg[325]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(319),
      Q => \^dina\(325),
      R => \^sr\(0)
    );
\register_reg[3260]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3254),
      Q => \^dina\(3260),
      R => \^sr\(0)
    );
\register_reg[3261]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3255),
      Q => \^dina\(3261),
      R => \^sr\(0)
    );
\register_reg[3262]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3256),
      Q => \^dina\(3262),
      R => \^sr\(0)
    );
\register_reg[3263]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3257),
      Q => \^dina\(3263),
      R => \^sr\(0)
    );
\register_reg[3264]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3258),
      Q => \^dina\(3264),
      R => \^sr\(0)
    );
\register_reg[3265]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3259),
      Q => \^dina\(3265),
      R => \^sr\(0)
    );
\register_reg[3266]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3260),
      Q => \^dina\(3266),
      R => \^sr\(0)
    );
\register_reg[3267]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3261),
      Q => \^dina\(3267),
      R => \^sr\(0)
    );
\register_reg[3268]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3262),
      Q => \^dina\(3268),
      R => \^sr\(0)
    );
\register_reg[3269]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3263),
      Q => \^dina\(3269),
      R => \^sr\(0)
    );
\register_reg[326]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(320),
      Q => \^dina\(326),
      R => \^sr\(0)
    );
\register_reg[3270]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3264),
      Q => \^dina\(3270),
      R => \^sr\(0)
    );
\register_reg[3271]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3265),
      Q => \^dina\(3271),
      R => \^sr\(0)
    );
\register_reg[3272]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3266),
      Q => \^dina\(3272),
      R => \^sr\(0)
    );
\register_reg[3273]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3267),
      Q => \^dina\(3273),
      R => \^sr\(0)
    );
\register_reg[3274]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3268),
      Q => \^dina\(3274),
      R => \^sr\(0)
    );
\register_reg[3275]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3269),
      Q => \^dina\(3275),
      R => \^sr\(0)
    );
\register_reg[3276]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3270),
      Q => \^dina\(3276),
      R => \^sr\(0)
    );
\register_reg[3277]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3271),
      Q => \^dina\(3277),
      R => \^sr\(0)
    );
\register_reg[3278]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3272),
      Q => \^dina\(3278),
      R => \^sr\(0)
    );
\register_reg[3279]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3273),
      Q => \^dina\(3279),
      R => \^sr\(0)
    );
\register_reg[327]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(321),
      Q => \^dina\(327),
      R => \^sr\(0)
    );
\register_reg[3280]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3274),
      Q => \^dina\(3280),
      R => \^sr\(0)
    );
\register_reg[3281]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3275),
      Q => \^dina\(3281),
      R => \^sr\(0)
    );
\register_reg[3282]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3276),
      Q => \^dina\(3282),
      R => \^sr\(0)
    );
\register_reg[3283]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3277),
      Q => \^dina\(3283),
      R => \^sr\(0)
    );
\register_reg[3284]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3278),
      Q => \^dina\(3284),
      R => \^sr\(0)
    );
\register_reg[3285]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3279),
      Q => \^dina\(3285),
      R => \^sr\(0)
    );
\register_reg[3286]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3280),
      Q => \^dina\(3286),
      R => \^sr\(0)
    );
\register_reg[3287]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3281),
      Q => \^dina\(3287),
      R => \^sr\(0)
    );
\register_reg[3288]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3282),
      Q => \^dina\(3288),
      R => \^sr\(0)
    );
\register_reg[3289]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3283),
      Q => \^dina\(3289),
      R => \^sr\(0)
    );
\register_reg[328]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(322),
      Q => \^dina\(328),
      R => \^sr\(0)
    );
\register_reg[3290]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3284),
      Q => \^dina\(3290),
      R => \^sr\(0)
    );
\register_reg[3291]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3285),
      Q => \^dina\(3291),
      R => \^sr\(0)
    );
\register_reg[3292]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3286),
      Q => \^dina\(3292),
      R => \^sr\(0)
    );
\register_reg[3293]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3287),
      Q => \^dina\(3293),
      R => \^sr\(0)
    );
\register_reg[3294]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3288),
      Q => \^dina\(3294),
      R => \^sr\(0)
    );
\register_reg[3295]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3289),
      Q => \^dina\(3295),
      R => \^sr\(0)
    );
\register_reg[3296]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3290),
      Q => \^dina\(3296),
      R => \^sr\(0)
    );
\register_reg[3297]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3291),
      Q => \^dina\(3297),
      R => \^sr\(0)
    );
\register_reg[3298]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3292),
      Q => \^dina\(3298),
      R => \^sr\(0)
    );
\register_reg[3299]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3293),
      Q => \^dina\(3299),
      R => \^sr\(0)
    );
\register_reg[329]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(323),
      Q => \^dina\(329),
      R => \^sr\(0)
    );
\register_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(26),
      Q => \^dina\(32),
      R => \^sr\(0)
    );
\register_reg[3300]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3294),
      Q => \^dina\(3300),
      R => \^sr\(0)
    );
\register_reg[3301]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3295),
      Q => \^dina\(3301),
      R => \^sr\(0)
    );
\register_reg[3302]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3296),
      Q => \^dina\(3302),
      R => \^sr\(0)
    );
\register_reg[3303]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3297),
      Q => \^dina\(3303),
      R => \^sr\(0)
    );
\register_reg[3304]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3298),
      Q => \^dina\(3304),
      R => \^sr\(0)
    );
\register_reg[3305]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3299),
      Q => \^dina\(3305),
      R => \^sr\(0)
    );
\register_reg[3306]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3300),
      Q => \^dina\(3306),
      R => \^sr\(0)
    );
\register_reg[3307]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3301),
      Q => \^dina\(3307),
      R => \^sr\(0)
    );
\register_reg[3308]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3302),
      Q => \^dina\(3308),
      R => \^sr\(0)
    );
\register_reg[3309]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3303),
      Q => \^dina\(3309),
      R => \^sr\(0)
    );
\register_reg[330]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(324),
      Q => \^dina\(330),
      R => \^sr\(0)
    );
\register_reg[3310]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3304),
      Q => \^dina\(3310),
      R => \^sr\(0)
    );
\register_reg[3311]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3305),
      Q => \^dina\(3311),
      R => \^sr\(0)
    );
\register_reg[3312]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3306),
      Q => \^dina\(3312),
      R => \^sr\(0)
    );
\register_reg[3313]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3307),
      Q => \^dina\(3313),
      R => \^sr\(0)
    );
\register_reg[3314]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3308),
      Q => \^dina\(3314),
      R => \^sr\(0)
    );
\register_reg[3315]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3309),
      Q => \^dina\(3315),
      R => \^sr\(0)
    );
\register_reg[3316]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3310),
      Q => \^dina\(3316),
      R => \^sr\(0)
    );
\register_reg[3317]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3311),
      Q => \^dina\(3317),
      R => \^sr\(0)
    );
\register_reg[3318]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3312),
      Q => \^dina\(3318),
      R => \^sr\(0)
    );
\register_reg[3319]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3313),
      Q => \^dina\(3319),
      R => \^sr\(0)
    );
\register_reg[331]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(325),
      Q => \^dina\(331),
      R => \^sr\(0)
    );
\register_reg[3320]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3314),
      Q => \^dina\(3320),
      R => \^sr\(0)
    );
\register_reg[3321]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3315),
      Q => \^dina\(3321),
      R => \^sr\(0)
    );
\register_reg[3322]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3316),
      Q => \^dina\(3322),
      R => \^sr\(0)
    );
\register_reg[3323]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3317),
      Q => \^dina\(3323),
      R => \^sr\(0)
    );
\register_reg[3324]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3318),
      Q => \^dina\(3324),
      R => \^sr\(0)
    );
\register_reg[3325]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3319),
      Q => \^dina\(3325),
      R => \^sr\(0)
    );
\register_reg[3326]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3320),
      Q => \^dina\(3326),
      R => \^sr\(0)
    );
\register_reg[3327]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3321),
      Q => \^dina\(3327),
      R => \^sr\(0)
    );
\register_reg[3328]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3322),
      Q => \^dina\(3328),
      R => \^sr\(0)
    );
\register_reg[3329]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3323),
      Q => \^dina\(3329),
      R => \^sr\(0)
    );
\register_reg[332]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(326),
      Q => \^dina\(332),
      R => \^sr\(0)
    );
\register_reg[3330]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3324),
      Q => \^dina\(3330),
      R => \^sr\(0)
    );
\register_reg[3331]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3325),
      Q => \^dina\(3331),
      R => \^sr\(0)
    );
\register_reg[3332]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3326),
      Q => \^dina\(3332),
      R => \^sr\(0)
    );
\register_reg[3333]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3327),
      Q => \^dina\(3333),
      R => \^sr\(0)
    );
\register_reg[3334]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3328),
      Q => \^dina\(3334),
      R => \^sr\(0)
    );
\register_reg[3335]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3329),
      Q => \^dina\(3335),
      R => \^sr\(0)
    );
\register_reg[3336]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3330),
      Q => \^dina\(3336),
      R => \^sr\(0)
    );
\register_reg[3337]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3331),
      Q => \^dina\(3337),
      R => \^sr\(0)
    );
\register_reg[3338]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3332),
      Q => \^dina\(3338),
      R => \^sr\(0)
    );
\register_reg[3339]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3333),
      Q => \^dina\(3339),
      R => \^sr\(0)
    );
\register_reg[333]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(327),
      Q => \^dina\(333),
      R => \^sr\(0)
    );
\register_reg[3340]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3334),
      Q => \^dina\(3340),
      R => \^sr\(0)
    );
\register_reg[3341]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3335),
      Q => \^dina\(3341),
      R => \^sr\(0)
    );
\register_reg[3342]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3336),
      Q => \^dina\(3342),
      R => \^sr\(0)
    );
\register_reg[3343]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3337),
      Q => \^dina\(3343),
      R => \^sr\(0)
    );
\register_reg[3344]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3338),
      Q => \^dina\(3344),
      R => \^sr\(0)
    );
\register_reg[3345]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3339),
      Q => \^dina\(3345),
      R => \^sr\(0)
    );
\register_reg[3346]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3340),
      Q => \^dina\(3346),
      R => \^sr\(0)
    );
\register_reg[3347]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3341),
      Q => \^dina\(3347),
      R => \^sr\(0)
    );
\register_reg[3348]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3342),
      Q => \^dina\(3348),
      R => \^sr\(0)
    );
\register_reg[3349]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3343),
      Q => \^dina\(3349),
      R => \^sr\(0)
    );
\register_reg[334]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(328),
      Q => \^dina\(334),
      R => \^sr\(0)
    );
\register_reg[3350]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3344),
      Q => \^dina\(3350),
      R => \^sr\(0)
    );
\register_reg[3351]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3345),
      Q => \^dina\(3351),
      R => \^sr\(0)
    );
\register_reg[3352]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3346),
      Q => \^dina\(3352),
      R => \^sr\(0)
    );
\register_reg[3353]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3347),
      Q => \^dina\(3353),
      R => \^sr\(0)
    );
\register_reg[3354]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3348),
      Q => \^dina\(3354),
      R => \^sr\(0)
    );
\register_reg[3355]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3349),
      Q => \^dina\(3355),
      R => \^sr\(0)
    );
\register_reg[3356]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3350),
      Q => \^dina\(3356),
      R => \^sr\(0)
    );
\register_reg[3357]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3351),
      Q => \^dina\(3357),
      R => \^sr\(0)
    );
\register_reg[3358]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3352),
      Q => \^dina\(3358),
      R => \^sr\(0)
    );
\register_reg[3359]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3353),
      Q => \^dina\(3359),
      R => \^sr\(0)
    );
\register_reg[335]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(329),
      Q => \^dina\(335),
      R => \^sr\(0)
    );
\register_reg[3360]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3354),
      Q => \^dina\(3360),
      R => \^sr\(0)
    );
\register_reg[3361]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3355),
      Q => \^dina\(3361),
      R => \^sr\(0)
    );
\register_reg[3362]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3356),
      Q => \^dina\(3362),
      R => \^sr\(0)
    );
\register_reg[3363]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3357),
      Q => \^dina\(3363),
      R => \^sr\(0)
    );
\register_reg[3364]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3358),
      Q => \^dina\(3364),
      R => \^sr\(0)
    );
\register_reg[3365]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3359),
      Q => \^dina\(3365),
      R => \^sr\(0)
    );
\register_reg[3366]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3360),
      Q => \^dina\(3366),
      R => \^sr\(0)
    );
\register_reg[3367]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3361),
      Q => \^dina\(3367),
      R => \^sr\(0)
    );
\register_reg[3368]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3362),
      Q => \^dina\(3368),
      R => \^sr\(0)
    );
\register_reg[3369]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3363),
      Q => \^dina\(3369),
      R => \^sr\(0)
    );
\register_reg[336]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(330),
      Q => \^dina\(336),
      R => \^sr\(0)
    );
\register_reg[3370]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3364),
      Q => \^dina\(3370),
      R => \^sr\(0)
    );
\register_reg[3371]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3365),
      Q => \^dina\(3371),
      R => \^sr\(0)
    );
\register_reg[3372]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3366),
      Q => \^dina\(3372),
      R => \^sr\(0)
    );
\register_reg[3373]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3367),
      Q => \^dina\(3373),
      R => \^sr\(0)
    );
\register_reg[3374]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3368),
      Q => \^dina\(3374),
      R => \^sr\(0)
    );
\register_reg[3375]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3369),
      Q => \^dina\(3375),
      R => \^sr\(0)
    );
\register_reg[3376]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3370),
      Q => \^dina\(3376),
      R => \^sr\(0)
    );
\register_reg[3377]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3371),
      Q => \^dina\(3377),
      R => \^sr\(0)
    );
\register_reg[3378]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3372),
      Q => \^dina\(3378),
      R => \^sr\(0)
    );
\register_reg[3379]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3373),
      Q => \^dina\(3379),
      R => \^sr\(0)
    );
\register_reg[337]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(331),
      Q => \^dina\(337),
      R => \^sr\(0)
    );
\register_reg[3380]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3374),
      Q => \^dina\(3380),
      R => \^sr\(0)
    );
\register_reg[3381]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3375),
      Q => \^dina\(3381),
      R => \^sr\(0)
    );
\register_reg[3382]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3376),
      Q => \^dina\(3382),
      R => \^sr\(0)
    );
\register_reg[3383]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3377),
      Q => \^dina\(3383),
      R => \^sr\(0)
    );
\register_reg[3384]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3378),
      Q => \^dina\(3384),
      R => \^sr\(0)
    );
\register_reg[3385]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3379),
      Q => \^dina\(3385),
      R => \^sr\(0)
    );
\register_reg[3386]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3380),
      Q => \^dina\(3386),
      R => \^sr\(0)
    );
\register_reg[3387]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3381),
      Q => \^dina\(3387),
      R => \^sr\(0)
    );
\register_reg[3388]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3382),
      Q => \^dina\(3388),
      R => \^sr\(0)
    );
\register_reg[3389]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3383),
      Q => \^dina\(3389),
      R => \^sr\(0)
    );
\register_reg[338]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(332),
      Q => \^dina\(338),
      R => \^sr\(0)
    );
\register_reg[3390]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3384),
      Q => \^dina\(3390),
      R => \^sr\(0)
    );
\register_reg[3391]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3385),
      Q => \^dina\(3391),
      R => \^sr\(0)
    );
\register_reg[3392]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3386),
      Q => \^dina\(3392),
      R => \^sr\(0)
    );
\register_reg[3393]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3387),
      Q => \^dina\(3393),
      R => \^sr\(0)
    );
\register_reg[3394]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3388),
      Q => \^dina\(3394),
      R => \^sr\(0)
    );
\register_reg[3395]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3389),
      Q => \^dina\(3395),
      R => \^sr\(0)
    );
\register_reg[3396]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3390),
      Q => \^dina\(3396),
      R => \^sr\(0)
    );
\register_reg[3397]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3391),
      Q => \^dina\(3397),
      R => \^sr\(0)
    );
\register_reg[3398]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3392),
      Q => \^dina\(3398),
      R => \^sr\(0)
    );
\register_reg[3399]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3393),
      Q => \^dina\(3399),
      R => \^sr\(0)
    );
\register_reg[339]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(333),
      Q => \^dina\(339),
      R => \^sr\(0)
    );
\register_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(27),
      Q => \^dina\(33),
      R => \^sr\(0)
    );
\register_reg[3400]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3394),
      Q => \^dina\(3400),
      R => \^sr\(0)
    );
\register_reg[3401]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3395),
      Q => \^dina\(3401),
      R => \^sr\(0)
    );
\register_reg[3402]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3396),
      Q => \^dina\(3402),
      R => \^sr\(0)
    );
\register_reg[3403]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3397),
      Q => \^dina\(3403),
      R => \^sr\(0)
    );
\register_reg[3404]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3398),
      Q => \^dina\(3404),
      R => \^sr\(0)
    );
\register_reg[3405]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3399),
      Q => \^dina\(3405),
      R => \^sr\(0)
    );
\register_reg[3406]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3400),
      Q => \^dina\(3406),
      R => \^sr\(0)
    );
\register_reg[3407]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3401),
      Q => \^dina\(3407),
      R => \^sr\(0)
    );
\register_reg[3408]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3402),
      Q => \^dina\(3408),
      R => \^sr\(0)
    );
\register_reg[3409]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3403),
      Q => \^dina\(3409),
      R => \^sr\(0)
    );
\register_reg[340]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(334),
      Q => \^dina\(340),
      R => \^sr\(0)
    );
\register_reg[3410]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3404),
      Q => \^dina\(3410),
      R => \^sr\(0)
    );
\register_reg[3411]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3405),
      Q => \^dina\(3411),
      R => \^sr\(0)
    );
\register_reg[3412]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3406),
      Q => \^dina\(3412),
      R => \^sr\(0)
    );
\register_reg[3413]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3407),
      Q => \^dina\(3413),
      R => \^sr\(0)
    );
\register_reg[3414]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3408),
      Q => \^dina\(3414),
      R => \^sr\(0)
    );
\register_reg[3415]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3409),
      Q => \^dina\(3415),
      R => \^sr\(0)
    );
\register_reg[3416]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3410),
      Q => \^dina\(3416),
      R => \^sr\(0)
    );
\register_reg[3417]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3411),
      Q => \^dina\(3417),
      R => \^sr\(0)
    );
\register_reg[3418]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3412),
      Q => \^dina\(3418),
      R => \^sr\(0)
    );
\register_reg[3419]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3413),
      Q => \^dina\(3419),
      R => \^sr\(0)
    );
\register_reg[341]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(335),
      Q => \^dina\(341),
      R => \^sr\(0)
    );
\register_reg[3420]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3414),
      Q => \^dina\(3420),
      R => \^sr\(0)
    );
\register_reg[3421]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3415),
      Q => \^dina\(3421),
      R => \^sr\(0)
    );
\register_reg[3422]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3416),
      Q => \^dina\(3422),
      R => \^sr\(0)
    );
\register_reg[3423]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3417),
      Q => \^dina\(3423),
      R => \^sr\(0)
    );
\register_reg[3424]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3418),
      Q => \^dina\(3424),
      R => \^sr\(0)
    );
\register_reg[3425]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3419),
      Q => \^dina\(3425),
      R => \^sr\(0)
    );
\register_reg[3426]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3420),
      Q => \^dina\(3426),
      R => \^sr\(0)
    );
\register_reg[3427]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3421),
      Q => \^dina\(3427),
      R => \^sr\(0)
    );
\register_reg[3428]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3422),
      Q => \^dina\(3428),
      R => \^sr\(0)
    );
\register_reg[3429]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3423),
      Q => \^dina\(3429),
      R => \^sr\(0)
    );
\register_reg[342]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(336),
      Q => \^dina\(342),
      R => \^sr\(0)
    );
\register_reg[3430]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3424),
      Q => \^dina\(3430),
      R => \^sr\(0)
    );
\register_reg[3431]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3425),
      Q => \^dina\(3431),
      R => \^sr\(0)
    );
\register_reg[3432]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3426),
      Q => \^dina\(3432),
      R => \^sr\(0)
    );
\register_reg[3433]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3427),
      Q => \^dina\(3433),
      R => \^sr\(0)
    );
\register_reg[3434]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3428),
      Q => \^dina\(3434),
      R => \^sr\(0)
    );
\register_reg[3435]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3429),
      Q => \^dina\(3435),
      R => \^sr\(0)
    );
\register_reg[3436]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3430),
      Q => \^dina\(3436),
      R => \^sr\(0)
    );
\register_reg[3437]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3431),
      Q => \^dina\(3437),
      R => \^sr\(0)
    );
\register_reg[3438]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3432),
      Q => \^dina\(3438),
      R => \^sr\(0)
    );
\register_reg[3439]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3433),
      Q => \^dina\(3439),
      R => \^sr\(0)
    );
\register_reg[343]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(337),
      Q => \^dina\(343),
      R => \^sr\(0)
    );
\register_reg[3440]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3434),
      Q => \^dina\(3440),
      R => \^sr\(0)
    );
\register_reg[3441]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3435),
      Q => \^dina\(3441),
      R => \^sr\(0)
    );
\register_reg[3442]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3436),
      Q => \^dina\(3442),
      R => \^sr\(0)
    );
\register_reg[3443]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3437),
      Q => \^dina\(3443),
      R => \^sr\(0)
    );
\register_reg[3444]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3438),
      Q => \^dina\(3444),
      R => \^sr\(0)
    );
\register_reg[3445]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3439),
      Q => \^dina\(3445),
      R => \^sr\(0)
    );
\register_reg[3446]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3440),
      Q => \^dina\(3446),
      R => \^sr\(0)
    );
\register_reg[3447]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3441),
      Q => \^dina\(3447),
      R => \^sr\(0)
    );
\register_reg[3448]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3442),
      Q => \^dina\(3448),
      R => \^sr\(0)
    );
\register_reg[3449]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3443),
      Q => \^dina\(3449),
      R => \^sr\(0)
    );
\register_reg[344]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(338),
      Q => \^dina\(344),
      R => \^sr\(0)
    );
\register_reg[3450]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3444),
      Q => \^dina\(3450),
      R => \^sr\(0)
    );
\register_reg[3451]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3445),
      Q => \^dina\(3451),
      R => \^sr\(0)
    );
\register_reg[3452]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3446),
      Q => \^dina\(3452),
      R => \^sr\(0)
    );
\register_reg[3453]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3447),
      Q => \^dina\(3453),
      R => \^sr\(0)
    );
\register_reg[3454]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3448),
      Q => \^dina\(3454),
      R => \^sr\(0)
    );
\register_reg[3455]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3449),
      Q => \^dina\(3455),
      R => \^sr\(0)
    );
\register_reg[3456]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3450),
      Q => \^dina\(3456),
      R => \^sr\(0)
    );
\register_reg[3457]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3451),
      Q => \^dina\(3457),
      R => \^sr\(0)
    );
\register_reg[3458]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3452),
      Q => \^dina\(3458),
      R => \^sr\(0)
    );
\register_reg[3459]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3453),
      Q => \^dina\(3459),
      R => \^sr\(0)
    );
\register_reg[345]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(339),
      Q => \^dina\(345),
      R => \^sr\(0)
    );
\register_reg[3460]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3454),
      Q => \^dina\(3460),
      R => \^sr\(0)
    );
\register_reg[3461]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3455),
      Q => \^dina\(3461),
      R => \^sr\(0)
    );
\register_reg[3462]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3456),
      Q => \^dina\(3462),
      R => \^sr\(0)
    );
\register_reg[3463]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3457),
      Q => \^dina\(3463),
      R => \^sr\(0)
    );
\register_reg[3464]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3458),
      Q => \^dina\(3464),
      R => \^sr\(0)
    );
\register_reg[3465]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3459),
      Q => \^dina\(3465),
      R => \^sr\(0)
    );
\register_reg[3466]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3460),
      Q => \^dina\(3466),
      R => \^sr\(0)
    );
\register_reg[3467]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3461),
      Q => \^dina\(3467),
      R => \^sr\(0)
    );
\register_reg[3468]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3462),
      Q => \^dina\(3468),
      R => \^sr\(0)
    );
\register_reg[3469]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3463),
      Q => \^dina\(3469),
      R => \^sr\(0)
    );
\register_reg[346]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(340),
      Q => \^dina\(346),
      R => \^sr\(0)
    );
\register_reg[3470]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3464),
      Q => \^dina\(3470),
      R => \^sr\(0)
    );
\register_reg[3471]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3465),
      Q => \^dina\(3471),
      R => \^sr\(0)
    );
\register_reg[3472]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3466),
      Q => \^dina\(3472),
      R => \^sr\(0)
    );
\register_reg[3473]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3467),
      Q => \^dina\(3473),
      R => \^sr\(0)
    );
\register_reg[3474]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3468),
      Q => \^dina\(3474),
      R => \^sr\(0)
    );
\register_reg[3475]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3469),
      Q => \^dina\(3475),
      R => \^sr\(0)
    );
\register_reg[3476]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3470),
      Q => \^dina\(3476),
      R => \^sr\(0)
    );
\register_reg[3477]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3471),
      Q => \^dina\(3477),
      R => \^sr\(0)
    );
\register_reg[3478]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3472),
      Q => \^dina\(3478),
      R => \^sr\(0)
    );
\register_reg[3479]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3473),
      Q => \^dina\(3479),
      R => \^sr\(0)
    );
\register_reg[347]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(341),
      Q => \^dina\(347),
      R => \^sr\(0)
    );
\register_reg[3480]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3474),
      Q => \^dina\(3480),
      R => \^sr\(0)
    );
\register_reg[3481]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3475),
      Q => \^dina\(3481),
      R => \^sr\(0)
    );
\register_reg[3482]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3476),
      Q => \^dina\(3482),
      R => \^sr\(0)
    );
\register_reg[3483]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3477),
      Q => \^dina\(3483),
      R => \^sr\(0)
    );
\register_reg[3484]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3478),
      Q => \^dina\(3484),
      R => \^sr\(0)
    );
\register_reg[3485]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3479),
      Q => \^dina\(3485),
      R => \^sr\(0)
    );
\register_reg[3486]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3480),
      Q => \^dina\(3486),
      R => \^sr\(0)
    );
\register_reg[3487]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3481),
      Q => \^dina\(3487),
      R => \^sr\(0)
    );
\register_reg[3488]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3482),
      Q => \^dina\(3488),
      R => \^sr\(0)
    );
\register_reg[3489]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3483),
      Q => \^dina\(3489),
      R => \^sr\(0)
    );
\register_reg[348]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(342),
      Q => \^dina\(348),
      R => \^sr\(0)
    );
\register_reg[3490]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3484),
      Q => \^dina\(3490),
      R => \^sr\(0)
    );
\register_reg[3491]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3485),
      Q => \^dina\(3491),
      R => \^sr\(0)
    );
\register_reg[3492]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3486),
      Q => \^dina\(3492),
      R => \^sr\(0)
    );
\register_reg[3493]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3487),
      Q => \^dina\(3493),
      R => \^sr\(0)
    );
\register_reg[3494]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3488),
      Q => \^dina\(3494),
      R => \^sr\(0)
    );
\register_reg[3495]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3489),
      Q => \^dina\(3495),
      R => \^sr\(0)
    );
\register_reg[3496]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3490),
      Q => \^dina\(3496),
      R => \^sr\(0)
    );
\register_reg[3497]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3491),
      Q => \^dina\(3497),
      R => \^sr\(0)
    );
\register_reg[3498]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3492),
      Q => \^dina\(3498),
      R => \^sr\(0)
    );
\register_reg[3499]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3493),
      Q => \^dina\(3499),
      R => \^sr\(0)
    );
\register_reg[349]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(343),
      Q => \^dina\(349),
      R => \^sr\(0)
    );
\register_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(28),
      Q => \^dina\(34),
      R => \^sr\(0)
    );
\register_reg[3500]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3494),
      Q => \^dina\(3500),
      R => \^sr\(0)
    );
\register_reg[3501]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3495),
      Q => \^dina\(3501),
      R => \^sr\(0)
    );
\register_reg[3502]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3496),
      Q => \^dina\(3502),
      R => \^sr\(0)
    );
\register_reg[3503]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3497),
      Q => \^dina\(3503),
      R => \^sr\(0)
    );
\register_reg[3504]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3498),
      Q => \^dina\(3504),
      R => \^sr\(0)
    );
\register_reg[3505]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3499),
      Q => \^dina\(3505),
      R => \^sr\(0)
    );
\register_reg[3506]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3500),
      Q => \^dina\(3506),
      R => \^sr\(0)
    );
\register_reg[3507]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3501),
      Q => \^dina\(3507),
      R => \^sr\(0)
    );
\register_reg[3508]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3502),
      Q => \^dina\(3508),
      R => \^sr\(0)
    );
\register_reg[3509]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3503),
      Q => \^dina\(3509),
      R => \^sr\(0)
    );
\register_reg[350]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(344),
      Q => \^dina\(350),
      R => \^sr\(0)
    );
\register_reg[3510]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3504),
      Q => \^dina\(3510),
      R => \^sr\(0)
    );
\register_reg[3511]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3505),
      Q => \^dina\(3511),
      R => \^sr\(0)
    );
\register_reg[3512]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3506),
      Q => \^dina\(3512),
      R => \^sr\(0)
    );
\register_reg[3513]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3507),
      Q => \^dina\(3513),
      R => \^sr\(0)
    );
\register_reg[3514]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3508),
      Q => \^dina\(3514),
      R => \^sr\(0)
    );
\register_reg[3515]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3509),
      Q => \^dina\(3515),
      R => \^sr\(0)
    );
\register_reg[3516]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3510),
      Q => \^dina\(3516),
      R => \^sr\(0)
    );
\register_reg[3517]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3511),
      Q => \^dina\(3517),
      R => \^sr\(0)
    );
\register_reg[3518]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3512),
      Q => \^dina\(3518),
      R => \^sr\(0)
    );
\register_reg[3519]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3513),
      Q => \^dina\(3519),
      R => \^sr\(0)
    );
\register_reg[351]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(345),
      Q => \^dina\(351),
      R => \^sr\(0)
    );
\register_reg[3520]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3514),
      Q => \^dina\(3520),
      R => \^sr\(0)
    );
\register_reg[3521]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3515),
      Q => \^dina\(3521),
      R => \^sr\(0)
    );
\register_reg[3522]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3516),
      Q => \^dina\(3522),
      R => \^sr\(0)
    );
\register_reg[3523]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3517),
      Q => \^dina\(3523),
      R => \^sr\(0)
    );
\register_reg[3524]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3518),
      Q => \^dina\(3524),
      R => \^sr\(0)
    );
\register_reg[3525]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3519),
      Q => \^dina\(3525),
      R => \^sr\(0)
    );
\register_reg[3526]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3520),
      Q => \^dina\(3526),
      R => \^sr\(0)
    );
\register_reg[3527]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3521),
      Q => \^dina\(3527),
      R => \^sr\(0)
    );
\register_reg[3528]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3522),
      Q => \^dina\(3528),
      R => \^sr\(0)
    );
\register_reg[3529]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3523),
      Q => \^dina\(3529),
      R => \^sr\(0)
    );
\register_reg[352]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(346),
      Q => \^dina\(352),
      R => \^sr\(0)
    );
\register_reg[3530]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3524),
      Q => \^dina\(3530),
      R => \^sr\(0)
    );
\register_reg[3531]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3525),
      Q => \^dina\(3531),
      R => \^sr\(0)
    );
\register_reg[3532]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3526),
      Q => \^dina\(3532),
      R => \^sr\(0)
    );
\register_reg[3533]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3527),
      Q => \^dina\(3533),
      R => \^sr\(0)
    );
\register_reg[3534]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3528),
      Q => \^dina\(3534),
      R => \^sr\(0)
    );
\register_reg[3535]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3529),
      Q => \^dina\(3535),
      R => \^sr\(0)
    );
\register_reg[3536]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3530),
      Q => \^dina\(3536),
      R => \^sr\(0)
    );
\register_reg[3537]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3531),
      Q => \^dina\(3537),
      R => \^sr\(0)
    );
\register_reg[3538]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3532),
      Q => \^dina\(3538),
      R => \^sr\(0)
    );
\register_reg[3539]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3533),
      Q => \^dina\(3539),
      R => \^sr\(0)
    );
\register_reg[353]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(347),
      Q => \^dina\(353),
      R => \^sr\(0)
    );
\register_reg[3540]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3534),
      Q => \^dina\(3540),
      R => \^sr\(0)
    );
\register_reg[3541]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3535),
      Q => \^dina\(3541),
      R => \^sr\(0)
    );
\register_reg[3542]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3536),
      Q => \^dina\(3542),
      R => \^sr\(0)
    );
\register_reg[3543]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3537),
      Q => \^dina\(3543),
      R => \^sr\(0)
    );
\register_reg[3544]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3538),
      Q => \^dina\(3544),
      R => \^sr\(0)
    );
\register_reg[3545]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3539),
      Q => \^dina\(3545),
      R => \^sr\(0)
    );
\register_reg[3546]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3540),
      Q => \^dina\(3546),
      R => \^sr\(0)
    );
\register_reg[3547]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3541),
      Q => \^dina\(3547),
      R => \^sr\(0)
    );
\register_reg[3548]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3542),
      Q => \^dina\(3548),
      R => \^sr\(0)
    );
\register_reg[3549]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3543),
      Q => \^dina\(3549),
      R => \^sr\(0)
    );
\register_reg[354]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(348),
      Q => \^dina\(354),
      R => \^sr\(0)
    );
\register_reg[3550]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3544),
      Q => \^dina\(3550),
      R => \^sr\(0)
    );
\register_reg[3551]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3545),
      Q => \^dina\(3551),
      R => \^sr\(0)
    );
\register_reg[3552]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3546),
      Q => \^dina\(3552),
      R => \^sr\(0)
    );
\register_reg[3553]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3547),
      Q => \^dina\(3553),
      R => \^sr\(0)
    );
\register_reg[3554]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3548),
      Q => \^dina\(3554),
      R => \^sr\(0)
    );
\register_reg[3555]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3549),
      Q => \^dina\(3555),
      R => \^sr\(0)
    );
\register_reg[3556]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3550),
      Q => \^dina\(3556),
      R => \^sr\(0)
    );
\register_reg[3557]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3551),
      Q => \^dina\(3557),
      R => \^sr\(0)
    );
\register_reg[3558]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3552),
      Q => \^dina\(3558),
      R => \^sr\(0)
    );
\register_reg[3559]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3553),
      Q => \^dina\(3559),
      R => \^sr\(0)
    );
\register_reg[355]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(349),
      Q => \^dina\(355),
      R => \^sr\(0)
    );
\register_reg[3560]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3554),
      Q => \^dina\(3560),
      R => \^sr\(0)
    );
\register_reg[3561]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3555),
      Q => \^dina\(3561),
      R => \^sr\(0)
    );
\register_reg[3562]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3556),
      Q => \^dina\(3562),
      R => \^sr\(0)
    );
\register_reg[3563]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3557),
      Q => \^dina\(3563),
      R => \^sr\(0)
    );
\register_reg[3564]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3558),
      Q => \^dina\(3564),
      R => \^sr\(0)
    );
\register_reg[3565]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3559),
      Q => \^dina\(3565),
      R => \^sr\(0)
    );
\register_reg[3566]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3560),
      Q => \^dina\(3566),
      R => \^sr\(0)
    );
\register_reg[3567]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3561),
      Q => \^dina\(3567),
      R => \^sr\(0)
    );
\register_reg[3568]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3562),
      Q => \^dina\(3568),
      R => \^sr\(0)
    );
\register_reg[3569]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3563),
      Q => \^dina\(3569),
      R => \^sr\(0)
    );
\register_reg[356]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(350),
      Q => \^dina\(356),
      R => \^sr\(0)
    );
\register_reg[3570]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3564),
      Q => \^dina\(3570),
      R => \^sr\(0)
    );
\register_reg[3571]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3565),
      Q => \^dina\(3571),
      R => \^sr\(0)
    );
\register_reg[3572]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3566),
      Q => \^dina\(3572),
      R => \^sr\(0)
    );
\register_reg[3573]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3567),
      Q => \^dina\(3573),
      R => \^sr\(0)
    );
\register_reg[3574]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3568),
      Q => \^dina\(3574),
      R => \^sr\(0)
    );
\register_reg[3575]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3569),
      Q => \^dina\(3575),
      R => \^sr\(0)
    );
\register_reg[3576]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3570),
      Q => \^dina\(3576),
      R => \^sr\(0)
    );
\register_reg[3577]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3571),
      Q => \^dina\(3577),
      R => \^sr\(0)
    );
\register_reg[3578]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3572),
      Q => \^dina\(3578),
      R => \^sr\(0)
    );
\register_reg[3579]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3573),
      Q => \^dina\(3579),
      R => \^sr\(0)
    );
\register_reg[357]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(351),
      Q => \^dina\(357),
      R => \^sr\(0)
    );
\register_reg[3580]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3574),
      Q => \^dina\(3580),
      R => \^sr\(0)
    );
\register_reg[3581]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3575),
      Q => \^dina\(3581),
      R => \^sr\(0)
    );
\register_reg[3582]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3576),
      Q => \^dina\(3582),
      R => \^sr\(0)
    );
\register_reg[3583]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3577),
      Q => \^dina\(3583),
      R => \^sr\(0)
    );
\register_reg[3584]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3578),
      Q => \^dina\(3584),
      R => \^sr\(0)
    );
\register_reg[3585]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3579),
      Q => \^dina\(3585),
      R => \^sr\(0)
    );
\register_reg[3586]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3580),
      Q => \^dina\(3586),
      R => \^sr\(0)
    );
\register_reg[3587]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3581),
      Q => \^dina\(3587),
      R => \^sr\(0)
    );
\register_reg[3588]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3582),
      Q => \^dina\(3588),
      R => \^sr\(0)
    );
\register_reg[3589]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3583),
      Q => \^dina\(3589),
      R => \^sr\(0)
    );
\register_reg[358]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(352),
      Q => \^dina\(358),
      R => \^sr\(0)
    );
\register_reg[3590]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3584),
      Q => \^dina\(3590),
      R => \^sr\(0)
    );
\register_reg[3591]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3585),
      Q => \^dina\(3591),
      R => \^sr\(0)
    );
\register_reg[3592]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3586),
      Q => \^dina\(3592),
      R => \^sr\(0)
    );
\register_reg[3593]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3587),
      Q => \^dina\(3593),
      R => \^sr\(0)
    );
\register_reg[3594]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3588),
      Q => \^dina\(3594),
      R => \^sr\(0)
    );
\register_reg[3595]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3589),
      Q => \^dina\(3595),
      R => \^sr\(0)
    );
\register_reg[3596]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3590),
      Q => \^dina\(3596),
      R => \^sr\(0)
    );
\register_reg[3597]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3591),
      Q => \^dina\(3597),
      R => \^sr\(0)
    );
\register_reg[3598]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3592),
      Q => \^dina\(3598),
      R => \^sr\(0)
    );
\register_reg[3599]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3593),
      Q => \^dina\(3599),
      R => \^sr\(0)
    );
\register_reg[359]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(353),
      Q => \^dina\(359),
      R => \^sr\(0)
    );
\register_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(29),
      Q => \^dina\(35),
      R => \^sr\(0)
    );
\register_reg[3600]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3594),
      Q => \^dina\(3600),
      R => \^sr\(0)
    );
\register_reg[3601]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3595),
      Q => \^dina\(3601),
      R => \^sr\(0)
    );
\register_reg[3602]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3596),
      Q => \^dina\(3602),
      R => \^sr\(0)
    );
\register_reg[3603]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3597),
      Q => \^dina\(3603),
      R => \^sr\(0)
    );
\register_reg[3604]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3598),
      Q => \^dina\(3604),
      R => \^sr\(0)
    );
\register_reg[3605]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3599),
      Q => \^dina\(3605),
      R => \^sr\(0)
    );
\register_reg[3606]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3600),
      Q => \^dina\(3606),
      R => \^sr\(0)
    );
\register_reg[3607]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3601),
      Q => \^dina\(3607),
      R => \^sr\(0)
    );
\register_reg[3608]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3602),
      Q => \^dina\(3608),
      R => \^sr\(0)
    );
\register_reg[3609]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3603),
      Q => \^dina\(3609),
      R => \^sr\(0)
    );
\register_reg[360]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(354),
      Q => \^dina\(360),
      R => \^sr\(0)
    );
\register_reg[3610]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3604),
      Q => \^dina\(3610),
      R => \^sr\(0)
    );
\register_reg[3611]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3605),
      Q => \^dina\(3611),
      R => \^sr\(0)
    );
\register_reg[3612]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3606),
      Q => \^dina\(3612),
      R => \^sr\(0)
    );
\register_reg[3613]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3607),
      Q => \^dina\(3613),
      R => \^sr\(0)
    );
\register_reg[3614]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3608),
      Q => \^dina\(3614),
      R => \^sr\(0)
    );
\register_reg[3615]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3609),
      Q => \^dina\(3615),
      R => \^sr\(0)
    );
\register_reg[3616]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3610),
      Q => \^dina\(3616),
      R => \^sr\(0)
    );
\register_reg[3617]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3611),
      Q => \^dina\(3617),
      R => \^sr\(0)
    );
\register_reg[3618]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3612),
      Q => \^dina\(3618),
      R => \^sr\(0)
    );
\register_reg[3619]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3613),
      Q => \^dina\(3619),
      R => \^sr\(0)
    );
\register_reg[361]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(355),
      Q => \^dina\(361),
      R => \^sr\(0)
    );
\register_reg[3620]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3614),
      Q => \^dina\(3620),
      R => \^sr\(0)
    );
\register_reg[3621]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3615),
      Q => \^dina\(3621),
      R => \^sr\(0)
    );
\register_reg[3622]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3616),
      Q => \^dina\(3622),
      R => \^sr\(0)
    );
\register_reg[3623]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3617),
      Q => \^dina\(3623),
      R => \^sr\(0)
    );
\register_reg[3624]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3618),
      Q => \^dina\(3624),
      R => \^sr\(0)
    );
\register_reg[3625]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3619),
      Q => \^dina\(3625),
      R => \^sr\(0)
    );
\register_reg[3626]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3620),
      Q => \^dina\(3626),
      R => \^sr\(0)
    );
\register_reg[3627]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3621),
      Q => \^dina\(3627),
      R => \^sr\(0)
    );
\register_reg[3628]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3622),
      Q => \^dina\(3628),
      R => \^sr\(0)
    );
\register_reg[3629]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3623),
      Q => \^dina\(3629),
      R => \^sr\(0)
    );
\register_reg[362]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(356),
      Q => \^dina\(362),
      R => \^sr\(0)
    );
\register_reg[3630]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3624),
      Q => \^dina\(3630),
      R => \^sr\(0)
    );
\register_reg[3631]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3625),
      Q => \^dina\(3631),
      R => \^sr\(0)
    );
\register_reg[3632]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3626),
      Q => \^dina\(3632),
      R => \^sr\(0)
    );
\register_reg[3633]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3627),
      Q => \^dina\(3633),
      R => \^sr\(0)
    );
\register_reg[3634]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3628),
      Q => \^dina\(3634),
      R => \^sr\(0)
    );
\register_reg[3635]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3629),
      Q => \^dina\(3635),
      R => \^sr\(0)
    );
\register_reg[3636]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3630),
      Q => \^dina\(3636),
      R => \^sr\(0)
    );
\register_reg[3637]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3631),
      Q => \^dina\(3637),
      R => \^sr\(0)
    );
\register_reg[3638]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3632),
      Q => \^dina\(3638),
      R => \^sr\(0)
    );
\register_reg[3639]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3633),
      Q => \^dina\(3639),
      R => \^sr\(0)
    );
\register_reg[363]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(357),
      Q => \^dina\(363),
      R => \^sr\(0)
    );
\register_reg[3640]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3634),
      Q => \^dina\(3640),
      R => \^sr\(0)
    );
\register_reg[3641]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3635),
      Q => \^dina\(3641),
      R => \^sr\(0)
    );
\register_reg[3642]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3636),
      Q => \^dina\(3642),
      R => \^sr\(0)
    );
\register_reg[3643]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3637),
      Q => \^dina\(3643),
      R => \^sr\(0)
    );
\register_reg[3644]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3638),
      Q => \^dina\(3644),
      R => \^sr\(0)
    );
\register_reg[3645]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3639),
      Q => \^dina\(3645),
      R => \^sr\(0)
    );
\register_reg[3646]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3640),
      Q => \^dina\(3646),
      R => \^sr\(0)
    );
\register_reg[3647]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3641),
      Q => \^dina\(3647),
      R => \^sr\(0)
    );
\register_reg[3648]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3642),
      Q => \^dina\(3648),
      R => \^sr\(0)
    );
\register_reg[3649]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3643),
      Q => \^dina\(3649),
      R => \^sr\(0)
    );
\register_reg[364]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(358),
      Q => \^dina\(364),
      R => \^sr\(0)
    );
\register_reg[3650]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3644),
      Q => \^dina\(3650),
      R => \^sr\(0)
    );
\register_reg[3651]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3645),
      Q => \^dina\(3651),
      R => \^sr\(0)
    );
\register_reg[3652]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3646),
      Q => \^dina\(3652),
      R => \^sr\(0)
    );
\register_reg[3653]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3647),
      Q => \^dina\(3653),
      R => \^sr\(0)
    );
\register_reg[3654]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3648),
      Q => \^dina\(3654),
      R => \^sr\(0)
    );
\register_reg[3655]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3649),
      Q => \^dina\(3655),
      R => \^sr\(0)
    );
\register_reg[3656]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3650),
      Q => \^dina\(3656),
      R => \^sr\(0)
    );
\register_reg[3657]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3651),
      Q => \^dina\(3657),
      R => \^sr\(0)
    );
\register_reg[3658]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3652),
      Q => \^dina\(3658),
      R => \^sr\(0)
    );
\register_reg[3659]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3653),
      Q => \^dina\(3659),
      R => \^sr\(0)
    );
\register_reg[365]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(359),
      Q => \^dina\(365),
      R => \^sr\(0)
    );
\register_reg[3660]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3654),
      Q => \^dina\(3660),
      R => \^sr\(0)
    );
\register_reg[3661]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3655),
      Q => \^dina\(3661),
      R => \^sr\(0)
    );
\register_reg[3662]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3656),
      Q => \^dina\(3662),
      R => \^sr\(0)
    );
\register_reg[3663]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3657),
      Q => \^dina\(3663),
      R => \^sr\(0)
    );
\register_reg[3664]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3658),
      Q => \^dina\(3664),
      R => \^sr\(0)
    );
\register_reg[3665]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3659),
      Q => \^dina\(3665),
      R => \^sr\(0)
    );
\register_reg[3666]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3660),
      Q => \^dina\(3666),
      R => \^sr\(0)
    );
\register_reg[3667]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3661),
      Q => \^dina\(3667),
      R => \^sr\(0)
    );
\register_reg[3668]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3662),
      Q => \^dina\(3668),
      R => \^sr\(0)
    );
\register_reg[3669]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3663),
      Q => \^dina\(3669),
      R => \^sr\(0)
    );
\register_reg[366]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(360),
      Q => \^dina\(366),
      R => \^sr\(0)
    );
\register_reg[3670]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3664),
      Q => \^dina\(3670),
      R => \^sr\(0)
    );
\register_reg[3671]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3665),
      Q => \^dina\(3671),
      R => \^sr\(0)
    );
\register_reg[3672]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3666),
      Q => \^dina\(3672),
      R => \^sr\(0)
    );
\register_reg[3673]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3667),
      Q => \^dina\(3673),
      R => \^sr\(0)
    );
\register_reg[3674]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3668),
      Q => \^dina\(3674),
      R => \^sr\(0)
    );
\register_reg[3675]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3669),
      Q => \^dina\(3675),
      R => \^sr\(0)
    );
\register_reg[3676]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3670),
      Q => \^dina\(3676),
      R => \^sr\(0)
    );
\register_reg[3677]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3671),
      Q => \^dina\(3677),
      R => \^sr\(0)
    );
\register_reg[3678]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3672),
      Q => \^dina\(3678),
      R => \^sr\(0)
    );
\register_reg[3679]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3673),
      Q => \^dina\(3679),
      R => \^sr\(0)
    );
\register_reg[367]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(361),
      Q => \^dina\(367),
      R => \^sr\(0)
    );
\register_reg[3680]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3674),
      Q => \^dina\(3680),
      R => \^sr\(0)
    );
\register_reg[3681]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3675),
      Q => \^dina\(3681),
      R => \^sr\(0)
    );
\register_reg[3682]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3676),
      Q => \^dina\(3682),
      R => \^sr\(0)
    );
\register_reg[3683]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3677),
      Q => \^dina\(3683),
      R => \^sr\(0)
    );
\register_reg[3684]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3678),
      Q => \^dina\(3684),
      R => \^sr\(0)
    );
\register_reg[3685]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3679),
      Q => \^dina\(3685),
      R => \^sr\(0)
    );
\register_reg[3686]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3680),
      Q => \^dina\(3686),
      R => \^sr\(0)
    );
\register_reg[3687]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3681),
      Q => \^dina\(3687),
      R => \^sr\(0)
    );
\register_reg[3688]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3682),
      Q => \^dina\(3688),
      R => \^sr\(0)
    );
\register_reg[3689]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3683),
      Q => \^dina\(3689),
      R => \^sr\(0)
    );
\register_reg[368]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(362),
      Q => \^dina\(368),
      R => \^sr\(0)
    );
\register_reg[3690]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3684),
      Q => \^dina\(3690),
      R => \^sr\(0)
    );
\register_reg[3691]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3685),
      Q => \^dina\(3691),
      R => \^sr\(0)
    );
\register_reg[3692]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3686),
      Q => \^dina\(3692),
      R => \^sr\(0)
    );
\register_reg[3693]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3687),
      Q => \^dina\(3693),
      R => \^sr\(0)
    );
\register_reg[3694]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3688),
      Q => \^dina\(3694),
      R => \^sr\(0)
    );
\register_reg[3695]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3689),
      Q => \^dina\(3695),
      R => \^sr\(0)
    );
\register_reg[3696]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3690),
      Q => \^dina\(3696),
      R => \^sr\(0)
    );
\register_reg[3697]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3691),
      Q => \^dina\(3697),
      R => \^sr\(0)
    );
\register_reg[3698]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3692),
      Q => \^dina\(3698),
      R => \^sr\(0)
    );
\register_reg[3699]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3693),
      Q => \^dina\(3699),
      R => \^sr\(0)
    );
\register_reg[369]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(363),
      Q => \^dina\(369),
      R => \^sr\(0)
    );
\register_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(30),
      Q => \^dina\(36),
      R => \^sr\(0)
    );
\register_reg[3700]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3694),
      Q => \^dina\(3700),
      R => \^sr\(0)
    );
\register_reg[3701]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3695),
      Q => \^dina\(3701),
      R => \^sr\(0)
    );
\register_reg[3702]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3696),
      Q => \^dina\(3702),
      R => \^sr\(0)
    );
\register_reg[3703]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3697),
      Q => \^dina\(3703),
      R => \^sr\(0)
    );
\register_reg[3704]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3698),
      Q => \^dina\(3704),
      R => \^sr\(0)
    );
\register_reg[3705]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3699),
      Q => \^dina\(3705),
      R => \^sr\(0)
    );
\register_reg[3706]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3700),
      Q => \^dina\(3706),
      R => \^sr\(0)
    );
\register_reg[3707]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3701),
      Q => \^dina\(3707),
      R => \^sr\(0)
    );
\register_reg[3708]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3702),
      Q => \^dina\(3708),
      R => \^sr\(0)
    );
\register_reg[3709]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3703),
      Q => \^dina\(3709),
      R => \^sr\(0)
    );
\register_reg[370]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(364),
      Q => \^dina\(370),
      R => \^sr\(0)
    );
\register_reg[3710]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3704),
      Q => \^dina\(3710),
      R => \^sr\(0)
    );
\register_reg[3711]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3705),
      Q => \^dina\(3711),
      R => \^sr\(0)
    );
\register_reg[3712]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3706),
      Q => \^dina\(3712),
      R => \^sr\(0)
    );
\register_reg[3713]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3707),
      Q => \^dina\(3713),
      R => \^sr\(0)
    );
\register_reg[3714]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3708),
      Q => \^dina\(3714),
      R => \^sr\(0)
    );
\register_reg[3715]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3709),
      Q => \^dina\(3715),
      R => \^sr\(0)
    );
\register_reg[3716]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3710),
      Q => \^dina\(3716),
      R => \^sr\(0)
    );
\register_reg[3717]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3711),
      Q => \^dina\(3717),
      R => \^sr\(0)
    );
\register_reg[3718]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3712),
      Q => \^dina\(3718),
      R => \^sr\(0)
    );
\register_reg[3719]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3713),
      Q => \^dina\(3719),
      R => \^sr\(0)
    );
\register_reg[371]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(365),
      Q => \^dina\(371),
      R => \^sr\(0)
    );
\register_reg[3720]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3714),
      Q => \^dina\(3720),
      R => \^sr\(0)
    );
\register_reg[3721]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3715),
      Q => \^dina\(3721),
      R => \^sr\(0)
    );
\register_reg[3722]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3716),
      Q => \^dina\(3722),
      R => \^sr\(0)
    );
\register_reg[3723]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3717),
      Q => \^dina\(3723),
      R => \^sr\(0)
    );
\register_reg[3724]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3718),
      Q => \^dina\(3724),
      R => \^sr\(0)
    );
\register_reg[3725]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3719),
      Q => \^dina\(3725),
      R => \^sr\(0)
    );
\register_reg[3726]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3720),
      Q => \^dina\(3726),
      R => \^sr\(0)
    );
\register_reg[3727]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3721),
      Q => \^dina\(3727),
      R => \^sr\(0)
    );
\register_reg[3728]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3722),
      Q => \^dina\(3728),
      R => \^sr\(0)
    );
\register_reg[3729]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3723),
      Q => \^dina\(3729),
      R => \^sr\(0)
    );
\register_reg[372]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(366),
      Q => \^dina\(372),
      R => \^sr\(0)
    );
\register_reg[3730]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3724),
      Q => \^dina\(3730),
      R => \^sr\(0)
    );
\register_reg[3731]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3725),
      Q => \^dina\(3731),
      R => \^sr\(0)
    );
\register_reg[3732]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3726),
      Q => \^dina\(3732),
      R => \^sr\(0)
    );
\register_reg[3733]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3727),
      Q => \^dina\(3733),
      R => \^sr\(0)
    );
\register_reg[3734]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3728),
      Q => \^dina\(3734),
      R => \^sr\(0)
    );
\register_reg[3735]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3729),
      Q => \^dina\(3735),
      R => \^sr\(0)
    );
\register_reg[3736]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3730),
      Q => \^dina\(3736),
      R => \^sr\(0)
    );
\register_reg[3737]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3731),
      Q => \^dina\(3737),
      R => \^sr\(0)
    );
\register_reg[3738]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3732),
      Q => \^dina\(3738),
      R => \^sr\(0)
    );
\register_reg[3739]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3733),
      Q => \^dina\(3739),
      R => \^sr\(0)
    );
\register_reg[373]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(367),
      Q => \^dina\(373),
      R => \^sr\(0)
    );
\register_reg[3740]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3734),
      Q => \^dina\(3740),
      R => \^sr\(0)
    );
\register_reg[3741]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3735),
      Q => \^dina\(3741),
      R => \^sr\(0)
    );
\register_reg[3742]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3736),
      Q => \^dina\(3742),
      R => \^sr\(0)
    );
\register_reg[3743]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3737),
      Q => \^dina\(3743),
      R => \^sr\(0)
    );
\register_reg[3744]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3738),
      Q => \^dina\(3744),
      R => \^sr\(0)
    );
\register_reg[3745]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3739),
      Q => \^dina\(3745),
      R => \^sr\(0)
    );
\register_reg[3746]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3740),
      Q => \^dina\(3746),
      R => \^sr\(0)
    );
\register_reg[3747]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3741),
      Q => \^dina\(3747),
      R => \^sr\(0)
    );
\register_reg[3748]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3742),
      Q => \^dina\(3748),
      R => \^sr\(0)
    );
\register_reg[3749]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3743),
      Q => \^dina\(3749),
      R => \^sr\(0)
    );
\register_reg[374]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(368),
      Q => \^dina\(374),
      R => \^sr\(0)
    );
\register_reg[3750]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3744),
      Q => \^dina\(3750),
      R => \^sr\(0)
    );
\register_reg[3751]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3745),
      Q => \^dina\(3751),
      R => \^sr\(0)
    );
\register_reg[3752]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3746),
      Q => \^dina\(3752),
      R => \^sr\(0)
    );
\register_reg[3753]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3747),
      Q => \^dina\(3753),
      R => \^sr\(0)
    );
\register_reg[3754]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3748),
      Q => \^dina\(3754),
      R => \^sr\(0)
    );
\register_reg[3755]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3749),
      Q => \^dina\(3755),
      R => \^sr\(0)
    );
\register_reg[3756]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3750),
      Q => \^dina\(3756),
      R => \^sr\(0)
    );
\register_reg[3757]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3751),
      Q => \^dina\(3757),
      R => \^sr\(0)
    );
\register_reg[3758]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3752),
      Q => \^dina\(3758),
      R => \^sr\(0)
    );
\register_reg[3759]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3753),
      Q => \^dina\(3759),
      R => \^sr\(0)
    );
\register_reg[375]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(369),
      Q => \^dina\(375),
      R => \^sr\(0)
    );
\register_reg[3760]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3754),
      Q => \^dina\(3760),
      R => \^sr\(0)
    );
\register_reg[3761]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3755),
      Q => \^dina\(3761),
      R => \^sr\(0)
    );
\register_reg[3762]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3756),
      Q => \^dina\(3762),
      R => \^sr\(0)
    );
\register_reg[3763]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3757),
      Q => \^dina\(3763),
      R => \^sr\(0)
    );
\register_reg[3764]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3758),
      Q => \^dina\(3764),
      R => \^sr\(0)
    );
\register_reg[3765]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3759),
      Q => \^dina\(3765),
      R => \^sr\(0)
    );
\register_reg[3766]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3760),
      Q => \^dina\(3766),
      R => \^sr\(0)
    );
\register_reg[3767]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3761),
      Q => \^dina\(3767),
      R => \^sr\(0)
    );
\register_reg[3768]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3762),
      Q => \^dina\(3768),
      R => \^sr\(0)
    );
\register_reg[3769]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3763),
      Q => \^dina\(3769),
      R => \^sr\(0)
    );
\register_reg[376]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(370),
      Q => \^dina\(376),
      R => \^sr\(0)
    );
\register_reg[3770]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3764),
      Q => \^dina\(3770),
      R => \^sr\(0)
    );
\register_reg[3771]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3765),
      Q => \^dina\(3771),
      R => \^sr\(0)
    );
\register_reg[3772]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3766),
      Q => \^dina\(3772),
      R => \^sr\(0)
    );
\register_reg[3773]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3767),
      Q => \^dina\(3773),
      R => \^sr\(0)
    );
\register_reg[3774]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3768),
      Q => \^dina\(3774),
      R => \^sr\(0)
    );
\register_reg[3775]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3769),
      Q => \^dina\(3775),
      R => \^sr\(0)
    );
\register_reg[3776]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3770),
      Q => \^dina\(3776),
      R => \^sr\(0)
    );
\register_reg[3777]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3771),
      Q => \^dina\(3777),
      R => \^sr\(0)
    );
\register_reg[3778]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3772),
      Q => \^dina\(3778),
      R => \^sr\(0)
    );
\register_reg[3779]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3773),
      Q => \^dina\(3779),
      R => \^sr\(0)
    );
\register_reg[377]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(371),
      Q => \^dina\(377),
      R => \^sr\(0)
    );
\register_reg[3780]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3774),
      Q => \^dina\(3780),
      R => \^sr\(0)
    );
\register_reg[3781]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3775),
      Q => \^dina\(3781),
      R => \^sr\(0)
    );
\register_reg[3782]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3776),
      Q => \^dina\(3782),
      R => \^sr\(0)
    );
\register_reg[3783]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3777),
      Q => \^dina\(3783),
      R => \^sr\(0)
    );
\register_reg[3784]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3778),
      Q => \^dina\(3784),
      R => \^sr\(0)
    );
\register_reg[3785]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3779),
      Q => \^dina\(3785),
      R => \^sr\(0)
    );
\register_reg[3786]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3780),
      Q => \^dina\(3786),
      R => \^sr\(0)
    );
\register_reg[3787]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3781),
      Q => \^dina\(3787),
      R => \^sr\(0)
    );
\register_reg[3788]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3782),
      Q => \^dina\(3788),
      R => \^sr\(0)
    );
\register_reg[3789]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3783),
      Q => \^dina\(3789),
      R => \^sr\(0)
    );
\register_reg[378]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(372),
      Q => \^dina\(378),
      R => \^sr\(0)
    );
\register_reg[3790]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3784),
      Q => \^dina\(3790),
      R => \^sr\(0)
    );
\register_reg[3791]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3785),
      Q => \^dina\(3791),
      R => \^sr\(0)
    );
\register_reg[3792]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3786),
      Q => \^dina\(3792),
      R => \^sr\(0)
    );
\register_reg[3793]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3787),
      Q => \^dina\(3793),
      R => \^sr\(0)
    );
\register_reg[3794]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3788),
      Q => \^dina\(3794),
      R => \^sr\(0)
    );
\register_reg[3795]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3789),
      Q => \^dina\(3795),
      R => \^sr\(0)
    );
\register_reg[3796]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3790),
      Q => \^dina\(3796),
      R => \^sr\(0)
    );
\register_reg[3797]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3791),
      Q => \^dina\(3797),
      R => \^sr\(0)
    );
\register_reg[3798]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3792),
      Q => \^dina\(3798),
      R => \^sr\(0)
    );
\register_reg[3799]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3793),
      Q => \^dina\(3799),
      R => \^sr\(0)
    );
\register_reg[379]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(373),
      Q => \^dina\(379),
      R => \^sr\(0)
    );
\register_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(31),
      Q => \^dina\(37),
      R => \^sr\(0)
    );
\register_reg[3800]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3794),
      Q => \^dina\(3800),
      R => \^sr\(0)
    );
\register_reg[3801]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3795),
      Q => \^dina\(3801),
      R => \^sr\(0)
    );
\register_reg[3802]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3796),
      Q => \^dina\(3802),
      R => \^sr\(0)
    );
\register_reg[3803]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3797),
      Q => \^dina\(3803),
      R => \^sr\(0)
    );
\register_reg[3804]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3798),
      Q => \^dina\(3804),
      R => \^sr\(0)
    );
\register_reg[3805]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3799),
      Q => \^dina\(3805),
      R => \^sr\(0)
    );
\register_reg[3806]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3800),
      Q => \^dina\(3806),
      R => \^sr\(0)
    );
\register_reg[3807]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3801),
      Q => \^dina\(3807),
      R => \^sr\(0)
    );
\register_reg[3808]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3802),
      Q => \^dina\(3808),
      R => \^sr\(0)
    );
\register_reg[3809]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3803),
      Q => \^dina\(3809),
      R => \^sr\(0)
    );
\register_reg[380]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(374),
      Q => \^dina\(380),
      R => \^sr\(0)
    );
\register_reg[3810]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3804),
      Q => \^dina\(3810),
      R => \^sr\(0)
    );
\register_reg[3811]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3805),
      Q => \^dina\(3811),
      R => \^sr\(0)
    );
\register_reg[3812]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3806),
      Q => \^dina\(3812),
      R => \^sr\(0)
    );
\register_reg[3813]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3807),
      Q => \^dina\(3813),
      R => \^sr\(0)
    );
\register_reg[3814]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3808),
      Q => \^dina\(3814),
      R => \^sr\(0)
    );
\register_reg[3815]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3809),
      Q => \^dina\(3815),
      R => \^sr\(0)
    );
\register_reg[3816]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3810),
      Q => \^dina\(3816),
      R => \^sr\(0)
    );
\register_reg[3817]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3811),
      Q => \^dina\(3817),
      R => \^sr\(0)
    );
\register_reg[3818]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3812),
      Q => \^dina\(3818),
      R => \^sr\(0)
    );
\register_reg[3819]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3813),
      Q => \^dina\(3819),
      R => \^sr\(0)
    );
\register_reg[381]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(375),
      Q => \^dina\(381),
      R => \^sr\(0)
    );
\register_reg[3820]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3814),
      Q => \^dina\(3820),
      R => \^sr\(0)
    );
\register_reg[3821]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3815),
      Q => \^dina\(3821),
      R => \^sr\(0)
    );
\register_reg[3822]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3816),
      Q => \^dina\(3822),
      R => \^sr\(0)
    );
\register_reg[3823]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3817),
      Q => \^dina\(3823),
      R => \^sr\(0)
    );
\register_reg[3824]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3818),
      Q => \^dina\(3824),
      R => \^sr\(0)
    );
\register_reg[3825]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3819),
      Q => \^dina\(3825),
      R => \^sr\(0)
    );
\register_reg[3826]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3820),
      Q => \^dina\(3826),
      R => \^sr\(0)
    );
\register_reg[3827]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3821),
      Q => \^dina\(3827),
      R => \^sr\(0)
    );
\register_reg[3828]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3822),
      Q => \^dina\(3828),
      R => \^sr\(0)
    );
\register_reg[3829]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3823),
      Q => \^dina\(3829),
      R => \^sr\(0)
    );
\register_reg[382]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(376),
      Q => \^dina\(382),
      R => \^sr\(0)
    );
\register_reg[3830]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3824),
      Q => \^dina\(3830),
      R => \^sr\(0)
    );
\register_reg[3831]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3825),
      Q => \^dina\(3831),
      R => \^sr\(0)
    );
\register_reg[3832]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3826),
      Q => \^dina\(3832),
      R => \^sr\(0)
    );
\register_reg[3833]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3827),
      Q => \^dina\(3833),
      R => \^sr\(0)
    );
\register_reg[3834]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3828),
      Q => \^dina\(3834),
      R => \^sr\(0)
    );
\register_reg[3835]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3829),
      Q => \^dina\(3835),
      R => \^sr\(0)
    );
\register_reg[3836]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3830),
      Q => \^dina\(3836),
      R => \^sr\(0)
    );
\register_reg[3837]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3831),
      Q => \^dina\(3837),
      R => \^sr\(0)
    );
\register_reg[3838]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3832),
      Q => \^dina\(3838),
      R => \^sr\(0)
    );
\register_reg[3839]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3833),
      Q => \^dina\(3839),
      R => \^sr\(0)
    );
\register_reg[383]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(377),
      Q => \^dina\(383),
      R => \^sr\(0)
    );
\register_reg[384]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(378),
      Q => \^dina\(384),
      R => \^sr\(0)
    );
\register_reg[385]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(379),
      Q => \^dina\(385),
      R => \^sr\(0)
    );
\register_reg[386]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(380),
      Q => \^dina\(386),
      R => \^sr\(0)
    );
\register_reg[387]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(381),
      Q => \^dina\(387),
      R => \^sr\(0)
    );
\register_reg[388]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(382),
      Q => \^dina\(388),
      R => \^sr\(0)
    );
\register_reg[389]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(383),
      Q => \^dina\(389),
      R => \^sr\(0)
    );
\register_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(32),
      Q => \^dina\(38),
      R => \^sr\(0)
    );
\register_reg[390]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(384),
      Q => \^dina\(390),
      R => \^sr\(0)
    );
\register_reg[391]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(385),
      Q => \^dina\(391),
      R => \^sr\(0)
    );
\register_reg[392]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(386),
      Q => \^dina\(392),
      R => \^sr\(0)
    );
\register_reg[393]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(387),
      Q => \^dina\(393),
      R => \^sr\(0)
    );
\register_reg[394]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(388),
      Q => \^dina\(394),
      R => \^sr\(0)
    );
\register_reg[395]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(389),
      Q => \^dina\(395),
      R => \^sr\(0)
    );
\register_reg[396]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(390),
      Q => \^dina\(396),
      R => \^sr\(0)
    );
\register_reg[397]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(391),
      Q => \^dina\(397),
      R => \^sr\(0)
    );
\register_reg[398]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(392),
      Q => \^dina\(398),
      R => \^sr\(0)
    );
\register_reg[399]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(393),
      Q => \^dina\(399),
      R => \^sr\(0)
    );
\register_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(33),
      Q => \^dina\(39),
      R => \^sr\(0)
    );
\register_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => D(3),
      Q => \^dina\(3),
      R => \^sr\(0)
    );
\register_reg[400]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(394),
      Q => \^dina\(400),
      R => \^sr\(0)
    );
\register_reg[401]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(395),
      Q => \^dina\(401),
      R => \^sr\(0)
    );
\register_reg[402]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(396),
      Q => \^dina\(402),
      R => \^sr\(0)
    );
\register_reg[403]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(397),
      Q => \^dina\(403),
      R => \^sr\(0)
    );
\register_reg[404]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(398),
      Q => \^dina\(404),
      R => \^sr\(0)
    );
\register_reg[405]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(399),
      Q => \^dina\(405),
      R => \^sr\(0)
    );
\register_reg[406]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(400),
      Q => \^dina\(406),
      R => \^sr\(0)
    );
\register_reg[407]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(401),
      Q => \^dina\(407),
      R => \^sr\(0)
    );
\register_reg[408]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(402),
      Q => \^dina\(408),
      R => \^sr\(0)
    );
\register_reg[409]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(403),
      Q => \^dina\(409),
      R => \^sr\(0)
    );
\register_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(34),
      Q => \^dina\(40),
      R => \^sr\(0)
    );
\register_reg[410]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(404),
      Q => \^dina\(410),
      R => \^sr\(0)
    );
\register_reg[411]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(405),
      Q => \^dina\(411),
      R => \^sr\(0)
    );
\register_reg[412]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(406),
      Q => \^dina\(412),
      R => \^sr\(0)
    );
\register_reg[413]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(407),
      Q => \^dina\(413),
      R => \^sr\(0)
    );
\register_reg[414]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(408),
      Q => \^dina\(414),
      R => \^sr\(0)
    );
\register_reg[415]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(409),
      Q => \^dina\(415),
      R => \^sr\(0)
    );
\register_reg[416]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(410),
      Q => \^dina\(416),
      R => \^sr\(0)
    );
\register_reg[417]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(411),
      Q => \^dina\(417),
      R => \^sr\(0)
    );
\register_reg[418]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(412),
      Q => \^dina\(418),
      R => \^sr\(0)
    );
\register_reg[419]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(413),
      Q => \^dina\(419),
      R => \^sr\(0)
    );
\register_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(35),
      Q => \^dina\(41),
      R => \^sr\(0)
    );
\register_reg[420]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(414),
      Q => \^dina\(420),
      R => \^sr\(0)
    );
\register_reg[421]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(415),
      Q => \^dina\(421),
      R => \^sr\(0)
    );
\register_reg[422]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(416),
      Q => \^dina\(422),
      R => \^sr\(0)
    );
\register_reg[423]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(417),
      Q => \^dina\(423),
      R => \^sr\(0)
    );
\register_reg[424]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(418),
      Q => \^dina\(424),
      R => \^sr\(0)
    );
\register_reg[425]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(419),
      Q => \^dina\(425),
      R => \^sr\(0)
    );
\register_reg[426]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(420),
      Q => \^dina\(426),
      R => \^sr\(0)
    );
\register_reg[427]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(421),
      Q => \^dina\(427),
      R => \^sr\(0)
    );
\register_reg[428]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(422),
      Q => \^dina\(428),
      R => \^sr\(0)
    );
\register_reg[429]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(423),
      Q => \^dina\(429),
      R => \^sr\(0)
    );
\register_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(36),
      Q => \^dina\(42),
      R => \^sr\(0)
    );
\register_reg[430]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(424),
      Q => \^dina\(430),
      R => \^sr\(0)
    );
\register_reg[431]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(425),
      Q => \^dina\(431),
      R => \^sr\(0)
    );
\register_reg[432]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(426),
      Q => \^dina\(432),
      R => \^sr\(0)
    );
\register_reg[433]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(427),
      Q => \^dina\(433),
      R => \^sr\(0)
    );
\register_reg[434]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(428),
      Q => \^dina\(434),
      R => \^sr\(0)
    );
\register_reg[435]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(429),
      Q => \^dina\(435),
      R => \^sr\(0)
    );
\register_reg[436]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(430),
      Q => \^dina\(436),
      R => \^sr\(0)
    );
\register_reg[437]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(431),
      Q => \^dina\(437),
      R => \^sr\(0)
    );
\register_reg[438]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(432),
      Q => \^dina\(438),
      R => \^sr\(0)
    );
\register_reg[439]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(433),
      Q => \^dina\(439),
      R => \^sr\(0)
    );
\register_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(37),
      Q => \^dina\(43),
      R => \^sr\(0)
    );
\register_reg[440]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(434),
      Q => \^dina\(440),
      R => \^sr\(0)
    );
\register_reg[441]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(435),
      Q => \^dina\(441),
      R => \^sr\(0)
    );
\register_reg[442]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(436),
      Q => \^dina\(442),
      R => \^sr\(0)
    );
\register_reg[443]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(437),
      Q => \^dina\(443),
      R => \^sr\(0)
    );
\register_reg[444]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(438),
      Q => \^dina\(444),
      R => \^sr\(0)
    );
\register_reg[445]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(439),
      Q => \^dina\(445),
      R => \^sr\(0)
    );
\register_reg[446]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(440),
      Q => \^dina\(446),
      R => \^sr\(0)
    );
\register_reg[447]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(441),
      Q => \^dina\(447),
      R => \^sr\(0)
    );
\register_reg[448]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(442),
      Q => \^dina\(448),
      R => \^sr\(0)
    );
\register_reg[449]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(443),
      Q => \^dina\(449),
      R => \^sr\(0)
    );
\register_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(38),
      Q => \^dina\(44),
      R => \^sr\(0)
    );
\register_reg[450]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(444),
      Q => \^dina\(450),
      R => \^sr\(0)
    );
\register_reg[451]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(445),
      Q => \^dina\(451),
      R => \^sr\(0)
    );
\register_reg[452]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(446),
      Q => \^dina\(452),
      R => \^sr\(0)
    );
\register_reg[453]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(447),
      Q => \^dina\(453),
      R => \^sr\(0)
    );
\register_reg[454]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(448),
      Q => \^dina\(454),
      R => \^sr\(0)
    );
\register_reg[455]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(449),
      Q => \^dina\(455),
      R => \^sr\(0)
    );
\register_reg[456]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(450),
      Q => \^dina\(456),
      R => \^sr\(0)
    );
\register_reg[457]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(451),
      Q => \^dina\(457),
      R => \^sr\(0)
    );
\register_reg[458]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(452),
      Q => \^dina\(458),
      R => \^sr\(0)
    );
\register_reg[459]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(453),
      Q => \^dina\(459),
      R => \^sr\(0)
    );
\register_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(39),
      Q => \^dina\(45),
      R => \^sr\(0)
    );
\register_reg[460]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(454),
      Q => \^dina\(460),
      R => \^sr\(0)
    );
\register_reg[461]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(455),
      Q => \^dina\(461),
      R => \^sr\(0)
    );
\register_reg[462]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(456),
      Q => \^dina\(462),
      R => \^sr\(0)
    );
\register_reg[463]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(457),
      Q => \^dina\(463),
      R => \^sr\(0)
    );
\register_reg[464]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(458),
      Q => \^dina\(464),
      R => \^sr\(0)
    );
\register_reg[465]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(459),
      Q => \^dina\(465),
      R => \^sr\(0)
    );
\register_reg[466]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(460),
      Q => \^dina\(466),
      R => \^sr\(0)
    );
\register_reg[467]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(461),
      Q => \^dina\(467),
      R => \^sr\(0)
    );
\register_reg[468]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(462),
      Q => \^dina\(468),
      R => \^sr\(0)
    );
\register_reg[469]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(463),
      Q => \^dina\(469),
      R => \^sr\(0)
    );
\register_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(40),
      Q => \^dina\(46),
      R => \^sr\(0)
    );
\register_reg[470]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(464),
      Q => \^dina\(470),
      R => \^sr\(0)
    );
\register_reg[471]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(465),
      Q => \^dina\(471),
      R => \^sr\(0)
    );
\register_reg[472]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(466),
      Q => \^dina\(472),
      R => \^sr\(0)
    );
\register_reg[473]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(467),
      Q => \^dina\(473),
      R => \^sr\(0)
    );
\register_reg[474]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(468),
      Q => \^dina\(474),
      R => \^sr\(0)
    );
\register_reg[475]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(469),
      Q => \^dina\(475),
      R => \^sr\(0)
    );
\register_reg[476]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(470),
      Q => \^dina\(476),
      R => \^sr\(0)
    );
\register_reg[477]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(471),
      Q => \^dina\(477),
      R => \^sr\(0)
    );
\register_reg[478]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(472),
      Q => \^dina\(478),
      R => \^sr\(0)
    );
\register_reg[479]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(473),
      Q => \^dina\(479),
      R => \^sr\(0)
    );
\register_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(41),
      Q => \^dina\(47),
      R => \^sr\(0)
    );
\register_reg[480]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(474),
      Q => \^dina\(480),
      R => \^sr\(0)
    );
\register_reg[481]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(475),
      Q => \^dina\(481),
      R => \^sr\(0)
    );
\register_reg[482]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(476),
      Q => \^dina\(482),
      R => \^sr\(0)
    );
\register_reg[483]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(477),
      Q => \^dina\(483),
      R => \^sr\(0)
    );
\register_reg[484]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(478),
      Q => \^dina\(484),
      R => \^sr\(0)
    );
\register_reg[485]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(479),
      Q => \^dina\(485),
      R => \^sr\(0)
    );
\register_reg[486]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(480),
      Q => \^dina\(486),
      R => \^sr\(0)
    );
\register_reg[487]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(481),
      Q => \^dina\(487),
      R => \^sr\(0)
    );
\register_reg[488]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(482),
      Q => \^dina\(488),
      R => \^sr\(0)
    );
\register_reg[489]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(483),
      Q => \^dina\(489),
      R => \^sr\(0)
    );
\register_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(42),
      Q => \^dina\(48),
      R => \^sr\(0)
    );
\register_reg[490]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(484),
      Q => \^dina\(490),
      R => \^sr\(0)
    );
\register_reg[491]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(485),
      Q => \^dina\(491),
      R => \^sr\(0)
    );
\register_reg[492]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(486),
      Q => \^dina\(492),
      R => \^sr\(0)
    );
\register_reg[493]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(487),
      Q => \^dina\(493),
      R => \^sr\(0)
    );
\register_reg[494]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(488),
      Q => \^dina\(494),
      R => \^sr\(0)
    );
\register_reg[495]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(489),
      Q => \^dina\(495),
      R => \^sr\(0)
    );
\register_reg[496]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(490),
      Q => \^dina\(496),
      R => \^sr\(0)
    );
\register_reg[497]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(491),
      Q => \^dina\(497),
      R => \^sr\(0)
    );
\register_reg[498]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(492),
      Q => \^dina\(498),
      R => \^sr\(0)
    );
\register_reg[499]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(493),
      Q => \^dina\(499),
      R => \^sr\(0)
    );
\register_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(43),
      Q => \^dina\(49),
      R => \^sr\(0)
    );
\register_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => D(4),
      Q => \^dina\(4),
      R => \^sr\(0)
    );
\register_reg[500]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(494),
      Q => \^dina\(500),
      R => \^sr\(0)
    );
\register_reg[501]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(495),
      Q => \^dina\(501),
      R => \^sr\(0)
    );
\register_reg[502]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(496),
      Q => \^dina\(502),
      R => \^sr\(0)
    );
\register_reg[503]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(497),
      Q => \^dina\(503),
      R => \^sr\(0)
    );
\register_reg[504]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(498),
      Q => \^dina\(504),
      R => \^sr\(0)
    );
\register_reg[505]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(499),
      Q => \^dina\(505),
      R => \^sr\(0)
    );
\register_reg[506]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(500),
      Q => \^dina\(506),
      R => \^sr\(0)
    );
\register_reg[507]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(501),
      Q => \^dina\(507),
      R => \^sr\(0)
    );
\register_reg[508]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(502),
      Q => \^dina\(508),
      R => \^sr\(0)
    );
\register_reg[509]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(503),
      Q => \^dina\(509),
      R => \^sr\(0)
    );
\register_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(44),
      Q => \^dina\(50),
      R => \^sr\(0)
    );
\register_reg[510]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(504),
      Q => \^dina\(510),
      R => \^sr\(0)
    );
\register_reg[511]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(505),
      Q => \^dina\(511),
      R => \^sr\(0)
    );
\register_reg[512]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(506),
      Q => \^dina\(512),
      R => \^sr\(0)
    );
\register_reg[513]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(507),
      Q => \^dina\(513),
      R => \^sr\(0)
    );
\register_reg[514]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(508),
      Q => \^dina\(514),
      R => \^sr\(0)
    );
\register_reg[515]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(509),
      Q => \^dina\(515),
      R => \^sr\(0)
    );
\register_reg[516]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(510),
      Q => \^dina\(516),
      R => \^sr\(0)
    );
\register_reg[517]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(511),
      Q => \^dina\(517),
      R => \^sr\(0)
    );
\register_reg[518]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(512),
      Q => \^dina\(518),
      R => \^sr\(0)
    );
\register_reg[519]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(513),
      Q => \^dina\(519),
      R => \^sr\(0)
    );
\register_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(45),
      Q => \^dina\(51),
      R => \^sr\(0)
    );
\register_reg[520]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(514),
      Q => \^dina\(520),
      R => \^sr\(0)
    );
\register_reg[521]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(515),
      Q => \^dina\(521),
      R => \^sr\(0)
    );
\register_reg[522]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(516),
      Q => \^dina\(522),
      R => \^sr\(0)
    );
\register_reg[523]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(517),
      Q => \^dina\(523),
      R => \^sr\(0)
    );
\register_reg[524]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(518),
      Q => \^dina\(524),
      R => \^sr\(0)
    );
\register_reg[525]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(519),
      Q => \^dina\(525),
      R => \^sr\(0)
    );
\register_reg[526]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(520),
      Q => \^dina\(526),
      R => \^sr\(0)
    );
\register_reg[527]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(521),
      Q => \^dina\(527),
      R => \^sr\(0)
    );
\register_reg[528]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(522),
      Q => \^dina\(528),
      R => \^sr\(0)
    );
\register_reg[529]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(523),
      Q => \^dina\(529),
      R => \^sr\(0)
    );
\register_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(46),
      Q => \^dina\(52),
      R => \^sr\(0)
    );
\register_reg[530]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(524),
      Q => \^dina\(530),
      R => \^sr\(0)
    );
\register_reg[531]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(525),
      Q => \^dina\(531),
      R => \^sr\(0)
    );
\register_reg[532]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(526),
      Q => \^dina\(532),
      R => \^sr\(0)
    );
\register_reg[533]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(527),
      Q => \^dina\(533),
      R => \^sr\(0)
    );
\register_reg[534]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(528),
      Q => \^dina\(534),
      R => \^sr\(0)
    );
\register_reg[535]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(529),
      Q => \^dina\(535),
      R => \^sr\(0)
    );
\register_reg[536]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(530),
      Q => \^dina\(536),
      R => \^sr\(0)
    );
\register_reg[537]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(531),
      Q => \^dina\(537),
      R => \^sr\(0)
    );
\register_reg[538]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(532),
      Q => \^dina\(538),
      R => \^sr\(0)
    );
\register_reg[539]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(533),
      Q => \^dina\(539),
      R => \^sr\(0)
    );
\register_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(47),
      Q => \^dina\(53),
      R => \^sr\(0)
    );
\register_reg[540]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(534),
      Q => \^dina\(540),
      R => \^sr\(0)
    );
\register_reg[541]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(535),
      Q => \^dina\(541),
      R => \^sr\(0)
    );
\register_reg[542]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(536),
      Q => \^dina\(542),
      R => \^sr\(0)
    );
\register_reg[543]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(537),
      Q => \^dina\(543),
      R => \^sr\(0)
    );
\register_reg[544]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(538),
      Q => \^dina\(544),
      R => \^sr\(0)
    );
\register_reg[545]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(539),
      Q => \^dina\(545),
      R => \^sr\(0)
    );
\register_reg[546]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(540),
      Q => \^dina\(546),
      R => \^sr\(0)
    );
\register_reg[547]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(541),
      Q => \^dina\(547),
      R => \^sr\(0)
    );
\register_reg[548]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(542),
      Q => \^dina\(548),
      R => \^sr\(0)
    );
\register_reg[549]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(543),
      Q => \^dina\(549),
      R => \^sr\(0)
    );
\register_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(48),
      Q => \^dina\(54),
      R => \^sr\(0)
    );
\register_reg[550]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(544),
      Q => \^dina\(550),
      R => \^sr\(0)
    );
\register_reg[551]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(545),
      Q => \^dina\(551),
      R => \^sr\(0)
    );
\register_reg[552]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(546),
      Q => \^dina\(552),
      R => \^sr\(0)
    );
\register_reg[553]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(547),
      Q => \^dina\(553),
      R => \^sr\(0)
    );
\register_reg[554]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(548),
      Q => \^dina\(554),
      R => \^sr\(0)
    );
\register_reg[555]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(549),
      Q => \^dina\(555),
      R => \^sr\(0)
    );
\register_reg[556]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(550),
      Q => \^dina\(556),
      R => \^sr\(0)
    );
\register_reg[557]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(551),
      Q => \^dina\(557),
      R => \^sr\(0)
    );
\register_reg[558]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(552),
      Q => \^dina\(558),
      R => \^sr\(0)
    );
\register_reg[559]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(553),
      Q => \^dina\(559),
      R => \^sr\(0)
    );
\register_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(49),
      Q => \^dina\(55),
      R => \^sr\(0)
    );
\register_reg[560]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(554),
      Q => \^dina\(560),
      R => \^sr\(0)
    );
\register_reg[561]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(555),
      Q => \^dina\(561),
      R => \^sr\(0)
    );
\register_reg[562]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(556),
      Q => \^dina\(562),
      R => \^sr\(0)
    );
\register_reg[563]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(557),
      Q => \^dina\(563),
      R => \^sr\(0)
    );
\register_reg[564]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(558),
      Q => \^dina\(564),
      R => \^sr\(0)
    );
\register_reg[565]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(559),
      Q => \^dina\(565),
      R => \^sr\(0)
    );
\register_reg[566]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(560),
      Q => \^dina\(566),
      R => \^sr\(0)
    );
\register_reg[567]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(561),
      Q => \^dina\(567),
      R => \^sr\(0)
    );
\register_reg[568]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(562),
      Q => \^dina\(568),
      R => \^sr\(0)
    );
\register_reg[569]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(563),
      Q => \^dina\(569),
      R => \^sr\(0)
    );
\register_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(50),
      Q => \^dina\(56),
      R => \^sr\(0)
    );
\register_reg[570]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(564),
      Q => \^dina\(570),
      R => \^sr\(0)
    );
\register_reg[571]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(565),
      Q => \^dina\(571),
      R => \^sr\(0)
    );
\register_reg[572]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(566),
      Q => \^dina\(572),
      R => \^sr\(0)
    );
\register_reg[573]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(567),
      Q => \^dina\(573),
      R => \^sr\(0)
    );
\register_reg[574]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(568),
      Q => \^dina\(574),
      R => \^sr\(0)
    );
\register_reg[575]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(569),
      Q => \^dina\(575),
      R => \^sr\(0)
    );
\register_reg[576]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(570),
      Q => \^dina\(576),
      R => \^sr\(0)
    );
\register_reg[577]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(571),
      Q => \^dina\(577),
      R => \^sr\(0)
    );
\register_reg[578]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(572),
      Q => \^dina\(578),
      R => \^sr\(0)
    );
\register_reg[579]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(573),
      Q => \^dina\(579),
      R => \^sr\(0)
    );
\register_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(51),
      Q => \^dina\(57),
      R => \^sr\(0)
    );
\register_reg[580]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(574),
      Q => \^dina\(580),
      R => \^sr\(0)
    );
\register_reg[581]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(575),
      Q => \^dina\(581),
      R => \^sr\(0)
    );
\register_reg[582]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(576),
      Q => \^dina\(582),
      R => \^sr\(0)
    );
\register_reg[583]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(577),
      Q => \^dina\(583),
      R => \^sr\(0)
    );
\register_reg[584]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(578),
      Q => \^dina\(584),
      R => \^sr\(0)
    );
\register_reg[585]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(579),
      Q => \^dina\(585),
      R => \^sr\(0)
    );
\register_reg[586]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(580),
      Q => \^dina\(586),
      R => \^sr\(0)
    );
\register_reg[587]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(581),
      Q => \^dina\(587),
      R => \^sr\(0)
    );
\register_reg[588]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(582),
      Q => \^dina\(588),
      R => \^sr\(0)
    );
\register_reg[589]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(583),
      Q => \^dina\(589),
      R => \^sr\(0)
    );
\register_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(52),
      Q => \^dina\(58),
      R => \^sr\(0)
    );
\register_reg[590]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(584),
      Q => \^dina\(590),
      R => \^sr\(0)
    );
\register_reg[591]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(585),
      Q => \^dina\(591),
      R => \^sr\(0)
    );
\register_reg[592]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(586),
      Q => \^dina\(592),
      R => \^sr\(0)
    );
\register_reg[593]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(587),
      Q => \^dina\(593),
      R => \^sr\(0)
    );
\register_reg[594]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(588),
      Q => \^dina\(594),
      R => \^sr\(0)
    );
\register_reg[595]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(589),
      Q => \^dina\(595),
      R => \^sr\(0)
    );
\register_reg[596]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(590),
      Q => \^dina\(596),
      R => \^sr\(0)
    );
\register_reg[597]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(591),
      Q => \^dina\(597),
      R => \^sr\(0)
    );
\register_reg[598]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(592),
      Q => \^dina\(598),
      R => \^sr\(0)
    );
\register_reg[599]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(593),
      Q => \^dina\(599),
      R => \^sr\(0)
    );
\register_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(53),
      Q => \^dina\(59),
      R => \^sr\(0)
    );
\register_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => D(5),
      Q => \^dina\(5),
      R => \^sr\(0)
    );
\register_reg[600]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(594),
      Q => \^dina\(600),
      R => \^sr\(0)
    );
\register_reg[601]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(595),
      Q => \^dina\(601),
      R => \^sr\(0)
    );
\register_reg[602]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(596),
      Q => \^dina\(602),
      R => \^sr\(0)
    );
\register_reg[603]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(597),
      Q => \^dina\(603),
      R => \^sr\(0)
    );
\register_reg[604]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(598),
      Q => \^dina\(604),
      R => \^sr\(0)
    );
\register_reg[605]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(599),
      Q => \^dina\(605),
      R => \^sr\(0)
    );
\register_reg[606]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(600),
      Q => \^dina\(606),
      R => \^sr\(0)
    );
\register_reg[607]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(601),
      Q => \^dina\(607),
      R => \^sr\(0)
    );
\register_reg[608]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(602),
      Q => \^dina\(608),
      R => \^sr\(0)
    );
\register_reg[609]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(603),
      Q => \^dina\(609),
      R => \^sr\(0)
    );
\register_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(54),
      Q => \^dina\(60),
      R => \^sr\(0)
    );
\register_reg[610]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(604),
      Q => \^dina\(610),
      R => \^sr\(0)
    );
\register_reg[611]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(605),
      Q => \^dina\(611),
      R => \^sr\(0)
    );
\register_reg[612]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(606),
      Q => \^dina\(612),
      R => \^sr\(0)
    );
\register_reg[613]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(607),
      Q => \^dina\(613),
      R => \^sr\(0)
    );
\register_reg[614]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(608),
      Q => \^dina\(614),
      R => \^sr\(0)
    );
\register_reg[615]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(609),
      Q => \^dina\(615),
      R => \^sr\(0)
    );
\register_reg[616]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(610),
      Q => \^dina\(616),
      R => \^sr\(0)
    );
\register_reg[617]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(611),
      Q => \^dina\(617),
      R => \^sr\(0)
    );
\register_reg[618]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(612),
      Q => \^dina\(618),
      R => \^sr\(0)
    );
\register_reg[619]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(613),
      Q => \^dina\(619),
      R => \^sr\(0)
    );
\register_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(55),
      Q => \^dina\(61),
      R => \^sr\(0)
    );
\register_reg[620]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(614),
      Q => \^dina\(620),
      R => \^sr\(0)
    );
\register_reg[621]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(615),
      Q => \^dina\(621),
      R => \^sr\(0)
    );
\register_reg[622]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(616),
      Q => \^dina\(622),
      R => \^sr\(0)
    );
\register_reg[623]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(617),
      Q => \^dina\(623),
      R => \^sr\(0)
    );
\register_reg[624]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(618),
      Q => \^dina\(624),
      R => \^sr\(0)
    );
\register_reg[625]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(619),
      Q => \^dina\(625),
      R => \^sr\(0)
    );
\register_reg[626]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(620),
      Q => \^dina\(626),
      R => \^sr\(0)
    );
\register_reg[627]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(621),
      Q => \^dina\(627),
      R => \^sr\(0)
    );
\register_reg[628]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(622),
      Q => \^dina\(628),
      R => \^sr\(0)
    );
\register_reg[629]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(623),
      Q => \^dina\(629),
      R => \^sr\(0)
    );
\register_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(56),
      Q => \^dina\(62),
      R => \^sr\(0)
    );
\register_reg[630]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(624),
      Q => \^dina\(630),
      R => \^sr\(0)
    );
\register_reg[631]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(625),
      Q => \^dina\(631),
      R => \^sr\(0)
    );
\register_reg[632]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(626),
      Q => \^dina\(632),
      R => \^sr\(0)
    );
\register_reg[633]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(627),
      Q => \^dina\(633),
      R => \^sr\(0)
    );
\register_reg[634]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(628),
      Q => \^dina\(634),
      R => \^sr\(0)
    );
\register_reg[635]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(629),
      Q => \^dina\(635),
      R => \^sr\(0)
    );
\register_reg[636]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(630),
      Q => \^dina\(636),
      R => \^sr\(0)
    );
\register_reg[637]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(631),
      Q => \^dina\(637),
      R => \^sr\(0)
    );
\register_reg[638]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(632),
      Q => \^dina\(638),
      R => \^sr\(0)
    );
\register_reg[639]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(633),
      Q => \^dina\(639),
      R => \^sr\(0)
    );
\register_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(57),
      Q => \^dina\(63),
      R => \^sr\(0)
    );
\register_reg[640]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(634),
      Q => \^dina\(640),
      R => \^sr\(0)
    );
\register_reg[641]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(635),
      Q => \^dina\(641),
      R => \^sr\(0)
    );
\register_reg[642]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(636),
      Q => \^dina\(642),
      R => \^sr\(0)
    );
\register_reg[643]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(637),
      Q => \^dina\(643),
      R => \^sr\(0)
    );
\register_reg[644]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(638),
      Q => \^dina\(644),
      R => \^sr\(0)
    );
\register_reg[645]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(639),
      Q => \^dina\(645),
      R => \^sr\(0)
    );
\register_reg[646]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(640),
      Q => \^dina\(646),
      R => \^sr\(0)
    );
\register_reg[647]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(641),
      Q => \^dina\(647),
      R => \^sr\(0)
    );
\register_reg[648]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(642),
      Q => \^dina\(648),
      R => \^sr\(0)
    );
\register_reg[649]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(643),
      Q => \^dina\(649),
      R => \^sr\(0)
    );
\register_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(58),
      Q => \^dina\(64),
      R => \^sr\(0)
    );
\register_reg[650]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(644),
      Q => \^dina\(650),
      R => \^sr\(0)
    );
\register_reg[651]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(645),
      Q => \^dina\(651),
      R => \^sr\(0)
    );
\register_reg[652]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(646),
      Q => \^dina\(652),
      R => \^sr\(0)
    );
\register_reg[653]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(647),
      Q => \^dina\(653),
      R => \^sr\(0)
    );
\register_reg[654]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(648),
      Q => \^dina\(654),
      R => \^sr\(0)
    );
\register_reg[655]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(649),
      Q => \^dina\(655),
      R => \^sr\(0)
    );
\register_reg[656]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(650),
      Q => \^dina\(656),
      R => \^sr\(0)
    );
\register_reg[657]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(651),
      Q => \^dina\(657),
      R => \^sr\(0)
    );
\register_reg[658]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(652),
      Q => \^dina\(658),
      R => \^sr\(0)
    );
\register_reg[659]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(653),
      Q => \^dina\(659),
      R => \^sr\(0)
    );
\register_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(59),
      Q => \^dina\(65),
      R => \^sr\(0)
    );
\register_reg[660]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(654),
      Q => \^dina\(660),
      R => \^sr\(0)
    );
\register_reg[661]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(655),
      Q => \^dina\(661),
      R => \^sr\(0)
    );
\register_reg[662]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(656),
      Q => \^dina\(662),
      R => \^sr\(0)
    );
\register_reg[663]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(657),
      Q => \^dina\(663),
      R => \^sr\(0)
    );
\register_reg[664]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(658),
      Q => \^dina\(664),
      R => \^sr\(0)
    );
\register_reg[665]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(659),
      Q => \^dina\(665),
      R => \^sr\(0)
    );
\register_reg[666]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(660),
      Q => \^dina\(666),
      R => \^sr\(0)
    );
\register_reg[667]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(661),
      Q => \^dina\(667),
      R => \^sr\(0)
    );
\register_reg[668]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(662),
      Q => \^dina\(668),
      R => \^sr\(0)
    );
\register_reg[669]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(663),
      Q => \^dina\(669),
      R => \^sr\(0)
    );
\register_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(60),
      Q => \^dina\(66),
      R => \^sr\(0)
    );
\register_reg[670]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(664),
      Q => \^dina\(670),
      R => \^sr\(0)
    );
\register_reg[671]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(665),
      Q => \^dina\(671),
      R => \^sr\(0)
    );
\register_reg[672]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(666),
      Q => \^dina\(672),
      R => \^sr\(0)
    );
\register_reg[673]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(667),
      Q => \^dina\(673),
      R => \^sr\(0)
    );
\register_reg[674]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(668),
      Q => \^dina\(674),
      R => \^sr\(0)
    );
\register_reg[675]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(669),
      Q => \^dina\(675),
      R => \^sr\(0)
    );
\register_reg[676]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(670),
      Q => \^dina\(676),
      R => \^sr\(0)
    );
\register_reg[677]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(671),
      Q => \^dina\(677),
      R => \^sr\(0)
    );
\register_reg[678]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(672),
      Q => \^dina\(678),
      R => \^sr\(0)
    );
\register_reg[679]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(673),
      Q => \^dina\(679),
      R => \^sr\(0)
    );
\register_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(61),
      Q => \^dina\(67),
      R => \^sr\(0)
    );
\register_reg[680]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(674),
      Q => \^dina\(680),
      R => \^sr\(0)
    );
\register_reg[681]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(675),
      Q => \^dina\(681),
      R => \^sr\(0)
    );
\register_reg[682]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(676),
      Q => \^dina\(682),
      R => \^sr\(0)
    );
\register_reg[683]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(677),
      Q => \^dina\(683),
      R => \^sr\(0)
    );
\register_reg[684]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(678),
      Q => \^dina\(684),
      R => \^sr\(0)
    );
\register_reg[685]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(679),
      Q => \^dina\(685),
      R => \^sr\(0)
    );
\register_reg[686]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(680),
      Q => \^dina\(686),
      R => \^sr\(0)
    );
\register_reg[687]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(681),
      Q => \^dina\(687),
      R => \^sr\(0)
    );
\register_reg[688]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(682),
      Q => \^dina\(688),
      R => \^sr\(0)
    );
\register_reg[689]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(683),
      Q => \^dina\(689),
      R => \^sr\(0)
    );
\register_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(62),
      Q => \^dina\(68),
      R => \^sr\(0)
    );
\register_reg[690]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(684),
      Q => \^dina\(690),
      R => \^sr\(0)
    );
\register_reg[691]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(685),
      Q => \^dina\(691),
      R => \^sr\(0)
    );
\register_reg[692]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(686),
      Q => \^dina\(692),
      R => \^sr\(0)
    );
\register_reg[693]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(687),
      Q => \^dina\(693),
      R => \^sr\(0)
    );
\register_reg[694]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(688),
      Q => \^dina\(694),
      R => \^sr\(0)
    );
\register_reg[695]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(689),
      Q => \^dina\(695),
      R => \^sr\(0)
    );
\register_reg[696]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(690),
      Q => \^dina\(696),
      R => \^sr\(0)
    );
\register_reg[697]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(691),
      Q => \^dina\(697),
      R => \^sr\(0)
    );
\register_reg[698]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(692),
      Q => \^dina\(698),
      R => \^sr\(0)
    );
\register_reg[699]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(693),
      Q => \^dina\(699),
      R => \^sr\(0)
    );
\register_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(63),
      Q => \^dina\(69),
      R => \^sr\(0)
    );
\register_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(0),
      Q => \^dina\(6),
      R => \^sr\(0)
    );
\register_reg[700]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(694),
      Q => \^dina\(700),
      R => \^sr\(0)
    );
\register_reg[701]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(695),
      Q => \^dina\(701),
      R => \^sr\(0)
    );
\register_reg[702]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(696),
      Q => \^dina\(702),
      R => \^sr\(0)
    );
\register_reg[703]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(697),
      Q => \^dina\(703),
      R => \^sr\(0)
    );
\register_reg[704]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(698),
      Q => \^dina\(704),
      R => \^sr\(0)
    );
\register_reg[705]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(699),
      Q => \^dina\(705),
      R => \^sr\(0)
    );
\register_reg[706]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(700),
      Q => \^dina\(706),
      R => \^sr\(0)
    );
\register_reg[707]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(701),
      Q => \^dina\(707),
      R => \^sr\(0)
    );
\register_reg[708]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(702),
      Q => \^dina\(708),
      R => \^sr\(0)
    );
\register_reg[709]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(703),
      Q => \^dina\(709),
      R => \^sr\(0)
    );
\register_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(64),
      Q => \^dina\(70),
      R => \^sr\(0)
    );
\register_reg[710]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(704),
      Q => \^dina\(710),
      R => \^sr\(0)
    );
\register_reg[711]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(705),
      Q => \^dina\(711),
      R => \^sr\(0)
    );
\register_reg[712]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(706),
      Q => \^dina\(712),
      R => \^sr\(0)
    );
\register_reg[713]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(707),
      Q => \^dina\(713),
      R => \^sr\(0)
    );
\register_reg[714]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(708),
      Q => \^dina\(714),
      R => \^sr\(0)
    );
\register_reg[715]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(709),
      Q => \^dina\(715),
      R => \^sr\(0)
    );
\register_reg[716]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(710),
      Q => \^dina\(716),
      R => \^sr\(0)
    );
\register_reg[717]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(711),
      Q => \^dina\(717),
      R => \^sr\(0)
    );
\register_reg[718]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(712),
      Q => \^dina\(718),
      R => \^sr\(0)
    );
\register_reg[719]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(713),
      Q => \^dina\(719),
      R => \^sr\(0)
    );
\register_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(65),
      Q => \^dina\(71),
      R => \^sr\(0)
    );
\register_reg[720]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(714),
      Q => \^dina\(720),
      R => \^sr\(0)
    );
\register_reg[721]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(715),
      Q => \^dina\(721),
      R => \^sr\(0)
    );
\register_reg[722]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(716),
      Q => \^dina\(722),
      R => \^sr\(0)
    );
\register_reg[723]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(717),
      Q => \^dina\(723),
      R => \^sr\(0)
    );
\register_reg[724]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(718),
      Q => \^dina\(724),
      R => \^sr\(0)
    );
\register_reg[725]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(719),
      Q => \^dina\(725),
      R => \^sr\(0)
    );
\register_reg[726]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(720),
      Q => \^dina\(726),
      R => \^sr\(0)
    );
\register_reg[727]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(721),
      Q => \^dina\(727),
      R => \^sr\(0)
    );
\register_reg[728]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(722),
      Q => \^dina\(728),
      R => \^sr\(0)
    );
\register_reg[729]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(723),
      Q => \^dina\(729),
      R => \^sr\(0)
    );
\register_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(66),
      Q => \^dina\(72),
      R => \^sr\(0)
    );
\register_reg[730]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(724),
      Q => \^dina\(730),
      R => \^sr\(0)
    );
\register_reg[731]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(725),
      Q => \^dina\(731),
      R => \^sr\(0)
    );
\register_reg[732]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(726),
      Q => \^dina\(732),
      R => \^sr\(0)
    );
\register_reg[733]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(727),
      Q => \^dina\(733),
      R => \^sr\(0)
    );
\register_reg[734]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(728),
      Q => \^dina\(734),
      R => \^sr\(0)
    );
\register_reg[735]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(729),
      Q => \^dina\(735),
      R => \^sr\(0)
    );
\register_reg[736]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(730),
      Q => \^dina\(736),
      R => \^sr\(0)
    );
\register_reg[737]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(731),
      Q => \^dina\(737),
      R => \^sr\(0)
    );
\register_reg[738]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(732),
      Q => \^dina\(738),
      R => \^sr\(0)
    );
\register_reg[739]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(733),
      Q => \^dina\(739),
      R => \^sr\(0)
    );
\register_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(67),
      Q => \^dina\(73),
      R => \^sr\(0)
    );
\register_reg[740]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(734),
      Q => \^dina\(740),
      R => \^sr\(0)
    );
\register_reg[741]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(735),
      Q => \^dina\(741),
      R => \^sr\(0)
    );
\register_reg[742]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(736),
      Q => \^dina\(742),
      R => \^sr\(0)
    );
\register_reg[743]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(737),
      Q => \^dina\(743),
      R => \^sr\(0)
    );
\register_reg[744]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(738),
      Q => \^dina\(744),
      R => \^sr\(0)
    );
\register_reg[745]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(739),
      Q => \^dina\(745),
      R => \^sr\(0)
    );
\register_reg[746]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(740),
      Q => \^dina\(746),
      R => \^sr\(0)
    );
\register_reg[747]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(741),
      Q => \^dina\(747),
      R => \^sr\(0)
    );
\register_reg[748]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(742),
      Q => \^dina\(748),
      R => \^sr\(0)
    );
\register_reg[749]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(743),
      Q => \^dina\(749),
      R => \^sr\(0)
    );
\register_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(68),
      Q => \^dina\(74),
      R => \^sr\(0)
    );
\register_reg[750]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(744),
      Q => \^dina\(750),
      R => \^sr\(0)
    );
\register_reg[751]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(745),
      Q => \^dina\(751),
      R => \^sr\(0)
    );
\register_reg[752]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(746),
      Q => \^dina\(752),
      R => \^sr\(0)
    );
\register_reg[753]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(747),
      Q => \^dina\(753),
      R => \^sr\(0)
    );
\register_reg[754]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(748),
      Q => \^dina\(754),
      R => \^sr\(0)
    );
\register_reg[755]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(749),
      Q => \^dina\(755),
      R => \^sr\(0)
    );
\register_reg[756]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(750),
      Q => \^dina\(756),
      R => \^sr\(0)
    );
\register_reg[757]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(751),
      Q => \^dina\(757),
      R => \^sr\(0)
    );
\register_reg[758]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(752),
      Q => \^dina\(758),
      R => \^sr\(0)
    );
\register_reg[759]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(753),
      Q => \^dina\(759),
      R => \^sr\(0)
    );
\register_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(69),
      Q => \^dina\(75),
      R => \^sr\(0)
    );
\register_reg[760]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(754),
      Q => \^dina\(760),
      R => \^sr\(0)
    );
\register_reg[761]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(755),
      Q => \^dina\(761),
      R => \^sr\(0)
    );
\register_reg[762]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(756),
      Q => \^dina\(762),
      R => \^sr\(0)
    );
\register_reg[763]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(757),
      Q => \^dina\(763),
      R => \^sr\(0)
    );
\register_reg[764]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(758),
      Q => \^dina\(764),
      R => \^sr\(0)
    );
\register_reg[765]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(759),
      Q => \^dina\(765),
      R => \^sr\(0)
    );
\register_reg[766]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(760),
      Q => \^dina\(766),
      R => \^sr\(0)
    );
\register_reg[767]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(761),
      Q => \^dina\(767),
      R => \^sr\(0)
    );
\register_reg[768]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(762),
      Q => \^dina\(768),
      R => \^sr\(0)
    );
\register_reg[769]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(763),
      Q => \^dina\(769),
      R => \^sr\(0)
    );
\register_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(70),
      Q => \^dina\(76),
      R => \^sr\(0)
    );
\register_reg[770]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(764),
      Q => \^dina\(770),
      R => \^sr\(0)
    );
\register_reg[771]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(765),
      Q => \^dina\(771),
      R => \^sr\(0)
    );
\register_reg[772]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(766),
      Q => \^dina\(772),
      R => \^sr\(0)
    );
\register_reg[773]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(767),
      Q => \^dina\(773),
      R => \^sr\(0)
    );
\register_reg[774]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(768),
      Q => \^dina\(774),
      R => \^sr\(0)
    );
\register_reg[775]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(769),
      Q => \^dina\(775),
      R => \^sr\(0)
    );
\register_reg[776]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(770),
      Q => \^dina\(776),
      R => \^sr\(0)
    );
\register_reg[777]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(771),
      Q => \^dina\(777),
      R => \^sr\(0)
    );
\register_reg[778]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(772),
      Q => \^dina\(778),
      R => \^sr\(0)
    );
\register_reg[779]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(773),
      Q => \^dina\(779),
      R => \^sr\(0)
    );
\register_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(71),
      Q => \^dina\(77),
      R => \^sr\(0)
    );
\register_reg[780]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(774),
      Q => \^dina\(780),
      R => \^sr\(0)
    );
\register_reg[781]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(775),
      Q => \^dina\(781),
      R => \^sr\(0)
    );
\register_reg[782]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(776),
      Q => \^dina\(782),
      R => \^sr\(0)
    );
\register_reg[783]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(777),
      Q => \^dina\(783),
      R => \^sr\(0)
    );
\register_reg[784]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(778),
      Q => \^dina\(784),
      R => \^sr\(0)
    );
\register_reg[785]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(779),
      Q => \^dina\(785),
      R => \^sr\(0)
    );
\register_reg[786]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(780),
      Q => \^dina\(786),
      R => \^sr\(0)
    );
\register_reg[787]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(781),
      Q => \^dina\(787),
      R => \^sr\(0)
    );
\register_reg[788]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(782),
      Q => \^dina\(788),
      R => \^sr\(0)
    );
\register_reg[789]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(783),
      Q => \^dina\(789),
      R => \^sr\(0)
    );
\register_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(72),
      Q => \^dina\(78),
      R => \^sr\(0)
    );
\register_reg[790]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(784),
      Q => \^dina\(790),
      R => \^sr\(0)
    );
\register_reg[791]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(785),
      Q => \^dina\(791),
      R => \^sr\(0)
    );
\register_reg[792]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(786),
      Q => \^dina\(792),
      R => \^sr\(0)
    );
\register_reg[793]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(787),
      Q => \^dina\(793),
      R => \^sr\(0)
    );
\register_reg[794]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(788),
      Q => \^dina\(794),
      R => \^sr\(0)
    );
\register_reg[795]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(789),
      Q => \^dina\(795),
      R => \^sr\(0)
    );
\register_reg[796]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(790),
      Q => \^dina\(796),
      R => \^sr\(0)
    );
\register_reg[797]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(791),
      Q => \^dina\(797),
      R => \^sr\(0)
    );
\register_reg[798]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(792),
      Q => \^dina\(798),
      R => \^sr\(0)
    );
\register_reg[799]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(793),
      Q => \^dina\(799),
      R => \^sr\(0)
    );
\register_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(73),
      Q => \^dina\(79),
      R => \^sr\(0)
    );
\register_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(1),
      Q => \^dina\(7),
      R => \^sr\(0)
    );
\register_reg[800]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(794),
      Q => \^dina\(800),
      R => \^sr\(0)
    );
\register_reg[801]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(795),
      Q => \^dina\(801),
      R => \^sr\(0)
    );
\register_reg[802]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(796),
      Q => \^dina\(802),
      R => \^sr\(0)
    );
\register_reg[803]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(797),
      Q => \^dina\(803),
      R => \^sr\(0)
    );
\register_reg[804]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(798),
      Q => \^dina\(804),
      R => \^sr\(0)
    );
\register_reg[805]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(799),
      Q => \^dina\(805),
      R => \^sr\(0)
    );
\register_reg[806]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(800),
      Q => \^dina\(806),
      R => \^sr\(0)
    );
\register_reg[807]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(801),
      Q => \^dina\(807),
      R => \^sr\(0)
    );
\register_reg[808]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(802),
      Q => \^dina\(808),
      R => \^sr\(0)
    );
\register_reg[809]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(803),
      Q => \^dina\(809),
      R => \^sr\(0)
    );
\register_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(74),
      Q => \^dina\(80),
      R => \^sr\(0)
    );
\register_reg[810]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(804),
      Q => \^dina\(810),
      R => \^sr\(0)
    );
\register_reg[811]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(805),
      Q => \^dina\(811),
      R => \^sr\(0)
    );
\register_reg[812]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(806),
      Q => \^dina\(812),
      R => \^sr\(0)
    );
\register_reg[813]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(807),
      Q => \^dina\(813),
      R => \^sr\(0)
    );
\register_reg[814]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(808),
      Q => \^dina\(814),
      R => \^sr\(0)
    );
\register_reg[815]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(809),
      Q => \^dina\(815),
      R => \^sr\(0)
    );
\register_reg[816]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(810),
      Q => \^dina\(816),
      R => \^sr\(0)
    );
\register_reg[817]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(811),
      Q => \^dina\(817),
      R => \^sr\(0)
    );
\register_reg[818]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(812),
      Q => \^dina\(818),
      R => \^sr\(0)
    );
\register_reg[819]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(813),
      Q => \^dina\(819),
      R => \^sr\(0)
    );
\register_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(75),
      Q => \^dina\(81),
      R => \^sr\(0)
    );
\register_reg[820]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(814),
      Q => \^dina\(820),
      R => \^sr\(0)
    );
\register_reg[821]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(815),
      Q => \^dina\(821),
      R => \^sr\(0)
    );
\register_reg[822]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(816),
      Q => \^dina\(822),
      R => \^sr\(0)
    );
\register_reg[823]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(817),
      Q => \^dina\(823),
      R => \^sr\(0)
    );
\register_reg[824]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(818),
      Q => \^dina\(824),
      R => \^sr\(0)
    );
\register_reg[825]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(819),
      Q => \^dina\(825),
      R => \^sr\(0)
    );
\register_reg[826]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(820),
      Q => \^dina\(826),
      R => \^sr\(0)
    );
\register_reg[827]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(821),
      Q => \^dina\(827),
      R => \^sr\(0)
    );
\register_reg[828]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(822),
      Q => \^dina\(828),
      R => \^sr\(0)
    );
\register_reg[829]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(823),
      Q => \^dina\(829),
      R => \^sr\(0)
    );
\register_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(76),
      Q => \^dina\(82),
      R => \^sr\(0)
    );
\register_reg[830]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(824),
      Q => \^dina\(830),
      R => \^sr\(0)
    );
\register_reg[831]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(825),
      Q => \^dina\(831),
      R => \^sr\(0)
    );
\register_reg[832]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(826),
      Q => \^dina\(832),
      R => \^sr\(0)
    );
\register_reg[833]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(827),
      Q => \^dina\(833),
      R => \^sr\(0)
    );
\register_reg[834]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(828),
      Q => \^dina\(834),
      R => \^sr\(0)
    );
\register_reg[835]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(829),
      Q => \^dina\(835),
      R => \^sr\(0)
    );
\register_reg[836]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(830),
      Q => \^dina\(836),
      R => \^sr\(0)
    );
\register_reg[837]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(831),
      Q => \^dina\(837),
      R => \^sr\(0)
    );
\register_reg[838]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(832),
      Q => \^dina\(838),
      R => \^sr\(0)
    );
\register_reg[839]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(833),
      Q => \^dina\(839),
      R => \^sr\(0)
    );
\register_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(77),
      Q => \^dina\(83),
      R => \^sr\(0)
    );
\register_reg[840]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(834),
      Q => \^dina\(840),
      R => \^sr\(0)
    );
\register_reg[841]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(835),
      Q => \^dina\(841),
      R => \^sr\(0)
    );
\register_reg[842]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(836),
      Q => \^dina\(842),
      R => \^sr\(0)
    );
\register_reg[843]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(837),
      Q => \^dina\(843),
      R => \^sr\(0)
    );
\register_reg[844]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(838),
      Q => \^dina\(844),
      R => \^sr\(0)
    );
\register_reg[845]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(839),
      Q => \^dina\(845),
      R => \^sr\(0)
    );
\register_reg[846]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(840),
      Q => \^dina\(846),
      R => \^sr\(0)
    );
\register_reg[847]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(841),
      Q => \^dina\(847),
      R => \^sr\(0)
    );
\register_reg[848]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(842),
      Q => \^dina\(848),
      R => \^sr\(0)
    );
\register_reg[849]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(843),
      Q => \^dina\(849),
      R => \^sr\(0)
    );
\register_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(78),
      Q => \^dina\(84),
      R => \^sr\(0)
    );
\register_reg[850]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(844),
      Q => \^dina\(850),
      R => \^sr\(0)
    );
\register_reg[851]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(845),
      Q => \^dina\(851),
      R => \^sr\(0)
    );
\register_reg[852]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(846),
      Q => \^dina\(852),
      R => \^sr\(0)
    );
\register_reg[853]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(847),
      Q => \^dina\(853),
      R => \^sr\(0)
    );
\register_reg[854]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(848),
      Q => \^dina\(854),
      R => \^sr\(0)
    );
\register_reg[855]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(849),
      Q => \^dina\(855),
      R => \^sr\(0)
    );
\register_reg[856]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(850),
      Q => \^dina\(856),
      R => \^sr\(0)
    );
\register_reg[857]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(851),
      Q => \^dina\(857),
      R => \^sr\(0)
    );
\register_reg[858]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(852),
      Q => \^dina\(858),
      R => \^sr\(0)
    );
\register_reg[859]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(853),
      Q => \^dina\(859),
      R => \^sr\(0)
    );
\register_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(79),
      Q => \^dina\(85),
      R => \^sr\(0)
    );
\register_reg[860]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(854),
      Q => \^dina\(860),
      R => \^sr\(0)
    );
\register_reg[861]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(855),
      Q => \^dina\(861),
      R => \^sr\(0)
    );
\register_reg[862]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(856),
      Q => \^dina\(862),
      R => \^sr\(0)
    );
\register_reg[863]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(857),
      Q => \^dina\(863),
      R => \^sr\(0)
    );
\register_reg[864]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(858),
      Q => \^dina\(864),
      R => \^sr\(0)
    );
\register_reg[865]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(859),
      Q => \^dina\(865),
      R => \^sr\(0)
    );
\register_reg[866]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(860),
      Q => \^dina\(866),
      R => \^sr\(0)
    );
\register_reg[867]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(861),
      Q => \^dina\(867),
      R => \^sr\(0)
    );
\register_reg[868]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(862),
      Q => \^dina\(868),
      R => \^sr\(0)
    );
\register_reg[869]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(863),
      Q => \^dina\(869),
      R => \^sr\(0)
    );
\register_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(80),
      Q => \^dina\(86),
      R => \^sr\(0)
    );
\register_reg[870]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(864),
      Q => \^dina\(870),
      R => \^sr\(0)
    );
\register_reg[871]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(865),
      Q => \^dina\(871),
      R => \^sr\(0)
    );
\register_reg[872]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(866),
      Q => \^dina\(872),
      R => \^sr\(0)
    );
\register_reg[873]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(867),
      Q => \^dina\(873),
      R => \^sr\(0)
    );
\register_reg[874]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(868),
      Q => \^dina\(874),
      R => \^sr\(0)
    );
\register_reg[875]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(869),
      Q => \^dina\(875),
      R => \^sr\(0)
    );
\register_reg[876]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(870),
      Q => \^dina\(876),
      R => \^sr\(0)
    );
\register_reg[877]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(871),
      Q => \^dina\(877),
      R => \^sr\(0)
    );
\register_reg[878]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(872),
      Q => \^dina\(878),
      R => \^sr\(0)
    );
\register_reg[879]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(873),
      Q => \^dina\(879),
      R => \^sr\(0)
    );
\register_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(81),
      Q => \^dina\(87),
      R => \^sr\(0)
    );
\register_reg[880]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(874),
      Q => \^dina\(880),
      R => \^sr\(0)
    );
\register_reg[881]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(875),
      Q => \^dina\(881),
      R => \^sr\(0)
    );
\register_reg[882]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(876),
      Q => \^dina\(882),
      R => \^sr\(0)
    );
\register_reg[883]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(877),
      Q => \^dina\(883),
      R => \^sr\(0)
    );
\register_reg[884]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(878),
      Q => \^dina\(884),
      R => \^sr\(0)
    );
\register_reg[885]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(879),
      Q => \^dina\(885),
      R => \^sr\(0)
    );
\register_reg[886]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(880),
      Q => \^dina\(886),
      R => \^sr\(0)
    );
\register_reg[887]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(881),
      Q => \^dina\(887),
      R => \^sr\(0)
    );
\register_reg[888]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(882),
      Q => \^dina\(888),
      R => \^sr\(0)
    );
\register_reg[889]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(883),
      Q => \^dina\(889),
      R => \^sr\(0)
    );
\register_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(82),
      Q => \^dina\(88),
      R => \^sr\(0)
    );
\register_reg[890]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(884),
      Q => \^dina\(890),
      R => \^sr\(0)
    );
\register_reg[891]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(885),
      Q => \^dina\(891),
      R => \^sr\(0)
    );
\register_reg[892]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(886),
      Q => \^dina\(892),
      R => \^sr\(0)
    );
\register_reg[893]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(887),
      Q => \^dina\(893),
      R => \^sr\(0)
    );
\register_reg[894]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(888),
      Q => \^dina\(894),
      R => \^sr\(0)
    );
\register_reg[895]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(889),
      Q => \^dina\(895),
      R => \^sr\(0)
    );
\register_reg[896]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(890),
      Q => \^dina\(896),
      R => \^sr\(0)
    );
\register_reg[897]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(891),
      Q => \^dina\(897),
      R => \^sr\(0)
    );
\register_reg[898]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(892),
      Q => \^dina\(898),
      R => \^sr\(0)
    );
\register_reg[899]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(893),
      Q => \^dina\(899),
      R => \^sr\(0)
    );
\register_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(83),
      Q => \^dina\(89),
      R => \^sr\(0)
    );
\register_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(2),
      Q => \^dina\(8),
      R => \^sr\(0)
    );
\register_reg[900]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(894),
      Q => \^dina\(900),
      R => \^sr\(0)
    );
\register_reg[901]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(895),
      Q => \^dina\(901),
      R => \^sr\(0)
    );
\register_reg[902]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(896),
      Q => \^dina\(902),
      R => \^sr\(0)
    );
\register_reg[903]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(897),
      Q => \^dina\(903),
      R => \^sr\(0)
    );
\register_reg[904]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(898),
      Q => \^dina\(904),
      R => \^sr\(0)
    );
\register_reg[905]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(899),
      Q => \^dina\(905),
      R => \^sr\(0)
    );
\register_reg[906]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(900),
      Q => \^dina\(906),
      R => \^sr\(0)
    );
\register_reg[907]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(901),
      Q => \^dina\(907),
      R => \^sr\(0)
    );
\register_reg[908]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(902),
      Q => \^dina\(908),
      R => \^sr\(0)
    );
\register_reg[909]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(903),
      Q => \^dina\(909),
      R => \^sr\(0)
    );
\register_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(84),
      Q => \^dina\(90),
      R => \^sr\(0)
    );
\register_reg[910]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(904),
      Q => \^dina\(910),
      R => \^sr\(0)
    );
\register_reg[911]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(905),
      Q => \^dina\(911),
      R => \^sr\(0)
    );
\register_reg[912]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(906),
      Q => \^dina\(912),
      R => \^sr\(0)
    );
\register_reg[913]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(907),
      Q => \^dina\(913),
      R => \^sr\(0)
    );
\register_reg[914]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(908),
      Q => \^dina\(914),
      R => \^sr\(0)
    );
\register_reg[915]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(909),
      Q => \^dina\(915),
      R => \^sr\(0)
    );
\register_reg[916]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(910),
      Q => \^dina\(916),
      R => \^sr\(0)
    );
\register_reg[917]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(911),
      Q => \^dina\(917),
      R => \^sr\(0)
    );
\register_reg[918]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(912),
      Q => \^dina\(918),
      R => \^sr\(0)
    );
\register_reg[919]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(913),
      Q => \^dina\(919),
      R => \^sr\(0)
    );
\register_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(85),
      Q => \^dina\(91),
      R => \^sr\(0)
    );
\register_reg[920]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(914),
      Q => \^dina\(920),
      R => \^sr\(0)
    );
\register_reg[921]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(915),
      Q => \^dina\(921),
      R => \^sr\(0)
    );
\register_reg[922]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(916),
      Q => \^dina\(922),
      R => \^sr\(0)
    );
\register_reg[923]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(917),
      Q => \^dina\(923),
      R => \^sr\(0)
    );
\register_reg[924]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(918),
      Q => \^dina\(924),
      R => \^sr\(0)
    );
\register_reg[925]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(919),
      Q => \^dina\(925),
      R => \^sr\(0)
    );
\register_reg[926]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(920),
      Q => \^dina\(926),
      R => \^sr\(0)
    );
\register_reg[927]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(921),
      Q => \^dina\(927),
      R => \^sr\(0)
    );
\register_reg[928]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(922),
      Q => \^dina\(928),
      R => \^sr\(0)
    );
\register_reg[929]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(923),
      Q => \^dina\(929),
      R => \^sr\(0)
    );
\register_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(86),
      Q => \^dina\(92),
      R => \^sr\(0)
    );
\register_reg[930]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(924),
      Q => \^dina\(930),
      R => \^sr\(0)
    );
\register_reg[931]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(925),
      Q => \^dina\(931),
      R => \^sr\(0)
    );
\register_reg[932]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(926),
      Q => \^dina\(932),
      R => \^sr\(0)
    );
\register_reg[933]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(927),
      Q => \^dina\(933),
      R => \^sr\(0)
    );
\register_reg[934]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(928),
      Q => \^dina\(934),
      R => \^sr\(0)
    );
\register_reg[935]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(929),
      Q => \^dina\(935),
      R => \^sr\(0)
    );
\register_reg[936]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(930),
      Q => \^dina\(936),
      R => \^sr\(0)
    );
\register_reg[937]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(931),
      Q => \^dina\(937),
      R => \^sr\(0)
    );
\register_reg[938]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(932),
      Q => \^dina\(938),
      R => \^sr\(0)
    );
\register_reg[939]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(933),
      Q => \^dina\(939),
      R => \^sr\(0)
    );
\register_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(87),
      Q => \^dina\(93),
      R => \^sr\(0)
    );
\register_reg[940]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(934),
      Q => \^dina\(940),
      R => \^sr\(0)
    );
\register_reg[941]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(935),
      Q => \^dina\(941),
      R => \^sr\(0)
    );
\register_reg[942]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(936),
      Q => \^dina\(942),
      R => \^sr\(0)
    );
\register_reg[943]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(937),
      Q => \^dina\(943),
      R => \^sr\(0)
    );
\register_reg[944]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(938),
      Q => \^dina\(944),
      R => \^sr\(0)
    );
\register_reg[945]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(939),
      Q => \^dina\(945),
      R => \^sr\(0)
    );
\register_reg[946]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(940),
      Q => \^dina\(946),
      R => \^sr\(0)
    );
\register_reg[947]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(941),
      Q => \^dina\(947),
      R => \^sr\(0)
    );
\register_reg[948]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(942),
      Q => \^dina\(948),
      R => \^sr\(0)
    );
\register_reg[949]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(943),
      Q => \^dina\(949),
      R => \^sr\(0)
    );
\register_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(88),
      Q => \^dina\(94),
      R => \^sr\(0)
    );
\register_reg[950]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(944),
      Q => \^dina\(950),
      R => \^sr\(0)
    );
\register_reg[951]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(945),
      Q => \^dina\(951),
      R => \^sr\(0)
    );
\register_reg[952]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(946),
      Q => \^dina\(952),
      R => \^sr\(0)
    );
\register_reg[953]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(947),
      Q => \^dina\(953),
      R => \^sr\(0)
    );
\register_reg[954]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(948),
      Q => \^dina\(954),
      R => \^sr\(0)
    );
\register_reg[955]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(949),
      Q => \^dina\(955),
      R => \^sr\(0)
    );
\register_reg[956]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(950),
      Q => \^dina\(956),
      R => \^sr\(0)
    );
\register_reg[957]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(951),
      Q => \^dina\(957),
      R => \^sr\(0)
    );
\register_reg[958]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(952),
      Q => \^dina\(958),
      R => \^sr\(0)
    );
\register_reg[959]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(953),
      Q => \^dina\(959),
      R => \^sr\(0)
    );
\register_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(89),
      Q => \^dina\(95),
      R => \^sr\(0)
    );
\register_reg[960]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(954),
      Q => \^dina\(960),
      R => \^sr\(0)
    );
\register_reg[961]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(955),
      Q => \^dina\(961),
      R => \^sr\(0)
    );
\register_reg[962]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(956),
      Q => \^dina\(962),
      R => \^sr\(0)
    );
\register_reg[963]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(957),
      Q => \^dina\(963),
      R => \^sr\(0)
    );
\register_reg[964]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(958),
      Q => \^dina\(964),
      R => \^sr\(0)
    );
\register_reg[965]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(959),
      Q => \^dina\(965),
      R => \^sr\(0)
    );
\register_reg[966]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(960),
      Q => \^dina\(966),
      R => \^sr\(0)
    );
\register_reg[967]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(961),
      Q => \^dina\(967),
      R => \^sr\(0)
    );
\register_reg[968]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(962),
      Q => \^dina\(968),
      R => \^sr\(0)
    );
\register_reg[969]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(963),
      Q => \^dina\(969),
      R => \^sr\(0)
    );
\register_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(90),
      Q => \^dina\(96),
      R => \^sr\(0)
    );
\register_reg[970]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(964),
      Q => \^dina\(970),
      R => \^sr\(0)
    );
\register_reg[971]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(965),
      Q => \^dina\(971),
      R => \^sr\(0)
    );
\register_reg[972]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(966),
      Q => \^dina\(972),
      R => \^sr\(0)
    );
\register_reg[973]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(967),
      Q => \^dina\(973),
      R => \^sr\(0)
    );
\register_reg[974]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(968),
      Q => \^dina\(974),
      R => \^sr\(0)
    );
\register_reg[975]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(969),
      Q => \^dina\(975),
      R => \^sr\(0)
    );
\register_reg[976]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(970),
      Q => \^dina\(976),
      R => \^sr\(0)
    );
\register_reg[977]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(971),
      Q => \^dina\(977),
      R => \^sr\(0)
    );
\register_reg[978]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(972),
      Q => \^dina\(978),
      R => \^sr\(0)
    );
\register_reg[979]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(973),
      Q => \^dina\(979),
      R => \^sr\(0)
    );
\register_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(91),
      Q => \^dina\(97),
      R => \^sr\(0)
    );
\register_reg[980]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(974),
      Q => \^dina\(980),
      R => \^sr\(0)
    );
\register_reg[981]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(975),
      Q => \^dina\(981),
      R => \^sr\(0)
    );
\register_reg[982]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(976),
      Q => \^dina\(982),
      R => \^sr\(0)
    );
\register_reg[983]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(977),
      Q => \^dina\(983),
      R => \^sr\(0)
    );
\register_reg[984]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(978),
      Q => \^dina\(984),
      R => \^sr\(0)
    );
\register_reg[985]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(979),
      Q => \^dina\(985),
      R => \^sr\(0)
    );
\register_reg[986]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(980),
      Q => \^dina\(986),
      R => \^sr\(0)
    );
\register_reg[987]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(981),
      Q => \^dina\(987),
      R => \^sr\(0)
    );
\register_reg[988]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(982),
      Q => \^dina\(988),
      R => \^sr\(0)
    );
\register_reg[989]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(983),
      Q => \^dina\(989),
      R => \^sr\(0)
    );
\register_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(92),
      Q => \^dina\(98),
      R => \^sr\(0)
    );
\register_reg[990]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(984),
      Q => \^dina\(990),
      R => \^sr\(0)
    );
\register_reg[991]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(985),
      Q => \^dina\(991),
      R => \^sr\(0)
    );
\register_reg[992]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(986),
      Q => \^dina\(992),
      R => \^sr\(0)
    );
\register_reg[993]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(987),
      Q => \^dina\(993),
      R => \^sr\(0)
    );
\register_reg[994]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(988),
      Q => \^dina\(994),
      R => \^sr\(0)
    );
\register_reg[995]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(989),
      Q => \^dina\(995),
      R => \^sr\(0)
    );
\register_reg[996]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(990),
      Q => \^dina\(996),
      R => \^sr\(0)
    );
\register_reg[997]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(991),
      Q => \^dina\(997),
      R => \^sr\(0)
    );
\register_reg[998]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(992),
      Q => \^dina\(998),
      R => \^sr\(0)
    );
\register_reg[999]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(993),
      Q => \^dina\(999),
      R => \^sr\(0)
    );
\register_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(93),
      Q => \^dina\(99),
      R => \^sr\(0)
    );
\register_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => PixelClk,
      CE => '1',
      D => \^dina\(3),
      Q => \^dina\(9),
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ResetBridge is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : in STD_LOGIC;
    \oSyncStages_reg[1]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ResetBridge;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ResetBridge is
  signal aRst_int : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of aRst_int : signal is "true";
begin
  aRst_int <= in0;
SyncAsyncx: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync_5
     port map (
      AS(0) => aRst_int,
      \oSyncStages_reg[1]_0\ => \oSyncStages_reg[1]\,
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ResetBridge_2 is
  port (
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    pRst_n : in STD_LOGIC;
    RefClk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ResetBridge_2 : entity is "ResetBridge";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ResetBridge_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ResetBridge_2 is
  signal aRst_int : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of aRst_int : signal is "true";
begin
SyncAsyncx: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync_4
     port map (
      AS(0) => aRst_int,
      RefClk => RefClk,
      SS(0) => SS(0)
    );
aRst_int_inferred_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pRst_n,
      O => aRst_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ResetBridge_3 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aDlyLckd : in STD_LOGIC;
    RefClk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ResetBridge_3 : entity is "ResetBridge";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ResetBridge_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ResetBridge_3 is
  signal aRst_int : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of aRst_int : signal is "true";
begin
SyncAsyncx: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync
     port map (
      AS(0) => aRst_int,
      RefClk => RefClk,
      \out\(0) => \out\(0)
    );
\aRst_int_inferred_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aDlyLckd,
      O => aRst_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ResetBridge__parameterized0\ is
  port (
    pLocked : out STD_LOGIC;
    in0 : in STD_LOGIC;
    \oSyncStages_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ResetBridge__parameterized0\ : entity is "ResetBridge";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ResetBridge__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ResetBridge__parameterized0\ is
  signal aRst_int : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of aRst_int : signal is "true";
begin
  aRst_int <= in0;
SyncAsyncx: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync__parameterized1\
     port map (
      AR(0) => aRst_int,
      \oSyncStages_reg[1]_0\ => \oSyncStages_reg[1]\,
      pLocked => pLocked
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncBase is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rTimeoutCnt_reg_14_sp_1 : out STD_LOGIC;
    rTimeoutCnt_reg_21_sp_1 : out STD_LOGIC;
    rTimeoutCnt_reg_3_sp_1 : out STD_LOGIC;
    rTimeoutCnt_reg_20_sp_1 : out STD_LOGIC;
    rTimeoutCnt_reg_8_sp_1 : out STD_LOGIC;
    rTimeoutCnt_reg_10_sp_1 : out STD_LOGIC;
    RefClk : in STD_LOGIC;
    \oSyncStages_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rTimeoutCnt_reg : in STD_LOGIC_VECTOR ( 23 downto 0 );
    CLK : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncBase;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncBase is
  signal iIn_q : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal rTimeoutCnt_reg_10_sn_1 : STD_LOGIC;
  signal rTimeoutCnt_reg_14_sn_1 : STD_LOGIC;
  signal rTimeoutCnt_reg_20_sn_1 : STD_LOGIC;
  signal rTimeoutCnt_reg_21_sn_1 : STD_LOGIC;
  signal rTimeoutCnt_reg_3_sn_1 : STD_LOGIC;
  signal rTimeoutCnt_reg_8_sn_1 : STD_LOGIC;
begin
  rTimeoutCnt_reg_10_sp_1 <= rTimeoutCnt_reg_10_sn_1;
  rTimeoutCnt_reg_14_sp_1 <= rTimeoutCnt_reg_14_sn_1;
  rTimeoutCnt_reg_20_sp_1 <= rTimeoutCnt_reg_20_sn_1;
  rTimeoutCnt_reg_21_sp_1 <= rTimeoutCnt_reg_21_sn_1;
  rTimeoutCnt_reg_3_sp_1 <= rTimeoutCnt_reg_3_sn_1;
  rTimeoutCnt_reg_8_sp_1 <= rTimeoutCnt_reg_8_sn_1;
SyncAsyncx: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync__parameterized1_7\
     port map (
      CLK => CLK,
      D(0) => iIn_q,
      \oSyncStages_reg[1]_0\(0) => \oSyncStages_reg[1]\(0),
      \out\(0) => \out\(0)
    );
\iIn_q_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => rTimeoutCnt_reg_14_sn_1,
      I1 => rTimeoutCnt_reg_21_sn_1,
      I2 => rTimeoutCnt_reg_3_sn_1,
      I3 => rTimeoutCnt_reg_20_sn_1,
      I4 => rTimeoutCnt_reg_8_sn_1,
      I5 => rTimeoutCnt_reg_10_sn_1,
      O => p_0_out
    );
\iIn_q_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rTimeoutCnt_reg(14),
      I1 => rTimeoutCnt_reg(16),
      I2 => rTimeoutCnt_reg(11),
      I3 => rTimeoutCnt_reg(13),
      O => rTimeoutCnt_reg_14_sn_1
    );
iIn_q_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rTimeoutCnt_reg(21),
      I1 => rTimeoutCnt_reg(22),
      I2 => rTimeoutCnt_reg(17),
      I3 => rTimeoutCnt_reg(18),
      O => rTimeoutCnt_reg_21_sn_1
    );
iIn_q_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => rTimeoutCnt_reg(3),
      I1 => rTimeoutCnt_reg(15),
      I2 => rTimeoutCnt_reg(1),
      I3 => rTimeoutCnt_reg(2),
      O => rTimeoutCnt_reg_3_sn_1
    );
iIn_q_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => rTimeoutCnt_reg(20),
      I1 => rTimeoutCnt_reg(19),
      I2 => rTimeoutCnt_reg(23),
      I3 => rTimeoutCnt_reg(0),
      O => rTimeoutCnt_reg_20_sn_1
    );
iIn_q_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => rTimeoutCnt_reg(8),
      I1 => rTimeoutCnt_reg(7),
      I2 => rTimeoutCnt_reg(12),
      I3 => rTimeoutCnt_reg(9),
      O => rTimeoutCnt_reg_8_sn_1
    );
iIn_q_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => rTimeoutCnt_reg(10),
      I1 => rTimeoutCnt_reg(6),
      I2 => rTimeoutCnt_reg(4),
      I3 => rTimeoutCnt_reg(5),
      O => rTimeoutCnt_reg_10_sn_1
    );
iIn_q_reg: unisim.vcomponents.FDCE
     port map (
      C => RefClk,
      CE => '1',
      CLR => \oSyncStages_reg[1]\(0),
      D => p_0_out,
      Q => iIn_q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncBase_11 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rTimeoutCnt_reg_14_sp_1 : out STD_LOGIC;
    rTimeoutCnt_reg_21_sp_1 : out STD_LOGIC;
    rTimeoutCnt_reg_3_sp_1 : out STD_LOGIC;
    rTimeoutCnt_reg_20_sp_1 : out STD_LOGIC;
    rTimeoutCnt_reg_8_sp_1 : out STD_LOGIC;
    rTimeoutCnt_reg_10_sp_1 : out STD_LOGIC;
    RefClk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    rTimeoutCnt_reg : in STD_LOGIC_VECTOR ( 23 downto 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncBase_11 : entity is "SyncBase";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncBase_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncBase_11 is
  signal \iIn_q_i_1__3_n_0\ : STD_LOGIC;
  signal iIn_q_reg_n_0 : STD_LOGIC;
  signal rTimeoutCnt_reg_10_sn_1 : STD_LOGIC;
  signal rTimeoutCnt_reg_14_sn_1 : STD_LOGIC;
  signal rTimeoutCnt_reg_20_sn_1 : STD_LOGIC;
  signal rTimeoutCnt_reg_21_sn_1 : STD_LOGIC;
  signal rTimeoutCnt_reg_3_sn_1 : STD_LOGIC;
  signal rTimeoutCnt_reg_8_sn_1 : STD_LOGIC;
begin
  rTimeoutCnt_reg_10_sp_1 <= rTimeoutCnt_reg_10_sn_1;
  rTimeoutCnt_reg_14_sp_1 <= rTimeoutCnt_reg_14_sn_1;
  rTimeoutCnt_reg_20_sp_1 <= rTimeoutCnt_reg_20_sn_1;
  rTimeoutCnt_reg_21_sp_1 <= rTimeoutCnt_reg_21_sn_1;
  rTimeoutCnt_reg_3_sp_1 <= rTimeoutCnt_reg_3_sn_1;
  rTimeoutCnt_reg_8_sp_1 <= rTimeoutCnt_reg_8_sn_1;
SyncAsyncx: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync__parameterized1_14\
     port map (
      AS(0) => AS(0),
      CLK => CLK,
      D(0) => iIn_q_reg_n_0,
      \out\(0) => \out\(0)
    );
\iIn_q_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => rTimeoutCnt_reg_14_sn_1,
      I1 => rTimeoutCnt_reg_21_sn_1,
      I2 => rTimeoutCnt_reg_3_sn_1,
      I3 => rTimeoutCnt_reg_20_sn_1,
      I4 => rTimeoutCnt_reg_8_sn_1,
      I5 => rTimeoutCnt_reg_10_sn_1,
      O => \iIn_q_i_1__3_n_0\
    );
\iIn_q_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rTimeoutCnt_reg(14),
      I1 => rTimeoutCnt_reg(16),
      I2 => rTimeoutCnt_reg(11),
      I3 => rTimeoutCnt_reg(13),
      O => rTimeoutCnt_reg_14_sn_1
    );
\iIn_q_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rTimeoutCnt_reg(21),
      I1 => rTimeoutCnt_reg(22),
      I2 => rTimeoutCnt_reg(17),
      I3 => rTimeoutCnt_reg(18),
      O => rTimeoutCnt_reg_21_sn_1
    );
\iIn_q_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => rTimeoutCnt_reg(3),
      I1 => rTimeoutCnt_reg(15),
      I2 => rTimeoutCnt_reg(1),
      I3 => rTimeoutCnt_reg(2),
      O => rTimeoutCnt_reg_3_sn_1
    );
\iIn_q_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => rTimeoutCnt_reg(20),
      I1 => rTimeoutCnt_reg(19),
      I2 => rTimeoutCnt_reg(23),
      I3 => rTimeoutCnt_reg(0),
      O => rTimeoutCnt_reg_20_sn_1
    );
\iIn_q_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => rTimeoutCnt_reg(8),
      I1 => rTimeoutCnt_reg(7),
      I2 => rTimeoutCnt_reg(12),
      I3 => rTimeoutCnt_reg(9),
      O => rTimeoutCnt_reg_8_sn_1
    );
\iIn_q_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => rTimeoutCnt_reg(10),
      I1 => rTimeoutCnt_reg(6),
      I2 => rTimeoutCnt_reg(4),
      I3 => rTimeoutCnt_reg(5),
      O => rTimeoutCnt_reg_10_sn_1
    );
iIn_q_reg: unisim.vcomponents.FDCE
     port map (
      C => RefClk,
      CE => '1',
      CLR => AS(0),
      D => \iIn_q_i_1__3_n_0\,
      Q => iIn_q_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncBase_18 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rTimeoutCnt_reg_14_sp_1 : out STD_LOGIC;
    rTimeoutCnt_reg_21_sp_1 : out STD_LOGIC;
    rTimeoutCnt_reg_3_sp_1 : out STD_LOGIC;
    rTimeoutCnt_reg_20_sp_1 : out STD_LOGIC;
    rTimeoutCnt_reg_8_sp_1 : out STD_LOGIC;
    rTimeoutCnt_reg_10_sp_1 : out STD_LOGIC;
    RefClk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    rTimeoutCnt_reg : in STD_LOGIC_VECTOR ( 23 downto 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncBase_18 : entity is "SyncBase";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncBase_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncBase_18 is
  signal \iIn_q_i_1__4_n_0\ : STD_LOGIC;
  signal iIn_q_reg_n_0 : STD_LOGIC;
  signal rTimeoutCnt_reg_10_sn_1 : STD_LOGIC;
  signal rTimeoutCnt_reg_14_sn_1 : STD_LOGIC;
  signal rTimeoutCnt_reg_20_sn_1 : STD_LOGIC;
  signal rTimeoutCnt_reg_21_sn_1 : STD_LOGIC;
  signal rTimeoutCnt_reg_3_sn_1 : STD_LOGIC;
  signal rTimeoutCnt_reg_8_sn_1 : STD_LOGIC;
begin
  rTimeoutCnt_reg_10_sp_1 <= rTimeoutCnt_reg_10_sn_1;
  rTimeoutCnt_reg_14_sp_1 <= rTimeoutCnt_reg_14_sn_1;
  rTimeoutCnt_reg_20_sp_1 <= rTimeoutCnt_reg_20_sn_1;
  rTimeoutCnt_reg_21_sp_1 <= rTimeoutCnt_reg_21_sn_1;
  rTimeoutCnt_reg_3_sp_1 <= rTimeoutCnt_reg_3_sn_1;
  rTimeoutCnt_reg_8_sp_1 <= rTimeoutCnt_reg_8_sn_1;
SyncAsyncx: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync__parameterized1_21\
     port map (
      AS(0) => AS(0),
      CLK => CLK,
      D(0) => iIn_q_reg_n_0,
      \out\(0) => \out\(0)
    );
\iIn_q_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => rTimeoutCnt_reg_14_sn_1,
      I1 => rTimeoutCnt_reg_21_sn_1,
      I2 => rTimeoutCnt_reg_3_sn_1,
      I3 => rTimeoutCnt_reg_20_sn_1,
      I4 => rTimeoutCnt_reg_8_sn_1,
      I5 => rTimeoutCnt_reg_10_sn_1,
      O => \iIn_q_i_1__4_n_0\
    );
\iIn_q_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rTimeoutCnt_reg(14),
      I1 => rTimeoutCnt_reg(16),
      I2 => rTimeoutCnt_reg(11),
      I3 => rTimeoutCnt_reg(13),
      O => rTimeoutCnt_reg_14_sn_1
    );
\iIn_q_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rTimeoutCnt_reg(21),
      I1 => rTimeoutCnt_reg(22),
      I2 => rTimeoutCnt_reg(17),
      I3 => rTimeoutCnt_reg(18),
      O => rTimeoutCnt_reg_21_sn_1
    );
\iIn_q_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => rTimeoutCnt_reg(3),
      I1 => rTimeoutCnt_reg(15),
      I2 => rTimeoutCnt_reg(1),
      I3 => rTimeoutCnt_reg(2),
      O => rTimeoutCnt_reg_3_sn_1
    );
\iIn_q_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => rTimeoutCnt_reg(20),
      I1 => rTimeoutCnt_reg(19),
      I2 => rTimeoutCnt_reg(23),
      I3 => rTimeoutCnt_reg(0),
      O => rTimeoutCnt_reg_20_sn_1
    );
\iIn_q_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => rTimeoutCnt_reg(8),
      I1 => rTimeoutCnt_reg(7),
      I2 => rTimeoutCnt_reg(12),
      I3 => rTimeoutCnt_reg(9),
      O => rTimeoutCnt_reg_8_sn_1
    );
\iIn_q_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => rTimeoutCnt_reg(10),
      I1 => rTimeoutCnt_reg(6),
      I2 => rTimeoutCnt_reg(4),
      I3 => rTimeoutCnt_reg(5),
      O => rTimeoutCnt_reg_10_sn_1
    );
iIn_q_reg: unisim.vcomponents.FDCE
     port map (
      C => RefClk,
      CE => '1',
      CLR => AS(0),
      D => \iIn_q_i_1__4_n_0\,
      Q => iIn_q_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncBase__parameterized0\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    iIn_q_reg_0 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    \oSyncStages_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    RefClk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncBase__parameterized0\ : entity is "SyncBase";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncBase__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncBase__parameterized0\ is
  signal iIn_q_reg_n_0 : STD_LOGIC;
begin
SyncAsyncx: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync_6
     port map (
      D(0) => iIn_q_reg_n_0,
      RefClk => RefClk,
      \oSyncStages_reg[1]_0\(0) => \oSyncStages_reg[1]\(0),
      \out\(0) => \out\(0)
    );
iIn_q_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => iIn_q_reg_0,
      PRE => \oSyncStages_reg[1]\(0),
      Q => iIn_q_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncBase__parameterized0_12\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    iIn_q_reg_0 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    RefClk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncBase__parameterized0_12\ : entity is "SyncBase";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncBase__parameterized0_12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncBase__parameterized0_12\ is
  signal iIn_q_reg_n_0 : STD_LOGIC;
begin
SyncAsyncx: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync_13
     port map (
      AS(0) => AS(0),
      D(0) => iIn_q_reg_n_0,
      RefClk => RefClk,
      \out\(0) => \out\(0)
    );
iIn_q_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => iIn_q_reg_0,
      PRE => AS(0),
      Q => iIn_q_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncBase__parameterized0_19\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    iIn_q_reg_0 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    RefClk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncBase__parameterized0_19\ : entity is "SyncBase";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncBase__parameterized0_19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncBase__parameterized0_19\ is
  signal iIn_q_reg_n_0 : STD_LOGIC;
begin
SyncAsyncx: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync_20
     port map (
      AS(0) => AS(0),
      D(0) => iIn_q_reg_n_0,
      RefClk => RefClk,
      \out\(0) => \out\(0)
    );
iIn_q_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => iIn_q_reg_0,
      PRE => AS(0),
      Q => iIn_q_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TMDS_Clocking is
  port (
    SerialClkBuffer_0 : out STD_LOGIC;
    PixelClkBuffer_0 : out STD_LOGIC;
    in0 : out STD_LOGIC;
    RefClk : in STD_LOGIC;
    TMDS_Clk_p : in STD_LOGIC;
    TMDS_Clk_n : in STD_LOGIC;
    pRst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TMDS_Clocking;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TMDS_Clocking is
  signal CLKFBIN : STD_LOGIC;
  signal CLK_IN_hdmi_clk : STD_LOGIC;
  signal CLK_OUT_5x_hdmi_clk : STD_LOGIC;
  signal MMCM_LockSync_n_0 : STD_LOGIC;
  signal RdyLostReset_n_0 : STD_LOGIC;
  signal aDlyLckd : STD_LOGIC;
  signal aLocked_reg_n_0 : STD_LOGIC;
  signal aMMCM_Locked : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal rDlyRstCnt0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \rDlyRstCnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \rDlyRstCnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \rDlyRstCnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \rDlyRstCnt[4]_i_2_n_0\ : STD_LOGIC;
  signal rDlyRstCnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rDlyRst_i_1_n_0 : STD_LOGIC;
  signal rDlyRst_reg_n_0 : STD_LOGIC;
  signal rLockLostRst : STD_LOGIC;
  signal rMMCM_LckdFallingFlag : STD_LOGIC;
  signal rMMCM_LckdFallingFlag0 : STD_LOGIC;
  signal rMMCM_LckdRisingFlag0 : STD_LOGIC;
  signal rMMCM_LckdRisingFlag_reg_n_0 : STD_LOGIC;
  signal \rMMCM_Locked_q_reg_n_0_[0]\ : STD_LOGIC;
  signal rMMCM_Reset_q : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \rMMCM_Reset_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \rMMCM_Reset_q_reg_n_0_[0]\ : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal NLW_DVI_ClkGenerator_CLKFBOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_DVI_ClkGenerator_CLKFBSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_DVI_ClkGenerator_CLKINSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_DVI_ClkGenerator_CLKOUT0B_UNCONNECTED : STD_LOGIC;
  signal NLW_DVI_ClkGenerator_CLKOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_DVI_ClkGenerator_CLKOUT1B_UNCONNECTED : STD_LOGIC;
  signal NLW_DVI_ClkGenerator_CLKOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_DVI_ClkGenerator_CLKOUT2B_UNCONNECTED : STD_LOGIC;
  signal NLW_DVI_ClkGenerator_CLKOUT3_UNCONNECTED : STD_LOGIC;
  signal NLW_DVI_ClkGenerator_CLKOUT3B_UNCONNECTED : STD_LOGIC;
  signal NLW_DVI_ClkGenerator_CLKOUT4_UNCONNECTED : STD_LOGIC;
  signal NLW_DVI_ClkGenerator_CLKOUT5_UNCONNECTED : STD_LOGIC;
  signal NLW_DVI_ClkGenerator_CLKOUT6_UNCONNECTED : STD_LOGIC;
  signal NLW_DVI_ClkGenerator_DRDY_UNCONNECTED : STD_LOGIC;
  signal NLW_DVI_ClkGenerator_PSDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_DVI_ClkGenerator_DO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute box_type : string;
  attribute box_type of DVI_ClkGenerator : label is "PRIMITIVE";
  attribute box_type of IDelayCtrlX : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of InputBuffer : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of InputBuffer : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of InputBuffer : label is "AUTO";
  attribute box_type of InputBuffer : label is "PRIMITIVE";
  attribute box_type of PixelClkBuffer : label is "PRIMITIVE";
  attribute box_type of SerialClkBuffer : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rDlyRstCnt[1]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \rDlyRstCnt[2]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \rDlyRstCnt[3]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \rDlyRstCnt[4]_i_2\ : label is "soft_lutpair84";
begin
DVI_ClkGenerator: unisim.vcomponents.MMCME2_ADV
    generic map(
      BANDWIDTH => "OPTIMIZED",
      CLKFBOUT_MULT_F => 15.000000,
      CLKFBOUT_PHASE => 0.000000,
      CLKFBOUT_USE_FINE_PS => false,
      CLKIN1_PERIOD => 18.000000,
      CLKIN2_PERIOD => 0.000000,
      CLKOUT0_DIVIDE_F => 3.000000,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT0_USE_FINE_PS => false,
      CLKOUT1_DIVIDE => 1,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT1_USE_FINE_PS => false,
      CLKOUT2_DIVIDE => 1,
      CLKOUT2_DUTY_CYCLE => 0.500000,
      CLKOUT2_PHASE => 0.000000,
      CLKOUT2_USE_FINE_PS => false,
      CLKOUT3_DIVIDE => 1,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT3_USE_FINE_PS => false,
      CLKOUT4_CASCADE => false,
      CLKOUT4_DIVIDE => 1,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 0.000000,
      CLKOUT4_USE_FINE_PS => false,
      CLKOUT5_DIVIDE => 1,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      CLKOUT5_USE_FINE_PS => false,
      CLKOUT6_DIVIDE => 1,
      CLKOUT6_DUTY_CYCLE => 0.500000,
      CLKOUT6_PHASE => 0.000000,
      CLKOUT6_USE_FINE_PS => false,
      COMPENSATION => "INTERNAL",
      DIVCLK_DIVIDE => 1,
      IS_CLKINSEL_INVERTED => '0',
      IS_PSEN_INVERTED => '0',
      IS_PSINCDEC_INVERTED => '0',
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0',
      REF_JITTER1 => 0.010000,
      REF_JITTER2 => 0.000000,
      SS_EN => "FALSE",
      SS_MODE => "CENTER_HIGH",
      SS_MOD_PERIOD => 10000,
      STARTUP_WAIT => false
    )
        port map (
      CLKFBIN => CLKFBIN,
      CLKFBOUT => CLKFBIN,
      CLKFBOUTB => NLW_DVI_ClkGenerator_CLKFBOUTB_UNCONNECTED,
      CLKFBSTOPPED => NLW_DVI_ClkGenerator_CLKFBSTOPPED_UNCONNECTED,
      CLKIN1 => CLK_IN_hdmi_clk,
      CLKIN2 => '0',
      CLKINSEL => '1',
      CLKINSTOPPED => NLW_DVI_ClkGenerator_CLKINSTOPPED_UNCONNECTED,
      CLKOUT0 => CLK_OUT_5x_hdmi_clk,
      CLKOUT0B => NLW_DVI_ClkGenerator_CLKOUT0B_UNCONNECTED,
      CLKOUT1 => NLW_DVI_ClkGenerator_CLKOUT1_UNCONNECTED,
      CLKOUT1B => NLW_DVI_ClkGenerator_CLKOUT1B_UNCONNECTED,
      CLKOUT2 => NLW_DVI_ClkGenerator_CLKOUT2_UNCONNECTED,
      CLKOUT2B => NLW_DVI_ClkGenerator_CLKOUT2B_UNCONNECTED,
      CLKOUT3 => NLW_DVI_ClkGenerator_CLKOUT3_UNCONNECTED,
      CLKOUT3B => NLW_DVI_ClkGenerator_CLKOUT3B_UNCONNECTED,
      CLKOUT4 => NLW_DVI_ClkGenerator_CLKOUT4_UNCONNECTED,
      CLKOUT5 => NLW_DVI_ClkGenerator_CLKOUT5_UNCONNECTED,
      CLKOUT6 => NLW_DVI_ClkGenerator_CLKOUT6_UNCONNECTED,
      DADDR(6 downto 0) => B"0000000",
      DCLK => '0',
      DEN => '0',
      DI(15 downto 0) => B"0000000000000000",
      DO(15 downto 0) => NLW_DVI_ClkGenerator_DO_UNCONNECTED(15 downto 0),
      DRDY => NLW_DVI_ClkGenerator_DRDY_UNCONNECTED,
      DWE => '0',
      LOCKED => aMMCM_Locked,
      PSCLK => '0',
      PSDONE => NLW_DVI_ClkGenerator_PSDONE_UNCONNECTED,
      PSEN => '0',
      PSINCDEC => '0',
      PWRDWN => '0',
      RST => \rMMCM_Reset_q_reg_n_0_[0]\
    );
IDelayCtrlX: unisim.vcomponents.IDELAYCTRL
    generic map(
      SIM_DEVICE => "7SERIES"
    )
        port map (
      RDY => aDlyLckd,
      REFCLK => RefClk,
      RST => rDlyRst_reg_n_0
    );
InputBuffer: unisim.vcomponents.IBUFDS
    generic map(
      CCIO_EN_M => "TRUE",
      CCIO_EN_S => "TRUE"
    )
        port map (
      I => TMDS_Clk_p,
      IB => TMDS_Clk_n,
      O => CLK_IN_hdmi_clk
    );
LockLostReset: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ResetBridge_2
     port map (
      RefClk => RefClk,
      SS(0) => rLockLostRst,
      pRst_n => pRst_n
    );
MMCM_LockSync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncAsync__parameterized0\
     port map (
      D(0) => MMCM_LockSync_n_0,
      Q(0) => p_0_in,
      RefClk => RefClk,
      \oSyncStages_reg[0]_0\(0) => aMMCM_Locked,
      rMMCM_LckdFallingFlag0 => rMMCM_LckdFallingFlag0,
      rMMCM_LckdRisingFlag0 => rMMCM_LckdRisingFlag0
    );
PixelClkBuffer: unisim.vcomponents.BUFR
    generic map(
      BUFR_DIVIDE => "5",
      SIM_DEVICE => "7SERIES"
    )
        port map (
      CE => '1',
      CLR => rMMCM_LckdRisingFlag_reg_n_0,
      I => CLK_OUT_5x_hdmi_clk,
      O => PixelClkBuffer_0
    );
RdyLostReset: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ResetBridge_3
     port map (
      RefClk => RefClk,
      aDlyLckd => aDlyLckd,
      \out\(0) => RdyLostReset_n_0
    );
SerialClkBuffer: unisim.vcomponents.BUFIO
     port map (
      I => CLK_OUT_5x_hdmi_clk,
      O => SerialClkBuffer_0
    );
aLocked_reg: unisim.vcomponents.FDCE
     port map (
      C => RefClk,
      CE => '1',
      CLR => RdyLostReset_n_0,
      D => \rMMCM_Locked_q_reg_n_0_[0]\,
      Q => aLocked_reg_n_0
    );
\aRst_int_inferred_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aLocked_reg_n_0,
      O => in0
    );
\rDlyRstCnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rDlyRstCnt_reg(0),
      O => rDlyRstCnt0(0)
    );
\rDlyRstCnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rDlyRstCnt_reg(0),
      I1 => rDlyRstCnt_reg(1),
      O => \rDlyRstCnt[1]_i_1_n_0\
    );
\rDlyRstCnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => rDlyRstCnt_reg(1),
      I1 => rDlyRstCnt_reg(0),
      I2 => rDlyRstCnt_reg(2),
      O => \rDlyRstCnt[2]_i_1_n_0\
    );
\rDlyRstCnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => rDlyRstCnt_reg(1),
      I1 => rDlyRstCnt_reg(0),
      I2 => rDlyRstCnt_reg(2),
      I3 => rDlyRstCnt_reg(3),
      O => \rDlyRstCnt[3]_i_1_n_0\
    );
\rDlyRstCnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => rDlyRstCnt_reg(2),
      I1 => rDlyRstCnt_reg(0),
      I2 => rDlyRstCnt_reg(1),
      I3 => rDlyRstCnt_reg(3),
      I4 => rDlyRstCnt_reg(4),
      O => sel
    );
\rDlyRstCnt[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => rDlyRstCnt_reg(3),
      I1 => rDlyRstCnt_reg(2),
      I2 => rDlyRstCnt_reg(0),
      I3 => rDlyRstCnt_reg(1),
      I4 => rDlyRstCnt_reg(4),
      O => \rDlyRstCnt[4]_i_2_n_0\
    );
\rDlyRstCnt_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => RefClk,
      CE => sel,
      D => rDlyRstCnt0(0),
      Q => rDlyRstCnt_reg(0),
      S => rLockLostRst
    );
\rDlyRstCnt_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => RefClk,
      CE => sel,
      D => \rDlyRstCnt[1]_i_1_n_0\,
      Q => rDlyRstCnt_reg(1),
      S => rLockLostRst
    );
\rDlyRstCnt_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => RefClk,
      CE => sel,
      D => \rDlyRstCnt[2]_i_1_n_0\,
      Q => rDlyRstCnt_reg(2),
      S => rLockLostRst
    );
\rDlyRstCnt_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => RefClk,
      CE => sel,
      D => \rDlyRstCnt[3]_i_1_n_0\,
      Q => rDlyRstCnt_reg(3),
      S => rLockLostRst
    );
\rDlyRstCnt_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => RefClk,
      CE => sel,
      D => \rDlyRstCnt[4]_i_2_n_0\,
      Q => rDlyRstCnt_reg(4),
      S => rLockLostRst
    );
rDlyRst_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => rDlyRst_reg_n_0,
      I1 => sel,
      I2 => rLockLostRst,
      O => rDlyRst_i_1_n_0
    );
rDlyRst_reg: unisim.vcomponents.FDRE
     port map (
      C => RefClk,
      CE => '1',
      D => rDlyRst_i_1_n_0,
      Q => rDlyRst_reg_n_0,
      R => '0'
    );
rMMCM_LckdFallingFlag_reg: unisim.vcomponents.FDRE
     port map (
      C => RefClk,
      CE => '1',
      D => rMMCM_LckdFallingFlag0,
      Q => rMMCM_LckdFallingFlag,
      R => '0'
    );
rMMCM_LckdRisingFlag_reg: unisim.vcomponents.FDRE
     port map (
      C => RefClk,
      CE => '1',
      D => rMMCM_LckdRisingFlag0,
      Q => rMMCM_LckdRisingFlag_reg_n_0,
      R => '0'
    );
\rMMCM_Locked_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => RefClk,
      CE => '1',
      D => p_0_in,
      Q => \rMMCM_Locked_q_reg_n_0_[0]\,
      R => '0'
    );
\rMMCM_Locked_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => RefClk,
      CE => '1',
      D => MMCM_LockSync_n_0,
      Q => p_0_in,
      R => '0'
    );
\rMMCM_Reset_q[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rMMCM_LckdFallingFlag,
      I1 => rMMCM_Reset_q(1),
      O => \rMMCM_Reset_q[0]_i_1_n_0\
    );
\rMMCM_Reset_q_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => RefClk,
      CE => '1',
      D => \rMMCM_Reset_q[0]_i_1_n_0\,
      PRE => rLockLostRst,
      Q => \rMMCM_Reset_q_reg_n_0_[0]\
    );
\rMMCM_Reset_q_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => RefClk,
      CE => '1',
      D => rMMCM_LckdFallingFlag,
      PRE => rLockLostRst,
      Q => rMMCM_Reset_q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TMDS_Decoder is
  port (
    pVde : out STD_LOGIC;
    pVld_0 : out STD_LOGIC;
    pC0 : out STD_LOGIC;
    pC1 : out STD_LOGIC;
    pAllVld : out STD_LOGIC;
    pRdy_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    TMDS_Data_p : in STD_LOGIC_VECTOR ( 0 to 0 );
    TMDS_Data_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    DeserializerMaster : in STD_LOGIC;
    CLKB : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    RefClk : in STD_LOGIC;
    pRdEn_reg : in STD_LOGIC;
    pVld_2 : in STD_LOGIC;
    pVld_1 : in STD_LOGIC;
    pRdy_1 : in STD_LOGIC;
    pRdy_2 : in STD_LOGIC;
    pAllVldBgnFlag : in STD_LOGIC;
    pRst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TMDS_Decoder;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TMDS_Decoder is
  signal ChannelBondX_n_11 : STD_LOGIC;
  signal ChannelBondX_n_12 : STD_LOGIC;
  signal ChannelBondX_n_9 : STD_LOGIC;
  signal PhaseAlignX_n_4 : STD_LOGIC;
  signal PhaseAlignX_n_6 : STD_LOGIC;
  signal SyncBaseOvf_n_1 : STD_LOGIC;
  signal SyncBaseOvf_n_2 : STD_LOGIC;
  signal SyncBaseOvf_n_3 : STD_LOGIC;
  signal SyncBaseOvf_n_4 : STD_LOGIC;
  signal SyncBaseOvf_n_5 : STD_LOGIC;
  signal SyncBaseOvf_n_6 : STD_LOGIC;
  signal pAlignErr_q : STD_LOGIC;
  signal \pAlignRst_i_1__1_n_0\ : STD_LOGIC;
  signal pAlignRst_reg_n_0 : STD_LOGIC;
  signal \^pallvld\ : STD_LOGIC;
  signal pBitslip0 : STD_LOGIC;
  signal \pBitslipCnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \pBitslipCnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \pBitslipCnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \pBitslipCnt_reg_n_0_[1]\ : STD_LOGIC;
  signal pBitslip_reg_n_0 : STD_LOGIC;
  signal \^pc0\ : STD_LOGIC;
  signal \^pc1\ : STD_LOGIC;
  signal pDataIn : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pDataInRaw : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal pIDLY_CE : STD_LOGIC;
  signal pIDLY_CNT : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal pIDLY_INC : STD_LOGIC;
  signal pIDLY_LD : STD_LOGIC;
  signal pTimeoutOvf : STD_LOGIC;
  signal pVde_1 : STD_LOGIC;
  signal \rTimeoutCnt[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \rTimeoutCnt[0]_i_3__1_n_0\ : STD_LOGIC;
  signal rTimeoutCnt_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \rTimeoutCnt_reg[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[0]_i_2__1_n_1\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[0]_i_2__1_n_2\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[0]_i_2__1_n_3\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[0]_i_2__1_n_4\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[0]_i_2__1_n_5\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[0]_i_2__1_n_6\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[0]_i_2__1_n_7\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[12]_i_1__1_n_1\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[12]_i_1__1_n_2\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[12]_i_1__1_n_3\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[12]_i_1__1_n_4\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[12]_i_1__1_n_5\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[12]_i_1__1_n_6\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[12]_i_1__1_n_7\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[16]_i_1__1_n_1\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[16]_i_1__1_n_2\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[16]_i_1__1_n_3\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[16]_i_1__1_n_4\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[16]_i_1__1_n_5\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[16]_i_1__1_n_6\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[16]_i_1__1_n_7\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[20]_i_1__1_n_1\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[20]_i_1__1_n_2\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[20]_i_1__1_n_3\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[20]_i_1__1_n_4\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[20]_i_1__1_n_5\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[20]_i_1__1_n_6\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[20]_i_1__1_n_7\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[4]_i_1__1_n_7\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal rTimeoutRst : STD_LOGIC;
  signal \NLW_rTimeoutCnt_reg[20]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pBitslipCnt[0]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \pBitslipCnt[1]_i_1\ : label is "soft_lutpair28";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \rTimeoutCnt_reg[0]_i_2__1\ : label is 11;
  attribute ADDER_THRESHOLD of \rTimeoutCnt_reg[12]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \rTimeoutCnt_reg[16]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \rTimeoutCnt_reg[20]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \rTimeoutCnt_reg[4]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \rTimeoutCnt_reg[8]_i_1__1\ : label is 11;
begin
  pAllVld <= \^pallvld\;
  pC0 <= \^pc0\;
  pC1 <= \^pc1\;
ChannelBondX: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ChannelBond_15
     port map (
      CLK => CLK,
      D(7 downto 0) => pDataIn(7 downto 0),
      I62(9 downto 0) => pDataInRaw(9 downto 0),
      SR(0) => ChannelBondX_n_9,
      pAllVld => \^pallvld\,
      pAllVldBgnFlag => pAllVldBgnFlag,
      pC0 => \^pc0\,
      pC1 => \^pc1\,
      \pDataFIFO_reg[8]_0\ => ChannelBondX_n_12,
      \pDataFIFO_reg[9]_0\ => ChannelBondX_n_11,
      pMeRdy_int_reg_0 => pRdy_0,
      pRdEn_reg_0 => pRdEn_reg,
      pRdy_1 => pRdy_1,
      pRdy_2 => pRdy_2,
      pVde_1 => pVde_1
    );
InputSERDES_X: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_InputSERDES_16
     port map (
      AS(0) => AS(0),
      CLK => CLK,
      CLKB => CLKB,
      D(4 downto 0) => pIDLY_CNT(4 downto 0),
      DeserializerMaster_0 => DeserializerMaster,
      DeserializerSlave_0 => pBitslip_reg_n_0,
      I62(9 downto 0) => pDataInRaw(9 downto 0),
      TMDS_Data_n(0) => TMDS_Data_n(0),
      TMDS_Data_p(0) => TMDS_Data_p(0),
      pIDLY_CE => pIDLY_CE,
      pIDLY_INC => pIDLY_INC,
      pIDLY_LD => pIDLY_LD
    );
PhaseAlignX: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PhaseAlign_17
     port map (
      CLK => CLK,
      D(8 downto 0) => pDataInRaw(8 downto 0),
      SS(0) => pAlignRst_reg_n_0,
      \out\(0) => pTimeoutOvf,
      pAlignErr_q => pAlignErr_q,
      pAllVld => \^pallvld\,
      pBitslip0 => pBitslip0,
      pError_reg_0 => PhaseAlignX_n_4,
      pIDLY_CE => pIDLY_CE,
      \pIDLY_CNT_Q_reg[4]_0\(4 downto 0) => pIDLY_CNT(4 downto 0),
      pIDLY_INC => pIDLY_INC,
      pIDLY_LD => pIDLY_LD,
      \pState_reg[9]_0\ => PhaseAlignX_n_6,
      pVld_0 => pVld_0,
      pVld_1 => pVld_1,
      pVld_2 => pVld_2
    );
SyncBaseOvf: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncBase_18
     port map (
      AS(0) => AS(0),
      CLK => CLK,
      RefClk => RefClk,
      \out\(0) => pTimeoutOvf,
      rTimeoutCnt_reg(23 downto 0) => rTimeoutCnt_reg(23 downto 0),
      rTimeoutCnt_reg_10_sp_1 => SyncBaseOvf_n_6,
      rTimeoutCnt_reg_14_sp_1 => SyncBaseOvf_n_1,
      rTimeoutCnt_reg_20_sp_1 => SyncBaseOvf_n_4,
      rTimeoutCnt_reg_21_sp_1 => SyncBaseOvf_n_2,
      rTimeoutCnt_reg_3_sp_1 => SyncBaseOvf_n_3,
      rTimeoutCnt_reg_8_sp_1 => SyncBaseOvf_n_5
    );
SyncBaseRst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncBase__parameterized0_19\
     port map (
      AS(0) => AS(0),
      CLK => CLK,
      RefClk => RefClk,
      iIn_q_reg_0 => PhaseAlignX_n_6,
      \out\(0) => rTimeoutRst
    );
pAlignErr_q_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => PhaseAlignX_n_4,
      Q => pAlignErr_q,
      R => '0'
    );
\pAlignRst_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDDDDD"
    )
        port map (
      I0 => pRst_n,
      I1 => pBitslip_reg_n_0,
      I2 => \pBitslipCnt_reg_n_0_[1]\,
      I3 => \pBitslipCnt_reg_n_0_[0]\,
      I4 => pAlignRst_reg_n_0,
      O => \pAlignRst_i_1__1_n_0\
    );
pAlignRst_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \pAlignRst_i_1__1_n_0\,
      PRE => AS(0),
      Q => pAlignRst_reg_n_0
    );
\pBitslipCnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \pBitslipCnt_reg_n_0_[0]\,
      I1 => \pBitslipCnt_reg_n_0_[1]\,
      I2 => pBitslip_reg_n_0,
      O => \pBitslipCnt[0]_i_1_n_0\
    );
\pBitslipCnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \pBitslipCnt_reg_n_0_[0]\,
      I1 => \pBitslipCnt_reg_n_0_[1]\,
      I2 => pBitslip_reg_n_0,
      O => \pBitslipCnt[1]_i_1_n_0\
    );
\pBitslipCnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \pBitslipCnt[0]_i_1_n_0\,
      Q => \pBitslipCnt_reg_n_0_[0]\,
      R => '0'
    );
\pBitslipCnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \pBitslipCnt[1]_i_1_n_0\,
      Q => \pBitslipCnt_reg_n_0_[1]\,
      R => '0'
    );
pBitslip_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pBitslip0,
      Q => pBitslip_reg_n_0,
      R => '0'
    );
pC0_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ChannelBondX_n_12,
      Q => \^pc0\,
      R => ChannelBondX_n_9
    );
pC1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ChannelBondX_n_11,
      Q => \^pc1\,
      R => ChannelBondX_n_9
    );
\pDataIn_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pDataIn(0),
      Q => Q(0),
      R => ChannelBondX_n_9
    );
\pDataIn_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pDataIn(1),
      Q => Q(1),
      R => ChannelBondX_n_9
    );
\pDataIn_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pDataIn(2),
      Q => Q(2),
      R => ChannelBondX_n_9
    );
\pDataIn_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pDataIn(3),
      Q => Q(3),
      R => ChannelBondX_n_9
    );
\pDataIn_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pDataIn(4),
      Q => Q(4),
      R => ChannelBondX_n_9
    );
\pDataIn_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pDataIn(5),
      Q => Q(5),
      R => ChannelBondX_n_9
    );
\pDataIn_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pDataIn(6),
      Q => Q(6),
      R => ChannelBondX_n_9
    );
\pDataIn_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pDataIn(7),
      Q => Q(7),
      R => ChannelBondX_n_9
    );
pVde_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pVde_1,
      Q => pVde,
      R => ChannelBondX_n_9
    );
\rTimeoutCnt[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => SyncBaseOvf_n_1,
      I1 => SyncBaseOvf_n_2,
      I2 => SyncBaseOvf_n_3,
      I3 => SyncBaseOvf_n_4,
      I4 => SyncBaseOvf_n_5,
      I5 => SyncBaseOvf_n_6,
      O => \rTimeoutCnt[0]_i_1__1_n_0\
    );
\rTimeoutCnt[0]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rTimeoutCnt_reg(0),
      O => \rTimeoutCnt[0]_i_3__1_n_0\
    );
\rTimeoutCnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1__1_n_0\,
      D => \rTimeoutCnt_reg[0]_i_2__1_n_7\,
      Q => rTimeoutCnt_reg(0),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[0]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rTimeoutCnt_reg[0]_i_2__1_n_0\,
      CO(2) => \rTimeoutCnt_reg[0]_i_2__1_n_1\,
      CO(1) => \rTimeoutCnt_reg[0]_i_2__1_n_2\,
      CO(0) => \rTimeoutCnt_reg[0]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \rTimeoutCnt_reg[0]_i_2__1_n_4\,
      O(2) => \rTimeoutCnt_reg[0]_i_2__1_n_5\,
      O(1) => \rTimeoutCnt_reg[0]_i_2__1_n_6\,
      O(0) => \rTimeoutCnt_reg[0]_i_2__1_n_7\,
      S(3 downto 1) => rTimeoutCnt_reg(3 downto 1),
      S(0) => \rTimeoutCnt[0]_i_3__1_n_0\
    );
\rTimeoutCnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1__1_n_0\,
      D => \rTimeoutCnt_reg[8]_i_1__1_n_5\,
      Q => rTimeoutCnt_reg(10),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1__1_n_0\,
      D => \rTimeoutCnt_reg[8]_i_1__1_n_4\,
      Q => rTimeoutCnt_reg(11),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1__1_n_0\,
      D => \rTimeoutCnt_reg[12]_i_1__1_n_7\,
      Q => rTimeoutCnt_reg(12),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[12]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rTimeoutCnt_reg[8]_i_1__1_n_0\,
      CO(3) => \rTimeoutCnt_reg[12]_i_1__1_n_0\,
      CO(2) => \rTimeoutCnt_reg[12]_i_1__1_n_1\,
      CO(1) => \rTimeoutCnt_reg[12]_i_1__1_n_2\,
      CO(0) => \rTimeoutCnt_reg[12]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rTimeoutCnt_reg[12]_i_1__1_n_4\,
      O(2) => \rTimeoutCnt_reg[12]_i_1__1_n_5\,
      O(1) => \rTimeoutCnt_reg[12]_i_1__1_n_6\,
      O(0) => \rTimeoutCnt_reg[12]_i_1__1_n_7\,
      S(3 downto 0) => rTimeoutCnt_reg(15 downto 12)
    );
\rTimeoutCnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1__1_n_0\,
      D => \rTimeoutCnt_reg[12]_i_1__1_n_6\,
      Q => rTimeoutCnt_reg(13),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1__1_n_0\,
      D => \rTimeoutCnt_reg[12]_i_1__1_n_5\,
      Q => rTimeoutCnt_reg(14),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1__1_n_0\,
      D => \rTimeoutCnt_reg[12]_i_1__1_n_4\,
      Q => rTimeoutCnt_reg(15),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1__1_n_0\,
      D => \rTimeoutCnt_reg[16]_i_1__1_n_7\,
      Q => rTimeoutCnt_reg(16),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[16]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rTimeoutCnt_reg[12]_i_1__1_n_0\,
      CO(3) => \rTimeoutCnt_reg[16]_i_1__1_n_0\,
      CO(2) => \rTimeoutCnt_reg[16]_i_1__1_n_1\,
      CO(1) => \rTimeoutCnt_reg[16]_i_1__1_n_2\,
      CO(0) => \rTimeoutCnt_reg[16]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rTimeoutCnt_reg[16]_i_1__1_n_4\,
      O(2) => \rTimeoutCnt_reg[16]_i_1__1_n_5\,
      O(1) => \rTimeoutCnt_reg[16]_i_1__1_n_6\,
      O(0) => \rTimeoutCnt_reg[16]_i_1__1_n_7\,
      S(3 downto 0) => rTimeoutCnt_reg(19 downto 16)
    );
\rTimeoutCnt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1__1_n_0\,
      D => \rTimeoutCnt_reg[16]_i_1__1_n_6\,
      Q => rTimeoutCnt_reg(17),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1__1_n_0\,
      D => \rTimeoutCnt_reg[16]_i_1__1_n_5\,
      Q => rTimeoutCnt_reg(18),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1__1_n_0\,
      D => \rTimeoutCnt_reg[16]_i_1__1_n_4\,
      Q => rTimeoutCnt_reg(19),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1__1_n_0\,
      D => \rTimeoutCnt_reg[0]_i_2__1_n_6\,
      Q => rTimeoutCnt_reg(1),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1__1_n_0\,
      D => \rTimeoutCnt_reg[20]_i_1__1_n_7\,
      Q => rTimeoutCnt_reg(20),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[20]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rTimeoutCnt_reg[16]_i_1__1_n_0\,
      CO(3) => \NLW_rTimeoutCnt_reg[20]_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => \rTimeoutCnt_reg[20]_i_1__1_n_1\,
      CO(1) => \rTimeoutCnt_reg[20]_i_1__1_n_2\,
      CO(0) => \rTimeoutCnt_reg[20]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rTimeoutCnt_reg[20]_i_1__1_n_4\,
      O(2) => \rTimeoutCnt_reg[20]_i_1__1_n_5\,
      O(1) => \rTimeoutCnt_reg[20]_i_1__1_n_6\,
      O(0) => \rTimeoutCnt_reg[20]_i_1__1_n_7\,
      S(3 downto 0) => rTimeoutCnt_reg(23 downto 20)
    );
\rTimeoutCnt_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1__1_n_0\,
      D => \rTimeoutCnt_reg[20]_i_1__1_n_6\,
      Q => rTimeoutCnt_reg(21),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1__1_n_0\,
      D => \rTimeoutCnt_reg[20]_i_1__1_n_5\,
      Q => rTimeoutCnt_reg(22),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1__1_n_0\,
      D => \rTimeoutCnt_reg[20]_i_1__1_n_4\,
      Q => rTimeoutCnt_reg(23),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1__1_n_0\,
      D => \rTimeoutCnt_reg[0]_i_2__1_n_5\,
      Q => rTimeoutCnt_reg(2),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1__1_n_0\,
      D => \rTimeoutCnt_reg[0]_i_2__1_n_4\,
      Q => rTimeoutCnt_reg(3),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1__1_n_0\,
      D => \rTimeoutCnt_reg[4]_i_1__1_n_7\,
      Q => rTimeoutCnt_reg(4),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rTimeoutCnt_reg[0]_i_2__1_n_0\,
      CO(3) => \rTimeoutCnt_reg[4]_i_1__1_n_0\,
      CO(2) => \rTimeoutCnt_reg[4]_i_1__1_n_1\,
      CO(1) => \rTimeoutCnt_reg[4]_i_1__1_n_2\,
      CO(0) => \rTimeoutCnt_reg[4]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rTimeoutCnt_reg[4]_i_1__1_n_4\,
      O(2) => \rTimeoutCnt_reg[4]_i_1__1_n_5\,
      O(1) => \rTimeoutCnt_reg[4]_i_1__1_n_6\,
      O(0) => \rTimeoutCnt_reg[4]_i_1__1_n_7\,
      S(3 downto 0) => rTimeoutCnt_reg(7 downto 4)
    );
\rTimeoutCnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1__1_n_0\,
      D => \rTimeoutCnt_reg[4]_i_1__1_n_6\,
      Q => rTimeoutCnt_reg(5),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1__1_n_0\,
      D => \rTimeoutCnt_reg[4]_i_1__1_n_5\,
      Q => rTimeoutCnt_reg(6),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1__1_n_0\,
      D => \rTimeoutCnt_reg[4]_i_1__1_n_4\,
      Q => rTimeoutCnt_reg(7),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1__1_n_0\,
      D => \rTimeoutCnt_reg[8]_i_1__1_n_7\,
      Q => rTimeoutCnt_reg(8),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rTimeoutCnt_reg[4]_i_1__1_n_0\,
      CO(3) => \rTimeoutCnt_reg[8]_i_1__1_n_0\,
      CO(2) => \rTimeoutCnt_reg[8]_i_1__1_n_1\,
      CO(1) => \rTimeoutCnt_reg[8]_i_1__1_n_2\,
      CO(0) => \rTimeoutCnt_reg[8]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rTimeoutCnt_reg[8]_i_1__1_n_4\,
      O(2) => \rTimeoutCnt_reg[8]_i_1__1_n_5\,
      O(1) => \rTimeoutCnt_reg[8]_i_1__1_n_6\,
      O(0) => \rTimeoutCnt_reg[8]_i_1__1_n_7\,
      S(3 downto 0) => rTimeoutCnt_reg(11 downto 8)
    );
\rTimeoutCnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1__1_n_0\,
      D => \rTimeoutCnt_reg[8]_i_1__1_n_6\,
      Q => rTimeoutCnt_reg(9),
      R => rTimeoutRst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TMDS_Decoder_0 is
  port (
    pAllVldBgnFlag : out STD_LOGIC;
    pAligned_reg : out STD_LOGIC;
    pVld_1 : out STD_LOGIC;
    pRdy_1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    TMDS_Data_p : in STD_LOGIC_VECTOR ( 0 to 0 );
    TMDS_Data_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    DeserializerSlave : in STD_LOGIC;
    CLKB : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    RefClk : in STD_LOGIC;
    pAllVld : in STD_LOGIC;
    pVld_0 : in STD_LOGIC;
    pVld_2 : in STD_LOGIC;
    pRdy_2 : in STD_LOGIC;
    pRdy_0 : in STD_LOGIC;
    pRst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TMDS_Decoder_0 : entity is "TMDS_Decoder";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TMDS_Decoder_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TMDS_Decoder_0 is
  signal ChannelBondX_n_10 : STD_LOGIC;
  signal PhaseAlignX_n_4 : STD_LOGIC;
  signal PhaseAlignX_n_7 : STD_LOGIC;
  signal SyncBaseOvf_n_1 : STD_LOGIC;
  signal SyncBaseOvf_n_2 : STD_LOGIC;
  signal SyncBaseOvf_n_3 : STD_LOGIC;
  signal SyncBaseOvf_n_4 : STD_LOGIC;
  signal SyncBaseOvf_n_5 : STD_LOGIC;
  signal SyncBaseOvf_n_6 : STD_LOGIC;
  signal pAlignErr_q : STD_LOGIC;
  signal \pAlignRst_i_1__0_n_0\ : STD_LOGIC;
  signal pAlignRst_reg_n_0 : STD_LOGIC;
  signal \^paligned_reg\ : STD_LOGIC;
  signal pAllVldBgnFlag0 : STD_LOGIC;
  signal pAllVld_q : STD_LOGIC;
  signal pBitslip0 : STD_LOGIC;
  signal \pBitslipCnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \pBitslipCnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \pBitslipCnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \pBitslipCnt_reg_n_0_[1]\ : STD_LOGIC;
  signal pBitslip_reg_n_0 : STD_LOGIC;
  signal pDataIn : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pDataInRaw : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal pIDLY_CE : STD_LOGIC;
  signal pIDLY_CNT : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal pIDLY_INC : STD_LOGIC;
  signal pIDLY_LD : STD_LOGIC;
  signal pTimeoutOvf : STD_LOGIC;
  signal \rTimeoutCnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rTimeoutCnt[0]_i_3__0_n_0\ : STD_LOGIC;
  signal rTimeoutCnt_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \rTimeoutCnt_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal rTimeoutRst : STD_LOGIC;
  signal \NLW_rTimeoutCnt_reg[20]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pBitslipCnt[0]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \pBitslipCnt[1]_i_1\ : label is "soft_lutpair56";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \rTimeoutCnt_reg[0]_i_2__0\ : label is 11;
  attribute ADDER_THRESHOLD of \rTimeoutCnt_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \rTimeoutCnt_reg[16]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \rTimeoutCnt_reg[20]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \rTimeoutCnt_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \rTimeoutCnt_reg[8]_i_1__0\ : label is 11;
begin
  pAligned_reg <= \^paligned_reg\;
ChannelBondX: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ChannelBond_8
     port map (
      CLK => CLK,
      D(7 downto 0) => pDataIn(7 downto 0),
      I35(9 downto 0) => pDataInRaw(9 downto 0),
      SR(0) => \^paligned_reg\,
      pAllVld => pAllVld,
      pAllVldBgnFlag => pAllVldBgnFlag,
      pAllVldBgnFlag0 => pAllVldBgnFlag0,
      pAllVld_q => pAllVld_q,
      pMeRdy_int_reg_0(0) => ChannelBondX_n_10,
      pMeRdy_int_reg_1 => pRdy_1,
      pRdy_0 => pRdy_0,
      pRdy_2 => pRdy_2
    );
InputSERDES_X: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_InputSERDES_9
     port map (
      AS(0) => AS(0),
      CLK => CLK,
      CLKB => CLKB,
      D(4 downto 0) => pIDLY_CNT(4 downto 0),
      DeserializerSlave_0 => pBitslip_reg_n_0,
      DeserializerSlave_1 => DeserializerSlave,
      I35(9 downto 0) => pDataInRaw(9 downto 0),
      TMDS_Data_n(0) => TMDS_Data_n(0),
      TMDS_Data_p(0) => TMDS_Data_p(0),
      pIDLY_CE => pIDLY_CE,
      pIDLY_INC => pIDLY_INC,
      pIDLY_LD => pIDLY_LD
    );
PhaseAlignX: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PhaseAlign_10
     port map (
      CLK => CLK,
      D(8 downto 0) => pDataInRaw(8 downto 0),
      SS(0) => pAlignRst_reg_n_0,
      \out\(0) => pTimeoutOvf,
      pAlignErr_q => pAlignErr_q,
      pAligned_reg_0 => \^paligned_reg\,
      pAllVldBgnFlag0 => pAllVldBgnFlag0,
      pAllVld_q => pAllVld_q,
      pBitslip0 => pBitslip0,
      pError_reg_0 => PhaseAlignX_n_4,
      pIDLY_CE => pIDLY_CE,
      \pIDLY_CNT_Q_reg[4]_0\(4 downto 0) => pIDLY_CNT(4 downto 0),
      pIDLY_INC => pIDLY_INC,
      pIDLY_LD => pIDLY_LD,
      \pState_reg[9]_0\ => PhaseAlignX_n_7,
      pVld_0 => pVld_0,
      pVld_1 => pVld_1,
      pVld_2 => pVld_2
    );
SyncBaseOvf: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncBase_11
     port map (
      AS(0) => AS(0),
      CLK => CLK,
      RefClk => RefClk,
      \out\(0) => pTimeoutOvf,
      rTimeoutCnt_reg(23 downto 0) => rTimeoutCnt_reg(23 downto 0),
      rTimeoutCnt_reg_10_sp_1 => SyncBaseOvf_n_6,
      rTimeoutCnt_reg_14_sp_1 => SyncBaseOvf_n_1,
      rTimeoutCnt_reg_20_sp_1 => SyncBaseOvf_n_4,
      rTimeoutCnt_reg_21_sp_1 => SyncBaseOvf_n_2,
      rTimeoutCnt_reg_3_sp_1 => SyncBaseOvf_n_3,
      rTimeoutCnt_reg_8_sp_1 => SyncBaseOvf_n_5
    );
SyncBaseRst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncBase__parameterized0_12\
     port map (
      AS(0) => AS(0),
      CLK => CLK,
      RefClk => RefClk,
      iIn_q_reg_0 => PhaseAlignX_n_7,
      \out\(0) => rTimeoutRst
    );
pAlignErr_q_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => PhaseAlignX_n_4,
      Q => pAlignErr_q,
      R => '0'
    );
\pAlignRst_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDDDDD"
    )
        port map (
      I0 => pRst_n,
      I1 => pBitslip_reg_n_0,
      I2 => \pBitslipCnt_reg_n_0_[1]\,
      I3 => \pBitslipCnt_reg_n_0_[0]\,
      I4 => pAlignRst_reg_n_0,
      O => \pAlignRst_i_1__0_n_0\
    );
pAlignRst_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \pAlignRst_i_1__0_n_0\,
      PRE => AS(0),
      Q => pAlignRst_reg_n_0
    );
\pBitslipCnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \pBitslipCnt_reg_n_0_[0]\,
      I1 => \pBitslipCnt_reg_n_0_[1]\,
      I2 => pBitslip_reg_n_0,
      O => \pBitslipCnt[0]_i_1_n_0\
    );
\pBitslipCnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \pBitslipCnt_reg_n_0_[0]\,
      I1 => \pBitslipCnt_reg_n_0_[1]\,
      I2 => pBitslip_reg_n_0,
      O => \pBitslipCnt[1]_i_1_n_0\
    );
\pBitslipCnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \pBitslipCnt[0]_i_1_n_0\,
      Q => \pBitslipCnt_reg_n_0_[0]\,
      R => '0'
    );
\pBitslipCnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \pBitslipCnt[1]_i_1_n_0\,
      Q => \pBitslipCnt_reg_n_0_[1]\,
      R => '0'
    );
pBitslip_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pBitslip0,
      Q => pBitslip_reg_n_0,
      R => '0'
    );
\pDataIn_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pDataIn(0),
      Q => Q(0),
      R => ChannelBondX_n_10
    );
\pDataIn_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pDataIn(1),
      Q => Q(1),
      R => ChannelBondX_n_10
    );
\pDataIn_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pDataIn(2),
      Q => Q(2),
      R => ChannelBondX_n_10
    );
\pDataIn_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pDataIn(3),
      Q => Q(3),
      R => ChannelBondX_n_10
    );
\pDataIn_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pDataIn(4),
      Q => Q(4),
      R => ChannelBondX_n_10
    );
\pDataIn_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pDataIn(5),
      Q => Q(5),
      R => ChannelBondX_n_10
    );
\pDataIn_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pDataIn(6),
      Q => Q(6),
      R => ChannelBondX_n_10
    );
\pDataIn_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pDataIn(7),
      Q => Q(7),
      R => ChannelBondX_n_10
    );
\rTimeoutCnt[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => SyncBaseOvf_n_1,
      I1 => SyncBaseOvf_n_2,
      I2 => SyncBaseOvf_n_3,
      I3 => SyncBaseOvf_n_4,
      I4 => SyncBaseOvf_n_5,
      I5 => SyncBaseOvf_n_6,
      O => \rTimeoutCnt[0]_i_1__0_n_0\
    );
\rTimeoutCnt[0]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rTimeoutCnt_reg(0),
      O => \rTimeoutCnt[0]_i_3__0_n_0\
    );
\rTimeoutCnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1__0_n_0\,
      D => \rTimeoutCnt_reg[0]_i_2__0_n_7\,
      Q => rTimeoutCnt_reg(0),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rTimeoutCnt_reg[0]_i_2__0_n_0\,
      CO(2) => \rTimeoutCnt_reg[0]_i_2__0_n_1\,
      CO(1) => \rTimeoutCnt_reg[0]_i_2__0_n_2\,
      CO(0) => \rTimeoutCnt_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \rTimeoutCnt_reg[0]_i_2__0_n_4\,
      O(2) => \rTimeoutCnt_reg[0]_i_2__0_n_5\,
      O(1) => \rTimeoutCnt_reg[0]_i_2__0_n_6\,
      O(0) => \rTimeoutCnt_reg[0]_i_2__0_n_7\,
      S(3 downto 1) => rTimeoutCnt_reg(3 downto 1),
      S(0) => \rTimeoutCnt[0]_i_3__0_n_0\
    );
\rTimeoutCnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1__0_n_0\,
      D => \rTimeoutCnt_reg[8]_i_1__0_n_5\,
      Q => rTimeoutCnt_reg(10),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1__0_n_0\,
      D => \rTimeoutCnt_reg[8]_i_1__0_n_4\,
      Q => rTimeoutCnt_reg(11),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1__0_n_0\,
      D => \rTimeoutCnt_reg[12]_i_1__0_n_7\,
      Q => rTimeoutCnt_reg(12),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \rTimeoutCnt_reg[8]_i_1__0_n_0\,
      CO(3) => \rTimeoutCnt_reg[12]_i_1__0_n_0\,
      CO(2) => \rTimeoutCnt_reg[12]_i_1__0_n_1\,
      CO(1) => \rTimeoutCnt_reg[12]_i_1__0_n_2\,
      CO(0) => \rTimeoutCnt_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rTimeoutCnt_reg[12]_i_1__0_n_4\,
      O(2) => \rTimeoutCnt_reg[12]_i_1__0_n_5\,
      O(1) => \rTimeoutCnt_reg[12]_i_1__0_n_6\,
      O(0) => \rTimeoutCnt_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => rTimeoutCnt_reg(15 downto 12)
    );
\rTimeoutCnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1__0_n_0\,
      D => \rTimeoutCnt_reg[12]_i_1__0_n_6\,
      Q => rTimeoutCnt_reg(13),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1__0_n_0\,
      D => \rTimeoutCnt_reg[12]_i_1__0_n_5\,
      Q => rTimeoutCnt_reg(14),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1__0_n_0\,
      D => \rTimeoutCnt_reg[12]_i_1__0_n_4\,
      Q => rTimeoutCnt_reg(15),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1__0_n_0\,
      D => \rTimeoutCnt_reg[16]_i_1__0_n_7\,
      Q => rTimeoutCnt_reg(16),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \rTimeoutCnt_reg[12]_i_1__0_n_0\,
      CO(3) => \rTimeoutCnt_reg[16]_i_1__0_n_0\,
      CO(2) => \rTimeoutCnt_reg[16]_i_1__0_n_1\,
      CO(1) => \rTimeoutCnt_reg[16]_i_1__0_n_2\,
      CO(0) => \rTimeoutCnt_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rTimeoutCnt_reg[16]_i_1__0_n_4\,
      O(2) => \rTimeoutCnt_reg[16]_i_1__0_n_5\,
      O(1) => \rTimeoutCnt_reg[16]_i_1__0_n_6\,
      O(0) => \rTimeoutCnt_reg[16]_i_1__0_n_7\,
      S(3 downto 0) => rTimeoutCnt_reg(19 downto 16)
    );
\rTimeoutCnt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1__0_n_0\,
      D => \rTimeoutCnt_reg[16]_i_1__0_n_6\,
      Q => rTimeoutCnt_reg(17),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1__0_n_0\,
      D => \rTimeoutCnt_reg[16]_i_1__0_n_5\,
      Q => rTimeoutCnt_reg(18),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1__0_n_0\,
      D => \rTimeoutCnt_reg[16]_i_1__0_n_4\,
      Q => rTimeoutCnt_reg(19),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1__0_n_0\,
      D => \rTimeoutCnt_reg[0]_i_2__0_n_6\,
      Q => rTimeoutCnt_reg(1),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1__0_n_0\,
      D => \rTimeoutCnt_reg[20]_i_1__0_n_7\,
      Q => rTimeoutCnt_reg(20),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \rTimeoutCnt_reg[16]_i_1__0_n_0\,
      CO(3) => \NLW_rTimeoutCnt_reg[20]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \rTimeoutCnt_reg[20]_i_1__0_n_1\,
      CO(1) => \rTimeoutCnt_reg[20]_i_1__0_n_2\,
      CO(0) => \rTimeoutCnt_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rTimeoutCnt_reg[20]_i_1__0_n_4\,
      O(2) => \rTimeoutCnt_reg[20]_i_1__0_n_5\,
      O(1) => \rTimeoutCnt_reg[20]_i_1__0_n_6\,
      O(0) => \rTimeoutCnt_reg[20]_i_1__0_n_7\,
      S(3 downto 0) => rTimeoutCnt_reg(23 downto 20)
    );
\rTimeoutCnt_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1__0_n_0\,
      D => \rTimeoutCnt_reg[20]_i_1__0_n_6\,
      Q => rTimeoutCnt_reg(21),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1__0_n_0\,
      D => \rTimeoutCnt_reg[20]_i_1__0_n_5\,
      Q => rTimeoutCnt_reg(22),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1__0_n_0\,
      D => \rTimeoutCnt_reg[20]_i_1__0_n_4\,
      Q => rTimeoutCnt_reg(23),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1__0_n_0\,
      D => \rTimeoutCnt_reg[0]_i_2__0_n_5\,
      Q => rTimeoutCnt_reg(2),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1__0_n_0\,
      D => \rTimeoutCnt_reg[0]_i_2__0_n_4\,
      Q => rTimeoutCnt_reg(3),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1__0_n_0\,
      D => \rTimeoutCnt_reg[4]_i_1__0_n_7\,
      Q => rTimeoutCnt_reg(4),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \rTimeoutCnt_reg[0]_i_2__0_n_0\,
      CO(3) => \rTimeoutCnt_reg[4]_i_1__0_n_0\,
      CO(2) => \rTimeoutCnt_reg[4]_i_1__0_n_1\,
      CO(1) => \rTimeoutCnt_reg[4]_i_1__0_n_2\,
      CO(0) => \rTimeoutCnt_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rTimeoutCnt_reg[4]_i_1__0_n_4\,
      O(2) => \rTimeoutCnt_reg[4]_i_1__0_n_5\,
      O(1) => \rTimeoutCnt_reg[4]_i_1__0_n_6\,
      O(0) => \rTimeoutCnt_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => rTimeoutCnt_reg(7 downto 4)
    );
\rTimeoutCnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1__0_n_0\,
      D => \rTimeoutCnt_reg[4]_i_1__0_n_6\,
      Q => rTimeoutCnt_reg(5),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1__0_n_0\,
      D => \rTimeoutCnt_reg[4]_i_1__0_n_5\,
      Q => rTimeoutCnt_reg(6),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1__0_n_0\,
      D => \rTimeoutCnt_reg[4]_i_1__0_n_4\,
      Q => rTimeoutCnt_reg(7),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1__0_n_0\,
      D => \rTimeoutCnt_reg[8]_i_1__0_n_7\,
      Q => rTimeoutCnt_reg(8),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \rTimeoutCnt_reg[4]_i_1__0_n_0\,
      CO(3) => \rTimeoutCnt_reg[8]_i_1__0_n_0\,
      CO(2) => \rTimeoutCnt_reg[8]_i_1__0_n_1\,
      CO(1) => \rTimeoutCnt_reg[8]_i_1__0_n_2\,
      CO(0) => \rTimeoutCnt_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rTimeoutCnt_reg[8]_i_1__0_n_4\,
      O(2) => \rTimeoutCnt_reg[8]_i_1__0_n_5\,
      O(1) => \rTimeoutCnt_reg[8]_i_1__0_n_6\,
      O(0) => \rTimeoutCnt_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => rTimeoutCnt_reg(11 downto 8)
    );
\rTimeoutCnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1__0_n_0\,
      D => \rTimeoutCnt_reg[8]_i_1__0_n_6\,
      Q => rTimeoutCnt_reg(9),
      R => rTimeoutRst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TMDS_Decoder_1 is
  port (
    pVld_2 : out STD_LOGIC;
    pRdy_2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    TMDS_Data_p : in STD_LOGIC_VECTOR ( 0 to 0 );
    TMDS_Data_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    DeserializerMaster : in STD_LOGIC;
    CLKB : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    RefClk : in STD_LOGIC;
    pRdEn_reg : in STD_LOGIC;
    pRdy_0 : in STD_LOGIC;
    pRdy_1 : in STD_LOGIC;
    pAllVldBgnFlag : in STD_LOGIC;
    pRst_n : in STD_LOGIC;
    pAllVld : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TMDS_Decoder_1 : entity is "TMDS_Decoder";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TMDS_Decoder_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TMDS_Decoder_1 is
  signal ChannelBondX_n_8 : STD_LOGIC;
  signal PhaseAlignX_n_4 : STD_LOGIC;
  signal PhaseAlignX_n_5 : STD_LOGIC;
  signal SyncBaseOvf_n_1 : STD_LOGIC;
  signal SyncBaseOvf_n_2 : STD_LOGIC;
  signal SyncBaseOvf_n_3 : STD_LOGIC;
  signal SyncBaseOvf_n_4 : STD_LOGIC;
  signal SyncBaseOvf_n_5 : STD_LOGIC;
  signal SyncBaseOvf_n_6 : STD_LOGIC;
  signal pAlignErr_q : STD_LOGIC;
  signal pAlignRst_i_1_n_0 : STD_LOGIC;
  signal pAlignRst_reg_n_0 : STD_LOGIC;
  signal pBitslip0 : STD_LOGIC;
  signal pBitslipCnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \pBitslipCnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \pBitslipCnt[1]_i_1_n_0\ : STD_LOGIC;
  signal pBitslip_reg_n_0 : STD_LOGIC;
  signal pDataIn : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pDataInRaw : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal pIDLY_CE : STD_LOGIC;
  signal pIDLY_CNT : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal pIDLY_INC : STD_LOGIC;
  signal pIDLY_LD : STD_LOGIC;
  signal pTimeoutOvf : STD_LOGIC;
  signal \rTimeoutCnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \rTimeoutCnt[0]_i_3_n_0\ : STD_LOGIC;
  signal rTimeoutCnt_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \rTimeoutCnt_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \rTimeoutCnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal rTimeoutRst : STD_LOGIC;
  signal \NLW_rTimeoutCnt_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pBitslipCnt[0]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \pBitslipCnt[1]_i_1\ : label is "soft_lutpair83";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \rTimeoutCnt_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \rTimeoutCnt_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \rTimeoutCnt_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \rTimeoutCnt_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \rTimeoutCnt_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \rTimeoutCnt_reg[8]_i_1\ : label is 11;
begin
ChannelBondX: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ChannelBond
     port map (
      CLK => CLK,
      D(7 downto 0) => pDataIn(7 downto 0),
      SR(0) => ChannelBondX_n_8,
      pAllVld => pAllVld,
      pAllVldBgnFlag => pAllVldBgnFlag,
      pDataInRaw(9 downto 0) => pDataInRaw(9 downto 0),
      pMeRdy_int_reg_0 => pRdy_2,
      pRdEn_reg_0 => pRdEn_reg,
      pRdy_0 => pRdy_0,
      pRdy_1 => pRdy_1
    );
InputSERDES_X: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_InputSERDES
     port map (
      CLK => CLK,
      CLKB => CLKB,
      D(4 downto 0) => pIDLY_CNT(4 downto 0),
      DeserializerMaster_0 => DeserializerMaster,
      DeserializerSlave_0 => pBitslip_reg_n_0,
      TMDS_Data_n(0) => TMDS_Data_n(0),
      TMDS_Data_p(0) => TMDS_Data_p(0),
      \out\(0) => \out\(0),
      pDataInRaw(9 downto 0) => pDataInRaw(9 downto 0),
      pIDLY_CE => pIDLY_CE,
      pIDLY_INC => pIDLY_INC,
      pIDLY_LD => pIDLY_LD
    );
PhaseAlignX: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PhaseAlign
     port map (
      CLK => CLK,
      D(8 downto 0) => pDataInRaw(8 downto 0),
      SS(0) => pAlignRst_reg_n_0,
      \out\(0) => pTimeoutOvf,
      pAlignErr_q => pAlignErr_q,
      pBitslip0 => pBitslip0,
      pError_reg_0 => PhaseAlignX_n_4,
      pIDLY_CE => pIDLY_CE,
      \pIDLY_CNT_Q_reg[4]_0\(4 downto 0) => pIDLY_CNT(4 downto 0),
      pIDLY_INC => pIDLY_INC,
      pIDLY_LD => pIDLY_LD,
      \pState_reg[9]_0\ => PhaseAlignX_n_5,
      pVld_2 => pVld_2
    );
SyncBaseOvf: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncBase
     port map (
      CLK => CLK,
      RefClk => RefClk,
      \oSyncStages_reg[1]\(0) => \out\(0),
      \out\(0) => pTimeoutOvf,
      rTimeoutCnt_reg(23 downto 0) => rTimeoutCnt_reg(23 downto 0),
      rTimeoutCnt_reg_10_sp_1 => SyncBaseOvf_n_6,
      rTimeoutCnt_reg_14_sp_1 => SyncBaseOvf_n_1,
      rTimeoutCnt_reg_20_sp_1 => SyncBaseOvf_n_4,
      rTimeoutCnt_reg_21_sp_1 => SyncBaseOvf_n_2,
      rTimeoutCnt_reg_3_sp_1 => SyncBaseOvf_n_3,
      rTimeoutCnt_reg_8_sp_1 => SyncBaseOvf_n_5
    );
SyncBaseRst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SyncBase__parameterized0\
     port map (
      CLK => CLK,
      RefClk => RefClk,
      iIn_q_reg_0 => PhaseAlignX_n_5,
      \oSyncStages_reg[1]\(0) => \out\(0),
      \out\(0) => rTimeoutRst
    );
pAlignErr_q_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => PhaseAlignX_n_4,
      Q => pAlignErr_q,
      R => '0'
    );
pAlignRst_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDDDDD"
    )
        port map (
      I0 => pRst_n,
      I1 => pBitslip_reg_n_0,
      I2 => pBitslipCnt(1),
      I3 => pBitslipCnt(0),
      I4 => pAlignRst_reg_n_0,
      O => pAlignRst_i_1_n_0
    );
pAlignRst_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => pAlignRst_i_1_n_0,
      PRE => \out\(0),
      Q => pAlignRst_reg_n_0
    );
\pBitslipCnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => pBitslipCnt(0),
      I1 => pBitslipCnt(1),
      I2 => pBitslip_reg_n_0,
      O => \pBitslipCnt[0]_i_1_n_0\
    );
\pBitslipCnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => pBitslipCnt(0),
      I1 => pBitslipCnt(1),
      I2 => pBitslip_reg_n_0,
      O => \pBitslipCnt[1]_i_1_n_0\
    );
\pBitslipCnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \pBitslipCnt[0]_i_1_n_0\,
      Q => pBitslipCnt(0),
      R => '0'
    );
\pBitslipCnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \pBitslipCnt[1]_i_1_n_0\,
      Q => pBitslipCnt(1),
      R => '0'
    );
pBitslip_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pBitslip0,
      Q => pBitslip_reg_n_0,
      R => '0'
    );
\pDataIn_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pDataIn(0),
      Q => Q(0),
      R => ChannelBondX_n_8
    );
\pDataIn_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pDataIn(1),
      Q => Q(1),
      R => ChannelBondX_n_8
    );
\pDataIn_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pDataIn(2),
      Q => Q(2),
      R => ChannelBondX_n_8
    );
\pDataIn_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pDataIn(3),
      Q => Q(3),
      R => ChannelBondX_n_8
    );
\pDataIn_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pDataIn(4),
      Q => Q(4),
      R => ChannelBondX_n_8
    );
\pDataIn_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pDataIn(5),
      Q => Q(5),
      R => ChannelBondX_n_8
    );
\pDataIn_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pDataIn(6),
      Q => Q(6),
      R => ChannelBondX_n_8
    );
\pDataIn_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pDataIn(7),
      Q => Q(7),
      R => ChannelBondX_n_8
    );
\rTimeoutCnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => SyncBaseOvf_n_1,
      I1 => SyncBaseOvf_n_2,
      I2 => SyncBaseOvf_n_3,
      I3 => SyncBaseOvf_n_4,
      I4 => SyncBaseOvf_n_5,
      I5 => SyncBaseOvf_n_6,
      O => \rTimeoutCnt[0]_i_1_n_0\
    );
\rTimeoutCnt[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rTimeoutCnt_reg(0),
      O => \rTimeoutCnt[0]_i_3_n_0\
    );
\rTimeoutCnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1_n_0\,
      D => \rTimeoutCnt_reg[0]_i_2_n_7\,
      Q => rTimeoutCnt_reg(0),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rTimeoutCnt_reg[0]_i_2_n_0\,
      CO(2) => \rTimeoutCnt_reg[0]_i_2_n_1\,
      CO(1) => \rTimeoutCnt_reg[0]_i_2_n_2\,
      CO(0) => \rTimeoutCnt_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \rTimeoutCnt_reg[0]_i_2_n_4\,
      O(2) => \rTimeoutCnt_reg[0]_i_2_n_5\,
      O(1) => \rTimeoutCnt_reg[0]_i_2_n_6\,
      O(0) => \rTimeoutCnt_reg[0]_i_2_n_7\,
      S(3 downto 1) => rTimeoutCnt_reg(3 downto 1),
      S(0) => \rTimeoutCnt[0]_i_3_n_0\
    );
\rTimeoutCnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1_n_0\,
      D => \rTimeoutCnt_reg[8]_i_1_n_5\,
      Q => rTimeoutCnt_reg(10),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1_n_0\,
      D => \rTimeoutCnt_reg[8]_i_1_n_4\,
      Q => rTimeoutCnt_reg(11),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1_n_0\,
      D => \rTimeoutCnt_reg[12]_i_1_n_7\,
      Q => rTimeoutCnt_reg(12),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rTimeoutCnt_reg[8]_i_1_n_0\,
      CO(3) => \rTimeoutCnt_reg[12]_i_1_n_0\,
      CO(2) => \rTimeoutCnt_reg[12]_i_1_n_1\,
      CO(1) => \rTimeoutCnt_reg[12]_i_1_n_2\,
      CO(0) => \rTimeoutCnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rTimeoutCnt_reg[12]_i_1_n_4\,
      O(2) => \rTimeoutCnt_reg[12]_i_1_n_5\,
      O(1) => \rTimeoutCnt_reg[12]_i_1_n_6\,
      O(0) => \rTimeoutCnt_reg[12]_i_1_n_7\,
      S(3 downto 0) => rTimeoutCnt_reg(15 downto 12)
    );
\rTimeoutCnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1_n_0\,
      D => \rTimeoutCnt_reg[12]_i_1_n_6\,
      Q => rTimeoutCnt_reg(13),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1_n_0\,
      D => \rTimeoutCnt_reg[12]_i_1_n_5\,
      Q => rTimeoutCnt_reg(14),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1_n_0\,
      D => \rTimeoutCnt_reg[12]_i_1_n_4\,
      Q => rTimeoutCnt_reg(15),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1_n_0\,
      D => \rTimeoutCnt_reg[16]_i_1_n_7\,
      Q => rTimeoutCnt_reg(16),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rTimeoutCnt_reg[12]_i_1_n_0\,
      CO(3) => \rTimeoutCnt_reg[16]_i_1_n_0\,
      CO(2) => \rTimeoutCnt_reg[16]_i_1_n_1\,
      CO(1) => \rTimeoutCnt_reg[16]_i_1_n_2\,
      CO(0) => \rTimeoutCnt_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rTimeoutCnt_reg[16]_i_1_n_4\,
      O(2) => \rTimeoutCnt_reg[16]_i_1_n_5\,
      O(1) => \rTimeoutCnt_reg[16]_i_1_n_6\,
      O(0) => \rTimeoutCnt_reg[16]_i_1_n_7\,
      S(3 downto 0) => rTimeoutCnt_reg(19 downto 16)
    );
\rTimeoutCnt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1_n_0\,
      D => \rTimeoutCnt_reg[16]_i_1_n_6\,
      Q => rTimeoutCnt_reg(17),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1_n_0\,
      D => \rTimeoutCnt_reg[16]_i_1_n_5\,
      Q => rTimeoutCnt_reg(18),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1_n_0\,
      D => \rTimeoutCnt_reg[16]_i_1_n_4\,
      Q => rTimeoutCnt_reg(19),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1_n_0\,
      D => \rTimeoutCnt_reg[0]_i_2_n_6\,
      Q => rTimeoutCnt_reg(1),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1_n_0\,
      D => \rTimeoutCnt_reg[20]_i_1_n_7\,
      Q => rTimeoutCnt_reg(20),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rTimeoutCnt_reg[16]_i_1_n_0\,
      CO(3) => \NLW_rTimeoutCnt_reg[20]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \rTimeoutCnt_reg[20]_i_1_n_1\,
      CO(1) => \rTimeoutCnt_reg[20]_i_1_n_2\,
      CO(0) => \rTimeoutCnt_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rTimeoutCnt_reg[20]_i_1_n_4\,
      O(2) => \rTimeoutCnt_reg[20]_i_1_n_5\,
      O(1) => \rTimeoutCnt_reg[20]_i_1_n_6\,
      O(0) => \rTimeoutCnt_reg[20]_i_1_n_7\,
      S(3 downto 0) => rTimeoutCnt_reg(23 downto 20)
    );
\rTimeoutCnt_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1_n_0\,
      D => \rTimeoutCnt_reg[20]_i_1_n_6\,
      Q => rTimeoutCnt_reg(21),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1_n_0\,
      D => \rTimeoutCnt_reg[20]_i_1_n_5\,
      Q => rTimeoutCnt_reg(22),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1_n_0\,
      D => \rTimeoutCnt_reg[20]_i_1_n_4\,
      Q => rTimeoutCnt_reg(23),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1_n_0\,
      D => \rTimeoutCnt_reg[0]_i_2_n_5\,
      Q => rTimeoutCnt_reg(2),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1_n_0\,
      D => \rTimeoutCnt_reg[0]_i_2_n_4\,
      Q => rTimeoutCnt_reg(3),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1_n_0\,
      D => \rTimeoutCnt_reg[4]_i_1_n_7\,
      Q => rTimeoutCnt_reg(4),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rTimeoutCnt_reg[0]_i_2_n_0\,
      CO(3) => \rTimeoutCnt_reg[4]_i_1_n_0\,
      CO(2) => \rTimeoutCnt_reg[4]_i_1_n_1\,
      CO(1) => \rTimeoutCnt_reg[4]_i_1_n_2\,
      CO(0) => \rTimeoutCnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rTimeoutCnt_reg[4]_i_1_n_4\,
      O(2) => \rTimeoutCnt_reg[4]_i_1_n_5\,
      O(1) => \rTimeoutCnt_reg[4]_i_1_n_6\,
      O(0) => \rTimeoutCnt_reg[4]_i_1_n_7\,
      S(3 downto 0) => rTimeoutCnt_reg(7 downto 4)
    );
\rTimeoutCnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1_n_0\,
      D => \rTimeoutCnt_reg[4]_i_1_n_6\,
      Q => rTimeoutCnt_reg(5),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1_n_0\,
      D => \rTimeoutCnt_reg[4]_i_1_n_5\,
      Q => rTimeoutCnt_reg(6),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1_n_0\,
      D => \rTimeoutCnt_reg[4]_i_1_n_4\,
      Q => rTimeoutCnt_reg(7),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1_n_0\,
      D => \rTimeoutCnt_reg[8]_i_1_n_7\,
      Q => rTimeoutCnt_reg(8),
      R => rTimeoutRst
    );
\rTimeoutCnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rTimeoutCnt_reg[4]_i_1_n_0\,
      CO(3) => \rTimeoutCnt_reg[8]_i_1_n_0\,
      CO(2) => \rTimeoutCnt_reg[8]_i_1_n_1\,
      CO(1) => \rTimeoutCnt_reg[8]_i_1_n_2\,
      CO(0) => \rTimeoutCnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rTimeoutCnt_reg[8]_i_1_n_4\,
      O(2) => \rTimeoutCnt_reg[8]_i_1_n_5\,
      O(1) => \rTimeoutCnt_reg[8]_i_1_n_6\,
      O(0) => \rTimeoutCnt_reg[8]_i_1_n_7\,
      S(3 downto 0) => rTimeoutCnt_reg(11 downto 8)
    );
\rTimeoutCnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RefClk,
      CE => \rTimeoutCnt[0]_i_1_n_0\,
      D => \rTimeoutCnt_reg[8]_i_1_n_6\,
      Q => rTimeoutCnt_reg(9),
      R => rTimeoutRst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dvi2rgb is
  port (
    TMDS_Clk_p : in STD_LOGIC;
    TMDS_Clk_n : in STD_LOGIC;
    TMDS_Data_p : in STD_LOGIC_VECTOR ( 2 downto 0 );
    TMDS_Data_n : in STD_LOGIC_VECTOR ( 2 downto 0 );
    RefClk : in STD_LOGIC;
    aRst : in STD_LOGIC;
    aRst_n : in STD_LOGIC;
    vid_pData : out STD_LOGIC_VECTOR ( 23 downto 0 );
    vid_pVDE : out STD_LOGIC;
    vid_pHSync : out STD_LOGIC;
    vid_pVSync : out STD_LOGIC;
    PixelClk : out STD_LOGIC;
    SerialClk : out STD_LOGIC;
    aPixelClkLckd : out STD_LOGIC;
    pLocked : out STD_LOGIC;
    SDA_I : in STD_LOGIC;
    SDA_O : out STD_LOGIC;
    SDA_T : out STD_LOGIC;
    SCL_I : in STD_LOGIC;
    SCL_O : out STD_LOGIC;
    SCL_T : out STD_LOGIC;
    pRst : in STD_LOGIC;
    pRst_n : in STD_LOGIC
  );
  attribute kAddBUFG : string;
  attribute kAddBUFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dvi2rgb : entity is "TRUE";
  attribute kClkRange : integer;
  attribute kClkRange of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dvi2rgb : entity is 3;
  attribute kDebug : string;
  attribute kDebug of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dvi2rgb : entity is "FALSE";
  attribute kEdidFileName : string;
  attribute kEdidFileName of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dvi2rgb : entity is "dgl_720p_cea.data";
  attribute kEmulateDDC : string;
  attribute kEmulateDDC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dvi2rgb : entity is "FALSE";
  attribute kIDLY_TapValuePs : integer;
  attribute kIDLY_TapValuePs of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dvi2rgb : entity is 78;
  attribute kIDLY_TapWidth : integer;
  attribute kIDLY_TapWidth of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dvi2rgb : entity is 5;
  attribute kRstActiveHigh : string;
  attribute kRstActiveHigh of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dvi2rgb : entity is "FALSE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dvi2rgb;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dvi2rgb is
  signal \<const0>\ : STD_LOGIC;
  signal \ChannelBondX/pAllVldBgnFlag\ : STD_LOGIC;
  signal \DataDecoders[1].DecoderX_n_1\ : STD_LOGIC;
  signal PixelClk_int : STD_LOGIC;
  signal TMDS_ClockingX_n_0 : STD_LOGIC;
  signal TMDS_ClockingX_n_2 : STD_LOGIC;
  signal \pAllVld__1\ : STD_LOGIC;
  signal pC0 : STD_LOGIC;
  signal pC1 : STD_LOGIC;
  signal pLockLostRst : STD_LOGIC;
  signal pRdy_0 : STD_LOGIC;
  signal pRdy_1 : STD_LOGIC;
  signal pRdy_2 : STD_LOGIC;
  signal pVde : STD_LOGIC;
  signal pVld_0 : STD_LOGIC;
  signal pVld_1 : STD_LOGIC;
  signal pVld_2 : STD_LOGIC;
  signal piData : STD_LOGIC_VECTOR ( 23 downto 0 );
begin
  SCL_O <= \<const0>\;
  SCL_T <= \<const0>\;
  SDA_O <= \<const0>\;
  SDA_T <= \<const0>\;
  SerialClk <= \<const0>\;
  aPixelClkLckd <= \<const0>\;
\DataDecoders[0].DecoderX\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TMDS_Decoder
     port map (
      AS(0) => pLockLostRst,
      CLK => PixelClk_int,
      CLKB => TMDS_ClockingX_n_0,
      DeserializerMaster => TMDS_ClockingX_n_0,
      Q(7 downto 0) => piData(15 downto 8),
      RefClk => RefClk,
      TMDS_Data_n(0) => TMDS_Data_n(0),
      TMDS_Data_p(0) => TMDS_Data_p(0),
      pAllVld => \pAllVld__1\,
      pAllVldBgnFlag => \ChannelBondX/pAllVldBgnFlag\,
      pC0 => pC0,
      pC1 => pC1,
      pRdEn_reg => \DataDecoders[1].DecoderX_n_1\,
      pRdy_0 => pRdy_0,
      pRdy_1 => pRdy_1,
      pRdy_2 => pRdy_2,
      pRst_n => pRst_n,
      pVde => pVde,
      pVld_0 => pVld_0,
      pVld_1 => pVld_1,
      pVld_2 => pVld_2
    );
\DataDecoders[1].DecoderX\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TMDS_Decoder_0
     port map (
      AS(0) => pLockLostRst,
      CLK => PixelClk_int,
      CLKB => TMDS_ClockingX_n_0,
      DeserializerSlave => TMDS_ClockingX_n_0,
      Q(7 downto 0) => piData(7 downto 0),
      RefClk => RefClk,
      TMDS_Data_n(0) => TMDS_Data_n(1),
      TMDS_Data_p(0) => TMDS_Data_p(1),
      pAligned_reg => \DataDecoders[1].DecoderX_n_1\,
      pAllVld => \pAllVld__1\,
      pAllVldBgnFlag => \ChannelBondX/pAllVldBgnFlag\,
      pRdy_0 => pRdy_0,
      pRdy_1 => pRdy_1,
      pRdy_2 => pRdy_2,
      pRst_n => pRst_n,
      pVld_0 => pVld_0,
      pVld_1 => pVld_1,
      pVld_2 => pVld_2
    );
\DataDecoders[2].DecoderX\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TMDS_Decoder_1
     port map (
      CLK => PixelClk_int,
      CLKB => TMDS_ClockingX_n_0,
      DeserializerMaster => TMDS_ClockingX_n_0,
      Q(7 downto 0) => piData(23 downto 16),
      RefClk => RefClk,
      TMDS_Data_n(0) => TMDS_Data_n(2),
      TMDS_Data_p(0) => TMDS_Data_p(2),
      \out\(0) => pLockLostRst,
      pAllVld => \pAllVld__1\,
      pAllVldBgnFlag => \ChannelBondX/pAllVldBgnFlag\,
      pRdEn_reg => \DataDecoders[1].DecoderX_n_1\,
      pRdy_0 => pRdy_0,
      pRdy_1 => pRdy_1,
      pRdy_2 => pRdy_2,
      pRst_n => pRst_n,
      pVld_2 => pVld_2
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\GenerateBUFG.ResyncToBUFG_X\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ResyncToBUFG
     port map (
      CLK => PixelClk,
      D(23 downto 0) => piData(23 downto 0),
      InstBUFG_0 => PixelClk_int,
      pC0 => pC0,
      pC1 => pC1,
      pVde => pVde,
      vid_pData(23 downto 0) => vid_pData(23 downto 0),
      vid_pHSync => vid_pHSync,
      vid_pVDE => vid_pVDE,
      vid_pVSync => vid_pVSync
    );
LockLostReset: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ResetBridge
     port map (
      in0 => TMDS_ClockingX_n_2,
      \oSyncStages_reg[1]\ => PixelClk_int,
      \out\(0) => pLockLostRst
    );
LockedSync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ResetBridge__parameterized0\
     port map (
      in0 => TMDS_ClockingX_n_2,
      \oSyncStages_reg[1]\ => PixelClk_int,
      pLocked => pLocked
    );
TMDS_ClockingX: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TMDS_Clocking
     port map (
      PixelClkBuffer_0 => PixelClk_int,
      RefClk => RefClk,
      SerialClkBuffer_0 => TMDS_ClockingX_n_0,
      TMDS_Clk_n => TMDS_Clk_n,
      TMDS_Clk_p => TMDS_Clk_p,
      in0 => TMDS_ClockingX_n_2,
      pRst_n => pRst_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dvi2rgb_0 is
  port (
    TMDS_Clk_p : in STD_LOGIC;
    TMDS_Clk_n : in STD_LOGIC;
    TMDS_Data_p : in STD_LOGIC_VECTOR ( 2 downto 0 );
    TMDS_Data_n : in STD_LOGIC_VECTOR ( 2 downto 0 );
    RefClk : in STD_LOGIC;
    aRst_n : in STD_LOGIC;
    vid_pData : out STD_LOGIC_VECTOR ( 23 downto 0 );
    vid_pVDE : out STD_LOGIC;
    vid_pHSync : out STD_LOGIC;
    vid_pVSync : out STD_LOGIC;
    PixelClk : out STD_LOGIC;
    aPixelClkLckd : out STD_LOGIC;
    pLocked : out STD_LOGIC;
    pRst_n : in STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dvi2rgb_0 : entity is "dvi2rgb_0,dvi2rgb,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dvi2rgb_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dvi2rgb_0 : entity is "dvi2rgb,Vivado 2022.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dvi2rgb_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dvi2rgb_0 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_U0_SCL_O_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_SCL_T_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_SDA_O_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_SDA_T_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_SerialClk_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_aPixelClkLckd_UNCONNECTED : STD_LOGIC;
  attribute kAddBUFG : string;
  attribute kAddBUFG of U0 : label is "TRUE";
  attribute kClkRange : integer;
  attribute kClkRange of U0 : label is 3;
  attribute kDebug : string;
  attribute kDebug of U0 : label is "FALSE";
  attribute kEdidFileName : string;
  attribute kEdidFileName of U0 : label is "dgl_720p_cea.data";
  attribute kEmulateDDC : string;
  attribute kEmulateDDC of U0 : label is "FALSE";
  attribute kIDLY_TapValuePs : integer;
  attribute kIDLY_TapValuePs of U0 : label is 78;
  attribute kIDLY_TapWidth : integer;
  attribute kIDLY_TapWidth of U0 : label is 5;
  attribute kRstActiveHigh : string;
  attribute kRstActiveHigh of U0 : label is "FALSE";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of PixelClk : signal is "xilinx.com:signal:clock:1.0 PixelClk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of PixelClk : signal is "XIL_INTERFACENAME PixelClk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of RefClk : signal is "xilinx.com:signal:clock:1.0 RefClk CLK";
  attribute X_INTERFACE_PARAMETER of RefClk : signal is "XIL_INTERFACENAME RefClk, FREQ_HZ 200000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of TMDS_Clk_n : signal is "xilinx.com:signal:clock:1.0 TMDS_Clk_n CLK, digilentinc.com:interface:tmds:1.0 TMDS CLK_N";
  attribute X_INTERFACE_PARAMETER of TMDS_Clk_n : signal is "XIL_INTERFACENAME TMDS_Clk_n, ASSOCIATED_RESET aRst_n:AsyncRst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of TMDS_Clk_p : signal is "xilinx.com:signal:clock:1.0 TMDS_Clk_p CLK, digilentinc.com:interface:tmds:1.0 TMDS CLK_P";
  attribute X_INTERFACE_PARAMETER of TMDS_Clk_p : signal is "XIL_INTERFACENAME TMDS, BOARD.ASSOCIATED_PARAM TMDS_BOARD_INTERFACE, XIL_INTERFACENAME TMDS_Clk_p, ASSOCIATED_RESET pRst, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aRst_n : signal is "xilinx.com:signal:reset:1.0 AsyncRst_n RST";
  attribute X_INTERFACE_PARAMETER of aRst_n : signal is "XIL_INTERFACENAME AsyncRst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of pRst_n : signal is "xilinx.com:signal:reset:1.0 SyncRst_n RST";
  attribute X_INTERFACE_PARAMETER of pRst_n : signal is "XIL_INTERFACENAME SyncRst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of vid_pHSync : signal is "xilinx.com:interface:vid_io:1.0 RGB HSYNC";
  attribute X_INTERFACE_INFO of vid_pVDE : signal is "xilinx.com:interface:vid_io:1.0 RGB ACTIVE_VIDEO";
  attribute X_INTERFACE_INFO of vid_pVSync : signal is "xilinx.com:interface:vid_io:1.0 RGB VSYNC";
  attribute X_INTERFACE_INFO of TMDS_Data_n : signal is "digilentinc.com:interface:tmds:1.0 TMDS DATA_N";
  attribute X_INTERFACE_INFO of TMDS_Data_p : signal is "digilentinc.com:interface:tmds:1.0 TMDS DATA_P";
  attribute X_INTERFACE_INFO of vid_pData : signal is "xilinx.com:interface:vid_io:1.0 RGB DATA";
begin
  aPixelClkLckd <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dvi2rgb
     port map (
      PixelClk => PixelClk,
      RefClk => RefClk,
      SCL_I => '0',
      SCL_O => NLW_U0_SCL_O_UNCONNECTED,
      SCL_T => NLW_U0_SCL_T_UNCONNECTED,
      SDA_I => '0',
      SDA_O => NLW_U0_SDA_O_UNCONNECTED,
      SDA_T => NLW_U0_SDA_T_UNCONNECTED,
      SerialClk => NLW_U0_SerialClk_UNCONNECTED,
      TMDS_Clk_n => TMDS_Clk_n,
      TMDS_Clk_p => TMDS_Clk_p,
      TMDS_Data_n(2 downto 0) => TMDS_Data_n(2 downto 0),
      TMDS_Data_p(2 downto 0) => TMDS_Data_p(2 downto 0),
      aPixelClkLckd => NLW_U0_aPixelClkLckd_UNCONNECTED,
      aRst => '0',
      aRst_n => '0',
      pLocked => pLocked,
      pRst => '0',
      pRst_n => pRst_n,
      vid_pData(23 downto 0) => vid_pData(23 downto 0),
      vid_pHSync => vid_pHSync,
      vid_pVDE => vid_pVDE,
      vid_pVSync => vid_pVSync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_in is
  port (
    addra : out STD_LOGIC_VECTOR ( 8 downto 0 );
    vblank : out STD_LOGIC;
    pclk : out STD_LOGIC;
    pclk_locked : out STD_LOGIC;
    dina : out STD_LOGIC_VECTOR ( 3839 downto 0 );
    wea : out STD_LOGIC;
    tmds_clk_p : in STD_LOGIC;
    tmds_clk_n : in STD_LOGIC;
    tmds_data_p : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tmds_data_n : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clk_200 : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_in;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_in is
  signal p_0_in : STD_LOGIC;
  signal \^pclk\ : STD_LOGIC;
  signal \^pclk_locked\ : STD_LOGIC;
  signal total : STD_LOGIC_VECTOR ( 9 downto 4 );
  signal \^vblank\ : STD_LOGIC;
  signal vid_pData_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal vid_pHSync : STD_LOGIC;
  signal vid_pVDE : STD_LOGIC;
  signal NLW_dvi2rgb_0_0_aPixelClkLckd_UNCONNECTED : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of dvi2rgb_0_0 : label is "dvi2rgb_0,dvi2rgb,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of dvi2rgb_0_0 : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of dvi2rgb_0_0 : label is "dvi2rgb,Vivado 2022.2";
begin
  pclk <= \^pclk\;
  pclk_locked <= \^pclk_locked\;
  vblank <= \^vblank\;
counter_w_arrin_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter_w_arrin
     port map (
      CLK => \^pclk\,
      Q(8 downto 0) => addra(8 downto 0),
      SR(0) => p_0_in,
      pLocked => \^pclk_locked\,
      vid_pHSync => vid_pHSync,
      vid_pVDE => vid_pVDE,
      vid_pVSync => \^vblank\,
      wea => wea
    );
dvi2rgb_0_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dvi2rgb_0
     port map (
      PixelClk => \^pclk\,
      RefClk => clk_200,
      TMDS_Clk_n => tmds_clk_n,
      TMDS_Clk_p => tmds_clk_p,
      TMDS_Data_n(2 downto 0) => tmds_data_n(2 downto 0),
      TMDS_Data_p(2 downto 0) => tmds_data_p(2 downto 0),
      aPixelClkLckd => NLW_dvi2rgb_0_0_aPixelClkLckd_UNCONNECTED,
      aRst_n => '0',
      pLocked => \^pclk_locked\,
      pRst_n => resetn,
      vid_pData(23 downto 0) => vid_pData_in(23 downto 0),
      vid_pHSync => vid_pHSync,
      vid_pVDE => vid_pVDE,
      vid_pVSync => \^vblank\
    );
rgb2gs_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rgb2gs
     port map (
      total(5 downto 0) => total(9 downto 4),
      vid_pData(23 downto 0) => vid_pData_in(23 downto 0)
    );
shift_register_arrin_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shift_register_arrin
     port map (
      D(5 downto 0) => total(9 downto 4),
      PixelClk => \^pclk\,
      SR(0) => p_0_in,
      dina(3839 downto 0) => dina(3839 downto 0),
      pclk_locked => \^pclk_locked\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clk_200 : in STD_LOGIC;
    resetn : in STD_LOGIC;
    tmds_clk_p : in STD_LOGIC;
    tmds_clk_n : in STD_LOGIC;
    tmds_data_p : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tmds_data_n : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pclk : out STD_LOGIC;
    pclk_locked : out STD_LOGIC;
    addra : out STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : out STD_LOGIC_VECTOR ( 3839 downto 0 );
    wea : out STD_LOGIC;
    vblank : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_hdmi_in_0_2,hdmi_in,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "hdmi_in,Vivado 2022.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of resetn : signal is "xilinx.com:signal:reset:1.0 resetn RST";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of resetn : signal is "XIL_INTERFACENAME resetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of tmds_clk_n : signal is "digilentinc.com:interface:tmds:1.0 tmds CLK_N";
  attribute X_INTERFACE_INFO of tmds_clk_p : signal is "digilentinc.com:interface:tmds:1.0 tmds CLK_P";
  attribute X_INTERFACE_INFO of tmds_data_n : signal is "digilentinc.com:interface:tmds:1.0 tmds DATA_N";
  attribute X_INTERFACE_INFO of tmds_data_p : signal is "digilentinc.com:interface:tmds:1.0 tmds DATA_P";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_in
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      clk_200 => clk_200,
      dina(3839 downto 0) => dina(3839 downto 0),
      pclk => pclk,
      pclk_locked => pclk_locked,
      resetn => resetn,
      tmds_clk_n => tmds_clk_n,
      tmds_clk_p => tmds_clk_p,
      tmds_data_n(2 downto 0) => tmds_data_n(2 downto 0),
      tmds_data_p(2 downto 0) => tmds_data_p(2 downto 0),
      vblank => vblank,
      wea => wea
    );
end STRUCTURE;
