INFO: [VRFC 10-163] Analyzing VHDL file "/home/born/data/Xilinx/projects/passw_lock/passw_lock.srcs/sources_1/new/shift4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift4'
