-- Copyright (C) 1991-2011 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II"
-- VERSION "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition"

-- DATE "05/13/2015 12:12:57"

-- 
-- Device: Altera EP1C20F400C6 Package FBGA400
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONE;
LIBRARY IEEE;
USE CYCLONE.CYCLONE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	LHCF_FC_SCALER IS
    PORT (
	C : OUT std_logic_vector(31 DOWNTO 0);
	GOUT : OUT std_logic_vector(1 DOWNTO 0);
	nOED : OUT std_logic;
	nOEE : OUT std_logic;
	nOEF : OUT std_logic;
	nOEG : OUT std_logic;
	SELD : OUT std_logic;
	SELE : OUT std_logic;
	SELF : OUT std_logic;
	SELG : OUT std_logic;
	nSTART : OUT std_logic_vector(3 DOWNTO 2);
	START : OUT std_logic_vector(1 DOWNTO 0);
	WR_DLY0 : OUT std_logic;
	WR_DLY1 : OUT std_logic;
	DIRDDLY : OUT std_logic;
	nOEDDLY0 : OUT std_logic;
	nOEDDLY1 : OUT std_logic;
	nLEDG : OUT std_logic;
	nLEDR : OUT std_logic;
	nREADY : OUT std_logic;
	nINT : OUT std_logic;
	A : IN std_logic_vector(31 DOWNTO 0);
	B : IN std_logic_vector(31 DOWNTO 0);
	D : IN std_logic_vector(31 DOWNTO 0);
	E : INOUT std_logic_vector(31 DOWNTO 0);
	F : INOUT std_logic_vector(31 DOWNTO 0);
	GIN : IN std_logic_vector(1 DOWNTO 0);
	IDD : IN std_logic_vector(2 DOWNTO 0);
	IDE : IN std_logic_vector(2 DOWNTO 0);
	IDF : IN std_logic_vector(2 DOWNTO 0);
	PULSE : IN std_logic_vector(3 DOWNTO 0);
	DDLY : INOUT std_logic_vector(7 DOWNTO 0);
	nLBRES : IN std_logic;
	nBLAST : IN std_logic;
	WnR : IN std_logic;
	nADS : IN std_logic;
	LCLK : IN std_logic;
	LAD : INOUT std_logic_vector(15 DOWNTO 0)
	);
END LHCF_FC_SCALER;

-- Design Ports Information
-- E[3]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- E[4]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- E[5]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- E[6]	=>  Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- E[7]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- E[8]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- E[9]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- E[10]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- E[11]	=>  Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- E[14]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- E[15]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- E[19]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- E[20]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- E[21]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- E[22]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- E[23]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- E[24]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- E[25]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- E[26]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- E[27]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- E[30]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- E[31]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- DDLY[0]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DDLY[1]	=>  Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DDLY[2]	=>  Location: PIN_N17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DDLY[3]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DDLY[4]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DDLY[5]	=>  Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DDLY[6]	=>  Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DDLY[7]	=>  Location: PIN_V15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- E[0]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- E[1]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- E[2]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- E[12]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- E[13]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- E[16]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- E[17]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- E[18]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- E[28]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- E[29]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- F[0]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- F[1]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- F[2]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- F[3]	=>  Location: PIN_W13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- F[4]	=>  Location: PIN_T17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- F[5]	=>  Location: PIN_R16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- F[6]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- F[7]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- F[8]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- F[9]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- F[10]	=>  Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- F[11]	=>  Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- F[12]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- F[13]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- F[14]	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- F[15]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- F[16]	=>  Location: PIN_U14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- F[17]	=>  Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- F[18]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- F[19]	=>  Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- F[20]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- F[21]	=>  Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- F[22]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- F[23]	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- F[24]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- F[25]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- F[26]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- F[27]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- F[28]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- F[29]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- F[30]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- F[31]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- LAD[0]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LAD[1]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LAD[2]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LAD[3]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LAD[4]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LAD[5]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LAD[6]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LAD[7]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LAD[8]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LAD[9]	=>  Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LAD[10]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LAD[11]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LAD[12]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LAD[13]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LAD[14]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LAD[15]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- C[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- C[1]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- C[2]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- C[3]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- C[4]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- C[5]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- C[6]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- C[7]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- C[8]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- C[9]	=>  Location: PIN_T16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- C[10]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- C[11]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- C[12]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- C[13]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- C[14]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- C[15]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- C[16]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- C[17]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- C[18]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- C[19]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- C[20]	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- C[21]	=>  Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- C[22]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- C[23]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- C[24]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- C[25]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- C[26]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- C[27]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- C[28]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- C[29]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- C[30]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- C[31]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- D[8]	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- D[9]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- D[10]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- D[11]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- D[12]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- D[13]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- D[14]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- D[15]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- D[16]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- D[17]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- D[18]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- D[19]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- D[20]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- D[21]	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- D[22]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- D[23]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- D[24]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- D[25]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- D[26]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- D[27]	=>  Location: PIN_K15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- D[28]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- D[29]	=>  Location: PIN_M15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- D[30]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- D[31]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- GIN[1]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- GOUT[0]	=>  Location: PIN_P20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GOUT[1]	=>  Location: PIN_L13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nOED	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nOEE	=>  Location: PIN_N14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nOEF	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nOEG	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SELD	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SELE	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SELF	=>  Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SELG	=>  Location: PIN_P16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PULSE[0]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- PULSE[1]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- PULSE[2]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- PULSE[3]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- nSTART[2]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nSTART[3]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- START[0]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- START[1]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- WR_DLY0	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- WR_DLY1	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DIRDDLY	=>  Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nOEDDLY0	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nOEDDLY1	=>  Location: PIN_R15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nLEDG	=>  Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- nLEDR	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- nREADY	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nINT	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nADS	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- WnR	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- nBLAST	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- LCLK	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- nLBRES	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- D[7]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- IDD[0]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- IDD[1]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- IDD[2]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- D[6]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- GIN[0]	=>  Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- D[3]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- IDE[0]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- IDE[1]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- IDE[2]	=>  Location: PIN_M14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- D[0]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- D[4]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- D[2]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- D[1]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- D[5]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- IDF[0]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- IDF[1]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- IDF[2]	=>  Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- A[0]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- A[16]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- A[1]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- A[2]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- A[3]	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- A[4]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- A[5]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- A[6]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- A[7]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- A[8]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- A[9]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- A[10]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- A[11]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- A[12]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- A[13]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- A[14]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- A[15]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- A[17]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- A[18]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- A[19]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- A[20]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- A[21]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- A[22]	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- A[23]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- A[24]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- A[25]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- A[26]	=>  Location: PIN_F5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- A[27]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- A[28]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- A[29]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- A[30]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- A[31]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- B[0]	=>  Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- B[16]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- B[1]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- B[2]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- B[3]	=>  Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- B[4]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- B[5]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- B[6]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- B[7]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- B[8]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- B[9]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- B[10]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- B[11]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- B[12]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- B[13]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- B[14]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- B[15]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- B[17]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- B[18]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- B[19]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- B[20]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- B[21]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- B[22]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- B[23]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- B[24]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- B[25]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- B[26]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- B[27]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- B[28]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- B[29]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- B[30]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- B[31]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF LHCF_FC_SCALER IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_C : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_GOUT : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_nOED : std_logic;
SIGNAL ww_nOEE : std_logic;
SIGNAL ww_nOEF : std_logic;
SIGNAL ww_nOEG : std_logic;
SIGNAL ww_SELD : std_logic;
SIGNAL ww_SELE : std_logic;
SIGNAL ww_SELF : std_logic;
SIGNAL ww_SELG : std_logic;
SIGNAL ww_nSTART : std_logic_vector(3 DOWNTO 2);
SIGNAL ww_START : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_WR_DLY0 : std_logic;
SIGNAL ww_WR_DLY1 : std_logic;
SIGNAL ww_DIRDDLY : std_logic;
SIGNAL ww_nOEDDLY0 : std_logic;
SIGNAL ww_nOEDDLY1 : std_logic;
SIGNAL ww_nLEDG : std_logic;
SIGNAL ww_nLEDR : std_logic;
SIGNAL ww_nREADY : std_logic;
SIGNAL ww_nINT : std_logic;
SIGNAL ww_A : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_B : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_D : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_GIN : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_IDD : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_IDE : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_IDF : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_PULSE : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_nLBRES : std_logic;
SIGNAL ww_nBLAST : std_logic;
SIGNAL ww_WnR : std_logic;
SIGNAL ww_nADS : std_logic;
SIGNAL ww_LCLK : std_logic;
SIGNAL \CLK_40to80|altpll_component|pll_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \CLK_40to80|altpll_component|pll_CLK_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \CLK_40to80|altpll_component|pll~CLK2\ : std_logic;
SIGNAL \CLK_40to80|altpll_component|pll~CLK3\ : std_logic;
SIGNAL \CLK_40to80|altpll_component|pll~CLK4\ : std_logic;
SIGNAL \CLK_40to80|altpll_component|pll~CLK5\ : std_logic;
SIGNAL \E[2]~24\ : std_logic;
SIGNAL \E[18]~29\ : std_logic;
SIGNAL \LAD[0]~0\ : std_logic;
SIGNAL \LAD[1]~1\ : std_logic;
SIGNAL \LAD[2]~2\ : std_logic;
SIGNAL \LAD[3]~3\ : std_logic;
SIGNAL \LAD[4]~4\ : std_logic;
SIGNAL \LAD[5]~5\ : std_logic;
SIGNAL \LAD[6]~6\ : std_logic;
SIGNAL \LAD[7]~7\ : std_logic;
SIGNAL \LAD[8]~8\ : std_logic;
SIGNAL \LAD[9]~9\ : std_logic;
SIGNAL \LAD[10]~10\ : std_logic;
SIGNAL \LAD[11]~11\ : std_logic;
SIGNAL \LAD[12]~12\ : std_logic;
SIGNAL \LAD[13]~13\ : std_logic;
SIGNAL \LAD[14]~14\ : std_logic;
SIGNAL \LAD[15]~15\ : std_logic;
SIGNAL \LCLK~combout\ : std_logic;
SIGNAL \nADS~combout\ : std_logic;
SIGNAL \WnR~combout\ : std_logic;
SIGNAL \nLBRES~combout\ : std_logic;
SIGNAL \VME_LB_INT|LBSTATE.LBREADL~regout\ : std_logic;
SIGNAL \VME_LB_INT|LBSTATE.LBREADH~regout\ : std_logic;
SIGNAL \nBLAST~combout\ : std_logic;
SIGNAL \VME_LB_INT|Selector34~0_combout\ : std_logic;
SIGNAL \VME_LB_INT|LBSTATE.LBIDLE~regout\ : std_logic;
SIGNAL \VME_LB_INT|LBSTATE.LBWRITEL~regout\ : std_logic;
SIGNAL \VME_LB_INT|LBSTATE.LBWRITEH~regout\ : std_logic;
SIGNAL \VME_LB_INT|LBSTATE~16_combout\ : std_logic;
SIGNAL \VME_LB_INT|Equal0~1\ : std_logic;
SIGNAL \VME_LB_INT|Equal0~0\ : std_logic;
SIGNAL \VME_LB_INT|Equal0~2\ : std_logic;
SIGNAL \VME_LB_INT|Equal3~0\ : std_logic;
SIGNAL \VME_LB_INT|Equal1~1\ : std_logic;
SIGNAL \VME_LB_INT|Equal1~0\ : std_logic;
SIGNAL \VME_LB_INT|Equal3~1_combout\ : std_logic;
SIGNAL \VME_LB_INT|Equal0~3\ : std_logic;
SIGNAL \VME_LB_INT|WideNor0~0_combout\ : std_logic;
SIGNAL \VME_LB_INT|Equal3~2\ : std_logic;
SIGNAL \VME_LB_INT|Selector16~0_combout\ : std_logic;
SIGNAL \VME_LB_INT|Selector16~1_combout\ : std_logic;
SIGNAL \VME_LB_INT|Selector16~2_combout\ : std_logic;
SIGNAL \VME_LB_INT|REG_DL1T_DL3T_P[6]~0_combout\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~4\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~5\ : std_logic;
SIGNAL \E_Expan[18]~0_combout\ : std_logic;
SIGNAL \SYC_BPTX2|OUTPUT~regout\ : std_logic;
SIGNAL \BPTX2_WIDTH|CHECK~regout\ : std_logic;
SIGNAL \BPTX2_WIDTH|TSTAT~regout\ : std_logic;
SIGNAL \BPTX2_WIDTH|TENDMARK~regout\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~17\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~50\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~32\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~46\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~25\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~22\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~48\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~37\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~42\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~27\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~53\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~39\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~35\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~19\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~29\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~15\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~30\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~28\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~6\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~7\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~10\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~11\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~12\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~13_combout\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~18\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~20\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~8\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~9\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~0\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~0\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~1\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~2\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~1\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~3\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~14\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~21\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~23\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~16\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~24_combout\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~54\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~47\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~49\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~51\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~52_combout\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~55_combout\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~38\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~40\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~41_combout\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~36\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~43\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~44_combout\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~33\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~31\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~26\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~34_combout\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~45_combout\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~56_combout\ : std_logic;
SIGNAL \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\ : std_logic;
SIGNAL \VME_LB_INT|Selector25\ : std_logic;
SIGNAL \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\ : std_logic;
SIGNAL \VME_LB_INT|Selector25~0\ : std_logic;
SIGNAL \LDELAYBPTX2|Mux0~57\ : std_logic;
SIGNAL \PULSES[15]~7_combout\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|process_0~0\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~12_combout\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[0]~16\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[1]~14\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[2]~1\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[3]~3\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[4]~5\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~7\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[6]~9\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~0_combout\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~1_combout\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~regout\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TENDMARK~regout\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|CHECK~regout\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:1:SYC_FC|OUTPUT~regout\ : std_logic;
SIGNAL \PULSES[14]~4_combout\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:0:SYC_FC|OUTPUT~regout\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[0]~12_combout\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[0]~16\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[1]~14\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[2]~1\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[3]~3\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[4]~5\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[5]~7\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[6]~9\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~0_combout\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~1_combout\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TENDMARK~regout\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|CHECK~regout\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|process_0~0_combout\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~regout\ : std_logic;
SIGNAL \ARM2_FC|L_FC|TTRG2~0\ : std_logic;
SIGNAL \PULSES[16]~1_combout\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:2:SYC_FC|OUTPUT~regout\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~12_combout\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~16\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[1]~14\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[2]~1\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[3]~3\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[4]~5\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[5]~7\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[6]~9\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~0_combout\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~1_combout\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|TENDMARK~regout\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|CHECK~regout\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|process_0~0_combout\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~regout\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|CHECK~0\ : std_logic;
SIGNAL \PULSES[17]~0_combout\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:3:SYC_FC|OUTPUT~regout\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|CHECK~regout\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|process_0~0_combout\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[7]~12_combout\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[0]~16\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[1]~14\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[2]~1\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[3]~3\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[4]~5\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[5]~7\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[6]~9\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~0_combout\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~1_combout\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TENDMARK~regout\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~regout\ : std_logic;
SIGNAL \ARM2_FC|L_FC|TTRG2~1\ : std_logic;
SIGNAL \WIDHT_OUT_FCL_OR|COUNT[0]~4_combout\ : std_logic;
SIGNAL \WIDHT_OUT_FCL_OR|COUNT[0]~8\ : std_logic;
SIGNAL \WIDHT_OUT_FCL_OR|COUNT[0]~8COUT1_14\ : std_logic;
SIGNAL \WIDHT_OUT_FCL_OR|COUNT[1]~6\ : std_logic;
SIGNAL \WIDHT_OUT_FCL_OR|COUNT[1]~6COUT1_16\ : std_logic;
SIGNAL \WIDHT_OUT_FCL_OR|TENDMARK~1_combout\ : std_logic;
SIGNAL \WIDHT_OUT_FCL_OR|TSTAT~regout\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|CHECK~0_combout\ : std_logic;
SIGNAL \PULSES[12]~5_combout\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:2:SYC_FC|OUTPUT~regout\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~12_combout\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~16\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[1]~14\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[2]~1\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[3]~3\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[4]~5\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[5]~7\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[6]~9\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~0_combout\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~1_combout\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|TENDMARK~regout\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|CHECK~regout\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|process_0~0_combout\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~regout\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|CHECK~0\ : std_logic;
SIGNAL \PULSES[13]~2_combout\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TENDMARK~regout\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|CHECK~regout\ : std_logic;
SIGNAL \PULSES[11]~6_combout\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|process_0~0\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~12_combout\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[0]~16\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[1]~14\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[2]~1\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[3]~3\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[4]~5\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~7\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[6]~9\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~0_combout\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~1_combout\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~regout\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:1:SYC_FC|OUTPUT~regout\ : std_logic;
SIGNAL \PULSES[10]~3_combout\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:0:SYC_FC|OUTPUT~regout\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TENDMARK~regout\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|CHECK~regout\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|process_0~0_combout\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[7]~12_combout\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[0]~16\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[1]~14\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[2]~1\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[3]~3\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[4]~5\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[5]~7\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[6]~9\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~0_combout\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~1_combout\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~regout\ : std_logic;
SIGNAL \ARM1_FC|L_FC|TTRG2~0\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:3:SYC_FC|OUTPUT~regout\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|CHECK~regout\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|process_0~0_combout\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[7]~12_combout\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[0]~16\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[1]~14\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[2]~1\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[3]~3\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[4]~5\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[5]~7\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[6]~9\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~0_combout\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~1_combout\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TENDMARK~regout\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~regout\ : std_logic;
SIGNAL \ARM1_FC|L_FC|TTRG2~1\ : std_logic;
SIGNAL \WIDHT_OUT_FCL_OR|CHECK~0_combout\ : std_logic;
SIGNAL \WIDHT_OUT_FCL_OR|CHECK~regout\ : std_logic;
SIGNAL \WIDHT_OUT_FCL_OR|process_0~0_combout\ : std_logic;
SIGNAL \WIDHT_OUT_FCL_OR|COUNT[2]~1\ : std_logic;
SIGNAL \WIDHT_OUT_FCL_OR|COUNT[2]~1COUT1_18\ : std_logic;
SIGNAL \WIDHT_OUT_FCL_OR|TENDMARK~regout\ : std_logic;
SIGNAL \E_Expan[2]~1_combout\ : std_logic;
SIGNAL \SYC_BPTX1|OUTPUT~regout\ : std_logic;
SIGNAL \BPTX1_WIDTH|CHECK~regout\ : std_logic;
SIGNAL \BPTX1_WIDTH|TSTAT~regout\ : std_logic;
SIGNAL \BPTX1_WIDTH|TENDMARK~regout\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~29\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~39\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~55\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~52\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~34\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~50\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~44\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~48\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~41\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~31\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~19\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~24\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~27\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~37\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~21\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~17\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~18\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~25\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~22\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~20\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~23_combout\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~26_combout\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~56\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~49\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~51\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~53\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~54_combout\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~57_combout\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~45\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~38\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~40\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~42\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~43_combout\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~46_combout\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~32\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~30\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~33_combout\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~28\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~35\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~36_combout\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~47_combout\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~58_combout\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~13\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~10\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~8\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~6\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~11\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~9\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~12_combout\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~7\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~14\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~15_combout\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~2\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~3\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~4\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~5\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~16_combout\ : std_logic;
SIGNAL \LDELAYBPTX1|Mux0~59_combout\ : std_logic;
SIGNAL \ARM2_FC|L_FC|TRG2~combout\ : std_logic;
SIGNAL \ARM2_FC|FC2_WIDTH|CHECK~regout\ : std_logic;
SIGNAL \ARM2_FC|FC2_WIDTH|process_0~0_combout\ : std_logic;
SIGNAL \ARM2_FC|FC2_WIDTH|COUNT[0]~8_combout\ : std_logic;
SIGNAL \ARM2_FC|FC2_WIDTH|COUNT[0]~1\ : std_logic;
SIGNAL \ARM2_FC|FC2_WIDTH|COUNT[0]~1COUT1_14\ : std_logic;
SIGNAL \ARM2_FC|FC2_WIDTH|COUNT[1]~3\ : std_logic;
SIGNAL \ARM2_FC|FC2_WIDTH|COUNT[1]~3COUT1_16\ : std_logic;
SIGNAL \ARM2_FC|FC2_WIDTH|COUNT[2]~5\ : std_logic;
SIGNAL \ARM2_FC|FC2_WIDTH|COUNT[2]~5COUT1_18\ : std_logic;
SIGNAL \ARM2_FC|FC2_WIDTH|LessThan0~0_combout\ : std_logic;
SIGNAL \ARM2_FC|FC2_WIDTH|TENDMARK~regout\ : std_logic;
SIGNAL \ARM2_FC|FC2_WIDTH|TSTAT~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A2_FC_TRG|CHECK~0_combout\ : std_logic;
SIGNAL \ARM1_FC|FC2_WIDTH|TENDMARK~regout\ : std_logic;
SIGNAL \ARM1_FC|L_FC|TRG2~combout\ : std_logic;
SIGNAL \ARM1_FC|FC2_WIDTH|CHECK~regout\ : std_logic;
SIGNAL \ARM1_FC|FC2_WIDTH|process_0~0_combout\ : std_logic;
SIGNAL \ARM1_FC|FC2_WIDTH|COUNT[0]~8_combout\ : std_logic;
SIGNAL \ARM1_FC|FC2_WIDTH|COUNT[0]~1\ : std_logic;
SIGNAL \ARM1_FC|FC2_WIDTH|COUNT[0]~1COUT1_14\ : std_logic;
SIGNAL \ARM1_FC|FC2_WIDTH|COUNT[1]~3\ : std_logic;
SIGNAL \ARM1_FC|FC2_WIDTH|COUNT[1]~3COUT1_16\ : std_logic;
SIGNAL \ARM1_FC|FC2_WIDTH|COUNT[2]~5\ : std_logic;
SIGNAL \ARM1_FC|FC2_WIDTH|COUNT[2]~5COUT1_18\ : std_logic;
SIGNAL \ARM1_FC|FC2_WIDTH|LessThan0~0_combout\ : std_logic;
SIGNAL \ARM1_FC|FC2_WIDTH|TSTAT~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A1_FC_TRG|CHECK~0_combout\ : std_logic;
SIGNAL \WIDHT_OUT_FC_TRG|CHECK~0_combout\ : std_logic;
SIGNAL \WIDHT_OUT_FC_TRG|COUNT[0]~4_combout\ : std_logic;
SIGNAL \WIDHT_OUT_FC_TRG|COUNT[0]~8\ : std_logic;
SIGNAL \WIDHT_OUT_FC_TRG|COUNT[0]~8COUT1_14\ : std_logic;
SIGNAL \WIDHT_OUT_FC_TRG|COUNT[1]~6\ : std_logic;
SIGNAL \WIDHT_OUT_FC_TRG|COUNT[1]~6COUT1_16\ : std_logic;
SIGNAL \WIDHT_OUT_FC_TRG|COUNT[2]~1\ : std_logic;
SIGNAL \WIDHT_OUT_FC_TRG|COUNT[2]~1COUT1_18\ : std_logic;
SIGNAL \WIDHT_OUT_FC_TRG|TENDMARK~1_combout\ : std_logic;
SIGNAL \WIDHT_OUT_FC_TRG|TSTAT~regout\ : std_logic;
SIGNAL \WIDHT_OUT_FC_TRG|CHECK~regout\ : std_logic;
SIGNAL \WIDHT_OUT_FC_TRG|process_0~0_combout\ : std_logic;
SIGNAL \WIDHT_OUT_FC_TRG|TENDMARK~regout\ : std_logic;
SIGNAL \WIDHT_OUT_BPTX1|COUNT[0]~4_combout\ : std_logic;
SIGNAL \WIDHT_OUT_BPTX1|COUNT[0]~8\ : std_logic;
SIGNAL \WIDHT_OUT_BPTX1|COUNT[0]~8COUT1_14\ : std_logic;
SIGNAL \WIDHT_OUT_BPTX1|COUNT[1]~6\ : std_logic;
SIGNAL \WIDHT_OUT_BPTX1|COUNT[1]~6COUT1_16\ : std_logic;
SIGNAL \WIDHT_OUT_BPTX1|COUNT[2]~1\ : std_logic;
SIGNAL \WIDHT_OUT_BPTX1|COUNT[2]~1COUT1_18\ : std_logic;
SIGNAL \WIDHT_OUT_BPTX1|TENDMARK~1_combout\ : std_logic;
SIGNAL \WIDHT_OUT_BPTX1|TSTAT~regout\ : std_logic;
SIGNAL \WIDHT_OUT_BPTX1|CHECK~regout\ : std_logic;
SIGNAL \WIDHT_OUT_BPTX1|process_0~0_combout\ : std_logic;
SIGNAL \WIDHT_OUT_BPTX1|TENDMARK~regout\ : std_logic;
SIGNAL \WIDHT_OUT_BPTX2|COUNT[1]~4_combout\ : std_logic;
SIGNAL \WIDHT_OUT_BPTX2|COUNT[0]~8\ : std_logic;
SIGNAL \WIDHT_OUT_BPTX2|COUNT[0]~8COUT1_14\ : std_logic;
SIGNAL \WIDHT_OUT_BPTX2|COUNT[1]~6\ : std_logic;
SIGNAL \WIDHT_OUT_BPTX2|COUNT[1]~6COUT1_16\ : std_logic;
SIGNAL \WIDHT_OUT_BPTX2|COUNT[2]~1\ : std_logic;
SIGNAL \WIDHT_OUT_BPTX2|COUNT[2]~1COUT1_18\ : std_logic;
SIGNAL \WIDHT_OUT_BPTX2|TENDMARK~1_combout\ : std_logic;
SIGNAL \WIDHT_OUT_BPTX2|TSTAT~regout\ : std_logic;
SIGNAL \WIDHT_OUT_BPTX2|CHECK~regout\ : std_logic;
SIGNAL \WIDHT_OUT_BPTX2|process_0~0_combout\ : std_logic;
SIGNAL \WIDHT_OUT_BPTX2|TENDMARK~regout\ : std_logic;
SIGNAL \LTESTOUT1|output~2\ : std_logic;
SIGNAL \LTESTOUT1|output~3_combout\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|CHECK~0_combout\ : std_logic;
SIGNAL \LTESTOUT1|output~12_combout\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|CHECK~0_combout\ : std_logic;
SIGNAL \LTESTOUT1|output~13_combout\ : std_logic;
SIGNAL \LTESTOUT1|output~10_combout\ : std_logic;
SIGNAL \LTESTOUT1|output~11_combout\ : std_logic;
SIGNAL \LTESTOUT1|output~18_combout\ : std_logic;
SIGNAL \LTESTOUT1|output~19_combout\ : std_logic;
SIGNAL \CLK_40to80|altpll_component|_clk0\ : std_logic;
SIGNAL \LTESTOUT1|output~25_combout\ : std_logic;
SIGNAL \LTESTOUT1|output~26_combout\ : std_logic;
SIGNAL \LTESTOUT1|output~22_combout\ : std_logic;
SIGNAL \LTESTOUT1|output~23_combout\ : std_logic;
SIGNAL \CLK_40to80|altpll_component|_clk1\ : std_logic;
SIGNAL \LTESTOUT1|output~20_combout\ : std_logic;
SIGNAL \LTESTOUT1|output~21_combout\ : std_logic;
SIGNAL \LTESTOUT1|output~24_combout\ : std_logic;
SIGNAL \LTESTOUT1|output~27_combout\ : std_logic;
SIGNAL \VME_LB_INT|Selector27\ : std_logic;
SIGNAL \VME_LB_INT|Selector27~0\ : std_logic;
SIGNAL \LTESTOUT1|output~14\ : std_logic;
SIGNAL \LTESTOUT1|output~15_combout\ : std_logic;
SIGNAL \LTESTOUT1|output~16_combout\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|CHECK~0_combout\ : std_logic;
SIGNAL \LTESTOUT1|output~8_combout\ : std_logic;
SIGNAL \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|CHECK~0_combout\ : std_logic;
SIGNAL \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|CHECK~0_combout\ : std_logic;
SIGNAL \LTESTOUT1|output~9_combout\ : std_logic;
SIGNAL \LTESTOUT1|output~17_combout\ : std_logic;
SIGNAL \LTESTOUT1|output~28\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[5]~12_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:2:SYC_SDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|CHECK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|process_0~0\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:1:SYC_SDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[2]~12_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|CHECK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|process_0~0_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~1\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:4:SYC_SDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|CHECK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|process_0~0\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[3]~12_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:3:SYC_SDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|CHECK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|process_0~0_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[4]~12_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~2\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:0:SYC_LDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|CHECK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|process_0~0\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[7]~12_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:0:SYC_SDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|CHECK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|process_0~0_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[4]~12_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~0\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|process_0~0\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[4]~12_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|CHECK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:6:SYC_SDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:5:SYC_SDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[7]~12_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|CHECK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|process_0~0_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~3\ : std_logic;
SIGNAL \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~4_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:3:SYC_LDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|CHECK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|process_0~0\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[0]~12_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:2:SYC_LDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[6]~12_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|CHECK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|process_0~0_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~11\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|process_0~0\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~12_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|CHECK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:1:SYC_LDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:15:SYC_SDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|CHECK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|process_0~0_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[0]~12_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~10\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|process_0~0\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[2]~12_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|CHECK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:7:SYC_LDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[1]~12_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:6:SYC_LDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|CHECK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|process_0~0_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~13\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|process_0~0\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[7]~12_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|CHECK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:5:SYC_LDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:4:SYC_LDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[7]~12_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|CHECK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|process_0~0_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~12\ : std_logic;
SIGNAL \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~14_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:10:SYC_SDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|CHECK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|process_0~0\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[0]~12_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:9:SYC_SDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[1]~12_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|CHECK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|process_0~0_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~6\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|process_0~0\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[3]~12_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|CHECK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:12:SYC_SDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:11:SYC_SDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[7]~12_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|CHECK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|process_0~0_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~7\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[2]~12_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:8:SYC_SDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|CHECK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|process_0~0\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:7:SYC_SDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[6]~12_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|CHECK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|process_0~0_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~5\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|process_0~0\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[6]~12_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|CHECK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:14:SYC_SDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:13:SYC_SDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[4]~12_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|CHECK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|process_0~0_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~8\ : std_logic;
SIGNAL \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~9_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:11:SYC_LDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|CHECK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|process_0~0\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[1]~12_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:10:SYC_LDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[0]~12_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|CHECK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|process_0~0_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~16\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|process_0~0\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[1]~12_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|CHECK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:13:SYC_LDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:12:SYC_LDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|CHECK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|process_0~0_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[7]~12_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~17\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:9:SYC_LDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|CHECK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|process_0~0\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[4]~12_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:8:SYC_LDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[5]~12_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|CHECK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|process_0~0_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~15\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:15:SYC_LDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|CHECK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|process_0~0\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[4]~12_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:14:SYC_LDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[2]~12_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|CHECK~regout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|process_0~0_combout\ : std_logic;
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~18\ : std_logic;
SIGNAL \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~19_combout\ : std_logic;
SIGNAL \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~20_combout\ : std_logic;
SIGNAL \WIDHT_OUT_A1_SHOWER_TRG|TSTAT~1_combout\ : std_logic;
SIGNAL \WIDHT_OUT_A1_SHOWER_TRG|CHECK~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A1_SHOWER_TRG|process_0~0_combout\ : std_logic;
SIGNAL \WIDHT_OUT_A1_SHOWER_TRG|COUNT[3]~4_combout\ : std_logic;
SIGNAL \WIDHT_OUT_A1_SHOWER_TRG|COUNT[0]~8\ : std_logic;
SIGNAL \WIDHT_OUT_A1_SHOWER_TRG|COUNT[0]~8COUT1_14\ : std_logic;
SIGNAL \WIDHT_OUT_A1_SHOWER_TRG|COUNT[1]~6\ : std_logic;
SIGNAL \WIDHT_OUT_A1_SHOWER_TRG|COUNT[1]~6COUT1_16\ : std_logic;
SIGNAL \WIDHT_OUT_A1_SHOWER_TRG|COUNT[2]~1\ : std_logic;
SIGNAL \WIDHT_OUT_A1_SHOWER_TRG|COUNT[2]~1COUT1_18\ : std_logic;
SIGNAL \WIDHT_OUT_A1_SHOWER_TRG|TENDMARK~1_combout\ : std_logic;
SIGNAL \WIDHT_OUT_A1_SHOWER_TRG|TSTAT~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A1_SHOWER_TRG|TENDMARK~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A1_SHOWER_LOGIC|process_0~0_combout\ : std_logic;
SIGNAL \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT[3]~4_combout\ : std_logic;
SIGNAL \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT[0]~8\ : std_logic;
SIGNAL \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT[0]~8COUT1_14\ : std_logic;
SIGNAL \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT[1]~6\ : std_logic;
SIGNAL \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT[1]~6COUT1_16\ : std_logic;
SIGNAL \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT[2]~1\ : std_logic;
SIGNAL \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT[2]~1COUT1_18\ : std_logic;
SIGNAL \WIDHT_OUT_A1_SHOWER_LOGIC|TENDMARK~1_combout\ : std_logic;
SIGNAL \WIDHT_OUT_A1_SHOWER_LOGIC|TSTAT~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A1_SHOWER_LOGIC|TENDMARK~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT[0]~4_combout\ : std_logic;
SIGNAL \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT[0]~8\ : std_logic;
SIGNAL \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT[0]~8COUT1_14\ : std_logic;
SIGNAL \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT[1]~6\ : std_logic;
SIGNAL \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT[1]~6COUT1_16\ : std_logic;
SIGNAL \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT[2]~1\ : std_logic;
SIGNAL \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT[2]~1COUT1_18\ : std_logic;
SIGNAL \WIDHT_OUT_A2_SHOWER_LOGIC|TENDMARK~1_combout\ : std_logic;
SIGNAL \WIDHT_OUT_A2_SHOWER_LOGIC|TSTAT~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|process_0~0\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[4]~12_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|CHECK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:2:SYC_SDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:1:SYC_SDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[3]~12_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|CHECK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|process_0~0_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~1\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|CHECK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|process_0~0\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[4]~12_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:0:SYC_LDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:0:SYC_SDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|CHECK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|process_0~0_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[1]~12_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~0\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|process_0~0\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[7]~12_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|CHECK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:4:SYC_SDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:3:SYC_SDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[0]~12_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|CHECK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|process_0~0_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~2\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|process_0~0\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[7]~12_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|CHECK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:6:SYC_SDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:5:SYC_SDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|CHECK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|process_0~0_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[7]~12_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~3\ : std_logic;
SIGNAL \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~4_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|process_0~0\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[7]~12_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|CHECK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:9:SYC_LDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:8:SYC_LDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[2]~12_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|CHECK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|process_0~0_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~15\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|process_0~0\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[7]~12_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|CHECK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:11:SYC_LDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:10:SYC_LDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[7]~12_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|CHECK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|process_0~0_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~16\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:13:SYC_LDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|CHECK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|process_0~0\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[2]~12_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:12:SYC_LDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[7]~12_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|CHECK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|process_0~0_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~17\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[7]~12_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:15:SYC_LDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|CHECK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|process_0~0\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:14:SYC_LDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|CHECK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|process_0~0_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[5]~12_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~18\ : std_logic;
SIGNAL \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~19_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|process_0~0\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[3]~12_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|CHECK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:3:SYC_LDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:2:SYC_LDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[2]~12_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|CHECK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|process_0~0_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~11\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|process_0~0\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[7]~12_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|CHECK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:7:SYC_LDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[4]~12_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:6:SYC_LDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|CHECK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|process_0~0_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~13\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:5:SYC_LDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|CHECK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|process_0~0\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[7]~12_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:4:SYC_LDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[7]~12_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|CHECK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|process_0~0_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~12\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:1:SYC_LDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|CHECK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|process_0~0\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~12_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:15:SYC_SDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[2]~12_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|CHECK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|process_0~0_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~10\ : std_logic;
SIGNAL \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~14_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:10:SYC_SDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[7]~12_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|CHECK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|process_0~0\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[5]~12_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:9:SYC_SDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|CHECK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|process_0~0_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~6\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|process_0~0\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[4]~12_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|CHECK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:12:SYC_SDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:11:SYC_SDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[3]~12_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|CHECK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|process_0~0_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~7\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:14:SYC_SDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|CHECK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|process_0~0\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[1]~12_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:13:SYC_SDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[5]~12_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|CHECK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|process_0~0_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~8\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:8:SYC_SDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|CHECK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|process_0~0\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[7]~12_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:7:SYC_SDSC|OUTPUT~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|CHECK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|process_0~0_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[0]~12_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[0]~16\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[0]~16COUT1_25\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[1]~14\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[1]~14COUT1_27\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[2]~1\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[2]~1COUT1_29\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[3]~3\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[3]~3COUT1_31\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[4]~5\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~0_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[5]~7\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[5]~7COUT1_33\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[6]~9\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[6]~9COUT1_35\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~1_combout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TENDMARK~regout\ : std_logic;
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~5\ : std_logic;
SIGNAL \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~9_combout\ : std_logic;
SIGNAL \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~20_combout\ : std_logic;
SIGNAL \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A2_SHOWER_LOGIC|process_0~0_combout\ : std_logic;
SIGNAL \WIDHT_OUT_A2_SHOWER_LOGIC|TENDMARK~regout\ : std_logic;
SIGNAL \LTESTOUT1|output~29_combout\ : std_logic;
SIGNAL \WIDHT_OUT_A2_SHOWER_TRG|TSTAT~1_combout\ : std_logic;
SIGNAL \WIDHT_OUT_A2_SHOWER_TRG|CHECK~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A2_SHOWER_TRG|process_0~0_combout\ : std_logic;
SIGNAL \WIDHT_OUT_A2_SHOWER_TRG|COUNT[0]~4_combout\ : std_logic;
SIGNAL \WIDHT_OUT_A2_SHOWER_TRG|COUNT[0]~8\ : std_logic;
SIGNAL \WIDHT_OUT_A2_SHOWER_TRG|COUNT[0]~8COUT1_14\ : std_logic;
SIGNAL \WIDHT_OUT_A2_SHOWER_TRG|COUNT[1]~6\ : std_logic;
SIGNAL \WIDHT_OUT_A2_SHOWER_TRG|COUNT[1]~6COUT1_16\ : std_logic;
SIGNAL \WIDHT_OUT_A2_SHOWER_TRG|COUNT[2]~1\ : std_logic;
SIGNAL \WIDHT_OUT_A2_SHOWER_TRG|COUNT[2]~1COUT1_18\ : std_logic;
SIGNAL \WIDHT_OUT_A2_SHOWER_TRG|TENDMARK~1_combout\ : std_logic;
SIGNAL \WIDHT_OUT_A2_SHOWER_TRG|TSTAT~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A2_SHOWER_TRG|TENDMARK~regout\ : std_logic;
SIGNAL \LTESTOUT1|output~30_combout\ : std_logic;
SIGNAL \LTESTOUT1|output~31_combout\ : std_logic;
SIGNAL \WIDHT_OUT_A2_FC_TRG|CHECK~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A2_FC_TRG|process_0~0_combout\ : std_logic;
SIGNAL \WIDHT_OUT_A2_FC_TRG|COUNT[2]~4_combout\ : std_logic;
SIGNAL \WIDHT_OUT_A2_FC_TRG|COUNT[0]~8\ : std_logic;
SIGNAL \WIDHT_OUT_A2_FC_TRG|COUNT[0]~8COUT1_14\ : std_logic;
SIGNAL \WIDHT_OUT_A2_FC_TRG|COUNT[1]~6\ : std_logic;
SIGNAL \WIDHT_OUT_A2_FC_TRG|COUNT[1]~6COUT1_16\ : std_logic;
SIGNAL \WIDHT_OUT_A2_FC_TRG|COUNT[2]~1\ : std_logic;
SIGNAL \WIDHT_OUT_A2_FC_TRG|COUNT[2]~1COUT1_18\ : std_logic;
SIGNAL \WIDHT_OUT_A2_FC_TRG|TENDMARK~1_combout\ : std_logic;
SIGNAL \WIDHT_OUT_A2_FC_TRG|TSTAT~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A2_FC_TRG|TENDMARK~regout\ : std_logic;
SIGNAL \L_CLK1MHz|COUNT[0]~5\ : std_logic;
SIGNAL \L_CLK1MHz|COUNT[0]~5COUT1_20\ : std_logic;
SIGNAL \L_CLK1MHz|COUNT[1]~9\ : std_logic;
SIGNAL \L_CLK1MHz|COUNT[1]~9COUT1_22\ : std_logic;
SIGNAL \L_CLK1MHz|COUNT[2]~1\ : std_logic;
SIGNAL \L_CLK1MHz|COUNT[2]~1COUT1_24\ : std_logic;
SIGNAL \L_CLK1MHz|COUNT[3]~7\ : std_logic;
SIGNAL \L_CLK1MHz|COUNT[4]~3\ : std_logic;
SIGNAL \L_CLK1MHz|COUNT[4]~3COUT1_26\ : std_logic;
SIGNAL \L_CLK1MHz|COUNT[0]~12_combout\ : std_logic;
SIGNAL \L_CLK1MHz|COUNT[0]~13_combout\ : std_logic;
SIGNAL \L_CLK1MHz|Equal0~0_combout\ : std_logic;
SIGNAL \L_CLK1MHz|TOUT~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A1_FC_TRG|COUNT[3]~4_combout\ : std_logic;
SIGNAL \WIDHT_OUT_A1_FC_TRG|COUNT[0]~8\ : std_logic;
SIGNAL \WIDHT_OUT_A1_FC_TRG|COUNT[0]~8COUT1_14\ : std_logic;
SIGNAL \WIDHT_OUT_A1_FC_TRG|COUNT[1]~6\ : std_logic;
SIGNAL \WIDHT_OUT_A1_FC_TRG|COUNT[1]~6COUT1_16\ : std_logic;
SIGNAL \WIDHT_OUT_A1_FC_TRG|COUNT[2]~1\ : std_logic;
SIGNAL \WIDHT_OUT_A1_FC_TRG|COUNT[2]~1COUT1_18\ : std_logic;
SIGNAL \WIDHT_OUT_A1_FC_TRG|TENDMARK~1_combout\ : std_logic;
SIGNAL \WIDHT_OUT_A1_FC_TRG|TSTAT~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A1_FC_TRG|CHECK~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A1_FC_TRG|process_0~0_combout\ : std_logic;
SIGNAL \WIDHT_OUT_A1_FC_TRG|TENDMARK~regout\ : std_logic;
SIGNAL \WIDHT_OUT_FC_AND|COUNT[3]~4_combout\ : std_logic;
SIGNAL \WIDHT_OUT_FC_AND|COUNT[0]~8\ : std_logic;
SIGNAL \WIDHT_OUT_FC_AND|COUNT[0]~8COUT1_14\ : std_logic;
SIGNAL \WIDHT_OUT_FC_AND|COUNT[1]~6\ : std_logic;
SIGNAL \WIDHT_OUT_FC_AND|COUNT[1]~6COUT1_16\ : std_logic;
SIGNAL \WIDHT_OUT_FC_AND|TENDMARK~1_combout\ : std_logic;
SIGNAL \WIDHT_OUT_FC_AND|TSTAT~regout\ : std_logic;
SIGNAL \WIDHT_OUT_FC_AND|CHECK~regout\ : std_logic;
SIGNAL \WIDHT_OUT_FC_AND|process_0~0_combout\ : std_logic;
SIGNAL \WIDHT_OUT_FC_AND|COUNT[2]~1\ : std_logic;
SIGNAL \WIDHT_OUT_FC_AND|COUNT[2]~1COUT1_18\ : std_logic;
SIGNAL \WIDHT_OUT_FC_AND|TENDMARK~regout\ : std_logic;
SIGNAL \LTESTOUT1|output~5_combout\ : std_logic;
SIGNAL \LTESTOUT1|output~6_combout\ : std_logic;
SIGNAL \WIDHT_OUT_A2_FCL_OR|COUNT[1]~4_combout\ : std_logic;
SIGNAL \WIDHT_OUT_A2_FCL_OR|COUNT[0]~8\ : std_logic;
SIGNAL \WIDHT_OUT_A2_FCL_OR|COUNT[0]~8COUT1_14\ : std_logic;
SIGNAL \WIDHT_OUT_A2_FCL_OR|COUNT[1]~6\ : std_logic;
SIGNAL \WIDHT_OUT_A2_FCL_OR|COUNT[1]~6COUT1_16\ : std_logic;
SIGNAL \WIDHT_OUT_A2_FCL_OR|COUNT[2]~1\ : std_logic;
SIGNAL \WIDHT_OUT_A2_FCL_OR|COUNT[2]~1COUT1_18\ : std_logic;
SIGNAL \WIDHT_OUT_A2_FCL_OR|TENDMARK~1_combout\ : std_logic;
SIGNAL \WIDHT_OUT_A2_FCL_OR|TSTAT~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A2_FCL_OR|CHECK~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A2_FCL_OR|process_0~0_combout\ : std_logic;
SIGNAL \WIDHT_OUT_A2_FCL_OR|TENDMARK~regout\ : std_logic;
SIGNAL \LTESTOUT1|output~0\ : std_logic;
SIGNAL \WIDHT_OUT_A1_FCL_OR|COUNT[3]~4_combout\ : std_logic;
SIGNAL \WIDHT_OUT_A1_FCL_OR|COUNT[0]~8\ : std_logic;
SIGNAL \WIDHT_OUT_A1_FCL_OR|COUNT[0]~8COUT1_14\ : std_logic;
SIGNAL \WIDHT_OUT_A1_FCL_OR|COUNT[1]~6\ : std_logic;
SIGNAL \WIDHT_OUT_A1_FCL_OR|COUNT[1]~6COUT1_16\ : std_logic;
SIGNAL \WIDHT_OUT_A1_FCL_OR|COUNT[2]~1\ : std_logic;
SIGNAL \WIDHT_OUT_A1_FCL_OR|COUNT[2]~1COUT1_18\ : std_logic;
SIGNAL \WIDHT_OUT_A1_FCL_OR|TENDMARK~1_combout\ : std_logic;
SIGNAL \WIDHT_OUT_A1_FCL_OR|TSTAT~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A1_FCL_OR|CHECK~regout\ : std_logic;
SIGNAL \WIDHT_OUT_A1_FCL_OR|process_0~0_combout\ : std_logic;
SIGNAL \WIDHT_OUT_A1_FCL_OR|TENDMARK~regout\ : std_logic;
SIGNAL \LTESTOUT1|output~1_combout\ : std_logic;
SIGNAL \LTESTOUT1|output~4\ : std_logic;
SIGNAL \LTESTOUT1|output~7_combout\ : std_logic;
SIGNAL \LTESTOUT1|output~32_combout\ : std_logic;
SIGNAL \LTESTOUT1|output~33\ : std_logic;
SIGNAL \LTESTOUT2|output~1\ : std_logic;
SIGNAL \LTESTOUT2|output~2_combout\ : std_logic;
SIGNAL \LTESTOUT2|output~3_combout\ : std_logic;
SIGNAL \LTESTOUT2|output~29_combout\ : std_logic;
SIGNAL \LTESTOUT2|output~30_combout\ : std_logic;
SIGNAL \LTESTOUT2|output~31_combout\ : std_logic;
SIGNAL \LTESTOUT2|output~18_combout\ : std_logic;
SIGNAL \LTESTOUT2|output~19_combout\ : std_logic;
SIGNAL \LTESTOUT2|output~22_combout\ : std_logic;
SIGNAL \LTESTOUT2|output~23_combout\ : std_logic;
SIGNAL \LTESTOUT2|output~20_combout\ : std_logic;
SIGNAL \LTESTOUT2|output~21_combout\ : std_logic;
SIGNAL \LTESTOUT2|output~24_combout\ : std_logic;
SIGNAL \LTESTOUT2|output~25_combout\ : std_logic;
SIGNAL \LTESTOUT2|output~26_combout\ : std_logic;
SIGNAL \LTESTOUT2|output~27_combout\ : std_logic;
SIGNAL \LTESTOUT2|output~12_combout\ : std_logic;
SIGNAL \LTESTOUT2|output~13_combout\ : std_logic;
SIGNAL \LTESTOUT2|output~10_combout\ : std_logic;
SIGNAL \LTESTOUT2|output~11_combout\ : std_logic;
SIGNAL \LTESTOUT2|output~14_combout\ : std_logic;
SIGNAL \LTESTOUT2|output~8\ : std_logic;
SIGNAL \LTESTOUT2|output~9_combout\ : std_logic;
SIGNAL \LTESTOUT2|output~15_combout\ : std_logic;
SIGNAL \LTESTOUT2|output~16_combout\ : std_logic;
SIGNAL \LTESTOUT2|output~17_combout\ : std_logic;
SIGNAL \LTESTOUT2|output~28\ : std_logic;
SIGNAL \LTESTOUT2|output~0\ : std_logic;
SIGNAL \LTESTOUT2|output~4\ : std_logic;
SIGNAL \LTESTOUT2|output~5_combout\ : std_logic;
SIGNAL \LTESTOUT2|output~6_combout\ : std_logic;
SIGNAL \LTESTOUT2|output~7_combout\ : std_logic;
SIGNAL \LTESTOUT2|output~32_combout\ : std_logic;
SIGNAL \LTESTOUT2|output~33\ : std_logic;
SIGNAL \F~64_combout\ : std_logic;
SIGNAL \F~65_combout\ : std_logic;
SIGNAL \F~66_combout\ : std_logic;
SIGNAL \F~67_combout\ : std_logic;
SIGNAL \F~68_combout\ : std_logic;
SIGNAL \F~69_combout\ : std_logic;
SIGNAL \VME_LB_INT|Selector31~0\ : std_logic;
SIGNAL \VME_LB_INT|Selector31~combout\ : std_logic;
SIGNAL \VME_LB_INT|Selector15~0\ : std_logic;
SIGNAL \VME_LB_INT|Equal2~0_combout\ : std_logic;
SIGNAL \VME_LB_INT|rreg[16]~0_combout\ : std_logic;
SIGNAL \VME_LB_INT|LADoe~regout\ : std_logic;
SIGNAL \VME_LB_INT|Selector30~0\ : std_logic;
SIGNAL \VME_LB_INT|Selector30~combout\ : std_logic;
SIGNAL \VME_LB_INT|Selector14~0\ : std_logic;
SIGNAL \VME_LB_INT|Selector29~0\ : std_logic;
SIGNAL \VME_LB_INT|Selector29~combout\ : std_logic;
SIGNAL \VME_LB_INT|Selector13~0\ : std_logic;
SIGNAL \VME_LB_INT|Selector28~0\ : std_logic;
SIGNAL \VME_LB_INT|Selector28~combout\ : std_logic;
SIGNAL \VME_LB_INT|Selector12~0\ : std_logic;
SIGNAL \VME_LB_INT|Selector11~0\ : std_logic;
SIGNAL \VME_LB_INT|Selector26~0\ : std_logic;
SIGNAL \VME_LB_INT|Selector26~combout\ : std_logic;
SIGNAL \VME_LB_INT|Selector10~0\ : std_logic;
SIGNAL \VME_LB_INT|Selector9~0\ : std_logic;
SIGNAL \VME_LB_INT|Selector24~0\ : std_logic;
SIGNAL \VME_LB_INT|Selector24\ : std_logic;
SIGNAL \VME_LB_INT|Selector8~0\ : std_logic;
SIGNAL \VME_LB_INT|Selector7~0\ : std_logic;
SIGNAL \VME_LB_INT|Selector23~0\ : std_logic;
SIGNAL \VME_LB_INT|Selector23\ : std_logic;
SIGNAL \VME_LB_INT|Selector6~0\ : std_logic;
SIGNAL \VME_LB_INT|Selector22~0\ : std_logic;
SIGNAL \VME_LB_INT|Selector22\ : std_logic;
SIGNAL \VME_LB_INT|Selector21~0\ : std_logic;
SIGNAL \VME_LB_INT|Selector21\ : std_logic;
SIGNAL \VME_LB_INT|Selector5~0\ : std_logic;
SIGNAL \VME_LB_INT|Selector20~0\ : std_logic;
SIGNAL \VME_LB_INT|Selector20\ : std_logic;
SIGNAL \VME_LB_INT|Selector4~0\ : std_logic;
SIGNAL \VME_LB_INT|Selector19~0\ : std_logic;
SIGNAL \VME_LB_INT|Selector19\ : std_logic;
SIGNAL \VME_LB_INT|Selector3~0\ : std_logic;
SIGNAL \VME_LB_INT|Selector18~0\ : std_logic;
SIGNAL \VME_LB_INT|Selector18\ : std_logic;
SIGNAL \VME_LB_INT|Selector2~0\ : std_logic;
SIGNAL \VME_LB_INT|Selector1~0\ : std_logic;
SIGNAL \VME_LB_INT|Selector17~0\ : std_logic;
SIGNAL \VME_LB_INT|Selector17\ : std_logic;
SIGNAL \VME_LB_INT|Selector16~3\ : std_logic;
SIGNAL \VME_LB_INT|Selector16\ : std_logic;
SIGNAL \VME_LB_INT|Selector0~0\ : std_logic;
SIGNAL \VME_LB_INT|Selector33~0_combout\ : std_logic;
SIGNAL \VME_LB_INT|SUB_nREADY~regout\ : std_logic;
SIGNAL \A~combout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \VME_LB_INT|REG_TESTOUT1_MASK\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \WIDHT_OUT_BPTX2|COUNT\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \D~combout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \IDF~combout\ : std_logic_vector(2 DOWNTO 0);
SIGNAL PULSES : std_logic_vector(51 DOWNTO 0);
SIGNAL \WIDHT_OUT_A2_FC_TRG|COUNT\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ARM2_FC|FC2_WIDTH|COUNT\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \VME_LB_INT|LADout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \WIDHT_OUT_A2_FCL_OR|COUNT\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \B~combout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \IDD~combout\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \VME_LB_INT|DTL\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \VME_LB_INT|REG_TESTOUT2_MASK\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \LDELAYBPTX1|DELAY_LINE\ : std_logic_vector(86 DOWNTO 0);
SIGNAL \WIDHT_OUT_A2_SHOWER_TRG|COUNT\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \WIDHT_OUT_FC_AND|COUNT\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \WIDHT_OUT_FCL_OR|COUNT\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \WIDHT_OUT_BPTX1|COUNT\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \VME_LB_INT|ADDR\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \WIDHT_OUT_A1_FC_TRG|COUNT\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \GIN~combout\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VME_LB_INT|REG_DL1T_DL3T_P\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \WIDHT_OUT_A1_SHOWER_TRG|COUNT\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \WIDHT_OUT_A1_FCL_OR|COUNT\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ARM1_FC|FC2_WIDTH|COUNT\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \IDE~combout\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \VME_LB_INT|rreg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L_CLK1MHz|COUNT\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \WIDHT_OUT_FC_TRG|COUNT\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \LDELAYBPTX2|DELAY_LINE\ : std_logic_vector(86 DOWNTO 0);
SIGNAL \ALT_INV_nLBRES~combout\ : std_logic;

BEGIN

C <= ww_C;
GOUT <= ww_GOUT;
nOED <= ww_nOED;
nOEE <= ww_nOEE;
nOEF <= ww_nOEF;
nOEG <= ww_nOEG;
SELD <= ww_SELD;
SELE <= ww_SELE;
SELF <= ww_SELF;
SELG <= ww_SELG;
nSTART <= ww_nSTART;
START <= ww_START;
WR_DLY0 <= ww_WR_DLY0;
WR_DLY1 <= ww_WR_DLY1;
DIRDDLY <= ww_DIRDDLY;
nOEDDLY0 <= ww_nOEDDLY0;
nOEDDLY1 <= ww_nOEDDLY1;
nLEDG <= ww_nLEDG;
nLEDR <= ww_nLEDR;
nREADY <= ww_nREADY;
nINT <= ww_nINT;
ww_A <= A;
ww_B <= B;
ww_D <= D;
ww_GIN <= GIN;
ww_IDD <= IDD;
ww_IDE <= IDE;
ww_IDF <= IDF;
ww_PULSE <= PULSE;
ww_nLBRES <= nLBRES;
ww_nBLAST <= nBLAST;
ww_WnR <= WnR;
ww_nADS <= nADS;
ww_LCLK <= LCLK;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\CLK_40to80|altpll_component|pll_INCLK_bus\ <= (gnd & \GIN~combout\(0));

\CLK_40to80|altpll_component|_clk0\ <= \CLK_40to80|altpll_component|pll_CLK_bus\(0);
\CLK_40to80|altpll_component|_clk1\ <= \CLK_40to80|altpll_component|pll_CLK_bus\(1);
\CLK_40to80|altpll_component|pll~CLK2\ <= \CLK_40to80|altpll_component|pll_CLK_bus\(2);
\CLK_40to80|altpll_component|pll~CLK3\ <= \CLK_40to80|altpll_component|pll_CLK_bus\(3);
\CLK_40to80|altpll_component|pll~CLK4\ <= \CLK_40to80|altpll_component|pll_CLK_bus\(4);
\CLK_40to80|altpll_component|pll~CLK5\ <= \CLK_40to80|altpll_component|pll_CLK_bus\(5);
\ALT_INV_nLBRES~combout\ <= NOT \nLBRES~combout\;

-- Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\E[2]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => E(2),
	combout => \E[2]~24\);

-- Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\E[18]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => E(18),
	combout => \E[18]~29\);

-- Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LAD[0]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VME_LB_INT|LADout\(0),
	oe => \VME_LB_INT|LADoe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => LAD(0),
	combout => \LAD[0]~0\);

-- Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LAD[1]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VME_LB_INT|LADout\(1),
	oe => \VME_LB_INT|LADoe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => LAD(1),
	combout => \LAD[1]~1\);

-- Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LAD[2]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VME_LB_INT|LADout\(2),
	oe => \VME_LB_INT|LADoe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => LAD(2),
	combout => \LAD[2]~2\);

-- Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LAD[3]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VME_LB_INT|LADout\(3),
	oe => \VME_LB_INT|LADoe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => LAD(3),
	combout => \LAD[3]~3\);

-- Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LAD[4]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VME_LB_INT|LADout\(4),
	oe => \VME_LB_INT|LADoe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => LAD(4),
	combout => \LAD[4]~4\);

-- Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LAD[5]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VME_LB_INT|LADout\(5),
	oe => \VME_LB_INT|LADoe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => LAD(5),
	combout => \LAD[5]~5\);

-- Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LAD[6]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VME_LB_INT|LADout\(6),
	oe => \VME_LB_INT|LADoe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => LAD(6),
	combout => \LAD[6]~6\);

-- Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LAD[7]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VME_LB_INT|LADout\(7),
	oe => \VME_LB_INT|LADoe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => LAD(7),
	combout => \LAD[7]~7\);

-- Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LAD[8]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VME_LB_INT|LADout\(8),
	oe => \VME_LB_INT|LADoe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => LAD(8),
	combout => \LAD[8]~8\);

-- Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LAD[9]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VME_LB_INT|LADout\(9),
	oe => \VME_LB_INT|LADoe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => LAD(9),
	combout => \LAD[9]~9\);

-- Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LAD[10]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VME_LB_INT|LADout\(10),
	oe => \VME_LB_INT|LADoe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => LAD(10),
	combout => \LAD[10]~10\);

-- Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LAD[11]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VME_LB_INT|LADout\(11),
	oe => \VME_LB_INT|LADoe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => LAD(11),
	combout => \LAD[11]~11\);

-- Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LAD[12]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VME_LB_INT|LADout\(12),
	oe => \VME_LB_INT|LADoe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => LAD(12),
	combout => \LAD[12]~12\);

-- Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LAD[13]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VME_LB_INT|LADout\(13),
	oe => \VME_LB_INT|LADoe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => LAD(13),
	combout => \LAD[13]~13\);

-- Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LAD[14]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VME_LB_INT|LADout\(14),
	oe => \VME_LB_INT|LADoe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => LAD(14),
	combout => \LAD[14]~14\);

-- Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LAD[15]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VME_LB_INT|LADout\(15),
	oe => \VME_LB_INT|LADoe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => LAD(15),
	combout => \LAD[15]~15\);

-- Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\LCLK~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_LCLK,
	combout => \LCLK~combout\);

-- Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\nADS~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_nADS,
	combout => \nADS~combout\);

-- Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WnR~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_WnR,
	combout => \WnR~combout\);

-- Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\nLBRES~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_nLBRES,
	combout => \nLBRES~combout\);

-- Location: LC_X35_Y30_N3
\VME_LB_INT|LBSTATE.LBREADL\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|LBSTATE.LBREADL~regout\ = DFFEAS((!\nADS~combout\ & (((!\WnR~combout\ & !\VME_LB_INT|LBSTATE.LBIDLE~regout\)))), GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0005",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \nADS~combout\,
	datac => \WnR~combout\,
	datad => \VME_LB_INT|LBSTATE.LBIDLE~regout\,
	aclr => \ALT_INV_nLBRES~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|LBSTATE.LBREADL~regout\);

-- Location: LC_X35_Y28_N6
\VME_LB_INT|LBSTATE.LBREADH\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|LBSTATE.LBREADH~regout\ = DFFEAS((((\VME_LB_INT|LBSTATE.LBREADL~regout\))), GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datad => \VME_LB_INT|LBSTATE.LBREADL~regout\,
	aclr => \ALT_INV_nLBRES~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|LBSTATE.LBREADH~regout\);

-- Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\nBLAST~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_nBLAST,
	combout => \nBLAST~combout\);

-- Location: LC_X35_Y30_N1
\VME_LB_INT|Selector34~0\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector34~0_combout\ = ((!\VME_LB_INT|LBSTATE.LBWRITEH~regout\ & ((\nBLAST~combout\) # (!\VME_LB_INT|LBSTATE.LBWRITEL~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f03",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \VME_LB_INT|LBSTATE.LBWRITEL~regout\,
	datac => \VME_LB_INT|LBSTATE.LBWRITEH~regout\,
	datad => \nBLAST~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector34~0_combout\);

-- Location: LC_X35_Y30_N5
\VME_LB_INT|LBSTATE.LBIDLE\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|LBSTATE.LBIDLE~regout\ = DFFEAS((!\VME_LB_INT|LBSTATE.LBREADH~regout\ & (\VME_LB_INT|Selector34~0_combout\ & ((\VME_LB_INT|LBSTATE.LBIDLE~regout\) # (!\nADS~combout\)))), GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4500",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|LBSTATE.LBREADH~regout\,
	datab => \VME_LB_INT|LBSTATE.LBIDLE~regout\,
	datac => \nADS~combout\,
	datad => \VME_LB_INT|Selector34~0_combout\,
	aclr => \ALT_INV_nLBRES~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|LBSTATE.LBIDLE~regout\);

-- Location: LC_X35_Y30_N0
\VME_LB_INT|LBSTATE.LBWRITEL\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|LBSTATE.LBWRITEL~regout\ = DFFEAS((!\nADS~combout\ & (((\WnR~combout\ & !\VME_LB_INT|LBSTATE.LBIDLE~regout\)))), GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0050",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \nADS~combout\,
	datac => \WnR~combout\,
	datad => \VME_LB_INT|LBSTATE.LBIDLE~regout\,
	aclr => \ALT_INV_nLBRES~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|LBSTATE.LBWRITEL~regout\);

-- Location: LC_X35_Y30_N8
\VME_LB_INT|LBSTATE.LBWRITEH\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|LBSTATE.LBWRITEH~regout\ = DFFEAS(((\VME_LB_INT|LBSTATE.LBWRITEL~regout\ & ((\nBLAST~combout\)))), GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datab => \VME_LB_INT|LBSTATE.LBWRITEL~regout\,
	datad => \nBLAST~combout\,
	aclr => \ALT_INV_nLBRES~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|LBSTATE.LBWRITEH~regout\);

-- Location: LC_X35_Y30_N7
\VME_LB_INT|LBSTATE~16\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|LBSTATE~16_combout\ = (((!\nADS~combout\ & !\VME_LB_INT|LBSTATE.LBIDLE~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \nADS~combout\,
	datad => \VME_LB_INT|LBSTATE.LBIDLE~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|LBSTATE~16_combout\);

-- Location: LC_X34_Y27_N9
\VME_LB_INT|ADDR[5]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|ADDR\(5) = DFFEAS((((\LAD[5]~5\))), GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , \VME_LB_INT|LBSTATE~16_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datad => \LAD[5]~5\,
	aclr => \ALT_INV_nLBRES~combout\,
	ena => \VME_LB_INT|LBSTATE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|ADDR\(5));

-- Location: LC_X34_Y27_N8
\VME_LB_INT|ADDR[3]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|ADDR\(3) = DFFEAS(GND, GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , \VME_LB_INT|LBSTATE~16_combout\, \LAD[3]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \LAD[3]~3\,
	aclr => \ALT_INV_nLBRES~combout\,
	sload => VCC,
	ena => \VME_LB_INT|LBSTATE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|ADDR\(3));

-- Location: LC_X34_Y27_N3
\VME_LB_INT|ADDR[4]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|ADDR\(4) = DFFEAS(GND, GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , \VME_LB_INT|LBSTATE~16_combout\, \LAD[4]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \LAD[4]~4\,
	aclr => \ALT_INV_nLBRES~combout\,
	sload => VCC,
	ena => \VME_LB_INT|LBSTATE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|ADDR\(4));

-- Location: LC_X34_Y27_N1
\VME_LB_INT|ADDR[8]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Equal0~1\ = (!\VME_LB_INT|ADDR\(5) & (!\VME_LB_INT|ADDR\(3) & (!M1_ADDR[8] & !\VME_LB_INT|ADDR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|ADDR\(5),
	datab => \VME_LB_INT|ADDR\(3),
	datac => \LAD[8]~8\,
	datad => \VME_LB_INT|ADDR\(4),
	aclr => \ALT_INV_nLBRES~combout\,
	sload => VCC,
	ena => \VME_LB_INT|LBSTATE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Equal0~1\,
	regout => \VME_LB_INT|ADDR\(8));

-- Location: LC_X34_Y27_N2
\VME_LB_INT|ADDR[9]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|ADDR\(9) = DFFEAS((((\LAD[9]~9\))), GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , \VME_LB_INT|LBSTATE~16_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datad => \LAD[9]~9\,
	aclr => \ALT_INV_nLBRES~combout\,
	ena => \VME_LB_INT|LBSTATE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|ADDR\(9));

-- Location: LC_X34_Y27_N5
\VME_LB_INT|ADDR[14]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|ADDR\(14) = DFFEAS((((\LAD[14]~14\))), GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , \VME_LB_INT|LBSTATE~16_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datad => \LAD[14]~14\,
	aclr => \ALT_INV_nLBRES~combout\,
	ena => \VME_LB_INT|LBSTATE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|ADDR\(14));

-- Location: LC_X34_Y27_N0
\VME_LB_INT|ADDR[15]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|ADDR\(15) = DFFEAS((((\LAD[15]~15\))), GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , \VME_LB_INT|LBSTATE~16_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datad => \LAD[15]~15\,
	aclr => \ALT_INV_nLBRES~combout\,
	ena => \VME_LB_INT|LBSTATE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|ADDR\(15));

-- Location: LC_X34_Y27_N7
\VME_LB_INT|ADDR[10]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Equal0~0\ = (!\VME_LB_INT|ADDR\(9) & (!\VME_LB_INT|ADDR\(14) & (M1_ADDR[10] & !\VME_LB_INT|ADDR\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|ADDR\(9),
	datab => \VME_LB_INT|ADDR\(14),
	datac => \LAD[10]~10\,
	datad => \VME_LB_INT|ADDR\(15),
	aclr => \ALT_INV_nLBRES~combout\,
	sload => VCC,
	ena => \VME_LB_INT|LBSTATE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Equal0~0\,
	regout => \VME_LB_INT|ADDR\(10));

-- Location: LC_X34_Y27_N6
\VME_LB_INT|ADDR[0]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|ADDR\(0) = DFFEAS(GND, GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , \VME_LB_INT|LBSTATE~16_combout\, \LAD[0]~0\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \LAD[0]~0\,
	aclr => \ALT_INV_nLBRES~combout\,
	sload => VCC,
	ena => \VME_LB_INT|LBSTATE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|ADDR\(0));

-- Location: LC_X35_Y27_N8
\VME_LB_INT|ADDR[1]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Equal0~2\ = (\VME_LB_INT|Equal0~1\ & (\VME_LB_INT|Equal0~0\ & (!M1_ADDR[1] & !\VME_LB_INT|ADDR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0008",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Equal0~1\,
	datab => \VME_LB_INT|Equal0~0\,
	datac => \LAD[1]~1\,
	datad => \VME_LB_INT|ADDR\(0),
	aclr => \ALT_INV_nLBRES~combout\,
	sload => VCC,
	ena => \VME_LB_INT|LBSTATE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Equal0~2\,
	regout => \VME_LB_INT|ADDR\(1));

-- Location: LC_X35_Y27_N2
\VME_LB_INT|ADDR[13]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Equal3~0\ = (!\VME_LB_INT|ADDR\(12) & (((M1_ADDR[13]))))
-- \VME_LB_INT|ADDR\(13) = DFFEAS(\VME_LB_INT|Equal3~0\, GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , \VME_LB_INT|LBSTATE~16_combout\, \LAD[13]~13\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5050",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|ADDR\(12),
	datac => \LAD[13]~13\,
	aclr => \ALT_INV_nLBRES~combout\,
	sload => VCC,
	ena => \VME_LB_INT|LBSTATE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Equal3~0\,
	regout => \VME_LB_INT|ADDR\(13));

-- Location: LC_X35_Y27_N9
\VME_LB_INT|ADDR[12]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Equal0~3\ = (\VME_LB_INT|ADDR\(2) & (!\VME_LB_INT|ADDR\(11) & (M1_ADDR[12] & !\VME_LB_INT|ADDR\(13))))
-- \VME_LB_INT|ADDR\(12) = DFFEAS(\VME_LB_INT|Equal0~3\, GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , \VME_LB_INT|LBSTATE~16_combout\, \LAD[12]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0020",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|ADDR\(2),
	datab => \VME_LB_INT|ADDR\(11),
	datac => \LAD[12]~12\,
	datad => \VME_LB_INT|ADDR\(13),
	aclr => \ALT_INV_nLBRES~combout\,
	sload => VCC,
	ena => \VME_LB_INT|LBSTATE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Equal0~3\,
	regout => \VME_LB_INT|ADDR\(12));

-- Location: LC_X35_Y27_N1
\VME_LB_INT|ADDR[6]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Equal1~1\ = (\VME_LB_INT|Equal1~0\ & (\VME_LB_INT|Equal0~2\ & (M1_ADDR[6] & \VME_LB_INT|Equal3~0\)))
-- \VME_LB_INT|ADDR\(6) = DFFEAS(\VME_LB_INT|Equal1~1\, GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , \VME_LB_INT|LBSTATE~16_combout\, \LAD[6]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Equal1~0\,
	datab => \VME_LB_INT|Equal0~2\,
	datac => \LAD[6]~6\,
	datad => \VME_LB_INT|Equal3~0\,
	aclr => \ALT_INV_nLBRES~combout\,
	sload => VCC,
	ena => \VME_LB_INT|LBSTATE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Equal1~1\,
	regout => \VME_LB_INT|ADDR\(6));

-- Location: LC_X35_Y27_N7
\VME_LB_INT|ADDR[2]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\ = (\VME_LB_INT|LBSTATE.LBWRITEH~regout\ & (\VME_LB_INT|Equal1~1\ & (!M1_ADDR[2] & \nLBRES~combout\)))
-- \VME_LB_INT|ADDR\(2) = DFFEAS(\VME_LB_INT|REG_TESTOUT1_MASK[0]~0\, GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , \VME_LB_INT|LBSTATE~16_combout\, \LAD[2]~2\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0800",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|LBSTATE.LBWRITEH~regout\,
	datab => \VME_LB_INT|Equal1~1\,
	datac => \LAD[2]~2\,
	datad => \nLBRES~combout\,
	aclr => \ALT_INV_nLBRES~combout\,
	sload => VCC,
	ena => \VME_LB_INT|LBSTATE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\,
	regout => \VME_LB_INT|ADDR\(2));

-- Location: LC_X35_Y27_N3
\VME_LB_INT|ADDR[11]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Equal3~2\ = (!\VME_LB_INT|ADDR\(2) & (\VME_LB_INT|Equal3~0\ & (M1_ADDR[11] & \VME_LB_INT|Equal3~1_combout\)))
-- \VME_LB_INT|ADDR\(11) = DFFEAS(\VME_LB_INT|Equal3~2\, GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , \VME_LB_INT|LBSTATE~16_combout\, \LAD[11]~11\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4000",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|ADDR\(2),
	datab => \VME_LB_INT|Equal3~0\,
	datac => \LAD[11]~11\,
	datad => \VME_LB_INT|Equal3~1_combout\,
	aclr => \ALT_INV_nLBRES~combout\,
	sload => VCC,
	ena => \VME_LB_INT|LBSTATE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Equal3~2\,
	regout => \VME_LB_INT|ADDR\(11));

-- Location: LC_X35_Y27_N6
\VME_LB_INT|ADDR[7]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Equal1~0\ = (((M1_ADDR[7] & !\VME_LB_INT|ADDR\(11))))
-- \VME_LB_INT|ADDR\(7) = DFFEAS(\VME_LB_INT|Equal1~0\, GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , \VME_LB_INT|LBSTATE~16_combout\, \LAD[7]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00f0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \LAD[7]~7\,
	datad => \VME_LB_INT|ADDR\(11),
	aclr => \ALT_INV_nLBRES~combout\,
	sload => VCC,
	ena => \VME_LB_INT|LBSTATE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Equal1~0\,
	regout => \VME_LB_INT|ADDR\(7));

-- Location: LC_X35_Y27_N4
\VME_LB_INT|Equal3~1\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Equal3~1_combout\ = (!\VME_LB_INT|ADDR\(6) & (((\VME_LB_INT|Equal0~2\ & !\VME_LB_INT|ADDR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0050",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|ADDR\(6),
	datac => \VME_LB_INT|Equal0~2\,
	datad => \VME_LB_INT|ADDR\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Equal3~1_combout\);

-- Location: LC_X36_Y27_N6
\VME_LB_INT|WideNor0~0\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|WideNor0~0_combout\ = (\VME_LB_INT|Equal3~1_combout\ & (!\VME_LB_INT|Equal0~3\ & ((\VME_LB_INT|ADDR\(2)) # (!\VME_LB_INT|Equal1~1\)))) # (!\VME_LB_INT|Equal3~1_combout\ & ((\VME_LB_INT|ADDR\(2)) # ((!\VME_LB_INT|Equal1~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4c5f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|Equal3~1_combout\,
	datab => \VME_LB_INT|ADDR\(2),
	datac => \VME_LB_INT|Equal0~3\,
	datad => \VME_LB_INT|Equal1~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|WideNor0~0_combout\);

-- Location: LC_X35_Y26_N3
\VME_LB_INT|Selector16~0\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector16~0_combout\ = (\VME_LB_INT|Equal1~1\ & (((!\VME_LB_INT|ADDR\(2))))) # (!\VME_LB_INT|Equal1~1\ & (\VME_LB_INT|WideNor0~0_combout\ & ((!\VME_LB_INT|Equal3~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "303a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|WideNor0~0_combout\,
	datab => \VME_LB_INT|ADDR\(2),
	datac => \VME_LB_INT|Equal1~1\,
	datad => \VME_LB_INT|Equal3~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector16~0_combout\);

-- Location: LC_X35_Y26_N6
\VME_LB_INT|Selector16~1\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector16~1_combout\ = (\VME_LB_INT|WideNor0~0_combout\ & (((\VME_LB_INT|ADDR\(2) & \VME_LB_INT|Equal1~1\)) # (!\VME_LB_INT|Equal3~2\))) # (!\VME_LB_INT|WideNor0~0_combout\ & (\VME_LB_INT|ADDR\(2) & (\VME_LB_INT|Equal1~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0ea",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|WideNor0~0_combout\,
	datab => \VME_LB_INT|ADDR\(2),
	datac => \VME_LB_INT|Equal1~1\,
	datad => \VME_LB_INT|Equal3~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector16~1_combout\);

-- Location: LC_X35_Y25_N4
\VME_LB_INT|Selector16~2\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector16~2_combout\ = (!\VME_LB_INT|Selector16~1_combout\ & ((\VME_LB_INT|Selector16~0_combout\) # ((\VME_LB_INT|Equal0~3\ & \VME_LB_INT|Equal3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3222",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|Selector16~0_combout\,
	datab => \VME_LB_INT|Selector16~1_combout\,
	datac => \VME_LB_INT|Equal0~3\,
	datad => \VME_LB_INT|Equal3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector16~2_combout\);

-- Location: LC_X34_Y26_N1
\VME_LB_INT|DTL[6]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|DTL\(6) = DFFEAS((((\LAD[6]~6\))), GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , \VME_LB_INT|LBSTATE.LBWRITEL~regout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datad => \LAD[6]~6\,
	aclr => \ALT_INV_nLBRES~combout\,
	ena => \VME_LB_INT|LBSTATE.LBWRITEL~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|DTL\(6));

-- Location: LC_X34_Y26_N0
\VME_LB_INT|DTL[1]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|DTL\(1) = DFFEAS(GND, GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , \VME_LB_INT|LBSTATE.LBWRITEL~regout\, \LAD[1]~1\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \LAD[1]~1\,
	aclr => \ALT_INV_nLBRES~combout\,
	sload => VCC,
	ena => \VME_LB_INT|LBSTATE.LBWRITEL~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|DTL\(1));

-- Location: LC_X34_Y27_N4
\VME_LB_INT|DTL[4]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|DTL\(4) = DFFEAS(GND, GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , \VME_LB_INT|LBSTATE.LBWRITEL~regout\, \LAD[4]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \LAD[4]~4\,
	aclr => \ALT_INV_nLBRES~combout\,
	sload => VCC,
	ena => \VME_LB_INT|LBSTATE.LBWRITEL~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|DTL\(4));

-- Location: LC_X35_Y27_N0
\VME_LB_INT|REG_DL1T_DL3T_P[6]~0\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|REG_DL1T_DL3T_P[6]~0_combout\ = (\VME_LB_INT|LBSTATE.LBWRITEH~regout\ & (\VME_LB_INT|Equal0~3\ & (\VME_LB_INT|Equal3~1_combout\ & \nLBRES~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|LBSTATE.LBWRITEH~regout\,
	datab => \VME_LB_INT|Equal0~3\,
	datac => \VME_LB_INT|Equal3~1_combout\,
	datad => \nLBRES~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|REG_DL1T_DL3T_P[6]~0_combout\);

-- Location: LC_X34_Y24_N3
\VME_LB_INT|REG_DL1T_DL3T_P[1]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~0\ = (((M1_REG_DL1T_DL3T_P[1]) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(2))))
-- \VME_LB_INT|REG_DL1T_DL3T_P\(1) = DFFEAS(\LDELAYBPTX1|Mux0~0\, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_DL1T_DL3T_P[6]~0_combout\, \VME_LB_INT|DTL\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0ff",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \VME_LB_INT|DTL\(1),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(2),
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_DL1T_DL3T_P[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~0\,
	regout => \VME_LB_INT|REG_DL1T_DL3T_P\(1));

-- Location: LC_X34_Y26_N9
\VME_LB_INT|DTL[0]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|DTL\(0) = DFFEAS((((\LAD[0]~0\))), GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , \VME_LB_INT|LBSTATE.LBWRITEL~regout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datad => \LAD[0]~0\,
	aclr => \ALT_INV_nLBRES~combout\,
	ena => \VME_LB_INT|LBSTATE.LBWRITEL~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|DTL\(0));

-- Location: LC_X33_Y24_N0
\VME_LB_INT|REG_DL1T_DL3T_P[0]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~1\ = ((\VME_LB_INT|REG_DL1T_DL3T_P\(2) & ((\VME_LB_INT|REG_DL1T_DL3T_P\(1)) # (M1_REG_DL1T_DL3T_P[0]))))
-- \VME_LB_INT|REG_DL1T_DL3T_P\(0) = DFFEAS(\LDELAYBPTX1|Mux0~1\, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_DL1T_DL3T_P[6]~0_combout\, \VME_LB_INT|DTL\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc00",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datab => \VME_LB_INT|REG_DL1T_DL3T_P\(1),
	datac => \VME_LB_INT|DTL\(0),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(2),
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_DL1T_DL3T_P[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~1\,
	regout => \VME_LB_INT|REG_DL1T_DL3T_P\(0));

-- Location: LC_X34_Y25_N9
\LDELAYBPTX2|DELAY_LINE[65]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~8\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(1) & (((\VME_LB_INT|REG_DL1T_DL3T_P\(0))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(1) & ((\VME_LB_INT|REG_DL1T_DL3T_P\(0) & ((J2_DELAY_LINE[65]))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(0) & 
-- (\LDELAYBPTX2|DELAY_LINE\(64)))))
-- \LDELAYBPTX2|DELAY_LINE\(65) = DFFEAS(\LDELAYBPTX2|Mux0~8\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(64), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \LDELAYBPTX2|DELAY_LINE\(64),
	datab => \VME_LB_INT|REG_DL1T_DL3T_P\(1),
	datac => \LDELAYBPTX2|DELAY_LINE\(64),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(0),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~8\,
	regout => \LDELAYBPTX2|DELAY_LINE\(65));

-- Location: LC_X34_Y25_N8
\LDELAYBPTX2|DELAY_LINE[66]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~9\ = (\LDELAYBPTX2|Mux0~8\ & (((\LDELAYBPTX2|DELAY_LINE\(67))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(1)))) # (!\LDELAYBPTX2|Mux0~8\ & (\VME_LB_INT|REG_DL1T_DL3T_P\(1) & (J2_DELAY_LINE[66])))
-- \LDELAYBPTX2|DELAY_LINE\(66) = DFFEAS(\LDELAYBPTX2|Mux0~9\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(65), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea62",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \LDELAYBPTX2|Mux0~8\,
	datab => \VME_LB_INT|REG_DL1T_DL3T_P\(1),
	datac => \LDELAYBPTX2|DELAY_LINE\(65),
	datad => \LDELAYBPTX2|DELAY_LINE\(67),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~9\,
	regout => \LDELAYBPTX2|DELAY_LINE\(66));

-- Location: LC_X33_Y25_N7
\LDELAYBPTX2|DELAY_LINE[67]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|DELAY_LINE\(67) = DFFEAS((((\LDELAYBPTX2|DELAY_LINE\(66)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datad => \LDELAYBPTX2|DELAY_LINE\(66),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX2|DELAY_LINE\(67));

-- Location: LC_X34_Y24_N1
\LDELAYBPTX2|DELAY_LINE[68]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|DELAY_LINE\(68) = DFFEAS((((\LDELAYBPTX2|DELAY_LINE\(67)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datad => \LDELAYBPTX2|DELAY_LINE\(67),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX2|DELAY_LINE\(68));

-- Location: LC_X34_Y24_N7
\LDELAYBPTX2|DELAY_LINE[69]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~4\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(0) & (((J2_DELAY_LINE[69]) # (\VME_LB_INT|REG_DL1T_DL3T_P\(1))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(0) & (\LDELAYBPTX2|DELAY_LINE\(68) & ((!\VME_LB_INT|REG_DL1T_DL3T_P\(1)))))
-- \LDELAYBPTX2|DELAY_LINE\(69) = DFFEAS(\LDELAYBPTX2|Mux0~4\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(68), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \LDELAYBPTX2|DELAY_LINE\(68),
	datab => \VME_LB_INT|REG_DL1T_DL3T_P\(0),
	datac => \LDELAYBPTX2|DELAY_LINE\(68),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(1),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~4\,
	regout => \LDELAYBPTX2|DELAY_LINE\(69));

-- Location: LC_X34_Y24_N8
\LDELAYBPTX2|DELAY_LINE[70]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~5\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(1) & ((\LDELAYBPTX2|Mux0~4\ & (\LDELAYBPTX2|DELAY_LINE\(71))) # (!\LDELAYBPTX2|Mux0~4\ & ((J2_DELAY_LINE[70]))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(1) & (((\LDELAYBPTX2|Mux0~4\))))
-- \LDELAYBPTX2|DELAY_LINE\(70) = DFFEAS(\LDELAYBPTX2|Mux0~5\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(69), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(1),
	datab => \LDELAYBPTX2|DELAY_LINE\(71),
	datac => \LDELAYBPTX2|DELAY_LINE\(69),
	datad => \LDELAYBPTX2|Mux0~4\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~5\,
	regout => \LDELAYBPTX2|DELAY_LINE\(70));

-- Location: LC_X31_Y24_N2
\LDELAYBPTX2|DELAY_LINE[71]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|DELAY_LINE\(71) = DFFEAS(GND, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(70), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datac => \LDELAYBPTX2|DELAY_LINE\(70),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX2|DELAY_LINE\(71));

-- Location: PIN_M14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\IDE[2]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_IDE(2),
	combout => \IDE~combout\(2));

-- Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\IDE[1]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_IDE(1),
	combout => \IDE~combout\(1));

-- Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\IDE[0]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_IDE(0),
	combout => \IDE~combout\(0));

-- Location: LC_X38_Y24_N1
\E_Expan[18]~0\ : cyclone_lcell
-- Equation(s):
-- \E_Expan[18]~0_combout\ = (!\IDE~combout\(2) & (\IDE~combout\(1) & (\IDE~combout\(0) & \E[18]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IDE~combout\(2),
	datab => \IDE~combout\(1),
	datac => \IDE~combout\(0),
	datad => \E[18]~29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \E_Expan[18]~0_combout\);

-- Location: LC_X38_Y25_N5
\SYC_BPTX2|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \SYC_BPTX2|OUTPUT~regout\ = DFFEAS((((!\E_Expan[18]~0_combout\))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	datad => \E_Expan[18]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SYC_BPTX2|OUTPUT~regout\);

-- Location: LC_X38_Y25_N7
\BPTX2_WIDTH|CHECK\ : cyclone_lcell
-- Equation(s):
-- \BPTX2_WIDTH|CHECK~regout\ = DFFEAS((\BPTX2_WIDTH|TSTAT~regout\ & (((\BPTX2_WIDTH|CHECK~regout\)))) # (!\BPTX2_WIDTH|TSTAT~regout\ & ((\SYC_BPTX2|OUTPUT~regout\) # ((\BPTX2_WIDTH|CHECK~regout\ & \BPTX2_WIDTH|TENDMARK~regout\)))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4e4",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \BPTX2_WIDTH|TSTAT~regout\,
	datab => \SYC_BPTX2|OUTPUT~regout\,
	datac => \BPTX2_WIDTH|CHECK~regout\,
	datad => \BPTX2_WIDTH|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BPTX2_WIDTH|CHECK~regout\);

-- Location: LC_X38_Y25_N2
\BPTX2_WIDTH|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \BPTX2_WIDTH|TSTAT~regout\ = DFFEAS((\BPTX2_WIDTH|TSTAT~regout\ & (((\BPTX2_WIDTH|TENDMARK~regout\)))) # (!\BPTX2_WIDTH|TSTAT~regout\ & (\SYC_BPTX2|OUTPUT~regout\ & (!\BPTX2_WIDTH|CHECK~regout\))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , , 
-- , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ae04",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \BPTX2_WIDTH|TSTAT~regout\,
	datab => \SYC_BPTX2|OUTPUT~regout\,
	datac => \BPTX2_WIDTH|CHECK~regout\,
	datad => \BPTX2_WIDTH|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BPTX2_WIDTH|TSTAT~regout\);

-- Location: LC_X38_Y25_N1
\BPTX2_WIDTH|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \BPTX2_WIDTH|TENDMARK~regout\ = DFFEAS((((\BPTX2_WIDTH|TSTAT~regout\ & !\BPTX2_WIDTH|TENDMARK~regout\))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	datac => \BPTX2_WIDTH|TSTAT~regout\,
	datad => \BPTX2_WIDTH|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BPTX2_WIDTH|TENDMARK~regout\);

-- Location: LC_X33_Y22_N6
\LDELAYBPTX2|DELAY_LINE[0]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|DELAY_LINE\(0) = DFFEAS((((\BPTX2_WIDTH|TENDMARK~regout\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datad => \BPTX2_WIDTH|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX2|DELAY_LINE\(0));

-- Location: LC_X33_Y22_N1
\LDELAYBPTX2|DELAY_LINE[32]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~39\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(5) & (((J2_DELAY_LINE[32]) # (\VME_LB_INT|REG_DL1T_DL3T_P\(0))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(5) & (\LDELAYBPTX2|DELAY_LINE\(0) & ((!\VME_LB_INT|REG_DL1T_DL3T_P\(0)))))
-- \LDELAYBPTX2|DELAY_LINE\(32) = DFFEAS(\LDELAYBPTX2|Mux0~39\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(31), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \LDELAYBPTX2|DELAY_LINE\(0),
	datab => \VME_LB_INT|REG_DL1T_DL3T_P\(5),
	datac => \LDELAYBPTX2|DELAY_LINE\(31),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(0),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~39\,
	regout => \LDELAYBPTX2|DELAY_LINE\(32));

-- Location: LC_X35_Y21_N2
\LDELAYBPTX2|DELAY_LINE[33]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|DELAY_LINE\(33) = DFFEAS(GND, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(32), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datac => \LDELAYBPTX2|DELAY_LINE\(32),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX2|DELAY_LINE\(33));

-- Location: LC_X33_Y21_N5
\LDELAYBPTX2|DELAY_LINE[34]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|DELAY_LINE\(34) = DFFEAS(GND, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(33), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datac => \LDELAYBPTX2|DELAY_LINE\(33),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX2|DELAY_LINE\(34));

-- Location: LC_X33_Y21_N7
\LDELAYBPTX2|DELAY_LINE[35]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~17\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(0) & (((J2_DELAY_LINE[35]) # (\VME_LB_INT|REG_DL1T_DL3T_P\(3))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(0) & (\LDELAYBPTX2|DELAY_LINE\(34) & ((!\VME_LB_INT|REG_DL1T_DL3T_P\(3)))))
-- \LDELAYBPTX2|DELAY_LINE\(35) = DFFEAS(\LDELAYBPTX2|Mux0~17\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(34), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(0),
	datab => \LDELAYBPTX2|DELAY_LINE\(34),
	datac => \LDELAYBPTX2|DELAY_LINE\(34),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(3),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~17\,
	regout => \LDELAYBPTX2|DELAY_LINE\(35));

-- Location: LC_X33_Y23_N4
\LDELAYBPTX2|DELAY_LINE[5]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~29\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(4) & (((\VME_LB_INT|REG_DL1T_DL3T_P\(0))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(4) & ((\VME_LB_INT|REG_DL1T_DL3T_P\(0) & ((J2_DELAY_LINE[5]))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(0) & 
-- (\LDELAYBPTX2|DELAY_LINE\(4)))))
-- \LDELAYBPTX2|DELAY_LINE\(5) = DFFEAS(\LDELAYBPTX2|Mux0~29\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(4),
	datab => \LDELAYBPTX2|DELAY_LINE\(4),
	datac => \LDELAYBPTX2|DELAY_LINE\(4),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(0),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~29\,
	regout => \LDELAYBPTX2|DELAY_LINE\(5));

-- Location: LC_X32_Y22_N6
\LDELAYBPTX2|DELAY_LINE[6]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|DELAY_LINE\(6) = DFFEAS((((\LDELAYBPTX2|DELAY_LINE\(5)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datad => \LDELAYBPTX2|DELAY_LINE\(5),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX2|DELAY_LINE\(6));

-- Location: LC_X32_Y22_N7
\LDELAYBPTX2|DELAY_LINE[7]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~50\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(0) & ((\VME_LB_INT|REG_DL1T_DL3T_P\(5)) # ((J2_DELAY_LINE[7])))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(0) & (!\VME_LB_INT|REG_DL1T_DL3T_P\(5) & ((\LDELAYBPTX2|DELAY_LINE\(6)))))
-- \LDELAYBPTX2|DELAY_LINE\(7) = DFFEAS(\LDELAYBPTX2|Mux0~50\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(6), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(0),
	datab => \VME_LB_INT|REG_DL1T_DL3T_P\(5),
	datac => \LDELAYBPTX2|DELAY_LINE\(6),
	datad => \LDELAYBPTX2|DELAY_LINE\(6),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~50\,
	regout => \LDELAYBPTX2|DELAY_LINE\(7));

-- Location: LC_X33_Y21_N3
\LDELAYBPTX2|DELAY_LINE[36]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|DELAY_LINE\(36) = DFFEAS(GND, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(35), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datac => \LDELAYBPTX2|DELAY_LINE\(35),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX2|DELAY_LINE\(36));

-- Location: LC_X33_Y21_N9
\LDELAYBPTX2|DELAY_LINE[37]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~25\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(0) & (((J2_DELAY_LINE[37]) # (\VME_LB_INT|REG_DL1T_DL3T_P\(4))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(0) & (\LDELAYBPTX2|DELAY_LINE\(36) & ((!\VME_LB_INT|REG_DL1T_DL3T_P\(4)))))
-- \LDELAYBPTX2|DELAY_LINE\(37) = DFFEAS(\LDELAYBPTX2|Mux0~25\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(36), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(0),
	datab => \LDELAYBPTX2|DELAY_LINE\(36),
	datac => \LDELAYBPTX2|DELAY_LINE\(36),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(4),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~25\,
	regout => \LDELAYBPTX2|DELAY_LINE\(37));

-- Location: LC_X32_Y23_N8
\LDELAYBPTX2|DELAY_LINE[38]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~51\ = (\LDELAYBPTX2|Mux0~50\ & ((\LDELAYBPTX2|DELAY_LINE\(39)) # ((!\VME_LB_INT|REG_DL1T_DL3T_P\(5))))) # (!\LDELAYBPTX2|Mux0~50\ & (((J2_DELAY_LINE[38] & \VME_LB_INT|REG_DL1T_DL3T_P\(5)))))
-- \LDELAYBPTX2|DELAY_LINE\(38) = DFFEAS(\LDELAYBPTX2|Mux0~51\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(37), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \LDELAYBPTX2|DELAY_LINE\(39),
	datab => \LDELAYBPTX2|Mux0~50\,
	datac => \LDELAYBPTX2|DELAY_LINE\(37),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(5),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~51\,
	regout => \LDELAYBPTX2|DELAY_LINE\(38));

-- Location: LC_X32_Y22_N8
\LDELAYBPTX2|DELAY_LINE[39]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|DELAY_LINE\(39) = DFFEAS(GND, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(38), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datac => \LDELAYBPTX2|DELAY_LINE\(38),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX2|DELAY_LINE\(39));

-- Location: LC_X32_Y22_N0
\LDELAYBPTX2|DELAY_LINE[8]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|DELAY_LINE\(8) = DFFEAS(GND, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(7), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datac => \LDELAYBPTX2|DELAY_LINE\(7),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX2|DELAY_LINE\(8));

-- Location: LC_X32_Y22_N2
\LDELAYBPTX2|DELAY_LINE[40]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~35\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(0) & (\VME_LB_INT|REG_DL1T_DL3T_P\(5))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(0) & ((\VME_LB_INT|REG_DL1T_DL3T_P\(5) & (J2_DELAY_LINE[40])) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(5) & 
-- ((\LDELAYBPTX2|DELAY_LINE\(8))))))
-- \LDELAYBPTX2|DELAY_LINE\(40) = DFFEAS(\LDELAYBPTX2|Mux0~35\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(39), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(0),
	datab => \VME_LB_INT|REG_DL1T_DL3T_P\(5),
	datac => \LDELAYBPTX2|DELAY_LINE\(39),
	datad => \LDELAYBPTX2|DELAY_LINE\(8),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~35\,
	regout => \LDELAYBPTX2|DELAY_LINE\(40));

-- Location: LC_X32_Y22_N9
\LDELAYBPTX2|DELAY_LINE[41]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|DELAY_LINE\(41) = DFFEAS(GND, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(40), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datac => \LDELAYBPTX2|DELAY_LINE\(40),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX2|DELAY_LINE\(41));

-- Location: LC_X33_Y23_N3
\LDELAYBPTX2|DELAY_LINE[42]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~18\ = (\LDELAYBPTX2|Mux0~17\ & ((\LDELAYBPTX2|DELAY_LINE\(43)) # ((!\VME_LB_INT|REG_DL1T_DL3T_P\(3))))) # (!\LDELAYBPTX2|Mux0~17\ & (((J2_DELAY_LINE[42] & \VME_LB_INT|REG_DL1T_DL3T_P\(3)))))
-- \LDELAYBPTX2|DELAY_LINE\(42) = DFFEAS(\LDELAYBPTX2|Mux0~18\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(41), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \LDELAYBPTX2|Mux0~17\,
	datab => \LDELAYBPTX2|DELAY_LINE\(43),
	datac => \LDELAYBPTX2|DELAY_LINE\(41),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(3),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~18\,
	regout => \LDELAYBPTX2|DELAY_LINE\(42));

-- Location: LC_X31_Y23_N2
\LDELAYBPTX2|DELAY_LINE[43]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|DELAY_LINE\(43) = DFFEAS(GND, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(42), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datac => \LDELAYBPTX2|DELAY_LINE\(42),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX2|DELAY_LINE\(43));

-- Location: LC_X32_Y23_N0
\LDELAYBPTX2|DELAY_LINE[44]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|DELAY_LINE\(44) = DFFEAS(GND, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(43), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datac => \LDELAYBPTX2|DELAY_LINE\(43),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX2|DELAY_LINE\(44));

-- Location: LC_X32_Y23_N1
\LDELAYBPTX2|DELAY_LINE[45]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~32\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(0) & (((J2_DELAY_LINE[45]) # (\VME_LB_INT|REG_DL1T_DL3T_P\(4))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(0) & (\LDELAYBPTX2|DELAY_LINE\(44) & ((!\VME_LB_INT|REG_DL1T_DL3T_P\(4)))))
-- \LDELAYBPTX2|DELAY_LINE\(45) = DFFEAS(\LDELAYBPTX2|Mux0~32\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(44), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(0),
	datab => \LDELAYBPTX2|DELAY_LINE\(44),
	datac => \LDELAYBPTX2|DELAY_LINE\(44),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(4),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~32\,
	regout => \LDELAYBPTX2|DELAY_LINE\(45));

-- Location: LC_X34_Y23_N4
\LDELAYBPTX2|DELAY_LINE[12]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|DELAY_LINE\(12) = DFFEAS(GND, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(11), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datac => \LDELAYBPTX2|DELAY_LINE\(11),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX2|DELAY_LINE\(12));

-- Location: LC_X34_Y23_N7
\LDELAYBPTX2|DELAY_LINE[13]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~27\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(4) & (((\VME_LB_INT|REG_DL1T_DL3T_P\(0))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(4) & ((\VME_LB_INT|REG_DL1T_DL3T_P\(0) & ((J2_DELAY_LINE[13]))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(0) & 
-- (\LDELAYBPTX2|DELAY_LINE\(12)))))
-- \LDELAYBPTX2|DELAY_LINE\(13) = DFFEAS(\LDELAYBPTX2|Mux0~27\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(12), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(4),
	datab => \LDELAYBPTX2|DELAY_LINE\(12),
	datac => \LDELAYBPTX2|DELAY_LINE\(12),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(0),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~27\,
	regout => \LDELAYBPTX2|DELAY_LINE\(13));

-- Location: LC_X35_Y24_N5
\LDELAYBPTX2|DELAY_LINE[14]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|DELAY_LINE\(14) = DFFEAS((((\LDELAYBPTX2|DELAY_LINE\(13)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datad => \LDELAYBPTX2|DELAY_LINE\(13),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX2|DELAY_LINE\(14));

-- Location: LC_X35_Y24_N3
\LDELAYBPTX2|DELAY_LINE[15]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~46\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(0) & ((\VME_LB_INT|REG_DL1T_DL3T_P\(5)) # ((J2_DELAY_LINE[15])))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(0) & (!\VME_LB_INT|REG_DL1T_DL3T_P\(5) & ((\LDELAYBPTX2|DELAY_LINE\(14)))))
-- \LDELAYBPTX2|DELAY_LINE\(15) = DFFEAS(\LDELAYBPTX2|Mux0~46\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(14), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(0),
	datab => \VME_LB_INT|REG_DL1T_DL3T_P\(5),
	datac => \LDELAYBPTX2|DELAY_LINE\(14),
	datad => \LDELAYBPTX2|DELAY_LINE\(14),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~46\,
	regout => \LDELAYBPTX2|DELAY_LINE\(15));

-- Location: LC_X33_Y22_N9
\LDELAYBPTX2|DELAY_LINE[16]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|DELAY_LINE\(16) = DFFEAS((((\LDELAYBPTX2|DELAY_LINE\(15)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datad => \LDELAYBPTX2|DELAY_LINE\(15),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX2|DELAY_LINE\(16));

-- Location: LC_X32_Y23_N7
\LDELAYBPTX2|DELAY_LINE[46]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~47\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(5) & ((\LDELAYBPTX2|Mux0~46\ & (\LDELAYBPTX2|DELAY_LINE\(47))) # (!\LDELAYBPTX2|Mux0~46\ & ((J2_DELAY_LINE[46]))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(5) & (((\LDELAYBPTX2|Mux0~46\))))
-- \LDELAYBPTX2|DELAY_LINE\(46) = DFFEAS(\LDELAYBPTX2|Mux0~47\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(45), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(5),
	datab => \LDELAYBPTX2|DELAY_LINE\(47),
	datac => \LDELAYBPTX2|DELAY_LINE\(45),
	datad => \LDELAYBPTX2|Mux0~46\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~47\,
	regout => \LDELAYBPTX2|DELAY_LINE\(46));

-- Location: LC_X31_Y22_N2
\LDELAYBPTX2|DELAY_LINE[47]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|DELAY_LINE\(47) = DFFEAS((((\LDELAYBPTX2|DELAY_LINE\(46)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datad => \LDELAYBPTX2|DELAY_LINE\(46),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX2|DELAY_LINE\(47));

-- Location: LC_X33_Y22_N5
\LDELAYBPTX2|DELAY_LINE[48]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~37\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(5) & (((J2_DELAY_LINE[48]) # (\VME_LB_INT|REG_DL1T_DL3T_P\(0))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(5) & (\LDELAYBPTX2|DELAY_LINE\(16) & ((!\VME_LB_INT|REG_DL1T_DL3T_P\(0)))))
-- \LDELAYBPTX2|DELAY_LINE\(48) = DFFEAS(\LDELAYBPTX2|Mux0~37\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(47), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \LDELAYBPTX2|DELAY_LINE\(16),
	datab => \VME_LB_INT|REG_DL1T_DL3T_P\(5),
	datac => \LDELAYBPTX2|DELAY_LINE\(47),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(0),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~37\,
	regout => \LDELAYBPTX2|DELAY_LINE\(48));

-- Location: LC_X32_Y21_N2
\LDELAYBPTX2|DELAY_LINE[49]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|DELAY_LINE\(49) = DFFEAS((((\LDELAYBPTX2|DELAY_LINE\(48)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datad => \LDELAYBPTX2|DELAY_LINE\(48),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX2|DELAY_LINE\(49));

-- Location: LC_X33_Y21_N8
\LDELAYBPTX2|DELAY_LINE[50]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|DELAY_LINE\(50) = DFFEAS((((\LDELAYBPTX2|DELAY_LINE\(49)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datad => \LDELAYBPTX2|DELAY_LINE\(49),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX2|DELAY_LINE\(50));

-- Location: LC_X33_Y21_N4
\LDELAYBPTX2|DELAY_LINE[58]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~22\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(0) & (((\VME_LB_INT|REG_DL1T_DL3T_P\(3))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(0) & ((\VME_LB_INT|REG_DL1T_DL3T_P\(3) & ((J2_DELAY_LINE[58]))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(3) & 
-- (\LDELAYBPTX2|DELAY_LINE\(50)))))
-- \LDELAYBPTX2|DELAY_LINE\(58) = DFFEAS(\LDELAYBPTX2|Mux0~22\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(57), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(0),
	datab => \LDELAYBPTX2|DELAY_LINE\(50),
	datac => \LDELAYBPTX2|DELAY_LINE\(57),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(3),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~22\,
	regout => \LDELAYBPTX2|DELAY_LINE\(58));

-- Location: LC_X33_Y21_N2
\LDELAYBPTX2|DELAY_LINE[51]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~23\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(0) & ((\LDELAYBPTX2|Mux0~22\ & (\LDELAYBPTX2|DELAY_LINE\(59))) # (!\LDELAYBPTX2|Mux0~22\ & ((J2_DELAY_LINE[51]))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(0) & (((\LDELAYBPTX2|Mux0~22\))))
-- \LDELAYBPTX2|DELAY_LINE\(51) = DFFEAS(\LDELAYBPTX2|Mux0~23\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(50), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(0),
	datab => \LDELAYBPTX2|DELAY_LINE\(59),
	datac => \LDELAYBPTX2|DELAY_LINE\(50),
	datad => \LDELAYBPTX2|Mux0~22\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~23\,
	regout => \LDELAYBPTX2|DELAY_LINE\(51));

-- Location: LC_X33_Y21_N6
\LDELAYBPTX2|DELAY_LINE[52]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~26\ = (\LDELAYBPTX2|Mux0~25\ & ((\LDELAYBPTX2|DELAY_LINE\(53)) # ((!\VME_LB_INT|REG_DL1T_DL3T_P\(4))))) # (!\LDELAYBPTX2|Mux0~25\ & (((J2_DELAY_LINE[52] & \VME_LB_INT|REG_DL1T_DL3T_P\(4)))))
-- \LDELAYBPTX2|DELAY_LINE\(52) = DFFEAS(\LDELAYBPTX2|Mux0~26\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(51), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \LDELAYBPTX2|DELAY_LINE\(53),
	datab => \LDELAYBPTX2|Mux0~25\,
	datac => \LDELAYBPTX2|DELAY_LINE\(51),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(4),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~26\,
	regout => \LDELAYBPTX2|DELAY_LINE\(52));

-- Location: LC_X33_Y21_N1
\LDELAYBPTX2|DELAY_LINE[53]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|DELAY_LINE\(53) = DFFEAS((((\LDELAYBPTX2|DELAY_LINE\(52)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datad => \LDELAYBPTX2|DELAY_LINE\(52),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX2|DELAY_LINE\(53));

-- Location: LC_X30_Y23_N2
\LDELAYBPTX2|DELAY_LINE[22]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|DELAY_LINE\(22) = DFFEAS(GND, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(21), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datac => \LDELAYBPTX2|DELAY_LINE\(21),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX2|DELAY_LINE\(22));

-- Location: LC_X32_Y23_N4
\LDELAYBPTX2|DELAY_LINE[23]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~48\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(0) & (((J2_DELAY_LINE[23]) # (\VME_LB_INT|REG_DL1T_DL3T_P\(5))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(0) & (\LDELAYBPTX2|DELAY_LINE\(22) & ((!\VME_LB_INT|REG_DL1T_DL3T_P\(5)))))
-- \LDELAYBPTX2|DELAY_LINE\(23) = DFFEAS(\LDELAYBPTX2|Mux0~48\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(22), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(0),
	datab => \LDELAYBPTX2|DELAY_LINE\(22),
	datac => \LDELAYBPTX2|DELAY_LINE\(22),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(5),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~48\,
	regout => \LDELAYBPTX2|DELAY_LINE\(23));

-- Location: LC_X32_Y23_N5
\LDELAYBPTX2|DELAY_LINE[54]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~49\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(5) & ((\LDELAYBPTX2|Mux0~48\ & (\LDELAYBPTX2|DELAY_LINE\(55))) # (!\LDELAYBPTX2|Mux0~48\ & ((J2_DELAY_LINE[54]))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(5) & (((\LDELAYBPTX2|Mux0~48\))))
-- \LDELAYBPTX2|DELAY_LINE\(54) = DFFEAS(\LDELAYBPTX2|Mux0~49\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(53), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(5),
	datab => \LDELAYBPTX2|DELAY_LINE\(55),
	datac => \LDELAYBPTX2|DELAY_LINE\(53),
	datad => \LDELAYBPTX2|Mux0~48\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~49\,
	regout => \LDELAYBPTX2|DELAY_LINE\(54));

-- Location: LC_X32_Y22_N4
\LDELAYBPTX2|DELAY_LINE[55]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|DELAY_LINE\(55) = DFFEAS((((\LDELAYBPTX2|DELAY_LINE\(54)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datad => \LDELAYBPTX2|DELAY_LINE\(54),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX2|DELAY_LINE\(55));

-- Location: LC_X32_Y22_N3
\LDELAYBPTX2|DELAY_LINE[24]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|DELAY_LINE\(24) = DFFEAS((((\LDELAYBPTX2|DELAY_LINE\(23)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datad => \LDELAYBPTX2|DELAY_LINE\(23),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX2|DELAY_LINE\(24));

-- Location: LC_X32_Y22_N5
\LDELAYBPTX2|DELAY_LINE[56]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~42\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(0) & (\VME_LB_INT|REG_DL1T_DL3T_P\(5))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(0) & ((\VME_LB_INT|REG_DL1T_DL3T_P\(5) & (J2_DELAY_LINE[56])) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(5) & 
-- ((\LDELAYBPTX2|DELAY_LINE\(24))))))
-- \LDELAYBPTX2|DELAY_LINE\(56) = DFFEAS(\LDELAYBPTX2|Mux0~42\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(55), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(0),
	datab => \VME_LB_INT|REG_DL1T_DL3T_P\(5),
	datac => \LDELAYBPTX2|DELAY_LINE\(55),
	datad => \LDELAYBPTX2|DELAY_LINE\(24),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~42\,
	regout => \LDELAYBPTX2|DELAY_LINE\(56));

-- Location: LC_X32_Y22_N1
\LDELAYBPTX2|DELAY_LINE[57]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|DELAY_LINE\(57) = DFFEAS((((\LDELAYBPTX2|DELAY_LINE\(56)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datad => \LDELAYBPTX2|DELAY_LINE\(56),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX2|DELAY_LINE\(57));

-- Location: LC_X33_Y21_N0
\LDELAYBPTX2|DELAY_LINE[59]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|DELAY_LINE\(59) = DFFEAS(GND, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(58), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datac => \LDELAYBPTX2|DELAY_LINE\(58),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX2|DELAY_LINE\(59));

-- Location: LC_X32_Y23_N2
\LDELAYBPTX2|DELAY_LINE[60]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~33\ = (\LDELAYBPTX2|Mux0~32\ & ((\LDELAYBPTX2|DELAY_LINE\(61)) # ((!\VME_LB_INT|REG_DL1T_DL3T_P\(4))))) # (!\LDELAYBPTX2|Mux0~32\ & (((J2_DELAY_LINE[60] & \VME_LB_INT|REG_DL1T_DL3T_P\(4)))))
-- \LDELAYBPTX2|DELAY_LINE\(60) = DFFEAS(\LDELAYBPTX2|Mux0~33\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(59), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \LDELAYBPTX2|Mux0~32\,
	datab => \LDELAYBPTX2|DELAY_LINE\(61),
	datac => \LDELAYBPTX2|DELAY_LINE\(59),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(4),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~33\,
	regout => \LDELAYBPTX2|DELAY_LINE\(60));

-- Location: LC_X32_Y23_N3
\LDELAYBPTX2|DELAY_LINE[61]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|DELAY_LINE\(61) = DFFEAS(GND, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(60), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datac => \LDELAYBPTX2|DELAY_LINE\(60),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX2|DELAY_LINE\(61));

-- Location: LC_X33_Y22_N0
\LDELAYBPTX2|DELAY_LINE[17]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~38\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(0) & ((\LDELAYBPTX2|Mux0~37\ & (\LDELAYBPTX2|DELAY_LINE\(49))) # (!\LDELAYBPTX2|Mux0~37\ & ((J2_DELAY_LINE[17]))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(0) & (((\LDELAYBPTX2|Mux0~37\))))
-- \LDELAYBPTX2|DELAY_LINE\(17) = DFFEAS(\LDELAYBPTX2|Mux0~38\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(16), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \LDELAYBPTX2|DELAY_LINE\(49),
	datab => \VME_LB_INT|REG_DL1T_DL3T_P\(0),
	datac => \LDELAYBPTX2|DELAY_LINE\(16),
	datad => \LDELAYBPTX2|Mux0~37\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~38\,
	regout => \LDELAYBPTX2|DELAY_LINE\(17));

-- Location: LC_X33_Y24_N3
\LDELAYBPTX2|DELAY_LINE[18]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|DELAY_LINE\(18) = DFFEAS(GND, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(17), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datac => \LDELAYBPTX2|DELAY_LINE\(17),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX2|DELAY_LINE\(18));

-- Location: LC_X33_Y22_N7
\LDELAYBPTX2|DELAY_LINE[25]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~43\ = (\LDELAYBPTX2|Mux0~42\ & ((\LDELAYBPTX2|DELAY_LINE\(57)) # ((!\VME_LB_INT|REG_DL1T_DL3T_P\(0))))) # (!\LDELAYBPTX2|Mux0~42\ & (((J2_DELAY_LINE[25] & \VME_LB_INT|REG_DL1T_DL3T_P\(0)))))
-- \LDELAYBPTX2|DELAY_LINE\(25) = DFFEAS(\LDELAYBPTX2|Mux0~43\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(24), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \LDELAYBPTX2|DELAY_LINE\(57),
	datab => \LDELAYBPTX2|Mux0~42\,
	datac => \LDELAYBPTX2|DELAY_LINE\(24),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(0),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~43\,
	regout => \LDELAYBPTX2|DELAY_LINE\(25));

-- Location: LC_X33_Y24_N9
\LDELAYBPTX2|DELAY_LINE[26]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~15\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(3) & (((J2_DELAY_LINE[26]) # (\VME_LB_INT|REG_DL1T_DL3T_P\(0))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(3) & (\LDELAYBPTX2|DELAY_LINE\(18) & ((!\VME_LB_INT|REG_DL1T_DL3T_P\(0)))))
-- \LDELAYBPTX2|DELAY_LINE\(26) = DFFEAS(\LDELAYBPTX2|Mux0~15\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(25), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(3),
	datab => \LDELAYBPTX2|DELAY_LINE\(18),
	datac => \LDELAYBPTX2|DELAY_LINE\(25),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(0),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~15\,
	regout => \LDELAYBPTX2|DELAY_LINE\(26));

-- Location: LC_X33_Y24_N8
\LDELAYBPTX2|DELAY_LINE[27]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|DELAY_LINE\(27) = DFFEAS(GND, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(26), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datac => \LDELAYBPTX2|DELAY_LINE\(26),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX2|DELAY_LINE\(27));

-- Location: LC_X34_Y23_N8
\LDELAYBPTX2|DELAY_LINE[28]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~28\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(4) & ((\LDELAYBPTX2|Mux0~27\ & (\LDELAYBPTX2|DELAY_LINE\(29))) # (!\LDELAYBPTX2|Mux0~27\ & ((J2_DELAY_LINE[28]))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(4) & (((\LDELAYBPTX2|Mux0~27\))))
-- \LDELAYBPTX2|DELAY_LINE\(28) = DFFEAS(\LDELAYBPTX2|Mux0~28\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(27), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(4),
	datab => \LDELAYBPTX2|DELAY_LINE\(29),
	datac => \LDELAYBPTX2|DELAY_LINE\(27),
	datad => \LDELAYBPTX2|Mux0~27\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~28\,
	regout => \LDELAYBPTX2|DELAY_LINE\(28));

-- Location: LC_X34_Y23_N5
\LDELAYBPTX2|DELAY_LINE[29]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|DELAY_LINE\(29) = DFFEAS(GND, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(28), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datac => \LDELAYBPTX2|DELAY_LINE\(28),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX2|DELAY_LINE\(29));

-- Location: LC_X35_Y25_N9
\LDELAYBPTX2|DELAY_LINE[30]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|DELAY_LINE\(30) = DFFEAS((((\LDELAYBPTX2|DELAY_LINE\(29)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datad => \LDELAYBPTX2|DELAY_LINE\(29),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX2|DELAY_LINE\(30));

-- Location: LC_X33_Y24_N6
\LDELAYBPTX2|DELAY_LINE[62]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~53\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(5) & ((\VME_LB_INT|REG_DL1T_DL3T_P\(0)) # ((J2_DELAY_LINE[62])))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(5) & (!\VME_LB_INT|REG_DL1T_DL3T_P\(0) & ((\LDELAYBPTX2|DELAY_LINE\(30)))))
-- \LDELAYBPTX2|DELAY_LINE\(62) = DFFEAS(\LDELAYBPTX2|Mux0~53\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(61), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(5),
	datab => \VME_LB_INT|REG_DL1T_DL3T_P\(0),
	datac => \LDELAYBPTX2|DELAY_LINE\(61),
	datad => \LDELAYBPTX2|DELAY_LINE\(30),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~53\,
	regout => \LDELAYBPTX2|DELAY_LINE\(62));

-- Location: LC_X35_Y25_N6
\LDELAYBPTX2|DELAY_LINE[31]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~54\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(0) & ((\LDELAYBPTX2|Mux0~53\ & ((\LDELAYBPTX2|DELAY_LINE\(63)))) # (!\LDELAYBPTX2|Mux0~53\ & (J2_DELAY_LINE[31])))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(0) & (\LDELAYBPTX2|Mux0~53\))
-- \LDELAYBPTX2|DELAY_LINE\(31) = DFFEAS(\LDELAYBPTX2|Mux0~54\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(30), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(0),
	datab => \LDELAYBPTX2|Mux0~53\,
	datac => \LDELAYBPTX2|DELAY_LINE\(30),
	datad => \LDELAYBPTX2|DELAY_LINE\(63),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~54\,
	regout => \LDELAYBPTX2|DELAY_LINE\(31));

-- Location: LC_X33_Y22_N8
\LDELAYBPTX2|DELAY_LINE[1]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~40\ = (\LDELAYBPTX2|Mux0~39\ & (((\LDELAYBPTX2|DELAY_LINE\(33))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(0)))) # (!\LDELAYBPTX2|Mux0~39\ & (\VME_LB_INT|REG_DL1T_DL3T_P\(0) & (J2_DELAY_LINE[1])))
-- \LDELAYBPTX2|DELAY_LINE\(1) = DFFEAS(\LDELAYBPTX2|Mux0~40\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea62",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \LDELAYBPTX2|Mux0~39\,
	datab => \VME_LB_INT|REG_DL1T_DL3T_P\(0),
	datac => \LDELAYBPTX2|DELAY_LINE\(0),
	datad => \LDELAYBPTX2|DELAY_LINE\(33),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~40\,
	regout => \LDELAYBPTX2|DELAY_LINE\(1));

-- Location: LC_X31_Y21_N2
\LDELAYBPTX2|DELAY_LINE[2]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|DELAY_LINE\(2) = DFFEAS(GND, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datac => \LDELAYBPTX2|DELAY_LINE\(1),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX2|DELAY_LINE\(2));

-- Location: LC_X33_Y22_N4
\LDELAYBPTX2|DELAY_LINE[9]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~36\ = (\LDELAYBPTX2|Mux0~35\ & ((\LDELAYBPTX2|DELAY_LINE\(41)) # ((!\VME_LB_INT|REG_DL1T_DL3T_P\(0))))) # (!\LDELAYBPTX2|Mux0~35\ & (((J2_DELAY_LINE[9] & \VME_LB_INT|REG_DL1T_DL3T_P\(0)))))
-- \LDELAYBPTX2|DELAY_LINE\(9) = DFFEAS(\LDELAYBPTX2|Mux0~36\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(8), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \LDELAYBPTX2|Mux0~35\,
	datab => \LDELAYBPTX2|DELAY_LINE\(41),
	datac => \LDELAYBPTX2|DELAY_LINE\(8),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(0),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~36\,
	regout => \LDELAYBPTX2|DELAY_LINE\(9));

-- Location: LC_X33_Y23_N6
\LDELAYBPTX2|DELAY_LINE[10]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~19\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(0) & (((\VME_LB_INT|REG_DL1T_DL3T_P\(3))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(0) & ((\VME_LB_INT|REG_DL1T_DL3T_P\(3) & ((J2_DELAY_LINE[10]))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(3) & 
-- (\LDELAYBPTX2|DELAY_LINE\(2)))))
-- \LDELAYBPTX2|DELAY_LINE\(10) = DFFEAS(\LDELAYBPTX2|Mux0~19\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(9), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \LDELAYBPTX2|DELAY_LINE\(2),
	datab => \VME_LB_INT|REG_DL1T_DL3T_P\(0),
	datac => \LDELAYBPTX2|DELAY_LINE\(9),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(3),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~19\,
	regout => \LDELAYBPTX2|DELAY_LINE\(10));

-- Location: LC_X32_Y24_N2
\LDELAYBPTX2|DELAY_LINE[11]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|DELAY_LINE\(11) = DFFEAS((((\LDELAYBPTX2|DELAY_LINE\(10)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datad => \LDELAYBPTX2|DELAY_LINE\(10),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX2|DELAY_LINE\(11));

-- Location: LC_X33_Y23_N7
\LDELAYBPTX2|DELAY_LINE[3]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~20\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(0) & ((\LDELAYBPTX2|Mux0~19\ & (\LDELAYBPTX2|DELAY_LINE\(11))) # (!\LDELAYBPTX2|Mux0~19\ & ((J2_DELAY_LINE[3]))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(0) & (((\LDELAYBPTX2|Mux0~19\))))
-- \LDELAYBPTX2|DELAY_LINE\(3) = DFFEAS(\LDELAYBPTX2|Mux0~20\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \LDELAYBPTX2|DELAY_LINE\(11),
	datab => \VME_LB_INT|REG_DL1T_DL3T_P\(0),
	datac => \LDELAYBPTX2|DELAY_LINE\(2),
	datad => \LDELAYBPTX2|Mux0~19\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~20\,
	regout => \LDELAYBPTX2|DELAY_LINE\(3));

-- Location: LC_X33_Y23_N5
\LDELAYBPTX2|DELAY_LINE[4]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|DELAY_LINE\(4) = DFFEAS(GND, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datac => \LDELAYBPTX2|DELAY_LINE\(3),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX2|DELAY_LINE\(4));

-- Location: LC_X33_Y23_N0
\LDELAYBPTX2|DELAY_LINE[19]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~16\ = (\LDELAYBPTX2|Mux0~15\ & ((\LDELAYBPTX2|DELAY_LINE\(27)) # ((!\VME_LB_INT|REG_DL1T_DL3T_P\(0))))) # (!\LDELAYBPTX2|Mux0~15\ & (((J2_DELAY_LINE[19] & \VME_LB_INT|REG_DL1T_DL3T_P\(0)))))
-- \LDELAYBPTX2|DELAY_LINE\(19) = DFFEAS(\LDELAYBPTX2|Mux0~16\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(18), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \LDELAYBPTX2|Mux0~15\,
	datab => \LDELAYBPTX2|DELAY_LINE\(27),
	datac => \LDELAYBPTX2|DELAY_LINE\(18),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(0),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~16\,
	regout => \LDELAYBPTX2|DELAY_LINE\(19));

-- Location: LC_X33_Y23_N1
\LDELAYBPTX2|DELAY_LINE[20]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~30\ = (\LDELAYBPTX2|Mux0~29\ & ((\LDELAYBPTX2|DELAY_LINE\(21)) # ((!\VME_LB_INT|REG_DL1T_DL3T_P\(4))))) # (!\LDELAYBPTX2|Mux0~29\ & (((J2_DELAY_LINE[20] & \VME_LB_INT|REG_DL1T_DL3T_P\(4)))))
-- \LDELAYBPTX2|DELAY_LINE\(20) = DFFEAS(\LDELAYBPTX2|Mux0~30\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(19), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \LDELAYBPTX2|DELAY_LINE\(21),
	datab => \LDELAYBPTX2|Mux0~29\,
	datac => \LDELAYBPTX2|DELAY_LINE\(19),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(4),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~30\,
	regout => \LDELAYBPTX2|DELAY_LINE\(20));

-- Location: LC_X33_Y23_N2
\LDELAYBPTX2|DELAY_LINE[21]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|DELAY_LINE\(21) = DFFEAS((((\LDELAYBPTX2|DELAY_LINE\(20)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datad => \LDELAYBPTX2|DELAY_LINE\(20),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX2|DELAY_LINE\(21));

-- Location: LC_X34_Y26_N4
\VME_LB_INT|DTL[3]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|DTL\(3) = DFFEAS(GND, GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , \VME_LB_INT|LBSTATE.LBWRITEL~regout\, \LAD[3]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \LAD[3]~3\,
	aclr => \ALT_INV_nLBRES~combout\,
	sload => VCC,
	ena => \VME_LB_INT|LBSTATE.LBWRITEL~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|DTL\(3));

-- Location: LC_X34_Y23_N9
\VME_LB_INT|REG_DL1T_DL3T_P[3]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~31\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(5) & (((M1_REG_DL1T_DL3T_P[3])))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(5) & ((M1_REG_DL1T_DL3T_P[3] & ((\LDELAYBPTX2|Mux0~28\))) # (!M1_REG_DL1T_DL3T_P[3] & (\LDELAYBPTX2|Mux0~30\))))
-- \VME_LB_INT|REG_DL1T_DL3T_P\(3) = DFFEAS(\LDELAYBPTX2|Mux0~31\, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_DL1T_DL3T_P[6]~0_combout\, \VME_LB_INT|DTL\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4a4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(5),
	datab => \LDELAYBPTX2|Mux0~30\,
	datac => \VME_LB_INT|DTL\(3),
	datad => \LDELAYBPTX2|Mux0~28\,
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_DL1T_DL3T_P[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~31\,
	regout => \VME_LB_INT|REG_DL1T_DL3T_P\(3));

-- Location: LC_X35_Y27_N5
\VME_LB_INT|DTL[2]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|DTL\(2) = DFFEAS((((\LAD[2]~2\))), GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , \VME_LB_INT|LBSTATE.LBWRITEL~regout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datad => \LAD[2]~2\,
	aclr => \ALT_INV_nLBRES~combout\,
	ena => \VME_LB_INT|LBSTATE.LBWRITEL~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|DTL\(2));

-- Location: LC_X34_Y25_N5
\LDELAYBPTX2|DELAY_LINE[72]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|DELAY_LINE\(72) = DFFEAS(GND, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(71), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datac => \LDELAYBPTX2|DELAY_LINE\(71),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX2|DELAY_LINE\(72));

-- Location: LC_X34_Y25_N2
\LDELAYBPTX2|DELAY_LINE[73]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~6\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(1) & (((\VME_LB_INT|REG_DL1T_DL3T_P\(0))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(1) & ((\VME_LB_INT|REG_DL1T_DL3T_P\(0) & ((J2_DELAY_LINE[73]))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(0) & 
-- (\LDELAYBPTX2|DELAY_LINE\(72)))))
-- \LDELAYBPTX2|DELAY_LINE\(73) = DFFEAS(\LDELAYBPTX2|Mux0~6\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(72), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(1),
	datab => \LDELAYBPTX2|DELAY_LINE\(72),
	datac => \LDELAYBPTX2|DELAY_LINE\(72),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(0),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~6\,
	regout => \LDELAYBPTX2|DELAY_LINE\(73));

-- Location: LC_X34_Y25_N3
\LDELAYBPTX2|DELAY_LINE[74]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~7\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(1) & ((\LDELAYBPTX2|Mux0~6\ & (\LDELAYBPTX2|DELAY_LINE\(75))) # (!\LDELAYBPTX2|Mux0~6\ & ((J2_DELAY_LINE[74]))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(1) & (((\LDELAYBPTX2|Mux0~6\))))
-- \LDELAYBPTX2|DELAY_LINE\(74) = DFFEAS(\LDELAYBPTX2|Mux0~7\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(73), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \LDELAYBPTX2|DELAY_LINE\(75),
	datab => \VME_LB_INT|REG_DL1T_DL3T_P\(1),
	datac => \LDELAYBPTX2|DELAY_LINE\(73),
	datad => \LDELAYBPTX2|Mux0~6\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~7\,
	regout => \LDELAYBPTX2|DELAY_LINE\(74));

-- Location: LC_X33_Y24_N4
\LDELAYBPTX2|DELAY_LINE[75]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|DELAY_LINE\(75) = DFFEAS(GND, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(74), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datac => \LDELAYBPTX2|DELAY_LINE\(74),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX2|DELAY_LINE\(75));

-- Location: LC_X34_Y25_N4
\VME_LB_INT|REG_DL1T_DL3T_P[2]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~10\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(3) & (((M1_REG_DL1T_DL3T_P[2]) # (\LDELAYBPTX2|Mux0~7\)))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(3) & (\LDELAYBPTX2|Mux0~9\ & (!M1_REG_DL1T_DL3T_P[2])))
-- \VME_LB_INT|REG_DL1T_DL3T_P\(2) = DFFEAS(\LDELAYBPTX2|Mux0~10\, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_DL1T_DL3T_P[6]~0_combout\, \VME_LB_INT|DTL\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \LDELAYBPTX2|Mux0~9\,
	datab => \VME_LB_INT|REG_DL1T_DL3T_P\(3),
	datac => \VME_LB_INT|DTL\(2),
	datad => \LDELAYBPTX2|Mux0~7\,
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_DL1T_DL3T_P[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~10\,
	regout => \VME_LB_INT|REG_DL1T_DL3T_P\(2));

-- Location: LC_X33_Y24_N7
\LDELAYBPTX2|DELAY_LINE[76]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|DELAY_LINE\(76) = DFFEAS(GND, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(75), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datac => \LDELAYBPTX2|DELAY_LINE\(75),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX2|DELAY_LINE\(76));

-- Location: LC_X33_Y24_N1
\LDELAYBPTX2|DELAY_LINE[77]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~11\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(1) & (((\VME_LB_INT|REG_DL1T_DL3T_P\(0))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(1) & ((\VME_LB_INT|REG_DL1T_DL3T_P\(0) & ((J2_DELAY_LINE[77]))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(0) & 
-- (\LDELAYBPTX2|DELAY_LINE\(76)))))
-- \LDELAYBPTX2|DELAY_LINE\(77) = DFFEAS(\LDELAYBPTX2|Mux0~11\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(76), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \LDELAYBPTX2|DELAY_LINE\(76),
	datab => \VME_LB_INT|REG_DL1T_DL3T_P\(1),
	datac => \LDELAYBPTX2|DELAY_LINE\(76),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(0),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~11\,
	regout => \LDELAYBPTX2|DELAY_LINE\(77));

-- Location: LC_X33_Y24_N2
\LDELAYBPTX2|DELAY_LINE[78]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~12\ = (\LDELAYBPTX2|Mux0~11\ & (((\LDELAYBPTX2|DELAY_LINE\(79))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(1)))) # (!\LDELAYBPTX2|Mux0~11\ & (\VME_LB_INT|REG_DL1T_DL3T_P\(1) & (J2_DELAY_LINE[78])))
-- \LDELAYBPTX2|DELAY_LINE\(78) = DFFEAS(\LDELAYBPTX2|Mux0~12\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(77), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea62",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \LDELAYBPTX2|Mux0~11\,
	datab => \VME_LB_INT|REG_DL1T_DL3T_P\(1),
	datac => \LDELAYBPTX2|DELAY_LINE\(77),
	datad => \LDELAYBPTX2|DELAY_LINE\(79),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~12\,
	regout => \LDELAYBPTX2|DELAY_LINE\(78));

-- Location: LC_X33_Y24_N5
\LDELAYBPTX2|DELAY_LINE[79]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|DELAY_LINE\(79) = DFFEAS(GND, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(78), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datac => \LDELAYBPTX2|DELAY_LINE\(78),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX2|DELAY_LINE\(79));

-- Location: LC_X34_Y25_N0
\LDELAYBPTX2|Mux0~13\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~13_combout\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(2) & ((\LDELAYBPTX2|Mux0~10\ & ((\LDELAYBPTX2|Mux0~12\))) # (!\LDELAYBPTX2|Mux0~10\ & (\LDELAYBPTX2|Mux0~5\)))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(2) & (((\LDELAYBPTX2|Mux0~10\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(2),
	datab => \LDELAYBPTX2|Mux0~5\,
	datac => \LDELAYBPTX2|Mux0~10\,
	datad => \LDELAYBPTX2|Mux0~12\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~13_combout\);

-- Location: LC_X34_Y25_N6
\VME_LB_INT|REG_DL1T_DL3T_P[4]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~14\ = ((M1_REG_DL1T_DL3T_P[4] & (\LDELAYBPTX2|Mux0~3\)) # (!M1_REG_DL1T_DL3T_P[4] & ((\LDELAYBPTX2|Mux0~13_combout\))))
-- \VME_LB_INT|REG_DL1T_DL3T_P\(4) = DFFEAS(\LDELAYBPTX2|Mux0~14\, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_DL1T_DL3T_P[6]~0_combout\, \VME_LB_INT|DTL\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \LDELAYBPTX2|Mux0~3\,
	datac => \VME_LB_INT|DTL\(4),
	datad => \LDELAYBPTX2|Mux0~13_combout\,
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_DL1T_DL3T_P[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~14\,
	regout => \VME_LB_INT|REG_DL1T_DL3T_P\(4));

-- Location: LC_X36_Y25_N9
\VME_LB_INT|DTL[5]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|DTL\(5) = DFFEAS(GND, GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , \VME_LB_INT|LBSTATE.LBWRITEL~regout\, \LAD[5]~5\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \LAD[5]~5\,
	aclr => \ALT_INV_nLBRES~combout\,
	sload => VCC,
	ena => \VME_LB_INT|LBSTATE.LBWRITEL~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|DTL\(5));

-- Location: LC_X33_Y23_N8
\VME_LB_INT|REG_DL1T_DL3T_P[5]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~21\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(4) & (((M1_REG_DL1T_DL3T_P[5])))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(4) & ((M1_REG_DL1T_DL3T_P[5] & (\LDELAYBPTX2|Mux0~18\)) # (!M1_REG_DL1T_DL3T_P[5] & ((\LDELAYBPTX2|Mux0~20\)))))
-- \VME_LB_INT|REG_DL1T_DL3T_P\(5) = DFFEAS(\LDELAYBPTX2|Mux0~21\, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_DL1T_DL3T_P[6]~0_combout\, \VME_LB_INT|DTL\(5), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(4),
	datab => \LDELAYBPTX2|Mux0~18\,
	datac => \VME_LB_INT|DTL\(5),
	datad => \LDELAYBPTX2|Mux0~20\,
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_DL1T_DL3T_P[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~21\,
	regout => \VME_LB_INT|REG_DL1T_DL3T_P\(5));

-- Location: LC_X35_Y25_N0
\LDELAYBPTX2|DELAY_LINE[63]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|DELAY_LINE\(63) = DFFEAS((((\LDELAYBPTX2|DELAY_LINE\(62)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datad => \LDELAYBPTX2|DELAY_LINE\(62),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX2|DELAY_LINE\(63));

-- Location: LC_X34_Y25_N7
\LDELAYBPTX2|DELAY_LINE[64]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|DELAY_LINE\(64) = DFFEAS(GND, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(63), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datac => \LDELAYBPTX2|DELAY_LINE\(63),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX2|DELAY_LINE\(64));

-- Location: LC_X34_Y24_N2
\LDELAYBPTX2|DELAY_LINE[80]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|DELAY_LINE\(80) = DFFEAS(GND, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(79), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datac => \LDELAYBPTX2|DELAY_LINE\(79),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX2|DELAY_LINE\(80));

-- Location: LC_X34_Y24_N5
\LDELAYBPTX2|DELAY_LINE[81]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~0\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(0) & (((J2_DELAY_LINE[81]) # (\VME_LB_INT|REG_DL1T_DL3T_P\(1))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(0) & (\LDELAYBPTX2|DELAY_LINE\(80) & ((!\VME_LB_INT|REG_DL1T_DL3T_P\(1)))))
-- \LDELAYBPTX2|DELAY_LINE\(81) = DFFEAS(\LDELAYBPTX2|Mux0~0\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(80), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \LDELAYBPTX2|DELAY_LINE\(80),
	datab => \VME_LB_INT|REG_DL1T_DL3T_P\(0),
	datac => \LDELAYBPTX2|DELAY_LINE\(80),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(1),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~0\,
	regout => \LDELAYBPTX2|DELAY_LINE\(81));

-- Location: LC_X34_Y24_N0
\LDELAYBPTX2|DELAY_LINE[82]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~1\ = (\LDELAYBPTX2|Mux0~0\ & ((\LDELAYBPTX2|DELAY_LINE\(83)) # ((!\VME_LB_INT|REG_DL1T_DL3T_P\(1))))) # (!\LDELAYBPTX2|Mux0~0\ & (((J2_DELAY_LINE[82] & \VME_LB_INT|REG_DL1T_DL3T_P\(1)))))
-- \LDELAYBPTX2|DELAY_LINE\(82) = DFFEAS(\LDELAYBPTX2|Mux0~1\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(81), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \LDELAYBPTX2|DELAY_LINE\(83),
	datab => \LDELAYBPTX2|Mux0~0\,
	datac => \LDELAYBPTX2|DELAY_LINE\(81),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(1),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~1\,
	regout => \LDELAYBPTX2|DELAY_LINE\(82));

-- Location: LC_X34_Y24_N6
\LDELAYBPTX2|DELAY_LINE[83]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|DELAY_LINE\(83) = DFFEAS((((\LDELAYBPTX2|DELAY_LINE\(82)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datad => \LDELAYBPTX2|DELAY_LINE\(82),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX2|DELAY_LINE\(83));

-- Location: LC_X34_Y24_N4
\LDELAYBPTX2|DELAY_LINE[84]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|DELAY_LINE\(84) = DFFEAS((((\LDELAYBPTX2|DELAY_LINE\(83)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datad => \LDELAYBPTX2|DELAY_LINE\(83),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX2|DELAY_LINE\(84));

-- Location: LC_X34_Y24_N9
\LDELAYBPTX2|DELAY_LINE[85]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~2\ = (\LDELAYBPTX1|Mux0~0\ & (((\LDELAYBPTX1|Mux0~1\)))) # (!\LDELAYBPTX1|Mux0~0\ & ((\LDELAYBPTX1|Mux0~1\ & ((J2_DELAY_LINE[85]))) # (!\LDELAYBPTX1|Mux0~1\ & (\LDELAYBPTX2|DELAY_LINE\(84)))))
-- \LDELAYBPTX2|DELAY_LINE\(85) = DFFEAS(\LDELAYBPTX2|Mux0~2\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX2|DELAY_LINE\(84), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \LDELAYBPTX1|Mux0~0\,
	datab => \LDELAYBPTX2|DELAY_LINE\(84),
	datac => \LDELAYBPTX2|DELAY_LINE\(84),
	datad => \LDELAYBPTX1|Mux0~1\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~2\,
	regout => \LDELAYBPTX2|DELAY_LINE\(85));

-- Location: LC_X34_Y25_N1
\LDELAYBPTX2|DELAY_LINE[86]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~3\ = (\LDELAYBPTX1|Mux0~0\ & ((\LDELAYBPTX2|Mux0~2\ & (J2_DELAY_LINE[86])) # (!\LDELAYBPTX2|Mux0~2\ & ((\LDELAYBPTX2|Mux0~1\))))) # (!\LDELAYBPTX1|Mux0~0\ & (\LDELAYBPTX2|Mux0~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \LDELAYBPTX1|Mux0~0\,
	datab => \LDELAYBPTX2|Mux0~2\,
	datac => \LDELAYBPTX2|DELAY_LINE\(85),
	datad => \LDELAYBPTX2|Mux0~1\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~3\,
	regout => \LDELAYBPTX2|DELAY_LINE\(86));

-- Location: LC_X33_Y23_N9
\LDELAYBPTX2|Mux0~24\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~24_combout\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(4) & ((\LDELAYBPTX2|Mux0~21\ & (\LDELAYBPTX2|Mux0~23\)) # (!\LDELAYBPTX2|Mux0~21\ & ((\LDELAYBPTX2|Mux0~16\))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(4) & (\LDELAYBPTX2|Mux0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(4),
	datab => \LDELAYBPTX2|Mux0~21\,
	datac => \LDELAYBPTX2|Mux0~23\,
	datad => \LDELAYBPTX2|Mux0~16\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~24_combout\);

-- Location: LC_X32_Y23_N6
\LDELAYBPTX2|Mux0~52\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~52_combout\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(3) & (((\VME_LB_INT|REG_DL1T_DL3T_P\(4))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(3) & ((\VME_LB_INT|REG_DL1T_DL3T_P\(4) & (\LDELAYBPTX2|Mux0~49\)) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(4) & 
-- ((\LDELAYBPTX2|Mux0~51\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(3),
	datab => \LDELAYBPTX2|Mux0~49\,
	datac => \LDELAYBPTX2|Mux0~51\,
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~52_combout\);

-- Location: LC_X32_Y23_N9
\LDELAYBPTX2|Mux0~55\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~55_combout\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(3) & ((\LDELAYBPTX2|Mux0~52_combout\ & (\LDELAYBPTX2|Mux0~54\)) # (!\LDELAYBPTX2|Mux0~52_combout\ & ((\LDELAYBPTX2|Mux0~47\))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(3) & 
-- (((\LDELAYBPTX2|Mux0~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(3),
	datab => \LDELAYBPTX2|Mux0~54\,
	datac => \LDELAYBPTX2|Mux0~47\,
	datad => \LDELAYBPTX2|Mux0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~55_combout\);

-- Location: LC_X33_Y22_N2
\LDELAYBPTX2|Mux0~41\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~41_combout\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(3) & (((\VME_LB_INT|REG_DL1T_DL3T_P\(4))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(3) & ((\VME_LB_INT|REG_DL1T_DL3T_P\(4) & (\LDELAYBPTX2|Mux0~38\)) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(4) & 
-- ((\LDELAYBPTX2|Mux0~40\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(3),
	datab => \LDELAYBPTX2|Mux0~38\,
	datac => \LDELAYBPTX2|Mux0~40\,
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~41_combout\);

-- Location: LC_X33_Y22_N3
\LDELAYBPTX2|Mux0~44\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~44_combout\ = (\LDELAYBPTX2|Mux0~41_combout\ & (((\LDELAYBPTX2|Mux0~43\) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(3))))) # (!\LDELAYBPTX2|Mux0~41_combout\ & (\LDELAYBPTX2|Mux0~36\ & (\VME_LB_INT|REG_DL1T_DL3T_P\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea4a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \LDELAYBPTX2|Mux0~41_combout\,
	datab => \LDELAYBPTX2|Mux0~36\,
	datac => \VME_LB_INT|REG_DL1T_DL3T_P\(3),
	datad => \LDELAYBPTX2|Mux0~43\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~44_combout\);

-- Location: LC_X34_Y23_N0
\LDELAYBPTX2|Mux0~34\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~34_combout\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(5) & ((\LDELAYBPTX2|Mux0~31\ & (\LDELAYBPTX2|Mux0~33\)) # (!\LDELAYBPTX2|Mux0~31\ & ((\LDELAYBPTX2|Mux0~26\))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(5) & (((\LDELAYBPTX2|Mux0~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(5),
	datab => \LDELAYBPTX2|Mux0~33\,
	datac => \LDELAYBPTX2|Mux0~31\,
	datad => \LDELAYBPTX2|Mux0~26\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~34_combout\);

-- Location: LC_X34_Y23_N1
\LDELAYBPTX2|Mux0~45\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~45_combout\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(1) & (((\VME_LB_INT|REG_DL1T_DL3T_P\(2))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(1) & ((\VME_LB_INT|REG_DL1T_DL3T_P\(2) & ((\LDELAYBPTX2|Mux0~34_combout\))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(2) & 
-- (\LDELAYBPTX2|Mux0~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \LDELAYBPTX2|Mux0~44_combout\,
	datab => \LDELAYBPTX2|Mux0~34_combout\,
	datac => \VME_LB_INT|REG_DL1T_DL3T_P\(1),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~45_combout\);

-- Location: LC_X34_Y23_N2
\LDELAYBPTX2|Mux0~56\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~56_combout\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(1) & ((\LDELAYBPTX2|Mux0~45_combout\ & ((\LDELAYBPTX2|Mux0~55_combout\))) # (!\LDELAYBPTX2|Mux0~45_combout\ & (\LDELAYBPTX2|Mux0~24_combout\)))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(1) & 
-- (((\LDELAYBPTX2|Mux0~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \LDELAYBPTX2|Mux0~24_combout\,
	datab => \LDELAYBPTX2|Mux0~55_combout\,
	datac => \VME_LB_INT|REG_DL1T_DL3T_P\(1),
	datad => \LDELAYBPTX2|Mux0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~56_combout\);

-- Location: LC_X34_Y23_N3
\VME_LB_INT|REG_DL1T_DL3T_P[6]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX2|Mux0~57\ = ((M1_REG_DL1T_DL3T_P[6] & (\LDELAYBPTX2|Mux0~14\)) # (!M1_REG_DL1T_DL3T_P[6] & ((\LDELAYBPTX2|Mux0~56_combout\))))
-- \VME_LB_INT|REG_DL1T_DL3T_P\(6) = DFFEAS(\LDELAYBPTX2|Mux0~57\, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_DL1T_DL3T_P[6]~0_combout\, \VME_LB_INT|DTL\(6), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \LDELAYBPTX2|Mux0~14\,
	datac => \VME_LB_INT|DTL\(6),
	datad => \LDELAYBPTX2|Mux0~56_combout\,
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_DL1T_DL3T_P[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX2|Mux0~57\,
	regout => \VME_LB_INT|REG_DL1T_DL3T_P\(6));

-- Location: LC_X34_Y26_N5
\VME_LB_INT|REG_TESTOUT1_MASK[6]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector25\ = (\VME_LB_INT|Selector16~2_combout\ & ((\VME_LB_INT|Selector25~0\ & (M1_REG_TESTOUT1_MASK[6])) # (!\VME_LB_INT|Selector25~0\ & ((\VME_LB_INT|REG_DL1T_DL3T_P\(6)))))) # (!\VME_LB_INT|Selector16~2_combout\ & 
-- (\VME_LB_INT|Selector25~0\))
-- \VME_LB_INT|REG_TESTOUT1_MASK\(6) = DFFEAS(\VME_LB_INT|Selector25\, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\, \VME_LB_INT|DTL\(6), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Selector16~2_combout\,
	datab => \VME_LB_INT|Selector25~0\,
	datac => \VME_LB_INT|DTL\(6),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(6),
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector25\,
	regout => \VME_LB_INT|REG_TESTOUT1_MASK\(6));

-- Location: LC_X35_Y26_N8
\VME_LB_INT|REG_TESTOUT2_MASK[1]~0\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\ = (\VME_LB_INT|Equal1~1\ & (\VME_LB_INT|ADDR\(2) & (\nLBRES~combout\ & \VME_LB_INT|LBSTATE.LBWRITEH~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|Equal1~1\,
	datab => \VME_LB_INT|ADDR\(2),
	datac => \nLBRES~combout\,
	datad => \VME_LB_INT|LBSTATE.LBWRITEH~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\);

-- Location: LC_X35_Y26_N9
\VME_LB_INT|REG_TESTOUT2_MASK[6]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|REG_TESTOUT2_MASK\(6) = DFFEAS((((\VME_LB_INT|DTL\(6)))), GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datad => \VME_LB_INT|DTL\(6),
	aclr => GND,
	ena => \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|REG_TESTOUT2_MASK\(6));

-- Location: LC_X36_Y26_N6
\VME_LB_INT|rreg[6]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector25~0\ = (\VME_LB_INT|Selector16~1_combout\ & ((\VME_LB_INT|Selector16~0_combout\ & (M1_rreg[6])) # (!\VME_LB_INT|Selector16~0_combout\ & ((\VME_LB_INT|REG_TESTOUT2_MASK\(6)))))) # (!\VME_LB_INT|Selector16~1_combout\ & 
-- (\VME_LB_INT|Selector16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Selector16~1_combout\,
	datab => \VME_LB_INT|Selector16~0_combout\,
	datac => \VME_LB_INT|Selector25\,
	datad => \VME_LB_INT|REG_TESTOUT2_MASK\(6),
	aclr => \ALT_INV_nLBRES~combout\,
	sload => VCC,
	ena => \VME_LB_INT|LBSTATE.LBREADL~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector25~0\,
	regout => \VME_LB_INT|rreg\(6));

-- Location: LC_X34_Y26_N3
\VME_LB_INT|DTL[7]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|DTL\(7) = DFFEAS(GND, GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , \VME_LB_INT|LBSTATE.LBWRITEL~regout\, \LAD[7]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \LAD[7]~7\,
	aclr => \ALT_INV_nLBRES~combout\,
	sload => VCC,
	ena => \VME_LB_INT|LBSTATE.LBWRITEL~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|DTL\(7));

-- Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\IDD[1]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_IDD(1),
	combout => \IDD~combout\(1));

-- Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\D[5]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_D(5),
	combout => \D~combout\(5));

-- Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\IDD[0]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_IDD(0),
	combout => \IDD~combout\(0));

-- Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\IDD[2]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_IDD(2),
	combout => \IDD~combout\(2));

-- Location: LC_X40_Y25_N6
\PULSES[15]~7\ : cyclone_lcell
-- Equation(s):
-- \PULSES[15]~7_combout\ = (!\IDD~combout\(1) & (\D~combout\(5) & (!\IDD~combout\(0) & !\IDD~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0004",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IDD~combout\(1),
	datab => \D~combout\(5),
	datac => \IDD~combout\(0),
	datad => \IDD~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \PULSES[15]~7_combout\);

-- Location: LC_X39_Y27_N8
\ARM2_FC|GEN_SYC_FC:1:SYC_FC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|process_0~0\ = ((!\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|CHECK~regout\ & (L8_OUTPUT & !\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~regout\)))
-- \ARM2_FC|GEN_SYC_FC:1:SYC_FC|OUTPUT~regout\ = DFFEAS(\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|process_0~0\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \PULSES[15]~7_combout\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0030",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|CHECK~regout\,
	datac => \PULSES[15]~7_combout\,
	datad => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|process_0~0\,
	regout => \ARM2_FC|GEN_SYC_FC:1:SYC_FC|OUTPUT~regout\);

-- Location: LC_X39_Y27_N4
\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~12\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~12_combout\ = (\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|process_0~0\) # ((!\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TENDMARK~regout\ & ((\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~1_combout\) # 
-- (!\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfcd",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~regout\,
	datab => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|process_0~0\,
	datac => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TENDMARK~regout\,
	datad => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~12_combout\);

-- Location: LC_X39_Y28_N0
\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(0) = DFFEAS(\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~regout\ $ ((\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~12_combout\, , , 
-- \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|process_0~0\, )
-- \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[0]~16\ = CARRY((\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~regout\ & (\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(0))))
-- \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[0]~16COUT1_25\ = CARRY((\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~regout\ & (\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~regout\,
	datab => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(0),
	aclr => GND,
	sclr => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|process_0~0\,
	ena => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(0),
	cout0 => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[0]~16\,
	cout1 => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[0]~16COUT1_25\);

-- Location: LC_X39_Y28_N1
\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(1) = DFFEAS(\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(1) $ ((((\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~12_combout\, , , 
-- \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|process_0~0\, )
-- \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[1]~14\ = CARRY(((!\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[0]~16\)) # (!\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(1)))
-- \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[1]~14COUT1_27\ = CARRY(((!\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[0]~16COUT1_25\)) # (!\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(1),
	aclr => GND,
	sclr => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|process_0~0\,
	ena => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~12_combout\,
	cin0 => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[0]~16\,
	cin1 => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(1),
	cout0 => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[1]~14\,
	cout1 => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[1]~14COUT1_27\);

-- Location: LC_X39_Y28_N2
\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(2) = DFFEAS(\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(2) $ ((((!\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~12_combout\, , , 
-- \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|process_0~0\, )
-- \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[2]~1\ = CARRY((\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(2) & ((!\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[1]~14\))))
-- \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[2]~1COUT1_29\ = CARRY((\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(2) & ((!\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(2),
	aclr => GND,
	sclr => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|process_0~0\,
	ena => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~12_combout\,
	cin0 => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[1]~14\,
	cin1 => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(2),
	cout0 => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[2]~1\,
	cout1 => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[2]~1COUT1_29\);

-- Location: LC_X39_Y28_N3
\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(3) = DFFEAS((\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(3) $ ((\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~12_combout\, , , 
-- \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|process_0~0\, )
-- \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[3]~3\ = CARRY(((!\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[2]~1\) # (!\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(3))))
-- \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[3]~3COUT1_31\ = CARRY(((!\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[2]~1COUT1_29\) # (!\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(3),
	aclr => GND,
	sclr => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|process_0~0\,
	ena => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~12_combout\,
	cin0 => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[2]~1\,
	cin1 => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(3),
	cout0 => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[3]~3\,
	cout1 => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[3]~3COUT1_31\);

-- Location: LC_X39_Y28_N4
\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(4) = DFFEAS((\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(4) $ ((!\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~12_combout\, , , 
-- \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|process_0~0\, )
-- \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[4]~5\ = CARRY(((\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(4) & !\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(4),
	aclr => GND,
	sclr => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|process_0~0\,
	ena => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~12_combout\,
	cin0 => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[3]~3\,
	cin1 => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(4),
	cout => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[4]~5\);

-- Location: LC_X39_Y28_N5
\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(5) = DFFEAS((\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(5) $ ((\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~12_combout\, , , 
-- \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|process_0~0\, )
-- \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~7\ = CARRY(((!\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[4]~5\) # (!\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(5))))
-- \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~7COUT1_33\ = CARRY(((!\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[4]~5\) # (!\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(5),
	aclr => GND,
	sclr => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|process_0~0\,
	ena => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~12_combout\,
	cin => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(5),
	cout0 => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~7\,
	cout1 => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~7COUT1_33\);

-- Location: LC_X39_Y28_N6
\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(6) = DFFEAS(\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(6) $ ((((!(!\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[4]~5\ & \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~7\) # (\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[4]~5\ & 
-- \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~12_combout\, , , \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|process_0~0\, )
-- \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[6]~9\ = CARRY((\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(6) & ((!\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~7\))))
-- \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[6]~9COUT1_35\ = CARRY((\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(6) & ((!\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(6),
	aclr => GND,
	sclr => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|process_0~0\,
	ena => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~12_combout\,
	cin => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[4]~5\,
	cin0 => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~7\,
	cin1 => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(6),
	cout0 => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[6]~9\,
	cout1 => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[6]~9COUT1_35\);

-- Location: LC_X39_Y28_N7
\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(7) = DFFEAS(\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(7) $ (((((!\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[4]~5\ & \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[6]~9\) # (\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[4]~5\ & 
-- \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~12_combout\, , , \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|process_0~0\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(7),
	aclr => GND,
	sclr => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|process_0~0\,
	ena => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~12_combout\,
	cin => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[4]~5\,
	cin0 => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[6]~9\,
	cin1 => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(7));

-- Location: LC_X39_Y28_N8
\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~0_combout\ = (!\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(5) & (!\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(4) & ((!\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(3)) # (!\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(2),
	datab => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(5),
	datac => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(4),
	datad => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~0_combout\);

-- Location: LC_X39_Y28_N9
\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~1_combout\ = (!\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(6) & (((!\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(7) & \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(6),
	datac => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(7),
	datad => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~1_combout\);

-- Location: LC_X39_Y27_N6
\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~regout\ = DFFEAS((\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|process_0~0\) # ((\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~regout\ & ((\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TENDMARK~regout\) # 
-- (\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eeec",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~regout\,
	datab => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|process_0~0\,
	datac => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TENDMARK~regout\,
	datad => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~regout\);

-- Location: LC_X39_Y27_N2
\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TENDMARK~regout\ = DFFEAS((\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~regout\ & (((!\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TENDMARK~regout\ & !\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~1_combout\)))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~regout\,
	datac => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TENDMARK~regout\,
	datad => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TENDMARK~regout\);

-- Location: LC_X39_Y27_N5
\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|CHECK~regout\ = DFFEAS((\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~regout\ & (((\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|CHECK~regout\)))) # (!\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~regout\ & ((\ARM2_FC|GEN_SYC_FC:1:SYC_FC|OUTPUT~regout\) # 
-- ((\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TENDMARK~regout\ & \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|CHECK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TENDMARK~regout\,
	datab => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|CHECK~regout\,
	datac => \ARM2_FC|GEN_SYC_FC:1:SYC_FC|OUTPUT~regout\,
	datad => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|CHECK~regout\);

-- Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\D[4]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_D(4),
	combout => \D~combout\(4));

-- Location: LC_X40_Y25_N8
\PULSES[14]~4\ : cyclone_lcell
-- Equation(s):
-- \PULSES[14]~4_combout\ = (!\IDD~combout\(1) & (\D~combout\(4) & (!\IDD~combout\(0) & !\IDD~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0004",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IDD~combout\(1),
	datab => \D~combout\(4),
	datac => \IDD~combout\(0),
	datad => \IDD~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \PULSES[14]~4_combout\);

-- Location: LC_X39_Y25_N9
\ARM2_FC|GEN_SYC_FC:0:SYC_FC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|L_FC|TTRG2~0\ = (\ARM2_FC|GEN_SYC_FC:1:SYC_FC|OUTPUT~regout\) # ((\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~regout\) # ((L7_OUTPUT) # (\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~regout\)))
-- \ARM2_FC|GEN_SYC_FC:0:SYC_FC|OUTPUT~regout\ = DFFEAS(\ARM2_FC|L_FC|TTRG2~0\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \PULSES[14]~4_combout\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffe",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM2_FC|GEN_SYC_FC:1:SYC_FC|OUTPUT~regout\,
	datab => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~regout\,
	datac => \PULSES[14]~4_combout\,
	datad => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM2_FC|L_FC|TTRG2~0\,
	regout => \ARM2_FC|GEN_SYC_FC:0:SYC_FC|OUTPUT~regout\);

-- Location: LC_X39_Y25_N4
\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[0]~12\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[0]~12_combout\ = (\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|process_0~0_combout\) # ((!\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TENDMARK~regout\ & ((\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~1_combout\) # 
-- (!\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afab",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|process_0~0_combout\,
	datab => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~regout\,
	datac => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TENDMARK~regout\,
	datad => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[0]~12_combout\);

-- Location: LC_X40_Y24_N0
\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(0) = DFFEAS(\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~regout\ $ ((\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[0]~12_combout\, , , 
-- \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|process_0~0_combout\, )
-- \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[0]~16\ = CARRY((\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~regout\ & (\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(0))))
-- \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[0]~16COUT1_25\ = CARRY((\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~regout\ & (\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~regout\,
	datab => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(0),
	aclr => GND,
	sclr => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|process_0~0_combout\,
	ena => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(0),
	cout0 => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[0]~16\,
	cout1 => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[0]~16COUT1_25\);

-- Location: LC_X40_Y24_N1
\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(1) = DFFEAS(\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(1) $ ((((\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[0]~12_combout\, , , 
-- \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|process_0~0_combout\, )
-- \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[1]~14\ = CARRY(((!\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[0]~16\)) # (!\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(1)))
-- \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[1]~14COUT1_27\ = CARRY(((!\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[0]~16COUT1_25\)) # (!\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(1),
	aclr => GND,
	sclr => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|process_0~0_combout\,
	ena => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[0]~12_combout\,
	cin0 => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[0]~16\,
	cin1 => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(1),
	cout0 => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[1]~14\,
	cout1 => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[1]~14COUT1_27\);

-- Location: LC_X40_Y24_N2
\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(2) = DFFEAS(\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(2) $ ((((!\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[0]~12_combout\, , , 
-- \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|process_0~0_combout\, )
-- \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[2]~1\ = CARRY((\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(2) & ((!\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[1]~14\))))
-- \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[2]~1COUT1_29\ = CARRY((\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(2) & ((!\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(2),
	aclr => GND,
	sclr => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|process_0~0_combout\,
	ena => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[0]~12_combout\,
	cin0 => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[1]~14\,
	cin1 => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(2),
	cout0 => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[2]~1\,
	cout1 => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[2]~1COUT1_29\);

-- Location: LC_X40_Y24_N3
\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(3) = DFFEAS((\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(3) $ ((\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[0]~12_combout\, , , 
-- \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|process_0~0_combout\, )
-- \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[3]~3\ = CARRY(((!\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[2]~1\) # (!\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(3))))
-- \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[3]~3COUT1_31\ = CARRY(((!\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[2]~1COUT1_29\) # (!\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(3),
	aclr => GND,
	sclr => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|process_0~0_combout\,
	ena => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[0]~12_combout\,
	cin0 => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[2]~1\,
	cin1 => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(3),
	cout0 => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[3]~3\,
	cout1 => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[3]~3COUT1_31\);

-- Location: LC_X40_Y24_N4
\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(4) = DFFEAS((\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(4) $ ((!\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[0]~12_combout\, , , 
-- \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|process_0~0_combout\, )
-- \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[4]~5\ = CARRY(((\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(4) & !\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(4),
	aclr => GND,
	sclr => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|process_0~0_combout\,
	ena => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[0]~12_combout\,
	cin0 => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[3]~3\,
	cin1 => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(4),
	cout => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[4]~5\);

-- Location: LC_X40_Y24_N5
\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(5) = DFFEAS((\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(5) $ ((\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[0]~12_combout\, , , 
-- \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|process_0~0_combout\, )
-- \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[5]~7\ = CARRY(((!\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[4]~5\) # (!\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(5))))
-- \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[5]~7COUT1_33\ = CARRY(((!\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[4]~5\) # (!\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(5),
	aclr => GND,
	sclr => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|process_0~0_combout\,
	ena => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[0]~12_combout\,
	cin => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(5),
	cout0 => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[5]~7\,
	cout1 => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[5]~7COUT1_33\);

-- Location: LC_X40_Y24_N6
\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(6) = DFFEAS(\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(6) $ ((((!(!\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[4]~5\ & \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[5]~7\) # (\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[4]~5\ & 
-- \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[0]~12_combout\, , , \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|process_0~0_combout\, )
-- \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[6]~9\ = CARRY((\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(6) & ((!\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[5]~7\))))
-- \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[6]~9COUT1_35\ = CARRY((\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(6) & ((!\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(6),
	aclr => GND,
	sclr => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|process_0~0_combout\,
	ena => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[0]~12_combout\,
	cin => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[4]~5\,
	cin0 => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[5]~7\,
	cin1 => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(6),
	cout0 => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[6]~9\,
	cout1 => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[6]~9COUT1_35\);

-- Location: LC_X40_Y24_N7
\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(7) = DFFEAS(\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(7) $ (((((!\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[4]~5\ & \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[6]~9\) # (\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[4]~5\ & 
-- \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[0]~12_combout\, , , \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(7),
	aclr => GND,
	sclr => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|process_0~0_combout\,
	ena => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[0]~12_combout\,
	cin => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[4]~5\,
	cin0 => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[6]~9\,
	cin1 => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(7));

-- Location: LC_X40_Y24_N8
\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~0_combout\ = (!\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(5) & (!\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(4) & ((!\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(3)) # (!\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(2),
	datab => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(5),
	datac => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(4),
	datad => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~0_combout\);

-- Location: LC_X40_Y24_N9
\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~1_combout\ = (!\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(6) & (((!\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(7) & \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(6),
	datac => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(7),
	datad => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~1_combout\);

-- Location: LC_X39_Y25_N8
\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TENDMARK~regout\ = DFFEAS(((\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~regout\ & (!\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TENDMARK~regout\ & !\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~1_combout\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), 
-- VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~regout\,
	datac => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TENDMARK~regout\,
	datad => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TENDMARK~regout\);

-- Location: LC_X39_Y25_N1
\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|CHECK~regout\ = DFFEAS((\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~regout\ & (((\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|CHECK~regout\)))) # (!\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~regout\ & ((\ARM2_FC|GEN_SYC_FC:0:SYC_FC|OUTPUT~regout\) # 
-- ((\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TENDMARK~regout\ & \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|CHECK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TENDMARK~regout\,
	datab => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|CHECK~regout\,
	datac => \ARM2_FC|GEN_SYC_FC:0:SYC_FC|OUTPUT~regout\,
	datad => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|CHECK~regout\);

-- Location: LC_X39_Y25_N2
\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|process_0~0_combout\ = ((\ARM2_FC|GEN_SYC_FC:0:SYC_FC|OUTPUT~regout\ & (!\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|CHECK~regout\ & !\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \ARM2_FC|GEN_SYC_FC:0:SYC_FC|OUTPUT~regout\,
	datac => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|CHECK~regout\,
	datad => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|process_0~0_combout\);

-- Location: LC_X39_Y25_N3
\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~regout\ = DFFEAS((\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|process_0~0_combout\) # ((\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~regout\ & ((\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TENDMARK~regout\) # 
-- (\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eeea",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|process_0~0_combout\,
	datab => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~regout\,
	datac => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TENDMARK~regout\,
	datad => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~regout\);

-- Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\D[6]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_D(6),
	combout => \D~combout\(6));

-- Location: LC_X40_Y25_N5
\PULSES[16]~1\ : cyclone_lcell
-- Equation(s):
-- \PULSES[16]~1_combout\ = (!\IDD~combout\(1) & (\D~combout\(6) & (!\IDD~combout\(0) & !\IDD~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0004",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IDD~combout\(1),
	datab => \D~combout\(6),
	datac => \IDD~combout\(0),
	datad => \IDD~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \PULSES[16]~1_combout\);

-- Location: LC_X39_Y18_N6
\ARM2_FC|GEN_SYC_FC:2:SYC_FC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|CHECK~0\ = (!\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~regout\ & (((!L9_OUTPUT))))
-- \ARM2_FC|GEN_SYC_FC:2:SYC_FC|OUTPUT~regout\ = DFFEAS(\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|CHECK~0\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \PULSES[16]~1_combout\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0505",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~regout\,
	datac => \PULSES[16]~1_combout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|CHECK~0\,
	regout => \ARM2_FC|GEN_SYC_FC:2:SYC_FC|OUTPUT~regout\);

-- Location: LC_X39_Y18_N8
\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~12\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~12_combout\ = (\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|process_0~0_combout\) # ((!\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|TENDMARK~regout\ & ((\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~1_combout\) # 
-- (!\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfcd",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~regout\,
	datab => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|process_0~0_combout\,
	datac => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|TENDMARK~regout\,
	datad => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~12_combout\);

-- Location: LC_X40_Y18_N0
\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(0) = DFFEAS(\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~regout\ $ ((\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~12_combout\, , , 
-- \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|process_0~0_combout\, )
-- \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~16\ = CARRY((\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~regout\ & (\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(0))))
-- \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~16COUT1_25\ = CARRY((\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~regout\ & (\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~regout\,
	datab => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(0),
	aclr => GND,
	sclr => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|process_0~0_combout\,
	ena => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(0),
	cout0 => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~16\,
	cout1 => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~16COUT1_25\);

-- Location: LC_X40_Y18_N1
\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(1) = DFFEAS(\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(1) $ ((((\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~12_combout\, , , 
-- \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|process_0~0_combout\, )
-- \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[1]~14\ = CARRY(((!\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~16\)) # (!\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(1)))
-- \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[1]~14COUT1_27\ = CARRY(((!\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~16COUT1_25\)) # (!\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(1),
	aclr => GND,
	sclr => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|process_0~0_combout\,
	ena => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~12_combout\,
	cin0 => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~16\,
	cin1 => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(1),
	cout0 => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[1]~14\,
	cout1 => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[1]~14COUT1_27\);

-- Location: LC_X40_Y18_N2
\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(2) = DFFEAS(\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(2) $ ((((!\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~12_combout\, , , 
-- \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|process_0~0_combout\, )
-- \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[2]~1\ = CARRY((\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(2) & ((!\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[1]~14\))))
-- \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[2]~1COUT1_29\ = CARRY((\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(2) & ((!\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(2),
	aclr => GND,
	sclr => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|process_0~0_combout\,
	ena => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~12_combout\,
	cin0 => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[1]~14\,
	cin1 => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(2),
	cout0 => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[2]~1\,
	cout1 => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[2]~1COUT1_29\);

-- Location: LC_X40_Y18_N3
\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(3) = DFFEAS((\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(3) $ ((\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~12_combout\, , , 
-- \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|process_0~0_combout\, )
-- \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[3]~3\ = CARRY(((!\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[2]~1\) # (!\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(3))))
-- \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[3]~3COUT1_31\ = CARRY(((!\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[2]~1COUT1_29\) # (!\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(3),
	aclr => GND,
	sclr => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|process_0~0_combout\,
	ena => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~12_combout\,
	cin0 => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[2]~1\,
	cin1 => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(3),
	cout0 => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[3]~3\,
	cout1 => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[3]~3COUT1_31\);

-- Location: LC_X40_Y18_N4
\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(4) = DFFEAS((\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(4) $ ((!\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~12_combout\, , , 
-- \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|process_0~0_combout\, )
-- \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[4]~5\ = CARRY(((\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(4) & !\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(4),
	aclr => GND,
	sclr => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|process_0~0_combout\,
	ena => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~12_combout\,
	cin0 => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[3]~3\,
	cin1 => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(4),
	cout => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[4]~5\);

-- Location: LC_X40_Y18_N5
\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(5) = DFFEAS((\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(5) $ ((\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~12_combout\, , , 
-- \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|process_0~0_combout\, )
-- \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[5]~7\ = CARRY(((!\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[4]~5\) # (!\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(5))))
-- \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[5]~7COUT1_33\ = CARRY(((!\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[4]~5\) # (!\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(5),
	aclr => GND,
	sclr => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|process_0~0_combout\,
	ena => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~12_combout\,
	cin => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(5),
	cout0 => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[5]~7\,
	cout1 => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[5]~7COUT1_33\);

-- Location: LC_X40_Y18_N6
\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(6) = DFFEAS(\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(6) $ ((((!(!\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[4]~5\ & \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[5]~7\) # (\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[4]~5\ & 
-- \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~12_combout\, , , \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|process_0~0_combout\, )
-- \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[6]~9\ = CARRY((\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(6) & ((!\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[5]~7\))))
-- \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[6]~9COUT1_35\ = CARRY((\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(6) & ((!\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(6),
	aclr => GND,
	sclr => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|process_0~0_combout\,
	ena => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~12_combout\,
	cin => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[4]~5\,
	cin0 => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[5]~7\,
	cin1 => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(6),
	cout0 => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[6]~9\,
	cout1 => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[6]~9COUT1_35\);

-- Location: LC_X40_Y18_N7
\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(7) = DFFEAS(\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(7) $ (((((!\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[4]~5\ & \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[6]~9\) # (\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[4]~5\ & 
-- \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~12_combout\, , , \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(7),
	aclr => GND,
	sclr => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|process_0~0_combout\,
	ena => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~12_combout\,
	cin => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[4]~5\,
	cin0 => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[6]~9\,
	cin1 => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(7));

-- Location: LC_X40_Y18_N8
\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~0_combout\ = (!\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(5) & (!\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(4) & ((!\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(3)) # (!\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(2),
	datab => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(5),
	datac => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(4),
	datad => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~0_combout\);

-- Location: LC_X40_Y18_N9
\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~1_combout\ = (!\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(6) & (((!\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(7) & \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(6),
	datac => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(7),
	datad => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~1_combout\);

-- Location: LC_X39_Y18_N2
\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|TENDMARK~regout\ = DFFEAS((\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~regout\ & (((!\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|TENDMARK~regout\ & !\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~1_combout\)))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~regout\,
	datac => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|TENDMARK~regout\,
	datad => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|TENDMARK~regout\);

-- Location: LC_X39_Y18_N4
\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|CHECK~regout\ = DFFEAS((\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~regout\ & (((\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|CHECK~regout\)))) # (!\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~regout\ & ((\ARM2_FC|GEN_SYC_FC:2:SYC_FC|OUTPUT~regout\) # 
-- ((\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|TENDMARK~regout\ & \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|CHECK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|TENDMARK~regout\,
	datab => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|CHECK~regout\,
	datac => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~regout\,
	datad => \ARM2_FC|GEN_SYC_FC:2:SYC_FC|OUTPUT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|CHECK~regout\);

-- Location: LC_X39_Y18_N5
\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|process_0~0_combout\ = (\ARM2_FC|GEN_SYC_FC:2:SYC_FC|OUTPUT~regout\ & (!\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|CHECK~regout\ & (!\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0202",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ARM2_FC|GEN_SYC_FC:2:SYC_FC|OUTPUT~regout\,
	datab => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|CHECK~regout\,
	datac => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|process_0~0_combout\);

-- Location: LC_X39_Y18_N9
\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~regout\ = DFFEAS((\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|process_0~0_combout\) # ((\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~regout\ & ((\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|TENDMARK~regout\) # 
-- (\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eeec",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~regout\,
	datab => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|process_0~0_combout\,
	datac => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|TENDMARK~regout\,
	datad => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~regout\);

-- Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\D[7]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_D(7),
	combout => \D~combout\(7));

-- Location: LC_X40_Y25_N0
\PULSES[17]~0\ : cyclone_lcell
-- Equation(s):
-- \PULSES[17]~0_combout\ = (!\IDD~combout\(1) & (\D~combout\(7) & (!\IDD~combout\(0) & !\IDD~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0004",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IDD~combout\(1),
	datab => \D~combout\(7),
	datac => \IDD~combout\(0),
	datad => \IDD~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \PULSES[17]~0_combout\);

-- Location: LC_X39_Y25_N0
\ARM2_FC|GEN_SYC_FC:3:SYC_FC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|L_FC|TTRG2~1\ = (\ARM2_FC|L_FC|TTRG2~0\ & (((L10_OUTPUT) # (\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~regout\)) # (!\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|CHECK~0\)))
-- \ARM2_FC|GEN_SYC_FC:3:SYC_FC|OUTPUT~regout\ = DFFEAS(\ARM2_FC|L_FC|TTRG2~1\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \PULSES[17]~0_combout\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaa2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM2_FC|L_FC|TTRG2~0\,
	datab => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|CHECK~0\,
	datac => \PULSES[17]~0_combout\,
	datad => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM2_FC|L_FC|TTRG2~1\,
	regout => \ARM2_FC|GEN_SYC_FC:3:SYC_FC|OUTPUT~regout\);

-- Location: LC_X39_Y25_N7
\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|CHECK~regout\ = DFFEAS((\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~regout\ & (((\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|CHECK~regout\)))) # (!\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~regout\ & ((\ARM2_FC|GEN_SYC_FC:3:SYC_FC|OUTPUT~regout\) # 
-- ((\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TENDMARK~regout\ & \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|CHECK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0ec",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TENDMARK~regout\,
	datab => \ARM2_FC|GEN_SYC_FC:3:SYC_FC|OUTPUT~regout\,
	datac => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|CHECK~regout\,
	datad => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|CHECK~regout\);

-- Location: LC_X39_Y25_N6
\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|process_0~0_combout\ = ((\ARM2_FC|GEN_SYC_FC:3:SYC_FC|OUTPUT~regout\ & (!\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|CHECK~regout\ & !\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \ARM2_FC|GEN_SYC_FC:3:SYC_FC|OUTPUT~regout\,
	datac => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|CHECK~regout\,
	datad => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|process_0~0_combout\);

-- Location: LC_X39_Y26_N2
\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[7]~12\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[7]~12_combout\ = (\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|process_0~0_combout\) # ((!\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TENDMARK~regout\ & ((\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~1_combout\) # 
-- (!\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff45",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TENDMARK~regout\,
	datab => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~1_combout\,
	datac => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~regout\,
	datad => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[7]~12_combout\);

-- Location: LC_X38_Y26_N0
\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(0) = DFFEAS(\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(0) $ ((\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~regout\)), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[7]~12_combout\, , , 
-- \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|process_0~0_combout\, )
-- \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[0]~16\ = CARRY((\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(0) & (\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~regout\)))
-- \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[0]~16COUT1_25\ = CARRY((\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(0) & (\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(0),
	datab => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~regout\,
	aclr => GND,
	sclr => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|process_0~0_combout\,
	ena => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(0),
	cout0 => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[0]~16\,
	cout1 => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[0]~16COUT1_25\);

-- Location: LC_X38_Y26_N1
\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(1) = DFFEAS(\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(1) $ ((((\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[7]~12_combout\, , , 
-- \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|process_0~0_combout\, )
-- \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[1]~14\ = CARRY(((!\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[0]~16\)) # (!\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(1)))
-- \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[1]~14COUT1_27\ = CARRY(((!\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[0]~16COUT1_25\)) # (!\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(1),
	aclr => GND,
	sclr => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|process_0~0_combout\,
	ena => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[7]~12_combout\,
	cin0 => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[0]~16\,
	cin1 => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(1),
	cout0 => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[1]~14\,
	cout1 => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[1]~14COUT1_27\);

-- Location: LC_X38_Y26_N2
\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(2) = DFFEAS(\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(2) $ ((((!\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[7]~12_combout\, , , 
-- \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|process_0~0_combout\, )
-- \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[2]~1\ = CARRY((\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(2) & ((!\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[1]~14\))))
-- \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[2]~1COUT1_29\ = CARRY((\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(2) & ((!\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(2),
	aclr => GND,
	sclr => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|process_0~0_combout\,
	ena => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[7]~12_combout\,
	cin0 => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[1]~14\,
	cin1 => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(2),
	cout0 => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[2]~1\,
	cout1 => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[2]~1COUT1_29\);

-- Location: LC_X38_Y26_N3
\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(3) = DFFEAS((\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(3) $ ((\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[7]~12_combout\, , , 
-- \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|process_0~0_combout\, )
-- \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[3]~3\ = CARRY(((!\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[2]~1\) # (!\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(3))))
-- \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[3]~3COUT1_31\ = CARRY(((!\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[2]~1COUT1_29\) # (!\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(3),
	aclr => GND,
	sclr => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|process_0~0_combout\,
	ena => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[7]~12_combout\,
	cin0 => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[2]~1\,
	cin1 => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(3),
	cout0 => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[3]~3\,
	cout1 => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[3]~3COUT1_31\);

-- Location: LC_X38_Y26_N4
\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(4) = DFFEAS((\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(4) $ ((!\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[7]~12_combout\, , , 
-- \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|process_0~0_combout\, )
-- \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[4]~5\ = CARRY(((\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(4) & !\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(4),
	aclr => GND,
	sclr => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|process_0~0_combout\,
	ena => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[7]~12_combout\,
	cin0 => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[3]~3\,
	cin1 => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(4),
	cout => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[4]~5\);

-- Location: LC_X38_Y26_N5
\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(5) = DFFEAS((\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(5) $ ((\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[7]~12_combout\, , , 
-- \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|process_0~0_combout\, )
-- \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[5]~7\ = CARRY(((!\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[4]~5\) # (!\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(5))))
-- \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[5]~7COUT1_33\ = CARRY(((!\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[4]~5\) # (!\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(5),
	aclr => GND,
	sclr => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|process_0~0_combout\,
	ena => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[7]~12_combout\,
	cin => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(5),
	cout0 => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[5]~7\,
	cout1 => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[5]~7COUT1_33\);

-- Location: LC_X38_Y26_N6
\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(6) = DFFEAS(\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(6) $ ((((!(!\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[4]~5\ & \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[5]~7\) # (\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[4]~5\ & 
-- \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[7]~12_combout\, , , \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|process_0~0_combout\, )
-- \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[6]~9\ = CARRY((\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(6) & ((!\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[5]~7\))))
-- \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[6]~9COUT1_35\ = CARRY((\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(6) & ((!\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(6),
	aclr => GND,
	sclr => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|process_0~0_combout\,
	ena => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[7]~12_combout\,
	cin => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[4]~5\,
	cin0 => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[5]~7\,
	cin1 => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(6),
	cout0 => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[6]~9\,
	cout1 => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[6]~9COUT1_35\);

-- Location: LC_X38_Y26_N7
\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(7) = DFFEAS(\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(7) $ (((((!\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[4]~5\ & \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[6]~9\) # (\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[4]~5\ & 
-- \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[7]~12_combout\, , , \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(7),
	aclr => GND,
	sclr => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|process_0~0_combout\,
	ena => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[7]~12_combout\,
	cin => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[4]~5\,
	cin0 => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[6]~9\,
	cin1 => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(7));

-- Location: LC_X38_Y26_N8
\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~0_combout\ = (!\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(5) & (!\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(4) & ((!\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(3)) # (!\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(2),
	datab => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(5),
	datac => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(4),
	datad => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~0_combout\);

-- Location: LC_X38_Y26_N9
\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~1_combout\ = (!\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(6) & (((!\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(7) & \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(6),
	datac => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(7),
	datad => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~1_combout\);

-- Location: LC_X39_Y26_N6
\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TENDMARK~regout\ = DFFEAS((!\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TENDMARK~regout\ & (!\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~1_combout\ & (\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~regout\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), 
-- VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TENDMARK~regout\,
	datab => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~1_combout\,
	datac => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TENDMARK~regout\);

-- Location: LC_X39_Y26_N4
\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~regout\ = DFFEAS((\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|process_0~0_combout\) # ((\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~regout\ & ((\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TENDMARK~regout\) # 
-- (\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffe0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TENDMARK~regout\,
	datab => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~1_combout\,
	datac => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~regout\,
	datad => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|process_0~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~regout\);

-- Location: LC_X37_Y21_N5
\WIDHT_OUT_FCL_OR|COUNT[0]~4\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_FCL_OR|COUNT[0]~4_combout\ = (\WIDHT_OUT_FCL_OR|process_0~0_combout\) # ((!\WIDHT_OUT_FCL_OR|TENDMARK~regout\ & ((!\WIDHT_OUT_FCL_OR|TENDMARK~1_combout\) # (!\WIDHT_OUT_FCL_OR|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aabf",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WIDHT_OUT_FCL_OR|process_0~0_combout\,
	datab => \WIDHT_OUT_FCL_OR|TSTAT~regout\,
	datac => \WIDHT_OUT_FCL_OR|TENDMARK~1_combout\,
	datad => \WIDHT_OUT_FCL_OR|TENDMARK~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_FCL_OR|COUNT[0]~4_combout\);

-- Location: LC_X37_Y21_N6
\WIDHT_OUT_FCL_OR|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_FCL_OR|COUNT\(0) = DFFEAS(\WIDHT_OUT_FCL_OR|COUNT\(0) $ ((\WIDHT_OUT_FCL_OR|TSTAT~regout\)), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_FCL_OR|COUNT[0]~4_combout\, , , \WIDHT_OUT_FCL_OR|process_0~0_combout\, )
-- \WIDHT_OUT_FCL_OR|COUNT[0]~8\ = CARRY((\WIDHT_OUT_FCL_OR|COUNT\(0) & (\WIDHT_OUT_FCL_OR|TSTAT~regout\)))
-- \WIDHT_OUT_FCL_OR|COUNT[0]~8COUT1_14\ = CARRY((\WIDHT_OUT_FCL_OR|COUNT\(0) & (\WIDHT_OUT_FCL_OR|TSTAT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_FCL_OR|COUNT\(0),
	datab => \WIDHT_OUT_FCL_OR|TSTAT~regout\,
	aclr => GND,
	sclr => \WIDHT_OUT_FCL_OR|process_0~0_combout\,
	ena => \WIDHT_OUT_FCL_OR|COUNT[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_FCL_OR|COUNT\(0),
	cout0 => \WIDHT_OUT_FCL_OR|COUNT[0]~8\,
	cout1 => \WIDHT_OUT_FCL_OR|COUNT[0]~8COUT1_14\);

-- Location: LC_X37_Y21_N7
\WIDHT_OUT_FCL_OR|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_FCL_OR|COUNT\(1) = DFFEAS(\WIDHT_OUT_FCL_OR|COUNT\(1) $ ((((\WIDHT_OUT_FCL_OR|COUNT[0]~8\)))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_FCL_OR|COUNT[0]~4_combout\, , , \WIDHT_OUT_FCL_OR|process_0~0_combout\, )
-- \WIDHT_OUT_FCL_OR|COUNT[1]~6\ = CARRY(((!\WIDHT_OUT_FCL_OR|COUNT[0]~8\)) # (!\WIDHT_OUT_FCL_OR|COUNT\(1)))
-- \WIDHT_OUT_FCL_OR|COUNT[1]~6COUT1_16\ = CARRY(((!\WIDHT_OUT_FCL_OR|COUNT[0]~8COUT1_14\)) # (!\WIDHT_OUT_FCL_OR|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_FCL_OR|COUNT\(1),
	aclr => GND,
	sclr => \WIDHT_OUT_FCL_OR|process_0~0_combout\,
	ena => \WIDHT_OUT_FCL_OR|COUNT[0]~4_combout\,
	cin0 => \WIDHT_OUT_FCL_OR|COUNT[0]~8\,
	cin1 => \WIDHT_OUT_FCL_OR|COUNT[0]~8COUT1_14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_FCL_OR|COUNT\(1),
	cout0 => \WIDHT_OUT_FCL_OR|COUNT[1]~6\,
	cout1 => \WIDHT_OUT_FCL_OR|COUNT[1]~6COUT1_16\);

-- Location: LC_X37_Y21_N8
\WIDHT_OUT_FCL_OR|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_FCL_OR|COUNT\(2) = DFFEAS((\WIDHT_OUT_FCL_OR|COUNT\(2) $ ((!\WIDHT_OUT_FCL_OR|COUNT[1]~6\))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_FCL_OR|COUNT[0]~4_combout\, , , \WIDHT_OUT_FCL_OR|process_0~0_combout\, )
-- \WIDHT_OUT_FCL_OR|COUNT[2]~1\ = CARRY(((\WIDHT_OUT_FCL_OR|COUNT\(2) & !\WIDHT_OUT_FCL_OR|COUNT[1]~6\)))
-- \WIDHT_OUT_FCL_OR|COUNT[2]~1COUT1_18\ = CARRY(((\WIDHT_OUT_FCL_OR|COUNT\(2) & !\WIDHT_OUT_FCL_OR|COUNT[1]~6COUT1_16\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	datab => \WIDHT_OUT_FCL_OR|COUNT\(2),
	aclr => GND,
	sclr => \WIDHT_OUT_FCL_OR|process_0~0_combout\,
	ena => \WIDHT_OUT_FCL_OR|COUNT[0]~4_combout\,
	cin0 => \WIDHT_OUT_FCL_OR|COUNT[1]~6\,
	cin1 => \WIDHT_OUT_FCL_OR|COUNT[1]~6COUT1_16\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_FCL_OR|COUNT\(2),
	cout0 => \WIDHT_OUT_FCL_OR|COUNT[2]~1\,
	cout1 => \WIDHT_OUT_FCL_OR|COUNT[2]~1COUT1_18\);

-- Location: LC_X37_Y21_N4
\WIDHT_OUT_FCL_OR|TENDMARK~1\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_FCL_OR|TENDMARK~1_combout\ = (\WIDHT_OUT_FCL_OR|COUNT\(3)) # (((\WIDHT_OUT_FCL_OR|COUNT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fafa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WIDHT_OUT_FCL_OR|COUNT\(3),
	datac => \WIDHT_OUT_FCL_OR|COUNT\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_FCL_OR|TENDMARK~1_combout\);

-- Location: LC_X37_Y21_N0
\WIDHT_OUT_FCL_OR|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_FCL_OR|TSTAT~regout\ = DFFEAS((\WIDHT_OUT_FCL_OR|process_0~0_combout\) # ((\WIDHT_OUT_FCL_OR|TSTAT~regout\ & ((\WIDHT_OUT_FCL_OR|TENDMARK~regout\) # (!\WIDHT_OUT_FCL_OR|TENDMARK~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, 
-- , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eeae",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_FCL_OR|process_0~0_combout\,
	datab => \WIDHT_OUT_FCL_OR|TSTAT~regout\,
	datac => \WIDHT_OUT_FCL_OR|TENDMARK~1_combout\,
	datad => \WIDHT_OUT_FCL_OR|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_FCL_OR|TSTAT~regout\);

-- Location: LC_X39_Y26_N5
\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|CHECK~0\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|CHECK~0_combout\ = (!\ARM2_FC|GEN_SYC_FC:3:SYC_FC|OUTPUT~regout\ & (((!\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0505",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ARM2_FC|GEN_SYC_FC:3:SYC_FC|OUTPUT~regout\,
	datac => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|CHECK~0_combout\);

-- Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\D[2]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_D(2),
	combout => \D~combout\(2));

-- Location: LC_X40_Y25_N9
\PULSES[12]~5\ : cyclone_lcell
-- Equation(s):
-- \PULSES[12]~5_combout\ = (!\IDD~combout\(1) & (\D~combout\(2) & (!\IDD~combout\(0) & !\IDD~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0004",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IDD~combout\(1),
	datab => \D~combout\(2),
	datac => \IDD~combout\(0),
	datad => \IDD~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \PULSES[12]~5_combout\);

-- Location: LC_X40_Y20_N9
\ARM1_FC|GEN_SYC_FC:2:SYC_FC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|CHECK~0\ = (((!L5_OUTPUT & !\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~regout\)))
-- \ARM1_FC|GEN_SYC_FC:2:SYC_FC|OUTPUT~regout\ = DFFEAS(\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|CHECK~0\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \PULSES[12]~5_combout\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000f",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datac => \PULSES[12]~5_combout\,
	datad => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|CHECK~0\,
	regout => \ARM1_FC|GEN_SYC_FC:2:SYC_FC|OUTPUT~regout\);

-- Location: LC_X40_Y20_N8
\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~12\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~12_combout\ = (\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|process_0~0_combout\) # ((!\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|TENDMARK~regout\ & ((\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~1_combout\) # 
-- (!\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfcd",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~regout\,
	datab => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|process_0~0_combout\,
	datac => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|TENDMARK~regout\,
	datad => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~12_combout\);

-- Location: LC_X41_Y20_N0
\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(0) = DFFEAS(\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~regout\ $ ((\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~12_combout\, , , 
-- \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|process_0~0_combout\, )
-- \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~16\ = CARRY((\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~regout\ & (\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(0))))
-- \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~16COUT1_25\ = CARRY((\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~regout\ & (\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~regout\,
	datab => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(0),
	aclr => GND,
	sclr => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|process_0~0_combout\,
	ena => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(0),
	cout0 => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~16\,
	cout1 => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~16COUT1_25\);

-- Location: LC_X41_Y20_N1
\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(1) = DFFEAS(\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(1) $ ((((\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~12_combout\, , , 
-- \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|process_0~0_combout\, )
-- \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[1]~14\ = CARRY(((!\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~16\)) # (!\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(1)))
-- \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[1]~14COUT1_27\ = CARRY(((!\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~16COUT1_25\)) # (!\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(1),
	aclr => GND,
	sclr => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|process_0~0_combout\,
	ena => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~12_combout\,
	cin0 => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~16\,
	cin1 => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(1),
	cout0 => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[1]~14\,
	cout1 => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[1]~14COUT1_27\);

-- Location: LC_X41_Y20_N2
\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(2) = DFFEAS(\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(2) $ ((((!\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~12_combout\, , , 
-- \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|process_0~0_combout\, )
-- \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[2]~1\ = CARRY((\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(2) & ((!\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[1]~14\))))
-- \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[2]~1COUT1_29\ = CARRY((\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(2) & ((!\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(2),
	aclr => GND,
	sclr => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|process_0~0_combout\,
	ena => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~12_combout\,
	cin0 => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[1]~14\,
	cin1 => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(2),
	cout0 => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[2]~1\,
	cout1 => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[2]~1COUT1_29\);

-- Location: LC_X41_Y20_N3
\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(3) = DFFEAS((\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(3) $ ((\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~12_combout\, , , 
-- \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|process_0~0_combout\, )
-- \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[3]~3\ = CARRY(((!\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[2]~1\) # (!\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(3))))
-- \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[3]~3COUT1_31\ = CARRY(((!\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[2]~1COUT1_29\) # (!\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(3),
	aclr => GND,
	sclr => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|process_0~0_combout\,
	ena => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~12_combout\,
	cin0 => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[2]~1\,
	cin1 => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(3),
	cout0 => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[3]~3\,
	cout1 => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[3]~3COUT1_31\);

-- Location: LC_X41_Y20_N4
\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(4) = DFFEAS((\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(4) $ ((!\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~12_combout\, , , 
-- \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|process_0~0_combout\, )
-- \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[4]~5\ = CARRY(((\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(4) & !\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(4),
	aclr => GND,
	sclr => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|process_0~0_combout\,
	ena => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~12_combout\,
	cin0 => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[3]~3\,
	cin1 => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(4),
	cout => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[4]~5\);

-- Location: LC_X41_Y20_N5
\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(5) = DFFEAS((\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(5) $ ((\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~12_combout\, , , 
-- \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|process_0~0_combout\, )
-- \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[5]~7\ = CARRY(((!\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[4]~5\) # (!\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(5))))
-- \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[5]~7COUT1_33\ = CARRY(((!\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[4]~5\) # (!\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(5),
	aclr => GND,
	sclr => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|process_0~0_combout\,
	ena => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~12_combout\,
	cin => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(5),
	cout0 => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[5]~7\,
	cout1 => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[5]~7COUT1_33\);

-- Location: LC_X41_Y20_N6
\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(6) = DFFEAS(\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(6) $ ((((!(!\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[4]~5\ & \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[5]~7\) # (\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[4]~5\ & 
-- \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~12_combout\, , , \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|process_0~0_combout\, )
-- \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[6]~9\ = CARRY((\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(6) & ((!\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[5]~7\))))
-- \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[6]~9COUT1_35\ = CARRY((\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(6) & ((!\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(6),
	aclr => GND,
	sclr => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|process_0~0_combout\,
	ena => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~12_combout\,
	cin => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[4]~5\,
	cin0 => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[5]~7\,
	cin1 => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(6),
	cout0 => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[6]~9\,
	cout1 => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[6]~9COUT1_35\);

-- Location: LC_X41_Y20_N7
\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(7) = DFFEAS(\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(7) $ (((((!\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[4]~5\ & \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[6]~9\) # (\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[4]~5\ & 
-- \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~12_combout\, , , \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(7),
	aclr => GND,
	sclr => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|process_0~0_combout\,
	ena => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[0]~12_combout\,
	cin => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[4]~5\,
	cin0 => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[6]~9\,
	cin1 => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(7));

-- Location: LC_X41_Y20_N8
\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~0_combout\ = (!\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(5) & (!\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(4) & ((!\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(3)) # (!\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(2),
	datab => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(5),
	datac => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(4),
	datad => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~0_combout\);

-- Location: LC_X41_Y20_N9
\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~1_combout\ = (!\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(6) & (((!\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(7) & \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(6),
	datac => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|COUNT\(7),
	datad => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~1_combout\);

-- Location: LC_X40_Y20_N4
\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|TENDMARK~regout\ = DFFEAS((\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~regout\ & (((!\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|TENDMARK~regout\ & !\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~1_combout\)))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~regout\,
	datac => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|TENDMARK~regout\,
	datad => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|TENDMARK~regout\);

-- Location: LC_X40_Y20_N2
\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|CHECK~regout\ = DFFEAS((\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~regout\ & (\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|CHECK~regout\)) # (!\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~regout\ & ((\ARM1_FC|GEN_SYC_FC:2:SYC_FC|OUTPUT~regout\) # 
-- ((\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|CHECK~regout\ & \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaf8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|CHECK~regout\,
	datab => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|TENDMARK~regout\,
	datac => \ARM1_FC|GEN_SYC_FC:2:SYC_FC|OUTPUT~regout\,
	datad => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|CHECK~regout\);

-- Location: LC_X40_Y20_N5
\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|process_0~0_combout\ = (\ARM1_FC|GEN_SYC_FC:2:SYC_FC|OUTPUT~regout\ & (((!\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|CHECK~regout\ & !\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ARM1_FC|GEN_SYC_FC:2:SYC_FC|OUTPUT~regout\,
	datac => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|CHECK~regout\,
	datad => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|process_0~0_combout\);

-- Location: LC_X40_Y20_N6
\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~regout\ = DFFEAS((\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|process_0~0_combout\) # ((\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~regout\ & ((\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|TENDMARK~regout\) # 
-- (\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eeec",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~regout\,
	datab => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|process_0~0_combout\,
	datac => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|TENDMARK~regout\,
	datad => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|TSTAT~regout\);

-- Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\D[3]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_D(3),
	combout => \D~combout\(3));

-- Location: LC_X40_Y25_N1
\PULSES[13]~2\ : cyclone_lcell
-- Equation(s):
-- \PULSES[13]~2_combout\ = (\D~combout\(3) & (!\IDD~combout\(1) & (!\IDD~combout\(0) & !\IDD~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0002",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \D~combout\(3),
	datab => \IDD~combout\(1),
	datac => \IDD~combout\(0),
	datad => \IDD~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \PULSES[13]~2_combout\);

-- Location: LC_X41_Y24_N2
\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TENDMARK~regout\ = DFFEAS((\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~regout\ & (!\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~1_combout\ & (!\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TENDMARK~regout\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), 
-- VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0202",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~regout\,
	datab => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~1_combout\,
	datac => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TENDMARK~regout\);

-- Location: LC_X41_Y24_N5
\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|CHECK~regout\ = DFFEAS((\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~regout\ & (((\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|CHECK~regout\)))) # (!\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~regout\ & ((\ARM1_FC|GEN_SYC_FC:1:SYC_FC|OUTPUT~regout\) # 
-- ((\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TENDMARK~regout\ & \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|CHECK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fe44",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~regout\,
	datab => \ARM1_FC|GEN_SYC_FC:1:SYC_FC|OUTPUT~regout\,
	datac => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TENDMARK~regout\,
	datad => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|CHECK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|CHECK~regout\);

-- Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\D[1]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_D(1),
	combout => \D~combout\(1));

-- Location: LC_X40_Y25_N4
\PULSES[11]~6\ : cyclone_lcell
-- Equation(s):
-- \PULSES[11]~6_combout\ = (!\IDD~combout\(1) & (\D~combout\(1) & (!\IDD~combout\(0) & !\IDD~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0004",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IDD~combout\(1),
	datab => \D~combout\(1),
	datac => \IDD~combout\(0),
	datad => \IDD~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \PULSES[11]~6_combout\);

-- Location: LC_X41_Y24_N8
\ARM1_FC|GEN_SYC_FC:1:SYC_FC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|process_0~0\ = (!\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~regout\ & (!\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|CHECK~regout\ & (L4_OUTPUT)))
-- \ARM1_FC|GEN_SYC_FC:1:SYC_FC|OUTPUT~regout\ = DFFEAS(\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|process_0~0\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \PULSES[11]~6_combout\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~regout\,
	datab => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|CHECK~regout\,
	datac => \PULSES[11]~6_combout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|process_0~0\,
	regout => \ARM1_FC|GEN_SYC_FC:1:SYC_FC|OUTPUT~regout\);

-- Location: LC_X41_Y24_N4
\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~12\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~12_combout\ = (\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|process_0~0\) # ((!\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TENDMARK~regout\ & ((\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~1_combout\) # 
-- (!\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff0d",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~regout\,
	datab => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~1_combout\,
	datac => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TENDMARK~regout\,
	datad => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|process_0~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~12_combout\);

-- Location: LC_X41_Y23_N0
\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(0) = DFFEAS(\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~regout\ $ ((\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~12_combout\, , , 
-- \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|process_0~0\, )
-- \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[0]~16\ = CARRY((\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~regout\ & (\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(0))))
-- \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[0]~16COUT1_25\ = CARRY((\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~regout\ & (\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~regout\,
	datab => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(0),
	aclr => GND,
	sclr => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|process_0~0\,
	ena => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(0),
	cout0 => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[0]~16\,
	cout1 => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[0]~16COUT1_25\);

-- Location: LC_X41_Y23_N1
\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(1) = DFFEAS(\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(1) $ ((((\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~12_combout\, , , 
-- \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|process_0~0\, )
-- \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[1]~14\ = CARRY(((!\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[0]~16\)) # (!\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(1)))
-- \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[1]~14COUT1_27\ = CARRY(((!\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[0]~16COUT1_25\)) # (!\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(1),
	aclr => GND,
	sclr => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|process_0~0\,
	ena => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~12_combout\,
	cin0 => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[0]~16\,
	cin1 => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(1),
	cout0 => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[1]~14\,
	cout1 => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[1]~14COUT1_27\);

-- Location: LC_X41_Y23_N2
\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(2) = DFFEAS(\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(2) $ ((((!\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~12_combout\, , , 
-- \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|process_0~0\, )
-- \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[2]~1\ = CARRY((\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(2) & ((!\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[1]~14\))))
-- \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[2]~1COUT1_29\ = CARRY((\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(2) & ((!\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(2),
	aclr => GND,
	sclr => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|process_0~0\,
	ena => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~12_combout\,
	cin0 => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[1]~14\,
	cin1 => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(2),
	cout0 => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[2]~1\,
	cout1 => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[2]~1COUT1_29\);

-- Location: LC_X41_Y23_N3
\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(3) = DFFEAS((\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(3) $ ((\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~12_combout\, , , 
-- \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|process_0~0\, )
-- \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[3]~3\ = CARRY(((!\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[2]~1\) # (!\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(3))))
-- \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[3]~3COUT1_31\ = CARRY(((!\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[2]~1COUT1_29\) # (!\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(3),
	aclr => GND,
	sclr => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|process_0~0\,
	ena => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~12_combout\,
	cin0 => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[2]~1\,
	cin1 => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(3),
	cout0 => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[3]~3\,
	cout1 => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[3]~3COUT1_31\);

-- Location: LC_X41_Y23_N4
\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(4) = DFFEAS((\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(4) $ ((!\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~12_combout\, , , 
-- \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|process_0~0\, )
-- \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[4]~5\ = CARRY(((\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(4) & !\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(4),
	aclr => GND,
	sclr => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|process_0~0\,
	ena => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~12_combout\,
	cin0 => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[3]~3\,
	cin1 => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(4),
	cout => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[4]~5\);

-- Location: LC_X41_Y23_N5
\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(5) = DFFEAS((\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(5) $ ((\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~12_combout\, , , 
-- \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|process_0~0\, )
-- \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~7\ = CARRY(((!\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[4]~5\) # (!\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(5))))
-- \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~7COUT1_33\ = CARRY(((!\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[4]~5\) # (!\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(5),
	aclr => GND,
	sclr => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|process_0~0\,
	ena => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~12_combout\,
	cin => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(5),
	cout0 => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~7\,
	cout1 => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~7COUT1_33\);

-- Location: LC_X41_Y23_N6
\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(6) = DFFEAS(\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(6) $ ((((!(!\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[4]~5\ & \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~7\) # (\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[4]~5\ & 
-- \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~12_combout\, , , \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|process_0~0\, )
-- \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[6]~9\ = CARRY((\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(6) & ((!\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~7\))))
-- \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[6]~9COUT1_35\ = CARRY((\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(6) & ((!\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(6),
	aclr => GND,
	sclr => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|process_0~0\,
	ena => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~12_combout\,
	cin => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[4]~5\,
	cin0 => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~7\,
	cin1 => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(6),
	cout0 => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[6]~9\,
	cout1 => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[6]~9COUT1_35\);

-- Location: LC_X41_Y23_N7
\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(7) = DFFEAS(\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(7) $ (((((!\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[4]~5\ & \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[6]~9\) # (\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[4]~5\ & 
-- \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~12_combout\, , , \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|process_0~0\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(7),
	aclr => GND,
	sclr => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|process_0~0\,
	ena => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[5]~12_combout\,
	cin => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[4]~5\,
	cin0 => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[6]~9\,
	cin1 => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(7));

-- Location: LC_X41_Y23_N8
\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~0_combout\ = (!\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(4) & (!\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(5) & ((!\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(3)) # (!\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0007",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(2),
	datab => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(3),
	datac => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(4),
	datad => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~0_combout\);

-- Location: LC_X41_Y23_N9
\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~1_combout\ = (!\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(6) & (((!\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(7) & \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(6),
	datac => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|COUNT\(7),
	datad => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~1_combout\);

-- Location: LC_X41_Y24_N9
\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~regout\ = DFFEAS((\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|process_0~0\) # ((\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~regout\ & ((\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~1_combout\) # 
-- (\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffa8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~regout\,
	datab => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~1_combout\,
	datac => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TENDMARK~regout\,
	datad => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|process_0~0\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~regout\);

-- Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\D[0]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_D(0),
	combout => \D~combout\(0));

-- Location: LC_X40_Y25_N2
\PULSES[10]~3\ : cyclone_lcell
-- Equation(s):
-- \PULSES[10]~3_combout\ = (!\IDD~combout\(1) & (\D~combout\(0) & (!\IDD~combout\(0) & !\IDD~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0004",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IDD~combout\(1),
	datab => \D~combout\(0),
	datac => \IDD~combout\(0),
	datad => \IDD~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \PULSES[10]~3_combout\);

-- Location: LC_X40_Y23_N1
\ARM1_FC|GEN_SYC_FC:0:SYC_FC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|L_FC|TTRG2~0\ = (\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~regout\) # ((\ARM1_FC|GEN_SYC_FC:1:SYC_FC|OUTPUT~regout\) # ((L3_OUTPUT) # (\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~regout\)))
-- \ARM1_FC|GEN_SYC_FC:0:SYC_FC|OUTPUT~regout\ = DFFEAS(\ARM1_FC|L_FC|TTRG2~0\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \PULSES[10]~3_combout\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffe",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~regout\,
	datab => \ARM1_FC|GEN_SYC_FC:1:SYC_FC|OUTPUT~regout\,
	datac => \PULSES[10]~3_combout\,
	datad => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM1_FC|L_FC|TTRG2~0\,
	regout => \ARM1_FC|GEN_SYC_FC:0:SYC_FC|OUTPUT~regout\);

-- Location: LC_X40_Y23_N3
\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TENDMARK~regout\ = DFFEAS((!\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~1_combout\ & (((\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~regout\ & !\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TENDMARK~regout\)))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0050",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~1_combout\,
	datac => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~regout\,
	datad => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TENDMARK~regout\);

-- Location: LC_X40_Y23_N8
\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|CHECK~regout\ = DFFEAS((\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~regout\ & (\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|CHECK~regout\)) # (!\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~regout\ & ((\ARM1_FC|GEN_SYC_FC:0:SYC_FC|OUTPUT~regout\) # 
-- ((\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|CHECK~regout\ & \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aeac",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|CHECK~regout\,
	datab => \ARM1_FC|GEN_SYC_FC:0:SYC_FC|OUTPUT~regout\,
	datac => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~regout\,
	datad => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|CHECK~regout\);

-- Location: LC_X40_Y23_N4
\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|process_0~0_combout\ = (!\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~regout\ & (!\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|CHECK~regout\ & (\ARM1_FC|GEN_SYC_FC:0:SYC_FC|OUTPUT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~regout\,
	datab => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|CHECK~regout\,
	datac => \ARM1_FC|GEN_SYC_FC:0:SYC_FC|OUTPUT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|process_0~0_combout\);

-- Location: LC_X40_Y23_N0
\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[7]~12\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[7]~12_combout\ = (\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|process_0~0_combout\) # ((!\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TENDMARK~regout\ & ((\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~1_combout\) # 
-- (!\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccef",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~1_combout\,
	datab => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|process_0~0_combout\,
	datac => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~regout\,
	datad => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TENDMARK~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[7]~12_combout\);

-- Location: LC_X40_Y22_N0
\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(0) = DFFEAS(\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~regout\ $ ((\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[7]~12_combout\, , , 
-- \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|process_0~0_combout\, )
-- \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[0]~16\ = CARRY((\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~regout\ & (\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(0))))
-- \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[0]~16COUT1_25\ = CARRY((\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~regout\ & (\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~regout\,
	datab => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(0),
	aclr => GND,
	sclr => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|process_0~0_combout\,
	ena => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(0),
	cout0 => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[0]~16\,
	cout1 => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[0]~16COUT1_25\);

-- Location: LC_X40_Y22_N1
\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(1) = DFFEAS(\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(1) $ ((((\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[7]~12_combout\, , , 
-- \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|process_0~0_combout\, )
-- \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[1]~14\ = CARRY(((!\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[0]~16\)) # (!\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(1)))
-- \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[1]~14COUT1_27\ = CARRY(((!\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[0]~16COUT1_25\)) # (!\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(1),
	aclr => GND,
	sclr => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|process_0~0_combout\,
	ena => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[7]~12_combout\,
	cin0 => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[0]~16\,
	cin1 => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(1),
	cout0 => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[1]~14\,
	cout1 => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[1]~14COUT1_27\);

-- Location: LC_X40_Y22_N2
\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(2) = DFFEAS(\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(2) $ ((((!\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[7]~12_combout\, , , 
-- \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|process_0~0_combout\, )
-- \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[2]~1\ = CARRY((\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(2) & ((!\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[1]~14\))))
-- \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[2]~1COUT1_29\ = CARRY((\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(2) & ((!\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(2),
	aclr => GND,
	sclr => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|process_0~0_combout\,
	ena => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[7]~12_combout\,
	cin0 => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[1]~14\,
	cin1 => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(2),
	cout0 => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[2]~1\,
	cout1 => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[2]~1COUT1_29\);

-- Location: LC_X40_Y22_N3
\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(3) = DFFEAS((\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(3) $ ((\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[7]~12_combout\, , , 
-- \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|process_0~0_combout\, )
-- \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[3]~3\ = CARRY(((!\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[2]~1\) # (!\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(3))))
-- \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[3]~3COUT1_31\ = CARRY(((!\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[2]~1COUT1_29\) # (!\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(3),
	aclr => GND,
	sclr => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|process_0~0_combout\,
	ena => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[7]~12_combout\,
	cin0 => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[2]~1\,
	cin1 => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(3),
	cout0 => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[3]~3\,
	cout1 => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[3]~3COUT1_31\);

-- Location: LC_X40_Y22_N4
\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(4) = DFFEAS((\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(4) $ ((!\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[7]~12_combout\, , , 
-- \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|process_0~0_combout\, )
-- \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[4]~5\ = CARRY(((\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(4) & !\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(4),
	aclr => GND,
	sclr => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|process_0~0_combout\,
	ena => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[7]~12_combout\,
	cin0 => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[3]~3\,
	cin1 => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(4),
	cout => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[4]~5\);

-- Location: LC_X40_Y22_N5
\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(5) = DFFEAS((\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(5) $ ((\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[7]~12_combout\, , , 
-- \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|process_0~0_combout\, )
-- \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[5]~7\ = CARRY(((!\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[4]~5\) # (!\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(5))))
-- \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[5]~7COUT1_33\ = CARRY(((!\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[4]~5\) # (!\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(5),
	aclr => GND,
	sclr => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|process_0~0_combout\,
	ena => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[7]~12_combout\,
	cin => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(5),
	cout0 => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[5]~7\,
	cout1 => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[5]~7COUT1_33\);

-- Location: LC_X40_Y22_N6
\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(6) = DFFEAS(\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(6) $ ((((!(!\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[4]~5\ & \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[5]~7\) # (\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[4]~5\ & 
-- \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[7]~12_combout\, , , \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|process_0~0_combout\, )
-- \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[6]~9\ = CARRY((\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(6) & ((!\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[5]~7\))))
-- \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[6]~9COUT1_35\ = CARRY((\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(6) & ((!\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(6),
	aclr => GND,
	sclr => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|process_0~0_combout\,
	ena => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[7]~12_combout\,
	cin => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[4]~5\,
	cin0 => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[5]~7\,
	cin1 => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(6),
	cout0 => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[6]~9\,
	cout1 => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[6]~9COUT1_35\);

-- Location: LC_X40_Y22_N7
\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(7) = DFFEAS(\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(7) $ (((((!\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[4]~5\ & \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[6]~9\) # (\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[4]~5\ & 
-- \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[7]~12_combout\, , , \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(7),
	aclr => GND,
	sclr => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|process_0~0_combout\,
	ena => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[7]~12_combout\,
	cin => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[4]~5\,
	cin0 => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[6]~9\,
	cin1 => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(7));

-- Location: LC_X40_Y22_N8
\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~0_combout\ = (!\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(5) & (!\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(4) & ((!\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(3)) # (!\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(2),
	datab => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(5),
	datac => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(4),
	datad => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~0_combout\);

-- Location: LC_X40_Y22_N9
\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~1_combout\ = (!\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(6) & (((!\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(7) & \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(6),
	datac => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|COUNT\(7),
	datad => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~1_combout\);

-- Location: LC_X40_Y23_N2
\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~regout\ = DFFEAS((\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|process_0~0_combout\) # ((\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~regout\ & ((\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~1_combout\) # 
-- (\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcec",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~1_combout\,
	datab => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|process_0~0_combout\,
	datac => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~regout\,
	datad => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~regout\);

-- Location: LC_X40_Y23_N6
\ARM1_FC|GEN_SYC_FC:3:SYC_FC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|L_FC|TTRG2~1\ = (\ARM1_FC|L_FC|TTRG2~0\ & (((\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~regout\) # (L6_OUTPUT)) # (!\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|CHECK~0\)))
-- \ARM1_FC|GEN_SYC_FC:3:SYC_FC|OUTPUT~regout\ = DFFEAS(\ARM1_FC|L_FC|TTRG2~1\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \PULSES[13]~2_combout\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fd00",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|CHECK~0\,
	datab => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~regout\,
	datac => \PULSES[13]~2_combout\,
	datad => \ARM1_FC|L_FC|TTRG2~0\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM1_FC|L_FC|TTRG2~1\,
	regout => \ARM1_FC|GEN_SYC_FC:3:SYC_FC|OUTPUT~regout\);

-- Location: LC_X40_Y23_N7
\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|CHECK~regout\ = DFFEAS((\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~regout\ & (\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|CHECK~regout\)) # (!\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~regout\ & ((\ARM1_FC|GEN_SYC_FC:3:SYC_FC|OUTPUT~regout\) # 
-- ((\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|CHECK~regout\ & \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bba8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|CHECK~regout\,
	datab => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~regout\,
	datac => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TENDMARK~regout\,
	datad => \ARM1_FC|GEN_SYC_FC:3:SYC_FC|OUTPUT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|CHECK~regout\);

-- Location: LC_X40_Y23_N9
\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|process_0~0_combout\ = ((!\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~regout\ & (!\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|CHECK~regout\ & \ARM1_FC|GEN_SYC_FC:3:SYC_FC|OUTPUT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0300",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~regout\,
	datac => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|CHECK~regout\,
	datad => \ARM1_FC|GEN_SYC_FC:3:SYC_FC|OUTPUT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|process_0~0_combout\);

-- Location: LC_X39_Y23_N6
\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[7]~12\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[7]~12_combout\ = (\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|process_0~0_combout\) # ((!\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TENDMARK~regout\ & ((\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~1_combout\) # 
-- (!\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff31",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~regout\,
	datab => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TENDMARK~regout\,
	datac => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~1_combout\,
	datad => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[7]~12_combout\);

-- Location: LC_X39_Y22_N0
\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(0) = DFFEAS(\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(0) $ ((\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~regout\)), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[7]~12_combout\, , , 
-- \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|process_0~0_combout\, )
-- \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[0]~16\ = CARRY((\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(0) & (\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~regout\)))
-- \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[0]~16COUT1_25\ = CARRY((\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(0) & (\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(0),
	datab => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~regout\,
	aclr => GND,
	sclr => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|process_0~0_combout\,
	ena => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(0),
	cout0 => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[0]~16\,
	cout1 => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[0]~16COUT1_25\);

-- Location: LC_X39_Y22_N1
\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(1) = DFFEAS(\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(1) $ ((((\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[7]~12_combout\, , , 
-- \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|process_0~0_combout\, )
-- \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[1]~14\ = CARRY(((!\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[0]~16\)) # (!\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(1)))
-- \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[1]~14COUT1_27\ = CARRY(((!\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[0]~16COUT1_25\)) # (!\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(1),
	aclr => GND,
	sclr => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|process_0~0_combout\,
	ena => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[7]~12_combout\,
	cin0 => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[0]~16\,
	cin1 => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(1),
	cout0 => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[1]~14\,
	cout1 => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[1]~14COUT1_27\);

-- Location: LC_X39_Y22_N2
\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(2) = DFFEAS(\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(2) $ ((((!\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[7]~12_combout\, , , 
-- \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|process_0~0_combout\, )
-- \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[2]~1\ = CARRY((\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(2) & ((!\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[1]~14\))))
-- \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[2]~1COUT1_29\ = CARRY((\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(2) & ((!\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(2),
	aclr => GND,
	sclr => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|process_0~0_combout\,
	ena => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[7]~12_combout\,
	cin0 => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[1]~14\,
	cin1 => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(2),
	cout0 => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[2]~1\,
	cout1 => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[2]~1COUT1_29\);

-- Location: LC_X39_Y22_N3
\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(3) = DFFEAS((\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(3) $ ((\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[7]~12_combout\, , , 
-- \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|process_0~0_combout\, )
-- \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[3]~3\ = CARRY(((!\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[2]~1\) # (!\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(3))))
-- \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[3]~3COUT1_31\ = CARRY(((!\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[2]~1COUT1_29\) # (!\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(3),
	aclr => GND,
	sclr => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|process_0~0_combout\,
	ena => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[7]~12_combout\,
	cin0 => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[2]~1\,
	cin1 => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(3),
	cout0 => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[3]~3\,
	cout1 => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[3]~3COUT1_31\);

-- Location: LC_X39_Y22_N4
\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(4) = DFFEAS((\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(4) $ ((!\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[7]~12_combout\, , , 
-- \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|process_0~0_combout\, )
-- \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[4]~5\ = CARRY(((\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(4) & !\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(4),
	aclr => GND,
	sclr => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|process_0~0_combout\,
	ena => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[7]~12_combout\,
	cin0 => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[3]~3\,
	cin1 => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(4),
	cout => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[4]~5\);

-- Location: LC_X39_Y22_N5
\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(5) = DFFEAS((\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(5) $ ((\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[7]~12_combout\, , , 
-- \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|process_0~0_combout\, )
-- \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[5]~7\ = CARRY(((!\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[4]~5\) # (!\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(5))))
-- \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[5]~7COUT1_33\ = CARRY(((!\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[4]~5\) # (!\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(5),
	aclr => GND,
	sclr => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|process_0~0_combout\,
	ena => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[7]~12_combout\,
	cin => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(5),
	cout0 => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[5]~7\,
	cout1 => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[5]~7COUT1_33\);

-- Location: LC_X39_Y22_N6
\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(6) = DFFEAS(\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(6) $ ((((!(!\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[4]~5\ & \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[5]~7\) # (\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[4]~5\ & 
-- \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[7]~12_combout\, , , \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|process_0~0_combout\, )
-- \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[6]~9\ = CARRY((\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(6) & ((!\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[5]~7\))))
-- \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[6]~9COUT1_35\ = CARRY((\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(6) & ((!\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(6),
	aclr => GND,
	sclr => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|process_0~0_combout\,
	ena => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[7]~12_combout\,
	cin => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[4]~5\,
	cin0 => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[5]~7\,
	cin1 => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(6),
	cout0 => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[6]~9\,
	cout1 => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[6]~9COUT1_35\);

-- Location: LC_X39_Y22_N7
\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(7) = DFFEAS(\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(7) $ (((((!\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[4]~5\ & \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[6]~9\) # (\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[4]~5\ & 
-- \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[7]~12_combout\, , , \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(7),
	aclr => GND,
	sclr => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|process_0~0_combout\,
	ena => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[7]~12_combout\,
	cin => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[4]~5\,
	cin0 => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[6]~9\,
	cin1 => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(7));

-- Location: LC_X39_Y22_N8
\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~0_combout\ = (!\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(5) & (!\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(4) & ((!\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(3)) # (!\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(2),
	datab => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(5),
	datac => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(4),
	datad => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~0_combout\);

-- Location: LC_X39_Y22_N9
\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~1_combout\ = (!\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(6) & (((!\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(7) & \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(6),
	datac => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|COUNT\(7),
	datad => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~1_combout\);

-- Location: LC_X39_Y23_N5
\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TENDMARK~regout\ = DFFEAS((\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~regout\ & (!\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TENDMARK~regout\ & (!\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~1_combout\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), 
-- VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0202",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~regout\,
	datab => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TENDMARK~regout\,
	datac => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TENDMARK~regout\);

-- Location: LC_X39_Y23_N2
\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~regout\ = DFFEAS((\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|process_0~0_combout\) # ((\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~regout\ & ((\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TENDMARK~regout\) # 
-- (\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffa8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~regout\,
	datab => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TENDMARK~regout\,
	datac => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~1_combout\,
	datad => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|process_0~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~regout\);

-- Location: LC_X36_Y24_N4
\WIDHT_OUT_FCL_OR|CHECK~0\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_FCL_OR|CHECK~0_combout\ = (!\ARM1_FC|L_FC|TTRG2~1\ & (((\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|CHECK~0_combout\ & \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|CHECK~0\)) # (!\ARM2_FC|L_FC|TTRG2~0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "080f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|CHECK~0_combout\,
	datab => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|CHECK~0\,
	datac => \ARM1_FC|L_FC|TTRG2~1\,
	datad => \ARM2_FC|L_FC|TTRG2~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_FCL_OR|CHECK~0_combout\);

-- Location: LC_X37_Y21_N2
\WIDHT_OUT_FCL_OR|CHECK\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_FCL_OR|CHECK~regout\ = DFFEAS((\WIDHT_OUT_FCL_OR|TSTAT~regout\ & (\WIDHT_OUT_FCL_OR|CHECK~regout\)) # (!\WIDHT_OUT_FCL_OR|TSTAT~regout\ & (((\WIDHT_OUT_FCL_OR|CHECK~regout\ & \WIDHT_OUT_FCL_OR|TENDMARK~regout\)) # 
-- (!\WIDHT_OUT_FCL_OR|CHECK~0_combout\))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ab8b",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_FCL_OR|CHECK~regout\,
	datab => \WIDHT_OUT_FCL_OR|TSTAT~regout\,
	datac => \WIDHT_OUT_FCL_OR|CHECK~0_combout\,
	datad => \WIDHT_OUT_FCL_OR|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_FCL_OR|CHECK~regout\);

-- Location: LC_X37_Y21_N1
\WIDHT_OUT_FCL_OR|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_FCL_OR|process_0~0_combout\ = (!\WIDHT_OUT_FCL_OR|TSTAT~regout\ & (!\WIDHT_OUT_FCL_OR|CHECK~regout\ & ((\ARM2_FC|L_FC|TTRG2~1\) # (\ARM1_FC|L_FC|TTRG2~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0302",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ARM2_FC|L_FC|TTRG2~1\,
	datab => \WIDHT_OUT_FCL_OR|TSTAT~regout\,
	datac => \WIDHT_OUT_FCL_OR|CHECK~regout\,
	datad => \ARM1_FC|L_FC|TTRG2~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_FCL_OR|process_0~0_combout\);

-- Location: LC_X37_Y21_N9
\WIDHT_OUT_FCL_OR|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_FCL_OR|COUNT\(3) = DFFEAS(\WIDHT_OUT_FCL_OR|COUNT\(3) $ ((((\WIDHT_OUT_FCL_OR|COUNT[2]~1\)))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_FCL_OR|COUNT[0]~4_combout\, , , \WIDHT_OUT_FCL_OR|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_FCL_OR|COUNT\(3),
	aclr => GND,
	sclr => \WIDHT_OUT_FCL_OR|process_0~0_combout\,
	ena => \WIDHT_OUT_FCL_OR|COUNT[0]~4_combout\,
	cin0 => \WIDHT_OUT_FCL_OR|COUNT[2]~1\,
	cin1 => \WIDHT_OUT_FCL_OR|COUNT[2]~1COUT1_18\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_FCL_OR|COUNT\(3));

-- Location: LC_X37_Y21_N3
\WIDHT_OUT_FCL_OR|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_FCL_OR|TENDMARK~regout\ = DFFEAS((\WIDHT_OUT_FCL_OR|TSTAT~regout\ & (!\WIDHT_OUT_FCL_OR|TENDMARK~regout\ & ((\WIDHT_OUT_FCL_OR|COUNT\(3)) # (\WIDHT_OUT_FCL_OR|COUNT\(2))))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00c8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_FCL_OR|COUNT\(3),
	datab => \WIDHT_OUT_FCL_OR|TSTAT~regout\,
	datac => \WIDHT_OUT_FCL_OR|COUNT\(2),
	datad => \WIDHT_OUT_FCL_OR|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_FCL_OR|TENDMARK~regout\);

-- Location: LC_X38_Y24_N4
\E_Expan[2]~1\ : cyclone_lcell
-- Equation(s):
-- \E_Expan[2]~1_combout\ = (!\IDE~combout\(2) & (\IDE~combout\(1) & (\IDE~combout\(0) & \E[2]~24\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IDE~combout\(2),
	datab => \IDE~combout\(1),
	datac => \IDE~combout\(0),
	datad => \E[2]~24\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \E_Expan[2]~1_combout\);

-- Location: LC_X38_Y24_N5
\SYC_BPTX1|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \SYC_BPTX1|OUTPUT~regout\ = DFFEAS((((!\E_Expan[2]~1_combout\))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	datad => \E_Expan[2]~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SYC_BPTX1|OUTPUT~regout\);

-- Location: LC_X38_Y24_N7
\BPTX1_WIDTH|CHECK\ : cyclone_lcell
-- Equation(s):
-- \BPTX1_WIDTH|CHECK~regout\ = DFFEAS((\BPTX1_WIDTH|TSTAT~regout\ & (((\BPTX1_WIDTH|CHECK~regout\)))) # (!\BPTX1_WIDTH|TSTAT~regout\ & ((\SYC_BPTX1|OUTPUT~regout\) # ((\BPTX1_WIDTH|CHECK~regout\ & \BPTX1_WIDTH|TENDMARK~regout\)))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4e4",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \BPTX1_WIDTH|TSTAT~regout\,
	datab => \SYC_BPTX1|OUTPUT~regout\,
	datac => \BPTX1_WIDTH|CHECK~regout\,
	datad => \BPTX1_WIDTH|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BPTX1_WIDTH|CHECK~regout\);

-- Location: LC_X38_Y24_N9
\BPTX1_WIDTH|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \BPTX1_WIDTH|TSTAT~regout\ = DFFEAS((\BPTX1_WIDTH|TSTAT~regout\ & (((\BPTX1_WIDTH|TENDMARK~regout\)))) # (!\BPTX1_WIDTH|TSTAT~regout\ & (\SYC_BPTX1|OUTPUT~regout\ & (!\BPTX1_WIDTH|CHECK~regout\))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , , 
-- , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ae04",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \BPTX1_WIDTH|TSTAT~regout\,
	datab => \SYC_BPTX1|OUTPUT~regout\,
	datac => \BPTX1_WIDTH|CHECK~regout\,
	datad => \BPTX1_WIDTH|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BPTX1_WIDTH|TSTAT~regout\);

-- Location: LC_X38_Y24_N3
\BPTX1_WIDTH|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \BPTX1_WIDTH|TENDMARK~regout\ = DFFEAS((((\BPTX1_WIDTH|TSTAT~regout\ & !\BPTX1_WIDTH|TENDMARK~regout\))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	datac => \BPTX1_WIDTH|TSTAT~regout\,
	datad => \BPTX1_WIDTH|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BPTX1_WIDTH|TENDMARK~regout\);

-- Location: LC_X31_Y25_N4
\LDELAYBPTX1|DELAY_LINE[0]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|DELAY_LINE\(0) = DFFEAS(GND, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \BPTX1_WIDTH|TENDMARK~regout\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datac => \BPTX1_WIDTH|TENDMARK~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX1|DELAY_LINE\(0));

-- Location: LC_X31_Y25_N0
\LDELAYBPTX1|DELAY_LINE[1]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|DELAY_LINE\(1) = DFFEAS(GND, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datac => \LDELAYBPTX1|DELAY_LINE\(0),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX1|DELAY_LINE\(1));

-- Location: LC_X30_Y26_N3
\LDELAYBPTX1|DELAY_LINE[2]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|DELAY_LINE\(2) = DFFEAS((((\LDELAYBPTX1|DELAY_LINE\(1)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datad => \LDELAYBPTX1|DELAY_LINE\(1),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX1|DELAY_LINE\(2));

-- Location: LC_X30_Y25_N8
\LDELAYBPTX1|DELAY_LINE[39]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|DELAY_LINE\(39) = DFFEAS((((\LDELAYBPTX1|DELAY_LINE\(38)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datad => \LDELAYBPTX1|DELAY_LINE\(38),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX1|DELAY_LINE\(39));

-- Location: LC_X30_Y25_N1
\LDELAYBPTX1|DELAY_LINE[40]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~39\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(5) & (((J1_DELAY_LINE[40]) # (\VME_LB_INT|REG_DL1T_DL3T_P\(4))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(5) & (\LDELAYBPTX1|DELAY_LINE\(8) & ((!\VME_LB_INT|REG_DL1T_DL3T_P\(4)))))
-- \LDELAYBPTX1|DELAY_LINE\(40) = DFFEAS(\LDELAYBPTX1|Mux0~39\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(39), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(5),
	datab => \LDELAYBPTX1|DELAY_LINE\(8),
	datac => \LDELAYBPTX1|DELAY_LINE\(39),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(4),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~39\,
	regout => \LDELAYBPTX1|DELAY_LINE\(40));

-- Location: LC_X32_Y25_N8
\LDELAYBPTX1|DELAY_LINE[41]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~29\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(4) & (\VME_LB_INT|REG_DL1T_DL3T_P\(5))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(4) & ((\VME_LB_INT|REG_DL1T_DL3T_P\(5) & (J1_DELAY_LINE[41])) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(5) & 
-- ((\LDELAYBPTX1|DELAY_LINE\(9))))))
-- \LDELAYBPTX1|DELAY_LINE\(41) = DFFEAS(\LDELAYBPTX1|Mux0~29\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(40), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(4),
	datab => \VME_LB_INT|REG_DL1T_DL3T_P\(5),
	datac => \LDELAYBPTX1|DELAY_LINE\(40),
	datad => \LDELAYBPTX1|DELAY_LINE\(9),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~29\,
	regout => \LDELAYBPTX1|DELAY_LINE\(41));

-- Location: LC_X30_Y28_N2
\LDELAYBPTX1|DELAY_LINE[54]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|DELAY_LINE\(54) = DFFEAS((((\LDELAYBPTX1|DELAY_LINE\(53)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datad => \LDELAYBPTX1|DELAY_LINE\(53),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX1|DELAY_LINE\(54));

-- Location: LC_X30_Y25_N7
\LDELAYBPTX1|DELAY_LINE[55]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~55\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(3) & (((\VME_LB_INT|REG_DL1T_DL3T_P\(4))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(3) & ((\VME_LB_INT|REG_DL1T_DL3T_P\(4) & ((J1_DELAY_LINE[55]))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(4) & 
-- (\LDELAYBPTX1|DELAY_LINE\(39)))))
-- \LDELAYBPTX1|DELAY_LINE\(55) = DFFEAS(\LDELAYBPTX1|Mux0~55\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(54), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \LDELAYBPTX1|DELAY_LINE\(39),
	datab => \VME_LB_INT|REG_DL1T_DL3T_P\(3),
	datac => \LDELAYBPTX1|DELAY_LINE\(54),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(4),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~55\,
	regout => \LDELAYBPTX1|DELAY_LINE\(55));

-- Location: LC_X30_Y25_N0
\LDELAYBPTX1|DELAY_LINE[56]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|DELAY_LINE\(56) = DFFEAS((((\LDELAYBPTX1|DELAY_LINE\(55)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datad => \LDELAYBPTX1|DELAY_LINE\(55),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX1|DELAY_LINE\(56));

-- Location: LC_X32_Y26_N2
\LDELAYBPTX1|DELAY_LINE[27]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|DELAY_LINE\(27) = DFFEAS((((\LDELAYBPTX1|DELAY_LINE\(26)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datad => \LDELAYBPTX1|DELAY_LINE\(26),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX1|DELAY_LINE\(27));

-- Location: LC_X32_Y27_N9
\LDELAYBPTX1|DELAY_LINE[3]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|DELAY_LINE\(3) = DFFEAS(GND, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datac => \LDELAYBPTX1|DELAY_LINE\(2),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX1|DELAY_LINE\(3));

-- Location: LC_X31_Y27_N0
\LDELAYBPTX1|DELAY_LINE[19]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~52\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(3) & (\VME_LB_INT|REG_DL1T_DL3T_P\(4))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(3) & ((\VME_LB_INT|REG_DL1T_DL3T_P\(4) & (J1_DELAY_LINE[19])) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(4) & 
-- ((\LDELAYBPTX1|DELAY_LINE\(3))))))
-- \LDELAYBPTX1|DELAY_LINE\(19) = DFFEAS(\LDELAYBPTX1|Mux0~52\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(18), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(3),
	datab => \VME_LB_INT|REG_DL1T_DL3T_P\(4),
	datac => \LDELAYBPTX1|DELAY_LINE\(18),
	datad => \LDELAYBPTX1|DELAY_LINE\(3),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~52\,
	regout => \LDELAYBPTX1|DELAY_LINE\(19));

-- Location: LC_X31_Y27_N1
\LDELAYBPTX1|DELAY_LINE[11]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~53\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(3) & ((\LDELAYBPTX1|Mux0~52\ & (\LDELAYBPTX1|DELAY_LINE\(27))) # (!\LDELAYBPTX1|Mux0~52\ & ((J1_DELAY_LINE[11]))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(3) & (((\LDELAYBPTX1|Mux0~52\))))
-- \LDELAYBPTX1|DELAY_LINE\(11) = DFFEAS(\LDELAYBPTX1|Mux0~53\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(10), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(3),
	datab => \LDELAYBPTX1|DELAY_LINE\(27),
	datac => \LDELAYBPTX1|DELAY_LINE\(10),
	datad => \LDELAYBPTX1|Mux0~52\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~53\,
	regout => \LDELAYBPTX1|DELAY_LINE\(11));

-- Location: LC_X31_Y26_N0
\LDELAYBPTX1|DELAY_LINE[12]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|DELAY_LINE\(12) = DFFEAS(GND, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(11), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datac => \LDELAYBPTX1|DELAY_LINE\(11),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX1|DELAY_LINE\(12));

-- Location: LC_X31_Y26_N1
\LDELAYBPTX1|DELAY_LINE[13]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|DELAY_LINE\(13) = DFFEAS((((\LDELAYBPTX1|DELAY_LINE\(12)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datad => \LDELAYBPTX1|DELAY_LINE\(12),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX1|DELAY_LINE\(13));

-- Location: LC_X31_Y26_N6
\LDELAYBPTX1|DELAY_LINE[28]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~44\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(4) & ((\VME_LB_INT|REG_DL1T_DL3T_P\(5)) # ((J1_DELAY_LINE[28])))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(4) & (!\VME_LB_INT|REG_DL1T_DL3T_P\(5) & ((\LDELAYBPTX1|DELAY_LINE\(12)))))
-- \LDELAYBPTX1|DELAY_LINE\(28) = DFFEAS(\LDELAYBPTX1|Mux0~44\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(27), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(4),
	datab => \VME_LB_INT|REG_DL1T_DL3T_P\(5),
	datac => \LDELAYBPTX1|DELAY_LINE\(27),
	datad => \LDELAYBPTX1|DELAY_LINE\(12),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~44\,
	regout => \LDELAYBPTX1|DELAY_LINE\(28));

-- Location: LC_X31_Y26_N2
\LDELAYBPTX1|DELAY_LINE[29]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~34\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(5) & (((\VME_LB_INT|REG_DL1T_DL3T_P\(4))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(5) & ((\VME_LB_INT|REG_DL1T_DL3T_P\(4) & ((J1_DELAY_LINE[29]))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(4) & 
-- (\LDELAYBPTX1|DELAY_LINE\(13)))))
-- \LDELAYBPTX1|DELAY_LINE\(29) = DFFEAS(\LDELAYBPTX1|Mux0~34\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(28), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \LDELAYBPTX1|DELAY_LINE\(13),
	datab => \VME_LB_INT|REG_DL1T_DL3T_P\(5),
	datac => \LDELAYBPTX1|DELAY_LINE\(28),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(4),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~34\,
	regout => \LDELAYBPTX1|DELAY_LINE\(29));

-- Location: LC_X32_Y25_N2
\LDELAYBPTX1|DELAY_LINE[57]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|DELAY_LINE\(57) = DFFEAS(GND, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(56), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datac => \LDELAYBPTX1|DELAY_LINE\(56),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX1|DELAY_LINE\(57));

-- Location: LC_X32_Y26_N4
\LDELAYBPTX1|DELAY_LINE[58]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~24\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(5) & (((J1_DELAY_LINE[58]) # (\VME_LB_INT|REG_DL1T_DL3T_P\(2))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(5) & (\LDELAYBPTX1|DELAY_LINE\(26) & ((!\VME_LB_INT|REG_DL1T_DL3T_P\(2)))))
-- \LDELAYBPTX1|DELAY_LINE\(58) = DFFEAS(\LDELAYBPTX1|Mux0~24\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(57), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(5),
	datab => \LDELAYBPTX1|DELAY_LINE\(26),
	datac => \LDELAYBPTX1|DELAY_LINE\(57),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(2),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~24\,
	regout => \LDELAYBPTX1|DELAY_LINE\(58));

-- Location: LC_X32_Y26_N6
\LDELAYBPTX1|DELAY_LINE[59]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|DELAY_LINE\(59) = DFFEAS(GND, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(58), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datac => \LDELAYBPTX1|DELAY_LINE\(58),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX1|DELAY_LINE\(59));

-- Location: LC_X31_Y26_N4
\LDELAYBPTX1|DELAY_LINE[60]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|DELAY_LINE\(60) = DFFEAS((((\LDELAYBPTX1|DELAY_LINE\(59)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datad => \LDELAYBPTX1|DELAY_LINE\(59),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX1|DELAY_LINE\(60));

-- Location: LC_X30_Y26_N5
\LDELAYBPTX1|DELAY_LINE[50]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~19\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(5) & (((J1_DELAY_LINE[50]) # (\VME_LB_INT|REG_DL1T_DL3T_P\(2))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(5) & (\LDELAYBPTX1|DELAY_LINE\(18) & ((!\VME_LB_INT|REG_DL1T_DL3T_P\(2)))))
-- \LDELAYBPTX1|DELAY_LINE\(50) = DFFEAS(\LDELAYBPTX1|Mux0~19\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(49), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(5),
	datab => \LDELAYBPTX1|DELAY_LINE\(18),
	datac => \LDELAYBPTX1|DELAY_LINE\(49),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(2),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~19\,
	regout => \LDELAYBPTX1|DELAY_LINE\(50));

-- Location: LC_X30_Y27_N2
\LDELAYBPTX1|DELAY_LINE[51]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~50\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(4) & (((J1_DELAY_LINE[51]) # (\VME_LB_INT|REG_DL1T_DL3T_P\(3))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(4) & (\LDELAYBPTX1|DELAY_LINE\(35) & ((!\VME_LB_INT|REG_DL1T_DL3T_P\(3)))))
-- \LDELAYBPTX1|DELAY_LINE\(51) = DFFEAS(\LDELAYBPTX1|Mux0~50\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(50), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \LDELAYBPTX1|DELAY_LINE\(35),
	datab => \VME_LB_INT|REG_DL1T_DL3T_P\(4),
	datac => \LDELAYBPTX1|DELAY_LINE\(50),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(3),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~50\,
	regout => \LDELAYBPTX1|DELAY_LINE\(51));

-- Location: LC_X32_Y26_N5
\LDELAYBPTX1|DELAY_LINE[42]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~17\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(5) & (((J1_DELAY_LINE[42]) # (\VME_LB_INT|REG_DL1T_DL3T_P\(2))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(5) & (\LDELAYBPTX1|DELAY_LINE\(10) & ((!\VME_LB_INT|REG_DL1T_DL3T_P\(2)))))
-- \LDELAYBPTX1|DELAY_LINE\(42) = DFFEAS(\LDELAYBPTX1|Mux0~17\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(41), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(5),
	datab => \LDELAYBPTX1|DELAY_LINE\(10),
	datac => \LDELAYBPTX1|DELAY_LINE\(41),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(2),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~17\,
	regout => \LDELAYBPTX1|DELAY_LINE\(42));

-- Location: LC_X31_Y26_N5
\LDELAYBPTX1|DELAY_LINE[43]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~51\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(3) & ((\LDELAYBPTX1|Mux0~50\ & ((\LDELAYBPTX1|DELAY_LINE\(59)))) # (!\LDELAYBPTX1|Mux0~50\ & (J1_DELAY_LINE[43])))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(3) & (\LDELAYBPTX1|Mux0~50\))
-- \LDELAYBPTX1|DELAY_LINE\(43) = DFFEAS(\LDELAYBPTX1|Mux0~51\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(42), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(3),
	datab => \LDELAYBPTX1|Mux0~50\,
	datac => \LDELAYBPTX1|DELAY_LINE\(42),
	datad => \LDELAYBPTX1|DELAY_LINE\(59),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~51\,
	regout => \LDELAYBPTX1|DELAY_LINE\(43));

-- Location: LC_X31_Y26_N7
\LDELAYBPTX1|DELAY_LINE[44]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~45\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(5) & ((\LDELAYBPTX1|Mux0~44\ & (\LDELAYBPTX1|DELAY_LINE\(60))) # (!\LDELAYBPTX1|Mux0~44\ & ((J1_DELAY_LINE[44]))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(5) & (((\LDELAYBPTX1|Mux0~44\))))
-- \LDELAYBPTX1|DELAY_LINE\(44) = DFFEAS(\LDELAYBPTX1|Mux0~45\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(43), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \LDELAYBPTX1|DELAY_LINE\(60),
	datab => \VME_LB_INT|REG_DL1T_DL3T_P\(5),
	datac => \LDELAYBPTX1|DELAY_LINE\(43),
	datad => \LDELAYBPTX1|Mux0~44\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~45\,
	regout => \LDELAYBPTX1|DELAY_LINE\(44));

-- Location: LC_X31_Y26_N3
\LDELAYBPTX1|DELAY_LINE[61]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|DELAY_LINE\(61) = DFFEAS(GND, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(60), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datac => \LDELAYBPTX1|DELAY_LINE\(60),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX1|DELAY_LINE\(61));

-- Location: LC_X31_Y26_N9
\LDELAYBPTX1|DELAY_LINE[45]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~35\ = (\LDELAYBPTX1|Mux0~34\ & (((\LDELAYBPTX1|DELAY_LINE\(61))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(5)))) # (!\LDELAYBPTX1|Mux0~34\ & (\VME_LB_INT|REG_DL1T_DL3T_P\(5) & (J1_DELAY_LINE[45])))
-- \LDELAYBPTX1|DELAY_LINE\(45) = DFFEAS(\LDELAYBPTX1|Mux0~35\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(44), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea62",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \LDELAYBPTX1|Mux0~34\,
	datab => \VME_LB_INT|REG_DL1T_DL3T_P\(5),
	datac => \LDELAYBPTX1|DELAY_LINE\(44),
	datad => \LDELAYBPTX1|DELAY_LINE\(61),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~35\,
	regout => \LDELAYBPTX1|DELAY_LINE\(45));

-- Location: LC_X29_Y26_N0
\LDELAYBPTX1|DELAY_LINE[46]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|DELAY_LINE\(46) = DFFEAS((((\LDELAYBPTX1|DELAY_LINE\(45)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datad => \LDELAYBPTX1|DELAY_LINE\(45),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX1|DELAY_LINE\(46));

-- Location: LC_X30_Y24_N2
\LDELAYBPTX1|DELAY_LINE[62]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|DELAY_LINE\(62) = DFFEAS(GND, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(61), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datac => \LDELAYBPTX1|DELAY_LINE\(61),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX1|DELAY_LINE\(62));

-- Location: LC_X30_Y25_N3
\LDELAYBPTX1|DELAY_LINE[63]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|DELAY_LINE\(63) = DFFEAS(GND, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(62), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datac => \LDELAYBPTX1|DELAY_LINE\(62),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX1|DELAY_LINE\(63));

-- Location: LC_X30_Y25_N2
\LDELAYBPTX1|DELAY_LINE[47]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~56\ = (\LDELAYBPTX1|Mux0~55\ & (((\LDELAYBPTX1|DELAY_LINE\(63))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(3)))) # (!\LDELAYBPTX1|Mux0~55\ & (\VME_LB_INT|REG_DL1T_DL3T_P\(3) & (J1_DELAY_LINE[47])))
-- \LDELAYBPTX1|DELAY_LINE\(47) = DFFEAS(\LDELAYBPTX1|Mux0~56\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(46), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea62",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \LDELAYBPTX1|Mux0~55\,
	datab => \VME_LB_INT|REG_DL1T_DL3T_P\(3),
	datac => \LDELAYBPTX1|DELAY_LINE\(46),
	datad => \LDELAYBPTX1|DELAY_LINE\(63),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~56\,
	regout => \LDELAYBPTX1|DELAY_LINE\(47));

-- Location: LC_X31_Y25_N5
\LDELAYBPTX1|DELAY_LINE[48]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|DELAY_LINE\(48) = DFFEAS((((\LDELAYBPTX1|DELAY_LINE\(47)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datad => \LDELAYBPTX1|DELAY_LINE\(47),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX1|DELAY_LINE\(48));

-- Location: LC_X31_Y25_N3
\LDELAYBPTX1|DELAY_LINE[49]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|DELAY_LINE\(49) = DFFEAS((((\LDELAYBPTX1|DELAY_LINE\(48)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datad => \LDELAYBPTX1|DELAY_LINE\(48),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX1|DELAY_LINE\(49));

-- Location: LC_X30_Y25_N9
\LDELAYBPTX1|DELAY_LINE[23]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~48\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(3) & (((\VME_LB_INT|REG_DL1T_DL3T_P\(4))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(3) & ((\VME_LB_INT|REG_DL1T_DL3T_P\(4) & ((J1_DELAY_LINE[23]))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(4) & 
-- (\LDELAYBPTX1|DELAY_LINE\(7)))))
-- \LDELAYBPTX1|DELAY_LINE\(23) = DFFEAS(\LDELAYBPTX1|Mux0~48\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(22), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \LDELAYBPTX1|DELAY_LINE\(7),
	datab => \VME_LB_INT|REG_DL1T_DL3T_P\(3),
	datac => \LDELAYBPTX1|DELAY_LINE\(22),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(4),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~48\,
	regout => \LDELAYBPTX1|DELAY_LINE\(23));

-- Location: LC_X30_Y26_N4
\LDELAYBPTX1|DELAY_LINE[14]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~18\ = (\LDELAYBPTX1|Mux0~17\ & ((\LDELAYBPTX1|DELAY_LINE\(46)) # ((!\VME_LB_INT|REG_DL1T_DL3T_P\(2))))) # (!\LDELAYBPTX1|Mux0~17\ & (((J1_DELAY_LINE[14] & \VME_LB_INT|REG_DL1T_DL3T_P\(2)))))
-- \LDELAYBPTX1|DELAY_LINE\(14) = DFFEAS(\LDELAYBPTX1|Mux0~18\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(13), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \LDELAYBPTX1|Mux0~17\,
	datab => \LDELAYBPTX1|DELAY_LINE\(46),
	datac => \LDELAYBPTX1|DELAY_LINE\(13),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(2),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~18\,
	regout => \LDELAYBPTX1|DELAY_LINE\(14));

-- Location: LC_X31_Y25_N7
\LDELAYBPTX1|DELAY_LINE[15]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~49\ = (\LDELAYBPTX1|Mux0~48\ & ((\LDELAYBPTX1|DELAY_LINE\(31)) # ((!\VME_LB_INT|REG_DL1T_DL3T_P\(3))))) # (!\LDELAYBPTX1|Mux0~48\ & (((J1_DELAY_LINE[15] & \VME_LB_INT|REG_DL1T_DL3T_P\(3)))))
-- \LDELAYBPTX1|DELAY_LINE\(15) = DFFEAS(\LDELAYBPTX1|Mux0~49\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(14), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \LDELAYBPTX1|DELAY_LINE\(31),
	datab => \LDELAYBPTX1|Mux0~48\,
	datac => \LDELAYBPTX1|DELAY_LINE\(14),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(3),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~49\,
	regout => \LDELAYBPTX1|DELAY_LINE\(15));

-- Location: LC_X31_Y25_N9
\LDELAYBPTX1|DELAY_LINE[32]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~41\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(5) & (((J1_DELAY_LINE[32]) # (\VME_LB_INT|REG_DL1T_DL3T_P\(4))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(5) & (\LDELAYBPTX1|DELAY_LINE\(0) & ((!\VME_LB_INT|REG_DL1T_DL3T_P\(4)))))
-- \LDELAYBPTX1|DELAY_LINE\(32) = DFFEAS(\LDELAYBPTX1|Mux0~41\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(31), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(5),
	datab => \LDELAYBPTX1|DELAY_LINE\(0),
	datac => \LDELAYBPTX1|DELAY_LINE\(31),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(4),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~41\,
	regout => \LDELAYBPTX1|DELAY_LINE\(32));

-- Location: LC_X31_Y25_N2
\LDELAYBPTX1|DELAY_LINE[16]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~42\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(4) & ((\LDELAYBPTX1|Mux0~41\ & (\LDELAYBPTX1|DELAY_LINE\(48))) # (!\LDELAYBPTX1|Mux0~41\ & ((J1_DELAY_LINE[16]))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(4) & (((\LDELAYBPTX1|Mux0~41\))))
-- \LDELAYBPTX1|DELAY_LINE\(16) = DFFEAS(\LDELAYBPTX1|Mux0~42\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(15), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(4),
	datab => \LDELAYBPTX1|DELAY_LINE\(48),
	datac => \LDELAYBPTX1|DELAY_LINE\(15),
	datad => \LDELAYBPTX1|Mux0~41\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~42\,
	regout => \LDELAYBPTX1|DELAY_LINE\(16));

-- Location: LC_X31_Y25_N6
\LDELAYBPTX1|DELAY_LINE[33]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~31\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(5) & (((J1_DELAY_LINE[33]) # (\VME_LB_INT|REG_DL1T_DL3T_P\(4))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(5) & (\LDELAYBPTX1|DELAY_LINE\(1) & ((!\VME_LB_INT|REG_DL1T_DL3T_P\(4)))))
-- \LDELAYBPTX1|DELAY_LINE\(33) = DFFEAS(\LDELAYBPTX1|Mux0~31\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(32), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(5),
	datab => \LDELAYBPTX1|DELAY_LINE\(1),
	datac => \LDELAYBPTX1|DELAY_LINE\(32),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(4),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~31\,
	regout => \LDELAYBPTX1|DELAY_LINE\(33));

-- Location: LC_X31_Y25_N1
\LDELAYBPTX1|DELAY_LINE[17]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~32\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(4) & ((\LDELAYBPTX1|Mux0~31\ & (\LDELAYBPTX1|DELAY_LINE\(49))) # (!\LDELAYBPTX1|Mux0~31\ & ((J1_DELAY_LINE[17]))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(4) & (((\LDELAYBPTX1|Mux0~31\))))
-- \LDELAYBPTX1|DELAY_LINE\(17) = DFFEAS(\LDELAYBPTX1|Mux0~32\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(16), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(4),
	datab => \LDELAYBPTX1|DELAY_LINE\(49),
	datac => \LDELAYBPTX1|DELAY_LINE\(16),
	datad => \LDELAYBPTX1|Mux0~31\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~32\,
	regout => \LDELAYBPTX1|DELAY_LINE\(17));

-- Location: LC_X30_Y26_N8
\LDELAYBPTX1|DELAY_LINE[18]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|DELAY_LINE\(18) = DFFEAS(GND, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(17), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datac => \LDELAYBPTX1|DELAY_LINE\(17),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX1|DELAY_LINE\(18));

-- Location: LC_X31_Y27_N6
\LDELAYBPTX1|DELAY_LINE[4]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|DELAY_LINE\(4) = DFFEAS((((\LDELAYBPTX1|DELAY_LINE\(3)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datad => \LDELAYBPTX1|DELAY_LINE\(3),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX1|DELAY_LINE\(4));

-- Location: LC_X31_Y27_N8
\LDELAYBPTX1|DELAY_LINE[20]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~37\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(4) & (((J1_DELAY_LINE[20]) # (\VME_LB_INT|REG_DL1T_DL3T_P\(5))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(4) & (\LDELAYBPTX1|DELAY_LINE\(4) & ((!\VME_LB_INT|REG_DL1T_DL3T_P\(5)))))
-- \LDELAYBPTX1|DELAY_LINE\(20) = DFFEAS(\LDELAYBPTX1|Mux0~37\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(19), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \LDELAYBPTX1|DELAY_LINE\(4),
	datab => \VME_LB_INT|REG_DL1T_DL3T_P\(4),
	datac => \LDELAYBPTX1|DELAY_LINE\(19),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(5),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~37\,
	regout => \LDELAYBPTX1|DELAY_LINE\(20));

-- Location: LC_X31_Y27_N3
\LDELAYBPTX1|DELAY_LINE[5]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|DELAY_LINE\(5) = DFFEAS((((\LDELAYBPTX1|DELAY_LINE\(4)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datad => \LDELAYBPTX1|DELAY_LINE\(4),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX1|DELAY_LINE\(5));

-- Location: LC_X31_Y27_N4
\LDELAYBPTX1|DELAY_LINE[21]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~27\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(5) & (\VME_LB_INT|REG_DL1T_DL3T_P\(4))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(5) & ((\VME_LB_INT|REG_DL1T_DL3T_P\(4) & (J1_DELAY_LINE[21])) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(4) & 
-- ((\LDELAYBPTX1|DELAY_LINE\(5))))))
-- \LDELAYBPTX1|DELAY_LINE\(21) = DFFEAS(\LDELAYBPTX1|Mux0~27\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(20), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(5),
	datab => \VME_LB_INT|REG_DL1T_DL3T_P\(4),
	datac => \LDELAYBPTX1|DELAY_LINE\(20),
	datad => \LDELAYBPTX1|DELAY_LINE\(5),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~27\,
	regout => \LDELAYBPTX1|DELAY_LINE\(21));

-- Location: LC_X30_Y26_N6
\LDELAYBPTX1|DELAY_LINE[22]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~20\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(2) & ((\LDELAYBPTX1|Mux0~19\ & ((\LDELAYBPTX1|DELAY_LINE\(54)))) # (!\LDELAYBPTX1|Mux0~19\ & (J1_DELAY_LINE[22])))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(2) & (\LDELAYBPTX1|Mux0~19\))
-- \LDELAYBPTX1|DELAY_LINE\(22) = DFFEAS(\LDELAYBPTX1|Mux0~20\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(21), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(2),
	datab => \LDELAYBPTX1|Mux0~19\,
	datac => \LDELAYBPTX1|DELAY_LINE\(21),
	datad => \LDELAYBPTX1|DELAY_LINE\(54),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~20\,
	regout => \LDELAYBPTX1|DELAY_LINE\(22));

-- Location: LC_X30_Y25_N5
\LDELAYBPTX1|DELAY_LINE[24]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~40\ = (\LDELAYBPTX1|Mux0~39\ & ((\LDELAYBPTX1|DELAY_LINE\(56)) # ((!\VME_LB_INT|REG_DL1T_DL3T_P\(4))))) # (!\LDELAYBPTX1|Mux0~39\ & (((J1_DELAY_LINE[24] & \VME_LB_INT|REG_DL1T_DL3T_P\(4)))))
-- \LDELAYBPTX1|DELAY_LINE\(24) = DFFEAS(\LDELAYBPTX1|Mux0~40\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(23), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \LDELAYBPTX1|Mux0~39\,
	datab => \LDELAYBPTX1|DELAY_LINE\(56),
	datac => \LDELAYBPTX1|DELAY_LINE\(23),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(4),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~40\,
	regout => \LDELAYBPTX1|DELAY_LINE\(24));

-- Location: LC_X32_Y25_N0
\LDELAYBPTX1|DELAY_LINE[25]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~30\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(4) & ((\LDELAYBPTX1|Mux0~29\ & ((\LDELAYBPTX1|DELAY_LINE\(57)))) # (!\LDELAYBPTX1|Mux0~29\ & (J1_DELAY_LINE[25])))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(4) & (\LDELAYBPTX1|Mux0~29\))
-- \LDELAYBPTX1|DELAY_LINE\(25) = DFFEAS(\LDELAYBPTX1|Mux0~30\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(24), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(4),
	datab => \LDELAYBPTX1|Mux0~29\,
	datac => \LDELAYBPTX1|DELAY_LINE\(24),
	datad => \LDELAYBPTX1|DELAY_LINE\(57),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~30\,
	regout => \LDELAYBPTX1|DELAY_LINE\(25));

-- Location: LC_X32_Y26_N3
\LDELAYBPTX1|DELAY_LINE[26]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|DELAY_LINE\(26) = DFFEAS(GND, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(25), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datac => \LDELAYBPTX1|DELAY_LINE\(25),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX1|DELAY_LINE\(26));

-- Location: LC_X30_Y26_N7
\LDELAYBPTX1|DELAY_LINE[30]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~25\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(2) & ((\LDELAYBPTX1|Mux0~24\ & ((\LDELAYBPTX1|DELAY_LINE\(62)))) # (!\LDELAYBPTX1|Mux0~24\ & (J1_DELAY_LINE[30])))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(2) & (\LDELAYBPTX1|Mux0~24\))
-- \LDELAYBPTX1|DELAY_LINE\(30) = DFFEAS(\LDELAYBPTX1|Mux0~25\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(29), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(2),
	datab => \LDELAYBPTX1|Mux0~24\,
	datac => \LDELAYBPTX1|DELAY_LINE\(29),
	datad => \LDELAYBPTX1|DELAY_LINE\(62),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~25\,
	regout => \LDELAYBPTX1|DELAY_LINE\(30));

-- Location: LC_X29_Y25_N2
\LDELAYBPTX1|DELAY_LINE[31]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|DELAY_LINE\(31) = DFFEAS(GND, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(30), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datac => \LDELAYBPTX1|DELAY_LINE\(30),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX1|DELAY_LINE\(31));

-- Location: LC_X30_Y26_N0
\LDELAYBPTX1|DELAY_LINE[34]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~21\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(5) & (((J1_DELAY_LINE[34]) # (\VME_LB_INT|REG_DL1T_DL3T_P\(2))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(5) & (\LDELAYBPTX1|DELAY_LINE\(2) & ((!\VME_LB_INT|REG_DL1T_DL3T_P\(2)))))
-- \LDELAYBPTX1|DELAY_LINE\(34) = DFFEAS(\LDELAYBPTX1|Mux0~21\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(33), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(5),
	datab => \LDELAYBPTX1|DELAY_LINE\(2),
	datac => \LDELAYBPTX1|DELAY_LINE\(33),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(2),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~21\,
	regout => \LDELAYBPTX1|DELAY_LINE\(34));

-- Location: LC_X30_Y27_N9
\LDELAYBPTX1|DELAY_LINE[35]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|DELAY_LINE\(35) = DFFEAS(GND, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(34), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datac => \LDELAYBPTX1|DELAY_LINE\(34),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX1|DELAY_LINE\(35));

-- Location: LC_X31_Y27_N9
\LDELAYBPTX1|DELAY_LINE[52]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|DELAY_LINE\(52) = DFFEAS(GND, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(51), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datac => \LDELAYBPTX1|DELAY_LINE\(51),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX1|DELAY_LINE\(52));

-- Location: LC_X31_Y27_N2
\LDELAYBPTX1|DELAY_LINE[53]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|DELAY_LINE\(53) = DFFEAS(GND, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(52), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datac => \LDELAYBPTX1|DELAY_LINE\(52),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX1|DELAY_LINE\(53));

-- Location: LC_X31_Y27_N7
\LDELAYBPTX1|DELAY_LINE[36]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~38\ = (\LDELAYBPTX1|Mux0~37\ & ((\LDELAYBPTX1|DELAY_LINE\(52)) # ((!\VME_LB_INT|REG_DL1T_DL3T_P\(5))))) # (!\LDELAYBPTX1|Mux0~37\ & (((J1_DELAY_LINE[36] & \VME_LB_INT|REG_DL1T_DL3T_P\(5)))))
-- \LDELAYBPTX1|DELAY_LINE\(36) = DFFEAS(\LDELAYBPTX1|Mux0~38\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(35), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \LDELAYBPTX1|DELAY_LINE\(52),
	datab => \LDELAYBPTX1|Mux0~37\,
	datac => \LDELAYBPTX1|DELAY_LINE\(35),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(5),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~38\,
	regout => \LDELAYBPTX1|DELAY_LINE\(36));

-- Location: LC_X31_Y27_N5
\LDELAYBPTX1|DELAY_LINE[37]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~28\ = (\LDELAYBPTX1|Mux0~27\ & ((\LDELAYBPTX1|DELAY_LINE\(53)) # ((!\VME_LB_INT|REG_DL1T_DL3T_P\(5))))) # (!\LDELAYBPTX1|Mux0~27\ & (((J1_DELAY_LINE[37] & \VME_LB_INT|REG_DL1T_DL3T_P\(5)))))
-- \LDELAYBPTX1|DELAY_LINE\(37) = DFFEAS(\LDELAYBPTX1|Mux0~28\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(36), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \LDELAYBPTX1|DELAY_LINE\(53),
	datab => \LDELAYBPTX1|Mux0~27\,
	datac => \LDELAYBPTX1|DELAY_LINE\(36),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(5),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~28\,
	regout => \LDELAYBPTX1|DELAY_LINE\(37));

-- Location: LC_X29_Y27_N2
\LDELAYBPTX1|DELAY_LINE[38]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|DELAY_LINE\(38) = DFFEAS(GND, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(37), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datac => \LDELAYBPTX1|DELAY_LINE\(37),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX1|DELAY_LINE\(38));

-- Location: LC_X30_Y26_N9
\LDELAYBPTX1|DELAY_LINE[6]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~22\ = (\LDELAYBPTX1|Mux0~21\ & ((\LDELAYBPTX1|DELAY_LINE\(38)) # ((!\VME_LB_INT|REG_DL1T_DL3T_P\(2))))) # (!\LDELAYBPTX1|Mux0~21\ & (((J1_DELAY_LINE[6] & \VME_LB_INT|REG_DL1T_DL3T_P\(2)))))
-- \LDELAYBPTX1|DELAY_LINE\(6) = DFFEAS(\LDELAYBPTX1|Mux0~22\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(5), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \LDELAYBPTX1|DELAY_LINE\(38),
	datab => \LDELAYBPTX1|Mux0~21\,
	datac => \LDELAYBPTX1|DELAY_LINE\(5),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(2),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~22\,
	regout => \LDELAYBPTX1|DELAY_LINE\(6));

-- Location: LC_X30_Y25_N4
\LDELAYBPTX1|DELAY_LINE[7]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|DELAY_LINE\(7) = DFFEAS((((\LDELAYBPTX1|DELAY_LINE\(6)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datad => \LDELAYBPTX1|DELAY_LINE\(6),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX1|DELAY_LINE\(7));

-- Location: LC_X30_Y25_N6
\LDELAYBPTX1|DELAY_LINE[8]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|DELAY_LINE\(8) = DFFEAS(GND, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(7), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datac => \LDELAYBPTX1|DELAY_LINE\(7),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX1|DELAY_LINE\(8));

-- Location: LC_X32_Y25_N3
\LDELAYBPTX1|DELAY_LINE[9]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|DELAY_LINE\(9) = DFFEAS((((\LDELAYBPTX1|DELAY_LINE\(8)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datad => \LDELAYBPTX1|DELAY_LINE\(8),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX1|DELAY_LINE\(9));

-- Location: LC_X32_Y26_N8
\LDELAYBPTX1|DELAY_LINE[10]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|DELAY_LINE\(10) = DFFEAS(GND, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(9), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datac => \LDELAYBPTX1|DELAY_LINE\(9),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX1|DELAY_LINE\(10));

-- Location: LC_X30_Y26_N1
\LDELAYBPTX1|Mux0~23\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~23_combout\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(3) & (\VME_LB_INT|REG_DL1T_DL3T_P\(4))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(3) & ((\VME_LB_INT|REG_DL1T_DL3T_P\(4) & ((\LDELAYBPTX1|Mux0~20\))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(4) & 
-- (\LDELAYBPTX1|Mux0~22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(3),
	datab => \VME_LB_INT|REG_DL1T_DL3T_P\(4),
	datac => \LDELAYBPTX1|Mux0~22\,
	datad => \LDELAYBPTX1|Mux0~20\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~23_combout\);

-- Location: LC_X30_Y26_N2
\LDELAYBPTX1|Mux0~26\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~26_combout\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(3) & ((\LDELAYBPTX1|Mux0~23_combout\ & ((\LDELAYBPTX1|Mux0~25\))) # (!\LDELAYBPTX1|Mux0~23_combout\ & (\LDELAYBPTX1|Mux0~18\)))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(3) & 
-- (((\LDELAYBPTX1|Mux0~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(3),
	datab => \LDELAYBPTX1|Mux0~18\,
	datac => \LDELAYBPTX1|Mux0~25\,
	datad => \LDELAYBPTX1|Mux0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~26_combout\);

-- Location: LC_X31_Y26_N8
\LDELAYBPTX1|Mux0~54\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~54_combout\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(2) & (((\VME_LB_INT|REG_DL1T_DL3T_P\(5))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(2) & ((\VME_LB_INT|REG_DL1T_DL3T_P\(5) & (\LDELAYBPTX1|Mux0~51\)) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(5) & 
-- ((\LDELAYBPTX1|Mux0~53\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(2),
	datab => \LDELAYBPTX1|Mux0~51\,
	datac => \VME_LB_INT|REG_DL1T_DL3T_P\(5),
	datad => \LDELAYBPTX1|Mux0~53\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~54_combout\);

-- Location: LC_X31_Y25_N8
\LDELAYBPTX1|Mux0~57\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~57_combout\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(2) & ((\LDELAYBPTX1|Mux0~54_combout\ & (\LDELAYBPTX1|Mux0~56\)) # (!\LDELAYBPTX1|Mux0~54_combout\ & ((\LDELAYBPTX1|Mux0~49\))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(2) & 
-- (((\LDELAYBPTX1|Mux0~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(2),
	datab => \LDELAYBPTX1|Mux0~56\,
	datac => \LDELAYBPTX1|Mux0~49\,
	datad => \LDELAYBPTX1|Mux0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~57_combout\);

-- Location: LC_X32_Y25_N6
\LDELAYBPTX1|Mux0~43\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~43_combout\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(2) & (((\VME_LB_INT|REG_DL1T_DL3T_P\(3))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(2) & ((\VME_LB_INT|REG_DL1T_DL3T_P\(3) & (\LDELAYBPTX1|Mux0~40\)) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(3) & 
-- ((\LDELAYBPTX1|Mux0~42\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \LDELAYBPTX1|Mux0~40\,
	datab => \LDELAYBPTX1|Mux0~42\,
	datac => \VME_LB_INT|REG_DL1T_DL3T_P\(2),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~43_combout\);

-- Location: LC_X32_Y25_N7
\LDELAYBPTX1|Mux0~46\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~46_combout\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(2) & ((\LDELAYBPTX1|Mux0~43_combout\ & (\LDELAYBPTX1|Mux0~45\)) # (!\LDELAYBPTX1|Mux0~43_combout\ & ((\LDELAYBPTX1|Mux0~38\))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(2) & 
-- (((\LDELAYBPTX1|Mux0~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(2),
	datab => \LDELAYBPTX1|Mux0~45\,
	datac => \LDELAYBPTX1|Mux0~38\,
	datad => \LDELAYBPTX1|Mux0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~46_combout\);

-- Location: LC_X32_Y25_N9
\LDELAYBPTX1|Mux0~33\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~33_combout\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(2) & (((\VME_LB_INT|REG_DL1T_DL3T_P\(3))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(2) & ((\VME_LB_INT|REG_DL1T_DL3T_P\(3) & ((\LDELAYBPTX1|Mux0~30\))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(3) & 
-- (\LDELAYBPTX1|Mux0~32\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \LDELAYBPTX1|Mux0~32\,
	datab => \LDELAYBPTX1|Mux0~30\,
	datac => \VME_LB_INT|REG_DL1T_DL3T_P\(2),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~33_combout\);

-- Location: LC_X32_Y25_N1
\LDELAYBPTX1|Mux0~36\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~36_combout\ = (\LDELAYBPTX1|Mux0~33_combout\ & (((\LDELAYBPTX1|Mux0~35\) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(2))))) # (!\LDELAYBPTX1|Mux0~33_combout\ & (\LDELAYBPTX1|Mux0~28\ & (\VME_LB_INT|REG_DL1T_DL3T_P\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea4a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \LDELAYBPTX1|Mux0~33_combout\,
	datab => \LDELAYBPTX1|Mux0~28\,
	datac => \VME_LB_INT|REG_DL1T_DL3T_P\(2),
	datad => \LDELAYBPTX1|Mux0~35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~36_combout\);

-- Location: LC_X32_Y25_N5
\LDELAYBPTX1|Mux0~47\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~47_combout\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(0) & (((\LDELAYBPTX1|Mux0~36_combout\) # (\VME_LB_INT|REG_DL1T_DL3T_P\(1))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(0) & (\LDELAYBPTX1|Mux0~46_combout\ & ((!\VME_LB_INT|REG_DL1T_DL3T_P\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0ca",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \LDELAYBPTX1|Mux0~46_combout\,
	datab => \LDELAYBPTX1|Mux0~36_combout\,
	datac => \VME_LB_INT|REG_DL1T_DL3T_P\(0),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~47_combout\);

-- Location: LC_X32_Y25_N4
\LDELAYBPTX1|Mux0~58\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~58_combout\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(1) & ((\LDELAYBPTX1|Mux0~47_combout\ & ((\LDELAYBPTX1|Mux0~57_combout\))) # (!\LDELAYBPTX1|Mux0~47_combout\ & (\LDELAYBPTX1|Mux0~26_combout\)))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(1) & 
-- (((\LDELAYBPTX1|Mux0~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(1),
	datab => \LDELAYBPTX1|Mux0~26_combout\,
	datac => \LDELAYBPTX1|Mux0~57_combout\,
	datad => \LDELAYBPTX1|Mux0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~58_combout\);

-- Location: LC_X37_Y19_N0
\LDELAYBPTX1|DELAY_LINE[64]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|DELAY_LINE\(64) = DFFEAS(GND, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(63), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datac => \LDELAYBPTX1|DELAY_LINE\(63),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX1|DELAY_LINE\(64));

-- Location: LC_X38_Y19_N2
\LDELAYBPTX1|DELAY_LINE[65]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|DELAY_LINE\(65) = DFFEAS(GND, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(64), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datac => \LDELAYBPTX1|DELAY_LINE\(64),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX1|DELAY_LINE\(65));

-- Location: LC_X37_Y19_N5
\LDELAYBPTX1|DELAY_LINE[66]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|DELAY_LINE\(66) = DFFEAS(GND, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(65), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datac => \LDELAYBPTX1|DELAY_LINE\(65),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX1|DELAY_LINE\(66));

-- Location: LC_X37_Y19_N1
\LDELAYBPTX1|DELAY_LINE[67]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|DELAY_LINE\(67) = DFFEAS((((\LDELAYBPTX1|DELAY_LINE\(66)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datad => \LDELAYBPTX1|DELAY_LINE\(66),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX1|DELAY_LINE\(67));

-- Location: LC_X37_Y19_N8
\LDELAYBPTX1|DELAY_LINE[75]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~13\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(2) & (\VME_LB_INT|REG_DL1T_DL3T_P\(3))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(2) & ((\VME_LB_INT|REG_DL1T_DL3T_P\(3) & (J1_DELAY_LINE[75])) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(3) & 
-- ((\LDELAYBPTX1|DELAY_LINE\(67))))))
-- \LDELAYBPTX1|DELAY_LINE\(75) = DFFEAS(\LDELAYBPTX1|Mux0~13\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(74), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(2),
	datab => \VME_LB_INT|REG_DL1T_DL3T_P\(3),
	datac => \LDELAYBPTX1|DELAY_LINE\(74),
	datad => \LDELAYBPTX1|DELAY_LINE\(67),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~13\,
	regout => \LDELAYBPTX1|DELAY_LINE\(75));

-- Location: LC_X37_Y18_N2
\LDELAYBPTX1|DELAY_LINE[77]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|DELAY_LINE\(77) = DFFEAS(GND, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(76), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datac => \LDELAYBPTX1|DELAY_LINE\(76),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX1|DELAY_LINE\(77));

-- Location: LC_X37_Y19_N6
\LDELAYBPTX1|DELAY_LINE[78]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|DELAY_LINE\(78) = DFFEAS((((\LDELAYBPTX1|DELAY_LINE\(77)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datad => \LDELAYBPTX1|DELAY_LINE\(77),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX1|DELAY_LINE\(78));

-- Location: LC_X37_Y19_N4
\LDELAYBPTX1|DELAY_LINE[72]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~10\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(2) & (\VME_LB_INT|REG_DL1T_DL3T_P\(3))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(2) & ((\VME_LB_INT|REG_DL1T_DL3T_P\(3) & (J1_DELAY_LINE[72])) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(3) & 
-- ((\LDELAYBPTX1|DELAY_LINE\(64))))))
-- \LDELAYBPTX1|DELAY_LINE\(72) = DFFEAS(\LDELAYBPTX1|Mux0~10\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(71), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(2),
	datab => \VME_LB_INT|REG_DL1T_DL3T_P\(3),
	datac => \LDELAYBPTX1|DELAY_LINE\(71),
	datad => \LDELAYBPTX1|DELAY_LINE\(64),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~10\,
	regout => \LDELAYBPTX1|DELAY_LINE\(72));

-- Location: LC_X37_Y20_N8
\LDELAYBPTX1|DELAY_LINE[68]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~11\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(2) & ((\LDELAYBPTX1|Mux0~10\ & (\LDELAYBPTX1|DELAY_LINE\(76))) # (!\LDELAYBPTX1|Mux0~10\ & ((J1_DELAY_LINE[68]))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(2) & (((\LDELAYBPTX1|Mux0~10\))))
-- \LDELAYBPTX1|DELAY_LINE\(68) = DFFEAS(\LDELAYBPTX1|Mux0~11\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(67), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \LDELAYBPTX1|DELAY_LINE\(76),
	datab => \VME_LB_INT|REG_DL1T_DL3T_P\(2),
	datac => \LDELAYBPTX1|DELAY_LINE\(67),
	datad => \LDELAYBPTX1|Mux0~10\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~11\,
	regout => \LDELAYBPTX1|DELAY_LINE\(68));

-- Location: LC_X37_Y20_N0
\LDELAYBPTX1|DELAY_LINE[73]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~8\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(3) & ((\VME_LB_INT|REG_DL1T_DL3T_P\(2)) # ((J1_DELAY_LINE[73])))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(3) & (!\VME_LB_INT|REG_DL1T_DL3T_P\(2) & ((\LDELAYBPTX1|DELAY_LINE\(65)))))
-- \LDELAYBPTX1|DELAY_LINE\(73) = DFFEAS(\LDELAYBPTX1|Mux0~8\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(72), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(3),
	datab => \VME_LB_INT|REG_DL1T_DL3T_P\(2),
	datac => \LDELAYBPTX1|DELAY_LINE\(72),
	datad => \LDELAYBPTX1|DELAY_LINE\(65),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~8\,
	regout => \LDELAYBPTX1|DELAY_LINE\(73));

-- Location: LC_X37_Y20_N5
\LDELAYBPTX1|DELAY_LINE[69]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~9\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(2) & ((\LDELAYBPTX1|Mux0~8\ & (\LDELAYBPTX1|DELAY_LINE\(77))) # (!\LDELAYBPTX1|Mux0~8\ & ((J1_DELAY_LINE[69]))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(2) & (((\LDELAYBPTX1|Mux0~8\))))
-- \LDELAYBPTX1|DELAY_LINE\(69) = DFFEAS(\LDELAYBPTX1|Mux0~9\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(68), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \LDELAYBPTX1|DELAY_LINE\(77),
	datab => \VME_LB_INT|REG_DL1T_DL3T_P\(2),
	datac => \LDELAYBPTX1|DELAY_LINE\(68),
	datad => \LDELAYBPTX1|Mux0~8\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~9\,
	regout => \LDELAYBPTX1|DELAY_LINE\(69));

-- Location: LC_X37_Y19_N7
\LDELAYBPTX1|DELAY_LINE[74]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~6\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(2) & (\VME_LB_INT|REG_DL1T_DL3T_P\(3))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(2) & ((\VME_LB_INT|REG_DL1T_DL3T_P\(3) & (J1_DELAY_LINE[74])) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(3) & 
-- ((\LDELAYBPTX1|DELAY_LINE\(66))))))
-- \LDELAYBPTX1|DELAY_LINE\(74) = DFFEAS(\LDELAYBPTX1|Mux0~6\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(73), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(2),
	datab => \VME_LB_INT|REG_DL1T_DL3T_P\(3),
	datac => \LDELAYBPTX1|DELAY_LINE\(73),
	datad => \LDELAYBPTX1|DELAY_LINE\(66),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~6\,
	regout => \LDELAYBPTX1|DELAY_LINE\(74));

-- Location: LC_X37_Y19_N2
\LDELAYBPTX1|DELAY_LINE[70]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~7\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(2) & ((\LDELAYBPTX1|Mux0~6\ & (\LDELAYBPTX1|DELAY_LINE\(78))) # (!\LDELAYBPTX1|Mux0~6\ & ((J1_DELAY_LINE[70]))))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(2) & (((\LDELAYBPTX1|Mux0~6\))))
-- \LDELAYBPTX1|DELAY_LINE\(70) = DFFEAS(\LDELAYBPTX1|Mux0~7\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(69), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \LDELAYBPTX1|DELAY_LINE\(78),
	datab => \VME_LB_INT|REG_DL1T_DL3T_P\(2),
	datac => \LDELAYBPTX1|DELAY_LINE\(69),
	datad => \LDELAYBPTX1|Mux0~6\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~7\,
	regout => \LDELAYBPTX1|DELAY_LINE\(70));

-- Location: LC_X37_Y19_N3
\LDELAYBPTX1|DELAY_LINE[79]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|DELAY_LINE\(79) = DFFEAS((((\LDELAYBPTX1|DELAY_LINE\(78)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datad => \LDELAYBPTX1|DELAY_LINE\(78),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX1|DELAY_LINE\(79));

-- Location: LC_X37_Y19_N9
\LDELAYBPTX1|DELAY_LINE[71]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~14\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(2) & ((\LDELAYBPTX1|Mux0~13\ & ((\LDELAYBPTX1|DELAY_LINE\(79)))) # (!\LDELAYBPTX1|Mux0~13\ & (J1_DELAY_LINE[71])))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(2) & (\LDELAYBPTX1|Mux0~13\))
-- \LDELAYBPTX1|DELAY_LINE\(71) = DFFEAS(\LDELAYBPTX1|Mux0~14\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(70), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(2),
	datab => \LDELAYBPTX1|Mux0~13\,
	datac => \LDELAYBPTX1|DELAY_LINE\(70),
	datad => \LDELAYBPTX1|DELAY_LINE\(79),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~14\,
	regout => \LDELAYBPTX1|DELAY_LINE\(71));

-- Location: LC_X37_Y18_N4
\LDELAYBPTX1|DELAY_LINE[76]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|DELAY_LINE\(76) = DFFEAS((((\LDELAYBPTX1|DELAY_LINE\(75)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datad => \LDELAYBPTX1|DELAY_LINE\(75),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX1|DELAY_LINE\(76));

-- Location: LC_X37_Y20_N1
\LDELAYBPTX1|Mux0~12\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~12_combout\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(0) & ((\VME_LB_INT|REG_DL1T_DL3T_P\(1)) # ((\LDELAYBPTX1|Mux0~9\)))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(0) & (!\VME_LB_INT|REG_DL1T_DL3T_P\(1) & (\LDELAYBPTX1|Mux0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(0),
	datab => \VME_LB_INT|REG_DL1T_DL3T_P\(1),
	datac => \LDELAYBPTX1|Mux0~11\,
	datad => \LDELAYBPTX1|Mux0~9\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~12_combout\);

-- Location: LC_X37_Y20_N7
\LDELAYBPTX1|Mux0~15\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~15_combout\ = (\LDELAYBPTX1|Mux0~12_combout\ & (((\LDELAYBPTX1|Mux0~14\)) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(1)))) # (!\LDELAYBPTX1|Mux0~12_combout\ & (\VME_LB_INT|REG_DL1T_DL3T_P\(1) & (\LDELAYBPTX1|Mux0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea62",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \LDELAYBPTX1|Mux0~12_combout\,
	datab => \VME_LB_INT|REG_DL1T_DL3T_P\(1),
	datac => \LDELAYBPTX1|Mux0~7\,
	datad => \LDELAYBPTX1|Mux0~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~15_combout\);

-- Location: LC_X39_Y19_N2
\LDELAYBPTX1|DELAY_LINE[80]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|DELAY_LINE\(80) = DFFEAS(GND, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(79), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datac => \LDELAYBPTX1|DELAY_LINE\(79),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX1|DELAY_LINE\(80));

-- Location: LC_X37_Y20_N9
\LDELAYBPTX1|DELAY_LINE[81]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~2\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(0) & ((\VME_LB_INT|REG_DL1T_DL3T_P\(1)) # ((J1_DELAY_LINE[81])))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(0) & (!\VME_LB_INT|REG_DL1T_DL3T_P\(1) & ((\LDELAYBPTX1|DELAY_LINE\(80)))))
-- \LDELAYBPTX1|DELAY_LINE\(81) = DFFEAS(\LDELAYBPTX1|Mux0~2\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(80), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(0),
	datab => \VME_LB_INT|REG_DL1T_DL3T_P\(1),
	datac => \LDELAYBPTX1|DELAY_LINE\(80),
	datad => \LDELAYBPTX1|DELAY_LINE\(80),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~2\,
	regout => \LDELAYBPTX1|DELAY_LINE\(81));

-- Location: LC_X37_Y20_N6
\LDELAYBPTX1|DELAY_LINE[82]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~3\ = (\LDELAYBPTX1|Mux0~2\ & (((\LDELAYBPTX1|DELAY_LINE\(83))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(1)))) # (!\LDELAYBPTX1|Mux0~2\ & (\VME_LB_INT|REG_DL1T_DL3T_P\(1) & (J1_DELAY_LINE[82])))
-- \LDELAYBPTX1|DELAY_LINE\(82) = DFFEAS(\LDELAYBPTX1|Mux0~3\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(81), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea62",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \LDELAYBPTX1|Mux0~2\,
	datab => \VME_LB_INT|REG_DL1T_DL3T_P\(1),
	datac => \LDELAYBPTX1|DELAY_LINE\(81),
	datad => \LDELAYBPTX1|DELAY_LINE\(83),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~3\,
	regout => \LDELAYBPTX1|DELAY_LINE\(82));

-- Location: LC_X39_Y20_N2
\LDELAYBPTX1|DELAY_LINE[83]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|DELAY_LINE\(83) = DFFEAS(GND, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(82), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datac => \LDELAYBPTX1|DELAY_LINE\(82),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX1|DELAY_LINE\(83));

-- Location: LC_X37_Y20_N2
\LDELAYBPTX1|DELAY_LINE[84]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~4\ = (\LDELAYBPTX1|Mux0~1\ & (((\LDELAYBPTX1|Mux0~0\)))) # (!\LDELAYBPTX1|Mux0~1\ & ((\LDELAYBPTX1|Mux0~0\ & (\LDELAYBPTX1|Mux0~3\)) # (!\LDELAYBPTX1|Mux0~0\ & ((J1_DELAY_LINE[84])))))
-- \LDELAYBPTX1|DELAY_LINE\(84) = DFFEAS(\LDELAYBPTX1|Mux0~4\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \LDELAYBPTX1|DELAY_LINE\(83), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \LDELAYBPTX1|Mux0~3\,
	datab => \LDELAYBPTX1|Mux0~1\,
	datac => \LDELAYBPTX1|DELAY_LINE\(83),
	datad => \LDELAYBPTX1|Mux0~0\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~4\,
	regout => \LDELAYBPTX1|DELAY_LINE\(84));

-- Location: LC_X38_Y20_N8
\LDELAYBPTX1|DELAY_LINE[85]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|DELAY_LINE\(85) = DFFEAS((((\LDELAYBPTX1|DELAY_LINE\(84)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datad => \LDELAYBPTX1|DELAY_LINE\(84),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \LDELAYBPTX1|DELAY_LINE\(85));

-- Location: LC_X37_Y20_N3
\LDELAYBPTX1|DELAY_LINE[86]\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~5\ = (\LDELAYBPTX1|Mux0~1\ & ((\LDELAYBPTX1|Mux0~4\ & ((J1_DELAY_LINE[86]))) # (!\LDELAYBPTX1|Mux0~4\ & (\LDELAYBPTX1|DELAY_LINE\(85))))) # (!\LDELAYBPTX1|Mux0~1\ & (((\LDELAYBPTX1|Mux0~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \LDELAYBPTX1|DELAY_LINE\(85),
	datab => \LDELAYBPTX1|Mux0~1\,
	datac => \LDELAYBPTX1|DELAY_LINE\(85),
	datad => \LDELAYBPTX1|Mux0~4\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~5\,
	regout => \LDELAYBPTX1|DELAY_LINE\(86));

-- Location: LC_X37_Y20_N4
\LDELAYBPTX1|Mux0~16\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~16_combout\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(4) & (((\LDELAYBPTX1|Mux0~5\)))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(4) & (((\LDELAYBPTX1|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(4),
	datac => \LDELAYBPTX1|Mux0~15_combout\,
	datad => \LDELAYBPTX1|Mux0~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~16_combout\);

-- Location: LC_X36_Y22_N5
\LDELAYBPTX1|Mux0~59\ : cyclone_lcell
-- Equation(s):
-- \LDELAYBPTX1|Mux0~59_combout\ = (\VME_LB_INT|REG_DL1T_DL3T_P\(6) & (((\LDELAYBPTX1|Mux0~16_combout\)))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(6) & (((\LDELAYBPTX1|Mux0~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(6),
	datac => \LDELAYBPTX1|Mux0~58_combout\,
	datad => \LDELAYBPTX1|Mux0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LDELAYBPTX1|Mux0~59_combout\);

-- Location: LC_X37_Y22_N2
\ARM2_FC|L_FC|TRG2\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|L_FC|TRG2~combout\ = (\ARM2_FC|L_FC|TTRG2~1\ & ((\VME_LB_INT|REG_DL1T_DL3T_P\(6) & ((\LDELAYBPTX1|Mux0~16_combout\))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(6) & (\LDELAYBPTX1|Mux0~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e200",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \LDELAYBPTX1|Mux0~58_combout\,
	datab => \VME_LB_INT|REG_DL1T_DL3T_P\(6),
	datac => \LDELAYBPTX1|Mux0~16_combout\,
	datad => \ARM2_FC|L_FC|TTRG2~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM2_FC|L_FC|TRG2~combout\);

-- Location: LC_X37_Y22_N3
\ARM2_FC|FC2_WIDTH|CHECK\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|FC2_WIDTH|CHECK~regout\ = DFFEAS((\ARM2_FC|FC2_WIDTH|TSTAT~regout\ & (((\ARM2_FC|FC2_WIDTH|CHECK~regout\)))) # (!\ARM2_FC|FC2_WIDTH|TSTAT~regout\ & ((\ARM2_FC|L_FC|TRG2~combout\) # ((\ARM2_FC|FC2_WIDTH|TENDMARK~regout\ & 
-- \ARM2_FC|FC2_WIDTH|CHECK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM2_FC|FC2_WIDTH|TENDMARK~regout\,
	datab => \ARM2_FC|FC2_WIDTH|CHECK~regout\,
	datac => \ARM2_FC|L_FC|TRG2~combout\,
	datad => \ARM2_FC|FC2_WIDTH|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|FC2_WIDTH|CHECK~regout\);

-- Location: LC_X36_Y22_N4
\ARM2_FC|FC2_WIDTH|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|FC2_WIDTH|process_0~0_combout\ = (!\ARM2_FC|FC2_WIDTH|CHECK~regout\ & (\LDELAYBPTX1|Mux0~59_combout\ & (!\ARM2_FC|FC2_WIDTH|TSTAT~regout\ & \ARM2_FC|L_FC|TTRG2~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0400",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ARM2_FC|FC2_WIDTH|CHECK~regout\,
	datab => \LDELAYBPTX1|Mux0~59_combout\,
	datac => \ARM2_FC|FC2_WIDTH|TSTAT~regout\,
	datad => \ARM2_FC|L_FC|TTRG2~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM2_FC|FC2_WIDTH|process_0~0_combout\);

-- Location: LC_X38_Y22_N4
\ARM2_FC|FC2_WIDTH|COUNT[0]~8\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|FC2_WIDTH|COUNT[0]~8_combout\ = (\ARM2_FC|FC2_WIDTH|process_0~0_combout\) # ((!\ARM2_FC|FC2_WIDTH|TENDMARK~regout\ & ((\ARM2_FC|FC2_WIDTH|LessThan0~0_combout\) # (!\ARM2_FC|FC2_WIDTH|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff31",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ARM2_FC|FC2_WIDTH|TSTAT~regout\,
	datab => \ARM2_FC|FC2_WIDTH|TENDMARK~regout\,
	datac => \ARM2_FC|FC2_WIDTH|LessThan0~0_combout\,
	datad => \ARM2_FC|FC2_WIDTH|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM2_FC|FC2_WIDTH|COUNT[0]~8_combout\);

-- Location: LC_X38_Y22_N6
\ARM2_FC|FC2_WIDTH|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|FC2_WIDTH|COUNT\(0) = DFFEAS(\ARM2_FC|FC2_WIDTH|COUNT\(0) $ ((\ARM2_FC|FC2_WIDTH|TSTAT~regout\)), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM2_FC|FC2_WIDTH|COUNT[0]~8_combout\, , , \ARM2_FC|FC2_WIDTH|process_0~0_combout\, )
-- \ARM2_FC|FC2_WIDTH|COUNT[0]~1\ = CARRY((\ARM2_FC|FC2_WIDTH|COUNT\(0) & (\ARM2_FC|FC2_WIDTH|TSTAT~regout\)))
-- \ARM2_FC|FC2_WIDTH|COUNT[0]~1COUT1_14\ = CARRY((\ARM2_FC|FC2_WIDTH|COUNT\(0) & (\ARM2_FC|FC2_WIDTH|TSTAT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM2_FC|FC2_WIDTH|COUNT\(0),
	datab => \ARM2_FC|FC2_WIDTH|TSTAT~regout\,
	aclr => GND,
	sclr => \ARM2_FC|FC2_WIDTH|process_0~0_combout\,
	ena => \ARM2_FC|FC2_WIDTH|COUNT[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|FC2_WIDTH|COUNT\(0),
	cout0 => \ARM2_FC|FC2_WIDTH|COUNT[0]~1\,
	cout1 => \ARM2_FC|FC2_WIDTH|COUNT[0]~1COUT1_14\);

-- Location: LC_X38_Y22_N7
\ARM2_FC|FC2_WIDTH|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|FC2_WIDTH|COUNT\(1) = DFFEAS(\ARM2_FC|FC2_WIDTH|COUNT\(1) $ ((((\ARM2_FC|FC2_WIDTH|COUNT[0]~1\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM2_FC|FC2_WIDTH|COUNT[0]~8_combout\, , , \ARM2_FC|FC2_WIDTH|process_0~0_combout\, )
-- \ARM2_FC|FC2_WIDTH|COUNT[1]~3\ = CARRY(((!\ARM2_FC|FC2_WIDTH|COUNT[0]~1\)) # (!\ARM2_FC|FC2_WIDTH|COUNT\(1)))
-- \ARM2_FC|FC2_WIDTH|COUNT[1]~3COUT1_16\ = CARRY(((!\ARM2_FC|FC2_WIDTH|COUNT[0]~1COUT1_14\)) # (!\ARM2_FC|FC2_WIDTH|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM2_FC|FC2_WIDTH|COUNT\(1),
	aclr => GND,
	sclr => \ARM2_FC|FC2_WIDTH|process_0~0_combout\,
	ena => \ARM2_FC|FC2_WIDTH|COUNT[0]~8_combout\,
	cin0 => \ARM2_FC|FC2_WIDTH|COUNT[0]~1\,
	cin1 => \ARM2_FC|FC2_WIDTH|COUNT[0]~1COUT1_14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|FC2_WIDTH|COUNT\(1),
	cout0 => \ARM2_FC|FC2_WIDTH|COUNT[1]~3\,
	cout1 => \ARM2_FC|FC2_WIDTH|COUNT[1]~3COUT1_16\);

-- Location: LC_X38_Y22_N8
\ARM2_FC|FC2_WIDTH|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|FC2_WIDTH|COUNT\(2) = DFFEAS((\ARM2_FC|FC2_WIDTH|COUNT\(2) $ ((!\ARM2_FC|FC2_WIDTH|COUNT[1]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM2_FC|FC2_WIDTH|COUNT[0]~8_combout\, , , \ARM2_FC|FC2_WIDTH|process_0~0_combout\, )
-- \ARM2_FC|FC2_WIDTH|COUNT[2]~5\ = CARRY(((\ARM2_FC|FC2_WIDTH|COUNT\(2) & !\ARM2_FC|FC2_WIDTH|COUNT[1]~3\)))
-- \ARM2_FC|FC2_WIDTH|COUNT[2]~5COUT1_18\ = CARRY(((\ARM2_FC|FC2_WIDTH|COUNT\(2) & !\ARM2_FC|FC2_WIDTH|COUNT[1]~3COUT1_16\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \ARM2_FC|FC2_WIDTH|COUNT\(2),
	aclr => GND,
	sclr => \ARM2_FC|FC2_WIDTH|process_0~0_combout\,
	ena => \ARM2_FC|FC2_WIDTH|COUNT[0]~8_combout\,
	cin0 => \ARM2_FC|FC2_WIDTH|COUNT[1]~3\,
	cin1 => \ARM2_FC|FC2_WIDTH|COUNT[1]~3COUT1_16\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|FC2_WIDTH|COUNT\(2),
	cout0 => \ARM2_FC|FC2_WIDTH|COUNT[2]~5\,
	cout1 => \ARM2_FC|FC2_WIDTH|COUNT[2]~5COUT1_18\);

-- Location: LC_X38_Y22_N9
\ARM2_FC|FC2_WIDTH|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|FC2_WIDTH|COUNT\(3) = DFFEAS(\ARM2_FC|FC2_WIDTH|COUNT\(3) $ ((((\ARM2_FC|FC2_WIDTH|COUNT[2]~5\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM2_FC|FC2_WIDTH|COUNT[0]~8_combout\, , , \ARM2_FC|FC2_WIDTH|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM2_FC|FC2_WIDTH|COUNT\(3),
	aclr => GND,
	sclr => \ARM2_FC|FC2_WIDTH|process_0~0_combout\,
	ena => \ARM2_FC|FC2_WIDTH|COUNT[0]~8_combout\,
	cin0 => \ARM2_FC|FC2_WIDTH|COUNT[2]~5\,
	cin1 => \ARM2_FC|FC2_WIDTH|COUNT[2]~5COUT1_18\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|FC2_WIDTH|COUNT\(3));

-- Location: LC_X38_Y22_N2
\ARM2_FC|FC2_WIDTH|LessThan0~0\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|FC2_WIDTH|LessThan0~0_combout\ = (!\ARM2_FC|FC2_WIDTH|COUNT\(3) & (((!\ARM2_FC|FC2_WIDTH|COUNT\(1) & !\ARM2_FC|FC2_WIDTH|COUNT\(0))) # (!\ARM2_FC|FC2_WIDTH|COUNT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1115",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ARM2_FC|FC2_WIDTH|COUNT\(3),
	datab => \ARM2_FC|FC2_WIDTH|COUNT\(2),
	datac => \ARM2_FC|FC2_WIDTH|COUNT\(1),
	datad => \ARM2_FC|FC2_WIDTH|COUNT\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM2_FC|FC2_WIDTH|LessThan0~0_combout\);

-- Location: LC_X38_Y22_N3
\ARM2_FC|FC2_WIDTH|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|FC2_WIDTH|TENDMARK~regout\ = DFFEAS(((!\ARM2_FC|FC2_WIDTH|TENDMARK~regout\ & (!\ARM2_FC|FC2_WIDTH|LessThan0~0_combout\ & \ARM2_FC|FC2_WIDTH|TSTAT~regout\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0300",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \ARM2_FC|FC2_WIDTH|TENDMARK~regout\,
	datac => \ARM2_FC|FC2_WIDTH|LessThan0~0_combout\,
	datad => \ARM2_FC|FC2_WIDTH|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|FC2_WIDTH|TENDMARK~regout\);

-- Location: LC_X38_Y22_N5
\ARM2_FC|FC2_WIDTH|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|FC2_WIDTH|TSTAT~regout\ = DFFEAS((\ARM2_FC|FC2_WIDTH|process_0~0_combout\) # ((\ARM2_FC|FC2_WIDTH|TSTAT~regout\ & ((\ARM2_FC|FC2_WIDTH|TENDMARK~regout\) # (\ARM2_FC|FC2_WIDTH|LessThan0~0_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), 
-- VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffa8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM2_FC|FC2_WIDTH|TSTAT~regout\,
	datab => \ARM2_FC|FC2_WIDTH|TENDMARK~regout\,
	datac => \ARM2_FC|FC2_WIDTH|LessThan0~0_combout\,
	datad => \ARM2_FC|FC2_WIDTH|process_0~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM2_FC|FC2_WIDTH|TSTAT~regout\);

-- Location: LC_X36_Y22_N6
\WIDHT_OUT_A2_FC_TRG|CHECK~0\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_FC_TRG|CHECK~0_combout\ = ((!\ARM2_FC|FC2_WIDTH|TSTAT~regout\ & ((!\ARM2_FC|L_FC|TTRG2~1\) # (!\LDELAYBPTX1|Mux0~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "030f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \LDELAYBPTX1|Mux0~59_combout\,
	datac => \ARM2_FC|FC2_WIDTH|TSTAT~regout\,
	datad => \ARM2_FC|L_FC|TTRG2~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A2_FC_TRG|CHECK~0_combout\);

-- Location: LC_X36_Y21_N7
\ARM1_FC|FC2_WIDTH|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|FC2_WIDTH|TENDMARK~regout\ = DFFEAS((\ARM1_FC|FC2_WIDTH|TSTAT~regout\ & (!\ARM1_FC|FC2_WIDTH|LessThan0~0_combout\ & (!\ARM1_FC|FC2_WIDTH|TENDMARK~regout\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0202",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM1_FC|FC2_WIDTH|TSTAT~regout\,
	datab => \ARM1_FC|FC2_WIDTH|LessThan0~0_combout\,
	datac => \ARM1_FC|FC2_WIDTH|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|FC2_WIDTH|TENDMARK~regout\);

-- Location: LC_X34_Y23_N6
\ARM1_FC|L_FC|TRG2\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|L_FC|TRG2~combout\ = (\ARM1_FC|L_FC|TTRG2~1\ & ((\VME_LB_INT|REG_DL1T_DL3T_P\(6) & ((\LDELAYBPTX2|Mux0~14\))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(6) & (\LDELAYBPTX2|Mux0~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c840",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(6),
	datab => \ARM1_FC|L_FC|TTRG2~1\,
	datac => \LDELAYBPTX2|Mux0~56_combout\,
	datad => \LDELAYBPTX2|Mux0~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM1_FC|L_FC|TRG2~combout\);

-- Location: LC_X36_Y21_N8
\ARM1_FC|FC2_WIDTH|CHECK\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|FC2_WIDTH|CHECK~regout\ = DFFEAS((\ARM1_FC|FC2_WIDTH|TSTAT~regout\ & (((\ARM1_FC|FC2_WIDTH|CHECK~regout\)))) # (!\ARM1_FC|FC2_WIDTH|TSTAT~regout\ & ((\ARM1_FC|L_FC|TRG2~combout\) # ((\ARM1_FC|FC2_WIDTH|TENDMARK~regout\ & 
-- \ARM1_FC|FC2_WIDTH|CHECK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM1_FC|FC2_WIDTH|TENDMARK~regout\,
	datab => \ARM1_FC|FC2_WIDTH|CHECK~regout\,
	datac => \ARM1_FC|FC2_WIDTH|TSTAT~regout\,
	datad => \ARM1_FC|L_FC|TRG2~combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|FC2_WIDTH|CHECK~regout\);

-- Location: LC_X36_Y21_N5
\ARM1_FC|FC2_WIDTH|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|FC2_WIDTH|process_0~0_combout\ = (!\ARM1_FC|FC2_WIDTH|TSTAT~regout\ & (!\ARM1_FC|FC2_WIDTH|CHECK~regout\ & (\ARM1_FC|L_FC|TTRG2~1\ & \LDELAYBPTX2|Mux0~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ARM1_FC|FC2_WIDTH|TSTAT~regout\,
	datab => \ARM1_FC|FC2_WIDTH|CHECK~regout\,
	datac => \ARM1_FC|L_FC|TTRG2~1\,
	datad => \LDELAYBPTX2|Mux0~57\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM1_FC|FC2_WIDTH|process_0~0_combout\);

-- Location: LC_X36_Y21_N6
\ARM1_FC|FC2_WIDTH|COUNT[0]~8\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|FC2_WIDTH|COUNT[0]~8_combout\ = (\ARM1_FC|FC2_WIDTH|process_0~0_combout\) # ((!\ARM1_FC|FC2_WIDTH|TENDMARK~regout\ & ((\ARM1_FC|FC2_WIDTH|LessThan0~0_combout\) # (!\ARM1_FC|FC2_WIDTH|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff0d",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ARM1_FC|FC2_WIDTH|TSTAT~regout\,
	datab => \ARM1_FC|FC2_WIDTH|LessThan0~0_combout\,
	datac => \ARM1_FC|FC2_WIDTH|TENDMARK~regout\,
	datad => \ARM1_FC|FC2_WIDTH|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM1_FC|FC2_WIDTH|COUNT[0]~8_combout\);

-- Location: LC_X36_Y21_N0
\ARM1_FC|FC2_WIDTH|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|FC2_WIDTH|COUNT\(0) = DFFEAS(\ARM1_FC|FC2_WIDTH|TSTAT~regout\ $ ((\ARM1_FC|FC2_WIDTH|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM1_FC|FC2_WIDTH|COUNT[0]~8_combout\, , , \ARM1_FC|FC2_WIDTH|process_0~0_combout\, )
-- \ARM1_FC|FC2_WIDTH|COUNT[0]~1\ = CARRY((\ARM1_FC|FC2_WIDTH|TSTAT~regout\ & (\ARM1_FC|FC2_WIDTH|COUNT\(0))))
-- \ARM1_FC|FC2_WIDTH|COUNT[0]~1COUT1_14\ = CARRY((\ARM1_FC|FC2_WIDTH|TSTAT~regout\ & (\ARM1_FC|FC2_WIDTH|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM1_FC|FC2_WIDTH|TSTAT~regout\,
	datab => \ARM1_FC|FC2_WIDTH|COUNT\(0),
	aclr => GND,
	sclr => \ARM1_FC|FC2_WIDTH|process_0~0_combout\,
	ena => \ARM1_FC|FC2_WIDTH|COUNT[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|FC2_WIDTH|COUNT\(0),
	cout0 => \ARM1_FC|FC2_WIDTH|COUNT[0]~1\,
	cout1 => \ARM1_FC|FC2_WIDTH|COUNT[0]~1COUT1_14\);

-- Location: LC_X36_Y21_N1
\ARM1_FC|FC2_WIDTH|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|FC2_WIDTH|COUNT\(1) = DFFEAS(\ARM1_FC|FC2_WIDTH|COUNT\(1) $ ((((\ARM1_FC|FC2_WIDTH|COUNT[0]~1\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM1_FC|FC2_WIDTH|COUNT[0]~8_combout\, , , \ARM1_FC|FC2_WIDTH|process_0~0_combout\, )
-- \ARM1_FC|FC2_WIDTH|COUNT[1]~3\ = CARRY(((!\ARM1_FC|FC2_WIDTH|COUNT[0]~1\)) # (!\ARM1_FC|FC2_WIDTH|COUNT\(1)))
-- \ARM1_FC|FC2_WIDTH|COUNT[1]~3COUT1_16\ = CARRY(((!\ARM1_FC|FC2_WIDTH|COUNT[0]~1COUT1_14\)) # (!\ARM1_FC|FC2_WIDTH|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM1_FC|FC2_WIDTH|COUNT\(1),
	aclr => GND,
	sclr => \ARM1_FC|FC2_WIDTH|process_0~0_combout\,
	ena => \ARM1_FC|FC2_WIDTH|COUNT[0]~8_combout\,
	cin0 => \ARM1_FC|FC2_WIDTH|COUNT[0]~1\,
	cin1 => \ARM1_FC|FC2_WIDTH|COUNT[0]~1COUT1_14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|FC2_WIDTH|COUNT\(1),
	cout0 => \ARM1_FC|FC2_WIDTH|COUNT[1]~3\,
	cout1 => \ARM1_FC|FC2_WIDTH|COUNT[1]~3COUT1_16\);

-- Location: LC_X36_Y21_N2
\ARM1_FC|FC2_WIDTH|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|FC2_WIDTH|COUNT\(2) = DFFEAS(\ARM1_FC|FC2_WIDTH|COUNT\(2) $ ((((!\ARM1_FC|FC2_WIDTH|COUNT[1]~3\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM1_FC|FC2_WIDTH|COUNT[0]~8_combout\, , , \ARM1_FC|FC2_WIDTH|process_0~0_combout\, )
-- \ARM1_FC|FC2_WIDTH|COUNT[2]~5\ = CARRY((\ARM1_FC|FC2_WIDTH|COUNT\(2) & ((!\ARM1_FC|FC2_WIDTH|COUNT[1]~3\))))
-- \ARM1_FC|FC2_WIDTH|COUNT[2]~5COUT1_18\ = CARRY((\ARM1_FC|FC2_WIDTH|COUNT\(2) & ((!\ARM1_FC|FC2_WIDTH|COUNT[1]~3COUT1_16\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM1_FC|FC2_WIDTH|COUNT\(2),
	aclr => GND,
	sclr => \ARM1_FC|FC2_WIDTH|process_0~0_combout\,
	ena => \ARM1_FC|FC2_WIDTH|COUNT[0]~8_combout\,
	cin0 => \ARM1_FC|FC2_WIDTH|COUNT[1]~3\,
	cin1 => \ARM1_FC|FC2_WIDTH|COUNT[1]~3COUT1_16\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|FC2_WIDTH|COUNT\(2),
	cout0 => \ARM1_FC|FC2_WIDTH|COUNT[2]~5\,
	cout1 => \ARM1_FC|FC2_WIDTH|COUNT[2]~5COUT1_18\);

-- Location: LC_X36_Y21_N3
\ARM1_FC|FC2_WIDTH|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|FC2_WIDTH|COUNT\(3) = DFFEAS(((\ARM1_FC|FC2_WIDTH|COUNT[2]~5\ $ (\ARM1_FC|FC2_WIDTH|COUNT\(3)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \ARM1_FC|FC2_WIDTH|COUNT[0]~8_combout\, , , \ARM1_FC|FC2_WIDTH|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "0ff0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datad => \ARM1_FC|FC2_WIDTH|COUNT\(3),
	aclr => GND,
	sclr => \ARM1_FC|FC2_WIDTH|process_0~0_combout\,
	ena => \ARM1_FC|FC2_WIDTH|COUNT[0]~8_combout\,
	cin0 => \ARM1_FC|FC2_WIDTH|COUNT[2]~5\,
	cin1 => \ARM1_FC|FC2_WIDTH|COUNT[2]~5COUT1_18\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|FC2_WIDTH|COUNT\(3));

-- Location: LC_X36_Y21_N4
\ARM1_FC|FC2_WIDTH|LessThan0~0\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|FC2_WIDTH|LessThan0~0_combout\ = (!\ARM1_FC|FC2_WIDTH|COUNT\(3) & (((!\ARM1_FC|FC2_WIDTH|COUNT\(1) & !\ARM1_FC|FC2_WIDTH|COUNT\(0))) # (!\ARM1_FC|FC2_WIDTH|COUNT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0313",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ARM1_FC|FC2_WIDTH|COUNT\(1),
	datab => \ARM1_FC|FC2_WIDTH|COUNT\(3),
	datac => \ARM1_FC|FC2_WIDTH|COUNT\(2),
	datad => \ARM1_FC|FC2_WIDTH|COUNT\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM1_FC|FC2_WIDTH|LessThan0~0_combout\);

-- Location: LC_X36_Y21_N9
\ARM1_FC|FC2_WIDTH|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|FC2_WIDTH|TSTAT~regout\ = DFFEAS((\ARM1_FC|FC2_WIDTH|process_0~0_combout\) # ((\ARM1_FC|FC2_WIDTH|TSTAT~regout\ & ((\ARM1_FC|FC2_WIDTH|LessThan0~0_combout\) # (\ARM1_FC|FC2_WIDTH|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), 
-- VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffa8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \ARM1_FC|FC2_WIDTH|TSTAT~regout\,
	datab => \ARM1_FC|FC2_WIDTH|LessThan0~0_combout\,
	datac => \ARM1_FC|FC2_WIDTH|TENDMARK~regout\,
	datad => \ARM1_FC|FC2_WIDTH|process_0~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ARM1_FC|FC2_WIDTH|TSTAT~regout\);

-- Location: LC_X36_Y22_N9
\WIDHT_OUT_A1_FC_TRG|CHECK~0\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_FC_TRG|CHECK~0_combout\ = (!\ARM1_FC|FC2_WIDTH|TSTAT~regout\ & (((!\LDELAYBPTX2|Mux0~57\)) # (!\ARM1_FC|L_FC|TTRG2~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1133",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ARM1_FC|L_FC|TTRG2~1\,
	datab => \ARM1_FC|FC2_WIDTH|TSTAT~regout\,
	datad => \LDELAYBPTX2|Mux0~57\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A1_FC_TRG|CHECK~0_combout\);

-- Location: LC_X36_Y23_N8
\WIDHT_OUT_FC_TRG|CHECK~0\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_FC_TRG|CHECK~0_combout\ = (\WIDHT_OUT_A1_FC_TRG|CHECK~0_combout\ & (!\ARM2_FC|FC2_WIDTH|TSTAT~regout\ & ((!\ARM2_FC|L_FC|TTRG2~1\) # (!\LDELAYBPTX1|Mux0~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "040c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \LDELAYBPTX1|Mux0~59_combout\,
	datab => \WIDHT_OUT_A1_FC_TRG|CHECK~0_combout\,
	datac => \ARM2_FC|FC2_WIDTH|TSTAT~regout\,
	datad => \ARM2_FC|L_FC|TTRG2~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_FC_TRG|CHECK~0_combout\);

-- Location: LC_X36_Y22_N7
\WIDHT_OUT_FC_TRG|COUNT[0]~4\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_FC_TRG|COUNT[0]~4_combout\ = (\WIDHT_OUT_FC_TRG|process_0~0_combout\) # ((!\WIDHT_OUT_FC_TRG|TENDMARK~regout\ & ((!\WIDHT_OUT_FC_TRG|TSTAT~regout\) # (!\WIDHT_OUT_FC_TRG|TENDMARK~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f1f3",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WIDHT_OUT_FC_TRG|TENDMARK~1_combout\,
	datab => \WIDHT_OUT_FC_TRG|TENDMARK~regout\,
	datac => \WIDHT_OUT_FC_TRG|process_0~0_combout\,
	datad => \WIDHT_OUT_FC_TRG|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_FC_TRG|COUNT[0]~4_combout\);

-- Location: LC_X36_Y22_N0
\WIDHT_OUT_FC_TRG|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_FC_TRG|COUNT\(0) = DFFEAS(\WIDHT_OUT_FC_TRG|TSTAT~regout\ $ ((\WIDHT_OUT_FC_TRG|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_FC_TRG|COUNT[0]~4_combout\, , , \WIDHT_OUT_FC_TRG|process_0~0_combout\, )
-- \WIDHT_OUT_FC_TRG|COUNT[0]~8\ = CARRY((\WIDHT_OUT_FC_TRG|TSTAT~regout\ & (\WIDHT_OUT_FC_TRG|COUNT\(0))))
-- \WIDHT_OUT_FC_TRG|COUNT[0]~8COUT1_14\ = CARRY((\WIDHT_OUT_FC_TRG|TSTAT~regout\ & (\WIDHT_OUT_FC_TRG|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_FC_TRG|TSTAT~regout\,
	datab => \WIDHT_OUT_FC_TRG|COUNT\(0),
	aclr => GND,
	sclr => \WIDHT_OUT_FC_TRG|process_0~0_combout\,
	ena => \WIDHT_OUT_FC_TRG|COUNT[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_FC_TRG|COUNT\(0),
	cout0 => \WIDHT_OUT_FC_TRG|COUNT[0]~8\,
	cout1 => \WIDHT_OUT_FC_TRG|COUNT[0]~8COUT1_14\);

-- Location: LC_X36_Y22_N1
\WIDHT_OUT_FC_TRG|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_FC_TRG|COUNT\(1) = DFFEAS(\WIDHT_OUT_FC_TRG|COUNT\(1) $ ((((\WIDHT_OUT_FC_TRG|COUNT[0]~8\)))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_FC_TRG|COUNT[0]~4_combout\, , , \WIDHT_OUT_FC_TRG|process_0~0_combout\, )
-- \WIDHT_OUT_FC_TRG|COUNT[1]~6\ = CARRY(((!\WIDHT_OUT_FC_TRG|COUNT[0]~8\)) # (!\WIDHT_OUT_FC_TRG|COUNT\(1)))
-- \WIDHT_OUT_FC_TRG|COUNT[1]~6COUT1_16\ = CARRY(((!\WIDHT_OUT_FC_TRG|COUNT[0]~8COUT1_14\)) # (!\WIDHT_OUT_FC_TRG|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_FC_TRG|COUNT\(1),
	aclr => GND,
	sclr => \WIDHT_OUT_FC_TRG|process_0~0_combout\,
	ena => \WIDHT_OUT_FC_TRG|COUNT[0]~4_combout\,
	cin0 => \WIDHT_OUT_FC_TRG|COUNT[0]~8\,
	cin1 => \WIDHT_OUT_FC_TRG|COUNT[0]~8COUT1_14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_FC_TRG|COUNT\(1),
	cout0 => \WIDHT_OUT_FC_TRG|COUNT[1]~6\,
	cout1 => \WIDHT_OUT_FC_TRG|COUNT[1]~6COUT1_16\);

-- Location: LC_X36_Y22_N2
\WIDHT_OUT_FC_TRG|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_FC_TRG|COUNT\(2) = DFFEAS(\WIDHT_OUT_FC_TRG|COUNT\(2) $ ((((!\WIDHT_OUT_FC_TRG|COUNT[1]~6\)))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_FC_TRG|COUNT[0]~4_combout\, , , \WIDHT_OUT_FC_TRG|process_0~0_combout\, )
-- \WIDHT_OUT_FC_TRG|COUNT[2]~1\ = CARRY((\WIDHT_OUT_FC_TRG|COUNT\(2) & ((!\WIDHT_OUT_FC_TRG|COUNT[1]~6\))))
-- \WIDHT_OUT_FC_TRG|COUNT[2]~1COUT1_18\ = CARRY((\WIDHT_OUT_FC_TRG|COUNT\(2) & ((!\WIDHT_OUT_FC_TRG|COUNT[1]~6COUT1_16\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_FC_TRG|COUNT\(2),
	aclr => GND,
	sclr => \WIDHT_OUT_FC_TRG|process_0~0_combout\,
	ena => \WIDHT_OUT_FC_TRG|COUNT[0]~4_combout\,
	cin0 => \WIDHT_OUT_FC_TRG|COUNT[1]~6\,
	cin1 => \WIDHT_OUT_FC_TRG|COUNT[1]~6COUT1_16\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_FC_TRG|COUNT\(2),
	cout0 => \WIDHT_OUT_FC_TRG|COUNT[2]~1\,
	cout1 => \WIDHT_OUT_FC_TRG|COUNT[2]~1COUT1_18\);

-- Location: LC_X36_Y22_N3
\WIDHT_OUT_FC_TRG|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_FC_TRG|COUNT\(3) = DFFEAS(((\WIDHT_OUT_FC_TRG|COUNT[2]~1\ $ (\WIDHT_OUT_FC_TRG|COUNT\(3)))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_FC_TRG|COUNT[0]~4_combout\, , , \WIDHT_OUT_FC_TRG|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "0ff0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	datad => \WIDHT_OUT_FC_TRG|COUNT\(3),
	aclr => GND,
	sclr => \WIDHT_OUT_FC_TRG|process_0~0_combout\,
	ena => \WIDHT_OUT_FC_TRG|COUNT[0]~4_combout\,
	cin0 => \WIDHT_OUT_FC_TRG|COUNT[2]~1\,
	cin1 => \WIDHT_OUT_FC_TRG|COUNT[2]~1COUT1_18\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_FC_TRG|COUNT\(3));

-- Location: LC_X36_Y23_N2
\WIDHT_OUT_FC_TRG|TENDMARK~1\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_FC_TRG|TENDMARK~1_combout\ = ((\WIDHT_OUT_FC_TRG|COUNT\(3)) # ((\WIDHT_OUT_FC_TRG|COUNT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcfc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \WIDHT_OUT_FC_TRG|COUNT\(3),
	datac => \WIDHT_OUT_FC_TRG|COUNT\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_FC_TRG|TENDMARK~1_combout\);

-- Location: LC_X36_Y23_N3
\WIDHT_OUT_FC_TRG|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_FC_TRG|TSTAT~regout\ = DFFEAS((\WIDHT_OUT_FC_TRG|process_0~0_combout\) # ((\WIDHT_OUT_FC_TRG|TSTAT~regout\ & ((\WIDHT_OUT_FC_TRG|TENDMARK~regout\) # (!\WIDHT_OUT_FC_TRG|TENDMARK~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, 
-- , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fdf0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_FC_TRG|TENDMARK~1_combout\,
	datab => \WIDHT_OUT_FC_TRG|TENDMARK~regout\,
	datac => \WIDHT_OUT_FC_TRG|process_0~0_combout\,
	datad => \WIDHT_OUT_FC_TRG|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_FC_TRG|TSTAT~regout\);

-- Location: LC_X36_Y23_N1
\WIDHT_OUT_FC_TRG|CHECK\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_FC_TRG|CHECK~regout\ = DFFEAS((\WIDHT_OUT_FC_TRG|TSTAT~regout\ & (\WIDHT_OUT_FC_TRG|CHECK~regout\)) # (!\WIDHT_OUT_FC_TRG|TSTAT~regout\ & (((\WIDHT_OUT_FC_TRG|CHECK~regout\ & \WIDHT_OUT_FC_TRG|TENDMARK~regout\)) # 
-- (!\WIDHT_OUT_FC_TRG|CHECK~0_combout\))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa8f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_FC_TRG|CHECK~regout\,
	datab => \WIDHT_OUT_FC_TRG|TENDMARK~regout\,
	datac => \WIDHT_OUT_FC_TRG|CHECK~0_combout\,
	datad => \WIDHT_OUT_FC_TRG|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_FC_TRG|CHECK~regout\);

-- Location: LC_X36_Y22_N8
\WIDHT_OUT_FC_TRG|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_FC_TRG|process_0~0_combout\ = (!\WIDHT_OUT_FC_TRG|CHECK~regout\ & (!\WIDHT_OUT_FC_TRG|TSTAT~regout\ & ((!\WIDHT_OUT_A1_FC_TRG|CHECK~0_combout\) # (!\WIDHT_OUT_A2_FC_TRG|CHECK~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0013",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WIDHT_OUT_A2_FC_TRG|CHECK~0_combout\,
	datab => \WIDHT_OUT_FC_TRG|CHECK~regout\,
	datac => \WIDHT_OUT_A1_FC_TRG|CHECK~0_combout\,
	datad => \WIDHT_OUT_FC_TRG|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_FC_TRG|process_0~0_combout\);

-- Location: LC_X36_Y23_N0
\WIDHT_OUT_FC_TRG|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_FC_TRG|TENDMARK~regout\ = DFFEAS((!\WIDHT_OUT_FC_TRG|TENDMARK~regout\ & (\WIDHT_OUT_FC_TRG|TSTAT~regout\ & ((\WIDHT_OUT_FC_TRG|COUNT\(2)) # (\WIDHT_OUT_FC_TRG|COUNT\(3))))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3020",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_FC_TRG|COUNT\(2),
	datab => \WIDHT_OUT_FC_TRG|TENDMARK~regout\,
	datac => \WIDHT_OUT_FC_TRG|TSTAT~regout\,
	datad => \WIDHT_OUT_FC_TRG|COUNT\(3),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_FC_TRG|TENDMARK~regout\);

-- Location: LC_X36_Y24_N7
\VME_LB_INT|REG_TESTOUT1_MASK[0]\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT1|output~2\ = (\VME_LB_INT|REG_TESTOUT1_MASK\(1) & ((M1_REG_TESTOUT1_MASK[0] & ((\WIDHT_OUT_FC_TRG|TENDMARK~regout\))) # (!M1_REG_TESTOUT1_MASK[0] & (\WIDHT_OUT_FCL_OR|TENDMARK~regout\))))
-- \VME_LB_INT|REG_TESTOUT1_MASK\(0) = DFFEAS(\LTESTOUT1|output~2\, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\, \VME_LB_INT|DTL\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca00",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \WIDHT_OUT_FCL_OR|TENDMARK~regout\,
	datab => \WIDHT_OUT_FC_TRG|TENDMARK~regout\,
	datac => \VME_LB_INT|DTL\(0),
	datad => \VME_LB_INT|REG_TESTOUT1_MASK\(1),
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT1|output~2\,
	regout => \VME_LB_INT|REG_TESTOUT1_MASK\(0));

-- Location: LC_X36_Y18_N2
\WIDHT_OUT_BPTX1|COUNT[0]~4\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_BPTX1|COUNT[0]~4_combout\ = (\WIDHT_OUT_BPTX1|process_0~0_combout\) # ((!\WIDHT_OUT_BPTX1|TENDMARK~regout\ & ((!\WIDHT_OUT_BPTX1|TSTAT~regout\) # (!\WIDHT_OUT_BPTX1|TENDMARK~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0f7",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WIDHT_OUT_BPTX1|TENDMARK~1_combout\,
	datab => \WIDHT_OUT_BPTX1|TSTAT~regout\,
	datac => \WIDHT_OUT_BPTX1|process_0~0_combout\,
	datad => \WIDHT_OUT_BPTX1|TENDMARK~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_BPTX1|COUNT[0]~4_combout\);

-- Location: LC_X36_Y18_N5
\WIDHT_OUT_BPTX1|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_BPTX1|COUNT\(0) = DFFEAS(\WIDHT_OUT_BPTX1|COUNT\(0) $ ((\WIDHT_OUT_BPTX1|TSTAT~regout\)), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_BPTX1|COUNT[0]~4_combout\, , , \WIDHT_OUT_BPTX1|process_0~0_combout\, )
-- \WIDHT_OUT_BPTX1|COUNT[0]~8\ = CARRY((\WIDHT_OUT_BPTX1|COUNT\(0) & (\WIDHT_OUT_BPTX1|TSTAT~regout\)))
-- \WIDHT_OUT_BPTX1|COUNT[0]~8COUT1_14\ = CARRY((\WIDHT_OUT_BPTX1|COUNT\(0) & (\WIDHT_OUT_BPTX1|TSTAT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_BPTX1|COUNT\(0),
	datab => \WIDHT_OUT_BPTX1|TSTAT~regout\,
	aclr => GND,
	sclr => \WIDHT_OUT_BPTX1|process_0~0_combout\,
	ena => \WIDHT_OUT_BPTX1|COUNT[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_BPTX1|COUNT\(0),
	cout0 => \WIDHT_OUT_BPTX1|COUNT[0]~8\,
	cout1 => \WIDHT_OUT_BPTX1|COUNT[0]~8COUT1_14\);

-- Location: LC_X36_Y18_N6
\WIDHT_OUT_BPTX1|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_BPTX1|COUNT\(1) = DFFEAS(\WIDHT_OUT_BPTX1|COUNT\(1) $ ((((\WIDHT_OUT_BPTX1|COUNT[0]~8\)))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_BPTX1|COUNT[0]~4_combout\, , , \WIDHT_OUT_BPTX1|process_0~0_combout\, )
-- \WIDHT_OUT_BPTX1|COUNT[1]~6\ = CARRY(((!\WIDHT_OUT_BPTX1|COUNT[0]~8\)) # (!\WIDHT_OUT_BPTX1|COUNT\(1)))
-- \WIDHT_OUT_BPTX1|COUNT[1]~6COUT1_16\ = CARRY(((!\WIDHT_OUT_BPTX1|COUNT[0]~8COUT1_14\)) # (!\WIDHT_OUT_BPTX1|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_BPTX1|COUNT\(1),
	aclr => GND,
	sclr => \WIDHT_OUT_BPTX1|process_0~0_combout\,
	ena => \WIDHT_OUT_BPTX1|COUNT[0]~4_combout\,
	cin0 => \WIDHT_OUT_BPTX1|COUNT[0]~8\,
	cin1 => \WIDHT_OUT_BPTX1|COUNT[0]~8COUT1_14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_BPTX1|COUNT\(1),
	cout0 => \WIDHT_OUT_BPTX1|COUNT[1]~6\,
	cout1 => \WIDHT_OUT_BPTX1|COUNT[1]~6COUT1_16\);

-- Location: LC_X36_Y18_N7
\WIDHT_OUT_BPTX1|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_BPTX1|COUNT\(2) = DFFEAS(\WIDHT_OUT_BPTX1|COUNT\(2) $ ((((!\WIDHT_OUT_BPTX1|COUNT[1]~6\)))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_BPTX1|COUNT[0]~4_combout\, , , \WIDHT_OUT_BPTX1|process_0~0_combout\, )
-- \WIDHT_OUT_BPTX1|COUNT[2]~1\ = CARRY((\WIDHT_OUT_BPTX1|COUNT\(2) & ((!\WIDHT_OUT_BPTX1|COUNT[1]~6\))))
-- \WIDHT_OUT_BPTX1|COUNT[2]~1COUT1_18\ = CARRY((\WIDHT_OUT_BPTX1|COUNT\(2) & ((!\WIDHT_OUT_BPTX1|COUNT[1]~6COUT1_16\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_BPTX1|COUNT\(2),
	aclr => GND,
	sclr => \WIDHT_OUT_BPTX1|process_0~0_combout\,
	ena => \WIDHT_OUT_BPTX1|COUNT[0]~4_combout\,
	cin0 => \WIDHT_OUT_BPTX1|COUNT[1]~6\,
	cin1 => \WIDHT_OUT_BPTX1|COUNT[1]~6COUT1_16\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_BPTX1|COUNT\(2),
	cout0 => \WIDHT_OUT_BPTX1|COUNT[2]~1\,
	cout1 => \WIDHT_OUT_BPTX1|COUNT[2]~1COUT1_18\);

-- Location: LC_X36_Y18_N8
\WIDHT_OUT_BPTX1|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_BPTX1|COUNT\(3) = DFFEAS((\WIDHT_OUT_BPTX1|COUNT\(3) $ ((\WIDHT_OUT_BPTX1|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_BPTX1|COUNT[0]~4_combout\, , , \WIDHT_OUT_BPTX1|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	datab => \WIDHT_OUT_BPTX1|COUNT\(3),
	aclr => GND,
	sclr => \WIDHT_OUT_BPTX1|process_0~0_combout\,
	ena => \WIDHT_OUT_BPTX1|COUNT[0]~4_combout\,
	cin0 => \WIDHT_OUT_BPTX1|COUNT[2]~1\,
	cin1 => \WIDHT_OUT_BPTX1|COUNT[2]~1COUT1_18\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_BPTX1|COUNT\(3));

-- Location: LC_X36_Y18_N1
\WIDHT_OUT_BPTX1|TENDMARK~1\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_BPTX1|TENDMARK~1_combout\ = ((\WIDHT_OUT_BPTX1|COUNT\(3)) # ((\WIDHT_OUT_BPTX1|COUNT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcfc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \WIDHT_OUT_BPTX1|COUNT\(3),
	datac => \WIDHT_OUT_BPTX1|COUNT\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_BPTX1|TENDMARK~1_combout\);

-- Location: LC_X36_Y18_N0
\WIDHT_OUT_BPTX1|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_BPTX1|TSTAT~regout\ = DFFEAS((\WIDHT_OUT_BPTX1|process_0~0_combout\) # ((\WIDHT_OUT_BPTX1|TSTAT~regout\ & ((\WIDHT_OUT_BPTX1|TENDMARK~regout\) # (!\WIDHT_OUT_BPTX1|TENDMARK~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , 
-- , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcf4",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_BPTX1|TENDMARK~1_combout\,
	datab => \WIDHT_OUT_BPTX1|TSTAT~regout\,
	datac => \WIDHT_OUT_BPTX1|process_0~0_combout\,
	datad => \WIDHT_OUT_BPTX1|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_BPTX1|TSTAT~regout\);

-- Location: LC_X36_Y18_N9
\WIDHT_OUT_BPTX1|CHECK\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_BPTX1|CHECK~regout\ = DFFEAS((\WIDHT_OUT_BPTX1|TSTAT~regout\ & (((\WIDHT_OUT_BPTX1|CHECK~regout\)))) # (!\WIDHT_OUT_BPTX1|TSTAT~regout\ & ((\BPTX1_WIDTH|TENDMARK~regout\) # ((\WIDHT_OUT_BPTX1|CHECK~regout\ & 
-- \WIDHT_OUT_BPTX1|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f2e2",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \BPTX1_WIDTH|TENDMARK~regout\,
	datab => \WIDHT_OUT_BPTX1|TSTAT~regout\,
	datac => \WIDHT_OUT_BPTX1|CHECK~regout\,
	datad => \WIDHT_OUT_BPTX1|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_BPTX1|CHECK~regout\);

-- Location: LC_X36_Y18_N4
\WIDHT_OUT_BPTX1|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_BPTX1|process_0~0_combout\ = (\BPTX1_WIDTH|TENDMARK~regout\ & (((!\WIDHT_OUT_BPTX1|CHECK~regout\ & !\WIDHT_OUT_BPTX1|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BPTX1_WIDTH|TENDMARK~regout\,
	datac => \WIDHT_OUT_BPTX1|CHECK~regout\,
	datad => \WIDHT_OUT_BPTX1|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_BPTX1|process_0~0_combout\);

-- Location: LC_X36_Y18_N3
\WIDHT_OUT_BPTX1|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_BPTX1|TENDMARK~regout\ = DFFEAS((\WIDHT_OUT_BPTX1|TSTAT~regout\ & (!\WIDHT_OUT_BPTX1|TENDMARK~regout\ & ((\WIDHT_OUT_BPTX1|COUNT\(2)) # (\WIDHT_OUT_BPTX1|COUNT\(3))))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00c8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_BPTX1|COUNT\(2),
	datab => \WIDHT_OUT_BPTX1|TSTAT~regout\,
	datac => \WIDHT_OUT_BPTX1|COUNT\(3),
	datad => \WIDHT_OUT_BPTX1|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_BPTX1|TENDMARK~regout\);

-- Location: LC_X38_Y18_N6
\WIDHT_OUT_BPTX2|COUNT[1]~4\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_BPTX2|COUNT[1]~4_combout\ = (\WIDHT_OUT_BPTX2|process_0~0_combout\) # ((!\WIDHT_OUT_BPTX2|TENDMARK~regout\ & ((!\WIDHT_OUT_BPTX2|TENDMARK~1_combout\) # (!\WIDHT_OUT_BPTX2|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff07",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WIDHT_OUT_BPTX2|TSTAT~regout\,
	datab => \WIDHT_OUT_BPTX2|TENDMARK~1_combout\,
	datac => \WIDHT_OUT_BPTX2|TENDMARK~regout\,
	datad => \WIDHT_OUT_BPTX2|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_BPTX2|COUNT[1]~4_combout\);

-- Location: LC_X38_Y18_N0
\WIDHT_OUT_BPTX2|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_BPTX2|COUNT\(0) = DFFEAS(\WIDHT_OUT_BPTX2|TSTAT~regout\ $ ((\WIDHT_OUT_BPTX2|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_BPTX2|COUNT[1]~4_combout\, , , \WIDHT_OUT_BPTX2|process_0~0_combout\, )
-- \WIDHT_OUT_BPTX2|COUNT[0]~8\ = CARRY((\WIDHT_OUT_BPTX2|TSTAT~regout\ & (\WIDHT_OUT_BPTX2|COUNT\(0))))
-- \WIDHT_OUT_BPTX2|COUNT[0]~8COUT1_14\ = CARRY((\WIDHT_OUT_BPTX2|TSTAT~regout\ & (\WIDHT_OUT_BPTX2|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_BPTX2|TSTAT~regout\,
	datab => \WIDHT_OUT_BPTX2|COUNT\(0),
	aclr => GND,
	sclr => \WIDHT_OUT_BPTX2|process_0~0_combout\,
	ena => \WIDHT_OUT_BPTX2|COUNT[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_BPTX2|COUNT\(0),
	cout0 => \WIDHT_OUT_BPTX2|COUNT[0]~8\,
	cout1 => \WIDHT_OUT_BPTX2|COUNT[0]~8COUT1_14\);

-- Location: LC_X38_Y18_N1
\WIDHT_OUT_BPTX2|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_BPTX2|COUNT\(1) = DFFEAS(\WIDHT_OUT_BPTX2|COUNT\(1) $ ((((\WIDHT_OUT_BPTX2|COUNT[0]~8\)))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_BPTX2|COUNT[1]~4_combout\, , , \WIDHT_OUT_BPTX2|process_0~0_combout\, )
-- \WIDHT_OUT_BPTX2|COUNT[1]~6\ = CARRY(((!\WIDHT_OUT_BPTX2|COUNT[0]~8\)) # (!\WIDHT_OUT_BPTX2|COUNT\(1)))
-- \WIDHT_OUT_BPTX2|COUNT[1]~6COUT1_16\ = CARRY(((!\WIDHT_OUT_BPTX2|COUNT[0]~8COUT1_14\)) # (!\WIDHT_OUT_BPTX2|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_BPTX2|COUNT\(1),
	aclr => GND,
	sclr => \WIDHT_OUT_BPTX2|process_0~0_combout\,
	ena => \WIDHT_OUT_BPTX2|COUNT[1]~4_combout\,
	cin0 => \WIDHT_OUT_BPTX2|COUNT[0]~8\,
	cin1 => \WIDHT_OUT_BPTX2|COUNT[0]~8COUT1_14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_BPTX2|COUNT\(1),
	cout0 => \WIDHT_OUT_BPTX2|COUNT[1]~6\,
	cout1 => \WIDHT_OUT_BPTX2|COUNT[1]~6COUT1_16\);

-- Location: LC_X38_Y18_N2
\WIDHT_OUT_BPTX2|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_BPTX2|COUNT\(2) = DFFEAS(\WIDHT_OUT_BPTX2|COUNT\(2) $ ((((!\WIDHT_OUT_BPTX2|COUNT[1]~6\)))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_BPTX2|COUNT[1]~4_combout\, , , \WIDHT_OUT_BPTX2|process_0~0_combout\, )
-- \WIDHT_OUT_BPTX2|COUNT[2]~1\ = CARRY((\WIDHT_OUT_BPTX2|COUNT\(2) & ((!\WIDHT_OUT_BPTX2|COUNT[1]~6\))))
-- \WIDHT_OUT_BPTX2|COUNT[2]~1COUT1_18\ = CARRY((\WIDHT_OUT_BPTX2|COUNT\(2) & ((!\WIDHT_OUT_BPTX2|COUNT[1]~6COUT1_16\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_BPTX2|COUNT\(2),
	aclr => GND,
	sclr => \WIDHT_OUT_BPTX2|process_0~0_combout\,
	ena => \WIDHT_OUT_BPTX2|COUNT[1]~4_combout\,
	cin0 => \WIDHT_OUT_BPTX2|COUNT[1]~6\,
	cin1 => \WIDHT_OUT_BPTX2|COUNT[1]~6COUT1_16\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_BPTX2|COUNT\(2),
	cout0 => \WIDHT_OUT_BPTX2|COUNT[2]~1\,
	cout1 => \WIDHT_OUT_BPTX2|COUNT[2]~1COUT1_18\);

-- Location: LC_X38_Y18_N3
\WIDHT_OUT_BPTX2|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_BPTX2|COUNT\(3) = DFFEAS(((\WIDHT_OUT_BPTX2|COUNT[2]~1\ $ (\WIDHT_OUT_BPTX2|COUNT\(3)))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_BPTX2|COUNT[1]~4_combout\, , , \WIDHT_OUT_BPTX2|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "0ff0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	datad => \WIDHT_OUT_BPTX2|COUNT\(3),
	aclr => GND,
	sclr => \WIDHT_OUT_BPTX2|process_0~0_combout\,
	ena => \WIDHT_OUT_BPTX2|COUNT[1]~4_combout\,
	cin0 => \WIDHT_OUT_BPTX2|COUNT[2]~1\,
	cin1 => \WIDHT_OUT_BPTX2|COUNT[2]~1COUT1_18\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_BPTX2|COUNT\(3));

-- Location: LC_X38_Y18_N4
\WIDHT_OUT_BPTX2|TENDMARK~1\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_BPTX2|TENDMARK~1_combout\ = (((\WIDHT_OUT_BPTX2|COUNT\(2)) # (\WIDHT_OUT_BPTX2|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \WIDHT_OUT_BPTX2|COUNT\(2),
	datad => \WIDHT_OUT_BPTX2|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_BPTX2|TENDMARK~1_combout\);

-- Location: LC_X38_Y18_N7
\WIDHT_OUT_BPTX2|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_BPTX2|TSTAT~regout\ = DFFEAS((\WIDHT_OUT_BPTX2|process_0~0_combout\) # ((\WIDHT_OUT_BPTX2|TSTAT~regout\ & ((\WIDHT_OUT_BPTX2|TENDMARK~regout\) # (!\WIDHT_OUT_BPTX2|TENDMARK~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , 
-- , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffa2",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_BPTX2|TSTAT~regout\,
	datab => \WIDHT_OUT_BPTX2|TENDMARK~1_combout\,
	datac => \WIDHT_OUT_BPTX2|TENDMARK~regout\,
	datad => \WIDHT_OUT_BPTX2|process_0~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_BPTX2|TSTAT~regout\);

-- Location: LC_X38_Y18_N8
\WIDHT_OUT_BPTX2|CHECK\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_BPTX2|CHECK~regout\ = DFFEAS((\WIDHT_OUT_BPTX2|TSTAT~regout\ & (((\WIDHT_OUT_BPTX2|CHECK~regout\)))) # (!\WIDHT_OUT_BPTX2|TSTAT~regout\ & ((\BPTX2_WIDTH|TENDMARK~regout\) # ((\WIDHT_OUT_BPTX2|TENDMARK~regout\ & 
-- \WIDHT_OUT_BPTX2|CHECK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_BPTX2|TENDMARK~regout\,
	datab => \WIDHT_OUT_BPTX2|CHECK~regout\,
	datac => \WIDHT_OUT_BPTX2|TSTAT~regout\,
	datad => \BPTX2_WIDTH|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_BPTX2|CHECK~regout\);

-- Location: LC_X38_Y18_N5
\WIDHT_OUT_BPTX2|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_BPTX2|process_0~0_combout\ = ((!\WIDHT_OUT_BPTX2|CHECK~regout\ & (!\WIDHT_OUT_BPTX2|TSTAT~regout\ & \BPTX2_WIDTH|TENDMARK~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0300",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \WIDHT_OUT_BPTX2|CHECK~regout\,
	datac => \WIDHT_OUT_BPTX2|TSTAT~regout\,
	datad => \BPTX2_WIDTH|TENDMARK~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_BPTX2|process_0~0_combout\);

-- Location: LC_X38_Y18_N9
\WIDHT_OUT_BPTX2|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_BPTX2|TENDMARK~regout\ = DFFEAS((\WIDHT_OUT_BPTX2|TSTAT~regout\ & (!\WIDHT_OUT_BPTX2|TENDMARK~regout\ & ((\WIDHT_OUT_BPTX2|COUNT\(2)) # (\WIDHT_OUT_BPTX2|COUNT\(3))))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00e0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_BPTX2|COUNT\(2),
	datab => \WIDHT_OUT_BPTX2|COUNT\(3),
	datac => \WIDHT_OUT_BPTX2|TSTAT~regout\,
	datad => \WIDHT_OUT_BPTX2|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_BPTX2|TENDMARK~regout\);

-- Location: LC_X37_Y23_N3
\VME_LB_INT|REG_TESTOUT1_MASK[1]\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT1|output~0\ = (\VME_LB_INT|REG_TESTOUT1_MASK\(0) & (((M1_REG_TESTOUT1_MASK[1]) # (\WIDHT_OUT_BPTX2|TENDMARK~regout\)))) # (!\VME_LB_INT|REG_TESTOUT1_MASK\(0) & (\WIDHT_OUT_BPTX1|TENDMARK~regout\ & (!M1_REG_TESTOUT1_MASK[1])))
-- \VME_LB_INT|REG_TESTOUT1_MASK\(1) = DFFEAS(\LTESTOUT1|output~0\, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\, \VME_LB_INT|DTL\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|REG_TESTOUT1_MASK\(0),
	datab => \WIDHT_OUT_BPTX1|TENDMARK~regout\,
	datac => \VME_LB_INT|DTL\(1),
	datad => \WIDHT_OUT_BPTX2|TENDMARK~regout\,
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT1|output~0\,
	regout => \VME_LB_INT|REG_TESTOUT1_MASK\(1));

-- Location: LC_X36_Y24_N8
\LTESTOUT1|output~3\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT1|output~3_combout\ = (!\VME_LB_INT|REG_TESTOUT1_MASK\(0) & (!\VME_LB_INT|REG_TESTOUT1_MASK\(1) & ((!\WIDHT_OUT_A2_FC_TRG|CHECK~0_combout\) # (!\WIDHT_OUT_A1_FC_TRG|CHECK~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0013",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WIDHT_OUT_A1_FC_TRG|CHECK~0_combout\,
	datab => \VME_LB_INT|REG_TESTOUT1_MASK\(0),
	datac => \WIDHT_OUT_A2_FC_TRG|CHECK~0_combout\,
	datad => \VME_LB_INT|REG_TESTOUT1_MASK\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT1|output~3_combout\);

-- Location: LC_X40_Y23_N5
\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|CHECK~0\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|CHECK~0_combout\ = ((!\ARM1_FC|GEN_SYC_FC:0:SYC_FC|OUTPUT~regout\ & (!\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0303",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \ARM1_FC|GEN_SYC_FC:0:SYC_FC|OUTPUT~regout\,
	datac => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|CHECK~0_combout\);

-- Location: LC_X37_Y24_N4
\LTESTOUT1|output~12\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT1|output~12_combout\ = (\VME_LB_INT|REG_TESTOUT1_MASK\(0) & ((\VME_LB_INT|REG_TESTOUT1_MASK\(1)) # ((\PULSES[17]~0_combout\)))) # (!\VME_LB_INT|REG_TESTOUT1_MASK\(0) & (!\VME_LB_INT|REG_TESTOUT1_MASK\(1) & (\PULSES[16]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|REG_TESTOUT1_MASK\(0),
	datab => \VME_LB_INT|REG_TESTOUT1_MASK\(1),
	datac => \PULSES[16]~1_combout\,
	datad => \PULSES[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT1|output~12_combout\);

-- Location: LC_X41_Y24_N6
\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|CHECK~0\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|CHECK~0_combout\ = (!\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~regout\ & (((!\ARM1_FC|GEN_SYC_FC:1:SYC_FC|OUTPUT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0505",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~regout\,
	datac => \ARM1_FC|GEN_SYC_FC:1:SYC_FC|OUTPUT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|CHECK~0_combout\);

-- Location: LC_X37_Y24_N5
\LTESTOUT1|output~13\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT1|output~13_combout\ = (\VME_LB_INT|REG_TESTOUT1_MASK\(1) & ((\LTESTOUT1|output~12_combout\ & ((!\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|CHECK~0_combout\))) # (!\LTESTOUT1|output~12_combout\ & (!\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|CHECK~0_combout\)))) # 
-- (!\VME_LB_INT|REG_TESTOUT1_MASK\(1) & (((\LTESTOUT1|output~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "34f4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|CHECK~0_combout\,
	datab => \VME_LB_INT|REG_TESTOUT1_MASK\(1),
	datac => \LTESTOUT1|output~12_combout\,
	datad => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|CHECK~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT1|output~13_combout\);

-- Location: LC_X36_Y24_N3
\LTESTOUT1|output~10\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT1|output~10_combout\ = (\VME_LB_INT|REG_TESTOUT1_MASK\(1) & (\VME_LB_INT|REG_TESTOUT1_MASK\(0))) # (!\VME_LB_INT|REG_TESTOUT1_MASK\(1) & ((\VME_LB_INT|REG_TESTOUT1_MASK\(0) & ((!\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|CHECK~0_combout\))) # 
-- (!\VME_LB_INT|REG_TESTOUT1_MASK\(0) & (!\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|CHECK~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "89cd",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|REG_TESTOUT1_MASK\(1),
	datab => \VME_LB_INT|REG_TESTOUT1_MASK\(0),
	datac => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|CHECK~0\,
	datad => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|CHECK~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT1|output~10_combout\);

-- Location: LC_X36_Y24_N1
\LTESTOUT1|output~11\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT1|output~11_combout\ = (\VME_LB_INT|REG_TESTOUT1_MASK\(1) & ((\LTESTOUT1|output~10_combout\ & ((\ARM2_FC|L_FC|TTRG2~1\))) # (!\LTESTOUT1|output~10_combout\ & (\ARM1_FC|L_FC|TTRG2~1\)))) # (!\VME_LB_INT|REG_TESTOUT1_MASK\(1) & 
-- (\LTESTOUT1|output~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|REG_TESTOUT1_MASK\(1),
	datab => \LTESTOUT1|output~10_combout\,
	datac => \ARM1_FC|L_FC|TTRG2~1\,
	datad => \ARM2_FC|L_FC|TTRG2~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT1|output~11_combout\);

-- Location: LC_X36_Y24_N5
\VME_LB_INT|REG_TESTOUT1_MASK[2]\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT1|output~14\ = (\VME_LB_INT|REG_TESTOUT1_MASK\(3) & (((M1_REG_TESTOUT1_MASK[2]) # (\LTESTOUT1|output~11_combout\)))) # (!\VME_LB_INT|REG_TESTOUT1_MASK\(3) & (\LTESTOUT1|output~13_combout\ & (!M1_REG_TESTOUT1_MASK[2])))
-- \VME_LB_INT|REG_TESTOUT1_MASK\(2) = DFFEAS(\LTESTOUT1|output~14\, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\, \VME_LB_INT|DTL\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|REG_TESTOUT1_MASK\(3),
	datab => \LTESTOUT1|output~13_combout\,
	datac => \VME_LB_INT|DTL\(2),
	datad => \LTESTOUT1|output~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT1|output~14\,
	regout => \VME_LB_INT|REG_TESTOUT1_MASK\(2));

-- Location: LC_X36_Y24_N9
\VME_LB_INT|REG_TESTOUT1_MASK[3]\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT1|output~4\ = (M1_REG_TESTOUT1_MASK[3] & (((\VME_LB_INT|REG_TESTOUT1_MASK\(2))))) # (!M1_REG_TESTOUT1_MASK[3] & ((\VME_LB_INT|REG_TESTOUT1_MASK\(2) & (\LTESTOUT1|output~2\)) # (!\VME_LB_INT|REG_TESTOUT1_MASK\(2) & 
-- ((\LTESTOUT1|output~3_combout\)))))
-- \VME_LB_INT|REG_TESTOUT1_MASK\(3) = DFFEAS(\LTESTOUT1|output~4\, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\, \VME_LB_INT|DTL\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0c",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \LTESTOUT1|output~2\,
	datab => \LTESTOUT1|output~3_combout\,
	datac => \VME_LB_INT|DTL\(3),
	datad => \VME_LB_INT|REG_TESTOUT1_MASK\(2),
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT1|output~4\,
	regout => \VME_LB_INT|REG_TESTOUT1_MASK\(3));

-- Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\GIN[0]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_GIN(0),
	combout => \GIN~combout\(0));

-- Location: LC_X37_Y25_N4
\LTESTOUT1|output~18\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT1|output~18_combout\ = (\VME_LB_INT|REG_TESTOUT1_MASK\(3) & (((\VME_LB_INT|REG_TESTOUT1_MASK\(2))))) # (!\VME_LB_INT|REG_TESTOUT1_MASK\(3) & ((\VME_LB_INT|REG_TESTOUT1_MASK\(2) & (\BPTX1_WIDTH|TENDMARK~regout\)) # 
-- (!\VME_LB_INT|REG_TESTOUT1_MASK\(2) & ((GLOBAL(\GIN~combout\(0)))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|REG_TESTOUT1_MASK\(3),
	datab => \BPTX1_WIDTH|TENDMARK~regout\,
	datac => \VME_LB_INT|REG_TESTOUT1_MASK\(2),
	datad => \GIN~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT1|output~18_combout\);

-- Location: LC_X37_Y25_N2
\LTESTOUT1|output~19\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT1|output~19_combout\ = (\LTESTOUT1|output~18_combout\ & (((\PULSES[13]~2_combout\) # (!\VME_LB_INT|REG_TESTOUT1_MASK\(3))))) # (!\LTESTOUT1|output~18_combout\ & (\LDELAYBPTX2|Mux0~57\ & (\VME_LB_INT|REG_TESTOUT1_MASK\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec2c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \LDELAYBPTX2|Mux0~57\,
	datab => \LTESTOUT1|output~18_combout\,
	datac => \VME_LB_INT|REG_TESTOUT1_MASK\(3),
	datad => \PULSES[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT1|output~19_combout\);

-- Location: PLL_2
\CLK_40to80|altpll_component|pll\ : cyclone_pll
-- pragma translate_off
GENERIC MAP (
	bandwidth => 1619433,
	bandwidth_type => "auto",
	charge_pump_current => 40,
	clk0_counter => "g1",
	clk0_divide_by => 1,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 2,
	clk0_phase_shift => "0",
	clk0_time_delay => "0",
	clk1_counter => "g0",
	clk1_divide_by => 1,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 1,
	clk1_phase_shift => "0",
	clk1_time_delay => "0",
	clk2_divide_by => 1,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 1,
	clk2_phase_shift => "0",
	clk2_time_delay => "0",
	clk3_divide_by => 1,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 1,
	clk3_phase_shift => "0",
	clk3_time_delay => "0",
	clk4_divide_by => 1,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 1,
	clk4_phase_shift => "0",
	clk4_time_delay => "0",
	clk5_divide_by => 1,
	clk5_duty_cycle => 50,
	clk5_multiply_by => 1,
	clk5_phase_shift => "0",
	clk5_time_delay => "0",
	compensate_clock => "clk0",
	down_spread => "0 %",
	e0_mode => "bypass",
	e0_ph => 0,
	e0_time_delay => 0,
	e1_mode => "bypass",
	e1_ph => 0,
	e1_time_delay => 0,
	e2_mode => "bypass",
	e2_ph => 0,
	e2_time_delay => 0,
	e3_mode => "bypass",
	e3_ph => 0,
	e3_time_delay => 0,
	enable_switch_over_counter => "off",
	extclk0_divide_by => 1,
	extclk0_duty_cycle => 50,
	extclk0_multiply_by => 1,
	extclk0_phase_shift => "0",
	extclk0_time_delay => "0",
	extclk1_divide_by => 1,
	extclk1_duty_cycle => 50,
	extclk1_multiply_by => 1,
	extclk1_phase_shift => "0",
	extclk1_time_delay => "0",
	extclk2_divide_by => 1,
	extclk2_duty_cycle => 50,
	extclk2_multiply_by => 1,
	extclk2_phase_shift => "0",
	extclk2_time_delay => "0",
	extclk3_divide_by => 1,
	extclk3_duty_cycle => 50,
	extclk3_multiply_by => 1,
	extclk3_phase_shift => "0",
	extclk3_time_delay => "0",
	g0_high => 10,
	g0_initial => 1,
	g0_low => 10,
	g0_mode => "even",
	g0_ph => 0,
	g0_time_delay => 0,
	g1_high => 5,
	g1_initial => 1,
	g1_low => 5,
	g1_mode => "even",
	g1_ph => 0,
	g1_time_delay => 0,
	g2_mode => "bypass",
	g2_ph => 0,
	g2_time_delay => 0,
	g3_mode => "bypass",
	g3_ph => 0,
	g3_time_delay => 0,
	gate_lock_counter => 0,
	gate_lock_signal => "no",
	inclk0_input_frequency => 25000,
	inclk1_input_frequency => 25000,
	invalid_lock_multiplier => 5,
	l0_high => 5,
	l0_initial => 1,
	l0_low => 5,
	l0_mode => "even",
	l0_ph => 0,
	l0_time_delay => 0,
	l1_high => 10,
	l1_initial => 1,
	l1_low => 10,
	l1_mode => "even",
	l1_ph => 0,
	l1_time_delay => 0,
	loop_filter_c => 10,
	loop_filter_r => "1.021000",
	m => 20,
	m2 => 1,
	m_initial => 1,
	m_ph => 0,
	m_time_delay => 0,
	n => 1,
	n2 => 1,
	n_time_delay => 0,
	operation_mode => "normal",
	pfd_max => 66666,
	pfd_min => 5000,
	pll_compensation_delay => 4180,
	pll_type => "auto",
	primary_clock => "inclk0",
	qualify_conf_done => "off",
	simulation_type => "timing",
	skip_vco => "off",
	spread_frequency => 0,
	switch_over_counter => 1,
	switch_over_on_gated_lock => "off",
	switch_over_on_lossclk => "off",
	valid_lock_multiplier => 1,
	vco_center => 1250,
	vco_max => 2037,
	vco_min => 1000)
-- pragma translate_on
PORT MAP (
	areset => GND,
	inclk => \CLK_40to80|altpll_component|pll_INCLK_bus\,
	clk => \CLK_40to80|altpll_component|pll_CLK_bus\);

-- Location: LC_X38_Y25_N4
\LTESTOUT1|output~25\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT1|output~25_combout\ = (\VME_LB_INT|REG_TESTOUT1_MASK\(3) & (((\VME_LB_INT|REG_TESTOUT1_MASK\(2))))) # (!\VME_LB_INT|REG_TESTOUT1_MASK\(3) & ((\VME_LB_INT|REG_TESTOUT1_MASK\(2) & (\BPTX2_WIDTH|TENDMARK~regout\)) # 
-- (!\VME_LB_INT|REG_TESTOUT1_MASK\(2) & ((GLOBAL(\CLK_40to80|altpll_component|_clk0\))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BPTX2_WIDTH|TENDMARK~regout\,
	datab => \VME_LB_INT|REG_TESTOUT1_MASK\(3),
	datac => \CLK_40to80|altpll_component|_clk0\,
	datad => \VME_LB_INT|REG_TESTOUT1_MASK\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT1|output~25_combout\);

-- Location: LC_X38_Y25_N0
\LTESTOUT1|output~26\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT1|output~26_combout\ = (\LTESTOUT1|output~25_combout\ & ((\PULSES[15]~7_combout\) # ((!\VME_LB_INT|REG_TESTOUT1_MASK\(3))))) # (!\LTESTOUT1|output~25_combout\ & (((\VME_LB_INT|REG_TESTOUT1_MASK\(3) & \PULSES[11]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bc8c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PULSES[15]~7_combout\,
	datab => \LTESTOUT1|output~25_combout\,
	datac => \VME_LB_INT|REG_TESTOUT1_MASK\(3),
	datad => \PULSES[11]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT1|output~26_combout\);

-- Location: LC_X38_Y24_N0
\LTESTOUT1|output~22\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT1|output~22_combout\ = (\VME_LB_INT|REG_TESTOUT1_MASK\(2) & (((\VME_LB_INT|REG_TESTOUT1_MASK\(3))))) # (!\VME_LB_INT|REG_TESTOUT1_MASK\(2) & ((\VME_LB_INT|REG_TESTOUT1_MASK\(3) & (\LDELAYBPTX1|Mux0~59_combout\)) # 
-- (!\VME_LB_INT|REG_TESTOUT1_MASK\(3) & ((\LCLK~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|REG_TESTOUT1_MASK\(2),
	datab => \LDELAYBPTX1|Mux0~59_combout\,
	datac => \VME_LB_INT|REG_TESTOUT1_MASK\(3),
	datad => \LCLK~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT1|output~22_combout\);

-- Location: LC_X38_Y24_N2
\LTESTOUT1|output~23\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT1|output~23_combout\ = (\VME_LB_INT|REG_TESTOUT1_MASK\(2) & ((\LTESTOUT1|output~22_combout\ & ((\PULSES[12]~5_combout\))) # (!\LTESTOUT1|output~22_combout\ & (!\E_Expan[2]~1_combout\)))) # (!\VME_LB_INT|REG_TESTOUT1_MASK\(2) & 
-- (\LTESTOUT1|output~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ce46",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|REG_TESTOUT1_MASK\(2),
	datab => \LTESTOUT1|output~22_combout\,
	datac => \E_Expan[2]~1_combout\,
	datad => \PULSES[12]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT1|output~23_combout\);

-- Location: LC_X38_Y25_N6
\LTESTOUT1|output~20\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT1|output~20_combout\ = (\VME_LB_INT|REG_TESTOUT1_MASK\(3) & ((\PULSES[10]~3_combout\) # ((\VME_LB_INT|REG_TESTOUT1_MASK\(2))))) # (!\VME_LB_INT|REG_TESTOUT1_MASK\(3) & (((GLOBAL(\CLK_40to80|altpll_component|_clk1\) & 
-- !\VME_LB_INT|REG_TESTOUT1_MASK\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PULSES[10]~3_combout\,
	datab => \VME_LB_INT|REG_TESTOUT1_MASK\(3),
	datac => \CLK_40to80|altpll_component|_clk1\,
	datad => \VME_LB_INT|REG_TESTOUT1_MASK\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT1|output~20_combout\);

-- Location: LC_X38_Y25_N9
\LTESTOUT1|output~21\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT1|output~21_combout\ = (\LTESTOUT1|output~20_combout\ & (((\PULSES[14]~4_combout\) # (!\VME_LB_INT|REG_TESTOUT1_MASK\(2))))) # (!\LTESTOUT1|output~20_combout\ & (!\E_Expan[18]~0_combout\ & ((\VME_LB_INT|REG_TESTOUT1_MASK\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b1aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \LTESTOUT1|output~20_combout\,
	datab => \E_Expan[18]~0_combout\,
	datac => \PULSES[14]~4_combout\,
	datad => \VME_LB_INT|REG_TESTOUT1_MASK\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT1|output~21_combout\);

-- Location: LC_X37_Y25_N5
\LTESTOUT1|output~24\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT1|output~24_combout\ = (\VME_LB_INT|REG_TESTOUT1_MASK\(1) & (((\VME_LB_INT|REG_TESTOUT1_MASK\(0)) # (\LTESTOUT1|output~21_combout\)))) # (!\VME_LB_INT|REG_TESTOUT1_MASK\(1) & (\LTESTOUT1|output~23_combout\ & (!\VME_LB_INT|REG_TESTOUT1_MASK\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|REG_TESTOUT1_MASK\(1),
	datab => \LTESTOUT1|output~23_combout\,
	datac => \VME_LB_INT|REG_TESTOUT1_MASK\(0),
	datad => \LTESTOUT1|output~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT1|output~24_combout\);

-- Location: LC_X37_Y25_N6
\LTESTOUT1|output~27\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT1|output~27_combout\ = (\VME_LB_INT|REG_TESTOUT1_MASK\(0) & ((\LTESTOUT1|output~24_combout\ & ((\LTESTOUT1|output~26_combout\))) # (!\LTESTOUT1|output~24_combout\ & (\LTESTOUT1|output~19_combout\)))) # (!\VME_LB_INT|REG_TESTOUT1_MASK\(0) & 
-- (((\LTESTOUT1|output~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \LTESTOUT1|output~19_combout\,
	datab => \VME_LB_INT|REG_TESTOUT1_MASK\(0),
	datac => \LTESTOUT1|output~26_combout\,
	datad => \LTESTOUT1|output~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT1|output~27_combout\);

-- Location: LC_X37_Y26_N7
\VME_LB_INT|REG_TESTOUT1_MASK[4]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector27\ = (\VME_LB_INT|Selector16~2_combout\ & ((\VME_LB_INT|Selector27~0\ & (M1_REG_TESTOUT1_MASK[4])) # (!\VME_LB_INT|Selector27~0\ & ((\VME_LB_INT|REG_DL1T_DL3T_P\(4)))))) # (!\VME_LB_INT|Selector16~2_combout\ & 
-- (\VME_LB_INT|Selector27~0\))
-- \VME_LB_INT|REG_TESTOUT1_MASK\(4) = DFFEAS(\VME_LB_INT|Selector27\, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\, \VME_LB_INT|DTL\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Selector16~2_combout\,
	datab => \VME_LB_INT|Selector27~0\,
	datac => \VME_LB_INT|DTL\(4),
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(4),
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector27\,
	regout => \VME_LB_INT|REG_TESTOUT1_MASK\(4));

-- Location: LC_X36_Y25_N7
\VME_LB_INT|REG_TESTOUT2_MASK[4]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|REG_TESTOUT2_MASK\(4) = DFFEAS(GND, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\, \VME_LB_INT|DTL\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \VME_LB_INT|DTL\(4),
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|REG_TESTOUT2_MASK\(4));

-- Location: LC_X36_Y26_N5
\VME_LB_INT|rreg[4]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector27~0\ = (\VME_LB_INT|Selector16~1_combout\ & ((\VME_LB_INT|Selector16~0_combout\ & (M1_rreg[4])) # (!\VME_LB_INT|Selector16~0_combout\ & ((\VME_LB_INT|REG_TESTOUT2_MASK\(4)))))) # (!\VME_LB_INT|Selector16~1_combout\ & 
-- (\VME_LB_INT|Selector16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Selector16~1_combout\,
	datab => \VME_LB_INT|Selector16~0_combout\,
	datac => \VME_LB_INT|Selector27\,
	datad => \VME_LB_INT|REG_TESTOUT2_MASK\(4),
	aclr => \ALT_INV_nLBRES~combout\,
	sload => VCC,
	ena => \VME_LB_INT|LBSTATE.LBREADL~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector27~0\,
	regout => \VME_LB_INT|rreg\(4));

-- Location: LC_X36_Y24_N0
\PULSES[31]\ : cyclone_lcell
-- Equation(s):
-- PULSES(31) = (((\ARM1_FC|L_FC|TTRG2~1\ & \ARM2_FC|L_FC|TTRG2~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \ARM1_FC|L_FC|TTRG2~1\,
	datad => \ARM2_FC|L_FC|TTRG2~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => PULSES(31));

-- Location: LC_X36_Y24_N6
\LTESTOUT1|output~15\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT1|output~15_combout\ = (\VME_LB_INT|REG_TESTOUT1_MASK\(0) & (((\VME_LB_INT|REG_TESTOUT1_MASK\(1))))) # (!\VME_LB_INT|REG_TESTOUT1_MASK\(0) & ((\VME_LB_INT|REG_TESTOUT1_MASK\(1) & ((!\WIDHT_OUT_FCL_OR|CHECK~0_combout\))) # 
-- (!\VME_LB_INT|REG_TESTOUT1_MASK\(1) & (!\WIDHT_OUT_A1_FC_TRG|CHECK~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cf11",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WIDHT_OUT_A1_FC_TRG|CHECK~0_combout\,
	datab => \VME_LB_INT|REG_TESTOUT1_MASK\(0),
	datac => \WIDHT_OUT_FCL_OR|CHECK~0_combout\,
	datad => \VME_LB_INT|REG_TESTOUT1_MASK\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT1|output~15_combout\);

-- Location: LC_X36_Y24_N2
\LTESTOUT1|output~16\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT1|output~16_combout\ = (\VME_LB_INT|REG_TESTOUT1_MASK\(0) & ((\LTESTOUT1|output~15_combout\ & (PULSES(31))) # (!\LTESTOUT1|output~15_combout\ & ((!\WIDHT_OUT_A2_FC_TRG|CHECK~0_combout\))))) # (!\VME_LB_INT|REG_TESTOUT1_MASK\(0) & 
-- (((\LTESTOUT1|output~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => PULSES(31),
	datab => \VME_LB_INT|REG_TESTOUT1_MASK\(0),
	datac => \WIDHT_OUT_A2_FC_TRG|CHECK~0_combout\,
	datad => \LTESTOUT1|output~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT1|output~16_combout\);

-- Location: LC_X39_Y25_N5
\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|CHECK~0\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|CHECK~0_combout\ = (((!\ARM2_FC|GEN_SYC_FC:0:SYC_FC|OUTPUT~regout\ & !\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \ARM2_FC|GEN_SYC_FC:0:SYC_FC|OUTPUT~regout\,
	datad => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|CHECK~0_combout\);

-- Location: LC_X37_Y24_N0
\LTESTOUT1|output~8\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT1|output~8_combout\ = (\VME_LB_INT|REG_TESTOUT1_MASK\(0) & (\VME_LB_INT|REG_TESTOUT1_MASK\(1))) # (!\VME_LB_INT|REG_TESTOUT1_MASK\(0) & ((\VME_LB_INT|REG_TESTOUT1_MASK\(1) & (!\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|CHECK~0_combout\)) # 
-- (!\VME_LB_INT|REG_TESTOUT1_MASK\(1) & ((!\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|CHECK~0\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8c9d",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|REG_TESTOUT1_MASK\(0),
	datab => \VME_LB_INT|REG_TESTOUT1_MASK\(1),
	datac => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|CHECK~0_combout\,
	datad => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|CHECK~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT1|output~8_combout\);

-- Location: LC_X39_Y23_N4
\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|CHECK~0\ : cyclone_lcell
-- Equation(s):
-- \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|CHECK~0_combout\ = (((!\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~regout\ & !\ARM1_FC|GEN_SYC_FC:3:SYC_FC|OUTPUT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|TSTAT~regout\,
	datad => \ARM1_FC|GEN_SYC_FC:3:SYC_FC|OUTPUT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|CHECK~0_combout\);

-- Location: LC_X39_Y27_N9
\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|CHECK~0\ : cyclone_lcell
-- Equation(s):
-- \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|CHECK~0_combout\ = (((!\ARM2_FC|GEN_SYC_FC:1:SYC_FC|OUTPUT~regout\ & !\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \ARM2_FC|GEN_SYC_FC:1:SYC_FC|OUTPUT~regout\,
	datad => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|CHECK~0_combout\);

-- Location: LC_X37_Y24_N8
\LTESTOUT1|output~9\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT1|output~9_combout\ = (\VME_LB_INT|REG_TESTOUT1_MASK\(0) & ((\LTESTOUT1|output~8_combout\ & ((!\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|CHECK~0_combout\))) # (!\LTESTOUT1|output~8_combout\ & (!\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|CHECK~0_combout\)))) # 
-- (!\VME_LB_INT|REG_TESTOUT1_MASK\(0) & (\LTESTOUT1|output~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "46ce",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|REG_TESTOUT1_MASK\(0),
	datab => \LTESTOUT1|output~8_combout\,
	datac => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|CHECK~0_combout\,
	datad => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|CHECK~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT1|output~9_combout\);

-- Location: LC_X35_Y24_N8
\LTESTOUT1|output~17\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT1|output~17_combout\ = (\VME_LB_INT|REG_TESTOUT1_MASK\(2) & ((\LTESTOUT1|output~14\ & (\LTESTOUT1|output~16_combout\)) # (!\LTESTOUT1|output~14\ & ((\LTESTOUT1|output~9_combout\))))) # (!\VME_LB_INT|REG_TESTOUT1_MASK\(2) & 
-- (\LTESTOUT1|output~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|REG_TESTOUT1_MASK\(2),
	datab => \LTESTOUT1|output~14\,
	datac => \LTESTOUT1|output~16_combout\,
	datad => \LTESTOUT1|output~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT1|output~17_combout\);

-- Location: LC_X35_Y24_N0
\VME_LB_INT|REG_TESTOUT1_MASK[5]\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT1|output~28\ = (\VME_LB_INT|REG_TESTOUT1_MASK\(4) & (((M1_REG_TESTOUT1_MASK[5]) # (\LTESTOUT1|output~17_combout\)))) # (!\VME_LB_INT|REG_TESTOUT1_MASK\(4) & (\LTESTOUT1|output~27_combout\ & (!M1_REG_TESTOUT1_MASK[5])))
-- \VME_LB_INT|REG_TESTOUT1_MASK\(5) = DFFEAS(\LTESTOUT1|output~28\, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\, \VME_LB_INT|DTL\(5), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \LTESTOUT1|output~27_combout\,
	datab => \VME_LB_INT|REG_TESTOUT1_MASK\(4),
	datac => \VME_LB_INT|DTL\(5),
	datad => \LTESTOUT1|output~17_combout\,
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT1|output~28\,
	regout => \VME_LB_INT|REG_TESTOUT1_MASK\(5));

-- Location: LC_X16_Y24_N2
\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[5]~12\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[5]~12_combout\ = (\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|process_0~0\) # ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TENDMARK~regout\ & ((\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~1_combout\) # 
-- (!\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ddcd",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TENDMARK~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|process_0~0\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[5]~12_combout\);

-- Location: LC_X17_Y24_N0
\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(0) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~regout\ $ ((\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[5]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|process_0~0\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[0]~16\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(0))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[0]~16COUT1_25\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(0),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[5]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(0),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[0]~16\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X17_Y24_N1
\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(1) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(1) $ ((((\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[5]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|process_0~0\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[1]~14\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[0]~16\)) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(1)))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[0]~16COUT1_25\)) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(1),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[5]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[0]~16\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(1),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[1]~14\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X17_Y24_N2
\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(2) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(2) $ ((((!\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[5]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|process_0~0\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[2]~1\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[1]~14\))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[2]~1COUT1_29\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(2),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[5]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[1]~14\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(2),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[2]~1\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X17_Y24_N3
\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(3) = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(3) $ ((\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[5]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|process_0~0\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[3]~3\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[2]~1\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(3))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[2]~1COUT1_29\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(3),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[5]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[2]~1\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(3),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[3]~3\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X17_Y24_N4
\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(4) = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(4) $ ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[5]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|process_0~0\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[4]~5\ = CARRY(((\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(4) & !\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(4),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[5]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[3]~3\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(4),
	cout => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[4]~5\);

-- Location: LC_X17_Y24_N5
\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(5) = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(5) $ ((\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[5]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|process_0~0\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[5]~7\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(5))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(5),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[5]~12_combout\,
	cin => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(5),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[5]~7\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X17_Y24_N6
\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(6) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(6) $ ((((!(!\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[5]~7\) # 
-- (\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[5]~12_combout\, , , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|process_0~0\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[6]~9\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[5]~7\))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[6]~9COUT1_35\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(6),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[5]~12_combout\,
	cin => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[5]~7\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(6),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[6]~9\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X17_Y24_N7
\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(7) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(7) $ (((((!\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[6]~9\) # 
-- (\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[5]~12_combout\, , , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|process_0~0\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(7),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[5]~12_combout\,
	cin => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[6]~9\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(7));

-- Location: LC_X17_Y24_N8
\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~0_combout\ = (!\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(5) & (!\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(4) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(3)) # 
-- (!\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(2),
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(5),
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(4),
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~0_combout\);

-- Location: LC_X17_Y24_N9
\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~1_combout\ = (!\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(6) & (((!\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(7) & \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(6),
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(7),
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~1_combout\);

-- Location: LC_X15_Y24_N6
\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TENDMARK~regout\ = DFFEAS((!\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TENDMARK~regout\ & (((!\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~1_combout\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~regout\)))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TENDMARK~regout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~1_combout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TENDMARK~regout\);

-- Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\A[2]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_A(2),
	combout => \A~combout\(2));

-- Location: LC_X15_Y24_N4
\A1_DSC_WIDTH|Syc_SDSC_GEN:2:SYC_SDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|process_0~0\ = ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|CHECK~regout\ & (L13_OUTPUT & !\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~regout\)))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:2:SYC_SDSC|OUTPUT~regout\ = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|process_0~0\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \A~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0030",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|CHECK~regout\,
	datac => \A~combout\(2),
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|process_0~0\,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:SYC_SDSC|OUTPUT~regout\);

-- Location: LC_X15_Y24_N5
\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|CHECK~regout\ = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~regout\ & (((\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|CHECK~regout\)))) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~regout\ & 
-- ((\A1_DSC_WIDTH|Syc_SDSC_GEN:2:SYC_SDSC|OUTPUT~regout\) # ((\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TENDMARK~regout\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|CHECK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TENDMARK~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|CHECK~regout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:SYC_SDSC|OUTPUT~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|CHECK~regout\);

-- Location: LC_X15_Y24_N1
\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~regout\ = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|process_0~0\) # ((\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~regout\ & ((\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~1_combout\) # 
-- (\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eeec",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|process_0~0\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~1_combout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~regout\);

-- Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\A[1]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_A(1),
	combout => \A~combout\(1));

-- Location: LC_X15_Y24_N0
\A1_DSC_WIDTH|Syc_SDSC_GEN:1:SYC_SDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~1\ = (!\A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~regout\ & (!\A1_DSC_WIDTH|Syc_SDSC_GEN:2:SYC_SDSC|OUTPUT~regout\ & (!L12_OUTPUT & !\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~regout\)))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:1:SYC_SDSC|OUTPUT~regout\ = DFFEAS(\WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~1\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \A~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:2:SYC_SDSC|OUTPUT~regout\,
	datac => \A~combout\(1),
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~1\,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:SYC_SDSC|OUTPUT~regout\);

-- Location: LC_X15_Y24_N2
\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[2]~12\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[2]~12_combout\ = (\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|process_0~0_combout\) # ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TENDMARK~regout\ & ((\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~1_combout\) # 
-- (!\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aeaf",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|process_0~0_combout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~1_combout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[2]~12_combout\);

-- Location: LC_X14_Y24_N0
\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(0) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~regout\ $ ((\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[2]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[0]~16\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(0))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[0]~16COUT1_25\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(0),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(0),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[0]~16\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X14_Y24_N1
\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(1) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(1) $ ((((\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[2]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[1]~14\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[0]~16\)) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(1)))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[0]~16COUT1_25\)) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(1),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[2]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[0]~16\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(1),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[1]~14\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X14_Y24_N2
\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(2) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(2) $ ((((!\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[2]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[2]~1\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[1]~14\))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[2]~1COUT1_29\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(2),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[2]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[1]~14\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(2),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[2]~1\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X14_Y24_N3
\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(3) = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(3) $ ((\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[2]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[3]~3\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[2]~1\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(3))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[2]~1COUT1_29\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(3),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[2]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[2]~1\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(3),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[3]~3\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X14_Y24_N4
\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(4) = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(4) $ ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[2]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[4]~5\ = CARRY(((\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(4) & !\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(4),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[2]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[3]~3\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(4),
	cout => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[4]~5\);

-- Location: LC_X14_Y24_N5
\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(5) = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(5) $ ((\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[2]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[5]~7\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(5))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(5),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[2]~12_combout\,
	cin => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(5),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[5]~7\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X14_Y24_N8
\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~0_combout\ = (!\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(5) & (!\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(4) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(3)) # 
-- (!\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(2),
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(5),
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(4),
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~0_combout\);

-- Location: LC_X14_Y24_N6
\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(6) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(6) $ ((((!(!\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[5]~7\) # 
-- (\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[2]~12_combout\, , , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[6]~9\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[5]~7\))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[6]~9COUT1_35\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(6),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[2]~12_combout\,
	cin => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[5]~7\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(6),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[6]~9\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X14_Y24_N7
\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(7) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(7) $ (((((!\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[6]~9\) # 
-- (\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[2]~12_combout\, , , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(7),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[2]~12_combout\,
	cin => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[6]~9\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(7));

-- Location: LC_X14_Y24_N9
\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~1_combout\ = ((\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~0_combout\ & (!\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(7) & !\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~0_combout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(7),
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~1_combout\);

-- Location: LC_X15_Y24_N8
\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TENDMARK~regout\ = DFFEAS(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~1_combout\ & (!\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TENDMARK~regout\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~regout\))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0300",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~1_combout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TENDMARK~regout\);

-- Location: LC_X15_Y24_N7
\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|CHECK~regout\ = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|CHECK~regout\)) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~regout\ & 
-- ((\A1_DSC_WIDTH|Syc_SDSC_GEN:1:SYC_SDSC|OUTPUT~regout\) # ((\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|CHECK~regout\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaec",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|CHECK~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:SYC_SDSC|OUTPUT~regout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|CHECK~regout\);

-- Location: LC_X15_Y24_N9
\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|process_0~0_combout\ = ((\A1_DSC_WIDTH|Syc_SDSC_GEN:1:SYC_SDSC|OUTPUT~regout\ & (!\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|CHECK~regout\ & !\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:SYC_SDSC|OUTPUT~regout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|CHECK~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|process_0~0_combout\);

-- Location: LC_X15_Y24_N3
\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~regout\ = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|process_0~0_combout\) # ((\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~regout\ & ((\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~1_combout\) # 
-- (\A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "feaa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|process_0~0_combout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~1_combout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~regout\);

-- Location: LC_X13_Y25_N9
\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TENDMARK~regout\ = DFFEAS((!\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~1_combout\ & (((!\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TENDMARK~regout\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~regout\)))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~1_combout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TENDMARK~regout\);

-- Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\A[4]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_A(4),
	combout => \A~combout\(4));

-- Location: LC_X13_Y25_N5
\A1_DSC_WIDTH|Syc_SDSC_GEN:4:SYC_SDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|process_0~0\ = ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|CHECK~regout\ & (L15_OUTPUT & !\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~regout\)))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:4:SYC_SDSC|OUTPUT~regout\ = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|process_0~0\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \A~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0030",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|CHECK~regout\,
	datac => \A~combout\(4),
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|process_0~0\,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:SYC_SDSC|OUTPUT~regout\);

-- Location: LC_X13_Y25_N3
\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|CHECK~regout\ = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|CHECK~regout\)) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~regout\ & 
-- ((\A1_DSC_WIDTH|Syc_SDSC_GEN:4:SYC_SDSC|OUTPUT~regout\) # ((\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|CHECK~regout\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ddc8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|CHECK~regout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:SYC_SDSC|OUTPUT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|CHECK~regout\);

-- Location: LC_X12_Y25_N2
\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[3]~12\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[3]~12_combout\ = (\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|process_0~0\) # ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TENDMARK~regout\ & ((\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~1_combout\) # 
-- (!\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0fd",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~1_combout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|process_0~0\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TENDMARK~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[3]~12_combout\);

-- Location: LC_X12_Y26_N0
\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(0) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(0) $ ((\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~regout\)), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[3]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|process_0~0\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[0]~16\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(0) & (\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~regout\)))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[0]~16COUT1_25\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(0) & (\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(0),
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(0),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[0]~16\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X12_Y26_N1
\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(1) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(1) $ ((((\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[3]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|process_0~0\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[1]~14\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[0]~16\)) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(1)))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[0]~16COUT1_25\)) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(1),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[3]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[0]~16\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(1),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[1]~14\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X12_Y26_N2
\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(2) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(2) $ ((((!\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[3]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|process_0~0\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[2]~1\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[1]~14\))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[2]~1COUT1_29\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(2),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[3]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[1]~14\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(2),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[2]~1\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X12_Y26_N3
\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(3) = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(3) $ ((\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[3]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|process_0~0\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[3]~3\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[2]~1\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(3))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[2]~1COUT1_29\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(3),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[3]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[2]~1\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(3),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[3]~3\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X12_Y26_N4
\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(4) = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(4) $ ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[3]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|process_0~0\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[4]~5\ = CARRY(((\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(4) & !\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(4),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[3]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[3]~3\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(4),
	cout => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[4]~5\);

-- Location: LC_X12_Y26_N5
\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(5) = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(5) $ ((\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[3]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|process_0~0\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[5]~7\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(5))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(5),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[3]~12_combout\,
	cin => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(5),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[5]~7\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X12_Y26_N6
\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(6) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(6) $ ((((!(!\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[5]~7\) # 
-- (\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[3]~12_combout\, , , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|process_0~0\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[6]~9\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[5]~7\))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[6]~9COUT1_35\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(6),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[3]~12_combout\,
	cin => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[5]~7\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(6),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[6]~9\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X12_Y26_N7
\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(7) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(7) $ (((((!\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[6]~9\) # 
-- (\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[3]~12_combout\, , , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|process_0~0\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(7),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[3]~12_combout\,
	cin => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[6]~9\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(7));

-- Location: LC_X12_Y26_N8
\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~0_combout\ = (!\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(5) & (!\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(4) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(3)) # 
-- (!\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(2),
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(5),
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(4),
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~0_combout\);

-- Location: LC_X12_Y26_N9
\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~1_combout\ = (!\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(6) & (((!\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(7) & \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(6),
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(7),
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~1_combout\);

-- Location: LC_X13_Y25_N6
\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~regout\ = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|process_0~0\) # ((\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~regout\ & ((\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~1_combout\) # 
-- (\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffa8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~1_combout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|process_0~0\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~regout\);

-- Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\A[3]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_A(3),
	combout => \A~combout\(3));

-- Location: LC_X13_Y25_N7
\A1_DSC_WIDTH|Syc_SDSC_GEN:3:SYC_SDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~2\ = (!\A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~regout\ & (!\A1_DSC_WIDTH|Syc_SDSC_GEN:4:SYC_SDSC|OUTPUT~regout\ & (!L14_OUTPUT & !\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~regout\)))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:3:SYC_SDSC|OUTPUT~regout\ = DFFEAS(\WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~2\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \A~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:4:SYC_SDSC|OUTPUT~regout\,
	datac => \A~combout\(3),
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~2\,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:SYC_SDSC|OUTPUT~regout\);

-- Location: LC_X13_Y25_N8
\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|CHECK~regout\ = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~regout\ & (((\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|CHECK~regout\)))) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~regout\ & 
-- ((\A1_DSC_WIDTH|Syc_SDSC_GEN:3:SYC_SDSC|OUTPUT~regout\) # ((\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TENDMARK~regout\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|CHECK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TENDMARK~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|CHECK~regout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:SYC_SDSC|OUTPUT~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|CHECK~regout\);

-- Location: LC_X13_Y25_N2
\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|process_0~0_combout\ = (\A1_DSC_WIDTH|Syc_SDSC_GEN:3:SYC_SDSC|OUTPUT~regout\ & (((!\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|CHECK~regout\ & !\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:SYC_SDSC|OUTPUT~regout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|CHECK~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|process_0~0_combout\);

-- Location: LC_X13_Y25_N4
\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[4]~12\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[4]~12_combout\ = (\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|process_0~0_combout\) # ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TENDMARK~regout\ & ((\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~1_combout\) # 
-- (!\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4f5",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TENDMARK~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~1_combout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|process_0~0_combout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[4]~12_combout\);

-- Location: LC_X13_Y24_N0
\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(0) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~regout\ $ ((\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[4]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[0]~16\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(0))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[0]~16COUT1_25\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(0),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(0),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[0]~16\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X13_Y24_N1
\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(1) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(1) $ ((((\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[4]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[1]~14\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[0]~16\)) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(1)))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[0]~16COUT1_25\)) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(1),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[4]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[0]~16\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(1),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[1]~14\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X13_Y24_N2
\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(2) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(2) $ ((((!\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[4]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[2]~1\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[1]~14\))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[2]~1COUT1_29\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(2),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[4]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[1]~14\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(2),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[2]~1\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X13_Y24_N3
\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(3) = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(3) $ ((\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[4]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[3]~3\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[2]~1\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(3))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[2]~1COUT1_29\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(3),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[4]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[2]~1\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(3),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[3]~3\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X13_Y24_N4
\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(4) = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(4) $ ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[4]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[4]~5\ = CARRY(((\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(4) & !\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(4),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[4]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[3]~3\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(4),
	cout => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[4]~5\);

-- Location: LC_X13_Y24_N5
\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(5) = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(5) $ ((\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[4]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[5]~7\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(5))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(5),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[4]~12_combout\,
	cin => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(5),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[5]~7\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X13_Y24_N6
\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(6) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(6) $ ((((!(!\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[5]~7\) # 
-- (\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[4]~12_combout\, , , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[6]~9\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[5]~7\))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[6]~9COUT1_35\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(6),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[4]~12_combout\,
	cin => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[5]~7\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(6),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[6]~9\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X13_Y24_N7
\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(7) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(7) $ (((((!\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[6]~9\) # 
-- (\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[4]~12_combout\, , , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(7),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[4]~12_combout\,
	cin => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[6]~9\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(7));

-- Location: LC_X13_Y24_N8
\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~0_combout\ = (!\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(4) & (!\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(5) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(3)) # 
-- (!\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0007",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(2),
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(3),
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(4),
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~0_combout\);

-- Location: LC_X13_Y24_N9
\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~1_combout\ = (!\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(6) & (((!\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(7) & \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(6),
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(7),
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~1_combout\);

-- Location: LC_X13_Y25_N1
\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TENDMARK~regout\ = DFFEAS((!\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TENDMARK~regout\ & (!\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~1_combout\ & ((\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~regout\)))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TENDMARK~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~1_combout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TENDMARK~regout\);

-- Location: LC_X13_Y25_N0
\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~regout\ = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|process_0~0_combout\) # ((\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~regout\ & ((\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TENDMARK~regout\) # 
-- (\A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fef0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TENDMARK~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~1_combout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|process_0~0_combout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~regout\);

-- Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\A[16]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_A(16),
	combout => \A~combout\(16));

-- Location: LC_X32_Y17_N2
\A1_DSC_WIDTH|SYC_LDSC_GEN:0:SYC_LDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|process_0~0\ = ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|CHECK~regout\ & (L27_OUTPUT & !\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~regout\)))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:0:SYC_LDSC|OUTPUT~regout\ = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|process_0~0\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \A~combout\(16), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0030",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|CHECK~regout\,
	datac => \A~combout\(16),
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|process_0~0\,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:SYC_LDSC|OUTPUT~regout\);

-- Location: LC_X32_Y17_N5
\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|CHECK~regout\ = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~regout\ & (((\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|CHECK~regout\)))) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~regout\ & 
-- ((\A1_DSC_WIDTH|SYC_LDSC_GEN:0:SYC_LDSC|OUTPUT~regout\) # ((\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TENDMARK~regout\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|CHECK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fe22",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:SYC_LDSC|OUTPUT~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~regout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|CHECK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|CHECK~regout\);

-- Location: LC_X32_Y16_N2
\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[7]~12\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[7]~12_combout\ = (\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|process_0~0\) # ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TENDMARK~regout\ & ((\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~1_combout\) # 
-- (!\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff0d",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~1_combout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|process_0~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[7]~12_combout\);

-- Location: LC_X32_Y15_N0
\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(0) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~regout\ $ ((\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[0]~16\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(0))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[0]~16COUT1_25\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(0),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(0),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[0]~16\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X32_Y15_N1
\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(1) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(1) $ ((((\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[1]~14\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[0]~16\)) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(1)))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[0]~16COUT1_25\)) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(1),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[0]~16\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(1),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[1]~14\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X32_Y15_N2
\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(2) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(2) $ ((((!\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[2]~1\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[1]~14\))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[2]~1COUT1_29\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(2),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[1]~14\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(2),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[2]~1\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X32_Y15_N3
\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(3) = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(3) $ ((\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[3]~3\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[2]~1\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(3))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[2]~1COUT1_29\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(3),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[2]~1\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(3),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[3]~3\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X32_Y15_N4
\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(4) = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(4) $ ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[4]~5\ = CARRY(((\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(4) & !\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(4),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[3]~3\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(4),
	cout => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[4]~5\);

-- Location: LC_X32_Y15_N5
\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(5) = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(5) $ ((\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[5]~7\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(5))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(5),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(5),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[5]~7\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X32_Y15_N6
\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(6) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(6) $ ((((!(!\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[5]~7\) # 
-- (\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[7]~12_combout\, , , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[6]~9\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[5]~7\))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[6]~9COUT1_35\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(6),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[5]~7\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(6),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[6]~9\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X32_Y15_N7
\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(7) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(7) $ (((((!\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[6]~9\) # 
-- (\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[7]~12_combout\, , , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|process_0~0\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(7),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[6]~9\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(7));

-- Location: LC_X32_Y15_N8
\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~0_combout\ = (!\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(4) & (!\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(5) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(3)) # 
-- (!\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0007",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(2),
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(3),
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(4),
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~0_combout\);

-- Location: LC_X32_Y15_N9
\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~1_combout\ = (!\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(6) & (((!\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(7) & \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(6),
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(7),
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~1_combout\);

-- Location: LC_X32_Y17_N9
\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TENDMARK~regout\ = DFFEAS(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~1_combout\ & (!\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TENDMARK~regout\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~regout\))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0300",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~1_combout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TENDMARK~regout\);

-- Location: LC_X32_Y17_N3
\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~regout\ = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|process_0~0\) # ((\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~regout\ & ((\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TENDMARK~regout\) # 
-- (\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fef0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TENDMARK~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~1_combout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|process_0~0\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~regout\);

-- Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\A[0]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_A(0),
	combout => \A~combout\(0));

-- Location: LC_X32_Y17_N4
\A1_DSC_WIDTH|Syc_SDSC_GEN:0:SYC_SDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~0\ = (!\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~regout\ & (!\A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~regout\ & (!L11_OUTPUT & !\A1_DSC_WIDTH|SYC_LDSC_GEN:0:SYC_LDSC|OUTPUT~regout\)))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:0:SYC_SDSC|OUTPUT~regout\ = DFFEAS(\WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~0\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \A~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~regout\,
	datac => \A~combout\(0),
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:0:SYC_LDSC|OUTPUT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~0\,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:SYC_SDSC|OUTPUT~regout\);

-- Location: LC_X32_Y17_N8
\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TENDMARK~regout\ = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~regout\ & (((!\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TENDMARK~regout\ & !\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~1_combout\)))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~regout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TENDMARK~regout\);

-- Location: LC_X32_Y17_N6
\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|CHECK~regout\ = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~regout\ & (((\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|CHECK~regout\)))) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~regout\ & 
-- ((\A1_DSC_WIDTH|Syc_SDSC_GEN:0:SYC_SDSC|OUTPUT~regout\) # ((\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TENDMARK~regout\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|CHECK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fe50",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TENDMARK~regout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:SYC_SDSC|OUTPUT~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|CHECK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|CHECK~regout\);

-- Location: LC_X32_Y17_N0
\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|process_0~0_combout\ = (!\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|Syc_SDSC_GEN:0:SYC_SDSC|OUTPUT~regout\ & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|CHECK~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0044",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:SYC_SDSC|OUTPUT~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|CHECK~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|process_0~0_combout\);

-- Location: LC_X32_Y17_N1
\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[4]~12\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[4]~12_combout\ = (\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|process_0~0_combout\) # ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TENDMARK~regout\ & ((\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~1_combout\) # 
-- (!\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff0d",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~1_combout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[4]~12_combout\);

-- Location: LC_X31_Y17_N0
\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(0) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(0) $ ((\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~regout\)), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[4]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[0]~16\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(0) & (\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~regout\)))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[0]~16COUT1_25\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(0) & (\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(0),
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(0),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[0]~16\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X31_Y17_N1
\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(1) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(1) $ ((((\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[4]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[1]~14\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[0]~16\)) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(1)))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[0]~16COUT1_25\)) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(1),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[4]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[0]~16\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(1),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[1]~14\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X31_Y17_N2
\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(2) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(2) $ ((((!\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[4]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[2]~1\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[1]~14\))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[2]~1COUT1_29\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(2),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[4]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[1]~14\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(2),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[2]~1\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X31_Y17_N3
\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(3) = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(3) $ ((\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[4]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[3]~3\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[2]~1\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(3))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[2]~1COUT1_29\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(3),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[4]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[2]~1\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(3),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[3]~3\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X31_Y17_N4
\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(4) = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(4) $ ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[4]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[4]~5\ = CARRY(((\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(4) & !\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(4),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[4]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[3]~3\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(4),
	cout => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[4]~5\);

-- Location: LC_X31_Y17_N5
\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(5) = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(5) $ ((\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[4]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[5]~7\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(5))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(5),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[4]~12_combout\,
	cin => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(5),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[5]~7\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X31_Y17_N6
\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(6) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(6) $ ((((!(!\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[5]~7\) # 
-- (\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[4]~12_combout\, , , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[6]~9\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[5]~7\))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[6]~9COUT1_35\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(6),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[4]~12_combout\,
	cin => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[5]~7\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(6),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[6]~9\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X31_Y17_N7
\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(7) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(7) $ (((((!\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[6]~9\) # 
-- (\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[4]~12_combout\, , , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(7),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[4]~12_combout\,
	cin => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[6]~9\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(7));

-- Location: LC_X31_Y17_N8
\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~0_combout\ = (!\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(5) & (!\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(4) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(3)) # 
-- (!\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(2),
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(5),
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(4),
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~0_combout\);

-- Location: LC_X31_Y17_N9
\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~1_combout\ = (!\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(6) & (((!\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(7) & \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(6),
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(7),
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~1_combout\);

-- Location: LC_X32_Y17_N7
\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~regout\ = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|process_0~0_combout\) # ((\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~regout\ & ((\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~1_combout\) # 
-- (\A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffa8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~1_combout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|process_0~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~regout\);

-- Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\A[6]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_A(6),
	combout => \A~combout\(6));

-- Location: LC_X22_Y21_N2
\A1_DSC_WIDTH|Syc_SDSC_GEN:6:SYC_SDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|process_0~0\ = (!\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|CHECK~regout\ & (!\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~regout\ & (L17_OUTPUT)))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:6:SYC_SDSC|OUTPUT~regout\ = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|process_0~0\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \A~combout\(6), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|CHECK~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~regout\,
	datac => \A~combout\(6),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|process_0~0\,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:SYC_SDSC|OUTPUT~regout\);

-- Location: LC_X22_Y21_N9
\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TENDMARK~regout\ = DFFEAS((!\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~1_combout\ & (\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~regout\ & (!\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TENDMARK~regout\))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0404",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~1_combout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~regout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TENDMARK~regout\);

-- Location: LC_X22_Y20_N2
\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[4]~12\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[4]~12_combout\ = (\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|process_0~0\) # ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TENDMARK~regout\ & ((\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~1_combout\) # 
-- (!\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff45",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TENDMARK~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~1_combout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|process_0~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[4]~12_combout\);

-- Location: LC_X21_Y20_N0
\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(0) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~regout\ $ ((\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[4]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|process_0~0\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[0]~16\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(0))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[0]~16COUT1_25\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(0),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(0),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[0]~16\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X21_Y20_N1
\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(1) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(1) $ ((((\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[4]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|process_0~0\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[1]~14\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[0]~16\)) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(1)))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[0]~16COUT1_25\)) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(1),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[4]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[0]~16\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(1),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[1]~14\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X21_Y20_N2
\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(2) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(2) $ ((((!\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[4]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|process_0~0\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[2]~1\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[1]~14\))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[2]~1COUT1_29\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(2),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[4]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[1]~14\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(2),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[2]~1\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X21_Y20_N3
\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(3) = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(3) $ ((\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[4]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|process_0~0\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[3]~3\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[2]~1\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(3))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[2]~1COUT1_29\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(3),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[4]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[2]~1\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(3),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[3]~3\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X21_Y20_N4
\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(4) = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(4) $ ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[4]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|process_0~0\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[4]~5\ = CARRY(((\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(4) & !\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(4),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[4]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[3]~3\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(4),
	cout => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[4]~5\);

-- Location: LC_X21_Y20_N5
\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(5) = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(5) $ ((\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[4]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|process_0~0\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[5]~7\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(5))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(5),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[4]~12_combout\,
	cin => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(5),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[5]~7\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X21_Y20_N8
\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~0_combout\ = (!\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(5) & (!\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(4) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(3)) # 
-- (!\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(2),
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(5),
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(4),
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~0_combout\);

-- Location: LC_X21_Y20_N6
\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(6) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(6) $ ((((!(!\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[5]~7\) # 
-- (\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[4]~12_combout\, , , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|process_0~0\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[6]~9\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[5]~7\))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[6]~9COUT1_35\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(6),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[4]~12_combout\,
	cin => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[5]~7\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(6),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[6]~9\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X21_Y20_N7
\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(7) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(7) $ (((((!\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[6]~9\) # 
-- (\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[4]~12_combout\, , , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|process_0~0\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(7),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[4]~12_combout\,
	cin => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[6]~9\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(7));

-- Location: LC_X21_Y20_N9
\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~1_combout\ = ((\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~0_combout\ & (!\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(7) & !\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~0_combout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(7),
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~1_combout\);

-- Location: LC_X22_Y21_N8
\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~regout\ = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|process_0~0\) # ((\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~regout\ & ((\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~1_combout\) # 
-- (\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffc8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~1_combout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~regout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|process_0~0\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~regout\);

-- Location: LC_X22_Y21_N6
\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|CHECK~regout\ = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|CHECK~regout\)) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~regout\ & 
-- ((\A1_DSC_WIDTH|Syc_SDSC_GEN:6:SYC_SDSC|OUTPUT~regout\) # ((\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|CHECK~regout\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bab8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|CHECK~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~regout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:SYC_SDSC|OUTPUT~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|CHECK~regout\);

-- Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\A[5]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_A(5),
	combout => \A~combout\(5));

-- Location: LC_X22_Y21_N7
\A1_DSC_WIDTH|Syc_SDSC_GEN:5:SYC_SDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~3\ = (!\A1_DSC_WIDTH|Syc_SDSC_GEN:6:SYC_SDSC|OUTPUT~regout\ & (!\A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~regout\ & (!L16_OUTPUT & !\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~regout\)))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:5:SYC_SDSC|OUTPUT~regout\ = DFFEAS(\WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~3\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \A~combout\(5), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:SYC_SDSC|OUTPUT~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~regout\,
	datac => \A~combout\(5),
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~3\,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:SYC_SDSC|OUTPUT~regout\);

-- Location: LC_X22_Y21_N1
\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[7]~12\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[7]~12_combout\ = (\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|process_0~0_combout\) # ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TENDMARK~regout\ & ((\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~1_combout\) # 
-- (!\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afab",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|process_0~0_combout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~regout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[7]~12_combout\);

-- Location: LC_X23_Y21_N0
\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(0) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~regout\ $ ((\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[7]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[0]~16\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(0))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[0]~16COUT1_25\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(0),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(0),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[0]~16\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X23_Y21_N1
\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(1) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(1) $ ((((\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[7]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[1]~14\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[0]~16\)) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(1)))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[0]~16COUT1_25\)) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(1),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[7]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[0]~16\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(1),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[1]~14\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X23_Y21_N2
\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(2) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(2) $ ((((!\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[7]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[2]~1\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[1]~14\))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[2]~1COUT1_29\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(2),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[7]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[1]~14\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(2),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[2]~1\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X23_Y21_N3
\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(3) = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(3) $ ((\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[7]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[3]~3\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[2]~1\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(3))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[2]~1COUT1_29\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(3),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[7]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[2]~1\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(3),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[3]~3\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X23_Y21_N4
\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(4) = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(4) $ ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[7]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[4]~5\ = CARRY(((\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(4) & !\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(4),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[7]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[3]~3\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(4),
	cout => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[4]~5\);

-- Location: LC_X23_Y21_N5
\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(5) = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(5) $ ((\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[7]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[5]~7\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(5))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(5),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[7]~12_combout\,
	cin => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(5),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[5]~7\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X23_Y21_N8
\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~0_combout\ = (!\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(4) & (!\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(5) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(3)) # 
-- (!\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0007",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(2),
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(3),
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(4),
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~0_combout\);

-- Location: LC_X23_Y21_N6
\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(6) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(6) $ ((((!(!\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[5]~7\) # 
-- (\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[7]~12_combout\, , , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[6]~9\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[5]~7\))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[6]~9COUT1_35\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(6),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[7]~12_combout\,
	cin => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[5]~7\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(6),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[6]~9\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X23_Y21_N7
\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(7) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(7) $ (((((!\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[6]~9\) # 
-- (\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[7]~12_combout\, , , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(7),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[7]~12_combout\,
	cin => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[6]~9\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(7));

-- Location: LC_X23_Y21_N9
\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~1_combout\ = ((\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~0_combout\ & (!\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(7) & !\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~0_combout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(7),
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~1_combout\);

-- Location: LC_X22_Y21_N4
\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TENDMARK~regout\ = DFFEAS(((\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~regout\ & (!\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TENDMARK~regout\ & !\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~1_combout\))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~regout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TENDMARK~regout\);

-- Location: LC_X22_Y21_N5
\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|CHECK~regout\ = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~regout\ & (((\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|CHECK~regout\)))) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~regout\ & 
-- ((\A1_DSC_WIDTH|Syc_SDSC_GEN:5:SYC_SDSC|OUTPUT~regout\) # ((\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|CHECK~regout\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccea",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:SYC_SDSC|OUTPUT~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|CHECK~regout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|CHECK~regout\);

-- Location: LC_X22_Y21_N0
\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|process_0~0_combout\ = ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|CHECK~regout\ & (\A1_DSC_WIDTH|Syc_SDSC_GEN:5:SYC_SDSC|OUTPUT~regout\ & !\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0030",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|CHECK~regout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:SYC_SDSC|OUTPUT~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|process_0~0_combout\);

-- Location: LC_X22_Y21_N3
\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~regout\ = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|process_0~0_combout\) # ((\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~regout\ & ((\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TENDMARK~regout\) # 
-- (\A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eeea",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|process_0~0_combout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~regout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~regout\);

-- Location: LC_X22_Y22_N2
\WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~4\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~4_combout\ = (\WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~1\ & (\WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~2\ & (\WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~0\ & \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~1\,
	datab => \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~2\,
	datac => \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~0\,
	datad => \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~4_combout\);

-- Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\A[19]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_A(19),
	combout => \A~combout\(19));

-- Location: LC_X36_Y31_N4
\A1_DSC_WIDTH|SYC_LDSC_GEN:3:SYC_LDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|process_0~0\ = (!\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~regout\ & (!\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|CHECK~regout\ & (L30_OUTPUT)))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:3:SYC_LDSC|OUTPUT~regout\ = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|process_0~0\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \A~combout\(19), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|CHECK~regout\,
	datac => \A~combout\(19),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|process_0~0\,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:SYC_LDSC|OUTPUT~regout\);

-- Location: LC_X36_Y31_N0
\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|CHECK~regout\ = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|CHECK~regout\)) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~regout\ & 
-- ((\A1_DSC_WIDTH|SYC_LDSC_GEN:3:SYC_LDSC|OUTPUT~regout\) # ((\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|CHECK~regout\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dcd8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|CHECK~regout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:SYC_LDSC|OUTPUT~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|CHECK~regout\);

-- Location: LC_X37_Y31_N2
\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[0]~12\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[0]~12_combout\ = (\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|process_0~0\) # ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TENDMARK~regout\ & ((\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~1_combout\) # 
-- (!\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ddcd",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TENDMARK~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|process_0~0\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[0]~12_combout\);

-- Location: LC_X37_Y32_N0
\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(0) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~regout\ $ ((\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[0]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[0]~16\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(0))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[0]~16COUT1_25\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(0),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(0),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[0]~16\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X37_Y32_N1
\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(1) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(1) $ ((((\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[0]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[1]~14\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[0]~16\)) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(1)))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[0]~16COUT1_25\)) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(1),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[0]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[0]~16\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(1),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[1]~14\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X37_Y32_N2
\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(2) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(2) $ ((((!\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[0]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[2]~1\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[1]~14\))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[2]~1COUT1_29\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(2),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[0]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[1]~14\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(2),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[2]~1\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X37_Y32_N3
\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(3) = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(3) $ ((\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[0]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[3]~3\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[2]~1\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(3))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[2]~1COUT1_29\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(3),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[0]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[2]~1\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(3),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[3]~3\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X37_Y32_N4
\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(4) = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(4) $ ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[0]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[4]~5\ = CARRY(((\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(4) & !\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(4),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[0]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[3]~3\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(4),
	cout => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[4]~5\);

-- Location: LC_X37_Y32_N5
\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(5) = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(5) $ ((\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[0]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[5]~7\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(5))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(5),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[0]~12_combout\,
	cin => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(5),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[5]~7\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X37_Y32_N6
\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(6) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(6) $ ((((!(!\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[5]~7\) # 
-- (\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[0]~12_combout\, , , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[6]~9\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[5]~7\))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[6]~9COUT1_35\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(6),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[0]~12_combout\,
	cin => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[5]~7\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(6),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[6]~9\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X37_Y32_N7
\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(7) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(7) $ (((((!\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[6]~9\) # 
-- (\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[0]~12_combout\, , , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|process_0~0\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(7),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[0]~12_combout\,
	cin => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[6]~9\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(7));

-- Location: LC_X37_Y32_N8
\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~0_combout\ = (!\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(5) & (!\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(4) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(3)) # 
-- (!\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(2),
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(5),
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(4),
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~0_combout\);

-- Location: LC_X37_Y32_N9
\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~1_combout\ = (!\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(6) & (((!\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(7) & \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(6),
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(7),
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~1_combout\);

-- Location: LC_X36_Y31_N1
\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TENDMARK~regout\ = DFFEAS((!\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TENDMARK~regout\ & (((\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~regout\ & !\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~1_combout\)))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0050",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TENDMARK~regout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TENDMARK~regout\);

-- Location: LC_X36_Y31_N9
\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~regout\ = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|process_0~0\) # ((\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~regout\ & ((\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TENDMARK~regout\) # 
-- (\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcec",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TENDMARK~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|process_0~0\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~regout\);

-- Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\A[18]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_A(18),
	combout => \A~combout\(18));

-- Location: LC_X36_Y31_N6
\A1_DSC_WIDTH|SYC_LDSC_GEN:2:SYC_LDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~11\ = (!\A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~regout\ & (!\A1_DSC_WIDTH|SYC_LDSC_GEN:3:SYC_LDSC|OUTPUT~regout\ & (!L29_OUTPUT & !\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~regout\)))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:2:SYC_LDSC|OUTPUT~regout\ = DFFEAS(\WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~11\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \A~combout\(18), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:3:SYC_LDSC|OUTPUT~regout\,
	datac => \A~combout\(18),
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~11\,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:SYC_LDSC|OUTPUT~regout\);

-- Location: LC_X36_Y31_N8
\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[6]~12\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[6]~12_combout\ = (\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|process_0~0_combout\) # ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TENDMARK~regout\ & ((\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~1_combout\) # 
-- (!\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afab",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|process_0~0_combout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~regout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[6]~12_combout\);

-- Location: LC_X36_Y32_N0
\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(0) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~regout\ $ ((\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[6]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[0]~16\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(0))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[0]~16COUT1_25\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(0),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[6]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(0),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[0]~16\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X36_Y32_N1
\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(1) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(1) $ ((((\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[6]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[1]~14\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[0]~16\)) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(1)))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[0]~16COUT1_25\)) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(1),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[6]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[0]~16\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(1),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[1]~14\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X36_Y32_N2
\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(2) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(2) $ ((((!\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[6]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[2]~1\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[1]~14\))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[2]~1COUT1_29\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(2),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[6]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[1]~14\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(2),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[2]~1\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X36_Y32_N3
\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(3) = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(3) $ ((\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[6]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[3]~3\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[2]~1\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(3))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[2]~1COUT1_29\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(3),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[6]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[2]~1\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(3),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[3]~3\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X36_Y32_N4
\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(4) = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(4) $ ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[6]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[4]~5\ = CARRY(((\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(4) & !\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(4),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[6]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[3]~3\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(4),
	cout => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[4]~5\);

-- Location: LC_X36_Y32_N5
\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(5) = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(5) $ ((\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[6]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[5]~7\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(5))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(5),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[6]~12_combout\,
	cin => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(5),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[5]~7\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X36_Y32_N6
\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(6) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(6) $ ((((!(!\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[5]~7\) # 
-- (\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[6]~12_combout\, , , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[6]~9\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[5]~7\))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[6]~9COUT1_35\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(6),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[6]~12_combout\,
	cin => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[5]~7\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(6),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[6]~9\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X36_Y32_N7
\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(7) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(7) $ (((((!\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[6]~9\) # 
-- (\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[6]~12_combout\, , , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(7),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[6]~12_combout\,
	cin => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[6]~9\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(7));

-- Location: LC_X36_Y32_N8
\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~0_combout\ = (!\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(5) & (!\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(4) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(3)) # 
-- (!\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(2),
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(5),
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(4),
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~0_combout\);

-- Location: LC_X36_Y32_N9
\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~1_combout\ = (!\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(6) & (((!\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(7) & \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(6),
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(7),
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~1_combout\);

-- Location: LC_X36_Y31_N5
\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TENDMARK~regout\ = DFFEAS(((\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~regout\ & (!\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TENDMARK~regout\ & !\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~1_combout\))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~regout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TENDMARK~regout\);

-- Location: LC_X36_Y31_N7
\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|CHECK~regout\ = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|CHECK~regout\)) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~regout\ & 
-- ((\A1_DSC_WIDTH|SYC_LDSC_GEN:2:SYC_LDSC|OUTPUT~regout\) # ((\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|CHECK~regout\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bba8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|CHECK~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~regout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:SYC_LDSC|OUTPUT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|CHECK~regout\);

-- Location: LC_X36_Y31_N2
\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|process_0~0_combout\ = (\A1_DSC_WIDTH|SYC_LDSC_GEN:2:SYC_LDSC|OUTPUT~regout\ & (((!\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|CHECK~regout\ & !\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:SYC_LDSC|OUTPUT~regout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|CHECK~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|process_0~0_combout\);

-- Location: LC_X36_Y31_N3
\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~regout\ = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|process_0~0_combout\) # ((\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~regout\ & ((\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TENDMARK~regout\) # 
-- (\A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eeea",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|process_0~0_combout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~regout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~regout\);

-- Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\A[17]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_A(17),
	combout => \A~combout\(17));

-- Location: LC_X18_Y32_N3
\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~regout\ = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|process_0~0\) # ((\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~regout\ & ((\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TENDMARK~regout\) # 
-- (\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fef0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TENDMARK~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~1_combout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|process_0~0\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~regout\);

-- Location: LC_X18_Y32_N5
\A1_DSC_WIDTH|SYC_LDSC_GEN:1:SYC_LDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|process_0~0\ = (!\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|CHECK~regout\ & (((L28_OUTPUT & !\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~regout\))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:1:SYC_LDSC|OUTPUT~regout\ = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|process_0~0\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \A~combout\(17), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0050",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|CHECK~regout\,
	datac => \A~combout\(17),
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|process_0~0\,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:SYC_LDSC|OUTPUT~regout\);

-- Location: LC_X17_Y32_N2
\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~12\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~12_combout\ = (\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|process_0~0\) # ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TENDMARK~regout\ & ((\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~1_combout\) # 
-- (!\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dcdd",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TENDMARK~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|process_0~0\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~1_combout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~12_combout\);

-- Location: LC_X17_Y31_N0
\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(0) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~regout\ $ ((\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[0]~16\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(0))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[0]~16COUT1_25\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(0),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(0),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[0]~16\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X17_Y31_N1
\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(1) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(1) $ ((((\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[1]~14\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[0]~16\)) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(1)))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[0]~16COUT1_25\)) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(1),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[0]~16\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(1),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[1]~14\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X17_Y31_N2
\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(2) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(2) $ ((((!\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[2]~1\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[1]~14\))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[2]~1COUT1_29\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(2),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[1]~14\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(2),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[2]~1\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X17_Y31_N3
\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(3) = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(3) $ ((\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[3]~3\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[2]~1\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(3))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[2]~1COUT1_29\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(3),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[2]~1\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(3),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[3]~3\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X17_Y31_N4
\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(4) = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(4) $ ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[4]~5\ = CARRY(((\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(4) & !\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(4),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[3]~3\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(4),
	cout => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[4]~5\);

-- Location: LC_X17_Y31_N5
\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(5) = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(5) $ ((\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~7\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(5))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(5),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~12_combout\,
	cin => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(5),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~7\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X17_Y31_N6
\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(6) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(6) $ ((((!(!\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~7\) # 
-- (\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~12_combout\, , , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[6]~9\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~7\))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[6]~9COUT1_35\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(6),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~12_combout\,
	cin => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~7\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(6),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[6]~9\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X17_Y31_N7
\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(7) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(7) $ (((((!\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[6]~9\) # 
-- (\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~12_combout\, , , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|process_0~0\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(7),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~12_combout\,
	cin => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[6]~9\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(7));

-- Location: LC_X17_Y31_N8
\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~0_combout\ = (!\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(5) & (!\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(4) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(3)) # 
-- (!\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(2),
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(5),
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(4),
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~0_combout\);

-- Location: LC_X17_Y31_N9
\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~1_combout\ = (!\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(6) & (((!\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(7) & \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(6),
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(7),
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~1_combout\);

-- Location: LC_X18_Y32_N1
\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TENDMARK~regout\ = DFFEAS((!\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TENDMARK~regout\ & (!\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~1_combout\ & ((\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~regout\)))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TENDMARK~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~1_combout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TENDMARK~regout\);

-- Location: LC_X18_Y32_N8
\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|CHECK~regout\ = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~regout\ & (((\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|CHECK~regout\)))) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~regout\ & 
-- ((\A1_DSC_WIDTH|SYC_LDSC_GEN:1:SYC_LDSC|OUTPUT~regout\) # ((\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TENDMARK~regout\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|CHECK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fe0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TENDMARK~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:SYC_LDSC|OUTPUT~regout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|CHECK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|CHECK~regout\);

-- Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\A[15]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_A(15),
	combout => \A~combout\(15));

-- Location: LC_X18_Y32_N0
\A1_DSC_WIDTH|Syc_SDSC_GEN:15:SYC_SDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~10\ = (!\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~regout\ & (!\A1_DSC_WIDTH|SYC_LDSC_GEN:1:SYC_LDSC|OUTPUT~regout\ & (!L26_OUTPUT & !\A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~regout\)))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:15:SYC_SDSC|OUTPUT~regout\ = DFFEAS(\WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~10\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \A~combout\(15), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:SYC_LDSC|OUTPUT~regout\,
	datac => \A~combout\(15),
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~10\,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:SYC_SDSC|OUTPUT~regout\);

-- Location: LC_X18_Y32_N4
\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TENDMARK~regout\ = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~regout\ & (!\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~1_combout\ & (!\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TENDMARK~regout\))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0202",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~1_combout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TENDMARK~regout\);

-- Location: LC_X18_Y32_N9
\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|CHECK~regout\ = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|CHECK~regout\)) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~regout\ & 
-- ((\A1_DSC_WIDTH|Syc_SDSC_GEN:15:SYC_SDSC|OUTPUT~regout\) # ((\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|CHECK~regout\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|CHECK~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TENDMARK~regout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:SYC_SDSC|OUTPUT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|CHECK~regout\);

-- Location: LC_X18_Y32_N6
\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|process_0~0_combout\ = (!\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|Syc_SDSC_GEN:15:SYC_SDSC|OUTPUT~regout\ & (!\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|CHECK~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0404",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:SYC_SDSC|OUTPUT~regout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|CHECK~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|process_0~0_combout\);

-- Location: LC_X18_Y32_N2
\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[0]~12\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[0]~12_combout\ = (\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|process_0~0_combout\) # ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TENDMARK~regout\ & ((\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~1_combout\) # 
-- (!\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff0d",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~1_combout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[0]~12_combout\);

-- Location: LC_X21_Y32_N0
\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(0) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~regout\ $ ((\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[0]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[0]~16\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(0))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[0]~16COUT1_25\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(0),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(0),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[0]~16\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X21_Y32_N1
\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(1) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(1) $ ((((\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[0]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[1]~14\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[0]~16\)) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(1)))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[0]~16COUT1_25\)) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(1),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[0]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[0]~16\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(1),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[1]~14\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X21_Y32_N2
\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(2) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(2) $ ((((!\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[0]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[2]~1\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[1]~14\))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[2]~1COUT1_29\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(2),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[0]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[1]~14\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(2),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[2]~1\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X21_Y32_N3
\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(3) = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(3) $ ((\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[0]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[3]~3\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[2]~1\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(3))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[2]~1COUT1_29\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(3),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[0]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[2]~1\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(3),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[3]~3\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X21_Y32_N4
\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(4) = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(4) $ ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[0]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[4]~5\ = CARRY(((\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(4) & !\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(4),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[0]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[3]~3\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(4),
	cout => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[4]~5\);

-- Location: LC_X21_Y32_N5
\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(5) = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(5) $ ((\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[0]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[5]~7\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(5))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(5),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[0]~12_combout\,
	cin => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(5),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[5]~7\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X21_Y32_N8
\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~0_combout\ = (!\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(5) & (!\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(4) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(3)) # 
-- (!\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(2),
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(5),
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(4),
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~0_combout\);

-- Location: LC_X21_Y32_N6
\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(6) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(6) $ ((((!(!\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[5]~7\) # 
-- (\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[0]~12_combout\, , , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[6]~9\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[5]~7\))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[6]~9COUT1_35\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(6),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[0]~12_combout\,
	cin => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[5]~7\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(6),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[6]~9\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X21_Y32_N7
\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(7) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(7) $ (((((!\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[6]~9\) # 
-- (\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[0]~12_combout\, , , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(7),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[0]~12_combout\,
	cin => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[6]~9\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(7));

-- Location: LC_X21_Y32_N9
\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~1_combout\ = ((\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~0_combout\ & (!\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(7) & !\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~0_combout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(7),
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~1_combout\);

-- Location: LC_X18_Y32_N7
\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~regout\ = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|process_0~0_combout\) # ((\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~regout\ & ((\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~1_combout\) # 
-- (\A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffa8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~1_combout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|process_0~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~regout\);

-- Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\A[23]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_A(23),
	combout => \A~combout\(23));

-- Location: LC_X53_Y17_N5
\A1_DSC_WIDTH|SYC_LDSC_GEN:7:SYC_LDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|process_0~0\ = ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|CHECK~regout\ & (L34_OUTPUT & !\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~regout\)))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:7:SYC_LDSC|OUTPUT~regout\ = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|process_0~0\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \A~combout\(23), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0030",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|CHECK~regout\,
	datac => \A~combout\(23),
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|process_0~0\,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:SYC_LDSC|OUTPUT~regout\);

-- Location: LC_X53_Y16_N2
\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[2]~12\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[2]~12_combout\ = (\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|process_0~0\) # ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TENDMARK~regout\ & ((\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~1_combout\) # 
-- (!\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfcd",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|process_0~0\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[2]~12_combout\);

-- Location: LC_X54_Y16_N0
\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(0) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~regout\ $ ((\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[2]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[0]~16\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(0))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[0]~16COUT1_25\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(0),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(0),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[0]~16\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X54_Y16_N1
\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(1) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(1) $ ((((\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[2]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[1]~14\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[0]~16\)) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(1)))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[0]~16COUT1_25\)) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(1),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[2]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[0]~16\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(1),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[1]~14\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X54_Y16_N2
\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(2) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(2) $ ((((!\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[2]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[2]~1\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[1]~14\))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[2]~1COUT1_29\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(2),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[2]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[1]~14\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(2),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[2]~1\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X54_Y16_N3
\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(3) = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(3) $ ((\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[2]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[3]~3\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[2]~1\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(3))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[2]~1COUT1_29\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(3),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[2]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[2]~1\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(3),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[3]~3\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X54_Y16_N4
\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(4) = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(4) $ ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[2]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[4]~5\ = CARRY(((\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(4) & !\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(4),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[2]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[3]~3\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(4),
	cout => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[4]~5\);

-- Location: LC_X54_Y16_N5
\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(5) = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(5) $ ((\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[2]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[5]~7\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(5))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(5),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[2]~12_combout\,
	cin => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(5),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[5]~7\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X54_Y16_N6
\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(6) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(6) $ ((((!(!\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[5]~7\) # 
-- (\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[2]~12_combout\, , , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[6]~9\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[5]~7\))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[6]~9COUT1_35\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(6),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[2]~12_combout\,
	cin => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[5]~7\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(6),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[6]~9\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X54_Y16_N7
\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(7) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(7) $ (((((!\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[6]~9\) # 
-- (\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[2]~12_combout\, , , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|process_0~0\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(7),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[2]~12_combout\,
	cin => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[6]~9\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(7));

-- Location: LC_X54_Y16_N8
\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~0_combout\ = (!\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(5) & (!\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(4) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(3)) # 
-- (!\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(2),
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(5),
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(4),
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~0_combout\);

-- Location: LC_X54_Y16_N9
\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~1_combout\ = (!\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(6) & (((!\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(7) & \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(6),
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(7),
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~1_combout\);

-- Location: LC_X53_Y17_N0
\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~regout\ = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|process_0~0\) # ((\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~regout\ & ((\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TENDMARK~regout\) # 
-- (\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffc8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TENDMARK~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~regout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~1_combout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|process_0~0\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~regout\);

-- Location: LC_X53_Y17_N1
\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TENDMARK~regout\ = DFFEAS((!\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TENDMARK~regout\ & (\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~regout\ & (!\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~1_combout\))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0404",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TENDMARK~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~regout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TENDMARK~regout\);

-- Location: LC_X53_Y17_N4
\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|CHECK~regout\ = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~regout\ & (((\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|CHECK~regout\)))) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~regout\ & 
-- ((\A1_DSC_WIDTH|SYC_LDSC_GEN:7:SYC_LDSC|OUTPUT~regout\) # ((\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TENDMARK~regout\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|CHECK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TENDMARK~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|CHECK~regout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:SYC_LDSC|OUTPUT~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|CHECK~regout\);

-- Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\A[22]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_A(22),
	combout => \A~combout\(22));

-- Location: LC_X53_Y17_N8
\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[1]~12\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[1]~12_combout\ = (\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|process_0~0_combout\) # ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TENDMARK~regout\ & ((\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~1_combout\) # 
-- (!\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afab",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|process_0~0_combout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~regout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[1]~12_combout\);

-- Location: LC_X54_Y17_N0
\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(0) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~regout\ $ ((\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[1]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[0]~16\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(0))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[0]~16COUT1_25\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(0),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[1]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(0),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[0]~16\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X54_Y17_N1
\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(1) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(1) $ ((((\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[1]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[1]~14\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[0]~16\)) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(1)))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[0]~16COUT1_25\)) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(1),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[1]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[0]~16\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(1),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[1]~14\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X54_Y17_N2
\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(2) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(2) $ ((((!\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[1]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[2]~1\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[1]~14\))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[2]~1COUT1_29\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(2),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[1]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[1]~14\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(2),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[2]~1\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X54_Y17_N3
\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(3) = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(3) $ ((\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[1]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[3]~3\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[2]~1\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(3))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[2]~1COUT1_29\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(3),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[1]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[2]~1\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(3),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[3]~3\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X54_Y17_N4
\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(4) = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(4) $ ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[1]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[4]~5\ = CARRY(((\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(4) & !\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(4),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[1]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[3]~3\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(4),
	cout => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[4]~5\);

-- Location: LC_X54_Y17_N5
\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(5) = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(5) $ ((\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[1]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[5]~7\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(5))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(5),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[1]~12_combout\,
	cin => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(5),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[5]~7\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X54_Y17_N6
\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(6) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(6) $ ((((!(!\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[5]~7\) # 
-- (\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[1]~12_combout\, , , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[6]~9\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[5]~7\))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[6]~9COUT1_35\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(6),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[1]~12_combout\,
	cin => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[5]~7\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(6),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[6]~9\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X54_Y17_N7
\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(7) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(7) $ (((((!\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[6]~9\) # 
-- (\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[1]~12_combout\, , , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(7),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[1]~12_combout\,
	cin => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[6]~9\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(7));

-- Location: LC_X54_Y17_N8
\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~0_combout\ = (!\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(5) & (!\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(4) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(3)) # 
-- (!\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(2),
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(5),
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(4),
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~0_combout\);

-- Location: LC_X54_Y17_N9
\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~1_combout\ = (!\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(6) & (((!\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(7) & \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(6),
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(7),
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~1_combout\);

-- Location: LC_X53_Y17_N7
\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TENDMARK~regout\ = DFFEAS(((\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~regout\ & (!\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TENDMARK~regout\ & !\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~1_combout\))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~regout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TENDMARK~regout\);

-- Location: LC_X53_Y17_N6
\A1_DSC_WIDTH|SYC_LDSC_GEN:6:SYC_LDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~13\ = (!\A1_DSC_WIDTH|SYC_LDSC_GEN:7:SYC_LDSC|OUTPUT~regout\ & (!\A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~regout\ & (!L33_OUTPUT & !\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~regout\)))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:6:SYC_LDSC|OUTPUT~regout\ = DFFEAS(\WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~13\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \A~combout\(22), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:SYC_LDSC|OUTPUT~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~regout\,
	datac => \A~combout\(22),
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~13\,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:SYC_LDSC|OUTPUT~regout\);

-- Location: LC_X53_Y17_N9
\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|CHECK~regout\ = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|CHECK~regout\)) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~regout\ & 
-- ((\A1_DSC_WIDTH|SYC_LDSC_GEN:6:SYC_LDSC|OUTPUT~regout\) # ((\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|CHECK~regout\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bba8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|CHECK~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~regout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:SYC_LDSC|OUTPUT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|CHECK~regout\);

-- Location: LC_X53_Y17_N2
\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|process_0~0_combout\ = ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~regout\ & (!\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|CHECK~regout\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:6:SYC_LDSC|OUTPUT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0300",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~regout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|CHECK~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:SYC_LDSC|OUTPUT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|process_0~0_combout\);

-- Location: LC_X53_Y17_N3
\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~regout\ = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|process_0~0_combout\) # ((\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~regout\ & ((\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TENDMARK~regout\) # 
-- (\A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eeea",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|process_0~0_combout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~regout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~regout\);

-- Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\A[21]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_A(21),
	combout => \A~combout\(21));

-- Location: LC_X26_Y26_N9
\A1_DSC_WIDTH|SYC_LDSC_GEN:5:SYC_LDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|process_0~0\ = ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|CHECK~regout\ & (L32_OUTPUT & !\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~regout\)))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:5:SYC_LDSC|OUTPUT~regout\ = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|process_0~0\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \A~combout\(21), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0030",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|CHECK~regout\,
	datac => \A~combout\(21),
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|process_0~0\,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:SYC_LDSC|OUTPUT~regout\);

-- Location: LC_X26_Y26_N6
\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TENDMARK~regout\ = DFFEAS(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TENDMARK~regout\ & (!\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~1_combout\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~regout\))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0300",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TENDMARK~regout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~1_combout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TENDMARK~regout\);

-- Location: LC_X25_Y26_N2
\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[7]~12\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[7]~12_combout\ = (\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|process_0~0\) # ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TENDMARK~regout\ & ((\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~1_combout\) # 
-- (!\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4f5",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TENDMARK~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~1_combout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|process_0~0\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[7]~12_combout\);

-- Location: LC_X24_Y26_N0
\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(0) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~regout\ $ ((\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[0]~16\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(0))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[0]~16COUT1_25\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(0),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(0),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[0]~16\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X24_Y26_N1
\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(1) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(1) $ ((((\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[1]~14\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[0]~16\)) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(1)))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[0]~16COUT1_25\)) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(1),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[0]~16\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(1),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[1]~14\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X24_Y26_N2
\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(2) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(2) $ ((((!\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[2]~1\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[1]~14\))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[2]~1COUT1_29\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(2),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[1]~14\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(2),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[2]~1\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X24_Y26_N3
\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(3) = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(3) $ ((\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[3]~3\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[2]~1\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(3))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[2]~1COUT1_29\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(3),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[2]~1\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(3),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[3]~3\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X24_Y26_N4
\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(4) = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(4) $ ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[4]~5\ = CARRY(((\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(4) & !\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(4),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[3]~3\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(4),
	cout => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[4]~5\);

-- Location: LC_X24_Y26_N5
\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(5) = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(5) $ ((\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[5]~7\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(5))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(5),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(5),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[5]~7\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X24_Y26_N6
\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(6) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(6) $ ((((!(!\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[5]~7\) # 
-- (\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[7]~12_combout\, , , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[6]~9\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[5]~7\))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[6]~9COUT1_35\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(6),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[5]~7\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(6),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[6]~9\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X24_Y26_N7
\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(7) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(7) $ (((((!\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[6]~9\) # 
-- (\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[7]~12_combout\, , , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|process_0~0\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(7),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[6]~9\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(7));

-- Location: LC_X24_Y26_N8
\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~0_combout\ = (!\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(5) & (!\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(4) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(3)) # 
-- (!\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(2),
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(5),
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(4),
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~0_combout\);

-- Location: LC_X24_Y26_N9
\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~1_combout\ = (!\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(6) & (((!\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(7) & \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(6),
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(7),
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~1_combout\);

-- Location: LC_X26_Y26_N3
\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~regout\ = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|process_0~0\) # ((\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~regout\ & ((\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~1_combout\) # 
-- (\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "feaa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|process_0~0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~1_combout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~regout\);

-- Location: LC_X26_Y26_N5
\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|CHECK~regout\ = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~regout\ & (((\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|CHECK~regout\)))) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~regout\ & 
-- ((\A1_DSC_WIDTH|SYC_LDSC_GEN:5:SYC_LDSC|OUTPUT~regout\) # ((\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TENDMARK~regout\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|CHECK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fe22",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:SYC_LDSC|OUTPUT~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~regout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|CHECK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|CHECK~regout\);

-- Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\A[20]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_A(20),
	combout => \A~combout\(20));

-- Location: LC_X26_Y26_N8
\A1_DSC_WIDTH|SYC_LDSC_GEN:4:SYC_LDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~12\ = (!\A1_DSC_WIDTH|SYC_LDSC_GEN:5:SYC_LDSC|OUTPUT~regout\ & (!\A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~regout\ & (!L31_OUTPUT & !\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~regout\)))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:4:SYC_LDSC|OUTPUT~regout\ = DFFEAS(\WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~12\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \A~combout\(20), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:SYC_LDSC|OUTPUT~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~regout\,
	datac => \A~combout\(20),
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~12\,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:SYC_LDSC|OUTPUT~regout\);

-- Location: LC_X26_Y26_N2
\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[7]~12\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[7]~12_combout\ = (\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|process_0~0_combout\) # ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TENDMARK~regout\ & ((\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~1_combout\) # 
-- (!\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfcd",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|process_0~0_combout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[7]~12_combout\);

-- Location: LC_X27_Y26_N0
\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(0) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~regout\ $ ((\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[0]~16\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(0))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[0]~16COUT1_25\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(0),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(0),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[0]~16\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X27_Y26_N1
\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(1) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(1) $ ((((\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[1]~14\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[0]~16\)) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(1)))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[0]~16COUT1_25\)) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(1),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[0]~16\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(1),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[1]~14\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X27_Y26_N2
\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(2) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(2) $ ((((!\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[2]~1\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[1]~14\))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[2]~1COUT1_29\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(2),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[1]~14\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(2),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[2]~1\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X27_Y26_N3
\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(3) = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(3) $ ((\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[3]~3\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[2]~1\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(3))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[2]~1COUT1_29\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(3),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[2]~1\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(3),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[3]~3\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X27_Y26_N4
\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(4) = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(4) $ ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[4]~5\ = CARRY(((\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(4) & !\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(4),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[3]~3\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(4),
	cout => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[4]~5\);

-- Location: LC_X27_Y26_N5
\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(5) = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(5) $ ((\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[5]~7\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(5))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(5),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(5),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[5]~7\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X27_Y26_N8
\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~0_combout\ = (!\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(4) & (!\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(5) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(3)) # 
-- (!\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0007",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(2),
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(3),
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(4),
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~0_combout\);

-- Location: LC_X27_Y26_N6
\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(6) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(6) $ ((((!(!\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[5]~7\) # 
-- (\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[7]~12_combout\, , , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[6]~9\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[5]~7\))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[6]~9COUT1_35\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(6),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[5]~7\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(6),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[6]~9\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X27_Y26_N7
\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(7) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(7) $ (((((!\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[6]~9\) # 
-- (\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[7]~12_combout\, , , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(7),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[6]~9\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(7));

-- Location: LC_X27_Y26_N9
\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~1_combout\ = ((\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~0_combout\ & (!\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(7) & !\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~0_combout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(7),
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~1_combout\);

-- Location: LC_X26_Y26_N4
\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TENDMARK~regout\ = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~regout\ & (((!\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TENDMARK~regout\ & !\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~1_combout\)))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~regout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TENDMARK~regout\);

-- Location: LC_X26_Y26_N7
\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|CHECK~regout\ = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|CHECK~regout\)) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~regout\ & 
-- ((\A1_DSC_WIDTH|SYC_LDSC_GEN:4:SYC_LDSC|OUTPUT~regout\) # ((\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|CHECK~regout\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaec",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|CHECK~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:SYC_LDSC|OUTPUT~regout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|CHECK~regout\);

-- Location: LC_X26_Y26_N0
\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|process_0~0_combout\ = ((\A1_DSC_WIDTH|SYC_LDSC_GEN:4:SYC_LDSC|OUTPUT~regout\ & (!\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|CHECK~regout\ & !\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:SYC_LDSC|OUTPUT~regout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|CHECK~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|process_0~0_combout\);

-- Location: LC_X26_Y26_N1
\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~regout\ = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|process_0~0_combout\) # ((\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~regout\ & ((\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TENDMARK~regout\) # 
-- (\A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eeec",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|process_0~0_combout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~regout\);

-- Location: LC_X33_Y26_N7
\WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~14\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~14_combout\ = (\WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~11\ & (\WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~10\ & (\WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~13\ & \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~12\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~11\,
	datab => \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~10\,
	datac => \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~13\,
	datad => \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~12\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~14_combout\);

-- Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\A[10]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_A(10),
	combout => \A~combout\(10));

-- Location: LC_X33_Y20_N0
\A1_DSC_WIDTH|Syc_SDSC_GEN:10:SYC_SDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|process_0~0\ = (!\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~regout\ & (((L21_OUTPUT & !\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|CHECK~regout\))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:10:SYC_SDSC|OUTPUT~regout\ = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|process_0~0\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \A~combout\(10), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0050",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~regout\,
	datac => \A~combout\(10),
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|CHECK~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|process_0~0\,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:SYC_SDSC|OUTPUT~regout\);

-- Location: LC_X33_Y20_N5
\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|CHECK~regout\ = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~regout\ & (((\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|CHECK~regout\)))) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~regout\ & 
-- ((\A1_DSC_WIDTH|Syc_SDSC_GEN:10:SYC_SDSC|OUTPUT~regout\) # ((\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TENDMARK~regout\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|CHECK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TENDMARK~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|CHECK~regout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:SYC_SDSC|OUTPUT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|CHECK~regout\);

-- Location: LC_X33_Y19_N2
\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[0]~12\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[0]~12_combout\ = (\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|process_0~0\) # ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TENDMARK~regout\ & ((\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~1_combout\) # 
-- (!\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfcd",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|process_0~0\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[0]~12_combout\);

-- Location: LC_X34_Y19_N0
\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(0) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(0) $ ((\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~regout\)), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[0]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|process_0~0\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[0]~16\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(0) & (\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~regout\)))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[0]~16COUT1_25\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(0) & (\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(0),
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(0),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[0]~16\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X34_Y19_N1
\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(1) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(1) $ ((((\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[0]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|process_0~0\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[1]~14\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[0]~16\)) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(1)))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[0]~16COUT1_25\)) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(1),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[0]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[0]~16\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(1),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[1]~14\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X34_Y19_N2
\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(2) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(2) $ ((((!\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[0]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|process_0~0\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[2]~1\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[1]~14\))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[2]~1COUT1_29\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(2),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[0]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[1]~14\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(2),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[2]~1\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X34_Y19_N3
\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(3) = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(3) $ ((\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[0]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|process_0~0\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[3]~3\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[2]~1\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(3))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[2]~1COUT1_29\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(3),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[0]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[2]~1\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(3),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[3]~3\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X34_Y19_N4
\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(4) = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(4) $ ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[0]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|process_0~0\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[4]~5\ = CARRY(((\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(4) & !\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(4),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[0]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[3]~3\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(4),
	cout => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[4]~5\);

-- Location: LC_X34_Y19_N5
\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(5) = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(5) $ ((\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[0]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|process_0~0\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[5]~7\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(5))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(5),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[0]~12_combout\,
	cin => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(5),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[5]~7\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X34_Y19_N6
\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(6) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(6) $ ((((!(!\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[5]~7\) # 
-- (\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[0]~12_combout\, , , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|process_0~0\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[6]~9\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[5]~7\))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[6]~9COUT1_35\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(6),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[0]~12_combout\,
	cin => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[5]~7\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(6),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[6]~9\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X34_Y19_N7
\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(7) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(7) $ (((((!\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[6]~9\) # 
-- (\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[0]~12_combout\, , , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|process_0~0\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(7),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[0]~12_combout\,
	cin => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[6]~9\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(7));

-- Location: LC_X34_Y19_N8
\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~0_combout\ = (!\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(5) & (!\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(4) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(3)) # 
-- (!\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(2),
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(5),
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(4),
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~0_combout\);

-- Location: LC_X34_Y19_N9
\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~1_combout\ = (!\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(6) & (((!\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(7) & \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(6),
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(7),
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~1_combout\);

-- Location: LC_X33_Y20_N4
\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TENDMARK~regout\ = DFFEAS((!\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TENDMARK~regout\ & (((\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~regout\ & !\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~1_combout\)))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0050",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TENDMARK~regout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TENDMARK~regout\);

-- Location: LC_X33_Y20_N9
\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~regout\ = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|process_0~0\) # ((\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~regout\ & ((\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TENDMARK~regout\) # 
-- (\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcec",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TENDMARK~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|process_0~0\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~regout\);

-- Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\A[9]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_A(9),
	combout => \A~combout\(9));

-- Location: LC_X33_Y20_N8
\A1_DSC_WIDTH|Syc_SDSC_GEN:9:SYC_SDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~6\ = (!\A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~regout\ & (!\A1_DSC_WIDTH|Syc_SDSC_GEN:10:SYC_SDSC|OUTPUT~regout\ & (!L20_OUTPUT & !\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~regout\)))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:9:SYC_SDSC|OUTPUT~regout\ = DFFEAS(\WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~6\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \A~combout\(9), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:10:SYC_SDSC|OUTPUT~regout\,
	datac => \A~combout\(9),
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~6\,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:SYC_SDSC|OUTPUT~regout\);

-- Location: LC_X33_Y20_N1
\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[1]~12\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[1]~12_combout\ = (\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|process_0~0_combout\) # ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TENDMARK~regout\ & ((\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~1_combout\) # 
-- (!\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afab",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|process_0~0_combout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~regout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[1]~12_combout\);

-- Location: LC_X34_Y20_N0
\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(0) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~regout\ $ ((\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[1]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[0]~16\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(0))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[0]~16COUT1_25\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(0),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[1]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(0),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[0]~16\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X34_Y20_N1
\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(1) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(1) $ ((((\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[1]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[1]~14\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[0]~16\)) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(1)))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[0]~16COUT1_25\)) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(1),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[1]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[0]~16\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(1),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[1]~14\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X34_Y20_N2
\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(2) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(2) $ ((((!\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[1]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[2]~1\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[1]~14\))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[2]~1COUT1_29\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(2),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[1]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[1]~14\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(2),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[2]~1\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X34_Y20_N3
\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(3) = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(3) $ ((\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[1]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[3]~3\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[2]~1\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(3))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[2]~1COUT1_29\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(3),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[1]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[2]~1\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(3),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[3]~3\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X34_Y20_N4
\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(4) = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(4) $ ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[1]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[4]~5\ = CARRY(((\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(4) & !\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(4),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[1]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[3]~3\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(4),
	cout => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[4]~5\);

-- Location: LC_X34_Y20_N5
\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(5) = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(5) $ ((\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[1]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[5]~7\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(5))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(5),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[1]~12_combout\,
	cin => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(5),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[5]~7\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X34_Y20_N6
\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(6) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(6) $ ((((!(!\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[5]~7\) # 
-- (\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[1]~12_combout\, , , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[6]~9\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[5]~7\))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[6]~9COUT1_35\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(6),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[1]~12_combout\,
	cin => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[5]~7\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(6),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[6]~9\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X34_Y20_N7
\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(7) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(7) $ (((((!\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[6]~9\) # 
-- (\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[1]~12_combout\, , , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(7),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[1]~12_combout\,
	cin => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[6]~9\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(7));

-- Location: LC_X34_Y20_N8
\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~0_combout\ = (!\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(5) & (!\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(4) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(3)) # 
-- (!\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(2),
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(5),
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(4),
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~0_combout\);

-- Location: LC_X34_Y20_N9
\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~1_combout\ = (!\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(6) & (((!\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(7) & \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(6),
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(7),
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~1_combout\);

-- Location: LC_X33_Y20_N7
\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TENDMARK~regout\ = DFFEAS(((\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~regout\ & (!\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TENDMARK~regout\ & !\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~1_combout\))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~regout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TENDMARK~regout\);

-- Location: LC_X33_Y20_N6
\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|CHECK~regout\ = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|CHECK~regout\)) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~regout\ & 
-- ((\A1_DSC_WIDTH|Syc_SDSC_GEN:9:SYC_SDSC|OUTPUT~regout\) # ((\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|CHECK~regout\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaec",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|CHECK~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:SYC_SDSC|OUTPUT~regout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|CHECK~regout\);

-- Location: LC_X33_Y20_N2
\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|process_0~0_combout\ = (!\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|CHECK~regout\ & (((\A1_DSC_WIDTH|Syc_SDSC_GEN:9:SYC_SDSC|OUTPUT~regout\ & !\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0050",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|CHECK~regout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:SYC_SDSC|OUTPUT~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|process_0~0_combout\);

-- Location: LC_X33_Y20_N3
\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~regout\ = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|process_0~0_combout\) # ((\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~regout\ & ((\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TENDMARK~regout\) # 
-- (\A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eeea",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|process_0~0_combout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~regout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~regout\);

-- Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\A[12]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_A(12),
	combout => \A~combout\(12));

-- Location: LC_X11_Y24_N3
\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~regout\ = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|process_0~0\) # ((\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~regout\ & ((\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TENDMARK~regout\) # 
-- (\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffc8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TENDMARK~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~regout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~1_combout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|process_0~0\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~regout\);

-- Location: LC_X11_Y24_N5
\A1_DSC_WIDTH|Syc_SDSC_GEN:12:SYC_SDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|process_0~0\ = ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|CHECK~regout\ & (L23_OUTPUT & !\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~regout\)))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:12:SYC_SDSC|OUTPUT~regout\ = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|process_0~0\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \A~combout\(12), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0030",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|CHECK~regout\,
	datac => \A~combout\(12),
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|process_0~0\,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:SYC_SDSC|OUTPUT~regout\);

-- Location: LC_X11_Y23_N2
\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[3]~12\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[3]~12_combout\ = (\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|process_0~0\) # ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TENDMARK~regout\ & ((\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~1_combout\) # 
-- (!\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dcdd",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TENDMARK~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|process_0~0\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~1_combout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[3]~12_combout\);

-- Location: LC_X11_Y22_N0
\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(0) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(0) $ ((\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~regout\)), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[3]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|process_0~0\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[0]~16\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(0) & (\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~regout\)))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[0]~16COUT1_25\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(0) & (\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(0),
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(0),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[0]~16\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X11_Y22_N1
\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(1) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(1) $ ((((\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[3]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|process_0~0\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[1]~14\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[0]~16\)) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(1)))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[0]~16COUT1_25\)) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(1),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[3]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[0]~16\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(1),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[1]~14\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X11_Y22_N2
\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(2) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(2) $ ((((!\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[3]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|process_0~0\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[2]~1\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[1]~14\))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[2]~1COUT1_29\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(2),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[3]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[1]~14\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(2),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[2]~1\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X11_Y22_N3
\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(3) = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(3) $ ((\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[3]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|process_0~0\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[3]~3\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[2]~1\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(3))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[2]~1COUT1_29\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(3),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[3]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[2]~1\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(3),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[3]~3\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X11_Y22_N4
\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(4) = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(4) $ ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[3]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|process_0~0\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[4]~5\ = CARRY(((\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(4) & !\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(4),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[3]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[3]~3\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(4),
	cout => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[4]~5\);

-- Location: LC_X11_Y22_N5
\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(5) = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(5) $ ((\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[3]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|process_0~0\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[5]~7\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(5))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(5),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[3]~12_combout\,
	cin => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(5),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[5]~7\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X11_Y22_N6
\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(6) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(6) $ ((((!(!\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[5]~7\) # 
-- (\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[3]~12_combout\, , , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|process_0~0\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[6]~9\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[5]~7\))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[6]~9COUT1_35\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(6),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[3]~12_combout\,
	cin => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[5]~7\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(6),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[6]~9\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X11_Y22_N7
\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(7) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(7) $ (((((!\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[6]~9\) # 
-- (\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[3]~12_combout\, , , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|process_0~0\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(7),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[3]~12_combout\,
	cin => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[6]~9\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(7));

-- Location: LC_X11_Y22_N8
\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~0_combout\ = (!\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(5) & (!\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(4) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(3)) # 
-- (!\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(2),
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(5),
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(4),
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~0_combout\);

-- Location: LC_X11_Y22_N9
\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~1_combout\ = (!\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(6) & (((!\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(7) & \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(6),
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(7),
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~1_combout\);

-- Location: LC_X11_Y24_N7
\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TENDMARK~regout\ = DFFEAS((!\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TENDMARK~regout\ & (((!\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~1_combout\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~regout\)))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TENDMARK~regout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~1_combout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TENDMARK~regout\);

-- Location: LC_X11_Y24_N4
\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|CHECK~regout\ = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~regout\ & (((\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|CHECK~regout\)))) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~regout\ & 
-- ((\A1_DSC_WIDTH|Syc_SDSC_GEN:12:SYC_SDSC|OUTPUT~regout\) # ((\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TENDMARK~regout\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|CHECK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0ec",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TENDMARK~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:SYC_SDSC|OUTPUT~regout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|CHECK~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|CHECK~regout\);

-- Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\A[11]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_A(11),
	combout => \A~combout\(11));

-- Location: LC_X11_Y24_N1
\A1_DSC_WIDTH|Syc_SDSC_GEN:11:SYC_SDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~7\ = (!\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~regout\ & (!\A1_DSC_WIDTH|Syc_SDSC_GEN:12:SYC_SDSC|OUTPUT~regout\ & (!L22_OUTPUT & !\A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~regout\)))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:11:SYC_SDSC|OUTPUT~regout\ = DFFEAS(\WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~7\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \A~combout\(11), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:SYC_SDSC|OUTPUT~regout\,
	datac => \A~combout\(11),
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~7\,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:SYC_SDSC|OUTPUT~regout\);

-- Location: LC_X11_Y24_N8
\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[7]~12\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[7]~12_combout\ = (\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|process_0~0_combout\) # ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TENDMARK~regout\ & ((\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~1_combout\) # 
-- (!\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfcd",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|process_0~0_combout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[7]~12_combout\);

-- Location: LC_X12_Y24_N0
\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(0) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~regout\ $ ((\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[7]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[0]~16\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(0))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[0]~16COUT1_25\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(0),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(0),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[0]~16\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X12_Y24_N1
\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(1) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(1) $ ((((\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[7]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[1]~14\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[0]~16\)) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(1)))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[0]~16COUT1_25\)) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(1),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[7]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[0]~16\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(1),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[1]~14\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X12_Y24_N2
\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(2) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(2) $ ((((!\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[7]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[2]~1\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[1]~14\))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[2]~1COUT1_29\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(2),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[7]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[1]~14\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(2),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[2]~1\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X12_Y24_N3
\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(3) = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(3) $ ((\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[7]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[3]~3\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[2]~1\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(3))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[2]~1COUT1_29\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(3),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[7]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[2]~1\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(3),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[3]~3\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X12_Y24_N4
\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(4) = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(4) $ ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[7]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[4]~5\ = CARRY(((\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(4) & !\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(4),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[7]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[3]~3\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(4),
	cout => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[4]~5\);

-- Location: LC_X12_Y24_N5
\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(5) = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(5) $ ((\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[7]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[5]~7\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(5))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(5),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[7]~12_combout\,
	cin => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(5),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[5]~7\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X12_Y24_N6
\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(6) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(6) $ ((((!(!\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[5]~7\) # 
-- (\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[7]~12_combout\, , , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[6]~9\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[5]~7\))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[6]~9COUT1_35\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(6),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[7]~12_combout\,
	cin => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[5]~7\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(6),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[6]~9\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X12_Y24_N7
\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(7) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(7) $ (((((!\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[6]~9\) # 
-- (\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[7]~12_combout\, , , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(7),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[7]~12_combout\,
	cin => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[6]~9\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(7));

-- Location: LC_X12_Y24_N8
\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~0_combout\ = (!\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(5) & (!\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(4) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(3)) # 
-- (!\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(2),
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(5),
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(4),
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~0_combout\);

-- Location: LC_X12_Y24_N9
\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~1_combout\ = (!\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(6) & (((!\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(7) & \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(6),
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(7),
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~1_combout\);

-- Location: LC_X11_Y24_N2
\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TENDMARK~regout\ = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~regout\ & (((!\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TENDMARK~regout\ & !\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~1_combout\)))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~regout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TENDMARK~regout\);

-- Location: LC_X11_Y24_N6
\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|CHECK~regout\ = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~regout\ & (((\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|CHECK~regout\)))) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~regout\ & 
-- ((\A1_DSC_WIDTH|Syc_SDSC_GEN:11:SYC_SDSC|OUTPUT~regout\) # ((\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TENDMARK~regout\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|CHECK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fe0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:SYC_SDSC|OUTPUT~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TENDMARK~regout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|CHECK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|CHECK~regout\);

-- Location: LC_X11_Y24_N0
\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|process_0~0_combout\ = (\A1_DSC_WIDTH|Syc_SDSC_GEN:11:SYC_SDSC|OUTPUT~regout\ & (((!\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~regout\ & !\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|CHECK~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:SYC_SDSC|OUTPUT~regout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|CHECK~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|process_0~0_combout\);

-- Location: LC_X11_Y24_N9
\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~regout\ = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|process_0~0_combout\) # ((\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~regout\ & ((\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TENDMARK~regout\) # 
-- (\A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eeec",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|process_0~0_combout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~regout\);

-- Location: LC_X42_Y21_N2
\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[2]~12\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[2]~12_combout\ = (\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|process_0~0\) # ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TENDMARK~regout\ & ((\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~1_combout\) # 
-- (!\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ddcd",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TENDMARK~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|process_0~0\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[2]~12_combout\);

-- Location: LC_X42_Y22_N0
\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(0) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~regout\ $ ((\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[2]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|process_0~0\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[0]~16\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(0))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[0]~16COUT1_25\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(0),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(0),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[0]~16\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X42_Y22_N1
\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(1) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(1) $ ((((\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[2]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|process_0~0\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[1]~14\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[0]~16\)) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(1)))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[0]~16COUT1_25\)) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(1),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[2]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[0]~16\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(1),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[1]~14\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X42_Y22_N2
\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(2) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(2) $ ((((!\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[2]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|process_0~0\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[2]~1\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[1]~14\))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[2]~1COUT1_29\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(2),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[2]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[1]~14\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(2),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[2]~1\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X42_Y22_N3
\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(3) = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(3) $ ((\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[2]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|process_0~0\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[3]~3\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[2]~1\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(3))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[2]~1COUT1_29\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(3),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[2]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[2]~1\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(3),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[3]~3\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X42_Y22_N4
\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(4) = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(4) $ ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[2]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|process_0~0\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[4]~5\ = CARRY(((\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(4) & !\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(4),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[2]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[3]~3\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(4),
	cout => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[4]~5\);

-- Location: LC_X42_Y22_N5
\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(5) = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(5) $ ((\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[2]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|process_0~0\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[5]~7\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(5))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(5),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[2]~12_combout\,
	cin => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(5),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[5]~7\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X42_Y22_N6
\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(6) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(6) $ ((((!(!\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[5]~7\) # 
-- (\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[2]~12_combout\, , , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|process_0~0\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[6]~9\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[5]~7\))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[6]~9COUT1_35\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(6),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[2]~12_combout\,
	cin => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[5]~7\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(6),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[6]~9\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X42_Y22_N7
\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(7) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(7) $ (((((!\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[6]~9\) # 
-- (\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[2]~12_combout\, , , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|process_0~0\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(7),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[2]~12_combout\,
	cin => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[6]~9\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(7));

-- Location: LC_X42_Y22_N8
\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~0_combout\ = (!\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(5) & (!\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(4) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(3)) # 
-- (!\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(2),
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(5),
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(4),
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~0_combout\);

-- Location: LC_X42_Y22_N9
\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~1_combout\ = (!\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(6) & (((!\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(7) & \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(6),
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(7),
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~1_combout\);

-- Location: LC_X41_Y21_N1
\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TENDMARK~regout\ = DFFEAS((!\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TENDMARK~regout\ & (((!\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~1_combout\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~regout\)))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TENDMARK~regout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~1_combout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TENDMARK~regout\);

-- Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\A[8]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_A(8),
	combout => \A~combout\(8));

-- Location: LC_X41_Y21_N9
\A1_DSC_WIDTH|Syc_SDSC_GEN:8:SYC_SDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|process_0~0\ = ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|CHECK~regout\ & (L19_OUTPUT & !\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~regout\)))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:8:SYC_SDSC|OUTPUT~regout\ = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|process_0~0\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \A~combout\(8), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0030",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|CHECK~regout\,
	datac => \A~combout\(8),
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|process_0~0\,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:SYC_SDSC|OUTPUT~regout\);

-- Location: LC_X41_Y21_N4
\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|CHECK~regout\ = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~regout\ & (((\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|CHECK~regout\)))) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~regout\ & 
-- ((\A1_DSC_WIDTH|Syc_SDSC_GEN:8:SYC_SDSC|OUTPUT~regout\) # ((\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TENDMARK~regout\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|CHECK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0ec",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TENDMARK~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:SYC_SDSC|OUTPUT~regout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|CHECK~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|CHECK~regout\);

-- Location: LC_X41_Y21_N6
\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~regout\ = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|process_0~0\) # ((\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~regout\ & ((\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TENDMARK~regout\) # 
-- (\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "feaa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|process_0~0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TENDMARK~regout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~1_combout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~regout\);

-- Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\A[7]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_A(7),
	combout => \A~combout\(7));

-- Location: LC_X41_Y21_N0
\A1_DSC_WIDTH|Syc_SDSC_GEN:7:SYC_SDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~5\ = (!\A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~regout\ & (!\A1_DSC_WIDTH|Syc_SDSC_GEN:8:SYC_SDSC|OUTPUT~regout\ & (!L18_OUTPUT & !\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~regout\)))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:7:SYC_SDSC|OUTPUT~regout\ = DFFEAS(\WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~5\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \A~combout\(7), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:8:SYC_SDSC|OUTPUT~regout\,
	datac => \A~combout\(7),
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~5\,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:SYC_SDSC|OUTPUT~regout\);

-- Location: LC_X41_Y21_N3
\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[6]~12\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[6]~12_combout\ = (\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|process_0~0_combout\) # ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TENDMARK~regout\ & ((\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~1_combout\) # 
-- (!\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afab",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|process_0~0_combout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~regout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[6]~12_combout\);

-- Location: LC_X41_Y22_N0
\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(0) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~regout\ $ ((\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[6]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[0]~16\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(0))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[0]~16COUT1_25\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(0),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[6]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(0),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[0]~16\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X41_Y22_N1
\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(1) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(1) $ ((((\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[6]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[1]~14\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[0]~16\)) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(1)))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[0]~16COUT1_25\)) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(1),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[6]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[0]~16\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(1),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[1]~14\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X41_Y22_N2
\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(2) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(2) $ ((((!\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[6]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[2]~1\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[1]~14\))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[2]~1COUT1_29\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(2),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[6]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[1]~14\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(2),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[2]~1\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X41_Y22_N3
\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(3) = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(3) $ ((\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[6]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[3]~3\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[2]~1\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(3))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[2]~1COUT1_29\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(3),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[6]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[2]~1\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(3),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[3]~3\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X41_Y22_N4
\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(4) = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(4) $ ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[6]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[4]~5\ = CARRY(((\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(4) & !\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(4),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[6]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[3]~3\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(4),
	cout => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[4]~5\);

-- Location: LC_X41_Y22_N5
\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(5) = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(5) $ ((\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[6]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[5]~7\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(5))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(5),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[6]~12_combout\,
	cin => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(5),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[5]~7\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X41_Y22_N6
\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(6) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(6) $ ((((!(!\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[5]~7\) # 
-- (\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[6]~12_combout\, , , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[6]~9\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[5]~7\))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[6]~9COUT1_35\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(6),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[6]~12_combout\,
	cin => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[5]~7\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(6),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[6]~9\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X41_Y22_N7
\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(7) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(7) $ (((((!\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[6]~9\) # 
-- (\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[6]~12_combout\, , , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(7),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[6]~12_combout\,
	cin => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[6]~9\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(7));

-- Location: LC_X41_Y22_N8
\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~0_combout\ = (!\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(5) & (!\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(4) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(3)) # 
-- (!\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(2),
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(5),
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(4),
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~0_combout\);

-- Location: LC_X41_Y22_N9
\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~1_combout\ = (!\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(6) & (((!\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(7) & \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(6),
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(7),
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~1_combout\);

-- Location: LC_X41_Y21_N7
\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TENDMARK~regout\ = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~regout\ & (((!\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TENDMARK~regout\ & !\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~1_combout\)))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~regout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TENDMARK~regout\);

-- Location: LC_X41_Y21_N5
\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|CHECK~regout\ = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~regout\ & (((\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|CHECK~regout\)))) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~regout\ & 
-- ((\A1_DSC_WIDTH|Syc_SDSC_GEN:7:SYC_SDSC|OUTPUT~regout\) # ((\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TENDMARK~regout\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|CHECK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0ec",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TENDMARK~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:SYC_SDSC|OUTPUT~regout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|CHECK~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|CHECK~regout\);

-- Location: LC_X41_Y21_N2
\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|process_0~0_combout\ = ((\A1_DSC_WIDTH|Syc_SDSC_GEN:7:SYC_SDSC|OUTPUT~regout\ & (!\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|CHECK~regout\ & !\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:SYC_SDSC|OUTPUT~regout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|CHECK~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|process_0~0_combout\);

-- Location: LC_X41_Y21_N8
\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~regout\ = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|process_0~0_combout\) # ((\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~regout\ & ((\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TENDMARK~regout\) # 
-- (\A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eeea",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|process_0~0_combout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~regout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~regout\);

-- Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\A[14]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_A(14),
	combout => \A~combout\(14));

-- Location: LC_X8_Y19_N5
\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~regout\ = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|process_0~0\) # ((\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~regout\ & ((\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TENDMARK~regout\) # 
-- (\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fecc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TENDMARK~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|process_0~0\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~1_combout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~regout\);

-- Location: LC_X8_Y19_N1
\A1_DSC_WIDTH|Syc_SDSC_GEN:14:SYC_SDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|process_0~0\ = ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|CHECK~regout\ & (L25_OUTPUT & !\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~regout\)))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:14:SYC_SDSC|OUTPUT~regout\ = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|process_0~0\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \A~combout\(14), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0030",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|CHECK~regout\,
	datac => \A~combout\(14),
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|process_0~0\,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:SYC_SDSC|OUTPUT~regout\);

-- Location: LC_X8_Y18_N2
\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[6]~12\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[6]~12_combout\ = (\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|process_0~0\) # ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TENDMARK~regout\ & ((\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~1_combout\) # 
-- (!\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbab",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|process_0~0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TENDMARK~regout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[6]~12_combout\);

-- Location: LC_X9_Y18_N0
\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(0) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~regout\ $ ((\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[6]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|process_0~0\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[0]~16\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(0))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[0]~16COUT1_25\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(0),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[6]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(0),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[0]~16\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X9_Y18_N1
\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(1) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(1) $ ((((\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[6]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|process_0~0\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[1]~14\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[0]~16\)) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(1)))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[0]~16COUT1_25\)) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(1),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[6]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[0]~16\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(1),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[1]~14\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X9_Y18_N2
\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(2) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(2) $ ((((!\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[6]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|process_0~0\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[2]~1\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[1]~14\))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[2]~1COUT1_29\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(2),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[6]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[1]~14\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(2),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[2]~1\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X9_Y18_N3
\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(3) = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(3) $ ((\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[6]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|process_0~0\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[3]~3\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[2]~1\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(3))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[2]~1COUT1_29\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(3),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[6]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[2]~1\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(3),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[3]~3\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X9_Y18_N4
\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(4) = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(4) $ ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[6]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|process_0~0\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[4]~5\ = CARRY(((\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(4) & !\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(4),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[6]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[3]~3\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(4),
	cout => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[4]~5\);

-- Location: LC_X9_Y18_N5
\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(5) = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(5) $ ((\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[6]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|process_0~0\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[5]~7\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(5))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(5),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[6]~12_combout\,
	cin => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(5),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[5]~7\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X9_Y18_N6
\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(6) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(6) $ ((((!(!\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[5]~7\) # 
-- (\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[6]~12_combout\, , , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|process_0~0\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[6]~9\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[5]~7\))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[6]~9COUT1_35\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(6),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[6]~12_combout\,
	cin => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[5]~7\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(6),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[6]~9\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X9_Y18_N7
\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(7) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(7) $ (((((!\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[6]~9\) # 
-- (\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[6]~12_combout\, , , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|process_0~0\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(7),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[6]~12_combout\,
	cin => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[6]~9\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(7));

-- Location: LC_X9_Y18_N8
\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~0_combout\ = (!\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(5) & (!\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(4) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(3)) # 
-- (!\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(2),
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(5),
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(4),
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~0_combout\);

-- Location: LC_X9_Y18_N9
\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~1_combout\ = (!\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(6) & (((!\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(7) & \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(6),
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(7),
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~1_combout\);

-- Location: LC_X8_Y19_N7
\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TENDMARK~regout\ = DFFEAS((!\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TENDMARK~regout\ & (((!\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~1_combout\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~regout\)))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TENDMARK~regout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~1_combout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TENDMARK~regout\);

-- Location: LC_X8_Y19_N0
\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|CHECK~regout\ = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~regout\ & (((\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|CHECK~regout\)))) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~regout\ & 
-- ((\A1_DSC_WIDTH|Syc_SDSC_GEN:14:SYC_SDSC|OUTPUT~regout\) # ((\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|CHECK~regout\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccea",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:SYC_SDSC|OUTPUT~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|CHECK~regout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|CHECK~regout\);

-- Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\A[13]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_A(13),
	combout => \A~combout\(13));

-- Location: LC_X8_Y19_N8
\A1_DSC_WIDTH|Syc_SDSC_GEN:13:SYC_SDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~8\ = (!\A1_DSC_WIDTH|Syc_SDSC_GEN:14:SYC_SDSC|OUTPUT~regout\ & (!\A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~regout\ & (!L24_OUTPUT & !\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~regout\)))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:13:SYC_SDSC|OUTPUT~regout\ = DFFEAS(\WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~8\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \A~combout\(13), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:SYC_SDSC|OUTPUT~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~regout\,
	datac => \A~combout\(13),
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~8\,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:SYC_SDSC|OUTPUT~regout\);

-- Location: LC_X8_Y19_N3
\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[4]~12\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[4]~12_combout\ = (\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|process_0~0_combout\) # ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TENDMARK~regout\ & ((\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~1_combout\) # 
-- (!\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aeaf",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|process_0~0_combout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~1_combout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[4]~12_combout\);

-- Location: LC_X8_Y20_N0
\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(0) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~regout\ $ ((\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[4]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[0]~16\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(0))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[0]~16COUT1_25\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(0),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(0),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[0]~16\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X8_Y20_N1
\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(1) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(1) $ ((((\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[4]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[1]~14\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[0]~16\)) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(1)))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[0]~16COUT1_25\)) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(1),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[4]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[0]~16\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(1),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[1]~14\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X8_Y20_N2
\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(2) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(2) $ ((((!\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[4]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[2]~1\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[1]~14\))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[2]~1COUT1_29\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(2),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[4]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[1]~14\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(2),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[2]~1\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X8_Y20_N3
\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(3) = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(3) $ ((\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[4]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[3]~3\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[2]~1\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(3))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[2]~1COUT1_29\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(3),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[4]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[2]~1\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(3),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[3]~3\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X8_Y20_N4
\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(4) = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(4) $ ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[4]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[4]~5\ = CARRY(((\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(4) & !\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(4),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[4]~12_combout\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[3]~3\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(4),
	cout => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[4]~5\);

-- Location: LC_X8_Y20_N5
\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(5) = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(5) $ ((\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[4]~12_combout\, , , \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[5]~7\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(5))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(5),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[4]~12_combout\,
	cin => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(5),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[5]~7\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X8_Y20_N8
\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~0_combout\ = (!\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(4) & (!\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(5) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(3)) # 
-- (!\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0007",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(2),
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(3),
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(4),
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~0_combout\);

-- Location: LC_X8_Y20_N6
\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(6) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(6) $ ((((!(!\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[5]~7\) # 
-- (\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[4]~12_combout\, , , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[6]~9\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[5]~7\))))
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[6]~9COUT1_35\ = CARRY((\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(6),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[4]~12_combout\,
	cin => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[5]~7\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(6),
	cout0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[6]~9\,
	cout1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X8_Y20_N7
\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(7) = DFFEAS(\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(7) $ (((((!\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[6]~9\) # 
-- (\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[4]~12_combout\, , , 
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(7),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[4]~12_combout\,
	cin => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[6]~9\,
	cin1 => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(7));

-- Location: LC_X8_Y20_N9
\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~1_combout\ = ((\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~0_combout\ & (!\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(7) & !\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~0_combout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(7),
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~1_combout\);

-- Location: LC_X8_Y19_N4
\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TENDMARK~regout\ = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~regout\ & (((!\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TENDMARK~regout\ & !\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~1_combout\)))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~regout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TENDMARK~regout\);

-- Location: LC_X8_Y19_N9
\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|CHECK~regout\ = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|CHECK~regout\)) # (!\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~regout\ & 
-- ((\A1_DSC_WIDTH|Syc_SDSC_GEN:13:SYC_SDSC|OUTPUT~regout\) # ((\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|CHECK~regout\ & \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaec",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|CHECK~regout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:SYC_SDSC|OUTPUT~regout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|CHECK~regout\);

-- Location: LC_X8_Y19_N2
\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|process_0~0_combout\ = ((\A1_DSC_WIDTH|Syc_SDSC_GEN:13:SYC_SDSC|OUTPUT~regout\ & (!\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|CHECK~regout\ & !\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:SYC_SDSC|OUTPUT~regout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|CHECK~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|process_0~0_combout\);

-- Location: LC_X8_Y19_N6
\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~regout\ = DFFEAS((\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|process_0~0_combout\) # ((\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~regout\ & ((\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~1_combout\) # 
-- (\A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "feaa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|process_0~0_combout\,
	datab => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~1_combout\,
	datac => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~regout\);

-- Location: LC_X30_Y21_N2
\WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~9\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~9_combout\ = (\WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~6\ & (\WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~7\ & (\WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~5\ & \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~8\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~6\,
	datab => \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~7\,
	datac => \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~5\,
	datad => \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~8\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~9_combout\);

-- Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\A[27]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_A(27),
	combout => \A~combout\(27));

-- Location: LC_X30_Y18_N5
\A1_DSC_WIDTH|SYC_LDSC_GEN:11:SYC_LDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|process_0~0\ = ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|CHECK~regout\ & (L38_OUTPUT & !\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~regout\)))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:11:SYC_LDSC|OUTPUT~regout\ = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|process_0~0\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \A~combout\(27), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0030",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|CHECK~regout\,
	datac => \A~combout\(27),
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|process_0~0\,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:SYC_LDSC|OUTPUT~regout\);

-- Location: LC_X30_Y18_N0
\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|CHECK~regout\ = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|CHECK~regout\)) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~regout\ & 
-- ((\A1_DSC_WIDTH|SYC_LDSC_GEN:11:SYC_LDSC|OUTPUT~regout\) # ((\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|CHECK~regout\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ddc8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|CHECK~regout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:SYC_LDSC|OUTPUT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|CHECK~regout\);

-- Location: LC_X30_Y17_N2
\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[1]~12\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[1]~12_combout\ = (\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|process_0~0\) # ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TENDMARK~regout\ & ((\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~1_combout\) # 
-- (!\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aeaf",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|process_0~0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~1_combout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[1]~12_combout\);

-- Location: LC_X30_Y16_N0
\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(0) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~regout\ $ ((\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[1]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[0]~16\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(0))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[0]~16COUT1_25\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(0),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[1]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(0),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[0]~16\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X30_Y16_N1
\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(1) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(1) $ ((((\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[1]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[1]~14\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[0]~16\)) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(1)))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[0]~16COUT1_25\)) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(1),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[1]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[0]~16\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(1),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[1]~14\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X30_Y16_N2
\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(2) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(2) $ ((((!\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[1]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[2]~1\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[1]~14\))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[2]~1COUT1_29\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(2),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[1]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[1]~14\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(2),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[2]~1\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X30_Y16_N3
\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(3) = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(3) $ ((\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[1]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[3]~3\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[2]~1\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(3))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[2]~1COUT1_29\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(3),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[1]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[2]~1\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(3),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[3]~3\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X30_Y16_N4
\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(4) = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(4) $ ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[1]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[4]~5\ = CARRY(((\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(4) & !\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(4),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[1]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[3]~3\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(4),
	cout => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[4]~5\);

-- Location: LC_X30_Y16_N5
\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(5) = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(5) $ ((\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[1]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[5]~7\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(5))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(5),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[1]~12_combout\,
	cin => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(5),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[5]~7\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X30_Y16_N8
\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~0_combout\ = (!\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(5) & (!\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(4) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(3)) # 
-- (!\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(2),
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(5),
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(4),
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~0_combout\);

-- Location: LC_X30_Y16_N6
\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(6) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(6) $ ((((!(!\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[5]~7\) # 
-- (\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[1]~12_combout\, , , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[6]~9\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[5]~7\))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[6]~9COUT1_35\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(6),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[1]~12_combout\,
	cin => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[5]~7\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(6),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[6]~9\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X30_Y16_N7
\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(7) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(7) $ (((((!\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[6]~9\) # 
-- (\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[1]~12_combout\, , , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|process_0~0\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(7),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[1]~12_combout\,
	cin => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[6]~9\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(7));

-- Location: LC_X30_Y16_N9
\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~1_combout\ = ((\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~0_combout\ & (!\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(7) & !\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~0_combout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(7),
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~1_combout\);

-- Location: LC_X30_Y18_N1
\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TENDMARK~regout\ = DFFEAS((!\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TENDMARK~regout\ & (((!\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~1_combout\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~regout\)))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TENDMARK~regout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~1_combout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TENDMARK~regout\);

-- Location: LC_X30_Y18_N6
\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~regout\ = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|process_0~0\) # ((\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~regout\ & ((\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TENDMARK~regout\) # 
-- (\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fef0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TENDMARK~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~1_combout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|process_0~0\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~regout\);

-- Location: PIN_F5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\A[26]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_A(26),
	combout => \A~combout\(26));

-- Location: LC_X30_Y18_N9
\A1_DSC_WIDTH|SYC_LDSC_GEN:10:SYC_LDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~16\ = (!\A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~regout\ & (!\A1_DSC_WIDTH|SYC_LDSC_GEN:11:SYC_LDSC|OUTPUT~regout\ & (!L37_OUTPUT & !\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~regout\)))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:10:SYC_LDSC|OUTPUT~regout\ = DFFEAS(\WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~16\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \A~combout\(26), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:11:SYC_LDSC|OUTPUT~regout\,
	datac => \A~combout\(26),
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~16\,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:SYC_LDSC|OUTPUT~regout\);

-- Location: LC_X30_Y18_N8
\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[0]~12\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[0]~12_combout\ = (\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|process_0~0_combout\) # ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TENDMARK~regout\ & ((\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~1_combout\) # 
-- (!\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aeaf",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|process_0~0_combout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~1_combout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[0]~12_combout\);

-- Location: LC_X29_Y18_N0
\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(0) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~regout\ $ ((\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[0]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[0]~16\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(0))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[0]~16COUT1_25\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(0),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(0),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[0]~16\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X29_Y18_N1
\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(1) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(1) $ ((((\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[0]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[1]~14\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[0]~16\)) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(1)))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[0]~16COUT1_25\)) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(1),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[0]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[0]~16\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(1),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[1]~14\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X29_Y18_N2
\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(2) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(2) $ ((((!\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[0]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[2]~1\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[1]~14\))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[2]~1COUT1_29\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(2),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[0]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[1]~14\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(2),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[2]~1\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X29_Y18_N3
\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(3) = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(3) $ ((\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[0]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[3]~3\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[2]~1\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(3))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[2]~1COUT1_29\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(3),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[0]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[2]~1\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(3),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[3]~3\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X29_Y18_N4
\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(4) = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(4) $ ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[0]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[4]~5\ = CARRY(((\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(4) & !\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(4),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[0]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[3]~3\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(4),
	cout => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[4]~5\);

-- Location: LC_X29_Y18_N5
\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(5) = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(5) $ ((\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[0]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[5]~7\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(5))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(5),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[0]~12_combout\,
	cin => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(5),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[5]~7\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X29_Y18_N8
\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~0_combout\ = (!\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(4) & (!\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(5) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(3)) # 
-- (!\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0007",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(2),
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(3),
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(4),
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~0_combout\);

-- Location: LC_X29_Y18_N6
\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(6) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(6) $ ((((!(!\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[5]~7\) # 
-- (\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[0]~12_combout\, , , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[6]~9\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[5]~7\))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[6]~9COUT1_35\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(6),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[0]~12_combout\,
	cin => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[5]~7\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(6),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[6]~9\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X29_Y18_N7
\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(7) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(7) $ (((((!\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[6]~9\) # 
-- (\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[0]~12_combout\, , , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(7),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[0]~12_combout\,
	cin => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[6]~9\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(7));

-- Location: LC_X29_Y18_N9
\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~1_combout\ = ((\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~0_combout\ & (!\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(7) & !\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~0_combout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(7),
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~1_combout\);

-- Location: LC_X30_Y18_N7
\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TENDMARK~regout\ = DFFEAS(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~1_combout\ & (!\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TENDMARK~regout\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~regout\))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0300",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~1_combout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TENDMARK~regout\);

-- Location: LC_X30_Y18_N4
\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|CHECK~regout\ = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~regout\ & (((\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|CHECK~regout\)))) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~regout\ & 
-- ((\A1_DSC_WIDTH|SYC_LDSC_GEN:10:SYC_LDSC|OUTPUT~regout\) # ((\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|CHECK~regout\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccea",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:SYC_LDSC|OUTPUT~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|CHECK~regout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|CHECK~regout\);

-- Location: LC_X30_Y18_N2
\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|process_0~0_combout\ = ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|CHECK~regout\ & (\A1_DSC_WIDTH|SYC_LDSC_GEN:10:SYC_LDSC|OUTPUT~regout\ & !\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0030",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|CHECK~regout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:SYC_LDSC|OUTPUT~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|process_0~0_combout\);

-- Location: LC_X30_Y18_N3
\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~regout\ = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|process_0~0_combout\) # ((\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~regout\ & ((\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~1_combout\) # 
-- (\A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "feaa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|process_0~0_combout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~1_combout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~regout\);

-- Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\A[29]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_A(29),
	combout => \A~combout\(29));

-- Location: LC_X27_Y21_N8
\A1_DSC_WIDTH|SYC_LDSC_GEN:13:SYC_LDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|process_0~0\ = ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|CHECK~regout\ & (L40_OUTPUT & !\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~regout\)))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:13:SYC_LDSC|OUTPUT~regout\ = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|process_0~0\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \A~combout\(29), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0030",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|CHECK~regout\,
	datac => \A~combout\(29),
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|process_0~0\,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:SYC_LDSC|OUTPUT~regout\);

-- Location: LC_X28_Y21_N2
\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[1]~12\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[1]~12_combout\ = (\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|process_0~0\) # ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TENDMARK~regout\ & ((\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~1_combout\) # 
-- (!\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ddcd",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TENDMARK~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|process_0~0\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[1]~12_combout\);

-- Location: LC_X28_Y20_N0
\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(0) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~regout\ $ ((\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[1]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[0]~16\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(0))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[0]~16COUT1_25\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(0),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[1]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(0),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[0]~16\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X28_Y20_N1
\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(1) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(1) $ ((((\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[1]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[1]~14\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[0]~16\)) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(1)))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[0]~16COUT1_25\)) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(1),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[1]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[0]~16\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(1),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[1]~14\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X28_Y20_N2
\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(2) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(2) $ ((((!\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[1]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[2]~1\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[1]~14\))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[2]~1COUT1_29\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(2),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[1]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[1]~14\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(2),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[2]~1\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X28_Y20_N3
\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(3) = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(3) $ ((\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[1]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[3]~3\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[2]~1\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(3))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[2]~1COUT1_29\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(3),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[1]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[2]~1\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(3),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[3]~3\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X28_Y20_N4
\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(4) = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(4) $ ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[1]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[4]~5\ = CARRY(((\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(4) & !\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(4),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[1]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[3]~3\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(4),
	cout => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[4]~5\);

-- Location: LC_X28_Y20_N5
\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(5) = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(5) $ ((\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[1]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[5]~7\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(5))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(5),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[1]~12_combout\,
	cin => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(5),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[5]~7\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X28_Y20_N8
\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~0_combout\ = (!\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(4) & (!\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(5) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(3)) # 
-- (!\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0007",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(2),
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(3),
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(4),
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~0_combout\);

-- Location: LC_X28_Y20_N6
\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(6) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(6) $ ((((!(!\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[5]~7\) # 
-- (\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[1]~12_combout\, , , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[6]~9\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[5]~7\))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[6]~9COUT1_35\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(6),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[1]~12_combout\,
	cin => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[5]~7\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(6),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[6]~9\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X28_Y20_N7
\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(7) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(7) $ (((((!\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[6]~9\) # 
-- (\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[1]~12_combout\, , , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|process_0~0\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(7),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[1]~12_combout\,
	cin => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[6]~9\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(7));

-- Location: LC_X28_Y20_N9
\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~1_combout\ = ((\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~0_combout\ & (!\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(7) & !\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~0_combout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(7),
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~1_combout\);

-- Location: LC_X27_Y21_N3
\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~regout\ = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|process_0~0\) # ((\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~regout\ & ((\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~1_combout\) # 
-- (\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eeea",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|process_0~0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~regout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~1_combout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~regout\);

-- Location: LC_X27_Y21_N9
\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TENDMARK~regout\ = DFFEAS(((\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~regout\ & (!\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~1_combout\ & !\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TENDMARK~regout\))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~regout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~1_combout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TENDMARK~regout\);

-- Location: LC_X27_Y21_N0
\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|CHECK~regout\ = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~regout\ & (((\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|CHECK~regout\)))) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~regout\ & 
-- ((\A1_DSC_WIDTH|SYC_LDSC_GEN:13:SYC_LDSC|OUTPUT~regout\) # ((\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TENDMARK~regout\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|CHECK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TENDMARK~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|CHECK~regout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:SYC_LDSC|OUTPUT~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|CHECK~regout\);

-- Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\A[28]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_A(28),
	combout => \A~combout\(28));

-- Location: LC_X27_Y21_N5
\A1_DSC_WIDTH|SYC_LDSC_GEN:12:SYC_LDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~17\ = (!\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~regout\ & (!\A1_DSC_WIDTH|SYC_LDSC_GEN:13:SYC_LDSC|OUTPUT~regout\ & (!L39_OUTPUT & !\A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~regout\)))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:12:SYC_LDSC|OUTPUT~regout\ = DFFEAS(\WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~17\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \A~combout\(28), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:SYC_LDSC|OUTPUT~regout\,
	datac => \A~combout\(28),
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~17\,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:SYC_LDSC|OUTPUT~regout\);

-- Location: LC_X27_Y21_N4
\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TENDMARK~regout\ = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~regout\ & (!\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~1_combout\ & (!\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TENDMARK~regout\))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0202",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~1_combout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TENDMARK~regout\);

-- Location: LC_X27_Y21_N7
\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|CHECK~regout\ = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~regout\ & (((\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|CHECK~regout\)))) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~regout\ & 
-- ((\A1_DSC_WIDTH|SYC_LDSC_GEN:12:SYC_LDSC|OUTPUT~regout\) # ((\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TENDMARK~regout\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|CHECK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5e0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TENDMARK~regout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|CHECK~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:SYC_LDSC|OUTPUT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|CHECK~regout\);

-- Location: LC_X27_Y21_N1
\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|process_0~0_combout\ = (!\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|SYC_LDSC_GEN:12:SYC_LDSC|OUTPUT~regout\ & (!\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|CHECK~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0404",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:SYC_LDSC|OUTPUT~regout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|CHECK~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|process_0~0_combout\);

-- Location: LC_X27_Y21_N6
\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[7]~12\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[7]~12_combout\ = (\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|process_0~0_combout\) # ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TENDMARK~regout\ & ((\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~1_combout\) # 
-- (!\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff0d",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~1_combout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[7]~12_combout\);

-- Location: LC_X26_Y21_N0
\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(0) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~regout\ $ ((\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[0]~16\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(0))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[0]~16COUT1_25\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(0),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(0),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[0]~16\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X26_Y21_N1
\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(1) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(1) $ ((((\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[1]~14\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[0]~16\)) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(1)))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[0]~16COUT1_25\)) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(1),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[0]~16\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(1),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[1]~14\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X26_Y21_N2
\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(2) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(2) $ ((((!\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[2]~1\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[1]~14\))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[2]~1COUT1_29\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(2),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[1]~14\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(2),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[2]~1\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X26_Y21_N3
\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(3) = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(3) $ ((\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[3]~3\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[2]~1\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(3))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[2]~1COUT1_29\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(3),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[2]~1\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(3),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[3]~3\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X26_Y21_N4
\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(4) = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(4) $ ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[4]~5\ = CARRY(((\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(4) & !\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(4),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[3]~3\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(4),
	cout => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[4]~5\);

-- Location: LC_X26_Y21_N5
\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(5) = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(5) $ ((\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[5]~7\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(5))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(5),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(5),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[5]~7\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X26_Y21_N6
\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(6) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(6) $ ((((!(!\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[5]~7\) # 
-- (\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[7]~12_combout\, , , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[6]~9\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[5]~7\))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[6]~9COUT1_35\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(6),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[5]~7\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(6),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[6]~9\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X26_Y21_N7
\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(7) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(7) $ (((((!\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[6]~9\) # 
-- (\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[7]~12_combout\, , , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(7),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[6]~9\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(7));

-- Location: LC_X26_Y21_N8
\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~0_combout\ = (!\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(4) & (!\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(5) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(3)) # 
-- (!\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0007",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(2),
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(3),
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(4),
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~0_combout\);

-- Location: LC_X26_Y21_N9
\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~1_combout\ = (!\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(6) & (((!\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(7) & \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(6),
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(7),
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~1_combout\);

-- Location: LC_X27_Y21_N2
\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~regout\ = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|process_0~0_combout\) # ((\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~regout\ & ((\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~1_combout\) # 
-- (\A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffa8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~1_combout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|process_0~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~regout\);

-- Location: LC_X37_Y16_N1
\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TENDMARK~regout\ = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~regout\ & (((!\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~1_combout\ & !\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TENDMARK~regout\)))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~regout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~1_combout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TENDMARK~regout\);

-- Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\A[25]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_A(25),
	combout => \A~combout\(25));

-- Location: LC_X37_Y16_N0
\A1_DSC_WIDTH|SYC_LDSC_GEN:9:SYC_LDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|process_0~0\ = (!\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~regout\ & (!\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|CHECK~regout\ & (L36_OUTPUT)))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:9:SYC_LDSC|OUTPUT~regout\ = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|process_0~0\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \A~combout\(25), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|CHECK~regout\,
	datac => \A~combout\(25),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|process_0~0\,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:SYC_LDSC|OUTPUT~regout\);

-- Location: LC_X37_Y16_N5
\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|CHECK~regout\ = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~regout\ & (((\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|CHECK~regout\)))) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~regout\ & 
-- ((\A1_DSC_WIDTH|SYC_LDSC_GEN:9:SYC_LDSC|OUTPUT~regout\) # ((\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TENDMARK~regout\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|CHECK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TENDMARK~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|CHECK~regout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:SYC_LDSC|OUTPUT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|CHECK~regout\);

-- Location: LC_X38_Y16_N2
\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[4]~12\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[4]~12_combout\ = (\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|process_0~0\) # ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TENDMARK~regout\ & ((\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~1_combout\) # 
-- (!\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ddcd",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TENDMARK~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|process_0~0\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[4]~12_combout\);

-- Location: LC_X38_Y15_N0
\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(0) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~regout\ $ ((\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[4]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[0]~16\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(0))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[0]~16COUT1_25\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(0),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(0),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[0]~16\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X38_Y15_N1
\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(1) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(1) $ ((((\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[4]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[1]~14\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[0]~16\)) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(1)))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[0]~16COUT1_25\)) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(1),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[4]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[0]~16\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(1),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[1]~14\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X38_Y15_N2
\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(2) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(2) $ ((((!\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[4]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[2]~1\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[1]~14\))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[2]~1COUT1_29\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(2),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[4]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[1]~14\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(2),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[2]~1\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X38_Y15_N3
\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(3) = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(3) $ ((\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[4]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[3]~3\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[2]~1\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(3))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[2]~1COUT1_29\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(3),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[4]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[2]~1\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(3),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[3]~3\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X38_Y15_N4
\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(4) = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(4) $ ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[4]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[4]~5\ = CARRY(((\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(4) & !\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(4),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[4]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[3]~3\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(4),
	cout => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[4]~5\);

-- Location: LC_X38_Y15_N5
\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(5) = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(5) $ ((\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[4]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[5]~7\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(5))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(5),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[4]~12_combout\,
	cin => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(5),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[5]~7\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X38_Y15_N6
\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(6) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(6) $ ((((!(!\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[5]~7\) # 
-- (\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[4]~12_combout\, , , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[6]~9\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[5]~7\))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[6]~9COUT1_35\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(6),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[4]~12_combout\,
	cin => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[5]~7\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(6),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[6]~9\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X38_Y15_N7
\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(7) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(7) $ (((((!\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[6]~9\) # 
-- (\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[4]~12_combout\, , , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|process_0~0\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(7),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[4]~12_combout\,
	cin => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[6]~9\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(7));

-- Location: LC_X38_Y15_N8
\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~0_combout\ = (!\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(5) & (!\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(4) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(3)) # 
-- (!\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(2),
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(5),
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(4),
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~0_combout\);

-- Location: LC_X38_Y15_N9
\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~1_combout\ = (!\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(6) & (((!\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(7) & \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(6),
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(7),
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~1_combout\);

-- Location: LC_X37_Y16_N9
\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~regout\ = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|process_0~0\) # ((\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~regout\ & ((\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~1_combout\) # 
-- (\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcec",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~1_combout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|process_0~0\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~regout\);

-- Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\A[24]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_A(24),
	combout => \A~combout\(24));

-- Location: LC_X37_Y16_N8
\A1_DSC_WIDTH|SYC_LDSC_GEN:8:SYC_LDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~15\ = (!\A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~regout\ & (!\A1_DSC_WIDTH|SYC_LDSC_GEN:9:SYC_LDSC|OUTPUT~regout\ & (!L35_OUTPUT & !\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~regout\)))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:8:SYC_LDSC|OUTPUT~regout\ = DFFEAS(\WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~15\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \A~combout\(24), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:9:SYC_LDSC|OUTPUT~regout\,
	datac => \A~combout\(24),
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~15\,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:SYC_LDSC|OUTPUT~regout\);

-- Location: LC_X37_Y16_N2
\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[5]~12\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[5]~12_combout\ = (\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|process_0~0_combout\) # ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TENDMARK~regout\ & ((\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~1_combout\) # 
-- (!\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afab",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|process_0~0_combout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~regout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[5]~12_combout\);

-- Location: LC_X37_Y17_N0
\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(0) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~regout\ $ ((\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[5]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[0]~16\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(0))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[0]~16COUT1_25\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(0),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[5]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(0),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[0]~16\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X37_Y17_N1
\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(1) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(1) $ ((((\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[5]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[1]~14\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[0]~16\)) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(1)))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[0]~16COUT1_25\)) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(1),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[5]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[0]~16\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(1),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[1]~14\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X37_Y17_N2
\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(2) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(2) $ ((((!\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[5]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[2]~1\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[1]~14\))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[2]~1COUT1_29\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(2),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[5]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[1]~14\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(2),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[2]~1\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X37_Y17_N3
\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(3) = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(3) $ ((\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[5]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[3]~3\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[2]~1\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(3))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[2]~1COUT1_29\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(3),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[5]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[2]~1\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(3),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[3]~3\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X37_Y17_N4
\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(4) = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(4) $ ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[5]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[4]~5\ = CARRY(((\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(4) & !\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(4),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[5]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[3]~3\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(4),
	cout => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[4]~5\);

-- Location: LC_X37_Y17_N5
\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(5) = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(5) $ ((\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[5]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[5]~7\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(5))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(5),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[5]~12_combout\,
	cin => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(5),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[5]~7\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X37_Y17_N6
\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(6) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(6) $ ((((!(!\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[5]~7\) # 
-- (\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[5]~12_combout\, , , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[6]~9\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[5]~7\))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[6]~9COUT1_35\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(6),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[5]~12_combout\,
	cin => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[5]~7\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(6),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[6]~9\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X37_Y17_N7
\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(7) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(7) $ (((((!\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[6]~9\) # 
-- (\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[5]~12_combout\, , , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(7),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[5]~12_combout\,
	cin => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[6]~9\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(7));

-- Location: LC_X37_Y17_N8
\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~0_combout\ = (!\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(5) & (!\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(4) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(3)) # 
-- (!\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(2),
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(5),
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(4),
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~0_combout\);

-- Location: LC_X37_Y17_N9
\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~1_combout\ = (!\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(6) & (((!\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(7) & \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(6),
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(7),
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~1_combout\);

-- Location: LC_X37_Y16_N7
\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TENDMARK~regout\ = DFFEAS(((\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~regout\ & (!\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TENDMARK~regout\ & !\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~1_combout\))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~regout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TENDMARK~regout\);

-- Location: LC_X37_Y16_N4
\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|CHECK~regout\ = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~regout\ & (((\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|CHECK~regout\)))) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~regout\ & 
-- ((\A1_DSC_WIDTH|SYC_LDSC_GEN:8:SYC_LDSC|OUTPUT~regout\) # ((\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TENDMARK~regout\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|CHECK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TENDMARK~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|CHECK~regout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:SYC_LDSC|OUTPUT~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|CHECK~regout\);

-- Location: LC_X37_Y16_N6
\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|process_0~0_combout\ = ((\A1_DSC_WIDTH|SYC_LDSC_GEN:8:SYC_LDSC|OUTPUT~regout\ & (!\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|CHECK~regout\ & !\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:SYC_LDSC|OUTPUT~regout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|CHECK~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|process_0~0_combout\);

-- Location: LC_X37_Y16_N3
\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~regout\ = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|process_0~0_combout\) # ((\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~regout\ & ((\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TENDMARK~regout\) # 
-- (\A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eeea",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|process_0~0_combout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~regout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~regout\);

-- Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\A[31]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_A(31),
	combout => \A~combout\(31));

-- Location: LC_X58_Y17_N5
\A1_DSC_WIDTH|SYC_LDSC_GEN:15:SYC_LDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|process_0~0\ = (!\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|CHECK~regout\ & (((L42_OUTPUT & !\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~regout\))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:15:SYC_LDSC|OUTPUT~regout\ = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|process_0~0\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \A~combout\(31), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0050",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|CHECK~regout\,
	datac => \A~combout\(31),
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|process_0~0\,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:SYC_LDSC|OUTPUT~regout\);

-- Location: LC_X58_Y17_N9
\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|CHECK~regout\ = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~regout\ & (((\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|CHECK~regout\)))) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~regout\ & 
-- ((\A1_DSC_WIDTH|SYC_LDSC_GEN:15:SYC_LDSC|OUTPUT~regout\) # ((\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TENDMARK~regout\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|CHECK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0ec",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TENDMARK~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:SYC_LDSC|OUTPUT~regout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|CHECK~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|CHECK~regout\);

-- Location: LC_X58_Y16_N2
\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[4]~12\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[4]~12_combout\ = (\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|process_0~0\) # ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TENDMARK~regout\ & ((\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~1_combout\) # 
-- (!\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff45",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TENDMARK~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~1_combout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|process_0~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[4]~12_combout\);

-- Location: LC_X57_Y16_N0
\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(0) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~regout\ $ ((\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[4]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[0]~16\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(0))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[0]~16COUT1_25\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(0),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(0),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[0]~16\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X57_Y16_N1
\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(1) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(1) $ ((((\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[4]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[1]~14\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[0]~16\)) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(1)))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[0]~16COUT1_25\)) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(1),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[4]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[0]~16\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(1),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[1]~14\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X57_Y16_N2
\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(2) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(2) $ ((((!\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[4]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[2]~1\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[1]~14\))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[2]~1COUT1_29\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(2),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[4]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[1]~14\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(2),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[2]~1\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X57_Y16_N3
\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(3) = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(3) $ ((\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[4]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[3]~3\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[2]~1\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(3))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[2]~1COUT1_29\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(3),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[4]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[2]~1\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(3),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[3]~3\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X57_Y16_N4
\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(4) = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(4) $ ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[4]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[4]~5\ = CARRY(((\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(4) & !\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(4),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[4]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[3]~3\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(4),
	cout => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[4]~5\);

-- Location: LC_X57_Y16_N5
\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(5) = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(5) $ ((\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[4]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[5]~7\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(5))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(5),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[4]~12_combout\,
	cin => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(5),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[5]~7\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X57_Y16_N6
\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(6) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(6) $ ((((!(!\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[5]~7\) # 
-- (\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[4]~12_combout\, , , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|process_0~0\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[6]~9\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[5]~7\))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[6]~9COUT1_35\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(6),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[4]~12_combout\,
	cin => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[5]~7\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(6),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[6]~9\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X57_Y16_N7
\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(7) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(7) $ (((((!\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[6]~9\) # 
-- (\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[4]~12_combout\, , , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|process_0~0\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(7),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|process_0~0\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[4]~12_combout\,
	cin => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[6]~9\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(7));

-- Location: LC_X57_Y16_N8
\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~0_combout\ = (!\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(5) & (!\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(4) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(3)) # 
-- (!\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(2),
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(5),
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(4),
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~0_combout\);

-- Location: LC_X57_Y16_N9
\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~1_combout\ = (!\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(6) & (((!\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(7) & \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(6),
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(7),
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~1_combout\);

-- Location: LC_X58_Y17_N1
\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TENDMARK~regout\ = DFFEAS((!\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~1_combout\ & (\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~regout\ & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TENDMARK~regout\)))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0044",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~1_combout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TENDMARK~regout\);

-- Location: LC_X58_Y17_N0
\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~regout\ = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|process_0~0\) # ((\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~regout\ & ((\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TENDMARK~regout\) # 
-- (\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcf8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TENDMARK~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~regout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|process_0~0\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~regout\);

-- Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\A[30]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_A(30),
	combout => \A~combout\(30));

-- Location: LC_X58_Y17_N6
\A1_DSC_WIDTH|SYC_LDSC_GEN:14:SYC_LDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~18\ = (!\A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~regout\ & (!\A1_DSC_WIDTH|SYC_LDSC_GEN:15:SYC_LDSC|OUTPUT~regout\ & (!L41_OUTPUT & !\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~regout\)))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:14:SYC_LDSC|OUTPUT~regout\ = DFFEAS(\WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~18\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \A~combout\(30), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:15:SYC_LDSC|OUTPUT~regout\,
	datac => \A~combout\(30),
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~18\,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:SYC_LDSC|OUTPUT~regout\);

-- Location: LC_X58_Y17_N8
\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[2]~12\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[2]~12_combout\ = (\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|process_0~0_combout\) # ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TENDMARK~regout\ & ((\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~1_combout\) # 
-- (!\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afab",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|process_0~0_combout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~regout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[2]~12_combout\);

-- Location: LC_X59_Y17_N0
\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(0) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~regout\ $ ((\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[2]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[0]~16\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(0))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[0]~16COUT1_25\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~regout\ & (\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(0),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(0),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[0]~16\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X59_Y17_N1
\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(1) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(1) $ ((((\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[2]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[1]~14\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[0]~16\)) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(1)))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[0]~16COUT1_25\)) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(1),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[2]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[0]~16\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(1),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[1]~14\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X59_Y17_N2
\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(2) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(2) $ ((((!\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[2]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[2]~1\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[1]~14\))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[2]~1COUT1_29\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(2) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(2),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[2]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[1]~14\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(2),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[2]~1\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X59_Y17_N3
\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(3) = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(3) $ ((\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[2]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[3]~3\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[2]~1\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(3))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[2]~1COUT1_29\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(3),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[2]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[2]~1\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(3),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[3]~3\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X59_Y17_N4
\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(4) = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(4) $ ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[2]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[4]~5\ = CARRY(((\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(4) & !\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(4),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[2]~12_combout\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[3]~3\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(4),
	cout => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[4]~5\);

-- Location: LC_X59_Y17_N5
\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(5) = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(5) $ ((\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[2]~12_combout\, , , \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[5]~7\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(5))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[4]~5\) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(5),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[2]~12_combout\,
	cin => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(5),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[5]~7\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X59_Y17_N6
\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(6) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(6) $ ((((!(!\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[5]~7\) # 
-- (\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[2]~12_combout\, , , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|process_0~0_combout\, )
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[6]~9\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[5]~7\))))
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[6]~9COUT1_35\ = CARRY((\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(6) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(6),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[2]~12_combout\,
	cin => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[5]~7\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(6),
	cout0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[6]~9\,
	cout1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X59_Y17_N7
\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(7) = DFFEAS(\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(7) $ (((((!\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[6]~9\) # 
-- (\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[4]~5\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[2]~12_combout\, , , 
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(7),
	aclr => GND,
	sclr => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|process_0~0_combout\,
	ena => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[2]~12_combout\,
	cin => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[6]~9\,
	cin1 => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(7));

-- Location: LC_X59_Y17_N8
\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~0_combout\ = (!\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(5) & (!\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(4) & ((!\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(3)) # 
-- (!\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(2),
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(5),
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(4),
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~0_combout\);

-- Location: LC_X59_Y17_N9
\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~1_combout\ = (!\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(6) & (((!\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(7) & \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(6),
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(7),
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~1_combout\);

-- Location: LC_X58_Y17_N7
\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TENDMARK~regout\ = DFFEAS(((\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~regout\ & (!\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TENDMARK~regout\ & !\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~1_combout\))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~regout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TENDMARK~regout\);

-- Location: LC_X58_Y17_N4
\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|CHECK~regout\ = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~regout\ & (((\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|CHECK~regout\)))) # (!\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~regout\ & 
-- ((\A1_DSC_WIDTH|SYC_LDSC_GEN:14:SYC_LDSC|OUTPUT~regout\) # ((\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|CHECK~regout\ & \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccea",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:SYC_LDSC|OUTPUT~regout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|CHECK~regout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|CHECK~regout\);

-- Location: LC_X58_Y17_N2
\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|process_0~0_combout\ = (\A1_DSC_WIDTH|SYC_LDSC_GEN:14:SYC_LDSC|OUTPUT~regout\ & (((!\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|CHECK~regout\ & !\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:SYC_LDSC|OUTPUT~regout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|CHECK~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|process_0~0_combout\);

-- Location: LC_X58_Y17_N3
\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~regout\ = DFFEAS((\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|process_0~0_combout\) # ((\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~regout\ & ((\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TENDMARK~regout\) # 
-- (\A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eeea",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|process_0~0_combout\,
	datab => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~regout\,
	datac => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A1_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~regout\);

-- Location: LC_X34_Y18_N2
\WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~19\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~19_combout\ = (\WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~16\ & (\WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~17\ & (\WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~15\ & \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~16\,
	datab => \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~17\,
	datac => \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~15\,
	datad => \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~18\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~19_combout\);

-- Location: LC_X34_Y22_N5
\WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~20\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~20_combout\ = (\WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~4_combout\ & (\WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~14_combout\ & (\WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~9_combout\ & \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~4_combout\,
	datab => \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~14_combout\,
	datac => \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~9_combout\,
	datad => \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~20_combout\);

-- Location: LC_X35_Y22_N3
\WIDHT_OUT_A1_SHOWER_TRG|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_SHOWER_TRG|TSTAT~1_combout\ = (!\WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~20_combout\ & ((\VME_LB_INT|REG_DL1T_DL3T_P\(6) & (\LDELAYBPTX2|Mux0~14\)) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(6) & ((\LDELAYBPTX2|Mux0~56_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2230",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \LDELAYBPTX2|Mux0~14\,
	datab => \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~20_combout\,
	datac => \LDELAYBPTX2|Mux0~56_combout\,
	datad => \VME_LB_INT|REG_DL1T_DL3T_P\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A1_SHOWER_TRG|TSTAT~1_combout\);

-- Location: LC_X35_Y22_N1
\WIDHT_OUT_A1_SHOWER_TRG|CHECK\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_SHOWER_TRG|CHECK~regout\ = DFFEAS((\WIDHT_OUT_A1_SHOWER_TRG|TSTAT~regout\ & (\WIDHT_OUT_A1_SHOWER_TRG|CHECK~regout\)) # (!\WIDHT_OUT_A1_SHOWER_TRG|TSTAT~regout\ & ((\WIDHT_OUT_A1_SHOWER_TRG|TSTAT~1_combout\) # 
-- ((\WIDHT_OUT_A1_SHOWER_TRG|CHECK~regout\ & \WIDHT_OUT_A1_SHOWER_TRG|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bba8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_A1_SHOWER_TRG|CHECK~regout\,
	datab => \WIDHT_OUT_A1_SHOWER_TRG|TSTAT~regout\,
	datac => \WIDHT_OUT_A1_SHOWER_TRG|TENDMARK~regout\,
	datad => \WIDHT_OUT_A1_SHOWER_TRG|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A1_SHOWER_TRG|CHECK~regout\);

-- Location: LC_X34_Y22_N7
\WIDHT_OUT_A1_SHOWER_TRG|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_SHOWER_TRG|process_0~0_combout\ = (!\WIDHT_OUT_A1_SHOWER_TRG|CHECK~regout\ & (\LDELAYBPTX2|Mux0~57\ & (!\WIDHT_OUT_A1_SHOWER_TRG|TSTAT~regout\ & !\WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0004",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WIDHT_OUT_A1_SHOWER_TRG|CHECK~regout\,
	datab => \LDELAYBPTX2|Mux0~57\,
	datac => \WIDHT_OUT_A1_SHOWER_TRG|TSTAT~regout\,
	datad => \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A1_SHOWER_TRG|process_0~0_combout\);

-- Location: LC_X34_Y22_N8
\WIDHT_OUT_A1_SHOWER_TRG|COUNT[3]~4\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_SHOWER_TRG|COUNT[3]~4_combout\ = (\WIDHT_OUT_A1_SHOWER_TRG|process_0~0_combout\) # ((!\WIDHT_OUT_A1_SHOWER_TRG|TENDMARK~regout\ & ((!\WIDHT_OUT_A1_SHOWER_TRG|TSTAT~regout\) # (!\WIDHT_OUT_A1_SHOWER_TRG|TENDMARK~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff15",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WIDHT_OUT_A1_SHOWER_TRG|TENDMARK~regout\,
	datab => \WIDHT_OUT_A1_SHOWER_TRG|TENDMARK~1_combout\,
	datac => \WIDHT_OUT_A1_SHOWER_TRG|TSTAT~regout\,
	datad => \WIDHT_OUT_A1_SHOWER_TRG|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A1_SHOWER_TRG|COUNT[3]~4_combout\);

-- Location: LC_X34_Y22_N0
\WIDHT_OUT_A1_SHOWER_TRG|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_SHOWER_TRG|COUNT\(0) = DFFEAS(\WIDHT_OUT_A1_SHOWER_TRG|TSTAT~regout\ $ ((\WIDHT_OUT_A1_SHOWER_TRG|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_A1_SHOWER_TRG|COUNT[3]~4_combout\, , , 
-- \WIDHT_OUT_A1_SHOWER_TRG|process_0~0_combout\, )
-- \WIDHT_OUT_A1_SHOWER_TRG|COUNT[0]~8\ = CARRY((\WIDHT_OUT_A1_SHOWER_TRG|TSTAT~regout\ & (\WIDHT_OUT_A1_SHOWER_TRG|COUNT\(0))))
-- \WIDHT_OUT_A1_SHOWER_TRG|COUNT[0]~8COUT1_14\ = CARRY((\WIDHT_OUT_A1_SHOWER_TRG|TSTAT~regout\ & (\WIDHT_OUT_A1_SHOWER_TRG|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_A1_SHOWER_TRG|TSTAT~regout\,
	datab => \WIDHT_OUT_A1_SHOWER_TRG|COUNT\(0),
	aclr => GND,
	sclr => \WIDHT_OUT_A1_SHOWER_TRG|process_0~0_combout\,
	ena => \WIDHT_OUT_A1_SHOWER_TRG|COUNT[3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A1_SHOWER_TRG|COUNT\(0),
	cout0 => \WIDHT_OUT_A1_SHOWER_TRG|COUNT[0]~8\,
	cout1 => \WIDHT_OUT_A1_SHOWER_TRG|COUNT[0]~8COUT1_14\);

-- Location: LC_X34_Y22_N1
\WIDHT_OUT_A1_SHOWER_TRG|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_SHOWER_TRG|COUNT\(1) = DFFEAS(\WIDHT_OUT_A1_SHOWER_TRG|COUNT\(1) $ ((((\WIDHT_OUT_A1_SHOWER_TRG|COUNT[0]~8\)))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_A1_SHOWER_TRG|COUNT[3]~4_combout\, , , 
-- \WIDHT_OUT_A1_SHOWER_TRG|process_0~0_combout\, )
-- \WIDHT_OUT_A1_SHOWER_TRG|COUNT[1]~6\ = CARRY(((!\WIDHT_OUT_A1_SHOWER_TRG|COUNT[0]~8\)) # (!\WIDHT_OUT_A1_SHOWER_TRG|COUNT\(1)))
-- \WIDHT_OUT_A1_SHOWER_TRG|COUNT[1]~6COUT1_16\ = CARRY(((!\WIDHT_OUT_A1_SHOWER_TRG|COUNT[0]~8COUT1_14\)) # (!\WIDHT_OUT_A1_SHOWER_TRG|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_A1_SHOWER_TRG|COUNT\(1),
	aclr => GND,
	sclr => \WIDHT_OUT_A1_SHOWER_TRG|process_0~0_combout\,
	ena => \WIDHT_OUT_A1_SHOWER_TRG|COUNT[3]~4_combout\,
	cin0 => \WIDHT_OUT_A1_SHOWER_TRG|COUNT[0]~8\,
	cin1 => \WIDHT_OUT_A1_SHOWER_TRG|COUNT[0]~8COUT1_14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A1_SHOWER_TRG|COUNT\(1),
	cout0 => \WIDHT_OUT_A1_SHOWER_TRG|COUNT[1]~6\,
	cout1 => \WIDHT_OUT_A1_SHOWER_TRG|COUNT[1]~6COUT1_16\);

-- Location: LC_X34_Y22_N2
\WIDHT_OUT_A1_SHOWER_TRG|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_SHOWER_TRG|COUNT\(2) = DFFEAS(\WIDHT_OUT_A1_SHOWER_TRG|COUNT\(2) $ ((((!\WIDHT_OUT_A1_SHOWER_TRG|COUNT[1]~6\)))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_A1_SHOWER_TRG|COUNT[3]~4_combout\, , , 
-- \WIDHT_OUT_A1_SHOWER_TRG|process_0~0_combout\, )
-- \WIDHT_OUT_A1_SHOWER_TRG|COUNT[2]~1\ = CARRY((\WIDHT_OUT_A1_SHOWER_TRG|COUNT\(2) & ((!\WIDHT_OUT_A1_SHOWER_TRG|COUNT[1]~6\))))
-- \WIDHT_OUT_A1_SHOWER_TRG|COUNT[2]~1COUT1_18\ = CARRY((\WIDHT_OUT_A1_SHOWER_TRG|COUNT\(2) & ((!\WIDHT_OUT_A1_SHOWER_TRG|COUNT[1]~6COUT1_16\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_A1_SHOWER_TRG|COUNT\(2),
	aclr => GND,
	sclr => \WIDHT_OUT_A1_SHOWER_TRG|process_0~0_combout\,
	ena => \WIDHT_OUT_A1_SHOWER_TRG|COUNT[3]~4_combout\,
	cin0 => \WIDHT_OUT_A1_SHOWER_TRG|COUNT[1]~6\,
	cin1 => \WIDHT_OUT_A1_SHOWER_TRG|COUNT[1]~6COUT1_16\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A1_SHOWER_TRG|COUNT\(2),
	cout0 => \WIDHT_OUT_A1_SHOWER_TRG|COUNT[2]~1\,
	cout1 => \WIDHT_OUT_A1_SHOWER_TRG|COUNT[2]~1COUT1_18\);

-- Location: LC_X34_Y22_N3
\WIDHT_OUT_A1_SHOWER_TRG|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_SHOWER_TRG|COUNT\(3) = DFFEAS(((\WIDHT_OUT_A1_SHOWER_TRG|COUNT[2]~1\ $ (\WIDHT_OUT_A1_SHOWER_TRG|COUNT\(3)))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_A1_SHOWER_TRG|COUNT[3]~4_combout\, , , 
-- \WIDHT_OUT_A1_SHOWER_TRG|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "0ff0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	datad => \WIDHT_OUT_A1_SHOWER_TRG|COUNT\(3),
	aclr => GND,
	sclr => \WIDHT_OUT_A1_SHOWER_TRG|process_0~0_combout\,
	ena => \WIDHT_OUT_A1_SHOWER_TRG|COUNT[3]~4_combout\,
	cin0 => \WIDHT_OUT_A1_SHOWER_TRG|COUNT[2]~1\,
	cin1 => \WIDHT_OUT_A1_SHOWER_TRG|COUNT[2]~1COUT1_18\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A1_SHOWER_TRG|COUNT\(3));

-- Location: LC_X35_Y22_N4
\WIDHT_OUT_A1_SHOWER_TRG|TENDMARK~1\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_SHOWER_TRG|TENDMARK~1_combout\ = (((\WIDHT_OUT_A1_SHOWER_TRG|COUNT\(3)) # (\WIDHT_OUT_A1_SHOWER_TRG|COUNT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \WIDHT_OUT_A1_SHOWER_TRG|COUNT\(3),
	datad => \WIDHT_OUT_A1_SHOWER_TRG|COUNT\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A1_SHOWER_TRG|TENDMARK~1_combout\);

-- Location: LC_X34_Y22_N9
\WIDHT_OUT_A1_SHOWER_TRG|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_SHOWER_TRG|TSTAT~regout\ = DFFEAS((\WIDHT_OUT_A1_SHOWER_TRG|process_0~0_combout\) # ((\WIDHT_OUT_A1_SHOWER_TRG|TSTAT~regout\ & ((\WIDHT_OUT_A1_SHOWER_TRG|TENDMARK~regout\) # (!\WIDHT_OUT_A1_SHOWER_TRG|TENDMARK~1_combout\)))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffb0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_A1_SHOWER_TRG|TENDMARK~regout\,
	datab => \WIDHT_OUT_A1_SHOWER_TRG|TENDMARK~1_combout\,
	datac => \WIDHT_OUT_A1_SHOWER_TRG|TSTAT~regout\,
	datad => \WIDHT_OUT_A1_SHOWER_TRG|process_0~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A1_SHOWER_TRG|TSTAT~regout\);

-- Location: LC_X35_Y22_N9
\WIDHT_OUT_A1_SHOWER_TRG|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_SHOWER_TRG|TENDMARK~regout\ = DFFEAS((!\WIDHT_OUT_A1_SHOWER_TRG|TENDMARK~regout\ & (\WIDHT_OUT_A1_SHOWER_TRG|TSTAT~regout\ & ((\WIDHT_OUT_A1_SHOWER_TRG|COUNT\(3)) # (\WIDHT_OUT_A1_SHOWER_TRG|COUNT\(2))))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4440",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_A1_SHOWER_TRG|TENDMARK~regout\,
	datab => \WIDHT_OUT_A1_SHOWER_TRG|TSTAT~regout\,
	datac => \WIDHT_OUT_A1_SHOWER_TRG|COUNT\(3),
	datad => \WIDHT_OUT_A1_SHOWER_TRG|COUNT\(2),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A1_SHOWER_TRG|TENDMARK~regout\);

-- Location: LC_X34_Y21_N9
\WIDHT_OUT_A1_SHOWER_LOGIC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~regout\ = DFFEAS((\WIDHT_OUT_A1_SHOWER_LOGIC|TSTAT~regout\ & (((\WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~regout\)))) # (!\WIDHT_OUT_A1_SHOWER_LOGIC|TSTAT~regout\ & (((\WIDHT_OUT_A1_SHOWER_LOGIC|TENDMARK~regout\ & 
-- \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~regout\)) # (!\WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~20_combout\))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e0f5",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_A1_SHOWER_LOGIC|TSTAT~regout\,
	datab => \WIDHT_OUT_A1_SHOWER_LOGIC|TENDMARK~regout\,
	datac => \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~regout\,
	datad => \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~20_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~regout\);

-- Location: LC_X34_Y22_N6
\WIDHT_OUT_A1_SHOWER_LOGIC|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_SHOWER_LOGIC|process_0~0_combout\ = ((!\WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~regout\ & (!\WIDHT_OUT_A1_SHOWER_LOGIC|TSTAT~regout\ & !\WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0003",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~regout\,
	datac => \WIDHT_OUT_A1_SHOWER_LOGIC|TSTAT~regout\,
	datad => \WIDHT_OUT_A1_SHOWER_LOGIC|CHECK~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A1_SHOWER_LOGIC|process_0~0_combout\);

-- Location: LC_X34_Y22_N4
\WIDHT_OUT_A1_SHOWER_LOGIC|COUNT[3]~4\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT[3]~4_combout\ = (\WIDHT_OUT_A1_SHOWER_LOGIC|process_0~0_combout\) # ((!\WIDHT_OUT_A1_SHOWER_LOGIC|TENDMARK~regout\ & ((!\WIDHT_OUT_A1_SHOWER_LOGIC|TSTAT~regout\) # (!\WIDHT_OUT_A1_SHOWER_LOGIC|TENDMARK~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff07",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WIDHT_OUT_A1_SHOWER_LOGIC|TENDMARK~1_combout\,
	datab => \WIDHT_OUT_A1_SHOWER_LOGIC|TSTAT~regout\,
	datac => \WIDHT_OUT_A1_SHOWER_LOGIC|TENDMARK~regout\,
	datad => \WIDHT_OUT_A1_SHOWER_LOGIC|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT[3]~4_combout\);

-- Location: LC_X34_Y21_N1
\WIDHT_OUT_A1_SHOWER_LOGIC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT\(0) = DFFEAS(\WIDHT_OUT_A1_SHOWER_LOGIC|TSTAT~regout\ $ ((\WIDHT_OUT_A1_SHOWER_LOGIC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT[3]~4_combout\, , , 
-- \WIDHT_OUT_A1_SHOWER_LOGIC|process_0~0_combout\, )
-- \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT[0]~8\ = CARRY((\WIDHT_OUT_A1_SHOWER_LOGIC|TSTAT~regout\ & (\WIDHT_OUT_A1_SHOWER_LOGIC|COUNT\(0))))
-- \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT[0]~8COUT1_14\ = CARRY((\WIDHT_OUT_A1_SHOWER_LOGIC|TSTAT~regout\ & (\WIDHT_OUT_A1_SHOWER_LOGIC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_A1_SHOWER_LOGIC|TSTAT~regout\,
	datab => \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT\(0),
	aclr => GND,
	sclr => \WIDHT_OUT_A1_SHOWER_LOGIC|process_0~0_combout\,
	ena => \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT[3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT\(0),
	cout0 => \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT[0]~8\,
	cout1 => \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT[0]~8COUT1_14\);

-- Location: LC_X34_Y21_N2
\WIDHT_OUT_A1_SHOWER_LOGIC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT\(1) = DFFEAS(\WIDHT_OUT_A1_SHOWER_LOGIC|COUNT\(1) $ ((((\WIDHT_OUT_A1_SHOWER_LOGIC|COUNT[0]~8\)))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT[3]~4_combout\, , , 
-- \WIDHT_OUT_A1_SHOWER_LOGIC|process_0~0_combout\, )
-- \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT[1]~6\ = CARRY(((!\WIDHT_OUT_A1_SHOWER_LOGIC|COUNT[0]~8\)) # (!\WIDHT_OUT_A1_SHOWER_LOGIC|COUNT\(1)))
-- \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT[1]~6COUT1_16\ = CARRY(((!\WIDHT_OUT_A1_SHOWER_LOGIC|COUNT[0]~8COUT1_14\)) # (!\WIDHT_OUT_A1_SHOWER_LOGIC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT\(1),
	aclr => GND,
	sclr => \WIDHT_OUT_A1_SHOWER_LOGIC|process_0~0_combout\,
	ena => \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT[3]~4_combout\,
	cin0 => \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT[0]~8\,
	cin1 => \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT[0]~8COUT1_14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT\(1),
	cout0 => \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT[1]~6\,
	cout1 => \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT[1]~6COUT1_16\);

-- Location: LC_X34_Y21_N3
\WIDHT_OUT_A1_SHOWER_LOGIC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT\(2) = DFFEAS((\WIDHT_OUT_A1_SHOWER_LOGIC|COUNT\(2) $ ((!\WIDHT_OUT_A1_SHOWER_LOGIC|COUNT[1]~6\))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT[3]~4_combout\, , , 
-- \WIDHT_OUT_A1_SHOWER_LOGIC|process_0~0_combout\, )
-- \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT[2]~1\ = CARRY(((\WIDHT_OUT_A1_SHOWER_LOGIC|COUNT\(2) & !\WIDHT_OUT_A1_SHOWER_LOGIC|COUNT[1]~6\)))
-- \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT[2]~1COUT1_18\ = CARRY(((\WIDHT_OUT_A1_SHOWER_LOGIC|COUNT\(2) & !\WIDHT_OUT_A1_SHOWER_LOGIC|COUNT[1]~6COUT1_16\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	datab => \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT\(2),
	aclr => GND,
	sclr => \WIDHT_OUT_A1_SHOWER_LOGIC|process_0~0_combout\,
	ena => \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT[3]~4_combout\,
	cin0 => \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT[1]~6\,
	cin1 => \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT[1]~6COUT1_16\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT\(2),
	cout0 => \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT[2]~1\,
	cout1 => \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT[2]~1COUT1_18\);

-- Location: LC_X34_Y21_N4
\WIDHT_OUT_A1_SHOWER_LOGIC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT\(3) = DFFEAS((\WIDHT_OUT_A1_SHOWER_LOGIC|COUNT\(3) $ ((\WIDHT_OUT_A1_SHOWER_LOGIC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT[3]~4_combout\, , , 
-- \WIDHT_OUT_A1_SHOWER_LOGIC|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	datab => \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT\(3),
	aclr => GND,
	sclr => \WIDHT_OUT_A1_SHOWER_LOGIC|process_0~0_combout\,
	ena => \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT[3]~4_combout\,
	cin0 => \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT[2]~1\,
	cin1 => \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT[2]~1COUT1_18\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT\(3));

-- Location: LC_X34_Y21_N8
\WIDHT_OUT_A1_SHOWER_LOGIC|TENDMARK~1\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_SHOWER_LOGIC|TENDMARK~1_combout\ = (((\WIDHT_OUT_A1_SHOWER_LOGIC|COUNT\(3)) # (\WIDHT_OUT_A1_SHOWER_LOGIC|COUNT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT\(3),
	datad => \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A1_SHOWER_LOGIC|TENDMARK~1_combout\);

-- Location: LC_X34_Y21_N6
\WIDHT_OUT_A1_SHOWER_LOGIC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_SHOWER_LOGIC|TSTAT~regout\ = DFFEAS((\WIDHT_OUT_A1_SHOWER_LOGIC|process_0~0_combout\) # ((\WIDHT_OUT_A1_SHOWER_LOGIC|TSTAT~regout\ & ((\WIDHT_OUT_A1_SHOWER_LOGIC|TENDMARK~regout\) # (!\WIDHT_OUT_A1_SHOWER_LOGIC|TENDMARK~1_combout\)))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f8fa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_A1_SHOWER_LOGIC|TSTAT~regout\,
	datab => \WIDHT_OUT_A1_SHOWER_LOGIC|TENDMARK~regout\,
	datac => \WIDHT_OUT_A1_SHOWER_LOGIC|process_0~0_combout\,
	datad => \WIDHT_OUT_A1_SHOWER_LOGIC|TENDMARK~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A1_SHOWER_LOGIC|TSTAT~regout\);

-- Location: LC_X34_Y21_N5
\WIDHT_OUT_A1_SHOWER_LOGIC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_SHOWER_LOGIC|TENDMARK~regout\ = DFFEAS((\WIDHT_OUT_A1_SHOWER_LOGIC|TSTAT~regout\ & (!\WIDHT_OUT_A1_SHOWER_LOGIC|TENDMARK~regout\ & ((\WIDHT_OUT_A1_SHOWER_LOGIC|COUNT\(2)) # (\WIDHT_OUT_A1_SHOWER_LOGIC|COUNT\(3))))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00a8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_A1_SHOWER_LOGIC|TSTAT~regout\,
	datab => \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT\(2),
	datac => \WIDHT_OUT_A1_SHOWER_LOGIC|COUNT\(3),
	datad => \WIDHT_OUT_A1_SHOWER_LOGIC|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A1_SHOWER_LOGIC|TENDMARK~regout\);

-- Location: LC_X35_Y19_N8
\WIDHT_OUT_A2_SHOWER_LOGIC|COUNT[0]~4\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT[0]~4_combout\ = (\WIDHT_OUT_A2_SHOWER_LOGIC|process_0~0_combout\) # ((!\WIDHT_OUT_A2_SHOWER_LOGIC|TENDMARK~regout\ & ((!\WIDHT_OUT_A2_SHOWER_LOGIC|TENDMARK~1_combout\) # (!\WIDHT_OUT_A2_SHOWER_LOGIC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f1f3",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WIDHT_OUT_A2_SHOWER_LOGIC|TSTAT~regout\,
	datab => \WIDHT_OUT_A2_SHOWER_LOGIC|TENDMARK~regout\,
	datac => \WIDHT_OUT_A2_SHOWER_LOGIC|process_0~0_combout\,
	datad => \WIDHT_OUT_A2_SHOWER_LOGIC|TENDMARK~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT[0]~4_combout\);

-- Location: LC_X36_Y19_N0
\WIDHT_OUT_A2_SHOWER_LOGIC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT\(0) = DFFEAS(\WIDHT_OUT_A2_SHOWER_LOGIC|COUNT\(0) $ ((\WIDHT_OUT_A2_SHOWER_LOGIC|TSTAT~regout\)), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT[0]~4_combout\, , , 
-- \WIDHT_OUT_A2_SHOWER_LOGIC|process_0~0_combout\, )
-- \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT[0]~8\ = CARRY((\WIDHT_OUT_A2_SHOWER_LOGIC|COUNT\(0) & (\WIDHT_OUT_A2_SHOWER_LOGIC|TSTAT~regout\)))
-- \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT[0]~8COUT1_14\ = CARRY((\WIDHT_OUT_A2_SHOWER_LOGIC|COUNT\(0) & (\WIDHT_OUT_A2_SHOWER_LOGIC|TSTAT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT\(0),
	datab => \WIDHT_OUT_A2_SHOWER_LOGIC|TSTAT~regout\,
	aclr => GND,
	sclr => \WIDHT_OUT_A2_SHOWER_LOGIC|process_0~0_combout\,
	ena => \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT\(0),
	cout0 => \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT[0]~8\,
	cout1 => \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT[0]~8COUT1_14\);

-- Location: LC_X36_Y19_N1
\WIDHT_OUT_A2_SHOWER_LOGIC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT\(1) = DFFEAS(\WIDHT_OUT_A2_SHOWER_LOGIC|COUNT\(1) $ ((((\WIDHT_OUT_A2_SHOWER_LOGIC|COUNT[0]~8\)))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT[0]~4_combout\, , , 
-- \WIDHT_OUT_A2_SHOWER_LOGIC|process_0~0_combout\, )
-- \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT[1]~6\ = CARRY(((!\WIDHT_OUT_A2_SHOWER_LOGIC|COUNT[0]~8\)) # (!\WIDHT_OUT_A2_SHOWER_LOGIC|COUNT\(1)))
-- \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT[1]~6COUT1_16\ = CARRY(((!\WIDHT_OUT_A2_SHOWER_LOGIC|COUNT[0]~8COUT1_14\)) # (!\WIDHT_OUT_A2_SHOWER_LOGIC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT\(1),
	aclr => GND,
	sclr => \WIDHT_OUT_A2_SHOWER_LOGIC|process_0~0_combout\,
	ena => \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT[0]~4_combout\,
	cin0 => \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT[0]~8\,
	cin1 => \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT[0]~8COUT1_14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT\(1),
	cout0 => \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT[1]~6\,
	cout1 => \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT[1]~6COUT1_16\);

-- Location: LC_X36_Y19_N2
\WIDHT_OUT_A2_SHOWER_LOGIC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT\(2) = DFFEAS(\WIDHT_OUT_A2_SHOWER_LOGIC|COUNT\(2) $ ((((!\WIDHT_OUT_A2_SHOWER_LOGIC|COUNT[1]~6\)))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT[0]~4_combout\, , , 
-- \WIDHT_OUT_A2_SHOWER_LOGIC|process_0~0_combout\, )
-- \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT[2]~1\ = CARRY((\WIDHT_OUT_A2_SHOWER_LOGIC|COUNT\(2) & ((!\WIDHT_OUT_A2_SHOWER_LOGIC|COUNT[1]~6\))))
-- \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT[2]~1COUT1_18\ = CARRY((\WIDHT_OUT_A2_SHOWER_LOGIC|COUNT\(2) & ((!\WIDHT_OUT_A2_SHOWER_LOGIC|COUNT[1]~6COUT1_16\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT\(2),
	aclr => GND,
	sclr => \WIDHT_OUT_A2_SHOWER_LOGIC|process_0~0_combout\,
	ena => \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT[0]~4_combout\,
	cin0 => \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT[1]~6\,
	cin1 => \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT[1]~6COUT1_16\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT\(2),
	cout0 => \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT[2]~1\,
	cout1 => \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT[2]~1COUT1_18\);

-- Location: LC_X36_Y19_N3
\WIDHT_OUT_A2_SHOWER_LOGIC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT\(3) = DFFEAS(((\WIDHT_OUT_A2_SHOWER_LOGIC|COUNT[2]~1\ $ (\WIDHT_OUT_A2_SHOWER_LOGIC|COUNT\(3)))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT[0]~4_combout\, , , 
-- \WIDHT_OUT_A2_SHOWER_LOGIC|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "0ff0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	datad => \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT\(3),
	aclr => GND,
	sclr => \WIDHT_OUT_A2_SHOWER_LOGIC|process_0~0_combout\,
	ena => \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT[0]~4_combout\,
	cin0 => \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT[2]~1\,
	cin1 => \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT[2]~1COUT1_18\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT\(3));

-- Location: LC_X36_Y19_N8
\WIDHT_OUT_A2_SHOWER_LOGIC|TENDMARK~1\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_SHOWER_LOGIC|TENDMARK~1_combout\ = (((\WIDHT_OUT_A2_SHOWER_LOGIC|COUNT\(2)) # (\WIDHT_OUT_A2_SHOWER_LOGIC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT\(2),
	datad => \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A2_SHOWER_LOGIC|TENDMARK~1_combout\);

-- Location: LC_X36_Y19_N6
\WIDHT_OUT_A2_SHOWER_LOGIC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_SHOWER_LOGIC|TSTAT~regout\ = DFFEAS((\WIDHT_OUT_A2_SHOWER_LOGIC|process_0~0_combout\) # ((\WIDHT_OUT_A2_SHOWER_LOGIC|TSTAT~regout\ & ((\WIDHT_OUT_A2_SHOWER_LOGIC|TENDMARK~regout\) # (!\WIDHT_OUT_A2_SHOWER_LOGIC|TENDMARK~1_combout\)))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcdc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_A2_SHOWER_LOGIC|TENDMARK~1_combout\,
	datab => \WIDHT_OUT_A2_SHOWER_LOGIC|process_0~0_combout\,
	datac => \WIDHT_OUT_A2_SHOWER_LOGIC|TSTAT~regout\,
	datad => \WIDHT_OUT_A2_SHOWER_LOGIC|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A2_SHOWER_LOGIC|TSTAT~regout\);

-- Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\B[2]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_B(2),
	combout => \B~combout\(2));

-- Location: LC_X11_Y10_N4
\A2_DSC_WIDTH|Syc_SDSC_GEN:2:SYC_SDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|process_0~0\ = ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|CHECK~regout\ & (L45_OUTPUT & !\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~regout\)))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:2:SYC_SDSC|OUTPUT~regout\ = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|process_0~0\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \B~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0030",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|CHECK~regout\,
	datac => \B~combout\(2),
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|process_0~0\,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:SYC_SDSC|OUTPUT~regout\);

-- Location: LC_X11_Y11_N2
\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[4]~12\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[4]~12_combout\ = (\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|process_0~0\) # ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TENDMARK~regout\ & ((\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~1_combout\) # 
-- (!\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ddcd",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TENDMARK~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|process_0~0\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~regout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[4]~12_combout\);

-- Location: LC_X11_Y12_N0
\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(0) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~regout\ $ ((\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[4]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|process_0~0\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[0]~16\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(0))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[0]~16COUT1_25\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(0),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(0),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[0]~16\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X11_Y12_N1
\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(1) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(1) $ ((((\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[4]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|process_0~0\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[1]~14\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[0]~16\)) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(1)))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[0]~16COUT1_25\)) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(1),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[4]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[0]~16\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(1),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[1]~14\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X11_Y12_N2
\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(2) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(2) $ ((((!\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[4]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|process_0~0\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[2]~1\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[1]~14\))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[2]~1COUT1_29\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(2),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[4]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[1]~14\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(2),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[2]~1\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X11_Y12_N3
\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(3) = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(3) $ ((\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[4]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|process_0~0\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[3]~3\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[2]~1\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(3))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[2]~1COUT1_29\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(3),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[4]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[2]~1\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(3),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[3]~3\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X11_Y12_N4
\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(4) = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(4) $ ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[4]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|process_0~0\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[4]~5\ = CARRY(((\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(4) & !\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(4),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[4]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[3]~3\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(4),
	cout => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[4]~5\);

-- Location: LC_X11_Y12_N5
\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(5) = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(5) $ ((\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[4]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|process_0~0\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[5]~7\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(5))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(5),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[4]~12_combout\,
	cin => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(5),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[5]~7\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X11_Y12_N8
\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~0_combout\ = (!\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(5) & (!\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(4) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(3)) # 
-- (!\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(2),
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(5),
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(4),
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~0_combout\);

-- Location: LC_X11_Y12_N6
\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(6) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(6) $ ((((!(!\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[5]~7\) # 
-- (\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[4]~12_combout\, , , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|process_0~0\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[6]~9\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[5]~7\))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[6]~9COUT1_35\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(6),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[4]~12_combout\,
	cin => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[5]~7\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(6),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[6]~9\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X11_Y12_N7
\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(7) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(7) $ (((((!\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[6]~9\) # 
-- (\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[4]~12_combout\, , , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|process_0~0\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(7),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[4]~12_combout\,
	cin => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[6]~9\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(7));

-- Location: LC_X11_Y12_N9
\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~1_combout\ = ((\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~0_combout\ & (!\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(7) & !\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~0_combout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(7),
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|COUNT\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~1_combout\);

-- Location: LC_X11_Y10_N3
\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~regout\ = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|process_0~0\) # ((\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~regout\ & ((\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TENDMARK~regout\) # 
-- (\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcf8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TENDMARK~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|process_0~0\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~regout\);

-- Location: LC_X11_Y10_N1
\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TENDMARK~regout\ = DFFEAS((!\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TENDMARK~regout\ & (\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~regout\ & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~1_combout\)))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0044",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TENDMARK~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~regout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TENDMARK~regout\);

-- Location: LC_X11_Y10_N0
\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|CHECK~regout\ = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~regout\ & (((\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|CHECK~regout\)))) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~regout\ & 
-- ((\A2_DSC_WIDTH|Syc_SDSC_GEN:2:SYC_SDSC|OUTPUT~regout\) # ((\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TENDMARK~regout\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|CHECK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TENDMARK~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|CHECK~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:SYC_SDSC|OUTPUT~regout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|CHECK~regout\);

-- Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\B[1]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_B(1),
	combout => \B~combout\(1));

-- Location: LC_X11_Y10_N9
\A2_DSC_WIDTH|Syc_SDSC_GEN:1:SYC_SDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~1\ = (!\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~regout\ & (!\A2_DSC_WIDTH|Syc_SDSC_GEN:2:SYC_SDSC|OUTPUT~regout\ & (!L44_OUTPUT & !\A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~regout\)))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:1:SYC_SDSC|OUTPUT~regout\ = DFFEAS(\WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~1\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \B~combout\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:SYC_SDSC|OUTPUT~regout\,
	datac => \B~combout\(1),
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:2:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~1\,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:SYC_SDSC|OUTPUT~regout\);

-- Location: LC_X11_Y10_N7
\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[3]~12\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[3]~12_combout\ = (\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|process_0~0_combout\) # ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TENDMARK~regout\ & ((\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~1_combout\) # 
-- (!\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "babb",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|process_0~0_combout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TENDMARK~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~1_combout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[3]~12_combout\);

-- Location: LC_X11_Y9_N0
\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(0) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~regout\ $ ((\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[3]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[0]~16\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(0))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[0]~16COUT1_25\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(0),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(0),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[0]~16\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X11_Y9_N1
\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(1) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(1) $ ((((\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[3]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[1]~14\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[0]~16\)) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(1)))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[0]~16COUT1_25\)) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(1),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[3]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[0]~16\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(1),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[1]~14\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X11_Y9_N2
\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(2) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(2) $ ((((!\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[3]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[2]~1\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[1]~14\))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[2]~1COUT1_29\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(2),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[3]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[1]~14\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(2),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[2]~1\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X11_Y9_N3
\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(3) = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(3) $ ((\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[3]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[3]~3\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[2]~1\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(3))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[2]~1COUT1_29\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(3),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[3]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[2]~1\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(3),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[3]~3\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X11_Y9_N4
\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(4) = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(4) $ ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[3]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[4]~5\ = CARRY(((\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(4) & !\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(4),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[3]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[3]~3\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(4),
	cout => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[4]~5\);

-- Location: LC_X11_Y9_N5
\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(5) = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(5) $ ((\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[3]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[5]~7\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(5))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(5),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[3]~12_combout\,
	cin => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(5),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[5]~7\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X11_Y9_N8
\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~0_combout\ = (!\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(4) & (!\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(5) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(3)) # 
-- (!\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0007",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(2),
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(3),
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(4),
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~0_combout\);

-- Location: LC_X11_Y9_N6
\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(6) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(6) $ ((((!(!\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[5]~7\) # 
-- (\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[3]~12_combout\, , , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[6]~9\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[5]~7\))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[6]~9COUT1_35\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(6),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[3]~12_combout\,
	cin => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[5]~7\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(6),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[6]~9\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X11_Y9_N7
\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(7) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(7) $ (((((!\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[6]~9\) # 
-- (\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[3]~12_combout\, , , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(7),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[3]~12_combout\,
	cin => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[6]~9\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(7));

-- Location: LC_X11_Y9_N9
\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~1_combout\ = ((\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~0_combout\ & (!\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(7) & !\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~0_combout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(7),
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|COUNT\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~1_combout\);

-- Location: LC_X11_Y10_N5
\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TENDMARK~regout\ = DFFEAS(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TENDMARK~regout\ & (!\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~1_combout\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~regout\))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0300",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TENDMARK~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~1_combout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TENDMARK~regout\);

-- Location: LC_X11_Y10_N8
\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|CHECK~regout\ = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~regout\ & (((\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|CHECK~regout\)))) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~regout\ & 
-- ((\A2_DSC_WIDTH|Syc_SDSC_GEN:1:SYC_SDSC|OUTPUT~regout\) # ((\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TENDMARK~regout\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|CHECK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0ea",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:SYC_SDSC|OUTPUT~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TENDMARK~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|CHECK~regout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|CHECK~regout\);

-- Location: LC_X11_Y10_N2
\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|process_0~0_combout\ = ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|CHECK~regout\ & (\A2_DSC_WIDTH|Syc_SDSC_GEN:1:SYC_SDSC|OUTPUT~regout\ & !\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0030",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|CHECK~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:SYC_SDSC|OUTPUT~regout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|process_0~0_combout\);

-- Location: LC_X11_Y10_N6
\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~regout\ = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|process_0~0_combout\) # ((\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~regout\ & ((\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TENDMARK~regout\) # 
-- (\A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "feaa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|process_0~0_combout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TENDMARK~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~1_combout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:1:WIDTH_SDSC|TSTAT~regout\);

-- Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\B[16]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_B(16),
	combout => \B~combout\(16));

-- Location: LC_X7_Y8_N3
\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TENDMARK~regout\ = DFFEAS(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TENDMARK~regout\ & (\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~regout\ & !\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~1_combout\))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0030",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TENDMARK~regout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TENDMARK~regout\);

-- Location: LC_X7_Y8_N5
\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|CHECK~regout\ = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~regout\ & (((\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|CHECK~regout\)))) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~regout\ & 
-- ((\A2_DSC_WIDTH|SYC_LDSC_GEN:0:SYC_LDSC|OUTPUT~regout\) # ((\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|CHECK~regout\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ceca",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:SYC_LDSC|OUTPUT~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|CHECK~regout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|CHECK~regout\);

-- Location: LC_X7_Y8_N9
\A2_DSC_WIDTH|SYC_LDSC_GEN:0:SYC_LDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|process_0~0\ = ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~regout\ & (L59_OUTPUT & !\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|CHECK~regout\)))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:0:SYC_LDSC|OUTPUT~regout\ = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|process_0~0\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \B~combout\(16), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0030",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~regout\,
	datac => \B~combout\(16),
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|CHECK~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|process_0~0\,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:SYC_LDSC|OUTPUT~regout\);

-- Location: LC_X8_Y8_N2
\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[4]~12\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[4]~12_combout\ = (\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|process_0~0\) # ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TENDMARK~regout\ & ((\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~1_combout\) # 
-- (!\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff0b",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~1_combout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~regout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|process_0~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[4]~12_combout\);

-- Location: LC_X8_Y7_N0
\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(0) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~regout\ $ ((\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[4]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[0]~16\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(0))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[0]~16COUT1_25\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(0),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(0),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[0]~16\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X8_Y7_N1
\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(1) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(1) $ ((((\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[4]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[1]~14\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[0]~16\)) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(1)))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[0]~16COUT1_25\)) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(1),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[4]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[0]~16\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(1),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[1]~14\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X8_Y7_N2
\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(2) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(2) $ ((((!\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[4]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[2]~1\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[1]~14\))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[2]~1COUT1_29\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(2),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[4]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[1]~14\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(2),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[2]~1\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X8_Y7_N3
\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(3) = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(3) $ ((\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[4]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[3]~3\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[2]~1\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(3))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[2]~1COUT1_29\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(3),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[4]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[2]~1\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(3),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[3]~3\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X8_Y7_N4
\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(4) = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(4) $ ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[4]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[4]~5\ = CARRY(((\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(4) & !\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(4),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[4]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[3]~3\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(4),
	cout => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[4]~5\);

-- Location: LC_X8_Y7_N5
\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(5) = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(5) $ ((\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[4]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[5]~7\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(5))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(5),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[4]~12_combout\,
	cin => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(5),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[5]~7\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X8_Y7_N8
\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~0_combout\ = (!\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(4) & (!\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(5) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(3)) # 
-- (!\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0007",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(2),
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(3),
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(4),
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~0_combout\);

-- Location: LC_X8_Y7_N6
\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(6) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(6) $ ((((!(!\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[5]~7\) # 
-- (\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[4]~12_combout\, , , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[6]~9\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[5]~7\))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[6]~9COUT1_35\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(6),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[4]~12_combout\,
	cin => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[5]~7\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(6),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[6]~9\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X8_Y7_N7
\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(7) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(7) $ (((((!\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[6]~9\) # 
-- (\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[4]~12_combout\, , , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|process_0~0\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(7),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[4]~12_combout\,
	cin => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[6]~9\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(7));

-- Location: LC_X8_Y7_N9
\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~1_combout\ = ((\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~0_combout\ & (!\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(7) & !\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~0_combout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(7),
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|COUNT\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~1_combout\);

-- Location: LC_X7_Y8_N4
\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~regout\ = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|process_0~0\) # ((\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~regout\ & ((\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~1_combout\) # 
-- (\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcec",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~1_combout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|process_0~0\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~regout\);

-- Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\B[0]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_B(0),
	combout => \B~combout\(0));

-- Location: LC_X7_Y8_N2
\A2_DSC_WIDTH|Syc_SDSC_GEN:0:SYC_SDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~0\ = (!\A2_DSC_WIDTH|SYC_LDSC_GEN:0:SYC_LDSC|OUTPUT~regout\ & (!\A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~regout\ & (!L43_OUTPUT & !\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~regout\)))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:0:SYC_SDSC|OUTPUT~regout\ = DFFEAS(\WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~0\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \B~combout\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:SYC_LDSC|OUTPUT~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:0:WIDTH_LDSC|TSTAT~regout\,
	datac => \B~combout\(0),
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~0\,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:SYC_SDSC|OUTPUT~regout\);

-- Location: LC_X7_Y8_N0
\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|CHECK~regout\ = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~regout\ & (((\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|CHECK~regout\)))) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~regout\ & 
-- ((\A2_DSC_WIDTH|Syc_SDSC_GEN:0:SYC_SDSC|OUTPUT~regout\) # ((\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|CHECK~regout\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccea",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:SYC_SDSC|OUTPUT~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|CHECK~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|CHECK~regout\);

-- Location: LC_X7_Y8_N6
\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|process_0~0_combout\ = ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|CHECK~regout\ & (\A2_DSC_WIDTH|Syc_SDSC_GEN:0:SYC_SDSC|OUTPUT~regout\ & !\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0030",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|CHECK~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:SYC_SDSC|OUTPUT~regout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|process_0~0_combout\);

-- Location: LC_X7_Y8_N7
\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[1]~12\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[1]~12_combout\ = (\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|process_0~0_combout\) # ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TENDMARK~regout\ & ((\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~1_combout\) # 
-- (!\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff31",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TENDMARK~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~1_combout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[1]~12_combout\);

-- Location: LC_X7_Y7_N0
\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(0) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~regout\ $ ((\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[1]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[0]~16\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(0))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[0]~16COUT1_25\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(0),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[1]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(0),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[0]~16\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X7_Y7_N1
\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(1) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(1) $ ((((\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[1]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[1]~14\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[0]~16\)) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(1)))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[0]~16COUT1_25\)) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(1),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[1]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[0]~16\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(1),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[1]~14\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X7_Y7_N2
\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(2) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(2) $ ((((!\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[1]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[2]~1\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[1]~14\))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[2]~1COUT1_29\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(2),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[1]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[1]~14\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(2),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[2]~1\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X7_Y7_N3
\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(3) = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(3) $ ((\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[1]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[3]~3\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[2]~1\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(3))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[2]~1COUT1_29\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(3),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[1]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[2]~1\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(3),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[3]~3\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X7_Y7_N4
\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(4) = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(4) $ ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[1]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[4]~5\ = CARRY(((\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(4) & !\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(4),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[1]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[3]~3\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(4),
	cout => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[4]~5\);

-- Location: LC_X7_Y7_N5
\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(5) = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(5) $ ((\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[1]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[5]~7\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(5))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(5),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[1]~12_combout\,
	cin => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(5),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[5]~7\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X7_Y7_N8
\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~0_combout\ = (!\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(5) & (!\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(4) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(3)) # 
-- (!\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(2),
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(5),
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(4),
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~0_combout\);

-- Location: LC_X7_Y7_N6
\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(6) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(6) $ ((((!(!\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[5]~7\) # 
-- (\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[1]~12_combout\, , , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[6]~9\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[5]~7\))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[6]~9COUT1_35\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(6),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[1]~12_combout\,
	cin => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[5]~7\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(6),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[6]~9\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X7_Y7_N7
\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(7) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(7) $ (((((!\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[6]~9\) # 
-- (\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[1]~12_combout\, , , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(7),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[1]~12_combout\,
	cin => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[6]~9\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(7));

-- Location: LC_X7_Y7_N9
\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~1_combout\ = ((\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~0_combout\ & (!\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(7) & !\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~0_combout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(7),
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|COUNT\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~1_combout\);

-- Location: LC_X7_Y8_N8
\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TENDMARK~regout\ = DFFEAS(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TENDMARK~regout\ & (!\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~1_combout\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~regout\))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0300",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TENDMARK~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~1_combout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TENDMARK~regout\);

-- Location: LC_X7_Y8_N1
\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~regout\ = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|process_0~0_combout\) # ((\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~regout\ & ((\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TENDMARK~regout\) # 
-- (\A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffa8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TENDMARK~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~1_combout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|process_0~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:0:WIDTH_SDSC|TSTAT~regout\);

-- Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\B[4]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_B(4),
	combout => \B~combout\(4));

-- Location: LC_X23_Y4_N3
\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~regout\ = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|process_0~0\) # ((\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~regout\ & ((\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TENDMARK~regout\) # 
-- (\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "feaa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|process_0~0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TENDMARK~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~1_combout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~regout\);

-- Location: LC_X23_Y4_N6
\A2_DSC_WIDTH|Syc_SDSC_GEN:4:SYC_SDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|process_0~0\ = (!\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|CHECK~regout\ & (((L47_OUTPUT & !\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~regout\))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:4:SYC_SDSC|OUTPUT~regout\ = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|process_0~0\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \B~combout\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0050",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|CHECK~regout\,
	datac => \B~combout\(4),
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|process_0~0\,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:SYC_SDSC|OUTPUT~regout\);

-- Location: LC_X22_Y4_N2
\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[7]~12\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[7]~12_combout\ = (\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|process_0~0\) # ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TENDMARK~regout\ & ((\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~1_combout\) # 
-- (!\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff45",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TENDMARK~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~1_combout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~regout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|process_0~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[7]~12_combout\);

-- Location: LC_X21_Y4_N0
\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(0) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~regout\ $ ((\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|process_0~0\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[0]~16\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(0))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[0]~16COUT1_25\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(0),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(0),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[0]~16\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X21_Y4_N1
\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(1) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(1) $ ((((\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|process_0~0\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[1]~14\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[0]~16\)) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(1)))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[0]~16COUT1_25\)) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(1),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[0]~16\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(1),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[1]~14\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X21_Y4_N2
\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(2) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(2) $ ((((!\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|process_0~0\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[2]~1\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[1]~14\))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[2]~1COUT1_29\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(2),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[1]~14\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(2),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[2]~1\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X21_Y4_N3
\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(3) = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(3) $ ((\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|process_0~0\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[3]~3\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[2]~1\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(3))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[2]~1COUT1_29\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(3),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[2]~1\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(3),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[3]~3\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X21_Y4_N4
\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(4) = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(4) $ ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|process_0~0\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[4]~5\ = CARRY(((\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(4) & !\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(4),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[3]~3\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(4),
	cout => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[4]~5\);

-- Location: LC_X21_Y4_N5
\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(5) = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(5) $ ((\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|process_0~0\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[5]~7\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(5))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(5),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[7]~12_combout\,
	cin => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(5),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[5]~7\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X21_Y4_N8
\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~0_combout\ = (!\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(5) & (!\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(4) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(3)) # 
-- (!\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(2),
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(5),
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(4),
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~0_combout\);

-- Location: LC_X21_Y4_N6
\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(6) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(6) $ ((((!(!\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[5]~7\) # 
-- (\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[7]~12_combout\, , , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|process_0~0\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[6]~9\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[5]~7\))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[6]~9COUT1_35\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(6),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[7]~12_combout\,
	cin => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[5]~7\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(6),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[6]~9\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X21_Y4_N7
\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(7) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(7) $ (((((!\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[6]~9\) # 
-- (\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[7]~12_combout\, , , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|process_0~0\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(7),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[7]~12_combout\,
	cin => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[6]~9\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(7));

-- Location: LC_X21_Y4_N9
\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~1_combout\ = ((\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~0_combout\ & (!\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(7) & !\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~0_combout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(7),
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|COUNT\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~1_combout\);

-- Location: LC_X23_Y4_N8
\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TENDMARK~regout\ = DFFEAS(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TENDMARK~regout\ & (!\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~1_combout\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~regout\))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0300",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TENDMARK~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~1_combout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TENDMARK~regout\);

-- Location: LC_X23_Y4_N9
\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|CHECK~regout\ = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~regout\ & (((\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|CHECK~regout\)))) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~regout\ & 
-- ((\A2_DSC_WIDTH|Syc_SDSC_GEN:4:SYC_SDSC|OUTPUT~regout\) # ((\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TENDMARK~regout\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|CHECK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0ea",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:SYC_SDSC|OUTPUT~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TENDMARK~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|CHECK~regout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|CHECK~regout\);

-- Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\B[3]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_B(3),
	combout => \B~combout\(3));

-- Location: LC_X23_Y4_N5
\A2_DSC_WIDTH|Syc_SDSC_GEN:3:SYC_SDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~2\ = (!\A2_DSC_WIDTH|Syc_SDSC_GEN:4:SYC_SDSC|OUTPUT~regout\ & (!\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~regout\ & (!L46_OUTPUT & !\A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~regout\)))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:3:SYC_SDSC|OUTPUT~regout\ = DFFEAS(\WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~2\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \B~combout\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:SYC_SDSC|OUTPUT~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~regout\,
	datac => \B~combout\(3),
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:4:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~2\,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:SYC_SDSC|OUTPUT~regout\);

-- Location: LC_X23_Y4_N1
\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[0]~12\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[0]~12_combout\ = (\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|process_0~0_combout\) # ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TENDMARK~regout\ & ((\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~1_combout\) # 
-- (!\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afab",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|process_0~0_combout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[0]~12_combout\);

-- Location: LC_X24_Y4_N0
\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(0) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~regout\ $ ((\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[0]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[0]~16\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(0))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[0]~16COUT1_25\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(0),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(0),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[0]~16\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X24_Y4_N1
\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(1) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(1) $ ((((\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[0]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[1]~14\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[0]~16\)) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(1)))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[0]~16COUT1_25\)) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(1),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[0]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[0]~16\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(1),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[1]~14\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X24_Y4_N2
\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(2) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(2) $ ((((!\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[0]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[2]~1\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[1]~14\))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[2]~1COUT1_29\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(2),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[0]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[1]~14\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(2),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[2]~1\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X24_Y4_N3
\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(3) = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(3) $ ((\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[0]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[3]~3\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[2]~1\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(3))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[2]~1COUT1_29\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(3),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[0]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[2]~1\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(3),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[3]~3\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X24_Y4_N4
\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(4) = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(4) $ ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[0]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[4]~5\ = CARRY(((\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(4) & !\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(4),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[0]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[3]~3\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(4),
	cout => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[4]~5\);

-- Location: LC_X24_Y4_N5
\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(5) = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(5) $ ((\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[0]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[5]~7\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(5))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(5),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[0]~12_combout\,
	cin => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(5),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[5]~7\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X24_Y4_N6
\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(6) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(6) $ ((((!(!\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[5]~7\) # 
-- (\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[0]~12_combout\, , , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[6]~9\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[5]~7\))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[6]~9COUT1_35\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(6),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[0]~12_combout\,
	cin => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[5]~7\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(6),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[6]~9\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X24_Y4_N7
\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(7) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(7) $ (((((!\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[6]~9\) # 
-- (\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[0]~12_combout\, , , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(7),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[0]~12_combout\,
	cin => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[6]~9\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(7));

-- Location: LC_X24_Y4_N8
\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~0_combout\ = (!\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(4) & (!\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(5) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(3)) # 
-- (!\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0007",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(2),
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(3),
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(4),
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~0_combout\);

-- Location: LC_X24_Y4_N9
\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~1_combout\ = (!\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(6) & (((!\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(7) & \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(6),
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|COUNT\(7),
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~1_combout\);

-- Location: LC_X23_Y4_N4
\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TENDMARK~regout\ = DFFEAS(((\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~regout\ & (!\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TENDMARK~regout\ & !\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~1_combout\))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TENDMARK~regout\);

-- Location: LC_X23_Y4_N7
\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|CHECK~regout\ = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|CHECK~regout\)) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~regout\ & 
-- ((\A2_DSC_WIDTH|Syc_SDSC_GEN:3:SYC_SDSC|OUTPUT~regout\) # ((\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|CHECK~regout\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaec",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|CHECK~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:SYC_SDSC|OUTPUT~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|CHECK~regout\);

-- Location: LC_X23_Y4_N2
\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|process_0~0_combout\ = ((\A2_DSC_WIDTH|Syc_SDSC_GEN:3:SYC_SDSC|OUTPUT~regout\ & (!\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|CHECK~regout\ & !\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:SYC_SDSC|OUTPUT~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|CHECK~regout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|process_0~0_combout\);

-- Location: LC_X23_Y4_N0
\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~regout\ = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|process_0~0_combout\) # ((\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~regout\ & ((\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TENDMARK~regout\) # 
-- (\A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eeea",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|process_0~0_combout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:3:WIDTH_SDSC|TSTAT~regout\);

-- Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\B[6]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_B(6),
	combout => \B~combout\(6));

-- Location: LC_X12_Y5_N3
\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~regout\ = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|process_0~0\) # ((\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~regout\ & ((\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~1_combout\) # 
-- (\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "feaa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|process_0~0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~1_combout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~regout\);

-- Location: LC_X12_Y5_N5
\A2_DSC_WIDTH|Syc_SDSC_GEN:6:SYC_SDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|process_0~0\ = (!\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|CHECK~regout\ & (((L49_OUTPUT & !\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~regout\))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:6:SYC_SDSC|OUTPUT~regout\ = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|process_0~0\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \B~combout\(6), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0050",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|CHECK~regout\,
	datac => \B~combout\(6),
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|process_0~0\,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:SYC_SDSC|OUTPUT~regout\);

-- Location: LC_X12_Y4_N2
\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[7]~12\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[7]~12_combout\ = (\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|process_0~0\) # ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TENDMARK~regout\ & ((\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~1_combout\) # 
-- (!\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aeaf",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|process_0~0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~1_combout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[7]~12_combout\);

-- Location: LC_X12_Y3_N0
\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(0) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~regout\ $ ((\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|process_0~0\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[0]~16\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(0))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[0]~16COUT1_25\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(0),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(0),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[0]~16\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X12_Y3_N1
\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(1) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(1) $ ((((\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|process_0~0\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[1]~14\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[0]~16\)) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(1)))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[0]~16COUT1_25\)) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(1),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[0]~16\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(1),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[1]~14\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X12_Y3_N2
\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(2) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(2) $ ((((!\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|process_0~0\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[2]~1\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[1]~14\))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[2]~1COUT1_29\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(2),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[1]~14\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(2),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[2]~1\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X12_Y3_N3
\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(3) = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(3) $ ((\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|process_0~0\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[3]~3\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[2]~1\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(3))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[2]~1COUT1_29\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(3),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[2]~1\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(3),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[3]~3\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X12_Y3_N4
\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(4) = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(4) $ ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|process_0~0\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[4]~5\ = CARRY(((\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(4) & !\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(4),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[3]~3\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(4),
	cout => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[4]~5\);

-- Location: LC_X12_Y3_N5
\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(5) = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(5) $ ((\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|process_0~0\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[5]~7\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(5))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(5),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[7]~12_combout\,
	cin => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(5),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[5]~7\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X12_Y3_N8
\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~0_combout\ = (!\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(5) & (!\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(4) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(3)) # 
-- (!\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(2),
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(5),
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(4),
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~0_combout\);

-- Location: LC_X12_Y3_N6
\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(6) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(6) $ ((((!(!\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[5]~7\) # 
-- (\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[7]~12_combout\, , , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|process_0~0\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[6]~9\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[5]~7\))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[6]~9COUT1_35\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(6),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[7]~12_combout\,
	cin => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[5]~7\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(6),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[6]~9\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X12_Y3_N7
\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(7) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(7) $ (((((!\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[6]~9\) # 
-- (\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[7]~12_combout\, , , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|process_0~0\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(7),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[7]~12_combout\,
	cin => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[6]~9\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(7));

-- Location: LC_X12_Y3_N9
\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~1_combout\ = ((\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~0_combout\ & (!\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(7) & !\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~0_combout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(7),
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|COUNT\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~1_combout\);

-- Location: LC_X12_Y5_N9
\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TENDMARK~regout\ = DFFEAS(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~1_combout\ & (!\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TENDMARK~regout\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~regout\))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0300",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~1_combout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TENDMARK~regout\);

-- Location: LC_X12_Y5_N1
\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|CHECK~regout\ = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|CHECK~regout\)) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~regout\ & 
-- ((\A2_DSC_WIDTH|Syc_SDSC_GEN:6:SYC_SDSC|OUTPUT~regout\) # ((\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|CHECK~regout\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaec",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|CHECK~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:SYC_SDSC|OUTPUT~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|CHECK~regout\);

-- Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\B[5]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_B(5),
	combout => \B~combout\(5));

-- Location: LC_X12_Y5_N4
\A2_DSC_WIDTH|Syc_SDSC_GEN:5:SYC_SDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~3\ = (!\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~regout\ & (!\A2_DSC_WIDTH|Syc_SDSC_GEN:6:SYC_SDSC|OUTPUT~regout\ & (!L48_OUTPUT & !\A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~regout\)))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:5:SYC_SDSC|OUTPUT~regout\ = DFFEAS(\WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~3\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \B~combout\(5), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:SYC_SDSC|OUTPUT~regout\,
	datac => \B~combout\(5),
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:6:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~3\,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:SYC_SDSC|OUTPUT~regout\);

-- Location: LC_X12_Y5_N7
\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|CHECK~regout\ = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~regout\ & (((\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|CHECK~regout\)))) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~regout\ & 
-- ((\A2_DSC_WIDTH|Syc_SDSC_GEN:5:SYC_SDSC|OUTPUT~regout\) # ((\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TENDMARK~regout\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|CHECK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0ec",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TENDMARK~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:SYC_SDSC|OUTPUT~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|CHECK~regout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|CHECK~regout\);

-- Location: LC_X12_Y5_N2
\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|process_0~0_combout\ = ((\A2_DSC_WIDTH|Syc_SDSC_GEN:5:SYC_SDSC|OUTPUT~regout\ & (!\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|CHECK~regout\ & !\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:SYC_SDSC|OUTPUT~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|CHECK~regout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|process_0~0_combout\);

-- Location: LC_X12_Y5_N8
\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[7]~12\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[7]~12_combout\ = (\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|process_0~0_combout\) # ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TENDMARK~regout\ & ((\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~1_combout\) # 
-- (!\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5f1",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TENDMARK~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|process_0~0_combout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[7]~12_combout\);

-- Location: LC_X13_Y5_N0
\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(0) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~regout\ $ ((\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[0]~16\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(0))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[0]~16COUT1_25\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(0),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(0),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[0]~16\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X13_Y5_N1
\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(1) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(1) $ ((((\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[1]~14\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[0]~16\)) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(1)))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[0]~16COUT1_25\)) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(1),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[0]~16\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(1),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[1]~14\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X13_Y5_N2
\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(2) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(2) $ ((((!\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[2]~1\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[1]~14\))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[2]~1COUT1_29\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(2),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[1]~14\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(2),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[2]~1\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X13_Y5_N3
\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(3) = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(3) $ ((\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[3]~3\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[2]~1\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(3))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[2]~1COUT1_29\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(3),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[2]~1\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(3),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[3]~3\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X13_Y5_N4
\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(4) = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(4) $ ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[4]~5\ = CARRY(((\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(4) & !\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(4),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[3]~3\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(4),
	cout => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[4]~5\);

-- Location: LC_X13_Y5_N5
\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(5) = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(5) $ ((\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[5]~7\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(5))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(5),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[7]~12_combout\,
	cin => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(5),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[5]~7\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X13_Y5_N8
\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~0_combout\ = (!\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(5) & (!\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(4) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(3)) # 
-- (!\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(2),
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(5),
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(4),
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~0_combout\);

-- Location: LC_X13_Y5_N6
\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(6) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(6) $ ((((!(!\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[5]~7\) # 
-- (\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[7]~12_combout\, , , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[6]~9\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[5]~7\))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[6]~9COUT1_35\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(6),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[7]~12_combout\,
	cin => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[5]~7\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(6),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[6]~9\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X13_Y5_N7
\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(7) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(7) $ (((((!\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[6]~9\) # 
-- (\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[7]~12_combout\, , , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(7),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[7]~12_combout\,
	cin => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[6]~9\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(7));

-- Location: LC_X13_Y5_N9
\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~1_combout\ = ((\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~0_combout\ & (!\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(7) & !\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~0_combout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(7),
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|COUNT\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~1_combout\);

-- Location: LC_X12_Y5_N6
\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TENDMARK~regout\ = DFFEAS((!\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TENDMARK~regout\ & (\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~regout\ & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~1_combout\)))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0044",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TENDMARK~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~regout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TENDMARK~regout\);

-- Location: LC_X12_Y5_N0
\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~regout\ = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|process_0~0_combout\) # ((\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~regout\ & ((\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TENDMARK~regout\) # 
-- (\A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcf8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TENDMARK~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|process_0~0_combout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:5:WIDTH_SDSC|TSTAT~regout\);

-- Location: LC_X12_Y8_N2
\WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~4\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~4_combout\ = (\WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~1\ & (\WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~0\ & (\WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~2\ & \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~1\,
	datab => \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~0\,
	datac => \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~2\,
	datad => \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~4_combout\);

-- Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\B[25]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_B(25),
	combout => \B~combout\(25));

-- Location: LC_X21_Y27_N0
\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~regout\ = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|process_0~0\) # ((\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~regout\ & ((\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TENDMARK~regout\) # 
-- (\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffc8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TENDMARK~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~regout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~1_combout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|process_0~0\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~regout\);

-- Location: LC_X21_Y27_N9
\A2_DSC_WIDTH|SYC_LDSC_GEN:9:SYC_LDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|process_0~0\ = ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|CHECK~regout\ & (L68_OUTPUT & !\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~regout\)))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:9:SYC_LDSC|OUTPUT~regout\ = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|process_0~0\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \B~combout\(25), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0030",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|CHECK~regout\,
	datac => \B~combout\(25),
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|process_0~0\,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:SYC_LDSC|OUTPUT~regout\);

-- Location: LC_X21_Y28_N2
\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[7]~12\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[7]~12_combout\ = (\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|process_0~0\) # ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TENDMARK~regout\ & ((\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~1_combout\) # 
-- (!\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3f1",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TENDMARK~regout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|process_0~0\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[7]~12_combout\);

-- Location: LC_X22_Y28_N0
\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(0) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~regout\ $ ((\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[0]~16\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(0))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[0]~16COUT1_25\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(0),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(0),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[0]~16\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X22_Y28_N1
\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(1) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(1) $ ((((\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[1]~14\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[0]~16\)) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(1)))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[0]~16COUT1_25\)) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(1),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[0]~16\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(1),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[1]~14\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X22_Y28_N2
\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(2) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(2) $ ((((!\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[2]~1\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[1]~14\))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[2]~1COUT1_29\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(2),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[1]~14\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(2),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[2]~1\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X22_Y28_N3
\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(3) = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(3) $ ((\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[3]~3\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[2]~1\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(3))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[2]~1COUT1_29\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(3),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[2]~1\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(3),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[3]~3\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X22_Y28_N4
\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(4) = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(4) $ ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[4]~5\ = CARRY(((\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(4) & !\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(4),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[3]~3\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(4),
	cout => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[4]~5\);

-- Location: LC_X22_Y28_N5
\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(5) = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(5) $ ((\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[5]~7\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(5))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(5),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(5),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[5]~7\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X22_Y28_N6
\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(6) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(6) $ ((((!(!\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[5]~7\) # 
-- (\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[7]~12_combout\, , , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[6]~9\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[5]~7\))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[6]~9COUT1_35\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(6),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[5]~7\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(6),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[6]~9\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X22_Y28_N7
\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(7) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(7) $ (((((!\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[6]~9\) # 
-- (\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[7]~12_combout\, , , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|process_0~0\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(7),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[6]~9\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(7));

-- Location: LC_X22_Y28_N8
\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~0_combout\ = (!\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(5) & (!\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(4) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(3)) # 
-- (!\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(2),
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(5),
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(4),
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~0_combout\);

-- Location: LC_X22_Y28_N9
\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~1_combout\ = (!\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(6) & (((!\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(7) & \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(6),
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|COUNT\(7),
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~1_combout\);

-- Location: LC_X21_Y27_N6
\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TENDMARK~regout\ = DFFEAS((!\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TENDMARK~regout\ & (((!\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~1_combout\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~regout\)))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TENDMARK~regout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~1_combout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TENDMARK~regout\);

-- Location: LC_X21_Y27_N8
\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|CHECK~regout\ = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~regout\ & (((\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|CHECK~regout\)))) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~regout\ & 
-- ((\A2_DSC_WIDTH|SYC_LDSC_GEN:9:SYC_LDSC|OUTPUT~regout\) # ((\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TENDMARK~regout\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|CHECK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TENDMARK~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|CHECK~regout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:SYC_LDSC|OUTPUT~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|CHECK~regout\);

-- Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\B[24]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_B(24),
	combout => \B~combout\(24));

-- Location: LC_X21_Y27_N1
\A2_DSC_WIDTH|SYC_LDSC_GEN:8:SYC_LDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~15\ = (!\A2_DSC_WIDTH|SYC_LDSC_GEN:9:SYC_LDSC|OUTPUT~regout\ & (!\A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~regout\ & (!L67_OUTPUT & !\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~regout\)))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:8:SYC_LDSC|OUTPUT~regout\ = DFFEAS(\WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~15\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \B~combout\(24), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:SYC_LDSC|OUTPUT~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:9:WIDTH_LDSC|TSTAT~regout\,
	datac => \B~combout\(24),
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~15\,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:SYC_LDSC|OUTPUT~regout\);

-- Location: LC_X21_Y27_N7
\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[2]~12\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[2]~12_combout\ = (\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|process_0~0_combout\) # ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TENDMARK~regout\ & ((\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~1_combout\) # 
-- (!\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "babb",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|process_0~0_combout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TENDMARK~regout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~1_combout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[2]~12_combout\);

-- Location: LC_X21_Y26_N0
\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(0) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~regout\ $ ((\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[2]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[0]~16\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(0))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[0]~16COUT1_25\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(0),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(0),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[0]~16\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X21_Y26_N1
\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(1) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(1) $ ((((\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[2]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[1]~14\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[0]~16\)) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(1)))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[0]~16COUT1_25\)) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(1),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[2]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[0]~16\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(1),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[1]~14\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X21_Y26_N2
\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(2) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(2) $ ((((!\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[2]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[2]~1\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[1]~14\))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[2]~1COUT1_29\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(2),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[2]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[1]~14\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(2),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[2]~1\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X21_Y26_N3
\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(3) = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(3) $ ((\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[2]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[3]~3\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[2]~1\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(3))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[2]~1COUT1_29\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(3),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[2]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[2]~1\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(3),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[3]~3\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X21_Y26_N4
\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(4) = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(4) $ ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[2]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[4]~5\ = CARRY(((\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(4) & !\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(4),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[2]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[3]~3\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(4),
	cout => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[4]~5\);

-- Location: LC_X21_Y26_N5
\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(5) = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(5) $ ((\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[2]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[5]~7\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(5))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(5),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[2]~12_combout\,
	cin => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(5),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[5]~7\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X21_Y26_N8
\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~0_combout\ = (!\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(4) & (!\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(5) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(3)) # 
-- (!\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0007",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(2),
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(3),
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(4),
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~0_combout\);

-- Location: LC_X21_Y26_N6
\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(6) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(6) $ ((((!(!\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[5]~7\) # 
-- (\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[2]~12_combout\, , , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[6]~9\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[5]~7\))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[6]~9COUT1_35\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(6),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[2]~12_combout\,
	cin => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[5]~7\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(6),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[6]~9\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X21_Y26_N7
\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(7) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(7) $ (((((!\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[6]~9\) # 
-- (\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[2]~12_combout\, , , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(7),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[2]~12_combout\,
	cin => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[6]~9\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(7));

-- Location: LC_X21_Y26_N9
\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~1_combout\ = ((\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~0_combout\ & (!\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(7) & !\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~0_combout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(7),
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|COUNT\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~1_combout\);

-- Location: LC_X21_Y27_N5
\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TENDMARK~regout\ = DFFEAS(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TENDMARK~regout\ & (!\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~1_combout\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~regout\))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0300",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TENDMARK~regout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~1_combout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TENDMARK~regout\);

-- Location: LC_X21_Y27_N4
\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|CHECK~regout\ = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~regout\ & (((\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|CHECK~regout\)))) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~regout\ & 
-- ((\A2_DSC_WIDTH|SYC_LDSC_GEN:8:SYC_LDSC|OUTPUT~regout\) # ((\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TENDMARK~regout\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|CHECK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0ea",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:SYC_LDSC|OUTPUT~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TENDMARK~regout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|CHECK~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|CHECK~regout\);

-- Location: LC_X21_Y27_N2
\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|process_0~0_combout\ = (\A2_DSC_WIDTH|SYC_LDSC_GEN:8:SYC_LDSC|OUTPUT~regout\ & (!\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|CHECK~regout\ & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0022",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:SYC_LDSC|OUTPUT~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|CHECK~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|process_0~0_combout\);

-- Location: LC_X21_Y27_N3
\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~regout\ = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|process_0~0_combout\) # ((\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~regout\ & ((\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TENDMARK~regout\) # 
-- (\A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "feaa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|process_0~0_combout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TENDMARK~regout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~1_combout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:8:WIDTH_LDSC|TSTAT~regout\);

-- Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\B[27]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_B(27),
	combout => \B~combout\(27));

-- Location: LC_X10_Y19_N3
\A2_DSC_WIDTH|SYC_LDSC_GEN:11:SYC_LDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|process_0~0\ = ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|CHECK~regout\ & (L70_OUTPUT & !\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~regout\)))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:11:SYC_LDSC|OUTPUT~regout\ = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|process_0~0\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \B~combout\(27), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0030",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|CHECK~regout\,
	datac => \B~combout\(27),
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|process_0~0\,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:SYC_LDSC|OUTPUT~regout\);

-- Location: LC_X10_Y18_N2
\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[7]~12\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[7]~12_combout\ = (\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|process_0~0\) # ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TENDMARK~regout\ & ((\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~1_combout\) # 
-- (!\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afab",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|process_0~0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~regout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[7]~12_combout\);

-- Location: LC_X11_Y18_N0
\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(0) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~regout\ $ ((\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[0]~16\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(0))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[0]~16COUT1_25\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(0),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(0),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[0]~16\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X11_Y18_N1
\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(1) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(1) $ ((((\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[1]~14\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[0]~16\)) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(1)))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[0]~16COUT1_25\)) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(1),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[0]~16\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(1),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[1]~14\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X11_Y18_N2
\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(2) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(2) $ ((((!\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[2]~1\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[1]~14\))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[2]~1COUT1_29\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(2),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[1]~14\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(2),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[2]~1\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X11_Y18_N3
\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(3) = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(3) $ ((\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[3]~3\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[2]~1\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(3))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[2]~1COUT1_29\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(3),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[2]~1\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(3),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[3]~3\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X11_Y18_N4
\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(4) = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(4) $ ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[4]~5\ = CARRY(((\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(4) & !\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(4),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[3]~3\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(4),
	cout => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[4]~5\);

-- Location: LC_X11_Y18_N5
\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(5) = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(5) $ ((\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[5]~7\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(5))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(5),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(5),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[5]~7\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X11_Y18_N8
\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~0_combout\ = (!\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(5) & (!\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(4) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(3)) # 
-- (!\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(2),
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(5),
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(4),
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~0_combout\);

-- Location: LC_X11_Y18_N6
\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(6) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(6) $ ((((!(!\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[5]~7\) # 
-- (\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[7]~12_combout\, , , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[6]~9\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[5]~7\))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[6]~9COUT1_35\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(6),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[5]~7\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(6),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[6]~9\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X11_Y18_N7
\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(7) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(7) $ (((((!\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[6]~9\) # 
-- (\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[7]~12_combout\, , , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|process_0~0\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(7),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[6]~9\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(7));

-- Location: LC_X11_Y18_N9
\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~1_combout\ = ((\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~0_combout\ & (!\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(7) & !\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~0_combout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(7),
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|COUNT\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~1_combout\);

-- Location: LC_X10_Y19_N1
\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~regout\ = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|process_0~0\) # ((\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~regout\ & ((\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TENDMARK~regout\) # 
-- (\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eeec",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|process_0~0\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~regout\);

-- Location: LC_X10_Y19_N6
\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TENDMARK~regout\ = DFFEAS((!\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TENDMARK~regout\ & (((\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~regout\ & !\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~1_combout\)))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0050",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TENDMARK~regout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TENDMARK~regout\);

-- Location: LC_X10_Y19_N5
\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|CHECK~regout\ = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~regout\ & (((\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|CHECK~regout\)))) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~regout\ & 
-- ((\A2_DSC_WIDTH|SYC_LDSC_GEN:11:SYC_LDSC|OUTPUT~regout\) # ((\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TENDMARK~regout\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|CHECK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TENDMARK~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|CHECK~regout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:SYC_LDSC|OUTPUT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|CHECK~regout\);

-- Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\B[26]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_B(26),
	combout => \B~combout\(26));

-- Location: LC_X10_Y19_N7
\A2_DSC_WIDTH|SYC_LDSC_GEN:10:SYC_LDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~16\ = (!\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~regout\ & (!\A2_DSC_WIDTH|SYC_LDSC_GEN:11:SYC_LDSC|OUTPUT~regout\ & (!L69_OUTPUT & !\A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~regout\)))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:10:SYC_LDSC|OUTPUT~regout\ = DFFEAS(\WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~16\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \B~combout\(26), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:SYC_LDSC|OUTPUT~regout\,
	datac => \B~combout\(26),
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:11:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~16\,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:SYC_LDSC|OUTPUT~regout\);

-- Location: LC_X10_Y19_N0
\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[7]~12\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[7]~12_combout\ = (\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|process_0~0_combout\) # ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TENDMARK~regout\ & ((\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~1_combout\) # 
-- (!\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbab",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|process_0~0_combout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TENDMARK~regout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[7]~12_combout\);

-- Location: LC_X9_Y19_N0
\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(0) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(0) $ ((\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~regout\)), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[0]~16\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(0) & (\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~regout\)))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[0]~16COUT1_25\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(0) & (\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(0),
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(0),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[0]~16\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X9_Y19_N1
\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(1) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(1) $ ((((\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[1]~14\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[0]~16\)) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(1)))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[0]~16COUT1_25\)) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(1),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[0]~16\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(1),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[1]~14\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X9_Y19_N2
\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(2) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(2) $ ((((!\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[2]~1\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[1]~14\))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[2]~1COUT1_29\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(2),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[1]~14\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(2),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[2]~1\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X9_Y19_N3
\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(3) = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(3) $ ((\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[3]~3\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[2]~1\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(3))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[2]~1COUT1_29\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(3),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[2]~1\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(3),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[3]~3\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X9_Y19_N4
\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(4) = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(4) $ ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[4]~5\ = CARRY(((\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(4) & !\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(4),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[3]~3\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(4),
	cout => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[4]~5\);

-- Location: LC_X9_Y19_N5
\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(5) = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(5) $ ((\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[5]~7\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(5))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(5),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(5),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[5]~7\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X9_Y19_N6
\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(6) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(6) $ ((((!(!\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[5]~7\) # 
-- (\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[7]~12_combout\, , , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[6]~9\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[5]~7\))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[6]~9COUT1_35\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(6),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[5]~7\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(6),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[6]~9\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X9_Y19_N7
\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(7) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(7) $ (((((!\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[6]~9\) # 
-- (\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[7]~12_combout\, , , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(7),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[6]~9\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(7));

-- Location: LC_X9_Y19_N8
\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~0_combout\ = (!\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(4) & (!\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(5) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(3)) # 
-- (!\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0007",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(2),
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(3),
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(4),
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~0_combout\);

-- Location: LC_X9_Y19_N9
\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~1_combout\ = (!\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(6) & (((!\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(7) & \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(6),
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|COUNT\(7),
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~1_combout\);

-- Location: LC_X10_Y19_N8
\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TENDMARK~regout\ = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~regout\ & (!\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~1_combout\ & (!\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TENDMARK~regout\))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0202",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~1_combout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TENDMARK~regout\);

-- Location: LC_X10_Y19_N4
\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|CHECK~regout\ = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|CHECK~regout\)) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~regout\ & 
-- ((\A2_DSC_WIDTH|SYC_LDSC_GEN:10:SYC_LDSC|OUTPUT~regout\) # ((\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|CHECK~regout\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dcd8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|CHECK~regout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:SYC_LDSC|OUTPUT~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|CHECK~regout\);

-- Location: LC_X10_Y19_N2
\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|process_0~0_combout\ = (!\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~regout\ & (!\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|CHECK~regout\ & (\A2_DSC_WIDTH|SYC_LDSC_GEN:10:SYC_LDSC|OUTPUT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|CHECK~regout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:SYC_LDSC|OUTPUT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|process_0~0_combout\);

-- Location: LC_X10_Y19_N9
\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~regout\ = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|process_0~0_combout\) # ((\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~regout\ & ((\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TENDMARK~regout\) # 
-- (\A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "faea",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|process_0~0_combout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TENDMARK~regout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:10:WIDTH_LDSC|TSTAT~regout\);

-- Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\B[29]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_B(29),
	combout => \B~combout\(29));

-- Location: LC_X22_Y32_N8
\A2_DSC_WIDTH|SYC_LDSC_GEN:13:SYC_LDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|process_0~0\ = (!\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~regout\ & (((L72_OUTPUT & !\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|CHECK~regout\))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:13:SYC_LDSC|OUTPUT~regout\ = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|process_0~0\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \B~combout\(29), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0050",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~regout\,
	datac => \B~combout\(29),
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|CHECK~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|process_0~0\,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:SYC_LDSC|OUTPUT~regout\);

-- Location: LC_X22_Y32_N3
\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TENDMARK~regout\ = DFFEAS((!\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~1_combout\ & (((\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~regout\ & !\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TENDMARK~regout\)))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0050",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~1_combout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TENDMARK~regout\);

-- Location: LC_X22_Y32_N5
\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|CHECK~regout\ = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|CHECK~regout\)) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~regout\ & 
-- ((\A2_DSC_WIDTH|SYC_LDSC_GEN:13:SYC_LDSC|OUTPUT~regout\) # ((\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|CHECK~regout\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dcd8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|CHECK~regout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:SYC_LDSC|OUTPUT~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|CHECK~regout\);

-- Location: LC_X22_Y31_N2
\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[2]~12\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[2]~12_combout\ = (\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|process_0~0\) # ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TENDMARK~regout\ & ((\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~1_combout\) # 
-- (!\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0fd",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~1_combout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|process_0~0\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TENDMARK~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[2]~12_combout\);

-- Location: LC_X22_Y30_N0
\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(0) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(0) $ ((\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~regout\)), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[2]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[0]~16\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(0) & (\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~regout\)))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[0]~16COUT1_25\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(0) & (\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(0),
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(0),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[0]~16\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X22_Y30_N1
\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(1) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(1) $ ((((\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[2]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[1]~14\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[0]~16\)) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(1)))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[0]~16COUT1_25\)) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(1),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[2]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[0]~16\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(1),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[1]~14\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X22_Y30_N2
\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(2) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(2) $ ((((!\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[2]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[2]~1\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[1]~14\))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[2]~1COUT1_29\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(2),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[2]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[1]~14\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(2),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[2]~1\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X22_Y30_N3
\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(3) = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(3) $ ((\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[2]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[3]~3\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[2]~1\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(3))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[2]~1COUT1_29\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(3),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[2]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[2]~1\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(3),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[3]~3\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X22_Y30_N4
\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(4) = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(4) $ ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[2]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[4]~5\ = CARRY(((\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(4) & !\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(4),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[2]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[3]~3\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(4),
	cout => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[4]~5\);

-- Location: LC_X22_Y30_N5
\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(5) = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(5) $ ((\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[2]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[5]~7\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(5))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(5),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[2]~12_combout\,
	cin => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(5),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[5]~7\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X22_Y30_N8
\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~0_combout\ = (!\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(5) & (!\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(4) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(3)) # 
-- (!\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(2),
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(5),
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(4),
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~0_combout\);

-- Location: LC_X22_Y30_N6
\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(6) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(6) $ ((((!(!\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[5]~7\) # 
-- (\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[2]~12_combout\, , , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[6]~9\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[5]~7\))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[6]~9COUT1_35\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(6),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[2]~12_combout\,
	cin => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[5]~7\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(6),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[6]~9\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X22_Y30_N7
\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(7) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(7) $ (((((!\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[6]~9\) # 
-- (\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[2]~12_combout\, , , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|process_0~0\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(7),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[2]~12_combout\,
	cin => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[6]~9\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(7));

-- Location: LC_X22_Y30_N9
\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~1_combout\ = ((\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~0_combout\ & (!\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(7) & !\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~0_combout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(7),
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|COUNT\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~1_combout\);

-- Location: LC_X22_Y32_N2
\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~regout\ = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|process_0~0\) # ((\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~regout\ & ((\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~1_combout\) # 
-- (\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcec",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~1_combout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|process_0~0\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~regout\);

-- Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\B[28]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_B(28),
	combout => \B~combout\(28));

-- Location: LC_X22_Y32_N6
\A2_DSC_WIDTH|SYC_LDSC_GEN:12:SYC_LDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~17\ = (!\A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~regout\ & (!\A2_DSC_WIDTH|SYC_LDSC_GEN:13:SYC_LDSC|OUTPUT~regout\ & (!L71_OUTPUT & !\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~regout\)))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:12:SYC_LDSC|OUTPUT~regout\ = DFFEAS(\WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~17\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \B~combout\(28), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:WIDTH_LDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:13:SYC_LDSC|OUTPUT~regout\,
	datac => \B~combout\(28),
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~17\,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:SYC_LDSC|OUTPUT~regout\);

-- Location: LC_X22_Y32_N4
\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[7]~12\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[7]~12_combout\ = (\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|process_0~0_combout\) # ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TENDMARK~regout\ & ((\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~1_combout\) # 
-- (!\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfcd",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|process_0~0_combout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[7]~12_combout\);

-- Location: LC_X23_Y32_N0
\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(0) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~regout\ $ ((\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[0]~16\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(0))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[0]~16COUT1_25\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(0),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(0),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[0]~16\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X23_Y32_N1
\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(1) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(1) $ ((((\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[1]~14\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[0]~16\)) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(1)))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[0]~16COUT1_25\)) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(1),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[0]~16\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(1),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[1]~14\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X23_Y32_N2
\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(2) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(2) $ ((((!\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[2]~1\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[1]~14\))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[2]~1COUT1_29\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(2),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[1]~14\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(2),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[2]~1\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X23_Y32_N3
\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(3) = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(3) $ ((\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[3]~3\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[2]~1\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(3))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[2]~1COUT1_29\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(3),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[2]~1\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(3),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[3]~3\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X23_Y32_N4
\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(4) = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(4) $ ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[4]~5\ = CARRY(((\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(4) & !\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(4),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[3]~3\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(4),
	cout => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[4]~5\);

-- Location: LC_X23_Y32_N5
\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(5) = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(5) $ ((\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[5]~7\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(5))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(5),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(5),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[5]~7\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X23_Y32_N8
\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~0_combout\ = (!\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(5) & (!\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(4) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(3)) # 
-- (!\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(2),
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(5),
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(4),
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~0_combout\);

-- Location: LC_X23_Y32_N6
\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(6) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(6) $ ((((!(!\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[5]~7\) # 
-- (\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[7]~12_combout\, , , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[6]~9\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[5]~7\))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[6]~9COUT1_35\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(6),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[5]~7\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(6),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[6]~9\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X23_Y32_N7
\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(7) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(7) $ (((((!\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[6]~9\) # 
-- (\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[7]~12_combout\, , , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(7),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[6]~9\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(7));

-- Location: LC_X23_Y32_N9
\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~1_combout\ = ((\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~0_combout\ & (!\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(7) & !\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~0_combout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(7),
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|COUNT\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~1_combout\);

-- Location: LC_X22_Y32_N7
\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TENDMARK~regout\ = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~regout\ & (((!\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TENDMARK~regout\ & !\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~1_combout\)))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~regout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TENDMARK~regout\);

-- Location: LC_X22_Y32_N9
\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|CHECK~regout\ = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~regout\ & (((\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|CHECK~regout\)))) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~regout\ & 
-- ((\A2_DSC_WIDTH|SYC_LDSC_GEN:12:SYC_LDSC|OUTPUT~regout\) # ((\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TENDMARK~regout\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|CHECK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3e0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TENDMARK~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~regout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|CHECK~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:SYC_LDSC|OUTPUT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|CHECK~regout\);

-- Location: LC_X22_Y32_N0
\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|process_0~0_combout\ = (\A2_DSC_WIDTH|SYC_LDSC_GEN:12:SYC_LDSC|OUTPUT~regout\ & (((!\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|CHECK~regout\ & !\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:SYC_LDSC|OUTPUT~regout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|CHECK~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|process_0~0_combout\);

-- Location: LC_X22_Y32_N1
\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~regout\ = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|process_0~0_combout\) # ((\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~regout\ & ((\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TENDMARK~regout\) # 
-- (\A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eeec",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|process_0~0_combout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:12:WIDTH_LDSC|TSTAT~regout\);

-- Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\B[31]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_B(31),
	combout => \B~combout\(31));

-- Location: LC_X22_Y25_N2
\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[7]~12\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[7]~12_combout\ = (\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|process_0~0\) # ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TENDMARK~regout\ & ((\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~1_combout\) # 
-- (!\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff0d",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~1_combout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|process_0~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[7]~12_combout\);

-- Location: LC_X22_Y24_N0
\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(0) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(0) $ ((\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~regout\)), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[0]~16\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(0) & (\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~regout\)))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[0]~16COUT1_25\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(0) & (\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(0),
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(0),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[0]~16\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X22_Y24_N1
\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(1) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(1) $ ((((\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[1]~14\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[0]~16\)) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(1)))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[0]~16COUT1_25\)) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(1),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[0]~16\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(1),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[1]~14\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X22_Y24_N2
\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(2) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(2) $ ((((!\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[2]~1\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[1]~14\))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[2]~1COUT1_29\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(2),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[1]~14\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(2),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[2]~1\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X22_Y24_N3
\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(3) = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(3) $ ((\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[3]~3\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[2]~1\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(3))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[2]~1COUT1_29\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(3),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[2]~1\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(3),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[3]~3\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X22_Y24_N4
\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(4) = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(4) $ ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[4]~5\ = CARRY(((\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(4) & !\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(4),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[3]~3\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(4),
	cout => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[4]~5\);

-- Location: LC_X22_Y24_N5
\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(5) = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(5) $ ((\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[5]~7\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(5))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(5),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(5),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[5]~7\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X22_Y24_N6
\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(6) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(6) $ ((((!(!\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[5]~7\) # 
-- (\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[7]~12_combout\, , , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[6]~9\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[5]~7\))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[6]~9COUT1_35\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(6),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[5]~7\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(6),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[6]~9\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X22_Y24_N7
\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(7) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(7) $ (((((!\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[6]~9\) # 
-- (\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[7]~12_combout\, , , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|process_0~0\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(7),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[6]~9\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(7));

-- Location: LC_X22_Y24_N8
\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~0_combout\ = (!\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(5) & (!\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(4) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(3)) # 
-- (!\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(2),
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(5),
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(4),
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~0_combout\);

-- Location: LC_X22_Y24_N9
\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~1_combout\ = (!\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(6) & (((!\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(7) & \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(6),
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|COUNT\(7),
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~1_combout\);

-- Location: LC_X22_Y26_N4
\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TENDMARK~regout\ = DFFEAS((!\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~1_combout\ & (!\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TENDMARK~regout\ & (\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~regout\))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~1_combout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TENDMARK~regout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TENDMARK~regout\);

-- Location: LC_X22_Y26_N5
\A2_DSC_WIDTH|SYC_LDSC_GEN:15:SYC_LDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|process_0~0\ = (!\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~regout\ & (((L74_OUTPUT & !\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|CHECK~regout\))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:15:SYC_LDSC|OUTPUT~regout\ = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|process_0~0\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \B~combout\(31), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0050",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~regout\,
	datac => \B~combout\(31),
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|CHECK~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|process_0~0\,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:SYC_LDSC|OUTPUT~regout\);

-- Location: LC_X22_Y26_N6
\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|CHECK~regout\ = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|CHECK~regout\)) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~regout\ & 
-- ((\A2_DSC_WIDTH|SYC_LDSC_GEN:15:SYC_LDSC|OUTPUT~regout\) # ((\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|CHECK~regout\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|CHECK~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TENDMARK~regout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:SYC_LDSC|OUTPUT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|CHECK~regout\);

-- Location: LC_X22_Y26_N2
\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~regout\ = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|process_0~0\) # ((\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~regout\ & ((\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TENDMARK~regout\) # 
-- (\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "faea",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|process_0~0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TENDMARK~regout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~regout\);

-- Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\B[30]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_B(30),
	combout => \B~combout\(30));

-- Location: LC_X22_Y26_N7
\A2_DSC_WIDTH|SYC_LDSC_GEN:14:SYC_LDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~18\ = (!\A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~regout\ & (!\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~regout\ & (!L73_OUTPUT & !\A2_DSC_WIDTH|SYC_LDSC_GEN:15:SYC_LDSC|OUTPUT~regout\)))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:14:SYC_LDSC|OUTPUT~regout\ = DFFEAS(\WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~18\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \B~combout\(30), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:WIDTH_LDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~regout\,
	datac => \B~combout\(30),
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:15:SYC_LDSC|OUTPUT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~18\,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:SYC_LDSC|OUTPUT~regout\);

-- Location: LC_X22_Y26_N9
\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TENDMARK~regout\ = DFFEAS(((\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~regout\ & (!\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TENDMARK~regout\ & !\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~1_combout\))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~regout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TENDMARK~regout\);

-- Location: LC_X22_Y26_N8
\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|CHECK~regout\ = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~regout\ & (((\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|CHECK~regout\)))) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~regout\ & 
-- ((\A2_DSC_WIDTH|SYC_LDSC_GEN:14:SYC_LDSC|OUTPUT~regout\) # ((\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TENDMARK~regout\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|CHECK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TENDMARK~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|CHECK~regout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:SYC_LDSC|OUTPUT~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|CHECK~regout\);

-- Location: LC_X22_Y26_N0
\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|process_0~0_combout\ = (\A2_DSC_WIDTH|SYC_LDSC_GEN:14:SYC_LDSC|OUTPUT~regout\ & (((!\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|CHECK~regout\ & !\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:SYC_LDSC|OUTPUT~regout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|CHECK~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|process_0~0_combout\);

-- Location: LC_X22_Y26_N1
\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[5]~12\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[5]~12_combout\ = (\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|process_0~0_combout\) # ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TENDMARK~regout\ & ((\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~1_combout\) # 
-- (!\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff0b",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~1_combout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~regout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[5]~12_combout\);

-- Location: LC_X23_Y26_N0
\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(0) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~regout\ $ ((\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[5]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[0]~16\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(0))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[0]~16COUT1_25\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(0),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[5]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(0),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[0]~16\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X23_Y26_N1
\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(1) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(1) $ ((((\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[5]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[1]~14\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[0]~16\)) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(1)))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[0]~16COUT1_25\)) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(1),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[5]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[0]~16\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(1),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[1]~14\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X23_Y26_N2
\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(2) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(2) $ ((((!\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[5]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[2]~1\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[1]~14\))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[2]~1COUT1_29\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(2),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[5]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[1]~14\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(2),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[2]~1\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X23_Y26_N3
\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(3) = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(3) $ ((\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[5]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[3]~3\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[2]~1\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(3))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[2]~1COUT1_29\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(3),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[5]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[2]~1\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(3),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[3]~3\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X23_Y26_N4
\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(4) = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(4) $ ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[5]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[4]~5\ = CARRY(((\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(4) & !\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(4),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[5]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[3]~3\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(4),
	cout => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[4]~5\);

-- Location: LC_X23_Y26_N5
\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(5) = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(5) $ ((\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[5]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[5]~7\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(5))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(5),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[5]~12_combout\,
	cin => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(5),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[5]~7\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X23_Y26_N6
\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(6) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(6) $ ((((!(!\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[5]~7\) # 
-- (\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[5]~12_combout\, , , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[6]~9\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[5]~7\))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[6]~9COUT1_35\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(6),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[5]~12_combout\,
	cin => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[5]~7\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(6),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[6]~9\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X23_Y26_N7
\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(7) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(7) $ (((((!\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[6]~9\) # 
-- (\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[5]~12_combout\, , , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(7),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[5]~12_combout\,
	cin => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[6]~9\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(7));

-- Location: LC_X23_Y26_N8
\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~0_combout\ = (!\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(4) & (!\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(5) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(3)) # 
-- (!\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0007",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(2),
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(3),
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(4),
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~0_combout\);

-- Location: LC_X23_Y26_N9
\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~1_combout\ = (!\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(6) & (((!\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(7) & \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(6),
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|COUNT\(7),
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~1_combout\);

-- Location: LC_X22_Y26_N3
\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~regout\ = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|process_0~0_combout\) # ((\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~regout\ & ((\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~1_combout\) # 
-- (\A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffc8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~1_combout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~regout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|process_0~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:14:WIDTH_LDSC|TSTAT~regout\);

-- Location: LC_X22_Y27_N2
\WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~19\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~19_combout\ = (\WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~15\ & (\WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~16\ & (\WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~17\ & \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~15\,
	datab => \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~16\,
	datac => \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~17\,
	datad => \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~18\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~19_combout\);

-- Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\B[19]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_B(19),
	combout => \B~combout\(19));

-- Location: LC_X27_Y10_N1
\A2_DSC_WIDTH|SYC_LDSC_GEN:3:SYC_LDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|process_0~0\ = ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|CHECK~regout\ & (L62_OUTPUT & !\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~regout\)))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:3:SYC_LDSC|OUTPUT~regout\ = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|process_0~0\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \B~combout\(19), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0030",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|CHECK~regout\,
	datac => \B~combout\(19),
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|process_0~0\,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:SYC_LDSC|OUTPUT~regout\);

-- Location: LC_X28_Y10_N2
\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[3]~12\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[3]~12_combout\ = (\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|process_0~0\) # ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TENDMARK~regout\ & ((\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~1_combout\) # 
-- (!\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff45",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TENDMARK~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~1_combout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|process_0~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[3]~12_combout\);

-- Location: LC_X29_Y10_N0
\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(0) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~regout\ $ ((\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[3]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[0]~16\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(0))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[0]~16COUT1_25\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(0),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(0),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[0]~16\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X29_Y10_N1
\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(1) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(1) $ ((((\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[3]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[1]~14\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[0]~16\)) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(1)))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[0]~16COUT1_25\)) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(1),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[3]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[0]~16\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(1),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[1]~14\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X29_Y10_N2
\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(2) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(2) $ ((((!\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[3]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[2]~1\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[1]~14\))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[2]~1COUT1_29\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(2),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[3]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[1]~14\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(2),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[2]~1\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X29_Y10_N3
\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(3) = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(3) $ ((\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[3]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[3]~3\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[2]~1\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(3))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[2]~1COUT1_29\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(3),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[3]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[2]~1\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(3),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[3]~3\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X29_Y10_N4
\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(4) = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(4) $ ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[3]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[4]~5\ = CARRY(((\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(4) & !\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(4),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[3]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[3]~3\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(4),
	cout => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[4]~5\);

-- Location: LC_X29_Y10_N5
\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(5) = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(5) $ ((\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[3]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[5]~7\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(5))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(5),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[3]~12_combout\,
	cin => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(5),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[5]~7\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X29_Y10_N6
\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(6) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(6) $ ((((!(!\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[5]~7\) # 
-- (\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[3]~12_combout\, , , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[6]~9\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[5]~7\))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[6]~9COUT1_35\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(6),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[3]~12_combout\,
	cin => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[5]~7\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(6),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[6]~9\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X29_Y10_N7
\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(7) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(7) $ (((((!\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[6]~9\) # 
-- (\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[3]~12_combout\, , , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|process_0~0\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(7),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[3]~12_combout\,
	cin => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[6]~9\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(7));

-- Location: LC_X29_Y10_N8
\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~0_combout\ = (!\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(5) & (!\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(4) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(3)) # 
-- (!\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(2),
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(5),
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(4),
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~0_combout\);

-- Location: LC_X29_Y10_N9
\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~1_combout\ = (!\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(6) & (((!\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(7) & \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(6),
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|COUNT\(7),
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~1_combout\);

-- Location: LC_X27_Y10_N5
\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~regout\ = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|process_0~0\) # ((\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~regout\ & ((\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TENDMARK~regout\) # 
-- (\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffc8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TENDMARK~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~regout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~1_combout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|process_0~0\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~regout\);

-- Location: LC_X27_Y10_N6
\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TENDMARK~regout\ = DFFEAS((!\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TENDMARK~regout\ & (\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~regout\ & (!\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~1_combout\))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0404",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TENDMARK~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~regout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TENDMARK~regout\);

-- Location: LC_X27_Y10_N4
\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|CHECK~regout\ = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~regout\ & (((\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|CHECK~regout\)))) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~regout\ & 
-- ((\A2_DSC_WIDTH|SYC_LDSC_GEN:3:SYC_LDSC|OUTPUT~regout\) # ((\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TENDMARK~regout\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|CHECK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0ea",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:SYC_LDSC|OUTPUT~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TENDMARK~regout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|CHECK~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|CHECK~regout\);

-- Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\B[18]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_B(18),
	combout => \B~combout\(18));

-- Location: LC_X27_Y10_N7
\A2_DSC_WIDTH|SYC_LDSC_GEN:2:SYC_LDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~11\ = (!\A2_DSC_WIDTH|SYC_LDSC_GEN:3:SYC_LDSC|OUTPUT~regout\ & (!\A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~regout\ & (!L61_OUTPUT & !\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~regout\)))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:2:SYC_LDSC|OUTPUT~regout\ = DFFEAS(\WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~11\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \B~combout\(18), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:SYC_LDSC|OUTPUT~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:3:WIDTH_LDSC|TSTAT~regout\,
	datac => \B~combout\(18),
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~11\,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:SYC_LDSC|OUTPUT~regout\);

-- Location: LC_X27_Y10_N2
\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[2]~12\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[2]~12_combout\ = (\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|process_0~0_combout\) # ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TENDMARK~regout\ & ((\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~1_combout\) # 
-- (!\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aeaf",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|process_0~0_combout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~1_combout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[2]~12_combout\);

-- Location: LC_X26_Y10_N0
\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(0) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~regout\ $ ((\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[2]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[0]~16\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(0))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[0]~16COUT1_25\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(0),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(0),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[0]~16\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X26_Y10_N1
\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(1) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(1) $ ((((\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[2]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[1]~14\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[0]~16\)) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(1)))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[0]~16COUT1_25\)) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(1),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[2]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[0]~16\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(1),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[1]~14\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X26_Y10_N2
\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(2) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(2) $ ((((!\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[2]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[2]~1\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[1]~14\))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[2]~1COUT1_29\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(2),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[2]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[1]~14\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(2),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[2]~1\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X26_Y10_N3
\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(3) = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(3) $ ((\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[2]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[3]~3\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[2]~1\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(3))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[2]~1COUT1_29\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(3),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[2]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[2]~1\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(3),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[3]~3\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X26_Y10_N4
\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(4) = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(4) $ ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[2]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[4]~5\ = CARRY(((\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(4) & !\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(4),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[2]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[3]~3\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(4),
	cout => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[4]~5\);

-- Location: LC_X26_Y10_N5
\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(5) = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(5) $ ((\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[2]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[5]~7\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(5))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(5),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[2]~12_combout\,
	cin => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(5),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[5]~7\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X26_Y10_N8
\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~0_combout\ = (!\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(4) & (!\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(5) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(3)) # 
-- (!\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0007",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(2),
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(3),
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(4),
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~0_combout\);

-- Location: LC_X26_Y10_N6
\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(6) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(6) $ ((((!(!\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[5]~7\) # 
-- (\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[2]~12_combout\, , , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[6]~9\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[5]~7\))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[6]~9COUT1_35\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(6),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[2]~12_combout\,
	cin => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[5]~7\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(6),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[6]~9\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X26_Y10_N7
\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(7) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(7) $ (((((!\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[6]~9\) # 
-- (\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[2]~12_combout\, , , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(7),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[2]~12_combout\,
	cin => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[6]~9\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(7));

-- Location: LC_X26_Y10_N9
\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~1_combout\ = ((\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~0_combout\ & (!\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(7) & !\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~0_combout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(7),
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|COUNT\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~1_combout\);

-- Location: LC_X27_Y10_N8
\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TENDMARK~regout\ = DFFEAS(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~1_combout\ & (!\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TENDMARK~regout\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~regout\))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0300",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~1_combout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TENDMARK~regout\);

-- Location: LC_X27_Y10_N0
\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|CHECK~regout\ = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~regout\ & (((\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|CHECK~regout\)))) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~regout\ & 
-- ((\A2_DSC_WIDTH|SYC_LDSC_GEN:2:SYC_LDSC|OUTPUT~regout\) # ((\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|CHECK~regout\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccea",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:SYC_LDSC|OUTPUT~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|CHECK~regout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|CHECK~regout\);

-- Location: LC_X27_Y10_N9
\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|process_0~0_combout\ = ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|CHECK~regout\ & (\A2_DSC_WIDTH|SYC_LDSC_GEN:2:SYC_LDSC|OUTPUT~regout\ & !\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0030",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|CHECK~regout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:SYC_LDSC|OUTPUT~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|process_0~0_combout\);

-- Location: LC_X27_Y10_N3
\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~regout\ = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|process_0~0_combout\) # ((\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~regout\ & ((\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~1_combout\) # 
-- (\A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "feaa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|process_0~0_combout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~1_combout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:2:WIDTH_LDSC|TSTAT~regout\);

-- Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\B[23]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_B(23),
	combout => \B~combout\(23));

-- Location: LC_X27_Y7_N0
\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~regout\ = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|process_0~0\) # ((\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~regout\ & ((\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TENDMARK~regout\) # 
-- (\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffc8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TENDMARK~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~regout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~1_combout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|process_0~0\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~regout\);

-- Location: LC_X27_Y7_N6
\A2_DSC_WIDTH|SYC_LDSC_GEN:7:SYC_LDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|process_0~0\ = ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|CHECK~regout\ & (L66_OUTPUT & !\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~regout\)))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:7:SYC_LDSC|OUTPUT~regout\ = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|process_0~0\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \B~combout\(23), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0030",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|CHECK~regout\,
	datac => \B~combout\(23),
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|process_0~0\,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:SYC_LDSC|OUTPUT~regout\);

-- Location: LC_X27_Y6_N2
\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[7]~12\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[7]~12_combout\ = (\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|process_0~0\) # ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TENDMARK~regout\ & ((\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~1_combout\) # 
-- (!\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff51",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TENDMARK~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~regout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~1_combout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|process_0~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[7]~12_combout\);

-- Location: LC_X27_Y5_N0
\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(0) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~regout\ $ ((\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[0]~16\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(0))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[0]~16COUT1_25\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(0),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(0),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[0]~16\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X27_Y5_N1
\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(1) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(1) $ ((((\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[1]~14\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[0]~16\)) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(1)))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[0]~16COUT1_25\)) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(1),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[0]~16\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(1),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[1]~14\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X27_Y5_N2
\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(2) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(2) $ ((((!\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[2]~1\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[1]~14\))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[2]~1COUT1_29\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(2),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[1]~14\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(2),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[2]~1\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X27_Y5_N3
\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(3) = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(3) $ ((\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[3]~3\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[2]~1\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(3))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[2]~1COUT1_29\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(3),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[2]~1\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(3),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[3]~3\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X27_Y5_N4
\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(4) = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(4) $ ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[4]~5\ = CARRY(((\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(4) & !\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(4),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[3]~3\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(4),
	cout => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[4]~5\);

-- Location: LC_X27_Y5_N5
\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(5) = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(5) $ ((\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[5]~7\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(5))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(5),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(5),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[5]~7\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X27_Y5_N6
\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(6) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(6) $ ((((!(!\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[5]~7\) # 
-- (\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[7]~12_combout\, , , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[6]~9\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[5]~7\))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[6]~9COUT1_35\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(6),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[5]~7\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(6),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[6]~9\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X27_Y5_N7
\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(7) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(7) $ (((((!\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[6]~9\) # 
-- (\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[7]~12_combout\, , , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|process_0~0\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(7),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[6]~9\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(7));

-- Location: LC_X27_Y5_N8
\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~0_combout\ = (!\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(5) & (!\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(4) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(3)) # 
-- (!\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(2),
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(5),
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(4),
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~0_combout\);

-- Location: LC_X27_Y5_N9
\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~1_combout\ = (!\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(6) & (((!\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(7) & \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(6),
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|COUNT\(7),
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~1_combout\);

-- Location: LC_X27_Y7_N7
\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TENDMARK~regout\ = DFFEAS((!\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TENDMARK~regout\ & (((!\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~1_combout\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~regout\)))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TENDMARK~regout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~1_combout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TENDMARK~regout\);

-- Location: LC_X27_Y7_N5
\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|CHECK~regout\ = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~regout\ & (((\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|CHECK~regout\)))) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~regout\ & 
-- ((\A2_DSC_WIDTH|SYC_LDSC_GEN:7:SYC_LDSC|OUTPUT~regout\) # ((\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TENDMARK~regout\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|CHECK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TENDMARK~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|CHECK~regout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:SYC_LDSC|OUTPUT~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|CHECK~regout\);

-- Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\B[22]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_B(22),
	combout => \B~combout\(22));

-- Location: LC_X27_Y7_N1
\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[4]~12\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[4]~12_combout\ = (\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|process_0~0_combout\) # ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TENDMARK~regout\ & ((\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~1_combout\) # 
-- (!\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afab",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|process_0~0_combout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~regout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[4]~12_combout\);

-- Location: LC_X28_Y7_N0
\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(0) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~regout\ $ ((\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[4]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[0]~16\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(0))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[0]~16COUT1_25\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(0),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(0),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[0]~16\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X28_Y7_N1
\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(1) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(1) $ ((((\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[4]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[1]~14\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[0]~16\)) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(1)))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[0]~16COUT1_25\)) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(1),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[4]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[0]~16\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(1),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[1]~14\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X28_Y7_N2
\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(2) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(2) $ ((((!\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[4]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[2]~1\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[1]~14\))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[2]~1COUT1_29\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(2),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[4]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[1]~14\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(2),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[2]~1\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X28_Y7_N3
\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(3) = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(3) $ ((\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[4]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[3]~3\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[2]~1\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(3))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[2]~1COUT1_29\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(3),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[4]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[2]~1\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(3),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[3]~3\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X28_Y7_N4
\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(4) = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(4) $ ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[4]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[4]~5\ = CARRY(((\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(4) & !\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(4),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[4]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[3]~3\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(4),
	cout => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[4]~5\);

-- Location: LC_X28_Y7_N5
\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(5) = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(5) $ ((\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[4]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[5]~7\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(5))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(5),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[4]~12_combout\,
	cin => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(5),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[5]~7\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X28_Y7_N6
\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(6) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(6) $ ((((!(!\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[5]~7\) # 
-- (\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[4]~12_combout\, , , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[6]~9\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[5]~7\))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[6]~9COUT1_35\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(6),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[4]~12_combout\,
	cin => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[5]~7\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(6),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[6]~9\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X28_Y7_N7
\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(7) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(7) $ (((((!\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[6]~9\) # 
-- (\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[4]~12_combout\, , , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(7),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[4]~12_combout\,
	cin => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[6]~9\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(7));

-- Location: LC_X28_Y7_N8
\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~0_combout\ = (!\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(4) & (!\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(5) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(3)) # 
-- (!\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0007",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(2),
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(3),
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(4),
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~0_combout\);

-- Location: LC_X28_Y7_N9
\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~1_combout\ = (!\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(6) & (((!\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(7) & \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(6),
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|COUNT\(7),
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~1_combout\);

-- Location: LC_X27_Y7_N4
\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TENDMARK~regout\ = DFFEAS(((\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~regout\ & (!\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TENDMARK~regout\ & !\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~1_combout\))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~regout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TENDMARK~regout\);

-- Location: LC_X27_Y7_N9
\A2_DSC_WIDTH|SYC_LDSC_GEN:6:SYC_LDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~13\ = (!\A2_DSC_WIDTH|SYC_LDSC_GEN:7:SYC_LDSC|OUTPUT~regout\ & (!\A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~regout\ & (!L65_OUTPUT & !\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~regout\)))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:6:SYC_LDSC|OUTPUT~regout\ = DFFEAS(\WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~13\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \B~combout\(22), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:SYC_LDSC|OUTPUT~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:7:WIDTH_LDSC|TSTAT~regout\,
	datac => \B~combout\(22),
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~13\,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:SYC_LDSC|OUTPUT~regout\);

-- Location: LC_X27_Y7_N8
\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|CHECK~regout\ = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|CHECK~regout\)) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~regout\ & 
-- ((\A2_DSC_WIDTH|SYC_LDSC_GEN:6:SYC_LDSC|OUTPUT~regout\) # ((\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|CHECK~regout\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaf8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|CHECK~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TENDMARK~regout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:SYC_LDSC|OUTPUT~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|CHECK~regout\);

-- Location: LC_X27_Y7_N2
\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|process_0~0_combout\ = (!\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|CHECK~regout\ & (((\A2_DSC_WIDTH|SYC_LDSC_GEN:6:SYC_LDSC|OUTPUT~regout\ & !\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0050",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|CHECK~regout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:SYC_LDSC|OUTPUT~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|process_0~0_combout\);

-- Location: LC_X27_Y7_N3
\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~regout\ = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|process_0~0_combout\) # ((\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~regout\ & ((\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TENDMARK~regout\) # 
-- (\A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eeea",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|process_0~0_combout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~regout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:6:WIDTH_LDSC|TSTAT~regout\);

-- Location: LC_X16_Y8_N9
\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TENDMARK~regout\ = DFFEAS(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~1_combout\ & (!\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TENDMARK~regout\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~regout\))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0300",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~1_combout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TENDMARK~regout\);

-- Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\B[21]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_B(21),
	combout => \B~combout\(21));

-- Location: LC_X16_Y8_N0
\A2_DSC_WIDTH|SYC_LDSC_GEN:5:SYC_LDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|process_0~0\ = ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|CHECK~regout\ & (L64_OUTPUT & !\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~regout\)))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:5:SYC_LDSC|OUTPUT~regout\ = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|process_0~0\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \B~combout\(21), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0030",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|CHECK~regout\,
	datac => \B~combout\(21),
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|process_0~0\,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:SYC_LDSC|OUTPUT~regout\);

-- Location: LC_X16_Y8_N5
\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|CHECK~regout\ = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~regout\ & (((\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|CHECK~regout\)))) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~regout\ & 
-- ((\A2_DSC_WIDTH|SYC_LDSC_GEN:5:SYC_LDSC|OUTPUT~regout\) # ((\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TENDMARK~regout\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|CHECK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0ec",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TENDMARK~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:SYC_LDSC|OUTPUT~regout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|CHECK~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|CHECK~regout\);

-- Location: LC_X17_Y8_N2
\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[7]~12\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[7]~12_combout\ = (\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|process_0~0\) # ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TENDMARK~regout\ & ((\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~1_combout\) # 
-- (!\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ddcd",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TENDMARK~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|process_0~0\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[7]~12_combout\);

-- Location: LC_X18_Y8_N0
\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(0) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~regout\ $ ((\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[0]~16\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(0))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[0]~16COUT1_25\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(0),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(0),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[0]~16\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X18_Y8_N1
\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(1) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(1) $ ((((\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[1]~14\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[0]~16\)) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(1)))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[0]~16COUT1_25\)) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(1),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[0]~16\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(1),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[1]~14\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X18_Y8_N2
\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(2) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(2) $ ((((!\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[2]~1\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[1]~14\))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[2]~1COUT1_29\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(2),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[1]~14\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(2),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[2]~1\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X18_Y8_N3
\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(3) = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(3) $ ((\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[3]~3\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[2]~1\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(3))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[2]~1COUT1_29\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(3),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[2]~1\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(3),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[3]~3\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X18_Y8_N4
\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(4) = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(4) $ ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[4]~5\ = CARRY(((\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(4) & !\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(4),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[3]~3\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(4),
	cout => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[4]~5\);

-- Location: LC_X18_Y8_N5
\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(5) = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(5) $ ((\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[5]~7\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(5))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(5),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(5),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[5]~7\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X18_Y8_N8
\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~0_combout\ = (!\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(5) & (!\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(4) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(3)) # 
-- (!\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(2),
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(5),
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(4),
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~0_combout\);

-- Location: LC_X18_Y8_N6
\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(6) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(6) $ ((((!(!\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[5]~7\) # 
-- (\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[7]~12_combout\, , , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[6]~9\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[5]~7\))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[6]~9COUT1_35\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(6),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[5]~7\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(6),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[6]~9\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X18_Y8_N7
\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(7) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(7) $ (((((!\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[6]~9\) # 
-- (\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[7]~12_combout\, , , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|process_0~0\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(7),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[6]~9\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(7));

-- Location: LC_X18_Y8_N9
\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~1_combout\ = ((\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~0_combout\ & (!\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(7) & !\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~0_combout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(7),
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|COUNT\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~1_combout\);

-- Location: LC_X16_Y8_N6
\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~regout\ = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|process_0~0\) # ((\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~regout\ & ((\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~1_combout\) # 
-- (\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffa8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~1_combout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|process_0~0\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~regout\);

-- Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\B[20]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_B(20),
	combout => \B~combout\(20));

-- Location: LC_X16_Y8_N4
\A2_DSC_WIDTH|SYC_LDSC_GEN:4:SYC_LDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~12\ = (!\A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~regout\ & (!\A2_DSC_WIDTH|SYC_LDSC_GEN:5:SYC_LDSC|OUTPUT~regout\ & (!L63_OUTPUT & !\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~regout\)))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:4:SYC_LDSC|OUTPUT~regout\ = DFFEAS(\WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~12\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \B~combout\(20), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:WIDTH_LDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:5:SYC_LDSC|OUTPUT~regout\,
	datac => \B~combout\(20),
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~12\,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:SYC_LDSC|OUTPUT~regout\);

-- Location: LC_X16_Y8_N1
\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[7]~12\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[7]~12_combout\ = (\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|process_0~0_combout\) # ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TENDMARK~regout\ & ((\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~1_combout\) # 
-- (!\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aeaf",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|process_0~0_combout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~1_combout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[7]~12_combout\);

-- Location: LC_X15_Y8_N0
\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(0) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~regout\ $ ((\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[0]~16\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(0))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[0]~16COUT1_25\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(0),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(0),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[0]~16\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X15_Y8_N1
\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(1) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(1) $ ((((\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[1]~14\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[0]~16\)) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(1)))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[0]~16COUT1_25\)) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(1),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[0]~16\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(1),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[1]~14\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X15_Y8_N2
\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(2) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(2) $ ((((!\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[2]~1\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[1]~14\))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[2]~1COUT1_29\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(2),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[1]~14\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(2),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[2]~1\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X15_Y8_N3
\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(3) = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(3) $ ((\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[3]~3\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[2]~1\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(3))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[2]~1COUT1_29\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(3),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[2]~1\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(3),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[3]~3\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X15_Y8_N4
\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(4) = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(4) $ ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[4]~5\ = CARRY(((\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(4) & !\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(4),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[3]~3\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(4),
	cout => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[4]~5\);

-- Location: LC_X15_Y8_N5
\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(5) = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(5) $ ((\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[5]~7\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(5))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(5),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(5),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[5]~7\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X15_Y8_N6
\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(6) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(6) $ ((((!(!\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[5]~7\) # 
-- (\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[7]~12_combout\, , , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[6]~9\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[5]~7\))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[6]~9COUT1_35\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(6),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[5]~7\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(6),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[6]~9\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X15_Y8_N7
\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(7) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(7) $ (((((!\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[6]~9\) # 
-- (\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[7]~12_combout\, , , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(7),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[7]~12_combout\,
	cin => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[6]~9\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(7));

-- Location: LC_X15_Y8_N8
\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~0_combout\ = (!\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(5) & (!\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(4) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(3)) # 
-- (!\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(2),
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(5),
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(4),
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~0_combout\);

-- Location: LC_X15_Y8_N9
\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~1_combout\ = (!\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(6) & (((!\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(7) & \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(6),
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|COUNT\(7),
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~1_combout\);

-- Location: LC_X16_Y8_N8
\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TENDMARK~regout\ = DFFEAS(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~1_combout\ & (!\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TENDMARK~regout\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~regout\))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0300",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~1_combout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TENDMARK~regout\);

-- Location: LC_X16_Y8_N7
\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|CHECK~regout\ = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|CHECK~regout\)) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~regout\ & 
-- ((\A2_DSC_WIDTH|SYC_LDSC_GEN:4:SYC_LDSC|OUTPUT~regout\) # ((\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|CHECK~regout\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaf8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|CHECK~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TENDMARK~regout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:SYC_LDSC|OUTPUT~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|CHECK~regout\);

-- Location: LC_X16_Y8_N2
\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|process_0~0_combout\ = ((\A2_DSC_WIDTH|SYC_LDSC_GEN:4:SYC_LDSC|OUTPUT~regout\ & (!\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|CHECK~regout\ & !\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:SYC_LDSC|OUTPUT~regout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|CHECK~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|process_0~0_combout\);

-- Location: LC_X16_Y8_N3
\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~regout\ = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|process_0~0_combout\) # ((\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~regout\ & ((\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~1_combout\) # 
-- (\A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "feaa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|process_0~0_combout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~1_combout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:4:WIDTH_LDSC|TSTAT~regout\);

-- Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\B[17]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_B(17),
	combout => \B~combout\(17));

-- Location: LC_X29_Y13_N5
\A2_DSC_WIDTH|SYC_LDSC_GEN:1:SYC_LDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|process_0~0\ = ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|CHECK~regout\ & (L60_OUTPUT & !\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~regout\)))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:1:SYC_LDSC|OUTPUT~regout\ = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|process_0~0\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \B~combout\(17), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0030",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|CHECK~regout\,
	datac => \B~combout\(17),
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|process_0~0\,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:SYC_LDSC|OUTPUT~regout\);

-- Location: LC_X29_Y13_N4
\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|CHECK~regout\ = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~regout\ & (((\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|CHECK~regout\)))) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~regout\ & 
-- ((\A2_DSC_WIDTH|SYC_LDSC_GEN:1:SYC_LDSC|OUTPUT~regout\) # ((\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|CHECK~regout\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4e4",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:SYC_LDSC|OUTPUT~regout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|CHECK~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|CHECK~regout\);

-- Location: LC_X29_Y14_N2
\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~12\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~12_combout\ = (\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|process_0~0\) # ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TENDMARK~regout\ & ((\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~1_combout\) # 
-- (!\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfcd",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|process_0~0\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TENDMARK~regout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~12_combout\);

-- Location: LC_X30_Y14_N0
\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(0) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~regout\ $ ((\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[0]~16\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(0))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[0]~16COUT1_25\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(0),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(0),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[0]~16\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X30_Y14_N1
\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(1) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(1) $ ((((\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[1]~14\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[0]~16\)) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(1)))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[0]~16COUT1_25\)) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(1),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[0]~16\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(1),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[1]~14\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X30_Y14_N2
\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(2) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(2) $ ((((!\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[2]~1\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[1]~14\))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[2]~1COUT1_29\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(2),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[1]~14\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(2),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[2]~1\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X30_Y14_N3
\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(3) = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(3) $ ((\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[3]~3\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[2]~1\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(3))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[2]~1COUT1_29\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(3),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[2]~1\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(3),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[3]~3\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X30_Y14_N4
\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(4) = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(4) $ ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[4]~5\ = CARRY(((\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(4) & !\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(4),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~12_combout\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[3]~3\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(4),
	cout => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[4]~5\);

-- Location: LC_X30_Y14_N5
\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(5) = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(5) $ ((\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~12_combout\, , , \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~7\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(5))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(5),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~12_combout\,
	cin => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(5),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~7\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X30_Y14_N6
\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(6) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(6) $ ((((!(!\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~7\) # 
-- (\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~12_combout\, , , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|process_0~0\, )
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[6]~9\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~7\))))
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[6]~9COUT1_35\ = CARRY((\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(6),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~12_combout\,
	cin => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~7\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(6),
	cout0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[6]~9\,
	cout1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X30_Y14_N7
\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(7) = DFFEAS(\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(7) $ (((((!\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[6]~9\) # 
-- (\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~12_combout\, , , 
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|process_0~0\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(7),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[5]~12_combout\,
	cin => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[6]~9\,
	cin1 => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(7));

-- Location: LC_X30_Y14_N8
\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~0_combout\ = (!\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(5) & (!\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(4) & ((!\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(3)) # 
-- (!\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(2),
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(5),
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(4),
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~0_combout\);

-- Location: LC_X30_Y14_N9
\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~1_combout\ = (!\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(6) & (((!\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(7) & \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(6),
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|COUNT\(7),
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~1_combout\);

-- Location: LC_X29_Y13_N1
\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TENDMARK~regout\ = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~regout\ & (((!\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~1_combout\ & !\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TENDMARK~regout\)))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~regout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~1_combout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TENDMARK~regout\);

-- Location: LC_X29_Y13_N6
\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~regout\ = DFFEAS((\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|process_0~0\) # ((\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~regout\ & ((\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TENDMARK~regout\) # 
-- (\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffc8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TENDMARK~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~regout\,
	datac => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~1_combout\,
	datad => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|process_0~0\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~regout\);

-- Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\B[15]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_B(15),
	combout => \B~combout\(15));

-- Location: LC_X29_Y13_N0
\A2_DSC_WIDTH|Syc_SDSC_GEN:15:SYC_SDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~10\ = (!\A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~regout\ & (!\A2_DSC_WIDTH|SYC_LDSC_GEN:1:SYC_LDSC|OUTPUT~regout\ & (!L58_OUTPUT & !\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~regout\)))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:15:SYC_SDSC|OUTPUT~regout\ = DFFEAS(\WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~10\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \B~combout\(15), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:WIDTH_LDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|SYC_LDSC_GEN:1:SYC_LDSC|OUTPUT~regout\,
	datac => \B~combout\(15),
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~10\,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:SYC_SDSC|OUTPUT~regout\);

-- Location: LC_X29_Y13_N9
\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[2]~12\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[2]~12_combout\ = (\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|process_0~0_combout\) # ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TENDMARK~regout\ & ((\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~1_combout\) # 
-- (!\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "babb",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|process_0~0_combout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TENDMARK~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~1_combout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[2]~12_combout\);

-- Location: LC_X29_Y12_N0
\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(0) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~regout\ $ ((\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[2]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[0]~16\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(0))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[0]~16COUT1_25\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(0),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(0),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[0]~16\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X29_Y12_N1
\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(1) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(1) $ ((((\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[2]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[1]~14\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[0]~16\)) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(1)))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[0]~16COUT1_25\)) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(1),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[2]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[0]~16\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(1),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[1]~14\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X29_Y12_N2
\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(2) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(2) $ ((((!\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[2]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[2]~1\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[1]~14\))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[2]~1COUT1_29\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(2),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[2]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[1]~14\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(2),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[2]~1\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X29_Y12_N3
\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(3) = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(3) $ ((\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[2]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[3]~3\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[2]~1\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(3))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[2]~1COUT1_29\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(3),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[2]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[2]~1\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(3),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[3]~3\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X29_Y12_N4
\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(4) = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(4) $ ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[2]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[4]~5\ = CARRY(((\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(4) & !\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(4),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[2]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[3]~3\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(4),
	cout => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[4]~5\);

-- Location: LC_X29_Y12_N5
\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(5) = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(5) $ ((\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[2]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[5]~7\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(5))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(5),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[2]~12_combout\,
	cin => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(5),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[5]~7\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X29_Y12_N6
\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(6) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(6) $ ((((!(!\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[5]~7\) # 
-- (\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[2]~12_combout\, , , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[6]~9\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[5]~7\))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[6]~9COUT1_35\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(6),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[2]~12_combout\,
	cin => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[5]~7\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(6),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[6]~9\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X29_Y12_N7
\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(7) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(7) $ (((((!\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[6]~9\) # 
-- (\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[2]~12_combout\, , , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(7),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[2]~12_combout\,
	cin => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[6]~9\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(7));

-- Location: LC_X29_Y12_N8
\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~0_combout\ = (!\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(5) & (!\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(4) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(3)) # 
-- (!\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(2),
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(5),
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(4),
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~0_combout\);

-- Location: LC_X29_Y12_N9
\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~1_combout\ = (!\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(6) & (((!\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(7) & \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(6),
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|COUNT\(7),
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~1_combout\);

-- Location: LC_X29_Y13_N8
\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TENDMARK~regout\ = DFFEAS(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TENDMARK~regout\ & (!\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~1_combout\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~regout\))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0300",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TENDMARK~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~1_combout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TENDMARK~regout\);

-- Location: LC_X29_Y13_N7
\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|CHECK~regout\ = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|CHECK~regout\)) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~regout\ & 
-- ((\A2_DSC_WIDTH|Syc_SDSC_GEN:15:SYC_SDSC|OUTPUT~regout\) # ((\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|CHECK~regout\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaec",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|CHECK~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:SYC_SDSC|OUTPUT~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|CHECK~regout\);

-- Location: LC_X29_Y13_N2
\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|process_0~0_combout\ = ((\A2_DSC_WIDTH|Syc_SDSC_GEN:15:SYC_SDSC|OUTPUT~regout\ & (!\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|CHECK~regout\ & !\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:SYC_SDSC|OUTPUT~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|CHECK~regout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|process_0~0_combout\);

-- Location: LC_X29_Y13_N3
\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~regout\ = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|process_0~0_combout\) # ((\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~regout\ & ((\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TENDMARK~regout\) # 
-- (\A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "feaa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|process_0~0_combout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TENDMARK~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~1_combout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:15:WIDTH_SDSC|TSTAT~regout\);

-- Location: LC_X28_Y11_N2
\WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~14\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~14_combout\ = (\WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~11\ & (\WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~13\ & (\WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~12\ & \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~11\,
	datab => \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~13\,
	datac => \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~12\,
	datad => \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~10\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~14_combout\);

-- Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\B[10]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_B(10),
	combout => \B~combout\(10));

-- Location: LC_X6_Y23_N5
\A2_DSC_WIDTH|Syc_SDSC_GEN:10:SYC_SDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|process_0~0\ = ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|CHECK~regout\ & (L53_OUTPUT & !\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~regout\)))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:10:SYC_SDSC|OUTPUT~regout\ = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|process_0~0\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \B~combout\(10), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0030",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|CHECK~regout\,
	datac => \B~combout\(10),
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|process_0~0\,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:SYC_SDSC|OUTPUT~regout\);

-- Location: LC_X7_Y23_N2
\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[7]~12\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[7]~12_combout\ = (\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|process_0~0\) # ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TENDMARK~regout\ & ((\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~1_combout\) # 
-- (!\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3f1",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TENDMARK~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|process_0~0\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[7]~12_combout\);

-- Location: LC_X7_Y24_N0
\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(0) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~regout\ $ ((\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|process_0~0\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[0]~16\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(0))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[0]~16COUT1_25\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(0),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(0),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[0]~16\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X7_Y24_N1
\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(1) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(1) $ ((((\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|process_0~0\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[1]~14\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[0]~16\)) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(1)))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[0]~16COUT1_25\)) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(1),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[0]~16\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(1),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[1]~14\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X7_Y24_N2
\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(2) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(2) $ ((((!\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|process_0~0\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[2]~1\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[1]~14\))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[2]~1COUT1_29\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(2),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[1]~14\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(2),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[2]~1\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X7_Y24_N3
\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(3) = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(3) $ ((\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|process_0~0\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[3]~3\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[2]~1\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(3))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[2]~1COUT1_29\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(3),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[2]~1\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(3),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[3]~3\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X7_Y24_N4
\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(4) = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(4) $ ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|process_0~0\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[4]~5\ = CARRY(((\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(4) & !\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(4),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[3]~3\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(4),
	cout => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[4]~5\);

-- Location: LC_X7_Y24_N5
\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(5) = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(5) $ ((\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|process_0~0\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[5]~7\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(5))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(5),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[7]~12_combout\,
	cin => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(5),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[5]~7\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X7_Y24_N8
\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~0_combout\ = (!\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(5) & (!\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(4) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(3)) # 
-- (!\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(2),
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(5),
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(4),
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~0_combout\);

-- Location: LC_X7_Y24_N6
\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(6) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(6) $ ((((!(!\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[5]~7\) # 
-- (\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[7]~12_combout\, , , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|process_0~0\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[6]~9\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[5]~7\))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[6]~9COUT1_35\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(6),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[7]~12_combout\,
	cin => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[5]~7\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(6),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[6]~9\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X7_Y24_N7
\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(7) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(7) $ (((((!\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[6]~9\) # 
-- (\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[7]~12_combout\, , , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|process_0~0\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(7),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[7]~12_combout\,
	cin => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[6]~9\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(7));

-- Location: LC_X7_Y24_N9
\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~1_combout\ = ((\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~0_combout\ & (!\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(7) & !\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~0_combout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(7),
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|COUNT\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~1_combout\);

-- Location: LC_X6_Y23_N9
\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TENDMARK~regout\ = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~regout\ & (((!\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TENDMARK~regout\ & !\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~1_combout\)))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TENDMARK~regout\);

-- Location: LC_X6_Y23_N0
\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|CHECK~regout\ = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~regout\ & (((\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|CHECK~regout\)))) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~regout\ & 
-- ((\A2_DSC_WIDTH|Syc_SDSC_GEN:10:SYC_SDSC|OUTPUT~regout\) # ((\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TENDMARK~regout\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|CHECK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fe44",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:SYC_SDSC|OUTPUT~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|CHECK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|CHECK~regout\);

-- Location: LC_X6_Y23_N6
\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~regout\ = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|process_0~0\) # ((\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~regout\ & ((\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TENDMARK~regout\) # 
-- (\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eeec",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|process_0~0\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~regout\);

-- Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\B[9]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_B(9),
	combout => \B~combout\(9));

-- Location: LC_X6_Y23_N1
\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[5]~12\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[5]~12_combout\ = (\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|process_0~0_combout\) # ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TENDMARK~regout\ & ((\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~1_combout\) # 
-- (!\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aeaf",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|process_0~0_combout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~1_combout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[5]~12_combout\);

-- Location: LC_X6_Y22_N0
\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(0) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~regout\ $ ((\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[5]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[0]~16\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(0))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[0]~16COUT1_25\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(0),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[5]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(0),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[0]~16\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X6_Y22_N1
\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(1) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(1) $ ((((\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[5]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[1]~14\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[0]~16\)) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(1)))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[0]~16COUT1_25\)) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(1),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[5]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[0]~16\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(1),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[1]~14\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X6_Y22_N2
\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(2) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(2) $ ((((!\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[5]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[2]~1\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[1]~14\))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[2]~1COUT1_29\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(2),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[5]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[1]~14\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(2),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[2]~1\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X6_Y22_N3
\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(3) = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(3) $ ((\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[5]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[3]~3\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[2]~1\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(3))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[2]~1COUT1_29\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(3),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[5]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[2]~1\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(3),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[3]~3\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X6_Y22_N4
\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(4) = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(4) $ ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[5]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[4]~5\ = CARRY(((\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(4) & !\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(4),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[5]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[3]~3\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(4),
	cout => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[4]~5\);

-- Location: LC_X6_Y22_N5
\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(5) = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(5) $ ((\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[5]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[5]~7\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(5))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(5),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[5]~12_combout\,
	cin => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(5),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[5]~7\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X6_Y22_N6
\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(6) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(6) $ ((((!(!\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[5]~7\) # 
-- (\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[5]~12_combout\, , , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[6]~9\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[5]~7\))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[6]~9COUT1_35\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(6),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[5]~12_combout\,
	cin => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[5]~7\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(6),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[6]~9\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X6_Y22_N7
\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(7) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(7) $ (((((!\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[6]~9\) # 
-- (\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[5]~12_combout\, , , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(7),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[5]~12_combout\,
	cin => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[6]~9\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(7));

-- Location: LC_X6_Y22_N8
\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~0_combout\ = (!\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(5) & (!\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(4) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(3)) # 
-- (!\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(2),
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(5),
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(4),
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~0_combout\);

-- Location: LC_X6_Y22_N9
\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~1_combout\ = (!\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(6) & (((!\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(7) & \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(6),
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|COUNT\(7),
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~1_combout\);

-- Location: LC_X6_Y23_N7
\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TENDMARK~regout\ = DFFEAS(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~1_combout\ & (!\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TENDMARK~regout\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~regout\))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0300",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~1_combout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TENDMARK~regout\);

-- Location: LC_X6_Y23_N4
\A2_DSC_WIDTH|Syc_SDSC_GEN:9:SYC_SDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~6\ = (!\A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~regout\ & (!\A2_DSC_WIDTH|Syc_SDSC_GEN:10:SYC_SDSC|OUTPUT~regout\ & (!L52_OUTPUT & !\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~regout\)))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:9:SYC_SDSC|OUTPUT~regout\ = DFFEAS(\WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~6\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \B~combout\(9), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:WIDTH_SDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:10:SYC_SDSC|OUTPUT~regout\,
	datac => \B~combout\(9),
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~6\,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:SYC_SDSC|OUTPUT~regout\);

-- Location: LC_X6_Y23_N8
\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|CHECK~regout\ = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~regout\ & (((\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|CHECK~regout\)))) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~regout\ & 
-- ((\A2_DSC_WIDTH|Syc_SDSC_GEN:9:SYC_SDSC|OUTPUT~regout\) # ((\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TENDMARK~regout\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|CHECK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0ec",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TENDMARK~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:SYC_SDSC|OUTPUT~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|CHECK~regout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|CHECK~regout\);

-- Location: LC_X6_Y23_N2
\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|process_0~0_combout\ = ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|CHECK~regout\ & (\A2_DSC_WIDTH|Syc_SDSC_GEN:9:SYC_SDSC|OUTPUT~regout\ & !\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0030",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|CHECK~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:SYC_SDSC|OUTPUT~regout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|process_0~0_combout\);

-- Location: LC_X6_Y23_N3
\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~regout\ = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|process_0~0_combout\) # ((\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~regout\ & ((\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~1_combout\) # 
-- (\A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "feaa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|process_0~0_combout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~1_combout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:9:WIDTH_SDSC|TSTAT~regout\);

-- Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\B[12]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_B(12),
	combout => \B~combout\(12));

-- Location: LC_X32_Y31_N0
\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~regout\ = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|process_0~0\) # ((\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~regout\ & ((\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TENDMARK~regout\) # 
-- (\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffc8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TENDMARK~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~1_combout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|process_0~0\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~regout\);

-- Location: LC_X32_Y31_N1
\A2_DSC_WIDTH|Syc_SDSC_GEN:12:SYC_SDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|process_0~0\ = ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|CHECK~regout\ & (L55_OUTPUT & !\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~regout\)))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:12:SYC_SDSC|OUTPUT~regout\ = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|process_0~0\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \B~combout\(12), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0030",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|CHECK~regout\,
	datac => \B~combout\(12),
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|process_0~0\,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:SYC_SDSC|OUTPUT~regout\);

-- Location: LC_X32_Y30_N2
\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[4]~12\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[4]~12_combout\ = (\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|process_0~0\) # ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TENDMARK~regout\ & ((\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~1_combout\) # 
-- (!\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfcd",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|process_0~0\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[4]~12_combout\);

-- Location: LC_X33_Y30_N0
\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(0) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~regout\ $ ((\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[4]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|process_0~0\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[0]~16\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(0))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[0]~16COUT1_25\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(0),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(0),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[0]~16\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X33_Y30_N1
\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(1) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(1) $ ((((\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[4]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|process_0~0\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[1]~14\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[0]~16\)) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(1)))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[0]~16COUT1_25\)) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(1),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[4]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[0]~16\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(1),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[1]~14\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X33_Y30_N2
\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(2) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(2) $ ((((!\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[4]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|process_0~0\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[2]~1\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[1]~14\))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[2]~1COUT1_29\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(2),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[4]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[1]~14\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(2),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[2]~1\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X33_Y30_N3
\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(3) = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(3) $ ((\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[4]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|process_0~0\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[3]~3\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[2]~1\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(3))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[2]~1COUT1_29\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(3),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[4]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[2]~1\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(3),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[3]~3\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X33_Y30_N4
\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(4) = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(4) $ ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[4]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|process_0~0\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[4]~5\ = CARRY(((\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(4) & !\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(4),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[4]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[3]~3\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(4),
	cout => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[4]~5\);

-- Location: LC_X33_Y30_N5
\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(5) = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(5) $ ((\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[4]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|process_0~0\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[5]~7\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(5))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(5),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[4]~12_combout\,
	cin => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(5),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[5]~7\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X33_Y30_N6
\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(6) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(6) $ ((((!(!\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[5]~7\) # 
-- (\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[4]~12_combout\, , , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|process_0~0\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[6]~9\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[5]~7\))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[6]~9COUT1_35\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(6),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[4]~12_combout\,
	cin => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[5]~7\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(6),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[6]~9\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X33_Y30_N7
\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(7) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(7) $ (((((!\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[6]~9\) # 
-- (\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[4]~12_combout\, , , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|process_0~0\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(7),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[4]~12_combout\,
	cin => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[6]~9\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(7));

-- Location: LC_X33_Y30_N8
\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~0_combout\ = (!\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(5) & (!\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(4) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(3)) # 
-- (!\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(2),
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(5),
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(4),
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~0_combout\);

-- Location: LC_X33_Y30_N9
\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~1_combout\ = (!\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(6) & (((!\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(7) & \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(6),
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|COUNT\(7),
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~1_combout\);

-- Location: LC_X32_Y31_N9
\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TENDMARK~regout\ = DFFEAS((!\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TENDMARK~regout\ & (((!\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~1_combout\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~regout\)))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TENDMARK~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~1_combout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TENDMARK~regout\);

-- Location: LC_X32_Y31_N5
\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|CHECK~regout\ = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~regout\ & (((\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|CHECK~regout\)))) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~regout\ & 
-- ((\A2_DSC_WIDTH|Syc_SDSC_GEN:12:SYC_SDSC|OUTPUT~regout\) # ((\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|CHECK~regout\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccea",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:SYC_SDSC|OUTPUT~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|CHECK~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|CHECK~regout\);

-- Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\B[11]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_B(11),
	combout => \B~combout\(11));

-- Location: LC_X32_Y31_N4
\A2_DSC_WIDTH|Syc_SDSC_GEN:11:SYC_SDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~7\ = (!\A2_DSC_WIDTH|Syc_SDSC_GEN:12:SYC_SDSC|OUTPUT~regout\ & (!\A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~regout\ & (!L54_OUTPUT & !\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~regout\)))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:11:SYC_SDSC|OUTPUT~regout\ = DFFEAS(\WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~7\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \B~combout\(11), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:SYC_SDSC|OUTPUT~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:12:WIDTH_SDSC|TSTAT~regout\,
	datac => \B~combout\(11),
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~7\,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:SYC_SDSC|OUTPUT~regout\);

-- Location: LC_X32_Y31_N2
\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[3]~12\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[3]~12_combout\ = (\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|process_0~0_combout\) # ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TENDMARK~regout\ & ((\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~1_combout\) # 
-- (!\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afab",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|process_0~0_combout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[3]~12_combout\);

-- Location: LC_X33_Y31_N0
\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(0) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~regout\ $ ((\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[3]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[0]~16\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(0))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[0]~16COUT1_25\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(0),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(0),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[0]~16\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X33_Y31_N1
\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(1) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(1) $ ((((\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[3]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[1]~14\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[0]~16\)) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(1)))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[0]~16COUT1_25\)) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(1),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[3]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[0]~16\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(1),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[1]~14\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X33_Y31_N2
\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(2) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(2) $ ((((!\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[3]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[2]~1\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[1]~14\))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[2]~1COUT1_29\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(2),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[3]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[1]~14\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(2),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[2]~1\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X33_Y31_N3
\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(3) = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(3) $ ((\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[3]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[3]~3\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[2]~1\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(3))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[2]~1COUT1_29\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(3),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[3]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[2]~1\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(3),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[3]~3\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X33_Y31_N4
\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(4) = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(4) $ ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[3]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[4]~5\ = CARRY(((\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(4) & !\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(4),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[3]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[3]~3\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(4),
	cout => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[4]~5\);

-- Location: LC_X33_Y31_N5
\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(5) = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(5) $ ((\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[3]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[5]~7\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(5))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(5),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[3]~12_combout\,
	cin => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(5),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[5]~7\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X33_Y31_N6
\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(6) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(6) $ ((((!(!\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[5]~7\) # 
-- (\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[3]~12_combout\, , , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[6]~9\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[5]~7\))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[6]~9COUT1_35\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(6),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[3]~12_combout\,
	cin => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[5]~7\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(6),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[6]~9\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X33_Y31_N7
\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(7) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(7) $ (((((!\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[6]~9\) # 
-- (\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[3]~12_combout\, , , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(7),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[3]~12_combout\,
	cin => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[6]~9\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(7));

-- Location: LC_X33_Y31_N8
\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~0_combout\ = (!\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(5) & (!\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(4) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(3)) # 
-- (!\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(2),
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(5),
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(4),
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~0_combout\);

-- Location: LC_X33_Y31_N9
\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~1_combout\ = (!\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(6) & (((!\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(7) & \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(6),
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|COUNT\(7),
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~1_combout\);

-- Location: LC_X32_Y31_N6
\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TENDMARK~regout\ = DFFEAS(((\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~regout\ & (!\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TENDMARK~regout\ & !\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~1_combout\))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TENDMARK~regout\);

-- Location: LC_X32_Y31_N8
\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|CHECK~regout\ = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~regout\ & (((\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|CHECK~regout\)))) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~regout\ & 
-- ((\A2_DSC_WIDTH|Syc_SDSC_GEN:11:SYC_SDSC|OUTPUT~regout\) # ((\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TENDMARK~regout\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|CHECK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TENDMARK~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|CHECK~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:SYC_SDSC|OUTPUT~regout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|CHECK~regout\);

-- Location: LC_X32_Y31_N7
\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|process_0~0_combout\ = ((\A2_DSC_WIDTH|Syc_SDSC_GEN:11:SYC_SDSC|OUTPUT~regout\ & (!\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|CHECK~regout\ & !\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:SYC_SDSC|OUTPUT~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|CHECK~regout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|process_0~0_combout\);

-- Location: LC_X32_Y31_N3
\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~regout\ = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|process_0~0_combout\) # ((\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~regout\ & ((\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TENDMARK~regout\) # 
-- (\A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eeea",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|process_0~0_combout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:11:WIDTH_SDSC|TSTAT~regout\);

-- Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\B[14]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_B(14),
	combout => \B~combout\(14));

-- Location: LC_X27_Y23_N8
\A2_DSC_WIDTH|Syc_SDSC_GEN:14:SYC_SDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|process_0~0\ = ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|CHECK~regout\ & (L57_OUTPUT & !\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~regout\)))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:14:SYC_SDSC|OUTPUT~regout\ = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|process_0~0\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \B~combout\(14), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0030",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|CHECK~regout\,
	datac => \B~combout\(14),
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|process_0~0\,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:SYC_SDSC|OUTPUT~regout\);

-- Location: LC_X27_Y23_N5
\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|CHECK~regout\ = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~regout\ & (((\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|CHECK~regout\)))) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~regout\ & 
-- ((\A2_DSC_WIDTH|Syc_SDSC_GEN:14:SYC_SDSC|OUTPUT~regout\) # ((\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TENDMARK~regout\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|CHECK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TENDMARK~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|CHECK~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:SYC_SDSC|OUTPUT~regout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|CHECK~regout\);

-- Location: LC_X26_Y23_N2
\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[1]~12\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[1]~12_combout\ = (\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|process_0~0\) # ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TENDMARK~regout\ & ((\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~1_combout\) # 
-- (!\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff45",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TENDMARK~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~1_combout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~regout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|process_0~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[1]~12_combout\);

-- Location: LC_X25_Y23_N0
\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(0) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~regout\ $ ((\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[1]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|process_0~0\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[0]~16\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(0))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[0]~16COUT1_25\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(0),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[1]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(0),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[0]~16\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X25_Y23_N1
\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(1) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(1) $ ((((\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[1]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|process_0~0\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[1]~14\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[0]~16\)) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(1)))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[0]~16COUT1_25\)) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(1),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[1]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[0]~16\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(1),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[1]~14\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X25_Y23_N2
\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(2) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(2) $ ((((!\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[1]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|process_0~0\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[2]~1\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[1]~14\))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[2]~1COUT1_29\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(2),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[1]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[1]~14\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(2),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[2]~1\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X25_Y23_N3
\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(3) = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(3) $ ((\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[1]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|process_0~0\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[3]~3\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[2]~1\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(3))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[2]~1COUT1_29\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(3),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[1]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[2]~1\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(3),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[3]~3\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X25_Y23_N4
\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(4) = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(4) $ ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[1]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|process_0~0\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[4]~5\ = CARRY(((\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(4) & !\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(4),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[1]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[3]~3\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(4),
	cout => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[4]~5\);

-- Location: LC_X25_Y23_N5
\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(5) = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(5) $ ((\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[1]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|process_0~0\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[5]~7\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(5))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(5),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[1]~12_combout\,
	cin => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(5),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[5]~7\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X25_Y23_N8
\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~0_combout\ = (!\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(5) & (!\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(4) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(3)) # 
-- (!\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(2),
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(5),
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(4),
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~0_combout\);

-- Location: LC_X25_Y23_N6
\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(6) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(6) $ ((((!(!\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[5]~7\) # 
-- (\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[1]~12_combout\, , , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|process_0~0\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[6]~9\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[5]~7\))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[6]~9COUT1_35\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(6),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[1]~12_combout\,
	cin => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[5]~7\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(6),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[6]~9\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X25_Y23_N7
\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(7) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(7) $ (((((!\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[6]~9\) # 
-- (\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[1]~12_combout\, , , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|process_0~0\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(7),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[1]~12_combout\,
	cin => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[6]~9\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(7));

-- Location: LC_X25_Y23_N9
\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~1_combout\ = ((\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~0_combout\ & (!\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(7) & !\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~0_combout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(7),
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|COUNT\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~1_combout\);

-- Location: LC_X27_Y23_N1
\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TENDMARK~regout\ = DFFEAS((!\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TENDMARK~regout\ & (((!\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~1_combout\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~regout\)))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TENDMARK~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~1_combout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TENDMARK~regout\);

-- Location: LC_X27_Y23_N6
\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~regout\ = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|process_0~0\) # ((\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~regout\ & ((\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TENDMARK~regout\) # 
-- (\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fecc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TENDMARK~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|process_0~0\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~1_combout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~regout\);

-- Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\B[13]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_B(13),
	combout => \B~combout\(13));

-- Location: LC_X27_Y23_N7
\A2_DSC_WIDTH|Syc_SDSC_GEN:13:SYC_SDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~8\ = (!\A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~regout\ & (!\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~regout\ & (!L56_OUTPUT & !\A2_DSC_WIDTH|Syc_SDSC_GEN:14:SYC_SDSC|OUTPUT~regout\)))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:13:SYC_SDSC|OUTPUT~regout\ = DFFEAS(\WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~8\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \B~combout\(13), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:WIDTH_SDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~regout\,
	datac => \B~combout\(13),
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:14:SYC_SDSC|OUTPUT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~8\,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:SYC_SDSC|OUTPUT~regout\);

-- Location: LC_X27_Y23_N2
\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[5]~12\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[5]~12_combout\ = (\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|process_0~0_combout\) # ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TENDMARK~regout\ & ((\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~1_combout\) # 
-- (!\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "babb",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|process_0~0_combout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TENDMARK~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~1_combout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[5]~12_combout\);

-- Location: LC_X27_Y22_N0
\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(0) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~regout\ $ ((\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[5]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[0]~16\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(0))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[0]~16COUT1_25\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(0),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[5]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(0),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[0]~16\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X27_Y22_N1
\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(1) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(1) $ ((((\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[5]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[1]~14\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[0]~16\)) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(1)))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[0]~16COUT1_25\)) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(1),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[5]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[0]~16\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(1),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[1]~14\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X27_Y22_N2
\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(2) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(2) $ ((((!\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[5]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[2]~1\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[1]~14\))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[2]~1COUT1_29\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(2),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[5]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[1]~14\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(2),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[2]~1\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X27_Y22_N3
\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(3) = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(3) $ ((\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[5]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[3]~3\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[2]~1\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(3))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[2]~1COUT1_29\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(3),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[5]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[2]~1\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(3),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[3]~3\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X27_Y22_N4
\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(4) = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(4) $ ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[5]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[4]~5\ = CARRY(((\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(4) & !\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(4),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[5]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[3]~3\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(4),
	cout => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[4]~5\);

-- Location: LC_X27_Y22_N5
\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(5) = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(5) $ ((\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[5]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[5]~7\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(5))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(5),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[5]~12_combout\,
	cin => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(5),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[5]~7\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X27_Y22_N6
\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(6) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(6) $ ((((!(!\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[5]~7\) # 
-- (\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[5]~12_combout\, , , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[6]~9\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[5]~7\))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[6]~9COUT1_35\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(6),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[5]~12_combout\,
	cin => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[5]~7\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(6),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[6]~9\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X27_Y22_N7
\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(7) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(7) $ (((((!\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[6]~9\) # 
-- (\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[5]~12_combout\, , , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(7),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[5]~12_combout\,
	cin => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[6]~9\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(7));

-- Location: LC_X27_Y22_N8
\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~0_combout\ = (!\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(4) & (!\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(5) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(3)) # 
-- (!\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0007",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(2),
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(3),
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(4),
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~0_combout\);

-- Location: LC_X27_Y22_N9
\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~1_combout\ = (!\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(6) & (((!\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(7) & \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(6),
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|COUNT\(7),
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~1_combout\);

-- Location: LC_X27_Y23_N4
\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TENDMARK~regout\ = DFFEAS(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TENDMARK~regout\ & (!\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~1_combout\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~regout\))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0300",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TENDMARK~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~1_combout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TENDMARK~regout\);

-- Location: LC_X27_Y23_N0
\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|CHECK~regout\ = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~regout\ & (((\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|CHECK~regout\)))) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~regout\ & 
-- ((\A2_DSC_WIDTH|Syc_SDSC_GEN:13:SYC_SDSC|OUTPUT~regout\) # ((\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|CHECK~regout\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccea",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:SYC_SDSC|OUTPUT~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|CHECK~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|CHECK~regout\);

-- Location: LC_X27_Y23_N9
\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|process_0~0_combout\ = ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|CHECK~regout\ & (\A2_DSC_WIDTH|Syc_SDSC_GEN:13:SYC_SDSC|OUTPUT~regout\ & !\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0030",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|CHECK~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:SYC_SDSC|OUTPUT~regout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|process_0~0_combout\);

-- Location: LC_X27_Y23_N3
\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~regout\ = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|process_0~0_combout\) # ((\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~regout\ & ((\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TENDMARK~regout\) # 
-- (\A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "feaa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|process_0~0_combout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TENDMARK~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~1_combout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:13:WIDTH_SDSC|TSTAT~regout\);

-- Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\B[8]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_B(8),
	combout => \B~combout\(8));

-- Location: LC_X37_Y14_N5
\A2_DSC_WIDTH|Syc_SDSC_GEN:8:SYC_SDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|process_0~0\ = (!\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~regout\ & (!\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|CHECK~regout\ & (L51_OUTPUT)))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:8:SYC_SDSC|OUTPUT~regout\ = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|process_0~0\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \B~combout\(8), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|CHECK~regout\,
	datac => \B~combout\(8),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|process_0~0\,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:SYC_SDSC|OUTPUT~regout\);

-- Location: LC_X37_Y14_N0
\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TENDMARK~regout\ = DFFEAS((!\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~1_combout\ & (!\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TENDMARK~regout\ & (\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~regout\))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~1_combout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TENDMARK~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TENDMARK~regout\);

-- Location: LC_X37_Y14_N4
\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|CHECK~regout\ = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~regout\ & (((\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|CHECK~regout\)))) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~regout\ & 
-- ((\A2_DSC_WIDTH|Syc_SDSC_GEN:8:SYC_SDSC|OUTPUT~regout\) # ((\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|CHECK~regout\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4e4",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:SYC_SDSC|OUTPUT~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|CHECK~regout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|CHECK~regout\);

-- Location: LC_X37_Y13_N8
\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[7]~12\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[7]~12_combout\ = (\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|process_0~0\) # ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TENDMARK~regout\ & ((\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~1_combout\) # 
-- (!\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aeaf",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|process_0~0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~1_combout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TENDMARK~regout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[7]~12_combout\);

-- Location: LC_X36_Y13_N0
\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(0) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~regout\ $ ((\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|process_0~0\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[0]~16\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(0))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[0]~16COUT1_25\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(0),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(0),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[0]~16\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X36_Y13_N1
\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(1) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(1) $ ((((\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|process_0~0\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[1]~14\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[0]~16\)) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(1)))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[0]~16COUT1_25\)) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(1),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[0]~16\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(1),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[1]~14\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X36_Y13_N2
\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(2) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(2) $ ((((!\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|process_0~0\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[2]~1\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[1]~14\))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[2]~1COUT1_29\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(2),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[1]~14\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(2),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[2]~1\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X36_Y13_N3
\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(3) = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(3) $ ((\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|process_0~0\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[3]~3\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[2]~1\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(3))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[2]~1COUT1_29\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(3),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[2]~1\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(3),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[3]~3\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X36_Y13_N4
\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(4) = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(4) $ ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|process_0~0\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[4]~5\ = CARRY(((\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(4) & !\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(4),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[7]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[3]~3\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(4),
	cout => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[4]~5\);

-- Location: LC_X36_Y13_N5
\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(5) = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(5) $ ((\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[7]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|process_0~0\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[5]~7\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(5))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(5),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[7]~12_combout\,
	cin => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(5),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[5]~7\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X36_Y13_N6
\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(6) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(6) $ ((((!(!\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[5]~7\) # 
-- (\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[7]~12_combout\, , , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|process_0~0\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[6]~9\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[5]~7\))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[6]~9COUT1_35\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(6),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[7]~12_combout\,
	cin => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[5]~7\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(6),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[6]~9\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X36_Y13_N7
\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(7) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(7) $ (((((!\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[6]~9\) # 
-- (\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[7]~12_combout\, , , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|process_0~0\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(7),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|process_0~0\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[7]~12_combout\,
	cin => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[6]~9\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(7));

-- Location: LC_X36_Y13_N8
\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~0_combout\ = (!\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(5) & (!\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(4) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(3)) # 
-- (!\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(2),
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(5),
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(4),
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~0_combout\);

-- Location: LC_X36_Y13_N9
\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~1_combout\ = (!\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(6) & (((!\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(7) & \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(6),
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|COUNT\(7),
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~1_combout\);

-- Location: LC_X37_Y14_N9
\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~regout\ = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|process_0~0\) # ((\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~regout\ & ((\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~1_combout\) # 
-- (\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffe0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~1_combout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TENDMARK~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~regout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|process_0~0\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~regout\);

-- Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\B[7]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_B(7),
	combout => \B~combout\(7));

-- Location: LC_X37_Y14_N7
\A2_DSC_WIDTH|Syc_SDSC_GEN:7:SYC_SDSC|OUTPUT\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~5\ = (!\A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~regout\ & (!\A2_DSC_WIDTH|Syc_SDSC_GEN:8:SYC_SDSC|OUTPUT~regout\ & (!L50_OUTPUT & !\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~regout\)))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:7:SYC_SDSC|OUTPUT~regout\ = DFFEAS(\WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~5\, GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , \B~combout\(7), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:WIDTH_SDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:8:SYC_SDSC|OUTPUT~regout\,
	datac => \B~combout\(7),
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~5\,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:SYC_SDSC|OUTPUT~regout\);

-- Location: LC_X37_Y14_N1
\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|CHECK~regout\ = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|CHECK~regout\)) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~regout\ & 
-- ((\A2_DSC_WIDTH|Syc_SDSC_GEN:7:SYC_SDSC|OUTPUT~regout\) # ((\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|CHECK~regout\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bab8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|CHECK~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:SYC_SDSC|OUTPUT~regout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|CHECK~regout\);

-- Location: LC_X37_Y14_N2
\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|process_0~0_combout\ = (!\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|CHECK~regout\ & (((\A2_DSC_WIDTH|Syc_SDSC_GEN:7:SYC_SDSC|OUTPUT~regout\ & !\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0050",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|CHECK~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:SYC_SDSC|OUTPUT~regout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|process_0~0_combout\);

-- Location: LC_X37_Y14_N8
\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[0]~12\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[0]~12_combout\ = (\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|process_0~0_combout\) # ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TENDMARK~regout\ & ((\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~1_combout\) # 
-- (!\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5f1",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TENDMARK~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|process_0~0_combout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[0]~12_combout\);

-- Location: LC_X38_Y14_N0
\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(0) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~regout\ $ ((\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[0]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[0]~16\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(0))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[0]~16COUT1_25\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~regout\ & (\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(0),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(0),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[0]~16\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[0]~16COUT1_25\);

-- Location: LC_X38_Y14_N1
\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(1) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(1) $ ((((\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[0]~16\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[0]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[1]~14\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[0]~16\)) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(1)))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[1]~14COUT1_27\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[0]~16COUT1_25\)) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(1),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[0]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[0]~16\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[0]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(1),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[1]~14\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[1]~14COUT1_27\);

-- Location: LC_X38_Y14_N2
\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(2) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(2) $ ((((!\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[1]~14\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[0]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[2]~1\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[1]~14\))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[2]~1COUT1_29\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(2) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[1]~14COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(2),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[0]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[1]~14\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[1]~14COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(2),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[2]~1\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[2]~1COUT1_29\);

-- Location: LC_X38_Y14_N3
\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(3) = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(3) $ ((\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[0]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[3]~3\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[2]~1\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(3))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[3]~3COUT1_31\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[2]~1COUT1_29\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(3),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[0]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[2]~1\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[2]~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(3),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[3]~3\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[3]~3COUT1_31\);

-- Location: LC_X38_Y14_N4
\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(4) = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(4) $ ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[3]~3\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[0]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[4]~5\ = CARRY(((\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(4) & !\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[3]~3COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(4),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[0]~12_combout\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[3]~3\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[3]~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(4),
	cout => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[4]~5\);

-- Location: LC_X38_Y14_N5
\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(5) = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(5) $ ((\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[4]~5\))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[0]~12_combout\, , , \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[5]~7\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(5))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[5]~7COUT1_33\ = CARRY(((!\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[4]~5\) # (!\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(5),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[0]~12_combout\,
	cin => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[4]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(5),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[5]~7\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[5]~7COUT1_33\);

-- Location: LC_X38_Y14_N8
\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~0\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~0_combout\ = (!\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(5) & (!\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(4) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(3)) # 
-- (!\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0103",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(2),
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(5),
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(4),
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~0_combout\);

-- Location: LC_X38_Y14_N6
\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[6]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(6) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(6) $ ((((!(!\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[5]~7\) # 
-- (\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[0]~12_combout\, , , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|process_0~0_combout\, )
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[6]~9\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[5]~7\))))
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[6]~9COUT1_35\ = CARRY((\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(6) & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[5]~7COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(6),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[0]~12_combout\,
	cin => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[5]~7\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[5]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(6),
	cout0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[6]~9\,
	cout1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[6]~9COUT1_35\);

-- Location: LC_X38_Y14_N7
\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[7]\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(7) = DFFEAS(\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(7) $ (((((!\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[6]~9\) # 
-- (\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[4]~5\ & \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[6]~9COUT1_35\))))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[0]~12_combout\, , , 
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(7),
	aclr => GND,
	sclr => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|process_0~0_combout\,
	ena => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[0]~12_combout\,
	cin => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[4]~5\,
	cin0 => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[6]~9\,
	cin1 => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT[6]~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(7));

-- Location: LC_X38_Y14_N9
\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~1_combout\ = ((\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~0_combout\ & (!\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(7) & !\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~0_combout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(7),
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|COUNT\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~1_combout\);

-- Location: LC_X37_Y14_N6
\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TENDMARK~regout\ = DFFEAS((!\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TENDMARK~regout\ & (\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~regout\ & ((!\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~1_combout\)))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0044",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TENDMARK~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~regout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TENDMARK~regout\);

-- Location: LC_X37_Y14_N3
\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~regout\ = DFFEAS((\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|process_0~0_combout\) # ((\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~regout\ & ((\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TENDMARK~regout\) # 
-- (\A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk0\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcf8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk0\,
	dataa => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TENDMARK~regout\,
	datab => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~regout\,
	datac => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|process_0~0_combout\,
	datad => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A2_DSC_WIDTH|Syc_SDSC_GEN:7:WIDTH_SDSC|TSTAT~regout\);

-- Location: LC_X30_Y22_N2
\WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~9\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~9_combout\ = (\WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~6\ & (\WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~7\ & (\WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~8\ & \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~6\,
	datab => \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~7\,
	datac => \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~8\,
	datad => \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~9_combout\);

-- Location: LC_X35_Y19_N5
\WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~20\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~20_combout\ = (\WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~4_combout\ & (\WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~19_combout\ & (\WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~14_combout\ & \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~4_combout\,
	datab => \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~19_combout\,
	datac => \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~14_combout\,
	datad => \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~20_combout\);

-- Location: LC_X36_Y19_N4
\WIDHT_OUT_A2_SHOWER_LOGIC|CHECK\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~regout\ = DFFEAS((\WIDHT_OUT_A2_SHOWER_LOGIC|TSTAT~regout\ & (\WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~regout\)) # (!\WIDHT_OUT_A2_SHOWER_LOGIC|TSTAT~regout\ & (((\WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~regout\ & 
-- \WIDHT_OUT_A2_SHOWER_LOGIC|TENDMARK~regout\)) # (!\WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~20_combout\))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ab8b",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~regout\,
	datab => \WIDHT_OUT_A2_SHOWER_LOGIC|TSTAT~regout\,
	datac => \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~20_combout\,
	datad => \WIDHT_OUT_A2_SHOWER_LOGIC|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~regout\);

-- Location: LC_X35_Y19_N9
\WIDHT_OUT_A2_SHOWER_LOGIC|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_SHOWER_LOGIC|process_0~0_combout\ = (!\WIDHT_OUT_A2_SHOWER_LOGIC|TSTAT~regout\ & (((!\WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~regout\ & !\WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0005",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WIDHT_OUT_A2_SHOWER_LOGIC|TSTAT~regout\,
	datac => \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~regout\,
	datad => \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A2_SHOWER_LOGIC|process_0~0_combout\);

-- Location: LC_X36_Y19_N5
\WIDHT_OUT_A2_SHOWER_LOGIC|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_SHOWER_LOGIC|TENDMARK~regout\ = DFFEAS((\WIDHT_OUT_A2_SHOWER_LOGIC|TSTAT~regout\ & (!\WIDHT_OUT_A2_SHOWER_LOGIC|TENDMARK~regout\ & ((\WIDHT_OUT_A2_SHOWER_LOGIC|COUNT\(2)) # (\WIDHT_OUT_A2_SHOWER_LOGIC|COUNT\(3))))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00e0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT\(2),
	datab => \WIDHT_OUT_A2_SHOWER_LOGIC|COUNT\(3),
	datac => \WIDHT_OUT_A2_SHOWER_LOGIC|TSTAT~regout\,
	datad => \WIDHT_OUT_A2_SHOWER_LOGIC|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A2_SHOWER_LOGIC|TENDMARK~regout\);

-- Location: LC_X35_Y22_N5
\LTESTOUT1|output~29\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT1|output~29_combout\ = (\VME_LB_INT|REG_TESTOUT1_MASK\(0) & (((\VME_LB_INT|REG_TESTOUT1_MASK\(1)) # (\WIDHT_OUT_A2_SHOWER_LOGIC|TENDMARK~regout\)))) # (!\VME_LB_INT|REG_TESTOUT1_MASK\(0) & (\WIDHT_OUT_A1_SHOWER_LOGIC|TENDMARK~regout\ & 
-- (!\VME_LB_INT|REG_TESTOUT1_MASK\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WIDHT_OUT_A1_SHOWER_LOGIC|TENDMARK~regout\,
	datab => \VME_LB_INT|REG_TESTOUT1_MASK\(0),
	datac => \VME_LB_INT|REG_TESTOUT1_MASK\(1),
	datad => \WIDHT_OUT_A2_SHOWER_LOGIC|TENDMARK~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT1|output~29_combout\);

-- Location: LC_X37_Y22_N0
\WIDHT_OUT_A2_SHOWER_TRG|TSTAT~1\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_SHOWER_TRG|TSTAT~1_combout\ = (!\WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~20_combout\ & ((\VME_LB_INT|REG_DL1T_DL3T_P\(6) & ((\LDELAYBPTX1|Mux0~16_combout\))) # (!\VME_LB_INT|REG_DL1T_DL3T_P\(6) & (\LDELAYBPTX1|Mux0~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00e2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \LDELAYBPTX1|Mux0~58_combout\,
	datab => \VME_LB_INT|REG_DL1T_DL3T_P\(6),
	datac => \LDELAYBPTX1|Mux0~16_combout\,
	datad => \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A2_SHOWER_TRG|TSTAT~1_combout\);

-- Location: LC_X35_Y20_N2
\WIDHT_OUT_A2_SHOWER_TRG|CHECK\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_SHOWER_TRG|CHECK~regout\ = DFFEAS((\WIDHT_OUT_A2_SHOWER_TRG|TSTAT~regout\ & (\WIDHT_OUT_A2_SHOWER_TRG|CHECK~regout\)) # (!\WIDHT_OUT_A2_SHOWER_TRG|TSTAT~regout\ & ((\WIDHT_OUT_A2_SHOWER_TRG|TSTAT~1_combout\) # 
-- ((\WIDHT_OUT_A2_SHOWER_TRG|CHECK~regout\ & \WIDHT_OUT_A2_SHOWER_TRG|TENDMARK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bab8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_A2_SHOWER_TRG|CHECK~regout\,
	datab => \WIDHT_OUT_A2_SHOWER_TRG|TSTAT~regout\,
	datac => \WIDHT_OUT_A2_SHOWER_TRG|TSTAT~1_combout\,
	datad => \WIDHT_OUT_A2_SHOWER_TRG|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A2_SHOWER_TRG|CHECK~regout\);

-- Location: LC_X35_Y19_N0
\WIDHT_OUT_A2_SHOWER_TRG|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_SHOWER_TRG|process_0~0_combout\ = (!\WIDHT_OUT_A2_SHOWER_TRG|CHECK~regout\ & (!\WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~20_combout\ & (!\WIDHT_OUT_A2_SHOWER_TRG|TSTAT~regout\ & \LDELAYBPTX1|Mux0~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WIDHT_OUT_A2_SHOWER_TRG|CHECK~regout\,
	datab => \WIDHT_OUT_A2_SHOWER_LOGIC|CHECK~20_combout\,
	datac => \WIDHT_OUT_A2_SHOWER_TRG|TSTAT~regout\,
	datad => \LDELAYBPTX1|Mux0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A2_SHOWER_TRG|process_0~0_combout\);

-- Location: LC_X35_Y19_N6
\WIDHT_OUT_A2_SHOWER_TRG|COUNT[0]~4\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_SHOWER_TRG|COUNT[0]~4_combout\ = (\WIDHT_OUT_A2_SHOWER_TRG|process_0~0_combout\) # ((!\WIDHT_OUT_A2_SHOWER_TRG|TENDMARK~regout\ & ((!\WIDHT_OUT_A2_SHOWER_TRG|TSTAT~regout\) # (!\WIDHT_OUT_A2_SHOWER_TRG|TENDMARK~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccdf",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WIDHT_OUT_A2_SHOWER_TRG|TENDMARK~1_combout\,
	datab => \WIDHT_OUT_A2_SHOWER_TRG|process_0~0_combout\,
	datac => \WIDHT_OUT_A2_SHOWER_TRG|TSTAT~regout\,
	datad => \WIDHT_OUT_A2_SHOWER_TRG|TENDMARK~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A2_SHOWER_TRG|COUNT[0]~4_combout\);

-- Location: LC_X35_Y19_N1
\WIDHT_OUT_A2_SHOWER_TRG|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_SHOWER_TRG|COUNT\(0) = DFFEAS(\WIDHT_OUT_A2_SHOWER_TRG|TSTAT~regout\ $ ((\WIDHT_OUT_A2_SHOWER_TRG|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_A2_SHOWER_TRG|COUNT[0]~4_combout\, , , 
-- \WIDHT_OUT_A2_SHOWER_TRG|process_0~0_combout\, )
-- \WIDHT_OUT_A2_SHOWER_TRG|COUNT[0]~8\ = CARRY((\WIDHT_OUT_A2_SHOWER_TRG|TSTAT~regout\ & (\WIDHT_OUT_A2_SHOWER_TRG|COUNT\(0))))
-- \WIDHT_OUT_A2_SHOWER_TRG|COUNT[0]~8COUT1_14\ = CARRY((\WIDHT_OUT_A2_SHOWER_TRG|TSTAT~regout\ & (\WIDHT_OUT_A2_SHOWER_TRG|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_A2_SHOWER_TRG|TSTAT~regout\,
	datab => \WIDHT_OUT_A2_SHOWER_TRG|COUNT\(0),
	aclr => GND,
	sclr => \WIDHT_OUT_A2_SHOWER_TRG|process_0~0_combout\,
	ena => \WIDHT_OUT_A2_SHOWER_TRG|COUNT[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A2_SHOWER_TRG|COUNT\(0),
	cout0 => \WIDHT_OUT_A2_SHOWER_TRG|COUNT[0]~8\,
	cout1 => \WIDHT_OUT_A2_SHOWER_TRG|COUNT[0]~8COUT1_14\);

-- Location: LC_X35_Y19_N2
\WIDHT_OUT_A2_SHOWER_TRG|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_SHOWER_TRG|COUNT\(1) = DFFEAS(\WIDHT_OUT_A2_SHOWER_TRG|COUNT\(1) $ ((((\WIDHT_OUT_A2_SHOWER_TRG|COUNT[0]~8\)))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_A2_SHOWER_TRG|COUNT[0]~4_combout\, , , 
-- \WIDHT_OUT_A2_SHOWER_TRG|process_0~0_combout\, )
-- \WIDHT_OUT_A2_SHOWER_TRG|COUNT[1]~6\ = CARRY(((!\WIDHT_OUT_A2_SHOWER_TRG|COUNT[0]~8\)) # (!\WIDHT_OUT_A2_SHOWER_TRG|COUNT\(1)))
-- \WIDHT_OUT_A2_SHOWER_TRG|COUNT[1]~6COUT1_16\ = CARRY(((!\WIDHT_OUT_A2_SHOWER_TRG|COUNT[0]~8COUT1_14\)) # (!\WIDHT_OUT_A2_SHOWER_TRG|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_A2_SHOWER_TRG|COUNT\(1),
	aclr => GND,
	sclr => \WIDHT_OUT_A2_SHOWER_TRG|process_0~0_combout\,
	ena => \WIDHT_OUT_A2_SHOWER_TRG|COUNT[0]~4_combout\,
	cin0 => \WIDHT_OUT_A2_SHOWER_TRG|COUNT[0]~8\,
	cin1 => \WIDHT_OUT_A2_SHOWER_TRG|COUNT[0]~8COUT1_14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A2_SHOWER_TRG|COUNT\(1),
	cout0 => \WIDHT_OUT_A2_SHOWER_TRG|COUNT[1]~6\,
	cout1 => \WIDHT_OUT_A2_SHOWER_TRG|COUNT[1]~6COUT1_16\);

-- Location: LC_X35_Y19_N3
\WIDHT_OUT_A2_SHOWER_TRG|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_SHOWER_TRG|COUNT\(2) = DFFEAS((\WIDHT_OUT_A2_SHOWER_TRG|COUNT\(2) $ ((!\WIDHT_OUT_A2_SHOWER_TRG|COUNT[1]~6\))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_A2_SHOWER_TRG|COUNT[0]~4_combout\, , , 
-- \WIDHT_OUT_A2_SHOWER_TRG|process_0~0_combout\, )
-- \WIDHT_OUT_A2_SHOWER_TRG|COUNT[2]~1\ = CARRY(((\WIDHT_OUT_A2_SHOWER_TRG|COUNT\(2) & !\WIDHT_OUT_A2_SHOWER_TRG|COUNT[1]~6\)))
-- \WIDHT_OUT_A2_SHOWER_TRG|COUNT[2]~1COUT1_18\ = CARRY(((\WIDHT_OUT_A2_SHOWER_TRG|COUNT\(2) & !\WIDHT_OUT_A2_SHOWER_TRG|COUNT[1]~6COUT1_16\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	datab => \WIDHT_OUT_A2_SHOWER_TRG|COUNT\(2),
	aclr => GND,
	sclr => \WIDHT_OUT_A2_SHOWER_TRG|process_0~0_combout\,
	ena => \WIDHT_OUT_A2_SHOWER_TRG|COUNT[0]~4_combout\,
	cin0 => \WIDHT_OUT_A2_SHOWER_TRG|COUNT[1]~6\,
	cin1 => \WIDHT_OUT_A2_SHOWER_TRG|COUNT[1]~6COUT1_16\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A2_SHOWER_TRG|COUNT\(2),
	cout0 => \WIDHT_OUT_A2_SHOWER_TRG|COUNT[2]~1\,
	cout1 => \WIDHT_OUT_A2_SHOWER_TRG|COUNT[2]~1COUT1_18\);

-- Location: LC_X35_Y19_N4
\WIDHT_OUT_A2_SHOWER_TRG|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_SHOWER_TRG|COUNT\(3) = DFFEAS((\WIDHT_OUT_A2_SHOWER_TRG|COUNT\(3) $ ((\WIDHT_OUT_A2_SHOWER_TRG|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_A2_SHOWER_TRG|COUNT[0]~4_combout\, , , 
-- \WIDHT_OUT_A2_SHOWER_TRG|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	datab => \WIDHT_OUT_A2_SHOWER_TRG|COUNT\(3),
	aclr => GND,
	sclr => \WIDHT_OUT_A2_SHOWER_TRG|process_0~0_combout\,
	ena => \WIDHT_OUT_A2_SHOWER_TRG|COUNT[0]~4_combout\,
	cin0 => \WIDHT_OUT_A2_SHOWER_TRG|COUNT[2]~1\,
	cin1 => \WIDHT_OUT_A2_SHOWER_TRG|COUNT[2]~1COUT1_18\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A2_SHOWER_TRG|COUNT\(3));

-- Location: LC_X35_Y22_N8
\WIDHT_OUT_A2_SHOWER_TRG|TENDMARK~1\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_SHOWER_TRG|TENDMARK~1_combout\ = (\WIDHT_OUT_A2_SHOWER_TRG|COUNT\(3)) # (((\WIDHT_OUT_A2_SHOWER_TRG|COUNT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffaa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WIDHT_OUT_A2_SHOWER_TRG|COUNT\(3),
	datad => \WIDHT_OUT_A2_SHOWER_TRG|COUNT\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A2_SHOWER_TRG|TENDMARK~1_combout\);

-- Location: LC_X35_Y19_N7
\WIDHT_OUT_A2_SHOWER_TRG|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_SHOWER_TRG|TSTAT~regout\ = DFFEAS((\WIDHT_OUT_A2_SHOWER_TRG|process_0~0_combout\) # ((\WIDHT_OUT_A2_SHOWER_TRG|TSTAT~regout\ & ((\WIDHT_OUT_A2_SHOWER_TRG|TENDMARK~regout\) # (!\WIDHT_OUT_A2_SHOWER_TRG|TENDMARK~1_combout\)))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcdc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_A2_SHOWER_TRG|TENDMARK~1_combout\,
	datab => \WIDHT_OUT_A2_SHOWER_TRG|process_0~0_combout\,
	datac => \WIDHT_OUT_A2_SHOWER_TRG|TSTAT~regout\,
	datad => \WIDHT_OUT_A2_SHOWER_TRG|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A2_SHOWER_TRG|TSTAT~regout\);

-- Location: LC_X35_Y22_N6
\WIDHT_OUT_A2_SHOWER_TRG|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_SHOWER_TRG|TENDMARK~regout\ = DFFEAS((\WIDHT_OUT_A2_SHOWER_TRG|TSTAT~regout\ & (!\WIDHT_OUT_A2_SHOWER_TRG|TENDMARK~regout\ & ((\WIDHT_OUT_A2_SHOWER_TRG|COUNT\(2)) # (\WIDHT_OUT_A2_SHOWER_TRG|COUNT\(3))))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0a08",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_A2_SHOWER_TRG|TSTAT~regout\,
	datab => \WIDHT_OUT_A2_SHOWER_TRG|COUNT\(2),
	datac => \WIDHT_OUT_A2_SHOWER_TRG|TENDMARK~regout\,
	datad => \WIDHT_OUT_A2_SHOWER_TRG|COUNT\(3),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A2_SHOWER_TRG|TENDMARK~regout\);

-- Location: LC_X35_Y22_N2
\LTESTOUT1|output~30\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT1|output~30_combout\ = (\LTESTOUT1|output~29_combout\ & (((\WIDHT_OUT_A2_SHOWER_TRG|TENDMARK~regout\) # (!\VME_LB_INT|REG_TESTOUT1_MASK\(1))))) # (!\LTESTOUT1|output~29_combout\ & (\WIDHT_OUT_A1_SHOWER_TRG|TENDMARK~regout\ & 
-- (\VME_LB_INT|REG_TESTOUT1_MASK\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec2c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WIDHT_OUT_A1_SHOWER_TRG|TENDMARK~regout\,
	datab => \LTESTOUT1|output~29_combout\,
	datac => \VME_LB_INT|REG_TESTOUT1_MASK\(1),
	datad => \WIDHT_OUT_A2_SHOWER_TRG|TENDMARK~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT1|output~30_combout\);

-- Location: LC_X35_Y24_N7
\LTESTOUT1|output~31\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT1|output~31_combout\ = (!\VME_LB_INT|REG_TESTOUT1_MASK\(2) & (\LTESTOUT1|output~30_combout\ & ((!\VME_LB_INT|REG_TESTOUT1_MASK\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0044",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|REG_TESTOUT1_MASK\(2),
	datab => \LTESTOUT1|output~30_combout\,
	datad => \VME_LB_INT|REG_TESTOUT1_MASK\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT1|output~31_combout\);

-- Location: LC_X37_Y23_N2
\WIDHT_OUT_A2_FC_TRG|CHECK\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_FC_TRG|CHECK~regout\ = DFFEAS((\WIDHT_OUT_A2_FC_TRG|TSTAT~regout\ & (\WIDHT_OUT_A2_FC_TRG|CHECK~regout\)) # (!\WIDHT_OUT_A2_FC_TRG|TSTAT~regout\ & (((\WIDHT_OUT_A2_FC_TRG|CHECK~regout\ & \WIDHT_OUT_A2_FC_TRG|TENDMARK~regout\)) # 
-- (!\WIDHT_OUT_A2_FC_TRG|CHECK~0_combout\))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa8f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_A2_FC_TRG|CHECK~regout\,
	datab => \WIDHT_OUT_A2_FC_TRG|TENDMARK~regout\,
	datac => \WIDHT_OUT_A2_FC_TRG|CHECK~0_combout\,
	datad => \WIDHT_OUT_A2_FC_TRG|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A2_FC_TRG|CHECK~regout\);

-- Location: LC_X37_Y22_N5
\WIDHT_OUT_A2_FC_TRG|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_FC_TRG|process_0~0_combout\ = (!\WIDHT_OUT_A2_FC_TRG|CHECK~regout\ & (!\WIDHT_OUT_A2_FC_TRG|TSTAT~regout\ & ((\ARM2_FC|L_FC|TRG2~combout\) # (\ARM2_FC|FC2_WIDTH|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WIDHT_OUT_A2_FC_TRG|CHECK~regout\,
	datab => \WIDHT_OUT_A2_FC_TRG|TSTAT~regout\,
	datac => \ARM2_FC|L_FC|TRG2~combout\,
	datad => \ARM2_FC|FC2_WIDTH|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A2_FC_TRG|process_0~0_combout\);

-- Location: LC_X37_Y22_N4
\WIDHT_OUT_A2_FC_TRG|COUNT[2]~4\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_FC_TRG|COUNT[2]~4_combout\ = (\WIDHT_OUT_A2_FC_TRG|process_0~0_combout\) # ((!\WIDHT_OUT_A2_FC_TRG|TENDMARK~regout\ & ((!\WIDHT_OUT_A2_FC_TRG|TSTAT~regout\) # (!\WIDHT_OUT_A2_FC_TRG|TENDMARK~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccdf",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WIDHT_OUT_A2_FC_TRG|TENDMARK~1_combout\,
	datab => \WIDHT_OUT_A2_FC_TRG|process_0~0_combout\,
	datac => \WIDHT_OUT_A2_FC_TRG|TSTAT~regout\,
	datad => \WIDHT_OUT_A2_FC_TRG|TENDMARK~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A2_FC_TRG|COUNT[2]~4_combout\);

-- Location: LC_X37_Y22_N6
\WIDHT_OUT_A2_FC_TRG|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_FC_TRG|COUNT\(0) = DFFEAS(\WIDHT_OUT_A2_FC_TRG|COUNT\(0) $ ((\WIDHT_OUT_A2_FC_TRG|TSTAT~regout\)), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_A2_FC_TRG|COUNT[2]~4_combout\, , , \WIDHT_OUT_A2_FC_TRG|process_0~0_combout\, )
-- \WIDHT_OUT_A2_FC_TRG|COUNT[0]~8\ = CARRY((\WIDHT_OUT_A2_FC_TRG|COUNT\(0) & (\WIDHT_OUT_A2_FC_TRG|TSTAT~regout\)))
-- \WIDHT_OUT_A2_FC_TRG|COUNT[0]~8COUT1_14\ = CARRY((\WIDHT_OUT_A2_FC_TRG|COUNT\(0) & (\WIDHT_OUT_A2_FC_TRG|TSTAT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_A2_FC_TRG|COUNT\(0),
	datab => \WIDHT_OUT_A2_FC_TRG|TSTAT~regout\,
	aclr => GND,
	sclr => \WIDHT_OUT_A2_FC_TRG|process_0~0_combout\,
	ena => \WIDHT_OUT_A2_FC_TRG|COUNT[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A2_FC_TRG|COUNT\(0),
	cout0 => \WIDHT_OUT_A2_FC_TRG|COUNT[0]~8\,
	cout1 => \WIDHT_OUT_A2_FC_TRG|COUNT[0]~8COUT1_14\);

-- Location: LC_X37_Y22_N7
\WIDHT_OUT_A2_FC_TRG|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_FC_TRG|COUNT\(1) = DFFEAS(\WIDHT_OUT_A2_FC_TRG|COUNT\(1) $ ((((\WIDHT_OUT_A2_FC_TRG|COUNT[0]~8\)))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_A2_FC_TRG|COUNT[2]~4_combout\, , , \WIDHT_OUT_A2_FC_TRG|process_0~0_combout\, 
-- )
-- \WIDHT_OUT_A2_FC_TRG|COUNT[1]~6\ = CARRY(((!\WIDHT_OUT_A2_FC_TRG|COUNT[0]~8\)) # (!\WIDHT_OUT_A2_FC_TRG|COUNT\(1)))
-- \WIDHT_OUT_A2_FC_TRG|COUNT[1]~6COUT1_16\ = CARRY(((!\WIDHT_OUT_A2_FC_TRG|COUNT[0]~8COUT1_14\)) # (!\WIDHT_OUT_A2_FC_TRG|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_A2_FC_TRG|COUNT\(1),
	aclr => GND,
	sclr => \WIDHT_OUT_A2_FC_TRG|process_0~0_combout\,
	ena => \WIDHT_OUT_A2_FC_TRG|COUNT[2]~4_combout\,
	cin0 => \WIDHT_OUT_A2_FC_TRG|COUNT[0]~8\,
	cin1 => \WIDHT_OUT_A2_FC_TRG|COUNT[0]~8COUT1_14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A2_FC_TRG|COUNT\(1),
	cout0 => \WIDHT_OUT_A2_FC_TRG|COUNT[1]~6\,
	cout1 => \WIDHT_OUT_A2_FC_TRG|COUNT[1]~6COUT1_16\);

-- Location: LC_X37_Y22_N8
\WIDHT_OUT_A2_FC_TRG|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_FC_TRG|COUNT\(2) = DFFEAS((\WIDHT_OUT_A2_FC_TRG|COUNT\(2) $ ((!\WIDHT_OUT_A2_FC_TRG|COUNT[1]~6\))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_A2_FC_TRG|COUNT[2]~4_combout\, , , \WIDHT_OUT_A2_FC_TRG|process_0~0_combout\, 
-- )
-- \WIDHT_OUT_A2_FC_TRG|COUNT[2]~1\ = CARRY(((\WIDHT_OUT_A2_FC_TRG|COUNT\(2) & !\WIDHT_OUT_A2_FC_TRG|COUNT[1]~6\)))
-- \WIDHT_OUT_A2_FC_TRG|COUNT[2]~1COUT1_18\ = CARRY(((\WIDHT_OUT_A2_FC_TRG|COUNT\(2) & !\WIDHT_OUT_A2_FC_TRG|COUNT[1]~6COUT1_16\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	datab => \WIDHT_OUT_A2_FC_TRG|COUNT\(2),
	aclr => GND,
	sclr => \WIDHT_OUT_A2_FC_TRG|process_0~0_combout\,
	ena => \WIDHT_OUT_A2_FC_TRG|COUNT[2]~4_combout\,
	cin0 => \WIDHT_OUT_A2_FC_TRG|COUNT[1]~6\,
	cin1 => \WIDHT_OUT_A2_FC_TRG|COUNT[1]~6COUT1_16\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A2_FC_TRG|COUNT\(2),
	cout0 => \WIDHT_OUT_A2_FC_TRG|COUNT[2]~1\,
	cout1 => \WIDHT_OUT_A2_FC_TRG|COUNT[2]~1COUT1_18\);

-- Location: LC_X37_Y22_N9
\WIDHT_OUT_A2_FC_TRG|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_FC_TRG|COUNT\(3) = DFFEAS(\WIDHT_OUT_A2_FC_TRG|COUNT\(3) $ ((((\WIDHT_OUT_A2_FC_TRG|COUNT[2]~1\)))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_A2_FC_TRG|COUNT[2]~4_combout\, , , \WIDHT_OUT_A2_FC_TRG|process_0~0_combout\, 
-- )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_A2_FC_TRG|COUNT\(3),
	aclr => GND,
	sclr => \WIDHT_OUT_A2_FC_TRG|process_0~0_combout\,
	ena => \WIDHT_OUT_A2_FC_TRG|COUNT[2]~4_combout\,
	cin0 => \WIDHT_OUT_A2_FC_TRG|COUNT[2]~1\,
	cin1 => \WIDHT_OUT_A2_FC_TRG|COUNT[2]~1COUT1_18\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A2_FC_TRG|COUNT\(3));

-- Location: LC_X37_Y22_N1
\WIDHT_OUT_A2_FC_TRG|TENDMARK~1\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_FC_TRG|TENDMARK~1_combout\ = (\WIDHT_OUT_A2_FC_TRG|COUNT\(3)) # (((\WIDHT_OUT_A2_FC_TRG|COUNT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fafa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WIDHT_OUT_A2_FC_TRG|COUNT\(3),
	datac => \WIDHT_OUT_A2_FC_TRG|COUNT\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A2_FC_TRG|TENDMARK~1_combout\);

-- Location: LC_X37_Y23_N1
\WIDHT_OUT_A2_FC_TRG|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_FC_TRG|TSTAT~regout\ = DFFEAS((\WIDHT_OUT_A2_FC_TRG|process_0~0_combout\) # ((\WIDHT_OUT_A2_FC_TRG|TSTAT~regout\ & ((\WIDHT_OUT_A2_FC_TRG|TENDMARK~regout\) # (!\WIDHT_OUT_A2_FC_TRG|TENDMARK~1_combout\)))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eece",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_A2_FC_TRG|TSTAT~regout\,
	datab => \WIDHT_OUT_A2_FC_TRG|process_0~0_combout\,
	datac => \WIDHT_OUT_A2_FC_TRG|TENDMARK~1_combout\,
	datad => \WIDHT_OUT_A2_FC_TRG|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A2_FC_TRG|TSTAT~regout\);

-- Location: LC_X37_Y23_N5
\WIDHT_OUT_A2_FC_TRG|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_FC_TRG|TENDMARK~regout\ = DFFEAS((\WIDHT_OUT_A2_FC_TRG|TSTAT~regout\ & (!\WIDHT_OUT_A2_FC_TRG|TENDMARK~regout\ & ((\WIDHT_OUT_A2_FC_TRG|COUNT\(2)) # (\WIDHT_OUT_A2_FC_TRG|COUNT\(3))))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , 
-- , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00a8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_A2_FC_TRG|TSTAT~regout\,
	datab => \WIDHT_OUT_A2_FC_TRG|COUNT\(2),
	datac => \WIDHT_OUT_A2_FC_TRG|COUNT\(3),
	datad => \WIDHT_OUT_A2_FC_TRG|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A2_FC_TRG|TENDMARK~regout\);

-- Location: LC_X38_Y23_N1
\L_CLK1MHz|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \L_CLK1MHz|COUNT\(0) = DFFEAS((!\L_CLK1MHz|COUNT\(0)), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , , \L_CLK1MHz|COUNT[0]~13_combout\, )
-- \L_CLK1MHz|COUNT[0]~5\ = CARRY((\L_CLK1MHz|COUNT\(0)))
-- \L_CLK1MHz|COUNT[0]~5COUT1_20\ = CARRY((\L_CLK1MHz|COUNT\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "55aa",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \L_CLK1MHz|COUNT\(0),
	aclr => GND,
	sclr => \L_CLK1MHz|COUNT[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \L_CLK1MHz|COUNT\(0),
	cout0 => \L_CLK1MHz|COUNT[0]~5\,
	cout1 => \L_CLK1MHz|COUNT[0]~5COUT1_20\);

-- Location: LC_X38_Y23_N2
\L_CLK1MHz|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \L_CLK1MHz|COUNT\(1) = DFFEAS(\L_CLK1MHz|COUNT\(1) $ ((((\L_CLK1MHz|COUNT[0]~5\)))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , , \L_CLK1MHz|COUNT[0]~13_combout\, )
-- \L_CLK1MHz|COUNT[1]~9\ = CARRY(((!\L_CLK1MHz|COUNT[0]~5\)) # (!\L_CLK1MHz|COUNT\(1)))
-- \L_CLK1MHz|COUNT[1]~9COUT1_22\ = CARRY(((!\L_CLK1MHz|COUNT[0]~5COUT1_20\)) # (!\L_CLK1MHz|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \L_CLK1MHz|COUNT\(1),
	aclr => GND,
	sclr => \L_CLK1MHz|COUNT[0]~13_combout\,
	cin0 => \L_CLK1MHz|COUNT[0]~5\,
	cin1 => \L_CLK1MHz|COUNT[0]~5COUT1_20\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \L_CLK1MHz|COUNT\(1),
	cout0 => \L_CLK1MHz|COUNT[1]~9\,
	cout1 => \L_CLK1MHz|COUNT[1]~9COUT1_22\);

-- Location: LC_X38_Y23_N3
\L_CLK1MHz|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \L_CLK1MHz|COUNT\(2) = DFFEAS((\L_CLK1MHz|COUNT\(2) $ ((!\L_CLK1MHz|COUNT[1]~9\))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , , \L_CLK1MHz|COUNT[0]~13_combout\, )
-- \L_CLK1MHz|COUNT[2]~1\ = CARRY(((\L_CLK1MHz|COUNT\(2) & !\L_CLK1MHz|COUNT[1]~9\)))
-- \L_CLK1MHz|COUNT[2]~1COUT1_24\ = CARRY(((\L_CLK1MHz|COUNT\(2) & !\L_CLK1MHz|COUNT[1]~9COUT1_22\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	datab => \L_CLK1MHz|COUNT\(2),
	aclr => GND,
	sclr => \L_CLK1MHz|COUNT[0]~13_combout\,
	cin0 => \L_CLK1MHz|COUNT[1]~9\,
	cin1 => \L_CLK1MHz|COUNT[1]~9COUT1_22\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \L_CLK1MHz|COUNT\(2),
	cout0 => \L_CLK1MHz|COUNT[2]~1\,
	cout1 => \L_CLK1MHz|COUNT[2]~1COUT1_24\);

-- Location: LC_X38_Y23_N4
\L_CLK1MHz|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \L_CLK1MHz|COUNT\(3) = DFFEAS((\L_CLK1MHz|COUNT\(3) $ ((\L_CLK1MHz|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , , \L_CLK1MHz|COUNT[0]~13_combout\, )
-- \L_CLK1MHz|COUNT[3]~7\ = CARRY(((!\L_CLK1MHz|COUNT[2]~1COUT1_24\) # (!\L_CLK1MHz|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	datab => \L_CLK1MHz|COUNT\(3),
	aclr => GND,
	sclr => \L_CLK1MHz|COUNT[0]~13_combout\,
	cin0 => \L_CLK1MHz|COUNT[2]~1\,
	cin1 => \L_CLK1MHz|COUNT[2]~1COUT1_24\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \L_CLK1MHz|COUNT\(3),
	cout => \L_CLK1MHz|COUNT[3]~7\);

-- Location: LC_X38_Y23_N5
\L_CLK1MHz|COUNT[4]\ : cyclone_lcell
-- Equation(s):
-- \L_CLK1MHz|COUNT\(4) = DFFEAS((\L_CLK1MHz|COUNT\(4) $ ((!\L_CLK1MHz|COUNT[3]~7\))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , , \L_CLK1MHz|COUNT[0]~13_combout\, )
-- \L_CLK1MHz|COUNT[4]~3\ = CARRY(((\L_CLK1MHz|COUNT\(4) & !\L_CLK1MHz|COUNT[3]~7\)))
-- \L_CLK1MHz|COUNT[4]~3COUT1_26\ = CARRY(((\L_CLK1MHz|COUNT\(4) & !\L_CLK1MHz|COUNT[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	datab => \L_CLK1MHz|COUNT\(4),
	aclr => GND,
	sclr => \L_CLK1MHz|COUNT[0]~13_combout\,
	cin => \L_CLK1MHz|COUNT[3]~7\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \L_CLK1MHz|COUNT\(4),
	cout0 => \L_CLK1MHz|COUNT[4]~3\,
	cout1 => \L_CLK1MHz|COUNT[4]~3COUT1_26\);

-- Location: LC_X38_Y23_N6
\L_CLK1MHz|COUNT[5]\ : cyclone_lcell
-- Equation(s):
-- \L_CLK1MHz|COUNT\(5) = DFFEAS((((!\L_CLK1MHz|COUNT[3]~7\ & \L_CLK1MHz|COUNT[4]~3\) # (\L_CLK1MHz|COUNT[3]~7\ & \L_CLK1MHz|COUNT[4]~3COUT1_26\) $ (\L_CLK1MHz|COUNT\(5)))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , , 
-- \L_CLK1MHz|COUNT[0]~13_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "0ff0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	datad => \L_CLK1MHz|COUNT\(5),
	aclr => GND,
	sclr => \L_CLK1MHz|COUNT[0]~13_combout\,
	cin => \L_CLK1MHz|COUNT[3]~7\,
	cin0 => \L_CLK1MHz|COUNT[4]~3\,
	cin1 => \L_CLK1MHz|COUNT[4]~3COUT1_26\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \L_CLK1MHz|COUNT\(5));

-- Location: LC_X38_Y23_N9
\L_CLK1MHz|COUNT[0]~12\ : cyclone_lcell
-- Equation(s):
-- \L_CLK1MHz|COUNT[0]~12_combout\ = ((\L_CLK1MHz|COUNT\(3)) # ((!\L_CLK1MHz|COUNT\(2)) # (!\L_CLK1MHz|COUNT\(1)))) # (!\L_CLK1MHz|COUNT\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dfff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L_CLK1MHz|COUNT\(0),
	datab => \L_CLK1MHz|COUNT\(3),
	datac => \L_CLK1MHz|COUNT\(1),
	datad => \L_CLK1MHz|COUNT\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \L_CLK1MHz|COUNT[0]~12_combout\);

-- Location: LC_X38_Y23_N0
\L_CLK1MHz|COUNT[0]~13\ : cyclone_lcell
-- Equation(s):
-- \L_CLK1MHz|COUNT[0]~13_combout\ = (\L_CLK1MHz|COUNT\(5) & (((!\L_CLK1MHz|COUNT[0]~12_combout\ & !\L_CLK1MHz|COUNT\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L_CLK1MHz|COUNT\(5),
	datac => \L_CLK1MHz|COUNT[0]~12_combout\,
	datad => \L_CLK1MHz|COUNT\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \L_CLK1MHz|COUNT[0]~13_combout\);

-- Location: LC_X38_Y23_N8
\L_CLK1MHz|Equal0~0\ : cyclone_lcell
-- Equation(s):
-- \L_CLK1MHz|Equal0~0_combout\ = (!\L_CLK1MHz|COUNT\(5) & (!\L_CLK1MHz|COUNT\(3) & (!\L_CLK1MHz|COUNT\(1) & \L_CLK1MHz|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L_CLK1MHz|COUNT\(5),
	datab => \L_CLK1MHz|COUNT\(3),
	datac => \L_CLK1MHz|COUNT\(1),
	datad => \L_CLK1MHz|COUNT\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \L_CLK1MHz|Equal0~0_combout\);

-- Location: LC_X37_Y23_N4
\L_CLK1MHz|TOUT\ : cyclone_lcell
-- Equation(s):
-- \L_CLK1MHz|TOUT~regout\ = DFFEAS((\L_CLK1MHz|COUNT\(2) & ((\L_CLK1MHz|TOUT~regout\) # ((\L_CLK1MHz|COUNT\(4) & \L_CLK1MHz|Equal0~0_combout\)))) # (!\L_CLK1MHz|COUNT\(2) & (\L_CLK1MHz|TOUT~regout\ & ((\L_CLK1MHz|COUNT\(4)) # 
-- (!\L_CLK1MHz|Equal0~0_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e8cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \L_CLK1MHz|COUNT\(2),
	datab => \L_CLK1MHz|TOUT~regout\,
	datac => \L_CLK1MHz|COUNT\(4),
	datad => \L_CLK1MHz|Equal0~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \L_CLK1MHz|TOUT~regout\);

-- Location: LC_X36_Y20_N4
\WIDHT_OUT_A1_FC_TRG|COUNT[3]~4\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_FC_TRG|COUNT[3]~4_combout\ = (\WIDHT_OUT_A1_FC_TRG|process_0~0_combout\) # ((!\WIDHT_OUT_A1_FC_TRG|TENDMARK~regout\ & ((!\WIDHT_OUT_A1_FC_TRG|TENDMARK~1_combout\) # (!\WIDHT_OUT_A1_FC_TRG|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff15",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WIDHT_OUT_A1_FC_TRG|TENDMARK~regout\,
	datab => \WIDHT_OUT_A1_FC_TRG|TSTAT~regout\,
	datac => \WIDHT_OUT_A1_FC_TRG|TENDMARK~1_combout\,
	datad => \WIDHT_OUT_A1_FC_TRG|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A1_FC_TRG|COUNT[3]~4_combout\);

-- Location: LC_X36_Y20_N5
\WIDHT_OUT_A1_FC_TRG|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_FC_TRG|COUNT\(0) = DFFEAS(\WIDHT_OUT_A1_FC_TRG|COUNT\(0) $ ((\WIDHT_OUT_A1_FC_TRG|TSTAT~regout\)), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_A1_FC_TRG|COUNT[3]~4_combout\, , , \WIDHT_OUT_A1_FC_TRG|process_0~0_combout\, )
-- \WIDHT_OUT_A1_FC_TRG|COUNT[0]~8\ = CARRY((\WIDHT_OUT_A1_FC_TRG|COUNT\(0) & (\WIDHT_OUT_A1_FC_TRG|TSTAT~regout\)))
-- \WIDHT_OUT_A1_FC_TRG|COUNT[0]~8COUT1_14\ = CARRY((\WIDHT_OUT_A1_FC_TRG|COUNT\(0) & (\WIDHT_OUT_A1_FC_TRG|TSTAT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_A1_FC_TRG|COUNT\(0),
	datab => \WIDHT_OUT_A1_FC_TRG|TSTAT~regout\,
	aclr => GND,
	sclr => \WIDHT_OUT_A1_FC_TRG|process_0~0_combout\,
	ena => \WIDHT_OUT_A1_FC_TRG|COUNT[3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A1_FC_TRG|COUNT\(0),
	cout0 => \WIDHT_OUT_A1_FC_TRG|COUNT[0]~8\,
	cout1 => \WIDHT_OUT_A1_FC_TRG|COUNT[0]~8COUT1_14\);

-- Location: LC_X36_Y20_N6
\WIDHT_OUT_A1_FC_TRG|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_FC_TRG|COUNT\(1) = DFFEAS(\WIDHT_OUT_A1_FC_TRG|COUNT\(1) $ ((((\WIDHT_OUT_A1_FC_TRG|COUNT[0]~8\)))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_A1_FC_TRG|COUNT[3]~4_combout\, , , \WIDHT_OUT_A1_FC_TRG|process_0~0_combout\, 
-- )
-- \WIDHT_OUT_A1_FC_TRG|COUNT[1]~6\ = CARRY(((!\WIDHT_OUT_A1_FC_TRG|COUNT[0]~8\)) # (!\WIDHT_OUT_A1_FC_TRG|COUNT\(1)))
-- \WIDHT_OUT_A1_FC_TRG|COUNT[1]~6COUT1_16\ = CARRY(((!\WIDHT_OUT_A1_FC_TRG|COUNT[0]~8COUT1_14\)) # (!\WIDHT_OUT_A1_FC_TRG|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_A1_FC_TRG|COUNT\(1),
	aclr => GND,
	sclr => \WIDHT_OUT_A1_FC_TRG|process_0~0_combout\,
	ena => \WIDHT_OUT_A1_FC_TRG|COUNT[3]~4_combout\,
	cin0 => \WIDHT_OUT_A1_FC_TRG|COUNT[0]~8\,
	cin1 => \WIDHT_OUT_A1_FC_TRG|COUNT[0]~8COUT1_14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A1_FC_TRG|COUNT\(1),
	cout0 => \WIDHT_OUT_A1_FC_TRG|COUNT[1]~6\,
	cout1 => \WIDHT_OUT_A1_FC_TRG|COUNT[1]~6COUT1_16\);

-- Location: LC_X36_Y20_N7
\WIDHT_OUT_A1_FC_TRG|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_FC_TRG|COUNT\(2) = DFFEAS(\WIDHT_OUT_A1_FC_TRG|COUNT\(2) $ ((((!\WIDHT_OUT_A1_FC_TRG|COUNT[1]~6\)))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_A1_FC_TRG|COUNT[3]~4_combout\, , , 
-- \WIDHT_OUT_A1_FC_TRG|process_0~0_combout\, )
-- \WIDHT_OUT_A1_FC_TRG|COUNT[2]~1\ = CARRY((\WIDHT_OUT_A1_FC_TRG|COUNT\(2) & ((!\WIDHT_OUT_A1_FC_TRG|COUNT[1]~6\))))
-- \WIDHT_OUT_A1_FC_TRG|COUNT[2]~1COUT1_18\ = CARRY((\WIDHT_OUT_A1_FC_TRG|COUNT\(2) & ((!\WIDHT_OUT_A1_FC_TRG|COUNT[1]~6COUT1_16\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_A1_FC_TRG|COUNT\(2),
	aclr => GND,
	sclr => \WIDHT_OUT_A1_FC_TRG|process_0~0_combout\,
	ena => \WIDHT_OUT_A1_FC_TRG|COUNT[3]~4_combout\,
	cin0 => \WIDHT_OUT_A1_FC_TRG|COUNT[1]~6\,
	cin1 => \WIDHT_OUT_A1_FC_TRG|COUNT[1]~6COUT1_16\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A1_FC_TRG|COUNT\(2),
	cout0 => \WIDHT_OUT_A1_FC_TRG|COUNT[2]~1\,
	cout1 => \WIDHT_OUT_A1_FC_TRG|COUNT[2]~1COUT1_18\);

-- Location: LC_X36_Y20_N8
\WIDHT_OUT_A1_FC_TRG|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_FC_TRG|COUNT\(3) = DFFEAS((\WIDHT_OUT_A1_FC_TRG|COUNT\(3) $ ((\WIDHT_OUT_A1_FC_TRG|COUNT[2]~1\))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_A1_FC_TRG|COUNT[3]~4_combout\, , , \WIDHT_OUT_A1_FC_TRG|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	datab => \WIDHT_OUT_A1_FC_TRG|COUNT\(3),
	aclr => GND,
	sclr => \WIDHT_OUT_A1_FC_TRG|process_0~0_combout\,
	ena => \WIDHT_OUT_A1_FC_TRG|COUNT[3]~4_combout\,
	cin0 => \WIDHT_OUT_A1_FC_TRG|COUNT[2]~1\,
	cin1 => \WIDHT_OUT_A1_FC_TRG|COUNT[2]~1COUT1_18\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A1_FC_TRG|COUNT\(3));

-- Location: LC_X36_Y20_N9
\WIDHT_OUT_A1_FC_TRG|TENDMARK~1\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_FC_TRG|TENDMARK~1_combout\ = ((\WIDHT_OUT_A1_FC_TRG|COUNT\(3)) # ((\WIDHT_OUT_A1_FC_TRG|COUNT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcfc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \WIDHT_OUT_A1_FC_TRG|COUNT\(3),
	datac => \WIDHT_OUT_A1_FC_TRG|COUNT\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A1_FC_TRG|TENDMARK~1_combout\);

-- Location: LC_X36_Y20_N0
\WIDHT_OUT_A1_FC_TRG|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_FC_TRG|TSTAT~regout\ = DFFEAS((\WIDHT_OUT_A1_FC_TRG|process_0~0_combout\) # ((\WIDHT_OUT_A1_FC_TRG|TSTAT~regout\ & ((\WIDHT_OUT_A1_FC_TRG|TENDMARK~regout\) # (!\WIDHT_OUT_A1_FC_TRG|TENDMARK~1_combout\)))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eeae",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_A1_FC_TRG|process_0~0_combout\,
	datab => \WIDHT_OUT_A1_FC_TRG|TSTAT~regout\,
	datac => \WIDHT_OUT_A1_FC_TRG|TENDMARK~1_combout\,
	datad => \WIDHT_OUT_A1_FC_TRG|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A1_FC_TRG|TSTAT~regout\);

-- Location: LC_X36_Y20_N2
\WIDHT_OUT_A1_FC_TRG|CHECK\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_FC_TRG|CHECK~regout\ = DFFEAS((\WIDHT_OUT_A1_FC_TRG|TSTAT~regout\ & (((\WIDHT_OUT_A1_FC_TRG|CHECK~regout\)))) # (!\WIDHT_OUT_A1_FC_TRG|TSTAT~regout\ & (((\WIDHT_OUT_A1_FC_TRG|TENDMARK~regout\ & \WIDHT_OUT_A1_FC_TRG|CHECK~regout\)) # 
-- (!\WIDHT_OUT_A1_FC_TRG|CHECK~0_combout\))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0d5",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_A1_FC_TRG|CHECK~0_combout\,
	datab => \WIDHT_OUT_A1_FC_TRG|TENDMARK~regout\,
	datac => \WIDHT_OUT_A1_FC_TRG|CHECK~regout\,
	datad => \WIDHT_OUT_A1_FC_TRG|TSTAT~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A1_FC_TRG|CHECK~regout\);

-- Location: LC_X36_Y20_N1
\WIDHT_OUT_A1_FC_TRG|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_FC_TRG|process_0~0_combout\ = (!\WIDHT_OUT_A1_FC_TRG|CHECK~regout\ & (!\WIDHT_OUT_A1_FC_TRG|TSTAT~regout\ & ((\ARM1_FC|FC2_WIDTH|TSTAT~regout\) # (\ARM1_FC|L_FC|TRG2~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000e",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ARM1_FC|FC2_WIDTH|TSTAT~regout\,
	datab => \ARM1_FC|L_FC|TRG2~combout\,
	datac => \WIDHT_OUT_A1_FC_TRG|CHECK~regout\,
	datad => \WIDHT_OUT_A1_FC_TRG|TSTAT~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A1_FC_TRG|process_0~0_combout\);

-- Location: LC_X36_Y20_N3
\WIDHT_OUT_A1_FC_TRG|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_FC_TRG|TENDMARK~regout\ = DFFEAS((\WIDHT_OUT_A1_FC_TRG|TSTAT~regout\ & (!\WIDHT_OUT_A1_FC_TRG|TENDMARK~regout\ & ((\WIDHT_OUT_A1_FC_TRG|COUNT\(2)) # (\WIDHT_OUT_A1_FC_TRG|COUNT\(3))))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , 
-- , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00c8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_A1_FC_TRG|COUNT\(2),
	datab => \WIDHT_OUT_A1_FC_TRG|TSTAT~regout\,
	datac => \WIDHT_OUT_A1_FC_TRG|COUNT\(3),
	datad => \WIDHT_OUT_A1_FC_TRG|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A1_FC_TRG|TENDMARK~regout\);

-- Location: LC_X38_Y21_N5
\WIDHT_OUT_FC_AND|COUNT[3]~4\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_FC_AND|COUNT[3]~4_combout\ = (\WIDHT_OUT_FC_AND|process_0~0_combout\) # ((!\WIDHT_OUT_FC_AND|TENDMARK~regout\ & ((!\WIDHT_OUT_FC_AND|TSTAT~regout\) # (!\WIDHT_OUT_FC_AND|TENDMARK~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0f7",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WIDHT_OUT_FC_AND|TENDMARK~1_combout\,
	datab => \WIDHT_OUT_FC_AND|TSTAT~regout\,
	datac => \WIDHT_OUT_FC_AND|process_0~0_combout\,
	datad => \WIDHT_OUT_FC_AND|TENDMARK~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_FC_AND|COUNT[3]~4_combout\);

-- Location: LC_X38_Y21_N6
\WIDHT_OUT_FC_AND|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_FC_AND|COUNT\(0) = DFFEAS(\WIDHT_OUT_FC_AND|COUNT\(0) $ ((\WIDHT_OUT_FC_AND|TSTAT~regout\)), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_FC_AND|COUNT[3]~4_combout\, , , \WIDHT_OUT_FC_AND|process_0~0_combout\, )
-- \WIDHT_OUT_FC_AND|COUNT[0]~8\ = CARRY((\WIDHT_OUT_FC_AND|COUNT\(0) & (\WIDHT_OUT_FC_AND|TSTAT~regout\)))
-- \WIDHT_OUT_FC_AND|COUNT[0]~8COUT1_14\ = CARRY((\WIDHT_OUT_FC_AND|COUNT\(0) & (\WIDHT_OUT_FC_AND|TSTAT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_FC_AND|COUNT\(0),
	datab => \WIDHT_OUT_FC_AND|TSTAT~regout\,
	aclr => GND,
	sclr => \WIDHT_OUT_FC_AND|process_0~0_combout\,
	ena => \WIDHT_OUT_FC_AND|COUNT[3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_FC_AND|COUNT\(0),
	cout0 => \WIDHT_OUT_FC_AND|COUNT[0]~8\,
	cout1 => \WIDHT_OUT_FC_AND|COUNT[0]~8COUT1_14\);

-- Location: LC_X38_Y21_N7
\WIDHT_OUT_FC_AND|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_FC_AND|COUNT\(1) = DFFEAS(\WIDHT_OUT_FC_AND|COUNT\(1) $ ((((\WIDHT_OUT_FC_AND|COUNT[0]~8\)))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_FC_AND|COUNT[3]~4_combout\, , , \WIDHT_OUT_FC_AND|process_0~0_combout\, )
-- \WIDHT_OUT_FC_AND|COUNT[1]~6\ = CARRY(((!\WIDHT_OUT_FC_AND|COUNT[0]~8\)) # (!\WIDHT_OUT_FC_AND|COUNT\(1)))
-- \WIDHT_OUT_FC_AND|COUNT[1]~6COUT1_16\ = CARRY(((!\WIDHT_OUT_FC_AND|COUNT[0]~8COUT1_14\)) # (!\WIDHT_OUT_FC_AND|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_FC_AND|COUNT\(1),
	aclr => GND,
	sclr => \WIDHT_OUT_FC_AND|process_0~0_combout\,
	ena => \WIDHT_OUT_FC_AND|COUNT[3]~4_combout\,
	cin0 => \WIDHT_OUT_FC_AND|COUNT[0]~8\,
	cin1 => \WIDHT_OUT_FC_AND|COUNT[0]~8COUT1_14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_FC_AND|COUNT\(1),
	cout0 => \WIDHT_OUT_FC_AND|COUNT[1]~6\,
	cout1 => \WIDHT_OUT_FC_AND|COUNT[1]~6COUT1_16\);

-- Location: LC_X38_Y21_N8
\WIDHT_OUT_FC_AND|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_FC_AND|COUNT\(2) = DFFEAS((\WIDHT_OUT_FC_AND|COUNT\(2) $ ((!\WIDHT_OUT_FC_AND|COUNT[1]~6\))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_FC_AND|COUNT[3]~4_combout\, , , \WIDHT_OUT_FC_AND|process_0~0_combout\, )
-- \WIDHT_OUT_FC_AND|COUNT[2]~1\ = CARRY(((\WIDHT_OUT_FC_AND|COUNT\(2) & !\WIDHT_OUT_FC_AND|COUNT[1]~6\)))
-- \WIDHT_OUT_FC_AND|COUNT[2]~1COUT1_18\ = CARRY(((\WIDHT_OUT_FC_AND|COUNT\(2) & !\WIDHT_OUT_FC_AND|COUNT[1]~6COUT1_16\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	datab => \WIDHT_OUT_FC_AND|COUNT\(2),
	aclr => GND,
	sclr => \WIDHT_OUT_FC_AND|process_0~0_combout\,
	ena => \WIDHT_OUT_FC_AND|COUNT[3]~4_combout\,
	cin0 => \WIDHT_OUT_FC_AND|COUNT[1]~6\,
	cin1 => \WIDHT_OUT_FC_AND|COUNT[1]~6COUT1_16\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_FC_AND|COUNT\(2),
	cout0 => \WIDHT_OUT_FC_AND|COUNT[2]~1\,
	cout1 => \WIDHT_OUT_FC_AND|COUNT[2]~1COUT1_18\);

-- Location: LC_X38_Y21_N1
\WIDHT_OUT_FC_AND|TENDMARK~1\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_FC_AND|TENDMARK~1_combout\ = (\WIDHT_OUT_FC_AND|COUNT\(3)) # (((\WIDHT_OUT_FC_AND|COUNT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fafa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WIDHT_OUT_FC_AND|COUNT\(3),
	datac => \WIDHT_OUT_FC_AND|COUNT\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_FC_AND|TENDMARK~1_combout\);

-- Location: LC_X38_Y21_N0
\WIDHT_OUT_FC_AND|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_FC_AND|TSTAT~regout\ = DFFEAS((\WIDHT_OUT_FC_AND|process_0~0_combout\) # ((\WIDHT_OUT_FC_AND|TSTAT~regout\ & ((\WIDHT_OUT_FC_AND|TENDMARK~regout\) # (!\WIDHT_OUT_FC_AND|TENDMARK~1_combout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, 
-- , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcf4",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_FC_AND|TENDMARK~1_combout\,
	datab => \WIDHT_OUT_FC_AND|TSTAT~regout\,
	datac => \WIDHT_OUT_FC_AND|process_0~0_combout\,
	datad => \WIDHT_OUT_FC_AND|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_FC_AND|TSTAT~regout\);

-- Location: LC_X38_Y21_N2
\WIDHT_OUT_FC_AND|CHECK\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_FC_AND|CHECK~regout\ = DFFEAS((\WIDHT_OUT_FC_AND|TSTAT~regout\ & (\WIDHT_OUT_FC_AND|CHECK~regout\)) # (!\WIDHT_OUT_FC_AND|TSTAT~regout\ & ((PULSES(31)) # ((\WIDHT_OUT_FC_AND|CHECK~regout\ & \WIDHT_OUT_FC_AND|TENDMARK~regout\)))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bab8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_FC_AND|CHECK~regout\,
	datab => \WIDHT_OUT_FC_AND|TSTAT~regout\,
	datac => PULSES(31),
	datad => \WIDHT_OUT_FC_AND|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_FC_AND|CHECK~regout\);

-- Location: LC_X38_Y21_N4
\WIDHT_OUT_FC_AND|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_FC_AND|process_0~0_combout\ = (\ARM2_FC|L_FC|TTRG2~1\ & (!\WIDHT_OUT_FC_AND|TSTAT~regout\ & (!\WIDHT_OUT_FC_AND|CHECK~regout\ & \ARM1_FC|L_FC|TTRG2~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0200",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ARM2_FC|L_FC|TTRG2~1\,
	datab => \WIDHT_OUT_FC_AND|TSTAT~regout\,
	datac => \WIDHT_OUT_FC_AND|CHECK~regout\,
	datad => \ARM1_FC|L_FC|TTRG2~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_FC_AND|process_0~0_combout\);

-- Location: LC_X38_Y21_N9
\WIDHT_OUT_FC_AND|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_FC_AND|COUNT\(3) = DFFEAS(\WIDHT_OUT_FC_AND|COUNT\(3) $ ((((\WIDHT_OUT_FC_AND|COUNT[2]~1\)))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_FC_AND|COUNT[3]~4_combout\, , , \WIDHT_OUT_FC_AND|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_FC_AND|COUNT\(3),
	aclr => GND,
	sclr => \WIDHT_OUT_FC_AND|process_0~0_combout\,
	ena => \WIDHT_OUT_FC_AND|COUNT[3]~4_combout\,
	cin0 => \WIDHT_OUT_FC_AND|COUNT[2]~1\,
	cin1 => \WIDHT_OUT_FC_AND|COUNT[2]~1COUT1_18\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_FC_AND|COUNT\(3));

-- Location: LC_X38_Y21_N3
\WIDHT_OUT_FC_AND|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_FC_AND|TENDMARK~regout\ = DFFEAS((\WIDHT_OUT_FC_AND|TSTAT~regout\ & (!\WIDHT_OUT_FC_AND|TENDMARK~regout\ & ((\WIDHT_OUT_FC_AND|COUNT\(3)) # (\WIDHT_OUT_FC_AND|COUNT\(2))))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00c8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_FC_AND|COUNT\(3),
	datab => \WIDHT_OUT_FC_AND|TSTAT~regout\,
	datac => \WIDHT_OUT_FC_AND|COUNT\(2),
	datad => \WIDHT_OUT_FC_AND|TENDMARK~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_FC_AND|TENDMARK~regout\);

-- Location: LC_X37_Y23_N8
\LTESTOUT1|output~5\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT1|output~5_combout\ = (\VME_LB_INT|REG_TESTOUT1_MASK\(0) & (\VME_LB_INT|REG_TESTOUT1_MASK\(1))) # (!\VME_LB_INT|REG_TESTOUT1_MASK\(0) & ((\VME_LB_INT|REG_TESTOUT1_MASK\(1) & ((\WIDHT_OUT_FC_AND|TENDMARK~regout\))) # 
-- (!\VME_LB_INT|REG_TESTOUT1_MASK\(1) & (\WIDHT_OUT_A1_FC_TRG|TENDMARK~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|REG_TESTOUT1_MASK\(0),
	datab => \VME_LB_INT|REG_TESTOUT1_MASK\(1),
	datac => \WIDHT_OUT_A1_FC_TRG|TENDMARK~regout\,
	datad => \WIDHT_OUT_FC_AND|TENDMARK~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT1|output~5_combout\);

-- Location: LC_X37_Y23_N9
\LTESTOUT1|output~6\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT1|output~6_combout\ = (\VME_LB_INT|REG_TESTOUT1_MASK\(0) & ((\LTESTOUT1|output~5_combout\ & ((\L_CLK1MHz|TOUT~regout\))) # (!\LTESTOUT1|output~5_combout\ & (\WIDHT_OUT_A2_FC_TRG|TENDMARK~regout\)))) # (!\VME_LB_INT|REG_TESTOUT1_MASK\(0) & 
-- (((\LTESTOUT1|output~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|REG_TESTOUT1_MASK\(0),
	datab => \WIDHT_OUT_A2_FC_TRG|TENDMARK~regout\,
	datac => \L_CLK1MHz|TOUT~regout\,
	datad => \LTESTOUT1|output~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT1|output~6_combout\);

-- Location: LC_X39_Y21_N6
\WIDHT_OUT_A2_FCL_OR|COUNT[1]~4\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_FCL_OR|COUNT[1]~4_combout\ = (\WIDHT_OUT_A2_FCL_OR|process_0~0_combout\) # ((!\WIDHT_OUT_A2_FCL_OR|TENDMARK~regout\ & ((!\WIDHT_OUT_A2_FCL_OR|TENDMARK~1_combout\) # (!\WIDHT_OUT_A2_FCL_OR|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff07",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WIDHT_OUT_A2_FCL_OR|TSTAT~regout\,
	datab => \WIDHT_OUT_A2_FCL_OR|TENDMARK~1_combout\,
	datac => \WIDHT_OUT_A2_FCL_OR|TENDMARK~regout\,
	datad => \WIDHT_OUT_A2_FCL_OR|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A2_FCL_OR|COUNT[1]~4_combout\);

-- Location: LC_X39_Y21_N0
\WIDHT_OUT_A2_FCL_OR|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_FCL_OR|COUNT\(0) = DFFEAS(\WIDHT_OUT_A2_FCL_OR|TSTAT~regout\ $ ((\WIDHT_OUT_A2_FCL_OR|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_A2_FCL_OR|COUNT[1]~4_combout\, , , \WIDHT_OUT_A2_FCL_OR|process_0~0_combout\, )
-- \WIDHT_OUT_A2_FCL_OR|COUNT[0]~8\ = CARRY((\WIDHT_OUT_A2_FCL_OR|TSTAT~regout\ & (\WIDHT_OUT_A2_FCL_OR|COUNT\(0))))
-- \WIDHT_OUT_A2_FCL_OR|COUNT[0]~8COUT1_14\ = CARRY((\WIDHT_OUT_A2_FCL_OR|TSTAT~regout\ & (\WIDHT_OUT_A2_FCL_OR|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_A2_FCL_OR|TSTAT~regout\,
	datab => \WIDHT_OUT_A2_FCL_OR|COUNT\(0),
	aclr => GND,
	sclr => \WIDHT_OUT_A2_FCL_OR|process_0~0_combout\,
	ena => \WIDHT_OUT_A2_FCL_OR|COUNT[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A2_FCL_OR|COUNT\(0),
	cout0 => \WIDHT_OUT_A2_FCL_OR|COUNT[0]~8\,
	cout1 => \WIDHT_OUT_A2_FCL_OR|COUNT[0]~8COUT1_14\);

-- Location: LC_X39_Y21_N1
\WIDHT_OUT_A2_FCL_OR|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_FCL_OR|COUNT\(1) = DFFEAS(\WIDHT_OUT_A2_FCL_OR|COUNT\(1) $ ((((\WIDHT_OUT_A2_FCL_OR|COUNT[0]~8\)))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_A2_FCL_OR|COUNT[1]~4_combout\, , , \WIDHT_OUT_A2_FCL_OR|process_0~0_combout\, 
-- )
-- \WIDHT_OUT_A2_FCL_OR|COUNT[1]~6\ = CARRY(((!\WIDHT_OUT_A2_FCL_OR|COUNT[0]~8\)) # (!\WIDHT_OUT_A2_FCL_OR|COUNT\(1)))
-- \WIDHT_OUT_A2_FCL_OR|COUNT[1]~6COUT1_16\ = CARRY(((!\WIDHT_OUT_A2_FCL_OR|COUNT[0]~8COUT1_14\)) # (!\WIDHT_OUT_A2_FCL_OR|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_A2_FCL_OR|COUNT\(1),
	aclr => GND,
	sclr => \WIDHT_OUT_A2_FCL_OR|process_0~0_combout\,
	ena => \WIDHT_OUT_A2_FCL_OR|COUNT[1]~4_combout\,
	cin0 => \WIDHT_OUT_A2_FCL_OR|COUNT[0]~8\,
	cin1 => \WIDHT_OUT_A2_FCL_OR|COUNT[0]~8COUT1_14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A2_FCL_OR|COUNT\(1),
	cout0 => \WIDHT_OUT_A2_FCL_OR|COUNT[1]~6\,
	cout1 => \WIDHT_OUT_A2_FCL_OR|COUNT[1]~6COUT1_16\);

-- Location: LC_X39_Y21_N2
\WIDHT_OUT_A2_FCL_OR|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_FCL_OR|COUNT\(2) = DFFEAS(\WIDHT_OUT_A2_FCL_OR|COUNT\(2) $ ((((!\WIDHT_OUT_A2_FCL_OR|COUNT[1]~6\)))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_A2_FCL_OR|COUNT[1]~4_combout\, , , 
-- \WIDHT_OUT_A2_FCL_OR|process_0~0_combout\, )
-- \WIDHT_OUT_A2_FCL_OR|COUNT[2]~1\ = CARRY((\WIDHT_OUT_A2_FCL_OR|COUNT\(2) & ((!\WIDHT_OUT_A2_FCL_OR|COUNT[1]~6\))))
-- \WIDHT_OUT_A2_FCL_OR|COUNT[2]~1COUT1_18\ = CARRY((\WIDHT_OUT_A2_FCL_OR|COUNT\(2) & ((!\WIDHT_OUT_A2_FCL_OR|COUNT[1]~6COUT1_16\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_A2_FCL_OR|COUNT\(2),
	aclr => GND,
	sclr => \WIDHT_OUT_A2_FCL_OR|process_0~0_combout\,
	ena => \WIDHT_OUT_A2_FCL_OR|COUNT[1]~4_combout\,
	cin0 => \WIDHT_OUT_A2_FCL_OR|COUNT[1]~6\,
	cin1 => \WIDHT_OUT_A2_FCL_OR|COUNT[1]~6COUT1_16\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A2_FCL_OR|COUNT\(2),
	cout0 => \WIDHT_OUT_A2_FCL_OR|COUNT[2]~1\,
	cout1 => \WIDHT_OUT_A2_FCL_OR|COUNT[2]~1COUT1_18\);

-- Location: LC_X39_Y21_N3
\WIDHT_OUT_A2_FCL_OR|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_FCL_OR|COUNT\(3) = DFFEAS(((\WIDHT_OUT_A2_FCL_OR|COUNT[2]~1\ $ (\WIDHT_OUT_A2_FCL_OR|COUNT\(3)))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_A2_FCL_OR|COUNT[1]~4_combout\, , , \WIDHT_OUT_A2_FCL_OR|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "0ff0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	datad => \WIDHT_OUT_A2_FCL_OR|COUNT\(3),
	aclr => GND,
	sclr => \WIDHT_OUT_A2_FCL_OR|process_0~0_combout\,
	ena => \WIDHT_OUT_A2_FCL_OR|COUNT[1]~4_combout\,
	cin0 => \WIDHT_OUT_A2_FCL_OR|COUNT[2]~1\,
	cin1 => \WIDHT_OUT_A2_FCL_OR|COUNT[2]~1COUT1_18\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A2_FCL_OR|COUNT\(3));

-- Location: LC_X39_Y21_N4
\WIDHT_OUT_A2_FCL_OR|TENDMARK~1\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_FCL_OR|TENDMARK~1_combout\ = (((\WIDHT_OUT_A2_FCL_OR|COUNT\(2)) # (\WIDHT_OUT_A2_FCL_OR|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \WIDHT_OUT_A2_FCL_OR|COUNT\(2),
	datad => \WIDHT_OUT_A2_FCL_OR|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A2_FCL_OR|TENDMARK~1_combout\);

-- Location: LC_X39_Y21_N7
\WIDHT_OUT_A2_FCL_OR|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_FCL_OR|TSTAT~regout\ = DFFEAS((\WIDHT_OUT_A2_FCL_OR|process_0~0_combout\) # ((\WIDHT_OUT_A2_FCL_OR|TSTAT~regout\ & ((\WIDHT_OUT_A2_FCL_OR|TENDMARK~regout\) # (!\WIDHT_OUT_A2_FCL_OR|TENDMARK~1_combout\)))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffa2",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_A2_FCL_OR|TSTAT~regout\,
	datab => \WIDHT_OUT_A2_FCL_OR|TENDMARK~1_combout\,
	datac => \WIDHT_OUT_A2_FCL_OR|TENDMARK~regout\,
	datad => \WIDHT_OUT_A2_FCL_OR|process_0~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A2_FCL_OR|TSTAT~regout\);

-- Location: LC_X39_Y21_N9
\WIDHT_OUT_A2_FCL_OR|CHECK\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_FCL_OR|CHECK~regout\ = DFFEAS((\WIDHT_OUT_A2_FCL_OR|TSTAT~regout\ & (((\WIDHT_OUT_A2_FCL_OR|CHECK~regout\)))) # (!\WIDHT_OUT_A2_FCL_OR|TSTAT~regout\ & ((\ARM2_FC|L_FC|TTRG2~1\) # ((\WIDHT_OUT_A2_FCL_OR|TENDMARK~regout\ & 
-- \WIDHT_OUT_A2_FCL_OR|CHECK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5e0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_A2_FCL_OR|TSTAT~regout\,
	datab => \WIDHT_OUT_A2_FCL_OR|TENDMARK~regout\,
	datac => \WIDHT_OUT_A2_FCL_OR|CHECK~regout\,
	datad => \ARM2_FC|L_FC|TTRG2~1\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A2_FCL_OR|CHECK~regout\);

-- Location: LC_X39_Y21_N5
\WIDHT_OUT_A2_FCL_OR|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_FCL_OR|process_0~0_combout\ = (!\WIDHT_OUT_A2_FCL_OR|TSTAT~regout\ & (((!\WIDHT_OUT_A2_FCL_OR|CHECK~regout\ & \ARM2_FC|L_FC|TTRG2~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WIDHT_OUT_A2_FCL_OR|TSTAT~regout\,
	datac => \WIDHT_OUT_A2_FCL_OR|CHECK~regout\,
	datad => \ARM2_FC|L_FC|TTRG2~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A2_FCL_OR|process_0~0_combout\);

-- Location: LC_X39_Y21_N8
\WIDHT_OUT_A2_FCL_OR|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A2_FCL_OR|TENDMARK~regout\ = DFFEAS((!\WIDHT_OUT_A2_FCL_OR|TENDMARK~regout\ & (\WIDHT_OUT_A2_FCL_OR|TSTAT~regout\ & ((\WIDHT_OUT_A2_FCL_OR|COUNT\(2)) # (\WIDHT_OUT_A2_FCL_OR|COUNT\(3))))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , 
-- , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3020",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_A2_FCL_OR|COUNT\(2),
	datab => \WIDHT_OUT_A2_FCL_OR|TENDMARK~regout\,
	datac => \WIDHT_OUT_A2_FCL_OR|TSTAT~regout\,
	datad => \WIDHT_OUT_A2_FCL_OR|COUNT\(3),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A2_FCL_OR|TENDMARK~regout\);

-- Location: LC_X35_Y23_N6
\WIDHT_OUT_A1_FCL_OR|COUNT[3]~4\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_FCL_OR|COUNT[3]~4_combout\ = (\WIDHT_OUT_A1_FCL_OR|process_0~0_combout\) # ((!\WIDHT_OUT_A1_FCL_OR|TENDMARK~regout\ & ((!\WIDHT_OUT_A1_FCL_OR|TENDMARK~1_combout\) # (!\WIDHT_OUT_A1_FCL_OR|TSTAT~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff07",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WIDHT_OUT_A1_FCL_OR|TSTAT~regout\,
	datab => \WIDHT_OUT_A1_FCL_OR|TENDMARK~1_combout\,
	datac => \WIDHT_OUT_A1_FCL_OR|TENDMARK~regout\,
	datad => \WIDHT_OUT_A1_FCL_OR|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A1_FCL_OR|COUNT[3]~4_combout\);

-- Location: LC_X35_Y23_N0
\WIDHT_OUT_A1_FCL_OR|COUNT[0]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_FCL_OR|COUNT\(0) = DFFEAS(\WIDHT_OUT_A1_FCL_OR|TSTAT~regout\ $ ((\WIDHT_OUT_A1_FCL_OR|COUNT\(0))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_A1_FCL_OR|COUNT[3]~4_combout\, , , \WIDHT_OUT_A1_FCL_OR|process_0~0_combout\, )
-- \WIDHT_OUT_A1_FCL_OR|COUNT[0]~8\ = CARRY((\WIDHT_OUT_A1_FCL_OR|TSTAT~regout\ & (\WIDHT_OUT_A1_FCL_OR|COUNT\(0))))
-- \WIDHT_OUT_A1_FCL_OR|COUNT[0]~8COUT1_14\ = CARRY((\WIDHT_OUT_A1_FCL_OR|TSTAT~regout\ & (\WIDHT_OUT_A1_FCL_OR|COUNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_A1_FCL_OR|TSTAT~regout\,
	datab => \WIDHT_OUT_A1_FCL_OR|COUNT\(0),
	aclr => GND,
	sclr => \WIDHT_OUT_A1_FCL_OR|process_0~0_combout\,
	ena => \WIDHT_OUT_A1_FCL_OR|COUNT[3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A1_FCL_OR|COUNT\(0),
	cout0 => \WIDHT_OUT_A1_FCL_OR|COUNT[0]~8\,
	cout1 => \WIDHT_OUT_A1_FCL_OR|COUNT[0]~8COUT1_14\);

-- Location: LC_X35_Y23_N1
\WIDHT_OUT_A1_FCL_OR|COUNT[1]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_FCL_OR|COUNT\(1) = DFFEAS(\WIDHT_OUT_A1_FCL_OR|COUNT\(1) $ ((((\WIDHT_OUT_A1_FCL_OR|COUNT[0]~8\)))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_A1_FCL_OR|COUNT[3]~4_combout\, , , \WIDHT_OUT_A1_FCL_OR|process_0~0_combout\, 
-- )
-- \WIDHT_OUT_A1_FCL_OR|COUNT[1]~6\ = CARRY(((!\WIDHT_OUT_A1_FCL_OR|COUNT[0]~8\)) # (!\WIDHT_OUT_A1_FCL_OR|COUNT\(1)))
-- \WIDHT_OUT_A1_FCL_OR|COUNT[1]~6COUT1_16\ = CARRY(((!\WIDHT_OUT_A1_FCL_OR|COUNT[0]~8COUT1_14\)) # (!\WIDHT_OUT_A1_FCL_OR|COUNT\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_A1_FCL_OR|COUNT\(1),
	aclr => GND,
	sclr => \WIDHT_OUT_A1_FCL_OR|process_0~0_combout\,
	ena => \WIDHT_OUT_A1_FCL_OR|COUNT[3]~4_combout\,
	cin0 => \WIDHT_OUT_A1_FCL_OR|COUNT[0]~8\,
	cin1 => \WIDHT_OUT_A1_FCL_OR|COUNT[0]~8COUT1_14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A1_FCL_OR|COUNT\(1),
	cout0 => \WIDHT_OUT_A1_FCL_OR|COUNT[1]~6\,
	cout1 => \WIDHT_OUT_A1_FCL_OR|COUNT[1]~6COUT1_16\);

-- Location: LC_X35_Y23_N2
\WIDHT_OUT_A1_FCL_OR|COUNT[2]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_FCL_OR|COUNT\(2) = DFFEAS(\WIDHT_OUT_A1_FCL_OR|COUNT\(2) $ ((((!\WIDHT_OUT_A1_FCL_OR|COUNT[1]~6\)))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_A1_FCL_OR|COUNT[3]~4_combout\, , , 
-- \WIDHT_OUT_A1_FCL_OR|process_0~0_combout\, )
-- \WIDHT_OUT_A1_FCL_OR|COUNT[2]~1\ = CARRY((\WIDHT_OUT_A1_FCL_OR|COUNT\(2) & ((!\WIDHT_OUT_A1_FCL_OR|COUNT[1]~6\))))
-- \WIDHT_OUT_A1_FCL_OR|COUNT[2]~1COUT1_18\ = CARRY((\WIDHT_OUT_A1_FCL_OR|COUNT\(2) & ((!\WIDHT_OUT_A1_FCL_OR|COUNT[1]~6COUT1_16\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_A1_FCL_OR|COUNT\(2),
	aclr => GND,
	sclr => \WIDHT_OUT_A1_FCL_OR|process_0~0_combout\,
	ena => \WIDHT_OUT_A1_FCL_OR|COUNT[3]~4_combout\,
	cin0 => \WIDHT_OUT_A1_FCL_OR|COUNT[1]~6\,
	cin1 => \WIDHT_OUT_A1_FCL_OR|COUNT[1]~6COUT1_16\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A1_FCL_OR|COUNT\(2),
	cout0 => \WIDHT_OUT_A1_FCL_OR|COUNT[2]~1\,
	cout1 => \WIDHT_OUT_A1_FCL_OR|COUNT[2]~1COUT1_18\);

-- Location: LC_X35_Y23_N3
\WIDHT_OUT_A1_FCL_OR|COUNT[3]\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_FCL_OR|COUNT\(3) = DFFEAS(((\WIDHT_OUT_A1_FCL_OR|COUNT[2]~1\ $ (\WIDHT_OUT_A1_FCL_OR|COUNT\(3)))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , \WIDHT_OUT_A1_FCL_OR|COUNT[3]~4_combout\, , , \WIDHT_OUT_A1_FCL_OR|process_0~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "0ff0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	datad => \WIDHT_OUT_A1_FCL_OR|COUNT\(3),
	aclr => GND,
	sclr => \WIDHT_OUT_A1_FCL_OR|process_0~0_combout\,
	ena => \WIDHT_OUT_A1_FCL_OR|COUNT[3]~4_combout\,
	cin0 => \WIDHT_OUT_A1_FCL_OR|COUNT[2]~1\,
	cin1 => \WIDHT_OUT_A1_FCL_OR|COUNT[2]~1COUT1_18\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A1_FCL_OR|COUNT\(3));

-- Location: LC_X35_Y23_N4
\WIDHT_OUT_A1_FCL_OR|TENDMARK~1\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_FCL_OR|TENDMARK~1_combout\ = (((\WIDHT_OUT_A1_FCL_OR|COUNT\(2)) # (\WIDHT_OUT_A1_FCL_OR|COUNT\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \WIDHT_OUT_A1_FCL_OR|COUNT\(2),
	datad => \WIDHT_OUT_A1_FCL_OR|COUNT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A1_FCL_OR|TENDMARK~1_combout\);

-- Location: LC_X35_Y23_N7
\WIDHT_OUT_A1_FCL_OR|TSTAT\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_FCL_OR|TSTAT~regout\ = DFFEAS((\WIDHT_OUT_A1_FCL_OR|process_0~0_combout\) # ((\WIDHT_OUT_A1_FCL_OR|TSTAT~regout\ & ((\WIDHT_OUT_A1_FCL_OR|TENDMARK~regout\) # (!\WIDHT_OUT_A1_FCL_OR|TENDMARK~1_combout\)))), 
-- GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffa2",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_A1_FCL_OR|TSTAT~regout\,
	datab => \WIDHT_OUT_A1_FCL_OR|TENDMARK~1_combout\,
	datac => \WIDHT_OUT_A1_FCL_OR|TENDMARK~regout\,
	datad => \WIDHT_OUT_A1_FCL_OR|process_0~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A1_FCL_OR|TSTAT~regout\);

-- Location: LC_X35_Y23_N9
\WIDHT_OUT_A1_FCL_OR|CHECK\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_FCL_OR|CHECK~regout\ = DFFEAS((\WIDHT_OUT_A1_FCL_OR|TSTAT~regout\ & (((\WIDHT_OUT_A1_FCL_OR|CHECK~regout\)))) # (!\WIDHT_OUT_A1_FCL_OR|TSTAT~regout\ & ((\ARM1_FC|L_FC|TTRG2~1\) # ((\WIDHT_OUT_A1_FCL_OR|TENDMARK~regout\ & 
-- \WIDHT_OUT_A1_FCL_OR|CHECK~regout\)))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5e0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_A1_FCL_OR|TSTAT~regout\,
	datab => \WIDHT_OUT_A1_FCL_OR|TENDMARK~regout\,
	datac => \WIDHT_OUT_A1_FCL_OR|CHECK~regout\,
	datad => \ARM1_FC|L_FC|TTRG2~1\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A1_FCL_OR|CHECK~regout\);

-- Location: LC_X35_Y23_N5
\WIDHT_OUT_A1_FCL_OR|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_FCL_OR|process_0~0_combout\ = (!\WIDHT_OUT_A1_FCL_OR|TSTAT~regout\ & (((!\WIDHT_OUT_A1_FCL_OR|CHECK~regout\ & \ARM1_FC|L_FC|TTRG2~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WIDHT_OUT_A1_FCL_OR|TSTAT~regout\,
	datac => \WIDHT_OUT_A1_FCL_OR|CHECK~regout\,
	datad => \ARM1_FC|L_FC|TTRG2~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WIDHT_OUT_A1_FCL_OR|process_0~0_combout\);

-- Location: LC_X35_Y23_N8
\WIDHT_OUT_A1_FCL_OR|TENDMARK\ : cyclone_lcell
-- Equation(s):
-- \WIDHT_OUT_A1_FCL_OR|TENDMARK~regout\ = DFFEAS((!\WIDHT_OUT_A1_FCL_OR|TENDMARK~regout\ & (\WIDHT_OUT_A1_FCL_OR|TSTAT~regout\ & ((\WIDHT_OUT_A1_FCL_OR|COUNT\(2)) # (\WIDHT_OUT_A1_FCL_OR|COUNT\(3))))), GLOBAL(\CLK_40to80|altpll_component|_clk1\), VCC, , , , 
-- , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3020",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_40to80|altpll_component|_clk1\,
	dataa => \WIDHT_OUT_A1_FCL_OR|COUNT\(2),
	datab => \WIDHT_OUT_A1_FCL_OR|TENDMARK~regout\,
	datac => \WIDHT_OUT_A1_FCL_OR|TSTAT~regout\,
	datad => \WIDHT_OUT_A1_FCL_OR|COUNT\(3),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \WIDHT_OUT_A1_FCL_OR|TENDMARK~regout\);

-- Location: LC_X37_Y23_N6
\LTESTOUT1|output~1\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT1|output~1_combout\ = (\LTESTOUT1|output~0\ & ((\WIDHT_OUT_A2_FCL_OR|TENDMARK~regout\) # ((!\VME_LB_INT|REG_TESTOUT1_MASK\(1))))) # (!\LTESTOUT1|output~0\ & (((\WIDHT_OUT_A1_FCL_OR|TENDMARK~regout\ & \VME_LB_INT|REG_TESTOUT1_MASK\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WIDHT_OUT_A2_FCL_OR|TENDMARK~regout\,
	datab => \LTESTOUT1|output~0\,
	datac => \WIDHT_OUT_A1_FCL_OR|TENDMARK~regout\,
	datad => \VME_LB_INT|REG_TESTOUT1_MASK\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT1|output~1_combout\);

-- Location: LC_X35_Y24_N6
\LTESTOUT1|output~7\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT1|output~7_combout\ = (\VME_LB_INT|REG_TESTOUT1_MASK\(3) & ((\LTESTOUT1|output~4\ & (\LTESTOUT1|output~6_combout\)) # (!\LTESTOUT1|output~4\ & ((\LTESTOUT1|output~1_combout\))))) # (!\VME_LB_INT|REG_TESTOUT1_MASK\(3) & (((\LTESTOUT1|output~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|REG_TESTOUT1_MASK\(3),
	datab => \LTESTOUT1|output~6_combout\,
	datac => \LTESTOUT1|output~1_combout\,
	datad => \LTESTOUT1|output~4\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT1|output~7_combout\);

-- Location: LC_X35_Y24_N4
\LTESTOUT1|output~32\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT1|output~32_combout\ = (\VME_LB_INT|REG_TESTOUT1_MASK\(5) & ((\LTESTOUT1|output~28\ & (\LTESTOUT1|output~31_combout\)) # (!\LTESTOUT1|output~28\ & ((\LTESTOUT1|output~7_combout\))))) # (!\VME_LB_INT|REG_TESTOUT1_MASK\(5) & 
-- (\LTESTOUT1|output~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|REG_TESTOUT1_MASK\(5),
	datab => \LTESTOUT1|output~28\,
	datac => \LTESTOUT1|output~31_combout\,
	datad => \LTESTOUT1|output~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT1|output~32_combout\);

-- Location: LC_X34_Y26_N7
\VME_LB_INT|REG_TESTOUT1_MASK[7]\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT1|output~33\ = ((!\VME_LB_INT|REG_TESTOUT1_MASK\(6) & (!M1_REG_TESTOUT1_MASK[7] & \LTESTOUT1|output~32_combout\)))
-- \VME_LB_INT|REG_TESTOUT1_MASK\(7) = DFFEAS(\LTESTOUT1|output~33\, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\, \VME_LB_INT|DTL\(7), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0300",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datab => \VME_LB_INT|REG_TESTOUT1_MASK\(6),
	datac => \VME_LB_INT|DTL\(7),
	datad => \LTESTOUT1|output~32_combout\,
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT1|output~33\,
	regout => \VME_LB_INT|REG_TESTOUT1_MASK\(7));

-- Location: LC_X35_Y26_N7
\VME_LB_INT|REG_TESTOUT2_MASK[1]\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT2|output~1\ = (\VME_LB_INT|REG_TESTOUT2_MASK\(2) & (((M1_REG_TESTOUT2_MASK[1])))) # (!\VME_LB_INT|REG_TESTOUT2_MASK\(2) & ((M1_REG_TESTOUT2_MASK[1] & ((\WIDHT_OUT_A1_FCL_OR|TENDMARK~regout\))) # (!M1_REG_TESTOUT2_MASK[1] & 
-- (\WIDHT_OUT_BPTX1|TENDMARK~regout\))))
-- \VME_LB_INT|REG_TESTOUT2_MASK\(1) = DFFEAS(\LTESTOUT2|output~1\, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\, \VME_LB_INT|DTL\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4a4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|REG_TESTOUT2_MASK\(2),
	datab => \WIDHT_OUT_BPTX1|TENDMARK~regout\,
	datac => \VME_LB_INT|DTL\(1),
	datad => \WIDHT_OUT_A1_FCL_OR|TENDMARK~regout\,
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT2|output~1\,
	regout => \VME_LB_INT|REG_TESTOUT2_MASK\(1));

-- Location: LC_X36_Y23_N7
\VME_LB_INT|REG_TESTOUT2_MASK[2]\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT2|output~0\ = ((\VME_LB_INT|REG_TESTOUT2_MASK\(1) & (M1_REG_TESTOUT2_MASK[2] & \WIDHT_OUT_FC_TRG|TENDMARK~regout\)))
-- \VME_LB_INT|REG_TESTOUT2_MASK\(2) = DFFEAS(\LTESTOUT2|output~0\, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\, \VME_LB_INT|DTL\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c000",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datab => \VME_LB_INT|REG_TESTOUT2_MASK\(1),
	datac => \VME_LB_INT|DTL\(2),
	datad => \WIDHT_OUT_FC_TRG|TENDMARK~regout\,
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT2|output~0\,
	regout => \VME_LB_INT|REG_TESTOUT2_MASK\(2));

-- Location: LC_X36_Y23_N6
\LTESTOUT2|output~2\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT2|output~2_combout\ = (\VME_LB_INT|REG_TESTOUT2_MASK\(2) & ((\LTESTOUT2|output~1\ & ((\WIDHT_OUT_FC_AND|TENDMARK~regout\))) # (!\LTESTOUT2|output~1\ & (\WIDHT_OUT_A1_FC_TRG|TENDMARK~regout\)))) # (!\VME_LB_INT|REG_TESTOUT2_MASK\(2) & 
-- (((\LTESTOUT2|output~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WIDHT_OUT_A1_FC_TRG|TENDMARK~regout\,
	datab => \WIDHT_OUT_FC_AND|TENDMARK~regout\,
	datac => \VME_LB_INT|REG_TESTOUT2_MASK\(2),
	datad => \LTESTOUT2|output~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT2|output~2_combout\);

-- Location: LC_X37_Y24_N7
\VME_LB_INT|REG_TESTOUT2_MASK[3]\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT2|output~8\ = (\VME_LB_INT|REG_TESTOUT2_MASK\(1) & (((M1_REG_TESTOUT2_MASK[3])))) # (!\VME_LB_INT|REG_TESTOUT2_MASK\(1) & ((M1_REG_TESTOUT2_MASK[3] & (!\WIDHT_OUT_A1_FC_TRG|CHECK~0_combout\)) # (!M1_REG_TESTOUT2_MASK[3] & 
-- ((!\ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|CHECK~0\)))))
-- \VME_LB_INT|REG_TESTOUT2_MASK\(3) = DFFEAS(\LTESTOUT2|output~8\, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\, \VME_LB_INT|DTL\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b0b5",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|REG_TESTOUT2_MASK\(1),
	datab => \WIDHT_OUT_A1_FC_TRG|CHECK~0_combout\,
	datac => \VME_LB_INT|DTL\(3),
	datad => \ARM1_FC|GEN_SYC_FC:2:WIDTH_FC|CHECK~0\,
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT2|output~8\,
	regout => \VME_LB_INT|REG_TESTOUT2_MASK\(3));

-- Location: LC_X36_Y23_N4
\LTESTOUT2|output~3\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT2|output~3_combout\ = (\VME_LB_INT|REG_TESTOUT2_MASK\(2) & (((\WIDHT_OUT_FCL_OR|TENDMARK~regout\ & \VME_LB_INT|REG_TESTOUT2_MASK\(1))))) # (!\VME_LB_INT|REG_TESTOUT2_MASK\(2) & (!\WIDHT_OUT_FC_TRG|CHECK~0_combout\ & 
-- ((!\VME_LB_INT|REG_TESTOUT2_MASK\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c005",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WIDHT_OUT_FC_TRG|CHECK~0_combout\,
	datab => \WIDHT_OUT_FCL_OR|TENDMARK~regout\,
	datac => \VME_LB_INT|REG_TESTOUT2_MASK\(2),
	datad => \VME_LB_INT|REG_TESTOUT2_MASK\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT2|output~3_combout\);

-- Location: LC_X36_Y23_N9
\VME_LB_INT|REG_TESTOUT2_MASK[0]\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT2|output~4\ = (\VME_LB_INT|REG_TESTOUT2_MASK\(3) & ((\LTESTOUT2|output~2_combout\) # ((M1_REG_TESTOUT2_MASK[0])))) # (!\VME_LB_INT|REG_TESTOUT2_MASK\(3) & (((!M1_REG_TESTOUT2_MASK[0] & \LTESTOUT2|output~3_combout\))))
-- \VME_LB_INT|REG_TESTOUT2_MASK\(0) = DFFEAS(\LTESTOUT2|output~4\, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\, \VME_LB_INT|DTL\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cbc8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \LTESTOUT2|output~2_combout\,
	datab => \VME_LB_INT|REG_TESTOUT2_MASK\(3),
	datac => \VME_LB_INT|DTL\(0),
	datad => \LTESTOUT2|output~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT2|output~4\,
	regout => \VME_LB_INT|REG_TESTOUT2_MASK\(0));

-- Location: LC_X35_Y22_N7
\LTESTOUT2|output~29\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT2|output~29_combout\ = (\VME_LB_INT|REG_TESTOUT2_MASK\(0) & (((\VME_LB_INT|REG_TESTOUT2_MASK\(1))))) # (!\VME_LB_INT|REG_TESTOUT2_MASK\(0) & ((\VME_LB_INT|REG_TESTOUT2_MASK\(1) & (\WIDHT_OUT_A1_SHOWER_TRG|TENDMARK~regout\)) # 
-- (!\VME_LB_INT|REG_TESTOUT2_MASK\(1) & ((\WIDHT_OUT_A1_SHOWER_LOGIC|TENDMARK~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WIDHT_OUT_A1_SHOWER_TRG|TENDMARK~regout\,
	datab => \VME_LB_INT|REG_TESTOUT2_MASK\(0),
	datac => \WIDHT_OUT_A1_SHOWER_LOGIC|TENDMARK~regout\,
	datad => \VME_LB_INT|REG_TESTOUT2_MASK\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT2|output~29_combout\);

-- Location: LC_X35_Y22_N0
\LTESTOUT2|output~30\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT2|output~30_combout\ = (\VME_LB_INT|REG_TESTOUT2_MASK\(0) & ((\LTESTOUT2|output~29_combout\ & (\WIDHT_OUT_A2_SHOWER_TRG|TENDMARK~regout\)) # (!\LTESTOUT2|output~29_combout\ & ((\WIDHT_OUT_A2_SHOWER_LOGIC|TENDMARK~regout\))))) # 
-- (!\VME_LB_INT|REG_TESTOUT2_MASK\(0) & (((\LTESTOUT2|output~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bcb0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WIDHT_OUT_A2_SHOWER_TRG|TENDMARK~regout\,
	datab => \VME_LB_INT|REG_TESTOUT2_MASK\(0),
	datac => \LTESTOUT2|output~29_combout\,
	datad => \WIDHT_OUT_A2_SHOWER_LOGIC|TENDMARK~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT2|output~30_combout\);

-- Location: LC_X36_Y25_N2
\LTESTOUT2|output~31\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT2|output~31_combout\ = (\LTESTOUT2|output~30_combout\ & (((!\VME_LB_INT|REG_TESTOUT2_MASK\(2) & !\VME_LB_INT|REG_TESTOUT2_MASK\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \LTESTOUT2|output~30_combout\,
	datac => \VME_LB_INT|REG_TESTOUT2_MASK\(2),
	datad => \VME_LB_INT|REG_TESTOUT2_MASK\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT2|output~31_combout\);

-- Location: LC_X38_Y24_N6
\LTESTOUT2|output~18\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT2|output~18_combout\ = (\VME_LB_INT|REG_TESTOUT2_MASK\(0) & ((\VME_LB_INT|REG_TESTOUT2_MASK\(3)) # ((\BPTX1_WIDTH|TENDMARK~regout\)))) # (!\VME_LB_INT|REG_TESTOUT2_MASK\(0) & (!\VME_LB_INT|REG_TESTOUT2_MASK\(3) & (!\E_Expan[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ab89",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|REG_TESTOUT2_MASK\(0),
	datab => \VME_LB_INT|REG_TESTOUT2_MASK\(3),
	datac => \E_Expan[2]~1_combout\,
	datad => \BPTX1_WIDTH|TENDMARK~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT2|output~18_combout\);

-- Location: LC_X38_Y24_N8
\LTESTOUT2|output~19\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT2|output~19_combout\ = (\LTESTOUT2|output~18_combout\ & (((\PULSES[13]~2_combout\)) # (!\VME_LB_INT|REG_TESTOUT2_MASK\(3)))) # (!\LTESTOUT2|output~18_combout\ & (\VME_LB_INT|REG_TESTOUT2_MASK\(3) & ((\PULSES[12]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6a2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \LTESTOUT2|output~18_combout\,
	datab => \VME_LB_INT|REG_TESTOUT2_MASK\(3),
	datac => \PULSES[13]~2_combout\,
	datad => \PULSES[12]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT2|output~19_combout\);

-- Location: LC_X37_Y25_N7
\LTESTOUT2|output~22\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT2|output~22_combout\ = (\VME_LB_INT|REG_TESTOUT2_MASK\(0) & (((\VME_LB_INT|REG_TESTOUT2_MASK\(3)) # (GLOBAL(\GIN~combout\(0)))))) # (!\VME_LB_INT|REG_TESTOUT2_MASK\(0) & (\LCLK~combout\ & (!\VME_LB_INT|REG_TESTOUT2_MASK\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|REG_TESTOUT2_MASK\(0),
	datab => \LCLK~combout\,
	datac => \VME_LB_INT|REG_TESTOUT2_MASK\(3),
	datad => \GIN~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT2|output~22_combout\);

-- Location: LC_X37_Y25_N8
\LTESTOUT2|output~23\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT2|output~23_combout\ = (\VME_LB_INT|REG_TESTOUT2_MASK\(3) & ((\LTESTOUT2|output~22_combout\ & (\LDELAYBPTX2|Mux0~57\)) # (!\LTESTOUT2|output~22_combout\ & ((\LDELAYBPTX1|Mux0~59_combout\))))) # (!\VME_LB_INT|REG_TESTOUT2_MASK\(3) & 
-- (((\LTESTOUT2|output~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \LDELAYBPTX2|Mux0~57\,
	datab => \LDELAYBPTX1|Mux0~59_combout\,
	datac => \VME_LB_INT|REG_TESTOUT2_MASK\(3),
	datad => \LTESTOUT2|output~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT2|output~23_combout\);

-- Location: LC_X40_Y25_N3
\LTESTOUT2|output~20\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT2|output~20_combout\ = (\VME_LB_INT|REG_TESTOUT2_MASK\(3) & (((\PULSES[10]~3_combout\) # (\VME_LB_INT|REG_TESTOUT2_MASK\(0))))) # (!\VME_LB_INT|REG_TESTOUT2_MASK\(3) & (GLOBAL(\CLK_40to80|altpll_component|_clk1\) & 
-- ((!\VME_LB_INT|REG_TESTOUT2_MASK\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|REG_TESTOUT2_MASK\(3),
	datab => \CLK_40to80|altpll_component|_clk1\,
	datac => \PULSES[10]~3_combout\,
	datad => \VME_LB_INT|REG_TESTOUT2_MASK\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT2|output~20_combout\);

-- Location: LC_X40_Y25_N7
\LTESTOUT2|output~21\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT2|output~21_combout\ = (\LTESTOUT2|output~20_combout\ & (((\PULSES[11]~6_combout\) # (!\VME_LB_INT|REG_TESTOUT2_MASK\(0))))) # (!\LTESTOUT2|output~20_combout\ & (GLOBAL(\CLK_40to80|altpll_component|_clk0\) & 
-- ((\VME_LB_INT|REG_TESTOUT2_MASK\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CLK_40to80|altpll_component|_clk0\,
	datab => \LTESTOUT2|output~20_combout\,
	datac => \PULSES[11]~6_combout\,
	datad => \VME_LB_INT|REG_TESTOUT2_MASK\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT2|output~21_combout\);

-- Location: LC_X37_Y25_N9
\LTESTOUT2|output~24\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT2|output~24_combout\ = (\VME_LB_INT|REG_TESTOUT2_MASK\(1) & (((\VME_LB_INT|REG_TESTOUT2_MASK\(2)) # (\LTESTOUT2|output~21_combout\)))) # (!\VME_LB_INT|REG_TESTOUT2_MASK\(1) & (\LTESTOUT2|output~23_combout\ & (!\VME_LB_INT|REG_TESTOUT2_MASK\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|REG_TESTOUT2_MASK\(1),
	datab => \LTESTOUT2|output~23_combout\,
	datac => \VME_LB_INT|REG_TESTOUT2_MASK\(2),
	datad => \LTESTOUT2|output~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT2|output~24_combout\);

-- Location: LC_X38_Y25_N8
\LTESTOUT2|output~25\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT2|output~25_combout\ = (\VME_LB_INT|REG_TESTOUT2_MASK\(3) & ((\PULSES[14]~4_combout\) # ((\VME_LB_INT|REG_TESTOUT2_MASK\(0))))) # (!\VME_LB_INT|REG_TESTOUT2_MASK\(3) & (((!\VME_LB_INT|REG_TESTOUT2_MASK\(0) & !\E_Expan[18]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c8cb",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PULSES[14]~4_combout\,
	datab => \VME_LB_INT|REG_TESTOUT2_MASK\(3),
	datac => \VME_LB_INT|REG_TESTOUT2_MASK\(0),
	datad => \E_Expan[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT2|output~25_combout\);

-- Location: LC_X38_Y25_N3
\LTESTOUT2|output~26\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT2|output~26_combout\ = (\LTESTOUT2|output~25_combout\ & (((\PULSES[15]~7_combout\) # (!\VME_LB_INT|REG_TESTOUT2_MASK\(0))))) # (!\LTESTOUT2|output~25_combout\ & (\BPTX2_WIDTH|TENDMARK~regout\ & (\VME_LB_INT|REG_TESTOUT2_MASK\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec2c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BPTX2_WIDTH|TENDMARK~regout\,
	datab => \LTESTOUT2|output~25_combout\,
	datac => \VME_LB_INT|REG_TESTOUT2_MASK\(0),
	datad => \PULSES[15]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT2|output~26_combout\);

-- Location: LC_X36_Y25_N0
\LTESTOUT2|output~27\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT2|output~27_combout\ = (\LTESTOUT2|output~24_combout\ & (((\LTESTOUT2|output~26_combout\) # (!\VME_LB_INT|REG_TESTOUT2_MASK\(2))))) # (!\LTESTOUT2|output~24_combout\ & (\LTESTOUT2|output~19_combout\ & (\VME_LB_INT|REG_TESTOUT2_MASK\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec2c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \LTESTOUT2|output~19_combout\,
	datab => \LTESTOUT2|output~24_combout\,
	datac => \VME_LB_INT|REG_TESTOUT2_MASK\(2),
	datad => \LTESTOUT2|output~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT2|output~27_combout\);

-- Location: LC_X37_Y24_N1
\LTESTOUT2|output~12\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT2|output~12_combout\ = (\VME_LB_INT|REG_TESTOUT2_MASK\(3) & (((\VME_LB_INT|REG_TESTOUT2_MASK\(1)) # (!\ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|CHECK~0\)))) # (!\VME_LB_INT|REG_TESTOUT2_MASK\(3) & (\PULSES[16]~1_combout\ & 
-- ((!\VME_LB_INT|REG_TESTOUT2_MASK\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa4e",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|REG_TESTOUT2_MASK\(3),
	datab => \PULSES[16]~1_combout\,
	datac => \ARM2_FC|GEN_SYC_FC:2:WIDTH_FC|CHECK~0\,
	datad => \VME_LB_INT|REG_TESTOUT2_MASK\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT2|output~12_combout\);

-- Location: LC_X37_Y24_N9
\LTESTOUT2|output~13\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT2|output~13_combout\ = (\VME_LB_INT|REG_TESTOUT2_MASK\(1) & ((\LTESTOUT2|output~12_combout\ & (\ARM1_FC|L_FC|TTRG2~1\)) # (!\LTESTOUT2|output~12_combout\ & ((!\ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|CHECK~0_combout\))))) # 
-- (!\VME_LB_INT|REG_TESTOUT2_MASK\(1) & (((\LTESTOUT2|output~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d0da",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|REG_TESTOUT2_MASK\(1),
	datab => \ARM1_FC|L_FC|TTRG2~1\,
	datac => \LTESTOUT2|output~12_combout\,
	datad => \ARM1_FC|GEN_SYC_FC:0:WIDTH_FC|CHECK~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT2|output~13_combout\);

-- Location: LC_X37_Y24_N3
\LTESTOUT2|output~10\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT2|output~10_combout\ = (\VME_LB_INT|REG_TESTOUT2_MASK\(1) & (((\VME_LB_INT|REG_TESTOUT2_MASK\(3))))) # (!\VME_LB_INT|REG_TESTOUT2_MASK\(1) & ((\VME_LB_INT|REG_TESTOUT2_MASK\(3) & ((!\ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|CHECK~0_combout\))) # 
-- (!\VME_LB_INT|REG_TESTOUT2_MASK\(3) & (\PULSES[17]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a4f4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|REG_TESTOUT2_MASK\(1),
	datab => \PULSES[17]~0_combout\,
	datac => \VME_LB_INT|REG_TESTOUT2_MASK\(3),
	datad => \ARM2_FC|GEN_SYC_FC:3:WIDTH_FC|CHECK~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT2|output~10_combout\);

-- Location: LC_X37_Y24_N2
\LTESTOUT2|output~11\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT2|output~11_combout\ = (\VME_LB_INT|REG_TESTOUT2_MASK\(1) & ((\LTESTOUT2|output~10_combout\ & (\ARM2_FC|L_FC|TTRG2~1\)) # (!\LTESTOUT2|output~10_combout\ & ((!\ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|CHECK~0_combout\))))) # 
-- (!\VME_LB_INT|REG_TESTOUT2_MASK\(1) & (\LTESTOUT2|output~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c4e6",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|REG_TESTOUT2_MASK\(1),
	datab => \LTESTOUT2|output~10_combout\,
	datac => \ARM2_FC|L_FC|TTRG2~1\,
	datad => \ARM1_FC|GEN_SYC_FC:1:WIDTH_FC|CHECK~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT2|output~11_combout\);

-- Location: LC_X36_Y25_N1
\LTESTOUT2|output~14\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT2|output~14_combout\ = (\VME_LB_INT|REG_TESTOUT2_MASK\(0) & (((\VME_LB_INT|REG_TESTOUT2_MASK\(2)) # (\LTESTOUT2|output~11_combout\)))) # (!\VME_LB_INT|REG_TESTOUT2_MASK\(0) & (\LTESTOUT2|output~13_combout\ & (!\VME_LB_INT|REG_TESTOUT2_MASK\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \LTESTOUT2|output~13_combout\,
	datab => \VME_LB_INT|REG_TESTOUT2_MASK\(0),
	datac => \VME_LB_INT|REG_TESTOUT2_MASK\(2),
	datad => \LTESTOUT2|output~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT2|output~14_combout\);

-- Location: LC_X36_Y25_N4
\LTESTOUT2|output~9\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT2|output~9_combout\ = (\LTESTOUT2|output~8\ & (((!\VME_LB_INT|REG_TESTOUT2_MASK\(1))) # (!\WIDHT_OUT_FCL_OR|CHECK~0_combout\))) # (!\LTESTOUT2|output~8\ & (((!\ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|CHECK~0_combout\ & \VME_LB_INT|REG_TESTOUT2_MASK\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "47cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WIDHT_OUT_FCL_OR|CHECK~0_combout\,
	datab => \LTESTOUT2|output~8\,
	datac => \ARM2_FC|GEN_SYC_FC:0:WIDTH_FC|CHECK~0_combout\,
	datad => \VME_LB_INT|REG_TESTOUT2_MASK\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT2|output~9_combout\);

-- Location: LC_X37_Y24_N6
\LTESTOUT2|output~15\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT2|output~15_combout\ = (\VME_LB_INT|REG_TESTOUT2_MASK\(1) & (((\VME_LB_INT|REG_TESTOUT2_MASK\(3)) # (!\ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|CHECK~0_combout\)))) # (!\VME_LB_INT|REG_TESTOUT2_MASK\(1) & (!\ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|CHECK~0_combout\ & 
-- (!\VME_LB_INT|REG_TESTOUT2_MASK\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a1ab",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|REG_TESTOUT2_MASK\(1),
	datab => \ARM1_FC|GEN_SYC_FC:3:WIDTH_FC|CHECK~0_combout\,
	datac => \VME_LB_INT|REG_TESTOUT2_MASK\(3),
	datad => \ARM2_FC|GEN_SYC_FC:1:WIDTH_FC|CHECK~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT2|output~15_combout\);

-- Location: LC_X39_Y24_N2
\LTESTOUT2|output~16\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT2|output~16_combout\ = (\LTESTOUT2|output~15_combout\ & ((PULSES(31)) # ((!\VME_LB_INT|REG_TESTOUT2_MASK\(3))))) # (!\LTESTOUT2|output~15_combout\ & (((!\WIDHT_OUT_A2_FC_TRG|CHECK~0_combout\ & \VME_LB_INT|REG_TESTOUT2_MASK\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8bcc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => PULSES(31),
	datab => \LTESTOUT2|output~15_combout\,
	datac => \WIDHT_OUT_A2_FC_TRG|CHECK~0_combout\,
	datad => \VME_LB_INT|REG_TESTOUT2_MASK\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT2|output~16_combout\);

-- Location: LC_X36_Y25_N6
\LTESTOUT2|output~17\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT2|output~17_combout\ = (\LTESTOUT2|output~14_combout\ & (((\LTESTOUT2|output~16_combout\)) # (!\VME_LB_INT|REG_TESTOUT2_MASK\(2)))) # (!\LTESTOUT2|output~14_combout\ & (\VME_LB_INT|REG_TESTOUT2_MASK\(2) & (\LTESTOUT2|output~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea62",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \LTESTOUT2|output~14_combout\,
	datab => \VME_LB_INT|REG_TESTOUT2_MASK\(2),
	datac => \LTESTOUT2|output~9_combout\,
	datad => \LTESTOUT2|output~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT2|output~17_combout\);

-- Location: LC_X36_Y25_N8
\VME_LB_INT|REG_TESTOUT2_MASK[5]\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT2|output~28\ = (\VME_LB_INT|REG_TESTOUT2_MASK\(4) & (((M1_REG_TESTOUT2_MASK[5]) # (\LTESTOUT2|output~17_combout\)))) # (!\VME_LB_INT|REG_TESTOUT2_MASK\(4) & (\LTESTOUT2|output~27_combout\ & (!M1_REG_TESTOUT2_MASK[5])))
-- \VME_LB_INT|REG_TESTOUT2_MASK\(5) = DFFEAS(\LTESTOUT2|output~28\, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\, \VME_LB_INT|DTL\(5), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|REG_TESTOUT2_MASK\(4),
	datab => \LTESTOUT2|output~27_combout\,
	datac => \VME_LB_INT|DTL\(5),
	datad => \LTESTOUT2|output~17_combout\,
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT2|output~28\,
	regout => \VME_LB_INT|REG_TESTOUT2_MASK\(5));

-- Location: LC_X37_Y23_N0
\LTESTOUT2|output~5\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT2|output~5_combout\ = (\VME_LB_INT|REG_TESTOUT2_MASK\(2) & (((\VME_LB_INT|REG_TESTOUT2_MASK\(1))))) # (!\VME_LB_INT|REG_TESTOUT2_MASK\(2) & ((\VME_LB_INT|REG_TESTOUT2_MASK\(1) & (\WIDHT_OUT_A2_FCL_OR|TENDMARK~regout\)) # 
-- (!\VME_LB_INT|REG_TESTOUT2_MASK\(1) & ((\WIDHT_OUT_BPTX2|TENDMARK~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WIDHT_OUT_A2_FCL_OR|TENDMARK~regout\,
	datab => \VME_LB_INT|REG_TESTOUT2_MASK\(2),
	datac => \VME_LB_INT|REG_TESTOUT2_MASK\(1),
	datad => \WIDHT_OUT_BPTX2|TENDMARK~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT2|output~5_combout\);

-- Location: LC_X37_Y23_N7
\LTESTOUT2|output~6\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT2|output~6_combout\ = (\LTESTOUT2|output~5_combout\ & (((\L_CLK1MHz|TOUT~regout\)) # (!\VME_LB_INT|REG_TESTOUT2_MASK\(2)))) # (!\LTESTOUT2|output~5_combout\ & (\VME_LB_INT|REG_TESTOUT2_MASK\(2) & ((\WIDHT_OUT_A2_FC_TRG|TENDMARK~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6a2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \LTESTOUT2|output~5_combout\,
	datab => \VME_LB_INT|REG_TESTOUT2_MASK\(2),
	datac => \L_CLK1MHz|TOUT~regout\,
	datad => \WIDHT_OUT_A2_FC_TRG|TENDMARK~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT2|output~6_combout\);

-- Location: LC_X36_Y23_N5
\LTESTOUT2|output~7\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT2|output~7_combout\ = (\VME_LB_INT|REG_TESTOUT2_MASK\(0) & ((\LTESTOUT2|output~4\ & ((\LTESTOUT2|output~6_combout\))) # (!\LTESTOUT2|output~4\ & (\LTESTOUT2|output~0\)))) # (!\VME_LB_INT|REG_TESTOUT2_MASK\(0) & (((\LTESTOUT2|output~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|REG_TESTOUT2_MASK\(0),
	datab => \LTESTOUT2|output~0\,
	datac => \LTESTOUT2|output~4\,
	datad => \LTESTOUT2|output~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT2|output~7_combout\);

-- Location: LC_X36_Y25_N3
\LTESTOUT2|output~32\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT2|output~32_combout\ = (\LTESTOUT2|output~28\ & ((\LTESTOUT2|output~31_combout\) # ((!\VME_LB_INT|REG_TESTOUT2_MASK\(5))))) # (!\LTESTOUT2|output~28\ & (((\VME_LB_INT|REG_TESTOUT2_MASK\(5) & \LTESTOUT2|output~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bc8c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \LTESTOUT2|output~31_combout\,
	datab => \LTESTOUT2|output~28\,
	datac => \VME_LB_INT|REG_TESTOUT2_MASK\(5),
	datad => \LTESTOUT2|output~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT2|output~32_combout\);

-- Location: LC_X35_Y26_N4
\VME_LB_INT|REG_TESTOUT2_MASK[7]\ : cyclone_lcell
-- Equation(s):
-- \LTESTOUT2|output~33\ = (!\VME_LB_INT|REG_TESTOUT2_MASK\(6) & (((!M1_REG_TESTOUT2_MASK[7] & \LTESTOUT2|output~32_combout\))))
-- \VME_LB_INT|REG_TESTOUT2_MASK\(7) = DFFEAS(\LTESTOUT2|output~33\, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\, \VME_LB_INT|DTL\(7), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|REG_TESTOUT2_MASK\(6),
	datac => \VME_LB_INT|DTL\(7),
	datad => \LTESTOUT2|output~32_combout\,
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \LTESTOUT2|output~33\,
	regout => \VME_LB_INT|REG_TESTOUT2_MASK\(7));

-- Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\IDF[2]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_IDF(2),
	combout => \IDF~combout\(2));

-- Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\IDF[1]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_IDF(1),
	combout => \IDF~combout\(1));

-- Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\IDF[0]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_IDF(0),
	combout => \IDF~combout\(0));

-- Location: LC_X38_Y6_N9
\F~64\ : cyclone_lcell
-- Equation(s):
-- \F~64_combout\ = (!\IDF~combout\(2) & (\L_CLK1MHz|TOUT~regout\ & (\IDF~combout\(1) & \IDF~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IDF~combout\(2),
	datab => \L_CLK1MHz|TOUT~regout\,
	datac => \IDF~combout\(1),
	datad => \IDF~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \F~64_combout\);

-- Location: LC_X38_Y6_N6
\F~65\ : cyclone_lcell
-- Equation(s):
-- \F~65_combout\ = (\WIDHT_OUT_BPTX2|TENDMARK~regout\ & (\IDF~combout\(0) & (\IDF~combout\(1) & !\IDF~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WIDHT_OUT_BPTX2|TENDMARK~regout\,
	datab => \IDF~combout\(0),
	datac => \IDF~combout\(1),
	datad => \IDF~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \F~65_combout\);

-- Location: LC_X38_Y6_N5
\F~66\ : cyclone_lcell
-- Equation(s):
-- \F~66_combout\ = (\WIDHT_OUT_FCL_OR|TENDMARK~regout\ & (\IDF~combout\(0) & (\IDF~combout\(1) & !\IDF~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WIDHT_OUT_FCL_OR|TENDMARK~regout\,
	datab => \IDF~combout\(0),
	datac => \IDF~combout\(1),
	datad => \IDF~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \F~66_combout\);

-- Location: LC_X38_Y6_N8
\F~67\ : cyclone_lcell
-- Equation(s):
-- \F~67_combout\ = (\WIDHT_OUT_BPTX1|TENDMARK~regout\ & (\IDF~combout\(0) & (\IDF~combout\(1) & !\IDF~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WIDHT_OUT_BPTX1|TENDMARK~regout\,
	datab => \IDF~combout\(0),
	datac => \IDF~combout\(1),
	datad => \IDF~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \F~67_combout\);

-- Location: LC_X38_Y6_N2
\F~68\ : cyclone_lcell
-- Equation(s):
-- \F~68_combout\ = (\WIDHT_OUT_FC_TRG|TENDMARK~regout\ & (\IDF~combout\(0) & (\IDF~combout\(1) & !\IDF~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WIDHT_OUT_FC_TRG|TENDMARK~regout\,
	datab => \IDF~combout\(0),
	datac => \IDF~combout\(1),
	datad => \IDF~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \F~68_combout\);

-- Location: LC_X38_Y6_N4
\F~69\ : cyclone_lcell
-- Equation(s):
-- \F~69_combout\ = (\WIDHT_OUT_FC_AND|TENDMARK~regout\ & (\IDF~combout\(0) & (\IDF~combout\(1) & !\IDF~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WIDHT_OUT_FC_AND|TENDMARK~regout\,
	datab => \IDF~combout\(0),
	datac => \IDF~combout\(1),
	datad => \IDF~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \F~69_combout\);

-- Location: LC_X35_Y25_N3
\VME_LB_INT|rreg[0]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector31~0\ = (\VME_LB_INT|Selector16~0_combout\ & (((M1_rreg[0])) # (!\VME_LB_INT|Selector16~1_combout\))) # (!\VME_LB_INT|Selector16~0_combout\ & (\VME_LB_INT|Selector16~1_combout\ & ((\VME_LB_INT|REG_TESTOUT2_MASK\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6a2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Selector16~0_combout\,
	datab => \VME_LB_INT|Selector16~1_combout\,
	datac => \VME_LB_INT|Selector31~combout\,
	datad => \VME_LB_INT|REG_TESTOUT2_MASK\(0),
	aclr => \ALT_INV_nLBRES~combout\,
	sload => VCC,
	ena => \VME_LB_INT|LBSTATE.LBREADL~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector31~0\,
	regout => \VME_LB_INT|rreg\(0));

-- Location: LC_X35_Y25_N2
\VME_LB_INT|Selector31\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector31~combout\ = (\VME_LB_INT|Selector16~2_combout\ & ((\VME_LB_INT|Selector31~0\ & ((\VME_LB_INT|REG_TESTOUT1_MASK\(0)))) # (!\VME_LB_INT|Selector31~0\ & (\VME_LB_INT|REG_DL1T_DL3T_P\(0))))) # (!\VME_LB_INT|Selector16~2_combout\ & 
-- (((\VME_LB_INT|Selector31~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(0),
	datab => \VME_LB_INT|Selector16~2_combout\,
	datac => \VME_LB_INT|REG_TESTOUT1_MASK\(0),
	datad => \VME_LB_INT|Selector31~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector31~combout\);

-- Location: LC_X35_Y29_N3
\VME_LB_INT|REG_TESTOUT1_MASK[16]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|REG_TESTOUT1_MASK\(16) = DFFEAS(GND, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\, \LAD[0]~0\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \LAD[0]~0\,
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|REG_TESTOUT1_MASK\(16));

-- Location: LC_X35_Y29_N9
\VME_LB_INT|REG_DL1T_DL3T_P[16]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector15~0\ = (\VME_LB_INT|ADDR\(2) & (((M1_REG_DL1T_DL3T_P[16])))) # (!\VME_LB_INT|ADDR\(2) & ((\VME_LB_INT|Equal1~1\ & ((\VME_LB_INT|REG_TESTOUT1_MASK\(16)))) # (!\VME_LB_INT|Equal1~1\ & (M1_REG_DL1T_DL3T_P[16]))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4b0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|ADDR\(2),
	datab => \VME_LB_INT|Equal1~1\,
	datac => \LAD[0]~0\,
	datad => \VME_LB_INT|REG_TESTOUT1_MASK\(16),
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_DL1T_DL3T_P[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector15~0\,
	regout => \VME_LB_INT|REG_DL1T_DL3T_P\(16));

-- Location: LC_X37_Y27_N9
\VME_LB_INT|REG_TESTOUT2_MASK[16]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|REG_TESTOUT2_MASK\(16) = DFFEAS((((\LAD[0]~0\))), GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datad => \LAD[0]~0\,
	aclr => GND,
	ena => \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|REG_TESTOUT2_MASK\(16));

-- Location: LC_X35_Y29_N1
\VME_LB_INT|Equal2~0\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Equal2~0_combout\ = ((\VME_LB_INT|Equal1~1\ & ((\VME_LB_INT|ADDR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \VME_LB_INT|Equal1~1\,
	datad => \VME_LB_INT|ADDR\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Equal2~0_combout\);

-- Location: LC_X35_Y29_N2
\VME_LB_INT|rreg[16]~0\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|rreg[16]~0_combout\ = (\VME_LB_INT|LBSTATE.LBREADL~regout\ & ((\VME_LB_INT|Equal2~0_combout\) # ((\VME_LB_INT|Equal3~2\) # (!\VME_LB_INT|WideNor0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ef00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|Equal2~0_combout\,
	datab => \VME_LB_INT|Equal3~2\,
	datac => \VME_LB_INT|WideNor0~0_combout\,
	datad => \VME_LB_INT|LBSTATE.LBREADL~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|rreg[16]~0_combout\);

-- Location: LC_X35_Y28_N9
\VME_LB_INT|rreg[16]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|rreg\(16) = DFFEAS((\VME_LB_INT|Equal2~0_combout\ & (((\VME_LB_INT|REG_TESTOUT2_MASK\(16))))) # (!\VME_LB_INT|Equal2~0_combout\ & (\VME_LB_INT|Selector15~0\ & (!\VME_LB_INT|WideNor0~0_combout\))), GLOBAL(\LCLK~combout\), 
-- GLOBAL(\nLBRES~combout\), , \VME_LB_INT|rreg[16]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f022",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Selector15~0\,
	datab => \VME_LB_INT|WideNor0~0_combout\,
	datac => \VME_LB_INT|REG_TESTOUT2_MASK\(16),
	datad => \VME_LB_INT|Equal2~0_combout\,
	aclr => \ALT_INV_nLBRES~combout\,
	ena => \VME_LB_INT|rreg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|rreg\(16));

-- Location: LC_X35_Y28_N5
\VME_LB_INT|LADout[0]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|LADout\(0) = DFFEAS(((\VME_LB_INT|LBSTATE.LBREADL~regout\ & (\VME_LB_INT|Selector31~combout\)) # (!\VME_LB_INT|LBSTATE.LBREADL~regout\ & ((\VME_LB_INT|LADout\(0))))), GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , , \VME_LB_INT|rreg\(16), 
-- , , \VME_LB_INT|LBSTATE.LBREADH~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aacc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Selector31~combout\,
	datab => \VME_LB_INT|LADout\(0),
	datac => \VME_LB_INT|rreg\(16),
	datad => \VME_LB_INT|LBSTATE.LBREADL~regout\,
	aclr => \ALT_INV_nLBRES~combout\,
	sload => \VME_LB_INT|LBSTATE.LBREADH~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|LADout\(0));

-- Location: LC_X35_Y30_N4
\VME_LB_INT|LADoe\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|LADoe~regout\ = DFFEAS(((\VME_LB_INT|LBSTATE.LBREADL~regout\) # ((\VME_LB_INT|LBSTATE.LBIDLE~regout\ & \VME_LB_INT|LADoe~regout\))), GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffc0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datab => \VME_LB_INT|LBSTATE.LBIDLE~regout\,
	datac => \VME_LB_INT|LADoe~regout\,
	datad => \VME_LB_INT|LBSTATE.LBREADL~regout\,
	aclr => \ALT_INV_nLBRES~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|LADoe~regout\);

-- Location: LC_X35_Y25_N5
\VME_LB_INT|rreg[1]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector30~0\ = (\VME_LB_INT|Selector16~0_combout\ & (((M1_rreg[1])) # (!\VME_LB_INT|Selector16~1_combout\))) # (!\VME_LB_INT|Selector16~0_combout\ & (\VME_LB_INT|Selector16~1_combout\ & ((\VME_LB_INT|REG_TESTOUT2_MASK\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6a2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Selector16~0_combout\,
	datab => \VME_LB_INT|Selector16~1_combout\,
	datac => \VME_LB_INT|Selector30~combout\,
	datad => \VME_LB_INT|REG_TESTOUT2_MASK\(1),
	aclr => \ALT_INV_nLBRES~combout\,
	sload => VCC,
	ena => \VME_LB_INT|LBSTATE.LBREADL~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector30~0\,
	regout => \VME_LB_INT|rreg\(1));

-- Location: LC_X35_Y25_N7
\VME_LB_INT|Selector30\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector30~combout\ = (\VME_LB_INT|Selector16~2_combout\ & ((\VME_LB_INT|Selector30~0\ & ((\VME_LB_INT|REG_TESTOUT1_MASK\(1)))) # (!\VME_LB_INT|Selector30~0\ & (\VME_LB_INT|REG_DL1T_DL3T_P\(1))))) # (!\VME_LB_INT|Selector16~2_combout\ & 
-- (((\VME_LB_INT|Selector30~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|REG_DL1T_DL3T_P\(1),
	datab => \VME_LB_INT|Selector16~2_combout\,
	datac => \VME_LB_INT|REG_TESTOUT1_MASK\(1),
	datad => \VME_LB_INT|Selector30~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector30~combout\);

-- Location: LC_X35_Y29_N0
\VME_LB_INT|REG_TESTOUT1_MASK[17]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|REG_TESTOUT1_MASK\(17) = DFFEAS(GND, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\, \LAD[1]~1\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \LAD[1]~1\,
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|REG_TESTOUT1_MASK\(17));

-- Location: LC_X35_Y29_N8
\VME_LB_INT|REG_DL1T_DL3T_P[17]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector14~0\ = (\VME_LB_INT|ADDR\(2) & (((M1_REG_DL1T_DL3T_P[17])))) # (!\VME_LB_INT|ADDR\(2) & ((\VME_LB_INT|Equal1~1\ & ((\VME_LB_INT|REG_TESTOUT1_MASK\(17)))) # (!\VME_LB_INT|Equal1~1\ & (M1_REG_DL1T_DL3T_P[17]))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4b0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|ADDR\(2),
	datab => \VME_LB_INT|Equal1~1\,
	datac => \LAD[1]~1\,
	datad => \VME_LB_INT|REG_TESTOUT1_MASK\(17),
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_DL1T_DL3T_P[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector14~0\,
	regout => \VME_LB_INT|REG_DL1T_DL3T_P\(17));

-- Location: LC_X34_Y28_N9
\VME_LB_INT|REG_TESTOUT2_MASK[17]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|REG_TESTOUT2_MASK\(17) = DFFEAS(GND, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\, \LAD[1]~1\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \LAD[1]~1\,
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|REG_TESTOUT2_MASK\(17));

-- Location: LC_X35_Y28_N8
\VME_LB_INT|rreg[17]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|rreg\(17) = DFFEAS((\VME_LB_INT|Equal2~0_combout\ & (((\VME_LB_INT|REG_TESTOUT2_MASK\(17))))) # (!\VME_LB_INT|Equal2~0_combout\ & (\VME_LB_INT|Selector14~0\ & ((!\VME_LB_INT|WideNor0~0_combout\)))), GLOBAL(\LCLK~combout\), 
-- GLOBAL(\nLBRES~combout\), , \VME_LB_INT|rreg[16]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Selector14~0\,
	datab => \VME_LB_INT|REG_TESTOUT2_MASK\(17),
	datac => \VME_LB_INT|WideNor0~0_combout\,
	datad => \VME_LB_INT|Equal2~0_combout\,
	aclr => \ALT_INV_nLBRES~combout\,
	ena => \VME_LB_INT|rreg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|rreg\(17));

-- Location: LC_X35_Y28_N3
\VME_LB_INT|LADout[1]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|LADout\(1) = DFFEAS(((\VME_LB_INT|LBSTATE.LBREADL~regout\ & (\VME_LB_INT|Selector30~combout\)) # (!\VME_LB_INT|LBSTATE.LBREADL~regout\ & ((\VME_LB_INT|LADout\(1))))), GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , , \VME_LB_INT|rreg\(17), 
-- , , \VME_LB_INT|LBSTATE.LBREADH~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aacc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Selector30~combout\,
	datab => \VME_LB_INT|LADout\(1),
	datac => \VME_LB_INT|rreg\(17),
	datad => \VME_LB_INT|LBSTATE.LBREADL~regout\,
	aclr => \ALT_INV_nLBRES~combout\,
	sload => \VME_LB_INT|LBSTATE.LBREADH~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|LADout\(1));

-- Location: LC_X35_Y25_N1
\VME_LB_INT|rreg[2]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector29~0\ = (\VME_LB_INT|Selector16~0_combout\ & (((M1_rreg[2])) # (!\VME_LB_INT|Selector16~1_combout\))) # (!\VME_LB_INT|Selector16~0_combout\ & (\VME_LB_INT|Selector16~1_combout\ & ((\VME_LB_INT|REG_TESTOUT2_MASK\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6a2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Selector16~0_combout\,
	datab => \VME_LB_INT|Selector16~1_combout\,
	datac => \VME_LB_INT|Selector29~combout\,
	datad => \VME_LB_INT|REG_TESTOUT2_MASK\(2),
	aclr => \ALT_INV_nLBRES~combout\,
	sload => VCC,
	ena => \VME_LB_INT|LBSTATE.LBREADL~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector29~0\,
	regout => \VME_LB_INT|rreg\(2));

-- Location: LC_X35_Y25_N8
\VME_LB_INT|Selector29\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector29~combout\ = (\VME_LB_INT|Selector16~2_combout\ & ((\VME_LB_INT|Selector29~0\ & (\VME_LB_INT|REG_TESTOUT1_MASK\(2))) # (!\VME_LB_INT|Selector29~0\ & ((\VME_LB_INT|REG_DL1T_DL3T_P\(2)))))) # (!\VME_LB_INT|Selector16~2_combout\ & 
-- (((\VME_LB_INT|Selector29~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|REG_TESTOUT1_MASK\(2),
	datab => \VME_LB_INT|REG_DL1T_DL3T_P\(2),
	datac => \VME_LB_INT|Selector16~2_combout\,
	datad => \VME_LB_INT|Selector29~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector29~combout\);

-- Location: LC_X35_Y29_N6
\VME_LB_INT|REG_TESTOUT1_MASK[18]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|REG_TESTOUT1_MASK\(18) = DFFEAS(GND, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\, \LAD[2]~2\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \LAD[2]~2\,
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|REG_TESTOUT1_MASK\(18));

-- Location: LC_X35_Y29_N7
\VME_LB_INT|REG_DL1T_DL3T_P[18]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector13~0\ = (\VME_LB_INT|ADDR\(2) & (((M1_REG_DL1T_DL3T_P[18])))) # (!\VME_LB_INT|ADDR\(2) & ((\VME_LB_INT|Equal1~1\ & ((\VME_LB_INT|REG_TESTOUT1_MASK\(18)))) # (!\VME_LB_INT|Equal1~1\ & (M1_REG_DL1T_DL3T_P[18]))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4b0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|ADDR\(2),
	datab => \VME_LB_INT|Equal1~1\,
	datac => \LAD[2]~2\,
	datad => \VME_LB_INT|REG_TESTOUT1_MASK\(18),
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_DL1T_DL3T_P[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector13~0\,
	regout => \VME_LB_INT|REG_DL1T_DL3T_P\(18));

-- Location: LC_X34_Y28_N5
\VME_LB_INT|REG_TESTOUT2_MASK[18]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|REG_TESTOUT2_MASK\(18) = DFFEAS((((\LAD[2]~2\))), GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datad => \LAD[2]~2\,
	aclr => GND,
	ena => \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|REG_TESTOUT2_MASK\(18));

-- Location: LC_X35_Y28_N7
\VME_LB_INT|rreg[18]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|rreg\(18) = DFFEAS((\VME_LB_INT|Equal2~0_combout\ & (((\VME_LB_INT|REG_TESTOUT2_MASK\(18))))) # (!\VME_LB_INT|Equal2~0_combout\ & (\VME_LB_INT|Selector13~0\ & ((!\VME_LB_INT|WideNor0~0_combout\)))), GLOBAL(\LCLK~combout\), 
-- GLOBAL(\nLBRES~combout\), , \VME_LB_INT|rreg[16]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Selector13~0\,
	datab => \VME_LB_INT|REG_TESTOUT2_MASK\(18),
	datac => \VME_LB_INT|WideNor0~0_combout\,
	datad => \VME_LB_INT|Equal2~0_combout\,
	aclr => \ALT_INV_nLBRES~combout\,
	ena => \VME_LB_INT|rreg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|rreg\(18));

-- Location: LC_X35_Y28_N0
\VME_LB_INT|LADout[2]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|LADout\(2) = DFFEAS(((\VME_LB_INT|LBSTATE.LBREADL~regout\ & (\VME_LB_INT|Selector29~combout\)) # (!\VME_LB_INT|LBSTATE.LBREADL~regout\ & ((\VME_LB_INT|LADout\(2))))), GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , , \VME_LB_INT|rreg\(18), 
-- , , \VME_LB_INT|LBSTATE.LBREADH~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aacc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Selector29~combout\,
	datab => \VME_LB_INT|LADout\(2),
	datac => \VME_LB_INT|rreg\(18),
	datad => \VME_LB_INT|LBSTATE.LBREADL~regout\,
	aclr => \ALT_INV_nLBRES~combout\,
	sload => \VME_LB_INT|LBSTATE.LBREADH~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|LADout\(2));

-- Location: LC_X36_Y26_N9
\VME_LB_INT|rreg[3]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector28~0\ = (\VME_LB_INT|Selector16~1_combout\ & ((\VME_LB_INT|Selector16~0_combout\ & (M1_rreg[3])) # (!\VME_LB_INT|Selector16~0_combout\ & ((\VME_LB_INT|REG_TESTOUT2_MASK\(3)))))) # (!\VME_LB_INT|Selector16~1_combout\ & 
-- (\VME_LB_INT|Selector16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Selector16~1_combout\,
	datab => \VME_LB_INT|Selector16~0_combout\,
	datac => \VME_LB_INT|Selector28~combout\,
	datad => \VME_LB_INT|REG_TESTOUT2_MASK\(3),
	aclr => \ALT_INV_nLBRES~combout\,
	sload => VCC,
	ena => \VME_LB_INT|LBSTATE.LBREADL~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector28~0\,
	regout => \VME_LB_INT|rreg\(3));

-- Location: LC_X35_Y26_N0
\VME_LB_INT|Selector28\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector28~combout\ = (\VME_LB_INT|Selector16~2_combout\ & ((\VME_LB_INT|Selector28~0\ & (\VME_LB_INT|REG_TESTOUT1_MASK\(3))) # (!\VME_LB_INT|Selector28~0\ & ((\VME_LB_INT|REG_DL1T_DL3T_P\(3)))))) # (!\VME_LB_INT|Selector16~2_combout\ & 
-- (((\VME_LB_INT|Selector28~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|REG_TESTOUT1_MASK\(3),
	datab => \VME_LB_INT|Selector16~2_combout\,
	datac => \VME_LB_INT|REG_DL1T_DL3T_P\(3),
	datad => \VME_LB_INT|Selector28~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector28~combout\);

-- Location: LC_X35_Y29_N5
\VME_LB_INT|REG_TESTOUT1_MASK[19]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|REG_TESTOUT1_MASK\(19) = DFFEAS(GND, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\, \LAD[3]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \LAD[3]~3\,
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|REG_TESTOUT1_MASK\(19));

-- Location: LC_X35_Y29_N4
\VME_LB_INT|REG_DL1T_DL3T_P[19]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector12~0\ = (\VME_LB_INT|ADDR\(2) & (((M1_REG_DL1T_DL3T_P[19])))) # (!\VME_LB_INT|ADDR\(2) & ((\VME_LB_INT|Equal1~1\ & ((\VME_LB_INT|REG_TESTOUT1_MASK\(19)))) # (!\VME_LB_INT|Equal1~1\ & (M1_REG_DL1T_DL3T_P[19]))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4b0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|ADDR\(2),
	datab => \VME_LB_INT|Equal1~1\,
	datac => \LAD[3]~3\,
	datad => \VME_LB_INT|REG_TESTOUT1_MASK\(19),
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_DL1T_DL3T_P[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector12~0\,
	regout => \VME_LB_INT|REG_DL1T_DL3T_P\(19));

-- Location: LC_X34_Y28_N2
\VME_LB_INT|REG_TESTOUT2_MASK[19]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|REG_TESTOUT2_MASK\(19) = DFFEAS(GND, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\, \LAD[3]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \LAD[3]~3\,
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|REG_TESTOUT2_MASK\(19));

-- Location: LC_X35_Y28_N2
\VME_LB_INT|rreg[19]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|rreg\(19) = DFFEAS((\VME_LB_INT|Equal2~0_combout\ & (((\VME_LB_INT|REG_TESTOUT2_MASK\(19))))) # (!\VME_LB_INT|Equal2~0_combout\ & (\VME_LB_INT|Selector12~0\ & ((!\VME_LB_INT|WideNor0~0_combout\)))), GLOBAL(\LCLK~combout\), 
-- GLOBAL(\nLBRES~combout\), , \VME_LB_INT|rreg[16]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Selector12~0\,
	datab => \VME_LB_INT|REG_TESTOUT2_MASK\(19),
	datac => \VME_LB_INT|WideNor0~0_combout\,
	datad => \VME_LB_INT|Equal2~0_combout\,
	aclr => \ALT_INV_nLBRES~combout\,
	ena => \VME_LB_INT|rreg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|rreg\(19));

-- Location: LC_X35_Y28_N1
\VME_LB_INT|LADout[3]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|LADout\(3) = DFFEAS((\VME_LB_INT|LBSTATE.LBREADL~regout\ & (\VME_LB_INT|Selector28~combout\)) # (!\VME_LB_INT|LBSTATE.LBREADL~regout\ & (((\VME_LB_INT|LADout\(3))))), GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , , \VME_LB_INT|rreg\(19), 
-- , , \VME_LB_INT|LBSTATE.LBREADH~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb88",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Selector28~combout\,
	datab => \VME_LB_INT|LBSTATE.LBREADL~regout\,
	datac => \VME_LB_INT|rreg\(19),
	datad => \VME_LB_INT|LADout\(3),
	aclr => \ALT_INV_nLBRES~combout\,
	sload => \VME_LB_INT|LBSTATE.LBREADH~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|LADout\(3));

-- Location: LC_X34_Y28_N4
\VME_LB_INT|REG_TESTOUT2_MASK[20]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|REG_TESTOUT2_MASK\(20) = DFFEAS((((\LAD[4]~4\))), GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datad => \LAD[4]~4\,
	aclr => GND,
	ena => \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|REG_TESTOUT2_MASK\(20));

-- Location: LC_X36_Y27_N3
\VME_LB_INT|REG_TESTOUT1_MASK[20]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|REG_TESTOUT1_MASK\(20) = DFFEAS(GND, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\, \LAD[4]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \LAD[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|REG_TESTOUT1_MASK\(20));

-- Location: LC_X36_Y27_N7
\VME_LB_INT|REG_DL1T_DL3T_P[20]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector11~0\ = (\VME_LB_INT|ADDR\(2) & (((M1_REG_DL1T_DL3T_P[20])))) # (!\VME_LB_INT|ADDR\(2) & ((\VME_LB_INT|Equal1~1\ & ((\VME_LB_INT|REG_TESTOUT1_MASK\(20)))) # (!\VME_LB_INT|Equal1~1\ & (M1_REG_DL1T_DL3T_P[20]))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4b0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|ADDR\(2),
	datab => \VME_LB_INT|Equal1~1\,
	datac => \LAD[4]~4\,
	datad => \VME_LB_INT|REG_TESTOUT1_MASK\(20),
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_DL1T_DL3T_P[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector11~0\,
	regout => \VME_LB_INT|REG_DL1T_DL3T_P\(20));

-- Location: LC_X35_Y28_N4
\VME_LB_INT|rreg[20]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|rreg\(20) = DFFEAS((\VME_LB_INT|Equal2~0_combout\ & (\VME_LB_INT|REG_TESTOUT2_MASK\(20))) # (!\VME_LB_INT|Equal2~0_combout\ & (((!\VME_LB_INT|WideNor0~0_combout\ & \VME_LB_INT|Selector11~0\)))), GLOBAL(\LCLK~combout\), 
-- GLOBAL(\nLBRES~combout\), , \VME_LB_INT|rreg[16]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8d88",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Equal2~0_combout\,
	datab => \VME_LB_INT|REG_TESTOUT2_MASK\(20),
	datac => \VME_LB_INT|WideNor0~0_combout\,
	datad => \VME_LB_INT|Selector11~0\,
	aclr => \ALT_INV_nLBRES~combout\,
	ena => \VME_LB_INT|rreg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|rreg\(20));

-- Location: LC_X35_Y30_N6
\VME_LB_INT|LADout[4]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|LADout\(4) = DFFEAS((\VME_LB_INT|LBSTATE.LBREADL~regout\ & (\VME_LB_INT|Selector27\)) # (!\VME_LB_INT|LBSTATE.LBREADL~regout\ & (((\VME_LB_INT|LADout\(4))))), GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , , \VME_LB_INT|rreg\(20), , , 
-- \VME_LB_INT|LBSTATE.LBREADH~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb88",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Selector27\,
	datab => \VME_LB_INT|LBSTATE.LBREADL~regout\,
	datac => \VME_LB_INT|rreg\(20),
	datad => \VME_LB_INT|LADout\(4),
	aclr => \ALT_INV_nLBRES~combout\,
	sload => \VME_LB_INT|LBSTATE.LBREADH~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|LADout\(4));

-- Location: LC_X36_Y26_N7
\VME_LB_INT|rreg[5]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector26~0\ = (\VME_LB_INT|Selector16~1_combout\ & ((\VME_LB_INT|Selector16~0_combout\ & (M1_rreg[5])) # (!\VME_LB_INT|Selector16~0_combout\ & ((\VME_LB_INT|REG_TESTOUT2_MASK\(5)))))) # (!\VME_LB_INT|Selector16~1_combout\ & 
-- (\VME_LB_INT|Selector16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Selector16~1_combout\,
	datab => \VME_LB_INT|Selector16~0_combout\,
	datac => \VME_LB_INT|Selector26~combout\,
	datad => \VME_LB_INT|REG_TESTOUT2_MASK\(5),
	aclr => \ALT_INV_nLBRES~combout\,
	sload => VCC,
	ena => \VME_LB_INT|LBSTATE.LBREADL~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector26~0\,
	regout => \VME_LB_INT|rreg\(5));

-- Location: LC_X35_Y24_N9
\VME_LB_INT|Selector26\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector26~combout\ = (\VME_LB_INT|Selector16~2_combout\ & ((\VME_LB_INT|Selector26~0\ & ((\VME_LB_INT|REG_TESTOUT1_MASK\(5)))) # (!\VME_LB_INT|Selector26~0\ & (\VME_LB_INT|REG_DL1T_DL3T_P\(5))))) # (!\VME_LB_INT|Selector16~2_combout\ & 
-- (((\VME_LB_INT|Selector26~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VME_LB_INT|Selector16~2_combout\,
	datab => \VME_LB_INT|REG_DL1T_DL3T_P\(5),
	datac => \VME_LB_INT|REG_TESTOUT1_MASK\(5),
	datad => \VME_LB_INT|Selector26~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector26~combout\);

-- Location: LC_X36_Y25_N5
\VME_LB_INT|REG_TESTOUT2_MASK[21]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|REG_TESTOUT2_MASK\(21) = DFFEAS(GND, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\, \LAD[5]~5\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \LAD[5]~5\,
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|REG_TESTOUT2_MASK\(21));

-- Location: LC_X36_Y27_N5
\VME_LB_INT|REG_TESTOUT1_MASK[21]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|REG_TESTOUT1_MASK\(21) = DFFEAS(GND, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\, \LAD[5]~5\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \LAD[5]~5\,
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|REG_TESTOUT1_MASK\(21));

-- Location: LC_X36_Y27_N1
\VME_LB_INT|REG_DL1T_DL3T_P[21]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector10~0\ = (\VME_LB_INT|ADDR\(2) & (((M1_REG_DL1T_DL3T_P[21])))) # (!\VME_LB_INT|ADDR\(2) & ((\VME_LB_INT|Equal1~1\ & ((\VME_LB_INT|REG_TESTOUT1_MASK\(21)))) # (!\VME_LB_INT|Equal1~1\ & (M1_REG_DL1T_DL3T_P[21]))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4b0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|ADDR\(2),
	datab => \VME_LB_INT|Equal1~1\,
	datac => \LAD[5]~5\,
	datad => \VME_LB_INT|REG_TESTOUT1_MASK\(21),
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_DL1T_DL3T_P[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector10~0\,
	regout => \VME_LB_INT|REG_DL1T_DL3T_P\(21));

-- Location: LC_X36_Y28_N9
\VME_LB_INT|rreg[21]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|rreg\(21) = DFFEAS((\VME_LB_INT|Equal2~0_combout\ & (\VME_LB_INT|REG_TESTOUT2_MASK\(21))) # (!\VME_LB_INT|Equal2~0_combout\ & (((\VME_LB_INT|Selector10~0\ & !\VME_LB_INT|WideNor0~0_combout\)))), GLOBAL(\LCLK~combout\), 
-- GLOBAL(\nLBRES~combout\), , \VME_LB_INT|rreg[16]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88d8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Equal2~0_combout\,
	datab => \VME_LB_INT|REG_TESTOUT2_MASK\(21),
	datac => \VME_LB_INT|Selector10~0\,
	datad => \VME_LB_INT|WideNor0~0_combout\,
	aclr => \ALT_INV_nLBRES~combout\,
	ena => \VME_LB_INT|rreg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|rreg\(21));

-- Location: LC_X36_Y28_N1
\VME_LB_INT|LADout[5]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|LADout\(5) = DFFEAS((\VME_LB_INT|LBSTATE.LBREADL~regout\ & (\VME_LB_INT|Selector26~combout\)) # (!\VME_LB_INT|LBSTATE.LBREADL~regout\ & (((\VME_LB_INT|LADout\(5))))), GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , , \VME_LB_INT|rreg\(21), 
-- , , \VME_LB_INT|LBSTATE.LBREADH~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dd88",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|LBSTATE.LBREADL~regout\,
	datab => \VME_LB_INT|Selector26~combout\,
	datac => \VME_LB_INT|rreg\(21),
	datad => \VME_LB_INT|LADout\(5),
	aclr => \ALT_INV_nLBRES~combout\,
	sload => \VME_LB_INT|LBSTATE.LBREADH~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|LADout\(5));

-- Location: LC_X36_Y27_N9
\VME_LB_INT|REG_TESTOUT1_MASK[22]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|REG_TESTOUT1_MASK\(22) = DFFEAS(GND, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\, \LAD[6]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \LAD[6]~6\,
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|REG_TESTOUT1_MASK\(22));

-- Location: LC_X36_Y27_N8
\VME_LB_INT|REG_DL1T_DL3T_P[22]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector9~0\ = (\VME_LB_INT|ADDR\(2) & (((M1_REG_DL1T_DL3T_P[22])))) # (!\VME_LB_INT|ADDR\(2) & ((\VME_LB_INT|Equal1~1\ & (\VME_LB_INT|REG_TESTOUT1_MASK\(22))) # (!\VME_LB_INT|Equal1~1\ & ((M1_REG_DL1T_DL3T_P[22])))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|REG_TESTOUT1_MASK\(22),
	datab => \VME_LB_INT|ADDR\(2),
	datac => \LAD[6]~6\,
	datad => \VME_LB_INT|Equal1~1\,
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_DL1T_DL3T_P[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector9~0\,
	regout => \VME_LB_INT|REG_DL1T_DL3T_P\(22));

-- Location: LC_X34_Y28_N0
\VME_LB_INT|REG_TESTOUT2_MASK[22]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|REG_TESTOUT2_MASK\(22) = DFFEAS(GND, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\, \LAD[6]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \LAD[6]~6\,
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|REG_TESTOUT2_MASK\(22));

-- Location: LC_X36_Y28_N2
\VME_LB_INT|rreg[22]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|rreg\(22) = DFFEAS((\VME_LB_INT|Equal2~0_combout\ & (((\VME_LB_INT|REG_TESTOUT2_MASK\(22))))) # (!\VME_LB_INT|Equal2~0_combout\ & (\VME_LB_INT|Selector9~0\ & ((!\VME_LB_INT|WideNor0~0_combout\)))), GLOBAL(\LCLK~combout\), 
-- GLOBAL(\nLBRES~combout\), , \VME_LB_INT|rreg[16]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0e4",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Equal2~0_combout\,
	datab => \VME_LB_INT|Selector9~0\,
	datac => \VME_LB_INT|REG_TESTOUT2_MASK\(22),
	datad => \VME_LB_INT|WideNor0~0_combout\,
	aclr => \ALT_INV_nLBRES~combout\,
	ena => \VME_LB_INT|rreg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|rreg\(22));

-- Location: LC_X36_Y28_N6
\VME_LB_INT|LADout[6]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|LADout\(6) = DFFEAS((\VME_LB_INT|LBSTATE.LBREADL~regout\ & (\VME_LB_INT|Selector25\)) # (!\VME_LB_INT|LBSTATE.LBREADL~regout\ & (((\VME_LB_INT|LADout\(6))))), GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , , \VME_LB_INT|rreg\(22), , , 
-- \VME_LB_INT|LBSTATE.LBREADH~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dd88",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|LBSTATE.LBREADL~regout\,
	datab => \VME_LB_INT|Selector25\,
	datac => \VME_LB_INT|rreg\(22),
	datad => \VME_LB_INT|LADout\(6),
	aclr => \ALT_INV_nLBRES~combout\,
	sload => \VME_LB_INT|LBSTATE.LBREADH~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|LADout\(6));

-- Location: LC_X36_Y26_N8
\VME_LB_INT|rreg[7]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector24~0\ = (\VME_LB_INT|Selector16~1_combout\ & ((\VME_LB_INT|Selector16~0_combout\ & (M1_rreg[7])) # (!\VME_LB_INT|Selector16~0_combout\ & ((\VME_LB_INT|REG_TESTOUT2_MASK\(7)))))) # (!\VME_LB_INT|Selector16~1_combout\ & 
-- (\VME_LB_INT|Selector16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Selector16~1_combout\,
	datab => \VME_LB_INT|Selector16~0_combout\,
	datac => \VME_LB_INT|Selector24\,
	datad => \VME_LB_INT|REG_TESTOUT2_MASK\(7),
	aclr => \ALT_INV_nLBRES~combout\,
	sload => VCC,
	ena => \VME_LB_INT|LBSTATE.LBREADL~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector24~0\,
	regout => \VME_LB_INT|rreg\(7));

-- Location: LC_X35_Y26_N2
\VME_LB_INT|REG_DL1T_DL3T_P[7]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector24\ = (\VME_LB_INT|Selector24~0\ & ((\VME_LB_INT|REG_TESTOUT1_MASK\(7)) # ((!\VME_LB_INT|Selector16~2_combout\)))) # (!\VME_LB_INT|Selector24~0\ & (((M1_REG_DL1T_DL3T_P[7] & \VME_LB_INT|Selector16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Selector24~0\,
	datab => \VME_LB_INT|REG_TESTOUT1_MASK\(7),
	datac => \VME_LB_INT|DTL\(7),
	datad => \VME_LB_INT|Selector16~2_combout\,
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_DL1T_DL3T_P[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector24\,
	regout => \VME_LB_INT|REG_DL1T_DL3T_P\(7));

-- Location: LC_X34_Y28_N3
\VME_LB_INT|REG_TESTOUT1_MASK[23]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|REG_TESTOUT1_MASK\(23) = DFFEAS(GND, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\, \LAD[7]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \LAD[7]~7\,
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|REG_TESTOUT1_MASK\(23));

-- Location: LC_X36_Y27_N0
\VME_LB_INT|REG_DL1T_DL3T_P[23]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector8~0\ = (\VME_LB_INT|ADDR\(2) & (((M1_REG_DL1T_DL3T_P[23])))) # (!\VME_LB_INT|ADDR\(2) & ((\VME_LB_INT|Equal1~1\ & (\VME_LB_INT|REG_TESTOUT1_MASK\(23))) # (!\VME_LB_INT|Equal1~1\ & ((M1_REG_DL1T_DL3T_P[23])))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|REG_TESTOUT1_MASK\(23),
	datab => \VME_LB_INT|ADDR\(2),
	datac => \LAD[7]~7\,
	datad => \VME_LB_INT|Equal1~1\,
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_DL1T_DL3T_P[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector8~0\,
	regout => \VME_LB_INT|REG_DL1T_DL3T_P\(23));

-- Location: LC_X34_Y28_N6
\VME_LB_INT|REG_TESTOUT2_MASK[23]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|REG_TESTOUT2_MASK\(23) = DFFEAS(GND, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\, \LAD[7]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \LAD[7]~7\,
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|REG_TESTOUT2_MASK\(23));

-- Location: LC_X36_Y28_N4
\VME_LB_INT|rreg[23]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|rreg\(23) = DFFEAS((\VME_LB_INT|Equal2~0_combout\ & (((\VME_LB_INT|REG_TESTOUT2_MASK\(23))))) # (!\VME_LB_INT|Equal2~0_combout\ & (\VME_LB_INT|Selector8~0\ & ((!\VME_LB_INT|WideNor0~0_combout\)))), GLOBAL(\LCLK~combout\), 
-- GLOBAL(\nLBRES~combout\), , \VME_LB_INT|rreg[16]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0e4",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Equal2~0_combout\,
	datab => \VME_LB_INT|Selector8~0\,
	datac => \VME_LB_INT|REG_TESTOUT2_MASK\(23),
	datad => \VME_LB_INT|WideNor0~0_combout\,
	aclr => \ALT_INV_nLBRES~combout\,
	ena => \VME_LB_INT|rreg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|rreg\(23));

-- Location: LC_X36_Y28_N0
\VME_LB_INT|LADout[7]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|LADout\(7) = DFFEAS(((\VME_LB_INT|LBSTATE.LBREADL~regout\ & (\VME_LB_INT|Selector24\)) # (!\VME_LB_INT|LBSTATE.LBREADL~regout\ & ((\VME_LB_INT|LADout\(7))))), GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , , \VME_LB_INT|rreg\(23), , , 
-- \VME_LB_INT|LBSTATE.LBREADH~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aacc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Selector24\,
	datab => \VME_LB_INT|LADout\(7),
	datac => \VME_LB_INT|rreg\(23),
	datad => \VME_LB_INT|LBSTATE.LBREADL~regout\,
	aclr => \ALT_INV_nLBRES~combout\,
	sload => \VME_LB_INT|LBSTATE.LBREADH~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|LADout\(7));

-- Location: LC_X36_Y29_N3
\VME_LB_INT|REG_TESTOUT1_MASK[24]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|REG_TESTOUT1_MASK\(24) = DFFEAS(GND, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\, \LAD[8]~8\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \LAD[8]~8\,
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|REG_TESTOUT1_MASK\(24));

-- Location: LC_X36_Y29_N9
\VME_LB_INT|REG_DL1T_DL3T_P[24]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector7~0\ = (\VME_LB_INT|ADDR\(2) & (((M1_REG_DL1T_DL3T_P[24])))) # (!\VME_LB_INT|ADDR\(2) & ((\VME_LB_INT|Equal1~1\ & ((\VME_LB_INT|REG_TESTOUT1_MASK\(24)))) # (!\VME_LB_INT|Equal1~1\ & (M1_REG_DL1T_DL3T_P[24]))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4b0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|ADDR\(2),
	datab => \VME_LB_INT|Equal1~1\,
	datac => \LAD[8]~8\,
	datad => \VME_LB_INT|REG_TESTOUT1_MASK\(24),
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_DL1T_DL3T_P[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector7~0\,
	regout => \VME_LB_INT|REG_DL1T_DL3T_P\(24));

-- Location: LC_X38_Y27_N4
\VME_LB_INT|REG_TESTOUT2_MASK[24]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|REG_TESTOUT2_MASK\(24) = DFFEAS(GND, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\, \LAD[8]~8\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \LAD[8]~8\,
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|REG_TESTOUT2_MASK\(24));

-- Location: LC_X36_Y28_N7
\VME_LB_INT|rreg[24]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|rreg\(24) = DFFEAS((\VME_LB_INT|Equal2~0_combout\ & (((\VME_LB_INT|REG_TESTOUT2_MASK\(24))))) # (!\VME_LB_INT|Equal2~0_combout\ & (!\VME_LB_INT|WideNor0~0_combout\ & (\VME_LB_INT|Selector7~0\))), GLOBAL(\LCLK~combout\), 
-- GLOBAL(\nLBRES~combout\), , \VME_LB_INT|rreg[16]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba10",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Equal2~0_combout\,
	datab => \VME_LB_INT|WideNor0~0_combout\,
	datac => \VME_LB_INT|Selector7~0\,
	datad => \VME_LB_INT|REG_TESTOUT2_MASK\(24),
	aclr => \ALT_INV_nLBRES~combout\,
	ena => \VME_LB_INT|rreg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|rreg\(24));

-- Location: LC_X38_Y27_N1
\VME_LB_INT|DTL[8]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|DTL\(8) = DFFEAS(GND, GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , \VME_LB_INT|LBSTATE.LBWRITEL~regout\, \LAD[8]~8\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \LAD[8]~8\,
	aclr => \ALT_INV_nLBRES~combout\,
	sload => VCC,
	ena => \VME_LB_INT|LBSTATE.LBWRITEL~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|DTL\(8));

-- Location: LC_X35_Y24_N2
\VME_LB_INT|REG_TESTOUT1_MASK[8]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|REG_TESTOUT1_MASK\(8) = DFFEAS(GND, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\, \VME_LB_INT|DTL\(8), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \VME_LB_INT|DTL\(8),
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|REG_TESTOUT1_MASK\(8));

-- Location: LC_X36_Y26_N0
\VME_LB_INT|rreg[8]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|rreg\(8) = DFFEAS(GND, GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , \VME_LB_INT|LBSTATE.LBREADL~regout\, \VME_LB_INT|Selector23\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \VME_LB_INT|Selector23\,
	aclr => \ALT_INV_nLBRES~combout\,
	sload => VCC,
	ena => \VME_LB_INT|LBSTATE.LBREADL~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|rreg\(8));

-- Location: LC_X36_Y26_N1
\VME_LB_INT|REG_TESTOUT2_MASK[8]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector23~0\ = (\VME_LB_INT|Selector16~1_combout\ & ((\VME_LB_INT|Selector16~0_combout\ & ((\VME_LB_INT|rreg\(8)))) # (!\VME_LB_INT|Selector16~0_combout\ & (M1_REG_TESTOUT2_MASK[8])))) # (!\VME_LB_INT|Selector16~1_combout\ & 
-- (!\VME_LB_INT|Selector16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b931",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Selector16~1_combout\,
	datab => \VME_LB_INT|Selector16~0_combout\,
	datac => \VME_LB_INT|DTL\(8),
	datad => \VME_LB_INT|rreg\(8),
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector23~0\,
	regout => \VME_LB_INT|REG_TESTOUT2_MASK\(8));

-- Location: LC_X37_Y26_N0
\VME_LB_INT|REG_DL1T_DL3T_P[8]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector23\ = (\VME_LB_INT|Selector16~2_combout\ & ((\VME_LB_INT|Selector23~0\ & ((M1_REG_DL1T_DL3T_P[8]))) # (!\VME_LB_INT|Selector23~0\ & (\VME_LB_INT|REG_TESTOUT1_MASK\(8))))) # (!\VME_LB_INT|Selector16~2_combout\ & 
-- (((\VME_LB_INT|Selector23~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Selector16~2_combout\,
	datab => \VME_LB_INT|REG_TESTOUT1_MASK\(8),
	datac => \VME_LB_INT|DTL\(8),
	datad => \VME_LB_INT|Selector23~0\,
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_DL1T_DL3T_P[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector23\,
	regout => \VME_LB_INT|REG_DL1T_DL3T_P\(8));

-- Location: LC_X36_Y28_N5
\VME_LB_INT|LADout[8]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|LADout\(8) = DFFEAS((\VME_LB_INT|LBSTATE.LBREADL~regout\ & (((\VME_LB_INT|Selector23\)))) # (!\VME_LB_INT|LBSTATE.LBREADL~regout\ & (\VME_LB_INT|LADout\(8))), GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , , \VME_LB_INT|rreg\(24), , , 
-- \VME_LB_INT|LBSTATE.LBREADH~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee44",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|LBSTATE.LBREADL~regout\,
	datab => \VME_LB_INT|LADout\(8),
	datac => \VME_LB_INT|rreg\(24),
	datad => \VME_LB_INT|Selector23\,
	aclr => \ALT_INV_nLBRES~combout\,
	sload => \VME_LB_INT|LBSTATE.LBREADH~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|LADout\(8));

-- Location: LC_X36_Y29_N0
\VME_LB_INT|REG_TESTOUT1_MASK[25]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|REG_TESTOUT1_MASK\(25) = DFFEAS(GND, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\, \LAD[9]~9\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \LAD[9]~9\,
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|REG_TESTOUT1_MASK\(25));

-- Location: LC_X36_Y29_N2
\VME_LB_INT|REG_DL1T_DL3T_P[25]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector6~0\ = (\VME_LB_INT|ADDR\(2) & (((M1_REG_DL1T_DL3T_P[25])))) # (!\VME_LB_INT|ADDR\(2) & ((\VME_LB_INT|Equal1~1\ & ((\VME_LB_INT|REG_TESTOUT1_MASK\(25)))) # (!\VME_LB_INT|Equal1~1\ & (M1_REG_DL1T_DL3T_P[25]))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4b0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|ADDR\(2),
	datab => \VME_LB_INT|Equal1~1\,
	datac => \LAD[9]~9\,
	datad => \VME_LB_INT|REG_TESTOUT1_MASK\(25),
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_DL1T_DL3T_P[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector6~0\,
	regout => \VME_LB_INT|REG_DL1T_DL3T_P\(25));

-- Location: LC_X38_Y27_N9
\VME_LB_INT|REG_TESTOUT2_MASK[25]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|REG_TESTOUT2_MASK\(25) = DFFEAS((((\LAD[9]~9\))), GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datad => \LAD[9]~9\,
	aclr => GND,
	ena => \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|REG_TESTOUT2_MASK\(25));

-- Location: LC_X36_Y28_N8
\VME_LB_INT|rreg[25]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|rreg\(25) = DFFEAS((\VME_LB_INT|Equal2~0_combout\ & (((\VME_LB_INT|REG_TESTOUT2_MASK\(25))))) # (!\VME_LB_INT|Equal2~0_combout\ & (\VME_LB_INT|Selector6~0\ & (!\VME_LB_INT|WideNor0~0_combout\))), GLOBAL(\LCLK~combout\), 
-- GLOBAL(\nLBRES~combout\), , \VME_LB_INT|rreg[16]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f022",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Selector6~0\,
	datab => \VME_LB_INT|WideNor0~0_combout\,
	datac => \VME_LB_INT|REG_TESTOUT2_MASK\(25),
	datad => \VME_LB_INT|Equal2~0_combout\,
	aclr => \ALT_INV_nLBRES~combout\,
	ena => \VME_LB_INT|rreg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|rreg\(25));

-- Location: LC_X38_Y27_N8
\VME_LB_INT|DTL[9]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|DTL\(9) = DFFEAS((((\LAD[9]~9\))), GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , \VME_LB_INT|LBSTATE.LBWRITEL~regout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datad => \LAD[9]~9\,
	aclr => \ALT_INV_nLBRES~combout\,
	ena => \VME_LB_INT|LBSTATE.LBWRITEL~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|DTL\(9));

-- Location: LC_X36_Y26_N3
\VME_LB_INT|rreg[9]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|rreg\(9) = DFFEAS(GND, GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , \VME_LB_INT|LBSTATE.LBREADL~regout\, \VME_LB_INT|Selector22\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \VME_LB_INT|Selector22\,
	aclr => \ALT_INV_nLBRES~combout\,
	sload => VCC,
	ena => \VME_LB_INT|LBSTATE.LBREADL~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|rreg\(9));

-- Location: LC_X36_Y26_N4
\VME_LB_INT|REG_TESTOUT2_MASK[9]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector22~0\ = (\VME_LB_INT|Selector16~1_combout\ & ((\VME_LB_INT|Selector16~0_combout\ & ((\VME_LB_INT|rreg\(9)))) # (!\VME_LB_INT|Selector16~0_combout\ & (M1_REG_TESTOUT2_MASK[9])))) # (!\VME_LB_INT|Selector16~1_combout\ & 
-- (\VME_LB_INT|Selector16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Selector16~1_combout\,
	datab => \VME_LB_INT|Selector16~0_combout\,
	datac => \VME_LB_INT|DTL\(9),
	datad => \VME_LB_INT|rreg\(9),
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector22~0\,
	regout => \VME_LB_INT|REG_TESTOUT2_MASK\(9));

-- Location: LC_X37_Y26_N1
\VME_LB_INT|REG_TESTOUT1_MASK[9]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|REG_TESTOUT1_MASK\(9) = DFFEAS(GND, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\, \VME_LB_INT|DTL\(9), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \VME_LB_INT|DTL\(9),
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|REG_TESTOUT1_MASK\(9));

-- Location: LC_X37_Y26_N5
\VME_LB_INT|REG_DL1T_DL3T_P[9]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector22\ = (\VME_LB_INT|Selector16~2_combout\ & ((\VME_LB_INT|Selector22~0\ & ((\VME_LB_INT|REG_TESTOUT1_MASK\(9)))) # (!\VME_LB_INT|Selector22~0\ & (M1_REG_DL1T_DL3T_P[9])))) # (!\VME_LB_INT|Selector16~2_combout\ & 
-- (\VME_LB_INT|Selector22~0\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Selector16~2_combout\,
	datab => \VME_LB_INT|Selector22~0\,
	datac => \VME_LB_INT|DTL\(9),
	datad => \VME_LB_INT|REG_TESTOUT1_MASK\(9),
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_DL1T_DL3T_P[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector22\,
	regout => \VME_LB_INT|REG_DL1T_DL3T_P\(9));

-- Location: LC_X36_Y28_N3
\VME_LB_INT|LADout[9]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|LADout\(9) = DFFEAS((\VME_LB_INT|LBSTATE.LBREADL~regout\ & (((\VME_LB_INT|Selector22\)))) # (!\VME_LB_INT|LBSTATE.LBREADL~regout\ & (\VME_LB_INT|LADout\(9))), GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , , \VME_LB_INT|rreg\(25), , , 
-- \VME_LB_INT|LBSTATE.LBREADH~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee44",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|LBSTATE.LBREADL~regout\,
	datab => \VME_LB_INT|LADout\(9),
	datac => \VME_LB_INT|rreg\(25),
	datad => \VME_LB_INT|Selector22\,
	aclr => \ALT_INV_nLBRES~combout\,
	sload => \VME_LB_INT|LBSTATE.LBREADH~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|LADout\(9));

-- Location: LC_X34_Y26_N8
\VME_LB_INT|DTL[10]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|DTL\(10) = DFFEAS((((\LAD[10]~10\))), GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , \VME_LB_INT|LBSTATE.LBWRITEL~regout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datad => \LAD[10]~10\,
	aclr => \ALT_INV_nLBRES~combout\,
	ena => \VME_LB_INT|LBSTATE.LBWRITEL~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|DTL\(10));

-- Location: LC_X34_Y26_N2
\VME_LB_INT|REG_TESTOUT1_MASK[10]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|REG_TESTOUT1_MASK\(10) = DFFEAS(GND, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\, \VME_LB_INT|DTL\(10), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \VME_LB_INT|DTL\(10),
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|REG_TESTOUT1_MASK\(10));

-- Location: LC_X37_Y28_N4
\VME_LB_INT|rreg[10]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|rreg\(10) = DFFEAS(GND, GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , \VME_LB_INT|LBSTATE.LBREADL~regout\, \VME_LB_INT|Selector21\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \VME_LB_INT|Selector21\,
	aclr => \ALT_INV_nLBRES~combout\,
	sload => VCC,
	ena => \VME_LB_INT|LBSTATE.LBREADL~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|rreg\(10));

-- Location: LC_X36_Y26_N2
\VME_LB_INT|REG_TESTOUT2_MASK[10]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector21~0\ = (\VME_LB_INT|Selector16~1_combout\ & ((\VME_LB_INT|Selector16~0_combout\ & ((\VME_LB_INT|rreg\(10)))) # (!\VME_LB_INT|Selector16~0_combout\ & (M1_REG_TESTOUT2_MASK[10])))) # (!\VME_LB_INT|Selector16~1_combout\ & 
-- (!\VME_LB_INT|Selector16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b931",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Selector16~1_combout\,
	datab => \VME_LB_INT|Selector16~0_combout\,
	datac => \VME_LB_INT|DTL\(10),
	datad => \VME_LB_INT|rreg\(10),
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector21~0\,
	regout => \VME_LB_INT|REG_TESTOUT2_MASK\(10));

-- Location: LC_X37_Y26_N6
\VME_LB_INT|REG_DL1T_DL3T_P[10]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector21\ = (\VME_LB_INT|Selector16~2_combout\ & ((\VME_LB_INT|Selector21~0\ & ((M1_REG_DL1T_DL3T_P[10]))) # (!\VME_LB_INT|Selector21~0\ & (\VME_LB_INT|REG_TESTOUT1_MASK\(10))))) # (!\VME_LB_INT|Selector16~2_combout\ & 
-- (((\VME_LB_INT|Selector21~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Selector16~2_combout\,
	datab => \VME_LB_INT|REG_TESTOUT1_MASK\(10),
	datac => \VME_LB_INT|DTL\(10),
	datad => \VME_LB_INT|Selector21~0\,
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_DL1T_DL3T_P[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector21\,
	regout => \VME_LB_INT|REG_DL1T_DL3T_P\(10));

-- Location: LC_X34_Y26_N6
\VME_LB_INT|REG_TESTOUT1_MASK[26]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|REG_TESTOUT1_MASK\(26) = DFFEAS((((\LAD[10]~10\))), GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datad => \LAD[10]~10\,
	aclr => GND,
	ena => \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|REG_TESTOUT1_MASK\(26));

-- Location: LC_X36_Y29_N6
\VME_LB_INT|REG_DL1T_DL3T_P[26]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector5~0\ = (\VME_LB_INT|Equal1~1\ & ((\VME_LB_INT|ADDR\(2) & ((M1_REG_DL1T_DL3T_P[26]))) # (!\VME_LB_INT|ADDR\(2) & (\VME_LB_INT|REG_TESTOUT1_MASK\(26))))) # (!\VME_LB_INT|Equal1~1\ & (((M1_REG_DL1T_DL3T_P[26]))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0b8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|REG_TESTOUT1_MASK\(26),
	datab => \VME_LB_INT|Equal1~1\,
	datac => \LAD[10]~10\,
	datad => \VME_LB_INT|ADDR\(2),
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_DL1T_DL3T_P[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector5~0\,
	regout => \VME_LB_INT|REG_DL1T_DL3T_P\(26));

-- Location: LC_X34_Y28_N8
\VME_LB_INT|REG_TESTOUT2_MASK[26]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|REG_TESTOUT2_MASK\(26) = DFFEAS(GND, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\, \LAD[10]~10\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \LAD[10]~10\,
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|REG_TESTOUT2_MASK\(26));

-- Location: LC_X37_Y29_N9
\VME_LB_INT|rreg[26]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|rreg\(26) = DFFEAS((\VME_LB_INT|Equal2~0_combout\ & (((\VME_LB_INT|REG_TESTOUT2_MASK\(26))))) # (!\VME_LB_INT|Equal2~0_combout\ & (\VME_LB_INT|Selector5~0\ & ((!\VME_LB_INT|WideNor0~0_combout\)))), GLOBAL(\LCLK~combout\), 
-- GLOBAL(\nLBRES~combout\), , \VME_LB_INT|rreg[16]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0e2",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Selector5~0\,
	datab => \VME_LB_INT|Equal2~0_combout\,
	datac => \VME_LB_INT|REG_TESTOUT2_MASK\(26),
	datad => \VME_LB_INT|WideNor0~0_combout\,
	aclr => \ALT_INV_nLBRES~combout\,
	ena => \VME_LB_INT|rreg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|rreg\(26));

-- Location: LC_X37_Y29_N3
\VME_LB_INT|LADout[10]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|LADout\(10) = DFFEAS((\VME_LB_INT|LBSTATE.LBREADL~regout\ & (\VME_LB_INT|Selector21\)) # (!\VME_LB_INT|LBSTATE.LBREADL~regout\ & (((\VME_LB_INT|LADout\(10))))), GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , , \VME_LB_INT|rreg\(26), , , 
-- \VME_LB_INT|LBSTATE.LBREADH~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb88",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Selector21\,
	datab => \VME_LB_INT|LBSTATE.LBREADL~regout\,
	datac => \VME_LB_INT|rreg\(26),
	datad => \VME_LB_INT|LADout\(10),
	aclr => \ALT_INV_nLBRES~combout\,
	sload => \VME_LB_INT|LBSTATE.LBREADH~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|LADout\(10));

-- Location: LC_X38_Y27_N2
\VME_LB_INT|DTL[11]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|DTL\(11) = DFFEAS((((\LAD[11]~11\))), GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , \VME_LB_INT|LBSTATE.LBWRITEL~regout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datad => \LAD[11]~11\,
	aclr => \ALT_INV_nLBRES~combout\,
	ena => \VME_LB_INT|LBSTATE.LBWRITEL~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|DTL\(11));

-- Location: LC_X37_Y26_N3
\VME_LB_INT|REG_TESTOUT1_MASK[11]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|REG_TESTOUT1_MASK\(11) = DFFEAS(GND, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\, \VME_LB_INT|DTL\(11), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \VME_LB_INT|DTL\(11),
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|REG_TESTOUT1_MASK\(11));

-- Location: LC_X37_Y27_N6
\VME_LB_INT|rreg[11]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|rreg\(11) = DFFEAS(GND, GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , \VME_LB_INT|LBSTATE.LBREADL~regout\, \VME_LB_INT|Selector20\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \VME_LB_INT|Selector20\,
	aclr => \ALT_INV_nLBRES~combout\,
	sload => VCC,
	ena => \VME_LB_INT|LBSTATE.LBREADL~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|rreg\(11));

-- Location: LC_X37_Y27_N4
\VME_LB_INT|REG_TESTOUT2_MASK[11]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector20~0\ = (\VME_LB_INT|Selector16~1_combout\ & ((\VME_LB_INT|Selector16~0_combout\ & ((\VME_LB_INT|rreg\(11)))) # (!\VME_LB_INT|Selector16~0_combout\ & (M1_REG_TESTOUT2_MASK[11])))) # (!\VME_LB_INT|Selector16~1_combout\ & 
-- (\VME_LB_INT|Selector16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Selector16~1_combout\,
	datab => \VME_LB_INT|Selector16~0_combout\,
	datac => \VME_LB_INT|DTL\(11),
	datad => \VME_LB_INT|rreg\(11),
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector20~0\,
	regout => \VME_LB_INT|REG_TESTOUT2_MASK\(11));

-- Location: LC_X37_Y26_N9
\VME_LB_INT|REG_DL1T_DL3T_P[11]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector20\ = (\VME_LB_INT|Selector16~2_combout\ & ((\VME_LB_INT|Selector20~0\ & (\VME_LB_INT|REG_TESTOUT1_MASK\(11))) # (!\VME_LB_INT|Selector20~0\ & ((M1_REG_DL1T_DL3T_P[11]))))) # (!\VME_LB_INT|Selector16~2_combout\ & 
-- (((\VME_LB_INT|Selector20~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Selector16~2_combout\,
	datab => \VME_LB_INT|REG_TESTOUT1_MASK\(11),
	datac => \VME_LB_INT|DTL\(11),
	datad => \VME_LB_INT|Selector20~0\,
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_DL1T_DL3T_P[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector20\,
	regout => \VME_LB_INT|REG_DL1T_DL3T_P\(11));

-- Location: LC_X36_Y29_N5
\VME_LB_INT|REG_TESTOUT1_MASK[27]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|REG_TESTOUT1_MASK\(27) = DFFEAS(GND, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\, \LAD[11]~11\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \LAD[11]~11\,
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|REG_TESTOUT1_MASK\(27));

-- Location: LC_X36_Y29_N8
\VME_LB_INT|REG_DL1T_DL3T_P[27]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector4~0\ = (\VME_LB_INT|ADDR\(2) & (((M1_REG_DL1T_DL3T_P[27])))) # (!\VME_LB_INT|ADDR\(2) & ((\VME_LB_INT|Equal1~1\ & ((\VME_LB_INT|REG_TESTOUT1_MASK\(27)))) # (!\VME_LB_INT|Equal1~1\ & (M1_REG_DL1T_DL3T_P[27]))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4b0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|ADDR\(2),
	datab => \VME_LB_INT|Equal1~1\,
	datac => \LAD[11]~11\,
	datad => \VME_LB_INT|REG_TESTOUT1_MASK\(27),
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_DL1T_DL3T_P[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector4~0\,
	regout => \VME_LB_INT|REG_DL1T_DL3T_P\(27));

-- Location: LC_X38_Y27_N7
\VME_LB_INT|REG_TESTOUT2_MASK[27]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|REG_TESTOUT2_MASK\(27) = DFFEAS((((\LAD[11]~11\))), GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datad => \LAD[11]~11\,
	aclr => GND,
	ena => \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|REG_TESTOUT2_MASK\(27));

-- Location: LC_X37_Y29_N4
\VME_LB_INT|rreg[27]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|rreg\(27) = DFFEAS((\VME_LB_INT|Equal2~0_combout\ & (((\VME_LB_INT|REG_TESTOUT2_MASK\(27))))) # (!\VME_LB_INT|Equal2~0_combout\ & (\VME_LB_INT|Selector4~0\ & ((!\VME_LB_INT|WideNor0~0_combout\)))), GLOBAL(\LCLK~combout\), 
-- GLOBAL(\nLBRES~combout\), , \VME_LB_INT|rreg[16]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0e2",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Selector4~0\,
	datab => \VME_LB_INT|Equal2~0_combout\,
	datac => \VME_LB_INT|REG_TESTOUT2_MASK\(27),
	datad => \VME_LB_INT|WideNor0~0_combout\,
	aclr => \ALT_INV_nLBRES~combout\,
	ena => \VME_LB_INT|rreg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|rreg\(27));

-- Location: LC_X37_Y29_N6
\VME_LB_INT|LADout[11]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|LADout\(11) = DFFEAS((\VME_LB_INT|LBSTATE.LBREADL~regout\ & (\VME_LB_INT|Selector20\)) # (!\VME_LB_INT|LBSTATE.LBREADL~regout\ & (((\VME_LB_INT|LADout\(11))))), GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , , \VME_LB_INT|rreg\(27), , , 
-- \VME_LB_INT|LBSTATE.LBREADH~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb88",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Selector20\,
	datab => \VME_LB_INT|LBSTATE.LBREADL~regout\,
	datac => \VME_LB_INT|rreg\(27),
	datad => \VME_LB_INT|LADout\(11),
	aclr => \ALT_INV_nLBRES~combout\,
	sload => \VME_LB_INT|LBSTATE.LBREADH~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|LADout\(11));

-- Location: LC_X38_Y27_N0
\VME_LB_INT|DTL[12]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|DTL\(12) = DFFEAS(GND, GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , \VME_LB_INT|LBSTATE.LBWRITEL~regout\, \LAD[12]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \LAD[12]~12\,
	aclr => \ALT_INV_nLBRES~combout\,
	sload => VCC,
	ena => \VME_LB_INT|LBSTATE.LBWRITEL~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|DTL\(12));

-- Location: LC_X37_Y26_N4
\VME_LB_INT|REG_TESTOUT1_MASK[12]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|REG_TESTOUT1_MASK\(12) = DFFEAS((((\VME_LB_INT|DTL\(12)))), GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datad => \VME_LB_INT|DTL\(12),
	aclr => GND,
	ena => \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|REG_TESTOUT1_MASK\(12));

-- Location: LC_X37_Y27_N5
\VME_LB_INT|rreg[12]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|rreg\(12) = DFFEAS(GND, GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , \VME_LB_INT|LBSTATE.LBREADL~regout\, \VME_LB_INT|Selector19\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \VME_LB_INT|Selector19\,
	aclr => \ALT_INV_nLBRES~combout\,
	sload => VCC,
	ena => \VME_LB_INT|LBSTATE.LBREADL~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|rreg\(12));

-- Location: LC_X37_Y27_N2
\VME_LB_INT|REG_TESTOUT2_MASK[12]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector19~0\ = (\VME_LB_INT|Selector16~1_combout\ & ((\VME_LB_INT|Selector16~0_combout\ & ((\VME_LB_INT|rreg\(12)))) # (!\VME_LB_INT|Selector16~0_combout\ & (M1_REG_TESTOUT2_MASK[12])))) # (!\VME_LB_INT|Selector16~1_combout\ & 
-- (\VME_LB_INT|Selector16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Selector16~1_combout\,
	datab => \VME_LB_INT|Selector16~0_combout\,
	datac => \VME_LB_INT|DTL\(12),
	datad => \VME_LB_INT|rreg\(12),
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector19~0\,
	regout => \VME_LB_INT|REG_TESTOUT2_MASK\(12));

-- Location: LC_X37_Y28_N6
\VME_LB_INT|REG_DL1T_DL3T_P[12]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector19\ = (\VME_LB_INT|Selector16~2_combout\ & ((\VME_LB_INT|Selector19~0\ & (\VME_LB_INT|REG_TESTOUT1_MASK\(12))) # (!\VME_LB_INT|Selector19~0\ & ((M1_REG_DL1T_DL3T_P[12]))))) # (!\VME_LB_INT|Selector16~2_combout\ & 
-- (((\VME_LB_INT|Selector19~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Selector16~2_combout\,
	datab => \VME_LB_INT|REG_TESTOUT1_MASK\(12),
	datac => \VME_LB_INT|DTL\(12),
	datad => \VME_LB_INT|Selector19~0\,
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_DL1T_DL3T_P[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector19\,
	regout => \VME_LB_INT|REG_DL1T_DL3T_P\(12));

-- Location: LC_X38_Y27_N6
\VME_LB_INT|REG_TESTOUT2_MASK[28]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|REG_TESTOUT2_MASK\(28) = DFFEAS(GND, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\, \LAD[12]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \LAD[12]~12\,
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|REG_TESTOUT2_MASK\(28));

-- Location: LC_X36_Y27_N2
\VME_LB_INT|REG_TESTOUT1_MASK[28]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|REG_TESTOUT1_MASK\(28) = DFFEAS(GND, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\, \LAD[12]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \LAD[12]~12\,
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|REG_TESTOUT1_MASK\(28));

-- Location: LC_X36_Y27_N4
\VME_LB_INT|REG_DL1T_DL3T_P[28]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector3~0\ = (\VME_LB_INT|ADDR\(2) & (((M1_REG_DL1T_DL3T_P[28])))) # (!\VME_LB_INT|ADDR\(2) & ((\VME_LB_INT|Equal1~1\ & (\VME_LB_INT|REG_TESTOUT1_MASK\(28))) # (!\VME_LB_INT|Equal1~1\ & ((M1_REG_DL1T_DL3T_P[28])))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|REG_TESTOUT1_MASK\(28),
	datab => \VME_LB_INT|ADDR\(2),
	datac => \LAD[12]~12\,
	datad => \VME_LB_INT|Equal1~1\,
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_DL1T_DL3T_P[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector3~0\,
	regout => \VME_LB_INT|REG_DL1T_DL3T_P\(28));

-- Location: LC_X37_Y29_N8
\VME_LB_INT|rreg[28]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|rreg\(28) = DFFEAS((\VME_LB_INT|Equal2~0_combout\ & (\VME_LB_INT|REG_TESTOUT2_MASK\(28))) # (!\VME_LB_INT|Equal2~0_combout\ & (((\VME_LB_INT|Selector3~0\ & !\VME_LB_INT|WideNor0~0_combout\)))), GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), 
-- , \VME_LB_INT|rreg[16]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0ac",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|REG_TESTOUT2_MASK\(28),
	datab => \VME_LB_INT|Selector3~0\,
	datac => \VME_LB_INT|Equal2~0_combout\,
	datad => \VME_LB_INT|WideNor0~0_combout\,
	aclr => \ALT_INV_nLBRES~combout\,
	ena => \VME_LB_INT|rreg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|rreg\(28));

-- Location: LC_X37_Y29_N1
\VME_LB_INT|LADout[12]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|LADout\(12) = DFFEAS((\VME_LB_INT|LBSTATE.LBREADL~regout\ & (\VME_LB_INT|Selector19\)) # (!\VME_LB_INT|LBSTATE.LBREADL~regout\ & (((\VME_LB_INT|LADout\(12))))), GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , , \VME_LB_INT|rreg\(28), , , 
-- \VME_LB_INT|LBSTATE.LBREADH~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb88",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Selector19\,
	datab => \VME_LB_INT|LBSTATE.LBREADL~regout\,
	datac => \VME_LB_INT|rreg\(28),
	datad => \VME_LB_INT|LADout\(12),
	aclr => \ALT_INV_nLBRES~combout\,
	sload => \VME_LB_INT|LBSTATE.LBREADH~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|LADout\(12));

-- Location: LC_X38_Y27_N5
\VME_LB_INT|DTL[13]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|DTL\(13) = DFFEAS(GND, GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , \VME_LB_INT|LBSTATE.LBWRITEL~regout\, \LAD[13]~13\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \LAD[13]~13\,
	aclr => \ALT_INV_nLBRES~combout\,
	sload => VCC,
	ena => \VME_LB_INT|LBSTATE.LBWRITEL~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|DTL\(13));

-- Location: LC_X37_Y26_N8
\VME_LB_INT|REG_TESTOUT1_MASK[13]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|REG_TESTOUT1_MASK\(13) = DFFEAS(GND, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\, \VME_LB_INT|DTL\(13), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \VME_LB_INT|DTL\(13),
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|REG_TESTOUT1_MASK\(13));

-- Location: LC_X37_Y27_N0
\VME_LB_INT|rreg[13]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|rreg\(13) = DFFEAS(GND, GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , \VME_LB_INT|LBSTATE.LBREADL~regout\, \VME_LB_INT|Selector18\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \VME_LB_INT|Selector18\,
	aclr => \ALT_INV_nLBRES~combout\,
	sload => VCC,
	ena => \VME_LB_INT|LBSTATE.LBREADL~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|rreg\(13));

-- Location: LC_X37_Y27_N1
\VME_LB_INT|REG_TESTOUT2_MASK[13]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector18~0\ = (\VME_LB_INT|Selector16~1_combout\ & ((\VME_LB_INT|Selector16~0_combout\ & ((\VME_LB_INT|rreg\(13)))) # (!\VME_LB_INT|Selector16~0_combout\ & (M1_REG_TESTOUT2_MASK[13])))) # (!\VME_LB_INT|Selector16~1_combout\ & 
-- (\VME_LB_INT|Selector16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Selector16~1_combout\,
	datab => \VME_LB_INT|Selector16~0_combout\,
	datac => \VME_LB_INT|DTL\(13),
	datad => \VME_LB_INT|rreg\(13),
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector18~0\,
	regout => \VME_LB_INT|REG_TESTOUT2_MASK\(13));

-- Location: LC_X37_Y26_N2
\VME_LB_INT|REG_DL1T_DL3T_P[13]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector18\ = (\VME_LB_INT|Selector16~2_combout\ & ((\VME_LB_INT|Selector18~0\ & (\VME_LB_INT|REG_TESTOUT1_MASK\(13))) # (!\VME_LB_INT|Selector18~0\ & ((M1_REG_DL1T_DL3T_P[13]))))) # (!\VME_LB_INT|Selector16~2_combout\ & 
-- (((\VME_LB_INT|Selector18~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Selector16~2_combout\,
	datab => \VME_LB_INT|REG_TESTOUT1_MASK\(13),
	datac => \VME_LB_INT|DTL\(13),
	datad => \VME_LB_INT|Selector18~0\,
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_DL1T_DL3T_P[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector18\,
	regout => \VME_LB_INT|REG_DL1T_DL3T_P\(13));

-- Location: LC_X36_Y29_N7
\VME_LB_INT|REG_TESTOUT1_MASK[29]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|REG_TESTOUT1_MASK\(29) = DFFEAS(GND, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\, \LAD[13]~13\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \LAD[13]~13\,
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|REG_TESTOUT1_MASK\(29));

-- Location: LC_X36_Y29_N1
\VME_LB_INT|REG_DL1T_DL3T_P[29]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector2~0\ = (\VME_LB_INT|Equal1~1\ & ((\VME_LB_INT|ADDR\(2) & ((M1_REG_DL1T_DL3T_P[29]))) # (!\VME_LB_INT|ADDR\(2) & (\VME_LB_INT|REG_TESTOUT1_MASK\(29))))) # (!\VME_LB_INT|Equal1~1\ & (((M1_REG_DL1T_DL3T_P[29]))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0b8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|REG_TESTOUT1_MASK\(29),
	datab => \VME_LB_INT|Equal1~1\,
	datac => \LAD[13]~13\,
	datad => \VME_LB_INT|ADDR\(2),
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_DL1T_DL3T_P[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector2~0\,
	regout => \VME_LB_INT|REG_DL1T_DL3T_P\(29));

-- Location: LC_X38_Y27_N3
\VME_LB_INT|REG_TESTOUT2_MASK[29]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|REG_TESTOUT2_MASK\(29) = DFFEAS(GND, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\, \LAD[13]~13\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \LAD[13]~13\,
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|REG_TESTOUT2_MASK\(29));

-- Location: LC_X37_Y29_N2
\VME_LB_INT|rreg[29]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|rreg\(29) = DFFEAS((\VME_LB_INT|Equal2~0_combout\ & (((\VME_LB_INT|REG_TESTOUT2_MASK\(29))))) # (!\VME_LB_INT|Equal2~0_combout\ & (\VME_LB_INT|Selector2~0\ & (!\VME_LB_INT|WideNor0~0_combout\))), GLOBAL(\LCLK~combout\), 
-- GLOBAL(\nLBRES~combout\), , \VME_LB_INT|rreg[16]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f202",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Selector2~0\,
	datab => \VME_LB_INT|WideNor0~0_combout\,
	datac => \VME_LB_INT|Equal2~0_combout\,
	datad => \VME_LB_INT|REG_TESTOUT2_MASK\(29),
	aclr => \ALT_INV_nLBRES~combout\,
	ena => \VME_LB_INT|rreg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|rreg\(29));

-- Location: LC_X37_Y29_N0
\VME_LB_INT|LADout[13]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|LADout\(13) = DFFEAS((\VME_LB_INT|LBSTATE.LBREADL~regout\ & (\VME_LB_INT|Selector18\)) # (!\VME_LB_INT|LBSTATE.LBREADL~regout\ & (((\VME_LB_INT|LADout\(13))))), GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , , \VME_LB_INT|rreg\(29), , , 
-- \VME_LB_INT|LBSTATE.LBREADH~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb88",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Selector18\,
	datab => \VME_LB_INT|LBSTATE.LBREADL~regout\,
	datac => \VME_LB_INT|rreg\(29),
	datad => \VME_LB_INT|LADout\(13),
	aclr => \ALT_INV_nLBRES~combout\,
	sload => \VME_LB_INT|LBSTATE.LBREADH~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|LADout\(13));

-- Location: LC_X34_Y28_N7
\VME_LB_INT|REG_TESTOUT2_MASK[30]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|REG_TESTOUT2_MASK\(30) = DFFEAS((((\LAD[14]~14\))), GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datad => \LAD[14]~14\,
	aclr => GND,
	ena => \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|REG_TESTOUT2_MASK\(30));

-- Location: LC_X34_Y28_N1
\VME_LB_INT|REG_TESTOUT1_MASK[30]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|REG_TESTOUT1_MASK\(30) = DFFEAS((((\LAD[14]~14\))), GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datad => \LAD[14]~14\,
	aclr => GND,
	ena => \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|REG_TESTOUT1_MASK\(30));

-- Location: LC_X36_Y29_N4
\VME_LB_INT|REG_DL1T_DL3T_P[30]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector1~0\ = (\VME_LB_INT|Equal1~1\ & ((\VME_LB_INT|ADDR\(2) & ((M1_REG_DL1T_DL3T_P[30]))) # (!\VME_LB_INT|ADDR\(2) & (\VME_LB_INT|REG_TESTOUT1_MASK\(30))))) # (!\VME_LB_INT|Equal1~1\ & (((M1_REG_DL1T_DL3T_P[30]))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0b8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|REG_TESTOUT1_MASK\(30),
	datab => \VME_LB_INT|Equal1~1\,
	datac => \LAD[14]~14\,
	datad => \VME_LB_INT|ADDR\(2),
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_DL1T_DL3T_P[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector1~0\,
	regout => \VME_LB_INT|REG_DL1T_DL3T_P\(30));

-- Location: LC_X36_Y30_N2
\VME_LB_INT|rreg[30]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|rreg\(30) = DFFEAS((\VME_LB_INT|Equal2~0_combout\ & (((\VME_LB_INT|REG_TESTOUT2_MASK\(30))))) # (!\VME_LB_INT|Equal2~0_combout\ & (!\VME_LB_INT|WideNor0~0_combout\ & ((\VME_LB_INT|Selector1~0\)))), GLOBAL(\LCLK~combout\), 
-- GLOBAL(\nLBRES~combout\), , \VME_LB_INT|rreg[16]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b1a0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Equal2~0_combout\,
	datab => \VME_LB_INT|WideNor0~0_combout\,
	datac => \VME_LB_INT|REG_TESTOUT2_MASK\(30),
	datad => \VME_LB_INT|Selector1~0\,
	aclr => \ALT_INV_nLBRES~combout\,
	ena => \VME_LB_INT|rreg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|rreg\(30));

-- Location: LC_X38_Y28_N2
\VME_LB_INT|DTL[14]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|DTL\(14) = DFFEAS((((\LAD[14]~14\))), GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , \VME_LB_INT|LBSTATE.LBWRITEL~regout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datad => \LAD[14]~14\,
	aclr => \ALT_INV_nLBRES~combout\,
	ena => \VME_LB_INT|LBSTATE.LBWRITEL~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|DTL\(14));

-- Location: LC_X37_Y27_N3
\VME_LB_INT|rreg[14]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|rreg\(14) = DFFEAS(GND, GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , \VME_LB_INT|LBSTATE.LBREADL~regout\, \VME_LB_INT|Selector17\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \VME_LB_INT|Selector17\,
	aclr => \ALT_INV_nLBRES~combout\,
	sload => VCC,
	ena => \VME_LB_INT|LBSTATE.LBREADL~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|rreg\(14));

-- Location: LC_X37_Y27_N8
\VME_LB_INT|REG_TESTOUT2_MASK[14]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector17~0\ = (\VME_LB_INT|Selector16~1_combout\ & ((\VME_LB_INT|Selector16~0_combout\ & ((\VME_LB_INT|rreg\(14)))) # (!\VME_LB_INT|Selector16~0_combout\ & (M1_REG_TESTOUT2_MASK[14])))) # (!\VME_LB_INT|Selector16~1_combout\ & 
-- (\VME_LB_INT|Selector16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Selector16~1_combout\,
	datab => \VME_LB_INT|Selector16~0_combout\,
	datac => \VME_LB_INT|DTL\(14),
	datad => \VME_LB_INT|rreg\(14),
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector17~0\,
	regout => \VME_LB_INT|REG_TESTOUT2_MASK\(14));

-- Location: LC_X38_Y28_N5
\VME_LB_INT|REG_TESTOUT1_MASK[14]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|REG_TESTOUT1_MASK\(14) = DFFEAS(GND, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\, \VME_LB_INT|DTL\(14), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \VME_LB_INT|DTL\(14),
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|REG_TESTOUT1_MASK\(14));

-- Location: LC_X37_Y28_N2
\VME_LB_INT|REG_DL1T_DL3T_P[14]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector17\ = (\VME_LB_INT|Selector16~2_combout\ & ((\VME_LB_INT|Selector17~0\ & ((\VME_LB_INT|REG_TESTOUT1_MASK\(14)))) # (!\VME_LB_INT|Selector17~0\ & (M1_REG_DL1T_DL3T_P[14])))) # (!\VME_LB_INT|Selector16~2_combout\ & 
-- (\VME_LB_INT|Selector17~0\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Selector16~2_combout\,
	datab => \VME_LB_INT|Selector17~0\,
	datac => \VME_LB_INT|DTL\(14),
	datad => \VME_LB_INT|REG_TESTOUT1_MASK\(14),
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_DL1T_DL3T_P[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector17\,
	regout => \VME_LB_INT|REG_DL1T_DL3T_P\(14));

-- Location: LC_X36_Y30_N4
\VME_LB_INT|LADout[14]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|LADout\(14) = DFFEAS((\VME_LB_INT|LBSTATE.LBREADL~regout\ & (((\VME_LB_INT|Selector17\)))) # (!\VME_LB_INT|LBSTATE.LBREADL~regout\ & (\VME_LB_INT|LADout\(14))), GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , , \VME_LB_INT|rreg\(30), , , 
-- \VME_LB_INT|LBSTATE.LBREADH~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee44",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|LBSTATE.LBREADL~regout\,
	datab => \VME_LB_INT|LADout\(14),
	datac => \VME_LB_INT|rreg\(30),
	datad => \VME_LB_INT|Selector17\,
	aclr => \ALT_INV_nLBRES~combout\,
	sload => \VME_LB_INT|LBSTATE.LBREADH~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|LADout\(14));

-- Location: LC_X38_Y28_N4
\VME_LB_INT|DTL[15]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|DTL\(15) = DFFEAS(GND, GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , \VME_LB_INT|LBSTATE.LBWRITEL~regout\, \LAD[15]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \LAD[15]~15\,
	aclr => \ALT_INV_nLBRES~combout\,
	sload => VCC,
	ena => \VME_LB_INT|LBSTATE.LBWRITEL~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|DTL\(15));

-- Location: LC_X37_Y28_N9
\VME_LB_INT|rreg[15]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|rreg\(15) = DFFEAS((((\VME_LB_INT|Selector16\))), GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , \VME_LB_INT|LBSTATE.LBREADL~regout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datad => \VME_LB_INT|Selector16\,
	aclr => \ALT_INV_nLBRES~combout\,
	ena => \VME_LB_INT|LBSTATE.LBREADL~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|rreg\(15));

-- Location: LC_X37_Y27_N7
\VME_LB_INT|REG_TESTOUT2_MASK[15]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector16~3\ = (\VME_LB_INT|Selector16~1_combout\ & ((\VME_LB_INT|Selector16~0_combout\ & ((\VME_LB_INT|rreg\(15)))) # (!\VME_LB_INT|Selector16~0_combout\ & (M1_REG_TESTOUT2_MASK[15])))) # (!\VME_LB_INT|Selector16~1_combout\ & 
-- (\VME_LB_INT|Selector16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Selector16~1_combout\,
	datab => \VME_LB_INT|Selector16~0_combout\,
	datac => \VME_LB_INT|DTL\(15),
	datad => \VME_LB_INT|rreg\(15),
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector16~3\,
	regout => \VME_LB_INT|REG_TESTOUT2_MASK\(15));

-- Location: LC_X38_Y28_N6
\VME_LB_INT|REG_TESTOUT1_MASK[15]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|REG_TESTOUT1_MASK\(15) = DFFEAS(GND, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\, \VME_LB_INT|DTL\(15), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \VME_LB_INT|DTL\(15),
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|REG_TESTOUT1_MASK\(15));

-- Location: LC_X37_Y28_N5
\VME_LB_INT|REG_DL1T_DL3T_P[15]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector16\ = (\VME_LB_INT|Selector16~2_combout\ & ((\VME_LB_INT|Selector16~3\ & ((\VME_LB_INT|REG_TESTOUT1_MASK\(15)))) # (!\VME_LB_INT|Selector16~3\ & (M1_REG_DL1T_DL3T_P[15])))) # (!\VME_LB_INT|Selector16~2_combout\ & 
-- (\VME_LB_INT|Selector16~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Selector16~2_combout\,
	datab => \VME_LB_INT|Selector16~3\,
	datac => \VME_LB_INT|DTL\(15),
	datad => \VME_LB_INT|REG_TESTOUT1_MASK\(15),
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_DL1T_DL3T_P[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector16\,
	regout => \VME_LB_INT|REG_DL1T_DL3T_P\(15));

-- Location: LC_X38_Y28_N8
\VME_LB_INT|REG_TESTOUT1_MASK[31]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|REG_TESTOUT1_MASK\(31) = DFFEAS(GND, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\, \LAD[15]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \LAD[15]~15\,
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT1_MASK[0]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|REG_TESTOUT1_MASK\(31));

-- Location: LC_X37_Y28_N8
\VME_LB_INT|REG_DL1T_DL3T_P[31]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector0~0\ = (\VME_LB_INT|ADDR\(2) & (((M1_REG_DL1T_DL3T_P[31])))) # (!\VME_LB_INT|ADDR\(2) & ((\VME_LB_INT|Equal1~1\ & (\VME_LB_INT|REG_TESTOUT1_MASK\(31))) # (!\VME_LB_INT|Equal1~1\ & ((M1_REG_DL1T_DL3T_P[31])))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|REG_TESTOUT1_MASK\(31),
	datab => \VME_LB_INT|ADDR\(2),
	datac => \LAD[15]~15\,
	datad => \VME_LB_INT|Equal1~1\,
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_DL1T_DL3T_P[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector0~0\,
	regout => \VME_LB_INT|REG_DL1T_DL3T_P\(31));

-- Location: LC_X38_Y29_N9
\VME_LB_INT|REG_TESTOUT2_MASK[31]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|REG_TESTOUT2_MASK\(31) = DFFEAS(GND, GLOBAL(\LCLK~combout\), VCC, , \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\, \LAD[15]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	datac => \LAD[15]~15\,
	aclr => GND,
	sload => VCC,
	ena => \VME_LB_INT|REG_TESTOUT2_MASK[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|REG_TESTOUT2_MASK\(31));

-- Location: LC_X37_Y29_N7
\VME_LB_INT|rreg[31]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|rreg\(31) = DFFEAS((\VME_LB_INT|Equal2~0_combout\ & (((\VME_LB_INT|REG_TESTOUT2_MASK\(31))))) # (!\VME_LB_INT|Equal2~0_combout\ & (\VME_LB_INT|Selector0~0\ & (!\VME_LB_INT|WideNor0~0_combout\))), GLOBAL(\LCLK~combout\), 
-- GLOBAL(\nLBRES~combout\), , \VME_LB_INT|rreg[16]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f202",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Selector0~0\,
	datab => \VME_LB_INT|WideNor0~0_combout\,
	datac => \VME_LB_INT|Equal2~0_combout\,
	datad => \VME_LB_INT|REG_TESTOUT2_MASK\(31),
	aclr => \ALT_INV_nLBRES~combout\,
	ena => \VME_LB_INT|rreg[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|rreg\(31));

-- Location: LC_X37_Y29_N5
\VME_LB_INT|LADout[15]\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|LADout\(15) = DFFEAS((\VME_LB_INT|LBSTATE.LBREADL~regout\ & (\VME_LB_INT|Selector16\)) # (!\VME_LB_INT|LBSTATE.LBREADL~regout\ & (((\VME_LB_INT|LADout\(15))))), GLOBAL(\LCLK~combout\), GLOBAL(\nLBRES~combout\), , , \VME_LB_INT|rreg\(31), , , 
-- \VME_LB_INT|LBSTATE.LBREADH~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb88",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Selector16\,
	datab => \VME_LB_INT|LBSTATE.LBREADL~regout\,
	datac => \VME_LB_INT|rreg\(31),
	datad => \VME_LB_INT|LADout\(15),
	aclr => \ALT_INV_nLBRES~combout\,
	sload => \VME_LB_INT|LBSTATE.LBREADH~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|LADout\(15));

-- Location: LC_X35_Y30_N9
\VME_LB_INT|Selector33~0\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|Selector33~0_combout\ = ((!\VME_LB_INT|LBSTATE.LBIDLE~regout\ & ((\nADS~combout\) # (!\WnR~combout\)))) # (!\VME_LB_INT|Selector34~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "23ff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \nADS~combout\,
	datab => \VME_LB_INT|LBSTATE.LBIDLE~regout\,
	datac => \WnR~combout\,
	datad => \VME_LB_INT|Selector34~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \VME_LB_INT|Selector33~0_combout\);

-- Location: LC_X35_Y30_N2
\VME_LB_INT|SUB_nREADY\ : cyclone_lcell
-- Equation(s):
-- \VME_LB_INT|SUB_nREADY~regout\ = DFFEAS((\VME_LB_INT|Selector33~0_combout\) # ((M1_SUB_nREADY & ((\VME_LB_INT|LBSTATE.LBWRITEL~regout\) # (\VME_LB_INT|LBSTATE.LBREADH~regout\)))), GLOBAL(\LCLK~combout\), VCC, , , VCC, !GLOBAL(\nLBRES~combout\), , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "faea",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \LCLK~combout\,
	dataa => \VME_LB_INT|Selector33~0_combout\,
	datab => \VME_LB_INT|LBSTATE.LBWRITEL~regout\,
	datac => VCC,
	datad => \VME_LB_INT|LBSTATE.LBREADH~regout\,
	aclr => GND,
	aload => \ALT_INV_nLBRES~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \VME_LB_INT|SUB_nREADY~regout\);

-- Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\E[3]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => E(3));

-- Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\E[4]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => E(4));

-- Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\E[5]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => E(5));

-- Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\E[6]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => E(6));

-- Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\E[7]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => E(7));

-- Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\E[8]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => E(8));

-- Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\E[9]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => E(9));

-- Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\E[10]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => E(10));

-- Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\E[11]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => E(11));

-- Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\E[14]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => E(14));

-- Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\E[15]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => E(15));

-- Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\E[19]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => E(19));

-- Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\E[20]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => E(20));

-- Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\E[21]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => E(21));

-- Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\E[22]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => E(22));

-- Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\E[23]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => E(23));

-- Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\E[24]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => E(24));

-- Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\E[25]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => E(25));

-- Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\E[26]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => E(26));

-- Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\E[27]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => E(27));

-- Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\E[30]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => E(30));

-- Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\E[31]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => E(31));

-- Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DDLY[0]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => DDLY(0));

-- Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DDLY[1]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => DDLY(1));

-- Location: PIN_N17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DDLY[2]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => DDLY(2));

-- Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DDLY[3]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => DDLY(3));

-- Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DDLY[4]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => DDLY(4));

-- Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DDLY[5]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => DDLY(5));

-- Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DDLY[6]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => DDLY(6));

-- Location: PIN_V15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DDLY[7]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => DDLY(7));

-- Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\E[0]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => E(0));

-- Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\E[1]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => E(1));

-- Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\E[12]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => E(12));

-- Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\E[13]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LTESTOUT1|output~33\,
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => E(13));

-- Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\E[16]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => E(16));

-- Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\E[17]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => E(17));

-- Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\E[28]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => E(28));

-- Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\E[29]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LTESTOUT2|output~33\,
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => E(29));

-- Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\F[0]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \F~64_combout\,
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => F(0));

-- Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\F[1]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \F~65_combout\,
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => F(1));

-- Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\F[2]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => F(2));

-- Location: PIN_W13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\F[3]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => F(3));

-- Location: PIN_T17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\F[4]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => F(4));

-- Location: PIN_R16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\F[5]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => F(5));

-- Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\F[6]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => F(6));

-- Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\F[7]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => F(7));

-- Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\F[8]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => F(8));

-- Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\F[9]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => F(9));

-- Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\F[10]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => F(10));

-- Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\F[11]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => F(11));

-- Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\F[12]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \F~66_combout\,
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => F(12));

-- Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\F[13]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => F(13));

-- Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\F[14]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => F(14));

-- Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\F[15]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => F(15));

-- Location: PIN_U14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\F[16]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \F~67_combout\,
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => F(16));

-- Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\F[17]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => F(17));

-- Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\F[18]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => F(18));

-- Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\F[19]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => F(19));

-- Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\F[20]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => F(20));

-- Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\F[21]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => F(21));

-- Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\F[22]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => F(22));

-- Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\F[23]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => F(23));

-- Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\F[24]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => F(24));

-- Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\F[25]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => F(25));

-- Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\F[26]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => F(26));

-- Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\F[27]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => F(27));

-- Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\F[28]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \F~68_combout\,
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => F(28));

-- Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\F[29]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \F~69_combout\,
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => F(29));

-- Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\F[30]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => F(30));

-- Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\F[31]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => F(31));

-- Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\C[0]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_C(0));

-- Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\C[1]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_C(1));

-- Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\C[2]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_C(2));

-- Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\C[3]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_C(3));

-- Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\C[4]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_C(4));

-- Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\C[5]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_C(5));

-- Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\C[6]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_C(6));

-- Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\C[7]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_C(7));

-- Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\C[8]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_C(8));

-- Location: PIN_T16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\C[9]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_C(9));

-- Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\C[10]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_C(10));

-- Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\C[11]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_C(11));

-- Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\C[12]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_C(12));

-- Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\C[13]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_C(13));

-- Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\C[14]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_C(14));

-- Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\C[15]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_C(15));

-- Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\C[16]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_C(16));

-- Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\C[17]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_C(17));

-- Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\C[18]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_C(18));

-- Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\C[19]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_C(19));

-- Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\C[20]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_C(20));

-- Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\C[21]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_C(21));

-- Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\C[22]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_C(22));

-- Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\C[23]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_C(23));

-- Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\C[24]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_C(24));

-- Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\C[25]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_C(25));

-- Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\C[26]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_C(26));

-- Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\C[27]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_C(27));

-- Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\C[28]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_C(28));

-- Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\C[29]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_C(29));

-- Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\C[30]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_C(30));

-- Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\C[31]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_C(31));

-- Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\D[8]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_D(8));

-- Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\D[9]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_D(9));

-- Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\D[10]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_D(10));

-- Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\D[11]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_D(11));

-- Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\D[12]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_D(12));

-- Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\D[13]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_D(13));

-- Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\D[14]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_D(14));

-- Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\D[15]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_D(15));

-- Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\D[16]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_D(16));

-- Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\D[17]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_D(17));

-- Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\D[18]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_D(18));

-- Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\D[19]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_D(19));

-- Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\D[20]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_D(20));

-- Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\D[21]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_D(21));

-- Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\D[22]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_D(22));

-- Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\D[23]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_D(23));

-- Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\D[24]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_D(24));

-- Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\D[25]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_D(25));

-- Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\D[26]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_D(26));

-- Location: PIN_K15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\D[27]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_D(27));

-- Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\D[28]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_D(28));

-- Location: PIN_M15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\D[29]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_D(29));

-- Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\D[30]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_D(30));

-- Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\D[31]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_D(31));

-- Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\GIN[1]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_GIN(1));

-- Location: PIN_P20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GOUT[0]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_GOUT(0));

-- Location: PIN_L13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GOUT[1]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_GOUT(1));

-- Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nOED~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nOED);

-- Location: PIN_N14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nOEE~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nOEE);

-- Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nOEF~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nOEF);

-- Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nOEG~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nOEG);

-- Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SELD~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SELD);

-- Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SELE~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SELE);

-- Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SELF~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SELF);

-- Location: PIN_P16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SELG~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SELG);

-- Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\PULSE[0]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_PULSE(0));

-- Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\PULSE[1]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_PULSE(1));

-- Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\PULSE[2]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_PULSE(2));

-- Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\PULSE[3]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_PULSE(3));

-- Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nSTART[2]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nSTART(2));

-- Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nSTART[3]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nSTART(3));

-- Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\START[0]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_START(0));

-- Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\START[1]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_START(1));

-- Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\WR_DLY0~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_WR_DLY0);

-- Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\WR_DLY1~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_WR_DLY1);

-- Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DIRDDLY~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DIRDDLY);

-- Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nOEDDLY0~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nOEDDLY0);

-- Location: PIN_R15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nOEDDLY1~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nOEDDLY1);

-- Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\nLEDG~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nLEDG);

-- Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\nLEDR~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nLEDR);

-- Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nREADY~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \VME_LB_INT|SUB_nREADY~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nREADY);

-- Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nINT~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nINT);
END structure;


