/*
 *
 * Automatically generated file; DO NOT EDIT.
 * NPC Configuration Menu
 *
 */
#define CONFIG_CHIPLINK_MMIO 0x40000000
#define CONFIG_DIFFTEST_REF_NAME "none"
#define CONFIG_ENGINE "interpreter"
#define CONFIG_NPC_OPEN_SIM 1
#define CONFIG_PC_RESET_OFFSET 0x0
#define CONFIG_CHIPLINK_MEM_BOUND 0xffffffff
#define CONFIG_RTC_MMIO 0xa0000048
#define CONFIG_TARGET_NATIVE_ELF 1
#define CONFIG_PS2 0x10011000
#define CONFIG_MSIZE 0x08000000
#define CONFIG_CLINT_BASE 0x02000000
#define CONFIG_CC_O2 1
#define CONFIG_MODE_SYSTEM 1
#define CONFIG_VGA_BOUND 0x211fffff
#define CONFIG_MEM_RANDOM 1
#define CONFIG_SPI_MASTER 0x10001000
#define CONFIG_SRAM 0x0f000000
#define CONFIG_CHIPLINK_MMIO_BOUND 0x7fffffff
#define CONFIG_PS2_BOUND 0x10011000
#define CONFIG_UART_BOUND 0x10000fff
#define CONFIG_CLINT_BOUND 0x0200ffff
#define CONFIG_SDRAM_BOUND 0xbfffffff
#define CONFIG_PSRAM 0x80000000
#define CONFIG_ISA_riscv 1
#define CONFIG_SRAM_BOUND 0x0f001fff
#define CONFIG_PIPELINE 1
#define CONFIG_FLASH 0x30000000
#define CONFIG_TRACE_END 1000
#define CONFIG_MROM 0x20000000
#define CONFIG_GPIO_BOUND 0x1000200f
#define CONFIG_GPIO 0x10002000
#define CONFIG_MBASE 0x80000000
#define CONFIG_TIMER_GETTIMEOFDAY 1
#define CONFIG_ENGINE_INTERPRETER 1
#define CONFIG_UART 0x10000000
#define CONFIG_CC_OPT "-O2"
#define CONFIG_CHIPLINK_MEM 0xc0000000
#define CONFIG_SDRAM 0xa0000000
#define CONFIG_SERIAL_MMIO 0xa00003f8
#define CONFIG_PSRAM_BOUND 0x9fffffff
#define CONFIG_RT_CHECK 1
#define CONFIG_SPI_MASTER_BOUND 0x10001fff
#define CONFIG_MROM_BOUND 0x20000fff
#define CONFIG_CC "gcc"
#define CONFIG_VGA 0x21000000
#define CONFIG_DIFFTEST_REF_PATH "none"
#define CONFIG_FLASH_BOUND 0x3fffffff
#define CONFIG_TRACE_START 0
#define CONFIG_CC_GCC 1
#define CONFIG_TRACE 1
#define CONFIG_ISA "riscv32"
#define CONFIG_PMEM_GARRAY 1
