//  This code was originally generated by Terasic System Builder
//  then amended by AK
 
`default_nettype none // disallow associating new names with undeclared wires

module DE10_Lite_top( 
// keep the port declarations below (defined in the QSF file) and use these names in your design
	input 				ADC_CLK_10, MAX10_CLK1_50, MAX10_CLK2_50, 	// CLOCK
	output	[7:0] 	HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, 			// SEG7, 6 pcs
	input		[1:0]		KEY,														// inverted push buttons, 2 pcs				
	output	[9:0]		LEDR,														// red LEDs, 10 pcs
	input 	[9:0]		SW															// slide switches, 10 pcs
);


// *** DO NOT EDIT THE CODE BELOW
	
	assign LEDR[9:1] = 9'b_0_0000_0000;		// firmly switch OFF the unused LEDs

	assign HEX5 = 8'b_1111_1111;				// switch OFF the HEXes	
	assign HEX4 = 8'b_1111_1111;	
	assign HEX3 = 8'b_1111_1111;	
	assign HEX2 = 8'b_1111_1111;	
	assign HEX1 = 8'b_1111_1111;
	assign HEX0 = 8'b_1111_1111;		


	assign LEDR[0] = f;
	assign x1 = SW[0];
	assign x2 = SW[1];
	
// *** DO NOT EDIT THE CODE ABOVE																				



// *****************************************************************
// FOR THIS LAB USE: SW[0] as x1 ; SW[1] as x2 ; LEDR[0] as f   
// PUT ALL YOUR CODE BELOW THIS LINE

	wire x1,x2,f;   // wire declarations - do not comment out

//	solution from Lab0 - behavioural equation

	
// structural Verilog from lecture 2 - 5 gates - 6 lines



//	structural Verilog - one XOR gate - one line



// behavioural verilog - on eXOR gate - one line


	
// PUT ALL YOUR CODE ABOVE THIS LINE
// *****************************************************************


endmodule
