<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.ukri.org/api"><gtr:projectComposition><gtr:collaborations/><gtr:leadResearchOrganisation url="http://gtr.ukri.org:80/organisation/4A348A76-B2D0-4DDD-804A-CE735A6D3798"><gtr:id>4A348A76-B2D0-4DDD-804A-CE735A6D3798</gtr:id><gtr:name>University of Bristol</gtr:name><gtr:department>Computer Science</gtr:department><gtr:address><gtr:line1>Senate House</gtr:line1><gtr:line4>Bristol</gtr:line4><gtr:line5>Avon</gtr:line5><gtr:postCode>BS8 1TH</gtr:postCode><gtr:region>South West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/4A348A76-B2D0-4DDD-804A-CE735A6D3798"><gtr:id>4A348A76-B2D0-4DDD-804A-CE735A6D3798</gtr:id><gtr:name>University of Bristol</gtr:name><gtr:address><gtr:line1>Senate House</gtr:line1><gtr:line4>Bristol</gtr:line4><gtr:line5>Avon</gtr:line5><gtr:postCode>BS8 1TH</gtr:postCode><gtr:region>South West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.ukri.org:80/person/D9B5BF07-896E-4C67-9452-0B11D8CA5BD1"><gtr:id>D9B5BF07-896E-4C67-9452-0B11D8CA5BD1</gtr:id><gtr:firstName>Dhiraj</gtr:firstName><gtr:surname>Pradhan</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.ukri.org:80/person/79043B38-68B8-4C51-B341-25975D62EB5E"><gtr:id>79043B38-68B8-4C51-B341-25975D62EB5E</gtr:id><gtr:firstName>Mark</gtr:firstName><gtr:surname>Zwolinski</gtr:surname><gtr:orcidId>0000-0002-2230-625X</gtr:orcidId><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.ukri.org:80/projects?ref=EP%2FF030991%2F1"><gtr:id>8CF65C57-BEFB-4572-AF16-DDE4DF8A1DAD</gtr:id><gtr:title>Synthesis and Optimisation of Designs Based on Novel Canonical Algebraic Structures</gtr:title><gtr:status>Closed</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/F030991/1</gtr:grantReference><gtr:abstractText>Behavioral synthesis, an important part of Electronic System Level (ESL)design, provides the most effective means to optimize the design by allowingthe designer to concentrate on the highest level of design abstraction, namely behavioral and algorithmic levels. Behavioral synthesis has unquestionably the greatest impact on the quality of complex Integrated Circuits (ICs) and systems on chip (SoC) designed with CAD tools. Despite many advances in behavioral synthesis over the past two decades, existing synthesis systems are still ineffective in translating the initial design specification into hardware.In particular, existing tools rely on a single, fixed data flow graph (DFG), extracted from the design specification, and mapped onto hardware.This research proposes a systematic approach to behavioral synthesis based on functional (rather than structural) representation of the computation. In particular, a new method is proposed to perform efficient factorization and decomposition for polynomial expressions derived from algorithmic design descriptions using two novel, canonical algebraic structures:1) Taylor Expansion Diagram (TED), and2) Galois Field Decision Diagrams (GPDD).As canonical representations, these structures can capture an entire class of structural solutions, rather than a single DFG obtainable with current methods. Through a set of novel functional decomposition procedures proposed in this research, the initial functional representation can be converted into a set of structural representations (data flow graphs, DFG), from which an optimum one can be chosen for a particular design objective, such as thecircuit area, latency, power, or performance, leading to efficient hardware implementations.The proposed method will equip the designers with a tool to perform efficient exploration of architectural solutions, without a need to rewrite and re-synthesize the original specification in search for the best solution.</gtr:abstractText><gtr:fund><gtr:end>2011-11-30</gtr:end><gtr:funder url="http://gtr.ukri.org:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2008-10-01</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>224575</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs/><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs/><gtr:impactSummaryOutputs/><gtr:intellectualPropertyOutputs/><gtr:keyFindingsOutput><gtr:description>Project developed generalized theory and an efficient graph-based technique for the calculation and representation of coefficients of multivariate canonic polynomials over arbitrary finite fields in any polarity. The technique presented for computing coefficients is unlike polynomial interpolation or matrix-based techniques and takes into consideration efficient graph-based forms which can be available as an existing resource during synthesis, verification, or simulation of digital systems.</gtr:description><gtr:exploitationPathways>Techniques for optimization of the graph-based forms for representing the coefficients are to be extended</gtr:exploitationPathways><gtr:id>93006405-2CAA-4180-AC65-0E73A004CD2C</gtr:id><gtr:outcomeId>56daa92e9e3497.09791160</gtr:outcomeId><gtr:sectors><gtr:sector>Education,Electronics,Security and Diplomacy</gtr:sector></gtr:sectors></gtr:keyFindingsOutput><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs/><gtr:spinOutOutputs/></gtr:output><gtr:publications><gtr:publication><gtr:id>D52B1430-AEEF-4938-BC43-86F1B4588222</gtr:id><gtr:title>Energy Efficient Lifetime Reliability-Aware Checkpointing for Real-Time System</gtr:title><gtr:parentPublicationTitle>Journal of Low Power Electronics</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/7e9bca80ac4ed86f238a9356b1d32340"><gtr:id>7e9bca80ac4ed86f238a9356b1d32340</gtr:id><gtr:otherNames>Bandan M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>56dadd2c0f62e1.49495148</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>BC8A4F7C-18A5-4712-A66A-3D29273998A1</gtr:id><gtr:title>Pseudo-Parallel Datapath Structure for Power Optimal Implementation of 128-pt FFT/IFFT for WPAN</gtr:title><gtr:parentPublicationTitle>Circuits, Systems, and Signal Processing</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/af1dfc2ae326b1dedbdd9bea5b8f3b58"><gtr:id>af1dfc2ae326b1dedbdd9bea5b8f3b58</gtr:id><gtr:otherNames>Mathew J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:outcomeId>56dae1c17b8806.61012470</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>33A3C4DB-68B7-4896-9EAD-2A057C997E7D</gtr:id><gtr:title>A Low-Cost Unified Design Methodology for Secure Test and Intellectual Property Core Protection</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Reliability</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/82c3d0d861951ac4ba68067407bcf5ef"><gtr:id>82c3d0d861951ac4ba68067407bcf5ef</gtr:id><gtr:otherNames>Shafik R</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>56dab0912607a4.04975520</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>590D66C2-89D9-417C-AAC5-3C96B90818F3</gtr:id><gtr:title>Low Latency and Energy Efficient Scalable Architecture for Massive NoCs Using Generalized de Bruijn Graph</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/b92f2ae7f74e7ee7290aec95621b41be"><gtr:id>b92f2ae7f74e7ee7290aec95621b41be</gtr:id><gtr:otherNames>Hosseinabady M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:outcomeId>56dae157a09801.80225275</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>42317686-8FD0-4637-B953-8E1E43BE642D</gtr:id><gtr:title>Integrated software tools for the memory management of low-energy embedded signal processing systems</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/0da959e92c734f376c87310b000e2d37"><gtr:id>0da959e92c734f376c87310b000e2d37</gtr:id><gtr:otherNames>Balasa F</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:isbn>978-1-4673-0965-3</gtr:isbn><gtr:outcomeId>56dade8b87f052.87634430</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>88BBF53B-D9CC-4E68-A74D-61E172650C55</gtr:id><gtr:title>Fault-tolerant de-Bruijn graph based multipurpose architecture and routing protocol for wireless sensor networks</gtr:title><gtr:parentPublicationTitle>International Journal of Sensor Networks</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/a439463215060a27116acff5b429b7b9"><gtr:id>a439463215060a27116acff5b429b7b9</gtr:id><gtr:otherNames>Mishra V</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:outcomeId>56dae18c3062d5.97438602</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>1E686A60-E6A1-41B4-B27F-2836C1125FCC</gtr:id><gtr:title>A Closed-Loop Control Strategy for Glucose Control in Artificial Pancreas Systems</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/05525c7c1bcc6a94988eae55fd7bd5db"><gtr:id>05525c7c1bcc6a94988eae55fd7bd5db</gtr:id><gtr:otherNames>Galadanci J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:isbn>978-1-4673-4704-4</gtr:isbn><gtr:outcomeId>56dadee035e590.44754935</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>27C00A77-2A78-4A97-95FF-7E8011422859</gtr:id><gtr:title>Design and Analysis of Binary Tree Static Random Access Memory for Low Power Embedded Systems</gtr:title><gtr:parentPublicationTitle>Journal of Low Power Electronics</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/c3c1db4f70935fd5053d59f32172c9e7"><gtr:id>c3c1db4f70935fd5053d59f32172c9e7</gtr:id><gtr:otherNames>Sun L</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>56dadd7c59eb33.28269422</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>FCD9C769-EEAE-48BB-8BBF-31E2B17B3F08</gtr:id><gtr:title>A Galois field-based logic synthesis with testability</gtr:title><gtr:parentPublicationTitle>IET Computers &amp; Digital Techniques</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/af1dfc2ae326b1dedbdd9bea5b8f3b58"><gtr:id>af1dfc2ae326b1dedbdd9bea5b8f3b58</gtr:id><gtr:otherNames>Mathew J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:outcomeId>56dc420284caf0.40803798</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>7875E0B8-6563-49B7-A0CA-E29C734F684A</gtr:id><gtr:title>A Variation-Aware Taylor Expansion Diagram-Based Approach for Nano-CMOS Register-Transfer Level Leakage Optimization</gtr:title><gtr:parentPublicationTitle>Journal of Low Power Electronics</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/027db9c3b84b87202a8838ca43705bf5"><gtr:id>027db9c3b84b87202a8838ca43705bf5</gtr:id><gtr:otherNames>Banerjee S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:outcomeId>56dae12709b214.06058287</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>6132B515-5B7E-43D0-BB66-DEE1497BD78D</gtr:id><gtr:title>Test Generation in Systolic Architecture for Multiplication Over $GF(2 ^{m})$</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/160873d251306d07edd053c989661f1e"><gtr:id>160873d251306d07edd053c989661f1e</gtr:id><gtr:otherNames>Rahaman H</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:outcomeId>56dc4192a41626.27355234</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>4273C698-6C3B-4048-B461-3078DBE46FE8</gtr:id><gtr:title>BCH code based multiple bit error correction in finite field multiplier circuits</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/ce2b8d7d43e88d66631646c70a128e16"><gtr:id>ce2b8d7d43e88d66631646c70a128e16</gtr:id><gtr:otherNames>Poolakkaparambil M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:isbn>978-1-61284-913-3</gtr:isbn><gtr:outcomeId>56dae24edc75b3.09477839</gtr:outcomeId></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/F030991/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>1E31C833-3A35-4F54-A499-31D0C245B5D5</gtr:id><gtr:percentage>50</gtr:percentage><gtr:text>System on Chip</gtr:text></gtr:researchTopic><gtr:researchTopic><gtr:id>2770EFE0-D127-47F1-9FC0-AABDCE301DD3</gtr:id><gtr:percentage>50</gtr:percentage><gtr:text>VLSI Design</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>