{
  "messages" : [
    "Start of IO Analysis",
    "  Get Ports",
    "    Detect input port \\bitslip_ctrl_n (index=0, width=1, offset=0)",
    "    Detect input port \\clkGHz (index=0, width=1, offset=0)",
    "    Detect input port \\data_i (index=0, width=1, offset=0)",
    "    Detect output port \\data_o (index=0, width=1, offset=0)",
    "    Detect input port \\enable_n (index=0, width=1, offset=0)",
    "    Detect output port \\ready (index=0, width=1, offset=0)",
    "    Detect input port \\reset (index=0, width=1, offset=0)",
    "  Get Port/Standalone Primitives",
    "    Get important connection of cell \\I_BUF \\bitslip_buffer0",
    "      Cell port \\I is connected to input port \\bitslip_ctrl_n",
    "        Parameter \\WEAK_KEEPER: \"PULLUP\"",
    "        Data Width: -2",
    "    Get important connection of cell \\I_BUF \\clk_i_buffer0",
    "      Cell port \\I is connected to input port \\clkGHz",
    "        Parameter \\WEAK_KEEPER: \"PULLDOWN\"",
    "        Data Width: -2",
    "    Get important connection of cell \\O_BUFT \\counter_o_buft",
    "      Cell port \\O is connected to output port \\data_o",
    "        Data Width: -2",
    "    Get important connection of cell \\I_BUF \\data_i_buffer0",
    "      Cell port \\I is connected to input port \\data_i",
    "        Parameter \\WEAK_KEEPER: \"PULLDOWN\"",
    "        Data Width: -2",
    "    Get important connection of cell \\I_BUF \\enable_buffer0",
    "      Cell port \\I is connected to input port \\enable_n",
    "        Parameter \\WEAK_KEEPER: \"PULLUP\"",
    "        Data Width: -2",
    "    Get important connection of cell \\O_BUFT \\ready_o_buffer0",
    "      Cell port \\O is connected to output port \\ready",
    "        Data Width: -2",
    "    Get important connection of cell \\I_BUF \\reset_buffer0",
    "      Cell port \\I is connected to input port \\reset",
    "        Parameter \\WEAK_KEEPER: \"PULLDOWN\"",
    "        Data Width: -2",
    "  Trace \\I_BUF --> \\CLK_BUF",
    "    Try \\I_BUF \\clk_i_buffer0 out connection: \\clkGHz_buf -> \\clock_buffer",
    "      Connected \\clock_buffer",
    "        Data Width: -2",
    "  Trace \\I_BUF_DS --> \\CLK_BUF",
    "  Trace \\CLK_BUF --> \\PLL",
    "  Trace \\BOOT_CLOCK --> \\PLL",
    "  Trace \\I_BUF --> \\I_DELAY",
    "    Try \\I_BUF \\data_i_buffer0 out connection: \\data_i_buf -> \\input_data_delay",
    "      Connected \\input_data_delay",
    "        Parameter \\DELAY: 0",
    "        Data Width: -2",
    "  Trace \\I_BUF --> \\I_DDR",
    "  Trace \\I_BUF --> \\I_SERDES",
    "  Trace \\I_BUF_DS --> \\I_DELAY",
    "  Trace \\I_BUF_DS --> \\I_DDR",
    "  Trace \\I_BUF_DS --> \\I_SERDES",
    "  Trace \\I_DELAY --> \\I_DDR",
    "  Trace \\I_DELAY --> \\I_SERDES",
    "    Try \\I_DELAY \\input_data_delay out connection: \\data_i_delay -> \\input_data_serdes",
    "      Connected \\input_data_serdes",
    "        Parameter \\DATA_RATE: \"SDR\"",
    "        Parameter \\DPA_MODE: \"DPA\"",
    "        Parameter \\WIDTH: 10",
    "        Data Width: 10",
    "  Trace \\O_BUF --> \\O_DELAY",
    "  Trace \\O_BUF --> \\O_DDR",
    "  Trace \\O_BUF --> \\O_SERDES",
    "  Trace \\O_BUFT --> \\O_DELAY",
    "    Try \\O_BUFT \\counter_o_buft out connection: \\delay_out -> \\counter_o_delay",
    "      Connected \\counter_o_delay",
    "        Parameter \\DELAY: 0",
    "        Data Width: -2",
    "  Trace \\O_BUFT --> \\O_DDR",
    "  Trace \\O_BUFT --> \\O_SERDES",
    "  Trace \\O_BUF_DS --> \\O_DELAY",
    "  Trace \\O_BUF_DS --> \\O_DDR",
    "  Trace \\O_BUF_DS --> \\O_SERDES",
    "  Trace \\O_BUFT_DS --> \\O_DELAY",
    "  Trace \\O_BUFT_DS --> \\O_DDR",
    "  Trace \\O_BUFT_DS --> \\O_SERDES",
    "  Trace \\O_DELAY --> \\O_DDR",
    "  Trace \\O_DELAY --> \\O_SERDES",
    "    Try \\O_DELAY \\counter_o_delay out connection: \\delay_in -> \\counter_o_serdes",
    "      Connected \\counter_o_serdes",
    "        Parameter \\DATA_RATE: \"SDR\"",
    "        Parameter \\WIDTH: 10",
    "        Data Width: 10",
    "  Trace \\O_BUF --> \\O_SERDES_CLK",
    "  Trace \\O_BUFT --> \\O_SERDES_CLK",
    "  Trace \\O_BUF_DS --> \\O_SERDES_CLK",
    "  Trace \\O_BUFT_DS --> \\O_SERDES_CLK",
    "  Trace fabric clock buffer",
    "  Trace gearbox fast clock source",
    "    \\I_DELAY \\input_data_delay port \\CLK_IN: \\clkGHz_clkbuf",
    "      Ignore this because \\I_SERDES \\input_data_serdes in chain has higher priority fast clock port",
    "    \\I_SERDES \\input_data_serdes port \\PLL_CLK: \\pll_clk",
    "      Error: \\I_SERDES \\input_data_serdes fast clock port \\PLL_CLK (net: \\pll_clk) is not routable",
    "    \\O_DELAY \\counter_o_delay port \\CLK_IN: \\clkGHz_clkbuf",
    "      Ignore this because \\O_SERDES \\counter_o_serdes in chain has higher priority fast clock port",
    "    \\O_SERDES \\counter_o_serdes port \\PLL_CLK: \\pll_clk",
    "      Error: \\O_SERDES \\counter_o_serdes fast clock port \\PLL_CLK (net: \\pll_clk) is not routable",
    "  Trace Core/Fabric Clock",
    "    Module \\CLK_BUF \\clock_buffer: clock port \\O, net \\clkGHz_clkbuf",
    "      Connected to cell \\PLL \\clk_pll_gen0",
    "        Which is a primitive",
    "        Does not meet core_clk checking criteria. Not sending to fabric",
    "      Connected to cell \\O_DELAY \\counter_o_delay",
    "        Which is a primitive",
    "        This is gearbox core_clk. Send to fabric",
    "      Connected to cell \\O_SERDES \\counter_o_serdes",
    "        Which is a primitive",
    "        This is gearbox core_clk. Send to fabric",
    "      Connected to cell \\I_DELAY \\input_data_delay",
    "        Which is a primitive",
    "        This is gearbox core_clk. Send to fabric",
    "      Connected to cell \\I_SERDES \\input_data_serdes",
    "        Which is a primitive",
    "        This is gearbox core_clk. Send to fabric",
    "      Use slot 0",
    "    Module \\I_SERDES \\input_data_serdes: clock port \\CLK_OUT, net \\fabric_clk_div",
    "      Connected to cell \\DFFRE $abc$698$auto_699",
    "        Which is not a IO primitive. Send to fabric",
    "      Connected to cell \\DFFRE $abc$698$auto_700",
    "      Connected to cell \\DFFRE $abc$698$auto_701",
    "      Connected to cell \\DFFRE $abc$698$auto_702",
    "      Connected to cell \\DFFRE $abc$698$auto_703",
    "      Connected to cell \\DFFRE $abc$698$auto_704",
    "      Connected to cell \\DFFRE $abc$698$auto_705",
    "      Connected to cell \\DFFRE $abc$698$auto_706",
    "      Connected to cell \\DFFRE $abc$698$auto_707",
    "      Connected to cell \\DFFRE $abc$698$auto_708",
    "      Connected to cell \\I_SERDES \\input_data_serdes",
    "        Which is a primitive",
    "        Does not meet core_clk checking criteria. Not sending to fabric",
    "      Use slot 1",
    "  Double check Core/Fabric Clock",
    "    \\O_DELAY \\counter_o_delay port \\CLK_IN",
    "      Good. Found clocking",
    "    \\O_SERDES \\counter_o_serdes port \\CLK_IN",
    "      Good. Found clocking",
    "    \\I_DELAY \\input_data_delay port \\CLK_IN",
    "      Good. Found clocking",
    "    \\I_SERDES \\input_data_serdes port \\CLK_IN",
    "      Good. Found clocking",
    "  Summary",
    "        |-----------------------------------------------------------------------------------------|",
    "        |                *****************************************************************        |",
    "    IN  | bitslip_ctrl_n * I_BUF                                                         *        |",
    "    IN  |         clkGHz * I_BUF |-> CLK_BUF                                             *        |",
    "    OUT |                *                               O_SERDES |-> O_DELAY |-> O_BUFT * data_o |",
    "    IN  |         data_i * I_BUF |-> I_DELAY |-> I_SERDES                                *        |",
    "    IN  |       enable_n * I_BUF                                                         *        |",
    "    OUT |                *                                                        O_BUFT * ready  |",
    "    IN  |          reset * I_BUF                                                         *        |",
    "        |                *****************************************************************        |",
    "        |-----------------------------------------------------------------------------------------|",
    "  Error: Final checking failed. Design count: 13, Primitive count: 12, Instance count: 12",
    "    Error: Missing \\PLL (\\clk_pll_gen0) in primitive list",
    "    Error: Missing \\PLL (\\clk_pll_gen0) in instance list",
    "  Cross-check instances vs wrapped-instances",
    "  Generate SDC",
    "    Determine data signals",
    "      Pin object=bitslip_ctrl_n, location: ",
    "        Pin location is not assigned",
    "      Pin object=clkGHz, location: ",
    "        Pin location is not assigned",
    "      Pin object=data_o, location: ",
    "        Pin location is not assigned",
    "      Pin object=data_i, location: ",
    "        Pin location is not assigned",
    "      Pin object=enable_n, location: ",
    "        Pin location is not assigned",
    "      Pin object=ready, location: ",
    "        Pin location is not assigned",
    "      Pin object=reset, location: ",
    "        Pin location is not assigned",
    "    Determine internal control signals",
    "      Module=I_BUF LinkedObject=bitslip_ctrl_n Location= Port=EN Signal=in:f2g_in_en_{A|B}",
    "        Skip reason: Location  does not have any mode to begin with",
    "      Module=I_BUF LinkedObject=clkGHz Location= Port=EN Signal=in:f2g_in_en_{A|B}",
    "        Skip reason: Location  does not have any mode to begin with",
    "      Module=O_BUFT LinkedObject=data_o Location= Port=T Signal=in:f2g_tx_oe_{A|B}",
    "        Skip reason: Location  does not have any mode to begin with",
    "      Module=O_DELAY LinkedObject=data_o Location= Port=DLY_ADJ Signal=in:rule=half-first:f2g_trx_dly_adj",
    "        Skip reason: Location  does not have any mode to begin with",
    "      Module=O_DELAY LinkedObject=data_o Location= Port=DLY_INCDEC Signal=in:rule=half-first:f2g_trx_dly_inc",
    "        Skip reason: Location  does not have any mode to begin with",
    "      Module=O_DELAY LinkedObject=data_o Location= Port=DLY_LOAD Signal=in:rule=half-first:f2g_trx_dly_ld",
    "        Skip reason: Location  does not have any mode to begin with",
    "      Module=O_DELAY LinkedObject=data_o Location= Port=DLY_TAP_VALUE Signal=out:rule=half-first:g2f_trx_dly_tap",
    "        Skip reason: Location  does not have any mode to begin with",
    "      Module=O_SERDES LinkedObject=data_o Location= Port=CHANNEL_BOND_SYNC_IN Signal=in:TO_BE_DETERMINED",
    "        Skip reason: Location  does not have any mode to begin with",
    "      Module=O_SERDES LinkedObject=data_o Location= Port=CHANNEL_BOND_SYNC_OUT Signal=out:TO_BE_DETERMINED",
    "        Skip reason: Location  does not have any mode to begin with",
    "      Module=O_SERDES LinkedObject=data_o Location= Port=DATA_VALID Signal=in:f2g_tx_dvalid_{A|B}",
    "        Skip reason: Location  does not have any mode to begin with",
    "      Module=O_SERDES LinkedObject=data_o Location= Port=OE_IN Signal=in:TO_BE_DETERMINED",
    "        Skip reason: Location  does not have any mode to begin with",
    "      Module=O_SERDES LinkedObject=data_o Location= Port=OE_OUT Signal=out:TO_BE_DETERMINED",
    "        Skip reason: Location  does not have any mode to begin with",
    "      Module=O_SERDES LinkedObject=data_o Location= Port=PLL_LOCK Signal=in:TO_BE_DETERMINED",
    "        Skip reason: Location  does not have any mode to begin with",
    "      Module=O_SERDES LinkedObject=data_o Location= Port=RST Signal=in:f2g_trx_reset_n_{A|B}",
    "        Skip reason: Location  does not have any mode to begin with",
    "      Module=I_BUF LinkedObject=data_i Location= Port=EN Signal=in:f2g_in_en_{A|B}",
    "        Skip reason: Location  does not have any mode to begin with",
    "      Module=I_DELAY LinkedObject=data_i Location= Port=DLY_ADJ Signal=in:rule=half-first:f2g_trx_dly_adj",
    "        Skip reason: Location  does not have any mode to begin with",
    "      Module=I_DELAY LinkedObject=data_i Location= Port=DLY_INCDEC Signal=in:rule=half-first:f2g_trx_dly_inc",
    "        Skip reason: Location  does not have any mode to begin with",
    "      Module=I_DELAY LinkedObject=data_i Location= Port=DLY_LOAD Signal=in:rule=half-first:f2g_trx_dly_ld",
    "        Skip reason: Location  does not have any mode to begin with",
    "      Module=I_DELAY LinkedObject=data_i Location= Port=DLY_TAP_VALUE Signal=out:rule=half-first:g2f_trx_dly_tap",
    "        Skip reason: Location  does not have any mode to begin with",
    "      Module=I_SERDES LinkedObject=data_i Location= Port=BITSLIP_ADJ Signal=in:rule=half-first:f2g_rx_bitslip_adj",
    "        Skip reason: Location  does not have any mode to begin with",
    "      Module=I_SERDES LinkedObject=data_i Location= Port=DATA_VALID Signal=out:g2f_rx_dvalid_{A|B}",
    "        Skip reason: Location  does not have any mode to begin with",
    "      Module=I_SERDES LinkedObject=data_i Location= Port=DPA_ERROR Signal=out:rule=half-first:g2f_rx_dpa_error",
    "        Skip reason: Location  does not have any mode to begin with",
    "      Module=I_SERDES LinkedObject=data_i Location= Port=DPA_LOCK Signal=out:rule=half-first:g2f_rx_dpa_lock",
    "        Skip reason: Location  does not have any mode to begin with",
    "      Module=I_SERDES LinkedObject=data_i Location= Port=EN Signal=in:TO_BE_DETERMINED",
    "        Skip reason: Location  does not have any mode to begin with",
    "      Module=I_SERDES LinkedObject=data_i Location= Port=RST Signal=in:f2g_trx_reset_n_{A|B}",
    "        Skip reason: Location  does not have any mode to begin with",
    "      Module=I_BUF LinkedObject=enable_n Location= Port=EN Signal=in:f2g_in_en_{A|B}",
    "        Skip reason: Location  does not have any mode to begin with",
    "      Module=O_BUFT LinkedObject=ready Location= Port=T Signal=in:f2g_tx_oe_{A|B}",
    "        Skip reason: Location  does not have any mode to begin with",
    "      Module=I_BUF LinkedObject=reset Location= Port=EN Signal=in:f2g_in_en_{A|B}",
    "        Skip reason: Location  does not have any mode to begin with",
    "End of IO Analysis"
  ],
  "instances" : [
    {
      "module" : "I_BUF",
      "name" : "bitslip_buffer0",
      "location_object" : "bitslip_ctrl_n",
      "location" : "",
      "linked_object" : "bitslip_ctrl_n",
      "linked_objects" : {
        "bitslip_ctrl_n" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "bitslip_ctrl_n",
        "O" : "bitslip_ctrl_n_buf"
      },
      "parameters" : {
        "WEAK_KEEPER" : "PULLUP"
      },
      "flags" : [
        "I_BUF"
      ],
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_BUF",
      "name" : "clk_i_buffer0",
      "location_object" : "clkGHz",
      "location" : "",
      "linked_object" : "clkGHz",
      "linked_objects" : {
        "clkGHz" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "clkGHz",
        "O" : "clkGHz_buf"
      },
      "parameters" : {
        "WEAK_KEEPER" : "PULLDOWN"
      },
      "flags" : [
        "I_BUF"
      ],
      "pre_primitive" : "",
      "post_primitives" : [
        "CLK_BUF"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "CLK_BUF",
      "name" : "clock_buffer",
      "location_object" : "clkGHz",
      "location" : "",
      "linked_object" : "clkGHz",
      "linked_objects" : {
        "clkGHz" : {
          "location" : "",
          "properties" : {
            "ROUTE_TO_FABRIC_CLK" : "0"
          }
        }
      },
      "connectivity" : {
        "I" : "clkGHz_buf",
        "O" : "clkGHz_clkbuf"
      },
      "parameters" : {
        "ROUTE_TO_FABRIC_CLK" : "0"
      },
      "flags" : [
        "CLK_BUF"
      ],
      "pre_primitive" : "I_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_BUFT",
      "name" : "counter_o_buft",
      "location_object" : "data_o",
      "location" : "",
      "linked_object" : "data_o",
      "linked_objects" : {
        "data_o" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "delay_out",
        "O" : "data_o"
      },
      "parameters" : {
      },
      "flags" : [
        "O_BUFT"
      ],
      "pre_primitive" : "",
      "post_primitives" : [
        "O_DELAY"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_DELAY",
      "name" : "counter_o_delay",
      "location_object" : "data_o",
      "location" : "",
      "linked_object" : "data_o",
      "linked_objects" : {
        "data_o" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "CLK_IN" : "clkGHz_clkbuf",
        "I" : "delay_in",
        "O" : "delay_out"
      },
      "parameters" : {
        "DELAY" : "0"
      },
      "flags" : [
        "O_DELAY"
      ],
      "pre_primitive" : "O_BUFT",
      "post_primitives" : [
        "O_SERDES"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_SERDES",
      "name" : "counter_o_serdes",
      "location_object" : "data_o",
      "location" : "",
      "linked_object" : "data_o",
      "linked_objects" : {
        "data_o" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "CLK_IN" : "clkGHz_clkbuf",
        "PLL_CLK" : "pll_clk",
        "Q" : "delay_in"
      },
      "parameters" : {
        "DATA_RATE" : "SDR",
        "WIDTH" : "10"
      },
      "flags" : [
        "O_SERDES"
      ],
      "pre_primitive" : "O_DELAY",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
        "\\O_SERDES \\counter_o_serdes fast clock port \\PLL_CLK (net: \\pll_clk) is not routable"
      ]
    },
    {
      "module" : "I_BUF",
      "name" : "data_i_buffer0",
      "location_object" : "data_i",
      "location" : "",
      "linked_object" : "data_i",
      "linked_objects" : {
        "data_i" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "data_i",
        "O" : "data_i_buf"
      },
      "parameters" : {
        "WEAK_KEEPER" : "PULLDOWN"
      },
      "flags" : [
        "I_BUF"
      ],
      "pre_primitive" : "",
      "post_primitives" : [
        "I_DELAY"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_DELAY",
      "name" : "input_data_delay",
      "location_object" : "data_i",
      "location" : "",
      "linked_object" : "data_i",
      "linked_objects" : {
        "data_i" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "CLK_IN" : "clkGHz_clkbuf",
        "I" : "data_i_buf",
        "O" : "data_i_delay"
      },
      "parameters" : {
        "DELAY" : "0"
      },
      "flags" : [
        "I_DELAY"
      ],
      "pre_primitive" : "I_BUF",
      "post_primitives" : [
        "I_SERDES"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_SERDES",
      "name" : "input_data_serdes",
      "location_object" : "data_i",
      "location" : "",
      "linked_object" : "data_i",
      "linked_objects" : {
        "data_i" : {
          "location" : "",
          "properties" : {
            "ROUTE_TO_FABRIC_CLK" : "1"
          }
        }
      },
      "connectivity" : {
        "CLK_IN" : "clkGHz_clkbuf",
        "CLK_OUT" : "fabric_clk_div",
        "D" : "data_i_delay",
        "PLL_CLK" : "pll_clk"
      },
      "parameters" : {
        "DATA_RATE" : "SDR",
        "DPA_MODE" : "DPA",
        "ROUTE_TO_FABRIC_CLK" : "1",
        "WIDTH" : "10"
      },
      "flags" : [
        "I_SERDES"
      ],
      "pre_primitive" : "I_DELAY",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
        "\\I_SERDES \\input_data_serdes fast clock port \\PLL_CLK (net: \\pll_clk) is not routable"
      ]
    },
    {
      "module" : "I_BUF",
      "name" : "enable_buffer0",
      "location_object" : "enable_n",
      "location" : "",
      "linked_object" : "enable_n",
      "linked_objects" : {
        "enable_n" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "enable_n",
        "O" : "enable_buf_n"
      },
      "parameters" : {
        "WEAK_KEEPER" : "PULLUP"
      },
      "flags" : [
        "I_BUF"
      ],
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_BUFT",
      "name" : "ready_o_buffer0",
      "location_object" : "ready",
      "location" : "",
      "linked_object" : "ready",
      "linked_objects" : {
        "ready" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "ready_buf",
        "O" : "ready"
      },
      "parameters" : {
      },
      "flags" : [
        "O_BUFT"
      ],
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_BUF",
      "name" : "reset_buffer0",
      "location_object" : "reset",
      "location" : "",
      "linked_object" : "reset",
      "linked_objects" : {
        "reset" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "reset",
        "O" : "reset_buf"
      },
      "parameters" : {
        "WEAK_KEEPER" : "PULLDOWN"
      },
      "flags" : [
        "I_BUF"
      ],
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    }
  ]
}
