{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617225581587 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617225581588 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 01 01:49:41 2021 " "Processing started: Thu Apr 01 01:49:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617225581588 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617225581588 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Counter -c Counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off Counter -c Counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617225581588 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1617225582050 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1617225582050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project1/model sim/ring_oscillator/ring_oscillator.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project1/model sim/ring_oscillator/ring_oscillator.v" { { "Info" "ISGN_ENTITY_NAME" "1 RingOscillator " "Found entity 1: RingOscillator" {  } { { "../../Model Sim/Ring_Oscillator/Ring_Oscillator.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project1/Model Sim/Ring_Oscillator/Ring_Oscillator.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617225597045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617225597045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.bdf" "" { Schematic "D:/Files/University/Term 4/DLD Lab/Projects/Project1/Quartus/Counter/Counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617225597046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617225597046 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Counter " "Elaborating entity \"Counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1617225597125 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "74193 MSB " "Block or symbol \"74193\" of instance \"MSB\" overlaps another block or symbol" {  } { { "Counter.bdf" "" { Schematic "D:/Files/University/Term 4/DLD Lab/Projects/Project1/Quartus/Counter/Counter.bdf" { { 176 944 1064 336 "MSB" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1617225597129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7476 7476:inst " "Elaborating entity \"7476\" for hierarchy \"7476:inst\"" {  } { { "Counter.bdf" "inst" { Schematic "D:/Files/University/Term 4/DLD Lab/Projects/Project1/Quartus/Counter/Counter.bdf" { { 64 1184 1304 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617225597201 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7476:inst " "Elaborated megafunction instantiation \"7476:inst\"" {  } { { "Counter.bdf" "" { Schematic "D:/Files/University/Term 4/DLD Lab/Projects/Project1/Quartus/Counter/Counter.bdf" { { 64 1184 1304 256 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617225597203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7404 7404:not " "Elaborating entity \"7404\" for hierarchy \"7404:not\"" {  } { { "Counter.bdf" "not" { Schematic "D:/Files/University/Term 4/DLD Lab/Projects/Project1/Quartus/Counter/Counter.bdf" { { 136 1104 1152 168 "not" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617225597233 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7404:not " "Elaborated megafunction instantiation \"7404:not\"" {  } { { "Counter.bdf" "" { Schematic "D:/Files/University/Term 4/DLD Lab/Projects/Project1/Quartus/Counter/Counter.bdf" { { 136 1104 1152 168 "not" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617225597234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74193 74193:MSB " "Elaborating entity \"74193\" for hierarchy \"74193:MSB\"" {  } { { "Counter.bdf" "MSB" { Schematic "D:/Files/University/Term 4/DLD Lab/Projects/Project1/Quartus/Counter/Counter.bdf" { { 176 944 1064 336 "MSB" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617225597265 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74193:MSB " "Elaborated megafunction instantiation \"74193:MSB\"" {  } { { "Counter.bdf" "" { Schematic "D:/Files/University/Term 4/DLD Lab/Projects/Project1/Quartus/Counter/Counter.bdf" { { 176 944 1064 336 "MSB" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617225597266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7408 7408:inst6 " "Elaborating entity \"7408\" for hierarchy \"7408:inst6\"" {  } { { "Counter.bdf" "inst6" { Schematic "D:/Files/University/Term 4/DLD Lab/Projects/Project1/Quartus/Counter/Counter.bdf" { { 8 960 1024 48 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617225597296 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7408:inst6 " "Elaborated megafunction instantiation \"7408:inst6\"" {  } { { "Counter.bdf" "" { Schematic "D:/Files/University/Term 4/DLD Lab/Projects/Project1/Quartus/Counter/Counter.bdf" { { 8 960 1024 48 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617225597298 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:MSB\|25 74193:MSB\|25~_emulated 74193:MSB\|25~1 " "Register \"74193:MSB\|25\" is converted into an equivalent circuit using register \"74193:MSB\|25~_emulated\" and latch \"74193:MSB\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617225597980 "|Counter|74193:MSB|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:MSB\|26 74193:MSB\|26~_emulated 74193:MSB\|26~1 " "Register \"74193:MSB\|26\" is converted into an equivalent circuit using register \"74193:MSB\|26~_emulated\" and latch \"74193:MSB\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617225597980 "|Counter|74193:MSB|26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:MSB\|24 74193:MSB\|24~_emulated 74193:MSB\|24~1 " "Register \"74193:MSB\|24\" is converted into an equivalent circuit using register \"74193:MSB\|24~_emulated\" and latch \"74193:MSB\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617225597980 "|Counter|74193:MSB|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:MSB\|23 74193:MSB\|23~_emulated 74193:MSB\|23~1 " "Register \"74193:MSB\|23\" is converted into an equivalent circuit using register \"74193:MSB\|23~_emulated\" and latch \"74193:MSB\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617225597980 "|Counter|74193:MSB|23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:LSB\|25 74193:LSB\|25~_emulated 74193:LSB\|25~1 " "Register \"74193:LSB\|25\" is converted into an equivalent circuit using register \"74193:LSB\|25~_emulated\" and latch \"74193:LSB\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617225597980 "|Counter|74193:LSB|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:LSB\|26 74193:LSB\|26~_emulated 74193:LSB\|26~1 " "Register \"74193:LSB\|26\" is converted into an equivalent circuit using register \"74193:LSB\|26~_emulated\" and latch \"74193:LSB\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617225597980 "|Counter|74193:LSB|26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:LSB\|24 74193:LSB\|24~_emulated 74193:LSB\|24~1 " "Register \"74193:LSB\|24\" is converted into an equivalent circuit using register \"74193:LSB\|24~_emulated\" and latch \"74193:LSB\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617225597980 "|Counter|74193:LSB|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:LSB\|23 74193:LSB\|23~_emulated 74193:LSB\|23~1 " "Register \"74193:LSB\|23\" is converted into an equivalent circuit using register \"74193:LSB\|23~_emulated\" and latch \"74193:LSB\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617225597980 "|Counter|74193:LSB|23"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1617225597980 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1617225598325 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1617225599658 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617225599658 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "45 " "Implemented 45 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1617225599765 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1617225599765 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34 " "Implemented 34 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1617225599765 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1617225599765 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4752 " "Peak virtual memory: 4752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617225600003 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 01 01:50:00 2021 " "Processing ended: Thu Apr 01 01:50:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617225600003 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617225600003 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617225600003 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1617225600003 ""}
