Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Nov 30 00:54:10 2023
| Host         : athanasi-DESKTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_transceiver_timing_summary_routed.rpt -pb uart_transceiver_timing_summary_routed.pb -rpx uart_transceiver_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_transceiver
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.934        0.000                      0                  188        0.165        0.000                      0                  188        4.500        0.000                       0                    81  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             4.934        0.000                      0                  116        0.165        0.000                      0                  116        4.500        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk            sys_clk                  6.046        0.000                      0                   72        0.690        0.000                      0                   72  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.934ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.934ns  (required time - arrival time)
  Source:                 uart_receiver/baud_controller_rx_inst/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/receive_module_inst/counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 1.014ns (22.142%)  route 3.566ns (77.858%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.728     5.331    uart_receiver/baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X84Y60         FDCE                                         r  uart_receiver/baud_controller_rx_inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y60         FDCE (Prop_fdce_C_Q)         0.518     5.849 f  uart_receiver/baud_controller_rx_inst/counter_reg[14]/Q
                         net (fo=2, routed)           0.856     6.705    uart_receiver/baud_controller_rx_inst/counter_reg[14]
    SLICE_X85Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.829 r  uart_receiver/baud_controller_rx_inst/counter[5]_i_6/O
                         net (fo=1, routed)           0.405     7.234    uart_receiver/baud_controller_rx_inst/counter[5]_i_6_n_0
    SLICE_X85Y58         LUT6 (Prop_lut6_I1_O)        0.124     7.358 r  uart_receiver/baud_controller_rx_inst/counter[5]_i_2/O
                         net (fo=36, routed)          1.194     8.552    uart_receiver/receive_module_inst/Rx_sample_ENABLE
    SLICE_X84Y52         LUT3 (Prop_lut3_I2_O)        0.124     8.676 f  uart_receiver/receive_module_inst/counter[5]_i_4/O
                         net (fo=4, routed)           0.468     9.145    uart_receiver/receive_module_inst/counter[5]_i_4_n_0
    SLICE_X85Y55         LUT3 (Prop_lut3_I2_O)        0.124     9.269 r  uart_receiver/receive_module_inst/counter[5]_i_1/O
                         net (fo=8, routed)           0.642     9.910    uart_receiver/receive_module_inst/counter[5]_i_1_n_0
    SLICE_X85Y52         FDSE                                         r  uart_receiver/receive_module_inst/counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.611    15.034    uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X85Y52         FDSE                                         r  uart_receiver/receive_module_inst/counter_reg[0]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X85Y52         FDSE (Setup_fdse_C_S)       -0.429    14.844    uart_receiver/receive_module_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                  4.934    

Slack (MET) :             4.934ns  (required time - arrival time)
  Source:                 uart_receiver/baud_controller_rx_inst/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/receive_module_inst/counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 1.014ns (22.142%)  route 3.566ns (77.858%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.728     5.331    uart_receiver/baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X84Y60         FDCE                                         r  uart_receiver/baud_controller_rx_inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y60         FDCE (Prop_fdce_C_Q)         0.518     5.849 f  uart_receiver/baud_controller_rx_inst/counter_reg[14]/Q
                         net (fo=2, routed)           0.856     6.705    uart_receiver/baud_controller_rx_inst/counter_reg[14]
    SLICE_X85Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.829 r  uart_receiver/baud_controller_rx_inst/counter[5]_i_6/O
                         net (fo=1, routed)           0.405     7.234    uart_receiver/baud_controller_rx_inst/counter[5]_i_6_n_0
    SLICE_X85Y58         LUT6 (Prop_lut6_I1_O)        0.124     7.358 r  uart_receiver/baud_controller_rx_inst/counter[5]_i_2/O
                         net (fo=36, routed)          1.194     8.552    uart_receiver/receive_module_inst/Rx_sample_ENABLE
    SLICE_X84Y52         LUT3 (Prop_lut3_I2_O)        0.124     8.676 f  uart_receiver/receive_module_inst/counter[5]_i_4/O
                         net (fo=4, routed)           0.468     9.145    uart_receiver/receive_module_inst/counter[5]_i_4_n_0
    SLICE_X85Y55         LUT3 (Prop_lut3_I2_O)        0.124     9.269 r  uart_receiver/receive_module_inst/counter[5]_i_1/O
                         net (fo=8, routed)           0.642     9.910    uart_receiver/receive_module_inst/counter[5]_i_1_n_0
    SLICE_X85Y52         FDSE                                         r  uart_receiver/receive_module_inst/counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.611    15.034    uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X85Y52         FDSE                                         r  uart_receiver/receive_module_inst/counter_reg[1]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X85Y52         FDSE (Setup_fdse_C_S)       -0.429    14.844    uart_receiver/receive_module_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                  4.934    

Slack (MET) :             4.934ns  (required time - arrival time)
  Source:                 uart_receiver/baud_controller_rx_inst/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/receive_module_inst/counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 1.014ns (22.142%)  route 3.566ns (77.858%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.728     5.331    uart_receiver/baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X84Y60         FDCE                                         r  uart_receiver/baud_controller_rx_inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y60         FDCE (Prop_fdce_C_Q)         0.518     5.849 f  uart_receiver/baud_controller_rx_inst/counter_reg[14]/Q
                         net (fo=2, routed)           0.856     6.705    uart_receiver/baud_controller_rx_inst/counter_reg[14]
    SLICE_X85Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.829 r  uart_receiver/baud_controller_rx_inst/counter[5]_i_6/O
                         net (fo=1, routed)           0.405     7.234    uart_receiver/baud_controller_rx_inst/counter[5]_i_6_n_0
    SLICE_X85Y58         LUT6 (Prop_lut6_I1_O)        0.124     7.358 r  uart_receiver/baud_controller_rx_inst/counter[5]_i_2/O
                         net (fo=36, routed)          1.194     8.552    uart_receiver/receive_module_inst/Rx_sample_ENABLE
    SLICE_X84Y52         LUT3 (Prop_lut3_I2_O)        0.124     8.676 f  uart_receiver/receive_module_inst/counter[5]_i_4/O
                         net (fo=4, routed)           0.468     9.145    uart_receiver/receive_module_inst/counter[5]_i_4_n_0
    SLICE_X85Y55         LUT3 (Prop_lut3_I2_O)        0.124     9.269 r  uart_receiver/receive_module_inst/counter[5]_i_1/O
                         net (fo=8, routed)           0.642     9.910    uart_receiver/receive_module_inst/counter[5]_i_1_n_0
    SLICE_X85Y52         FDSE                                         r  uart_receiver/receive_module_inst/counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.611    15.034    uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X85Y52         FDSE                                         r  uart_receiver/receive_module_inst/counter_reg[2]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X85Y52         FDSE (Setup_fdse_C_S)       -0.429    14.844    uart_receiver/receive_module_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                  4.934    

Slack (MET) :             4.934ns  (required time - arrival time)
  Source:                 uart_receiver/baud_controller_rx_inst/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/receive_module_inst/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 1.014ns (22.142%)  route 3.566ns (77.858%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.728     5.331    uart_receiver/baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X84Y60         FDCE                                         r  uart_receiver/baud_controller_rx_inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y60         FDCE (Prop_fdce_C_Q)         0.518     5.849 f  uart_receiver/baud_controller_rx_inst/counter_reg[14]/Q
                         net (fo=2, routed)           0.856     6.705    uart_receiver/baud_controller_rx_inst/counter_reg[14]
    SLICE_X85Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.829 r  uart_receiver/baud_controller_rx_inst/counter[5]_i_6/O
                         net (fo=1, routed)           0.405     7.234    uart_receiver/baud_controller_rx_inst/counter[5]_i_6_n_0
    SLICE_X85Y58         LUT6 (Prop_lut6_I1_O)        0.124     7.358 r  uart_receiver/baud_controller_rx_inst/counter[5]_i_2/O
                         net (fo=36, routed)          1.194     8.552    uart_receiver/receive_module_inst/Rx_sample_ENABLE
    SLICE_X84Y52         LUT3 (Prop_lut3_I2_O)        0.124     8.676 f  uart_receiver/receive_module_inst/counter[5]_i_4/O
                         net (fo=4, routed)           0.468     9.145    uart_receiver/receive_module_inst/counter[5]_i_4_n_0
    SLICE_X85Y55         LUT3 (Prop_lut3_I2_O)        0.124     9.269 r  uart_receiver/receive_module_inst/counter[5]_i_1/O
                         net (fo=8, routed)           0.642     9.910    uart_receiver/receive_module_inst/counter[5]_i_1_n_0
    SLICE_X85Y52         FDRE                                         r  uart_receiver/receive_module_inst/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.611    15.034    uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X85Y52         FDRE                                         r  uart_receiver/receive_module_inst/counter_reg[5]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X85Y52         FDRE (Setup_fdre_C_R)       -0.429    14.844    uart_receiver/receive_module_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                  4.934    

Slack (MET) :             5.000ns  (required time - arrival time)
  Source:                 uart_receiver/baud_controller_rx_inst/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/receive_module_inst/data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.722ns  (logic 1.014ns (21.475%)  route 3.708ns (78.525%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.728     5.331    uart_receiver/baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X84Y60         FDCE                                         r  uart_receiver/baud_controller_rx_inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y60         FDCE (Prop_fdce_C_Q)         0.518     5.849 f  uart_receiver/baud_controller_rx_inst/counter_reg[14]/Q
                         net (fo=2, routed)           0.856     6.705    uart_receiver/baud_controller_rx_inst/counter_reg[14]
    SLICE_X85Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.829 r  uart_receiver/baud_controller_rx_inst/counter[5]_i_6/O
                         net (fo=1, routed)           0.405     7.234    uart_receiver/baud_controller_rx_inst/counter[5]_i_6_n_0
    SLICE_X85Y58         LUT6 (Prop_lut6_I1_O)        0.124     7.358 r  uart_receiver/baud_controller_rx_inst/counter[5]_i_2/O
                         net (fo=36, routed)          1.194     8.552    uart_receiver/receive_module_inst/Rx_sample_ENABLE
    SLICE_X84Y52         LUT3 (Prop_lut3_I2_O)        0.124     8.676 f  uart_receiver/receive_module_inst/counter[5]_i_4/O
                         net (fo=4, routed)           0.639     9.315    uart_receiver/receive_module_inst/counter[5]_i_4_n_0
    SLICE_X86Y56         LUT2 (Prop_lut2_I1_O)        0.124     9.439 r  uart_receiver/receive_module_inst/data[7]_i_1__0/O
                         net (fo=8, routed)           0.613    10.053    uart_receiver/receive_module_inst/data[7]_i_1__0_n_0
    SLICE_X87Y58         FDCE                                         r  uart_receiver/receive_module_inst/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.611    15.034    uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X87Y58         FDCE                                         r  uart_receiver/receive_module_inst/data_reg[1]/C
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X87Y58         FDCE (Setup_fdce_C_CE)      -0.205    15.052    uart_receiver/receive_module_inst/data_reg[1]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                         -10.053    
  -------------------------------------------------------------------
                         slack                                  5.000    

Slack (MET) :             5.002ns  (required time - arrival time)
  Source:                 uart_receiver/baud_controller_rx_inst/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/receive_module_inst/data_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 1.014ns (21.480%)  route 3.707ns (78.520%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.728     5.331    uart_receiver/baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X84Y60         FDCE                                         r  uart_receiver/baud_controller_rx_inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y60         FDCE (Prop_fdce_C_Q)         0.518     5.849 f  uart_receiver/baud_controller_rx_inst/counter_reg[14]/Q
                         net (fo=2, routed)           0.856     6.705    uart_receiver/baud_controller_rx_inst/counter_reg[14]
    SLICE_X85Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.829 r  uart_receiver/baud_controller_rx_inst/counter[5]_i_6/O
                         net (fo=1, routed)           0.405     7.234    uart_receiver/baud_controller_rx_inst/counter[5]_i_6_n_0
    SLICE_X85Y58         LUT6 (Prop_lut6_I1_O)        0.124     7.358 r  uart_receiver/baud_controller_rx_inst/counter[5]_i_2/O
                         net (fo=36, routed)          1.194     8.552    uart_receiver/receive_module_inst/Rx_sample_ENABLE
    SLICE_X84Y52         LUT3 (Prop_lut3_I2_O)        0.124     8.676 f  uart_receiver/receive_module_inst/counter[5]_i_4/O
                         net (fo=4, routed)           0.639     9.315    uart_receiver/receive_module_inst/counter[5]_i_4_n_0
    SLICE_X86Y56         LUT2 (Prop_lut2_I1_O)        0.124     9.439 r  uart_receiver/receive_module_inst/data[7]_i_1__0/O
                         net (fo=8, routed)           0.612    10.051    uart_receiver/receive_module_inst/data[7]_i_1__0_n_0
    SLICE_X87Y55         FDCE                                         r  uart_receiver/receive_module_inst/data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.612    15.035    uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X87Y55         FDCE                                         r  uart_receiver/receive_module_inst/data_reg[7]/C
                         clock pessimism              0.259    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X87Y55         FDCE (Setup_fdce_C_CE)      -0.205    15.053    uart_receiver/receive_module_inst/data_reg[7]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                         -10.051    
  -------------------------------------------------------------------
                         slack                                  5.002    

Slack (MET) :             5.027ns  (required time - arrival time)
  Source:                 uart_transmitter_inst/transmitter_WR/data_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/receive_module_inst/data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.948ns  (logic 1.368ns (27.648%)  route 3.580ns (72.352%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.727     5.330    uart_transmitter_inst/transmitter_WR/CLK
    SLICE_X88Y63         FDPE                                         r  uart_transmitter_inst/transmitter_WR/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDPE (Prop_fdpe_C_Q)         0.518     5.848 r  uart_transmitter_inst/transmitter_WR/data_reg[2]/Q
                         net (fo=2, routed)           0.678     6.526    uart_transmitter_inst/transmitter_WR/data[2]
    SLICE_X89Y63         LUT4 (Prop_lut4_I3_O)        0.124     6.650 r  uart_transmitter_inst/transmitter_WR/data[2]_i_6/O
                         net (fo=1, routed)           0.433     7.083    uart_transmitter_inst/transmitter_WR/data[2]_i_6_n_0
    SLICE_X89Y63         LUT6 (Prop_lut6_I0_O)        0.124     7.207 r  uart_transmitter_inst/transmitter_WR/data[2]_i_3/O
                         net (fo=2, routed)           0.769     7.975    uart_transmitter_inst/transmitter_WR/data[2]_i_3_n_0
    SLICE_X88Y63         LUT5 (Prop_lut5_I0_O)        0.124     8.099 r  uart_transmitter_inst/transmitter_WR/data[2]_i_2/O
                         net (fo=17, routed)          1.049     9.148    uart_receiver/receive_module_inst/data_reg[0]_0
    SLICE_X87Y57         LUT4 (Prop_lut4_I1_O)        0.152     9.300 r  uart_receiver/receive_module_inst/data[4]_i_2/O
                         net (fo=1, routed)           0.652     9.952    uart_receiver/receive_module_inst/data[4]_i_2_n_0
    SLICE_X87Y57         LUT5 (Prop_lut5_I0_O)        0.326    10.278 r  uart_receiver/receive_module_inst/data[4]_i_1/O
                         net (fo=1, routed)           0.000    10.278    uart_receiver/receive_module_inst/data[4]
    SLICE_X87Y57         FDCE                                         r  uart_receiver/receive_module_inst/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.611    15.034    uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X87Y57         FDCE                                         r  uart_receiver/receive_module_inst/data_reg[4]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X87Y57         FDCE (Setup_fdce_C_D)        0.031    15.304    uart_receiver/receive_module_inst/data_reg[4]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                         -10.278    
  -------------------------------------------------------------------
                         slack                                  5.027    

Slack (MET) :             5.138ns  (required time - arrival time)
  Source:                 uart_receiver/baud_controller_rx_inst/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/receive_module_inst/data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.620ns  (logic 1.014ns (21.948%)  route 3.606ns (78.052%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.728     5.331    uart_receiver/baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X84Y60         FDCE                                         r  uart_receiver/baud_controller_rx_inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y60         FDCE (Prop_fdce_C_Q)         0.518     5.849 f  uart_receiver/baud_controller_rx_inst/counter_reg[14]/Q
                         net (fo=2, routed)           0.856     6.705    uart_receiver/baud_controller_rx_inst/counter_reg[14]
    SLICE_X85Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.829 r  uart_receiver/baud_controller_rx_inst/counter[5]_i_6/O
                         net (fo=1, routed)           0.405     7.234    uart_receiver/baud_controller_rx_inst/counter[5]_i_6_n_0
    SLICE_X85Y58         LUT6 (Prop_lut6_I1_O)        0.124     7.358 r  uart_receiver/baud_controller_rx_inst/counter[5]_i_2/O
                         net (fo=36, routed)          1.194     8.552    uart_receiver/receive_module_inst/Rx_sample_ENABLE
    SLICE_X84Y52         LUT3 (Prop_lut3_I2_O)        0.124     8.676 f  uart_receiver/receive_module_inst/counter[5]_i_4/O
                         net (fo=4, routed)           0.639     9.315    uart_receiver/receive_module_inst/counter[5]_i_4_n_0
    SLICE_X86Y56         LUT2 (Prop_lut2_I1_O)        0.124     9.439 r  uart_receiver/receive_module_inst/data[7]_i_1__0/O
                         net (fo=8, routed)           0.512     9.951    uart_receiver/receive_module_inst/data[7]_i_1__0_n_0
    SLICE_X88Y58         FDCE                                         r  uart_receiver/receive_module_inst/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.611    15.034    uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X88Y58         FDCE                                         r  uart_receiver/receive_module_inst/data_reg[2]/C
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X88Y58         FDCE (Setup_fdce_C_CE)      -0.169    15.088    uart_receiver/receive_module_inst/data_reg[2]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -9.951    
  -------------------------------------------------------------------
                         slack                                  5.138    

Slack (MET) :             5.142ns  (required time - arrival time)
  Source:                 uart_receiver/baud_controller_rx_inst/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/receive_module_inst/data_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.581ns  (logic 1.014ns (22.136%)  route 3.567ns (77.864%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.728     5.331    uart_receiver/baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X84Y60         FDCE                                         r  uart_receiver/baud_controller_rx_inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y60         FDCE (Prop_fdce_C_Q)         0.518     5.849 f  uart_receiver/baud_controller_rx_inst/counter_reg[14]/Q
                         net (fo=2, routed)           0.856     6.705    uart_receiver/baud_controller_rx_inst/counter_reg[14]
    SLICE_X85Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.829 r  uart_receiver/baud_controller_rx_inst/counter[5]_i_6/O
                         net (fo=1, routed)           0.405     7.234    uart_receiver/baud_controller_rx_inst/counter[5]_i_6_n_0
    SLICE_X85Y58         LUT6 (Prop_lut6_I1_O)        0.124     7.358 r  uart_receiver/baud_controller_rx_inst/counter[5]_i_2/O
                         net (fo=36, routed)          1.194     8.552    uart_receiver/receive_module_inst/Rx_sample_ENABLE
    SLICE_X84Y52         LUT3 (Prop_lut3_I2_O)        0.124     8.676 f  uart_receiver/receive_module_inst/counter[5]_i_4/O
                         net (fo=4, routed)           0.639     9.315    uart_receiver/receive_module_inst/counter[5]_i_4_n_0
    SLICE_X86Y56         LUT2 (Prop_lut2_I1_O)        0.124     9.439 r  uart_receiver/receive_module_inst/data[7]_i_1__0/O
                         net (fo=8, routed)           0.472     9.912    uart_receiver/receive_module_inst/data[7]_i_1__0_n_0
    SLICE_X87Y56         FDCE                                         r  uart_receiver/receive_module_inst/data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.612    15.035    uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X87Y56         FDCE                                         r  uart_receiver/receive_module_inst/data_reg[6]/C
                         clock pessimism              0.259    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X87Y56         FDCE (Setup_fdce_C_CE)      -0.205    15.053    uart_receiver/receive_module_inst/data_reg[6]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -9.912    
  -------------------------------------------------------------------
                         slack                                  5.142    

Slack (MET) :             5.211ns  (required time - arrival time)
  Source:                 uart_receiver/baud_controller_rx_inst/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/receive_module_inst/data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 1.014ns (22.476%)  route 3.497ns (77.524%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.728     5.331    uart_receiver/baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X84Y60         FDCE                                         r  uart_receiver/baud_controller_rx_inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y60         FDCE (Prop_fdce_C_Q)         0.518     5.849 f  uart_receiver/baud_controller_rx_inst/counter_reg[14]/Q
                         net (fo=2, routed)           0.856     6.705    uart_receiver/baud_controller_rx_inst/counter_reg[14]
    SLICE_X85Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.829 r  uart_receiver/baud_controller_rx_inst/counter[5]_i_6/O
                         net (fo=1, routed)           0.405     7.234    uart_receiver/baud_controller_rx_inst/counter[5]_i_6_n_0
    SLICE_X85Y58         LUT6 (Prop_lut6_I1_O)        0.124     7.358 r  uart_receiver/baud_controller_rx_inst/counter[5]_i_2/O
                         net (fo=36, routed)          1.194     8.552    uart_receiver/receive_module_inst/Rx_sample_ENABLE
    SLICE_X84Y52         LUT3 (Prop_lut3_I2_O)        0.124     8.676 f  uart_receiver/receive_module_inst/counter[5]_i_4/O
                         net (fo=4, routed)           0.639     9.315    uart_receiver/receive_module_inst/counter[5]_i_4_n_0
    SLICE_X86Y56         LUT2 (Prop_lut2_I1_O)        0.124     9.439 r  uart_receiver/receive_module_inst/data[7]_i_1__0/O
                         net (fo=8, routed)           0.403     9.842    uart_receiver/receive_module_inst/data[7]_i_1__0_n_0
    SLICE_X86Y56         FDCE                                         r  uart_receiver/receive_module_inst/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.612    15.035    uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X86Y56         FDCE                                         r  uart_receiver/receive_module_inst/data_reg[0]/C
                         clock pessimism              0.259    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X86Y56         FDCE (Setup_fdce_C_CE)      -0.205    15.053    uart_receiver/receive_module_inst/data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -9.842    
  -------------------------------------------------------------------
                         slack                                  5.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 uart_receiver/receive_module_inst/stage_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/receive_module_inst/Rx_PERROR_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.283%)  route 0.113ns (37.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.606     1.525    uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X85Y56         FDCE                                         r  uart_receiver/receive_module_inst/stage_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y56         FDCE (Prop_fdce_C_Q)         0.141     1.666 r  uart_receiver/receive_module_inst/stage_counter_reg[2]/Q
                         net (fo=18, routed)          0.113     1.779    uart_receiver/receive_module_inst/stage_counter_reg__0[2]
    SLICE_X84Y56         LUT6 (Prop_lut6_I2_O)        0.045     1.824 r  uart_receiver/receive_module_inst/Rx_PERROR_i_1/O
                         net (fo=1, routed)           0.000     1.824    uart_receiver/receive_module_inst/Rx_PERROR_i_1_n_0
    SLICE_X84Y56         FDCE                                         r  uart_receiver/receive_module_inst/Rx_PERROR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.878     2.043    uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X84Y56         FDCE                                         r  uart_receiver/receive_module_inst/Rx_PERROR_reg/C
                         clock pessimism             -0.504     1.538    
    SLICE_X84Y56         FDCE (Hold_fdce_C_D)         0.121     1.659    uart_receiver/receive_module_inst/Rx_PERROR_reg
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 uart_receiver/receive_module_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/receive_module_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.704%)  route 0.115ns (38.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.607     1.526    uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X85Y52         FDSE                                         r  uart_receiver/receive_module_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y52         FDSE (Prop_fdse_C_Q)         0.141     1.667 r  uart_receiver/receive_module_inst/counter_reg[1]/Q
                         net (fo=6, routed)           0.115     1.783    uart_receiver/receive_module_inst/counter_reg_n_0_[1]
    SLICE_X84Y52         LUT6 (Prop_lut6_I1_O)        0.045     1.828 r  uart_receiver/receive_module_inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.828    uart_receiver/receive_module_inst/counter[3]_i_1_n_0
    SLICE_X84Y52         FDRE                                         r  uart_receiver/receive_module_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.879     2.044    uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X84Y52         FDRE                                         r  uart_receiver/receive_module_inst/counter_reg[3]/C
                         clock pessimism             -0.504     1.539    
    SLICE_X84Y52         FDRE (Hold_fdre_C_D)         0.121     1.660    uart_receiver/receive_module_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 uart_receiver/receive_module_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/receive_module_inst/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.209ns (74.615%)  route 0.071ns (25.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.607     1.526    uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X84Y52         FDRE                                         r  uart_receiver/receive_module_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y52         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  uart_receiver/receive_module_inst/counter_reg[3]/Q
                         net (fo=4, routed)           0.071     1.761    uart_receiver/receive_module_inst/counter_reg_n_0_[3]
    SLICE_X85Y52         LUT6 (Prop_lut6_I5_O)        0.045     1.806 r  uart_receiver/receive_module_inst/counter[5]_i_3/O
                         net (fo=1, routed)           0.000     1.806    uart_receiver/receive_module_inst/counter0[5]
    SLICE_X85Y52         FDRE                                         r  uart_receiver/receive_module_inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.879     2.044    uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X85Y52         FDRE                                         r  uart_receiver/receive_module_inst/counter_reg[5]/C
                         clock pessimism             -0.504     1.539    
    SLICE_X85Y52         FDRE (Hold_fdre_C_D)         0.092     1.631    uart_receiver/receive_module_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.982%)  route 0.129ns (41.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.603     1.522    uart_transmitter_inst/trasmitter_baud_inst/CLK
    SLICE_X87Y64         FDPE                                         r  uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y64         FDPE (Prop_fdpe_C_Q)         0.141     1.663 r  uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/Q
                         net (fo=4, routed)           0.129     1.793    uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg__0[1]
    SLICE_X88Y64         LUT6 (Prop_lut6_I2_O)        0.045     1.838 r  uart_transmitter_inst/trasmitter_baud_inst/sample_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     1.838    uart_transmitter_inst/trasmitter_baud_inst/p_0_in[3]
    SLICE_X88Y64         FDPE                                         r  uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.874     2.039    uart_transmitter_inst/trasmitter_baud_inst/CLK
    SLICE_X88Y64         FDPE                                         r  uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/C
                         clock pessimism             -0.501     1.537    
    SLICE_X88Y64         FDPE (Hold_fdpe_C_D)         0.121     1.658    uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 uart_receiver/receive_module_inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/receive_module_inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.709%)  route 0.160ns (46.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.607     1.526    uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X85Y52         FDRE                                         r  uart_receiver/receive_module_inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y52         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  uart_receiver/receive_module_inst/counter_reg[5]/Q
                         net (fo=3, routed)           0.160     1.828    uart_receiver/receive_module_inst/counter_reg_n_0_[5]
    SLICE_X84Y52         LUT5 (Prop_lut5_I2_O)        0.045     1.873 r  uart_receiver/receive_module_inst/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.873    uart_receiver/receive_module_inst/counter[4]_i_1_n_0
    SLICE_X84Y52         FDRE                                         r  uart_receiver/receive_module_inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.879     2.044    uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X84Y52         FDRE                                         r  uart_receiver/receive_module_inst/counter_reg[4]/C
                         clock pessimism             -0.504     1.539    
    SLICE_X84Y52         FDRE (Hold_fdre_C_D)         0.121     1.660    uart_receiver/receive_module_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 uart_receiver/receive_module_inst/stage_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/receive_module_inst/data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.783%)  route 0.203ns (52.217%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.606     1.525    uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X85Y56         FDCE                                         r  uart_receiver/receive_module_inst/stage_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y56         FDCE (Prop_fdce_C_Q)         0.141     1.666 r  uart_receiver/receive_module_inst/stage_counter_reg[2]/Q
                         net (fo=18, routed)          0.203     1.870    uart_receiver/receive_module_inst/stage_counter_reg__0[2]
    SLICE_X88Y56         LUT5 (Prop_lut5_I2_O)        0.045     1.915 r  uart_receiver/receive_module_inst/data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.915    uart_receiver/receive_module_inst/data[5]
    SLICE_X88Y56         FDCE                                         r  uart_receiver/receive_module_inst/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.879     2.044    uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X88Y56         FDCE                                         r  uart_receiver/receive_module_inst/data_reg[5]/C
                         clock pessimism             -0.479     1.564    
    SLICE_X88Y56         FDCE (Hold_fdce_C_D)         0.120     1.684    uart_receiver/receive_module_inst/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 uart_transmitter_inst/transmit_module_inst/stages_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.246ns (65.566%)  route 0.129ns (34.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.603     1.522    uart_transmitter_inst/transmit_module_inst/CLK
    SLICE_X88Y65         FDCE                                         r  uart_transmitter_inst/transmit_module_inst/stages_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y65         FDCE (Prop_fdce_C_Q)         0.148     1.670 f  uart_transmitter_inst/transmit_module_inst/stages_reg[2]/Q
                         net (fo=10, routed)          0.129     1.800    uart_transmitter_inst/transmit_module_inst/Q[2]
    SLICE_X88Y64         LUT6 (Prop_lut6_I2_O)        0.098     1.898 r  uart_transmitter_inst/transmit_module_inst/sample_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.898    uart_transmitter_inst/trasmitter_baud_inst/D[0]
    SLICE_X88Y64         FDCE                                         r  uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.874     2.039    uart_transmitter_inst/trasmitter_baud_inst/CLK
    SLICE_X88Y64         FDCE                                         r  uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/C
                         clock pessimism             -0.501     1.537    
    SLICE_X88Y64         FDCE (Hold_fdce_C_D)         0.120     1.657    uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 uart_receiver/receive_module_inst/FERROR_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/receive_module_inst/Rx_FERROR_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.080%)  route 0.201ns (51.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.607     1.526    uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X86Y55         FDCE                                         r  uart_receiver/receive_module_inst/FERROR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y55         FDCE (Prop_fdce_C_Q)         0.141     1.667 r  uart_receiver/receive_module_inst/FERROR_reg/Q
                         net (fo=2, routed)           0.201     1.868    uart_receiver/receive_module_inst/FERROR_reg_n_0
    SLICE_X88Y55         LUT6 (Prop_lut6_I0_O)        0.045     1.913 r  uart_receiver/receive_module_inst/Rx_FERROR_i_1/O
                         net (fo=1, routed)           0.000     1.913    uart_receiver/receive_module_inst/Rx_FERROR_i_1_n_0
    SLICE_X88Y55         FDCE                                         r  uart_receiver/receive_module_inst/Rx_FERROR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.879     2.044    uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X88Y55         FDCE                                         r  uart_receiver/receive_module_inst/Rx_FERROR_reg/C
                         clock pessimism             -0.501     1.542    
    SLICE_X88Y55         FDCE (Hold_fdce_C_D)         0.120     1.662    uart_receiver/receive_module_inst/Rx_FERROR_reg
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 uart_receiver/baud_controller_rx_inst/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/baud_controller_rx_inst/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.313ns (80.029%)  route 0.078ns (19.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.604     1.523    uart_receiver/baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X84Y60         FDCE                                         r  uart_receiver/baud_controller_rx_inst/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y60         FDCE (Prop_fdce_C_Q)         0.164     1.687 r  uart_receiver/baud_controller_rx_inst/counter_reg[13]/Q
                         net (fo=3, routed)           0.078     1.765    uart_receiver/baud_controller_rx_inst/counter_reg[13]
    SLICE_X84Y60         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     1.914 r  uart_receiver/baud_controller_rx_inst/counter_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.914    uart_receiver/baud_controller_rx_inst/counter_reg[12]_i_1__0_n_5
    SLICE_X84Y60         FDCE                                         r  uart_receiver/baud_controller_rx_inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.876     2.041    uart_receiver/baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X84Y60         FDCE                                         r  uart_receiver/baud_controller_rx_inst/counter_reg[14]/C
                         clock pessimism             -0.517     1.523    
    SLICE_X84Y60         FDCE (Hold_fdce_C_D)         0.134     1.657    uart_receiver/baud_controller_rx_inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart_transmitter_inst/baud_controller_tx_inst/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_inst/baud_controller_tx_inst/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.287ns (77.997%)  route 0.081ns (22.003%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.605     1.524    uart_transmitter_inst/baud_controller_tx_inst/CLK
    SLICE_X86Y60         FDCE                                         r  uart_transmitter_inst/baud_controller_tx_inst/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y60         FDCE (Prop_fdce_C_Q)         0.141     1.665 r  uart_transmitter_inst/baud_controller_tx_inst/counter_reg[13]/Q
                         net (fo=3, routed)           0.081     1.746    uart_transmitter_inst/baud_controller_tx_inst/counter_reg[13]
    SLICE_X86Y60         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.892 r  uart_transmitter_inst/baud_controller_tx_inst/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.892    uart_transmitter_inst/baud_controller_tx_inst/counter_reg[12]_i_1_n_5
    SLICE_X86Y60         FDCE                                         r  uart_transmitter_inst/baud_controller_tx_inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.877     2.042    uart_transmitter_inst/baud_controller_tx_inst/CLK
    SLICE_X86Y60         FDCE                                         r  uart_transmitter_inst/baud_controller_tx_inst/counter_reg[14]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X86Y60         FDCE (Hold_fdce_C_D)         0.105     1.629    uart_transmitter_inst/baud_controller_tx_inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y63    sync_reest/reset_sync_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y63    sync_reest/temp_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X84Y59    uart_receiver/baud_controller_rx_inst/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X84Y59    uart_receiver/baud_controller_rx_inst/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X84Y60    uart_receiver/baud_controller_rx_inst/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X84Y60    uart_receiver/baud_controller_rx_inst/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X84Y60    uart_receiver/baud_controller_rx_inst/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X84Y57    uart_receiver/baud_controller_rx_inst/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X84Y57    uart_receiver/baud_controller_rx_inst/counter_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X88Y63    uart_transmitter_inst/transmitter_WR/data_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X88Y63    uart_transmitter_inst/transmitter_WR/data_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X88Y63    uart_transmitter_inst/transmitter_WR/data_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X89Y63    uart_transmitter_inst/transmitter_WR/data_reg[3]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X89Y63    uart_transmitter_inst/transmitter_WR/data_reg[4]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X89Y63    uart_transmitter_inst/transmitter_WR/data_reg[5]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X89Y63    uart_transmitter_inst/transmitter_WR/data_reg[6]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X89Y64    uart_transmitter_inst/transmitter_WR/data_reg[7]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X87Y64    uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y64    uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y57    uart_receiver/baud_controller_rx_inst/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y57    uart_receiver/baud_controller_rx_inst/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y57    uart_receiver/baud_controller_rx_inst/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y58    uart_receiver/baud_controller_rx_inst/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y58    uart_receiver/baud_controller_rx_inst/counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y58    uart_receiver/baud_controller_rx_inst/counter_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y58    uart_receiver/baud_controller_rx_inst/counter_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y57    uart_receiver/baud_controller_rx_inst/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y63    sync_reest/reset_sync_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y63    sync_reest/reset_sync_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.690ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.046ns  (required time - arrival time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/baud_controller_rx_inst/counter_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 0.580ns (16.213%)  route 2.997ns (83.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.725     5.328    sync_reest/clk_IBUF_BUFG
    SLICE_X82Y63         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y63         FDRE (Prop_fdre_C_Q)         0.456     5.784 f  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.669     6.453    sync_reest/temp
    SLICE_X82Y63         LUT3 (Prop_lut3_I2_O)        0.124     6.577 f  sync_reest/data[7]_i_2__0/O
                         net (fo=72, routed)          2.329     8.905    uart_receiver/baud_controller_rx_inst/reset_clean
    SLICE_X84Y60         FDCE                                         f  uart_receiver/baud_controller_rx_inst/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.608    15.031    uart_receiver/baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X84Y60         FDCE                                         r  uart_receiver/baud_controller_rx_inst/counter_reg[12]/C
                         clock pessimism              0.275    15.306    
                         clock uncertainty           -0.035    15.270    
    SLICE_X84Y60         FDCE (Recov_fdce_C_CLR)     -0.319    14.951    uart_receiver/baud_controller_rx_inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                          -8.905    
  -------------------------------------------------------------------
                         slack                                  6.046    

Slack (MET) :             6.046ns  (required time - arrival time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/baud_controller_rx_inst/counter_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 0.580ns (16.213%)  route 2.997ns (83.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.725     5.328    sync_reest/clk_IBUF_BUFG
    SLICE_X82Y63         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y63         FDRE (Prop_fdre_C_Q)         0.456     5.784 f  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.669     6.453    sync_reest/temp
    SLICE_X82Y63         LUT3 (Prop_lut3_I2_O)        0.124     6.577 f  sync_reest/data[7]_i_2__0/O
                         net (fo=72, routed)          2.329     8.905    uart_receiver/baud_controller_rx_inst/reset_clean
    SLICE_X84Y60         FDCE                                         f  uart_receiver/baud_controller_rx_inst/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.608    15.031    uart_receiver/baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X84Y60         FDCE                                         r  uart_receiver/baud_controller_rx_inst/counter_reg[13]/C
                         clock pessimism              0.275    15.306    
                         clock uncertainty           -0.035    15.270    
    SLICE_X84Y60         FDCE (Recov_fdce_C_CLR)     -0.319    14.951    uart_receiver/baud_controller_rx_inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                          -8.905    
  -------------------------------------------------------------------
                         slack                                  6.046    

Slack (MET) :             6.046ns  (required time - arrival time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/baud_controller_rx_inst/counter_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 0.580ns (16.213%)  route 2.997ns (83.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.725     5.328    sync_reest/clk_IBUF_BUFG
    SLICE_X82Y63         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y63         FDRE (Prop_fdre_C_Q)         0.456     5.784 f  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.669     6.453    sync_reest/temp
    SLICE_X82Y63         LUT3 (Prop_lut3_I2_O)        0.124     6.577 f  sync_reest/data[7]_i_2__0/O
                         net (fo=72, routed)          2.329     8.905    uart_receiver/baud_controller_rx_inst/reset_clean
    SLICE_X84Y60         FDCE                                         f  uart_receiver/baud_controller_rx_inst/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.608    15.031    uart_receiver/baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X84Y60         FDCE                                         r  uart_receiver/baud_controller_rx_inst/counter_reg[14]/C
                         clock pessimism              0.275    15.306    
                         clock uncertainty           -0.035    15.270    
    SLICE_X84Y60         FDCE (Recov_fdce_C_CLR)     -0.319    14.951    uart_receiver/baud_controller_rx_inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                          -8.905    
  -------------------------------------------------------------------
                         slack                                  6.046    

Slack (MET) :             6.188ns  (required time - arrival time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/baud_controller_rx_inst/counter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.580ns (16.882%)  route 2.856ns (83.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.725     5.328    sync_reest/clk_IBUF_BUFG
    SLICE_X82Y63         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y63         FDRE (Prop_fdre_C_Q)         0.456     5.784 f  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.669     6.453    sync_reest/temp
    SLICE_X82Y63         LUT3 (Prop_lut3_I2_O)        0.124     6.577 f  sync_reest/data[7]_i_2__0/O
                         net (fo=72, routed)          2.187     8.763    uart_receiver/baud_controller_rx_inst/reset_clean
    SLICE_X84Y59         FDCE                                         f  uart_receiver/baud_controller_rx_inst/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.608    15.031    uart_receiver/baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X84Y59         FDCE                                         r  uart_receiver/baud_controller_rx_inst/counter_reg[10]/C
                         clock pessimism              0.275    15.306    
                         clock uncertainty           -0.035    15.270    
    SLICE_X84Y59         FDCE (Recov_fdce_C_CLR)     -0.319    14.951    uart_receiver/baud_controller_rx_inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                  6.188    

Slack (MET) :             6.188ns  (required time - arrival time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/baud_controller_rx_inst/counter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.580ns (16.882%)  route 2.856ns (83.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.725     5.328    sync_reest/clk_IBUF_BUFG
    SLICE_X82Y63         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y63         FDRE (Prop_fdre_C_Q)         0.456     5.784 f  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.669     6.453    sync_reest/temp
    SLICE_X82Y63         LUT3 (Prop_lut3_I2_O)        0.124     6.577 f  sync_reest/data[7]_i_2__0/O
                         net (fo=72, routed)          2.187     8.763    uart_receiver/baud_controller_rx_inst/reset_clean
    SLICE_X84Y59         FDCE                                         f  uart_receiver/baud_controller_rx_inst/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.608    15.031    uart_receiver/baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X84Y59         FDCE                                         r  uart_receiver/baud_controller_rx_inst/counter_reg[11]/C
                         clock pessimism              0.275    15.306    
                         clock uncertainty           -0.035    15.270    
    SLICE_X84Y59         FDCE (Recov_fdce_C_CLR)     -0.319    14.951    uart_receiver/baud_controller_rx_inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                  6.188    

Slack (MET) :             6.188ns  (required time - arrival time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/baud_controller_rx_inst/counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.580ns (16.882%)  route 2.856ns (83.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.725     5.328    sync_reest/clk_IBUF_BUFG
    SLICE_X82Y63         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y63         FDRE (Prop_fdre_C_Q)         0.456     5.784 f  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.669     6.453    sync_reest/temp
    SLICE_X82Y63         LUT3 (Prop_lut3_I2_O)        0.124     6.577 f  sync_reest/data[7]_i_2__0/O
                         net (fo=72, routed)          2.187     8.763    uart_receiver/baud_controller_rx_inst/reset_clean
    SLICE_X84Y59         FDCE                                         f  uart_receiver/baud_controller_rx_inst/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.608    15.031    uart_receiver/baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X84Y59         FDCE                                         r  uart_receiver/baud_controller_rx_inst/counter_reg[8]/C
                         clock pessimism              0.275    15.306    
                         clock uncertainty           -0.035    15.270    
    SLICE_X84Y59         FDCE (Recov_fdce_C_CLR)     -0.319    14.951    uart_receiver/baud_controller_rx_inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                  6.188    

Slack (MET) :             6.188ns  (required time - arrival time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver/baud_controller_rx_inst/counter_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.580ns (16.882%)  route 2.856ns (83.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.725     5.328    sync_reest/clk_IBUF_BUFG
    SLICE_X82Y63         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y63         FDRE (Prop_fdre_C_Q)         0.456     5.784 f  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.669     6.453    sync_reest/temp
    SLICE_X82Y63         LUT3 (Prop_lut3_I2_O)        0.124     6.577 f  sync_reest/data[7]_i_2__0/O
                         net (fo=72, routed)          2.187     8.763    uart_receiver/baud_controller_rx_inst/reset_clean
    SLICE_X84Y59         FDCE                                         f  uart_receiver/baud_controller_rx_inst/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.608    15.031    uart_receiver/baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X84Y59         FDCE                                         r  uart_receiver/baud_controller_rx_inst/counter_reg[9]/C
                         clock pessimism              0.275    15.306    
                         clock uncertainty           -0.035    15.270    
    SLICE_X84Y59         FDCE (Recov_fdce_C_CLR)     -0.319    14.951    uart_receiver/baud_controller_rx_inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                  6.188    

Slack (MET) :             6.191ns  (required time - arrival time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_inst/baud_controller_tx_inst/counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.334ns  (logic 0.580ns (17.399%)  route 2.754ns (82.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.725     5.328    sync_reest/clk_IBUF_BUFG
    SLICE_X82Y63         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y63         FDRE (Prop_fdre_C_Q)         0.456     5.784 f  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.669     6.453    sync_reest/temp
    SLICE_X82Y63         LUT3 (Prop_lut3_I2_O)        0.124     6.577 f  sync_reest/data[7]_i_2__0/O
                         net (fo=72, routed)          2.085     8.661    uart_transmitter_inst/baud_controller_tx_inst/AR[0]
    SLICE_X86Y58         FDCE                                         f  uart_transmitter_inst/baud_controller_tx_inst/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.611    15.034    uart_transmitter_inst/baud_controller_tx_inst/CLK
    SLICE_X86Y58         FDCE                                         r  uart_transmitter_inst/baud_controller_tx_inst/counter_reg[4]/C
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X86Y58         FDCE (Recov_fdce_C_CLR)     -0.405    14.852    uart_transmitter_inst/baud_controller_tx_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  6.191    

Slack (MET) :             6.191ns  (required time - arrival time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_inst/baud_controller_tx_inst/counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.334ns  (logic 0.580ns (17.399%)  route 2.754ns (82.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.725     5.328    sync_reest/clk_IBUF_BUFG
    SLICE_X82Y63         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y63         FDRE (Prop_fdre_C_Q)         0.456     5.784 f  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.669     6.453    sync_reest/temp
    SLICE_X82Y63         LUT3 (Prop_lut3_I2_O)        0.124     6.577 f  sync_reest/data[7]_i_2__0/O
                         net (fo=72, routed)          2.085     8.661    uart_transmitter_inst/baud_controller_tx_inst/AR[0]
    SLICE_X86Y58         FDCE                                         f  uart_transmitter_inst/baud_controller_tx_inst/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.611    15.034    uart_transmitter_inst/baud_controller_tx_inst/CLK
    SLICE_X86Y58         FDCE                                         r  uart_transmitter_inst/baud_controller_tx_inst/counter_reg[5]/C
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X86Y58         FDCE (Recov_fdce_C_CLR)     -0.405    14.852    uart_transmitter_inst/baud_controller_tx_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  6.191    

Slack (MET) :             6.191ns  (required time - arrival time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_inst/baud_controller_tx_inst/counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.334ns  (logic 0.580ns (17.399%)  route 2.754ns (82.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.725     5.328    sync_reest/clk_IBUF_BUFG
    SLICE_X82Y63         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y63         FDRE (Prop_fdre_C_Q)         0.456     5.784 f  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.669     6.453    sync_reest/temp
    SLICE_X82Y63         LUT3 (Prop_lut3_I2_O)        0.124     6.577 f  sync_reest/data[7]_i_2__0/O
                         net (fo=72, routed)          2.085     8.661    uart_transmitter_inst/baud_controller_tx_inst/AR[0]
    SLICE_X86Y58         FDCE                                         f  uart_transmitter_inst/baud_controller_tx_inst/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.611    15.034    uart_transmitter_inst/baud_controller_tx_inst/CLK
    SLICE_X86Y58         FDCE                                         r  uart_transmitter_inst/baud_controller_tx_inst/counter_reg[6]/C
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X86Y58         FDCE (Recov_fdce_C_CLR)     -0.405    14.852    uart_transmitter_inst/baud_controller_tx_inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  6.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 sync_reest/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_inst/transmitter_WR/data_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.186ns (28.306%)  route 0.471ns (71.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.602     1.521    sync_reest/clk_IBUF_BUFG
    SLICE_X82Y63         FDRE                                         r  sync_reest/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y63         FDRE (Prop_fdre_C_Q)         0.141     1.662 f  sync_reest/reset_sync_reg/Q
                         net (fo=1, routed)           0.173     1.835    sync_reest/reset_sync
    SLICE_X82Y63         LUT3 (Prop_lut3_I1_O)        0.045     1.880 f  sync_reest/data[7]_i_2__0/O
                         net (fo=72, routed)          0.299     2.178    uart_transmitter_inst/transmitter_WR/AR[0]
    SLICE_X88Y63         FDPE                                         f  uart_transmitter_inst/transmitter_WR/data_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.874     2.039    uart_transmitter_inst/transmitter_WR/CLK
    SLICE_X88Y63         FDPE                                         r  uart_transmitter_inst/transmitter_WR/data_reg[0]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X88Y63         FDPE (Remov_fdpe_C_PRE)     -0.071     1.488    uart_transmitter_inst/transmitter_WR/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 sync_reest/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_inst/transmitter_WR/data_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.186ns (28.306%)  route 0.471ns (71.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.602     1.521    sync_reest/clk_IBUF_BUFG
    SLICE_X82Y63         FDRE                                         r  sync_reest/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y63         FDRE (Prop_fdre_C_Q)         0.141     1.662 f  sync_reest/reset_sync_reg/Q
                         net (fo=1, routed)           0.173     1.835    sync_reest/reset_sync
    SLICE_X82Y63         LUT3 (Prop_lut3_I1_O)        0.045     1.880 f  sync_reest/data[7]_i_2__0/O
                         net (fo=72, routed)          0.299     2.178    uart_transmitter_inst/transmitter_WR/AR[0]
    SLICE_X88Y63         FDPE                                         f  uart_transmitter_inst/transmitter_WR/data_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.874     2.039    uart_transmitter_inst/transmitter_WR/CLK
    SLICE_X88Y63         FDPE                                         r  uart_transmitter_inst/transmitter_WR/data_reg[1]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X88Y63         FDPE (Remov_fdpe_C_PRE)     -0.071     1.488    uart_transmitter_inst/transmitter_WR/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 sync_reest/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_inst/transmitter_WR/data_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.186ns (28.306%)  route 0.471ns (71.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.602     1.521    sync_reest/clk_IBUF_BUFG
    SLICE_X82Y63         FDRE                                         r  sync_reest/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y63         FDRE (Prop_fdre_C_Q)         0.141     1.662 f  sync_reest/reset_sync_reg/Q
                         net (fo=1, routed)           0.173     1.835    sync_reest/reset_sync
    SLICE_X82Y63         LUT3 (Prop_lut3_I1_O)        0.045     1.880 f  sync_reest/data[7]_i_2__0/O
                         net (fo=72, routed)          0.299     2.178    uart_transmitter_inst/transmitter_WR/AR[0]
    SLICE_X88Y63         FDPE                                         f  uart_transmitter_inst/transmitter_WR/data_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.874     2.039    uart_transmitter_inst/transmitter_WR/CLK
    SLICE_X88Y63         FDPE                                         r  uart_transmitter_inst/transmitter_WR/data_reg[2]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X88Y63         FDPE (Remov_fdpe_C_PRE)     -0.071     1.488    uart_transmitter_inst/transmitter_WR/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 sync_reest/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_inst/transmitter_WR/data_reg[3]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.186ns (28.306%)  route 0.471ns (71.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.602     1.521    sync_reest/clk_IBUF_BUFG
    SLICE_X82Y63         FDRE                                         r  sync_reest/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y63         FDRE (Prop_fdre_C_Q)         0.141     1.662 f  sync_reest/reset_sync_reg/Q
                         net (fo=1, routed)           0.173     1.835    sync_reest/reset_sync
    SLICE_X82Y63         LUT3 (Prop_lut3_I1_O)        0.045     1.880 f  sync_reest/data[7]_i_2__0/O
                         net (fo=72, routed)          0.299     2.178    uart_transmitter_inst/transmitter_WR/AR[0]
    SLICE_X89Y63         FDPE                                         f  uart_transmitter_inst/transmitter_WR/data_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.874     2.039    uart_transmitter_inst/transmitter_WR/CLK
    SLICE_X89Y63         FDPE                                         r  uart_transmitter_inst/transmitter_WR/data_reg[3]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X89Y63         FDPE (Remov_fdpe_C_PRE)     -0.095     1.464    uart_transmitter_inst/transmitter_WR/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 sync_reest/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_inst/transmitter_WR/data_reg[4]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.186ns (28.306%)  route 0.471ns (71.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.602     1.521    sync_reest/clk_IBUF_BUFG
    SLICE_X82Y63         FDRE                                         r  sync_reest/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y63         FDRE (Prop_fdre_C_Q)         0.141     1.662 f  sync_reest/reset_sync_reg/Q
                         net (fo=1, routed)           0.173     1.835    sync_reest/reset_sync
    SLICE_X82Y63         LUT3 (Prop_lut3_I1_O)        0.045     1.880 f  sync_reest/data[7]_i_2__0/O
                         net (fo=72, routed)          0.299     2.178    uart_transmitter_inst/transmitter_WR/AR[0]
    SLICE_X89Y63         FDPE                                         f  uart_transmitter_inst/transmitter_WR/data_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.874     2.039    uart_transmitter_inst/transmitter_WR/CLK
    SLICE_X89Y63         FDPE                                         r  uart_transmitter_inst/transmitter_WR/data_reg[4]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X89Y63         FDPE (Remov_fdpe_C_PRE)     -0.095     1.464    uart_transmitter_inst/transmitter_WR/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 sync_reest/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_inst/transmitter_WR/data_reg[5]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.186ns (28.306%)  route 0.471ns (71.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.602     1.521    sync_reest/clk_IBUF_BUFG
    SLICE_X82Y63         FDRE                                         r  sync_reest/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y63         FDRE (Prop_fdre_C_Q)         0.141     1.662 f  sync_reest/reset_sync_reg/Q
                         net (fo=1, routed)           0.173     1.835    sync_reest/reset_sync
    SLICE_X82Y63         LUT3 (Prop_lut3_I1_O)        0.045     1.880 f  sync_reest/data[7]_i_2__0/O
                         net (fo=72, routed)          0.299     2.178    uart_transmitter_inst/transmitter_WR/AR[0]
    SLICE_X89Y63         FDPE                                         f  uart_transmitter_inst/transmitter_WR/data_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.874     2.039    uart_transmitter_inst/transmitter_WR/CLK
    SLICE_X89Y63         FDPE                                         r  uart_transmitter_inst/transmitter_WR/data_reg[5]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X89Y63         FDPE (Remov_fdpe_C_PRE)     -0.095     1.464    uart_transmitter_inst/transmitter_WR/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 sync_reest/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_inst/transmitter_WR/data_reg[6]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.186ns (28.306%)  route 0.471ns (71.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.602     1.521    sync_reest/clk_IBUF_BUFG
    SLICE_X82Y63         FDRE                                         r  sync_reest/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y63         FDRE (Prop_fdre_C_Q)         0.141     1.662 f  sync_reest/reset_sync_reg/Q
                         net (fo=1, routed)           0.173     1.835    sync_reest/reset_sync
    SLICE_X82Y63         LUT3 (Prop_lut3_I1_O)        0.045     1.880 f  sync_reest/data[7]_i_2__0/O
                         net (fo=72, routed)          0.299     2.178    uart_transmitter_inst/transmitter_WR/AR[0]
    SLICE_X89Y63         FDPE                                         f  uart_transmitter_inst/transmitter_WR/data_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.874     2.039    uart_transmitter_inst/transmitter_WR/CLK
    SLICE_X89Y63         FDPE                                         r  uart_transmitter_inst/transmitter_WR/data_reg[6]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X89Y63         FDPE (Remov_fdpe_C_PRE)     -0.095     1.464    uart_transmitter_inst/transmitter_WR/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 sync_reest/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.186ns (25.556%)  route 0.542ns (74.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.602     1.521    sync_reest/clk_IBUF_BUFG
    SLICE_X82Y63         FDRE                                         r  sync_reest/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y63         FDRE (Prop_fdre_C_Q)         0.141     1.662 f  sync_reest/reset_sync_reg/Q
                         net (fo=1, routed)           0.173     1.835    sync_reest/reset_sync
    SLICE_X82Y63         LUT3 (Prop_lut3_I1_O)        0.045     1.880 f  sync_reest/data[7]_i_2__0/O
                         net (fo=72, routed)          0.369     2.249    uart_transmitter_inst/trasmitter_baud_inst/AR[0]
    SLICE_X88Y64         FDCE                                         f  uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.874     2.039    uart_transmitter_inst/trasmitter_baud_inst/CLK
    SLICE_X88Y64         FDCE                                         r  uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X88Y64         FDCE (Remov_fdce_C_CLR)     -0.067     1.492    uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 sync_reest/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.186ns (25.556%)  route 0.542ns (74.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.602     1.521    sync_reest/clk_IBUF_BUFG
    SLICE_X82Y63         FDRE                                         r  sync_reest/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y63         FDRE (Prop_fdre_C_Q)         0.141     1.662 f  sync_reest/reset_sync_reg/Q
                         net (fo=1, routed)           0.173     1.835    sync_reest/reset_sync
    SLICE_X82Y63         LUT3 (Prop_lut3_I1_O)        0.045     1.880 f  sync_reest/data[7]_i_2__0/O
                         net (fo=72, routed)          0.369     2.249    uart_transmitter_inst/trasmitter_baud_inst/AR[0]
    SLICE_X88Y64         FDCE                                         f  uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.874     2.039    uart_transmitter_inst/trasmitter_baud_inst/CLK
    SLICE_X88Y64         FDCE                                         r  uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X88Y64         FDCE (Remov_fdce_C_CLR)     -0.067     1.492    uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 sync_reest/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.186ns (25.556%)  route 0.542ns (74.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.602     1.521    sync_reest/clk_IBUF_BUFG
    SLICE_X82Y63         FDRE                                         r  sync_reest/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y63         FDRE (Prop_fdre_C_Q)         0.141     1.662 f  sync_reest/reset_sync_reg/Q
                         net (fo=1, routed)           0.173     1.835    sync_reest/reset_sync
    SLICE_X82Y63         LUT3 (Prop_lut3_I1_O)        0.045     1.880 f  sync_reest/data[7]_i_2__0/O
                         net (fo=72, routed)          0.369     2.249    uart_transmitter_inst/trasmitter_baud_inst/AR[0]
    SLICE_X88Y64         FDPE                                         f  uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.874     2.039    uart_transmitter_inst/trasmitter_baud_inst/CLK
    SLICE_X88Y64         FDPE                                         r  uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X88Y64         FDPE (Remov_fdpe_C_PRE)     -0.071     1.488    uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.761    





