--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml alu.twx alu.ncd -o alu.twr alu.pcf -ucf constrain.ucf

Design file:              alu.ncd
Physical constraint file: alu.pcf
Device,package,speed:     xc3s50a,tq144,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
KEY<0>      |    3.265(R)|    1.203(R)|CLK_BUFGP         |   0.000|
KEY<1>      |    2.904(R)|    1.206(R)|CLK_BUFGP         |   0.000|
OPT<0>      |    9.897(R)|   -0.991(R)|CLK_BUFGP         |   0.000|
OPT<1>      |   11.995(R)|   -0.753(R)|CLK_BUFGP         |   0.000|
OPT<2>      |   12.018(R)|   -0.765(R)|CLK_BUFGP         |   0.000|
OPT<3>      |   13.097(R)|   -0.006(R)|CLK_BUFGP         |   0.000|
OPT<4>      |   11.863(R)|   -1.057(R)|CLK_BUFGP         |   0.000|
OPT<5>      |   10.979(R)|   -1.027(R)|CLK_BUFGP         |   0.000|
OPT<6>      |   12.133(R)|    0.550(R)|CLK_BUFGP         |   0.000|
OPT<7>      |   12.517(R)|    0.379(R)|CLK_BUFGP         |   0.000|
RGA<0>      |    9.225(R)|    0.440(R)|CLK_BUFGP         |   0.000|
RGA<1>      |    9.883(R)|   -0.014(R)|CLK_BUFGP         |   0.000|
RGA<2>      |    9.305(R)|   -0.267(R)|CLK_BUFGP         |   0.000|
RGA<3>      |    9.025(R)|   -0.727(R)|CLK_BUFGP         |   0.000|
RGA<4>      |    8.605(R)|   -1.337(R)|CLK_BUFGP         |   0.000|
RGA<5>      |    9.353(R)|   -0.812(R)|CLK_BUFGP         |   0.000|
RGA<6>      |    8.858(R)|   -1.367(R)|CLK_BUFGP         |   0.000|
RGA<7>      |    8.081(R)|   -0.823(R)|CLK_BUFGP         |   0.000|
RGB<0>      |    9.588(R)|   -1.818(R)|CLK_BUFGP         |   0.000|
RGB<1>      |    9.408(R)|   -0.126(R)|CLK_BUFGP         |   0.000|
RGB<2>      |    9.383(R)|   -0.165(R)|CLK_BUFGP         |   0.000|
RGB<3>      |    8.921(R)|    0.358(R)|CLK_BUFGP         |   0.000|
RGB<4>      |    9.579(R)|   -0.496(R)|CLK_BUFGP         |   0.000|
RGB<5>      |    9.486(R)|    0.159(R)|CLK_BUFGP         |   0.000|
RGB<6>      |    9.794(R)|   -0.606(R)|CLK_BUFGP         |   0.000|
RGB<7>      |    8.777(R)|   -0.266(R)|CLK_BUFGP         |   0.000|
RST         |    3.863(R)|    0.820(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
RGZ<0>      |   10.810(R)|CLK_BUFGP         |   0.000|
RGZ<1>      |   10.247(R)|CLK_BUFGP         |   0.000|
RGZ<2>      |   10.616(R)|CLK_BUFGP         |   0.000|
RGZ<3>      |   11.018(R)|CLK_BUFGP         |   0.000|
RGZ<4>      |   10.202(R)|CLK_BUFGP         |   0.000|
RGZ<5>      |   10.417(R)|CLK_BUFGP         |   0.000|
RGZ<6>      |   11.821(R)|CLK_BUFGP         |   0.000|
RGZ<7>      |   10.376(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    7.607|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Jun 20 13:25:31 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 173 MB



