
CRS RC Car uC UFQ 32-pin.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003620  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  080036e0  080036e0  000136e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080036fc  080036fc  0002001c  2**0
                  CONTENTS
  4 .ARM          00000008  080036fc  080036fc  000136fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003704  08003704  0002001c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003704  08003704  00013704  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003708  08003708  00013708  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000001c  20000000  0800370c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000118  2000001c  08003728  0002001c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000134  08003728  00020134  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a04f  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000018c6  00000000  00000000  0002a093  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a20  00000000  00000000  0002b960  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000958  00000000  00000000  0002c380  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000104f2  00000000  00000000  0002ccd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ab6b  00000000  00000000  0003d1ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00064fe9  00000000  00000000  00047d35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000acd1e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002468  00000000  00000000  000acd74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000001c 	.word	0x2000001c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080036c8 	.word	0x080036c8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000020 	.word	0x20000020
 8000104:	080036c8 	.word	0x080036c8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	1c08      	adds	r0, r1, #0
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f82e 	bl	80002b0 <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	0415      	lsls	r5, r2, #16
 8000264:	0c2d      	lsrs	r5, r5, #16
 8000266:	000f      	movs	r7, r1
 8000268:	0001      	movs	r1, r0
 800026a:	002e      	movs	r6, r5
 800026c:	46c6      	mov	lr, r8
 800026e:	4684      	mov	ip, r0
 8000270:	0400      	lsls	r0, r0, #16
 8000272:	0c14      	lsrs	r4, r2, #16
 8000274:	0c00      	lsrs	r0, r0, #16
 8000276:	0c09      	lsrs	r1, r1, #16
 8000278:	4346      	muls	r6, r0
 800027a:	434d      	muls	r5, r1
 800027c:	4360      	muls	r0, r4
 800027e:	4361      	muls	r1, r4
 8000280:	1940      	adds	r0, r0, r5
 8000282:	0c34      	lsrs	r4, r6, #16
 8000284:	1824      	adds	r4, r4, r0
 8000286:	b500      	push	{lr}
 8000288:	42a5      	cmp	r5, r4
 800028a:	d903      	bls.n	8000294 <__aeabi_lmul+0x34>
 800028c:	2080      	movs	r0, #128	; 0x80
 800028e:	0240      	lsls	r0, r0, #9
 8000290:	4680      	mov	r8, r0
 8000292:	4441      	add	r1, r8
 8000294:	0c25      	lsrs	r5, r4, #16
 8000296:	186d      	adds	r5, r5, r1
 8000298:	4661      	mov	r1, ip
 800029a:	4359      	muls	r1, r3
 800029c:	437a      	muls	r2, r7
 800029e:	0430      	lsls	r0, r6, #16
 80002a0:	1949      	adds	r1, r1, r5
 80002a2:	0424      	lsls	r4, r4, #16
 80002a4:	0c00      	lsrs	r0, r0, #16
 80002a6:	1820      	adds	r0, r4, r0
 80002a8:	1889      	adds	r1, r1, r2
 80002aa:	bc80      	pop	{r7}
 80002ac:	46b8      	mov	r8, r7
 80002ae:	bdf0      	pop	{r4, r5, r6, r7, pc}

080002b0 <__udivmoddi4>:
 80002b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002b2:	4657      	mov	r7, sl
 80002b4:	464e      	mov	r6, r9
 80002b6:	4645      	mov	r5, r8
 80002b8:	46de      	mov	lr, fp
 80002ba:	b5e0      	push	{r5, r6, r7, lr}
 80002bc:	0004      	movs	r4, r0
 80002be:	000d      	movs	r5, r1
 80002c0:	4692      	mov	sl, r2
 80002c2:	4699      	mov	r9, r3
 80002c4:	b083      	sub	sp, #12
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d830      	bhi.n	800032c <__udivmoddi4+0x7c>
 80002ca:	d02d      	beq.n	8000328 <__udivmoddi4+0x78>
 80002cc:	4649      	mov	r1, r9
 80002ce:	4650      	mov	r0, sl
 80002d0:	f000 f8ba 	bl	8000448 <__clzdi2>
 80002d4:	0029      	movs	r1, r5
 80002d6:	0006      	movs	r6, r0
 80002d8:	0020      	movs	r0, r4
 80002da:	f000 f8b5 	bl	8000448 <__clzdi2>
 80002de:	1a33      	subs	r3, r6, r0
 80002e0:	4698      	mov	r8, r3
 80002e2:	3b20      	subs	r3, #32
 80002e4:	469b      	mov	fp, r3
 80002e6:	d433      	bmi.n	8000350 <__udivmoddi4+0xa0>
 80002e8:	465a      	mov	r2, fp
 80002ea:	4653      	mov	r3, sl
 80002ec:	4093      	lsls	r3, r2
 80002ee:	4642      	mov	r2, r8
 80002f0:	001f      	movs	r7, r3
 80002f2:	4653      	mov	r3, sl
 80002f4:	4093      	lsls	r3, r2
 80002f6:	001e      	movs	r6, r3
 80002f8:	42af      	cmp	r7, r5
 80002fa:	d83a      	bhi.n	8000372 <__udivmoddi4+0xc2>
 80002fc:	42af      	cmp	r7, r5
 80002fe:	d100      	bne.n	8000302 <__udivmoddi4+0x52>
 8000300:	e078      	b.n	80003f4 <__udivmoddi4+0x144>
 8000302:	465b      	mov	r3, fp
 8000304:	1ba4      	subs	r4, r4, r6
 8000306:	41bd      	sbcs	r5, r7
 8000308:	2b00      	cmp	r3, #0
 800030a:	da00      	bge.n	800030e <__udivmoddi4+0x5e>
 800030c:	e075      	b.n	80003fa <__udivmoddi4+0x14a>
 800030e:	2200      	movs	r2, #0
 8000310:	2300      	movs	r3, #0
 8000312:	9200      	str	r2, [sp, #0]
 8000314:	9301      	str	r3, [sp, #4]
 8000316:	2301      	movs	r3, #1
 8000318:	465a      	mov	r2, fp
 800031a:	4093      	lsls	r3, r2
 800031c:	9301      	str	r3, [sp, #4]
 800031e:	2301      	movs	r3, #1
 8000320:	4642      	mov	r2, r8
 8000322:	4093      	lsls	r3, r2
 8000324:	9300      	str	r3, [sp, #0]
 8000326:	e028      	b.n	800037a <__udivmoddi4+0xca>
 8000328:	4282      	cmp	r2, r0
 800032a:	d9cf      	bls.n	80002cc <__udivmoddi4+0x1c>
 800032c:	2200      	movs	r2, #0
 800032e:	2300      	movs	r3, #0
 8000330:	9200      	str	r2, [sp, #0]
 8000332:	9301      	str	r3, [sp, #4]
 8000334:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000336:	2b00      	cmp	r3, #0
 8000338:	d001      	beq.n	800033e <__udivmoddi4+0x8e>
 800033a:	601c      	str	r4, [r3, #0]
 800033c:	605d      	str	r5, [r3, #4]
 800033e:	9800      	ldr	r0, [sp, #0]
 8000340:	9901      	ldr	r1, [sp, #4]
 8000342:	b003      	add	sp, #12
 8000344:	bcf0      	pop	{r4, r5, r6, r7}
 8000346:	46bb      	mov	fp, r7
 8000348:	46b2      	mov	sl, r6
 800034a:	46a9      	mov	r9, r5
 800034c:	46a0      	mov	r8, r4
 800034e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000350:	4642      	mov	r2, r8
 8000352:	2320      	movs	r3, #32
 8000354:	1a9b      	subs	r3, r3, r2
 8000356:	4652      	mov	r2, sl
 8000358:	40da      	lsrs	r2, r3
 800035a:	4641      	mov	r1, r8
 800035c:	0013      	movs	r3, r2
 800035e:	464a      	mov	r2, r9
 8000360:	408a      	lsls	r2, r1
 8000362:	0017      	movs	r7, r2
 8000364:	4642      	mov	r2, r8
 8000366:	431f      	orrs	r7, r3
 8000368:	4653      	mov	r3, sl
 800036a:	4093      	lsls	r3, r2
 800036c:	001e      	movs	r6, r3
 800036e:	42af      	cmp	r7, r5
 8000370:	d9c4      	bls.n	80002fc <__udivmoddi4+0x4c>
 8000372:	2200      	movs	r2, #0
 8000374:	2300      	movs	r3, #0
 8000376:	9200      	str	r2, [sp, #0]
 8000378:	9301      	str	r3, [sp, #4]
 800037a:	4643      	mov	r3, r8
 800037c:	2b00      	cmp	r3, #0
 800037e:	d0d9      	beq.n	8000334 <__udivmoddi4+0x84>
 8000380:	07fb      	lsls	r3, r7, #31
 8000382:	0872      	lsrs	r2, r6, #1
 8000384:	431a      	orrs	r2, r3
 8000386:	4646      	mov	r6, r8
 8000388:	087b      	lsrs	r3, r7, #1
 800038a:	e00e      	b.n	80003aa <__udivmoddi4+0xfa>
 800038c:	42ab      	cmp	r3, r5
 800038e:	d101      	bne.n	8000394 <__udivmoddi4+0xe4>
 8000390:	42a2      	cmp	r2, r4
 8000392:	d80c      	bhi.n	80003ae <__udivmoddi4+0xfe>
 8000394:	1aa4      	subs	r4, r4, r2
 8000396:	419d      	sbcs	r5, r3
 8000398:	2001      	movs	r0, #1
 800039a:	1924      	adds	r4, r4, r4
 800039c:	416d      	adcs	r5, r5
 800039e:	2100      	movs	r1, #0
 80003a0:	3e01      	subs	r6, #1
 80003a2:	1824      	adds	r4, r4, r0
 80003a4:	414d      	adcs	r5, r1
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d006      	beq.n	80003b8 <__udivmoddi4+0x108>
 80003aa:	42ab      	cmp	r3, r5
 80003ac:	d9ee      	bls.n	800038c <__udivmoddi4+0xdc>
 80003ae:	3e01      	subs	r6, #1
 80003b0:	1924      	adds	r4, r4, r4
 80003b2:	416d      	adcs	r5, r5
 80003b4:	2e00      	cmp	r6, #0
 80003b6:	d1f8      	bne.n	80003aa <__udivmoddi4+0xfa>
 80003b8:	9800      	ldr	r0, [sp, #0]
 80003ba:	9901      	ldr	r1, [sp, #4]
 80003bc:	465b      	mov	r3, fp
 80003be:	1900      	adds	r0, r0, r4
 80003c0:	4169      	adcs	r1, r5
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	db24      	blt.n	8000410 <__udivmoddi4+0x160>
 80003c6:	002b      	movs	r3, r5
 80003c8:	465a      	mov	r2, fp
 80003ca:	4644      	mov	r4, r8
 80003cc:	40d3      	lsrs	r3, r2
 80003ce:	002a      	movs	r2, r5
 80003d0:	40e2      	lsrs	r2, r4
 80003d2:	001c      	movs	r4, r3
 80003d4:	465b      	mov	r3, fp
 80003d6:	0015      	movs	r5, r2
 80003d8:	2b00      	cmp	r3, #0
 80003da:	db2a      	blt.n	8000432 <__udivmoddi4+0x182>
 80003dc:	0026      	movs	r6, r4
 80003de:	409e      	lsls	r6, r3
 80003e0:	0033      	movs	r3, r6
 80003e2:	0026      	movs	r6, r4
 80003e4:	4647      	mov	r7, r8
 80003e6:	40be      	lsls	r6, r7
 80003e8:	0032      	movs	r2, r6
 80003ea:	1a80      	subs	r0, r0, r2
 80003ec:	4199      	sbcs	r1, r3
 80003ee:	9000      	str	r0, [sp, #0]
 80003f0:	9101      	str	r1, [sp, #4]
 80003f2:	e79f      	b.n	8000334 <__udivmoddi4+0x84>
 80003f4:	42a3      	cmp	r3, r4
 80003f6:	d8bc      	bhi.n	8000372 <__udivmoddi4+0xc2>
 80003f8:	e783      	b.n	8000302 <__udivmoddi4+0x52>
 80003fa:	4642      	mov	r2, r8
 80003fc:	2320      	movs	r3, #32
 80003fe:	2100      	movs	r1, #0
 8000400:	1a9b      	subs	r3, r3, r2
 8000402:	2200      	movs	r2, #0
 8000404:	9100      	str	r1, [sp, #0]
 8000406:	9201      	str	r2, [sp, #4]
 8000408:	2201      	movs	r2, #1
 800040a:	40da      	lsrs	r2, r3
 800040c:	9201      	str	r2, [sp, #4]
 800040e:	e786      	b.n	800031e <__udivmoddi4+0x6e>
 8000410:	4642      	mov	r2, r8
 8000412:	2320      	movs	r3, #32
 8000414:	1a9b      	subs	r3, r3, r2
 8000416:	002a      	movs	r2, r5
 8000418:	4646      	mov	r6, r8
 800041a:	409a      	lsls	r2, r3
 800041c:	0023      	movs	r3, r4
 800041e:	40f3      	lsrs	r3, r6
 8000420:	4644      	mov	r4, r8
 8000422:	4313      	orrs	r3, r2
 8000424:	002a      	movs	r2, r5
 8000426:	40e2      	lsrs	r2, r4
 8000428:	001c      	movs	r4, r3
 800042a:	465b      	mov	r3, fp
 800042c:	0015      	movs	r5, r2
 800042e:	2b00      	cmp	r3, #0
 8000430:	dad4      	bge.n	80003dc <__udivmoddi4+0x12c>
 8000432:	4642      	mov	r2, r8
 8000434:	002f      	movs	r7, r5
 8000436:	2320      	movs	r3, #32
 8000438:	0026      	movs	r6, r4
 800043a:	4097      	lsls	r7, r2
 800043c:	1a9b      	subs	r3, r3, r2
 800043e:	40de      	lsrs	r6, r3
 8000440:	003b      	movs	r3, r7
 8000442:	4333      	orrs	r3, r6
 8000444:	e7cd      	b.n	80003e2 <__udivmoddi4+0x132>
 8000446:	46c0      	nop			; (mov r8, r8)

08000448 <__clzdi2>:
 8000448:	b510      	push	{r4, lr}
 800044a:	2900      	cmp	r1, #0
 800044c:	d103      	bne.n	8000456 <__clzdi2+0xe>
 800044e:	f000 f807 	bl	8000460 <__clzsi2>
 8000452:	3020      	adds	r0, #32
 8000454:	e002      	b.n	800045c <__clzdi2+0x14>
 8000456:	1c08      	adds	r0, r1, #0
 8000458:	f000 f802 	bl	8000460 <__clzsi2>
 800045c:	bd10      	pop	{r4, pc}
 800045e:	46c0      	nop			; (mov r8, r8)

08000460 <__clzsi2>:
 8000460:	211c      	movs	r1, #28
 8000462:	2301      	movs	r3, #1
 8000464:	041b      	lsls	r3, r3, #16
 8000466:	4298      	cmp	r0, r3
 8000468:	d301      	bcc.n	800046e <__clzsi2+0xe>
 800046a:	0c00      	lsrs	r0, r0, #16
 800046c:	3910      	subs	r1, #16
 800046e:	0a1b      	lsrs	r3, r3, #8
 8000470:	4298      	cmp	r0, r3
 8000472:	d301      	bcc.n	8000478 <__clzsi2+0x18>
 8000474:	0a00      	lsrs	r0, r0, #8
 8000476:	3908      	subs	r1, #8
 8000478:	091b      	lsrs	r3, r3, #4
 800047a:	4298      	cmp	r0, r3
 800047c:	d301      	bcc.n	8000482 <__clzsi2+0x22>
 800047e:	0900      	lsrs	r0, r0, #4
 8000480:	3904      	subs	r1, #4
 8000482:	a202      	add	r2, pc, #8	; (adr r2, 800048c <__clzsi2+0x2c>)
 8000484:	5c10      	ldrb	r0, [r2, r0]
 8000486:	1840      	adds	r0, r0, r1
 8000488:	4770      	bx	lr
 800048a:	46c0      	nop			; (mov r8, r8)
 800048c:	02020304 	.word	0x02020304
 8000490:	01010101 	.word	0x01010101
	...

0800049c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800049c:	b580      	push	{r7, lr}
 800049e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004a0:	f000 fbfe 	bl	8000ca0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004a4:	f000 f83e 	bl	8000524 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004a8:	f000 f97a 	bl	80007a0 <MX_GPIO_Init>
  MX_DMA_Init();
 80004ac:	f000 f95a 	bl	8000764 <MX_DMA_Init>
  MX_SPI1_Init();
 80004b0:	f000 f88c 	bl	80005cc <MX_SPI1_Init>
  MX_TIM2_Init();
 80004b4:	f000 f8bc 	bl	8000630 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  // Turn on LED
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8,GPIO_PIN_SET);
 80004b8:	2380      	movs	r3, #128	; 0x80
 80004ba:	0059      	lsls	r1, r3, #1
 80004bc:	23a0      	movs	r3, #160	; 0xa0
 80004be:	05db      	lsls	r3, r3, #23
 80004c0:	2201      	movs	r2, #1
 80004c2:	0018      	movs	r0, r3
 80004c4:	f001 f8a2 	bl	800160c <HAL_GPIO_WritePin>

  // Start Timer 2 and ch1
  HAL_TIM_Base_Start_IT(&htim2);
 80004c8:	4b13      	ldr	r3, [pc, #76]	; (8000518 <main+0x7c>)
 80004ca:	0018      	movs	r0, r3
 80004cc:	f002 fa60 	bl	8002990 <HAL_TIM_Base_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 80004d0:	4b11      	ldr	r3, [pc, #68]	; (8000518 <main+0x7c>)
 80004d2:	2100      	movs	r1, #0
 80004d4:	0018      	movs	r0, r3
 80004d6:	f002 fae7 	bl	8002aa8 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 80004da:	4b0f      	ldr	r3, [pc, #60]	; (8000518 <main+0x7c>)
 80004dc:	2104      	movs	r1, #4
 80004de:	0018      	movs	r0, r3
 80004e0:	f002 fae2 	bl	8002aa8 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_3);
 80004e4:	4b0c      	ldr	r3, [pc, #48]	; (8000518 <main+0x7c>)
 80004e6:	2108      	movs	r1, #8
 80004e8:	0018      	movs	r0, r3
 80004ea:	f002 fadd 	bl	8002aa8 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_4);
 80004ee:	4b0a      	ldr	r3, [pc, #40]	; (8000518 <main+0x7c>)
 80004f0:	210c      	movs	r1, #12
 80004f2:	0018      	movs	r0, r3
 80004f4:	f002 fad8 	bl	8002aa8 <HAL_TIM_IC_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	   HAL_SPI_Transmit_DMA(&hspi1,TX_Buffer, BUFFERSIZE);
 80004f8:	4908      	ldr	r1, [pc, #32]	; (800051c <main+0x80>)
 80004fa:	4b09      	ldr	r3, [pc, #36]	; (8000520 <main+0x84>)
 80004fc:	2208      	movs	r2, #8
 80004fe:	0018      	movs	r0, r3
 8000500:	f001 feb0 	bl	8002264 <HAL_SPI_Transmit_DMA>
	   while(HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8000504:	46c0      	nop			; (mov r8, r8)
 8000506:	4b06      	ldr	r3, [pc, #24]	; (8000520 <main+0x84>)
 8000508:	0018      	movs	r0, r3
 800050a:	f002 f885 	bl	8002618 <HAL_SPI_GetState>
 800050e:	0003      	movs	r3, r0
 8000510:	2b01      	cmp	r3, #1
 8000512:	d1f8      	bne.n	8000506 <main+0x6a>
	   HAL_SPI_Transmit_DMA(&hspi1,TX_Buffer, BUFFERSIZE);
 8000514:	e7f0      	b.n	80004f8 <main+0x5c>
 8000516:	46c0      	nop			; (mov r8, r8)
 8000518:	200000a8 	.word	0x200000a8
 800051c:	20000038 	.word	0x20000038
 8000520:	20000050 	.word	0x20000050

08000524 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000524:	b590      	push	{r4, r7, lr}
 8000526:	b093      	sub	sp, #76	; 0x4c
 8000528:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800052a:	2414      	movs	r4, #20
 800052c:	193b      	adds	r3, r7, r4
 800052e:	0018      	movs	r0, r3
 8000530:	2334      	movs	r3, #52	; 0x34
 8000532:	001a      	movs	r2, r3
 8000534:	2100      	movs	r1, #0
 8000536:	f003 f8bf 	bl	80036b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800053a:	003b      	movs	r3, r7
 800053c:	0018      	movs	r0, r3
 800053e:	2314      	movs	r3, #20
 8000540:	001a      	movs	r2, r3
 8000542:	2100      	movs	r1, #0
 8000544:	f003 f8b8 	bl	80036b8 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000548:	4b1e      	ldr	r3, [pc, #120]	; (80005c4 <SystemClock_Config+0xa0>)
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	4a1e      	ldr	r2, [pc, #120]	; (80005c8 <SystemClock_Config+0xa4>)
 800054e:	401a      	ands	r2, r3
 8000550:	4b1c      	ldr	r3, [pc, #112]	; (80005c4 <SystemClock_Config+0xa0>)
 8000552:	2180      	movs	r1, #128	; 0x80
 8000554:	0109      	lsls	r1, r1, #4
 8000556:	430a      	orrs	r2, r1
 8000558:	601a      	str	r2, [r3, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800055a:	0021      	movs	r1, r4
 800055c:	187b      	adds	r3, r7, r1
 800055e:	2210      	movs	r2, #16
 8000560:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000562:	187b      	adds	r3, r7, r1
 8000564:	2201      	movs	r2, #1
 8000566:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000568:	187b      	adds	r3, r7, r1
 800056a:	2200      	movs	r2, #0
 800056c:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 800056e:	187b      	adds	r3, r7, r1
 8000570:	22a0      	movs	r2, #160	; 0xa0
 8000572:	0212      	lsls	r2, r2, #8
 8000574:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000576:	187b      	adds	r3, r7, r1
 8000578:	2200      	movs	r2, #0
 800057a:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800057c:	187b      	adds	r3, r7, r1
 800057e:	0018      	movs	r0, r3
 8000580:	f001 f87c 	bl	800167c <HAL_RCC_OscConfig>
 8000584:	1e03      	subs	r3, r0, #0
 8000586:	d001      	beq.n	800058c <SystemClock_Config+0x68>
  {
    Error_Handler();
 8000588:	f000 fa06 	bl	8000998 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800058c:	003b      	movs	r3, r7
 800058e:	220f      	movs	r2, #15
 8000590:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000592:	003b      	movs	r3, r7
 8000594:	2200      	movs	r2, #0
 8000596:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000598:	003b      	movs	r3, r7
 800059a:	2200      	movs	r2, #0
 800059c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800059e:	003b      	movs	r3, r7
 80005a0:	2200      	movs	r2, #0
 80005a2:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005a4:	003b      	movs	r3, r7
 80005a6:	2200      	movs	r2, #0
 80005a8:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80005aa:	003b      	movs	r3, r7
 80005ac:	2100      	movs	r1, #0
 80005ae:	0018      	movs	r0, r3
 80005b0:	f001 fbe0 	bl	8001d74 <HAL_RCC_ClockConfig>
 80005b4:	1e03      	subs	r3, r0, #0
 80005b6:	d001      	beq.n	80005bc <SystemClock_Config+0x98>
  {
    Error_Handler();
 80005b8:	f000 f9ee 	bl	8000998 <Error_Handler>
  }
}
 80005bc:	46c0      	nop			; (mov r8, r8)
 80005be:	46bd      	mov	sp, r7
 80005c0:	b013      	add	sp, #76	; 0x4c
 80005c2:	bd90      	pop	{r4, r7, pc}
 80005c4:	40007000 	.word	0x40007000
 80005c8:	ffffe7ff 	.word	0xffffe7ff

080005cc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80005d0:	4b15      	ldr	r3, [pc, #84]	; (8000628 <MX_SPI1_Init+0x5c>)
 80005d2:	4a16      	ldr	r2, [pc, #88]	; (800062c <MX_SPI1_Init+0x60>)
 80005d4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 80005d6:	4b14      	ldr	r3, [pc, #80]	; (8000628 <MX_SPI1_Init+0x5c>)
 80005d8:	2200      	movs	r2, #0
 80005da:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80005dc:	4b12      	ldr	r3, [pc, #72]	; (8000628 <MX_SPI1_Init+0x5c>)
 80005de:	2200      	movs	r2, #0
 80005e0:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80005e2:	4b11      	ldr	r3, [pc, #68]	; (8000628 <MX_SPI1_Init+0x5c>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80005e8:	4b0f      	ldr	r3, [pc, #60]	; (8000628 <MX_SPI1_Init+0x5c>)
 80005ea:	2200      	movs	r2, #0
 80005ec:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80005ee:	4b0e      	ldr	r3, [pc, #56]	; (8000628 <MX_SPI1_Init+0x5c>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 80005f4:	4b0c      	ldr	r3, [pc, #48]	; (8000628 <MX_SPI1_Init+0x5c>)
 80005f6:	2200      	movs	r2, #0
 80005f8:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80005fa:	4b0b      	ldr	r3, [pc, #44]	; (8000628 <MX_SPI1_Init+0x5c>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000600:	4b09      	ldr	r3, [pc, #36]	; (8000628 <MX_SPI1_Init+0x5c>)
 8000602:	2200      	movs	r2, #0
 8000604:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000606:	4b08      	ldr	r3, [pc, #32]	; (8000628 <MX_SPI1_Init+0x5c>)
 8000608:	2200      	movs	r2, #0
 800060a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800060c:	4b06      	ldr	r3, [pc, #24]	; (8000628 <MX_SPI1_Init+0x5c>)
 800060e:	2207      	movs	r2, #7
 8000610:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000612:	4b05      	ldr	r3, [pc, #20]	; (8000628 <MX_SPI1_Init+0x5c>)
 8000614:	0018      	movs	r0, r3
 8000616:	f001 fd9b 	bl	8002150 <HAL_SPI_Init>
 800061a:	1e03      	subs	r3, r0, #0
 800061c:	d001      	beq.n	8000622 <MX_SPI1_Init+0x56>
  {
    Error_Handler();
 800061e:	f000 f9bb 	bl	8000998 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000622:	46c0      	nop			; (mov r8, r8)
 8000624:	46bd      	mov	sp, r7
 8000626:	bd80      	pop	{r7, pc}
 8000628:	20000050 	.word	0x20000050
 800062c:	40013000 	.word	0x40013000

08000630 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b08a      	sub	sp, #40	; 0x28
 8000634:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000636:	2318      	movs	r3, #24
 8000638:	18fb      	adds	r3, r7, r3
 800063a:	0018      	movs	r0, r3
 800063c:	2310      	movs	r3, #16
 800063e:	001a      	movs	r2, r3
 8000640:	2100      	movs	r1, #0
 8000642:	f003 f839 	bl	80036b8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000646:	2310      	movs	r3, #16
 8000648:	18fb      	adds	r3, r7, r3
 800064a:	0018      	movs	r0, r3
 800064c:	2308      	movs	r3, #8
 800064e:	001a      	movs	r2, r3
 8000650:	2100      	movs	r1, #0
 8000652:	f003 f831 	bl	80036b8 <memset>
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000656:	003b      	movs	r3, r7
 8000658:	0018      	movs	r0, r3
 800065a:	2310      	movs	r3, #16
 800065c:	001a      	movs	r2, r3
 800065e:	2100      	movs	r1, #0
 8000660:	f003 f82a 	bl	80036b8 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000664:	4b3d      	ldr	r3, [pc, #244]	; (800075c <MX_TIM2_Init+0x12c>)
 8000666:	2280      	movs	r2, #128	; 0x80
 8000668:	05d2      	lsls	r2, r2, #23
 800066a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 15;
 800066c:	4b3b      	ldr	r3, [pc, #236]	; (800075c <MX_TIM2_Init+0x12c>)
 800066e:	220f      	movs	r2, #15
 8000670:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000672:	4b3a      	ldr	r3, [pc, #232]	; (800075c <MX_TIM2_Init+0x12c>)
 8000674:	2200      	movs	r2, #0
 8000676:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8000678:	4b38      	ldr	r3, [pc, #224]	; (800075c <MX_TIM2_Init+0x12c>)
 800067a:	4a39      	ldr	r2, [pc, #228]	; (8000760 <MX_TIM2_Init+0x130>)
 800067c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800067e:	4b37      	ldr	r3, [pc, #220]	; (800075c <MX_TIM2_Init+0x12c>)
 8000680:	2200      	movs	r2, #0
 8000682:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000684:	4b35      	ldr	r3, [pc, #212]	; (800075c <MX_TIM2_Init+0x12c>)
 8000686:	2200      	movs	r2, #0
 8000688:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800068a:	4b34      	ldr	r3, [pc, #208]	; (800075c <MX_TIM2_Init+0x12c>)
 800068c:	0018      	movs	r0, r3
 800068e:	f002 f93f 	bl	8002910 <HAL_TIM_Base_Init>
 8000692:	1e03      	subs	r3, r0, #0
 8000694:	d001      	beq.n	800069a <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8000696:	f000 f97f 	bl	8000998 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800069a:	2118      	movs	r1, #24
 800069c:	187b      	adds	r3, r7, r1
 800069e:	2280      	movs	r2, #128	; 0x80
 80006a0:	0152      	lsls	r2, r2, #5
 80006a2:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80006a4:	187a      	adds	r2, r7, r1
 80006a6:	4b2d      	ldr	r3, [pc, #180]	; (800075c <MX_TIM2_Init+0x12c>)
 80006a8:	0011      	movs	r1, r2
 80006aa:	0018      	movs	r0, r3
 80006ac:	f002 fc48 	bl	8002f40 <HAL_TIM_ConfigClockSource>
 80006b0:	1e03      	subs	r3, r0, #0
 80006b2:	d001      	beq.n	80006b8 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 80006b4:	f000 f970 	bl	8000998 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80006b8:	4b28      	ldr	r3, [pc, #160]	; (800075c <MX_TIM2_Init+0x12c>)
 80006ba:	0018      	movs	r0, r3
 80006bc:	f002 f9ac 	bl	8002a18 <HAL_TIM_IC_Init>
 80006c0:	1e03      	subs	r3, r0, #0
 80006c2:	d001      	beq.n	80006c8 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 80006c4:	f000 f968 	bl	8000998 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80006c8:	2110      	movs	r1, #16
 80006ca:	187b      	adds	r3, r7, r1
 80006cc:	2200      	movs	r2, #0
 80006ce:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80006d0:	187b      	adds	r3, r7, r1
 80006d2:	2200      	movs	r2, #0
 80006d4:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80006d6:	187a      	adds	r2, r7, r1
 80006d8:	4b20      	ldr	r3, [pc, #128]	; (800075c <MX_TIM2_Init+0x12c>)
 80006da:	0011      	movs	r1, r2
 80006dc:	0018      	movs	r0, r3
 80006de:	f002 ff77 	bl	80035d0 <HAL_TIMEx_MasterConfigSynchronization>
 80006e2:	1e03      	subs	r3, r0, #0
 80006e4:	d001      	beq.n	80006ea <MX_TIM2_Init+0xba>
  {
    Error_Handler();
 80006e6:	f000 f957 	bl	8000998 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80006ea:	003b      	movs	r3, r7
 80006ec:	2202      	movs	r2, #2
 80006ee:	601a      	str	r2, [r3, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80006f0:	003b      	movs	r3, r7
 80006f2:	2201      	movs	r2, #1
 80006f4:	605a      	str	r2, [r3, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80006f6:	003b      	movs	r3, r7
 80006f8:	2200      	movs	r2, #0
 80006fa:	609a      	str	r2, [r3, #8]
  sConfigIC.ICFilter = 0;
 80006fc:	003b      	movs	r3, r7
 80006fe:	2200      	movs	r2, #0
 8000700:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000702:	0039      	movs	r1, r7
 8000704:	4b15      	ldr	r3, [pc, #84]	; (800075c <MX_TIM2_Init+0x12c>)
 8000706:	2200      	movs	r2, #0
 8000708:	0018      	movs	r0, r3
 800070a:	f002 fb75 	bl	8002df8 <HAL_TIM_IC_ConfigChannel>
 800070e:	1e03      	subs	r3, r0, #0
 8000710:	d001      	beq.n	8000716 <MX_TIM2_Init+0xe6>
  {
    Error_Handler();
 8000712:	f000 f941 	bl	8000998 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8000716:	0039      	movs	r1, r7
 8000718:	4b10      	ldr	r3, [pc, #64]	; (800075c <MX_TIM2_Init+0x12c>)
 800071a:	2204      	movs	r2, #4
 800071c:	0018      	movs	r0, r3
 800071e:	f002 fb6b 	bl	8002df8 <HAL_TIM_IC_ConfigChannel>
 8000722:	1e03      	subs	r3, r0, #0
 8000724:	d001      	beq.n	800072a <MX_TIM2_Init+0xfa>
  {
    Error_Handler();
 8000726:	f000 f937 	bl	8000998 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 800072a:	0039      	movs	r1, r7
 800072c:	4b0b      	ldr	r3, [pc, #44]	; (800075c <MX_TIM2_Init+0x12c>)
 800072e:	2208      	movs	r2, #8
 8000730:	0018      	movs	r0, r3
 8000732:	f002 fb61 	bl	8002df8 <HAL_TIM_IC_ConfigChannel>
 8000736:	1e03      	subs	r3, r0, #0
 8000738:	d001      	beq.n	800073e <MX_TIM2_Init+0x10e>
  {
    Error_Handler();
 800073a:	f000 f92d 	bl	8000998 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 800073e:	0039      	movs	r1, r7
 8000740:	4b06      	ldr	r3, [pc, #24]	; (800075c <MX_TIM2_Init+0x12c>)
 8000742:	220c      	movs	r2, #12
 8000744:	0018      	movs	r0, r3
 8000746:	f002 fb57 	bl	8002df8 <HAL_TIM_IC_ConfigChannel>
 800074a:	1e03      	subs	r3, r0, #0
 800074c:	d001      	beq.n	8000752 <MX_TIM2_Init+0x122>
  {
    Error_Handler();
 800074e:	f000 f923 	bl	8000998 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000752:	46c0      	nop			; (mov r8, r8)
 8000754:	46bd      	mov	sp, r7
 8000756:	b00a      	add	sp, #40	; 0x28
 8000758:	bd80      	pop	{r7, pc}
 800075a:	46c0      	nop			; (mov r8, r8)
 800075c:	200000a8 	.word	0x200000a8
 8000760:	0000ffff 	.word	0x0000ffff

08000764 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b082      	sub	sp, #8
 8000768:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800076a:	4b0c      	ldr	r3, [pc, #48]	; (800079c <MX_DMA_Init+0x38>)
 800076c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800076e:	4b0b      	ldr	r3, [pc, #44]	; (800079c <MX_DMA_Init+0x38>)
 8000770:	2101      	movs	r1, #1
 8000772:	430a      	orrs	r2, r1
 8000774:	631a      	str	r2, [r3, #48]	; 0x30
 8000776:	4b09      	ldr	r3, [pc, #36]	; (800079c <MX_DMA_Init+0x38>)
 8000778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800077a:	2201      	movs	r2, #1
 800077c:	4013      	ands	r3, r2
 800077e:	607b      	str	r3, [r7, #4]
 8000780:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8000782:	2200      	movs	r2, #0
 8000784:	2100      	movs	r1, #0
 8000786:	200a      	movs	r0, #10
 8000788:	f000 fba6 	bl	8000ed8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 800078c:	200a      	movs	r0, #10
 800078e:	f000 fbb8 	bl	8000f02 <HAL_NVIC_EnableIRQ>

}
 8000792:	46c0      	nop			; (mov r8, r8)
 8000794:	46bd      	mov	sp, r7
 8000796:	b002      	add	sp, #8
 8000798:	bd80      	pop	{r7, pc}
 800079a:	46c0      	nop			; (mov r8, r8)
 800079c:	40021000 	.word	0x40021000

080007a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007a0:	b590      	push	{r4, r7, lr}
 80007a2:	b089      	sub	sp, #36	; 0x24
 80007a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007a6:	240c      	movs	r4, #12
 80007a8:	193b      	adds	r3, r7, r4
 80007aa:	0018      	movs	r0, r3
 80007ac:	2314      	movs	r3, #20
 80007ae:	001a      	movs	r2, r3
 80007b0:	2100      	movs	r1, #0
 80007b2:	f002 ff81 	bl	80036b8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007b6:	4b22      	ldr	r3, [pc, #136]	; (8000840 <MX_GPIO_Init+0xa0>)
 80007b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80007ba:	4b21      	ldr	r3, [pc, #132]	; (8000840 <MX_GPIO_Init+0xa0>)
 80007bc:	2104      	movs	r1, #4
 80007be:	430a      	orrs	r2, r1
 80007c0:	62da      	str	r2, [r3, #44]	; 0x2c
 80007c2:	4b1f      	ldr	r3, [pc, #124]	; (8000840 <MX_GPIO_Init+0xa0>)
 80007c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80007c6:	2204      	movs	r2, #4
 80007c8:	4013      	ands	r3, r2
 80007ca:	60bb      	str	r3, [r7, #8]
 80007cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ce:	4b1c      	ldr	r3, [pc, #112]	; (8000840 <MX_GPIO_Init+0xa0>)
 80007d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80007d2:	4b1b      	ldr	r3, [pc, #108]	; (8000840 <MX_GPIO_Init+0xa0>)
 80007d4:	2101      	movs	r1, #1
 80007d6:	430a      	orrs	r2, r1
 80007d8:	62da      	str	r2, [r3, #44]	; 0x2c
 80007da:	4b19      	ldr	r3, [pc, #100]	; (8000840 <MX_GPIO_Init+0xa0>)
 80007dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80007de:	2201      	movs	r2, #1
 80007e0:	4013      	ands	r3, r2
 80007e2:	607b      	str	r3, [r7, #4]
 80007e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007e6:	4b16      	ldr	r3, [pc, #88]	; (8000840 <MX_GPIO_Init+0xa0>)
 80007e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80007ea:	4b15      	ldr	r3, [pc, #84]	; (8000840 <MX_GPIO_Init+0xa0>)
 80007ec:	2102      	movs	r1, #2
 80007ee:	430a      	orrs	r2, r1
 80007f0:	62da      	str	r2, [r3, #44]	; 0x2c
 80007f2:	4b13      	ldr	r3, [pc, #76]	; (8000840 <MX_GPIO_Init+0xa0>)
 80007f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80007f6:	2202      	movs	r2, #2
 80007f8:	4013      	ands	r3, r2
 80007fa:	603b      	str	r3, [r7, #0]
 80007fc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80007fe:	2380      	movs	r3, #128	; 0x80
 8000800:	0059      	lsls	r1, r3, #1
 8000802:	23a0      	movs	r3, #160	; 0xa0
 8000804:	05db      	lsls	r3, r3, #23
 8000806:	2200      	movs	r2, #0
 8000808:	0018      	movs	r0, r3
 800080a:	f000 feff 	bl	800160c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800080e:	193b      	adds	r3, r7, r4
 8000810:	2280      	movs	r2, #128	; 0x80
 8000812:	0052      	lsls	r2, r2, #1
 8000814:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000816:	193b      	adds	r3, r7, r4
 8000818:	2201      	movs	r2, #1
 800081a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800081c:	193b      	adds	r3, r7, r4
 800081e:	2200      	movs	r2, #0
 8000820:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000822:	193b      	adds	r3, r7, r4
 8000824:	2200      	movs	r2, #0
 8000826:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000828:	193a      	adds	r2, r7, r4
 800082a:	23a0      	movs	r3, #160	; 0xa0
 800082c:	05db      	lsls	r3, r3, #23
 800082e:	0011      	movs	r1, r2
 8000830:	0018      	movs	r0, r3
 8000832:	f000 fd85 	bl	8001340 <HAL_GPIO_Init>

}
 8000836:	46c0      	nop			; (mov r8, r8)
 8000838:	46bd      	mov	sp, r7
 800083a:	b009      	add	sp, #36	; 0x24
 800083c:	bd90      	pop	{r4, r7, pc}
 800083e:	46c0      	nop			; (mov r8, r8)
 8000840:	40021000 	.word	0x40021000

08000844 <capture_time>:

/* USER CODE BEGIN 4 */

void capture_time(int chl,TIM_HandleTypeDef *htim)
{
 8000844:	b590      	push	{r4, r7, lr}
 8000846:	b085      	sub	sp, #20
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
 800084c:	6039      	str	r1, [r7, #0]
	uint16_t difference = 0;
 800084e:	240e      	movs	r4, #14
 8000850:	193b      	adds	r3, r7, r4
 8000852:	2200      	movs	r2, #0
 8000854:	801a      	strh	r2, [r3, #0]
	uint8_t index = chl*2;
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	b2db      	uxtb	r3, r3
 800085a:	220d      	movs	r2, #13
 800085c:	18ba      	adds	r2, r7, r2
 800085e:	18db      	adds	r3, r3, r3
 8000860:	7013      	strb	r3, [r2, #0]
	new_edge[chl] = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL[chl]); // get current timer
 8000862:	4b2e      	ldr	r3, [pc, #184]	; (800091c <capture_time+0xd8>)
 8000864:	687a      	ldr	r2, [r7, #4]
 8000866:	0092      	lsls	r2, r2, #2
 8000868:	58d2      	ldr	r2, [r2, r3]
 800086a:	683b      	ldr	r3, [r7, #0]
 800086c:	0011      	movs	r1, r2
 800086e:	0018      	movs	r0, r3
 8000870:	f002 fc3a 	bl	80030e8 <HAL_TIM_ReadCapturedValue>
 8000874:	0003      	movs	r3, r0
 8000876:	b299      	uxth	r1, r3
 8000878:	4b29      	ldr	r3, [pc, #164]	; (8000920 <capture_time+0xdc>)
 800087a:	687a      	ldr	r2, [r7, #4]
 800087c:	0052      	lsls	r2, r2, #1
 800087e:	52d1      	strh	r1, [r2, r3]

	if (new_edge[chl] > old_edge[chl] )
 8000880:	4b27      	ldr	r3, [pc, #156]	; (8000920 <capture_time+0xdc>)
 8000882:	687a      	ldr	r2, [r7, #4]
 8000884:	0052      	lsls	r2, r2, #1
 8000886:	5ad2      	ldrh	r2, [r2, r3]
 8000888:	4b26      	ldr	r3, [pc, #152]	; (8000924 <capture_time+0xe0>)
 800088a:	6879      	ldr	r1, [r7, #4]
 800088c:	0049      	lsls	r1, r1, #1
 800088e:	5acb      	ldrh	r3, [r1, r3]
 8000890:	429a      	cmp	r2, r3
 8000892:	d90b      	bls.n	80008ac <capture_time+0x68>
	{
		difference = new_edge[chl] - old_edge[chl];
 8000894:	4b22      	ldr	r3, [pc, #136]	; (8000920 <capture_time+0xdc>)
 8000896:	687a      	ldr	r2, [r7, #4]
 8000898:	0052      	lsls	r2, r2, #1
 800089a:	5ad1      	ldrh	r1, [r2, r3]
 800089c:	4b21      	ldr	r3, [pc, #132]	; (8000924 <capture_time+0xe0>)
 800089e:	687a      	ldr	r2, [r7, #4]
 80008a0:	0052      	lsls	r2, r2, #1
 80008a2:	5ad2      	ldrh	r2, [r2, r3]
 80008a4:	193b      	adds	r3, r7, r4
 80008a6:	1a8a      	subs	r2, r1, r2
 80008a8:	801a      	strh	r2, [r3, #0]
 80008aa:	e017      	b.n	80008dc <capture_time+0x98>
	}

	else if ( old_edge[chl] > new_edge[chl] )
 80008ac:	4b1d      	ldr	r3, [pc, #116]	; (8000924 <capture_time+0xe0>)
 80008ae:	687a      	ldr	r2, [r7, #4]
 80008b0:	0052      	lsls	r2, r2, #1
 80008b2:	5ad2      	ldrh	r2, [r2, r3]
 80008b4:	4b1a      	ldr	r3, [pc, #104]	; (8000920 <capture_time+0xdc>)
 80008b6:	6879      	ldr	r1, [r7, #4]
 80008b8:	0049      	lsls	r1, r1, #1
 80008ba:	5acb      	ldrh	r3, [r1, r3]
 80008bc:	429a      	cmp	r2, r3
 80008be:	d90d      	bls.n	80008dc <capture_time+0x98>
	{
		difference = (0xffff - old_edge[chl]) + new_edge[chl];
 80008c0:	4b17      	ldr	r3, [pc, #92]	; (8000920 <capture_time+0xdc>)
 80008c2:	687a      	ldr	r2, [r7, #4]
 80008c4:	0052      	lsls	r2, r2, #1
 80008c6:	5ad2      	ldrh	r2, [r2, r3]
 80008c8:	4b16      	ldr	r3, [pc, #88]	; (8000924 <capture_time+0xe0>)
 80008ca:	6879      	ldr	r1, [r7, #4]
 80008cc:	0049      	lsls	r1, r1, #1
 80008ce:	5acb      	ldrh	r3, [r1, r3]
 80008d0:	1ad3      	subs	r3, r2, r3
 80008d2:	b29a      	uxth	r2, r3
 80008d4:	230e      	movs	r3, #14
 80008d6:	18fb      	adds	r3, r7, r3
 80008d8:	3a01      	subs	r2, #1
 80008da:	801a      	strh	r2, [r3, #0]
	}

	old_edge[chl] = new_edge[chl]; // store current time for next trigg event
 80008dc:	4b10      	ldr	r3, [pc, #64]	; (8000920 <capture_time+0xdc>)
 80008de:	687a      	ldr	r2, [r7, #4]
 80008e0:	0052      	lsls	r2, r2, #1
 80008e2:	5ad1      	ldrh	r1, [r2, r3]
 80008e4:	4b0f      	ldr	r3, [pc, #60]	; (8000924 <capture_time+0xe0>)
 80008e6:	687a      	ldr	r2, [r7, #4]
 80008e8:	0052      	lsls	r2, r2, #1
 80008ea:	52d1      	strh	r1, [r2, r3]

	TX_Buffer[index] = (uint8_t)((difference & 0xFF00) >> 8 );
 80008ec:	200e      	movs	r0, #14
 80008ee:	183b      	adds	r3, r7, r0
 80008f0:	881b      	ldrh	r3, [r3, #0]
 80008f2:	0a1b      	lsrs	r3, r3, #8
 80008f4:	b29a      	uxth	r2, r3
 80008f6:	240d      	movs	r4, #13
 80008f8:	193b      	adds	r3, r7, r4
 80008fa:	781b      	ldrb	r3, [r3, #0]
 80008fc:	b2d1      	uxtb	r1, r2
 80008fe:	4a0a      	ldr	r2, [pc, #40]	; (8000928 <capture_time+0xe4>)
 8000900:	54d1      	strb	r1, [r2, r3]
	TX_Buffer[index+1] = (uint8_t)(difference & 0x00FF);
 8000902:	193b      	adds	r3, r7, r4
 8000904:	781b      	ldrb	r3, [r3, #0]
 8000906:	3301      	adds	r3, #1
 8000908:	183a      	adds	r2, r7, r0
 800090a:	8812      	ldrh	r2, [r2, #0]
 800090c:	b2d1      	uxtb	r1, r2
 800090e:	4a06      	ldr	r2, [pc, #24]	; (8000928 <capture_time+0xe4>)
 8000910:	54d1      	strb	r1, [r2, r3]

}
 8000912:	46c0      	nop			; (mov r8, r8)
 8000914:	46bd      	mov	sp, r7
 8000916:	b005      	add	sp, #20
 8000918:	bd90      	pop	{r4, r7, pc}
 800091a:	46c0      	nop			; (mov r8, r8)
 800091c:	20000000 	.word	0x20000000
 8000920:	20000040 	.word	0x20000040
 8000924:	20000048 	.word	0x20000048
 8000928:	20000038 	.word	0x20000038

0800092c <HAL_TIM_IC_CaptureCallback>:

// Hall sensor interrupt routine
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b082      	sub	sp, #8
 8000930:	af00      	add	r7, sp, #0
 8000932:	6078      	str	r0, [r7, #4]
	switch(htim->Channel)
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	7e1b      	ldrb	r3, [r3, #24]
 8000938:	2b08      	cmp	r3, #8
 800093a:	d022      	beq.n	8000982 <HAL_TIM_IC_CaptureCallback+0x56>
 800093c:	dc27      	bgt.n	800098e <HAL_TIM_IC_CaptureCallback+0x62>
 800093e:	2b04      	cmp	r3, #4
 8000940:	d019      	beq.n	8000976 <HAL_TIM_IC_CaptureCallback+0x4a>
 8000942:	dc24      	bgt.n	800098e <HAL_TIM_IC_CaptureCallback+0x62>
 8000944:	2b01      	cmp	r3, #1
 8000946:	d002      	beq.n	800094e <HAL_TIM_IC_CaptureCallback+0x22>
 8000948:	2b02      	cmp	r3, #2
 800094a:	d00e      	beq.n	800096a <HAL_TIM_IC_CaptureCallback+0x3e>
		  capture_time(ENCODERCHL4,htim);

		 break;

	  default :
		  break;
 800094c:	e01f      	b.n	800098e <HAL_TIM_IC_CaptureCallback+0x62>
		  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_8);
 800094e:	2380      	movs	r3, #128	; 0x80
 8000950:	005a      	lsls	r2, r3, #1
 8000952:	23a0      	movs	r3, #160	; 0xa0
 8000954:	05db      	lsls	r3, r3, #23
 8000956:	0011      	movs	r1, r2
 8000958:	0018      	movs	r0, r3
 800095a:	f000 fe74 	bl	8001646 <HAL_GPIO_TogglePin>
		  capture_time(ENCODERCHL1,htim);
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	0019      	movs	r1, r3
 8000962:	2000      	movs	r0, #0
 8000964:	f7ff ff6e 	bl	8000844 <capture_time>
		 break;
 8000968:	e012      	b.n	8000990 <HAL_TIM_IC_CaptureCallback+0x64>
		 capture_time(ENCODERCHL2,htim);
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	0019      	movs	r1, r3
 800096e:	2001      	movs	r0, #1
 8000970:	f7ff ff68 	bl	8000844 <capture_time>
		 break;
 8000974:	e00c      	b.n	8000990 <HAL_TIM_IC_CaptureCallback+0x64>
		  capture_time(ENCODERCHL3,htim);
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	0019      	movs	r1, r3
 800097a:	2002      	movs	r0, #2
 800097c:	f7ff ff62 	bl	8000844 <capture_time>
		 break;
 8000980:	e006      	b.n	8000990 <HAL_TIM_IC_CaptureCallback+0x64>
		  capture_time(ENCODERCHL4,htim);
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	0019      	movs	r1, r3
 8000986:	2003      	movs	r0, #3
 8000988:	f7ff ff5c 	bl	8000844 <capture_time>
		 break;
 800098c:	e000      	b.n	8000990 <HAL_TIM_IC_CaptureCallback+0x64>
		  break;
 800098e:	46c0      	nop			; (mov r8, r8)
	}
}
 8000990:	46c0      	nop			; (mov r8, r8)
 8000992:	46bd      	mov	sp, r7
 8000994:	b002      	add	sp, #8
 8000996:	bd80      	pop	{r7, pc}

08000998 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800099c:	b672      	cpsid	i
}
 800099e:	46c0      	nop			; (mov r8, r8)
  __disable_irq();
  //while (1)
  //{
  //}
  /* USER CODE END Error_Handler_Debug */
}
 80009a0:	46c0      	nop			; (mov r8, r8)
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}
	...

080009a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009ac:	4b07      	ldr	r3, [pc, #28]	; (80009cc <HAL_MspInit+0x24>)
 80009ae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80009b0:	4b06      	ldr	r3, [pc, #24]	; (80009cc <HAL_MspInit+0x24>)
 80009b2:	2101      	movs	r1, #1
 80009b4:	430a      	orrs	r2, r1
 80009b6:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80009b8:	4b04      	ldr	r3, [pc, #16]	; (80009cc <HAL_MspInit+0x24>)
 80009ba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80009bc:	4b03      	ldr	r3, [pc, #12]	; (80009cc <HAL_MspInit+0x24>)
 80009be:	2180      	movs	r1, #128	; 0x80
 80009c0:	0549      	lsls	r1, r1, #21
 80009c2:	430a      	orrs	r2, r1
 80009c4:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009c6:	46c0      	nop			; (mov r8, r8)
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	40021000 	.word	0x40021000

080009d0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80009d0:	b590      	push	{r4, r7, lr}
 80009d2:	b089      	sub	sp, #36	; 0x24
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009d8:	240c      	movs	r4, #12
 80009da:	193b      	adds	r3, r7, r4
 80009dc:	0018      	movs	r0, r3
 80009de:	2314      	movs	r3, #20
 80009e0:	001a      	movs	r2, r3
 80009e2:	2100      	movs	r1, #0
 80009e4:	f002 fe68 	bl	80036b8 <memset>
  if(hspi->Instance==SPI1)
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	4a30      	ldr	r2, [pc, #192]	; (8000ab0 <HAL_SPI_MspInit+0xe0>)
 80009ee:	4293      	cmp	r3, r2
 80009f0:	d15a      	bne.n	8000aa8 <HAL_SPI_MspInit+0xd8>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80009f2:	4b30      	ldr	r3, [pc, #192]	; (8000ab4 <HAL_SPI_MspInit+0xe4>)
 80009f4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80009f6:	4b2f      	ldr	r3, [pc, #188]	; (8000ab4 <HAL_SPI_MspInit+0xe4>)
 80009f8:	2180      	movs	r1, #128	; 0x80
 80009fa:	0149      	lsls	r1, r1, #5
 80009fc:	430a      	orrs	r2, r1
 80009fe:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a00:	4b2c      	ldr	r3, [pc, #176]	; (8000ab4 <HAL_SPI_MspInit+0xe4>)
 8000a02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000a04:	4b2b      	ldr	r3, [pc, #172]	; (8000ab4 <HAL_SPI_MspInit+0xe4>)
 8000a06:	2101      	movs	r1, #1
 8000a08:	430a      	orrs	r2, r1
 8000a0a:	62da      	str	r2, [r3, #44]	; 0x2c
 8000a0c:	4b29      	ldr	r3, [pc, #164]	; (8000ab4 <HAL_SPI_MspInit+0xe4>)
 8000a0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a10:	2201      	movs	r2, #1
 8000a12:	4013      	ands	r3, r2
 8000a14:	60bb      	str	r3, [r7, #8]
 8000a16:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000a18:	0021      	movs	r1, r4
 8000a1a:	187b      	adds	r3, r7, r1
 8000a1c:	22f0      	movs	r2, #240	; 0xf0
 8000a1e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a20:	187b      	adds	r3, r7, r1
 8000a22:	2202      	movs	r2, #2
 8000a24:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a26:	187b      	adds	r3, r7, r1
 8000a28:	2200      	movs	r2, #0
 8000a2a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a2c:	187b      	adds	r3, r7, r1
 8000a2e:	2203      	movs	r2, #3
 8000a30:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000a32:	187b      	adds	r3, r7, r1
 8000a34:	2200      	movs	r2, #0
 8000a36:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a38:	187a      	adds	r2, r7, r1
 8000a3a:	23a0      	movs	r3, #160	; 0xa0
 8000a3c:	05db      	lsls	r3, r3, #23
 8000a3e:	0011      	movs	r1, r2
 8000a40:	0018      	movs	r0, r3
 8000a42:	f000 fc7d 	bl	8001340 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8000a46:	4b1c      	ldr	r3, [pc, #112]	; (8000ab8 <HAL_SPI_MspInit+0xe8>)
 8000a48:	4a1c      	ldr	r2, [pc, #112]	; (8000abc <HAL_SPI_MspInit+0xec>)
 8000a4a:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 8000a4c:	4b1a      	ldr	r3, [pc, #104]	; (8000ab8 <HAL_SPI_MspInit+0xe8>)
 8000a4e:	2201      	movs	r2, #1
 8000a50:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000a52:	4b19      	ldr	r3, [pc, #100]	; (8000ab8 <HAL_SPI_MspInit+0xe8>)
 8000a54:	2210      	movs	r2, #16
 8000a56:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a58:	4b17      	ldr	r3, [pc, #92]	; (8000ab8 <HAL_SPI_MspInit+0xe8>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000a5e:	4b16      	ldr	r3, [pc, #88]	; (8000ab8 <HAL_SPI_MspInit+0xe8>)
 8000a60:	2280      	movs	r2, #128	; 0x80
 8000a62:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000a64:	4b14      	ldr	r3, [pc, #80]	; (8000ab8 <HAL_SPI_MspInit+0xe8>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000a6a:	4b13      	ldr	r3, [pc, #76]	; (8000ab8 <HAL_SPI_MspInit+0xe8>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8000a70:	4b11      	ldr	r3, [pc, #68]	; (8000ab8 <HAL_SPI_MspInit+0xe8>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000a76:	4b10      	ldr	r3, [pc, #64]	; (8000ab8 <HAL_SPI_MspInit+0xe8>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8000a7c:	4b0e      	ldr	r3, [pc, #56]	; (8000ab8 <HAL_SPI_MspInit+0xe8>)
 8000a7e:	0018      	movs	r0, r3
 8000a80:	f000 fa5c 	bl	8000f3c <HAL_DMA_Init>
 8000a84:	1e03      	subs	r3, r0, #0
 8000a86:	d001      	beq.n	8000a8c <HAL_SPI_MspInit+0xbc>
    {
      Error_Handler();
 8000a88:	f7ff ff86 	bl	8000998 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	4a0a      	ldr	r2, [pc, #40]	; (8000ab8 <HAL_SPI_MspInit+0xe8>)
 8000a90:	649a      	str	r2, [r3, #72]	; 0x48
 8000a92:	4b09      	ldr	r3, [pc, #36]	; (8000ab8 <HAL_SPI_MspInit+0xe8>)
 8000a94:	687a      	ldr	r2, [r7, #4]
 8000a96:	629a      	str	r2, [r3, #40]	; 0x28

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8000a98:	2200      	movs	r2, #0
 8000a9a:	2100      	movs	r1, #0
 8000a9c:	2019      	movs	r0, #25
 8000a9e:	f000 fa1b 	bl	8000ed8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8000aa2:	2019      	movs	r0, #25
 8000aa4:	f000 fa2d 	bl	8000f02 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000aa8:	46c0      	nop			; (mov r8, r8)
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	b009      	add	sp, #36	; 0x24
 8000aae:	bd90      	pop	{r4, r7, pc}
 8000ab0:	40013000 	.word	0x40013000
 8000ab4:	40021000 	.word	0x40021000
 8000ab8:	200000e8 	.word	0x200000e8
 8000abc:	40020030 	.word	0x40020030

08000ac0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000ac0:	b590      	push	{r4, r7, lr}
 8000ac2:	b08b      	sub	sp, #44	; 0x2c
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ac8:	2414      	movs	r4, #20
 8000aca:	193b      	adds	r3, r7, r4
 8000acc:	0018      	movs	r0, r3
 8000ace:	2314      	movs	r3, #20
 8000ad0:	001a      	movs	r2, r3
 8000ad2:	2100      	movs	r1, #0
 8000ad4:	f002 fdf0 	bl	80036b8 <memset>
  if(htim_base->Instance==TIM2)
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	681a      	ldr	r2, [r3, #0]
 8000adc:	2380      	movs	r3, #128	; 0x80
 8000ade:	05db      	lsls	r3, r3, #23
 8000ae0:	429a      	cmp	r2, r3
 8000ae2:	d151      	bne.n	8000b88 <HAL_TIM_Base_MspInit+0xc8>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000ae4:	4b2a      	ldr	r3, [pc, #168]	; (8000b90 <HAL_TIM_Base_MspInit+0xd0>)
 8000ae6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000ae8:	4b29      	ldr	r3, [pc, #164]	; (8000b90 <HAL_TIM_Base_MspInit+0xd0>)
 8000aea:	2101      	movs	r1, #1
 8000aec:	430a      	orrs	r2, r1
 8000aee:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000af0:	4b27      	ldr	r3, [pc, #156]	; (8000b90 <HAL_TIM_Base_MspInit+0xd0>)
 8000af2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000af4:	4b26      	ldr	r3, [pc, #152]	; (8000b90 <HAL_TIM_Base_MspInit+0xd0>)
 8000af6:	2101      	movs	r1, #1
 8000af8:	430a      	orrs	r2, r1
 8000afa:	62da      	str	r2, [r3, #44]	; 0x2c
 8000afc:	4b24      	ldr	r3, [pc, #144]	; (8000b90 <HAL_TIM_Base_MspInit+0xd0>)
 8000afe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b00:	2201      	movs	r2, #1
 8000b02:	4013      	ands	r3, r2
 8000b04:	613b      	str	r3, [r7, #16]
 8000b06:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b08:	4b21      	ldr	r3, [pc, #132]	; (8000b90 <HAL_TIM_Base_MspInit+0xd0>)
 8000b0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000b0c:	4b20      	ldr	r3, [pc, #128]	; (8000b90 <HAL_TIM_Base_MspInit+0xd0>)
 8000b0e:	2102      	movs	r1, #2
 8000b10:	430a      	orrs	r2, r1
 8000b12:	62da      	str	r2, [r3, #44]	; 0x2c
 8000b14:	4b1e      	ldr	r3, [pc, #120]	; (8000b90 <HAL_TIM_Base_MspInit+0xd0>)
 8000b16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b18:	2202      	movs	r2, #2
 8000b1a:	4013      	ands	r3, r2
 8000b1c:	60fb      	str	r3, [r7, #12]
 8000b1e:	68fb      	ldr	r3, [r7, #12]
    PA0-CK_IN     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PA3     ------> TIM2_CH4
    PB0     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3;
 8000b20:	193b      	adds	r3, r7, r4
 8000b22:	220b      	movs	r2, #11
 8000b24:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b26:	193b      	adds	r3, r7, r4
 8000b28:	2202      	movs	r2, #2
 8000b2a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b2c:	193b      	adds	r3, r7, r4
 8000b2e:	2200      	movs	r2, #0
 8000b30:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b32:	193b      	adds	r3, r7, r4
 8000b34:	2200      	movs	r2, #0
 8000b36:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8000b38:	193b      	adds	r3, r7, r4
 8000b3a:	2202      	movs	r2, #2
 8000b3c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b3e:	193a      	adds	r2, r7, r4
 8000b40:	23a0      	movs	r3, #160	; 0xa0
 8000b42:	05db      	lsls	r3, r3, #23
 8000b44:	0011      	movs	r1, r2
 8000b46:	0018      	movs	r0, r3
 8000b48:	f000 fbfa 	bl	8001340 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000b4c:	0021      	movs	r1, r4
 8000b4e:	187b      	adds	r3, r7, r1
 8000b50:	2201      	movs	r2, #1
 8000b52:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b54:	187b      	adds	r3, r7, r1
 8000b56:	2202      	movs	r2, #2
 8000b58:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b5a:	187b      	adds	r3, r7, r1
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b60:	187b      	adds	r3, r7, r1
 8000b62:	2200      	movs	r2, #0
 8000b64:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM2;
 8000b66:	187b      	adds	r3, r7, r1
 8000b68:	2205      	movs	r2, #5
 8000b6a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b6c:	187b      	adds	r3, r7, r1
 8000b6e:	4a09      	ldr	r2, [pc, #36]	; (8000b94 <HAL_TIM_Base_MspInit+0xd4>)
 8000b70:	0019      	movs	r1, r3
 8000b72:	0010      	movs	r0, r2
 8000b74:	f000 fbe4 	bl	8001340 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000b78:	2200      	movs	r2, #0
 8000b7a:	2100      	movs	r1, #0
 8000b7c:	200f      	movs	r0, #15
 8000b7e:	f000 f9ab 	bl	8000ed8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000b82:	200f      	movs	r0, #15
 8000b84:	f000 f9bd 	bl	8000f02 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000b88:	46c0      	nop			; (mov r8, r8)
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	b00b      	add	sp, #44	; 0x2c
 8000b8e:	bd90      	pop	{r4, r7, pc}
 8000b90:	40021000 	.word	0x40021000
 8000b94:	50000400 	.word	0x50000400

08000b98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b9c:	e7fe      	b.n	8000b9c <NMI_Handler+0x4>

08000b9e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b9e:	b580      	push	{r7, lr}
 8000ba0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ba2:	e7fe      	b.n	8000ba2 <HardFault_Handler+0x4>

08000ba4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000ba8:	46c0      	nop			; (mov r8, r8)
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bd80      	pop	{r7, pc}

08000bae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bae:	b580      	push	{r7, lr}
 8000bb0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bb2:	46c0      	nop			; (mov r8, r8)
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	bd80      	pop	{r7, pc}

08000bb8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bbc:	f000 f8c4 	bl	8000d48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bc0:	46c0      	nop			; (mov r8, r8)
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bd80      	pop	{r7, pc}
	...

08000bc8 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8000bcc:	4b03      	ldr	r3, [pc, #12]	; (8000bdc <DMA1_Channel2_3_IRQHandler+0x14>)
 8000bce:	0018      	movs	r0, r3
 8000bd0:	f000 fad9 	bl	8001186 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8000bd4:	46c0      	nop			; (mov r8, r8)
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	46c0      	nop			; (mov r8, r8)
 8000bdc:	200000e8 	.word	0x200000e8

08000be0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000be4:	4b03      	ldr	r3, [pc, #12]	; (8000bf4 <TIM2_IRQHandler+0x14>)
 8000be6:	0018      	movs	r0, r3
 8000be8:	f002 f81e 	bl	8002c28 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000bec:	46c0      	nop			; (mov r8, r8)
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	46c0      	nop			; (mov r8, r8)
 8000bf4:	200000a8 	.word	0x200000a8

08000bf8 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8000bfc:	4b03      	ldr	r3, [pc, #12]	; (8000c0c <SPI1_IRQHandler+0x14>)
 8000bfe:	0018      	movs	r0, r3
 8000c00:	f001 fbf4 	bl	80023ec <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8000c04:	46c0      	nop			; (mov r8, r8)
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	46c0      	nop			; (mov r8, r8)
 8000c0c:	20000050 	.word	0x20000050

08000c10 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c14:	46c0      	nop			; (mov r8, r8)
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}
	...

08000c1c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000c1c:	4813      	ldr	r0, [pc, #76]	; (8000c6c <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000c1e:	4685      	mov	sp, r0

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 8000c20:	4813      	ldr	r0, [pc, #76]	; (8000c70 <LoopForever+0x6>)
    LDR R1, [R0]
 8000c22:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8000c24:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8000c26:	4a13      	ldr	r2, [pc, #76]	; (8000c74 <LoopForever+0xa>)
    CMP R1, R2
 8000c28:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8000c2a:	d105      	bne.n	8000c38 <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 8000c2c:	4812      	ldr	r0, [pc, #72]	; (8000c78 <LoopForever+0xe>)
    LDR R1,=0x00000001
 8000c2e:	4913      	ldr	r1, [pc, #76]	; (8000c7c <LoopForever+0x12>)
    STR R1, [R0]
 8000c30:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8000c32:	4813      	ldr	r0, [pc, #76]	; (8000c80 <LoopForever+0x16>)
    LDR R1,=0x00000000
 8000c34:	4913      	ldr	r1, [pc, #76]	; (8000c84 <LoopForever+0x1a>)
    STR R1, [R0]
 8000c36:	6001      	str	r1, [r0, #0]

08000c38 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c38:	4813      	ldr	r0, [pc, #76]	; (8000c88 <LoopForever+0x1e>)
  ldr r1, =_edata
 8000c3a:	4914      	ldr	r1, [pc, #80]	; (8000c8c <LoopForever+0x22>)
  ldr r2, =_sidata
 8000c3c:	4a14      	ldr	r2, [pc, #80]	; (8000c90 <LoopForever+0x26>)
  movs r3, #0
 8000c3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c40:	e002      	b.n	8000c48 <LoopCopyDataInit>

08000c42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c46:	3304      	adds	r3, #4

08000c48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c4c:	d3f9      	bcc.n	8000c42 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c4e:	4a11      	ldr	r2, [pc, #68]	; (8000c94 <LoopForever+0x2a>)
  ldr r4, =_ebss
 8000c50:	4c11      	ldr	r4, [pc, #68]	; (8000c98 <LoopForever+0x2e>)
  movs r3, #0
 8000c52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c54:	e001      	b.n	8000c5a <LoopFillZerobss>

08000c56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c58:	3204      	adds	r2, #4

08000c5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c5c:	d3fb      	bcc.n	8000c56 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000c5e:	f7ff ffd7 	bl	8000c10 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c62:	f002 fd05 	bl	8003670 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c66:	f7ff fc19 	bl	800049c <main>

08000c6a <LoopForever>:

LoopForever:
    b LoopForever
 8000c6a:	e7fe      	b.n	8000c6a <LoopForever>
   ldr   r0, =_estack
 8000c6c:	20000800 	.word	0x20000800
    LDR R0,=0x00000004
 8000c70:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8000c74:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 8000c78:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 8000c7c:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8000c80:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8000c84:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8000c88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c8c:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 8000c90:	0800370c 	.word	0x0800370c
  ldr r2, =_sbss
 8000c94:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 8000c98:	20000134 	.word	0x20000134

08000c9c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c9c:	e7fe      	b.n	8000c9c <ADC1_COMP_IRQHandler>
	...

08000ca0 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b082      	sub	sp, #8
 8000ca4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000ca6:	1dfb      	adds	r3, r7, #7
 8000ca8:	2200      	movs	r2, #0
 8000caa:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000cac:	4b0b      	ldr	r3, [pc, #44]	; (8000cdc <HAL_Init+0x3c>)
 8000cae:	681a      	ldr	r2, [r3, #0]
 8000cb0:	4b0a      	ldr	r3, [pc, #40]	; (8000cdc <HAL_Init+0x3c>)
 8000cb2:	2140      	movs	r1, #64	; 0x40
 8000cb4:	430a      	orrs	r2, r1
 8000cb6:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000cb8:	2003      	movs	r0, #3
 8000cba:	f000 f811 	bl	8000ce0 <HAL_InitTick>
 8000cbe:	1e03      	subs	r3, r0, #0
 8000cc0:	d003      	beq.n	8000cca <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000cc2:	1dfb      	adds	r3, r7, #7
 8000cc4:	2201      	movs	r2, #1
 8000cc6:	701a      	strb	r2, [r3, #0]
 8000cc8:	e001      	b.n	8000cce <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000cca:	f7ff fe6d 	bl	80009a8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000cce:	1dfb      	adds	r3, r7, #7
 8000cd0:	781b      	ldrb	r3, [r3, #0]
}
 8000cd2:	0018      	movs	r0, r3
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	b002      	add	sp, #8
 8000cd8:	bd80      	pop	{r7, pc}
 8000cda:	46c0      	nop			; (mov r8, r8)
 8000cdc:	40022000 	.word	0x40022000

08000ce0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ce0:	b590      	push	{r4, r7, lr}
 8000ce2:	b083      	sub	sp, #12
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ce8:	4b14      	ldr	r3, [pc, #80]	; (8000d3c <HAL_InitTick+0x5c>)
 8000cea:	681c      	ldr	r4, [r3, #0]
 8000cec:	4b14      	ldr	r3, [pc, #80]	; (8000d40 <HAL_InitTick+0x60>)
 8000cee:	781b      	ldrb	r3, [r3, #0]
 8000cf0:	0019      	movs	r1, r3
 8000cf2:	23fa      	movs	r3, #250	; 0xfa
 8000cf4:	0098      	lsls	r0, r3, #2
 8000cf6:	f7ff fa07 	bl	8000108 <__udivsi3>
 8000cfa:	0003      	movs	r3, r0
 8000cfc:	0019      	movs	r1, r3
 8000cfe:	0020      	movs	r0, r4
 8000d00:	f7ff fa02 	bl	8000108 <__udivsi3>
 8000d04:	0003      	movs	r3, r0
 8000d06:	0018      	movs	r0, r3
 8000d08:	f000 f90b 	bl	8000f22 <HAL_SYSTICK_Config>
 8000d0c:	1e03      	subs	r3, r0, #0
 8000d0e:	d001      	beq.n	8000d14 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000d10:	2301      	movs	r3, #1
 8000d12:	e00f      	b.n	8000d34 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	2b03      	cmp	r3, #3
 8000d18:	d80b      	bhi.n	8000d32 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d1a:	6879      	ldr	r1, [r7, #4]
 8000d1c:	2301      	movs	r3, #1
 8000d1e:	425b      	negs	r3, r3
 8000d20:	2200      	movs	r2, #0
 8000d22:	0018      	movs	r0, r3
 8000d24:	f000 f8d8 	bl	8000ed8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d28:	4b06      	ldr	r3, [pc, #24]	; (8000d44 <HAL_InitTick+0x64>)
 8000d2a:	687a      	ldr	r2, [r7, #4]
 8000d2c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	e000      	b.n	8000d34 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000d32:	2301      	movs	r3, #1
}
 8000d34:	0018      	movs	r0, r3
 8000d36:	46bd      	mov	sp, r7
 8000d38:	b003      	add	sp, #12
 8000d3a:	bd90      	pop	{r4, r7, pc}
 8000d3c:	20000010 	.word	0x20000010
 8000d40:	20000018 	.word	0x20000018
 8000d44:	20000014 	.word	0x20000014

08000d48 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d4c:	4b05      	ldr	r3, [pc, #20]	; (8000d64 <HAL_IncTick+0x1c>)
 8000d4e:	781b      	ldrb	r3, [r3, #0]
 8000d50:	001a      	movs	r2, r3
 8000d52:	4b05      	ldr	r3, [pc, #20]	; (8000d68 <HAL_IncTick+0x20>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	18d2      	adds	r2, r2, r3
 8000d58:	4b03      	ldr	r3, [pc, #12]	; (8000d68 <HAL_IncTick+0x20>)
 8000d5a:	601a      	str	r2, [r3, #0]
}
 8000d5c:	46c0      	nop			; (mov r8, r8)
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	46c0      	nop			; (mov r8, r8)
 8000d64:	20000018 	.word	0x20000018
 8000d68:	20000130 	.word	0x20000130

08000d6c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	af00      	add	r7, sp, #0
  return uwTick;
 8000d70:	4b02      	ldr	r3, [pc, #8]	; (8000d7c <HAL_GetTick+0x10>)
 8000d72:	681b      	ldr	r3, [r3, #0]
}
 8000d74:	0018      	movs	r0, r3
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	46c0      	nop			; (mov r8, r8)
 8000d7c:	20000130 	.word	0x20000130

08000d80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b082      	sub	sp, #8
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	0002      	movs	r2, r0
 8000d88:	1dfb      	adds	r3, r7, #7
 8000d8a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000d8c:	1dfb      	adds	r3, r7, #7
 8000d8e:	781b      	ldrb	r3, [r3, #0]
 8000d90:	2b7f      	cmp	r3, #127	; 0x7f
 8000d92:	d809      	bhi.n	8000da8 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d94:	1dfb      	adds	r3, r7, #7
 8000d96:	781b      	ldrb	r3, [r3, #0]
 8000d98:	001a      	movs	r2, r3
 8000d9a:	231f      	movs	r3, #31
 8000d9c:	401a      	ands	r2, r3
 8000d9e:	4b04      	ldr	r3, [pc, #16]	; (8000db0 <__NVIC_EnableIRQ+0x30>)
 8000da0:	2101      	movs	r1, #1
 8000da2:	4091      	lsls	r1, r2
 8000da4:	000a      	movs	r2, r1
 8000da6:	601a      	str	r2, [r3, #0]
  }
}
 8000da8:	46c0      	nop			; (mov r8, r8)
 8000daa:	46bd      	mov	sp, r7
 8000dac:	b002      	add	sp, #8
 8000dae:	bd80      	pop	{r7, pc}
 8000db0:	e000e100 	.word	0xe000e100

08000db4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000db4:	b590      	push	{r4, r7, lr}
 8000db6:	b083      	sub	sp, #12
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	0002      	movs	r2, r0
 8000dbc:	6039      	str	r1, [r7, #0]
 8000dbe:	1dfb      	adds	r3, r7, #7
 8000dc0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000dc2:	1dfb      	adds	r3, r7, #7
 8000dc4:	781b      	ldrb	r3, [r3, #0]
 8000dc6:	2b7f      	cmp	r3, #127	; 0x7f
 8000dc8:	d828      	bhi.n	8000e1c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000dca:	4a2f      	ldr	r2, [pc, #188]	; (8000e88 <__NVIC_SetPriority+0xd4>)
 8000dcc:	1dfb      	adds	r3, r7, #7
 8000dce:	781b      	ldrb	r3, [r3, #0]
 8000dd0:	b25b      	sxtb	r3, r3
 8000dd2:	089b      	lsrs	r3, r3, #2
 8000dd4:	33c0      	adds	r3, #192	; 0xc0
 8000dd6:	009b      	lsls	r3, r3, #2
 8000dd8:	589b      	ldr	r3, [r3, r2]
 8000dda:	1dfa      	adds	r2, r7, #7
 8000ddc:	7812      	ldrb	r2, [r2, #0]
 8000dde:	0011      	movs	r1, r2
 8000de0:	2203      	movs	r2, #3
 8000de2:	400a      	ands	r2, r1
 8000de4:	00d2      	lsls	r2, r2, #3
 8000de6:	21ff      	movs	r1, #255	; 0xff
 8000de8:	4091      	lsls	r1, r2
 8000dea:	000a      	movs	r2, r1
 8000dec:	43d2      	mvns	r2, r2
 8000dee:	401a      	ands	r2, r3
 8000df0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000df2:	683b      	ldr	r3, [r7, #0]
 8000df4:	019b      	lsls	r3, r3, #6
 8000df6:	22ff      	movs	r2, #255	; 0xff
 8000df8:	401a      	ands	r2, r3
 8000dfa:	1dfb      	adds	r3, r7, #7
 8000dfc:	781b      	ldrb	r3, [r3, #0]
 8000dfe:	0018      	movs	r0, r3
 8000e00:	2303      	movs	r3, #3
 8000e02:	4003      	ands	r3, r0
 8000e04:	00db      	lsls	r3, r3, #3
 8000e06:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e08:	481f      	ldr	r0, [pc, #124]	; (8000e88 <__NVIC_SetPriority+0xd4>)
 8000e0a:	1dfb      	adds	r3, r7, #7
 8000e0c:	781b      	ldrb	r3, [r3, #0]
 8000e0e:	b25b      	sxtb	r3, r3
 8000e10:	089b      	lsrs	r3, r3, #2
 8000e12:	430a      	orrs	r2, r1
 8000e14:	33c0      	adds	r3, #192	; 0xc0
 8000e16:	009b      	lsls	r3, r3, #2
 8000e18:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000e1a:	e031      	b.n	8000e80 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e1c:	4a1b      	ldr	r2, [pc, #108]	; (8000e8c <__NVIC_SetPriority+0xd8>)
 8000e1e:	1dfb      	adds	r3, r7, #7
 8000e20:	781b      	ldrb	r3, [r3, #0]
 8000e22:	0019      	movs	r1, r3
 8000e24:	230f      	movs	r3, #15
 8000e26:	400b      	ands	r3, r1
 8000e28:	3b08      	subs	r3, #8
 8000e2a:	089b      	lsrs	r3, r3, #2
 8000e2c:	3306      	adds	r3, #6
 8000e2e:	009b      	lsls	r3, r3, #2
 8000e30:	18d3      	adds	r3, r2, r3
 8000e32:	3304      	adds	r3, #4
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	1dfa      	adds	r2, r7, #7
 8000e38:	7812      	ldrb	r2, [r2, #0]
 8000e3a:	0011      	movs	r1, r2
 8000e3c:	2203      	movs	r2, #3
 8000e3e:	400a      	ands	r2, r1
 8000e40:	00d2      	lsls	r2, r2, #3
 8000e42:	21ff      	movs	r1, #255	; 0xff
 8000e44:	4091      	lsls	r1, r2
 8000e46:	000a      	movs	r2, r1
 8000e48:	43d2      	mvns	r2, r2
 8000e4a:	401a      	ands	r2, r3
 8000e4c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000e4e:	683b      	ldr	r3, [r7, #0]
 8000e50:	019b      	lsls	r3, r3, #6
 8000e52:	22ff      	movs	r2, #255	; 0xff
 8000e54:	401a      	ands	r2, r3
 8000e56:	1dfb      	adds	r3, r7, #7
 8000e58:	781b      	ldrb	r3, [r3, #0]
 8000e5a:	0018      	movs	r0, r3
 8000e5c:	2303      	movs	r3, #3
 8000e5e:	4003      	ands	r3, r0
 8000e60:	00db      	lsls	r3, r3, #3
 8000e62:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e64:	4809      	ldr	r0, [pc, #36]	; (8000e8c <__NVIC_SetPriority+0xd8>)
 8000e66:	1dfb      	adds	r3, r7, #7
 8000e68:	781b      	ldrb	r3, [r3, #0]
 8000e6a:	001c      	movs	r4, r3
 8000e6c:	230f      	movs	r3, #15
 8000e6e:	4023      	ands	r3, r4
 8000e70:	3b08      	subs	r3, #8
 8000e72:	089b      	lsrs	r3, r3, #2
 8000e74:	430a      	orrs	r2, r1
 8000e76:	3306      	adds	r3, #6
 8000e78:	009b      	lsls	r3, r3, #2
 8000e7a:	18c3      	adds	r3, r0, r3
 8000e7c:	3304      	adds	r3, #4
 8000e7e:	601a      	str	r2, [r3, #0]
}
 8000e80:	46c0      	nop			; (mov r8, r8)
 8000e82:	46bd      	mov	sp, r7
 8000e84:	b003      	add	sp, #12
 8000e86:	bd90      	pop	{r4, r7, pc}
 8000e88:	e000e100 	.word	0xe000e100
 8000e8c:	e000ed00 	.word	0xe000ed00

08000e90 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b082      	sub	sp, #8
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	1e5a      	subs	r2, r3, #1
 8000e9c:	2380      	movs	r3, #128	; 0x80
 8000e9e:	045b      	lsls	r3, r3, #17
 8000ea0:	429a      	cmp	r2, r3
 8000ea2:	d301      	bcc.n	8000ea8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ea4:	2301      	movs	r3, #1
 8000ea6:	e010      	b.n	8000eca <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ea8:	4b0a      	ldr	r3, [pc, #40]	; (8000ed4 <SysTick_Config+0x44>)
 8000eaa:	687a      	ldr	r2, [r7, #4]
 8000eac:	3a01      	subs	r2, #1
 8000eae:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000eb0:	2301      	movs	r3, #1
 8000eb2:	425b      	negs	r3, r3
 8000eb4:	2103      	movs	r1, #3
 8000eb6:	0018      	movs	r0, r3
 8000eb8:	f7ff ff7c 	bl	8000db4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ebc:	4b05      	ldr	r3, [pc, #20]	; (8000ed4 <SysTick_Config+0x44>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ec2:	4b04      	ldr	r3, [pc, #16]	; (8000ed4 <SysTick_Config+0x44>)
 8000ec4:	2207      	movs	r2, #7
 8000ec6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ec8:	2300      	movs	r3, #0
}
 8000eca:	0018      	movs	r0, r3
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	b002      	add	sp, #8
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	46c0      	nop			; (mov r8, r8)
 8000ed4:	e000e010 	.word	0xe000e010

08000ed8 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b084      	sub	sp, #16
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	60b9      	str	r1, [r7, #8]
 8000ee0:	607a      	str	r2, [r7, #4]
 8000ee2:	210f      	movs	r1, #15
 8000ee4:	187b      	adds	r3, r7, r1
 8000ee6:	1c02      	adds	r2, r0, #0
 8000ee8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000eea:	68ba      	ldr	r2, [r7, #8]
 8000eec:	187b      	adds	r3, r7, r1
 8000eee:	781b      	ldrb	r3, [r3, #0]
 8000ef0:	b25b      	sxtb	r3, r3
 8000ef2:	0011      	movs	r1, r2
 8000ef4:	0018      	movs	r0, r3
 8000ef6:	f7ff ff5d 	bl	8000db4 <__NVIC_SetPriority>
}
 8000efa:	46c0      	nop			; (mov r8, r8)
 8000efc:	46bd      	mov	sp, r7
 8000efe:	b004      	add	sp, #16
 8000f00:	bd80      	pop	{r7, pc}

08000f02 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f02:	b580      	push	{r7, lr}
 8000f04:	b082      	sub	sp, #8
 8000f06:	af00      	add	r7, sp, #0
 8000f08:	0002      	movs	r2, r0
 8000f0a:	1dfb      	adds	r3, r7, #7
 8000f0c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f0e:	1dfb      	adds	r3, r7, #7
 8000f10:	781b      	ldrb	r3, [r3, #0]
 8000f12:	b25b      	sxtb	r3, r3
 8000f14:	0018      	movs	r0, r3
 8000f16:	f7ff ff33 	bl	8000d80 <__NVIC_EnableIRQ>
}
 8000f1a:	46c0      	nop			; (mov r8, r8)
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	b002      	add	sp, #8
 8000f20:	bd80      	pop	{r7, pc}

08000f22 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f22:	b580      	push	{r7, lr}
 8000f24:	b082      	sub	sp, #8
 8000f26:	af00      	add	r7, sp, #0
 8000f28:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	0018      	movs	r0, r3
 8000f2e:	f7ff ffaf 	bl	8000e90 <SysTick_Config>
 8000f32:	0003      	movs	r3, r0
}
 8000f34:	0018      	movs	r0, r3
 8000f36:	46bd      	mov	sp, r7
 8000f38:	b002      	add	sp, #8
 8000f3a:	bd80      	pop	{r7, pc}

08000f3c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b084      	sub	sp, #16
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d101      	bne.n	8000f4e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8000f4a:	2301      	movs	r3, #1
 8000f4c:	e061      	b.n	8001012 <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	4a32      	ldr	r2, [pc, #200]	; (800101c <HAL_DMA_Init+0xe0>)
 8000f54:	4694      	mov	ip, r2
 8000f56:	4463      	add	r3, ip
 8000f58:	2114      	movs	r1, #20
 8000f5a:	0018      	movs	r0, r3
 8000f5c:	f7ff f8d4 	bl	8000108 <__udivsi3>
 8000f60:	0003      	movs	r3, r0
 8000f62:	009a      	lsls	r2, r3, #2
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->DmaBaseAddress = DMA1;
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	4a2d      	ldr	r2, [pc, #180]	; (8001020 <HAL_DMA_Init+0xe4>)
 8000f6c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	2225      	movs	r2, #37	; 0x25
 8000f72:	2102      	movs	r1, #2
 8000f74:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8000f7e:	68fb      	ldr	r3, [r7, #12]
 8000f80:	4a28      	ldr	r2, [pc, #160]	; (8001024 <HAL_DMA_Init+0xe8>)
 8000f82:	4013      	ands	r3, r2
 8000f84:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8000f8e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	691b      	ldr	r3, [r3, #16]
 8000f94:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f9a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	699b      	ldr	r3, [r3, #24]
 8000fa0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000fa6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	6a1b      	ldr	r3, [r3, #32]
 8000fac:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000fae:	68fa      	ldr	r2, [r7, #12]
 8000fb0:	4313      	orrs	r3, r2
 8000fb2:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	68fa      	ldr	r2, [r7, #12]
 8000fba:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	689a      	ldr	r2, [r3, #8]
 8000fc0:	2380      	movs	r3, #128	; 0x80
 8000fc2:	01db      	lsls	r3, r3, #7
 8000fc4:	429a      	cmp	r2, r3
 8000fc6:	d018      	beq.n	8000ffa <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8000fc8:	4b17      	ldr	r3, [pc, #92]	; (8001028 <HAL_DMA_Init+0xec>)
 8000fca:	681a      	ldr	r2, [r3, #0]
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fd0:	211c      	movs	r1, #28
 8000fd2:	400b      	ands	r3, r1
 8000fd4:	210f      	movs	r1, #15
 8000fd6:	4099      	lsls	r1, r3
 8000fd8:	000b      	movs	r3, r1
 8000fda:	43d9      	mvns	r1, r3
 8000fdc:	4b12      	ldr	r3, [pc, #72]	; (8001028 <HAL_DMA_Init+0xec>)
 8000fde:	400a      	ands	r2, r1
 8000fe0:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8000fe2:	4b11      	ldr	r3, [pc, #68]	; (8001028 <HAL_DMA_Init+0xec>)
 8000fe4:	6819      	ldr	r1, [r3, #0]
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	685a      	ldr	r2, [r3, #4]
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fee:	201c      	movs	r0, #28
 8000ff0:	4003      	ands	r3, r0
 8000ff2:	409a      	lsls	r2, r3
 8000ff4:	4b0c      	ldr	r3, [pc, #48]	; (8001028 <HAL_DMA_Init+0xec>)
 8000ff6:	430a      	orrs	r2, r1
 8000ff8:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	2225      	movs	r2, #37	; 0x25
 8001004:	2101      	movs	r1, #1
 8001006:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	2224      	movs	r2, #36	; 0x24
 800100c:	2100      	movs	r1, #0
 800100e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001010:	2300      	movs	r3, #0
}
 8001012:	0018      	movs	r0, r3
 8001014:	46bd      	mov	sp, r7
 8001016:	b004      	add	sp, #16
 8001018:	bd80      	pop	{r7, pc}
 800101a:	46c0      	nop			; (mov r8, r8)
 800101c:	bffdfff8 	.word	0xbffdfff8
 8001020:	40020000 	.word	0x40020000
 8001024:	ffff800f 	.word	0xffff800f
 8001028:	400200a8 	.word	0x400200a8

0800102c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b086      	sub	sp, #24
 8001030:	af00      	add	r7, sp, #0
 8001032:	60f8      	str	r0, [r7, #12]
 8001034:	60b9      	str	r1, [r7, #8]
 8001036:	607a      	str	r2, [r7, #4]
 8001038:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800103a:	2317      	movs	r3, #23
 800103c:	18fb      	adds	r3, r7, r3
 800103e:	2200      	movs	r2, #0
 8001040:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	2224      	movs	r2, #36	; 0x24
 8001046:	5c9b      	ldrb	r3, [r3, r2]
 8001048:	2b01      	cmp	r3, #1
 800104a:	d101      	bne.n	8001050 <HAL_DMA_Start_IT+0x24>
 800104c:	2302      	movs	r3, #2
 800104e:	e04f      	b.n	80010f0 <HAL_DMA_Start_IT+0xc4>
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	2224      	movs	r2, #36	; 0x24
 8001054:	2101      	movs	r1, #1
 8001056:	5499      	strb	r1, [r3, r2]

  if(HAL_DMA_STATE_READY == hdma->State)
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	2225      	movs	r2, #37	; 0x25
 800105c:	5c9b      	ldrb	r3, [r3, r2]
 800105e:	b2db      	uxtb	r3, r3
 8001060:	2b01      	cmp	r3, #1
 8001062:	d13a      	bne.n	80010da <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	2225      	movs	r2, #37	; 0x25
 8001068:	2102      	movs	r1, #2
 800106a:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	2200      	movs	r2, #0
 8001070:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	681a      	ldr	r2, [r3, #0]
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	2101      	movs	r1, #1
 800107e:	438a      	bics	r2, r1
 8001080:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001082:	683b      	ldr	r3, [r7, #0]
 8001084:	687a      	ldr	r2, [r7, #4]
 8001086:	68b9      	ldr	r1, [r7, #8]
 8001088:	68f8      	ldr	r0, [r7, #12]
 800108a:	f000 f92a 	bl	80012e2 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001092:	2b00      	cmp	r3, #0
 8001094:	d008      	beq.n	80010a8 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	681a      	ldr	r2, [r3, #0]
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	210e      	movs	r1, #14
 80010a2:	430a      	orrs	r2, r1
 80010a4:	601a      	str	r2, [r3, #0]
 80010a6:	e00f      	b.n	80010c8 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	681a      	ldr	r2, [r3, #0]
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	2104      	movs	r1, #4
 80010b4:	438a      	bics	r2, r1
 80010b6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	681a      	ldr	r2, [r3, #0]
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	210a      	movs	r1, #10
 80010c4:	430a      	orrs	r2, r1
 80010c6:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	681a      	ldr	r2, [r3, #0]
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	2101      	movs	r1, #1
 80010d4:	430a      	orrs	r2, r1
 80010d6:	601a      	str	r2, [r3, #0]
 80010d8:	e007      	b.n	80010ea <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	2224      	movs	r2, #36	; 0x24
 80010de:	2100      	movs	r1, #0
 80010e0:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 80010e2:	2317      	movs	r3, #23
 80010e4:	18fb      	adds	r3, r7, r3
 80010e6:	2202      	movs	r2, #2
 80010e8:	701a      	strb	r2, [r3, #0]
  }
  return status;
 80010ea:	2317      	movs	r3, #23
 80010ec:	18fb      	adds	r3, r7, r3
 80010ee:	781b      	ldrb	r3, [r3, #0]
}
 80010f0:	0018      	movs	r0, r3
 80010f2:	46bd      	mov	sp, r7
 80010f4:	b006      	add	sp, #24
 80010f6:	bd80      	pop	{r7, pc}

080010f8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b084      	sub	sp, #16
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001100:	210f      	movs	r1, #15
 8001102:	187b      	adds	r3, r7, r1
 8001104:	2200      	movs	r2, #0
 8001106:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	2225      	movs	r2, #37	; 0x25
 800110c:	5c9b      	ldrb	r3, [r3, r2]
 800110e:	b2db      	uxtb	r3, r3
 8001110:	2b02      	cmp	r3, #2
 8001112:	d006      	beq.n	8001122 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	2204      	movs	r2, #4
 8001118:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800111a:	187b      	adds	r3, r7, r1
 800111c:	2201      	movs	r2, #1
 800111e:	701a      	strb	r2, [r3, #0]
 8001120:	e02a      	b.n	8001178 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	681a      	ldr	r2, [r3, #0]
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	210e      	movs	r1, #14
 800112e:	438a      	bics	r2, r1
 8001130:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	681a      	ldr	r2, [r3, #0]
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	2101      	movs	r1, #1
 800113e:	438a      	bics	r2, r1
 8001140:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001146:	221c      	movs	r2, #28
 8001148:	401a      	ands	r2, r3
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800114e:	2101      	movs	r1, #1
 8001150:	4091      	lsls	r1, r2
 8001152:	000a      	movs	r2, r1
 8001154:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	2225      	movs	r2, #37	; 0x25
 800115a:	2101      	movs	r1, #1
 800115c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	2224      	movs	r2, #36	; 0x24
 8001162:	2100      	movs	r1, #0
 8001164:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800116a:	2b00      	cmp	r3, #0
 800116c:	d004      	beq.n	8001178 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001172:	687a      	ldr	r2, [r7, #4]
 8001174:	0010      	movs	r0, r2
 8001176:	4798      	blx	r3
    }
  }
  return status;
 8001178:	230f      	movs	r3, #15
 800117a:	18fb      	adds	r3, r7, r3
 800117c:	781b      	ldrb	r3, [r3, #0]
}
 800117e:	0018      	movs	r0, r3
 8001180:	46bd      	mov	sp, r7
 8001182:	b004      	add	sp, #16
 8001184:	bd80      	pop	{r7, pc}

08001186 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001186:	b580      	push	{r7, lr}
 8001188:	b084      	sub	sp, #16
 800118a:	af00      	add	r7, sp, #0
 800118c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011a2:	221c      	movs	r2, #28
 80011a4:	4013      	ands	r3, r2
 80011a6:	2204      	movs	r2, #4
 80011a8:	409a      	lsls	r2, r3
 80011aa:	0013      	movs	r3, r2
 80011ac:	68fa      	ldr	r2, [r7, #12]
 80011ae:	4013      	ands	r3, r2
 80011b0:	d026      	beq.n	8001200 <HAL_DMA_IRQHandler+0x7a>
 80011b2:	68bb      	ldr	r3, [r7, #8]
 80011b4:	2204      	movs	r2, #4
 80011b6:	4013      	ands	r3, r2
 80011b8:	d022      	beq.n	8001200 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	2220      	movs	r2, #32
 80011c2:	4013      	ands	r3, r2
 80011c4:	d107      	bne.n	80011d6 <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	681a      	ldr	r2, [r3, #0]
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	2104      	movs	r1, #4
 80011d2:	438a      	bics	r2, r1
 80011d4:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011da:	221c      	movs	r2, #28
 80011dc:	401a      	ands	r2, r3
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011e2:	2104      	movs	r1, #4
 80011e4:	4091      	lsls	r1, r2
 80011e6:	000a      	movs	r2, r1
 80011e8:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d100      	bne.n	80011f4 <HAL_DMA_IRQHandler+0x6e>
 80011f2:	e071      	b.n	80012d8 <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011f8:	687a      	ldr	r2, [r7, #4]
 80011fa:	0010      	movs	r0, r2
 80011fc:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 80011fe:	e06b      	b.n	80012d8 <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001204:	221c      	movs	r2, #28
 8001206:	4013      	ands	r3, r2
 8001208:	2202      	movs	r2, #2
 800120a:	409a      	lsls	r2, r3
 800120c:	0013      	movs	r3, r2
 800120e:	68fa      	ldr	r2, [r7, #12]
 8001210:	4013      	ands	r3, r2
 8001212:	d02d      	beq.n	8001270 <HAL_DMA_IRQHandler+0xea>
 8001214:	68bb      	ldr	r3, [r7, #8]
 8001216:	2202      	movs	r2, #2
 8001218:	4013      	ands	r3, r2
 800121a:	d029      	beq.n	8001270 <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	2220      	movs	r2, #32
 8001224:	4013      	ands	r3, r2
 8001226:	d10b      	bne.n	8001240 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	681a      	ldr	r2, [r3, #0]
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	210a      	movs	r1, #10
 8001234:	438a      	bics	r2, r1
 8001236:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	2225      	movs	r2, #37	; 0x25
 800123c:	2101      	movs	r1, #1
 800123e:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001244:	221c      	movs	r2, #28
 8001246:	401a      	ands	r2, r3
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800124c:	2102      	movs	r1, #2
 800124e:	4091      	lsls	r1, r2
 8001250:	000a      	movs	r2, r1
 8001252:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	2224      	movs	r2, #36	; 0x24
 8001258:	2100      	movs	r1, #0
 800125a:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001260:	2b00      	cmp	r3, #0
 8001262:	d039      	beq.n	80012d8 <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001268:	687a      	ldr	r2, [r7, #4]
 800126a:	0010      	movs	r0, r2
 800126c:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800126e:	e033      	b.n	80012d8 <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001274:	221c      	movs	r2, #28
 8001276:	4013      	ands	r3, r2
 8001278:	2208      	movs	r2, #8
 800127a:	409a      	lsls	r2, r3
 800127c:	0013      	movs	r3, r2
 800127e:	68fa      	ldr	r2, [r7, #12]
 8001280:	4013      	ands	r3, r2
 8001282:	d02a      	beq.n	80012da <HAL_DMA_IRQHandler+0x154>
 8001284:	68bb      	ldr	r3, [r7, #8]
 8001286:	2208      	movs	r2, #8
 8001288:	4013      	ands	r3, r2
 800128a:	d026      	beq.n	80012da <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	681a      	ldr	r2, [r3, #0]
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	210e      	movs	r1, #14
 8001298:	438a      	bics	r2, r1
 800129a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012a0:	221c      	movs	r2, #28
 80012a2:	401a      	ands	r2, r3
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012a8:	2101      	movs	r1, #1
 80012aa:	4091      	lsls	r1, r2
 80012ac:	000a      	movs	r2, r1
 80012ae:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	2201      	movs	r2, #1
 80012b4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	2225      	movs	r2, #37	; 0x25
 80012ba:	2101      	movs	r1, #1
 80012bc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	2224      	movs	r2, #36	; 0x24
 80012c2:	2100      	movs	r1, #0
 80012c4:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d005      	beq.n	80012da <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012d2:	687a      	ldr	r2, [r7, #4]
 80012d4:	0010      	movs	r0, r2
 80012d6:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80012d8:	46c0      	nop			; (mov r8, r8)
 80012da:	46c0      	nop			; (mov r8, r8)
}
 80012dc:	46bd      	mov	sp, r7
 80012de:	b004      	add	sp, #16
 80012e0:	bd80      	pop	{r7, pc}

080012e2 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80012e2:	b580      	push	{r7, lr}
 80012e4:	b084      	sub	sp, #16
 80012e6:	af00      	add	r7, sp, #0
 80012e8:	60f8      	str	r0, [r7, #12]
 80012ea:	60b9      	str	r1, [r7, #8]
 80012ec:	607a      	str	r2, [r7, #4]
 80012ee:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012f4:	221c      	movs	r2, #28
 80012f6:	401a      	ands	r2, r3
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012fc:	2101      	movs	r1, #1
 80012fe:	4091      	lsls	r1, r2
 8001300:	000a      	movs	r2, r1
 8001302:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	683a      	ldr	r2, [r7, #0]
 800130a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	689b      	ldr	r3, [r3, #8]
 8001310:	2b10      	cmp	r3, #16
 8001312:	d108      	bne.n	8001326 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	687a      	ldr	r2, [r7, #4]
 800131a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	68ba      	ldr	r2, [r7, #8]
 8001322:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001324:	e007      	b.n	8001336 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	68ba      	ldr	r2, [r7, #8]
 800132c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	687a      	ldr	r2, [r7, #4]
 8001334:	60da      	str	r2, [r3, #12]
}
 8001336:	46c0      	nop			; (mov r8, r8)
 8001338:	46bd      	mov	sp, r7
 800133a:	b004      	add	sp, #16
 800133c:	bd80      	pop	{r7, pc}
	...

08001340 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b086      	sub	sp, #24
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
 8001348:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800134a:	2300      	movs	r3, #0
 800134c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800134e:	2300      	movs	r3, #0
 8001350:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8001352:	2300      	movs	r3, #0
 8001354:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001356:	e143      	b.n	80015e0 <HAL_GPIO_Init+0x2a0>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	2101      	movs	r1, #1
 800135e:	697a      	ldr	r2, [r7, #20]
 8001360:	4091      	lsls	r1, r2
 8001362:	000a      	movs	r2, r1
 8001364:	4013      	ands	r3, r2
 8001366:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	2b00      	cmp	r3, #0
 800136c:	d100      	bne.n	8001370 <HAL_GPIO_Init+0x30>
 800136e:	e134      	b.n	80015da <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	685b      	ldr	r3, [r3, #4]
 8001374:	2203      	movs	r2, #3
 8001376:	4013      	ands	r3, r2
 8001378:	2b01      	cmp	r3, #1
 800137a:	d005      	beq.n	8001388 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800137c:	683b      	ldr	r3, [r7, #0]
 800137e:	685b      	ldr	r3, [r3, #4]
 8001380:	2203      	movs	r2, #3
 8001382:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001384:	2b02      	cmp	r3, #2
 8001386:	d130      	bne.n	80013ea <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	689b      	ldr	r3, [r3, #8]
 800138c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800138e:	697b      	ldr	r3, [r7, #20]
 8001390:	005b      	lsls	r3, r3, #1
 8001392:	2203      	movs	r2, #3
 8001394:	409a      	lsls	r2, r3
 8001396:	0013      	movs	r3, r2
 8001398:	43da      	mvns	r2, r3
 800139a:	693b      	ldr	r3, [r7, #16]
 800139c:	4013      	ands	r3, r2
 800139e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	68da      	ldr	r2, [r3, #12]
 80013a4:	697b      	ldr	r3, [r7, #20]
 80013a6:	005b      	lsls	r3, r3, #1
 80013a8:	409a      	lsls	r2, r3
 80013aa:	0013      	movs	r3, r2
 80013ac:	693a      	ldr	r2, [r7, #16]
 80013ae:	4313      	orrs	r3, r2
 80013b0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	693a      	ldr	r2, [r7, #16]
 80013b6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	685b      	ldr	r3, [r3, #4]
 80013bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80013be:	2201      	movs	r2, #1
 80013c0:	697b      	ldr	r3, [r7, #20]
 80013c2:	409a      	lsls	r2, r3
 80013c4:	0013      	movs	r3, r2
 80013c6:	43da      	mvns	r2, r3
 80013c8:	693b      	ldr	r3, [r7, #16]
 80013ca:	4013      	ands	r3, r2
 80013cc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80013ce:	683b      	ldr	r3, [r7, #0]
 80013d0:	685b      	ldr	r3, [r3, #4]
 80013d2:	091b      	lsrs	r3, r3, #4
 80013d4:	2201      	movs	r2, #1
 80013d6:	401a      	ands	r2, r3
 80013d8:	697b      	ldr	r3, [r7, #20]
 80013da:	409a      	lsls	r2, r3
 80013dc:	0013      	movs	r3, r2
 80013de:	693a      	ldr	r2, [r7, #16]
 80013e0:	4313      	orrs	r3, r2
 80013e2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	693a      	ldr	r2, [r7, #16]
 80013e8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	685b      	ldr	r3, [r3, #4]
 80013ee:	2203      	movs	r2, #3
 80013f0:	4013      	ands	r3, r2
 80013f2:	2b03      	cmp	r3, #3
 80013f4:	d017      	beq.n	8001426 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	68db      	ldr	r3, [r3, #12]
 80013fa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80013fc:	697b      	ldr	r3, [r7, #20]
 80013fe:	005b      	lsls	r3, r3, #1
 8001400:	2203      	movs	r2, #3
 8001402:	409a      	lsls	r2, r3
 8001404:	0013      	movs	r3, r2
 8001406:	43da      	mvns	r2, r3
 8001408:	693b      	ldr	r3, [r7, #16]
 800140a:	4013      	ands	r3, r2
 800140c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	689a      	ldr	r2, [r3, #8]
 8001412:	697b      	ldr	r3, [r7, #20]
 8001414:	005b      	lsls	r3, r3, #1
 8001416:	409a      	lsls	r2, r3
 8001418:	0013      	movs	r3, r2
 800141a:	693a      	ldr	r2, [r7, #16]
 800141c:	4313      	orrs	r3, r2
 800141e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	693a      	ldr	r2, [r7, #16]
 8001424:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	685b      	ldr	r3, [r3, #4]
 800142a:	2203      	movs	r2, #3
 800142c:	4013      	ands	r3, r2
 800142e:	2b02      	cmp	r3, #2
 8001430:	d123      	bne.n	800147a <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001432:	697b      	ldr	r3, [r7, #20]
 8001434:	08da      	lsrs	r2, r3, #3
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	3208      	adds	r2, #8
 800143a:	0092      	lsls	r2, r2, #2
 800143c:	58d3      	ldr	r3, [r2, r3]
 800143e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001440:	697b      	ldr	r3, [r7, #20]
 8001442:	2207      	movs	r2, #7
 8001444:	4013      	ands	r3, r2
 8001446:	009b      	lsls	r3, r3, #2
 8001448:	220f      	movs	r2, #15
 800144a:	409a      	lsls	r2, r3
 800144c:	0013      	movs	r3, r2
 800144e:	43da      	mvns	r2, r3
 8001450:	693b      	ldr	r3, [r7, #16]
 8001452:	4013      	ands	r3, r2
 8001454:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	691a      	ldr	r2, [r3, #16]
 800145a:	697b      	ldr	r3, [r7, #20]
 800145c:	2107      	movs	r1, #7
 800145e:	400b      	ands	r3, r1
 8001460:	009b      	lsls	r3, r3, #2
 8001462:	409a      	lsls	r2, r3
 8001464:	0013      	movs	r3, r2
 8001466:	693a      	ldr	r2, [r7, #16]
 8001468:	4313      	orrs	r3, r2
 800146a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800146c:	697b      	ldr	r3, [r7, #20]
 800146e:	08da      	lsrs	r2, r3, #3
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	3208      	adds	r2, #8
 8001474:	0092      	lsls	r2, r2, #2
 8001476:	6939      	ldr	r1, [r7, #16]
 8001478:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001480:	697b      	ldr	r3, [r7, #20]
 8001482:	005b      	lsls	r3, r3, #1
 8001484:	2203      	movs	r2, #3
 8001486:	409a      	lsls	r2, r3
 8001488:	0013      	movs	r3, r2
 800148a:	43da      	mvns	r2, r3
 800148c:	693b      	ldr	r3, [r7, #16]
 800148e:	4013      	ands	r3, r2
 8001490:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001492:	683b      	ldr	r3, [r7, #0]
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	2203      	movs	r2, #3
 8001498:	401a      	ands	r2, r3
 800149a:	697b      	ldr	r3, [r7, #20]
 800149c:	005b      	lsls	r3, r3, #1
 800149e:	409a      	lsls	r2, r3
 80014a0:	0013      	movs	r3, r2
 80014a2:	693a      	ldr	r2, [r7, #16]
 80014a4:	4313      	orrs	r3, r2
 80014a6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	693a      	ldr	r2, [r7, #16]
 80014ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	685a      	ldr	r2, [r3, #4]
 80014b2:	23c0      	movs	r3, #192	; 0xc0
 80014b4:	029b      	lsls	r3, r3, #10
 80014b6:	4013      	ands	r3, r2
 80014b8:	d100      	bne.n	80014bc <HAL_GPIO_Init+0x17c>
 80014ba:	e08e      	b.n	80015da <HAL_GPIO_Init+0x29a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014bc:	4b4e      	ldr	r3, [pc, #312]	; (80015f8 <HAL_GPIO_Init+0x2b8>)
 80014be:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80014c0:	4b4d      	ldr	r3, [pc, #308]	; (80015f8 <HAL_GPIO_Init+0x2b8>)
 80014c2:	2101      	movs	r1, #1
 80014c4:	430a      	orrs	r2, r1
 80014c6:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80014c8:	4a4c      	ldr	r2, [pc, #304]	; (80015fc <HAL_GPIO_Init+0x2bc>)
 80014ca:	697b      	ldr	r3, [r7, #20]
 80014cc:	089b      	lsrs	r3, r3, #2
 80014ce:	3302      	adds	r3, #2
 80014d0:	009b      	lsls	r3, r3, #2
 80014d2:	589b      	ldr	r3, [r3, r2]
 80014d4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80014d6:	697b      	ldr	r3, [r7, #20]
 80014d8:	2203      	movs	r2, #3
 80014da:	4013      	ands	r3, r2
 80014dc:	009b      	lsls	r3, r3, #2
 80014de:	220f      	movs	r2, #15
 80014e0:	409a      	lsls	r2, r3
 80014e2:	0013      	movs	r3, r2
 80014e4:	43da      	mvns	r2, r3
 80014e6:	693b      	ldr	r3, [r7, #16]
 80014e8:	4013      	ands	r3, r2
 80014ea:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80014ec:	687a      	ldr	r2, [r7, #4]
 80014ee:	23a0      	movs	r3, #160	; 0xa0
 80014f0:	05db      	lsls	r3, r3, #23
 80014f2:	429a      	cmp	r2, r3
 80014f4:	d00d      	beq.n	8001512 <HAL_GPIO_Init+0x1d2>
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	4a41      	ldr	r2, [pc, #260]	; (8001600 <HAL_GPIO_Init+0x2c0>)
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d007      	beq.n	800150e <HAL_GPIO_Init+0x1ce>
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	4a40      	ldr	r2, [pc, #256]	; (8001604 <HAL_GPIO_Init+0x2c4>)
 8001502:	4293      	cmp	r3, r2
 8001504:	d101      	bne.n	800150a <HAL_GPIO_Init+0x1ca>
 8001506:	2302      	movs	r3, #2
 8001508:	e004      	b.n	8001514 <HAL_GPIO_Init+0x1d4>
 800150a:	2306      	movs	r3, #6
 800150c:	e002      	b.n	8001514 <HAL_GPIO_Init+0x1d4>
 800150e:	2301      	movs	r3, #1
 8001510:	e000      	b.n	8001514 <HAL_GPIO_Init+0x1d4>
 8001512:	2300      	movs	r3, #0
 8001514:	697a      	ldr	r2, [r7, #20]
 8001516:	2103      	movs	r1, #3
 8001518:	400a      	ands	r2, r1
 800151a:	0092      	lsls	r2, r2, #2
 800151c:	4093      	lsls	r3, r2
 800151e:	693a      	ldr	r2, [r7, #16]
 8001520:	4313      	orrs	r3, r2
 8001522:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001524:	4935      	ldr	r1, [pc, #212]	; (80015fc <HAL_GPIO_Init+0x2bc>)
 8001526:	697b      	ldr	r3, [r7, #20]
 8001528:	089b      	lsrs	r3, r3, #2
 800152a:	3302      	adds	r3, #2
 800152c:	009b      	lsls	r3, r3, #2
 800152e:	693a      	ldr	r2, [r7, #16]
 8001530:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001532:	4b35      	ldr	r3, [pc, #212]	; (8001608 <HAL_GPIO_Init+0x2c8>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	43da      	mvns	r2, r3
 800153c:	693b      	ldr	r3, [r7, #16]
 800153e:	4013      	ands	r3, r2
 8001540:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	685a      	ldr	r2, [r3, #4]
 8001546:	2380      	movs	r3, #128	; 0x80
 8001548:	025b      	lsls	r3, r3, #9
 800154a:	4013      	ands	r3, r2
 800154c:	d003      	beq.n	8001556 <HAL_GPIO_Init+0x216>
        {
          temp |= iocurrent;
 800154e:	693a      	ldr	r2, [r7, #16]
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	4313      	orrs	r3, r2
 8001554:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001556:	4b2c      	ldr	r3, [pc, #176]	; (8001608 <HAL_GPIO_Init+0x2c8>)
 8001558:	693a      	ldr	r2, [r7, #16]
 800155a:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 800155c:	4b2a      	ldr	r3, [pc, #168]	; (8001608 <HAL_GPIO_Init+0x2c8>)
 800155e:	685b      	ldr	r3, [r3, #4]
 8001560:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	43da      	mvns	r2, r3
 8001566:	693b      	ldr	r3, [r7, #16]
 8001568:	4013      	ands	r3, r2
 800156a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	685a      	ldr	r2, [r3, #4]
 8001570:	2380      	movs	r3, #128	; 0x80
 8001572:	029b      	lsls	r3, r3, #10
 8001574:	4013      	ands	r3, r2
 8001576:	d003      	beq.n	8001580 <HAL_GPIO_Init+0x240>
        {
          temp |= iocurrent;
 8001578:	693a      	ldr	r2, [r7, #16]
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	4313      	orrs	r3, r2
 800157e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001580:	4b21      	ldr	r3, [pc, #132]	; (8001608 <HAL_GPIO_Init+0x2c8>)
 8001582:	693a      	ldr	r2, [r7, #16]
 8001584:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001586:	4b20      	ldr	r3, [pc, #128]	; (8001608 <HAL_GPIO_Init+0x2c8>)
 8001588:	689b      	ldr	r3, [r3, #8]
 800158a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	43da      	mvns	r2, r3
 8001590:	693b      	ldr	r3, [r7, #16]
 8001592:	4013      	ands	r3, r2
 8001594:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	685a      	ldr	r2, [r3, #4]
 800159a:	2380      	movs	r3, #128	; 0x80
 800159c:	035b      	lsls	r3, r3, #13
 800159e:	4013      	ands	r3, r2
 80015a0:	d003      	beq.n	80015aa <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80015a2:	693a      	ldr	r2, [r7, #16]
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	4313      	orrs	r3, r2
 80015a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80015aa:	4b17      	ldr	r3, [pc, #92]	; (8001608 <HAL_GPIO_Init+0x2c8>)
 80015ac:	693a      	ldr	r2, [r7, #16]
 80015ae:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80015b0:	4b15      	ldr	r3, [pc, #84]	; (8001608 <HAL_GPIO_Init+0x2c8>)
 80015b2:	68db      	ldr	r3, [r3, #12]
 80015b4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	43da      	mvns	r2, r3
 80015ba:	693b      	ldr	r3, [r7, #16]
 80015bc:	4013      	ands	r3, r2
 80015be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80015c0:	683b      	ldr	r3, [r7, #0]
 80015c2:	685a      	ldr	r2, [r3, #4]
 80015c4:	2380      	movs	r3, #128	; 0x80
 80015c6:	039b      	lsls	r3, r3, #14
 80015c8:	4013      	ands	r3, r2
 80015ca:	d003      	beq.n	80015d4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80015cc:	693a      	ldr	r2, [r7, #16]
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	4313      	orrs	r3, r2
 80015d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80015d4:	4b0c      	ldr	r3, [pc, #48]	; (8001608 <HAL_GPIO_Init+0x2c8>)
 80015d6:	693a      	ldr	r2, [r7, #16]
 80015d8:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 80015da:	697b      	ldr	r3, [r7, #20]
 80015dc:	3301      	adds	r3, #1
 80015de:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80015e0:	683b      	ldr	r3, [r7, #0]
 80015e2:	681a      	ldr	r2, [r3, #0]
 80015e4:	697b      	ldr	r3, [r7, #20]
 80015e6:	40da      	lsrs	r2, r3
 80015e8:	1e13      	subs	r3, r2, #0
 80015ea:	d000      	beq.n	80015ee <HAL_GPIO_Init+0x2ae>
 80015ec:	e6b4      	b.n	8001358 <HAL_GPIO_Init+0x18>
  }
}
 80015ee:	46c0      	nop			; (mov r8, r8)
 80015f0:	46c0      	nop			; (mov r8, r8)
 80015f2:	46bd      	mov	sp, r7
 80015f4:	b006      	add	sp, #24
 80015f6:	bd80      	pop	{r7, pc}
 80015f8:	40021000 	.word	0x40021000
 80015fc:	40010000 	.word	0x40010000
 8001600:	50000400 	.word	0x50000400
 8001604:	50000800 	.word	0x50000800
 8001608:	40010400 	.word	0x40010400

0800160c <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b082      	sub	sp, #8
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
 8001614:	0008      	movs	r0, r1
 8001616:	0011      	movs	r1, r2
 8001618:	1cbb      	adds	r3, r7, #2
 800161a:	1c02      	adds	r2, r0, #0
 800161c:	801a      	strh	r2, [r3, #0]
 800161e:	1c7b      	adds	r3, r7, #1
 8001620:	1c0a      	adds	r2, r1, #0
 8001622:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001624:	1c7b      	adds	r3, r7, #1
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	2b00      	cmp	r3, #0
 800162a:	d004      	beq.n	8001636 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 800162c:	1cbb      	adds	r3, r7, #2
 800162e:	881a      	ldrh	r2, [r3, #0]
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001634:	e003      	b.n	800163e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001636:	1cbb      	adds	r3, r7, #2
 8001638:	881a      	ldrh	r2, [r3, #0]
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800163e:	46c0      	nop			; (mov r8, r8)
 8001640:	46bd      	mov	sp, r7
 8001642:	b002      	add	sp, #8
 8001644:	bd80      	pop	{r7, pc}

08001646 <HAL_GPIO_TogglePin>:
  *                All port bits are not necessarily available on all GPIOs.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001646:	b580      	push	{r7, lr}
 8001648:	b084      	sub	sp, #16
 800164a:	af00      	add	r7, sp, #0
 800164c:	6078      	str	r0, [r7, #4]
 800164e:	000a      	movs	r2, r1
 8001650:	1cbb      	adds	r3, r7, #2
 8001652:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	695b      	ldr	r3, [r3, #20]
 8001658:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800165a:	1cbb      	adds	r3, r7, #2
 800165c:	881b      	ldrh	r3, [r3, #0]
 800165e:	68fa      	ldr	r2, [r7, #12]
 8001660:	4013      	ands	r3, r2
 8001662:	041a      	lsls	r2, r3, #16
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	43db      	mvns	r3, r3
 8001668:	1cb9      	adds	r1, r7, #2
 800166a:	8809      	ldrh	r1, [r1, #0]
 800166c:	400b      	ands	r3, r1
 800166e:	431a      	orrs	r2, r3
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	619a      	str	r2, [r3, #24]
}
 8001674:	46c0      	nop			; (mov r8, r8)
 8001676:	46bd      	mov	sp, r7
 8001678:	b004      	add	sp, #16
 800167a:	bd80      	pop	{r7, pc}

0800167c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800167c:	b5b0      	push	{r4, r5, r7, lr}
 800167e:	b08a      	sub	sp, #40	; 0x28
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	2b00      	cmp	r3, #0
 8001688:	d102      	bne.n	8001690 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800168a:	2301      	movs	r3, #1
 800168c:	f000 fb6c 	bl	8001d68 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001690:	4bc8      	ldr	r3, [pc, #800]	; (80019b4 <HAL_RCC_OscConfig+0x338>)
 8001692:	68db      	ldr	r3, [r3, #12]
 8001694:	220c      	movs	r2, #12
 8001696:	4013      	ands	r3, r2
 8001698:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800169a:	4bc6      	ldr	r3, [pc, #792]	; (80019b4 <HAL_RCC_OscConfig+0x338>)
 800169c:	68da      	ldr	r2, [r3, #12]
 800169e:	2380      	movs	r3, #128	; 0x80
 80016a0:	025b      	lsls	r3, r3, #9
 80016a2:	4013      	ands	r3, r2
 80016a4:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	2201      	movs	r2, #1
 80016ac:	4013      	ands	r3, r2
 80016ae:	d100      	bne.n	80016b2 <HAL_RCC_OscConfig+0x36>
 80016b0:	e07d      	b.n	80017ae <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80016b2:	69fb      	ldr	r3, [r7, #28]
 80016b4:	2b08      	cmp	r3, #8
 80016b6:	d007      	beq.n	80016c8 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80016b8:	69fb      	ldr	r3, [r7, #28]
 80016ba:	2b0c      	cmp	r3, #12
 80016bc:	d112      	bne.n	80016e4 <HAL_RCC_OscConfig+0x68>
 80016be:	69ba      	ldr	r2, [r7, #24]
 80016c0:	2380      	movs	r3, #128	; 0x80
 80016c2:	025b      	lsls	r3, r3, #9
 80016c4:	429a      	cmp	r2, r3
 80016c6:	d10d      	bne.n	80016e4 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016c8:	4bba      	ldr	r3, [pc, #744]	; (80019b4 <HAL_RCC_OscConfig+0x338>)
 80016ca:	681a      	ldr	r2, [r3, #0]
 80016cc:	2380      	movs	r3, #128	; 0x80
 80016ce:	029b      	lsls	r3, r3, #10
 80016d0:	4013      	ands	r3, r2
 80016d2:	d100      	bne.n	80016d6 <HAL_RCC_OscConfig+0x5a>
 80016d4:	e06a      	b.n	80017ac <HAL_RCC_OscConfig+0x130>
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	685b      	ldr	r3, [r3, #4]
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d166      	bne.n	80017ac <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80016de:	2301      	movs	r3, #1
 80016e0:	f000 fb42 	bl	8001d68 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	685a      	ldr	r2, [r3, #4]
 80016e8:	2380      	movs	r3, #128	; 0x80
 80016ea:	025b      	lsls	r3, r3, #9
 80016ec:	429a      	cmp	r2, r3
 80016ee:	d107      	bne.n	8001700 <HAL_RCC_OscConfig+0x84>
 80016f0:	4bb0      	ldr	r3, [pc, #704]	; (80019b4 <HAL_RCC_OscConfig+0x338>)
 80016f2:	681a      	ldr	r2, [r3, #0]
 80016f4:	4baf      	ldr	r3, [pc, #700]	; (80019b4 <HAL_RCC_OscConfig+0x338>)
 80016f6:	2180      	movs	r1, #128	; 0x80
 80016f8:	0249      	lsls	r1, r1, #9
 80016fa:	430a      	orrs	r2, r1
 80016fc:	601a      	str	r2, [r3, #0]
 80016fe:	e027      	b.n	8001750 <HAL_RCC_OscConfig+0xd4>
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	685a      	ldr	r2, [r3, #4]
 8001704:	23a0      	movs	r3, #160	; 0xa0
 8001706:	02db      	lsls	r3, r3, #11
 8001708:	429a      	cmp	r2, r3
 800170a:	d10e      	bne.n	800172a <HAL_RCC_OscConfig+0xae>
 800170c:	4ba9      	ldr	r3, [pc, #676]	; (80019b4 <HAL_RCC_OscConfig+0x338>)
 800170e:	681a      	ldr	r2, [r3, #0]
 8001710:	4ba8      	ldr	r3, [pc, #672]	; (80019b4 <HAL_RCC_OscConfig+0x338>)
 8001712:	2180      	movs	r1, #128	; 0x80
 8001714:	02c9      	lsls	r1, r1, #11
 8001716:	430a      	orrs	r2, r1
 8001718:	601a      	str	r2, [r3, #0]
 800171a:	4ba6      	ldr	r3, [pc, #664]	; (80019b4 <HAL_RCC_OscConfig+0x338>)
 800171c:	681a      	ldr	r2, [r3, #0]
 800171e:	4ba5      	ldr	r3, [pc, #660]	; (80019b4 <HAL_RCC_OscConfig+0x338>)
 8001720:	2180      	movs	r1, #128	; 0x80
 8001722:	0249      	lsls	r1, r1, #9
 8001724:	430a      	orrs	r2, r1
 8001726:	601a      	str	r2, [r3, #0]
 8001728:	e012      	b.n	8001750 <HAL_RCC_OscConfig+0xd4>
 800172a:	4ba2      	ldr	r3, [pc, #648]	; (80019b4 <HAL_RCC_OscConfig+0x338>)
 800172c:	681a      	ldr	r2, [r3, #0]
 800172e:	4ba1      	ldr	r3, [pc, #644]	; (80019b4 <HAL_RCC_OscConfig+0x338>)
 8001730:	49a1      	ldr	r1, [pc, #644]	; (80019b8 <HAL_RCC_OscConfig+0x33c>)
 8001732:	400a      	ands	r2, r1
 8001734:	601a      	str	r2, [r3, #0]
 8001736:	4b9f      	ldr	r3, [pc, #636]	; (80019b4 <HAL_RCC_OscConfig+0x338>)
 8001738:	681a      	ldr	r2, [r3, #0]
 800173a:	2380      	movs	r3, #128	; 0x80
 800173c:	025b      	lsls	r3, r3, #9
 800173e:	4013      	ands	r3, r2
 8001740:	60fb      	str	r3, [r7, #12]
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	4b9b      	ldr	r3, [pc, #620]	; (80019b4 <HAL_RCC_OscConfig+0x338>)
 8001746:	681a      	ldr	r2, [r3, #0]
 8001748:	4b9a      	ldr	r3, [pc, #616]	; (80019b4 <HAL_RCC_OscConfig+0x338>)
 800174a:	499c      	ldr	r1, [pc, #624]	; (80019bc <HAL_RCC_OscConfig+0x340>)
 800174c:	400a      	ands	r2, r1
 800174e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d014      	beq.n	8001782 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001758:	f7ff fb08 	bl	8000d6c <HAL_GetTick>
 800175c:	0003      	movs	r3, r0
 800175e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001760:	e008      	b.n	8001774 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001762:	f7ff fb03 	bl	8000d6c <HAL_GetTick>
 8001766:	0002      	movs	r2, r0
 8001768:	697b      	ldr	r3, [r7, #20]
 800176a:	1ad3      	subs	r3, r2, r3
 800176c:	2b64      	cmp	r3, #100	; 0x64
 800176e:	d901      	bls.n	8001774 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8001770:	2303      	movs	r3, #3
 8001772:	e2f9      	b.n	8001d68 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001774:	4b8f      	ldr	r3, [pc, #572]	; (80019b4 <HAL_RCC_OscConfig+0x338>)
 8001776:	681a      	ldr	r2, [r3, #0]
 8001778:	2380      	movs	r3, #128	; 0x80
 800177a:	029b      	lsls	r3, r3, #10
 800177c:	4013      	ands	r3, r2
 800177e:	d0f0      	beq.n	8001762 <HAL_RCC_OscConfig+0xe6>
 8001780:	e015      	b.n	80017ae <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001782:	f7ff faf3 	bl	8000d6c <HAL_GetTick>
 8001786:	0003      	movs	r3, r0
 8001788:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800178a:	e008      	b.n	800179e <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800178c:	f7ff faee 	bl	8000d6c <HAL_GetTick>
 8001790:	0002      	movs	r2, r0
 8001792:	697b      	ldr	r3, [r7, #20]
 8001794:	1ad3      	subs	r3, r2, r3
 8001796:	2b64      	cmp	r3, #100	; 0x64
 8001798:	d901      	bls.n	800179e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800179a:	2303      	movs	r3, #3
 800179c:	e2e4      	b.n	8001d68 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800179e:	4b85      	ldr	r3, [pc, #532]	; (80019b4 <HAL_RCC_OscConfig+0x338>)
 80017a0:	681a      	ldr	r2, [r3, #0]
 80017a2:	2380      	movs	r3, #128	; 0x80
 80017a4:	029b      	lsls	r3, r3, #10
 80017a6:	4013      	ands	r3, r2
 80017a8:	d1f0      	bne.n	800178c <HAL_RCC_OscConfig+0x110>
 80017aa:	e000      	b.n	80017ae <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017ac:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	2202      	movs	r2, #2
 80017b4:	4013      	ands	r3, r2
 80017b6:	d100      	bne.n	80017ba <HAL_RCC_OscConfig+0x13e>
 80017b8:	e099      	b.n	80018ee <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	68db      	ldr	r3, [r3, #12]
 80017be:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80017c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017c2:	2220      	movs	r2, #32
 80017c4:	4013      	ands	r3, r2
 80017c6:	d009      	beq.n	80017dc <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80017c8:	4b7a      	ldr	r3, [pc, #488]	; (80019b4 <HAL_RCC_OscConfig+0x338>)
 80017ca:	681a      	ldr	r2, [r3, #0]
 80017cc:	4b79      	ldr	r3, [pc, #484]	; (80019b4 <HAL_RCC_OscConfig+0x338>)
 80017ce:	2120      	movs	r1, #32
 80017d0:	430a      	orrs	r2, r1
 80017d2:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 80017d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017d6:	2220      	movs	r2, #32
 80017d8:	4393      	bics	r3, r2
 80017da:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80017dc:	69fb      	ldr	r3, [r7, #28]
 80017de:	2b04      	cmp	r3, #4
 80017e0:	d005      	beq.n	80017ee <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80017e2:	69fb      	ldr	r3, [r7, #28]
 80017e4:	2b0c      	cmp	r3, #12
 80017e6:	d13e      	bne.n	8001866 <HAL_RCC_OscConfig+0x1ea>
 80017e8:	69bb      	ldr	r3, [r7, #24]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d13b      	bne.n	8001866 <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80017ee:	4b71      	ldr	r3, [pc, #452]	; (80019b4 <HAL_RCC_OscConfig+0x338>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	2204      	movs	r2, #4
 80017f4:	4013      	ands	r3, r2
 80017f6:	d004      	beq.n	8001802 <HAL_RCC_OscConfig+0x186>
 80017f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d101      	bne.n	8001802 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80017fe:	2301      	movs	r3, #1
 8001800:	e2b2      	b.n	8001d68 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001802:	4b6c      	ldr	r3, [pc, #432]	; (80019b4 <HAL_RCC_OscConfig+0x338>)
 8001804:	685b      	ldr	r3, [r3, #4]
 8001806:	4a6e      	ldr	r2, [pc, #440]	; (80019c0 <HAL_RCC_OscConfig+0x344>)
 8001808:	4013      	ands	r3, r2
 800180a:	0019      	movs	r1, r3
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	691b      	ldr	r3, [r3, #16]
 8001810:	021a      	lsls	r2, r3, #8
 8001812:	4b68      	ldr	r3, [pc, #416]	; (80019b4 <HAL_RCC_OscConfig+0x338>)
 8001814:	430a      	orrs	r2, r1
 8001816:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001818:	4b66      	ldr	r3, [pc, #408]	; (80019b4 <HAL_RCC_OscConfig+0x338>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	2209      	movs	r2, #9
 800181e:	4393      	bics	r3, r2
 8001820:	0019      	movs	r1, r3
 8001822:	4b64      	ldr	r3, [pc, #400]	; (80019b4 <HAL_RCC_OscConfig+0x338>)
 8001824:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001826:	430a      	orrs	r2, r1
 8001828:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800182a:	f000 fbeb 	bl	8002004 <HAL_RCC_GetSysClockFreq>
 800182e:	0001      	movs	r1, r0
 8001830:	4b60      	ldr	r3, [pc, #384]	; (80019b4 <HAL_RCC_OscConfig+0x338>)
 8001832:	68db      	ldr	r3, [r3, #12]
 8001834:	091b      	lsrs	r3, r3, #4
 8001836:	220f      	movs	r2, #15
 8001838:	4013      	ands	r3, r2
 800183a:	4a62      	ldr	r2, [pc, #392]	; (80019c4 <HAL_RCC_OscConfig+0x348>)
 800183c:	5cd3      	ldrb	r3, [r2, r3]
 800183e:	000a      	movs	r2, r1
 8001840:	40da      	lsrs	r2, r3
 8001842:	4b61      	ldr	r3, [pc, #388]	; (80019c8 <HAL_RCC_OscConfig+0x34c>)
 8001844:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001846:	4b61      	ldr	r3, [pc, #388]	; (80019cc <HAL_RCC_OscConfig+0x350>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	2513      	movs	r5, #19
 800184c:	197c      	adds	r4, r7, r5
 800184e:	0018      	movs	r0, r3
 8001850:	f7ff fa46 	bl	8000ce0 <HAL_InitTick>
 8001854:	0003      	movs	r3, r0
 8001856:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001858:	197b      	adds	r3, r7, r5
 800185a:	781b      	ldrb	r3, [r3, #0]
 800185c:	2b00      	cmp	r3, #0
 800185e:	d046      	beq.n	80018ee <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8001860:	197b      	adds	r3, r7, r5
 8001862:	781b      	ldrb	r3, [r3, #0]
 8001864:	e280      	b.n	8001d68 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001868:	2b00      	cmp	r3, #0
 800186a:	d027      	beq.n	80018bc <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800186c:	4b51      	ldr	r3, [pc, #324]	; (80019b4 <HAL_RCC_OscConfig+0x338>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	2209      	movs	r2, #9
 8001872:	4393      	bics	r3, r2
 8001874:	0019      	movs	r1, r3
 8001876:	4b4f      	ldr	r3, [pc, #316]	; (80019b4 <HAL_RCC_OscConfig+0x338>)
 8001878:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800187a:	430a      	orrs	r2, r1
 800187c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800187e:	f7ff fa75 	bl	8000d6c <HAL_GetTick>
 8001882:	0003      	movs	r3, r0
 8001884:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001886:	e008      	b.n	800189a <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001888:	f7ff fa70 	bl	8000d6c <HAL_GetTick>
 800188c:	0002      	movs	r2, r0
 800188e:	697b      	ldr	r3, [r7, #20]
 8001890:	1ad3      	subs	r3, r2, r3
 8001892:	2b02      	cmp	r3, #2
 8001894:	d901      	bls.n	800189a <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 8001896:	2303      	movs	r3, #3
 8001898:	e266      	b.n	8001d68 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800189a:	4b46      	ldr	r3, [pc, #280]	; (80019b4 <HAL_RCC_OscConfig+0x338>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	2204      	movs	r2, #4
 80018a0:	4013      	ands	r3, r2
 80018a2:	d0f1      	beq.n	8001888 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018a4:	4b43      	ldr	r3, [pc, #268]	; (80019b4 <HAL_RCC_OscConfig+0x338>)
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	4a45      	ldr	r2, [pc, #276]	; (80019c0 <HAL_RCC_OscConfig+0x344>)
 80018aa:	4013      	ands	r3, r2
 80018ac:	0019      	movs	r1, r3
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	691b      	ldr	r3, [r3, #16]
 80018b2:	021a      	lsls	r2, r3, #8
 80018b4:	4b3f      	ldr	r3, [pc, #252]	; (80019b4 <HAL_RCC_OscConfig+0x338>)
 80018b6:	430a      	orrs	r2, r1
 80018b8:	605a      	str	r2, [r3, #4]
 80018ba:	e018      	b.n	80018ee <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80018bc:	4b3d      	ldr	r3, [pc, #244]	; (80019b4 <HAL_RCC_OscConfig+0x338>)
 80018be:	681a      	ldr	r2, [r3, #0]
 80018c0:	4b3c      	ldr	r3, [pc, #240]	; (80019b4 <HAL_RCC_OscConfig+0x338>)
 80018c2:	2101      	movs	r1, #1
 80018c4:	438a      	bics	r2, r1
 80018c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018c8:	f7ff fa50 	bl	8000d6c <HAL_GetTick>
 80018cc:	0003      	movs	r3, r0
 80018ce:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80018d0:	e008      	b.n	80018e4 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80018d2:	f7ff fa4b 	bl	8000d6c <HAL_GetTick>
 80018d6:	0002      	movs	r2, r0
 80018d8:	697b      	ldr	r3, [r7, #20]
 80018da:	1ad3      	subs	r3, r2, r3
 80018dc:	2b02      	cmp	r3, #2
 80018de:	d901      	bls.n	80018e4 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 80018e0:	2303      	movs	r3, #3
 80018e2:	e241      	b.n	8001d68 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80018e4:	4b33      	ldr	r3, [pc, #204]	; (80019b4 <HAL_RCC_OscConfig+0x338>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	2204      	movs	r2, #4
 80018ea:	4013      	ands	r3, r2
 80018ec:	d1f1      	bne.n	80018d2 <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	2210      	movs	r2, #16
 80018f4:	4013      	ands	r3, r2
 80018f6:	d100      	bne.n	80018fa <HAL_RCC_OscConfig+0x27e>
 80018f8:	e0a1      	b.n	8001a3e <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80018fa:	69fb      	ldr	r3, [r7, #28]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d140      	bne.n	8001982 <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001900:	4b2c      	ldr	r3, [pc, #176]	; (80019b4 <HAL_RCC_OscConfig+0x338>)
 8001902:	681a      	ldr	r2, [r3, #0]
 8001904:	2380      	movs	r3, #128	; 0x80
 8001906:	009b      	lsls	r3, r3, #2
 8001908:	4013      	ands	r3, r2
 800190a:	d005      	beq.n	8001918 <HAL_RCC_OscConfig+0x29c>
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	699b      	ldr	r3, [r3, #24]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d101      	bne.n	8001918 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8001914:	2301      	movs	r3, #1
 8001916:	e227      	b.n	8001d68 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001918:	4b26      	ldr	r3, [pc, #152]	; (80019b4 <HAL_RCC_OscConfig+0x338>)
 800191a:	685b      	ldr	r3, [r3, #4]
 800191c:	4a2c      	ldr	r2, [pc, #176]	; (80019d0 <HAL_RCC_OscConfig+0x354>)
 800191e:	4013      	ands	r3, r2
 8001920:	0019      	movs	r1, r3
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	6a1a      	ldr	r2, [r3, #32]
 8001926:	4b23      	ldr	r3, [pc, #140]	; (80019b4 <HAL_RCC_OscConfig+0x338>)
 8001928:	430a      	orrs	r2, r1
 800192a:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800192c:	4b21      	ldr	r3, [pc, #132]	; (80019b4 <HAL_RCC_OscConfig+0x338>)
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	021b      	lsls	r3, r3, #8
 8001932:	0a19      	lsrs	r1, r3, #8
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	69db      	ldr	r3, [r3, #28]
 8001938:	061a      	lsls	r2, r3, #24
 800193a:	4b1e      	ldr	r3, [pc, #120]	; (80019b4 <HAL_RCC_OscConfig+0x338>)
 800193c:	430a      	orrs	r2, r1
 800193e:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6a1b      	ldr	r3, [r3, #32]
 8001944:	0b5b      	lsrs	r3, r3, #13
 8001946:	3301      	adds	r3, #1
 8001948:	2280      	movs	r2, #128	; 0x80
 800194a:	0212      	lsls	r2, r2, #8
 800194c:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800194e:	4b19      	ldr	r3, [pc, #100]	; (80019b4 <HAL_RCC_OscConfig+0x338>)
 8001950:	68db      	ldr	r3, [r3, #12]
 8001952:	091b      	lsrs	r3, r3, #4
 8001954:	210f      	movs	r1, #15
 8001956:	400b      	ands	r3, r1
 8001958:	491a      	ldr	r1, [pc, #104]	; (80019c4 <HAL_RCC_OscConfig+0x348>)
 800195a:	5ccb      	ldrb	r3, [r1, r3]
 800195c:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800195e:	4b1a      	ldr	r3, [pc, #104]	; (80019c8 <HAL_RCC_OscConfig+0x34c>)
 8001960:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8001962:	4b1a      	ldr	r3, [pc, #104]	; (80019cc <HAL_RCC_OscConfig+0x350>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	2513      	movs	r5, #19
 8001968:	197c      	adds	r4, r7, r5
 800196a:	0018      	movs	r0, r3
 800196c:	f7ff f9b8 	bl	8000ce0 <HAL_InitTick>
 8001970:	0003      	movs	r3, r0
 8001972:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001974:	197b      	adds	r3, r7, r5
 8001976:	781b      	ldrb	r3, [r3, #0]
 8001978:	2b00      	cmp	r3, #0
 800197a:	d060      	beq.n	8001a3e <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 800197c:	197b      	adds	r3, r7, r5
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	e1f2      	b.n	8001d68 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	699b      	ldr	r3, [r3, #24]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d03f      	beq.n	8001a0a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800198a:	4b0a      	ldr	r3, [pc, #40]	; (80019b4 <HAL_RCC_OscConfig+0x338>)
 800198c:	681a      	ldr	r2, [r3, #0]
 800198e:	4b09      	ldr	r3, [pc, #36]	; (80019b4 <HAL_RCC_OscConfig+0x338>)
 8001990:	2180      	movs	r1, #128	; 0x80
 8001992:	0049      	lsls	r1, r1, #1
 8001994:	430a      	orrs	r2, r1
 8001996:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001998:	f7ff f9e8 	bl	8000d6c <HAL_GetTick>
 800199c:	0003      	movs	r3, r0
 800199e:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80019a0:	e018      	b.n	80019d4 <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80019a2:	f7ff f9e3 	bl	8000d6c <HAL_GetTick>
 80019a6:	0002      	movs	r2, r0
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	1ad3      	subs	r3, r2, r3
 80019ac:	2b02      	cmp	r3, #2
 80019ae:	d911      	bls.n	80019d4 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 80019b0:	2303      	movs	r3, #3
 80019b2:	e1d9      	b.n	8001d68 <HAL_RCC_OscConfig+0x6ec>
 80019b4:	40021000 	.word	0x40021000
 80019b8:	fffeffff 	.word	0xfffeffff
 80019bc:	fffbffff 	.word	0xfffbffff
 80019c0:	ffffe0ff 	.word	0xffffe0ff
 80019c4:	080036e0 	.word	0x080036e0
 80019c8:	20000010 	.word	0x20000010
 80019cc:	20000014 	.word	0x20000014
 80019d0:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80019d4:	4bc9      	ldr	r3, [pc, #804]	; (8001cfc <HAL_RCC_OscConfig+0x680>)
 80019d6:	681a      	ldr	r2, [r3, #0]
 80019d8:	2380      	movs	r3, #128	; 0x80
 80019da:	009b      	lsls	r3, r3, #2
 80019dc:	4013      	ands	r3, r2
 80019de:	d0e0      	beq.n	80019a2 <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80019e0:	4bc6      	ldr	r3, [pc, #792]	; (8001cfc <HAL_RCC_OscConfig+0x680>)
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	4ac6      	ldr	r2, [pc, #792]	; (8001d00 <HAL_RCC_OscConfig+0x684>)
 80019e6:	4013      	ands	r3, r2
 80019e8:	0019      	movs	r1, r3
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	6a1a      	ldr	r2, [r3, #32]
 80019ee:	4bc3      	ldr	r3, [pc, #780]	; (8001cfc <HAL_RCC_OscConfig+0x680>)
 80019f0:	430a      	orrs	r2, r1
 80019f2:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80019f4:	4bc1      	ldr	r3, [pc, #772]	; (8001cfc <HAL_RCC_OscConfig+0x680>)
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	021b      	lsls	r3, r3, #8
 80019fa:	0a19      	lsrs	r1, r3, #8
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	69db      	ldr	r3, [r3, #28]
 8001a00:	061a      	lsls	r2, r3, #24
 8001a02:	4bbe      	ldr	r3, [pc, #760]	; (8001cfc <HAL_RCC_OscConfig+0x680>)
 8001a04:	430a      	orrs	r2, r1
 8001a06:	605a      	str	r2, [r3, #4]
 8001a08:	e019      	b.n	8001a3e <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001a0a:	4bbc      	ldr	r3, [pc, #752]	; (8001cfc <HAL_RCC_OscConfig+0x680>)
 8001a0c:	681a      	ldr	r2, [r3, #0]
 8001a0e:	4bbb      	ldr	r3, [pc, #748]	; (8001cfc <HAL_RCC_OscConfig+0x680>)
 8001a10:	49bc      	ldr	r1, [pc, #752]	; (8001d04 <HAL_RCC_OscConfig+0x688>)
 8001a12:	400a      	ands	r2, r1
 8001a14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a16:	f7ff f9a9 	bl	8000d6c <HAL_GetTick>
 8001a1a:	0003      	movs	r3, r0
 8001a1c:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001a1e:	e008      	b.n	8001a32 <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001a20:	f7ff f9a4 	bl	8000d6c <HAL_GetTick>
 8001a24:	0002      	movs	r2, r0
 8001a26:	697b      	ldr	r3, [r7, #20]
 8001a28:	1ad3      	subs	r3, r2, r3
 8001a2a:	2b02      	cmp	r3, #2
 8001a2c:	d901      	bls.n	8001a32 <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 8001a2e:	2303      	movs	r3, #3
 8001a30:	e19a      	b.n	8001d68 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001a32:	4bb2      	ldr	r3, [pc, #712]	; (8001cfc <HAL_RCC_OscConfig+0x680>)
 8001a34:	681a      	ldr	r2, [r3, #0]
 8001a36:	2380      	movs	r3, #128	; 0x80
 8001a38:	009b      	lsls	r3, r3, #2
 8001a3a:	4013      	ands	r3, r2
 8001a3c:	d1f0      	bne.n	8001a20 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	2208      	movs	r2, #8
 8001a44:	4013      	ands	r3, r2
 8001a46:	d036      	beq.n	8001ab6 <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	695b      	ldr	r3, [r3, #20]
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d019      	beq.n	8001a84 <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a50:	4baa      	ldr	r3, [pc, #680]	; (8001cfc <HAL_RCC_OscConfig+0x680>)
 8001a52:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001a54:	4ba9      	ldr	r3, [pc, #676]	; (8001cfc <HAL_RCC_OscConfig+0x680>)
 8001a56:	2101      	movs	r1, #1
 8001a58:	430a      	orrs	r2, r1
 8001a5a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a5c:	f7ff f986 	bl	8000d6c <HAL_GetTick>
 8001a60:	0003      	movs	r3, r0
 8001a62:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001a64:	e008      	b.n	8001a78 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a66:	f7ff f981 	bl	8000d6c <HAL_GetTick>
 8001a6a:	0002      	movs	r2, r0
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	1ad3      	subs	r3, r2, r3
 8001a70:	2b02      	cmp	r3, #2
 8001a72:	d901      	bls.n	8001a78 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8001a74:	2303      	movs	r3, #3
 8001a76:	e177      	b.n	8001d68 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001a78:	4ba0      	ldr	r3, [pc, #640]	; (8001cfc <HAL_RCC_OscConfig+0x680>)
 8001a7a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001a7c:	2202      	movs	r2, #2
 8001a7e:	4013      	ands	r3, r2
 8001a80:	d0f1      	beq.n	8001a66 <HAL_RCC_OscConfig+0x3ea>
 8001a82:	e018      	b.n	8001ab6 <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a84:	4b9d      	ldr	r3, [pc, #628]	; (8001cfc <HAL_RCC_OscConfig+0x680>)
 8001a86:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001a88:	4b9c      	ldr	r3, [pc, #624]	; (8001cfc <HAL_RCC_OscConfig+0x680>)
 8001a8a:	2101      	movs	r1, #1
 8001a8c:	438a      	bics	r2, r1
 8001a8e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a90:	f7ff f96c 	bl	8000d6c <HAL_GetTick>
 8001a94:	0003      	movs	r3, r0
 8001a96:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001a98:	e008      	b.n	8001aac <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a9a:	f7ff f967 	bl	8000d6c <HAL_GetTick>
 8001a9e:	0002      	movs	r2, r0
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	1ad3      	subs	r3, r2, r3
 8001aa4:	2b02      	cmp	r3, #2
 8001aa6:	d901      	bls.n	8001aac <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 8001aa8:	2303      	movs	r3, #3
 8001aaa:	e15d      	b.n	8001d68 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001aac:	4b93      	ldr	r3, [pc, #588]	; (8001cfc <HAL_RCC_OscConfig+0x680>)
 8001aae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001ab0:	2202      	movs	r2, #2
 8001ab2:	4013      	ands	r3, r2
 8001ab4:	d1f1      	bne.n	8001a9a <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	2204      	movs	r2, #4
 8001abc:	4013      	ands	r3, r2
 8001abe:	d100      	bne.n	8001ac2 <HAL_RCC_OscConfig+0x446>
 8001ac0:	e0ae      	b.n	8001c20 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ac2:	2023      	movs	r0, #35	; 0x23
 8001ac4:	183b      	adds	r3, r7, r0
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001aca:	4b8c      	ldr	r3, [pc, #560]	; (8001cfc <HAL_RCC_OscConfig+0x680>)
 8001acc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001ace:	2380      	movs	r3, #128	; 0x80
 8001ad0:	055b      	lsls	r3, r3, #21
 8001ad2:	4013      	ands	r3, r2
 8001ad4:	d109      	bne.n	8001aea <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ad6:	4b89      	ldr	r3, [pc, #548]	; (8001cfc <HAL_RCC_OscConfig+0x680>)
 8001ad8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001ada:	4b88      	ldr	r3, [pc, #544]	; (8001cfc <HAL_RCC_OscConfig+0x680>)
 8001adc:	2180      	movs	r1, #128	; 0x80
 8001ade:	0549      	lsls	r1, r1, #21
 8001ae0:	430a      	orrs	r2, r1
 8001ae2:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001ae4:	183b      	adds	r3, r7, r0
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001aea:	4b87      	ldr	r3, [pc, #540]	; (8001d08 <HAL_RCC_OscConfig+0x68c>)
 8001aec:	681a      	ldr	r2, [r3, #0]
 8001aee:	2380      	movs	r3, #128	; 0x80
 8001af0:	005b      	lsls	r3, r3, #1
 8001af2:	4013      	ands	r3, r2
 8001af4:	d11a      	bne.n	8001b2c <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001af6:	4b84      	ldr	r3, [pc, #528]	; (8001d08 <HAL_RCC_OscConfig+0x68c>)
 8001af8:	681a      	ldr	r2, [r3, #0]
 8001afa:	4b83      	ldr	r3, [pc, #524]	; (8001d08 <HAL_RCC_OscConfig+0x68c>)
 8001afc:	2180      	movs	r1, #128	; 0x80
 8001afe:	0049      	lsls	r1, r1, #1
 8001b00:	430a      	orrs	r2, r1
 8001b02:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b04:	f7ff f932 	bl	8000d6c <HAL_GetTick>
 8001b08:	0003      	movs	r3, r0
 8001b0a:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b0c:	e008      	b.n	8001b20 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b0e:	f7ff f92d 	bl	8000d6c <HAL_GetTick>
 8001b12:	0002      	movs	r2, r0
 8001b14:	697b      	ldr	r3, [r7, #20]
 8001b16:	1ad3      	subs	r3, r2, r3
 8001b18:	2b64      	cmp	r3, #100	; 0x64
 8001b1a:	d901      	bls.n	8001b20 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8001b1c:	2303      	movs	r3, #3
 8001b1e:	e123      	b.n	8001d68 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b20:	4b79      	ldr	r3, [pc, #484]	; (8001d08 <HAL_RCC_OscConfig+0x68c>)
 8001b22:	681a      	ldr	r2, [r3, #0]
 8001b24:	2380      	movs	r3, #128	; 0x80
 8001b26:	005b      	lsls	r3, r3, #1
 8001b28:	4013      	ands	r3, r2
 8001b2a:	d0f0      	beq.n	8001b0e <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	689a      	ldr	r2, [r3, #8]
 8001b30:	2380      	movs	r3, #128	; 0x80
 8001b32:	005b      	lsls	r3, r3, #1
 8001b34:	429a      	cmp	r2, r3
 8001b36:	d107      	bne.n	8001b48 <HAL_RCC_OscConfig+0x4cc>
 8001b38:	4b70      	ldr	r3, [pc, #448]	; (8001cfc <HAL_RCC_OscConfig+0x680>)
 8001b3a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001b3c:	4b6f      	ldr	r3, [pc, #444]	; (8001cfc <HAL_RCC_OscConfig+0x680>)
 8001b3e:	2180      	movs	r1, #128	; 0x80
 8001b40:	0049      	lsls	r1, r1, #1
 8001b42:	430a      	orrs	r2, r1
 8001b44:	651a      	str	r2, [r3, #80]	; 0x50
 8001b46:	e031      	b.n	8001bac <HAL_RCC_OscConfig+0x530>
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	689b      	ldr	r3, [r3, #8]
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d10c      	bne.n	8001b6a <HAL_RCC_OscConfig+0x4ee>
 8001b50:	4b6a      	ldr	r3, [pc, #424]	; (8001cfc <HAL_RCC_OscConfig+0x680>)
 8001b52:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001b54:	4b69      	ldr	r3, [pc, #420]	; (8001cfc <HAL_RCC_OscConfig+0x680>)
 8001b56:	496b      	ldr	r1, [pc, #428]	; (8001d04 <HAL_RCC_OscConfig+0x688>)
 8001b58:	400a      	ands	r2, r1
 8001b5a:	651a      	str	r2, [r3, #80]	; 0x50
 8001b5c:	4b67      	ldr	r3, [pc, #412]	; (8001cfc <HAL_RCC_OscConfig+0x680>)
 8001b5e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001b60:	4b66      	ldr	r3, [pc, #408]	; (8001cfc <HAL_RCC_OscConfig+0x680>)
 8001b62:	496a      	ldr	r1, [pc, #424]	; (8001d0c <HAL_RCC_OscConfig+0x690>)
 8001b64:	400a      	ands	r2, r1
 8001b66:	651a      	str	r2, [r3, #80]	; 0x50
 8001b68:	e020      	b.n	8001bac <HAL_RCC_OscConfig+0x530>
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	689a      	ldr	r2, [r3, #8]
 8001b6e:	23a0      	movs	r3, #160	; 0xa0
 8001b70:	00db      	lsls	r3, r3, #3
 8001b72:	429a      	cmp	r2, r3
 8001b74:	d10e      	bne.n	8001b94 <HAL_RCC_OscConfig+0x518>
 8001b76:	4b61      	ldr	r3, [pc, #388]	; (8001cfc <HAL_RCC_OscConfig+0x680>)
 8001b78:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001b7a:	4b60      	ldr	r3, [pc, #384]	; (8001cfc <HAL_RCC_OscConfig+0x680>)
 8001b7c:	2180      	movs	r1, #128	; 0x80
 8001b7e:	00c9      	lsls	r1, r1, #3
 8001b80:	430a      	orrs	r2, r1
 8001b82:	651a      	str	r2, [r3, #80]	; 0x50
 8001b84:	4b5d      	ldr	r3, [pc, #372]	; (8001cfc <HAL_RCC_OscConfig+0x680>)
 8001b86:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001b88:	4b5c      	ldr	r3, [pc, #368]	; (8001cfc <HAL_RCC_OscConfig+0x680>)
 8001b8a:	2180      	movs	r1, #128	; 0x80
 8001b8c:	0049      	lsls	r1, r1, #1
 8001b8e:	430a      	orrs	r2, r1
 8001b90:	651a      	str	r2, [r3, #80]	; 0x50
 8001b92:	e00b      	b.n	8001bac <HAL_RCC_OscConfig+0x530>
 8001b94:	4b59      	ldr	r3, [pc, #356]	; (8001cfc <HAL_RCC_OscConfig+0x680>)
 8001b96:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001b98:	4b58      	ldr	r3, [pc, #352]	; (8001cfc <HAL_RCC_OscConfig+0x680>)
 8001b9a:	495a      	ldr	r1, [pc, #360]	; (8001d04 <HAL_RCC_OscConfig+0x688>)
 8001b9c:	400a      	ands	r2, r1
 8001b9e:	651a      	str	r2, [r3, #80]	; 0x50
 8001ba0:	4b56      	ldr	r3, [pc, #344]	; (8001cfc <HAL_RCC_OscConfig+0x680>)
 8001ba2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001ba4:	4b55      	ldr	r3, [pc, #340]	; (8001cfc <HAL_RCC_OscConfig+0x680>)
 8001ba6:	4959      	ldr	r1, [pc, #356]	; (8001d0c <HAL_RCC_OscConfig+0x690>)
 8001ba8:	400a      	ands	r2, r1
 8001baa:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	689b      	ldr	r3, [r3, #8]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d015      	beq.n	8001be0 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bb4:	f7ff f8da 	bl	8000d6c <HAL_GetTick>
 8001bb8:	0003      	movs	r3, r0
 8001bba:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001bbc:	e009      	b.n	8001bd2 <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001bbe:	f7ff f8d5 	bl	8000d6c <HAL_GetTick>
 8001bc2:	0002      	movs	r2, r0
 8001bc4:	697b      	ldr	r3, [r7, #20]
 8001bc6:	1ad3      	subs	r3, r2, r3
 8001bc8:	4a51      	ldr	r2, [pc, #324]	; (8001d10 <HAL_RCC_OscConfig+0x694>)
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	d901      	bls.n	8001bd2 <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 8001bce:	2303      	movs	r3, #3
 8001bd0:	e0ca      	b.n	8001d68 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001bd2:	4b4a      	ldr	r3, [pc, #296]	; (8001cfc <HAL_RCC_OscConfig+0x680>)
 8001bd4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001bd6:	2380      	movs	r3, #128	; 0x80
 8001bd8:	009b      	lsls	r3, r3, #2
 8001bda:	4013      	ands	r3, r2
 8001bdc:	d0ef      	beq.n	8001bbe <HAL_RCC_OscConfig+0x542>
 8001bde:	e014      	b.n	8001c0a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001be0:	f7ff f8c4 	bl	8000d6c <HAL_GetTick>
 8001be4:	0003      	movs	r3, r0
 8001be6:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001be8:	e009      	b.n	8001bfe <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001bea:	f7ff f8bf 	bl	8000d6c <HAL_GetTick>
 8001bee:	0002      	movs	r2, r0
 8001bf0:	697b      	ldr	r3, [r7, #20]
 8001bf2:	1ad3      	subs	r3, r2, r3
 8001bf4:	4a46      	ldr	r2, [pc, #280]	; (8001d10 <HAL_RCC_OscConfig+0x694>)
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d901      	bls.n	8001bfe <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 8001bfa:	2303      	movs	r3, #3
 8001bfc:	e0b4      	b.n	8001d68 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001bfe:	4b3f      	ldr	r3, [pc, #252]	; (8001cfc <HAL_RCC_OscConfig+0x680>)
 8001c00:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001c02:	2380      	movs	r3, #128	; 0x80
 8001c04:	009b      	lsls	r3, r3, #2
 8001c06:	4013      	ands	r3, r2
 8001c08:	d1ef      	bne.n	8001bea <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001c0a:	2323      	movs	r3, #35	; 0x23
 8001c0c:	18fb      	adds	r3, r7, r3
 8001c0e:	781b      	ldrb	r3, [r3, #0]
 8001c10:	2b01      	cmp	r3, #1
 8001c12:	d105      	bne.n	8001c20 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c14:	4b39      	ldr	r3, [pc, #228]	; (8001cfc <HAL_RCC_OscConfig+0x680>)
 8001c16:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001c18:	4b38      	ldr	r3, [pc, #224]	; (8001cfc <HAL_RCC_OscConfig+0x680>)
 8001c1a:	493e      	ldr	r1, [pc, #248]	; (8001d14 <HAL_RCC_OscConfig+0x698>)
 8001c1c:	400a      	ands	r2, r1
 8001c1e:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d100      	bne.n	8001c2a <HAL_RCC_OscConfig+0x5ae>
 8001c28:	e09d      	b.n	8001d66 <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c2a:	69fb      	ldr	r3, [r7, #28]
 8001c2c:	2b0c      	cmp	r3, #12
 8001c2e:	d100      	bne.n	8001c32 <HAL_RCC_OscConfig+0x5b6>
 8001c30:	e076      	b.n	8001d20 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c36:	2b02      	cmp	r3, #2
 8001c38:	d145      	bne.n	8001cc6 <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c3a:	4b30      	ldr	r3, [pc, #192]	; (8001cfc <HAL_RCC_OscConfig+0x680>)
 8001c3c:	681a      	ldr	r2, [r3, #0]
 8001c3e:	4b2f      	ldr	r3, [pc, #188]	; (8001cfc <HAL_RCC_OscConfig+0x680>)
 8001c40:	4935      	ldr	r1, [pc, #212]	; (8001d18 <HAL_RCC_OscConfig+0x69c>)
 8001c42:	400a      	ands	r2, r1
 8001c44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c46:	f7ff f891 	bl	8000d6c <HAL_GetTick>
 8001c4a:	0003      	movs	r3, r0
 8001c4c:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001c4e:	e008      	b.n	8001c62 <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c50:	f7ff f88c 	bl	8000d6c <HAL_GetTick>
 8001c54:	0002      	movs	r2, r0
 8001c56:	697b      	ldr	r3, [r7, #20]
 8001c58:	1ad3      	subs	r3, r2, r3
 8001c5a:	2b02      	cmp	r3, #2
 8001c5c:	d901      	bls.n	8001c62 <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 8001c5e:	2303      	movs	r3, #3
 8001c60:	e082      	b.n	8001d68 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001c62:	4b26      	ldr	r3, [pc, #152]	; (8001cfc <HAL_RCC_OscConfig+0x680>)
 8001c64:	681a      	ldr	r2, [r3, #0]
 8001c66:	2380      	movs	r3, #128	; 0x80
 8001c68:	049b      	lsls	r3, r3, #18
 8001c6a:	4013      	ands	r3, r2
 8001c6c:	d1f0      	bne.n	8001c50 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c6e:	4b23      	ldr	r3, [pc, #140]	; (8001cfc <HAL_RCC_OscConfig+0x680>)
 8001c70:	68db      	ldr	r3, [r3, #12]
 8001c72:	4a2a      	ldr	r2, [pc, #168]	; (8001d1c <HAL_RCC_OscConfig+0x6a0>)
 8001c74:	4013      	ands	r3, r2
 8001c76:	0019      	movs	r1, r3
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c80:	431a      	orrs	r2, r3
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c86:	431a      	orrs	r2, r3
 8001c88:	4b1c      	ldr	r3, [pc, #112]	; (8001cfc <HAL_RCC_OscConfig+0x680>)
 8001c8a:	430a      	orrs	r2, r1
 8001c8c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c8e:	4b1b      	ldr	r3, [pc, #108]	; (8001cfc <HAL_RCC_OscConfig+0x680>)
 8001c90:	681a      	ldr	r2, [r3, #0]
 8001c92:	4b1a      	ldr	r3, [pc, #104]	; (8001cfc <HAL_RCC_OscConfig+0x680>)
 8001c94:	2180      	movs	r1, #128	; 0x80
 8001c96:	0449      	lsls	r1, r1, #17
 8001c98:	430a      	orrs	r2, r1
 8001c9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c9c:	f7ff f866 	bl	8000d6c <HAL_GetTick>
 8001ca0:	0003      	movs	r3, r0
 8001ca2:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001ca4:	e008      	b.n	8001cb8 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ca6:	f7ff f861 	bl	8000d6c <HAL_GetTick>
 8001caa:	0002      	movs	r2, r0
 8001cac:	697b      	ldr	r3, [r7, #20]
 8001cae:	1ad3      	subs	r3, r2, r3
 8001cb0:	2b02      	cmp	r3, #2
 8001cb2:	d901      	bls.n	8001cb8 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8001cb4:	2303      	movs	r3, #3
 8001cb6:	e057      	b.n	8001d68 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001cb8:	4b10      	ldr	r3, [pc, #64]	; (8001cfc <HAL_RCC_OscConfig+0x680>)
 8001cba:	681a      	ldr	r2, [r3, #0]
 8001cbc:	2380      	movs	r3, #128	; 0x80
 8001cbe:	049b      	lsls	r3, r3, #18
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	d0f0      	beq.n	8001ca6 <HAL_RCC_OscConfig+0x62a>
 8001cc4:	e04f      	b.n	8001d66 <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cc6:	4b0d      	ldr	r3, [pc, #52]	; (8001cfc <HAL_RCC_OscConfig+0x680>)
 8001cc8:	681a      	ldr	r2, [r3, #0]
 8001cca:	4b0c      	ldr	r3, [pc, #48]	; (8001cfc <HAL_RCC_OscConfig+0x680>)
 8001ccc:	4912      	ldr	r1, [pc, #72]	; (8001d18 <HAL_RCC_OscConfig+0x69c>)
 8001cce:	400a      	ands	r2, r1
 8001cd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cd2:	f7ff f84b 	bl	8000d6c <HAL_GetTick>
 8001cd6:	0003      	movs	r3, r0
 8001cd8:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001cda:	e008      	b.n	8001cee <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cdc:	f7ff f846 	bl	8000d6c <HAL_GetTick>
 8001ce0:	0002      	movs	r2, r0
 8001ce2:	697b      	ldr	r3, [r7, #20]
 8001ce4:	1ad3      	subs	r3, r2, r3
 8001ce6:	2b02      	cmp	r3, #2
 8001ce8:	d901      	bls.n	8001cee <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 8001cea:	2303      	movs	r3, #3
 8001cec:	e03c      	b.n	8001d68 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001cee:	4b03      	ldr	r3, [pc, #12]	; (8001cfc <HAL_RCC_OscConfig+0x680>)
 8001cf0:	681a      	ldr	r2, [r3, #0]
 8001cf2:	2380      	movs	r3, #128	; 0x80
 8001cf4:	049b      	lsls	r3, r3, #18
 8001cf6:	4013      	ands	r3, r2
 8001cf8:	d1f0      	bne.n	8001cdc <HAL_RCC_OscConfig+0x660>
 8001cfa:	e034      	b.n	8001d66 <HAL_RCC_OscConfig+0x6ea>
 8001cfc:	40021000 	.word	0x40021000
 8001d00:	ffff1fff 	.word	0xffff1fff
 8001d04:	fffffeff 	.word	0xfffffeff
 8001d08:	40007000 	.word	0x40007000
 8001d0c:	fffffbff 	.word	0xfffffbff
 8001d10:	00001388 	.word	0x00001388
 8001d14:	efffffff 	.word	0xefffffff
 8001d18:	feffffff 	.word	0xfeffffff
 8001d1c:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d24:	2b01      	cmp	r3, #1
 8001d26:	d101      	bne.n	8001d2c <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 8001d28:	2301      	movs	r3, #1
 8001d2a:	e01d      	b.n	8001d68 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001d2c:	4b10      	ldr	r3, [pc, #64]	; (8001d70 <HAL_RCC_OscConfig+0x6f4>)
 8001d2e:	68db      	ldr	r3, [r3, #12]
 8001d30:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d32:	69ba      	ldr	r2, [r7, #24]
 8001d34:	2380      	movs	r3, #128	; 0x80
 8001d36:	025b      	lsls	r3, r3, #9
 8001d38:	401a      	ands	r2, r3
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d3e:	429a      	cmp	r2, r3
 8001d40:	d10f      	bne.n	8001d62 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001d42:	69ba      	ldr	r2, [r7, #24]
 8001d44:	23f0      	movs	r3, #240	; 0xf0
 8001d46:	039b      	lsls	r3, r3, #14
 8001d48:	401a      	ands	r2, r3
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d4e:	429a      	cmp	r2, r3
 8001d50:	d107      	bne.n	8001d62 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001d52:	69ba      	ldr	r2, [r7, #24]
 8001d54:	23c0      	movs	r3, #192	; 0xc0
 8001d56:	041b      	lsls	r3, r3, #16
 8001d58:	401a      	ands	r2, r3
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001d5e:	429a      	cmp	r2, r3
 8001d60:	d001      	beq.n	8001d66 <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 8001d62:	2301      	movs	r3, #1
 8001d64:	e000      	b.n	8001d68 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 8001d66:	2300      	movs	r3, #0
}
 8001d68:	0018      	movs	r0, r3
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	b00a      	add	sp, #40	; 0x28
 8001d6e:	bdb0      	pop	{r4, r5, r7, pc}
 8001d70:	40021000 	.word	0x40021000

08001d74 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d74:	b5b0      	push	{r4, r5, r7, lr}
 8001d76:	b084      	sub	sp, #16
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
 8001d7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d101      	bne.n	8001d88 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d84:	2301      	movs	r3, #1
 8001d86:	e128      	b.n	8001fda <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001d88:	4b96      	ldr	r3, [pc, #600]	; (8001fe4 <HAL_RCC_ClockConfig+0x270>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	2201      	movs	r2, #1
 8001d8e:	4013      	ands	r3, r2
 8001d90:	683a      	ldr	r2, [r7, #0]
 8001d92:	429a      	cmp	r2, r3
 8001d94:	d91e      	bls.n	8001dd4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d96:	4b93      	ldr	r3, [pc, #588]	; (8001fe4 <HAL_RCC_ClockConfig+0x270>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	2201      	movs	r2, #1
 8001d9c:	4393      	bics	r3, r2
 8001d9e:	0019      	movs	r1, r3
 8001da0:	4b90      	ldr	r3, [pc, #576]	; (8001fe4 <HAL_RCC_ClockConfig+0x270>)
 8001da2:	683a      	ldr	r2, [r7, #0]
 8001da4:	430a      	orrs	r2, r1
 8001da6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001da8:	f7fe ffe0 	bl	8000d6c <HAL_GetTick>
 8001dac:	0003      	movs	r3, r0
 8001dae:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001db0:	e009      	b.n	8001dc6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001db2:	f7fe ffdb 	bl	8000d6c <HAL_GetTick>
 8001db6:	0002      	movs	r2, r0
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	1ad3      	subs	r3, r2, r3
 8001dbc:	4a8a      	ldr	r2, [pc, #552]	; (8001fe8 <HAL_RCC_ClockConfig+0x274>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d901      	bls.n	8001dc6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001dc2:	2303      	movs	r3, #3
 8001dc4:	e109      	b.n	8001fda <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dc6:	4b87      	ldr	r3, [pc, #540]	; (8001fe4 <HAL_RCC_ClockConfig+0x270>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	2201      	movs	r2, #1
 8001dcc:	4013      	ands	r3, r2
 8001dce:	683a      	ldr	r2, [r7, #0]
 8001dd0:	429a      	cmp	r2, r3
 8001dd2:	d1ee      	bne.n	8001db2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	2202      	movs	r2, #2
 8001dda:	4013      	ands	r3, r2
 8001ddc:	d009      	beq.n	8001df2 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001dde:	4b83      	ldr	r3, [pc, #524]	; (8001fec <HAL_RCC_ClockConfig+0x278>)
 8001de0:	68db      	ldr	r3, [r3, #12]
 8001de2:	22f0      	movs	r2, #240	; 0xf0
 8001de4:	4393      	bics	r3, r2
 8001de6:	0019      	movs	r1, r3
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	689a      	ldr	r2, [r3, #8]
 8001dec:	4b7f      	ldr	r3, [pc, #508]	; (8001fec <HAL_RCC_ClockConfig+0x278>)
 8001dee:	430a      	orrs	r2, r1
 8001df0:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	2201      	movs	r2, #1
 8001df8:	4013      	ands	r3, r2
 8001dfa:	d100      	bne.n	8001dfe <HAL_RCC_ClockConfig+0x8a>
 8001dfc:	e089      	b.n	8001f12 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	2b02      	cmp	r3, #2
 8001e04:	d107      	bne.n	8001e16 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001e06:	4b79      	ldr	r3, [pc, #484]	; (8001fec <HAL_RCC_ClockConfig+0x278>)
 8001e08:	681a      	ldr	r2, [r3, #0]
 8001e0a:	2380      	movs	r3, #128	; 0x80
 8001e0c:	029b      	lsls	r3, r3, #10
 8001e0e:	4013      	ands	r3, r2
 8001e10:	d120      	bne.n	8001e54 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001e12:	2301      	movs	r3, #1
 8001e14:	e0e1      	b.n	8001fda <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	2b03      	cmp	r3, #3
 8001e1c:	d107      	bne.n	8001e2e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001e1e:	4b73      	ldr	r3, [pc, #460]	; (8001fec <HAL_RCC_ClockConfig+0x278>)
 8001e20:	681a      	ldr	r2, [r3, #0]
 8001e22:	2380      	movs	r3, #128	; 0x80
 8001e24:	049b      	lsls	r3, r3, #18
 8001e26:	4013      	ands	r3, r2
 8001e28:	d114      	bne.n	8001e54 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	e0d5      	b.n	8001fda <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	685b      	ldr	r3, [r3, #4]
 8001e32:	2b01      	cmp	r3, #1
 8001e34:	d106      	bne.n	8001e44 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001e36:	4b6d      	ldr	r3, [pc, #436]	; (8001fec <HAL_RCC_ClockConfig+0x278>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	2204      	movs	r2, #4
 8001e3c:	4013      	ands	r3, r2
 8001e3e:	d109      	bne.n	8001e54 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001e40:	2301      	movs	r3, #1
 8001e42:	e0ca      	b.n	8001fda <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001e44:	4b69      	ldr	r3, [pc, #420]	; (8001fec <HAL_RCC_ClockConfig+0x278>)
 8001e46:	681a      	ldr	r2, [r3, #0]
 8001e48:	2380      	movs	r3, #128	; 0x80
 8001e4a:	009b      	lsls	r3, r3, #2
 8001e4c:	4013      	ands	r3, r2
 8001e4e:	d101      	bne.n	8001e54 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001e50:	2301      	movs	r3, #1
 8001e52:	e0c2      	b.n	8001fda <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e54:	4b65      	ldr	r3, [pc, #404]	; (8001fec <HAL_RCC_ClockConfig+0x278>)
 8001e56:	68db      	ldr	r3, [r3, #12]
 8001e58:	2203      	movs	r2, #3
 8001e5a:	4393      	bics	r3, r2
 8001e5c:	0019      	movs	r1, r3
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	685a      	ldr	r2, [r3, #4]
 8001e62:	4b62      	ldr	r3, [pc, #392]	; (8001fec <HAL_RCC_ClockConfig+0x278>)
 8001e64:	430a      	orrs	r2, r1
 8001e66:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e68:	f7fe ff80 	bl	8000d6c <HAL_GetTick>
 8001e6c:	0003      	movs	r3, r0
 8001e6e:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	2b02      	cmp	r3, #2
 8001e76:	d111      	bne.n	8001e9c <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e78:	e009      	b.n	8001e8e <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e7a:	f7fe ff77 	bl	8000d6c <HAL_GetTick>
 8001e7e:	0002      	movs	r2, r0
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	1ad3      	subs	r3, r2, r3
 8001e84:	4a58      	ldr	r2, [pc, #352]	; (8001fe8 <HAL_RCC_ClockConfig+0x274>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d901      	bls.n	8001e8e <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8001e8a:	2303      	movs	r3, #3
 8001e8c:	e0a5      	b.n	8001fda <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e8e:	4b57      	ldr	r3, [pc, #348]	; (8001fec <HAL_RCC_ClockConfig+0x278>)
 8001e90:	68db      	ldr	r3, [r3, #12]
 8001e92:	220c      	movs	r2, #12
 8001e94:	4013      	ands	r3, r2
 8001e96:	2b08      	cmp	r3, #8
 8001e98:	d1ef      	bne.n	8001e7a <HAL_RCC_ClockConfig+0x106>
 8001e9a:	e03a      	b.n	8001f12 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	2b03      	cmp	r3, #3
 8001ea2:	d111      	bne.n	8001ec8 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ea4:	e009      	b.n	8001eba <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ea6:	f7fe ff61 	bl	8000d6c <HAL_GetTick>
 8001eaa:	0002      	movs	r2, r0
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	1ad3      	subs	r3, r2, r3
 8001eb0:	4a4d      	ldr	r2, [pc, #308]	; (8001fe8 <HAL_RCC_ClockConfig+0x274>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d901      	bls.n	8001eba <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8001eb6:	2303      	movs	r3, #3
 8001eb8:	e08f      	b.n	8001fda <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001eba:	4b4c      	ldr	r3, [pc, #304]	; (8001fec <HAL_RCC_ClockConfig+0x278>)
 8001ebc:	68db      	ldr	r3, [r3, #12]
 8001ebe:	220c      	movs	r2, #12
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	2b0c      	cmp	r3, #12
 8001ec4:	d1ef      	bne.n	8001ea6 <HAL_RCC_ClockConfig+0x132>
 8001ec6:	e024      	b.n	8001f12 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	2b01      	cmp	r3, #1
 8001ece:	d11b      	bne.n	8001f08 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001ed0:	e009      	b.n	8001ee6 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ed2:	f7fe ff4b 	bl	8000d6c <HAL_GetTick>
 8001ed6:	0002      	movs	r2, r0
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	1ad3      	subs	r3, r2, r3
 8001edc:	4a42      	ldr	r2, [pc, #264]	; (8001fe8 <HAL_RCC_ClockConfig+0x274>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d901      	bls.n	8001ee6 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8001ee2:	2303      	movs	r3, #3
 8001ee4:	e079      	b.n	8001fda <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001ee6:	4b41      	ldr	r3, [pc, #260]	; (8001fec <HAL_RCC_ClockConfig+0x278>)
 8001ee8:	68db      	ldr	r3, [r3, #12]
 8001eea:	220c      	movs	r2, #12
 8001eec:	4013      	ands	r3, r2
 8001eee:	2b04      	cmp	r3, #4
 8001ef0:	d1ef      	bne.n	8001ed2 <HAL_RCC_ClockConfig+0x15e>
 8001ef2:	e00e      	b.n	8001f12 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ef4:	f7fe ff3a 	bl	8000d6c <HAL_GetTick>
 8001ef8:	0002      	movs	r2, r0
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	1ad3      	subs	r3, r2, r3
 8001efe:	4a3a      	ldr	r2, [pc, #232]	; (8001fe8 <HAL_RCC_ClockConfig+0x274>)
 8001f00:	4293      	cmp	r3, r2
 8001f02:	d901      	bls.n	8001f08 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8001f04:	2303      	movs	r3, #3
 8001f06:	e068      	b.n	8001fda <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001f08:	4b38      	ldr	r3, [pc, #224]	; (8001fec <HAL_RCC_ClockConfig+0x278>)
 8001f0a:	68db      	ldr	r3, [r3, #12]
 8001f0c:	220c      	movs	r2, #12
 8001f0e:	4013      	ands	r3, r2
 8001f10:	d1f0      	bne.n	8001ef4 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001f12:	4b34      	ldr	r3, [pc, #208]	; (8001fe4 <HAL_RCC_ClockConfig+0x270>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	2201      	movs	r2, #1
 8001f18:	4013      	ands	r3, r2
 8001f1a:	683a      	ldr	r2, [r7, #0]
 8001f1c:	429a      	cmp	r2, r3
 8001f1e:	d21e      	bcs.n	8001f5e <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f20:	4b30      	ldr	r3, [pc, #192]	; (8001fe4 <HAL_RCC_ClockConfig+0x270>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	2201      	movs	r2, #1
 8001f26:	4393      	bics	r3, r2
 8001f28:	0019      	movs	r1, r3
 8001f2a:	4b2e      	ldr	r3, [pc, #184]	; (8001fe4 <HAL_RCC_ClockConfig+0x270>)
 8001f2c:	683a      	ldr	r2, [r7, #0]
 8001f2e:	430a      	orrs	r2, r1
 8001f30:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001f32:	f7fe ff1b 	bl	8000d6c <HAL_GetTick>
 8001f36:	0003      	movs	r3, r0
 8001f38:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f3a:	e009      	b.n	8001f50 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f3c:	f7fe ff16 	bl	8000d6c <HAL_GetTick>
 8001f40:	0002      	movs	r2, r0
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	1ad3      	subs	r3, r2, r3
 8001f46:	4a28      	ldr	r2, [pc, #160]	; (8001fe8 <HAL_RCC_ClockConfig+0x274>)
 8001f48:	4293      	cmp	r3, r2
 8001f4a:	d901      	bls.n	8001f50 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8001f4c:	2303      	movs	r3, #3
 8001f4e:	e044      	b.n	8001fda <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f50:	4b24      	ldr	r3, [pc, #144]	; (8001fe4 <HAL_RCC_ClockConfig+0x270>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	2201      	movs	r2, #1
 8001f56:	4013      	ands	r3, r2
 8001f58:	683a      	ldr	r2, [r7, #0]
 8001f5a:	429a      	cmp	r2, r3
 8001f5c:	d1ee      	bne.n	8001f3c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	2204      	movs	r2, #4
 8001f64:	4013      	ands	r3, r2
 8001f66:	d009      	beq.n	8001f7c <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f68:	4b20      	ldr	r3, [pc, #128]	; (8001fec <HAL_RCC_ClockConfig+0x278>)
 8001f6a:	68db      	ldr	r3, [r3, #12]
 8001f6c:	4a20      	ldr	r2, [pc, #128]	; (8001ff0 <HAL_RCC_ClockConfig+0x27c>)
 8001f6e:	4013      	ands	r3, r2
 8001f70:	0019      	movs	r1, r3
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	68da      	ldr	r2, [r3, #12]
 8001f76:	4b1d      	ldr	r3, [pc, #116]	; (8001fec <HAL_RCC_ClockConfig+0x278>)
 8001f78:	430a      	orrs	r2, r1
 8001f7a:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	2208      	movs	r2, #8
 8001f82:	4013      	ands	r3, r2
 8001f84:	d00a      	beq.n	8001f9c <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001f86:	4b19      	ldr	r3, [pc, #100]	; (8001fec <HAL_RCC_ClockConfig+0x278>)
 8001f88:	68db      	ldr	r3, [r3, #12]
 8001f8a:	4a1a      	ldr	r2, [pc, #104]	; (8001ff4 <HAL_RCC_ClockConfig+0x280>)
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	0019      	movs	r1, r3
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	691b      	ldr	r3, [r3, #16]
 8001f94:	00da      	lsls	r2, r3, #3
 8001f96:	4b15      	ldr	r3, [pc, #84]	; (8001fec <HAL_RCC_ClockConfig+0x278>)
 8001f98:	430a      	orrs	r2, r1
 8001f9a:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001f9c:	f000 f832 	bl	8002004 <HAL_RCC_GetSysClockFreq>
 8001fa0:	0001      	movs	r1, r0
 8001fa2:	4b12      	ldr	r3, [pc, #72]	; (8001fec <HAL_RCC_ClockConfig+0x278>)
 8001fa4:	68db      	ldr	r3, [r3, #12]
 8001fa6:	091b      	lsrs	r3, r3, #4
 8001fa8:	220f      	movs	r2, #15
 8001faa:	4013      	ands	r3, r2
 8001fac:	4a12      	ldr	r2, [pc, #72]	; (8001ff8 <HAL_RCC_ClockConfig+0x284>)
 8001fae:	5cd3      	ldrb	r3, [r2, r3]
 8001fb0:	000a      	movs	r2, r1
 8001fb2:	40da      	lsrs	r2, r3
 8001fb4:	4b11      	ldr	r3, [pc, #68]	; (8001ffc <HAL_RCC_ClockConfig+0x288>)
 8001fb6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001fb8:	4b11      	ldr	r3, [pc, #68]	; (8002000 <HAL_RCC_ClockConfig+0x28c>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	250b      	movs	r5, #11
 8001fbe:	197c      	adds	r4, r7, r5
 8001fc0:	0018      	movs	r0, r3
 8001fc2:	f7fe fe8d 	bl	8000ce0 <HAL_InitTick>
 8001fc6:	0003      	movs	r3, r0
 8001fc8:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8001fca:	197b      	adds	r3, r7, r5
 8001fcc:	781b      	ldrb	r3, [r3, #0]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d002      	beq.n	8001fd8 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8001fd2:	197b      	adds	r3, r7, r5
 8001fd4:	781b      	ldrb	r3, [r3, #0]
 8001fd6:	e000      	b.n	8001fda <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001fd8:	2300      	movs	r3, #0
}
 8001fda:	0018      	movs	r0, r3
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	b004      	add	sp, #16
 8001fe0:	bdb0      	pop	{r4, r5, r7, pc}
 8001fe2:	46c0      	nop			; (mov r8, r8)
 8001fe4:	40022000 	.word	0x40022000
 8001fe8:	00001388 	.word	0x00001388
 8001fec:	40021000 	.word	0x40021000
 8001ff0:	fffff8ff 	.word	0xfffff8ff
 8001ff4:	ffffc7ff 	.word	0xffffc7ff
 8001ff8:	080036e0 	.word	0x080036e0
 8001ffc:	20000010 	.word	0x20000010
 8002000:	20000014 	.word	0x20000014

08002004 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002004:	b5b0      	push	{r4, r5, r7, lr}
 8002006:	b08e      	sub	sp, #56	; 0x38
 8002008:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 800200a:	4b4c      	ldr	r3, [pc, #304]	; (800213c <HAL_RCC_GetSysClockFreq+0x138>)
 800200c:	68db      	ldr	r3, [r3, #12]
 800200e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002010:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002012:	230c      	movs	r3, #12
 8002014:	4013      	ands	r3, r2
 8002016:	2b0c      	cmp	r3, #12
 8002018:	d014      	beq.n	8002044 <HAL_RCC_GetSysClockFreq+0x40>
 800201a:	d900      	bls.n	800201e <HAL_RCC_GetSysClockFreq+0x1a>
 800201c:	e07b      	b.n	8002116 <HAL_RCC_GetSysClockFreq+0x112>
 800201e:	2b04      	cmp	r3, #4
 8002020:	d002      	beq.n	8002028 <HAL_RCC_GetSysClockFreq+0x24>
 8002022:	2b08      	cmp	r3, #8
 8002024:	d00b      	beq.n	800203e <HAL_RCC_GetSysClockFreq+0x3a>
 8002026:	e076      	b.n	8002116 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002028:	4b44      	ldr	r3, [pc, #272]	; (800213c <HAL_RCC_GetSysClockFreq+0x138>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	2210      	movs	r2, #16
 800202e:	4013      	ands	r3, r2
 8002030:	d002      	beq.n	8002038 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8002032:	4b43      	ldr	r3, [pc, #268]	; (8002140 <HAL_RCC_GetSysClockFreq+0x13c>)
 8002034:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8002036:	e07c      	b.n	8002132 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8002038:	4b42      	ldr	r3, [pc, #264]	; (8002144 <HAL_RCC_GetSysClockFreq+0x140>)
 800203a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800203c:	e079      	b.n	8002132 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800203e:	4b42      	ldr	r3, [pc, #264]	; (8002148 <HAL_RCC_GetSysClockFreq+0x144>)
 8002040:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002042:	e076      	b.n	8002132 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002044:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002046:	0c9a      	lsrs	r2, r3, #18
 8002048:	230f      	movs	r3, #15
 800204a:	401a      	ands	r2, r3
 800204c:	4b3f      	ldr	r3, [pc, #252]	; (800214c <HAL_RCC_GetSysClockFreq+0x148>)
 800204e:	5c9b      	ldrb	r3, [r3, r2]
 8002050:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002052:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002054:	0d9a      	lsrs	r2, r3, #22
 8002056:	2303      	movs	r3, #3
 8002058:	4013      	ands	r3, r2
 800205a:	3301      	adds	r3, #1
 800205c:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800205e:	4b37      	ldr	r3, [pc, #220]	; (800213c <HAL_RCC_GetSysClockFreq+0x138>)
 8002060:	68da      	ldr	r2, [r3, #12]
 8002062:	2380      	movs	r3, #128	; 0x80
 8002064:	025b      	lsls	r3, r3, #9
 8002066:	4013      	ands	r3, r2
 8002068:	d01a      	beq.n	80020a0 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800206a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800206c:	61bb      	str	r3, [r7, #24]
 800206e:	2300      	movs	r3, #0
 8002070:	61fb      	str	r3, [r7, #28]
 8002072:	4a35      	ldr	r2, [pc, #212]	; (8002148 <HAL_RCC_GetSysClockFreq+0x144>)
 8002074:	2300      	movs	r3, #0
 8002076:	69b8      	ldr	r0, [r7, #24]
 8002078:	69f9      	ldr	r1, [r7, #28]
 800207a:	f7fe f8f1 	bl	8000260 <__aeabi_lmul>
 800207e:	0002      	movs	r2, r0
 8002080:	000b      	movs	r3, r1
 8002082:	0010      	movs	r0, r2
 8002084:	0019      	movs	r1, r3
 8002086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002088:	613b      	str	r3, [r7, #16]
 800208a:	2300      	movs	r3, #0
 800208c:	617b      	str	r3, [r7, #20]
 800208e:	693a      	ldr	r2, [r7, #16]
 8002090:	697b      	ldr	r3, [r7, #20]
 8002092:	f7fe f8c5 	bl	8000220 <__aeabi_uldivmod>
 8002096:	0002      	movs	r2, r0
 8002098:	000b      	movs	r3, r1
 800209a:	0013      	movs	r3, r2
 800209c:	637b      	str	r3, [r7, #52]	; 0x34
 800209e:	e037      	b.n	8002110 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80020a0:	4b26      	ldr	r3, [pc, #152]	; (800213c <HAL_RCC_GetSysClockFreq+0x138>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	2210      	movs	r2, #16
 80020a6:	4013      	ands	r3, r2
 80020a8:	d01a      	beq.n	80020e0 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 80020aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020ac:	60bb      	str	r3, [r7, #8]
 80020ae:	2300      	movs	r3, #0
 80020b0:	60fb      	str	r3, [r7, #12]
 80020b2:	4a23      	ldr	r2, [pc, #140]	; (8002140 <HAL_RCC_GetSysClockFreq+0x13c>)
 80020b4:	2300      	movs	r3, #0
 80020b6:	68b8      	ldr	r0, [r7, #8]
 80020b8:	68f9      	ldr	r1, [r7, #12]
 80020ba:	f7fe f8d1 	bl	8000260 <__aeabi_lmul>
 80020be:	0002      	movs	r2, r0
 80020c0:	000b      	movs	r3, r1
 80020c2:	0010      	movs	r0, r2
 80020c4:	0019      	movs	r1, r3
 80020c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020c8:	603b      	str	r3, [r7, #0]
 80020ca:	2300      	movs	r3, #0
 80020cc:	607b      	str	r3, [r7, #4]
 80020ce:	683a      	ldr	r2, [r7, #0]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	f7fe f8a5 	bl	8000220 <__aeabi_uldivmod>
 80020d6:	0002      	movs	r2, r0
 80020d8:	000b      	movs	r3, r1
 80020da:	0013      	movs	r3, r2
 80020dc:	637b      	str	r3, [r7, #52]	; 0x34
 80020de:	e017      	b.n	8002110 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80020e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020e2:	0018      	movs	r0, r3
 80020e4:	2300      	movs	r3, #0
 80020e6:	0019      	movs	r1, r3
 80020e8:	4a16      	ldr	r2, [pc, #88]	; (8002144 <HAL_RCC_GetSysClockFreq+0x140>)
 80020ea:	2300      	movs	r3, #0
 80020ec:	f7fe f8b8 	bl	8000260 <__aeabi_lmul>
 80020f0:	0002      	movs	r2, r0
 80020f2:	000b      	movs	r3, r1
 80020f4:	0010      	movs	r0, r2
 80020f6:	0019      	movs	r1, r3
 80020f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020fa:	001c      	movs	r4, r3
 80020fc:	2300      	movs	r3, #0
 80020fe:	001d      	movs	r5, r3
 8002100:	0022      	movs	r2, r4
 8002102:	002b      	movs	r3, r5
 8002104:	f7fe f88c 	bl	8000220 <__aeabi_uldivmod>
 8002108:	0002      	movs	r2, r0
 800210a:	000b      	movs	r3, r1
 800210c:	0013      	movs	r3, r2
 800210e:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8002110:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002112:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002114:	e00d      	b.n	8002132 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002116:	4b09      	ldr	r3, [pc, #36]	; (800213c <HAL_RCC_GetSysClockFreq+0x138>)
 8002118:	685b      	ldr	r3, [r3, #4]
 800211a:	0b5b      	lsrs	r3, r3, #13
 800211c:	2207      	movs	r2, #7
 800211e:	4013      	ands	r3, r2
 8002120:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002122:	6a3b      	ldr	r3, [r7, #32]
 8002124:	3301      	adds	r3, #1
 8002126:	2280      	movs	r2, #128	; 0x80
 8002128:	0212      	lsls	r2, r2, #8
 800212a:	409a      	lsls	r2, r3
 800212c:	0013      	movs	r3, r2
 800212e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002130:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002132:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002134:	0018      	movs	r0, r3
 8002136:	46bd      	mov	sp, r7
 8002138:	b00e      	add	sp, #56	; 0x38
 800213a:	bdb0      	pop	{r4, r5, r7, pc}
 800213c:	40021000 	.word	0x40021000
 8002140:	003d0900 	.word	0x003d0900
 8002144:	00f42400 	.word	0x00f42400
 8002148:	007a1200 	.word	0x007a1200
 800214c:	080036f0 	.word	0x080036f0

08002150 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b082      	sub	sp, #8
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d101      	bne.n	8002162 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800215e:	2301      	movs	r3, #1
 8002160:	e07b      	b.n	800225a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002166:	2b00      	cmp	r3, #0
 8002168:	d109      	bne.n	800217e <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	685a      	ldr	r2, [r3, #4]
 800216e:	2382      	movs	r3, #130	; 0x82
 8002170:	005b      	lsls	r3, r3, #1
 8002172:	429a      	cmp	r2, r3
 8002174:	d009      	beq.n	800218a <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2200      	movs	r2, #0
 800217a:	61da      	str	r2, [r3, #28]
 800217c:	e005      	b.n	800218a <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	2200      	movs	r2, #0
 8002182:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2200      	movs	r2, #0
 8002188:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2200      	movs	r2, #0
 800218e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2251      	movs	r2, #81	; 0x51
 8002194:	5c9b      	ldrb	r3, [r3, r2]
 8002196:	b2db      	uxtb	r3, r3
 8002198:	2b00      	cmp	r3, #0
 800219a:	d107      	bne.n	80021ac <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2250      	movs	r2, #80	; 0x50
 80021a0:	2100      	movs	r1, #0
 80021a2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	0018      	movs	r0, r3
 80021a8:	f7fe fc12 	bl	80009d0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2251      	movs	r2, #81	; 0x51
 80021b0:	2102      	movs	r1, #2
 80021b2:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	681a      	ldr	r2, [r3, #0]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	2140      	movs	r1, #64	; 0x40
 80021c0:	438a      	bics	r2, r1
 80021c2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	685a      	ldr	r2, [r3, #4]
 80021c8:	2382      	movs	r3, #130	; 0x82
 80021ca:	005b      	lsls	r3, r3, #1
 80021cc:	401a      	ands	r2, r3
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	6899      	ldr	r1, [r3, #8]
 80021d2:	2384      	movs	r3, #132	; 0x84
 80021d4:	021b      	lsls	r3, r3, #8
 80021d6:	400b      	ands	r3, r1
 80021d8:	431a      	orrs	r2, r3
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	68d9      	ldr	r1, [r3, #12]
 80021de:	2380      	movs	r3, #128	; 0x80
 80021e0:	011b      	lsls	r3, r3, #4
 80021e2:	400b      	ands	r3, r1
 80021e4:	431a      	orrs	r2, r3
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	691b      	ldr	r3, [r3, #16]
 80021ea:	2102      	movs	r1, #2
 80021ec:	400b      	ands	r3, r1
 80021ee:	431a      	orrs	r2, r3
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	695b      	ldr	r3, [r3, #20]
 80021f4:	2101      	movs	r1, #1
 80021f6:	400b      	ands	r3, r1
 80021f8:	431a      	orrs	r2, r3
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6999      	ldr	r1, [r3, #24]
 80021fe:	2380      	movs	r3, #128	; 0x80
 8002200:	009b      	lsls	r3, r3, #2
 8002202:	400b      	ands	r3, r1
 8002204:	431a      	orrs	r2, r3
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	69db      	ldr	r3, [r3, #28]
 800220a:	2138      	movs	r1, #56	; 0x38
 800220c:	400b      	ands	r3, r1
 800220e:	431a      	orrs	r2, r3
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6a1b      	ldr	r3, [r3, #32]
 8002214:	2180      	movs	r1, #128	; 0x80
 8002216:	400b      	ands	r3, r1
 8002218:	431a      	orrs	r2, r3
 800221a:	0011      	movs	r1, r2
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002220:	2380      	movs	r3, #128	; 0x80
 8002222:	019b      	lsls	r3, r3, #6
 8002224:	401a      	ands	r2, r3
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	430a      	orrs	r2, r1
 800222c:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	699b      	ldr	r3, [r3, #24]
 8002232:	0c1b      	lsrs	r3, r3, #16
 8002234:	2204      	movs	r2, #4
 8002236:	4013      	ands	r3, r2
 8002238:	0019      	movs	r1, r3
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800223e:	2210      	movs	r2, #16
 8002240:	401a      	ands	r2, r3
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	430a      	orrs	r2, r1
 8002248:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2200      	movs	r2, #0
 800224e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	2251      	movs	r2, #81	; 0x51
 8002254:	2101      	movs	r1, #1
 8002256:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002258:	2300      	movs	r3, #0
}
 800225a:	0018      	movs	r0, r3
 800225c:	46bd      	mov	sp, r7
 800225e:	b002      	add	sp, #8
 8002260:	bd80      	pop	{r7, pc}
	...

08002264 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b086      	sub	sp, #24
 8002268:	af00      	add	r7, sp, #0
 800226a:	60f8      	str	r0, [r7, #12]
 800226c:	60b9      	str	r1, [r7, #8]
 800226e:	1dbb      	adds	r3, r7, #6
 8002270:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002272:	2317      	movs	r3, #23
 8002274:	18fb      	adds	r3, r7, r3
 8002276:	2200      	movs	r2, #0
 8002278:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	2250      	movs	r2, #80	; 0x50
 800227e:	5c9b      	ldrb	r3, [r3, r2]
 8002280:	2b01      	cmp	r3, #1
 8002282:	d101      	bne.n	8002288 <HAL_SPI_Transmit_DMA+0x24>
 8002284:	2302      	movs	r3, #2
 8002286:	e0a7      	b.n	80023d8 <HAL_SPI_Transmit_DMA+0x174>
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	2250      	movs	r2, #80	; 0x50
 800228c:	2101      	movs	r1, #1
 800228e:	5499      	strb	r1, [r3, r2]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	2251      	movs	r2, #81	; 0x51
 8002294:	5c9b      	ldrb	r3, [r3, r2]
 8002296:	b2db      	uxtb	r3, r3
 8002298:	2b01      	cmp	r3, #1
 800229a:	d004      	beq.n	80022a6 <HAL_SPI_Transmit_DMA+0x42>
  {
    errorcode = HAL_BUSY;
 800229c:	2317      	movs	r3, #23
 800229e:	18fb      	adds	r3, r7, r3
 80022a0:	2202      	movs	r2, #2
 80022a2:	701a      	strb	r2, [r3, #0]
    goto error;
 80022a4:	e091      	b.n	80023ca <HAL_SPI_Transmit_DMA+0x166>
  }

  if ((pData == NULL) || (Size == 0U))
 80022a6:	68bb      	ldr	r3, [r7, #8]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d003      	beq.n	80022b4 <HAL_SPI_Transmit_DMA+0x50>
 80022ac:	1dbb      	adds	r3, r7, #6
 80022ae:	881b      	ldrh	r3, [r3, #0]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d104      	bne.n	80022be <HAL_SPI_Transmit_DMA+0x5a>
  {
    errorcode = HAL_ERROR;
 80022b4:	2317      	movs	r3, #23
 80022b6:	18fb      	adds	r3, r7, r3
 80022b8:	2201      	movs	r2, #1
 80022ba:	701a      	strb	r2, [r3, #0]
    goto error;
 80022bc:	e085      	b.n	80023ca <HAL_SPI_Transmit_DMA+0x166>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	2251      	movs	r2, #81	; 0x51
 80022c2:	2103      	movs	r1, #3
 80022c4:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	2200      	movs	r2, #0
 80022ca:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	68ba      	ldr	r2, [r7, #8]
 80022d0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	1dba      	adds	r2, r7, #6
 80022d6:	8812      	ldrh	r2, [r2, #0]
 80022d8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	1dba      	adds	r2, r7, #6
 80022de:	8812      	ldrh	r2, [r2, #0]
 80022e0:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	2200      	movs	r2, #0
 80022e6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	2200      	movs	r2, #0
 80022ec:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	2200      	movs	r2, #0
 80022f2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	2200      	movs	r2, #0
 80022f8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	2200      	movs	r2, #0
 80022fe:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	689a      	ldr	r2, [r3, #8]
 8002304:	2380      	movs	r3, #128	; 0x80
 8002306:	021b      	lsls	r3, r3, #8
 8002308:	429a      	cmp	r2, r3
 800230a:	d110      	bne.n	800232e <HAL_SPI_Transmit_DMA+0xca>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	681a      	ldr	r2, [r3, #0]
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	2140      	movs	r1, #64	; 0x40
 8002318:	438a      	bics	r2, r1
 800231a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	681a      	ldr	r2, [r3, #0]
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	2180      	movs	r1, #128	; 0x80
 8002328:	01c9      	lsls	r1, r1, #7
 800232a:	430a      	orrs	r2, r1
 800232c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002332:	4a2b      	ldr	r2, [pc, #172]	; (80023e0 <HAL_SPI_Transmit_DMA+0x17c>)
 8002334:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800233a:	4a2a      	ldr	r2, [pc, #168]	; (80023e4 <HAL_SPI_Transmit_DMA+0x180>)
 800233c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002342:	4a29      	ldr	r2, [pc, #164]	; (80023e8 <HAL_SPI_Transmit_DMA+0x184>)
 8002344:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800234a:	2200      	movs	r2, #0
 800234c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002356:	0019      	movs	r1, r3
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	330c      	adds	r3, #12
 800235e:	001a      	movs	r2, r3
                                 hspi->TxXferCount))
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002364:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8002366:	f7fe fe61 	bl	800102c <HAL_DMA_Start_IT>
 800236a:	1e03      	subs	r3, r0, #0
 800236c:	d00e      	beq.n	800238c <HAL_SPI_Transmit_DMA+0x128>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002372:	2210      	movs	r2, #16
 8002374:	431a      	orrs	r2, r3
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 800237a:	2317      	movs	r3, #23
 800237c:	18fb      	adds	r3, r7, r3
 800237e:	2201      	movs	r2, #1
 8002380:	701a      	strb	r2, [r3, #0]

    hspi->State = HAL_SPI_STATE_READY;
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	2251      	movs	r2, #81	; 0x51
 8002386:	2101      	movs	r1, #1
 8002388:	5499      	strb	r1, [r3, r2]
    goto error;
 800238a:	e01e      	b.n	80023ca <HAL_SPI_Transmit_DMA+0x166>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	2240      	movs	r2, #64	; 0x40
 8002394:	4013      	ands	r3, r2
 8002396:	2b40      	cmp	r3, #64	; 0x40
 8002398:	d007      	beq.n	80023aa <HAL_SPI_Transmit_DMA+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	681a      	ldr	r2, [r3, #0]
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	2140      	movs	r1, #64	; 0x40
 80023a6:	430a      	orrs	r2, r1
 80023a8:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	685a      	ldr	r2, [r3, #4]
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	2120      	movs	r1, #32
 80023b6:	430a      	orrs	r2, r1
 80023b8:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	685a      	ldr	r2, [r3, #4]
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	2102      	movs	r1, #2
 80023c6:	430a      	orrs	r2, r1
 80023c8:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	2250      	movs	r2, #80	; 0x50
 80023ce:	2100      	movs	r1, #0
 80023d0:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80023d2:	2317      	movs	r3, #23
 80023d4:	18fb      	adds	r3, r7, r3
 80023d6:	781b      	ldrb	r3, [r3, #0]
}
 80023d8:	0018      	movs	r0, r3
 80023da:	46bd      	mov	sp, r7
 80023dc:	b006      	add	sp, #24
 80023de:	bd80      	pop	{r7, pc}
 80023e0:	080026dd 	.word	0x080026dd
 80023e4:	08002631 	.word	0x08002631
 80023e8:	080026fb 	.word	0x080026fb

080023ec <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b088      	sub	sp, #32
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	689b      	ldr	r3, [r3, #8]
 8002402:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002404:	69bb      	ldr	r3, [r7, #24]
 8002406:	099b      	lsrs	r3, r3, #6
 8002408:	001a      	movs	r2, r3
 800240a:	2301      	movs	r3, #1
 800240c:	4013      	ands	r3, r2
 800240e:	d10f      	bne.n	8002430 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002410:	69bb      	ldr	r3, [r7, #24]
 8002412:	2201      	movs	r2, #1
 8002414:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002416:	d00b      	beq.n	8002430 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002418:	69fb      	ldr	r3, [r7, #28]
 800241a:	099b      	lsrs	r3, r3, #6
 800241c:	001a      	movs	r2, r3
 800241e:	2301      	movs	r3, #1
 8002420:	4013      	ands	r3, r2
 8002422:	d005      	beq.n	8002430 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002428:	687a      	ldr	r2, [r7, #4]
 800242a:	0010      	movs	r0, r2
 800242c:	4798      	blx	r3
    return;
 800242e:	e0d5      	b.n	80025dc <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8002430:	69bb      	ldr	r3, [r7, #24]
 8002432:	085b      	lsrs	r3, r3, #1
 8002434:	001a      	movs	r2, r3
 8002436:	2301      	movs	r3, #1
 8002438:	4013      	ands	r3, r2
 800243a:	d00b      	beq.n	8002454 <HAL_SPI_IRQHandler+0x68>
 800243c:	69fb      	ldr	r3, [r7, #28]
 800243e:	09db      	lsrs	r3, r3, #7
 8002440:	001a      	movs	r2, r3
 8002442:	2301      	movs	r3, #1
 8002444:	4013      	ands	r3, r2
 8002446:	d005      	beq.n	8002454 <HAL_SPI_IRQHandler+0x68>
  {
    hspi->TxISR(hspi);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800244c:	687a      	ldr	r2, [r7, #4]
 800244e:	0010      	movs	r0, r2
 8002450:	4798      	blx	r3
    return;
 8002452:	e0c3      	b.n	80025dc <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002454:	69bb      	ldr	r3, [r7, #24]
 8002456:	095b      	lsrs	r3, r3, #5
 8002458:	001a      	movs	r2, r3
 800245a:	2301      	movs	r3, #1
 800245c:	4013      	ands	r3, r2
 800245e:	d10c      	bne.n	800247a <HAL_SPI_IRQHandler+0x8e>
 8002460:	69bb      	ldr	r3, [r7, #24]
 8002462:	099b      	lsrs	r3, r3, #6
 8002464:	001a      	movs	r2, r3
 8002466:	2301      	movs	r3, #1
 8002468:	4013      	ands	r3, r2
 800246a:	d106      	bne.n	800247a <HAL_SPI_IRQHandler+0x8e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800246c:	69bb      	ldr	r3, [r7, #24]
 800246e:	0a1b      	lsrs	r3, r3, #8
 8002470:	001a      	movs	r2, r3
 8002472:	2301      	movs	r3, #1
 8002474:	4013      	ands	r3, r2
 8002476:	d100      	bne.n	800247a <HAL_SPI_IRQHandler+0x8e>
 8002478:	e0b0      	b.n	80025dc <HAL_SPI_IRQHandler+0x1f0>
 800247a:	69fb      	ldr	r3, [r7, #28]
 800247c:	095b      	lsrs	r3, r3, #5
 800247e:	001a      	movs	r2, r3
 8002480:	2301      	movs	r3, #1
 8002482:	4013      	ands	r3, r2
 8002484:	d100      	bne.n	8002488 <HAL_SPI_IRQHandler+0x9c>
 8002486:	e0a9      	b.n	80025dc <HAL_SPI_IRQHandler+0x1f0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002488:	69bb      	ldr	r3, [r7, #24]
 800248a:	099b      	lsrs	r3, r3, #6
 800248c:	001a      	movs	r2, r3
 800248e:	2301      	movs	r3, #1
 8002490:	4013      	ands	r3, r2
 8002492:	d023      	beq.n	80024dc <HAL_SPI_IRQHandler+0xf0>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	2251      	movs	r2, #81	; 0x51
 8002498:	5c9b      	ldrb	r3, [r3, r2]
 800249a:	b2db      	uxtb	r3, r3
 800249c:	2b03      	cmp	r3, #3
 800249e:	d011      	beq.n	80024c4 <HAL_SPI_IRQHandler+0xd8>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024a4:	2204      	movs	r2, #4
 80024a6:	431a      	orrs	r2, r3
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80024ac:	2300      	movs	r3, #0
 80024ae:	617b      	str	r3, [r7, #20]
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	68db      	ldr	r3, [r3, #12]
 80024b6:	617b      	str	r3, [r7, #20]
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	689b      	ldr	r3, [r3, #8]
 80024be:	617b      	str	r3, [r7, #20]
 80024c0:	697b      	ldr	r3, [r7, #20]
 80024c2:	e00b      	b.n	80024dc <HAL_SPI_IRQHandler+0xf0>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80024c4:	2300      	movs	r3, #0
 80024c6:	613b      	str	r3, [r7, #16]
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	68db      	ldr	r3, [r3, #12]
 80024ce:	613b      	str	r3, [r7, #16]
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	689b      	ldr	r3, [r3, #8]
 80024d6:	613b      	str	r3, [r7, #16]
 80024d8:	693b      	ldr	r3, [r7, #16]
        return;
 80024da:	e07f      	b.n	80025dc <HAL_SPI_IRQHandler+0x1f0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80024dc:	69bb      	ldr	r3, [r7, #24]
 80024de:	095b      	lsrs	r3, r3, #5
 80024e0:	001a      	movs	r2, r3
 80024e2:	2301      	movs	r3, #1
 80024e4:	4013      	ands	r3, r2
 80024e6:	d014      	beq.n	8002512 <HAL_SPI_IRQHandler+0x126>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024ec:	2201      	movs	r2, #1
 80024ee:	431a      	orrs	r2, r3
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80024f4:	2300      	movs	r3, #0
 80024f6:	60fb      	str	r3, [r7, #12]
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	689b      	ldr	r3, [r3, #8]
 80024fe:	60fb      	str	r3, [r7, #12]
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	681a      	ldr	r2, [r3, #0]
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	2140      	movs	r1, #64	; 0x40
 800250c:	438a      	bics	r2, r1
 800250e:	601a      	str	r2, [r3, #0]
 8002510:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8002512:	69bb      	ldr	r3, [r7, #24]
 8002514:	0a1b      	lsrs	r3, r3, #8
 8002516:	001a      	movs	r2, r3
 8002518:	2301      	movs	r3, #1
 800251a:	4013      	ands	r3, r2
 800251c:	d00c      	beq.n	8002538 <HAL_SPI_IRQHandler+0x14c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002522:	2208      	movs	r2, #8
 8002524:	431a      	orrs	r2, r3
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800252a:	2300      	movs	r3, #0
 800252c:	60bb      	str	r3, [r7, #8]
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	689b      	ldr	r3, [r3, #8]
 8002534:	60bb      	str	r3, [r7, #8]
 8002536:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800253c:	2b00      	cmp	r3, #0
 800253e:	d04c      	beq.n	80025da <HAL_SPI_IRQHandler+0x1ee>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	685a      	ldr	r2, [r3, #4]
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	21e0      	movs	r1, #224	; 0xe0
 800254c:	438a      	bics	r2, r1
 800254e:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2251      	movs	r2, #81	; 0x51
 8002554:	2101      	movs	r1, #1
 8002556:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8002558:	69fb      	ldr	r3, [r7, #28]
 800255a:	2202      	movs	r2, #2
 800255c:	4013      	ands	r3, r2
 800255e:	d103      	bne.n	8002568 <HAL_SPI_IRQHandler+0x17c>
 8002560:	69fb      	ldr	r3, [r7, #28]
 8002562:	2201      	movs	r2, #1
 8002564:	4013      	ands	r3, r2
 8002566:	d032      	beq.n	80025ce <HAL_SPI_IRQHandler+0x1e2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	685a      	ldr	r2, [r3, #4]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	2103      	movs	r1, #3
 8002574:	438a      	bics	r2, r1
 8002576:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800257c:	2b00      	cmp	r3, #0
 800257e:	d010      	beq.n	80025a2 <HAL_SPI_IRQHandler+0x1b6>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002584:	4a17      	ldr	r2, [pc, #92]	; (80025e4 <HAL_SPI_IRQHandler+0x1f8>)
 8002586:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800258c:	0018      	movs	r0, r3
 800258e:	f7fe fdb3 	bl	80010f8 <HAL_DMA_Abort_IT>
 8002592:	1e03      	subs	r3, r0, #0
 8002594:	d005      	beq.n	80025a2 <HAL_SPI_IRQHandler+0x1b6>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800259a:	2240      	movs	r2, #64	; 0x40
 800259c:	431a      	orrs	r2, r3
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d016      	beq.n	80025d8 <HAL_SPI_IRQHandler+0x1ec>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80025ae:	4a0d      	ldr	r2, [pc, #52]	; (80025e4 <HAL_SPI_IRQHandler+0x1f8>)
 80025b0:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80025b6:	0018      	movs	r0, r3
 80025b8:	f7fe fd9e 	bl	80010f8 <HAL_DMA_Abort_IT>
 80025bc:	1e03      	subs	r3, r0, #0
 80025be:	d00b      	beq.n	80025d8 <HAL_SPI_IRQHandler+0x1ec>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025c4:	2240      	movs	r2, #64	; 0x40
 80025c6:	431a      	orrs	r2, r3
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 80025cc:	e004      	b.n	80025d8 <HAL_SPI_IRQHandler+0x1ec>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	0018      	movs	r0, r3
 80025d2:	f000 f819 	bl	8002608 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80025d6:	e000      	b.n	80025da <HAL_SPI_IRQHandler+0x1ee>
        if (hspi->hdmatx != NULL)
 80025d8:	46c0      	nop			; (mov r8, r8)
    return;
 80025da:	46c0      	nop			; (mov r8, r8)
  }
}
 80025dc:	46bd      	mov	sp, r7
 80025de:	b008      	add	sp, #32
 80025e0:	bd80      	pop	{r7, pc}
 80025e2:	46c0      	nop			; (mov r8, r8)
 80025e4:	0800273d 	.word	0x0800273d

080025e8 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b082      	sub	sp, #8
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 80025f0:	46c0      	nop			; (mov r8, r8)
 80025f2:	46bd      	mov	sp, r7
 80025f4:	b002      	add	sp, #8
 80025f6:	bd80      	pop	{r7, pc}

080025f8 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b082      	sub	sp, #8
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8002600:	46c0      	nop			; (mov r8, r8)
 8002602:	46bd      	mov	sp, r7
 8002604:	b002      	add	sp, #8
 8002606:	bd80      	pop	{r7, pc}

08002608 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b082      	sub	sp, #8
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8002610:	46c0      	nop			; (mov r8, r8)
 8002612:	46bd      	mov	sp, r7
 8002614:	b002      	add	sp, #8
 8002616:	bd80      	pop	{r7, pc}

08002618 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b082      	sub	sp, #8
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2251      	movs	r2, #81	; 0x51
 8002624:	5c9b      	ldrb	r3, [r3, r2]
 8002626:	b2db      	uxtb	r3, r3
}
 8002628:	0018      	movs	r0, r3
 800262a:	46bd      	mov	sp, r7
 800262c:	b002      	add	sp, #8
 800262e:	bd80      	pop	{r7, pc}

08002630 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b086      	sub	sp, #24
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800263c:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800263e:	f7fe fb95 	bl	8000d6c <HAL_GetTick>
 8002642:	0003      	movs	r3, r0
 8002644:	613b      	str	r3, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	2220      	movs	r2, #32
 800264e:	4013      	ands	r3, r2
 8002650:	2b20      	cmp	r3, #32
 8002652:	d03c      	beq.n	80026ce <SPI_DMATransmitCplt+0x9e>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8002654:	697b      	ldr	r3, [r7, #20]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	685a      	ldr	r2, [r3, #4]
 800265a:	697b      	ldr	r3, [r7, #20]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	2120      	movs	r1, #32
 8002660:	438a      	bics	r2, r1
 8002662:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8002664:	697b      	ldr	r3, [r7, #20]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	685a      	ldr	r2, [r3, #4]
 800266a:	697b      	ldr	r3, [r7, #20]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	2102      	movs	r1, #2
 8002670:	438a      	bics	r2, r1
 8002672:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8002674:	693a      	ldr	r2, [r7, #16]
 8002676:	697b      	ldr	r3, [r7, #20]
 8002678:	2164      	movs	r1, #100	; 0x64
 800267a:	0018      	movs	r0, r3
 800267c:	f000 f902 	bl	8002884 <SPI_EndRxTxTransaction>
 8002680:	1e03      	subs	r3, r0, #0
 8002682:	d005      	beq.n	8002690 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002684:	697b      	ldr	r3, [r7, #20]
 8002686:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002688:	2220      	movs	r2, #32
 800268a:	431a      	orrs	r2, r3
 800268c:	697b      	ldr	r3, [r7, #20]
 800268e:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002690:	697b      	ldr	r3, [r7, #20]
 8002692:	689b      	ldr	r3, [r3, #8]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d10a      	bne.n	80026ae <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002698:	2300      	movs	r3, #0
 800269a:	60fb      	str	r3, [r7, #12]
 800269c:	697b      	ldr	r3, [r7, #20]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	68db      	ldr	r3, [r3, #12]
 80026a2:	60fb      	str	r3, [r7, #12]
 80026a4:	697b      	ldr	r3, [r7, #20]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	689b      	ldr	r3, [r3, #8]
 80026aa:	60fb      	str	r3, [r7, #12]
 80026ac:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 80026ae:	697b      	ldr	r3, [r7, #20]
 80026b0:	2200      	movs	r2, #0
 80026b2:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 80026b4:	697b      	ldr	r3, [r7, #20]
 80026b6:	2251      	movs	r2, #81	; 0x51
 80026b8:	2101      	movs	r1, #1
 80026ba:	5499      	strb	r1, [r3, r2]

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80026bc:	697b      	ldr	r3, [r7, #20]
 80026be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d004      	beq.n	80026ce <SPI_DMATransmitCplt+0x9e>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	0018      	movs	r0, r3
 80026c8:	f7ff ff9e 	bl	8002608 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80026cc:	e003      	b.n	80026d6 <SPI_DMATransmitCplt+0xa6>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 80026ce:	697b      	ldr	r3, [r7, #20]
 80026d0:	0018      	movs	r0, r3
 80026d2:	f7ff ff89 	bl	80025e8 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80026d6:	46bd      	mov	sp, r7
 80026d8:	b006      	add	sp, #24
 80026da:	bd80      	pop	{r7, pc}

080026dc <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b084      	sub	sp, #16
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026e8:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	0018      	movs	r0, r3
 80026ee:	f7ff ff83 	bl	80025f8 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80026f2:	46c0      	nop			; (mov r8, r8)
 80026f4:	46bd      	mov	sp, r7
 80026f6:	b004      	add	sp, #16
 80026f8:	bd80      	pop	{r7, pc}

080026fa <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80026fa:	b580      	push	{r7, lr}
 80026fc:	b084      	sub	sp, #16
 80026fe:	af00      	add	r7, sp, #0
 8002700:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002706:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	685a      	ldr	r2, [r3, #4]
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	2103      	movs	r1, #3
 8002714:	438a      	bics	r2, r1
 8002716:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800271c:	2210      	movs	r2, #16
 800271e:	431a      	orrs	r2, r3
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	2251      	movs	r2, #81	; 0x51
 8002728:	2101      	movs	r1, #1
 800272a:	5499      	strb	r1, [r3, r2]
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	0018      	movs	r0, r3
 8002730:	f7ff ff6a 	bl	8002608 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8002734:	46c0      	nop			; (mov r8, r8)
 8002736:	46bd      	mov	sp, r7
 8002738:	b004      	add	sp, #16
 800273a:	bd80      	pop	{r7, pc}

0800273c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b084      	sub	sp, #16
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002748:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	2200      	movs	r2, #0
 800274e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	2200      	movs	r2, #0
 8002754:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	0018      	movs	r0, r3
 800275a:	f7ff ff55 	bl	8002608 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800275e:	46c0      	nop			; (mov r8, r8)
 8002760:	46bd      	mov	sp, r7
 8002762:	b004      	add	sp, #16
 8002764:	bd80      	pop	{r7, pc}
	...

08002768 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b088      	sub	sp, #32
 800276c:	af00      	add	r7, sp, #0
 800276e:	60f8      	str	r0, [r7, #12]
 8002770:	60b9      	str	r1, [r7, #8]
 8002772:	603b      	str	r3, [r7, #0]
 8002774:	1dfb      	adds	r3, r7, #7
 8002776:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002778:	f7fe faf8 	bl	8000d6c <HAL_GetTick>
 800277c:	0002      	movs	r2, r0
 800277e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002780:	1a9b      	subs	r3, r3, r2
 8002782:	683a      	ldr	r2, [r7, #0]
 8002784:	18d3      	adds	r3, r2, r3
 8002786:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002788:	f7fe faf0 	bl	8000d6c <HAL_GetTick>
 800278c:	0003      	movs	r3, r0
 800278e:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002790:	4b3a      	ldr	r3, [pc, #232]	; (800287c <SPI_WaitFlagStateUntilTimeout+0x114>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	015b      	lsls	r3, r3, #5
 8002796:	0d1b      	lsrs	r3, r3, #20
 8002798:	69fa      	ldr	r2, [r7, #28]
 800279a:	4353      	muls	r3, r2
 800279c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800279e:	e058      	b.n	8002852 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	3301      	adds	r3, #1
 80027a4:	d055      	beq.n	8002852 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80027a6:	f7fe fae1 	bl	8000d6c <HAL_GetTick>
 80027aa:	0002      	movs	r2, r0
 80027ac:	69bb      	ldr	r3, [r7, #24]
 80027ae:	1ad3      	subs	r3, r2, r3
 80027b0:	69fa      	ldr	r2, [r7, #28]
 80027b2:	429a      	cmp	r2, r3
 80027b4:	d902      	bls.n	80027bc <SPI_WaitFlagStateUntilTimeout+0x54>
 80027b6:	69fb      	ldr	r3, [r7, #28]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d142      	bne.n	8002842 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	685a      	ldr	r2, [r3, #4]
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	21e0      	movs	r1, #224	; 0xe0
 80027c8:	438a      	bics	r2, r1
 80027ca:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	685a      	ldr	r2, [r3, #4]
 80027d0:	2382      	movs	r3, #130	; 0x82
 80027d2:	005b      	lsls	r3, r3, #1
 80027d4:	429a      	cmp	r2, r3
 80027d6:	d113      	bne.n	8002800 <SPI_WaitFlagStateUntilTimeout+0x98>
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	689a      	ldr	r2, [r3, #8]
 80027dc:	2380      	movs	r3, #128	; 0x80
 80027de:	021b      	lsls	r3, r3, #8
 80027e0:	429a      	cmp	r2, r3
 80027e2:	d005      	beq.n	80027f0 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	689a      	ldr	r2, [r3, #8]
 80027e8:	2380      	movs	r3, #128	; 0x80
 80027ea:	00db      	lsls	r3, r3, #3
 80027ec:	429a      	cmp	r2, r3
 80027ee:	d107      	bne.n	8002800 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	681a      	ldr	r2, [r3, #0]
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	2140      	movs	r1, #64	; 0x40
 80027fc:	438a      	bics	r2, r1
 80027fe:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002804:	2380      	movs	r3, #128	; 0x80
 8002806:	019b      	lsls	r3, r3, #6
 8002808:	429a      	cmp	r2, r3
 800280a:	d110      	bne.n	800282e <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	681a      	ldr	r2, [r3, #0]
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	491a      	ldr	r1, [pc, #104]	; (8002880 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8002818:	400a      	ands	r2, r1
 800281a:	601a      	str	r2, [r3, #0]
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	681a      	ldr	r2, [r3, #0]
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	2180      	movs	r1, #128	; 0x80
 8002828:	0189      	lsls	r1, r1, #6
 800282a:	430a      	orrs	r2, r1
 800282c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	2251      	movs	r2, #81	; 0x51
 8002832:	2101      	movs	r1, #1
 8002834:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	2250      	movs	r2, #80	; 0x50
 800283a:	2100      	movs	r1, #0
 800283c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800283e:	2303      	movs	r3, #3
 8002840:	e017      	b.n	8002872 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8002842:	697b      	ldr	r3, [r7, #20]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d101      	bne.n	800284c <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8002848:	2300      	movs	r3, #0
 800284a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800284c:	697b      	ldr	r3, [r7, #20]
 800284e:	3b01      	subs	r3, #1
 8002850:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	689b      	ldr	r3, [r3, #8]
 8002858:	68ba      	ldr	r2, [r7, #8]
 800285a:	4013      	ands	r3, r2
 800285c:	68ba      	ldr	r2, [r7, #8]
 800285e:	1ad3      	subs	r3, r2, r3
 8002860:	425a      	negs	r2, r3
 8002862:	4153      	adcs	r3, r2
 8002864:	b2db      	uxtb	r3, r3
 8002866:	001a      	movs	r2, r3
 8002868:	1dfb      	adds	r3, r7, #7
 800286a:	781b      	ldrb	r3, [r3, #0]
 800286c:	429a      	cmp	r2, r3
 800286e:	d197      	bne.n	80027a0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002870:	2300      	movs	r3, #0
}
 8002872:	0018      	movs	r0, r3
 8002874:	46bd      	mov	sp, r7
 8002876:	b008      	add	sp, #32
 8002878:	bd80      	pop	{r7, pc}
 800287a:	46c0      	nop			; (mov r8, r8)
 800287c:	20000010 	.word	0x20000010
 8002880:	ffffdfff 	.word	0xffffdfff

08002884 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b088      	sub	sp, #32
 8002888:	af02      	add	r7, sp, #8
 800288a:	60f8      	str	r0, [r7, #12]
 800288c:	60b9      	str	r1, [r7, #8]
 800288e:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002890:	4b1d      	ldr	r3, [pc, #116]	; (8002908 <SPI_EndRxTxTransaction+0x84>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	491d      	ldr	r1, [pc, #116]	; (800290c <SPI_EndRxTxTransaction+0x88>)
 8002896:	0018      	movs	r0, r3
 8002898:	f7fd fc36 	bl	8000108 <__udivsi3>
 800289c:	0003      	movs	r3, r0
 800289e:	001a      	movs	r2, r3
 80028a0:	0013      	movs	r3, r2
 80028a2:	015b      	lsls	r3, r3, #5
 80028a4:	1a9b      	subs	r3, r3, r2
 80028a6:	009b      	lsls	r3, r3, #2
 80028a8:	189b      	adds	r3, r3, r2
 80028aa:	00db      	lsls	r3, r3, #3
 80028ac:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	685a      	ldr	r2, [r3, #4]
 80028b2:	2382      	movs	r3, #130	; 0x82
 80028b4:	005b      	lsls	r3, r3, #1
 80028b6:	429a      	cmp	r2, r3
 80028b8:	d112      	bne.n	80028e0 <SPI_EndRxTxTransaction+0x5c>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80028ba:	68ba      	ldr	r2, [r7, #8]
 80028bc:	68f8      	ldr	r0, [r7, #12]
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	9300      	str	r3, [sp, #0]
 80028c2:	0013      	movs	r3, r2
 80028c4:	2200      	movs	r2, #0
 80028c6:	2180      	movs	r1, #128	; 0x80
 80028c8:	f7ff ff4e 	bl	8002768 <SPI_WaitFlagStateUntilTimeout>
 80028cc:	1e03      	subs	r3, r0, #0
 80028ce:	d016      	beq.n	80028fe <SPI_EndRxTxTransaction+0x7a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028d4:	2220      	movs	r2, #32
 80028d6:	431a      	orrs	r2, r3
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80028dc:	2303      	movs	r3, #3
 80028de:	e00f      	b.n	8002900 <SPI_EndRxTxTransaction+0x7c>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80028e0:	697b      	ldr	r3, [r7, #20]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d00a      	beq.n	80028fc <SPI_EndRxTxTransaction+0x78>
      {
        break;
      }
      count--;
 80028e6:	697b      	ldr	r3, [r7, #20]
 80028e8:	3b01      	subs	r3, #1
 80028ea:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	689b      	ldr	r3, [r3, #8]
 80028f2:	2280      	movs	r2, #128	; 0x80
 80028f4:	4013      	ands	r3, r2
 80028f6:	2b80      	cmp	r3, #128	; 0x80
 80028f8:	d0f2      	beq.n	80028e0 <SPI_EndRxTxTransaction+0x5c>
 80028fa:	e000      	b.n	80028fe <SPI_EndRxTxTransaction+0x7a>
        break;
 80028fc:	46c0      	nop			; (mov r8, r8)
  }

  return HAL_OK;
 80028fe:	2300      	movs	r3, #0
}
 8002900:	0018      	movs	r0, r3
 8002902:	46bd      	mov	sp, r7
 8002904:	b006      	add	sp, #24
 8002906:	bd80      	pop	{r7, pc}
 8002908:	20000010 	.word	0x20000010
 800290c:	016e3600 	.word	0x016e3600

08002910 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b082      	sub	sp, #8
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d101      	bne.n	8002922 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800291e:	2301      	movs	r3, #1
 8002920:	e032      	b.n	8002988 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2239      	movs	r2, #57	; 0x39
 8002926:	5c9b      	ldrb	r3, [r3, r2]
 8002928:	b2db      	uxtb	r3, r3
 800292a:	2b00      	cmp	r3, #0
 800292c:	d107      	bne.n	800293e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	2238      	movs	r2, #56	; 0x38
 8002932:	2100      	movs	r1, #0
 8002934:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	0018      	movs	r0, r3
 800293a:	f7fe f8c1 	bl	8000ac0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2239      	movs	r2, #57	; 0x39
 8002942:	2102      	movs	r1, #2
 8002944:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681a      	ldr	r2, [r3, #0]
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	3304      	adds	r3, #4
 800294e:	0019      	movs	r1, r3
 8002950:	0010      	movs	r0, r2
 8002952:	f000 fc1d 	bl	8003190 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	223e      	movs	r2, #62	; 0x3e
 800295a:	2101      	movs	r1, #1
 800295c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	223a      	movs	r2, #58	; 0x3a
 8002962:	2101      	movs	r1, #1
 8002964:	5499      	strb	r1, [r3, r2]
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	223b      	movs	r2, #59	; 0x3b
 800296a:	2101      	movs	r1, #1
 800296c:	5499      	strb	r1, [r3, r2]
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	223c      	movs	r2, #60	; 0x3c
 8002972:	2101      	movs	r1, #1
 8002974:	5499      	strb	r1, [r3, r2]
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	223d      	movs	r2, #61	; 0x3d
 800297a:	2101      	movs	r1, #1
 800297c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2239      	movs	r2, #57	; 0x39
 8002982:	2101      	movs	r1, #1
 8002984:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002986:	2300      	movs	r3, #0
}
 8002988:	0018      	movs	r0, r3
 800298a:	46bd      	mov	sp, r7
 800298c:	b002      	add	sp, #8
 800298e:	bd80      	pop	{r7, pc}

08002990 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b084      	sub	sp, #16
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2239      	movs	r2, #57	; 0x39
 800299c:	5c9b      	ldrb	r3, [r3, r2]
 800299e:	b2db      	uxtb	r3, r3
 80029a0:	2b01      	cmp	r3, #1
 80029a2:	d001      	beq.n	80029a8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80029a4:	2301      	movs	r3, #1
 80029a6:	e031      	b.n	8002a0c <HAL_TIM_Base_Start_IT+0x7c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2239      	movs	r2, #57	; 0x39
 80029ac:	2102      	movs	r1, #2
 80029ae:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	68da      	ldr	r2, [r3, #12]
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	2101      	movs	r1, #1
 80029bc:	430a      	orrs	r2, r1
 80029be:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681a      	ldr	r2, [r3, #0]
 80029c4:	2380      	movs	r3, #128	; 0x80
 80029c6:	05db      	lsls	r3, r3, #23
 80029c8:	429a      	cmp	r2, r3
 80029ca:	d004      	beq.n	80029d6 <HAL_TIM_Base_Start_IT+0x46>
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4a10      	ldr	r2, [pc, #64]	; (8002a14 <HAL_TIM_Base_Start_IT+0x84>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d111      	bne.n	80029fa <HAL_TIM_Base_Start_IT+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	689b      	ldr	r3, [r3, #8]
 80029dc:	2207      	movs	r2, #7
 80029de:	4013      	ands	r3, r2
 80029e0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	2b06      	cmp	r3, #6
 80029e6:	d010      	beq.n	8002a0a <HAL_TIM_Base_Start_IT+0x7a>
    {
      __HAL_TIM_ENABLE(htim);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	681a      	ldr	r2, [r3, #0]
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	2101      	movs	r1, #1
 80029f4:	430a      	orrs	r2, r1
 80029f6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029f8:	e007      	b.n	8002a0a <HAL_TIM_Base_Start_IT+0x7a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	681a      	ldr	r2, [r3, #0]
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	2101      	movs	r1, #1
 8002a06:	430a      	orrs	r2, r1
 8002a08:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002a0a:	2300      	movs	r3, #0
}
 8002a0c:	0018      	movs	r0, r3
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	b004      	add	sp, #16
 8002a12:	bd80      	pop	{r7, pc}
 8002a14:	40010800 	.word	0x40010800

08002a18 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b082      	sub	sp, #8
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d101      	bne.n	8002a2a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8002a26:	2301      	movs	r3, #1
 8002a28:	e032      	b.n	8002a90 <HAL_TIM_IC_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2239      	movs	r2, #57	; 0x39
 8002a2e:	5c9b      	ldrb	r3, [r3, r2]
 8002a30:	b2db      	uxtb	r3, r3
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d107      	bne.n	8002a46 <HAL_TIM_IC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2238      	movs	r2, #56	; 0x38
 8002a3a:	2100      	movs	r1, #0
 8002a3c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	0018      	movs	r0, r3
 8002a42:	f000 f829 	bl	8002a98 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	2239      	movs	r2, #57	; 0x39
 8002a4a:	2102      	movs	r1, #2
 8002a4c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681a      	ldr	r2, [r3, #0]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	3304      	adds	r3, #4
 8002a56:	0019      	movs	r1, r3
 8002a58:	0010      	movs	r0, r2
 8002a5a:	f000 fb99 	bl	8003190 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	223e      	movs	r2, #62	; 0x3e
 8002a62:	2101      	movs	r1, #1
 8002a64:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	223a      	movs	r2, #58	; 0x3a
 8002a6a:	2101      	movs	r1, #1
 8002a6c:	5499      	strb	r1, [r3, r2]
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	223b      	movs	r2, #59	; 0x3b
 8002a72:	2101      	movs	r1, #1
 8002a74:	5499      	strb	r1, [r3, r2]
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	223c      	movs	r2, #60	; 0x3c
 8002a7a:	2101      	movs	r1, #1
 8002a7c:	5499      	strb	r1, [r3, r2]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	223d      	movs	r2, #61	; 0x3d
 8002a82:	2101      	movs	r1, #1
 8002a84:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2239      	movs	r2, #57	; 0x39
 8002a8a:	2101      	movs	r1, #1
 8002a8c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002a8e:	2300      	movs	r3, #0
}
 8002a90:	0018      	movs	r0, r3
 8002a92:	46bd      	mov	sp, r7
 8002a94:	b002      	add	sp, #8
 8002a96:	bd80      	pop	{r7, pc}

08002a98 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b082      	sub	sp, #8
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8002aa0:	46c0      	nop			; (mov r8, r8)
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	b002      	add	sp, #8
 8002aa6:	bd80      	pop	{r7, pc}

08002aa8 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b084      	sub	sp, #16
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
 8002ab0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002ab2:	230f      	movs	r3, #15
 8002ab4:	18fb      	adds	r3, r7, r3
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d104      	bne.n	8002aca <HAL_TIM_IC_Start_IT+0x22>
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	223a      	movs	r2, #58	; 0x3a
 8002ac4:	5c9b      	ldrb	r3, [r3, r2]
 8002ac6:	b2db      	uxtb	r3, r3
 8002ac8:	e013      	b.n	8002af2 <HAL_TIM_IC_Start_IT+0x4a>
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	2b04      	cmp	r3, #4
 8002ace:	d104      	bne.n	8002ada <HAL_TIM_IC_Start_IT+0x32>
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	223b      	movs	r2, #59	; 0x3b
 8002ad4:	5c9b      	ldrb	r3, [r3, r2]
 8002ad6:	b2db      	uxtb	r3, r3
 8002ad8:	e00b      	b.n	8002af2 <HAL_TIM_IC_Start_IT+0x4a>
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	2b08      	cmp	r3, #8
 8002ade:	d104      	bne.n	8002aea <HAL_TIM_IC_Start_IT+0x42>
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	223c      	movs	r2, #60	; 0x3c
 8002ae4:	5c9b      	ldrb	r3, [r3, r2]
 8002ae6:	b2db      	uxtb	r3, r3
 8002ae8:	e003      	b.n	8002af2 <HAL_TIM_IC_Start_IT+0x4a>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	223d      	movs	r2, #61	; 0x3d
 8002aee:	5c9b      	ldrb	r3, [r3, r2]
 8002af0:	b2db      	uxtb	r3, r3
 8002af2:	210e      	movs	r1, #14
 8002af4:	187a      	adds	r2, r7, r1
 8002af6:	7013      	strb	r3, [r2, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8002af8:	187b      	adds	r3, r7, r1
 8002afa:	781b      	ldrb	r3, [r3, #0]
 8002afc:	2b01      	cmp	r3, #1
 8002afe:	d001      	beq.n	8002b04 <HAL_TIM_IC_Start_IT+0x5c>
  {
    return HAL_ERROR;
 8002b00:	2301      	movs	r3, #1
 8002b02:	e08b      	b.n	8002c1c <HAL_TIM_IC_Start_IT+0x174>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d104      	bne.n	8002b14 <HAL_TIM_IC_Start_IT+0x6c>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	223a      	movs	r2, #58	; 0x3a
 8002b0e:	2102      	movs	r1, #2
 8002b10:	5499      	strb	r1, [r3, r2]
 8002b12:	e013      	b.n	8002b3c <HAL_TIM_IC_Start_IT+0x94>
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	2b04      	cmp	r3, #4
 8002b18:	d104      	bne.n	8002b24 <HAL_TIM_IC_Start_IT+0x7c>
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	223b      	movs	r2, #59	; 0x3b
 8002b1e:	2102      	movs	r1, #2
 8002b20:	5499      	strb	r1, [r3, r2]
 8002b22:	e00b      	b.n	8002b3c <HAL_TIM_IC_Start_IT+0x94>
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	2b08      	cmp	r3, #8
 8002b28:	d104      	bne.n	8002b34 <HAL_TIM_IC_Start_IT+0x8c>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	223c      	movs	r2, #60	; 0x3c
 8002b2e:	2102      	movs	r1, #2
 8002b30:	5499      	strb	r1, [r3, r2]
 8002b32:	e003      	b.n	8002b3c <HAL_TIM_IC_Start_IT+0x94>
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	223d      	movs	r2, #61	; 0x3d
 8002b38:	2102      	movs	r1, #2
 8002b3a:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	2b0c      	cmp	r3, #12
 8002b40:	d02a      	beq.n	8002b98 <HAL_TIM_IC_Start_IT+0xf0>
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	2b0c      	cmp	r3, #12
 8002b46:	d830      	bhi.n	8002baa <HAL_TIM_IC_Start_IT+0x102>
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	2b08      	cmp	r3, #8
 8002b4c:	d01b      	beq.n	8002b86 <HAL_TIM_IC_Start_IT+0xde>
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	2b08      	cmp	r3, #8
 8002b52:	d82a      	bhi.n	8002baa <HAL_TIM_IC_Start_IT+0x102>
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d003      	beq.n	8002b62 <HAL_TIM_IC_Start_IT+0xba>
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	2b04      	cmp	r3, #4
 8002b5e:	d009      	beq.n	8002b74 <HAL_TIM_IC_Start_IT+0xcc>
 8002b60:	e023      	b.n	8002baa <HAL_TIM_IC_Start_IT+0x102>
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	68da      	ldr	r2, [r3, #12]
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	2102      	movs	r1, #2
 8002b6e:	430a      	orrs	r2, r1
 8002b70:	60da      	str	r2, [r3, #12]
      break;
 8002b72:	e01f      	b.n	8002bb4 <HAL_TIM_IC_Start_IT+0x10c>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	68da      	ldr	r2, [r3, #12]
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	2104      	movs	r1, #4
 8002b80:	430a      	orrs	r2, r1
 8002b82:	60da      	str	r2, [r3, #12]
      break;
 8002b84:	e016      	b.n	8002bb4 <HAL_TIM_IC_Start_IT+0x10c>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	68da      	ldr	r2, [r3, #12]
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	2108      	movs	r1, #8
 8002b92:	430a      	orrs	r2, r1
 8002b94:	60da      	str	r2, [r3, #12]
      break;
 8002b96:	e00d      	b.n	8002bb4 <HAL_TIM_IC_Start_IT+0x10c>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	68da      	ldr	r2, [r3, #12]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	2110      	movs	r1, #16
 8002ba4:	430a      	orrs	r2, r1
 8002ba6:	60da      	str	r2, [r3, #12]
      break;
 8002ba8:	e004      	b.n	8002bb4 <HAL_TIM_IC_Start_IT+0x10c>
    }

    default:
      status = HAL_ERROR;
 8002baa:	230f      	movs	r3, #15
 8002bac:	18fb      	adds	r3, r7, r3
 8002bae:	2201      	movs	r2, #1
 8002bb0:	701a      	strb	r2, [r3, #0]
      break;
 8002bb2:	46c0      	nop			; (mov r8, r8)
  }

  if (status == HAL_OK)
 8002bb4:	230f      	movs	r3, #15
 8002bb6:	18fb      	adds	r3, r7, r3
 8002bb8:	781b      	ldrb	r3, [r3, #0]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d12b      	bne.n	8002c16 <HAL_TIM_IC_Start_IT+0x16e>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	6839      	ldr	r1, [r7, #0]
 8002bc4:	2201      	movs	r2, #1
 8002bc6:	0018      	movs	r0, r3
 8002bc8:	f000 fcde 	bl	8003588 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681a      	ldr	r2, [r3, #0]
 8002bd0:	2380      	movs	r3, #128	; 0x80
 8002bd2:	05db      	lsls	r3, r3, #23
 8002bd4:	429a      	cmp	r2, r3
 8002bd6:	d004      	beq.n	8002be2 <HAL_TIM_IC_Start_IT+0x13a>
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4a11      	ldr	r2, [pc, #68]	; (8002c24 <HAL_TIM_IC_Start_IT+0x17c>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d111      	bne.n	8002c06 <HAL_TIM_IC_Start_IT+0x15e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	689b      	ldr	r3, [r3, #8]
 8002be8:	2207      	movs	r2, #7
 8002bea:	4013      	ands	r3, r2
 8002bec:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002bee:	68bb      	ldr	r3, [r7, #8]
 8002bf0:	2b06      	cmp	r3, #6
 8002bf2:	d010      	beq.n	8002c16 <HAL_TIM_IC_Start_IT+0x16e>
      {
        __HAL_TIM_ENABLE(htim);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	681a      	ldr	r2, [r3, #0]
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	2101      	movs	r1, #1
 8002c00:	430a      	orrs	r2, r1
 8002c02:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c04:	e007      	b.n	8002c16 <HAL_TIM_IC_Start_IT+0x16e>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	681a      	ldr	r2, [r3, #0]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	2101      	movs	r1, #1
 8002c12:	430a      	orrs	r2, r1
 8002c14:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8002c16:	230f      	movs	r3, #15
 8002c18:	18fb      	adds	r3, r7, r3
 8002c1a:	781b      	ldrb	r3, [r3, #0]
}
 8002c1c:	0018      	movs	r0, r3
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	b004      	add	sp, #16
 8002c22:	bd80      	pop	{r7, pc}
 8002c24:	40010800 	.word	0x40010800

08002c28 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b082      	sub	sp, #8
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	691b      	ldr	r3, [r3, #16]
 8002c36:	2202      	movs	r2, #2
 8002c38:	4013      	ands	r3, r2
 8002c3a:	2b02      	cmp	r3, #2
 8002c3c:	d124      	bne.n	8002c88 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	68db      	ldr	r3, [r3, #12]
 8002c44:	2202      	movs	r2, #2
 8002c46:	4013      	ands	r3, r2
 8002c48:	2b02      	cmp	r3, #2
 8002c4a:	d11d      	bne.n	8002c88 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	2203      	movs	r2, #3
 8002c52:	4252      	negs	r2, r2
 8002c54:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2201      	movs	r2, #1
 8002c5a:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	699b      	ldr	r3, [r3, #24]
 8002c62:	2203      	movs	r2, #3
 8002c64:	4013      	ands	r3, r2
 8002c66:	d004      	beq.n	8002c72 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	0018      	movs	r0, r3
 8002c6c:	f7fd fe5e 	bl	800092c <HAL_TIM_IC_CaptureCallback>
 8002c70:	e007      	b.n	8002c82 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	0018      	movs	r0, r3
 8002c76:	f000 fa73 	bl	8003160 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	0018      	movs	r0, r3
 8002c7e:	f000 fa77 	bl	8003170 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2200      	movs	r2, #0
 8002c86:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	691b      	ldr	r3, [r3, #16]
 8002c8e:	2204      	movs	r2, #4
 8002c90:	4013      	ands	r3, r2
 8002c92:	2b04      	cmp	r3, #4
 8002c94:	d125      	bne.n	8002ce2 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	68db      	ldr	r3, [r3, #12]
 8002c9c:	2204      	movs	r2, #4
 8002c9e:	4013      	ands	r3, r2
 8002ca0:	2b04      	cmp	r3, #4
 8002ca2:	d11e      	bne.n	8002ce2 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	2205      	movs	r2, #5
 8002caa:	4252      	negs	r2, r2
 8002cac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2202      	movs	r2, #2
 8002cb2:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	699a      	ldr	r2, [r3, #24]
 8002cba:	23c0      	movs	r3, #192	; 0xc0
 8002cbc:	009b      	lsls	r3, r3, #2
 8002cbe:	4013      	ands	r3, r2
 8002cc0:	d004      	beq.n	8002ccc <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	0018      	movs	r0, r3
 8002cc6:	f7fd fe31 	bl	800092c <HAL_TIM_IC_CaptureCallback>
 8002cca:	e007      	b.n	8002cdc <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	0018      	movs	r0, r3
 8002cd0:	f000 fa46 	bl	8003160 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	0018      	movs	r0, r3
 8002cd8:	f000 fa4a 	bl	8003170 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2200      	movs	r2, #0
 8002ce0:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	691b      	ldr	r3, [r3, #16]
 8002ce8:	2208      	movs	r2, #8
 8002cea:	4013      	ands	r3, r2
 8002cec:	2b08      	cmp	r3, #8
 8002cee:	d124      	bne.n	8002d3a <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	68db      	ldr	r3, [r3, #12]
 8002cf6:	2208      	movs	r2, #8
 8002cf8:	4013      	ands	r3, r2
 8002cfa:	2b08      	cmp	r3, #8
 8002cfc:	d11d      	bne.n	8002d3a <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	2209      	movs	r2, #9
 8002d04:	4252      	negs	r2, r2
 8002d06:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2204      	movs	r2, #4
 8002d0c:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	69db      	ldr	r3, [r3, #28]
 8002d14:	2203      	movs	r2, #3
 8002d16:	4013      	ands	r3, r2
 8002d18:	d004      	beq.n	8002d24 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	0018      	movs	r0, r3
 8002d1e:	f7fd fe05 	bl	800092c <HAL_TIM_IC_CaptureCallback>
 8002d22:	e007      	b.n	8002d34 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	0018      	movs	r0, r3
 8002d28:	f000 fa1a 	bl	8003160 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	0018      	movs	r0, r3
 8002d30:	f000 fa1e 	bl	8003170 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	2200      	movs	r2, #0
 8002d38:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	691b      	ldr	r3, [r3, #16]
 8002d40:	2210      	movs	r2, #16
 8002d42:	4013      	ands	r3, r2
 8002d44:	2b10      	cmp	r3, #16
 8002d46:	d125      	bne.n	8002d94 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	68db      	ldr	r3, [r3, #12]
 8002d4e:	2210      	movs	r2, #16
 8002d50:	4013      	ands	r3, r2
 8002d52:	2b10      	cmp	r3, #16
 8002d54:	d11e      	bne.n	8002d94 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	2211      	movs	r2, #17
 8002d5c:	4252      	negs	r2, r2
 8002d5e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2208      	movs	r2, #8
 8002d64:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	69da      	ldr	r2, [r3, #28]
 8002d6c:	23c0      	movs	r3, #192	; 0xc0
 8002d6e:	009b      	lsls	r3, r3, #2
 8002d70:	4013      	ands	r3, r2
 8002d72:	d004      	beq.n	8002d7e <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	0018      	movs	r0, r3
 8002d78:	f7fd fdd8 	bl	800092c <HAL_TIM_IC_CaptureCallback>
 8002d7c:	e007      	b.n	8002d8e <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	0018      	movs	r0, r3
 8002d82:	f000 f9ed 	bl	8003160 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	0018      	movs	r0, r3
 8002d8a:	f000 f9f1 	bl	8003170 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2200      	movs	r2, #0
 8002d92:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	691b      	ldr	r3, [r3, #16]
 8002d9a:	2201      	movs	r2, #1
 8002d9c:	4013      	ands	r3, r2
 8002d9e:	2b01      	cmp	r3, #1
 8002da0:	d10f      	bne.n	8002dc2 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	68db      	ldr	r3, [r3, #12]
 8002da8:	2201      	movs	r2, #1
 8002daa:	4013      	ands	r3, r2
 8002dac:	2b01      	cmp	r3, #1
 8002dae:	d108      	bne.n	8002dc2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	2202      	movs	r2, #2
 8002db6:	4252      	negs	r2, r2
 8002db8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	0018      	movs	r0, r3
 8002dbe:	f000 f9c7 	bl	8003150 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	691b      	ldr	r3, [r3, #16]
 8002dc8:	2240      	movs	r2, #64	; 0x40
 8002dca:	4013      	ands	r3, r2
 8002dcc:	2b40      	cmp	r3, #64	; 0x40
 8002dce:	d10f      	bne.n	8002df0 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	68db      	ldr	r3, [r3, #12]
 8002dd6:	2240      	movs	r2, #64	; 0x40
 8002dd8:	4013      	ands	r3, r2
 8002dda:	2b40      	cmp	r3, #64	; 0x40
 8002ddc:	d108      	bne.n	8002df0 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	2241      	movs	r2, #65	; 0x41
 8002de4:	4252      	negs	r2, r2
 8002de6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	0018      	movs	r0, r3
 8002dec:	f000 f9c8 	bl	8003180 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002df0:	46c0      	nop			; (mov r8, r8)
 8002df2:	46bd      	mov	sp, r7
 8002df4:	b002      	add	sp, #8
 8002df6:	bd80      	pop	{r7, pc}

08002df8 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b086      	sub	sp, #24
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	60f8      	str	r0, [r7, #12]
 8002e00:	60b9      	str	r1, [r7, #8]
 8002e02:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e04:	2317      	movs	r3, #23
 8002e06:	18fb      	adds	r3, r7, r3
 8002e08:	2200      	movs	r2, #0
 8002e0a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	2238      	movs	r2, #56	; 0x38
 8002e10:	5c9b      	ldrb	r3, [r3, r2]
 8002e12:	2b01      	cmp	r3, #1
 8002e14:	d101      	bne.n	8002e1a <HAL_TIM_IC_ConfigChannel+0x22>
 8002e16:	2302      	movs	r3, #2
 8002e18:	e08c      	b.n	8002f34 <HAL_TIM_IC_ConfigChannel+0x13c>
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	2238      	movs	r2, #56	; 0x38
 8002e1e:	2101      	movs	r1, #1
 8002e20:	5499      	strb	r1, [r3, r2]

  if (Channel == TIM_CHANNEL_1)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d11b      	bne.n	8002e60 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	6818      	ldr	r0, [r3, #0]
 8002e2c:	68bb      	ldr	r3, [r7, #8]
 8002e2e:	6819      	ldr	r1, [r3, #0]
 8002e30:	68bb      	ldr	r3, [r7, #8]
 8002e32:	685a      	ldr	r2, [r3, #4]
 8002e34:	68bb      	ldr	r3, [r7, #8]
 8002e36:	68db      	ldr	r3, [r3, #12]
 8002e38:	f000 f9f4 	bl	8003224 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	699a      	ldr	r2, [r3, #24]
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	210c      	movs	r1, #12
 8002e48:	438a      	bics	r2, r1
 8002e4a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	6999      	ldr	r1, [r3, #24]
 8002e52:	68bb      	ldr	r3, [r7, #8]
 8002e54:	689a      	ldr	r2, [r3, #8]
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	430a      	orrs	r2, r1
 8002e5c:	619a      	str	r2, [r3, #24]
 8002e5e:	e062      	b.n	8002f26 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2b04      	cmp	r3, #4
 8002e64:	d11c      	bne.n	8002ea0 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	6818      	ldr	r0, [r3, #0]
 8002e6a:	68bb      	ldr	r3, [r7, #8]
 8002e6c:	6819      	ldr	r1, [r3, #0]
 8002e6e:	68bb      	ldr	r3, [r7, #8]
 8002e70:	685a      	ldr	r2, [r3, #4]
 8002e72:	68bb      	ldr	r3, [r7, #8]
 8002e74:	68db      	ldr	r3, [r3, #12]
 8002e76:	f000 fa53 	bl	8003320 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	699a      	ldr	r2, [r3, #24]
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	492d      	ldr	r1, [pc, #180]	; (8002f3c <HAL_TIM_IC_ConfigChannel+0x144>)
 8002e86:	400a      	ands	r2, r1
 8002e88:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	6999      	ldr	r1, [r3, #24]
 8002e90:	68bb      	ldr	r3, [r7, #8]
 8002e92:	689b      	ldr	r3, [r3, #8]
 8002e94:	021a      	lsls	r2, r3, #8
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	430a      	orrs	r2, r1
 8002e9c:	619a      	str	r2, [r3, #24]
 8002e9e:	e042      	b.n	8002f26 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2b08      	cmp	r3, #8
 8002ea4:	d11b      	bne.n	8002ede <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	6818      	ldr	r0, [r3, #0]
 8002eaa:	68bb      	ldr	r3, [r7, #8]
 8002eac:	6819      	ldr	r1, [r3, #0]
 8002eae:	68bb      	ldr	r3, [r7, #8]
 8002eb0:	685a      	ldr	r2, [r3, #4]
 8002eb2:	68bb      	ldr	r3, [r7, #8]
 8002eb4:	68db      	ldr	r3, [r3, #12]
 8002eb6:	f000 faa7 	bl	8003408 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	69da      	ldr	r2, [r3, #28]
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	210c      	movs	r1, #12
 8002ec6:	438a      	bics	r2, r1
 8002ec8:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	69d9      	ldr	r1, [r3, #28]
 8002ed0:	68bb      	ldr	r3, [r7, #8]
 8002ed2:	689a      	ldr	r2, [r3, #8]
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	430a      	orrs	r2, r1
 8002eda:	61da      	str	r2, [r3, #28]
 8002edc:	e023      	b.n	8002f26 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_4)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2b0c      	cmp	r3, #12
 8002ee2:	d11c      	bne.n	8002f1e <HAL_TIM_IC_ConfigChannel+0x126>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	6818      	ldr	r0, [r3, #0]
 8002ee8:	68bb      	ldr	r3, [r7, #8]
 8002eea:	6819      	ldr	r1, [r3, #0]
 8002eec:	68bb      	ldr	r3, [r7, #8]
 8002eee:	685a      	ldr	r2, [r3, #4]
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	68db      	ldr	r3, [r3, #12]
 8002ef4:	f000 fac8 	bl	8003488 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	69da      	ldr	r2, [r3, #28]
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	490e      	ldr	r1, [pc, #56]	; (8002f3c <HAL_TIM_IC_ConfigChannel+0x144>)
 8002f04:	400a      	ands	r2, r1
 8002f06:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	69d9      	ldr	r1, [r3, #28]
 8002f0e:	68bb      	ldr	r3, [r7, #8]
 8002f10:	689b      	ldr	r3, [r3, #8]
 8002f12:	021a      	lsls	r2, r3, #8
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	430a      	orrs	r2, r1
 8002f1a:	61da      	str	r2, [r3, #28]
 8002f1c:	e003      	b.n	8002f26 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else
  {
    status = HAL_ERROR;
 8002f1e:	2317      	movs	r3, #23
 8002f20:	18fb      	adds	r3, r7, r3
 8002f22:	2201      	movs	r2, #1
 8002f24:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(htim);
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	2238      	movs	r2, #56	; 0x38
 8002f2a:	2100      	movs	r1, #0
 8002f2c:	5499      	strb	r1, [r3, r2]

  return status;
 8002f2e:	2317      	movs	r3, #23
 8002f30:	18fb      	adds	r3, r7, r3
 8002f32:	781b      	ldrb	r3, [r3, #0]
}
 8002f34:	0018      	movs	r0, r3
 8002f36:	46bd      	mov	sp, r7
 8002f38:	b006      	add	sp, #24
 8002f3a:	bd80      	pop	{r7, pc}
 8002f3c:	fffff3ff 	.word	0xfffff3ff

08002f40 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b084      	sub	sp, #16
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
 8002f48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f4a:	230f      	movs	r3, #15
 8002f4c:	18fb      	adds	r3, r7, r3
 8002f4e:	2200      	movs	r2, #0
 8002f50:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2238      	movs	r2, #56	; 0x38
 8002f56:	5c9b      	ldrb	r3, [r3, r2]
 8002f58:	2b01      	cmp	r3, #1
 8002f5a:	d101      	bne.n	8002f60 <HAL_TIM_ConfigClockSource+0x20>
 8002f5c:	2302      	movs	r3, #2
 8002f5e:	e0bc      	b.n	80030da <HAL_TIM_ConfigClockSource+0x19a>
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2238      	movs	r2, #56	; 0x38
 8002f64:	2101      	movs	r1, #1
 8002f66:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2239      	movs	r2, #57	; 0x39
 8002f6c:	2102      	movs	r1, #2
 8002f6e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	689b      	ldr	r3, [r3, #8]
 8002f76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002f78:	68bb      	ldr	r3, [r7, #8]
 8002f7a:	2277      	movs	r2, #119	; 0x77
 8002f7c:	4393      	bics	r3, r2
 8002f7e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002f80:	68bb      	ldr	r3, [r7, #8]
 8002f82:	4a58      	ldr	r2, [pc, #352]	; (80030e4 <HAL_TIM_ConfigClockSource+0x1a4>)
 8002f84:	4013      	ands	r3, r2
 8002f86:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	68ba      	ldr	r2, [r7, #8]
 8002f8e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	2280      	movs	r2, #128	; 0x80
 8002f96:	0192      	lsls	r2, r2, #6
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d040      	beq.n	800301e <HAL_TIM_ConfigClockSource+0xde>
 8002f9c:	2280      	movs	r2, #128	; 0x80
 8002f9e:	0192      	lsls	r2, r2, #6
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d900      	bls.n	8002fa6 <HAL_TIM_ConfigClockSource+0x66>
 8002fa4:	e088      	b.n	80030b8 <HAL_TIM_ConfigClockSource+0x178>
 8002fa6:	2280      	movs	r2, #128	; 0x80
 8002fa8:	0152      	lsls	r2, r2, #5
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d100      	bne.n	8002fb0 <HAL_TIM_ConfigClockSource+0x70>
 8002fae:	e088      	b.n	80030c2 <HAL_TIM_ConfigClockSource+0x182>
 8002fb0:	2280      	movs	r2, #128	; 0x80
 8002fb2:	0152      	lsls	r2, r2, #5
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d900      	bls.n	8002fba <HAL_TIM_ConfigClockSource+0x7a>
 8002fb8:	e07e      	b.n	80030b8 <HAL_TIM_ConfigClockSource+0x178>
 8002fba:	2b70      	cmp	r3, #112	; 0x70
 8002fbc:	d018      	beq.n	8002ff0 <HAL_TIM_ConfigClockSource+0xb0>
 8002fbe:	d900      	bls.n	8002fc2 <HAL_TIM_ConfigClockSource+0x82>
 8002fc0:	e07a      	b.n	80030b8 <HAL_TIM_ConfigClockSource+0x178>
 8002fc2:	2b60      	cmp	r3, #96	; 0x60
 8002fc4:	d04f      	beq.n	8003066 <HAL_TIM_ConfigClockSource+0x126>
 8002fc6:	d900      	bls.n	8002fca <HAL_TIM_ConfigClockSource+0x8a>
 8002fc8:	e076      	b.n	80030b8 <HAL_TIM_ConfigClockSource+0x178>
 8002fca:	2b50      	cmp	r3, #80	; 0x50
 8002fcc:	d03b      	beq.n	8003046 <HAL_TIM_ConfigClockSource+0x106>
 8002fce:	d900      	bls.n	8002fd2 <HAL_TIM_ConfigClockSource+0x92>
 8002fd0:	e072      	b.n	80030b8 <HAL_TIM_ConfigClockSource+0x178>
 8002fd2:	2b40      	cmp	r3, #64	; 0x40
 8002fd4:	d057      	beq.n	8003086 <HAL_TIM_ConfigClockSource+0x146>
 8002fd6:	d900      	bls.n	8002fda <HAL_TIM_ConfigClockSource+0x9a>
 8002fd8:	e06e      	b.n	80030b8 <HAL_TIM_ConfigClockSource+0x178>
 8002fda:	2b30      	cmp	r3, #48	; 0x30
 8002fdc:	d063      	beq.n	80030a6 <HAL_TIM_ConfigClockSource+0x166>
 8002fde:	d86b      	bhi.n	80030b8 <HAL_TIM_ConfigClockSource+0x178>
 8002fe0:	2b20      	cmp	r3, #32
 8002fe2:	d060      	beq.n	80030a6 <HAL_TIM_ConfigClockSource+0x166>
 8002fe4:	d868      	bhi.n	80030b8 <HAL_TIM_ConfigClockSource+0x178>
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d05d      	beq.n	80030a6 <HAL_TIM_ConfigClockSource+0x166>
 8002fea:	2b10      	cmp	r3, #16
 8002fec:	d05b      	beq.n	80030a6 <HAL_TIM_ConfigClockSource+0x166>
 8002fee:	e063      	b.n	80030b8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6818      	ldr	r0, [r3, #0]
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	6899      	ldr	r1, [r3, #8]
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	685a      	ldr	r2, [r3, #4]
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	68db      	ldr	r3, [r3, #12]
 8003000:	f000 faa2 	bl	8003548 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	689b      	ldr	r3, [r3, #8]
 800300a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800300c:	68bb      	ldr	r3, [r7, #8]
 800300e:	2277      	movs	r2, #119	; 0x77
 8003010:	4313      	orrs	r3, r2
 8003012:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	68ba      	ldr	r2, [r7, #8]
 800301a:	609a      	str	r2, [r3, #8]
      break;
 800301c:	e052      	b.n	80030c4 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6818      	ldr	r0, [r3, #0]
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	6899      	ldr	r1, [r3, #8]
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	685a      	ldr	r2, [r3, #4]
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	68db      	ldr	r3, [r3, #12]
 800302e:	f000 fa8b 	bl	8003548 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	689a      	ldr	r2, [r3, #8]
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	2180      	movs	r1, #128	; 0x80
 800303e:	01c9      	lsls	r1, r1, #7
 8003040:	430a      	orrs	r2, r1
 8003042:	609a      	str	r2, [r3, #8]
      break;
 8003044:	e03e      	b.n	80030c4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6818      	ldr	r0, [r3, #0]
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	6859      	ldr	r1, [r3, #4]
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	68db      	ldr	r3, [r3, #12]
 8003052:	001a      	movs	r2, r3
 8003054:	f000 f936 	bl	80032c4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	2150      	movs	r1, #80	; 0x50
 800305e:	0018      	movs	r0, r3
 8003060:	f000 fa58 	bl	8003514 <TIM_ITRx_SetConfig>
      break;
 8003064:	e02e      	b.n	80030c4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6818      	ldr	r0, [r3, #0]
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	6859      	ldr	r1, [r3, #4]
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	68db      	ldr	r3, [r3, #12]
 8003072:	001a      	movs	r2, r3
 8003074:	f000 f996 	bl	80033a4 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	2160      	movs	r1, #96	; 0x60
 800307e:	0018      	movs	r0, r3
 8003080:	f000 fa48 	bl	8003514 <TIM_ITRx_SetConfig>
      break;
 8003084:	e01e      	b.n	80030c4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6818      	ldr	r0, [r3, #0]
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	6859      	ldr	r1, [r3, #4]
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	68db      	ldr	r3, [r3, #12]
 8003092:	001a      	movs	r2, r3
 8003094:	f000 f916 	bl	80032c4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	2140      	movs	r1, #64	; 0x40
 800309e:	0018      	movs	r0, r3
 80030a0:	f000 fa38 	bl	8003514 <TIM_ITRx_SetConfig>
      break;
 80030a4:	e00e      	b.n	80030c4 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681a      	ldr	r2, [r3, #0]
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	0019      	movs	r1, r3
 80030b0:	0010      	movs	r0, r2
 80030b2:	f000 fa2f 	bl	8003514 <TIM_ITRx_SetConfig>
      break;
 80030b6:	e005      	b.n	80030c4 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80030b8:	230f      	movs	r3, #15
 80030ba:	18fb      	adds	r3, r7, r3
 80030bc:	2201      	movs	r2, #1
 80030be:	701a      	strb	r2, [r3, #0]
      break;
 80030c0:	e000      	b.n	80030c4 <HAL_TIM_ConfigClockSource+0x184>
      break;
 80030c2:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2239      	movs	r2, #57	; 0x39
 80030c8:	2101      	movs	r1, #1
 80030ca:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2238      	movs	r2, #56	; 0x38
 80030d0:	2100      	movs	r1, #0
 80030d2:	5499      	strb	r1, [r3, r2]

  return status;
 80030d4:	230f      	movs	r3, #15
 80030d6:	18fb      	adds	r3, r7, r3
 80030d8:	781b      	ldrb	r3, [r3, #0]
}
 80030da:	0018      	movs	r0, r3
 80030dc:	46bd      	mov	sp, r7
 80030de:	b004      	add	sp, #16
 80030e0:	bd80      	pop	{r7, pc}
 80030e2:	46c0      	nop			; (mov r8, r8)
 80030e4:	ffff00ff 	.word	0xffff00ff

080030e8 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b084      	sub	sp, #16
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
 80030f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80030f2:	2300      	movs	r3, #0
 80030f4:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	2b0c      	cmp	r3, #12
 80030fa:	d01e      	beq.n	800313a <HAL_TIM_ReadCapturedValue+0x52>
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	2b0c      	cmp	r3, #12
 8003100:	d820      	bhi.n	8003144 <HAL_TIM_ReadCapturedValue+0x5c>
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	2b08      	cmp	r3, #8
 8003106:	d013      	beq.n	8003130 <HAL_TIM_ReadCapturedValue+0x48>
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	2b08      	cmp	r3, #8
 800310c:	d81a      	bhi.n	8003144 <HAL_TIM_ReadCapturedValue+0x5c>
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	2b00      	cmp	r3, #0
 8003112:	d003      	beq.n	800311c <HAL_TIM_ReadCapturedValue+0x34>
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	2b04      	cmp	r3, #4
 8003118:	d005      	beq.n	8003126 <HAL_TIM_ReadCapturedValue+0x3e>

      break;
    }

    default:
      break;
 800311a:	e013      	b.n	8003144 <HAL_TIM_ReadCapturedValue+0x5c>
      tmpreg =  htim->Instance->CCR1;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003122:	60fb      	str	r3, [r7, #12]
      break;
 8003124:	e00f      	b.n	8003146 <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR2;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800312c:	60fb      	str	r3, [r7, #12]
      break;
 800312e:	e00a      	b.n	8003146 <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR3;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003136:	60fb      	str	r3, [r7, #12]
      break;
 8003138:	e005      	b.n	8003146 <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR4;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003140:	60fb      	str	r3, [r7, #12]
      break;
 8003142:	e000      	b.n	8003146 <HAL_TIM_ReadCapturedValue+0x5e>
      break;
 8003144:	46c0      	nop			; (mov r8, r8)
  }

  return tmpreg;
 8003146:	68fb      	ldr	r3, [r7, #12]
}
 8003148:	0018      	movs	r0, r3
 800314a:	46bd      	mov	sp, r7
 800314c:	b004      	add	sp, #16
 800314e:	bd80      	pop	{r7, pc}

08003150 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b082      	sub	sp, #8
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003158:	46c0      	nop			; (mov r8, r8)
 800315a:	46bd      	mov	sp, r7
 800315c:	b002      	add	sp, #8
 800315e:	bd80      	pop	{r7, pc}

08003160 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b082      	sub	sp, #8
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003168:	46c0      	nop			; (mov r8, r8)
 800316a:	46bd      	mov	sp, r7
 800316c:	b002      	add	sp, #8
 800316e:	bd80      	pop	{r7, pc}

08003170 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b082      	sub	sp, #8
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003178:	46c0      	nop			; (mov r8, r8)
 800317a:	46bd      	mov	sp, r7
 800317c:	b002      	add	sp, #8
 800317e:	bd80      	pop	{r7, pc}

08003180 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b082      	sub	sp, #8
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003188:	46c0      	nop			; (mov r8, r8)
 800318a:	46bd      	mov	sp, r7
 800318c:	b002      	add	sp, #8
 800318e:	bd80      	pop	{r7, pc}

08003190 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b084      	sub	sp, #16
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
 8003198:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80031a0:	687a      	ldr	r2, [r7, #4]
 80031a2:	2380      	movs	r3, #128	; 0x80
 80031a4:	05db      	lsls	r3, r3, #23
 80031a6:	429a      	cmp	r2, r3
 80031a8:	d003      	beq.n	80031b2 <TIM_Base_SetConfig+0x22>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	4a1b      	ldr	r2, [pc, #108]	; (800321c <TIM_Base_SetConfig+0x8c>)
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d108      	bne.n	80031c4 <TIM_Base_SetConfig+0x34>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	2270      	movs	r2, #112	; 0x70
 80031b6:	4393      	bics	r3, r2
 80031b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	685b      	ldr	r3, [r3, #4]
 80031be:	68fa      	ldr	r2, [r7, #12]
 80031c0:	4313      	orrs	r3, r2
 80031c2:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80031c4:	687a      	ldr	r2, [r7, #4]
 80031c6:	2380      	movs	r3, #128	; 0x80
 80031c8:	05db      	lsls	r3, r3, #23
 80031ca:	429a      	cmp	r2, r3
 80031cc:	d003      	beq.n	80031d6 <TIM_Base_SetConfig+0x46>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	4a12      	ldr	r2, [pc, #72]	; (800321c <TIM_Base_SetConfig+0x8c>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d108      	bne.n	80031e8 <TIM_Base_SetConfig+0x58>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	4a11      	ldr	r2, [pc, #68]	; (8003220 <TIM_Base_SetConfig+0x90>)
 80031da:	4013      	ands	r3, r2
 80031dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	68db      	ldr	r3, [r3, #12]
 80031e2:	68fa      	ldr	r2, [r7, #12]
 80031e4:	4313      	orrs	r3, r2
 80031e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	2280      	movs	r2, #128	; 0x80
 80031ec:	4393      	bics	r3, r2
 80031ee:	001a      	movs	r2, r3
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	691b      	ldr	r3, [r3, #16]
 80031f4:	4313      	orrs	r3, r2
 80031f6:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	68fa      	ldr	r2, [r7, #12]
 80031fc:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	689a      	ldr	r2, [r3, #8]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	681a      	ldr	r2, [r3, #0]
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	2201      	movs	r2, #1
 8003212:	615a      	str	r2, [r3, #20]
}
 8003214:	46c0      	nop			; (mov r8, r8)
 8003216:	46bd      	mov	sp, r7
 8003218:	b004      	add	sp, #16
 800321a:	bd80      	pop	{r7, pc}
 800321c:	40010800 	.word	0x40010800
 8003220:	fffffcff 	.word	0xfffffcff

08003224 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b086      	sub	sp, #24
 8003228:	af00      	add	r7, sp, #0
 800322a:	60f8      	str	r0, [r7, #12]
 800322c:	60b9      	str	r1, [r7, #8]
 800322e:	607a      	str	r2, [r7, #4]
 8003230:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	6a1b      	ldr	r3, [r3, #32]
 8003236:	2201      	movs	r2, #1
 8003238:	4393      	bics	r3, r2
 800323a:	001a      	movs	r2, r3
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	699b      	ldr	r3, [r3, #24]
 8003244:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	6a1b      	ldr	r3, [r3, #32]
 800324a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800324c:	68fa      	ldr	r2, [r7, #12]
 800324e:	2380      	movs	r3, #128	; 0x80
 8003250:	05db      	lsls	r3, r3, #23
 8003252:	429a      	cmp	r2, r3
 8003254:	d003      	beq.n	800325e <TIM_TI1_SetConfig+0x3a>
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	4a19      	ldr	r2, [pc, #100]	; (80032c0 <TIM_TI1_SetConfig+0x9c>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d101      	bne.n	8003262 <TIM_TI1_SetConfig+0x3e>
 800325e:	2301      	movs	r3, #1
 8003260:	e000      	b.n	8003264 <TIM_TI1_SetConfig+0x40>
 8003262:	2300      	movs	r3, #0
 8003264:	2b00      	cmp	r3, #0
 8003266:	d008      	beq.n	800327a <TIM_TI1_SetConfig+0x56>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8003268:	697b      	ldr	r3, [r7, #20]
 800326a:	2203      	movs	r2, #3
 800326c:	4393      	bics	r3, r2
 800326e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8003270:	697a      	ldr	r2, [r7, #20]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	4313      	orrs	r3, r2
 8003276:	617b      	str	r3, [r7, #20]
 8003278:	e003      	b.n	8003282 <TIM_TI1_SetConfig+0x5e>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800327a:	697b      	ldr	r3, [r7, #20]
 800327c:	2201      	movs	r2, #1
 800327e:	4313      	orrs	r3, r2
 8003280:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003282:	697b      	ldr	r3, [r7, #20]
 8003284:	22f0      	movs	r2, #240	; 0xf0
 8003286:	4393      	bics	r3, r2
 8003288:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	011b      	lsls	r3, r3, #4
 800328e:	22ff      	movs	r2, #255	; 0xff
 8003290:	4013      	ands	r3, r2
 8003292:	697a      	ldr	r2, [r7, #20]
 8003294:	4313      	orrs	r3, r2
 8003296:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003298:	693b      	ldr	r3, [r7, #16]
 800329a:	220a      	movs	r2, #10
 800329c:	4393      	bics	r3, r2
 800329e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80032a0:	68bb      	ldr	r3, [r7, #8]
 80032a2:	220a      	movs	r2, #10
 80032a4:	4013      	ands	r3, r2
 80032a6:	693a      	ldr	r2, [r7, #16]
 80032a8:	4313      	orrs	r3, r2
 80032aa:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	697a      	ldr	r2, [r7, #20]
 80032b0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	693a      	ldr	r2, [r7, #16]
 80032b6:	621a      	str	r2, [r3, #32]
}
 80032b8:	46c0      	nop			; (mov r8, r8)
 80032ba:	46bd      	mov	sp, r7
 80032bc:	b006      	add	sp, #24
 80032be:	bd80      	pop	{r7, pc}
 80032c0:	40010800 	.word	0x40010800

080032c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b086      	sub	sp, #24
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	60f8      	str	r0, [r7, #12]
 80032cc:	60b9      	str	r1, [r7, #8]
 80032ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	6a1b      	ldr	r3, [r3, #32]
 80032d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	6a1b      	ldr	r3, [r3, #32]
 80032da:	2201      	movs	r2, #1
 80032dc:	4393      	bics	r3, r2
 80032de:	001a      	movs	r2, r3
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	699b      	ldr	r3, [r3, #24]
 80032e8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80032ea:	693b      	ldr	r3, [r7, #16]
 80032ec:	22f0      	movs	r2, #240	; 0xf0
 80032ee:	4393      	bics	r3, r2
 80032f0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	011b      	lsls	r3, r3, #4
 80032f6:	693a      	ldr	r2, [r7, #16]
 80032f8:	4313      	orrs	r3, r2
 80032fa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80032fc:	697b      	ldr	r3, [r7, #20]
 80032fe:	220a      	movs	r2, #10
 8003300:	4393      	bics	r3, r2
 8003302:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003304:	697a      	ldr	r2, [r7, #20]
 8003306:	68bb      	ldr	r3, [r7, #8]
 8003308:	4313      	orrs	r3, r2
 800330a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	693a      	ldr	r2, [r7, #16]
 8003310:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	697a      	ldr	r2, [r7, #20]
 8003316:	621a      	str	r2, [r3, #32]
}
 8003318:	46c0      	nop			; (mov r8, r8)
 800331a:	46bd      	mov	sp, r7
 800331c:	b006      	add	sp, #24
 800331e:	bd80      	pop	{r7, pc}

08003320 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b086      	sub	sp, #24
 8003324:	af00      	add	r7, sp, #0
 8003326:	60f8      	str	r0, [r7, #12]
 8003328:	60b9      	str	r1, [r7, #8]
 800332a:	607a      	str	r2, [r7, #4]
 800332c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	6a1b      	ldr	r3, [r3, #32]
 8003332:	2210      	movs	r2, #16
 8003334:	4393      	bics	r3, r2
 8003336:	001a      	movs	r2, r3
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	699b      	ldr	r3, [r3, #24]
 8003340:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	6a1b      	ldr	r3, [r3, #32]
 8003346:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8003348:	697b      	ldr	r3, [r7, #20]
 800334a:	4a14      	ldr	r2, [pc, #80]	; (800339c <TIM_TI2_SetConfig+0x7c>)
 800334c:	4013      	ands	r3, r2
 800334e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	021b      	lsls	r3, r3, #8
 8003354:	697a      	ldr	r2, [r7, #20]
 8003356:	4313      	orrs	r3, r2
 8003358:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800335a:	697b      	ldr	r3, [r7, #20]
 800335c:	4a10      	ldr	r2, [pc, #64]	; (80033a0 <TIM_TI2_SetConfig+0x80>)
 800335e:	4013      	ands	r3, r2
 8003360:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	031b      	lsls	r3, r3, #12
 8003366:	041b      	lsls	r3, r3, #16
 8003368:	0c1b      	lsrs	r3, r3, #16
 800336a:	697a      	ldr	r2, [r7, #20]
 800336c:	4313      	orrs	r3, r2
 800336e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003370:	693b      	ldr	r3, [r7, #16]
 8003372:	22a0      	movs	r2, #160	; 0xa0
 8003374:	4393      	bics	r3, r2
 8003376:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8003378:	68bb      	ldr	r3, [r7, #8]
 800337a:	011b      	lsls	r3, r3, #4
 800337c:	22a0      	movs	r2, #160	; 0xa0
 800337e:	4013      	ands	r3, r2
 8003380:	693a      	ldr	r2, [r7, #16]
 8003382:	4313      	orrs	r3, r2
 8003384:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	697a      	ldr	r2, [r7, #20]
 800338a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	693a      	ldr	r2, [r7, #16]
 8003390:	621a      	str	r2, [r3, #32]
}
 8003392:	46c0      	nop			; (mov r8, r8)
 8003394:	46bd      	mov	sp, r7
 8003396:	b006      	add	sp, #24
 8003398:	bd80      	pop	{r7, pc}
 800339a:	46c0      	nop			; (mov r8, r8)
 800339c:	fffffcff 	.word	0xfffffcff
 80033a0:	ffff0fff 	.word	0xffff0fff

080033a4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b086      	sub	sp, #24
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	60f8      	str	r0, [r7, #12]
 80033ac:	60b9      	str	r1, [r7, #8]
 80033ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	6a1b      	ldr	r3, [r3, #32]
 80033b4:	2210      	movs	r2, #16
 80033b6:	4393      	bics	r3, r2
 80033b8:	001a      	movs	r2, r3
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	699b      	ldr	r3, [r3, #24]
 80033c2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	6a1b      	ldr	r3, [r3, #32]
 80033c8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80033ca:	697b      	ldr	r3, [r7, #20]
 80033cc:	4a0d      	ldr	r2, [pc, #52]	; (8003404 <TIM_TI2_ConfigInputStage+0x60>)
 80033ce:	4013      	ands	r3, r2
 80033d0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	031b      	lsls	r3, r3, #12
 80033d6:	697a      	ldr	r2, [r7, #20]
 80033d8:	4313      	orrs	r3, r2
 80033da:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80033dc:	693b      	ldr	r3, [r7, #16]
 80033de:	22a0      	movs	r2, #160	; 0xa0
 80033e0:	4393      	bics	r3, r2
 80033e2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80033e4:	68bb      	ldr	r3, [r7, #8]
 80033e6:	011b      	lsls	r3, r3, #4
 80033e8:	693a      	ldr	r2, [r7, #16]
 80033ea:	4313      	orrs	r3, r2
 80033ec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	697a      	ldr	r2, [r7, #20]
 80033f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	693a      	ldr	r2, [r7, #16]
 80033f8:	621a      	str	r2, [r3, #32]
}
 80033fa:	46c0      	nop			; (mov r8, r8)
 80033fc:	46bd      	mov	sp, r7
 80033fe:	b006      	add	sp, #24
 8003400:	bd80      	pop	{r7, pc}
 8003402:	46c0      	nop			; (mov r8, r8)
 8003404:	ffff0fff 	.word	0xffff0fff

08003408 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b086      	sub	sp, #24
 800340c:	af00      	add	r7, sp, #0
 800340e:	60f8      	str	r0, [r7, #12]
 8003410:	60b9      	str	r1, [r7, #8]
 8003412:	607a      	str	r2, [r7, #4]
 8003414:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	6a1b      	ldr	r3, [r3, #32]
 800341a:	4a19      	ldr	r2, [pc, #100]	; (8003480 <TIM_TI3_SetConfig+0x78>)
 800341c:	401a      	ands	r2, r3
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	69db      	ldr	r3, [r3, #28]
 8003426:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	6a1b      	ldr	r3, [r3, #32]
 800342c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800342e:	697b      	ldr	r3, [r7, #20]
 8003430:	2203      	movs	r2, #3
 8003432:	4393      	bics	r3, r2
 8003434:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8003436:	697a      	ldr	r2, [r7, #20]
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	4313      	orrs	r3, r2
 800343c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800343e:	697b      	ldr	r3, [r7, #20]
 8003440:	22f0      	movs	r2, #240	; 0xf0
 8003442:	4393      	bics	r3, r2
 8003444:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	011b      	lsls	r3, r3, #4
 800344a:	22ff      	movs	r2, #255	; 0xff
 800344c:	4013      	ands	r3, r2
 800344e:	697a      	ldr	r2, [r7, #20]
 8003450:	4313      	orrs	r3, r2
 8003452:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8003454:	693b      	ldr	r3, [r7, #16]
 8003456:	4a0b      	ldr	r2, [pc, #44]	; (8003484 <TIM_TI3_SetConfig+0x7c>)
 8003458:	4013      	ands	r3, r2
 800345a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800345c:	68bb      	ldr	r3, [r7, #8]
 800345e:	021a      	lsls	r2, r3, #8
 8003460:	23a0      	movs	r3, #160	; 0xa0
 8003462:	011b      	lsls	r3, r3, #4
 8003464:	4013      	ands	r3, r2
 8003466:	693a      	ldr	r2, [r7, #16]
 8003468:	4313      	orrs	r3, r2
 800346a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	697a      	ldr	r2, [r7, #20]
 8003470:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	693a      	ldr	r2, [r7, #16]
 8003476:	621a      	str	r2, [r3, #32]
}
 8003478:	46c0      	nop			; (mov r8, r8)
 800347a:	46bd      	mov	sp, r7
 800347c:	b006      	add	sp, #24
 800347e:	bd80      	pop	{r7, pc}
 8003480:	fffffeff 	.word	0xfffffeff
 8003484:	fffff5ff 	.word	0xfffff5ff

08003488 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b086      	sub	sp, #24
 800348c:	af00      	add	r7, sp, #0
 800348e:	60f8      	str	r0, [r7, #12]
 8003490:	60b9      	str	r1, [r7, #8]
 8003492:	607a      	str	r2, [r7, #4]
 8003494:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	6a1b      	ldr	r3, [r3, #32]
 800349a:	4a1a      	ldr	r2, [pc, #104]	; (8003504 <TIM_TI4_SetConfig+0x7c>)
 800349c:	401a      	ands	r2, r3
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	69db      	ldr	r3, [r3, #28]
 80034a6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	6a1b      	ldr	r3, [r3, #32]
 80034ac:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80034ae:	697b      	ldr	r3, [r7, #20]
 80034b0:	4a15      	ldr	r2, [pc, #84]	; (8003508 <TIM_TI4_SetConfig+0x80>)
 80034b2:	4013      	ands	r3, r2
 80034b4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	021b      	lsls	r3, r3, #8
 80034ba:	697a      	ldr	r2, [r7, #20]
 80034bc:	4313      	orrs	r3, r2
 80034be:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80034c0:	697b      	ldr	r3, [r7, #20]
 80034c2:	4a12      	ldr	r2, [pc, #72]	; (800350c <TIM_TI4_SetConfig+0x84>)
 80034c4:	4013      	ands	r3, r2
 80034c6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	031b      	lsls	r3, r3, #12
 80034cc:	041b      	lsls	r3, r3, #16
 80034ce:	0c1b      	lsrs	r3, r3, #16
 80034d0:	697a      	ldr	r2, [r7, #20]
 80034d2:	4313      	orrs	r3, r2
 80034d4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80034d6:	693b      	ldr	r3, [r7, #16]
 80034d8:	4a0d      	ldr	r2, [pc, #52]	; (8003510 <TIM_TI4_SetConfig+0x88>)
 80034da:	4013      	ands	r3, r2
 80034dc:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80034de:	68bb      	ldr	r3, [r7, #8]
 80034e0:	031a      	lsls	r2, r3, #12
 80034e2:	23a0      	movs	r3, #160	; 0xa0
 80034e4:	021b      	lsls	r3, r3, #8
 80034e6:	4013      	ands	r3, r2
 80034e8:	693a      	ldr	r2, [r7, #16]
 80034ea:	4313      	orrs	r3, r2
 80034ec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	697a      	ldr	r2, [r7, #20]
 80034f2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	693a      	ldr	r2, [r7, #16]
 80034f8:	621a      	str	r2, [r3, #32]
}
 80034fa:	46c0      	nop			; (mov r8, r8)
 80034fc:	46bd      	mov	sp, r7
 80034fe:	b006      	add	sp, #24
 8003500:	bd80      	pop	{r7, pc}
 8003502:	46c0      	nop			; (mov r8, r8)
 8003504:	ffffefff 	.word	0xffffefff
 8003508:	fffffcff 	.word	0xfffffcff
 800350c:	ffff0fff 	.word	0xffff0fff
 8003510:	ffff5fff 	.word	0xffff5fff

08003514 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b084      	sub	sp, #16
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
 800351c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	689b      	ldr	r3, [r3, #8]
 8003522:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	2270      	movs	r2, #112	; 0x70
 8003528:	4393      	bics	r3, r2
 800352a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800352c:	683a      	ldr	r2, [r7, #0]
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	4313      	orrs	r3, r2
 8003532:	2207      	movs	r2, #7
 8003534:	4313      	orrs	r3, r2
 8003536:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	68fa      	ldr	r2, [r7, #12]
 800353c:	609a      	str	r2, [r3, #8]
}
 800353e:	46c0      	nop			; (mov r8, r8)
 8003540:	46bd      	mov	sp, r7
 8003542:	b004      	add	sp, #16
 8003544:	bd80      	pop	{r7, pc}
	...

08003548 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b086      	sub	sp, #24
 800354c:	af00      	add	r7, sp, #0
 800354e:	60f8      	str	r0, [r7, #12]
 8003550:	60b9      	str	r1, [r7, #8]
 8003552:	607a      	str	r2, [r7, #4]
 8003554:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	689b      	ldr	r3, [r3, #8]
 800355a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800355c:	697b      	ldr	r3, [r7, #20]
 800355e:	4a09      	ldr	r2, [pc, #36]	; (8003584 <TIM_ETR_SetConfig+0x3c>)
 8003560:	4013      	ands	r3, r2
 8003562:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	021a      	lsls	r2, r3, #8
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	431a      	orrs	r2, r3
 800356c:	68bb      	ldr	r3, [r7, #8]
 800356e:	4313      	orrs	r3, r2
 8003570:	697a      	ldr	r2, [r7, #20]
 8003572:	4313      	orrs	r3, r2
 8003574:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	697a      	ldr	r2, [r7, #20]
 800357a:	609a      	str	r2, [r3, #8]
}
 800357c:	46c0      	nop			; (mov r8, r8)
 800357e:	46bd      	mov	sp, r7
 8003580:	b006      	add	sp, #24
 8003582:	bd80      	pop	{r7, pc}
 8003584:	ffff00ff 	.word	0xffff00ff

08003588 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b086      	sub	sp, #24
 800358c:	af00      	add	r7, sp, #0
 800358e:	60f8      	str	r0, [r7, #12]
 8003590:	60b9      	str	r1, [r7, #8]
 8003592:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003594:	68bb      	ldr	r3, [r7, #8]
 8003596:	221f      	movs	r2, #31
 8003598:	4013      	ands	r3, r2
 800359a:	2201      	movs	r2, #1
 800359c:	409a      	lsls	r2, r3
 800359e:	0013      	movs	r3, r2
 80035a0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	6a1b      	ldr	r3, [r3, #32]
 80035a6:	697a      	ldr	r2, [r7, #20]
 80035a8:	43d2      	mvns	r2, r2
 80035aa:	401a      	ands	r2, r3
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	6a1a      	ldr	r2, [r3, #32]
 80035b4:	68bb      	ldr	r3, [r7, #8]
 80035b6:	211f      	movs	r1, #31
 80035b8:	400b      	ands	r3, r1
 80035ba:	6879      	ldr	r1, [r7, #4]
 80035bc:	4099      	lsls	r1, r3
 80035be:	000b      	movs	r3, r1
 80035c0:	431a      	orrs	r2, r3
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	621a      	str	r2, [r3, #32]
}
 80035c6:	46c0      	nop			; (mov r8, r8)
 80035c8:	46bd      	mov	sp, r7
 80035ca:	b006      	add	sp, #24
 80035cc:	bd80      	pop	{r7, pc}
	...

080035d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b084      	sub	sp, #16
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
 80035d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2238      	movs	r2, #56	; 0x38
 80035de:	5c9b      	ldrb	r3, [r3, r2]
 80035e0:	2b01      	cmp	r3, #1
 80035e2:	d101      	bne.n	80035e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80035e4:	2302      	movs	r3, #2
 80035e6:	e03d      	b.n	8003664 <HAL_TIMEx_MasterConfigSynchronization+0x94>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2238      	movs	r2, #56	; 0x38
 80035ec:	2101      	movs	r1, #1
 80035ee:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2239      	movs	r2, #57	; 0x39
 80035f4:	2102      	movs	r1, #2
 80035f6:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	685b      	ldr	r3, [r3, #4]
 80035fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	689b      	ldr	r3, [r3, #8]
 8003606:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	2270      	movs	r2, #112	; 0x70
 800360c:	4393      	bics	r3, r2
 800360e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	68fa      	ldr	r2, [r7, #12]
 8003616:	4313      	orrs	r3, r2
 8003618:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	68fa      	ldr	r2, [r7, #12]
 8003620:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681a      	ldr	r2, [r3, #0]
 8003626:	2380      	movs	r3, #128	; 0x80
 8003628:	05db      	lsls	r3, r3, #23
 800362a:	429a      	cmp	r2, r3
 800362c:	d004      	beq.n	8003638 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4a0e      	ldr	r2, [pc, #56]	; (800366c <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
 8003634:	4293      	cmp	r3, r2
 8003636:	d10c      	bne.n	8003652 <HAL_TIMEx_MasterConfigSynchronization+0x82>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	2280      	movs	r2, #128	; 0x80
 800363c:	4393      	bics	r3, r2
 800363e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	68ba      	ldr	r2, [r7, #8]
 8003646:	4313      	orrs	r3, r2
 8003648:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	68ba      	ldr	r2, [r7, #8]
 8003650:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2239      	movs	r2, #57	; 0x39
 8003656:	2101      	movs	r1, #1
 8003658:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2238      	movs	r2, #56	; 0x38
 800365e:	2100      	movs	r1, #0
 8003660:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003662:	2300      	movs	r3, #0
}
 8003664:	0018      	movs	r0, r3
 8003666:	46bd      	mov	sp, r7
 8003668:	b004      	add	sp, #16
 800366a:	bd80      	pop	{r7, pc}
 800366c:	40010800 	.word	0x40010800

08003670 <__libc_init_array>:
 8003670:	b570      	push	{r4, r5, r6, lr}
 8003672:	2600      	movs	r6, #0
 8003674:	4d0c      	ldr	r5, [pc, #48]	; (80036a8 <__libc_init_array+0x38>)
 8003676:	4c0d      	ldr	r4, [pc, #52]	; (80036ac <__libc_init_array+0x3c>)
 8003678:	1b64      	subs	r4, r4, r5
 800367a:	10a4      	asrs	r4, r4, #2
 800367c:	42a6      	cmp	r6, r4
 800367e:	d109      	bne.n	8003694 <__libc_init_array+0x24>
 8003680:	2600      	movs	r6, #0
 8003682:	f000 f821 	bl	80036c8 <_init>
 8003686:	4d0a      	ldr	r5, [pc, #40]	; (80036b0 <__libc_init_array+0x40>)
 8003688:	4c0a      	ldr	r4, [pc, #40]	; (80036b4 <__libc_init_array+0x44>)
 800368a:	1b64      	subs	r4, r4, r5
 800368c:	10a4      	asrs	r4, r4, #2
 800368e:	42a6      	cmp	r6, r4
 8003690:	d105      	bne.n	800369e <__libc_init_array+0x2e>
 8003692:	bd70      	pop	{r4, r5, r6, pc}
 8003694:	00b3      	lsls	r3, r6, #2
 8003696:	58eb      	ldr	r3, [r5, r3]
 8003698:	4798      	blx	r3
 800369a:	3601      	adds	r6, #1
 800369c:	e7ee      	b.n	800367c <__libc_init_array+0xc>
 800369e:	00b3      	lsls	r3, r6, #2
 80036a0:	58eb      	ldr	r3, [r5, r3]
 80036a2:	4798      	blx	r3
 80036a4:	3601      	adds	r6, #1
 80036a6:	e7f2      	b.n	800368e <__libc_init_array+0x1e>
 80036a8:	08003704 	.word	0x08003704
 80036ac:	08003704 	.word	0x08003704
 80036b0:	08003704 	.word	0x08003704
 80036b4:	08003708 	.word	0x08003708

080036b8 <memset>:
 80036b8:	0003      	movs	r3, r0
 80036ba:	1882      	adds	r2, r0, r2
 80036bc:	4293      	cmp	r3, r2
 80036be:	d100      	bne.n	80036c2 <memset+0xa>
 80036c0:	4770      	bx	lr
 80036c2:	7019      	strb	r1, [r3, #0]
 80036c4:	3301      	adds	r3, #1
 80036c6:	e7f9      	b.n	80036bc <memset+0x4>

080036c8 <_init>:
 80036c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036ca:	46c0      	nop			; (mov r8, r8)
 80036cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80036ce:	bc08      	pop	{r3}
 80036d0:	469e      	mov	lr, r3
 80036d2:	4770      	bx	lr

080036d4 <_fini>:
 80036d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036d6:	46c0      	nop			; (mov r8, r8)
 80036d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80036da:	bc08      	pop	{r3}
 80036dc:	469e      	mov	lr, r3
 80036de:	4770      	bx	lr
