/* begin_generated_IBM_copyright_prolog                             */
/*                                                                  */
/* This is an automatically generated copyright prolog.             */
/* After initializing,  DO NOT MODIFY OR MOVE                       */
/*  --------------------------------------------------------------- */
/*                                                                  */
/* Licensed Materials - Property of IBM                             */
/* Blue Gene/Q                                                      */
/* (C) Copyright IBM Corp.  2010, 2012                              */
/* US Government Users Restricted Rights - Use, duplication or      */
/*   disclosure restricted by GSA ADP Schedule Contract with IBM    */
/*   Corp.                                                          */
/*                                                                  */
/* This software is available to you under the Eclipse Public       */
/* License (EPL).                                                   */
/*                                                                  */
/*  --------------------------------------------------------------- */
/*                                                                  */
/* end_generated_IBM_copyright_prolog                               */
#define pma_run_id 0 
#define scramble_enable 1
#define loopback_sd_en 0
#define loopback_pcs_en 0
#define loopback_sd_pcs 0
#define loopback_pma_en 0
#define prbs_en 0
#define prbs_mode 0
#define cycles_perx1 1
#define set_ti 0
#define trace_train_am 0
#define trace_prbs_am 0
#define en_data_err 0
#define en_pll_error 0
#define en_pcie 0
#define dump_muxsel 0
#define dump_muxsel_file ""
#define prbspat 0
#define prbspat_en 0
#define lindex_test 0
#define prbs_count 0
#define latency_m 4
#define latency_p 4