layout:     post
title:      Andgate
subtitle:   gate描述
date:       2020-05-29
author:     HH
header-img: img/post-bg-iWatch.jpg
catalog: true
tags:
    - VHG  

- 数字电路


- Git
- Verilog

# Andgate

```verilog
module top_module( 
    input a, 
    input b, 
    output out );
	assign out=a && b;
endmodule

```

