

================================================================
== Vivado HLS Report for 'popcount'
================================================================
* Date:           Wed Aug 12 22:41:38 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        DigitRec
* Solution:       solution
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.673|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.67>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%x_V_read = call i256 @_ssdm_op_Read.ap_auto.i256(i256 %x_V)"   --->   Operation 2 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i256 %x_V_read to i1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 3 'trunc' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp_cast = zext i1 %tmp_1 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 4 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 1)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 5 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_cast_8 = zext i1 %tmp_2 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 6 'zext' 'tmp_cast_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 2)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 7 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i1 %tmp_3 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 8 'zext' 'tmp_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 3)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 9 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i1 %tmp_4 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 10 'zext' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 4)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 11 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i1 %tmp_5 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 12 'zext' 'tmp_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 5)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 13 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i1 %tmp_6 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 14 'zext' 'tmp_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 6)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 15 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i1 %tmp_7 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 16 'zext' 'tmp_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 7)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 17 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i1 %tmp_8 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 18 'zext' 'tmp_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 8)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 19 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i1 %tmp_9 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 20 'zext' 'tmp_8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 9)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 21 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i1 %tmp_10 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 22 'zext' 'tmp_9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 10)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 23 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i1 %tmp_11 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 24 'zext' 'tmp_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 11)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 25 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i1 %tmp_12 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 26 'zext' 'tmp_10_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 12)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 27 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i1 %tmp_13 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 28 'zext' 'tmp_11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 13)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 29 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_12_cast = zext i1 %tmp_14 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 30 'zext' 'tmp_12_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 14)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 31 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_13_cast = zext i1 %tmp_15 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 32 'zext' 'tmp_13_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 15)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 33 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_14_cast = zext i1 %tmp_16 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 34 'zext' 'tmp_14_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 16)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 35 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_15_cast = zext i1 %tmp_17 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 36 'zext' 'tmp_15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 17)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 37 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_16_cast = zext i1 %tmp_18 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 38 'zext' 'tmp_16_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 18)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 39 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_17_cast = zext i1 %tmp_19 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 40 'zext' 'tmp_17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 19)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 41 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_18_cast = zext i1 %tmp_20 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 42 'zext' 'tmp_18_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 20)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 43 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i1 %tmp_21 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 44 'zext' 'tmp_19_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 21)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 45 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_20_cast = zext i1 %tmp_22 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 46 'zext' 'tmp_20_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 22)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 47 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_21_cast = zext i1 %tmp_23 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 48 'zext' 'tmp_21_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 23)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 49 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_22_cast = zext i1 %tmp_24 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 50 'zext' 'tmp_22_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 24)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 51 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_23_cast = zext i1 %tmp_25 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 52 'zext' 'tmp_23_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 25)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 53 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_24_cast = zext i1 %tmp_26 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 54 'zext' 'tmp_24_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 26)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 55 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_25_cast = zext i1 %tmp_27 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 56 'zext' 'tmp_25_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 27)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 57 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_26_cast = zext i1 %tmp_28 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 58 'zext' 'tmp_26_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 28)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 59 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_27_cast = zext i1 %tmp_29 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 60 'zext' 'tmp_27_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 29)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 61 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_28_cast = zext i1 %tmp_30 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 62 'zext' 'tmp_28_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 30)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 63 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_29_cast = zext i1 %tmp_31 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 64 'zext' 'tmp_29_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 31)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 65 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_30_cast = zext i1 %tmp_32 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 66 'zext' 'tmp_30_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 32)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 67 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_31_cast = zext i1 %tmp_33 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 68 'zext' 'tmp_31_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 33)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 69 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_32_cast = zext i1 %tmp_34 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 70 'zext' 'tmp_32_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 34)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 71 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_33_cast = zext i1 %tmp_35 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 72 'zext' 'tmp_33_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 35)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 73 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_34_cast = zext i1 %tmp_36 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 74 'zext' 'tmp_34_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 36)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 75 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_35_cast = zext i1 %tmp_37 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 76 'zext' 'tmp_35_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 37)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 77 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_36_cast = zext i1 %tmp_38 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 78 'zext' 'tmp_36_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 38)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 79 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_37_cast = zext i1 %tmp_39 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 80 'zext' 'tmp_37_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 39)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 81 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_38_cast = zext i1 %tmp_40 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 82 'zext' 'tmp_38_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 40)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 83 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_39_cast = zext i1 %tmp_41 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 84 'zext' 'tmp_39_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 41)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 85 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_40_cast = zext i1 %tmp_42 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 86 'zext' 'tmp_40_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 42)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 87 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_41_cast = zext i1 %tmp_43 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 88 'zext' 'tmp_41_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 43)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 89 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_42_cast = zext i1 %tmp_44 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 90 'zext' 'tmp_42_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 44)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 91 'bitselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_43_cast = zext i1 %tmp_45 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 92 'zext' 'tmp_43_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 45)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 93 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_44_cast = zext i1 %tmp_46 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 94 'zext' 'tmp_44_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 46)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 95 'bitselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_45_cast = zext i1 %tmp_47 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 96 'zext' 'tmp_45_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 47)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 97 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_46_cast = zext i1 %tmp_48 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 98 'zext' 'tmp_46_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 48)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 99 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_47_cast = zext i1 %tmp_49 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 100 'zext' 'tmp_47_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 49)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 101 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_48_cast = zext i1 %tmp_50 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 102 'zext' 'tmp_48_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 50)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 103 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_49_cast = zext i1 %tmp_51 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 104 'zext' 'tmp_49_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 51)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 105 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_50_cast = zext i1 %tmp_52 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 106 'zext' 'tmp_50_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 52)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 107 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_51_cast = zext i1 %tmp_53 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 108 'zext' 'tmp_51_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 53)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 109 'bitselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_52_cast = zext i1 %tmp_54 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 110 'zext' 'tmp_52_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 54)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 111 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_53_cast = zext i1 %tmp_55 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 112 'zext' 'tmp_53_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 55)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 113 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_54_cast = zext i1 %tmp_56 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 114 'zext' 'tmp_54_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 56)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 115 'bitselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_55_cast = zext i1 %tmp_57 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 116 'zext' 'tmp_55_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 57)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 117 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_56_cast = zext i1 %tmp_58 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 118 'zext' 'tmp_56_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 58)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 119 'bitselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_57_cast = zext i1 %tmp_59 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 120 'zext' 'tmp_57_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 59)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 121 'bitselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_58_cast = zext i1 %tmp_60 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 122 'zext' 'tmp_58_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 60)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 123 'bitselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_59_cast = zext i1 %tmp_61 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 124 'zext' 'tmp_59_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 61)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 125 'bitselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_60_cast = zext i1 %tmp_62 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 126 'zext' 'tmp_60_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 62)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 127 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_61_cast = zext i1 %tmp_63 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 128 'zext' 'tmp_61_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 63)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 129 'bitselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_62_cast = zext i1 %tmp_64 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 130 'zext' 'tmp_62_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 64)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 131 'bitselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_63_cast = zext i1 %tmp_65 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 132 'zext' 'tmp_63_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 65)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 133 'bitselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_64_cast = zext i1 %tmp_66 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 134 'zext' 'tmp_64_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_67 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 66)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 135 'bitselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_65_cast = zext i1 %tmp_67 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 136 'zext' 'tmp_65_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 67)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 137 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_66_cast = zext i1 %tmp_68 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 138 'zext' 'tmp_66_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 68)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 139 'bitselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_67_cast = zext i1 %tmp_69 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 140 'zext' 'tmp_67_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 69)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 141 'bitselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_68_cast = zext i1 %tmp_70 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 142 'zext' 'tmp_68_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 70)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 143 'bitselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_69_cast = zext i1 %tmp_71 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 144 'zext' 'tmp_69_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 71)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 145 'bitselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_70_cast = zext i1 %tmp_72 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 146 'zext' 'tmp_70_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_73 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 72)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 147 'bitselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_71_cast = zext i1 %tmp_73 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 148 'zext' 'tmp_71_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 73)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 149 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_72_cast = zext i1 %tmp_74 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 150 'zext' 'tmp_72_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 74)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 151 'bitselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_73_cast = zext i1 %tmp_75 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 152 'zext' 'tmp_73_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 75)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 153 'bitselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_74_cast = zext i1 %tmp_76 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 154 'zext' 'tmp_74_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 76)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 155 'bitselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_75_cast = zext i1 %tmp_77 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 156 'zext' 'tmp_75_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 77)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 157 'bitselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_76_cast = zext i1 %tmp_78 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 158 'zext' 'tmp_76_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 78)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 159 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_77_cast = zext i1 %tmp_79 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 160 'zext' 'tmp_77_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 79)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 161 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_78_cast = zext i1 %tmp_80 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 162 'zext' 'tmp_78_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 80)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 163 'bitselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_79_cast = zext i1 %tmp_81 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 164 'zext' 'tmp_79_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 81)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 165 'bitselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_80_cast = zext i1 %tmp_82 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 166 'zext' 'tmp_80_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 82)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 167 'bitselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_81_cast = zext i1 %tmp_83 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 168 'zext' 'tmp_81_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_84 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 83)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 169 'bitselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_82_cast = zext i1 %tmp_84 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 170 'zext' 'tmp_82_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_85 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 84)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 171 'bitselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_83_cast = zext i1 %tmp_85 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 172 'zext' 'tmp_83_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 85)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 173 'bitselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_84_cast = zext i1 %tmp_86 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 174 'zext' 'tmp_84_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_87 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 86)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 175 'bitselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_85_cast = zext i1 %tmp_87 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 176 'zext' 'tmp_85_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_88 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 87)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 177 'bitselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_86_cast = zext i1 %tmp_88 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 178 'zext' 'tmp_86_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 88)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 179 'bitselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_87_cast = zext i1 %tmp_89 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 180 'zext' 'tmp_87_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_90 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 89)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 181 'bitselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_88_cast = zext i1 %tmp_90 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 182 'zext' 'tmp_88_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_91 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 90)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 183 'bitselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_89_cast = zext i1 %tmp_91 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 184 'zext' 'tmp_89_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 91)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 185 'bitselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_90_cast = zext i1 %tmp_92 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 186 'zext' 'tmp_90_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_93 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 92)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 187 'bitselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_91_cast = zext i1 %tmp_93 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 188 'zext' 'tmp_91_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_94 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 93)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 189 'bitselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_92_cast = zext i1 %tmp_94 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 190 'zext' 'tmp_92_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_95 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 94)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 191 'bitselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_93_cast = zext i1 %tmp_95 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 192 'zext' 'tmp_93_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_96 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 95)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 193 'bitselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_94_cast = zext i1 %tmp_96 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 194 'zext' 'tmp_94_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_97 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 96)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 195 'bitselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_95_cast = zext i1 %tmp_97 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 196 'zext' 'tmp_95_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_98 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 97)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 197 'bitselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_96_cast = zext i1 %tmp_98 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 198 'zext' 'tmp_96_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_99 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 98)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 199 'bitselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_97_cast = zext i1 %tmp_99 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 200 'zext' 'tmp_97_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_100 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 99)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 201 'bitselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_98_cast = zext i1 %tmp_100 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 202 'zext' 'tmp_98_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_101 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 100)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 203 'bitselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_99_cast = zext i1 %tmp_101 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 204 'zext' 'tmp_99_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_102 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 101)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 205 'bitselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_100_cast = zext i1 %tmp_102 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 206 'zext' 'tmp_100_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_103 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 102)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 207 'bitselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_101_cast = zext i1 %tmp_103 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 208 'zext' 'tmp_101_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_104 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 103)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 209 'bitselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_102_cast = zext i1 %tmp_104 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 210 'zext' 'tmp_102_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_105 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 104)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 211 'bitselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_103_cast = zext i1 %tmp_105 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 212 'zext' 'tmp_103_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_106 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 105)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 213 'bitselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_104_cast = zext i1 %tmp_106 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 214 'zext' 'tmp_104_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_107 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 106)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 215 'bitselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_105_cast = zext i1 %tmp_107 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 216 'zext' 'tmp_105_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_108 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 107)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 217 'bitselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_106_cast = zext i1 %tmp_108 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 218 'zext' 'tmp_106_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_109 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 108)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 219 'bitselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_107_cast = zext i1 %tmp_109 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 220 'zext' 'tmp_107_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_110 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 109)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 221 'bitselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_108_cast = zext i1 %tmp_110 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 222 'zext' 'tmp_108_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_111 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 110)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 223 'bitselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_109_cast = zext i1 %tmp_111 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 224 'zext' 'tmp_109_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_112 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 111)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 225 'bitselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_110_cast = zext i1 %tmp_112 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 226 'zext' 'tmp_110_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_113 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 112)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 227 'bitselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_111_cast = zext i1 %tmp_113 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 228 'zext' 'tmp_111_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_114 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 113)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 229 'bitselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_112_cast = zext i1 %tmp_114 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 230 'zext' 'tmp_112_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_115 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 114)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 231 'bitselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_113_cast = zext i1 %tmp_115 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 232 'zext' 'tmp_113_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_116 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 115)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 233 'bitselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_114_cast = zext i1 %tmp_116 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 234 'zext' 'tmp_114_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_117 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 116)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 235 'bitselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_115_cast = zext i1 %tmp_117 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 236 'zext' 'tmp_115_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_118 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 117)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 237 'bitselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_116_cast = zext i1 %tmp_118 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 238 'zext' 'tmp_116_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_119 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 118)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 239 'bitselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_117_cast = zext i1 %tmp_119 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 240 'zext' 'tmp_117_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_120 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 119)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 241 'bitselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_118_cast = zext i1 %tmp_120 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 242 'zext' 'tmp_118_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_121 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 120)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 243 'bitselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_119_cast = zext i1 %tmp_121 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 244 'zext' 'tmp_119_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_122 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 121)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 245 'bitselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_120_cast = zext i1 %tmp_122 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 246 'zext' 'tmp_120_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_123 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 122)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 247 'bitselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_121_cast = zext i1 %tmp_123 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 248 'zext' 'tmp_121_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_124 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 123)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 249 'bitselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_122_cast = zext i1 %tmp_124 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 250 'zext' 'tmp_122_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_125 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 124)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 251 'bitselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_123_cast = zext i1 %tmp_125 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 252 'zext' 'tmp_123_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_126 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 125)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 253 'bitselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_124_cast = zext i1 %tmp_126 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 254 'zext' 'tmp_124_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_127 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 126)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 255 'bitselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_125_cast = zext i1 %tmp_127 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 256 'zext' 'tmp_125_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_128 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 127)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 257 'bitselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_126_cast = zext i1 %tmp_128 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 258 'zext' 'tmp_126_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_129 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 128)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 259 'bitselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_127_cast = zext i1 %tmp_129 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 260 'zext' 'tmp_127_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_130 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 129)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 261 'bitselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_128_cast = zext i1 %tmp_130 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 262 'zext' 'tmp_128_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_131 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 130)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 263 'bitselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_129_cast = zext i1 %tmp_131 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 264 'zext' 'tmp_129_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_132 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 131)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 265 'bitselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_130_cast = zext i1 %tmp_132 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 266 'zext' 'tmp_130_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_133 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 132)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 267 'bitselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_131_cast = zext i1 %tmp_133 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 268 'zext' 'tmp_131_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_134 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 133)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 269 'bitselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_132_cast = zext i1 %tmp_134 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 270 'zext' 'tmp_132_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_135 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 134)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 271 'bitselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_133_cast = zext i1 %tmp_135 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 272 'zext' 'tmp_133_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_136 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 135)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 273 'bitselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_134_cast = zext i1 %tmp_136 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 274 'zext' 'tmp_134_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_137 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 136)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 275 'bitselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_135_cast = zext i1 %tmp_137 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 276 'zext' 'tmp_135_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_138 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 137)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 277 'bitselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_136_cast = zext i1 %tmp_138 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 278 'zext' 'tmp_136_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_139 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 138)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 279 'bitselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_137_cast = zext i1 %tmp_139 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 280 'zext' 'tmp_137_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_140 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 139)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 281 'bitselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_138_cast = zext i1 %tmp_140 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 282 'zext' 'tmp_138_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_141 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 140)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 283 'bitselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_139_cast = zext i1 %tmp_141 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 284 'zext' 'tmp_139_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_142 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 141)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 285 'bitselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_140_cast = zext i1 %tmp_142 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 286 'zext' 'tmp_140_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_143 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 142)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 287 'bitselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_141_cast = zext i1 %tmp_143 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 288 'zext' 'tmp_141_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_144 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 143)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 289 'bitselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_142_cast = zext i1 %tmp_144 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 290 'zext' 'tmp_142_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_145 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 144)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 291 'bitselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_143_cast = zext i1 %tmp_145 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 292 'zext' 'tmp_143_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_146 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 145)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 293 'bitselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_144_cast = zext i1 %tmp_146 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 294 'zext' 'tmp_144_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_147 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 146)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 295 'bitselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_145_cast = zext i1 %tmp_147 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 296 'zext' 'tmp_145_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_148 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 147)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 297 'bitselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_146_cast = zext i1 %tmp_148 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 298 'zext' 'tmp_146_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_149 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 148)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 299 'bitselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_147_cast = zext i1 %tmp_149 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 300 'zext' 'tmp_147_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_150 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 149)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 301 'bitselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_148_cast = zext i1 %tmp_150 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 302 'zext' 'tmp_148_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_151 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 150)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 303 'bitselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_149_cast = zext i1 %tmp_151 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 304 'zext' 'tmp_149_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_152 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 151)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 305 'bitselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_150_cast = zext i1 %tmp_152 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 306 'zext' 'tmp_150_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_153 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 152)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 307 'bitselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_151_cast = zext i1 %tmp_153 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 308 'zext' 'tmp_151_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_154 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 153)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 309 'bitselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_152_cast = zext i1 %tmp_154 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 310 'zext' 'tmp_152_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_155 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 154)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 311 'bitselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_153_cast = zext i1 %tmp_155 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 312 'zext' 'tmp_153_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_156 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 155)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 313 'bitselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_154_cast = zext i1 %tmp_156 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 314 'zext' 'tmp_154_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_157 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 156)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 315 'bitselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_155_cast = zext i1 %tmp_157 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 316 'zext' 'tmp_155_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_158 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 157)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 317 'bitselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_156_cast = zext i1 %tmp_158 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 318 'zext' 'tmp_156_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_159 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 158)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 319 'bitselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_157_cast = zext i1 %tmp_159 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 320 'zext' 'tmp_157_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_160 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 159)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 321 'bitselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_158_cast = zext i1 %tmp_160 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 322 'zext' 'tmp_158_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_161 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 160)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 323 'bitselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_159_cast = zext i1 %tmp_161 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 324 'zext' 'tmp_159_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_162 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 161)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 325 'bitselect' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_160_cast = zext i1 %tmp_162 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 326 'zext' 'tmp_160_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_163 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 162)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 327 'bitselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_161_cast = zext i1 %tmp_163 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 328 'zext' 'tmp_161_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_164 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 163)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 329 'bitselect' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_162_cast = zext i1 %tmp_164 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 330 'zext' 'tmp_162_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_165 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 164)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 331 'bitselect' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_163_cast = zext i1 %tmp_165 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 332 'zext' 'tmp_163_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_166 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 165)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 333 'bitselect' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_164_cast = zext i1 %tmp_166 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 334 'zext' 'tmp_164_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_167 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 166)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 335 'bitselect' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_165_cast = zext i1 %tmp_167 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 336 'zext' 'tmp_165_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_168 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 167)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 337 'bitselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_166_cast = zext i1 %tmp_168 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 338 'zext' 'tmp_166_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_169 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 168)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 339 'bitselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_167_cast = zext i1 %tmp_169 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 340 'zext' 'tmp_167_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_170 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 169)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 341 'bitselect' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_168_cast = zext i1 %tmp_170 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 342 'zext' 'tmp_168_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_171 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 170)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 343 'bitselect' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_169_cast = zext i1 %tmp_171 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 344 'zext' 'tmp_169_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_172 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 171)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 345 'bitselect' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_170_cast = zext i1 %tmp_172 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 346 'zext' 'tmp_170_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_173 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 172)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 347 'bitselect' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_171_cast = zext i1 %tmp_173 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 348 'zext' 'tmp_171_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_174 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 173)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 349 'bitselect' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_172_cast = zext i1 %tmp_174 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 350 'zext' 'tmp_172_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_175 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 174)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 351 'bitselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_173_cast = zext i1 %tmp_175 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 352 'zext' 'tmp_173_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_176 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 175)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 353 'bitselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_174_cast = zext i1 %tmp_176 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 354 'zext' 'tmp_174_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_177 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 176)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 355 'bitselect' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_175_cast = zext i1 %tmp_177 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 356 'zext' 'tmp_175_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_178 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 177)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 357 'bitselect' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_176_cast = zext i1 %tmp_178 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 358 'zext' 'tmp_176_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_179 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 178)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 359 'bitselect' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_177_cast = zext i1 %tmp_179 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 360 'zext' 'tmp_177_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_180 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 179)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 361 'bitselect' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_178_cast = zext i1 %tmp_180 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 362 'zext' 'tmp_178_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_181 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 180)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 363 'bitselect' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_179_cast = zext i1 %tmp_181 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 364 'zext' 'tmp_179_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_182 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 181)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 365 'bitselect' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_180_cast = zext i1 %tmp_182 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 366 'zext' 'tmp_180_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_183 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 182)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 367 'bitselect' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_181_cast = zext i1 %tmp_183 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 368 'zext' 'tmp_181_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_184 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 183)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 369 'bitselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_182_cast = zext i1 %tmp_184 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 370 'zext' 'tmp_182_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_185 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 184)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 371 'bitselect' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_183_cast = zext i1 %tmp_185 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 372 'zext' 'tmp_183_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_186 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 185)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 373 'bitselect' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_184_cast = zext i1 %tmp_186 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 374 'zext' 'tmp_184_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_187 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 186)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 375 'bitselect' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_185_cast = zext i1 %tmp_187 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 376 'zext' 'tmp_185_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_188 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 187)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 377 'bitselect' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_186_cast = zext i1 %tmp_188 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 378 'zext' 'tmp_186_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_189 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 188)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 379 'bitselect' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_187_cast = zext i1 %tmp_189 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 380 'zext' 'tmp_187_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_190 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 189)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 381 'bitselect' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%tmp_188_cast = zext i1 %tmp_190 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 382 'zext' 'tmp_188_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_191 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 190)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 383 'bitselect' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_189_cast = zext i1 %tmp_191 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 384 'zext' 'tmp_189_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_192 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 191)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 385 'bitselect' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_190_cast = zext i1 %tmp_192 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 386 'zext' 'tmp_190_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_193 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 192)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 387 'bitselect' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_191_cast = zext i1 %tmp_193 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 388 'zext' 'tmp_191_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_194 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 193)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 389 'bitselect' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_192_cast = zext i1 %tmp_194 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 390 'zext' 'tmp_192_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_195 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 194)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 391 'bitselect' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_193_cast = zext i1 %tmp_195 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 392 'zext' 'tmp_193_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_196 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 195)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 393 'bitselect' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_194_cast = zext i1 %tmp_196 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 394 'zext' 'tmp_194_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_197 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 196)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 395 'bitselect' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%tmp_195_cast = zext i1 %tmp_197 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 396 'zext' 'tmp_195_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_198 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 197)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 397 'bitselect' 'tmp_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_196_cast = zext i1 %tmp_198 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 398 'zext' 'tmp_196_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_199 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 198)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 399 'bitselect' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_197_cast = zext i1 %tmp_199 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 400 'zext' 'tmp_197_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%tmp_200 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 199)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 401 'bitselect' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_198_cast = zext i1 %tmp_200 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 402 'zext' 'tmp_198_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_201 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 200)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 403 'bitselect' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_199_cast = zext i1 %tmp_201 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 404 'zext' 'tmp_199_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_202 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 201)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 405 'bitselect' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_200_cast = zext i1 %tmp_202 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 406 'zext' 'tmp_200_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_203 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 202)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 407 'bitselect' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_201_cast = zext i1 %tmp_203 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 408 'zext' 'tmp_201_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_204 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 203)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 409 'bitselect' 'tmp_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_202_cast = zext i1 %tmp_204 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 410 'zext' 'tmp_202_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_205 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 204)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 411 'bitselect' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_203_cast = zext i1 %tmp_205 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 412 'zext' 'tmp_203_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_206 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 205)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 413 'bitselect' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%tmp_204_cast = zext i1 %tmp_206 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 414 'zext' 'tmp_204_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_207 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 206)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 415 'bitselect' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_205_cast = zext i1 %tmp_207 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 416 'zext' 'tmp_205_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_208 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 207)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 417 'bitselect' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%tmp_206_cast = zext i1 %tmp_208 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 418 'zext' 'tmp_206_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_209 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 208)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 419 'bitselect' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%tmp_207_cast = zext i1 %tmp_209 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 420 'zext' 'tmp_207_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_210 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 209)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 421 'bitselect' 'tmp_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%tmp_208_cast = zext i1 %tmp_210 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 422 'zext' 'tmp_208_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%tmp_211 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 210)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 423 'bitselect' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_209_cast = zext i1 %tmp_211 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 424 'zext' 'tmp_209_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_212 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 211)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 425 'bitselect' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_210_cast = zext i1 %tmp_212 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 426 'zext' 'tmp_210_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_213 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 212)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 427 'bitselect' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_211_cast = zext i1 %tmp_213 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 428 'zext' 'tmp_211_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_214 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 213)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 429 'bitselect' 'tmp_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_212_cast = zext i1 %tmp_214 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 430 'zext' 'tmp_212_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_215 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 214)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 431 'bitselect' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_213_cast = zext i1 %tmp_215 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 432 'zext' 'tmp_213_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_216 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 215)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 433 'bitselect' 'tmp_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%tmp_214_cast = zext i1 %tmp_216 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 434 'zext' 'tmp_214_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_217 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 216)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 435 'bitselect' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_215_cast = zext i1 %tmp_217 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 436 'zext' 'tmp_215_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%tmp_218 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 217)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 437 'bitselect' 'tmp_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_216_cast = zext i1 %tmp_218 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 438 'zext' 'tmp_216_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_219 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 218)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 439 'bitselect' 'tmp_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_217_cast = zext i1 %tmp_219 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 440 'zext' 'tmp_217_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%tmp_220 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 219)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 441 'bitselect' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_218_cast = zext i1 %tmp_220 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 442 'zext' 'tmp_218_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%tmp_221 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 220)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 443 'bitselect' 'tmp_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_219_cast = zext i1 %tmp_221 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 444 'zext' 'tmp_219_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_222 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 221)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 445 'bitselect' 'tmp_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%tmp_220_cast = zext i1 %tmp_222 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 446 'zext' 'tmp_220_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_223 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 222)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 447 'bitselect' 'tmp_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%tmp_221_cast = zext i1 %tmp_223 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 448 'zext' 'tmp_221_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_224 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 223)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 449 'bitselect' 'tmp_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_222_cast = zext i1 %tmp_224 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 450 'zext' 'tmp_222_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_225 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 224)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 451 'bitselect' 'tmp_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_223_cast = zext i1 %tmp_225 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 452 'zext' 'tmp_223_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_226 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 225)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 453 'bitselect' 'tmp_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_224_cast = zext i1 %tmp_226 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 454 'zext' 'tmp_224_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_227 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 226)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 455 'bitselect' 'tmp_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_225_cast = zext i1 %tmp_227 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 456 'zext' 'tmp_225_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_228 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 227)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 457 'bitselect' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_226_cast = zext i1 %tmp_228 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 458 'zext' 'tmp_226_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%tmp_229 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 228)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 459 'bitselect' 'tmp_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_227_cast = zext i1 %tmp_229 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 460 'zext' 'tmp_227_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_230 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 229)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 461 'bitselect' 'tmp_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_228_cast = zext i1 %tmp_230 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 462 'zext' 'tmp_228_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_231 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 230)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 463 'bitselect' 'tmp_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_229_cast = zext i1 %tmp_231 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 464 'zext' 'tmp_229_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%tmp_232 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 231)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 465 'bitselect' 'tmp_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_230_cast = zext i1 %tmp_232 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 466 'zext' 'tmp_230_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_233 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 232)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 467 'bitselect' 'tmp_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%tmp_231_cast = zext i1 %tmp_233 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 468 'zext' 'tmp_231_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%tmp_234 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 233)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 469 'bitselect' 'tmp_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_232_cast = zext i1 %tmp_234 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 470 'zext' 'tmp_232_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "%tmp_235 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 234)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 471 'bitselect' 'tmp_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%tmp_233_cast = zext i1 %tmp_235 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 472 'zext' 'tmp_233_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%tmp_236 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 235)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 473 'bitselect' 'tmp_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (0.00ns)   --->   "%tmp_234_cast = zext i1 %tmp_236 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 474 'zext' 'tmp_234_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%tmp_237 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 236)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 475 'bitselect' 'tmp_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_235_cast = zext i1 %tmp_237 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 476 'zext' 'tmp_235_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_238 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 237)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 477 'bitselect' 'tmp_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 478 [1/1] (0.00ns)   --->   "%tmp_236_cast = zext i1 %tmp_238 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 478 'zext' 'tmp_236_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%tmp_239 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 238)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 479 'bitselect' 'tmp_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_237_cast = zext i1 %tmp_239 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 480 'zext' 'tmp_237_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 481 [1/1] (0.00ns)   --->   "%tmp_240 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 239)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 481 'bitselect' 'tmp_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_238_cast = zext i1 %tmp_240 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 482 'zext' 'tmp_238_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (0.00ns)   --->   "%tmp_241 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 240)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 483 'bitselect' 'tmp_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_239_cast = zext i1 %tmp_241 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 484 'zext' 'tmp_239_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_242 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 241)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 485 'bitselect' 'tmp_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_240_cast = zext i1 %tmp_242 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 486 'zext' 'tmp_240_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_243 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 242)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 487 'bitselect' 'tmp_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_241_cast = zext i1 %tmp_243 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 488 'zext' 'tmp_241_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_244 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 243)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 489 'bitselect' 'tmp_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 490 [1/1] (0.00ns)   --->   "%tmp_242_cast = zext i1 %tmp_244 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 490 'zext' 'tmp_242_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%tmp_245 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 244)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 491 'bitselect' 'tmp_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%tmp_243_cast = zext i1 %tmp_245 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 492 'zext' 'tmp_243_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (0.00ns)   --->   "%tmp_246 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 245)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 493 'bitselect' 'tmp_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_244_cast = zext i1 %tmp_246 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 494 'zext' 'tmp_244_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 495 [1/1] (0.00ns)   --->   "%tmp_247 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 246)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 495 'bitselect' 'tmp_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 496 [1/1] (0.00ns)   --->   "%tmp_245_cast = zext i1 %tmp_247 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 496 'zext' 'tmp_245_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_248 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 247)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 497 'bitselect' 'tmp_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%tmp_246_cast = zext i1 %tmp_248 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 498 'zext' 'tmp_246_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (0.00ns)   --->   "%tmp_249 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 248)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 499 'bitselect' 'tmp_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_247_cast = zext i1 %tmp_249 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 500 'zext' 'tmp_247_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%tmp_250 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 249)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 501 'bitselect' 'tmp_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.00ns)   --->   "%tmp_248_cast = zext i1 %tmp_250 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 502 'zext' 'tmp_248_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_251 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 250)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 503 'bitselect' 'tmp_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 504 [1/1] (0.00ns)   --->   "%tmp_249_cast = zext i1 %tmp_251 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 504 'zext' 'tmp_249_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 505 [1/1] (0.00ns)   --->   "%tmp_252 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 251)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 505 'bitselect' 'tmp_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 506 [1/1] (0.00ns)   --->   "%tmp_250_cast = zext i1 %tmp_252 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 506 'zext' 'tmp_250_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 507 [1/1] (0.00ns)   --->   "%tmp_253 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 252)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 507 'bitselect' 'tmp_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 508 [1/1] (0.00ns)   --->   "%tmp_251_cast = zext i1 %tmp_253 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 508 'zext' 'tmp_251_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "%tmp_254 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 253)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 509 'bitselect' 'tmp_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_252_cast = zext i1 %tmp_254 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 510 'zext' 'tmp_252_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 511 [1/1] (0.00ns)   --->   "%tmp_255 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 254)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 511 'bitselect' 'tmp_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 512 [1/1] (0.00ns)   --->   "%tmp_253_cast = zext i1 %tmp_255 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 512 'zext' 'tmp_253_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 513 [1/1] (0.00ns)   --->   "%tmp_256 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %x_V_read, i32 255)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 513 'bitselect' 'tmp_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (0.00ns)   --->   "%tmp_254_cast = zext i1 %tmp_256 to i2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 514 'zext' 'tmp_254_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 515 [1/1] (0.54ns)   --->   "%tmp7 = add i2 %tmp_cast_8, %tmp_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 515 'add' 'tmp7' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 516 [1/1] (0.00ns)   --->   "%tmp7_cast = zext i2 %tmp7 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 516 'zext' 'tmp7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 517 [1/1] (0.54ns)   --->   "%tmp8 = add i2 %tmp_3_cast, %tmp_2_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 517 'add' 'tmp8' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 518 [1/1] (0.00ns)   --->   "%tmp8_cast = zext i2 %tmp8 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 518 'zext' 'tmp8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (0.54ns)   --->   "%tmp6 = add i3 %tmp7_cast, %tmp8_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 519 'add' 'tmp6' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 520 [1/1] (0.00ns)   --->   "%tmp6_cast = zext i3 %tmp6 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 520 'zext' 'tmp6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 521 [1/1] (0.54ns)   --->   "%tmp = add i2 %tmp_5_cast, %tmp_4_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 521 'add' 'tmp' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 522 [1/1] (0.00ns)   --->   "%tmp10_cast = zext i2 %tmp to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 522 'zext' 'tmp10_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 523 [1/1] (0.54ns)   --->   "%tmp10 = add i2 %tmp_7_cast, %tmp_6_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 523 'add' 'tmp10' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 524 [1/1] (0.00ns)   --->   "%tmp11_cast = zext i2 %tmp10 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 524 'zext' 'tmp11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 525 [1/1] (0.54ns)   --->   "%tmp9 = add i3 %tmp10_cast, %tmp11_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 525 'add' 'tmp9' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 526 [1/1] (0.00ns)   --->   "%tmp9_cast = zext i3 %tmp9 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 526 'zext' 'tmp9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 527 [1/1] (0.67ns)   --->   "%tmp5 = add i4 %tmp6_cast, %tmp9_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 527 'add' 'tmp5' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 528 [1/1] (0.00ns)   --->   "%tmp5_cast = zext i4 %tmp5 to i5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 528 'zext' 'tmp5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 529 [1/1] (0.54ns)   --->   "%tmp11 = add i2 %tmp_9_cast, %tmp_8_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 529 'add' 'tmp11' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 530 [1/1] (0.00ns)   --->   "%tmp14_cast = zext i2 %tmp11 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 530 'zext' 'tmp14_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 531 [1/1] (0.54ns)   --->   "%tmp14 = add i2 %tmp_10_cast, %tmp_1_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 531 'add' 'tmp14' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "%tmp15_cast = zext i2 %tmp14 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 532 'zext' 'tmp15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (0.54ns)   --->   "%tmp13 = add i3 %tmp14_cast, %tmp15_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 533 'add' 'tmp13' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 534 [1/1] (0.00ns)   --->   "%tmp13_cast = zext i3 %tmp13 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 534 'zext' 'tmp13_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 535 [1/1] (0.54ns)   --->   "%tmp15 = add i2 %tmp_12_cast, %tmp_11_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 535 'add' 'tmp15' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "%tmp17_cast = zext i2 %tmp15 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 536 'zext' 'tmp17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 537 [1/1] (0.54ns)   --->   "%tmp17 = add i2 %tmp_14_cast, %tmp_13_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 537 'add' 'tmp17' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 538 [1/1] (0.00ns)   --->   "%tmp18_cast = zext i2 %tmp17 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 538 'zext' 'tmp18_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (0.54ns)   --->   "%tmp16 = add i3 %tmp17_cast, %tmp18_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 539 'add' 'tmp16' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 540 [1/1] (0.00ns)   --->   "%tmp16_cast = zext i3 %tmp16 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 540 'zext' 'tmp16_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 541 [1/1] (0.67ns)   --->   "%tmp12 = add i4 %tmp13_cast, %tmp16_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 541 'add' 'tmp12' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 542 [1/1] (0.00ns)   --->   "%tmp12_cast = zext i4 %tmp12 to i5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 542 'zext' 'tmp12_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 543 [1/1] (0.79ns)   --->   "%tmp4 = add i5 %tmp5_cast, %tmp12_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 543 'add' 'tmp4' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 544 [1/1] (0.00ns)   --->   "%tmp4_cast = zext i5 %tmp4 to i6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 544 'zext' 'tmp4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 545 [1/1] (0.54ns)   --->   "%tmp18 = add i2 %tmp_16_cast, %tmp_15_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 545 'add' 'tmp18' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 546 [1/1] (0.00ns)   --->   "%tmp22_cast = zext i2 %tmp18 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 546 'zext' 'tmp22_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 547 [1/1] (0.54ns)   --->   "%tmp22 = add i2 %tmp_18_cast, %tmp_17_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 547 'add' 'tmp22' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 548 [1/1] (0.00ns)   --->   "%tmp23_cast = zext i2 %tmp22 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 548 'zext' 'tmp23_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 549 [1/1] (0.54ns)   --->   "%tmp21 = add i3 %tmp22_cast, %tmp23_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 549 'add' 'tmp21' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 550 [1/1] (0.00ns)   --->   "%tmp21_cast = zext i3 %tmp21 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 550 'zext' 'tmp21_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 551 [1/1] (0.54ns)   --->   "%tmp23 = add i2 %tmp_20_cast, %tmp_19_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 551 'add' 'tmp23' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 552 [1/1] (0.00ns)   --->   "%tmp25_cast = zext i2 %tmp23 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 552 'zext' 'tmp25_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 553 [1/1] (0.54ns)   --->   "%tmp25 = add i2 %tmp_22_cast, %tmp_21_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 553 'add' 'tmp25' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 554 [1/1] (0.00ns)   --->   "%tmp26_cast = zext i2 %tmp25 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 554 'zext' 'tmp26_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 555 [1/1] (0.54ns)   --->   "%tmp24 = add i3 %tmp25_cast, %tmp26_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 555 'add' 'tmp24' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 556 [1/1] (0.00ns)   --->   "%tmp24_cast = zext i3 %tmp24 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 556 'zext' 'tmp24_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 557 [1/1] (0.67ns)   --->   "%tmp20 = add i4 %tmp21_cast, %tmp24_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 557 'add' 'tmp20' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 558 [1/1] (0.00ns)   --->   "%tmp20_cast = zext i4 %tmp20 to i5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 558 'zext' 'tmp20_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 559 [1/1] (0.54ns)   --->   "%tmp26 = add i2 %tmp_24_cast, %tmp_23_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 559 'add' 'tmp26' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 560 [1/1] (0.00ns)   --->   "%tmp29_cast = zext i2 %tmp26 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 560 'zext' 'tmp29_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 561 [1/1] (0.54ns)   --->   "%tmp29 = add i2 %tmp_26_cast, %tmp_25_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 561 'add' 'tmp29' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 562 [1/1] (0.00ns)   --->   "%tmp30_cast = zext i2 %tmp29 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 562 'zext' 'tmp30_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 563 [1/1] (0.54ns)   --->   "%tmp28 = add i3 %tmp29_cast, %tmp30_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 563 'add' 'tmp28' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 564 [1/1] (0.00ns)   --->   "%tmp28_cast = zext i3 %tmp28 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 564 'zext' 'tmp28_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 565 [1/1] (0.54ns)   --->   "%tmp30 = add i2 %tmp_28_cast, %tmp_27_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 565 'add' 'tmp30' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 566 [1/1] (0.00ns)   --->   "%tmp32_cast = zext i2 %tmp30 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 566 'zext' 'tmp32_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 567 [1/1] (0.54ns)   --->   "%tmp32 = add i2 %tmp_30_cast, %tmp_29_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 567 'add' 'tmp32' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 568 [1/1] (0.00ns)   --->   "%tmp33_cast = zext i2 %tmp32 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 568 'zext' 'tmp33_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 569 [1/1] (0.54ns)   --->   "%tmp31 = add i3 %tmp32_cast, %tmp33_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 569 'add' 'tmp31' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 570 [1/1] (0.00ns)   --->   "%tmp31_cast = zext i3 %tmp31 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 570 'zext' 'tmp31_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 571 [1/1] (0.67ns)   --->   "%tmp27 = add i4 %tmp28_cast, %tmp31_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 571 'add' 'tmp27' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 572 [1/1] (0.00ns)   --->   "%tmp27_cast = zext i4 %tmp27 to i5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 572 'zext' 'tmp27_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 573 [1/1] (0.79ns)   --->   "%tmp19 = add i5 %tmp20_cast, %tmp27_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 573 'add' 'tmp19' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 574 [1/1] (0.00ns)   --->   "%tmp19_cast = zext i5 %tmp19 to i6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 574 'zext' 'tmp19_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 575 [1/1] (0.78ns)   --->   "%tmp3 = add i6 %tmp4_cast, %tmp19_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 575 'add' 'tmp3' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 576 [1/1] (0.00ns)   --->   "%tmp3_cast = zext i6 %tmp3 to i7" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 576 'zext' 'tmp3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 577 [1/1] (0.54ns)   --->   "%tmp33 = add i2 %tmp_32_cast, %tmp_31_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 577 'add' 'tmp33' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 578 [1/1] (0.00ns)   --->   "%tmp38_cast = zext i2 %tmp33 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 578 'zext' 'tmp38_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 579 [1/1] (0.54ns)   --->   "%tmp38 = add i2 %tmp_34_cast, %tmp_33_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 579 'add' 'tmp38' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 580 [1/1] (0.00ns)   --->   "%tmp39_cast = zext i2 %tmp38 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 580 'zext' 'tmp39_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 581 [1/1] (0.54ns)   --->   "%tmp37 = add i3 %tmp38_cast, %tmp39_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 581 'add' 'tmp37' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 582 [1/1] (0.00ns)   --->   "%tmp37_cast = zext i3 %tmp37 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 582 'zext' 'tmp37_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 583 [1/1] (0.54ns)   --->   "%tmp39 = add i2 %tmp_36_cast, %tmp_35_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 583 'add' 'tmp39' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 584 [1/1] (0.00ns)   --->   "%tmp41_cast = zext i2 %tmp39 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 584 'zext' 'tmp41_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 585 [1/1] (0.54ns)   --->   "%tmp41 = add i2 %tmp_38_cast, %tmp_37_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 585 'add' 'tmp41' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 586 [1/1] (0.00ns)   --->   "%tmp42_cast = zext i2 %tmp41 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 586 'zext' 'tmp42_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 587 [1/1] (0.54ns)   --->   "%tmp40 = add i3 %tmp41_cast, %tmp42_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 587 'add' 'tmp40' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 588 [1/1] (0.00ns)   --->   "%tmp40_cast = zext i3 %tmp40 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 588 'zext' 'tmp40_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 589 [1/1] (0.67ns)   --->   "%tmp36 = add i4 %tmp37_cast, %tmp40_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 589 'add' 'tmp36' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 590 [1/1] (0.00ns)   --->   "%tmp36_cast = zext i4 %tmp36 to i5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 590 'zext' 'tmp36_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 591 [1/1] (0.54ns)   --->   "%tmp42 = add i2 %tmp_40_cast, %tmp_39_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 591 'add' 'tmp42' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 592 [1/1] (0.00ns)   --->   "%tmp45_cast = zext i2 %tmp42 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 592 'zext' 'tmp45_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 593 [1/1] (0.54ns)   --->   "%tmp45 = add i2 %tmp_42_cast, %tmp_41_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 593 'add' 'tmp45' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 594 [1/1] (0.00ns)   --->   "%tmp46_cast = zext i2 %tmp45 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 594 'zext' 'tmp46_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 595 [1/1] (0.54ns)   --->   "%tmp44 = add i3 %tmp45_cast, %tmp46_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 595 'add' 'tmp44' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 596 [1/1] (0.00ns)   --->   "%tmp44_cast = zext i3 %tmp44 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 596 'zext' 'tmp44_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 597 [1/1] (0.54ns)   --->   "%tmp46 = add i2 %tmp_44_cast, %tmp_43_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 597 'add' 'tmp46' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 598 [1/1] (0.00ns)   --->   "%tmp48_cast = zext i2 %tmp46 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 598 'zext' 'tmp48_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 599 [1/1] (0.54ns)   --->   "%tmp48 = add i2 %tmp_46_cast, %tmp_45_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 599 'add' 'tmp48' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 600 [1/1] (0.00ns)   --->   "%tmp49_cast = zext i2 %tmp48 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 600 'zext' 'tmp49_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 601 [1/1] (0.54ns)   --->   "%tmp47 = add i3 %tmp48_cast, %tmp49_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 601 'add' 'tmp47' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 602 [1/1] (0.00ns)   --->   "%tmp47_cast = zext i3 %tmp47 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 602 'zext' 'tmp47_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 603 [1/1] (0.67ns)   --->   "%tmp43 = add i4 %tmp44_cast, %tmp47_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 603 'add' 'tmp43' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 604 [1/1] (0.00ns)   --->   "%tmp43_cast = zext i4 %tmp43 to i5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 604 'zext' 'tmp43_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 605 [1/1] (0.79ns)   --->   "%tmp35 = add i5 %tmp36_cast, %tmp43_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 605 'add' 'tmp35' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 606 [1/1] (0.00ns)   --->   "%tmp35_cast = zext i5 %tmp35 to i6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 606 'zext' 'tmp35_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 607 [1/1] (0.54ns)   --->   "%tmp49 = add i2 %tmp_48_cast, %tmp_47_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 607 'add' 'tmp49' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 608 [1/1] (0.00ns)   --->   "%tmp53_cast = zext i2 %tmp49 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 608 'zext' 'tmp53_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 609 [1/1] (0.54ns)   --->   "%tmp53 = add i2 %tmp_50_cast, %tmp_49_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 609 'add' 'tmp53' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 610 [1/1] (0.00ns)   --->   "%tmp54_cast = zext i2 %tmp53 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 610 'zext' 'tmp54_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 611 [1/1] (0.54ns)   --->   "%tmp52 = add i3 %tmp53_cast, %tmp54_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 611 'add' 'tmp52' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 612 [1/1] (0.00ns)   --->   "%tmp52_cast = zext i3 %tmp52 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 612 'zext' 'tmp52_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 613 [1/1] (0.54ns)   --->   "%tmp54 = add i2 %tmp_52_cast, %tmp_51_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 613 'add' 'tmp54' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 614 [1/1] (0.00ns)   --->   "%tmp56_cast = zext i2 %tmp54 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 614 'zext' 'tmp56_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 615 [1/1] (0.54ns)   --->   "%tmp56 = add i2 %tmp_54_cast, %tmp_53_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 615 'add' 'tmp56' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 616 [1/1] (0.00ns)   --->   "%tmp57_cast = zext i2 %tmp56 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 616 'zext' 'tmp57_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 617 [1/1] (0.54ns)   --->   "%tmp55 = add i3 %tmp56_cast, %tmp57_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 617 'add' 'tmp55' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 618 [1/1] (0.00ns)   --->   "%tmp55_cast = zext i3 %tmp55 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 618 'zext' 'tmp55_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 619 [1/1] (0.67ns)   --->   "%tmp51 = add i4 %tmp52_cast, %tmp55_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 619 'add' 'tmp51' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 620 [1/1] (0.00ns)   --->   "%tmp51_cast = zext i4 %tmp51 to i5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 620 'zext' 'tmp51_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 621 [1/1] (0.54ns)   --->   "%tmp57 = add i2 %tmp_56_cast, %tmp_55_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 621 'add' 'tmp57' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 622 [1/1] (0.00ns)   --->   "%tmp60_cast = zext i2 %tmp57 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 622 'zext' 'tmp60_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 623 [1/1] (0.54ns)   --->   "%tmp60 = add i2 %tmp_58_cast, %tmp_57_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 623 'add' 'tmp60' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 624 [1/1] (0.00ns)   --->   "%tmp61_cast = zext i2 %tmp60 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 624 'zext' 'tmp61_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 625 [1/1] (0.54ns)   --->   "%tmp59 = add i3 %tmp60_cast, %tmp61_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 625 'add' 'tmp59' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 626 [1/1] (0.00ns)   --->   "%tmp59_cast = zext i3 %tmp59 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 626 'zext' 'tmp59_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 627 [1/1] (0.54ns)   --->   "%tmp61 = add i2 %tmp_60_cast, %tmp_59_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 627 'add' 'tmp61' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 628 [1/1] (0.00ns)   --->   "%tmp63_cast = zext i2 %tmp61 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 628 'zext' 'tmp63_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 629 [1/1] (0.54ns)   --->   "%tmp63 = add i2 %tmp_62_cast, %tmp_61_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 629 'add' 'tmp63' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 630 [1/1] (0.00ns)   --->   "%tmp64_cast = zext i2 %tmp63 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 630 'zext' 'tmp64_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 631 [1/1] (0.54ns)   --->   "%tmp62 = add i3 %tmp63_cast, %tmp64_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 631 'add' 'tmp62' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 632 [1/1] (0.00ns)   --->   "%tmp62_cast = zext i3 %tmp62 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 632 'zext' 'tmp62_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 633 [1/1] (0.67ns)   --->   "%tmp58 = add i4 %tmp59_cast, %tmp62_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 633 'add' 'tmp58' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 634 [1/1] (0.00ns)   --->   "%tmp58_cast = zext i4 %tmp58 to i5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 634 'zext' 'tmp58_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 635 [1/1] (0.79ns)   --->   "%tmp50 = add i5 %tmp51_cast, %tmp58_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 635 'add' 'tmp50' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 636 [1/1] (0.00ns)   --->   "%tmp50_cast = zext i5 %tmp50 to i6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 636 'zext' 'tmp50_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 637 [1/1] (0.78ns)   --->   "%tmp34 = add i6 %tmp35_cast, %tmp50_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 637 'add' 'tmp34' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 638 [1/1] (0.00ns)   --->   "%tmp34_cast = zext i6 %tmp34 to i7" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 638 'zext' 'tmp34_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 639 [1/1] (0.78ns)   --->   "%tmp2 = add i7 %tmp3_cast, %tmp34_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 639 'add' 'tmp2' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 640 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i7 %tmp2 to i8" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 640 'zext' 'tmp2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 641 [1/1] (0.54ns)   --->   "%tmp64 = add i2 %tmp_64_cast, %tmp_63_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 641 'add' 'tmp64' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 642 [1/1] (0.00ns)   --->   "%tmp70_cast = zext i2 %tmp64 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 642 'zext' 'tmp70_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 643 [1/1] (0.54ns)   --->   "%tmp70 = add i2 %tmp_66_cast, %tmp_65_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 643 'add' 'tmp70' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 644 [1/1] (0.00ns)   --->   "%tmp71_cast = zext i2 %tmp70 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 644 'zext' 'tmp71_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 645 [1/1] (0.54ns)   --->   "%tmp69 = add i3 %tmp70_cast, %tmp71_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 645 'add' 'tmp69' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 646 [1/1] (0.00ns)   --->   "%tmp69_cast = zext i3 %tmp69 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 646 'zext' 'tmp69_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 647 [1/1] (0.54ns)   --->   "%tmp71 = add i2 %tmp_68_cast, %tmp_67_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 647 'add' 'tmp71' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 648 [1/1] (0.00ns)   --->   "%tmp73_cast = zext i2 %tmp71 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 648 'zext' 'tmp73_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 649 [1/1] (0.54ns)   --->   "%tmp73 = add i2 %tmp_70_cast, %tmp_69_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 649 'add' 'tmp73' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 650 [1/1] (0.00ns)   --->   "%tmp74_cast = zext i2 %tmp73 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 650 'zext' 'tmp74_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 651 [1/1] (0.54ns)   --->   "%tmp72 = add i3 %tmp73_cast, %tmp74_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 651 'add' 'tmp72' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 652 [1/1] (0.00ns)   --->   "%tmp72_cast = zext i3 %tmp72 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 652 'zext' 'tmp72_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 653 [1/1] (0.67ns)   --->   "%tmp68 = add i4 %tmp69_cast, %tmp72_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 653 'add' 'tmp68' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 654 [1/1] (0.00ns)   --->   "%tmp68_cast = zext i4 %tmp68 to i5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 654 'zext' 'tmp68_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 655 [1/1] (0.54ns)   --->   "%tmp74 = add i2 %tmp_72_cast, %tmp_71_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 655 'add' 'tmp74' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 656 [1/1] (0.00ns)   --->   "%tmp77_cast = zext i2 %tmp74 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 656 'zext' 'tmp77_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 657 [1/1] (0.54ns)   --->   "%tmp77 = add i2 %tmp_74_cast, %tmp_73_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 657 'add' 'tmp77' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 658 [1/1] (0.00ns)   --->   "%tmp78_cast = zext i2 %tmp77 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 658 'zext' 'tmp78_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 659 [1/1] (0.54ns)   --->   "%tmp76 = add i3 %tmp77_cast, %tmp78_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 659 'add' 'tmp76' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 660 [1/1] (0.00ns)   --->   "%tmp76_cast = zext i3 %tmp76 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 660 'zext' 'tmp76_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 661 [1/1] (0.54ns)   --->   "%tmp78 = add i2 %tmp_76_cast, %tmp_75_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 661 'add' 'tmp78' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 662 [1/1] (0.00ns)   --->   "%tmp80_cast = zext i2 %tmp78 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 662 'zext' 'tmp80_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 663 [1/1] (0.54ns)   --->   "%tmp80 = add i2 %tmp_78_cast, %tmp_77_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 663 'add' 'tmp80' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 664 [1/1] (0.00ns)   --->   "%tmp81_cast = zext i2 %tmp80 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 664 'zext' 'tmp81_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 665 [1/1] (0.54ns)   --->   "%tmp79 = add i3 %tmp80_cast, %tmp81_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 665 'add' 'tmp79' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 666 [1/1] (0.00ns)   --->   "%tmp79_cast = zext i3 %tmp79 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 666 'zext' 'tmp79_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 667 [1/1] (0.67ns)   --->   "%tmp75 = add i4 %tmp76_cast, %tmp79_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 667 'add' 'tmp75' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 668 [1/1] (0.00ns)   --->   "%tmp75_cast = zext i4 %tmp75 to i5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 668 'zext' 'tmp75_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 669 [1/1] (0.79ns)   --->   "%tmp67 = add i5 %tmp68_cast, %tmp75_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 669 'add' 'tmp67' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 670 [1/1] (0.00ns)   --->   "%tmp67_cast = zext i5 %tmp67 to i6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 670 'zext' 'tmp67_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 671 [1/1] (0.54ns)   --->   "%tmp81 = add i2 %tmp_80_cast, %tmp_79_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 671 'add' 'tmp81' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 672 [1/1] (0.00ns)   --->   "%tmp85_cast = zext i2 %tmp81 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 672 'zext' 'tmp85_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 673 [1/1] (0.54ns)   --->   "%tmp85 = add i2 %tmp_82_cast, %tmp_81_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 673 'add' 'tmp85' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 674 [1/1] (0.00ns)   --->   "%tmp86_cast = zext i2 %tmp85 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 674 'zext' 'tmp86_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 675 [1/1] (0.54ns)   --->   "%tmp84 = add i3 %tmp85_cast, %tmp86_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 675 'add' 'tmp84' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 676 [1/1] (0.00ns)   --->   "%tmp84_cast = zext i3 %tmp84 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 676 'zext' 'tmp84_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 677 [1/1] (0.54ns)   --->   "%tmp86 = add i2 %tmp_84_cast, %tmp_83_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 677 'add' 'tmp86' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 678 [1/1] (0.00ns)   --->   "%tmp88_cast = zext i2 %tmp86 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 678 'zext' 'tmp88_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 679 [1/1] (0.54ns)   --->   "%tmp88 = add i2 %tmp_86_cast, %tmp_85_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 679 'add' 'tmp88' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 680 [1/1] (0.00ns)   --->   "%tmp89_cast = zext i2 %tmp88 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 680 'zext' 'tmp89_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 681 [1/1] (0.54ns)   --->   "%tmp87 = add i3 %tmp88_cast, %tmp89_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 681 'add' 'tmp87' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 682 [1/1] (0.00ns)   --->   "%tmp87_cast = zext i3 %tmp87 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 682 'zext' 'tmp87_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 683 [1/1] (0.67ns)   --->   "%tmp83 = add i4 %tmp84_cast, %tmp87_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 683 'add' 'tmp83' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 684 [1/1] (0.00ns)   --->   "%tmp83_cast = zext i4 %tmp83 to i5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 684 'zext' 'tmp83_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 685 [1/1] (0.54ns)   --->   "%tmp89 = add i2 %tmp_88_cast, %tmp_87_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 685 'add' 'tmp89' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 686 [1/1] (0.00ns)   --->   "%tmp92_cast = zext i2 %tmp89 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 686 'zext' 'tmp92_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 687 [1/1] (0.54ns)   --->   "%tmp92 = add i2 %tmp_90_cast, %tmp_89_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 687 'add' 'tmp92' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 688 [1/1] (0.00ns)   --->   "%tmp93_cast = zext i2 %tmp92 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 688 'zext' 'tmp93_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 689 [1/1] (0.54ns)   --->   "%tmp91 = add i3 %tmp92_cast, %tmp93_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 689 'add' 'tmp91' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 690 [1/1] (0.00ns)   --->   "%tmp91_cast = zext i3 %tmp91 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 690 'zext' 'tmp91_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 691 [1/1] (0.54ns)   --->   "%tmp93 = add i2 %tmp_92_cast, %tmp_91_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 691 'add' 'tmp93' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 692 [1/1] (0.00ns)   --->   "%tmp95_cast = zext i2 %tmp93 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 692 'zext' 'tmp95_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 693 [1/1] (0.54ns)   --->   "%tmp95 = add i2 %tmp_94_cast, %tmp_93_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 693 'add' 'tmp95' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 694 [1/1] (0.00ns)   --->   "%tmp96_cast = zext i2 %tmp95 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 694 'zext' 'tmp96_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 695 [1/1] (0.54ns)   --->   "%tmp94 = add i3 %tmp95_cast, %tmp96_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 695 'add' 'tmp94' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 696 [1/1] (0.00ns)   --->   "%tmp94_cast = zext i3 %tmp94 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 696 'zext' 'tmp94_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 697 [1/1] (0.67ns)   --->   "%tmp90 = add i4 %tmp91_cast, %tmp94_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 697 'add' 'tmp90' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 698 [1/1] (0.00ns)   --->   "%tmp90_cast = zext i4 %tmp90 to i5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 698 'zext' 'tmp90_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 699 [1/1] (0.79ns)   --->   "%tmp82 = add i5 %tmp83_cast, %tmp90_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 699 'add' 'tmp82' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 700 [1/1] (0.00ns)   --->   "%tmp82_cast = zext i5 %tmp82 to i6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 700 'zext' 'tmp82_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 701 [1/1] (0.78ns)   --->   "%tmp66 = add i6 %tmp67_cast, %tmp82_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 701 'add' 'tmp66' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 702 [1/1] (0.00ns)   --->   "%tmp66_cast = zext i6 %tmp66 to i7" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 702 'zext' 'tmp66_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 703 [1/1] (0.54ns)   --->   "%tmp96 = add i2 %tmp_96_cast, %tmp_95_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 703 'add' 'tmp96' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 704 [1/1] (0.00ns)   --->   "%tmp101_cast = zext i2 %tmp96 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 704 'zext' 'tmp101_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 705 [1/1] (0.54ns)   --->   "%tmp101 = add i2 %tmp_98_cast, %tmp_97_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 705 'add' 'tmp101' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 706 [1/1] (0.00ns)   --->   "%tmp102_cast = zext i2 %tmp101 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 706 'zext' 'tmp102_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 707 [1/1] (0.54ns)   --->   "%tmp100 = add i3 %tmp101_cast, %tmp102_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 707 'add' 'tmp100' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 708 [1/1] (0.00ns)   --->   "%tmp100_cast = zext i3 %tmp100 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 708 'zext' 'tmp100_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 709 [1/1] (0.54ns)   --->   "%tmp102 = add i2 %tmp_100_cast, %tmp_99_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 709 'add' 'tmp102' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 710 [1/1] (0.00ns)   --->   "%tmp104_cast = zext i2 %tmp102 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 710 'zext' 'tmp104_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 711 [1/1] (0.54ns)   --->   "%tmp104 = add i2 %tmp_102_cast, %tmp_101_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 711 'add' 'tmp104' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 712 [1/1] (0.00ns)   --->   "%tmp105_cast = zext i2 %tmp104 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 712 'zext' 'tmp105_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 713 [1/1] (0.54ns)   --->   "%tmp103 = add i3 %tmp104_cast, %tmp105_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 713 'add' 'tmp103' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 714 [1/1] (0.00ns)   --->   "%tmp103_cast = zext i3 %tmp103 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 714 'zext' 'tmp103_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 715 [1/1] (0.67ns)   --->   "%tmp99 = add i4 %tmp100_cast, %tmp103_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 715 'add' 'tmp99' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 716 [1/1] (0.00ns)   --->   "%tmp99_cast = zext i4 %tmp99 to i5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 716 'zext' 'tmp99_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 717 [1/1] (0.54ns)   --->   "%tmp105 = add i2 %tmp_104_cast, %tmp_103_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 717 'add' 'tmp105' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 718 [1/1] (0.00ns)   --->   "%tmp108_cast = zext i2 %tmp105 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 718 'zext' 'tmp108_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 719 [1/1] (0.54ns)   --->   "%tmp108 = add i2 %tmp_106_cast, %tmp_105_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 719 'add' 'tmp108' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 720 [1/1] (0.00ns)   --->   "%tmp109_cast = zext i2 %tmp108 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 720 'zext' 'tmp109_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 721 [1/1] (0.54ns)   --->   "%tmp107 = add i3 %tmp108_cast, %tmp109_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 721 'add' 'tmp107' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 722 [1/1] (0.00ns)   --->   "%tmp107_cast = zext i3 %tmp107 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 722 'zext' 'tmp107_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 723 [1/1] (0.54ns)   --->   "%tmp109 = add i2 %tmp_108_cast, %tmp_107_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 723 'add' 'tmp109' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 724 [1/1] (0.00ns)   --->   "%tmp111_cast = zext i2 %tmp109 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 724 'zext' 'tmp111_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 725 [1/1] (0.54ns)   --->   "%tmp111 = add i2 %tmp_110_cast, %tmp_109_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 725 'add' 'tmp111' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 726 [1/1] (0.00ns)   --->   "%tmp112_cast = zext i2 %tmp111 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 726 'zext' 'tmp112_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 727 [1/1] (0.54ns)   --->   "%tmp110 = add i3 %tmp111_cast, %tmp112_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 727 'add' 'tmp110' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 728 [1/1] (0.00ns)   --->   "%tmp110_cast = zext i3 %tmp110 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 728 'zext' 'tmp110_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 729 [1/1] (0.67ns)   --->   "%tmp106 = add i4 %tmp107_cast, %tmp110_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 729 'add' 'tmp106' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 730 [1/1] (0.00ns)   --->   "%tmp106_cast = zext i4 %tmp106 to i5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 730 'zext' 'tmp106_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 731 [1/1] (0.79ns)   --->   "%tmp98 = add i5 %tmp99_cast, %tmp106_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 731 'add' 'tmp98' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 732 [1/1] (0.00ns)   --->   "%tmp98_cast = zext i5 %tmp98 to i6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 732 'zext' 'tmp98_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 733 [1/1] (0.54ns)   --->   "%tmp112 = add i2 %tmp_112_cast, %tmp_111_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 733 'add' 'tmp112' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 734 [1/1] (0.00ns)   --->   "%tmp116_cast = zext i2 %tmp112 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 734 'zext' 'tmp116_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 735 [1/1] (0.54ns)   --->   "%tmp116 = add i2 %tmp_114_cast, %tmp_113_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 735 'add' 'tmp116' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 736 [1/1] (0.00ns)   --->   "%tmp117_cast = zext i2 %tmp116 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 736 'zext' 'tmp117_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 737 [1/1] (0.54ns)   --->   "%tmp115 = add i3 %tmp116_cast, %tmp117_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 737 'add' 'tmp115' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 738 [1/1] (0.00ns)   --->   "%tmp115_cast = zext i3 %tmp115 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 738 'zext' 'tmp115_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 739 [1/1] (0.54ns)   --->   "%tmp117 = add i2 %tmp_116_cast, %tmp_115_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 739 'add' 'tmp117' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 740 [1/1] (0.00ns)   --->   "%tmp119_cast = zext i2 %tmp117 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 740 'zext' 'tmp119_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 741 [1/1] (0.54ns)   --->   "%tmp119 = add i2 %tmp_118_cast, %tmp_117_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 741 'add' 'tmp119' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 742 [1/1] (0.00ns)   --->   "%tmp120_cast = zext i2 %tmp119 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 742 'zext' 'tmp120_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 743 [1/1] (0.54ns)   --->   "%tmp118 = add i3 %tmp119_cast, %tmp120_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 743 'add' 'tmp118' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 744 [1/1] (0.00ns)   --->   "%tmp118_cast = zext i3 %tmp118 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 744 'zext' 'tmp118_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 745 [1/1] (0.67ns)   --->   "%tmp114 = add i4 %tmp115_cast, %tmp118_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 745 'add' 'tmp114' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 746 [1/1] (0.00ns)   --->   "%tmp114_cast = zext i4 %tmp114 to i5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 746 'zext' 'tmp114_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 747 [1/1] (0.54ns)   --->   "%tmp120 = add i2 %tmp_120_cast, %tmp_119_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 747 'add' 'tmp120' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 748 [1/1] (0.00ns)   --->   "%tmp123_cast = zext i2 %tmp120 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 748 'zext' 'tmp123_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 749 [1/1] (0.54ns)   --->   "%tmp123 = add i2 %tmp_122_cast, %tmp_121_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 749 'add' 'tmp123' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 750 [1/1] (0.00ns)   --->   "%tmp124_cast = zext i2 %tmp123 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 750 'zext' 'tmp124_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 751 [1/1] (0.54ns)   --->   "%tmp122 = add i3 %tmp123_cast, %tmp124_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 751 'add' 'tmp122' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 752 [1/1] (0.00ns)   --->   "%tmp122_cast = zext i3 %tmp122 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 752 'zext' 'tmp122_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 753 [1/1] (0.54ns)   --->   "%tmp124 = add i2 %tmp_124_cast, %tmp_123_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 753 'add' 'tmp124' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 754 [1/1] (0.00ns)   --->   "%tmp126_cast = zext i2 %tmp124 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 754 'zext' 'tmp126_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 755 [1/1] (0.54ns)   --->   "%tmp126 = add i2 %tmp_126_cast, %tmp_125_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 755 'add' 'tmp126' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 756 [1/1] (0.00ns)   --->   "%tmp127_cast = zext i2 %tmp126 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 756 'zext' 'tmp127_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 757 [1/1] (0.54ns)   --->   "%tmp125 = add i3 %tmp126_cast, %tmp127_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 757 'add' 'tmp125' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 758 [1/1] (0.00ns)   --->   "%tmp125_cast = zext i3 %tmp125 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 758 'zext' 'tmp125_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 759 [1/1] (0.67ns)   --->   "%tmp121 = add i4 %tmp122_cast, %tmp125_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 759 'add' 'tmp121' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 760 [1/1] (0.00ns)   --->   "%tmp121_cast = zext i4 %tmp121 to i5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 760 'zext' 'tmp121_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 761 [1/1] (0.79ns)   --->   "%tmp113 = add i5 %tmp114_cast, %tmp121_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 761 'add' 'tmp113' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 762 [1/1] (0.00ns)   --->   "%tmp113_cast = zext i5 %tmp113 to i6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 762 'zext' 'tmp113_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 763 [1/1] (0.78ns)   --->   "%tmp97 = add i6 %tmp98_cast, %tmp113_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 763 'add' 'tmp97' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 764 [1/1] (0.00ns)   --->   "%tmp97_cast = zext i6 %tmp97 to i7" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 764 'zext' 'tmp97_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 765 [1/1] (0.78ns)   --->   "%tmp65 = add i7 %tmp66_cast, %tmp97_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 765 'add' 'tmp65' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 766 [1/1] (0.00ns)   --->   "%tmp65_cast = zext i7 %tmp65 to i8" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 766 'zext' 'tmp65_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 767 [1/1] (0.77ns)   --->   "%tmp1 = add i8 %tmp2_cast, %tmp65_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 767 'add' 'tmp1' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 768 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i8 %tmp1 to i9" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 768 'zext' 'tmp1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 769 [1/1] (0.54ns)   --->   "%tmp127 = add i2 %tmp_128_cast, %tmp_127_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 769 'add' 'tmp127' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 770 [1/1] (0.00ns)   --->   "%tmp134_cast = zext i2 %tmp127 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 770 'zext' 'tmp134_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 771 [1/1] (0.54ns)   --->   "%tmp134 = add i2 %tmp_130_cast, %tmp_129_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 771 'add' 'tmp134' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 772 [1/1] (0.00ns)   --->   "%tmp135_cast = zext i2 %tmp134 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 772 'zext' 'tmp135_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 773 [1/1] (0.54ns)   --->   "%tmp133 = add i3 %tmp134_cast, %tmp135_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 773 'add' 'tmp133' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 774 [1/1] (0.00ns)   --->   "%tmp133_cast = zext i3 %tmp133 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 774 'zext' 'tmp133_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 775 [1/1] (0.54ns)   --->   "%tmp135 = add i2 %tmp_132_cast, %tmp_131_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 775 'add' 'tmp135' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 776 [1/1] (0.00ns)   --->   "%tmp137_cast = zext i2 %tmp135 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 776 'zext' 'tmp137_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 777 [1/1] (0.54ns)   --->   "%tmp137 = add i2 %tmp_134_cast, %tmp_133_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 777 'add' 'tmp137' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 778 [1/1] (0.00ns)   --->   "%tmp138_cast = zext i2 %tmp137 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 778 'zext' 'tmp138_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 779 [1/1] (0.54ns)   --->   "%tmp136 = add i3 %tmp137_cast, %tmp138_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 779 'add' 'tmp136' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 780 [1/1] (0.00ns)   --->   "%tmp136_cast = zext i3 %tmp136 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 780 'zext' 'tmp136_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 781 [1/1] (0.67ns)   --->   "%tmp132 = add i4 %tmp133_cast, %tmp136_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 781 'add' 'tmp132' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 782 [1/1] (0.00ns)   --->   "%tmp132_cast = zext i4 %tmp132 to i5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 782 'zext' 'tmp132_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 783 [1/1] (0.54ns)   --->   "%tmp138 = add i2 %tmp_136_cast, %tmp_135_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 783 'add' 'tmp138' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 784 [1/1] (0.00ns)   --->   "%tmp141_cast = zext i2 %tmp138 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 784 'zext' 'tmp141_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 785 [1/1] (0.54ns)   --->   "%tmp141 = add i2 %tmp_138_cast, %tmp_137_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 785 'add' 'tmp141' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 786 [1/1] (0.00ns)   --->   "%tmp142_cast = zext i2 %tmp141 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 786 'zext' 'tmp142_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 787 [1/1] (0.54ns)   --->   "%tmp140 = add i3 %tmp141_cast, %tmp142_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 787 'add' 'tmp140' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 788 [1/1] (0.00ns)   --->   "%tmp140_cast = zext i3 %tmp140 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 788 'zext' 'tmp140_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 789 [1/1] (0.54ns)   --->   "%tmp142 = add i2 %tmp_140_cast, %tmp_139_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 789 'add' 'tmp142' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 790 [1/1] (0.00ns)   --->   "%tmp144_cast = zext i2 %tmp142 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 790 'zext' 'tmp144_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 791 [1/1] (0.54ns)   --->   "%tmp144 = add i2 %tmp_142_cast, %tmp_141_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 791 'add' 'tmp144' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 792 [1/1] (0.00ns)   --->   "%tmp145_cast = zext i2 %tmp144 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 792 'zext' 'tmp145_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 793 [1/1] (0.54ns)   --->   "%tmp143 = add i3 %tmp144_cast, %tmp145_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 793 'add' 'tmp143' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 794 [1/1] (0.00ns)   --->   "%tmp143_cast = zext i3 %tmp143 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 794 'zext' 'tmp143_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 795 [1/1] (0.67ns)   --->   "%tmp139 = add i4 %tmp140_cast, %tmp143_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 795 'add' 'tmp139' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 796 [1/1] (0.00ns)   --->   "%tmp139_cast = zext i4 %tmp139 to i5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 796 'zext' 'tmp139_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 797 [1/1] (0.79ns)   --->   "%tmp131 = add i5 %tmp132_cast, %tmp139_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 797 'add' 'tmp131' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 798 [1/1] (0.00ns)   --->   "%tmp131_cast = zext i5 %tmp131 to i6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 798 'zext' 'tmp131_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 799 [1/1] (0.54ns)   --->   "%tmp145 = add i2 %tmp_144_cast, %tmp_143_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 799 'add' 'tmp145' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 800 [1/1] (0.00ns)   --->   "%tmp149_cast = zext i2 %tmp145 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 800 'zext' 'tmp149_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 801 [1/1] (0.54ns)   --->   "%tmp149 = add i2 %tmp_146_cast, %tmp_145_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 801 'add' 'tmp149' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 802 [1/1] (0.00ns)   --->   "%tmp150_cast = zext i2 %tmp149 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 802 'zext' 'tmp150_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 803 [1/1] (0.54ns)   --->   "%tmp148 = add i3 %tmp149_cast, %tmp150_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 803 'add' 'tmp148' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 804 [1/1] (0.00ns)   --->   "%tmp148_cast = zext i3 %tmp148 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 804 'zext' 'tmp148_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 805 [1/1] (0.54ns)   --->   "%tmp150 = add i2 %tmp_148_cast, %tmp_147_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 805 'add' 'tmp150' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 806 [1/1] (0.00ns)   --->   "%tmp152_cast = zext i2 %tmp150 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 806 'zext' 'tmp152_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 807 [1/1] (0.54ns)   --->   "%tmp152 = add i2 %tmp_150_cast, %tmp_149_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 807 'add' 'tmp152' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 808 [1/1] (0.00ns)   --->   "%tmp153_cast = zext i2 %tmp152 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 808 'zext' 'tmp153_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 809 [1/1] (0.54ns)   --->   "%tmp151 = add i3 %tmp152_cast, %tmp153_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 809 'add' 'tmp151' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 810 [1/1] (0.00ns)   --->   "%tmp151_cast = zext i3 %tmp151 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 810 'zext' 'tmp151_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 811 [1/1] (0.67ns)   --->   "%tmp147 = add i4 %tmp148_cast, %tmp151_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 811 'add' 'tmp147' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 812 [1/1] (0.00ns)   --->   "%tmp147_cast = zext i4 %tmp147 to i5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 812 'zext' 'tmp147_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 813 [1/1] (0.54ns)   --->   "%tmp153 = add i2 %tmp_152_cast, %tmp_151_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 813 'add' 'tmp153' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 814 [1/1] (0.00ns)   --->   "%tmp156_cast = zext i2 %tmp153 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 814 'zext' 'tmp156_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 815 [1/1] (0.54ns)   --->   "%tmp156 = add i2 %tmp_154_cast, %tmp_153_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 815 'add' 'tmp156' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 816 [1/1] (0.00ns)   --->   "%tmp157_cast = zext i2 %tmp156 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 816 'zext' 'tmp157_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 817 [1/1] (0.54ns)   --->   "%tmp155 = add i3 %tmp156_cast, %tmp157_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 817 'add' 'tmp155' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 818 [1/1] (0.00ns)   --->   "%tmp155_cast = zext i3 %tmp155 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 818 'zext' 'tmp155_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 819 [1/1] (0.54ns)   --->   "%tmp157 = add i2 %tmp_156_cast, %tmp_155_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 819 'add' 'tmp157' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 820 [1/1] (0.00ns)   --->   "%tmp159_cast = zext i2 %tmp157 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 820 'zext' 'tmp159_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 821 [1/1] (0.54ns)   --->   "%tmp159 = add i2 %tmp_158_cast, %tmp_157_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 821 'add' 'tmp159' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 822 [1/1] (0.00ns)   --->   "%tmp160_cast = zext i2 %tmp159 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 822 'zext' 'tmp160_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 823 [1/1] (0.54ns)   --->   "%tmp158 = add i3 %tmp159_cast, %tmp160_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 823 'add' 'tmp158' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 824 [1/1] (0.00ns)   --->   "%tmp158_cast = zext i3 %tmp158 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 824 'zext' 'tmp158_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 825 [1/1] (0.67ns)   --->   "%tmp154 = add i4 %tmp155_cast, %tmp158_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 825 'add' 'tmp154' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 826 [1/1] (0.00ns)   --->   "%tmp154_cast = zext i4 %tmp154 to i5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 826 'zext' 'tmp154_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 827 [1/1] (0.79ns)   --->   "%tmp146 = add i5 %tmp147_cast, %tmp154_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 827 'add' 'tmp146' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 828 [1/1] (0.00ns)   --->   "%tmp146_cast = zext i5 %tmp146 to i6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 828 'zext' 'tmp146_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 829 [1/1] (0.78ns)   --->   "%tmp130 = add i6 %tmp131_cast, %tmp146_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 829 'add' 'tmp130' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 830 [1/1] (0.00ns)   --->   "%tmp130_cast = zext i6 %tmp130 to i7" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 830 'zext' 'tmp130_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 831 [1/1] (0.54ns)   --->   "%tmp160 = add i2 %tmp_160_cast, %tmp_159_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 831 'add' 'tmp160' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 832 [1/1] (0.00ns)   --->   "%tmp165_cast = zext i2 %tmp160 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 832 'zext' 'tmp165_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 833 [1/1] (0.54ns)   --->   "%tmp165 = add i2 %tmp_162_cast, %tmp_161_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 833 'add' 'tmp165' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 834 [1/1] (0.00ns)   --->   "%tmp166_cast = zext i2 %tmp165 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 834 'zext' 'tmp166_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 835 [1/1] (0.54ns)   --->   "%tmp164 = add i3 %tmp165_cast, %tmp166_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 835 'add' 'tmp164' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 836 [1/1] (0.00ns)   --->   "%tmp164_cast = zext i3 %tmp164 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 836 'zext' 'tmp164_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 837 [1/1] (0.54ns)   --->   "%tmp166 = add i2 %tmp_164_cast, %tmp_163_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 837 'add' 'tmp166' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 838 [1/1] (0.00ns)   --->   "%tmp168_cast = zext i2 %tmp166 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 838 'zext' 'tmp168_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 839 [1/1] (0.54ns)   --->   "%tmp168 = add i2 %tmp_166_cast, %tmp_165_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 839 'add' 'tmp168' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 840 [1/1] (0.00ns)   --->   "%tmp169_cast = zext i2 %tmp168 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 840 'zext' 'tmp169_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 841 [1/1] (0.54ns)   --->   "%tmp167 = add i3 %tmp168_cast, %tmp169_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 841 'add' 'tmp167' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 842 [1/1] (0.00ns)   --->   "%tmp167_cast = zext i3 %tmp167 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 842 'zext' 'tmp167_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 843 [1/1] (0.67ns)   --->   "%tmp163 = add i4 %tmp164_cast, %tmp167_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 843 'add' 'tmp163' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 844 [1/1] (0.00ns)   --->   "%tmp163_cast = zext i4 %tmp163 to i5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 844 'zext' 'tmp163_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 845 [1/1] (0.54ns)   --->   "%tmp169 = add i2 %tmp_168_cast, %tmp_167_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 845 'add' 'tmp169' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 846 [1/1] (0.00ns)   --->   "%tmp172_cast = zext i2 %tmp169 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 846 'zext' 'tmp172_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 847 [1/1] (0.54ns)   --->   "%tmp172 = add i2 %tmp_170_cast, %tmp_169_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 847 'add' 'tmp172' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 848 [1/1] (0.00ns)   --->   "%tmp173_cast = zext i2 %tmp172 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 848 'zext' 'tmp173_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 849 [1/1] (0.54ns)   --->   "%tmp171 = add i3 %tmp172_cast, %tmp173_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 849 'add' 'tmp171' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 850 [1/1] (0.00ns)   --->   "%tmp171_cast = zext i3 %tmp171 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 850 'zext' 'tmp171_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 851 [1/1] (0.54ns)   --->   "%tmp173 = add i2 %tmp_172_cast, %tmp_171_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 851 'add' 'tmp173' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 852 [1/1] (0.00ns)   --->   "%tmp175_cast = zext i2 %tmp173 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 852 'zext' 'tmp175_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 853 [1/1] (0.54ns)   --->   "%tmp175 = add i2 %tmp_174_cast, %tmp_173_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 853 'add' 'tmp175' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 854 [1/1] (0.00ns)   --->   "%tmp176_cast = zext i2 %tmp175 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 854 'zext' 'tmp176_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 855 [1/1] (0.54ns)   --->   "%tmp174 = add i3 %tmp175_cast, %tmp176_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 855 'add' 'tmp174' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 856 [1/1] (0.00ns)   --->   "%tmp174_cast = zext i3 %tmp174 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 856 'zext' 'tmp174_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 857 [1/1] (0.67ns)   --->   "%tmp170 = add i4 %tmp171_cast, %tmp174_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 857 'add' 'tmp170' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 858 [1/1] (0.00ns)   --->   "%tmp170_cast = zext i4 %tmp170 to i5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 858 'zext' 'tmp170_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 859 [1/1] (0.79ns)   --->   "%tmp162 = add i5 %tmp163_cast, %tmp170_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 859 'add' 'tmp162' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 860 [1/1] (0.00ns)   --->   "%tmp162_cast = zext i5 %tmp162 to i6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 860 'zext' 'tmp162_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 861 [1/1] (0.54ns)   --->   "%tmp176 = add i2 %tmp_176_cast, %tmp_175_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 861 'add' 'tmp176' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 862 [1/1] (0.00ns)   --->   "%tmp180_cast = zext i2 %tmp176 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 862 'zext' 'tmp180_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 863 [1/1] (0.54ns)   --->   "%tmp180 = add i2 %tmp_178_cast, %tmp_177_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 863 'add' 'tmp180' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 864 [1/1] (0.00ns)   --->   "%tmp181_cast = zext i2 %tmp180 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 864 'zext' 'tmp181_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 865 [1/1] (0.54ns)   --->   "%tmp179 = add i3 %tmp180_cast, %tmp181_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 865 'add' 'tmp179' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 866 [1/1] (0.00ns)   --->   "%tmp179_cast = zext i3 %tmp179 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 866 'zext' 'tmp179_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 867 [1/1] (0.54ns)   --->   "%tmp181 = add i2 %tmp_180_cast, %tmp_179_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 867 'add' 'tmp181' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 868 [1/1] (0.00ns)   --->   "%tmp183_cast = zext i2 %tmp181 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 868 'zext' 'tmp183_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 869 [1/1] (0.54ns)   --->   "%tmp183 = add i2 %tmp_182_cast, %tmp_181_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 869 'add' 'tmp183' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 870 [1/1] (0.00ns)   --->   "%tmp184_cast = zext i2 %tmp183 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 870 'zext' 'tmp184_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 871 [1/1] (0.54ns)   --->   "%tmp182 = add i3 %tmp183_cast, %tmp184_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 871 'add' 'tmp182' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 872 [1/1] (0.00ns)   --->   "%tmp182_cast = zext i3 %tmp182 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 872 'zext' 'tmp182_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 873 [1/1] (0.67ns)   --->   "%tmp178 = add i4 %tmp179_cast, %tmp182_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 873 'add' 'tmp178' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 874 [1/1] (0.00ns)   --->   "%tmp178_cast = zext i4 %tmp178 to i5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 874 'zext' 'tmp178_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 875 [1/1] (0.54ns)   --->   "%tmp184 = add i2 %tmp_184_cast, %tmp_183_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 875 'add' 'tmp184' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 876 [1/1] (0.00ns)   --->   "%tmp187_cast = zext i2 %tmp184 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 876 'zext' 'tmp187_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 877 [1/1] (0.54ns)   --->   "%tmp187 = add i2 %tmp_186_cast, %tmp_185_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 877 'add' 'tmp187' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 878 [1/1] (0.00ns)   --->   "%tmp188_cast = zext i2 %tmp187 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 878 'zext' 'tmp188_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 879 [1/1] (0.54ns)   --->   "%tmp186 = add i3 %tmp187_cast, %tmp188_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 879 'add' 'tmp186' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 880 [1/1] (0.00ns)   --->   "%tmp186_cast = zext i3 %tmp186 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 880 'zext' 'tmp186_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 881 [1/1] (0.54ns)   --->   "%tmp188 = add i2 %tmp_188_cast, %tmp_187_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 881 'add' 'tmp188' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 882 [1/1] (0.00ns)   --->   "%tmp190_cast = zext i2 %tmp188 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 882 'zext' 'tmp190_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 883 [1/1] (0.54ns)   --->   "%tmp190 = add i2 %tmp_190_cast, %tmp_189_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 883 'add' 'tmp190' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 884 [1/1] (0.00ns)   --->   "%tmp191_cast = zext i2 %tmp190 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 884 'zext' 'tmp191_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 885 [1/1] (0.54ns)   --->   "%tmp189 = add i3 %tmp190_cast, %tmp191_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 885 'add' 'tmp189' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 886 [1/1] (0.00ns)   --->   "%tmp189_cast = zext i3 %tmp189 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 886 'zext' 'tmp189_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 887 [1/1] (0.67ns)   --->   "%tmp185 = add i4 %tmp186_cast, %tmp189_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 887 'add' 'tmp185' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 888 [1/1] (0.00ns)   --->   "%tmp185_cast = zext i4 %tmp185 to i5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 888 'zext' 'tmp185_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 889 [1/1] (0.79ns)   --->   "%tmp177 = add i5 %tmp178_cast, %tmp185_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 889 'add' 'tmp177' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 890 [1/1] (0.00ns)   --->   "%tmp177_cast = zext i5 %tmp177 to i6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 890 'zext' 'tmp177_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 891 [1/1] (0.78ns)   --->   "%tmp161 = add i6 %tmp162_cast, %tmp177_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 891 'add' 'tmp161' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 892 [1/1] (0.00ns)   --->   "%tmp161_cast = zext i6 %tmp161 to i7" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 892 'zext' 'tmp161_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 893 [1/1] (0.78ns)   --->   "%tmp129 = add i7 %tmp130_cast, %tmp161_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 893 'add' 'tmp129' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 894 [1/1] (0.00ns)   --->   "%tmp129_cast = zext i7 %tmp129 to i8" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 894 'zext' 'tmp129_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 895 [1/1] (0.54ns)   --->   "%tmp191 = add i2 %tmp_192_cast, %tmp_191_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 895 'add' 'tmp191' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 896 [1/1] (0.00ns)   --->   "%tmp197_cast = zext i2 %tmp191 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 896 'zext' 'tmp197_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 897 [1/1] (0.54ns)   --->   "%tmp197 = add i2 %tmp_194_cast, %tmp_193_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 897 'add' 'tmp197' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 898 [1/1] (0.00ns)   --->   "%tmp198_cast = zext i2 %tmp197 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 898 'zext' 'tmp198_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 899 [1/1] (0.54ns)   --->   "%tmp196 = add i3 %tmp197_cast, %tmp198_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 899 'add' 'tmp196' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 900 [1/1] (0.00ns)   --->   "%tmp196_cast = zext i3 %tmp196 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 900 'zext' 'tmp196_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 901 [1/1] (0.54ns)   --->   "%tmp198 = add i2 %tmp_196_cast, %tmp_195_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 901 'add' 'tmp198' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 902 [1/1] (0.00ns)   --->   "%tmp200_cast = zext i2 %tmp198 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 902 'zext' 'tmp200_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 903 [1/1] (0.54ns)   --->   "%tmp200 = add i2 %tmp_198_cast, %tmp_197_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 903 'add' 'tmp200' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 904 [1/1] (0.00ns)   --->   "%tmp201_cast = zext i2 %tmp200 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 904 'zext' 'tmp201_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 905 [1/1] (0.54ns)   --->   "%tmp199 = add i3 %tmp200_cast, %tmp201_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 905 'add' 'tmp199' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 906 [1/1] (0.00ns)   --->   "%tmp199_cast = zext i3 %tmp199 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 906 'zext' 'tmp199_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 907 [1/1] (0.67ns)   --->   "%tmp195 = add i4 %tmp196_cast, %tmp199_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 907 'add' 'tmp195' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 908 [1/1] (0.00ns)   --->   "%tmp195_cast = zext i4 %tmp195 to i5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 908 'zext' 'tmp195_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 909 [1/1] (0.54ns)   --->   "%tmp201 = add i2 %tmp_200_cast, %tmp_199_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 909 'add' 'tmp201' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 910 [1/1] (0.00ns)   --->   "%tmp204_cast = zext i2 %tmp201 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 910 'zext' 'tmp204_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 911 [1/1] (0.54ns)   --->   "%tmp204 = add i2 %tmp_202_cast, %tmp_201_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 911 'add' 'tmp204' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 912 [1/1] (0.00ns)   --->   "%tmp205_cast = zext i2 %tmp204 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 912 'zext' 'tmp205_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 913 [1/1] (0.54ns)   --->   "%tmp203 = add i3 %tmp204_cast, %tmp205_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 913 'add' 'tmp203' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 914 [1/1] (0.00ns)   --->   "%tmp203_cast = zext i3 %tmp203 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 914 'zext' 'tmp203_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 915 [1/1] (0.54ns)   --->   "%tmp205 = add i2 %tmp_204_cast, %tmp_203_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 915 'add' 'tmp205' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 916 [1/1] (0.00ns)   --->   "%tmp207_cast = zext i2 %tmp205 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 916 'zext' 'tmp207_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 917 [1/1] (0.54ns)   --->   "%tmp207 = add i2 %tmp_206_cast, %tmp_205_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 917 'add' 'tmp207' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 918 [1/1] (0.00ns)   --->   "%tmp208_cast = zext i2 %tmp207 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 918 'zext' 'tmp208_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 919 [1/1] (0.54ns)   --->   "%tmp206 = add i3 %tmp207_cast, %tmp208_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 919 'add' 'tmp206' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 920 [1/1] (0.00ns)   --->   "%tmp206_cast = zext i3 %tmp206 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 920 'zext' 'tmp206_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 921 [1/1] (0.67ns)   --->   "%tmp202 = add i4 %tmp203_cast, %tmp206_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 921 'add' 'tmp202' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 922 [1/1] (0.00ns)   --->   "%tmp202_cast = zext i4 %tmp202 to i5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 922 'zext' 'tmp202_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 923 [1/1] (0.79ns)   --->   "%tmp194 = add i5 %tmp195_cast, %tmp202_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 923 'add' 'tmp194' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 924 [1/1] (0.00ns)   --->   "%tmp194_cast = zext i5 %tmp194 to i6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 924 'zext' 'tmp194_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 925 [1/1] (0.54ns)   --->   "%tmp208 = add i2 %tmp_208_cast, %tmp_207_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 925 'add' 'tmp208' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 926 [1/1] (0.00ns)   --->   "%tmp212_cast = zext i2 %tmp208 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 926 'zext' 'tmp212_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 927 [1/1] (0.54ns)   --->   "%tmp212 = add i2 %tmp_210_cast, %tmp_209_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 927 'add' 'tmp212' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 928 [1/1] (0.00ns)   --->   "%tmp213_cast = zext i2 %tmp212 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 928 'zext' 'tmp213_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 929 [1/1] (0.54ns)   --->   "%tmp211 = add i3 %tmp212_cast, %tmp213_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 929 'add' 'tmp211' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 930 [1/1] (0.00ns)   --->   "%tmp211_cast = zext i3 %tmp211 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 930 'zext' 'tmp211_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 931 [1/1] (0.54ns)   --->   "%tmp213 = add i2 %tmp_212_cast, %tmp_211_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 931 'add' 'tmp213' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 932 [1/1] (0.00ns)   --->   "%tmp215_cast = zext i2 %tmp213 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 932 'zext' 'tmp215_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 933 [1/1] (0.54ns)   --->   "%tmp215 = add i2 %tmp_214_cast, %tmp_213_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 933 'add' 'tmp215' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 934 [1/1] (0.00ns)   --->   "%tmp216_cast = zext i2 %tmp215 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 934 'zext' 'tmp216_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 935 [1/1] (0.54ns)   --->   "%tmp214 = add i3 %tmp215_cast, %tmp216_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 935 'add' 'tmp214' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 936 [1/1] (0.00ns)   --->   "%tmp214_cast = zext i3 %tmp214 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 936 'zext' 'tmp214_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 937 [1/1] (0.67ns)   --->   "%tmp210 = add i4 %tmp211_cast, %tmp214_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 937 'add' 'tmp210' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 938 [1/1] (0.00ns)   --->   "%tmp210_cast = zext i4 %tmp210 to i5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 938 'zext' 'tmp210_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 939 [1/1] (0.54ns)   --->   "%tmp216 = add i2 %tmp_216_cast, %tmp_215_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 939 'add' 'tmp216' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 940 [1/1] (0.00ns)   --->   "%tmp219_cast = zext i2 %tmp216 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 940 'zext' 'tmp219_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 941 [1/1] (0.54ns)   --->   "%tmp219 = add i2 %tmp_218_cast, %tmp_217_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 941 'add' 'tmp219' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 942 [1/1] (0.00ns)   --->   "%tmp220_cast = zext i2 %tmp219 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 942 'zext' 'tmp220_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 943 [1/1] (0.54ns)   --->   "%tmp218 = add i3 %tmp219_cast, %tmp220_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 943 'add' 'tmp218' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 944 [1/1] (0.00ns)   --->   "%tmp218_cast = zext i3 %tmp218 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 944 'zext' 'tmp218_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 945 [1/1] (0.54ns)   --->   "%tmp220 = add i2 %tmp_220_cast, %tmp_219_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 945 'add' 'tmp220' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 946 [1/1] (0.00ns)   --->   "%tmp222_cast = zext i2 %tmp220 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 946 'zext' 'tmp222_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 947 [1/1] (0.54ns)   --->   "%tmp222 = add i2 %tmp_222_cast, %tmp_221_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 947 'add' 'tmp222' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 948 [1/1] (0.00ns)   --->   "%tmp223_cast = zext i2 %tmp222 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 948 'zext' 'tmp223_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 949 [1/1] (0.54ns)   --->   "%tmp221 = add i3 %tmp222_cast, %tmp223_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 949 'add' 'tmp221' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 950 [1/1] (0.00ns)   --->   "%tmp221_cast = zext i3 %tmp221 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 950 'zext' 'tmp221_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 951 [1/1] (0.67ns)   --->   "%tmp217 = add i4 %tmp218_cast, %tmp221_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 951 'add' 'tmp217' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 952 [1/1] (0.00ns)   --->   "%tmp217_cast = zext i4 %tmp217 to i5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 952 'zext' 'tmp217_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 953 [1/1] (0.79ns)   --->   "%tmp209 = add i5 %tmp210_cast, %tmp217_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 953 'add' 'tmp209' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 954 [1/1] (0.00ns)   --->   "%tmp209_cast = zext i5 %tmp209 to i6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 954 'zext' 'tmp209_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 955 [1/1] (0.78ns)   --->   "%tmp193 = add i6 %tmp194_cast, %tmp209_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 955 'add' 'tmp193' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 956 [1/1] (0.00ns)   --->   "%tmp193_cast = zext i6 %tmp193 to i7" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 956 'zext' 'tmp193_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 957 [1/1] (0.54ns)   --->   "%tmp223 = add i2 %tmp_224_cast, %tmp_223_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 957 'add' 'tmp223' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 958 [1/1] (0.00ns)   --->   "%tmp228_cast = zext i2 %tmp223 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 958 'zext' 'tmp228_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 959 [1/1] (0.54ns)   --->   "%tmp228 = add i2 %tmp_226_cast, %tmp_225_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 959 'add' 'tmp228' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 960 [1/1] (0.00ns)   --->   "%tmp229_cast = zext i2 %tmp228 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 960 'zext' 'tmp229_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 961 [1/1] (0.54ns)   --->   "%tmp227 = add i3 %tmp228_cast, %tmp229_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 961 'add' 'tmp227' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 962 [1/1] (0.00ns)   --->   "%tmp227_cast = zext i3 %tmp227 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 962 'zext' 'tmp227_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 963 [1/1] (0.54ns)   --->   "%tmp229 = add i2 %tmp_228_cast, %tmp_227_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 963 'add' 'tmp229' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 964 [1/1] (0.00ns)   --->   "%tmp231_cast = zext i2 %tmp229 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 964 'zext' 'tmp231_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 965 [1/1] (0.54ns)   --->   "%tmp231 = add i2 %tmp_230_cast, %tmp_229_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 965 'add' 'tmp231' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 966 [1/1] (0.00ns)   --->   "%tmp232_cast = zext i2 %tmp231 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 966 'zext' 'tmp232_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 967 [1/1] (0.54ns)   --->   "%tmp230 = add i3 %tmp231_cast, %tmp232_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 967 'add' 'tmp230' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 968 [1/1] (0.00ns)   --->   "%tmp230_cast = zext i3 %tmp230 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 968 'zext' 'tmp230_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 969 [1/1] (0.67ns)   --->   "%tmp226 = add i4 %tmp227_cast, %tmp230_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 969 'add' 'tmp226' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 970 [1/1] (0.00ns)   --->   "%tmp226_cast = zext i4 %tmp226 to i5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 970 'zext' 'tmp226_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 971 [1/1] (0.54ns)   --->   "%tmp232 = add i2 %tmp_232_cast, %tmp_231_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 971 'add' 'tmp232' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 972 [1/1] (0.00ns)   --->   "%tmp235_cast = zext i2 %tmp232 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 972 'zext' 'tmp235_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 973 [1/1] (0.54ns)   --->   "%tmp235 = add i2 %tmp_234_cast, %tmp_233_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 973 'add' 'tmp235' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 974 [1/1] (0.00ns)   --->   "%tmp236_cast = zext i2 %tmp235 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 974 'zext' 'tmp236_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 975 [1/1] (0.54ns)   --->   "%tmp234 = add i3 %tmp235_cast, %tmp236_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 975 'add' 'tmp234' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 976 [1/1] (0.00ns)   --->   "%tmp234_cast = zext i3 %tmp234 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 976 'zext' 'tmp234_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 977 [1/1] (0.54ns)   --->   "%tmp236 = add i2 %tmp_236_cast, %tmp_235_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 977 'add' 'tmp236' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 978 [1/1] (0.00ns)   --->   "%tmp238_cast = zext i2 %tmp236 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 978 'zext' 'tmp238_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 979 [1/1] (0.54ns)   --->   "%tmp238 = add i2 %tmp_238_cast, %tmp_237_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 979 'add' 'tmp238' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 980 [1/1] (0.00ns)   --->   "%tmp239_cast = zext i2 %tmp238 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 980 'zext' 'tmp239_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 981 [1/1] (0.54ns)   --->   "%tmp237 = add i3 %tmp238_cast, %tmp239_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 981 'add' 'tmp237' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 982 [1/1] (0.00ns)   --->   "%tmp237_cast = zext i3 %tmp237 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 982 'zext' 'tmp237_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 983 [1/1] (0.67ns)   --->   "%tmp233 = add i4 %tmp234_cast, %tmp237_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 983 'add' 'tmp233' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 984 [1/1] (0.00ns)   --->   "%tmp233_cast = zext i4 %tmp233 to i5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 984 'zext' 'tmp233_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 985 [1/1] (0.79ns)   --->   "%tmp225 = add i5 %tmp226_cast, %tmp233_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 985 'add' 'tmp225' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 986 [1/1] (0.00ns)   --->   "%tmp225_cast = zext i5 %tmp225 to i6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 986 'zext' 'tmp225_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 987 [1/1] (0.54ns)   --->   "%tmp239 = add i2 %tmp_240_cast, %tmp_239_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 987 'add' 'tmp239' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 988 [1/1] (0.00ns)   --->   "%tmp243_cast = zext i2 %tmp239 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 988 'zext' 'tmp243_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 989 [1/1] (0.54ns)   --->   "%tmp243 = add i2 %tmp_242_cast, %tmp_241_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 989 'add' 'tmp243' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 990 [1/1] (0.00ns)   --->   "%tmp244_cast = zext i2 %tmp243 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 990 'zext' 'tmp244_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 991 [1/1] (0.54ns)   --->   "%tmp242 = add i3 %tmp243_cast, %tmp244_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 991 'add' 'tmp242' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 992 [1/1] (0.00ns)   --->   "%tmp242_cast = zext i3 %tmp242 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 992 'zext' 'tmp242_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 993 [1/1] (0.54ns)   --->   "%tmp244 = add i2 %tmp_244_cast, %tmp_243_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 993 'add' 'tmp244' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 994 [1/1] (0.00ns)   --->   "%tmp246_cast = zext i2 %tmp244 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 994 'zext' 'tmp246_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 995 [1/1] (0.54ns)   --->   "%tmp246 = add i2 %tmp_246_cast, %tmp_245_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 995 'add' 'tmp246' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 996 [1/1] (0.00ns)   --->   "%tmp247_cast = zext i2 %tmp246 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 996 'zext' 'tmp247_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 997 [1/1] (0.54ns)   --->   "%tmp245 = add i3 %tmp246_cast, %tmp247_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 997 'add' 'tmp245' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 998 [1/1] (0.00ns)   --->   "%tmp245_cast = zext i3 %tmp245 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 998 'zext' 'tmp245_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 999 [1/1] (0.67ns)   --->   "%tmp241 = add i4 %tmp242_cast, %tmp245_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 999 'add' 'tmp241' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1000 [1/1] (0.00ns)   --->   "%tmp241_cast = zext i4 %tmp241 to i5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 1000 'zext' 'tmp241_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1001 [1/1] (0.54ns)   --->   "%tmp247 = add i2 %tmp_248_cast, %tmp_247_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 1001 'add' 'tmp247' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1002 [1/1] (0.00ns)   --->   "%tmp250_cast = zext i2 %tmp247 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 1002 'zext' 'tmp250_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1003 [1/1] (0.54ns)   --->   "%tmp250 = add i2 %tmp_250_cast, %tmp_249_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 1003 'add' 'tmp250' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1004 [1/1] (0.00ns)   --->   "%tmp251_cast = zext i2 %tmp250 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 1004 'zext' 'tmp251_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1005 [1/1] (0.54ns)   --->   "%tmp249 = add i3 %tmp250_cast, %tmp251_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 1005 'add' 'tmp249' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1006 [1/1] (0.00ns)   --->   "%tmp249_cast = zext i3 %tmp249 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 1006 'zext' 'tmp249_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1007 [1/1] (0.54ns)   --->   "%tmp251 = add i2 %tmp_252_cast, %tmp_251_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 1007 'add' 'tmp251' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1008 [1/1] (0.00ns)   --->   "%tmp253_cast = zext i2 %tmp251 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 1008 'zext' 'tmp253_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1009 [1/1] (0.54ns)   --->   "%tmp253 = add i2 %tmp_254_cast, %tmp_253_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 1009 'add' 'tmp253' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1010 [1/1] (0.00ns)   --->   "%tmp254_cast = zext i2 %tmp253 to i3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 1010 'zext' 'tmp254_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1011 [1/1] (0.54ns)   --->   "%tmp252 = add i3 %tmp253_cast, %tmp254_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 1011 'add' 'tmp252' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1012 [1/1] (0.00ns)   --->   "%tmp252_cast = zext i3 %tmp252 to i4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 1012 'zext' 'tmp252_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1013 [1/1] (0.67ns)   --->   "%tmp248 = add i4 %tmp249_cast, %tmp252_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 1013 'add' 'tmp248' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1014 [1/1] (0.00ns)   --->   "%tmp248_cast = zext i4 %tmp248 to i5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 1014 'zext' 'tmp248_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1015 [1/1] (0.79ns)   --->   "%tmp240 = add i5 %tmp241_cast, %tmp248_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 1015 'add' 'tmp240' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1016 [1/1] (0.00ns)   --->   "%tmp240_cast = zext i5 %tmp240 to i6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 1016 'zext' 'tmp240_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1017 [1/1] (0.78ns)   --->   "%tmp224 = add i6 %tmp225_cast, %tmp240_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 1017 'add' 'tmp224' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1018 [1/1] (0.00ns)   --->   "%tmp224_cast = zext i6 %tmp224 to i7" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 1018 'zext' 'tmp224_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1019 [1/1] (0.78ns)   --->   "%tmp192 = add i7 %tmp193_cast, %tmp224_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 1019 'add' 'tmp192' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1020 [1/1] (0.00ns)   --->   "%tmp192_cast = zext i7 %tmp192 to i8" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 1020 'zext' 'tmp192_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1021 [1/1] (0.77ns)   --->   "%tmp128 = add i8 %tmp129_cast, %tmp192_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 1021 'add' 'tmp128' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1022 [1/1] (0.00ns)   --->   "%tmp128_cast = zext i8 %tmp128 to i9" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 1022 'zext' 'tmp128_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1023 [1/1] (0.76ns)   --->   "%cnt_1_s = add i9 %tmp1_cast, %tmp128_cast" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18]   --->   Operation 1023 'add' 'cnt_1_s' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1024 [1/1] (0.00ns)   --->   "ret i9 %cnt_1_s" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:20]   --->   Operation 1024 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.67ns
The critical path consists of the following:
	wire read on port 'x_V' [2]  (0 ns)
	'add' operation ('tmp7', /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18) [515]  (0.548 ns)
	'add' operation ('tmp6', /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18) [519]  (0.548 ns)
	'add' operation ('tmp5', /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18) [527]  (0.673 ns)
	'add' operation ('tmp4', /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18) [543]  (0.797 ns)
	'add' operation ('tmp3', /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18) [575]  (0.789 ns)
	'add' operation ('tmp2', /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18) [639]  (0.781 ns)
	'add' operation ('tmp1', /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18) [767]  (0.773 ns)
	'add' operation ('cnt_1_s', /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18) [1023]  (0.765 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
