{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694473995923 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694473995924 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 11 17:13:15 2023 " "Processing started: Mon Sep 11 17:13:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694473995924 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694473995924 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RelojMS -c RelojMS " "Command: quartus_map --read_settings_files=on --write_settings_files=off RelojMS -c RelojMS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694473995924 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694473996026 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694473996026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RelojMS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RelojMS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RelojMS-Behavioral " "Found design unit 1: RelojMS-Behavioral" {  } { { "RelojMS.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_3/RelojMs/RelojMS.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694474001674 ""} { "Info" "ISGN_ENTITY_NAME" "1 RelojMS " "Found entity 1: RelojMS" {  } { { "RelojMS.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_3/RelojMs/RelojMS.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694474001674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694474001674 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RelojMS " "Elaborating entity \"RelojMS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694474001699 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "reloj GND " "Pin \"reloj\" is stuck at GND" {  } { { "RelojMS.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_3/RelojMs/RelojMS.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694474001867 "|RelojMS|reloj"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1694474001867 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1694474001909 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694474001909 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "RelojMS.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_3/RelojMs/RelojMS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694474001925 "|RelojMS|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Tms\[0\] " "No output dependent on input pin \"Tms\[0\]\"" {  } { { "RelojMS.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_3/RelojMs/RelojMS.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694474001925 "|RelojMS|Tms[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Tms\[1\] " "No output dependent on input pin \"Tms\[1\]\"" {  } { { "RelojMS.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_3/RelojMs/RelojMS.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694474001925 "|RelojMS|Tms[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Tms\[2\] " "No output dependent on input pin \"Tms\[2\]\"" {  } { { "RelojMS.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_3/RelojMs/RelojMS.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694474001925 "|RelojMS|Tms[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Tms\[3\] " "No output dependent on input pin \"Tms\[3\]\"" {  } { { "RelojMS.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_3/RelojMs/RelojMS.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694474001925 "|RelojMS|Tms[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Tms\[4\] " "No output dependent on input pin \"Tms\[4\]\"" {  } { { "RelojMS.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_3/RelojMs/RelojMS.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694474001925 "|RelojMS|Tms[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Tms\[5\] " "No output dependent on input pin \"Tms\[5\]\"" {  } { { "RelojMS.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_3/RelojMs/RelojMS.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694474001925 "|RelojMS|Tms[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Tms\[6\] " "No output dependent on input pin \"Tms\[6\]\"" {  } { { "RelojMS.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_3/RelojMs/RelojMS.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694474001925 "|RelojMS|Tms[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Tms\[7\] " "No output dependent on input pin \"Tms\[7\]\"" {  } { { "RelojMS.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_3/RelojMs/RelojMS.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694474001925 "|RelojMS|Tms[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Tms\[8\] " "No output dependent on input pin \"Tms\[8\]\"" {  } { { "RelojMS.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_3/RelojMs/RelojMS.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694474001925 "|RelojMS|Tms[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Tms\[9\] " "No output dependent on input pin \"Tms\[9\]\"" {  } { { "RelojMS.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_3/RelojMs/RelojMS.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694474001925 "|RelojMS|Tms[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Tms\[10\] " "No output dependent on input pin \"Tms\[10\]\"" {  } { { "RelojMS.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_3/RelojMs/RelojMS.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694474001925 "|RelojMS|Tms[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Tms\[11\] " "No output dependent on input pin \"Tms\[11\]\"" {  } { { "RelojMS.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_3/RelojMs/RelojMS.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694474001925 "|RelojMS|Tms[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Tms\[12\] " "No output dependent on input pin \"Tms\[12\]\"" {  } { { "RelojMS.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_3/RelojMs/RelojMS.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694474001925 "|RelojMS|Tms[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Tms\[13\] " "No output dependent on input pin \"Tms\[13\]\"" {  } { { "RelojMS.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_3/RelojMs/RelojMS.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694474001925 "|RelojMS|Tms[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Tms\[14\] " "No output dependent on input pin \"Tms\[14\]\"" {  } { { "RelojMS.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_3/RelojMs/RelojMS.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694474001925 "|RelojMS|Tms[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Tms\[15\] " "No output dependent on input pin \"Tms\[15\]\"" {  } { { "RelojMS.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_3/RelojMs/RelojMS.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694474001925 "|RelojMS|Tms[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Tms\[16\] " "No output dependent on input pin \"Tms\[16\]\"" {  } { { "RelojMS.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_3/RelojMs/RelojMS.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694474001925 "|RelojMS|Tms[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Tms\[17\] " "No output dependent on input pin \"Tms\[17\]\"" {  } { { "RelojMS.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_3/RelojMs/RelojMS.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694474001925 "|RelojMS|Tms[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Tms\[18\] " "No output dependent on input pin \"Tms\[18\]\"" {  } { { "RelojMS.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_3/RelojMs/RelojMS.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694474001925 "|RelojMS|Tms[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Tms\[19\] " "No output dependent on input pin \"Tms\[19\]\"" {  } { { "RelojMS.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_3/RelojMs/RelojMS.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694474001925 "|RelojMS|Tms[19]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1694474001925 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1694474001925 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1694474001925 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1694474001925 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "419 " "Peak virtual memory: 419 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694474001929 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 11 17:13:21 2023 " "Processing ended: Mon Sep 11 17:13:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694474001929 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694474001929 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694474001929 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694474001929 ""}
