# Microsemi NMAT TXT File

# Version: 2022.1 2022.1.0.10

# Design Name: Top 

# Input Netlist Format: EDIF 

# Family: PolarFire , Die: MPF300TS_ES , Package: FCG1152 , Speed grade: -1 

# Date generated: Tue Nov 14 17:50:02 2023 


#
# I/O constraints
#

set_io ADC_FD G11
set_io ADC_GPIO_0 G14
set_io ADC_GPIO_1 K6
set_io ADC_GPIO_2 D9
set_io ADC_GPIO_3 G12
set_io ADC_GPIO_4 H14
set_io ADC_LDO_PWR_GOOD E11
set_io ADC_PWDN A5
set_io ADC_PWR_RUN A8
set_io ADC_sclk B5
set_io ADC_sdio F7
set_io ADC_ss_n F9
set_io BOARD_PWR_RUN A7
set_io BTN_1 T4
set_io CLK_OUT_N A10
set_io CLK_OUT_P B10
set_io DBGport_0 AA3
set_io DBGport_1 AB5
set_io DBGport_2 AA5
set_io DBGport_3 W4
set_io DBGport_4 AA4
set_io DBGport_5 AB6
set_io DBGport_6 V3
set_io DBGport_7 V4
set_io DBGport_8 AN19
set_io DBGport_9 AN21
set_io EXT_ADC_Reset_N G9
set_io EXT_HMC_Reset_N J14
set_io EXT_LMX1_Reset_N J19
set_io EXT_LMX2_Reset_N K7
set_io FTDI_BE[0] P5
set_io FTDI_BE[1] P6
set_io FTDI_BE[2] L2
set_io FTDI_BE[3] L3
set_io FTDI_CLK H1
set_io FTDI_DATA[0] B1
set_io FTDI_DATA[1] C1
set_io FTDI_DATA[2] F5
set_io FTDI_DATA[3] G5
set_io FTDI_DATA[4] B2
set_io FTDI_DATA[5] C2
set_io FTDI_DATA[6] E8
set_io FTDI_DATA[7] E7
set_io FTDI_DATA[8] T8
set_io FTDI_DATA[9] T7
set_io FTDI_DATA[10] D6
set_io FTDI_DATA[11] E6
set_io FTDI_DATA[12] P3
set_io FTDI_DATA[13] P4
set_io FTDI_DATA[14] M5
set_io FTDI_DATA[15] M6
set_io FTDI_DATA[16] C8
set_io FTDI_DATA[17] D8
set_io FTDI_DATA[18] H8
set_io FTDI_DATA[19] H9
set_io FTDI_DATA[20] N6
set_io FTDI_DATA[21] N7
set_io FTDI_DATA[22] M1
set_io FTDI_DATA[23] M2
set_io FTDI_DATA[24] C4
set_io FTDI_DATA[25] C3
set_io FTDI_DATA[26] H3
set_io FTDI_DATA[27] H4
set_io FTDI_DATA[28] A3
set_io FTDI_DATA[29] A2
set_io FTDI_DATA[30] M4
set_io FTDI_DATA[31] L4
set_io FTDI_GPIO_0 N3
set_io FTDI_GPIO_1 N4
set_io FTDI_RESET_N N1
set_io FTDI_nOE K5
set_io FTDI_nRD L5
set_io FTDI_nRXF H7
set_io FTDI_nTXE G7
set_io FTDI_nWR R5
set_io GPIO_0 L19
set_io GPIO_1 L18
set_io HMC_CLK_IN_N E2
set_io HMC_CLK_IN_P F2
set_io HMC_GPIO_0 H12
set_io HMC_GPIO_1 H13
set_io HMC_GPIO_2 G16
set_io HMC_GPIO_3 G15
set_io HMC_SYNC J13
set_io HMC_sclk J16
set_io HMC_sdio H17
set_io HMC_ss_n K16
set_io LDO_PWR_GOOD E10
set_io LED_1 U11
set_io LED_2 T5
set_io LED_3 W8
set_io LED_4 W9
set_io LMX1_miso J18
set_io LMX1_mosi K18
set_io LMX1_sclk K17
set_io LMX1_ss_n H16
set_io LMX2_miso J8
set_io LMX2_mosi R7
set_io LMX2_sclk R8
set_io LMX2_ss_n K8
set_io RX_0 U7
set_io RX_1 AA9
set_io SIWU_N AM27
set_io SMPS_PWR_GOOD H2
set_io SYNCINB_N F10
set_io SYNCINB_P G10
set_io SYNC_IN_N E12
set_io SYNC_IN_P F12
set_io SYNC_OUT_1_N M17
set_io SYNC_OUT_1_P L17
set_io SYNC_OUT_2_N M7
set_io SYNC_OUT_2_P N8
set_io TX_0 V9
set_io TX_1 W5

#
# Core cell constraints
#

set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[1] 320 45
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[4] 434 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[10] 721 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 405 33
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[6] 843 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 465 16
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[7] 466 58
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[1] 516 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 337 31
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter[3] 349 55
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[31] 345 24
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa 360 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_1 640 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 635 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[8] 1208 160
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_1[1] 416 30
set_location Data_Block_0/Communication_Builder_0/next_state_1[1] 980 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 530 37
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[6] 573 27
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_2_sqmuxa 666 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 518 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 399 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[1] 374 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 534 46
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2_i_m2[3] 768 27
set_location Controler_0/ADI_SPI_1/data_counter[15] 820 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 248 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_RNO_1 593 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[9] 266 19
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[0] 719 16
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[33] 1204 189
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[1] 876 241
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 999 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIAK7C1[4] 429 36
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[24] 468 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 458 33
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[4] 1005 156
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[31] 422 33
set_location Controler_0/ADI_SPI_0/addr_counter[19] 824 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 294 46
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[0] 741 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[3] 244 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 411 52
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/TRG_Unit_Detect 783 88
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[29] 484 10
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[10] 448 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[12] 673 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[7] 775 45
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1 718 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 991 70
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[3] 574 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1149 45
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[0] 1006 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[19] 499 49
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto13_2 551 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[1] 340 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[30] 344 22
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[13] 449 24
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 1909 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[11] 438 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[5] 321 45
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 1643 309
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 518 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 486 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[4] 1150 157
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[24] 326 16
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[7] 619 18
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/op_ge.un9_generate_byte_enablelto4_0 356 54
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[1] 435 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNIG39N[5] 806 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 988 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[10] 327 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[19] 385 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 408 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[18] 371 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1133 46
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe 364 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[12] 769 43
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[2] 779 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[10] 251 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 702 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[4] 805 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 403 46
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2_0[7] 744 24
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[2] 647 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 547 10
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[7] 348 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m71 428 45
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[6] 500 49
set_location Controler_0/ADI_SPI_0/data_counter[12] 793 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 847 136
set_location Communication_0/Communication_Controler_0/Communication_Vote_Number_0_sqmuxa 609 33
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[4] 762 91
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[5] 729 19
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[3] 607 37
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[3] 928 151
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[9] 356 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 989 64
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1] 455 54
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[0] 432 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 405 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 991 64
set_location Controler_0/Reset_Controler_0/state_reg[1] 638 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1035 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 486 49
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[21] 344 45
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[1] 750 15
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[0] 734 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 255 16
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[12] 757 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[24] 685 46
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[24] 393 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 410 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[5] 1293 160
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[6] 711 226
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_ss_n 601 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 999 70
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[7] 737 118
set_location Controler_0/gpio_controler_0/read_data_frame[0] 711 22
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_18 797 30
set_location Controler_0/ADI_SPI_0/data_counter[25] 806 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 498 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 187 37
set_location Communication_0/UART_Protocol_0/INV_0 354 51
set_location Controler_0/Answer_Encoder_0/periph_data_1[5] 725 30
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_a4[1] 444 24
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1 307 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 990 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 232 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[11] 814 42
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[0] 475 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][12] 236 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[16] 256 22
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[11] 841 46
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[27] 330 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[10] 239 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 699 79
set_location Controler_0/gpio_controler_0/read_data_frame[13] 724 22
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/REN_d1 392 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[9] 776 45
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[7] 627 21
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[2] 453 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[2] 717 37
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[11] 848 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[21] 276 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 445 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 834 136
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[10] 990 156
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 411 55
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[26] 979 261
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 221 19
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[29] 563 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 896 106
set_location Controler_0/Answer_Encoder_0/CD_busy_i_a2 601 27
set_location Data_Block_0/Communication_Builder_0/state_reg[0] 973 139
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[11] 626 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 351 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[0] 669 31
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[3] 363 52
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[19] 887 144
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[4] 805 48
set_location Controler_0/Reset_Controler_0/un1_write_signal_1 676 18
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.2.un12_inputs 745 18
set_location Controler_0/Command_Decoder_0/counter[28] 568 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNI13EC1 410 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[1] 317 46
set_location Controler_0/Reset_Controler_0/un20_write_signal_0_a2_3_a2_2 704 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m74 415 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[19] 433 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1026 114
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[17] 1282 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[24] 435 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[21] 440 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[9] 778 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 364 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[3] 1001 124
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[15] 1341 202
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[2] 476 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[28] 258 19
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[2] 328 18
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2LCE1[4] 611 15
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[5] 623 28
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2[37] 379 24
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.N_143_i 772 30
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[0] 290 21
set_location Controler_0/gpio_controler_0/Inputs_Last[1] 753 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_7_0_a2[5] 259 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 329 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1203 169
set_location Controler_0/Answer_Encoder_0/periph_data_0[5] 729 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 831 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][11] 234 43
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[13] 724 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set_RNO 474 105
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 923 264
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[5] 696 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un19_read_signal_0_a2_0 729 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4 423 63
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[8] 639 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIOTQ11 398 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[16] 469 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 489 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[37] 425 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1012 166
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 403 52
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[13] 725 28
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[13] 449 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 486 27
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[31] 161 37
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNO[0] 1049 159
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 299 31
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[56] 679 198
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[8] 771 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1028 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 488 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 419 52
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 2291 276
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 556 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 497 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[0] 305 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 330 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[4] 665 46
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5[0] 357 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[37] 433 49
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[4] 676 22
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[5] 940 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[33] 423 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 195 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 277 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[31] 467 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[5] 1611 169
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[1] 643 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1004 123
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[4] 625 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[8] 453 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_0_o3_0[3] 790 87
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[29] 514 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 341 90
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[7] 719 18
set_location Controler_0/ADI_SPI_0/addr_counter[10] 815 34
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[25] 353 27
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 1193 342
set_location Controler_0/REGISTERS_0/state_reg[4] 658 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1088 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[4] 428 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[6] 853 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1014 73
set_location Controler_0/ADI_SPI_0/data_counter[21] 802 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 2149 315
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[37] 347 18
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[16] 562 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 558 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 356 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 391 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[2] 231 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[12] 359 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[16] 479 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 647 150
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 184 43
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[2] 423 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[35] 364 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 552 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 202 36
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[30] 510 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 315 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[16] 800 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 332 43
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[25] 339 48
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_a2_0_0[0] 418 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[38] 426 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[33] 404 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[28] 471 30
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[7] 697 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 271 31
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[2] 569 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[11] 284 25
set_location Controler_0/ADI_SPI_0/tx_data_buffer[3] 768 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[25] 336 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 301 30
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter[2] 353 55
set_location Controler_0/ADI_SPI_0/state_reg_RNI1S6F1[2] 757 30
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[16] 575 16
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[3] 952 136
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[29] 563 15
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[3] 964 145
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_3 438 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un3_almostfulli_assertlto12_1 256 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[10] 371 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 608 58
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r 624 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[9] 167 37
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[14] 610 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 296 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[26] 342 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 697 79
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[6] 236 85
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_4_i_a2_0_a2 472 54
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[7] 203 34
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_11 983 138
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 282 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[4] 667 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[7] 354 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1147 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[34] 333 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 341 31
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[1] 435 22
set_location Communication_0/Communication_ANW_MUX_0/communication_vote_vector7 531 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[3] 204 43
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2_4_a2_0_0 697 18
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 1897 180
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[9] 447 28
set_location Communication_0/Communication_Controler_0/m6 610 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[5] 172 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[10] 750 45
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_4[13] 750 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 471 16
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[20] 339 46
set_location Controler_0/gpio_controler_0/read_data_frame[5] 712 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_2 716 48
set_location Controler_0/ADI_SPI_0/data_counter[15] 796 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[8] 1015 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI3PU82[1] 421 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1049 130
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[5] 650 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[26] 419 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[10] 488 45
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[7] 354 21
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[3] 618 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 354 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[3] 348 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21] 428 18
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 2272 123
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[4] 316 7
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 427 100
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[11] 312 52
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[1] 948 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1043 142
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[4] 1563 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[21] 414 43
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[30] 239 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[6] 481 45
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[13] 673 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m263 502 36
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[6] 1030 150
set_location Controler_0/ADI_SPI_0/rx_data_buffer[1] 730 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[21] 287 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[29] 406 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[12] 432 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1200 96
set_location Controler_0/ADI_SPI_0/addr_counter[9] 814 34
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[28] 490 42
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[9] 660 21
set_location Communication_0/Communication_Controler_0/read_data_frame_1[2] 601 34
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[8] 770 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[24] 456 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 416 34
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[21] 742 34
set_location Controler_0/Command_Decoder_0/decode_vector[8] 615 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 485 19
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[0] 672 25
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_Reset_N_0_a2_1 983 141
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1_RNIG4BQ 456 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[31] 451 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[12] 424 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[33] 398 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[1] 392 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 829 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.finite_event_counter8 727 42
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[20] 692 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[37] 261 19
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[15] 601 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[19] 680 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[5] 1100 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[30] 489 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 398 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[23] 409 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[25] 348 27
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_Z[3] 196 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 300 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 626 145
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_4_i_a2_0_a2 362 51
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[0] 469 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[26] 371 27
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[1] 669 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 321 46
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[0] 295 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1203 159
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY5 366 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[5] 627 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 347 87
set_location Controler_0/Reset_Controler_0/read_data_frame_6[8] 642 21
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[15] 739 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[6] 335 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 618 144
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m125 452 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 539 16
set_location Controler_0/Answer_Encoder_0/periph_data[7] 641 27
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[0] 301 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 270 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 491 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 457 33
set_location Controler_0/ADI_SPI_0/sdio_cl_2_i_0_a2_0_0 760 30
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 430 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[24] 394 49
set_location Data_Block_0/Test_Generator_0/Test_Data_0_1[10] 859 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[23] 253 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[8] 167 42
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[3] 425 49
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[10] 360 52
set_location Controler_0/Reset_Controler_0/state_reg_RNO[4] 636 30
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[9] 446 10
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1251 139
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m174 386 45
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[5] 469 49
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter[3] 501 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 239 34
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[0] 313 22
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[27] 421 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 888 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition_RNO 829 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 491 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 646 150
set_location Controler_0/ADI_SPI_0/addr_counter[31] 836 34
set_location Controler_0/ADI_SPI_1/addr_counter[8] 837 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 610 141
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[21] 276 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[8] 424 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[10] 290 45
set_location Controler_0/ADI_SPI_0/un1_state_reg_6_i_a2_0_a2 773 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17] 418 15
set_location Controler_0/Command_Decoder_0/state_reg[9] 567 28
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8 360 33
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[1] 755 37
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_18 821 27
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY 365 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_middle 400 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 488 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[4] 307 42
set_location Controler_0/gpio_controler_0/state_reg_RNO[0] 647 30
set_location Controler_0/ADI_SPI_0/data_counter[11] 792 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[14] 377 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[5] 630 49
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[3] 378 34
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[31] 459 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 530 16
set_location Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_4 913 153
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[7] 236 25
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[4] 921 43
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[6] 476 54
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 1305 15
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[17] 887 153
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 610 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13] 416 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 536 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 321 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI1OTU 1026 117
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[6] 727 48
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 1922 249
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[31] 434 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 527 49
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0 601 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1136 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[14] 375 45
set_location Controler_0/gpio_controler_0/Inputs_Last[12] 750 22
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[5] 751 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[28] 363 46
set_location Controler_0/Answer_Encoder_0/periph_data[6] 645 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18] 387 24
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[18] 1003 153
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[6] 434 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 403 19
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[7] 631 55
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[26] 366 27
set_location Controler_0/Answer_Encoder_0/periph_data[8] 640 27
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[11] 623 91
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 874 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 499 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[17] 454 45
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 735 207
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_1[7] 749 24
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.4.un102_inputs 732 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM5B61[19] 385 42
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[0] 560 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 484 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 265 43
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[17] 167 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 222 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[8] 449 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 621 142
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[10] 696 91
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[3] 999 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 230 22
set_location I_2/U0_RGB1 583 14
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[30] 328 46
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[2] 482 51
set_location Controler_0/Command_Decoder_0/counter[20] 560 25
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[4] 662 21
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[6] 363 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 272 30
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[10] 657 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_0_a2[5] 261 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28] 291 45
set_location Controler_0/ADI_SPI_0/rx_data_frame[3] 726 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[0] 160 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[4] 384 43
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[27] 1480 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 358 34
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[3] 437 55
set_location Controler_0/ADI_SPI_1/tx_data_buffer[7] 781 34
set_location Controler_0/gpio_controler_0/read_data_frame[2] 721 22
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[17] 978 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un36_trigger_edge_valid_0_o4 798 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_trg_detect_vector_4 791 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_1_0 551 45
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[1] 926 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[24] 456 31
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[9] 988 144
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa 986 141
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 881 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 491 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[11] 364 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1119 151
set_location Controler_0/ADI_SPI_0/addr_counter[25] 830 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 458 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[13] 502 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/emptyilto13_1 589 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[9] 449 37
set_location Data_Block_0/Test_Generator_0/Test_Data_3[3] 771 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[5] 406 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[6] 326 27
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0] 363 30
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2_i_m2[4] 767 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 291 37
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[9] 995 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 899 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1131 45
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[0] 350 51
set_location Controler_0/Answer_Encoder_0/periph_data_1[0] 728 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[6] 1485 127
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH_1_sqmuxa 644 21
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[6] 964 141
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[3] 625 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 535 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 988 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[17] 417 36
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_RNIGF3C 476 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[14] 320 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[28] 492 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[19] 334 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[38] 349 46
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[0] 469 36
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Enable_F_i_a2_2 954 138
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 454 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 739 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[16] 455 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 412 61
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[18] 434 33
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[2] 952 144
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[16] 732 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 624 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[39] 369 46
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[11] 875 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 634 105
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.13.un67_inputs 754 18
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 1204 252
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[19] 815 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 251 28
set_location Data_Block_0/Test_Generator_0/Test_Data_7[7] 628 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI9VU82[3] 375 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 230 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[9] 380 22
set_location Controler_0/Answer_Encoder_0/periph_data[3] 629 27
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg[1] 417 31
set_location Controler_0/ADI_SPI_0/sclk_4 764 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 522 123
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[1] 714 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[21] 778 43
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4 370 33
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/FaultCounter_Elapsed 329 10
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[57] 727 255
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 499 51
set_location Data_Block_0/Communication_Builder_0/state_reg[4] 1052 160
set_location Data_Block_0/Communication_Builder_0/wait_next_state[4] 1050 160
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2_i_m2[11] 743 27
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 227 255
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[15] 445 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[15] 360 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_16 710 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[9] 274 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[27] 448 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[13] 328 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 388 52
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8 382 30
set_location Controler_0/ADI_SPI_1/tx_data_buffer[6] 787 34
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[5] 695 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[14] 253 19
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2_i_m2[14] 738 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[11] 318 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 309 31
set_location Controler_0/gpio_controler_0/Outputs_RNO[2] 765 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[6] 235 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 189 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[2] 405 49
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[14] 666 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 882 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[7] 205 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[5] 351 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[24] 342 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[26] 371 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 2290 276
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 402 51
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.3.un97_inputs 724 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m191 450 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6LA61[11] 438 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1_RNIR28G 1161 90
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[12] 744 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[6] 497 49
set_location Communication_0/Communication_CMD_MUX_0/state_reg[0] 426 25
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_RNO[6] 409 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 955 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1172 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][6] 262 43
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 893 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[1] 245 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 341 16
set_location Communication_0/Communication_CMD_MUX_0/un2_src_3_fifo_empty 386 24
set_location Controler_0/Reset_Controler_0/un1_state_reg_2 679 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[22] 302 45
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[1] 600 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 313 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 218 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[2] 813 42
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[3] 340 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 952 97
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[21] 238 15
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[4] 761 91
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0 450 27
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[11] 972 156
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[19] 385 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[17] 304 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[4] 716 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNO 396 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[11] 195 43
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[4] 985 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[1] 1198 160
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[21] 395 33
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_0[9] 726 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 245 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 468 90
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.6.un32_inputs 709 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIRHND1 1126 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1164 129
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1130 43
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[21] 179 42
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[1] 617 25
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_n2 493 54
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[9] 426 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 861 132
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 1282 315
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[5] 383 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[19] 453 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[28] 258 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1044 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1025 114
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[2] 1229 139
set_location Controler_0/gpio_controler_0/Outputs_RNO[6] 772 21
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter[2] 493 55
set_location Data_Block_0/Test_Generator_0/Test_Data_6[1] 646 88
set_location Controler_0/ADI_SPI_0/sdio_1_RNO 765 30
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_i_2[0] 200 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1146 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 410 58
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[3] 288 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1029 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[15] 362 28
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[8] 992 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 507 49
set_location Data_Block_0/Test_Generator_0/Test_Data_3[9] 777 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1123 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 420 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 235 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[5] 479 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 344 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1211 157
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[32] 357 43
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_a3[3] 1040 159
set_location Controler_0/Reset_Controler_0/read_data_frame_6[13] 645 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[6] 481 31
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 899 61
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 2262 174
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[17] 341 37
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[1] 347 52
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_a2 753 30
set_location Controler_0/Reset_Controler_0/read_data_frame_6[7] 630 21
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[6] 715 16
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[9] 638 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 386 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[37] 427 21
set_location Data_Block_0/Communication_Builder_0/wait_next_state[2] 1050 166
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 881 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[2] 372 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 414 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[24] 370 43
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_0_a2_13 847 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 1584 282
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIO9D61[29] 406 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1138 46
set_location Data_Block_0/Test_Generator_0/Test_Data_2[10] 847 97
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[1] 608 57
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[22] 327 16
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[3] 600 25
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[7] 624 42
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[4] 415 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/ACQ_Counters_Reset 711 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[0] 252 18
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[15] 1028 154
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[7] 178 42
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 626 58
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[17] 304 24
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[8] 740 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un17_read_signal_0_a2_0 730 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[16] 378 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1046 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[12] 256 34
set_location Controler_0/ADI_SPI_1/counter[0] 793 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[10] 433 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1145 90
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_0[9] 777 24
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[26] 327 51
set_location Controler_0/gpio_controler_0/PULSE_MASK[1] 779 19
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[15] 630 19
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[14] 726 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 966 69
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[8] 694 34
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[5] 431 42
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[15] 599 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un3_almostfulli_assertlto12_2_0 259 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[6] 667 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[33] 412 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 617 142
set_location Controler_0/ADI_SPI_0/state_reg_RNI23831[2] 766 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1080 45
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[32] 370 27
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0] 377 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[24] 296 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIG3F61[34] 344 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_4_0_0_1 807 42
set_location Controler_0/gpio_controler_0/state_reg[1] 642 31
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[19] 215 9
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1050 129
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[8] 631 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[18] 410 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[20] 275 24
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[16] 210 9
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[6] 362 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[34] 351 25
set_location Data_Block_0/Communication_Builder_0/wait_next_state[11] 988 142
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][9] 615 49
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_a2_2[0] 444 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 1595 282
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[0] 241 34
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[11] 309 16
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[6] 612 25
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_RNO[0] 504 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[19] 441 31
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[7] 308 52
set_location Controler_0/Command_Decoder_0/decode_vector[2] 607 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 240 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1017 123
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[5] 764 28
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[11] 622 91
set_location Controler_0/ADI_SPI_0/rx_data_buffer[3] 722 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1208 169
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[5] 473 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 273 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 248 21
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[9] 851 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 705 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 524 49
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_2 987 141
set_location Controler_0/gpio_controler_0/un40_write_signal_0_a2_0_a2_0_1 687 21
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[4] 343 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un33_trigger_edge_valid 796 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 258 28
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[2] 408 27
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[11] 641 55
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[1] 475 58
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[4] 735 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 325 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1141 46
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[11] 320 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[11] 274 24
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[9] 427 33
set_location Controler_0/gpio_controler_0/Inputs_Last[6] 709 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1148 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIJ82D2[10] 388 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[4] 1558 190
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[21] 553 16
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[3] 629 21
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[2] 755 36
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[6] 760 16
set_location Controler_0/gpio_controler_0/state_reg[5] 639 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[2] 487 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[5] 821 43
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[27] 337 21
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[2] 479 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[6] 361 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 397 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 478 16
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[17] 421 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[27] 176 31
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[21] 616 37
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[13] 328 24
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[13] 752 19
set_location Controler_0/Answer_Encoder_0/periph_data_9[0] 696 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[18] 466 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[15] 390 46
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 616 51
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[15] 678 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[36] 447 37
set_location Communication_0/Communication_ANW_MUX_0/Fifo_Full_u 537 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICM7C1[5] 442 42
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2[4] 606 27
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[13] 130 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 512 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 421 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIHA6D2[29] 399 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[8] 411 37
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[19] 887 240
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[10] 242 21
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[1] 624 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 526 46
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[3] 629 28
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2_i_m2[6] 742 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[11] 365 24
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_0_3_tz 864 63
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[0] 992 201
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_1 989 141
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[15] 976 145
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[4] 342 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 617 144
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[12] 802 46
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[19] 331 7
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_4_0_0 806 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set 1013 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 353 91
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[16] 1340 202
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 519 52
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[11] 622 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 559 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[27] 321 24
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[6] 971 135
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_6[0] 478 54
set_location Data_Block_0/Communication_Builder_0/op_ge.un1_fsm_timerlto7_4 980 135
set_location CFG0_GND_INST 719 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[0] 894 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 340 16
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[5] 762 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 837 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 608 141
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[13] 355 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 493 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[23] 331 21
set_location Controler_0/Answer_Encoder_0/periph_data[2] 625 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 310 34
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[0] 453 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 540 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 285 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[1] 460 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 306 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 855 136
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[12] 670 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[13] 477 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 712 78
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[10] 331 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[27] 359 24
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[25] 697 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[34] 459 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 446 49
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[2] 622 28
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i_a2[5] 952 138
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[8] 945 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M_1_sqmuxa_0_a2 746 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1140 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 634 145
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][10] 237 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 223 19
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 601 16
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[0] 521 43
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[23] 343 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1093 43
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[13] 677 22
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[18] 737 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 430 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[13] 478 34
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[21] 557 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 413 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1016 145
set_location Synchronizer_0/Chain[0] 764 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 331 91
set_location Controler_0/Answer_Encoder_0/periph_data_6[5] 721 30
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2_i_m2[2] 766 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 537 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[7] 863 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1166 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 223 31
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 594 21
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[19] 384 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[0] 438 48
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[0] 436 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wrcnt_r[13] 254 37
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[28] 512 21
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_0[4] 776 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23] 351 48
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[7] 478 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 328 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 713 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[10] 393 43
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[9] 989 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20] 346 18
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_1[2] 758 21
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[12] 690 31
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[10] 761 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 855 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 342 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[20] 459 31
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[26] 365 27
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[9] 1765 175
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[24] 566 18
set_location Controler_0/ADI_SPI_1/addr_counter[6] 835 28
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[2] 613 25
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[12] 667 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[5] 470 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[4] 761 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 431 96
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0 449 54
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[11] 706 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1004 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 279 43
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/un1_re_set6_0_x2 546 18
set_location Controler_0/Answer_Encoder_0/periph_data_6[1] 710 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 609 141
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[6] 772 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[14] 446 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 2116 207
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1010 73
set_location Controler_0/gpio_controler_0/Outputs_1_sqmuxa_1_0_i 704 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[8] 361 22
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[0] 851 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1482 126
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[7] 739 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set_RNO 1162 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[7] 476 45
set_location Controler_0/ADI_SPI_1/divider_enable 802 34
set_location Controler_0/gpio_controler_0/Counter_PULSE[20] 693 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIM4PC1[4] 287 42
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[3] 736 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_internal_write_signal_0 709 48
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5 334 9
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 539 46
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[8] 476 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[17] 343 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[11] 233 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 983 64
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[6] 627 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 412 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISN8D2[31] 423 36
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[18] 439 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 421 19
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[16] 436 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[6] 419 46
set_location Data_Block_0/Test_Generator_0/Test_Data_7[0] 644 88
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[0] 446 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 283 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 304 34
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.4.un22_inputs 742 15
set_location Controler_0/Answer_Encoder_0/periph_data_6[7] 712 33
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 654 61
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[4] 1011 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIARC61[22] 394 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1030 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 536 46
set_location Data_Block_0/Communication_Builder_0/next_state[10] 976 138
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[9] 341 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[29] 381 22
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[2] 749 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 303 43
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[7] 922 210
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4 514 15
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[23] 334 16
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[16] 435 33
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[25] 937 135
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 735 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 249 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[12] 434 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO 258 36
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[13] 164 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1134 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[19] 359 46
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 565 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 480 15
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[17] 450 10
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[6] 763 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1257 139
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[2] 372 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 470 19
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[10] 663 18
set_location Controler_0/gpio_controler_0/PULSE_LENGTH_0_10_0_a2_0_a2 713 24
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[4] 622 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[22] 308 45
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_RNIQIME 993 141
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[21] 477 49
set_location Data_Block_0/Communication_Builder_0/next_state[2] 1048 159
set_location Controler_0/gpio_controler_0/Counter_PULSE[31] 704 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[9] 1205 97
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[0] 609 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 423 58
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[6] 627 18
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[6] 1000 153
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 506 48
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_receive_transmit_0_sqmuxa_0_0 610 42
set_location Data_Block_0/Test_Generator_0/Test_Data_2[3] 840 97
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[6] 828 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 288 52
set_location Data_Block_0/Test_Generator_0/Test_Data_5[4] 841 43
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[15] 425 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 527 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1095 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 416 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 859 136
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[5] 624 57
set_location Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status 912 153
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 331 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[6] 794 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 427 54
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[16] 472 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 293 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[6] 385 46
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[16] 575 15
set_location Controler_0/ADI_SPI_1/addr_counter[20] 849 28
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[4] 392 21
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 2010 36
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_RNO 699 18
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[19] 1029 153
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][3] 211 43
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[23] 739 33
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[12] 557 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1207 159
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 295 46
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[24] 1476 126
set_location Controler_0/Command_Decoder_0/FaultCounter_Elapsed 574 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[3] 711 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 520 123
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0 1152 162
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RE_d1 163 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 301 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 701 79
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 605 58
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[1] 1429 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[9] 720 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[37] 432 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[29] 170 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 220 37
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4 345 6
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/REN_d1_RNI8CAF 901 63
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[6] 922 43
set_location Controler_0/Command_Decoder_0/counter[9] 549 25
set_location Controler_0/Command_Decoder_0/decode_vector[5] 609 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[16] 377 46
set_location Controler_0/Reset_Controler_0/read_data_frame[6] 624 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[4] 222 33
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un4_ftdi_nrxf 237 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 481 21
set_location Controler_0/gpio_controler_0/Inputs_Last[5] 725 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 295 36
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 880 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 849 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_a4 234 30
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[12] 591 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[25] 452 45
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[8] 732 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIQLC7[0] 542 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[32] 413 37
set_location Controler_0/gpio_controler_0/Counter_PULSE[28] 701 28
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[6] 612 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1099 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[3] 760 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[17] 407 43
set_location Controler_0/Answer_Encoder_0/periph_data_6[0] 720 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[4] 1342 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 238 34
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[8] 292 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[1] 460 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[35] 323 28
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[1] 291 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 895 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 854 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1235 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 392 52
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_0_0 762 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 220 174
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 1281 63
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[17] 213 9
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[1] 426 37
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[13] 517 16
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[7] 915 43
set_location Controler_0/ADI_SPI_0/counter[4] 757 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1250 139
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1208 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1100 42
set_location Controler_0/ADI_SPI_1/busy 651 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[2] 759 43
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[3] 471 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 980 64
set_location Communication_0/Communication_CMD_MUX_0/un2_communication_req 427 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[34] 260 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[4] 446 42
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[3] 164 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_16[1] 784 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 218 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 878 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 403 61
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2_i_m2[3] 765 27
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 226 153
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[5] 946 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 445 19
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[18] 1004 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 487 15
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[54] 992 252
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[14] 317 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 833 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[30] 177 42
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[5] 632 49
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[2] 606 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0_m2 263 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[4] 629 49
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[21] 426 42
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[0] 306 22
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_13 796 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 294 51
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[4] 171 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 502 25
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[13] 588 16
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[1] 746 22
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_0[5] 778 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[22] 370 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 331 27
set_location Communication_0/Communication_CMD_MUX_0/Communication_REQ_2 384 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 409 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 747 136
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_15_RNIH06E 668 27
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[1] 754 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1042 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 506 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 532 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 350 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[9] 300 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[7] 473 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_valid 400 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 414 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 861 150
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[10] 388 36
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[3] 450 55
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[10] 649 19
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/TRG_Unit_Detect_RNO 787 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 352 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 977 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[6] 425 46
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[7] 401 112
set_location Controler_0/Answer_Encoder_0/periph_data_sn_m5_0_RNIPH2I 590 27
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[8] 300 15
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[26] 333 51
set_location Controler_0/gpio_controler_0/Outputs_8_2[1] 774 18
set_location Controler_0/Answer_Encoder_0/periph_data_9[7] 706 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[2] 353 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 464 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[10] 364 24
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 898 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1197 159
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[20] 436 31
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[1] 321 22
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_EXT_1_sqmuxa_i 669 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_3 239 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[35] 338 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 496 22
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[11] 483 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 298 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNI6ELC[0] 804 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 410 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[10] 251 34
set_location Controler_0/Command_Decoder_0/counter[21] 561 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 550 10
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 484 22
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[8] 732 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 403 37
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 902 61
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_a2_1[0] 415 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1159 91
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[12] 1020 156
set_location Controler_0/gpio_controler_0/PULSE_MASK[2] 760 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[29] 278 27
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[24] 491 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1[0] 713 48
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[2] 361 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 382 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m208 361 36
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4 301 21
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[5] 1012 154
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 316 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[20] 375 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[25] 463 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 510 49
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[2] 1375 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[18] 166 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[25] 478 31
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_3[0] 348 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1149 87
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 621 55
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[0] 474 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[37] 347 37
set_location Controler_0/Reset_Controler_0/read_data_frame[13] 645 22
set_location Communication_0/Communication_CMD_MUX_0/Communication_vote_vector[0] 419 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[14] 350 28
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[2] 1775 175
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0] 453 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[3] 411 48
set_location Controler_0/ADI_SPI_0/state_reg[1] 777 31
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[5] 732 88
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[20] 554 16
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_0_0 875 63
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[4] 846 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 853 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[19] 443 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 964 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un13_read_signal_0_a2 735 42
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2 449 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_trg_detect_vector_5 786 87
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[39] 520 25
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[1] 160 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[1] 455 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[33] 408 25
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[7] 757 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[37] 379 25
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[4] 338 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[19] 270 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set 1162 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 403 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 305 34
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[4] 1325 202
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[8] 385 34
set_location Data_Block_0/Test_Generator_0/Test_Data_4[7] 628 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[0] 301 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 432 105
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_0_1 867 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 440 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[22] 442 31
set_location Controler_0/ADI_SPI_1/addr_counter[12] 841 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[33] 426 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[8] 800 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m270_e 537 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[3] 349 15
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[11] 598 15
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 779 336
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 519 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r 260 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[31] 421 31
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING 696 19
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_RNIBJ8B1[1] 197 36
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[5] 621 28
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[3] 455 28
set_location Communication_0/Communication_ANW_MUX_0/Communication_vote_vector[2] 532 22
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[2] 927 151
set_location Controler_0/Answer_Encoder_0/periph_data_9[3] 722 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI1PJ51 1097 42
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[0] 1772 175
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[6] 391 36
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_o2[11] 718 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[22] 442 37
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[13] 673 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[3] 219 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1165 130
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[10] 826 43
set_location Controler_0/ADI_SPI_1/addr_counter[7] 836 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[13] 156 43
set_location Data_Block_0/Test_Generator_0/Test_Data_6[11] 839 70
set_location Controler_0/ADI_SPI_0/addr_counter[27] 832 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 324 28
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2] 361 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 400 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 238 28
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[7] 943 43
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[10] 973 157
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[27] 531 19
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[17] 928 154
set_location Data_Block_0/Test_Generator_0/Test_Data_3[6] 774 91
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[10] 847 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1315 172
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[3] 625 15
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[16] 1000 160
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 278 43
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[14] 765 19
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[8] 1329 202
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[1] 454 42
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[5] 411 31
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[7] 590 16
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 591 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 234 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 363 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[21] 368 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 492 22
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_m4 588 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 290 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[26] 465 46
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[10] 455 27
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.7.un37_inputs 729 15
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4[0] 289 21
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[7] 647 16
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[2] 339 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 720 78
set_location Controler_0/ADI_SPI_1/data_counter[21] 826 25
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_o2[7] 753 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m10_1 427 48
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[20] 555 19
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[7] 739 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 548 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_7_RNO[0] 744 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[29] 341 19
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[7] 724 16
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[4] 375 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[20] 498 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 1130 87
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4 313 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[39] 468 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[9] 449 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1030 117
set_location Controler_0/Command_Decoder_0/cmd_ID[5] 506 22
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[1] 789 33
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[8] 990 157
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8I7C1[3] 411 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 471 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[35] 355 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 489 22
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 904 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1142 90
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[14] 975 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 455 33
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 243 123
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N 719 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[29] 278 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 422 60
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[11] 936 151
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i 318 21
set_location Controler_0/ADI_SPI_0/data_counter[0] 781 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[17] 337 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 503 10
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[11] 636 61
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 590 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIGVA61[16] 437 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_i_0_o2 868 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[37] 427 22
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[1] 625 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[14] 355 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8I7C1[3] 380 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 972 63
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[1] 386 33
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20 324 9
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[8] 933 151
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[29] 175 42
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[4] 574 15
set_location Clock_Reset_0/PF_INIT_MONITOR_C0_0/PF_INIT_MONITOR_C0_0/I_INIT 508 2
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 633 105
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[9] 739 28
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[19] 973 154
set_location Controler_0/Reset_Controler_0/un10_write_signal_0_a2_0_a2 695 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[38] 384 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[15] 752 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1158 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[14] 438 34
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[9] 426 34
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_5_i_m3[0] 749 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 312 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 416 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 444 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1160 151
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[8] 621 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 482 22
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[1] 850 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[12] 230 43
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[20] 1342 135
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[30] 484 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIME5D2[20] 488 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[21] 289 45
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[6] 714 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 462 10
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[23] 1231 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[10] 1188 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 982 64
set_location Controler_0/ADI_SPI_1/data_counter[30] 835 25
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2_i_m2[5] 777 27
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[13] 754 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 417 18
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[8] 936 43
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 1939 180
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII3D61[26] 373 42
set_location Data_Block_0/Test_Generator_0/Test_Data_0_1[5] 854 43
set_location Data_Block_0/Communication_Builder_0/wait_next_state[5] 963 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1125 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1314 172
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[29] 283 28
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[2] 1766 175
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_o2[2] 761 21
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[12] 647 27
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 373 16
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[16] 981 144
set_location Controler_0/gpio_controler_0/Outputs[4] 777 22
set_location Controler_0/ADI_SPI_0/tx_data_buffer[0] 771 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto8 517 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[15] 352 49
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[12] 614 51
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[20] 524 19
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[19] 449 10
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[0] 387 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[30] 487 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[7] 392 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[10] 802 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 352 91
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[14] 302 16
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[37] 516 24
set_location Controler_0/ADI_SPI_0/ss_n 768 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1020 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[24] 392 49
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[3] 378 33
set_location Controler_0/ADI_SPI_1/addr_counter[16] 845 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[25] 474 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKY0[0] 1340 201
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1043 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[7] 668 46
set_location Controler_0/ADI_SPI_0/tx_data_buffer[4] 778 28
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[11] 997 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 219 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un2_almostfulli_deassertlto12_1 255 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[19] 730 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[4] 407 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[26] 473 34
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNIBL361[2] 329 51
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un19_read_signal_0_a2 735 48
set_location Communication_0/Communication_Controler_0/state_reg[4] 612 34
set_location Data_Block_0/Test_Generator_0/Test_Data_6[9] 837 70
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 878 16
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 884 16
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[58] 1147 261
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[21] 172 43
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last 721 19
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1] 367 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 301 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1122 150
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_13 820 27
set_location Controler_0/ADI_SPI_0/state_reg_RNI0DLL[1] 776 30
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[20] 1423 174
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[6] 620 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[31] 386 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[27] 285 22
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 569 55
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 563 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[2] 275 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[19] 439 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 518 45
set_location Controler_0/Answer_Encoder_0/periph_data[1] 643 24
set_location Communication_0/Communication_Switch_0/Builder_Enable_1 552 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 264 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 520 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 561 46
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[5] 976 132
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2 317 18
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable37_5 767 33
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[6] 522 15
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 658 61
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 652 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIIS7C1[8] 362 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 464 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[0] 329 52
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[4] 295 18
set_location Controler_0/ADI_SPI_0/addr_counter[8] 813 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[38] 288 25
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[16] 743 31
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[17] 1030 153
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[13] 615 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[10] 293 46
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 327 309
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/TRG_Unit_Detect_RNO 649 90
set_location Data_Block_0/Communication_Builder_0/state_reg[10] 976 139
set_location Controler_0/ADI_SPI_0/data_counter[27] 808 28
set_location Controler_0/Answer_Encoder_0/periph_data[9] 636 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 411 25
set_location Communication_0/Communication_Controler_0/communication_vote_vector8 557 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[13] 709 36
set_location Controler_0/gpio_controler_0/Outputs[14] 704 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[39] 354 46
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[3] 844 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[5] 478 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[15] 772 43
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_16 814 27
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[1] 462 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[5] 875 208
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/empty 488 28
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[3] 697 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 405 52
set_location Controler_0/ADI_SPI_1/data_counter[11] 816 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 966 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_set_RNO 158 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[7] 357 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[2] 663 46
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[1] 359 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 645 150
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[16] 520 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 268 43
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[20] 986 201
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[24] 696 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[4] 233 25
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNID0141[1] 1178 183
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[8] 942 43
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[23] 1231 174
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[13] 322 43
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[3] 843 70
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[18] 561 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[12] 274 18
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[21] 344 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[35] 284 28
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[1] 775 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 517 52
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 894 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[20] 159 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout 492 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[0] 375 24
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[4] 305 52
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[7] 641 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[22] 466 31
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[8] 309 52
set_location Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m21 605 30
set_location Controler_0/Reset_Controler_0/un4_write_signal_0_a2_4_a2 707 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 845 135
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[49] 1143 153
set_location Controler_0/Reset_Controler_0/SET_PULSE_EXT 668 28
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[50] 1587 228
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o3 643 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 393 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m252 386 42
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[30] 369 21
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[29] 372 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_18 698 45
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[14] 1027 156
set_location Controler_0/gpio_controler_0/Counter_PULSE[10] 683 28
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[30] 483 10
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[12] 470 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1037 118
set_location Controler_0/gpio_controler_0/Inputs_Last[2] 747 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 341 30
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nRD_o 238 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1018 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 419 55
set_location Controler_0/gpio_controler_0/Inputs_Last[4] 732 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][13] 223 37
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[14] 521 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 608 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[13] 709 37
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB0 1744 286
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[36] 352 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[10] 458 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[7] 371 16
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[18] 593 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[38] 269 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[1] 242 34
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[12] 477 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 998 124
set_location Data_Block_0/Test_Generator_0/Test_Data_0_4_fast[3] 863 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 295 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[28] 455 46
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[8] 734 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 398 16
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_RNIKHI31 608 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1102 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 295 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 313 90
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKY0[0] 1339 201
set_location Communication_0/Communication_ANW_MUX_0/state_reg_Z[0] 540 19
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[4] 1023 151
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[9] 711 244
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[6] 409 31
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[11] 776 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[11] 1009 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[8] 732 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[13] 260 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1008 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 535 48
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[4] 723 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIKU7C1[9] 381 36
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[1] 562 15
set_location Data_Block_0/Communication_Builder_0/next_state[0] 973 138
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[4] 740 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[8] 276 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m114 452 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 438 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[4] 429 37
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[5] 621 45
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[1] 720 37
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[4] 728 19
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[11] 634 34
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[31] 423 33
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[14] 592 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIF5V82[5] 347 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[26] 159 34
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[2] 1361 208
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[22] 615 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[9] 457 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 805 133
set_location Controler_0/ADI_SPI_1/state_reg_RNI5HF81[2] 794 24
set_location Controler_0/Answer_Encoder_0/periph_data_0[4] 728 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIKL581 423 48
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[10] 650 16
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO_0[13] 303 18
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[3] 737 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 554 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIB46D2[27] 382 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[2] 307 45
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2_i_m2[5] 764 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[28] 417 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 359 19
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[0] 194 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 241 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 501 25
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[3] 602 24
set_location Controler_0/Reset_Controler_0/un14_write_signal_0_a2_1_a2 694 18
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 2289 276
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[17] 983 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 859 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[4] 379 22
set_location Controler_0/REGISTERS_0/state_reg_RNO[2] 649 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 554 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1116 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 418 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[20] 361 18
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_2[0] 412 30
set_location Data_Block_0/Test_Generator_0/Test_Data_2[9] 846 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[22] 353 46
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 875 210
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[10] 456 43
set_location Data_Block_0/FIFOs_Reader_0/state_reg_rep[2] 1042 160
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_2[0] 718 48
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[3] 1278 240
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 266 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[28] 364 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[7] 823 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 629 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[14] 771 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1051 129
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[22] 779 43
set_location Controler_0/ADI_SPI_0/un1_state_reg_9_i_0_0_a2 767 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 410 55
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_o4 595 30
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[5] 448 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 187 43
set_location Controler_0/gpio_controler_0/Outputs_RNO[15] 711 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[38] 415 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 533 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 625 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1200 169
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[23] 462 51
set_location Controler_0/gpio_controler_0/Counter_PULSE[18] 691 28
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3 510 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 246 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1141 157
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 869 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 881 105
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[0] 363 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[9] 453 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[26] 280 25
set_location Data_Block_0/Test_Generator_0/Test_Data_6[8] 836 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 389 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 451 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 383 28
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[4] 722 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[17] 352 28
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/STX_Detect 301 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[4] 259 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[13] 724 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[39] 399 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[2] 439 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[0] 471 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[1] 815 42
set_location Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2_i_m2_1_0 776 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[35] 284 27
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_a7_1 868 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1034 118
set_location Controler_0/gpio_controler_0/Inputs_Last[3] 728 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[10] 634 55
set_location Controler_0/SPI_LMX_0/SPI_interface_0/busy 661 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 413 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1101 25
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[15] 630 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[11] 448 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 339 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 225 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[8] 631 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIHED11 501 36
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[12] 343 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 412 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 633 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[0] 306 45
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[12] 737 24
set_location Controler_0/ADI_SPI_0/data_counter[17] 798 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 1801 333
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 548 10
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[18] 218 9
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[18] 455 31
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[9] 874 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_14_0_a2[1] 210 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 542 10
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1209 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 874 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 882 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[6] 464 46
set_location Data_Block_0/Communication_Builder_0/next_state_0_sqmuxa_1 994 141
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[35] 439 48
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[11] 320 18
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[5] 179 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[10] 368 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[7] 367 37
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[12] 609 21
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[11] 1229 175
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[18] 623 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[1] 1008 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[1] 348 15
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[2] 281 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[20] 380 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 406 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 221 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[28] 497 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1016 166
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 249 28
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[21] 477 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8U2D2[17] 358 42
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_3_sqmuxa 670 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1209 169
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[17] 338 37
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[4] 671 21
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[5] 680 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[10] 297 45
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[11] 1370 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1045 129
set_location Controler_0/SPI_LMX_0/spi_master_0/state_RNO[1] 749 33
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[0] 634 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable 697 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[1] 646 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/REN_d1 209 43
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[14] 717 33
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 1430 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[15] 806 48
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 1589 336
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[24] 291 51
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 897 61
set_location Data_Block_0/Communication_Builder_0/next_state[12] 995 141
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[16] 479 51
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[3] 475 55
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[27] 493 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1313 208
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 327 28
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[21] 741 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1152 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 541 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[8] 249 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 544 10
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 751 136
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[5] 930 151
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int 300 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 288 36
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[24] 364 18
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[3] 635 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 703 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[1] 247 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 327 31
set_location Controler_0/ADI_SPI_1/un1_state_reg_6_i_a2 792 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[3] 744 49
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[31] 482 10
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 852 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[1] 205 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[36] 441 37
set_location Communication_0/Communication_Switch_0/Builder_Enable 552 43
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/STX_Detect 449 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 700 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 557 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1000 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 302 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[34] 403 15
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[3] 987 160
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[13] 478 36
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[18] 1031 153
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[13] 164 43
set_location Data_Block_0/Communication_Builder_0/next_state_1[5] 963 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 920 160
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[3] 1806 265
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 425 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 315 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 544 43
set_location Controler_0/gpio_controler_0/PULSE_MASK[7] 746 25
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[5] 458 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1031 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 184 37
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2[35] 367 24
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[6] 446 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 462 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 307 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[8] 346 37
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31 512 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[32] 415 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[9] 378 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[12] 613 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1023 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[9] 167 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1195 159
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 323 31
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 592 19
set_location Controler_0/Reset_Controler_0/read_data_frame_6[10] 654 21
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/TRG_Unit_Detect_RNO 649 81
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[2] 632 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[10] 671 46
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[6] 633 34
set_location Controler_0/ADI_SPI_0/data_counter[5] 786 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[30] 390 48
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[0] 751 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[3] 664 46
set_location Data_Block_0/FIFOs_Reader_0/state_reg[4] 1035 160
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_0_sqmuxa_0_a4 372 33
set_location Data_Block_0/Communication_Builder_0/next_state_1[11] 988 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 727 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 456 19
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[0] 163 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 447 34
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i_a2_1[1] 974 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 453 105
set_location Controler_0/ADI_SPI_1/state_reg_RNIH34I[4] 789 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[0] 431 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 969 69
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 399 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[13] 814 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 737 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 421 55
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 901 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[13] 385 18
set_location Communication_0/Communication_Controler_0/m5 608 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[13] 447 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[23] 353 43
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2_0[2] 757 21
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[15] 470 48
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 875 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid 397 34
set_location Controler_0/ADI_SPI_1/rx_data_buffer[5] 721 31
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable37_4 765 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 414 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 279 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[16] 458 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 835 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 850 135
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 347 91
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[24] 362 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 244 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 971 69
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[20] 166 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1162 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 547 43
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[3] 731 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[28] 472 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 832 136
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_16 839 24
set_location Controler_0/ADI_SPI_1/counter_3[0] 793 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[10] 389 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 264 31
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[6] 758 15
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKY1[0] 1158 189
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[6] 958 144
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 246 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 656 61
set_location Controler_0/gpio_controler_0/PULSE_LENGTH_0_0_a2_0_a2 716 24
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 398 25
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 907 61
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[1] 289 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[24] 293 52
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_INT 678 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 538 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 500 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[7] 473 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 554 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 415 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 417 15
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 567 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[23] 263 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIOEV82[8] 409 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 438 279
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_statece[1] 300 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 871 136
set_location Controler_0/Command_Decoder_0/decode_vector[3] 617 31
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[9] 1024 151
set_location Communication_0/Communication_Switch_0/DataFifo_RD_u_1_1 559 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 333 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 408 18
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 598 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 644 150
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 224 153
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[6] 624 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1200 160
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[8] 620 48
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[1] 443 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m154 467 42
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[19] 501 48
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Other_Detect 454 28
set_location Data_Block_0/Communication_Builder_0/next_state_1[2] 1050 165
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[0] 555 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_21 696 45
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_0[6] 568 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout 361 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[0] 757 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 506 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[28] 739 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI5R2D2[16] 363 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 597 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[1] 888 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[15] 472 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[21] 478 28
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[13] 750 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 318 28
set_location Controler_0/Command_Decoder_0/counter[30] 570 25
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3[6] 196 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1148 130
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[5] 711 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 851 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[6] 257 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 853 133
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[9] 635 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[28] 165 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1142 46
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[15] 470 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[8] 800 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 476 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[9] 670 46
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[12] 1333 202
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[22] 572 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 453 106
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[31] 509 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[5] 474 42
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 422 24
set_location Controler_0/gpio_controler_0/read_data_frame[1] 742 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 394 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o3_5 638 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 547 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 348 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 216 30
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[5] 306 52
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[6] 1485 126
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[2] 1009 154
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 2051 207
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[4] 386 22
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[14] 631 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 405 58
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[22] 715 25
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 602 58
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[6] 459 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIIJ232 420 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1016 165
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 389 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 539 51
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[0] 340 55
set_location Controler_0/ADI_SPI_0/rx_data_buffer[0] 731 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 986 64
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_0 439 21
set_location Data_Block_0/Test_Generator_0/Test_Data_5[5] 842 43
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 882 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[2] 627 61
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[6] 730 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[2] 353 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 404 37
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[39] 522 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[7] 429 43
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[10] 211 9
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[14] 803 45
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 896 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 964 70
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[25] 463 54
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[3] 626 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[2] 738 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 473 16
set_location Controler_0/Reset_Controler_0/read_data_frame[14] 648 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[8] 861 151
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[11] 751 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[16] 162 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 2103 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_1_0 705 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[7] 793 48
set_location Controler_0/Answer_Encoder_0/periph_data_0[3] 725 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 222 37
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 1318 228
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2 301 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 396 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[27] 493 49
set_location Controler_0/ADI_SPI_0/rx_data_buffer[4] 727 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 485 22
set_location Controler_0/Answer_Encoder_0/periph_data_9[10] 676 30
set_location Controler_0/Command_Decoder_0/Has_Answer_ret_RNO 574 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1015 165
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[11] 755 22
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[6] 235 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[26] 469 34
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[9] 693 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[0] 351 42
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[7] 720 16
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[13] 1007 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 399 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 400 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[4] 444 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 882 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 457 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6_1[3] 758 45
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0[4] 570 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 410 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1017 145
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[7] 1026 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 344 91
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_s1_0_a4 371 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 426 22
set_location Controler_0/gpio_controler_0/read_data_frame[14] 718 22
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[23] 157 37
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[9] 990 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 409 22
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 1798 174
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[13] 470 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1036 118
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[3] 286 19
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[1] 634 52
set_location Controler_0/gpio_controler_0/Outputs_RNO[10] 701 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 632 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1170 130
set_location Controler_0/Answer_Encoder_0/periph_data_9[9] 703 33
set_location Controler_0/ADI_SPI_0/addr_counter[6] 811 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[10] 777 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 635 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1119 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[10] 860 151
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[21] 474 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 234 22
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[1] 752 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[22] 733 46
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m12_0 310 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1207 156
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[27] 502 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[5] 1225 139
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[4] 470 58
set_location Data_Block_0/Communication_Builder_0/op_ge.un1_fsm_timerlto7_3 982 135
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[0] 811 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 338 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[18] 415 43
set_location Data_Block_0/FIFOs_Reader_0/Event_In_Process 1034 160
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[2] 1009 150
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[10] 767 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 474 46
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[5] 332 45
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[1] 311 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 272 43
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[10] 844 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 849 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 448 34
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 1455 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 537 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[13] 745 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 327 34
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[15] 160 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 484 16
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[18] 328 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[32] 333 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 965 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 409 25
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 593 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIAPA61[13] 531 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[32] 279 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 722 133
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[29] 388 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 497 52
set_location Controler_0/ADI_SPI_0/data_counter[24] 805 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[9] 452 51
set_location Controler_0/ADI_SPI_1/addr_counter[5] 834 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 216 31
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1 579 66
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[4] 769 91
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[3] 1020 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_3 516 36
set_location Data_Block_0/Communication_Builder_0/event_ram_r_data_status 913 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1158 150
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[10] 191 37
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[2] 314 51
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[7] 347 49
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[3] 442 33
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[6] 342 55
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[8] 1146 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1158 88
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2[7] 751 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1125 151
set_location Controler_0/gpio_controler_0/un23_read_signal_0_a2_0_a2 739 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 421 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[16] 367 43
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[8] 969 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 918 160
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIRHV82[9] 383 36
set_location Controler_0/ADI_SPI_1/counter[2] 794 34
set_location Data_Block_0/Communication_Builder_0/next_state[8] 969 141
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[10] 573 15
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO_0[13] 454 24
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[8] 476 52
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[7] 923 211
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 402 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[8] 461 31
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[15] 780 31
set_location Controler_0/Reset_Controler_0/read_data_frame[9] 637 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[31] 316 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[36] 381 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 386 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 399 21
set_location Data_Block_0/Test_Generator_0/Test_Data_4[11] 632 91
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[1] 754 36
set_location Controler_0/ADI_SPI_1/sdio_cl 788 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNI93J01 631 150
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[2] 1805 169
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[11] 368 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1002 123
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_1_i_a2_0_a2 488 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 726 133
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[1] 449 58
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[0] 326 52
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[3] 465 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[2] 207 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 225 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 385 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 489 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 428 55
set_location Controler_0/SPI_LMX_0/spi_master_0/state_RNO[0] 746 36
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[6] 979 154
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 884 64
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[14] 710 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[9] 416 15
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o3_4 642 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 542 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 886 100
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2 451 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 460 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 319 46
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO 424 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 498 10
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 226 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[0] 1205 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1171 129
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[0] 755 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r10 597 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[4] 393 48
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[12] 311 16
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 1055 180
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[3] 842 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[36] 385 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1155 88
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[4] 965 145
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_12_0_a2[3] 228 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1148 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 413 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 553 51
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[9] 310 52
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[0] 296 19
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 2121 336
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20] 354 18
set_location Communication_0/Communication_ANW_MUX_0/state_reg_ns_0_x4[1] 542 18
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[16] 326 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[7] 1158 208
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int 317 22
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[6] 916 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1147 156
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[8] 718 25
set_location Data_Block_0/Test_Generator_0/Test_Data_3[8] 776 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[3] 490 31
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[12] 745 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[3] 806 43
set_location Controler_0/ADI_SPI_0/addr_counter[15] 820 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 459 10
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[14] 1017 150
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[10] 1061 171
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 500 52
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 1940 282
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1019 144
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM7D61[28] 377 36
set_location Controler_0/gpio_controler_0/Outputs_RNO[11] 712 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[32] 410 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 478 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 300 43
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[6] 1864 130
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 967 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[36] 428 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1 633 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[31] 399 15
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_4[0] 565 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 488 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1142 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[25] 316 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 489 21
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[6] 931 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[2] 1209 97
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[2] 434 28
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[10] 917 43
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[12] 471 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1097 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m272 422 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPH5D2[21] 401 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_5[0] 760 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 727 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 464 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[8] 213 28
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0_i_o2 802 24
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_RNIVBA9[0] 374 33
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[7] 761 15
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[27] 349 21
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[15] 737 31
set_location Controler_0/gpio_controler_0/Outputs_8[13] 771 18
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_2_sqmuxa 674 18
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_1_i_a2_0_a2 342 51
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[13] 674 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[9] 225 43
set_location Controler_0/Answer_Encoder_0/periph_data[11] 639 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[25] 499 43
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[6] 173 43
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 1281 315
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1229 138
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 415 64
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[0] 1327 175
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Other_Detect_RNO 309 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 332 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 411 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[30] 265 21
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[1] 1028 150
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[18] 440 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1044 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 550 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 355 19
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5 421 24
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT 1157 162
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 422 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 632 150
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIOTQ11 497 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1016 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICVE61[32] 342 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[39] 372 18
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_a2 752 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 725 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 280 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[6] 169 43
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl 748 34
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 633 58
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[37] 565 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13] 355 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 455 18
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[10] 679 30
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[13] 974 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 474 15
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_3_sqmuxa 680 18
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[48] 1209 192
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[34] 327 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[33] 392 28
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[18] 642 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1008 166
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[0] 281 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[4] 1311 184
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 469 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1158 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[5] 421 15
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[3] 1353 150
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 312 25
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[19] 403 42
set_location Controler_0/Answer_Encoder_0/periph_data[12] 638 27
set_location Controler_0/Command_Decoder_0/counter[8] 548 25
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[8] 764 15
set_location Communication_0/Communication_Controler_0/state_reg_ns_a2_0_0[0] 617 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 388 25
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[2] 303 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1200 156
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[2] 275 19
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[9] 466 54
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 1274 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[20] 316 43
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[5] 677 25
set_location Data_Block_0/Communication_Builder_0/Status_Event_WriteDone 965 142
set_location Controler_0/ADI_SPI_0/data_counter[14] 795 28
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2[1] 609 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIMN0L2 519 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1023 142
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[11] 639 60
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[13] 677 21
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_a3_0_a2[1] 322 51
set_location Data_Block_0/Test_Generator_0/Test_Data_3[4] 772 91
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[22] 422 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto9_i_a2_6 496 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[5] 221 43
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[6] 330 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 875 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 302 31
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[3] 620 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 721 133
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[20] 428 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[14] 351 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 266 31
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[7] 1142 70
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 623 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 470 21
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNIFL97[10] 369 48
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[0] 710 15
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[0] 645 88
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 603 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 451 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 230 28
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[7] 968 141
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[3] 993 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 416 51
set_location Controler_0/ADI_SPI_0/rx_data_frame[2] 724 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 500 19
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[9] 734 28
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[13] 982 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 346 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIB13D2[18] 417 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 470 15
set_location Controler_0/gpio_controler_0/state_reg_ns_a2_0_a2[4] 642 30
set_location Data_Block_0/Test_Generator_0/Test_Data_5[10] 847 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 423 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 405 19
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[1] 749 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[23] 353 49
set_location Controler_0/ADI_SPI_1/counter[6] 798 34
set_location Controler_0/Reset_Controler_0/read_data_frame_6[5] 652 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 736 79
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2[36] 388 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[3] 232 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 315 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 497 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 996 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1153 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[5] 762 43
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[7] 759 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 229 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 546 10
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][1] 629 52
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[2] 1025 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_RNO[3] 749 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[2] 413 16
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[0] 611 34
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[30] 534 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[28] 484 43
set_location Data_Block_0/Test_Generator_0/Test_Data_7[10] 631 82
set_location Controler_0/gpio_controler_0/un12_write_signal_0_a2_RNIAJHB1 759 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 376 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[4] 756 48
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[5] 961 135
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[0] 1038 255
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[11] 462 45
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[11] 754 22
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[3] 731 21
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 1314 144
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[30] 382 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 487 27
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[6] 985 144
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[20] 455 52
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 400 25
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17 547 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[5] 474 43
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[28] 958 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 880 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[13] 226 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 244 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 603 58
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[3] 432 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[15] 733 43
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[30] 508 22
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[8] 951 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[9] 266 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1202 169
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[16] 334 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 488 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[0] 205 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[11] 626 106
set_location Controler_0/ADI_SPI_0/data_counter[28] 809 28
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m12_0 445 27
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[10] 851 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[15] 464 28
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_i_a2[0] 771 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 302 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 476 46
set_location Controler_0/gpio_controler_0/un11_read_signal_0_a2_0_a2_0 693 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[31] 282 22
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.N_108_i 800 24
set_location Controler_0/ADI_SPI_0/addr_counter[7] 812 34
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[4] 471 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 633 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[26] 373 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 435 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[36] 447 36
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 1345 228
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[24] 335 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 1797 174
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[3] 716 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 262 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[12] 471 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 500 22
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[2] 186 9
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[38] 365 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 603 142
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[1] 1435 130
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 850 133
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_5_i_o2[1] 753 36
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2[1] 411 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[28] 494 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_dout 496 51
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3 455 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[30] 458 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 302 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[23] 402 15
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[11] 613 18
set_location Controler_0/gpio_controler_0/read_data_frame[10] 720 25
set_location Controler_0/ADI_SPI_1/state_reg[2] 793 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIATE61[31] 382 42
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[13] 307 18
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_1 4 4
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[9] 303 45
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[7] 720 15
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[29] 476 49
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[1] 160 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1134 42
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[4] 655 25
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2 447 57
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_a2_0[0] 475 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1140 130
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[14] 712 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 720 133
set_location Controler_0/Answer_Encoder_0/periph_data_1[7] 711 33
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[5] 1364 208
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 453 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[30] 787 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1027 142
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[13] 304 16
set_location Controler_0/Reset_Controler_0/EXT_LMX1_Reset_N 635 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 503 19
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[11] 238 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 895 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[9] 1012 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[5] 246 21
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[19] 953 144
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[15] 282 24
set_location Controler_0/gpio_controler_0/Outputs_8[1] 770 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 270 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISK5D2[22] 397 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m3 430 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[27] 448 37
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[7] 614 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[19] 453 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[36] 348 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[18] 416 48
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7 445 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1194 160
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[6] 1013 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[3] 326 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 1532 261
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[20] 314 42
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[2] 432 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISK5D2[22] 436 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 328 34
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[16] 1023 154
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[11] 462 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1032 169
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[1] 724 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 559 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[8] 669 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable_4 717 48
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[23] 1226 174
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17_2 558 21
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[0] 615 52
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[1] 346 54
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_0[10] 707 30
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[3] 410 31
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[20] 591 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[3] 451 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[14] 708 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[31] 449 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1119 43
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[6] 362 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[10] 360 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[6] 222 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIEVC61[24] 483 42
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17 508 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[1] 633 106
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[1] 367 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1120 151
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[7] 692 34
set_location Controler_0/Command_Decoder_0/state_reg_ns[6] 570 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[15] 428 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 404 58
set_location Controler_0/Answer_Encoder_0/periph_data_0[7] 719 33
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/TRG_Unit_Detect_RNO 745 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 604 141
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 257 16
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_23_i_m2_i_m2 903 63
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[3] 970 136
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/re_set 563 46
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[28] 958 135
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5_0 449 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1053 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1134 88
set_location Controler_0/ADI_SPI_0/counter[1] 757 34
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[7] 624 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[16] 470 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 391 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[22] 367 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1140 129
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[15] 676 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 482 34
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[3] 777 88
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[22] 984 255
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 487 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 292 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[5] 244 22
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[23] 552 18
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[19] 944 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 401 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_0_a2[5] 632 48
set_location Controler_0/REGISTERS_0/state_reg_ns[0] 653 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 316 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[4] 379 18
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[7] 339 55
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[1] 619 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 245 31
set_location Data_Block_0/Test_Generator_0/Test_Data_4[2] 643 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 490 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 322 16
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[43] 1434 150
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIMB2D2[11] 423 42
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[11] 627 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1203 160
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[9] 982 154
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2 597 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[15] 465 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 450 48
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[8] 554 22
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 910 60
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[3] 640 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[10] 368 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_pulse_d1 161 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[32] 409 36
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3 283 15
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[18] 938 198
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[20] 339 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[30] 691 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[21] 386 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[27] 272 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 309 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 635 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 455 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[7] 244 43
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[17] 638 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 349 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 977 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[0] 440 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[25] 503 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_7_0_a2[8] 621 48
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[7] 571 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1004 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1116 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m174 426 45
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_24 795 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1200 157
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[9] 746 45
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_4_sqmuxa 670 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 612 141
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 318 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[9] 444 51
set_location Controler_0/ADI_SPI_1/un1_state_reg_9_i_0_0_a2 780 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 516 34
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[0] 625 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[9] 213 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[14] 766 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 224 19
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[5] 978 154
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_a2 607 45
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[13] 778 18
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[20] 481 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3[2] 788 87
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[9] 609 52
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[0] 846 70
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[2] 642 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6G7C1[2] 439 36
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[9] 636 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1040 118
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[12] 1032 159
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 253 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[38] 343 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 332 21
set_location Controler_0/ADI_SPI_0/data_counter[18] 799 28
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[52] 1388 210
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1157 151
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[10] 660 61
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[5] 698 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1149 46
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[32] 364 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[38] 288 24
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[5] 656 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 300 34
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 1354 201
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[10] 360 46
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[10] 632 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[18] 290 51
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[4] 942 154
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[7] 731 19
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[2] 414 31
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 401 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 294 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[10] 571 55
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[4] 420 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[30] 344 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[33] 415 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[25] 396 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 643 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 433 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 516 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[8] 304 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1 460 46
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[20] 620 37
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[9] 1005 151
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[0] 724 19
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[3] 632 28
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4[0] 383 33
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[11] 845 46
set_location Controler_0/Answer_Encoder_0/periph_data_9[2] 726 33
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 441 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[11] 368 37
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[13] 997 160
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 921 207
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[3] 626 49
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_0[1] 306 18
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_0 356 51
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[5] 294 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 403 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[10] 178 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1160 91
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit[0] 319 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[0] 471 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[26] 465 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1138 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[27] 323 25
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns[13] 318 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1021 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable_0 792 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 399 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 490 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1[1] 863 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[15] 286 25
set_location Controler_0/Command_Decoder_0/counter[31] 571 25
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[1] 343 49
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[26] 338 7
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[0] 456 51
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[2] 322 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[6] 273 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 416 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[23] 329 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 356 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 294 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 558 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[7] 793 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[37] 337 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 543 10
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m145 382 45
set_location Data_Block_0/Communication_Builder_0/wait_next_state[6] 964 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m165 385 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 303 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/fifo_valid_RNI80SQ1 254 24
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[18] 328 51
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[5] 454 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 862 150
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 1279 288
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[12] 193 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1144 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[30] 462 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 635 58
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[22] 1225 174
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_0_o3 611 48
set_location Controler_0/gpio_controler_0/state_reg[2] 644 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 320 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 355 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[12] 162 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[8] 167 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 300 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1008 73
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[6] 362 21
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[15] 1027 153
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_8_0_a2[7] 612 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[8] 340 18
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[21] 887 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 631 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[10] 890 109
set_location Controler_0/ADI_SPI_1/addr_counter[10] 839 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 271 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[25] 277 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[31] 453 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 474 21
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[5] 321 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[17] 457 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[14] 158 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[26] 159 33
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r10_0 594 54
set_location Controler_0/ADI_SPI_1/counter[4] 792 37
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[15] 1028 153
set_location Controler_0/Answer_Encoder_0/periph_data_9[4] 724 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[31] 447 51
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[9] 742 91
set_location Controler_0/Reset_Controler_0/read_data_frame[3] 628 22
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[16] 436 34
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[0] 748 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 555 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[3] 1338 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1175 88
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[27] 358 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[0] 262 19
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[6] 850 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[15] 448 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1208 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1094 43
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto20 548 21
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[2] 630 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 392 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[13] 394 19
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4 310 21
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[4] 1278 144
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[35] 533 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[20] 292 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[34] 259 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 257 28
set_location Controler_0/gpio_controler_0/PULSE_MASK[0] 701 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 497 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 416 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[29] 418 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 467 25
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7 344 6
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[39] 272 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1314 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1155 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 562 46
set_location Data_Block_0/Test_Generator_0/Test_Data_6[7] 835 70
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[8] 474 54
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0 0 5
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid 503 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1206 157
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M_1_sqmuxa_0_a2 711 48
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[8] 1015 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 396 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 731 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1015 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 388 16
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[23] 617 37
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[6] 520 16
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[0] 450 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 517 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[37] 432 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_20 715 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 228 30
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_4_sqmuxa 672 18
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[8] 958 154
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[17] 1339 202
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[37] 416 46
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[0] 755 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[11] 236 33
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[12] 324 7
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 860 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1018 166
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[37] 257 19
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[5] 368 52
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13 507 15
set_location Controler_0/ADI_SPI_1/addr_counter[27] 856 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21] 426 18
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[3] 626 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[7] 294 25
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[0] 946 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2C7C1[0] 440 42
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[10] 661 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[24] 371 18
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[10] 952 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1194 159
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 440 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[25] 432 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[13] 393 18
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[1] 668 22
set_location Controler_0/ADI_SPI_0/state_reg_RNI2FLL[3] 763 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1156 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[6] 757 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[33] 355 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 239 22
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[23] 460 54
set_location Data_Block_0/Test_Generator_0/Test_Data_1[11] 740 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[26] 430 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[24] 272 24
set_location Communication_0/Communication_CMD_MUX_0/SRC_1_Fifo_Read_Enable 390 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 487 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[7] 1203 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout_1 402 33
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0 362 33
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 917 342
set_location Controler_0/gpio_controler_0/read_data_frame[9] 723 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 445 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 289 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[12] 472 37
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[9] 665 22
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17 330 9
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[6] 624 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[38] 369 15
set_location Controler_0/Answer_Encoder_0/periph_data_9[1] 718 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[10] 365 25
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4 364 33
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[4] 604 52
set_location Controler_0/ADI_SPI_1/counter[3] 795 34
set_location Data_Block_0/Test_Generator_0/Test_Data_5[0] 849 88
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_1[9] 768 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 422 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 332 22
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[15] 516 16
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 1943 270
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[26] 469 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 397 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[15] 813 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[31] 163 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[11] 1232 139
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[4] 451 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[6] 899 109
set_location Data_Block_0/FIFOs_Reader_0/un4_event_in_process_set_0_o3 1038 159
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[11] 722 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1102 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 845 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 398 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[30] 344 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 414 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1314 207
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 375 16
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[5] 723 247
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1479 126
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[3] 727 19
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[1] 409 28
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[10] 322 7
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[1] 1322 202
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[17] 454 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[7] 365 49
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft5_0 910 63
set_location Data_Block_0/Communication_Builder_0/next_state[13] 990 141
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[11] 159 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[3] 628 61
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[13] 615 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[11] 672 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 467 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2O2D2[15] 420 36
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[4] 740 16
set_location Controler_0/Command_Decoder_0/counter[23] 563 25
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[6] 619 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 876 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1132 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1164 130
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[25] 333 16
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7 319 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 361 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 471 46
set_location Controler_0/Answer_Encoder_0/cmd_ID[4] 593 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1123 151
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 1361 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 468 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1161 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[11] 361 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 279 27
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[0] 651 25
set_location Controler_0/ADI_SPI_1/rx_data_buffer[7] 727 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[30] 449 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 486 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 417 19
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_ss_n 747 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[36] 380 27
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[22] 400 43
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[3] 288 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 350 91
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_14 813 27
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_0_0 324 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[0] 627 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[7] 1145 157
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[4] 977 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1208 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[29] 417 49
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Last_Byte_0_sqmuxa 350 54
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 1413 180
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[20] 363 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 516 46
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[1] 278 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1200 159
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 498 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 728 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[6] 760 49
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 1796 174
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[6] 618 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 445 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1200 168
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1131 42
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e 819 27
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[2] 623 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1002 73
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[2] 998 151
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 809 261
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 274 43
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[11] 740 36
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[26] 480 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[6] 632 106
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[8] 998 129
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[5] 735 88
set_location Controler_0/ADI_SPI_0/data_counter[29] 810 28
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[24] 479 10
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r4_0_a2 543 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1255 138
set_location Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_3 916 153
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 433 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[11] 480 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 516 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 403 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[16] 459 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 752 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6LA61[11] 378 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[22] 450 45
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[8] 641 82
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2[3] 288 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[1] 415 15
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[32] 325 24
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_2 852 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[2] 218 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1316 207
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[11] 843 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 501 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[19] 359 45
set_location Controler_0/ADI_SPI_1/rx_data_buffer[6] 726 31
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[7] 920 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 247 25
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_3 972 138
set_location Controler_0/gpio_controler_0/read_data_frame[3] 731 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIQDF61[39] 341 42
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[21] 693 25
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[5] 1326 202
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_19 794 30
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[10] 845 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1202 157
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[39] 365 45
set_location Controler_0/ADI_SPI_0/addr_counter[17] 822 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 919 160
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 294 255
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 413 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[5] 856 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[36] 354 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 256 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[6] 794 48
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[0] 463 58
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[2] 438 28
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[11] 1008 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 842 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 479 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 324 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[9] 618 49
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[0] 992 202
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[0] 763 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[0] 858 151
set_location Controler_0/ADI_SPI_1/rx_data_frame[0] 791 25
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[2] 1833 166
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 332 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 205 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[0] 377 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 420 57
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[0] 475 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[20] 731 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 269 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[20] 350 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[6] 278 25
set_location Communication_0/Communication_CMD_MUX_0/Communication_vote_vector_RNO[0] 419 21
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i[1] 975 138
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[14] 381 46
set_location Controler_0/gpio_controler_0/SET_PULSE_1_sqmuxa_i_0_o2_i_a2 698 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 260 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[14] 764 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 553 46
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[6] 304 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[39] 268 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un36_trigger_edge_valid_0_a3 828 45
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[3] 740 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[8] 340 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[5] 726 48
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[4] 1588 283
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 186 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 532 16
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[12] 711 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_7_0_a2[8] 241 42
set_location Controler_0/ADI_SPI_1/counter[8] 800 34
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[14] 765 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 535 46
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[0] 632 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 407 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/re_set 403 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[6] 1200 97
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[1] 1029 151
set_location Controler_0/ADI_SPI_0/data_counter[20] 801 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 464 16
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[9] 290 16
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[36] 595 16
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[2] 447 24
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[7] 569 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 627 150
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 421 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 396 51
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[5] 368 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/N_514_mux_i 529 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[9] 357 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 630 150
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[5] 388 27
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[8] 1043 150
set_location Data_Block_0/Communication_Builder_0/next_state_1[4] 1050 159
set_location Communication_0/Communication_Controler_0/state_reg_RNO[2] 614 33
set_location Controler_0/gpio_controler_0/Counter_PULSE[25] 698 28
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[0] 711 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_7_0_a2[5] 223 33
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7 537 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/N_514_mux_i 424 63
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_o2[4] 1036 159
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5 907 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[39] 380 18
set_location Controler_0/gpio_controler_0/read_data_frame[7] 725 22
set_location Controler_0/Command_Decoder_0/Perif_BUSY 659 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 814 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[23] 405 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 376 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[21] 351 46
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO 593 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 466 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 468 22
set_location Controler_0/Reset_Controler_0/state_reg_ns_a2_0_a2[4] 638 30
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNI35JG 392 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un5_read_signal_0_a2 743 42
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[7] 487 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[35] 367 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1155 91
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_fast[5] 197 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 427 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[0] 241 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[16] 727 46
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[7] 761 16
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 2291 150
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[7] 336 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[4] 343 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[34] 350 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1155 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[18] 255 22
set_location Communication_0/Communication_Controler_0/state_reg_RNILU05[5] 631 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[8] 249 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 494 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out 799 43
set_location Controler_0/Command_Decoder_0/counter[22] 562 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_i_i_a2[3] 670 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 484 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 226 31
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[7] 699 91
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[5] 961 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[16] 800 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 405 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[9] 238 25
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 2123 345
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[15] 606 21
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[1] 1008 154
set_location Controler_0/gpio_controler_0/PULSE_MASK[9] 777 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 848 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[5] 345 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 898 108
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[1] 626 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 390 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[5] 234 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 461 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1_RNO_1[0] 697 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 318 30
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[0] 417 28
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[14] 358 21
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[10] 1331 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1008 114
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[5] 294 18
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2[3] 602 27
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_11 707 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[4] 267 19
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2 410 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1157 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 417 100
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[28] 347 21
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2[35] 332 24
set_location Controler_0/ADI_SPI_0/data_counter[19] 800 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 631 145
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[15] 424 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[11] 705 45
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[6] 736 28
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_GB_DEMOTE 714 55
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[10] 734 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 258 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII8V82[6] 412 45
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 1345 234
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[4] 753 27
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[2] 432 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 874 135
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[10] 1369 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 487 21
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[2] 347 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[38] 392 18
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[9] 661 28
set_location Controler_0/Command_Decoder_0/state_reg[2] 565 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 331 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1150 130
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1098 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 445 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m105 373 45
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[1] 625 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1027 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 420 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 460 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 290 28
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[7] 645 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1117 150
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_AF_RDEN_0 201 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[2] 460 37
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[14] 739 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[28] 455 45
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 914 210
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 301 28
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[0] 296 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1191 159
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[10] 702 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNIAOVH[4] 805 45
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[11] 326 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4 528 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 1944 15
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_RNO[0] 960 144
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 861 16
set_location Communication_0/Communication_Controler_0/read_data_frame_1_RNO[2] 601 33
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[26] 943 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 225 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 254 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 642 150
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[16] 1016 150
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[8] 249 43
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[13] 742 30
set_location Controler_0/ADI_SPI_0/addr_counter[5] 810 34
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIDOF8[4] 598 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[1] 461 55
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[2] 461 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI7LM3[8] 517 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[4] 175 31
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.11.un57_inputs 748 21
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[1] 456 54
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[1] 656 154
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[0] 987 157
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[25] 782 43
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[0] 744 15
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[8] 608 52
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[5] 393 33
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[14] 196 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 847 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[32] 415 21
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[18] 330 7
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1189 159
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[11] 705 46
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_0[1] 450 24
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[8] 941 43
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[15] 654 19
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[6] 1022 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 730 79
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[15] 632 19
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[9] 962 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 485 49
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[4] 686 31
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[8] 561 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1151 87
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[13] 751 37
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.3.un17_inputs 731 15
set_location Controler_0/ADI_SPI_1/addr_counter[0] 829 28
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[2] 620 24
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[8] 760 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[35] 369 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[14] 803 46
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[6] 387 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 338 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4_RNO[13] 779 45
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKX1[0] 1315 207
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[29] 444 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 213 37
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit[0] 369 31
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[0] 341 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[7] 223 43
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[15] 647 24
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[20] 366 18
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[15] 632 18
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[59] 772 255
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 363 207
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 228 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[5] 431 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[10] 743 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m214 451 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 558 52
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_fast[2] 197 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIGQ7C1[7] 339 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 522 48
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[7] 1159 207
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[21] 446 46
set_location Controler_0/ADI_SPI_0/addr_counter[26] 831 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 879 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[20] 289 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVLVL[8] 307 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[1] 854 151
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_14 837 24
set_location Controler_0/ADI_SPI_1/addr_counter[4] 833 28
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[8] 564 21
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[6] 617 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28] 463 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 232 28
set_location Controler_0/ADI_SPI_0/data_counter[10] 791 28
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Modulo_3 970 153
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[13] 519 16
set_location Controler_0/Command_Decoder_0/counter[26] 566 25
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI0F7S[7] 896 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[11] 285 25
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[8] 1314 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 606 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 423 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m128 390 45
set_location Controler_0/ADI_SPI_1/rx_data_frame[3] 725 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIMKPL[4] 227 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[1] 206 28
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[0] 728 36
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[4] 923 43
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[7] 1158 207
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[0] 180 9
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[26] 1045 186
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIVUB1[4] 306 15
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[12] 474 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 288 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[6] 484 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 891 105
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[13] 748 45
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[14] 626 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1141 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[4] 218 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1121 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1004 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[36] 271 21
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/TRG_Unit_Detect 839 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[23] 344 24
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[2] 995 157
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[2] 551 15
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[2] 653 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 410 25
set_location Controler_0/Command_Decoder_0/counter[3] 543 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m111 349 42
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[5] 526 16
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[18] 1002 160
set_location BUFD_0 712 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 419 100
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[13] 753 18
set_location Controler_0/gpio_controler_0/SET_PULSE_1_sqmuxa_i_0_o2_i_a2_0 701 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 843 135
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[2] 630 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 359 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 844 133
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[13] 517 19
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[6] 849 43
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_1[11] 708 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 116 261
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 487 49
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[1] 380 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 397 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[5] 629 106
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[10] 973 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 778 181
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[10] 956 144
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[4] 671 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1204 169
set_location Controler_0/ADI_SPI_0/state_reg[0] 778 31
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[4] 573 22
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[7] 618 21
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[6] 476 55
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[4] 737 16
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[2] 748 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 561 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 465 49
set_location Data_Block_0/Communication_Builder_0/event_ram_r_data_status_4 914 144
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 422 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[7] 359 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1226 138
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[22] 270 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 296 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m65 450 42
set_location Controler_0/gpio_controler_0/Counter_PULSE[4] 677 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[18] 258 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 494 52
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_19 818 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[0] 473 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 2291 288
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 777 336
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[26] 943 135
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1009 166
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[8] 743 16
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.8.un122_inputs 740 15
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[11] 955 144
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set_RNO 360 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[13] 291 25
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[9] 934 151
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[4] 1000 151
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_2 642 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[7] 1007 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[24] 272 25
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[17] 572 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO 232 30
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0_a2[4] 1055 159
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[23] 253 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[3] 379 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[24] 781 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[4] 625 48
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[12] 622 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[3] 503 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[34] 260 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 536 48
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[13] 639 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 460 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[3] 161 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[6] 1192 160
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[11] 758 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 460 49
set_location Controler_0/ADI_SPI_1/tx_data_buffer[2] 783 34
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_RNO_2 552 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[1] 752 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 303 34
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[1] 634 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 291 34
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[8] 759 91
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[15] 620 42
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[4] 929 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[4] 448 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_22 731 42
set_location Data_Block_0/Communication_Builder_0/next_state_1[9] 1047 159
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[13] 641 61
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_12 649 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[26] 361 28
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[25] 570 18
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[3] 279 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_0_tz 632 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[8] 1208 97
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[3] 315 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[37] 336 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 427 57
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[3] 164 31
set_location Controler_0/Reset_Controler_0/read_data_frame[8] 642 22
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[31] 327 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][2] 631 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 319 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[20] 159 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[25] 400 22
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1] 1156 162
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[6] 344 49
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2[5] 465 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[22] 482 48
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[40] 1198 150
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[2] 561 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 417 57
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[7] 659 28
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[31] 161 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[31] 459 55
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[6] 628 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[39] 404 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[19] 815 49
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0 601 48
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[11] 686 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[7] 718 46
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[1] 1279 189
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/TRG_Unit_Detect_RNO 853 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[7] 624 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[39] 373 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[31] 356 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[11] 1211 97
set_location Controler_0/Command_Decoder_0/counter[24] 564 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 294 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[7] 893 109
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[0] 749 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIVK2D2[14] 374 42
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 862 16
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid_RNIPV8A1 898 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[34] 404 15
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2_0[14] 699 30
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNO[6] 1037 159
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 314 25
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[4] 1363 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIVUB1[4] 459 21
set_location Controler_0/gpio_controler_0/un19_read_signal_0_a2_0_a2 732 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[39] 272 22
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[3] 436 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 409 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[36] 352 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 876 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[11] 310 43
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 437 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[27] 366 37
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 439 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[8] 309 42
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[35] 517 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 240 24
set_location Controler_0/ADI_SPI_0/sdio_cl_RNO 761 30
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[22] 237 15
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[5] 756 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[2] 470 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 377 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[4] 479 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 210 37
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[5] 954 144
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[41] 1201 219
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_valid 892 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m211 494 42
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns[2] 229 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 418 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1199 160
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[13] 355 37
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2[1] 473 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[6] 258 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIAPEJ[4] 395 51
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[8] 733 15
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_0_o3_RNIFALT 751 33
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_0_a2_17 823 36
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[8] 640 28
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[1] 302 52
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[7] 178 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[4] 220 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[23] 438 31
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[9] 1330 202
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 438 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[19] 464 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[31] 264 19
set_location Controler_0/ADI_SPI_1/data_counter[28] 833 25
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[2] 741 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 994 70
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[13] 612 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[17] 728 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[31] 467 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 635 141
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[12] 398 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 408 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[16] 254 22
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[5] 678 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14] 449 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 504 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[6] 425 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 511 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[0] 711 46
set_location Controler_0/Answer_Encoder_0/cmd_ID[6] 598 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 531 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 511 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIUOM01[0] 551 9
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[2] 371 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[19] 270 21
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[3] 727 36
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[2] 628 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_7 216 36
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_i_a3_0[0] 1041 159
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[29] 701 25
set_location Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2_i_m2 770 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1135 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 923 309
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[17] 359 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_0_tz 1148 45
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[5] 680 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 481 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[4] 427 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[37] 336 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNI46EK3[0] 830 45
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit_RNO 610 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 396 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 641 150
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_15 815 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1463 133
set_location Controler_0/Reset_Controler_0/read_data_frame_6[6] 624 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[9] 304 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 402 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[20] 439 30
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[11] 739 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 247 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 447 49
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 1798 267
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1143 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[26] 271 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[25] 452 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 488 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1046 129
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_0_a2_15 862 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[31] 163 37
set_location Controler_0/Command_Decoder_0/state_reg[3] 570 28
set_location Controler_0/Answer_Encoder_0/cmd_ID[2] 588 28
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[17] 1001 160
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[29] 404 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 453 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[33] 278 21
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKY1[0] 1318 186
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[7] 985 145
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 895 61
set_location Controler_0/ADI_SPI_0/addr_counter[21] 826 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[33] 433 46
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[3] 1362 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1 413 19
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[10] 1028 151
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[9] 615 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[5] 797 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[9] 381 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[1] 1275 190
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[3] 380 43
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 591 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1163 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 864 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 294 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIIF3F1[0] 263 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[30] 269 19
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty_RNO 894 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1051 130
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[15] 726 46
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[2] 674 25
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[6] 763 15
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[9] 158 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1098 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 592 54
set_location Controler_0/gpio_controler_0/Counter_PULSE[5] 678 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[32] 417 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[34] 388 46
set_location Controler_0/ADI_SPI_0/divider_enable 766 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 402 22
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[7] 446 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1009 145
set_location Data_Block_0/Test_Generator_0/Test_Data_0_1[7] 856 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[22] 270 24
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[6] 716 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[19] 374 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 543 52
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[11] 613 21
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[3] 976 154
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_4_0[0] 569 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 884 105
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKX0[0] 1317 186
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[17] 422 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[14] 358 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 409 99
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[0] 716 15
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[0] 285 16
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i 317 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1148 157
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[12] 644 55
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[9] 614 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 486 28
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[0] 278 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 459 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[31] 692 46
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[8] 446 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 416 52
set_location Controler_0/gpio_controler_0/un1_write_signal_4_0_o2 695 21
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20 513 15
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 1208 315
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i 444 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 295 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[0] 796 46
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[19] 170 30
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[10] 914 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[3] 213 43
set_location Data_Block_0/Test_Generator_0/Test_Data_0_1[8] 857 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8PC61[21] 397 48
set_location Controler_0/Reset_Controler_0/state_reg_RNO[2] 645 30
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[29] 341 7
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[26] 470 33
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[5] 381 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[36] 265 19
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31 329 9
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[18] 979 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[13] 674 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 501 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 465 10
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 298 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[30] 177 43
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[2] 613 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m151 342 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 425 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[33] 377 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[12] 390 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[28] 260 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 418 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[8] 411 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 414 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 313 30
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_n4 498 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[21] 476 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 538 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 555 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[22] 466 30
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int 453 58
set_location Controler_0/ADI_SPI_1/state_reg_RNI1EQS[1] 797 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[5] 374 45
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[2] 203 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[19] 374 48
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1 314 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 416 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 417 33
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[12] 516 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[17] 158 30
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[4] 967 136
set_location Data_Block_0/Communication_Builder_0/fsm_timer[2] 974 136
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[2] 1278 189
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[4] 1278 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 406 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out 660 46
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[3] 439 28
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[6] 634 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[26] 277 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[27] 445 46
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 591 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 386 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 293 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 422 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[39] 468 43
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[15] 327 7
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 480 49
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[8] 480 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 472 16
set_location Controler_0/gpio_controler_0/state_reg[4] 643 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 245 25
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[17] 1376 208
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[3] 348 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[15] 414 16
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[14] 324 46
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8 452 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 483 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[5] 664 31
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[17] 338 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 457 10
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[26] 565 18
set_location Controler_0/gpio_controler_0/Counter_PULSE[23] 696 28
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2_0[5] 773 24
set_location Controler_0/gpio_controler_0/Inputs_Last[14] 708 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 310 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 428 58
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_0[2] 760 21
set_location Controler_0/Command_Decoder_0/counter[0] 540 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[12] 472 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_3 491 36
set_location Controler_0/ADI_SPI_1/data_counter[18] 823 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 397 19
set_location Controler_0/Answer_Encoder_0/periph_data_9[8] 697 33
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[3] 293 21
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[14] 498 48
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[1] 902 153
set_location Controler_0/ADI_SPI_0/counter[3] 759 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[13] 420 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 417 58
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[1] 312 19
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[7] 297 19
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_2_0_m3 609 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 268 28
set_location Controler_0/gpio_controler_0/Counter_PULSE[15] 688 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVLVL[8] 469 24
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[6] 717 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23] 461 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 408 55
set_location Controler_0/Command_Decoder_0/decode_vector_RNIHM9C[6] 661 30
set_location Controler_0/ADI_SPI_1/rx_data_frame[4] 728 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[15] 368 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1154 150
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[22] 371 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[11] 772 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[5] 323 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 324 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/REN_d1 398 34
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[1] 294 22
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_15_RNI5I0A 656 15
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5 538 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 425 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1207 160
set_location Controler_0/REGISTERS_0/state_reg[0] 648 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1150 133
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[7] 696 265
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[14] 447 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][7] 246 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[26] 306 25
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_24 817 27
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[8] 981 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[12] 356 37
set_location Controler_0/ADI_SPI_1/addr_counter[31] 860 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[3] 1280 211
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m185 360 36
set_location Controler_0/ADI_SPI_1/data_counter[0] 805 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set 424 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[23] 430 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 224 34
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[18] 325 51
set_location Controler_0/Command_Decoder_0/counter[6] 546 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 468 21
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[11] 1227 175
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[15] 601 21
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[8] 741 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[5] 1000 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1144 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[20] 777 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 351 19
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[6] 688 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1096 43
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[26] 480 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 429 58
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[3] 293 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un2_almostfulli_deassertlto12_2 257 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 486 16
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[1] 619 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[14] 475 42
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[15] 704 25
set_location Communication_0/Communication_ANW_MUX_0/communication_vote_vector8 532 21
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[23] 599 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27] 302 42
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[7] 223 9
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_3 717 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 498 51
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[1] 939 136
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 911 60
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 592 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[29] 283 27
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[14] 607 24
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[9] 988 43
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[4] 412 28
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[0] 617 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[6] 217 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 242 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 373 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[6] 625 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[14] 471 43
set_location Controler_0/ADI_SPI_1/counter[7] 799 34
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[3] 861 43
set_location Controler_0/gpio_controler_0/un11_read_signal_0_a2_0_a2 713 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 325 37
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[2] 371 48
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 434 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 250 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 453 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 480 27
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[5] 948 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[5] 421 16
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2[34] 352 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 410 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 357 34
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[6] 625 34
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[22] 734 34
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[25] 956 138
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 734 79
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[10] 620 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 798 133
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1001 69
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[3] 634 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPK8D2[30] 480 42
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[3] 639 91
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[5] 311 19
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 872 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[18] 434 34
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[5] 633 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[32] 409 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_1 180 42
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[6] 625 21
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[0] 709 18
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[11] 627 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[37] 330 24
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[24] 1483 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_1 237 36
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[1] 183 9
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[15] 1022 154
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1 13 164
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[17] 774 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[21] 426 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[16] 458 27
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[27] 970 142
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[9] 616 49
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIUKVG[0] 596 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 795 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[23] 337 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 301 31
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_0_i_a2 756 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 326 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1117 43
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_o2[15] 710 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 443 207
set_location Data_Block_0/Communication_Builder_0/next_state[11] 992 141
set_location Controler_0/gpio_controler_0/state_reg[3] 640 31
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[13] 762 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[4] 761 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[27] 688 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[9] 378 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 397 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 518 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[3] 783 46
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 804 261
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_4[0] 714 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6SU82[2] 437 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1138 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[4] 739 49
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[4] 575 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[12] 475 33
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[9] 741 91
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[14] 525 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 856 150
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[27] 451 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[0] 808 42
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[13] 327 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 640 150
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[3] 416 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 427 58
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[33] 526 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 815 135
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[5] 201 9
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[8] 795 48
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[3] 1279 241
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[5] 256 43
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[2] 355 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m17_e 394 45
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[9] 370 52
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_15 838 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_dout 370 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 241 31
set_location Controler_0/Command_Decoder_0/counter_RNO[0] 540 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 615 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 848 133
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[9] 665 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[36] 380 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 314 43
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[1] 668 21
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[19] 619 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[9] 728 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[12] 329 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[30] 322 46
set_location Data_Block_0/Communication_Builder_0/state_reg_rep[11] 992 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[4] 1206 97
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_RNO[0] 348 54
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[6] 694 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 255 34
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[32] 538 22
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 589 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1118 151
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[19] 596 15
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[6] 442 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[18] 255 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 993 63
set_location Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2_i_m2_1_0 782 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1172 129
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1159 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1015 144
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 313 25
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 939 210
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[2] 479 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 522 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[0] 1204 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[29] 428 21
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[11] 743 28
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[7] 631 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI39V71[2] 540 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 290 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[18] 466 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[22] 394 43
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[3] 749 15
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid_RNI8DLR 897 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1156 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 528 49
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[8] 622 49
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[21] 559 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1011 166
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[6] 335 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[6] 717 46
set_location Controler_0/gpio_controler_0/Counter_PULSE[30] 703 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 339 31
set_location Controler_0/ADI_SPI_1/tx_data_buffer[1] 789 34
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0 870 63
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[8] 766 91
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[5] 849 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 217 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 996 123
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_0[15] 725 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[23] 438 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[32] 329 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 887 100
set_location Data_Block_0/Test_Generator_0/Test_Data_0_1[11] 860 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 485 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1190 160
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[7] 1328 202
set_location Communication_0/Communication_Controler_0/read_data_frame_1[0] 603 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 351 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[30] 484 52
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[7] 623 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m231 358 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 288 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L_1_sqmuxa_0_a2 750 48
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[9] 707 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 267 28
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/busy 660 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[4] 635 106
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[10] 569 22
set_location Communication_0/Communication_CMD_MUX_0/Communication_REQ 604 25
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[0] 756 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 478 19
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[3] 304 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[30] 459 46
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[33] 536 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[1] 407 28
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[4] 735 16
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[6] 519 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[10] 1169 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[5] 482 31
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[11] 613 22
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[13] 742 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 261 34
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[2] 633 24
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[6] 829 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_1_0 419 60
set_location Controler_0/Command_Decoder_0/decode_vector_RNIFK9C[4] 663 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1153 151
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[18] 642 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m91 466 42
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[27] 970 141
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[7] 477 42
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[5] 619 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 516 48
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[1] 601 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[8] 204 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[35] 369 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[5] 404 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[3] 628 106
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[23] 468 10
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[36] 387 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1142 156
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM7D61[28] 484 42
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 900 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 444 49
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit 744 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[9] 825 43
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[2] 951 138
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[1] 395 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 306 28
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[27] 699 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 994 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_valid 484 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 396 22
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[29] 380 21
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[1] 602 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 356 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1479 127
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[6] 615 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 277 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[3] 1379 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 860 150
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 456 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[16] 254 21
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[0] 318 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIVN5D2[23] 391 42
set_location Controler_0/REGISTERS_0/state_reg[1] 650 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[37] 340 43
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[21] 612 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8RE61[30] 489 42
set_location Data_Block_0/Test_Generator_0/Test_Data_3[10] 778 91
set_location Controler_0/ADI_SPI_1/state_reg[0] 798 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1103 25
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask_1_sqmuxa_1 663 21
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31 574 24
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int 366 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 414 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[22] 683 46
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[15] 644 34
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[3] 325 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[36] 415 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[3] 419 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[13] 808 49
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_0_o3_RNISJ7T 603 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1143 90
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[2] 165 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1142 129
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_a2_0_a2[1] 352 51
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[12] 1019 154
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 261 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[13] 350 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 795 133
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[4] 1675 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[7] 339 43
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[10] 487 51
set_location Controler_0/ADI_SPI_0/rx_data_frame[5] 730 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[24] 369 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[15] 162 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 345 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1_RNIOQCM 424 15
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 2288 150
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[2] 212 42
set_location Controler_0/Command_Decoder_0/Has_Answer_ret 574 28
set_location Controler_0/ADI_SPI_0/data_counter[8] 789 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[14] 403 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 745 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1189 160
set_location Controler_0/ADI_SPI_0/rx_data_frame[4] 729 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[5] 741 42
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[6] 971 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1003 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[9] 776 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1002 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[3] 349 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 453 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[10] 236 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[15] 162 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[1] 430 34
set_location Controler_0/Command_Decoder_0/decode_vector_12_1dflt 622 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m94 421 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE76D2[28] 485 42
set_location Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m9 601 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1149 130
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[0] 710 21
set_location Controler_0/Command_Decoder_0/decode_vector_12_5dflt 609 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[28] 374 27
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[14] 333 45
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 908 61
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[25] 519 189
set_location Data_Block_0/Communication_Builder_0/next_state_1[13] 984 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 958 97
set_location Controler_0/ADI_SPI_1/addr_counter[23] 852 28
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 423 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1175 87
set_location Controler_0/Reset_Controler_0/state_reg_RNO[0] 641 30
set_location Controler_0/Command_Decoder_0/counter[25] 565 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1144 46
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[19] 575 19
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[16] 1138 174
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[6] 742 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 477 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 458 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[11] 235 43
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2_i_m2[4] 780 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIJK7M 426 48
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2 541 21
set_location Data_Block_0/Communication_Builder_0/state_reg_rep_RNITE3J[8] 945 150
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[10] 177 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 353 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 491 46
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[11] 995 160
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_1[24] 955 138
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.1.un7_inputs 753 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 630 142
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[10] 638 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 981 64
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[10] 444 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 349 48
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[5] 708 21
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[5] 628 28
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy_RNO 607 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_28 699 45
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[11] 773 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 918 159
set_location Data_Block_0/Communication_Builder_0/fsm_timer[4] 976 136
set_location Data_Block_0/FIFOs_Reader_0/state_reg[3] 1040 160
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 217 30
set_location Controler_0/ADI_SPI_0/un1_state_reg_9_i_0_0 758 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft5_0 503 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 415 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 294 36
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[19] 596 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI4E7C1[1] 426 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[4] 253 42
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[4] 739 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 600 142
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER 702 19
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[15] 1023 150
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[6] 624 19
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[8] 662 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 547 52
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[15] 999 160
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[24] 297 25
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[0] 326 51
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[2] 452 58
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[2] 1323 202
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[4] 426 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 481 19
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_0_a2_19 846 30
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1_i_m2[1] 909 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 619 58
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[7] 327 18
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 1346 138
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[2] 952 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1010 165
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[0] 482 55
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable37 802 33
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[0] 605 28
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2_i_m2[12] 741 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 247 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[11] 751 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m111 409 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIAPA61[13] 376 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[18] 413 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[7] 242 43
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[26] 698 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[17] 468 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIKU7C1[9] 427 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[19] 323 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[0] 448 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1477 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m68 410 48
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[2] 951 136
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[3] 448 27
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO 604 18
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2[3] 410 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[13] 256 37
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[9] 1016 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[30] 319 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[28] 403 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 544 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[13] 156 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 477 22
set_location Communication_0/Communication_CMD_MUX_0/SRC_3_Fifo_Read_Enable_i 324 24
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[15] 362 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[39] 381 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[1] 454 43
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_o2_0 809 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[39] 346 22
set_location Communication_0/Communication_Controler_0/read_data_frame_1[3] 604 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[2] 479 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[27] 451 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[4] 475 31
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_0 362 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[6] 606 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[13] 493 42
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2_i_m2[6] 787 33
set_location Controler_0/Reset_Controler_0/read_data_frame_6[4] 649 21
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[13] 686 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 961 97
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[2] 452 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 628 142
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1 376 33
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[2] 276 19
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[1] 282 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 844 135
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[4] 474 55
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[11] 359 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_13_0_a2[2] 213 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[26] 442 46
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_fast[6] 199 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1146 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[21] 457 48
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[14] 646 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[28] 356 15
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r 593 22
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[9] 365 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 463 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIQSHP 490 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[13] 266 25
set_location Controler_0/ADI_SPI_1/data_counter[5] 810 25
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[12] 683 34
set_location Controler_0/ADI_SPI_1/un1_state_reg_11_i_0 803 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1254 139
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1225 138
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1145 130
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_1 856 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[21] 292 46
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[10] 674 21
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[11] 736 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1028 142
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[15] 646 21
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[18] 522 19
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIF1OK1[8] 895 63
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[59] 988 255
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 336 30
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[3] 1770 175
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[20] 377 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1050 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[30] 445 30
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[6] 986 145
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[35] 331 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 356 49
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[14] 1342 202
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 270 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 344 87
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_2_0_m3_RNIOH1M 746 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 297 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[8] 452 31
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Enable 807 97
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[0] 437 28
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_0 487 54
set_location Synchronizer_0/Chain[1] 757 22
set_location Controler_0/gpio_controler_0/Counter_PULSE[26] 699 28
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[0] 1321 202
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[14] 759 48
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 496 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 317 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[1] 797 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_i_0_o2 436 105
set_location Communication_0/Communication_ANW_MUX_0/Communication_vote_vector[0] 530 22
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[3] 316 52
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[8] 741 15
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[11] 743 24
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[9] 1764 175
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 332 33
set_location Controler_0/ADI_SPI_0/addr_counter[28] 833 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[35] 319 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[2] 207 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 234 28
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_o2[14] 698 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[38] 419 19
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[4] 708 25
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[0] 950 154
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_dreg_RNO 590 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[14] 441 33
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/fifo_valid_RNIB2971 892 63
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[15] 160 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 345 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m171 355 42
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5 454 21
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 2055 207
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[15] 105 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[5] 442 43
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[31] 363 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 852 150
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[1] 415 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[13] 376 43
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[6] 1002 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 456 52
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[22] 365 18
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIBTOV[7] 949 138
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 401 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[12] 277 22
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_enable 609 43
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_o2[9] 770 24
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_RNO[0] 1357 207
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[11] 212 37
set_location Communication_0/Communication_Controler_0/state_reg[2] 614 34
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_4 543 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 979 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[10] 438 37
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4 536 18
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[5] 605 52
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[11] 159 31
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[6] 468 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[26] 277 24
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[23] 599 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 361 15
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKY0[0] 1341 201
set_location Controler_0/gpio_controler_0/read_data_frame[6] 717 22
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 611 55
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[22] 483 52
set_location Controler_0/gpio_controler_0/Counter_PULSE[13] 686 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[13] 764 45
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[8] 646 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1152 150
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[38] 366 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[35] 368 24
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl_RNO 604 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 246 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 396 57
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[26] 530 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[36] 396 27
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[5] 527 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[0] 464 52
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[13] 983 154
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_0[11] 709 30
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[4] 753 28
set_location Controler_0/Command_Decoder_0/decode_vector_12_0dflt_0 604 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1129 87
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[8] 998 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 270 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[39] 373 19
set_location Data_Block_0/Communication_Builder_0/fsm_timer[6] 978 136
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[1] 757 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 289 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 487 19
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[10] 311 52
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[3] 618 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 462 49
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[15] 310 16
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[10] 662 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[19] 269 22
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[14] 756 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_7[0] 747 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 472 19
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 446 309
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 484 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1125 43
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl 604 49
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 888 60
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[31] 236 15
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[1] 652 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[30] 390 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1196 160
set_location Controler_0/Command_Decoder_0/decode_vector_12_3dflt 617 30
set_location Controler_0/ADI_SPI_0/addr_counter[0] 805 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2R5D2[24] 369 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1021 118
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[11] 452 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 492 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[9] 1193 160
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[17] 408 37
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2[0] 463 57
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[29] 955 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[28] 476 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 483 46
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[10] 849 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 532 46
set_location Controler_0/gpio_controler_0/Counter_PULSE[0] 673 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[19] 385 37
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[25] 471 10
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.afull_r 232 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[31] 386 49
set_location Controler_0/ADI_SPI_0/addr_counter[4] 809 34
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[3] 630 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[27] 176 30
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[18] 553 18
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[2] 606 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[11] 157 30
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO 453 57
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14 373 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[29] 690 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[8] 452 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 563 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21] 363 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 710 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[25] 310 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 334 91
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[7] 702 33
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2_i_m2[8] 740 27
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[0] 572 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 464 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1017 118
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[14] 525 15
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[1] 430 33
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[14] 448 10
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 404 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[34] 259 21
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2_4_a2 698 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNIUNO73[4] 804 45
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[1] 365 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 553 49
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[12] 744 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[25] 286 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[25] 336 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[0] 348 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[13] 468 34
set_location Controler_0/ADI_SPI_1/rx_data_frame[5] 720 31
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[1] 927 153
set_location Controler_0/ADI_SPI_1/tx_data_buffer[3] 782 34
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[4] 608 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNO[1] 666 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1151 45
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[18] 342 21
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][12] 612 55
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[14] 498 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[15] 322 28
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[38] 571 16
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_1[26] 944 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIEVC61[24] 370 42
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[14] 713 25
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[18] 490 51
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[0] 626 52
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2[2] 309 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 452 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 560 45
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[33] 389 21
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[0] 617 51
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[4] 624 46
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit_RNO 744 33
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[8] 512 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_1_i_o3 811 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 396 58
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 1457 363
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[5] 179 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1139 88
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[2] 601 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1160 150
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[24] 390 37
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[10] 732 28
set_location Controler_0/ADI_SPI_1/state_reg[1] 800 25
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[14] 631 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[9] 614 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[21] 431 19
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKX0[0] 1311 207
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[2] 619 24
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[29] 468 48
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2[9] 769 24
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[22] 176 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1208 159
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[16] 1375 208
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[7] 757 15
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 1775 234
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 325 28
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[34] 529 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1015 166
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 387 105
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_RNIVBA9[0] 299 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 545 10
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1205 157
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[34] 524 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2 701 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[19] 271 18
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[11] 620 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1156 91
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[13] 687 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 722 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIUA95[4] 467 9
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 412 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1145 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1201 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[22] 295 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1150 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[10] 232 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 447 19
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[4] 632 57
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[17] 338 49
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Modulo 970 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1116 150
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[7] 932 151
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns[4] 196 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 379 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 319 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[7] 212 28
set_location Communication_0/Communication_ANW_MUX_0/state_reg_s1_0_a2 599 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[22] 450 46
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[8] 987 202
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[12] 312 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[24] 440 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m151 499 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 2110 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 998 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[17] 281 25
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[13] 327 46
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[7] 411 28
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4[3] 378 30
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[25] 173 31
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[0] 979 138
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[13] 653 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 550 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 295 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 896 99
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[3] 727 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1009 73
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[6] 658 28
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[5] 631 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 328 37
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1 452 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1173 88
set_location Controler_0/ADI_SPI_1/addr_counter[17] 846 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[11] 447 43
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[4] 873 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 437 106
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[29] 955 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 450 52
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[17] 1353 123
set_location Communication_0/Communication_Switch_0/dest_1_fifo_empty6 560 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/REN_d1 259 25
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[21] 1100 129
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_0[15] 717 30
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_n3 349 54
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[9] 626 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2C7C1[0] 387 42
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[10] 367 21
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[1] 758 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[12] 471 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 424 58
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2_i_m2[9] 739 27
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[21] 179 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 746 135
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[11] 743 18
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[13] 623 43
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[21] 594 27
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/re_set 541 19
set_location Controler_0/Command_Decoder_0/decode_vector_12_7dflt 621 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 1319 180
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[8] 737 48
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[13] 615 22
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[3] 722 15
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[36] 1589 255
set_location Communication_0/Communication_CMD_MUX_0/Communication_vote_vector[1] 395 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 401 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 897 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 473 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 290 34
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[0] 986 156
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[10] 665 19
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1 755 34
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[0] 435 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 476 15
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_pulse 445 57
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[11] 1454 268
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 374 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[37] 377 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIO9D61[29] 413 45
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[15] 633 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 450 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1 466 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[19] 431 45
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[3] 959 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 634 150
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[11] 612 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[3] 1210 97
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[14] 1021 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1128 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 325 43
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[20] 474 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[23] 336 24
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[30] 325 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 708 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/almostfulli_assert 261 36
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4 308 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIP8GL1 339 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 529 46
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[20] 427 27
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Modulo_1_sqmuxa_i 956 135
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[1] 450 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[29] 740 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[8] 741 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1143 88
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[19] 1003 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1209 156
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2_i_m2[11] 736 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 234 34
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 1350 201
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[1] 632 24
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[0] 468 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1141 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 628 145
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][11] 616 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1230 138
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[27] 331 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[21] 401 49
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[11] 751 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[3] 240 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[2] 381 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[4] 175 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1147 130
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1117 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM9F61[37] 416 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 543 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 415 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[23] 392 43
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_0_a2_18 845 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[12] 327 42
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 431 24
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[28] 328 16
set_location Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_1_RNIG81A1 572 30
set_location Controler_0/gpio_controler_0/PULSE_MASK[10] 707 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 549 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[11] 462 28
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[3] 803 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 554 46
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[6] 622 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI6KOC1[0] 407 45
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_7 648 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[4] 253 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[18] 465 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 490 19
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[0] 949 136
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 859 16
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[16] 443 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 242 30
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[1] 562 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[20] 486 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNILG241_0 397 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[10] 1141 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 408 51
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[15] 813 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[29] 474 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_17 634 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[29] 294 45
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[0] 378 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[37] 330 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 505 48
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable37_5 801 33
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[7] 1021 150
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[1] 215 43
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[7] 453 28
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 597 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 898 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/empty_RNO 488 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1207 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1141 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m225 357 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[34] 403 16
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[12] 472 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable 717 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 523 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[1] 351 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0 707 36
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[12] 747 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 410 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[7] 769 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1124 150
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[0] 427 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[6] 211 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[5] 390 27
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[7] 617 49
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2_0[4] 774 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM9F61[37] 340 42
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[9] 565 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout 403 33
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_RNO[0] 946 150
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[30] 174 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 2365 288
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 985 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNIL2Q[5] 668 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[5] 1151 157
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 860 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 420 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[37] 429 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[24] 468 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 631 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[19] 379 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 493 51
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[7] 376 31
set_location Controler_0/SPI_LMX_0/spi_master_0/busy 750 34
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_INT_sclk_u_RNO 751 30
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1 451 54
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[9] 513 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[0] 704 46
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[3] 433 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1096 42
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[2] 627 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1014 166
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[5] 721 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[22] 311 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 409 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[11] 192 37
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[21] 594 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 379 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 310 31
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0 323 21
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[25] 465 55
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[4] 991 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 383 51
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/TRG_Unit_Detect 745 88
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[4] 746 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 274 28
set_location Data_Block_0/Test_Generator_0/Test_Data_2[11] 848 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 897 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[9] 427 37
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[0] 642 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[3] 411 46
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[2] 341 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 458 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1014 145
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[8] 731 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 323 33
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5 329 18
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_0[10] 728 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[30] 459 45
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 1571 336
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[16] 261 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[3] 390 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[1] 666 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 331 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[25] 281 28
set_location Controler_0/Reset_Controler_0/EXT_LMX2_Reset_N 624 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[10] 778 46
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[6] 694 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 999 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[11] 233 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1018 118
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[3] 370 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_middle 495 36
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[5] 628 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 450 49
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2[39] 366 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[38] 414 36
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2[1] 344 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 430 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 499 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[11] 410 16
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 212 123
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[26] 389 33
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[11] 329 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[7] 461 43
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[3] 603 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[19] 376 49
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[7] 617 19
set_location Controler_0/gpio_controler_0/read_data_frame[8] 741 22
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[6] 613 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 272 28
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 885 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[28] 427 16
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[7] 436 16
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[1] 346 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 291 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[9] 382 49
set_location Controler_0/ADI_SPI_1/addr_counter[3] 832 28
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[19] 987 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1035 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 484 46
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/emptyilto13_3_4 596 54
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[20] 738 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[1] 242 37
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 599 19
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 423 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1038 141
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 493 22
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[11] 352 52
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk_0_sqmuxa_i_a3 750 30
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[2] 568 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 337 91
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_0_sqmuxa_i_0_o3 749 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1120 87
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/TRG_Unit_Detect 853 70
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[5] 766 16
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[8] 1420 37
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_a7_0_4 874 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[29] 476 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[9] 768 45
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[29] 390 33
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[2] 1027 144
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[11] 571 22
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[4] 683 21
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[3] 330 18
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.5.un107_inputs 725 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1008 165
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIJK6V 429 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 422 22
set_location Controler_0/gpio_controler_0/Outputs[12] 769 19
set_location Controler_0/Command_Decoder_0/decode_vector[0] 610 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset 726 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[3] 662 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 289 36
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[14] 625 18
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[20] 554 18
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/TRG_Unit_Detect_RNO 839 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[17] 825 45
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[12] 612 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[14] 457 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[16] 469 43
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[22] 489 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[5] 482 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[10] 488 31
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[14] 160 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 552 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[32] 369 27
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[5] 384 33
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[3] 471 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIVN5D2[23] 418 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 397 57
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[7] 723 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[25] 174 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[24] 457 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m234 393 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[5] 463 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI340O 814 132
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[3] 607 28
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[0] 608 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame 833 46
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[10] 841 91
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[28] 346 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un23_read_signal_0_a2 712 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[24] 342 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[23] 734 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 300 28
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[1] 938 141
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 665 351
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[17] 470 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[39] 409 46
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[1] 997 151
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[8] 634 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[19] 464 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 863 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[9] 248 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[7] 423 28
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[11] 1782 103
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[5] 726 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[27] 359 25
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[11] 570 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 244 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[34] 335 22
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 428 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[0] 202 37
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[14] 718 16
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[1] 614 24
set_location Controler_0/Command_Decoder_0/counter[19] 559 25
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[4] 999 153
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1047 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[4] 343 19
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[14] 619 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[0] 351 43
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[6] 233 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1142 157
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 1969 252
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[9] 810 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 970 69
set_location Controler_0/Reset_Controler_0/un8_write_signal_0_a2_0_a2 692 18
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[9] 196 24
set_location Communication_0/Communication_CMD_MUX_0/un2_src_2_fifo_empty 395 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 429 19
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[1] 462 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 414 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[31] 454 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 632 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 501 37
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_0_a2_13 821 36
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_0_a2 844 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 411 19
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[20] 478 10
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[12] 711 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[14] 419 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[0] 477 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[30] 350 18
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[5] 751 28
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[11] 598 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][9] 241 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 313 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 2109 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 341 28
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[26] 391 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[17] 419 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 224 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[23] 324 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 411 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[12] 475 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 415 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[25] 397 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[37] 383 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1153 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1002 69
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[1] 751 15
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[13] 665 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[2] 626 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[12] 357 37
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[3] 643 16
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[8] 320 7
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[11] 430 28
set_location Controler_0/gpio_controler_0/Counter_PULSE[16] 689 28
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 606 16
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[21] 990 202
set_location Controler_0/gpio_controler_0/Outputs_8[0] 700 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[10] 747 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1015 123
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int 317 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[2] 356 46
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[2] 382 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 400 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 487 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1253 139
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1151 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[5] 374 46
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[9] 342 49
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[19] 334 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6SU82[2] 406 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 1036 141
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m85 356 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[28] 386 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 507 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6NC61[20] 375 36
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 595 19
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2_i_m2[10] 738 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 457 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 242 24
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 1774 69
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0[0] 375 33
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5[0] 481 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[15] 426 28
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[4] 437 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_12_0_a2[3] 211 42
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[8] 1424 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 228 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1033 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 463 10
set_location Data_Block_0/FIFOs_Reader_0/state_reg[1] 1046 160
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2_0[15] 715 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1157 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[23] 164 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIVK2D2[14] 416 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[6] 385 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[0] 254 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 490 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 330 33
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r4_0_a2 510 24
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[22] 483 51
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_INT_sclk_u_RNO 606 45
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKY1[0] 1157 207
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 629 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[11] 773 45
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[22] 325 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 288 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 959 70
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8 318 51
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[37] 1611 150
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[38] 418 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[34] 327 22
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 627 261
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[18] 487 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[6] 265 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 892 100
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[20] 481 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 414 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 521 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1478 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[20] 420 19
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[9] 326 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[20] 428 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1 360 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_4_i_o2[11] 230 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 721 78
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_dreg 590 31
set_location Controler_0/ADI_SPI_0/state_reg[2] 772 31
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[58] 1069 216
set_location Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/pll_inst_0 0 377
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[14] 752 37
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[1] 663 22
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 1924 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1114 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 420 55
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[12] 444 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1248 139
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/REN_d1 527 46
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 596 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 228 37
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[10] 363 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[29] 299 46
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[1] 611 28
set_location Controler_0/ADI_SPI_0/addr_counter[16] 821 34
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[4] 214 9
set_location Communication_0/Communication_CMD_MUX_0/Communication_vote_vector[2] 386 25
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[39] 1374 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 511 124
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[11] 612 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[11] 1410 151
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[14] 745 36
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[0] 377 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 483 25
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[26] 481 51
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[16] 168 31
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_5 542 21
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable37_4 803 33
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[29] 335 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m148 465 42
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[7] 916 211
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1150 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un9_read_signal_0_a2 740 42
set_location Controler_0/ADI_SPI_0/write_read_buffer 763 31
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7_RNILAH31 455 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m168 501 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[15] 444 37
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[22] 423 30
set_location Controler_0/Command_Decoder_0/counter[1] 541 25
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 889 64
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[1] 452 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1202 168
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 2288 276
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r[0] 911 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m134 355 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[18] 809 49
set_location Communication_0/Communication_Controler_0/m4_e_4 700 36
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[24] 166 31
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[22] 991 255
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[0] 703 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 242 31
set_location Communication_0/Communication_ANW_MUX_0/state_reg_RNIFCVV[0] 541 18
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2_0[11] 716 30
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[38] 571 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 482 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[1] 248 22
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[15] 997 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[18] 411 16
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[1] 754 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[7] 475 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m225 451 36
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[23] 741 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[17] 417 37
set_location Controler_0/ADI_SPI_0/rx_data_frame[6] 723 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_i_a2_0_a2[5] 669 30
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[9] 959 154
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[6] 630 42
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1 368 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[5] 785 46
set_location Data_Block_0/Communication_Builder_0/next_state_1[8] 971 141
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[21] 990 201
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 454 19
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk_0_sqmuxa_i_a3 605 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[39] 372 19
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[34] 529 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 241 30
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[11] 760 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[33] 423 15
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[33] 393 21
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[6] 1327 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1148 91
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[14] 716 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 385 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1113 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[0] 719 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 345 91
set_location Controler_0/Reset_Controler_0/read_data_frame_6[9] 637 21
set_location Controler_0/Command_Decoder_0/counter[2] 542 25
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 910 64
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[28] 717 25
set_location Controler_0/gpio_controler_0/state_reg_ns_a2_0_1[0] 640 30
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1 605 18
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 650 61
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2[8] 754 24
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[2] 357 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[1] 349 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1167 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[25] 324 27
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_a2_0_a2[1] 483 54
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2[2] 762 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[6] 247 37
set_location Controler_0/gpio_controler_0/Outputs_RNO[14] 704 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[32] 276 24
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[2] 479 58
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[0] 624 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 243 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_12_0_a2[3] 630 51
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[5] 716 46
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 561 55
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[21] 476 10
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1201 159
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 520 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[26] 356 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 480 19
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[7] 698 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 312 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[31] 382 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 488 22
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[6] 173 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 542 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 198 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/REN_d1 497 37
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[6] 851 43
set_location Communication_0/Communication_Controler_0/communication_vote_vector7 556 42
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_0[8] 752 24
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 870 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1093 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 530 46
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[3] 574 22
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3] 315 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[5] 741 43
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 1753 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 461 10
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 334 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 262 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 520 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1249 138
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[9] 321 7
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[2] 355 21
set_location Controler_0/Reset_Controler_0/state_reg_ns_a2_0_1[0] 637 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 517 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIEQ85[0] 347 15
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[14] 646 25
set_location Controler_0/ADI_SPI_1/assert_data_3_0_a2_0_a2 781 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[31] 434 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1207 168
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 2330 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 995 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[25] 495 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 872 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 997 70
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_RNO 554 54
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[10] 774 88
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[5] 454 57
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[0] 560 15
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[10] 1017 154
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[17] 613 42
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[26] 327 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[3] 714 46
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[15] 641 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[32] 368 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[19] 163 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[1] 450 31
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[1] 985 160
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[15] 1374 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1043 141
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[21] 172 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 992 70
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 627 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[22] 293 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 999 69
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[10] 919 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO 664 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 289 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1034 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE1F61[33] 415 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m171 429 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[4] 715 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIKL581 525 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 996 70
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[4] 716 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 289 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 499 9
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 533 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1124 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[24] 483 43
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[3] 414 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 466 10
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 596 19
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 1496 201
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[4] 656 28
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[8] 850 97
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[7] 614 18
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[5] 844 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[15] 396 49
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 405 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 402 19
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[0] 603 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 476 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1053 118
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 471 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1101 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 414 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 601 142
set_location Controler_0/Reset_Controler_0/un20_write_signal_0_a2_3_a2_0 691 18
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[2] 627 15
set_location Controler_0/REGISTERS_0/state_reg[5] 653 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1005 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[21] 270 18
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[5] 1610 168
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 327 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[15] 464 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1169 87
set_location Controler_0/ADI_SPI_1/addr_counter[1] 830 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[19] 431 46
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[9] 614 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI4JA61[10] 438 36
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[28] 490 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[14] 725 46
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[13] 471 49
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[0] 633 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 429 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 755 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 236 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[0] 791 46
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[8] 698 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[33] 404 49
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[9] 633 91
set_location Data_Block_0/Communication_Builder_0/next_state[4] 1052 159
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 376 52
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[26] 159 37
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[16] 614 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1207 96
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[30] 386 36
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_c1 351 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 328 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 498 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[36] 396 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[7] 535 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 320 30
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[12] 559 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIOBF61[38] 343 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 858 150
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 517 34
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 1346 201
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[13] 680 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 537 49
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 566 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[11] 1309 208
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII483[4] 383 15
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[10] 661 19
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[19] 1386 105
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[29] 329 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 502 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1258 139
set_location Controler_0/Reset_Controler_0/state_reg_ns[0] 646 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[10] 491 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 343 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[10] 407 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1045 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 265 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[12] 162 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 305 28
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[12] 336 46
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[0] 382 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICRA61[14] 419 42
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 655 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[22] 361 45
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[6] 337 51
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[16] 560 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[23] 463 30
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[23] 1007 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[3] 1107 181
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[10] 1235 175
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 404 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[16] 464 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 448 106
set_location Controler_0/Answer_Encoder_0/periph_data[13] 640 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 290 30
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[14] 606 25
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[12] 764 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[0] 197 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21] 360 15
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[11] 872 70
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[8] 991 144
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[28] 336 22
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 1333 138
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[16] 677 46
set_location Controler_0/ADI_SPI_0/addr_counter[11] 816 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition 829 46
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[12] 754 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 481 16
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[5] 1004 153
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[10] 675 30
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[12] 650 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 249 21
set_location Controler_0/ADI_SPI_1/addr_counter[24] 853 28
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[6] 738 36
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[10] 567 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[0] 1076 217
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[14] 759 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[20] 446 51
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[9] 1368 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 449 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1032 142
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[9] 556 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[22] 432 31
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[3] 526 43
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.13.un147_inputs 744 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[38] 269 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[8] 425 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1039 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[8] 247 42
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[3] 363 51
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[14] 765 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[15] 384 49
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[2] 568 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1195 160
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][2] 214 43
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[10] 994 160
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[19] 376 21
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_i_2[0] 1034 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[5] 896 109
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[6] 715 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[7] 272 27
set_location Data_Block_0/Test_Generator_0/Test_Data_4[5] 626 91
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[0] 346 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[27] 421 34
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[10] 573 16
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[11] 663 28
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 407 25
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4 414 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 618 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 338 91
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_4_0[6] 614 30
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[13] 742 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 706 79
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 604 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[39] 346 21
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[1] 439 22
set_location Controler_0/Command_Decoder_0/counter[17] 557 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 290 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 459 25
set_location Controler_0/Command_Decoder_0/decode_vector_12_2dflt 607 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[39] 365 46
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[1] 338 21
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 881 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 617 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[35] 412 16
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 2119 345
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 627 142
set_location Data_Block_0/FIFOs_Reader_0/state_reg[0] 1049 160
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[3] 629 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[12] 826 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 425 100
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[8] 446 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[12] 738 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1016 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[6] 767 49
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[7] 607 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[1] 353 37
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[2] 597 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[19] 318 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 974 69
set_location Controler_0/gpio_controler_0/un12_write_signal_0_a2_0 690 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[6] 391 37
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160 512 2
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[4] 470 57
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 871 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 352 34
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[2] 953 151
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[25] 570 19
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO 853 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1150 91
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[27] 430 30
set_location Controler_0/ADI_SPI_0/data_counter[31] 812 28
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_0 276 15
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[13] 640 25
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[3] 345 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 238 31
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[5] 645 16
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[7] 1585 283
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[3] 345 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 343 16
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[13] 1372 208
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[35] 439 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[9] 1191 217
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[10] 234 36
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[8] 742 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[30] 269 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 336 91
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[4] 871 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 410 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 482 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[11] 235 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1121 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[10] 1014 124
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[3] 654 25
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_WE_0_a2 263 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 838 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 920 159
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2_0[10] 703 30
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[0] 611 25
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe 301 22
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[6] 628 43
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[12] 937 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1207 169
set_location Controler_0/ADI_SPI_1/rx_data_frame[6] 722 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[8] 766 48
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_a2 604 45
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[9] 451 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 635 150
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[3] 344 54
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[4] 344 55
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[6] 714 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO_0 647 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[39] 354 45
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[6] 510 19
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RE_d1 901 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 454 105
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_0[14] 702 30
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[5] 840 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISH2D2[13] 379 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 381 52
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1 369 33
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[2] 623 25
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[22] 326 45
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[6] 1207 202
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[0] 846 88
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[5] 635 46
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18 365 33
set_location Controler_0/gpio_controler_0/Outputs_8[12] 769 18
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKY1[0] 1162 207
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[8] 366 51
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[2] 506 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII5F61[35] 338 42
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/N_40_i 1276 189
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[2] 748 19
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 378 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m208 447 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 403 57
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[3] 994 144
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[18] 1478 126
set_location Controler_0/Answer_Encoder_0/cmd_CDb_2 594 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[14] 446 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 535 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[13] 645 61
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[4] 427 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[20] 363 19
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[2] 751 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI3PU82[1] 376 36
set_location Controler_0/Answer_Encoder_0/cmd_ID[3] 592 28
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[12] 559 21
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[16] 334 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[33] 437 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 225 34
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2[37] 329 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 315 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[6] 767 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[13] 477 33
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[16] 977 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIETA61[15] 428 36
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[13] 434 16
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[7] 658 25
set_location Data_Block_0/Communication_Builder_0/next_state[7] 966 141
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[5] 487 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[35] 416 22
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[2] 298 21
set_location Data_Block_0/Communication_Builder_0/next_state[1] 981 138
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1033 142
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 403 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 405 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[8] 452 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[25] 360 43
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[2] 726 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[27] 363 36
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[1] 762 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 407 58
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[0] 635 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[24] 463 37
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[13] 387 18
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[27] 1486 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[32] 350 43
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[22] 1228 175
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[6] 405 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[11] 445 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 868 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m108 464 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 398 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1140 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[34] 375 49
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[15] 362 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[11] 316 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6_0[2] 742 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[17] 328 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[12] 739 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[4] 428 43
set_location Controler_0/Reset_Controler_0/un20_write_signal_0_a2_3_a2_0_0 689 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[1] 712 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[6] 801 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 385 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 524 45
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 887 16
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[34] 1618 165
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[13] 334 45
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[12] 747 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 514 124
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[3] 754 16
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_RNO 949 150
set_location Data_Block_0/Communication_Builder_0/state_reg[3] 1045 160
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31] 354 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[29] 341 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[4] 384 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[8] 765 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[5] 391 28
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[6] 522 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[0] 442 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[26] 438 46
set_location Data_Block_0/Test_Generator_0/Test_Data_4[6] 627 91
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 607 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[13] 637 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[15] 467 28
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[11] 768 88
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[3] 457 58
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[5] 441 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1016 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1 425 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 359 90
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[10] 1133 150
set_location Controler_0/Answer_Encoder_0/state_reg[0] 606 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[27] 784 43
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4 298 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 333 43
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKX1[0] 1313 207
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[0] 993 202
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[12] 474 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[28] 348 46
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_7 716 58
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[9] 958 151
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 600 58
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[15] 747 37
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 903 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 954 70
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[5] 619 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 461 21
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[30] 491 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[9] 383 19
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[30] 174 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_14_0_a2[1] 602 57
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[8] 360 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[38] 383 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1135 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 891 100
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[23] 1282 210
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[8] 741 16
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/REN_d1 908 64
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[28] 559 15
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout[0] 903 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 456 49
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[0] 290 22
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[8] 614 91
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[12] 350 21
set_location Controler_0/ADI_SPI_1/addr_counter[2] 831 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m91 353 45
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[9] 733 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPH5D2[21] 412 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[30] 462 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[4] 305 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[9] 897 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19] 427 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 380 52
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[12] 973 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 382 28
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[24] 558 15
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[7] 613 49
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty 894 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[21] 468 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 349 91
set_location Communication_0/Communication_Controler_0/Communication_Vote_Number[1] 557 43
set_location Controler_0/ADI_SPI_0/state_reg[4] 759 31
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[6] 646 16
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[22] 334 7
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[11] 870 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[39] 353 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 430 55
set_location Controler_0/gpio_controler_0/read_data_frame[15] 724 25
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[4] 1769 235
set_location I_1 1152 163
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 606 58
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[8] 165 42
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[2] 165 30
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[3] 1768 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIRPCQ 889 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[24] 440 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[21] 390 19
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[5] 682 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 495 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 391 105
set_location Controler_0/gpio_controler_0/Counter_RF_Input 720 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[39] 374 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[11] 827 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_RNO 833 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 468 16
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[6] 1861 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[5] 172 30
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[0] 608 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_5_0_a2[10] 234 42
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1 385 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_7_0_a2[5] 631 48
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[8] 603 21
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[13] 1020 154
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[22] 1228 174
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[3] 733 88
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse 545 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[10] 251 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[4] 209 28
set_location Controler_0/ADI_SPI_0/busy 755 31
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[28] 467 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 461 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 340 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 409 51
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[18] 340 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[14] 158 33
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0_2[5] 613 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1201 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 525 49
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[0] 611 33
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[1] 950 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[5] 703 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 513 124
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[8] 618 57
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0 393 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m145 463 42
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[3] 939 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 284 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[37] 421 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 709 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[1] 156 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m165 425 45
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[14] 433 33
set_location Controler_0/ADI_SPI_1/tx_data_buffer[0] 788 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[12] 274 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[38] 385 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[15] 735 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[2] 283 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 308 28
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.0.un2_inputs 719 15
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[3] 840 46
set_location Controler_0/gpio_controler_0/Outputs_RNO[8] 745 24
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[12] 736 24
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[3] 949 151
set_location Controler_0/ADI_SPI_1/write_read_buffer 791 31
set_location Controler_0/gpio_controler_0/PULSE_MASK[11] 709 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 547 42
set_location Controler_0/gpio_controler_0/Outputs[15] 711 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[24] 308 25
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[20] 332 7
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[9] 1065 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 893 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1256 139
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[10] 1003 91
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[9] 648 19
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[8] 628 34
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[3] 416 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[2] 464 37
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[1] 311 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[1] 217 43
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_11 713 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 560 51
set_location Controler_0/ADI_SPI_1/tx_data_buffer[4] 780 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 315 46
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[14] 326 7
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 295 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[14] 263 19
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8 1157 163
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[26] 288 51
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[14] 998 160
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty 396 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 228 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[22] 325 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[16] 344 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1145 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 312 90
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[5] 1001 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[36] 271 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m94 344 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 275 28
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[10] 389 36
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_12_0_a2[3] 600 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_pulse 161 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[10] 226 43
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4_0[13] 453 24
set_location Controler_0/Reset_Controler_0/read_data_frame[4] 649 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[4] 761 49
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[38] 1295 159
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[2] 317 25
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 742 336
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_0_a2_24 820 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIB13D2[18] 381 42
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[5] 621 46
set_location Controler_0/Command_Decoder_0/state_reg[7] 569 31
set_location Controler_0/Answer_Encoder_0/state_reg[1] 602 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[3] 852 151
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 404 25
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[9] 962 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 517 46
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[28] 336 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[7] 171 42
set_location Data_Block_0/Test_Generator_0/Test_Data_6[3] 831 70
set_location Data_Block_0/Test_Generator_0/Test_Data_1[4] 733 91
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[12] 1005 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 998 123
set_location Communication_0/Communication_ANW_MUX_0/DEST_1_Fifo_Write_Enable 539 21
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 2116 264
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 404 57
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[30] 331 45
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[3] 745 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[7] 268 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1209 157
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[31] 462 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[5] 329 46
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Other_Detect_RNO 454 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_3 699 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 231 22
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_2 432 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1255 139
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[8] 375 25
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2_i_m2[4] 778 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 481 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[1] 758 43
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[11] 639 28
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[12] 612 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[12] 253 34
set_location Controler_0/Reset_Controler_0/un1_state_reg_1 675 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 951 70
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[16] 615 43
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[1] 709 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[23] 349 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 297 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[27] 454 37
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[1] 777 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 551 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[0] 359 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 339 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m88 338 36
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[14] 711 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[10] 249 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[35] 420 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[10] 242 22
set_location Controler_0/gpio_controler_0/un44_write_signal_0_a2_3_a2 690 21
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[0] 429 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 956 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[21] 368 16
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 598 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[26] 419 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 960 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 355 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1143 157
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 444 52
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2[2] 379 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1112 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[5] 748 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[18] 322 25
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[2] 750 28
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 595 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[9] 812 42
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[8] 331 51
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[9] 707 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[4] 762 48
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[4] 667 22
set_location Data_Block_0/Communication_Builder_0/fsm_timer[3] 975 136
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[23] 552 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[16] 466 28
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[7] 398 112
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[6] 706 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[14] 712 37
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1 611 49
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[14] 712 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[10] 742 42
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_0_a2_16 819 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[16] 437 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[23] 164 37
set_location Controler_0/Command_Decoder_0/state_reg[8] 575 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 445 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[26] 438 45
set_location Controler_0/ADI_SPI_0/counter[7] 763 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m270_e 420 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 612 58
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[15] 424 43
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[2] 629 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 416 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1173 130
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_i_a2[0] 194 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 877 106
set_location Controler_0/ADI_SPI_1/rx_data_buffer[2] 786 25
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/op_ge.un9_generate_byte_enablelto4_0 494 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24] 295 51
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[7] 571 19
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 227 261
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[7] 627 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[6] 368 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 457 15
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[1] 552 22
set_location Controler_0/gpio_controler_0/un4_write_signal_0_a2 688 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[34] 357 21
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[32] 505 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[12] 326 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2R5D2[24] 482 42
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2_i_m2[6] 769 27
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[7] 424 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1129 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 406 61
set_location Controler_0/ADI_SPI_1/addr_counter[13] 842 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 618 58
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[7] 423 27
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[9] 988 145
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10 381 33
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[3] 869 70
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[12] 1371 208
set_location Data_Block_0/Test_Generator_0/Test_Data_3[7] 775 91
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[1] 418 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[31] 358 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 913 159
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[2] 285 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 525 34
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[8] 631 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[39] 268 18
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[0] 373 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_4_i_o2[11] 641 54
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[0] 163 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[3] 241 22
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[14] 711 15
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[8] 849 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNILG241_0 499 36
set_location Controler_0/ADI_SPI_0/rx_data_frame[0] 728 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[10] 461 36
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[36] 519 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[4] 378 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 962 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[17] 267 24
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[9] 373 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1172 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[9] 451 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 622 142
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 405 207
set_location Controler_0/Answer_Encoder_0/periph_data[4] 626 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 873 106
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3[5] 203 36
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[6] 318 7
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[15] 1049 150
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[11] 445 55
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[15] 737 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 857 132
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[15] 453 10
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 557 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 452 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 896 108
set_location Controler_0/ADI_SPI_1/addr_counter[29] 858 28
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[10] 679 22
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[24] 948 139
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[2] 467 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1315 208
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[4] 710 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 409 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 451 106
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[38] 1605 159
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 470 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 228 22
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 453 309
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1480 127
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[25] 420 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[7] 775 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 325 30
set_location Data_Block_0/Communication_Builder_0/event_ram_r_data_status_3 912 144
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[5] 699 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 400 52
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[2] 286 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18] 315 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29] 288 45
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[2] 314 7
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 413 21
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[8] 732 36
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[14] 518 19
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO 315 51
set_location Communication_0/Communication_Controler_0/state_reg_RNO[4] 612 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 248 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[12] 472 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 294 24
set_location Controler_0/ADI_SPI_0/addr_counter[3] 808 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[29] 170 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[39] 399 18
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[13] 682 34
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[23] 1467 261
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[11] 706 25
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[9] 622 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 320 43
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[1] 641 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[13] 319 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[12] 746 42
set_location Data_Block_0/Communication_Builder_0/fsm_timer_lm_0_fast[0] 983 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIQSHP 539 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto8 490 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/update_middle 484 27
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[3] 626 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[22] 422 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 609 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 460 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM5B61[19] 432 42
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8 447 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un3_almostfulli_assertlto3 240 36
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg[0] 323 22
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_0 715 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[6] 169 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/REN_d1_RNIR6101 255 24
set_location Controler_0/gpio_controler_0/state_reg_RNO[2] 644 30
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[11] 370 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[20] 681 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1048 130
set_location Communication_0/Communication_Controler_0/state_reg_ns_i_a2[5] 618 33
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid 897 64
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[12] 608 21
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2_i 651 30
set_location Controler_0/gpio_controler_0/state_reg_RNO[4] 643 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m65 349 36
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2_i_m2[7] 737 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8PC61[21] 414 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 475 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 874 106
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[1] 747 16
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Enable_i_a2_0 1046 159
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[17] 324 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un25_read_signal_0_a2_1_0 706 36
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1 301 48
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[18] 488 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1154 91
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[0] 744 16
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[7] 991 160
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[20] 289 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[22] 457 36
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][0] 627 52
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[13] 753 19
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[2] 283 19
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_fast[7] 192 34
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[18] 1277 126
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[2] 353 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[39] 460 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1010 166
set_location Controler_0/Command_Decoder_0/decode_vector[7] 621 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[37] 429 22
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[13] 755 19
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[5] 469 48
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_a2[0] 417 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 335 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[9] 266 22
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[9] 743 91
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_sn_m2 388 24
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNIFL97[10] 479 54
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[18] 439 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 729 79
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2 361 33
set_location Controler_0/gpio_controler_0/Outputs_RNO[9] 771 24
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[31] 333 24
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[53] 856 210
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING 706 19
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[1] 641 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[21] 732 46
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[9] 566 22
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[5] 630 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[10] 622 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 746 136
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[6] 1007 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[5] 485 31
set_location Controler_0/ADI_SPI_0/addr_counter[18] 823 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[22] 168 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[1] 1202 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1249 139
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_3[0] 491 54
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nOE_o_0_a3 235 30
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[11] 430 27
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_4[3] 720 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[10] 334 28
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[22] 593 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 538 49
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_RNI7INJ 748 30
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[10] 638 91
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[9] 315 18
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[8] 165 43
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[3] 331 19
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[9] 490 54
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][12] 636 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[2] 1017 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1003 124
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 1795 174
set_location Controler_0/Answer_Encoder_0/un1_cd_enable_cmd_i_o2 607 27
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[24] 948 138
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[3] 749 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIQDF61[39] 409 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[36] 455 37
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5 346 6
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[3] 376 46
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_a7_0_2 866 63
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[16] 966 154
set_location Controler_0/gpio_controler_0/Outputs[11] 712 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[30] 397 18
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[4] 171 30
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[28] 340 7
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[13] 224 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[5] 725 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[6] 760 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1190 159
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[11] 763 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[15] 734 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r 228 25
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[4] 349 51
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[13] 519 15
set_location Controler_0/Command_Decoder_0/decode_vector_RNIJO9C[8] 615 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[13] 345 18
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[27] 504 21
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2] 297 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_set 158 43
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[8] 733 118
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[16] 639 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid_RNILOT71 500 36
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[5] 635 82
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[1] 621 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m188 423 45
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 603 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[34] 476 42
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_a3_0_a2[1] 449 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 843 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[10] 232 42
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 891 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[37] 340 28
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[7] 629 43
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[17] 307 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[16] 417 16
set_location Data_Block_0/Communication_Builder_0/fsm_timer[5] 977 136
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[17] 407 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 773 336
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[23] 695 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 458 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[7] 367 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[0] 337 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 751 135
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1210 96
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[17] 458 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[27] 450 37
set_location Controler_0/Answer_Encoder_0/periph_data_9[13] 681 30
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[18] 308 16
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[1] 443 28
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[7] 861 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 357 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 332 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 218 30
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 379 16
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_5[6] 756 21
set_location Controler_0/ADI_SPI_0/data_counter[4] 785 28
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[6] 717 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[11] 462 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r 422 64
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[24] 166 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[1] 398 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m10_1 517 42
set_location Controler_0/Answer_Encoder_0/periph_data[5] 628 27
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[32] 538 21
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[2] 726 19
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[11] 206 9
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[3] 970 135
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[4] 655 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[19] 374 22
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.6.un112_inputs 712 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[34] 358 22
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[50] 1082 189
set_location Data_Block_0/Communication_Builder_0/next_state_2_sqmuxa 978 138
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[5] 487 30
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0_i_a2_0_1 774 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 347 28
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[4] 746 16
set_location Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/pll_inst_0_1 0 376
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[26] 435 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[14] 255 18
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[1] 616 28
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse_d1 545 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI816D2[26] 372 42
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_a3_0 645 54
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[16] 1048 150
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[22] 295 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 487 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[9] 745 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1139 46
set_location Controler_0/Command_Decoder_0/decode_vector_12_1dflt_0 603 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 895 105
set_location Controler_0/gpio_controler_0/PULSE_MASK[4] 776 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 524 34
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 1240 123
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[12] 664 28
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5 506 15
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[4] 683 22
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[23] 527 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[18] 166 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 753 136
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse_d1 492 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1144 88
set_location Communication_0/USB_3_Protocol_0/Synchronizer_0/Chain[1] 344 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[13] 454 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 463 49
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[0] 617 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 540 42
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[13] 763 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 313 36
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[1] 709 24
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[2] 604 28
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[2] 464 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 595 142
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.14.un72_inputs 708 15
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[5] 989 160
set_location Controler_0/Answer_Encoder_0/cmd_ID[1] 597 28
set_location Controler_0/ADI_SPI_0/counter[6] 762 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m105 408 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIRHV82[9] 430 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19] 375 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 509 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 727 79
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[1] 505 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI4E7C1[1] 374 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 499 22
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[4] 868 70
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[30] 331 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 949 70
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[11] 515 19
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4] 338 46
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKY0[0] 1342 201
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 329 34
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[8] 736 21
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1 304 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1120 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[10] 239 25
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 1976 36
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK_1_sqmuxa_0_a2_0_a2 701 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[2] 157 33
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/TRG_Unit_Detect 787 88
set_location Controler_0/gpio_controler_0/PULSE_MASK[13] 772 19
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 1971 288
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[2] 746 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[1] 450 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 426 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1048 117
set_location Controler_0/Command_Decoder_0/state_reg_RNO[5] 564 30
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7 432 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[1] 447 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[27] 454 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[38] 366 15
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[9] 841 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[2] 354 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 304 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[10] 625 106
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_RNO 696 18
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[2] 688 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIOBF61[38] 410 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 315 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 468 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1010 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[21] 468 27
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 397 207
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[2] 782 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[7] 764 43
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[4] 615 28
set_location Data_Block_0/Test_Generator_0/Test_Data_2[1] 845 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 496 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 318 25
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 610 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIG3F61[34] 459 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1 1228 139
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[21] 441 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 962 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m85 462 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 842 136
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[15] 1336 202
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 1632 309
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[18] 465 31
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[25] 431 30
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter_RNO[0] 333 9
set_location Controler_0/Reset_Controler_0/un20_write_signal_0_a2_3_a2 687 18
set_location Controler_0/REGISTERS_0/state_reg[2] 649 28
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg[0] 408 31
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit_0_sqmuxa_0_a3_0_a3 752 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 841 133
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[26] 737 46
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[8] 361 21
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[2] 629 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 984 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 986 70
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[0] 475 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 620 142
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[16] 639 25
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.11.un137_inputs 755 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[8] 339 36
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2[6] 408 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 630 105
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 733 336
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 2013 144
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[1] 380 31
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[0] 343 55
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[3] 1014 150
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[9] 633 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[12] 471 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[3] 486 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 428 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[6] 757 49
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[3] 953 154
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[12] 996 160
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[31] 340 24
set_location Controler_0/ADI_SPI_0/sdio_1 770 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[27] 364 37
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[19] 564 19
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 611 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 502 19
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[19] 170 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 431 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 730 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 498 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 329 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[11] 619 54
set_location Controler_0/ADI_SPI_0/tx_data_buffer[5] 777 28
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns[4] 1042 159
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[14] 616 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 590 142
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[1] 484 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[11] 461 28
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_Z[4] 195 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIUA95[4] 325 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[13] 315 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 502 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 857 136
set_location Communication_0/Communication_CMD_MUX_0/state_reg_RNII657[0] 349 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[5] 792 48
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[11] 984 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1091 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[2] 286 22
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[1] 378 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 408 57
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[3] 752 28
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_1[10] 697 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[22] 424 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 305 31
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[4] 343 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 867 106
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r 873 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[27] 458 31
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_o2_0[6] 779 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 474 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[27] 311 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 895 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 616 144
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 260 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][4] 635 49
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2[10] 700 30
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 891 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 234 21
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 2332 150
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0_a2_0_0[0] 662 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 290 36
set_location Controler_0/Reset_Controler_0/un9_write_signal_0_a2_0_a2_1 693 21
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[4] 622 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 514 49
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[7] 984 144
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 360 16
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2 305 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[2] 1609 169
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[29] 216 9
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 878 309
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[26] 335 16
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[26] 234 15
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 1795 144
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[13] 617 21
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 877 16
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25_2 575 24
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 883 64
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKX0[0] 1312 186
set_location Controler_0/ADI_SPI_0/addr_counter[1] 806 34
set_location Controler_0/Command_Decoder_0/state_reg[6] 573 31
set_location Controler_0/ADI_SPI_0/wr_addr_buffer_RNO[0] 763 27
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 406 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1165 88
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[11] 639 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_o2 492 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1149 157
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_m4[2] 782 87
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 562 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 863 150
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[5] 995 145
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[17] 942 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1_RNIG4BQ 369 54
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[15] 681 34
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[26] 420 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1025 117
set_location Controler_0/ADI_SPI_0/addr_counter[30] 835 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 498 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L_1_sqmuxa_0_a2 708 48
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 608 16
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[7] 1028 103
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_2 714 58
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[10] 447 10
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 318 43
set_location Controler_0/gpio_controler_0/PULSE_MASK[5] 778 25
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 651 61
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[8] 385 33
set_location Data_Block_0/Test_Generator_0/Test_Data_5[11] 848 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1314 171
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[10] 767 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 462 21
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg[1] 445 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 297 34
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[1] 605 37
set_location Controler_0/REGISTERS_0/state_reg_ns_a2_0_1[0] 654 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 618 138
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[3] 573 30
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14 297 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 496 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 509 49
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 604 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1012 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[5] 477 45
set_location Data_Block_0/Test_Generator_0/Test_Data_7[11] 632 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[2] 243 37
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[8] 720 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[31] 313 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 871 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[8] 763 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[18] 679 46
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[23] 233 15
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[13] 1343 202
set_location Controler_0/ADI_SPI_1/rx_data_buffer[1] 785 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2[0] 206 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[25] 340 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 890 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1105 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[7] 472 28
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[1] 749 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 306 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 559 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 229 34
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx 447 58
set_location Communication_0/Communication_ANW_MUX_0/Fifo_Full_u_1 528 21
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[24] 566 19
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[8] 1367 208
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[24] 156 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 530 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[13] 477 37
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[13] 477 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[21] 340 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 950 70
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[3] 337 55
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_0_a2_16 843 30
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[27] 552 16
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[25] 416 192
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[31] 406 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout 501 51
set_location Controler_0/Command_Decoder_0/Not_Decode_Value_RNO_0 608 30
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[15] 748 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[0] 1134 166
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1051 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK7F61[36] 441 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 218 31
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNISIVG[4] 682 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 698 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 389 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22] 338 18
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[0] 710 16
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[11] 692 30
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[2] 745 19
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[1] 762 27
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[5] 316 19
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[9] 619 57
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[19] 691 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 624 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1143 130
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 653 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[14] 321 27
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[7] 645 28
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[14] 718 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 413 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 453 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[11] 463 27
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_0 865 63
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[13] 618 43
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2 977 138
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[15] 621 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIM83S1 527 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1080 43
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[21] 340 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 421 61
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 564 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[11] 1486 127
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[7] 469 54
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[5] 634 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[4] 393 49
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[18] 968 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 523 123
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[12] 962 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1127 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[7] 242 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[12] 436 46
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[0] 471 58
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[24] 335 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[9] 356 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1118 150
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[3] 208 28
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.8.un42_inputs 736 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[29] 407 49
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 879 16
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[1] 994 145
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[3] 607 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 711 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[8] 412 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_19 704 45
set_location Controler_0/Command_Decoder_0/cmd_CDb 511 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1202 160
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[22] 526 19
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[2] 341 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 426 57
set_location Controler_0/ADI_SPI_0/rx_data_frame[7] 719 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m228 352 45
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 790 342
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[17] 613 43
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[4] 690 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[36] 415 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[7] 395 19
set_location Controler_0/ADI_SPI_0/addr_counter[23] 828 34
set_location Controler_0/Answer_Encoder_0/periph_data_9[15] 683 30
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_indicator.fifo_write_9_1 312 21
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[1] 956 151
set_location Controler_0/Command_Decoder_0/un1_decode_vector12_1_o4 593 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1012 123
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[4] 847 91
set_location Controler_0/Command_Decoder_0/cmd_ID[6] 510 22
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[4] 1615 229
set_location Controler_0/Reset_Controler_0/EXT_HMC_Reset_N 659 21
set_location Controler_0/ADI_SPI_1/data_counter[8] 813 25
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[29] 175 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 326 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 591 142
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[1] 742 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[3] 1233 139
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[25] 337 7
set_location Controler_0/gpio_controler_0/PULSE_MASK[12] 773 19
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 863 16
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[55] 605 219
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RE_d1 1010 124
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[3] 202 9
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[11] 955 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[30] 458 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[4] 475 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 623 142
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[0] 604 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[0] 699 46
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_13 717 55
set_location Data_Block_0/Test_Generator_0/Test_Data_7[5] 626 82
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[20] 554 19
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[13] 325 7
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1137 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIQ8EJ[0] 391 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[33] 433 45
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[8] 646 28
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[27] 507 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25] 318 45
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[6] 763 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1124 43
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_4[5] 761 18
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[11] 495 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1118 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 496 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 733 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 537 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][1] 210 43
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[12] 737 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 204 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[32] 276 25
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[5] 740 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIG1D61[25] 432 36
set_location Controler_0/ADI_SPI_1/data_counter[31] 836 25
set_location Controler_0/ADI_SPI_0/data_counter[9] 790 28
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[13] 643 21
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[14] 767 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[35] 366 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1164 88
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[17] 329 7
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_1[15] 727 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RE_d1 488 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[9] 731 43
set_location Controler_0/ADI_SPI_1/rx_data_frame[1] 782 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1012 73
set_location Controler_0/gpio_controler_0/CLEAR_PULSE 705 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[6] 434 46
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[11] 429 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 232 36
set_location Controler_0/ADI_SPI_1/data_counter[29] 834 25
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[1] 562 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[14] 375 46
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[9] 341 48
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[41] 1191 216
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 523 198
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[10] 775 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[7] 474 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 411 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNINO6V 526 42
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[3] 867 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 462 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 414 15
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[8] 448 21
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[0] 954 151
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[18] 1024 144
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[9] 456 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE43D2[19] 395 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_valid 256 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[5] 255 43
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[6] 327 19
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[10] 736 118
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[1] 1181 186
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[12] 792 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[2] 352 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[6] 1295 160
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[17] 736 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1159 150
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 295 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[29] 358 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_2 181 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[12] 401 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 519 123
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 599 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1191 160
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[21] 741 33
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[11] 452 10
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[12] 764 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 378 52
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[15] 672 31
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[18] 553 19
set_location Controler_0/ADI_SPI_0/data_counter[3] 784 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[8] 339 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 614 58
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[3] 689 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[18] 444 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 847 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 959 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30] 315 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[15] 754 42
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.12.un62_inputs 745 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[22] 362 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[25] 477 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[31] 346 24
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 886 64
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[11] 646 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[8] 719 46
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[1] 313 7
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[29] 506 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27] 486 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[2] 1277 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid 404 34
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2_i_m2[4] 761 27
set_location Controler_0/ADI_SPI_0/un1_state_reg_11_i_0_0 768 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[2] 413 15
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[30] 342 7
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[27] 738 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[25] 355 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 2279 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[30] 381 18
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[14] 606 24
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[3] 284 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1013 145
set_location Controler_0/Command_Decoder_0/counter[5] 545 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 428 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 729 133
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[7] 719 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Last_TRG_Detect_Vector[7] 789 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 297 52
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 890 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[18] 378 43
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[1] 575 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[8] 461 30
set_location Controler_0/ADI_SPI_0/data_counter[7] 788 28
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_0_0 771 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[34] 476 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[26] 352 43
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[6] 287 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[25] 686 46
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1 320 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 797 135
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[22] 570 15
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_0 319 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[13] 531 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 521 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][11] 236 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 497 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 523 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[23] 370 49
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[1] 289 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI91QG 614 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 726 132
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 617 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 240 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 424 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1014 144
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_3_i_a2_0_a2 473 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r4_0_a2 163 42
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[17] 638 25
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[0] 635 24
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[5] 509 19
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[14] 680 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 371 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[13] 266 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_11_0_a2[4] 252 42
set_location Controler_0/Command_Decoder_0/counter[4] 544 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1127 43
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[4] 575 21
set_location Data_Block_0/Test_Generator_0/Test_Data_2[4] 841 97
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[27] 231 15
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 1771 69
set_location Controler_0/ADI_SPI_1/sdio_cl_2_i_0_a2_0_0 782 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 404 46
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[24] 390 36
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[14] 931 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 442 106
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[33] 536 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 308 31
set_location Controler_0/ADI_SPI_1/counter[1] 793 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[13] 770 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 367 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 508 49
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 335 207
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[27] 430 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 482 19
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNISINC1 906 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 871 135
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[10] 722 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set_RNO 425 15
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[2] 721 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 307 30
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[6] 424 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[3] 408 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[38] 426 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[4] 724 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[4] 380 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[25] 736 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 912 160
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[26] 356 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[0] 1110 166
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 1432 96
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[1] 631 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 420 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 452 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 239 31
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[5] 848 70
set_location Controler_0/gpio_controler_0/un40_write_signal_0_a2_0_a2 685 21
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_0[4] 414 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m185 461 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 462 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1086 43
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3 328 9
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 288 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1096 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 366 55
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[19] 303 16
set_location Controler_0/ADI_SPI_0/addr_counter[2] 807 34
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[3] 637 82
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[1] 442 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[6] 624 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[8] 265 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[10] 461 37
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2 306 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 317 16
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[12] 157 42
set_location Controler_0/ADI_SPI_0/assert_data_3_0_a2_0_a2 769 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[12] 751 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 474 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNI1K821 524 42
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[1] 640 88
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[17] 1052 150
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk 602 49
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 420 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 803 133
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[9] 565 22
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 1082 267
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_0_a2_19 818 36
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 568 55
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[21] 1005 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 633 141
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 426 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/N_63_i 518 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1122 43
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[6] 626 21
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[6] 657 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 421 100
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[16] 614 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1140 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 404 51
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[12] 356 24
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[1] 720 36
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[19] 1026 154
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 657 61
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.5.un27_inputs 727 15
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[8] 733 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[11] 445 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[4] 469 30
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_3_i_a2_0_a2 361 51
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[23] 345 21
set_location Controler_0/ADI_SPI_1/data_counter[19] 824 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[28] 256 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 324 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI6KOC1[0] 260 42
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[0] 692 21
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 382 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_RNO[2] 740 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 594 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1161 151
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[6] 440 55
set_location Controler_0/gpio_controler_0/read_data_frame[12] 737 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[18] 362 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 406 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/un4_update_dout_0 482 27
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[1] 456 55
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[10] 368 21
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[1] 387 33
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[3] 730 16
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[11] 679 34
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[7] 716 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNI13EC1 346 30
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNIT8O2[0] 477 54
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2[6] 778 21
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 775 315
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 297 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1201 168
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[17] 998 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[1] 714 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 522 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m68 369 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 248 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 325 21
set_location Controler_0/gpio_controler_0/Outputs_RNO[7] 748 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[11] 301 42
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[17] 458 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[38] 367 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[34] 333 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[4] 473 52
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[1] 725 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[26] 339 18
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[14] 637 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1020 142
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_0[1] 1043 159
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[20] 738 33
set_location Controler_0/Command_Decoder_0/counter[18] 558 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_valid 495 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[17] 435 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 428 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 291 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 217 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 745 135
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[3] 635 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[15] 465 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[1] 781 46
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[11] 422 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_6_0_a2[9] 240 42
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[21] 510 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[16] 328 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[3] 753 48
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[11] 991 156
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[10] 749 45
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[6] 631 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[18] 298 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[7] 612 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy_RNO_1[0] 186 30
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[10] 364 48
set_location Data_Block_0/Test_Generator_0/Test_Data_0_1[9] 858 43
set_location Controler_0/ADI_SPI_0/rx_data_buffer[5] 721 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[16] 261 21
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_1[14] 705 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[12] 258 34
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 883 16
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[13] 727 21
set_location Controler_0/Answer_Encoder_0/state_reg[4] 610 28
set_location Controler_0/REGISTERS_0/state_reg_ns_a2_0_a2[4] 650 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[10] 742 43
set_location Controler_0/Command_Decoder_0/state_reg_RNIFGUM[0] 591 30
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_2 596 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[35] 408 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 491 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 449 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un21_read_signal_0_a2_0 702 36
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[5] 684 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1256 138
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1202 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[6] 991 256
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[3] 634 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m194 357 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1106 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[38] 414 37
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[20] 309 24
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[9] 1619 252
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 917 264
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[35] 412 15
set_location Data_Block_0/Communication_Builder_0/fsm_timer[7] 979 136
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[4] 386 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3_RNIFCJJ1[2] 785 87
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[8] 644 82
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[8] 662 18
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[14] 1373 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1038 118
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[6] 779 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 494 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 950 97
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[4] 386 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 378 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/re_set 252 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 915 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 869 135
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[6] 743 49
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[10] 616 54
set_location Controler_0/ADI_SPI_1/rx_data_buffer[3] 780 25
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[0] 628 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISH2D2[13] 470 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 531 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[12] 643 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1146 157
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 330 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 493 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1005 123
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[25] 557 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 922 160
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 594 19
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 380 16
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[3] 475 54
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2K73[0] 364 15
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2[5] 776 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIOEV82[8] 365 42
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[18] 341 24
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2 420 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 469 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 851 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[9] 995 256
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1054 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[30] 406 19
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[11] 650 19
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[51] 1225 183
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 306 31
set_location Controler_0/ADI_SPI_1/state_reg_RNI5B2S[2] 788 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[25] 313 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[28] 428 31
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[15] 516 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI816D2[26] 421 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[7] 700 46
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_c1 499 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 393 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 387 52
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[4] 667 21
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[31] 462 55
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2_i_m2[6] 736 27
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 376 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[13] 254 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[28] 377 37
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[17] 710 25
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[2] 322 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[23] 457 46
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[10] 679 21
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[14] 438 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 379 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[27] 363 37
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[17] 1338 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1144 130
set_location Controler_0/ADI_SPI_1/addr_counter[21] 850 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 625 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[11] 989 256
set_location Controler_0/REGISTERS_0/state_reg_RNO[4] 658 30
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3 505 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 312 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[20] 345 46
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[2] 293 19
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Last_Byte 494 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1 364 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[23] 417 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 469 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 840 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[37] 347 19
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[5] 620 21
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[14] 964 154
set_location Controler_0/Answer_Encoder_0/periph_data_9[14] 677 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[30] 381 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 275 31
set_location Controler_0/ADI_SPI_0/data_counter[2] 783 28
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[20] 591 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[8] 764 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 236 42
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[2] 632 51
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[2] 291 18
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[19] 733 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r4_0_a2 856 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[33] 355 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19] 422 18
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[5] 712 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1053 130
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[6] 330 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 288 28
set_location Controler_0/Reset_Controler_0/read_data_frame_6[0] 625 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[1] 348 16
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[11] 635 21
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[28] 347 45
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Last_Byte 351 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 296 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 358 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto9_i_a2_5 500 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[21] 682 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[2] 157 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 527 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 339 90
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/REN_d1 544 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[7] 770 46
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[25] 568 19
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[2] 603 37
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[19] 636 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[9] 772 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_4 518 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[14] 675 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 344 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 1924 252
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 704 79
set_location Controler_0/Answer_Encoder_0/state_reg[2] 600 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 518 34
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[26] 420 43
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2_i_m2[2] 760 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 707 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[39] 460 42
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[7] 723 16
set_location Controler_0/ADI_SPI_1/counter[5] 797 34
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[0] 440 22
set_location Controler_0/ADI_SPI_1/addr_counter[14] 843 28
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[1] 336 55
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[19] 523 19
set_location Controler_0/Reset_Controler_0/read_data_frame[2] 634 25
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[2] 626 46
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[0] 705 33
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[11] 323 7
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4_0[13] 325 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1204 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[21] 446 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[3] 486 31
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter[4] 355 55
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2_0[9] 772 24
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[7] 702 34
set_location Controler_0/Answer_Encoder_0/periph_data_sn_m5_0_RNI1KQD 588 27
set_location Controler_0/ADI_SPI_0/state_reg[3] 775 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 455 309
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[39] 589 16
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[8] 666 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_8_0_a2[7] 246 42
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_i 775 30
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[32] 698 174
set_location Controler_0/gpio_controler_0/Outputs_8[3] 699 21
set_location Controler_0/ADI_SPI_0/state_reg_RNIGMLH[4] 741 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 374 52
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO[7] 376 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 431 99
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[7] 478 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[31] 422 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1009 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 503 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[10] 458 45
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[42] 1209 189
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[39] 341 43
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_RNO[0] 1006 150
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[10] 635 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[4] 267 18
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_1 982 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[7] 362 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[18] 809 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[15] 265 25
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[3] 507 19
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[28] 532 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26] 289 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[35] 366 46
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[25] 937 136
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[12] 690 30
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[19] 327 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 494 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 241 21
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[3] 494 48
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[6] 1365 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 469 22
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[31] 330 16
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[12] 638 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 406 46
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[0] 968 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 455 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[7] 248 37
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_fast_RNO[7] 192 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[5] 750 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m88 408 36
set_location Controler_0/Reset_Controler_0/read_data_frame[1] 653 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 602 142
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit 610 49
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[22] 734 31
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[12] 732 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 836 136
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 1940 42
set_location Data_Block_0/Communication_Builder_0/wait_next_state[10] 974 139
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 491 25
set_location Controler_0/gpio_controler_0/Counter_PULSE[22] 695 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 270 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[18] 810 48
set_location Controler_0/gpio_controler_0/Outputs[5] 774 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m12 516 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 415 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 839 136
set_location Controler_0/Reset_Controler_0/un4_write_signal_0_a2_4_a2_1 700 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 841 136
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[10] 1141 150
set_location Data_Block_0/Communication_Builder_0/state_reg[6] 961 142
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[19] 636 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 206 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][4] 263 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[5] 246 37
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[2] 461 57
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[7] 643 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 796 133
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[11] 994 43
set_location Controler_0/Reset_Controler_0/state_reg[5] 646 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[35] 314 28
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[16] 688 25
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[5] 317 7
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 551 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[4] 756 49
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[15] 647 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/re_set 502 28
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 867 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[6] 388 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[27] 424 37
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 602 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[22] 432 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 296 31
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[18] 661 139
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 510 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[7] 637 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[8] 702 46
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[8] 689 34
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[15] 748 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[28] 347 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 486 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK7F61[36] 337 42
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[9] 765 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3HD32 501 27
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[7] 613 48
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_6[0] 369 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 231 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 534 49
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[13] 737 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICM7C1[5] 345 42
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[4] 984 156
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[12] 732 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 489 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 420 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 914 160
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 264 27
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[7] 679 25
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[23] 1227 174
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/emptyilto13_3_5 595 54
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[11] 740 37
set_location Data_Block_0/Test_Generator_0/Test_Data_4[9] 630 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[0] 229 33
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[8] 316 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 283 21
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[3] 634 21
set_location Data_Block_0/Test_Generator_0/Test_Data_7[3] 624 82
set_location Data_Block_0/Test_Generator_0/Test_Data_1[9] 738 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 295 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 409 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[12] 358 37
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[6] 718 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[9] 766 43
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[7] 1021 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 533 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 299 37
set_location I_1/U0_RGB1 577 66
set_location Controler_0/Command_Decoder_0/counter[10] 550 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 299 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIMN0L2 424 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[13] 231 37
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[14] 324 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 348 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 326 91
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[4] 866 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 750 136
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[9] 620 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 720 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[24] 366 19
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[8] 659 25
set_location Controler_0/gpio_controler_0/un13_set_pulse_cry_31_RNI42UO 706 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 482 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE1F61[33] 398 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 313 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1201 160
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 298 34
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_11_0_a2[4] 633 48
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[0] 320 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 41 261
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[4] 685 30
set_location Communication_0/Communication_Controler_0/communication_vote_vector6 555 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[15] 384 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[32] 367 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIO1LF 366 54
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[14] 654 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[24] 422 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r 195 37
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 432 363
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[38] 523 25
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[30] 491 51
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[26] 567 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[14] 255 19
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[5] 756 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19] 350 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 479 16
set_location Clock_Reset_0/Synchronizer_0/Chain[0] 716 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[7] 402 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1165 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[36] 348 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 495 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 422 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1084 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIGVA61[16] 367 42
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[24] 478 52
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[9] 642 82
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 1963 54
set_location I_1_CLK_GATING_AND2 713 54
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[13] 678 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1148 156
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[0] 718 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[4] 396 18
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[16] 560 18
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_3_0[6] 619 30
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[9] 850 103
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[7] 300 19
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2_i_m2[3] 759 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 374 28
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[15] 655 16
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[9] 721 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2FUB1[0] 468 24
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[7] 734 118
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[13] 620 52
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[0] 282 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[0] 339 22
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_14 708 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[3] 723 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 410 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 371 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 958 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 527 51
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[23] 569 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 449 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 492 9
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[12] 724 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 247 24
set_location Communication_0/Communication_Controler_0/state_reg[5] 613 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[8] 224 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 451 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 553 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 342 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m265_e 530 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[37] 259 18
set_location Communication_0/Communication_Switch_0/DataFifo_RD_u 554 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[10] 1207 97
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[0] 634 27
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[5] 727 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[16] 299 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 894 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[9] 214 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[4] 762 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 407 61
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 887 64
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[5] 555 16
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[5] 987 144
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 257 30
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_RNO[0] 972 153
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[27] 328 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[16] 372 46
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[1] 750 16
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3 300 18
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[19] 1382 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[22] 168 43
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 878 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[6] 361 24
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.N_106_i 793 24
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[6] 645 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[5] 210 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m134 420 45
set_location Controler_0/gpio_controler_0/Outputs[0] 700 22
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[14] 947 150
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 431 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 490 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[11] 238 43
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[12] 672 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[14] 465 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 216 24
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 1238 315
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[7] 645 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[14] 480 48
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[23] 368 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 355 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31] 453 51
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[10] 1113 301
set_location Data_Block_0/Communication_Builder_0/next_state_0_sqmuxa 985 141
set_location Controler_0/ADI_SPI_1/addr_counter[25] 854 28
set_location Communication_0/Communication_ANW_MUX_0/DEST_2_Fifo_Write_Enable 534 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 463 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4_RNO[12] 736 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 248 25
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[8] 1308 171
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[24] 156 34
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[4] 708 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1201 169
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_0 589 30
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[2] 1805 168
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 1422 36
set_location Controler_0/ADI_SPI_1/data_counter[20] 825 25
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 347 315
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[7] 618 19
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[30] 712 25
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_5_RNO[6] 767 21
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO[3] 316 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 325 34
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 634 58
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[3] 560 22
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[26] 573 19
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[8] 1422 99
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_1[10] 721 24
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[20] 469 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 490 22
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[8] 392 33
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[9] 970 145
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNIBL361[2] 448 57
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2_4_a2_1_RNIBB2N 705 18
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 1770 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 480 21
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[1] 633 46
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[17] 558 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 867 136
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[11] 1117 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 976 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[12] 662 61
set_location Controler_0/ADI_SPI_0/tx_data_buffer[7] 772 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 415 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 1765 150
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[21] 559 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 827 135
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[2] 752 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 948 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[9] 460 28
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[10] 367 48
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[28] 181 9
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 728 133
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_13_0_a2[2] 607 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[5] 703 45
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[9] 634 61
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[2] 613 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1111 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 293 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 529 33
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[12] 573 55
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_2_0_m3_RNI5ET91 605 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 865 106
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 1561 279
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1009 144
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[12] 334 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1131 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2O2D2[15] 396 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[4] 341 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[31] 443 31
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[24] 324 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1_RNINAKE 897 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[32] 350 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[4] 245 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 391 52
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[9] 733 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[15] 389 49
set_location Controler_0/Reset_Controler_0/state_reg[4] 636 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[17] 158 31
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[2] 477 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 349 19
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[0] 988 150
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[5] 332 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[13] 359 37
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[4] 574 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[31] 422 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6_0[3] 754 48
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[7] 742 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[6] 330 42
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[4] 865 70
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[2] 751 18
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[38] 523 24
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[7] 336 51
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_n2 353 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 289 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 450 34
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[22] 1234 174
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 606 57
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[19] 324 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 330 37
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[5] 717 28
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[0] 482 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 331 43
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_0_a2_14 838 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 293 37
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[34] 524 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 454 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 387 106
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[15] 633 21
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[13] 733 31
set_location Controler_0/ADI_SPI_0/addr_counter[24] 829 34
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[0] 805 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 342 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 193 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 313 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 375 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 229 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 94 207
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un17_read_signal_0_a2 739 42
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout[1] 902 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 269 43
set_location Controler_0/ADI_SPI_0/tx_data_buffer[6] 769 28
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18 311 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[35] 440 49
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[12] 313 52
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 442 25
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15 710 55
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[3] 284 16
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0 603 45
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[15] 363 27
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[9] 649 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1107 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 296 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[11] 661 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 629 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17] 344 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[10] 1045 187
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1 579 367
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 488 15
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[23] 430 42
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[10] 229 85
set_location Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/pll_inst_0_DELAY 7 376
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 549 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 333 34
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB1 586 259
set_location Controler_0/Command_Decoder_0/Not_Decode_Value_RNO_1 602 30
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[4] 633 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1201 157
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 462 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_valid_RNI0QDA1 262 24
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 886 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[11] 572 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 639 150
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0dflt 571 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 477 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 301 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 481 22
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[12] 448 25
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_4[7] 726 21
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 402 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[28] 364 45
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKX1[0] 1611 168
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 884 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 489 25
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[10] 640 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 335 34
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1 586 313
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 410 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[20] 500 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[1] 235 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 521 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1003 70
set_location Controler_0/gpio_controler_0/Outputs[10] 701 31
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[2] 726 37
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set 394 25
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[15] 996 153
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[11] 571 21
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7 300 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[8] 1198 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1009 165
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter[4] 498 55
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[9] 736 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1162 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 294 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[34] 344 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[5] 748 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[22] 303 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RE_d1 258 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[14] 401 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[5] 641 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un15_read_signal_0_a2 743 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIHED11 401 33
set_location Controler_0/SPI_LMX_0/spi_master_0/state[1] 749 34
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[0] 377 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 475 46
set_location Controler_0/Command_Decoder_0/decode_vector_RNIGL9C[5] 623 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1142 88
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[6] 618 91
set_location Controler_0/gpio_controler_0/Outputs[1] 770 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1121 43
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[7] 289 16
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi 890 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 857 150
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[21] 440 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m3 532 42
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[31] 363 49
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1 576 366
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII4CE1[0] 597 15
set_location Controler_0/Answer_Encoder_0/periph_data_0[1] 708 33
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 1418 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[29] 388 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1_RNIA64H 628 150
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[3] 325 48
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[1] 735 21
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[4] 770 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 398 19
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[13] 762 19
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13 327 9
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 325 22
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[3] 315 7
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[39] 353 15
set_location Controler_0/ADI_SPI_1/data_counter[10] 815 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 242 28
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[8] 332 51
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[19] 733 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 523 46
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 889 60
set_location Data_Block_0/Test_Generator_0/Test_Data_7[9] 630 82
set_location Data_Block_0/Test_Generator_0/Test_Data_1[3] 732 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[30] 741 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 185 37
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[3] 394 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 254 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIO1LF 492 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1254 138
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNIT8O2[0] 358 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1151 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 523 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1132 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 410 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[34] 404 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[11] 227 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[24] 324 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[18] 337 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy_RNO[0] 169 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 312 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 211 37
set_location Controler_0/Answer_Encoder_0/state_reg_RNI5E7S[0] 603 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[14] 253 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[13] 290 25
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[13] 938 151
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[8] 636 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[14] 758 48
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[35] 533 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 801 133
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[17] 801 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 409 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 522 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[16] 301 25
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[5] 468 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 858 136
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_9 713 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 452 19
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2 652 30
set_location Controler_0/Reset_Controler_0/read_data_frame[12] 656 22
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_0_a2_24 842 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 883 105
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 1671 234
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[9] 1764 174
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[0] 474 57
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[3] 503 55
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[4] 951 144
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 495 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[8] 306 42
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[4] 840 91
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 590 21
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[3] 647 82
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[4] 629 61
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[2] 632 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 482 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[13] 493 43
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[20] 230 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 414 55
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[13] 471 48
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[37] 518 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r4_0_a2 498 27
set_location Controler_0/gpio_controler_0/PULSE_MASK[3] 696 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 446 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[37] 337 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 405 36
set_location Controler_0/Command_Decoder_0/decode_vector[4] 616 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[3] 332 42
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[18] 156 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 294 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 417 52
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_RNO 706 18
set_location Controler_0/Answer_Encoder_0/periph_data_1[4] 730 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[12] 343 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1052 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[33] 372 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 800 133
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0[0] 664 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[11] 773 46
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[6] 956 154
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[38] 415 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/re_pulse_d1 480 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 190 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[19] 163 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[10] 777 45
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[12] 302 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 404 21
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg[1] 310 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1015 118
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[43] 1432 150
set_location Controler_0/ADI_SPI_1/addr_counter[19] 848 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][12] 257 34
set_location Data_Block_0/Test_Generator_0/Test_Data_6[6] 834 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[7] 770 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 398 57
set_location Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_1 564 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[36] 387 22
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[2] 482 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 480 46
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4 450 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 550 43
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state[1] 607 43
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[4] 315 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 634 151
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto15_0 509 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[13] 290 24
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[26] 159 36
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[12] 776 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 391 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[9] 357 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 231 28
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[6] 627 19
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[14] 756 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[39] 404 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[28] 298 46
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_10 712 58
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[14] 738 19
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 222 255
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 326 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 331 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 552 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 963 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1011 118
set_location Controler_0/ADI_SPI_1/rx_data_frame[2] 783 25
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[6] 1484 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[2] 467 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1146 156
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[23] 463 31
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[20] 985 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1003 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[9] 453 36
set_location Controler_0/Reset_Controler_0/state_reg[3] 637 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[2] 818 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1232 138
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 890 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 412 58
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_7_0_a2[5] 630 57
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[4] 277 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 423 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 463 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset_0_sqmuxa 726 42
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[7] 384 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII5F61[35] 410 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[8] 211 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 284 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[12] 349 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[2] 713 46
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][5] 633 49
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 374 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[8] 707 46
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[23] 739 34
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[16] 339 24
set_location Controler_0/gpio_controler_0/Counter_PULSE[2] 675 28
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[11] 626 42
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2[3] 342 54
set_location Controler_0/ADI_SPI_0/data_counter[1] 782 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[27] 348 25
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 881 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[35] 282 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 964 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 503 15
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[39] 1381 210
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 400 61
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[31] 421 30
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[21] 390 18
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[29] 404 42
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[28] 457 51
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i 322 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[27] 458 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1105 25
set_location Controler_0/SPI_LMX_0/spi_master_0/busy_5_0_0_m2_0_a2 752 33
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[2] 746 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNI70JS[9] 805 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[5] 243 22
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[4] 1026 144
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 319 31
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[11] 987 43
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[1] 758 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 236 22
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[18] 1025 154
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[19] 439 46
set_location Controler_0/Command_Decoder_0/Not_Decode_Value 606 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[21] 295 45
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[13] 644 24
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[16] 472 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 528 46
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[19] 619 37
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[31] 366 48
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_8 711 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 638 150
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 345 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[10] 1209 190
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 605 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[32] 358 43
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[2] 951 139
set_location Controler_0/gpio_controler_0/un1_write_signal_4_0_a2 706 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[1] 815 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[13] 744 42
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_0_a2_18 817 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/re_set_RNO 494 27
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[5] 636 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 495 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 1416 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1014 165
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[23] 252 22
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[10] 935 151
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[7] 623 21
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 1457 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1206 169
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[5] 633 82
set_location Controler_0/Reset_Controler_0/read_data_frame[11] 626 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1031 142
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 236 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 289 46
set_location Controler_0/gpio_controler_0/Counter_PULSE[12] 685 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[36] 428 16
set_location Controler_0/ADI_SPI_1/state_reg_RNI29DG[1] 801 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 397 37
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNICGTD1 544 18
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[14] 641 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1010 145
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[10] 625 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 446 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[11] 611 52
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Reset_N_0_a2 973 141
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_EXT 670 28
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[9] 622 18
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[2] 1376 126
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_a4[1] 308 18
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[6] 500 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[15] 265 24
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_17 793 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1107 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1139 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 239 37
set_location Controler_0/Answer_Encoder_0/state_reg_RNI7G7S[0] 608 27
set_location Controler_0/ADI_SPI_0/data_counter[6] 787 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1025 142
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[1] 602 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[1] 205 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid 500 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 486 34
set_location Controler_0/ADI_SPI_0/counter_3[4] 757 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1173 129
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[10] 644 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[23] 684 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 326 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 256 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[4] 469 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 955 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1019 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 554 52
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[31] 568 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[8] 1484 127
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[13] 629 19
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[22] 572 19
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[1] 631 46
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[4] 738 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPE2D2[12] 443 42
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[7] 957 154
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[5] 518 15
set_location Data_Block_0/Test_Generator_0/Test_Data_0_1[4] 853 43
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[5] 849 103
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[15] 426 27
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2_i_m2[5] 757 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 479 22
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[5] 647 21
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 429 24
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[16] 941 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1085 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[21] 341 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 339 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 866 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[11] 771 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[34] 350 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[29] 342 46
set_location Controler_0/Answer_Encoder_0/state_reg_ns[2] 600 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[19] 374 21
set_location I_2 1154 162
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 246 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_0 197 42
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[26] 565 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1136 42
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[10] 641 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 475 19
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[20] 985 201
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 220 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIVBR51 888 105
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[11] 754 21
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[2] 375 31
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[0] 609 24
set_location Controler_0/gpio_controler_0/Outputs[2] 765 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 622 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[31] 453 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[35] 319 27
set_location Controler_0/gpio_controler_0/Inputs_Last[13] 750 19
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[4] 739 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][8] 261 43
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[15] 519 19
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[28] 161 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[29] 335 25
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2[3] 373 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[5] 666 46
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[16] 301 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1 898 106
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[5] 966 145
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[3] 466 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1_RNIPM6E 1010 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1019 166
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[14] 496 48
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[0] 299 19
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 1424 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[16] 443 34
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_0_0 799 24
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10 292 21
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r9 588 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1166 88
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0_i_a2_0_1 795 24
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 866 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 494 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1046 130
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[12] 446 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIEI291 526 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[11] 252 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 265 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[24] 296 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1123 150
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[13] 793 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1 1161 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[15] 733 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[33] 273 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1477 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[2] 1082 190
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_8 238 36
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[3] 345 51
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 885 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIP8GL1 411 18
set_location Data_Block_0/Test_Generator_0/Test_Data_1[5] 734 91
set_location Controler_0/gpio_controler_0/Outputs[6] 772 22
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[12] 351 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[4] 716 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[23] 343 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 628 105
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[36] 595 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 405 18
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[2] 987 153
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 570 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[12] 432 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 318 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 632 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3] 451 46
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[12] 766 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[16] 378 45
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[5] 721 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 214 37
set_location Communication_0/USB_3_Protocol_0/Synchronizer_0/Chain[0] 346 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 659 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIEQ85[0] 474 9
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[12] 741 28
set_location Controler_0/ADI_SPI_0/rx_data_buffer[7] 720 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[2] 645 151
set_location Data_Block_0/Communication_Builder_0/state_reg[8] 967 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI7SIN 1133 42
set_location Controler_0/ADI_SPI_1/addr_counter[28] 857 28
set_location Communication_0/Communication_Controler_0/state_reg[0] 618 34
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[2] 477 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 313 28
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_1_sqmuxa_1_i 678 18
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[2] 606 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1140 157
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 297 28
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[20] 324 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/fifo_valid 255 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 797 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[25] 328 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set 461 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 266 21
set_location Controler_0/Reset_Controler_0/SET_PULSE_INT_1_sqmuxa_i 673 18
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[7] 361 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[27] 337 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 412 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 418 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 536 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[29] 399 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[23] 252 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1081 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set 863 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[33] 386 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[17] 468 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 450 19
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer_Valid 194 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI0MU82[0] 405 42
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[17] 337 48
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[7] 387 21
set_location Controler_0/Command_Decoder_0/counter[11] 551 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 273 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 267 43
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[8] 611 22
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[10] 674 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m71 351 45
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[20] 1004 160
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[37] 516 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 290 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1124 87
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[0] 434 55
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[1] 962 145
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/emptyilto13 598 54
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_0_sqmuxa_i_0_o3 602 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[0] 1209 193
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14] 320 42
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 609 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 375 52
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_5_i_o2[1] 603 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 348 49
set_location Data_Block_0/Test_Generator_0/Test_Data_4[4] 625 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 545 52
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[10] 701 91
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 620 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[8] 426 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 443 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 493 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 413 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 923 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[1] 1235 139
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 289 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[14] 827 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[29] 430 22
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_state_reg_5_0_a3 198 33
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[8] 633 61
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_RNO[0] 983 159
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1136 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22] 421 18
set_location Data_Block_0/Communication_Builder_0/next_state_1[12] 991 141
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[0] 1027 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK5D61[27] 380 36
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[5] 344 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[5] 221 33
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[11] 612 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 470 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIMB2D2[11] 372 36
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[16] 1116 172
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 482 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[38] 415 18
set_location Controler_0/ADI_SPI_0/rx_data_buffer[6] 729 34
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[2] 654 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set_RNO 1037 141
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock 447 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1100 25
set_location Controler_0/gpio_controler_0/Outputs[8] 745 25
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[8] 660 28
set_location I_2_CLK_GATING_AND2 94 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[31] 319 24
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[23] 460 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1140 156
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[20] 350 45
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 864 16
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[20] 991 201
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3] 370 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 749 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 843 136
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[8] 621 49
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 147 144
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[3] 408 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[30] 361 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][6] 634 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r 536 43
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[3] 607 34
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[10] 486 52
set_location Controler_0/ADI_SPI_1/data_counter[24] 829 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 221 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[27] 272 19
set_location Controler_0/gpio_controler_0/PULSE_MASK[15] 717 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[12] 637 61
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[0] 808 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[21] 394 34
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[6] 615 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[11] 230 37
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[2] 608 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 630 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[5] 255 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1098 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 229 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[30] 265 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 297 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 494 22
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[12] 486 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[26] 333 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[17] 801 46
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[18] 690 25
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[11] 1332 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 806 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[12] 356 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1203 157
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 965 69
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[56] 986 180
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[0] 427 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 515 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[0] 199 36
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_RNO[7] 203 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[2] 717 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 960 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 332 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1006 73
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[6] 743 37
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[22] 326 46
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[0] 972 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 752 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 308 34
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[4] 645 91
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[5] 691 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22] 423 18
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0[9] 1051 159
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[2] 234 33
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKX0[0] 1311 186
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 327 43
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[10] 637 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/N_63_i 431 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m74 349 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 868 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1055 130
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last_RNIOBA6 721 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[25] 431 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI5R2D2[16] 436 42
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_4[11] 740 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[34] 467 43
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3_fast[1] 199 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[33] 273 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[11] 157 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[14] 441 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[26] 292 52
set_location Controler_0/gpio_controler_0/PULSE_MASK[8] 752 25
set_location Data_Block_0/Test_Generator_0/Test_Data_7[6] 627 82
set_location Data_Block_0/Test_Generator_0/Test_Data_4[3] 624 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 240 31
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[5] 731 37
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]_CLK_GATING_AND2 709 54
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[13] 391 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 463 52
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2_i_m2[7] 781 33
set_location Controler_0/Answer_Encoder_0/periph_data_6[3] 721 33
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[22] 570 16
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_0_i 778 30
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[6] 290 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 611 141
set_location Controler_0/ADI_SPI_0/sdio_cl 761 31
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3 335 9
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 286 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_4[0] 757 45
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[15] 360 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[36] 387 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[32] 408 46
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/TRG_Unit_Detect 747 88
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[1] 658 21
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[14] 1053 150
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[0] 631 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 347 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[17] 346 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1196 159
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 418 58
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[35] 527 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[19] 321 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 271 27
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[10] 1057 175
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[0] 376 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1011 145
set_location Data_Block_0/Test_Generator_0/Test_Data_3[11] 779 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 997 123
set_location Data_Block_0/Test_Generator_0/Test_Data_5[8] 845 43
set_location Data_Block_0/Test_Generator_0/Test_Data_1[7] 736 91
set_location Controler_0/Command_Decoder_0/decode_vector[6] 612 31
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[22] 734 33
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[1] 653 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[6] 993 256
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 855 150
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[7] 618 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 384 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[39] 473 43
set_location Data_Block_0/Communication_Builder_0/next_state[9] 1053 159
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RE_d1 540 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 732 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 723 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1104 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 698 79
set_location Controler_0/Answer_Encoder_0/state_reg[3] 609 28
set_location Data_Block_0/Communication_Builder_0/state_reg[11] 989 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[10] 802 49
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[9] 846 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[2] 228 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 318 46
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[31] 568 15
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[13] 744 19
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_17 816 27
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[25] 557 15
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[7] 1366 208
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_12 715 55
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[11] 620 55
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[18] 740 34
set_location Communication_0/Communication_Controler_0/read_data_frame_4_iv[0] 603 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 308 30
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[2] 485 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/update_dout 490 27
set_location Controler_0/ADI_SPI_1/rx_data_buffer[0] 784 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 383 52
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[6] 453 27
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[0] 413 28
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_1[6] 768 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[12] 802 45
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[21] 612 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[34] 349 24
set_location Data_Block_0/FIFOs_Reader_0/state_reg[2] 1166 172
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[7] 1010 150
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[23] 569 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2FUB1[0] 324 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out_RNIQP0R 798 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[10] 178 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1204 160
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[9] 643 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 186 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1149 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[2] 798 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1203 96
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[1] 467 58
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[28] 428 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 401 46
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 868 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[38] 299 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 513 49
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[1] 848 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 296 30
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[3] 277 19
set_location Controler_0/ADI_SPI_1/rx_data_buffer[4] 725 31
set_location Controler_0/ADI_SPI_1/data_counter[27] 832 25
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[8] 616 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 399 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1167 88
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_4[8] 738 21
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[4] 628 46
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[20] 621 37
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[8] 734 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv[0] 719 48
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[6] 717 16
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[12] 1021 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[22] 465 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 421 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICRA61[14] 377 42
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[22] 567 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1147 157
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[30] 462 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1105 42
set_location Data_Block_0/Communication_Builder_0/wait_next_state[13] 984 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[28] 492 42
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto15_0 325 9
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[12] 642 34
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[9] 1012 150
set_location Controler_0/Reset_Controler_0/read_data_frame_6[12] 656 21
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_ADDR_Is_Free 912 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 596 142
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[14] 1005 153
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[3] 494 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 408 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[0] 475 37
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[5] 518 16
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNISIVG_0[4] 597 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 846 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 830 136
set_location Controler_0/ADI_SPI_1/data_counter[26] 831 25
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[20] 620 36
set_location Communication_0/Communication_ANW_MUX_0/state_reg_RNO[0] 540 18
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 221 255
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[30] 958 138
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[1] 476 58
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2[11] 719 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1014 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[12] 763 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 306 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 793 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[28] 471 31
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[0] 730 37
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[7] 765 91
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[9] 1612 252
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[16] 162 31
set_location Controler_0/ADI_SPI_0/counter[8] 764 34
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[25] 358 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[12] 280 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 862 136
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[30] 594 16
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 865 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m252 434 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1122 88
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[19] 969 154
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[13] 1001 129
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[13] 744 43
set_location Controler_0/gpio_controler_0/Counter_PULSE[1] 674 28
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[5] 847 103
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNITRS11[13] 812 48
set_location Controler_0/ADI_SPI_0/addr_counter[13] 818 34
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[19] 327 48
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[4] 644 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[3] 819 43
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_6 705 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 292 34
set_location Controler_0/ADI_SPI_1/data_counter[14] 819 25
set_location Controler_0/gpio_controler_0/PULSE_MASK[14] 702 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 362 54
set_location Data_Block_0/Test_Generator_0/Test_Data_2[5] 842 97
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[0] 1076 216
set_location Data_Block_0/Communication_Builder_0/wait_next_state[7] 968 142
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[29] 474 34
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[25] 465 54
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[11] 452 24
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[8] 146 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[29] 422 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 750 135
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[6] 688 34
set_location Data_Block_0/Communication_Builder_0/state_reg[5] 960 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 999 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 408 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[11] 809 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[36] 265 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[6] 435 46
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[23] 563 19
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[0] 456 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 407 52
set_location Controler_0/Answer_Encoder_0/periph_data[10] 637 27
set_location Controler_0/gpio_controler_0/Counter_PULSE[9] 682 28
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2 447 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[6] 287 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 542 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 192 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 182 37
set_location Controler_0/gpio_controler_0/PULSE_MASK[6] 770 22
set_location Controler_0/gpio_controler_0/Outputs[3] 699 22
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[10] 1011 150
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[6] 630 43
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[10] 847 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[15] 305 25
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[1] 951 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[24] 409 18
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[5] 657 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 409 24
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter[1] 354 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[29] 260 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[14] 317 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[19] 425 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[32] 429 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17] 409 21
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[7] 940 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[17] 343 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1054 117
set_location Data_Block_0/FIFOs_Reader_0/state_reg[6] 1037 160
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[22] 489 52
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a2[3] 444 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8NA61[12] 390 42
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_0_sqmuxa_0_a4 296 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1013 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 456 21
set_location Controler_0/Command_Decoder_0/decode_vector[1] 622 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[0] 160 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1137 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[3] 331 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 398 51
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 377 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[32] 264 24
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER_RNO 702 18
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_0[6] 770 21
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[5] 280 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 531 16
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[25] 336 49
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 597 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[2] 736 48
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[5] 630 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[33] 391 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[3] 244 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 498 9
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 413 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 899 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1174 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 188 37
set_location Controler_0/ADI_SPI_0/data_counter[30] 811 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/re_set 476 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 219 19
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[4] 295 19
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[9] 701 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[2] 736 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[31] 281 22
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[4] 954 154
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 1098 282
set_location Data_Block_0/Test_Generator_0/Test_Data_5[7] 844 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[11] 326 49
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 607 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[17] 456 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1147 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[1] 1204 190
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[34] 379 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1094 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1134 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[23] 414 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 916 160
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 418 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 485 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[0] 438 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 630 145
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 624 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 238 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 233 34
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[5] 351 21
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[10] 433 42
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_5_0_a2[10] 640 54
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[13] 652 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[3] 255 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[6] 480 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI5U5D2[25] 368 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[20] 459 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[23] 437 31
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[10] 569 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[11] 252 34
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[4] 626 28
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[9] 687 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1 333 49
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[17] 735 34
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[2] 986 160
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_INT_sclk_u 754 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 384 16
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[7] 441 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 459 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 271 43
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[2] 630 15
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[2] 783 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[24] 735 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30] 486 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[3] 161 34
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[4] 676 21
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY5 316 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1210 157
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[9] 632 43
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 2082 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 893 108
set_location Controler_0/ADI_SPI_1/data_counter[17] 822 25
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[14] 160 36
set_location Communication_0/UART_Protocol_1/INV_0 470 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 320 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 419 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 411 22
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2[15] 713 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1110 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 392 106
set_location Data_Block_0/Test_Generator_0/Test_Data_6[10] 838 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 613 142
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[10] 1075 262
set_location Controler_0/Reset_Controler_0/read_data_frame[10] 654 22
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[8] 300 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[2] 602 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1052 117
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[7] 725 21
set_location Controler_0/Reset_Controler_0/un1_state_reg_1_1 681 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 235 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[27] 380 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[33] 279 22
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[7] 396 112
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[36] 523 16
set_location Data_Block_0/Communication_Builder_0/fsm_timer[0] 983 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 879 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIJ82D2[10] 433 36
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_5_i_m3[0] 609 42
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[0] 601 37
set_location Controler_0/ADI_SPI_0/counter_3[0] 756 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[25] 325 27
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[4] 864 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIU8341 337 30
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[0] 504 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[29] 476 34
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[7] 361 48
set_location Controler_0/ADI_SPI_1/data_counter[16] 821 25
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[3] 729 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[32] 369 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[6] 258 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[23] 780 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 416 19
set_location Communication_0/Communication_ANW_MUX_0/Communication_vote_vector[1] 531 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[32] 330 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1109 24
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[26] 567 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 209 37
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[0] 632 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 549 10
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 963 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 266 28
set_location Controler_0/Answer_Encoder_0/periph_data_1[2] 730 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 326 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1103 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1099 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 496 10
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][5] 252 43
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 1714 126
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[12] 651 19
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY 316 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 426 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 919 159
set_location Data_Block_0/Communication_Builder_0/state_reg[9] 1036 160
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_14_0_a2[1] 624 51
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[3] 799 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 794 133
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_s1_0_a4 303 21
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[11] 651 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[4] 264 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1233 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIB46D2[27] 425 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 411 58
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[15] 676 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[29] 415 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 293 33
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[2] 623 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 466 16
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set_RNO 908 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[9] 373 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 294 52
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 596 25
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[28] 161 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set 365 55
set_location Controler_0/Command_Decoder_0/state_reg_RNO[4] 568 30
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[32] 505 21
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 2170 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 235 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 289 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[7] 401 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 748 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 422 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[2] 718 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 469 16
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[5] 1031 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[13] 808 48
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[4] 637 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK5D61[27] 424 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 302 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][13] 262 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE43D2[19] 408 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 731 133
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.afull_r 646 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 525 46
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable37 766 33
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[2] 752 16
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[6] 941 154
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[1] 322 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][13] 642 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 526 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 249 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m125 384 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[20] 312 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKX1[0] 1618 168
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1248 138
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2[36] 386 27
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO 646 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNILG241 399 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1150 132
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[16] 1002 153
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[8] 362 43
set_location Controler_0/Command_Decoder_0/decode_vector_12_4dflt 616 30
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[9] 634 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 330 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 368 54
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 381 16
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_RNO 754 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1205 169
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[30] 487 43
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[13] 750 36
set_location Controler_0/gpio_controler_0/un15_read_signal_0_a2_1_a2 714 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 314 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[18] 338 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 365 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1052 129
set_location Controler_0/Command_Decoder_0/decode_vector_12_8dflt 615 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 523 52
set_location Controler_0/ADI_SPI_1/data_counter[4] 809 25
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[0] 346 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RE_d1 649 136
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[7] 635 19
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[5] 762 15
set_location Controler_0/Answer_Encoder_0/periph_data_6[4] 723 30
set_location Controler_0/Answer_Encoder_0/cmd_status_err 589 28
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[10] 675 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[14] 758 49
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[24] 336 7
set_location Controler_0/ADI_SPI_0/assert_data 769 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[20] 439 31
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[5] 721 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 285 27
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/FaultCounter_Elapsed 512 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPK8D2[30] 366 42
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl_RNO 748 33
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_indicator.fifo_write_9_1 365 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[33] 398 28
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[2] 975 154
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[12] 998 153
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[8] 446 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[11] 639 151
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[11] 739 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[38] 373 49
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 888 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 302 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 222 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[16] 343 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[7] 753 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[3] 481 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 263 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[10] 488 30
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m38_i_i 796 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_14_0_a2[1] 237 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 338 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[10] 352 46
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[2] 985 156
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r4 526 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[13] 334 46
set_location Data_Block_0/Test_Generator_0/Test_Data_5[6] 843 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 264 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[13] 229 43
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_o2[10] 706 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 489 19
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl_3_i_0 600 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 728 132
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1206 168
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[54] 992 255
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 505 49
set_location Data_Block_0/Communication_Builder_0/wait_next_state[3] 1044 160
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[14] 674 34
set_location Communication_0/Communication_Controler_0/state_reg[1] 616 34
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[22] 469 10
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 320 28
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[1] 292 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_RNO[1] 745 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 593 142
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[1] 156 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/re_set 628 151
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[10] 842 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNILG241 503 36
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[25] 424 33
set_location Controler_0/Command_Decoder_0/state_reg[0] 591 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 290 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 349 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 411 34
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][11] 640 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set_RNO 354 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1154 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1206 159
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[28] 481 10
set_location Communication_0/Communication_Switch_0/DEST_2_Fifo_Empty 561 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 489 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 447 106
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[14] 1335 202
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[5] 428 49
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy 607 49
set_location Controler_0/ADI_SPI_1/rx_data_frame[7] 724 31
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[10] 367 49
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_n4 355 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[22] 457 37
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[28] 559 16
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 589 25
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns[13] 445 24
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[4] 768 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 373 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[1] 755 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1206 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 1019 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[8] 1308 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[1] 1282 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIP5L41 968 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[18] 775 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[9] 456 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 851 135
set_location Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_0_0 787 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 541 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 549 52
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[17] 824 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[12] 253 37
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[9] 664 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 475 16
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[10] 735 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[9] 250 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[29] 415 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[11] 370 37
set_location Data_Block_0/Test_Generator_0/Test_Data_3[0] 841 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_4 491 33
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31_2 573 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 272 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[33] 397 27
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO[7] 297 18
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[24] 558 16
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[3] 851 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 416 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 475 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m148 380 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[20] 380 49
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[16] 932 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[37] 344 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[4] 268 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m168 350 36
set_location Controler_0/ADI_SPI_1/state_reg[4] 652 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[2] 469 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1482 127
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.ALL_FIFO_Enable_0_2_iv_i 792 42
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2[3] 464 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1487 127
set_location Controler_0/ADI_SPI_1/sdio_1_RNO 791 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[3] 711 37
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[5] 842 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[24] 392 46
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[0] 351 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[25] 174 31
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[21] 553 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty 496 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 914 159
set_location Controler_0/ADI_SPI_0/rx_data_frame[1] 709 34
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[8] 699 34
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[9] 490 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[12] 228 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[21] 403 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 476 19
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[12] 614 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1047 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 375 19
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[15] 943 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1153 91
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[15] 620 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[7] 475 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24] 469 45
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 1862 336
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 373 52
set_location Controler_0/ADI_SPI_1/addr_counter[11] 840 28
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_0_sqmuxa_i_0_a2_0 746 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[21] 270 19
set_location Data_Block_0/Communication_Builder_0/fsm_timer[1] 973 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set_RNO 460 45
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_3[0] 566 30
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter[1] 492 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m17_e 522 42
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[8] 944 43
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[5] 644 91
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0[8] 962 141
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 309 34
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[7] 723 15
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[16] 301 24
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[28] 513 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 534 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 343 28
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[10] 330 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1122 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 240 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[9] 1518 229
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask_1_sqmuxa_1 683 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1082 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[15] 367 27
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[22] 400 42
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[18] 740 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 353 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 227 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[11] 752 45
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 1060 174
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[16] 343 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[11] 1210 160
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 207 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIETA61[15] 396 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[2] 369 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[11] 771 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 191 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 869 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[6] 464 45
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[6] 333 18
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[24] 528 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[7] 1168 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 323 16
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[24] 574 19
set_location Controler_0/ADI_SPI_1/data_counter[23] 828 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[3] 744 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 181 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 885 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/re_set_RNO 259 24
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[30] 328 45
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[0] 983 160
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 458 10
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[3] 379 46
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[0] 1273 189
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[7] 474 28
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[28] 467 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[5] 246 22
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_1_sqmuxa_i 666 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 251 31
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[10] 738 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29] 461 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[10] 398 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[7] 394 18
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[29] 342 45
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[0] 753 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[2] 813 43
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_INT_1_sqmuxa_i 682 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1017 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[23] 346 25
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2_4_a2_1 703 18
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_RNITTD7[1] 615 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[19] 378 18
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[1] 993 144
set_location Data_Block_0/Communication_Builder_0/state_reg_rep[8] 969 142
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[3] 1025 144
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[19] 776 43
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[6] 204 9
set_location Controler_0/Command_Decoder_0/counter[7] 547 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[5] 271 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 503 51
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[0] 620 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 529 48
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[36] 1558 189
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[2] 473 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[33] 408 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[20] 275 25
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0] 313 21
set_location Controler_0/Command_Decoder_0/cmd_status_err 522 25
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[23] 370 48
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[6] 566 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 291 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[3] 489 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII1B61[17] 346 42
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[26] 306 24
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[4] 852 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1004 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[2] 462 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[24] 392 48
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[5] 472 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[14] 449 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 451 19
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[13] 1006 153
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[4] 734 24
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 837 180
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[28] 395 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 483 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 245 24
set_location Controler_0/ADI_SPI_1/sdio_cl_RNO 788 24
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 2041 252
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[9] 950 144
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[2] 291 19
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[9] 623 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 518 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[2] 1375 127
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 2363 273
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 627 105
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[9] 666 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[36] 352 15
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[1] 552 21
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[7] 1003 151
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[14] 738 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 860 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIC2V82[4] 431 36
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[10] 734 19
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4 331 9
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 626 105
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[7] 737 28
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[1] 455 55
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0 374 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[9] 266 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1041 141
set_location Communication_0/Communication_Switch_0/DEST_1_Fifo_Empty 558 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 311 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 429 100
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[13] 681 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[7] 769 46
set_location Controler_0/Answer_Encoder_0/periph_data[0] 624 27
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[12] 605 22
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[13] 1046 150
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[2] 725 37
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0 302 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 495 19
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[22] 593 27
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect 305 19
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[2] 339 51
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[11] 758 18
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[8] 458 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[26] 271 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[20] 362 19
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_5 710 58
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[4] 633 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 356 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1_RNO_0[0] 704 36
set_location Controler_0/Reset_Controler_0/read_data_frame_6[2] 634 24
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[19] 377 21
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[24] 228 9
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_o2_0 836 30
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[9] 733 36
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[0] 614 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 330 34
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[55] 1099 186
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[8] 620 49
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[0] 333 10
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_13_0_a2[2] 235 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 307 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un11_read_signal_0_a2 733 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 364 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[5] 351 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 522 49
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[8] 737 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 519 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1210 169
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[10] 364 49
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[1] 1360 208
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[20] 360 18
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[3] 643 91
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[2] 360 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[10] 1069 217
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[27] 502 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[28] 296 45
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a2[3] 334 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout_1 493 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 387 25
set_location Controler_0/ADI_SPI_0/state_reg_RNIU4K11[1] 779 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPE2D2[12] 389 42
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2_0 759 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[26] 414 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m272 536 42
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[8] 567 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1110 88
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[13] 619 52
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[2] 602 34
set_location Data_Block_0/Test_Generator_0/Test_Data_2[6] 843 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 309 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 856 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[19] 432 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 208 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[15] 774 45
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[8] 660 18
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[14] 674 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 502 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[12] 357 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[38] 393 19
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 2186 63
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[9] 342 48
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[22] 1006 160
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[6] 686 34
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[9] 993 160
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 230 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[0] 808 43
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[13] 618 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 557 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m12 422 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNI1K821 421 48
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[3] 992 144
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 2367 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 896 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[8] 287 28
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[11] 642 27
set_location Controler_0/gpio_controler_0/Counter_PULSE[7] 680 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIM4PC1[4] 398 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 521 46
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[3] 602 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 420 54
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[4] 480 54
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[2] 639 88
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[15] 672 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 237 28
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[2] 760 28
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect 451 28
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_2_0[6] 618 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[3] 236 30
set_location Controler_0/Reset_Controler_0/state_reg[0] 641 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 477 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[7] 477 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 233 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 236 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 324 34
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[21] 394 33
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[6] 1813 129
set_location Communication_0/Communication_Controler_0/state_reg_ns_a2[4] 616 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[6] 480 30
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[0] 486 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 325 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1001 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 320 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 295 43
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT_1 581 5
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[2] 746 37
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[6] 290 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 398 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 516 52
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[0] 638 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m234 458 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[9] 248 43
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_1[4] 773 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4_RNO[14] 755 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1050 117
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[12] 652 16
set_location Controler_0/ADI_SPI_1/addr_counter[30] 859 28
set_location Controler_0/ADI_SPI_1/data_counter[13] 818 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[8] 276 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 243 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 625 105
set_location Controler_0/ADI_SPI_1/data_counter[9] 814 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 312 30
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[3] 1338 135
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 854 150
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk 754 34
set_location Controler_0/Command_Decoder_0/state_reg[5] 564 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[6] 631 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[6] 1174 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[21] 474 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[9] 636 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20] 429 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[26] 355 43
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[13] 752 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[21] 370 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 497 25
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 888 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[35] 408 21
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[30] 594 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6_1[1] 755 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 854 136
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_o2[5] 623 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIIJ232 523 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[22] 466 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 541 10
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[2] 485 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIAK7C1[4] 384 42
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[11] 370 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[8] 737 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[7] 365 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 471 19
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.0.un82_inputs 713 15
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[12] 175 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIC2V82[4] 427 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m131 392 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 288 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 420 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[8] 986 181
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[7] 980 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[12] 333 42
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[0] 616 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 778 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 802 133
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[3] 655 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 346 16
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[11] 1467 174
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_0_i 798 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[3] 204 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 396 16
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[21] 525 19
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[11] 763 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[12] 477 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[37] 261 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[28] 385 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[1] 447 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICTC61[23] 392 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[19] 350 16
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[5] 642 91
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[3] 298 19
set_location Controler_0/ADI_SPI_1/data_counter[3] 808 25
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[26] 472 10
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[13] 685 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[13] 386 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 392 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1013 118
set_location Controler_0/ADI_SPI_1/addr_counter[15] 844 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 988 171
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[16] 1110 165
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[4] 618 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[20] 451 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1026 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 546 43
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv[9] 723 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[9] 416 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 724 133
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[14] 1006 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1018 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[3] 403 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIUHH41 1049 117
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[7] 632 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 233 22
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[8] 638 21
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[33] 524 15
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[15] 759 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1 1040 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[18] 325 52
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[16] 330 51
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0_i_o2 770 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[0] 477 27
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[6] 367 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[1] 389 28
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[5] 321 52
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[6] 383 31
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[9] 466 55
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[5] 555 15
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[1] 752 22
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[3] 612 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 363 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1104 42
set_location Controler_0/ADI_SPI_1/data_counter[7] 812 25
set_location Controler_0/Reset_Controler_0/read_data_frame_6[11] 626 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[0] 448 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 493 25
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIBDFP[4] 589 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[20] 309 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[8] 345 37
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[2] 453 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_29 730 42
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[1] 287 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[5] 351 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 897 99
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[17] 967 154
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[14] 356 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1168 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[25] 342 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[8] 1226 139
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 435 25
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[28] 346 45
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[5] 630 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[8] 247 43
set_location Communication_0/Communication_Switch_0/DataFifo_RD_1_0 553 42
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[1] 974 154
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[3] 632 27
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[11] 992 157
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[8] 610 22
set_location Communication_0/Communication_Controler_0/read_data_frame_1_RNO[3] 604 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6_1[2] 756 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 526 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 721 132
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[3] 446 58
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[10] 991 157
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 505 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[4] 395 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 426 19
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 593 25
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 595 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 528 33
set_location Data_Block_0/Test_Generator_0/Test_Data_5[3] 840 43
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[5] 955 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISN8D2[31] 383 42
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit_0_sqmuxa_0_a3_0_a3 601 42
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[9] 640 21
set_location Controler_0/gpio_controler_0/Counter_PULSE[21] 694 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 485 25
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[10] 485 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[18] 340 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 446 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[30] 394 46
set_location Controler_0/gpio_controler_0/Counter_PULSE[6] 679 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 314 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto9_i_a2 499 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[18] 257 22
set_location Controler_0/gpio_controler_0/Counter_PULSE[8] 681 28
set_location Controler_0/ADI_SPI_1/counter_3[4] 792 36
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Modulo 949 139
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[0] 1357 208
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m194 410 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[12] 738 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 858 132
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[11] 616 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 637 150
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 409 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1_RNI8BPD 1224 138
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[4] 447 27
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[0] 628 15
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[13] 637 34
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[0] 304 18
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 594 25
set_location Data_Block_0/Communication_Builder_0/next_state[3] 1045 159
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII1B61[17] 435 36
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[30] 790 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[10] 194 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 493 9
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[4] 628 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[13] 719 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[8] 285 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[4] 308 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[35] 282 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 510 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[24] 456 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m265_e 421 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[9] 357 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1106 25
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[1] 384 27
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state[0] 600 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 952 70
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[5] 390 21
set_location Controler_0/ADI_SPI_1/sclk_4 787 24
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[12] 609 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m108 372 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 317 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICVE61[32] 408 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 235 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 281 43
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[0] 320 52
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[28] 512 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m231 417 48
set_location Controler_0/ADI_SPI_0/addr_counter[14] 819 34
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa 714 24
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_13 710 24
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[8] 332 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[31] 397 15
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[48] 1387 210
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[11] 735 19
set_location Controler_0/gpio_controler_0/Outputs_8_2[3] 702 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[34] 407 16
set_location Controler_0/gpio_controler_0/Counter_PULSE_0_sqmuxa 705 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[12] 232 37
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[19] 887 145
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_a7_1_RNO_0 869 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[11] 378 37
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[6] 468 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[4] 640 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[2] 670 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 189 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1160 88
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[4] 438 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[18] 444 31
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[15] 940 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[38] 410 43
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[8] 442 55
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int 433 55
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 613 58
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Last_Byte_0_sqmuxa 500 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1015 73
set_location Controler_0/gpio_controler_0/state_reg_ns[0] 639 30
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[2] 382 34
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 1631 150
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[31] 389 46
set_location Controler_0/Answer_Encoder_0/periph_data_0[0] 727 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/re_set_RNO 1228 138
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[5] 393 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[23] 412 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 455 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1087 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[5] 216 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 243 21
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_n1 354 54
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[0] 609 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 500 21
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[1] 616 24
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2] 379 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[1] 715 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI204F1[4] 247 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[29] 413 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 384 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[11] 300 42
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[21] 984 201
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 474 16
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[18] 944 156
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un7_read_signal_0_a2 739 48
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[0] 608 42
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[14] 605 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 524 48
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[12] 671 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNIT9552 709 45
set_location Communication_0/Communication_Controler_0/read_data_frame_1[1] 606 34
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[1] 602 42
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2[38] 388 18
set_location Controler_0/Command_Decoder_0/un1_decode_vector12_1_a4 600 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1083 43
set_location Controler_0/ADI_SPI_1/state_reg_RNI42GQ1[4] 783 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[17] 283 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[23] 350 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[12] 632 55
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 879 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[28] 476 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 644 58
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[12] 744 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[9] 768 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[9] 464 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 469 46
set_location Controler_0/ADI_SPI_1/state_reg[3] 796 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 405 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][0] 201 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[23] 462 52
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 889 16
set_location Controler_0/gpio_controler_0/Inputs_Last[11] 748 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[36] 337 43
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv[15] 724 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 498 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 267 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[23] 354 42
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[5] 845 103
set_location Controler_0/gpio_controler_0/Counter_PULSE[3] 676 28
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_1[0] 566 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 315 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1095 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 225 30
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[3] 600 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[7] 1374 157
set_location Data_Block_0/Test_Generator_0/Test_Data_4[10] 631 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[0] 661 46
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[40] 1205 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 520 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1137 88
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_Z[5] 229 31
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[13] 755 18
set_location Communication_0/Communication_ANW_MUX_0/communication_vote_vector6 530 21
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[32] 515 22
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_0_a2_14 861 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un21_read_signal_0_a2_1 703 36
set_location Controler_0/Command_Decoder_0/counter[29] 569 25
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.7.un117_inputs 728 15
set_location Controler_0/gpio_controler_0/un12_write_signal_0_a2_1 694 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[8] 237 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[29] 380 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 990 70
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[11] 639 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIM83S1 428 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[7] 475 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[9] 250 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set 1039 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 354 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[28] 356 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 957 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1108 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[9] 457 27
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[1] 1013 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 441 106
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[51] 1107 180
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[17] 350 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[15] 734 43
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[10] 664 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[11] 463 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 559 51
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2[14] 696 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[19] 811 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[1] 231 33
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Other_Detect 309 19
set_location Controler_0/ADI_SPI_0/addr_counter[22] 827 34
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[4] 415 28
set_location Controler_0/gpio_controler_0/Outputs[13] 771 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 865 136
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[3] 603 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 467 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1206 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[16] 459 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 485 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[3] 240 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[12] 732 43
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_o2[4] 771 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[32] 264 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 555 46
set_location Controler_0/gpio_controler_0/Counter_PULSE[24] 697 28
set_location Controler_0/Answer_Encoder_0/periph_data_0[6] 722 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 303 28
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[0] 601 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[20] 500 42
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_0_i 774 27
set_location Data_Block_0/Test_Generator_0/Test_Data_6[4] 832 70
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[9] 1033 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1007 73
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[19] 980 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[16] 773 43
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 436 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1024 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 362 16
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[27] 169 30
set_location Controler_0/Answer_Encoder_0/periph_data_9[5] 704 33
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[33] 524 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIME5D2[20] 373 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[6] 360 24
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[34] 1609 168
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[27] 409 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[34] 262 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI64PL[0] 211 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[10] 747 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 987 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[4] 722 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[27] 314 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 852 136
set_location Communication_0/Communication_ANW_MUX_0/state_reg_Z[1] 542 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_0 230 30
set_location Controler_0/Answer_Encoder_0/periph_data_0[2] 723 33
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[5] 621 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 200 36
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[1] 280 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 997 124
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[23] 335 7
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[11] 972 145
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[18] 593 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[5] 246 34
set_location Controler_0/Answer_Encoder_0/periph_data_sn_m5_0 592 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[11] 410 15
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[7] 990 144
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_4 709 58
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_a7_1_RNO 871 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[23] 400 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_valid 254 25
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[23] 613 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1029 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[6] 273 25
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy_5_0_0_m2_0_a2 608 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 319 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[28] 427 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIAPEJ[4] 275 42
set_location Controler_0/ADI_SPI_0/addr_counter[29] 834 34
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[0] 339 21
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[12] 647 28
set_location Communication_0/Communication_Controler_0/state_reg_ns[0] 613 33
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[14] 592 15
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[8] 425 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[14] 457 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[26] 470 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 321 28
set_location Data_Block_0/Test_Generator_0/Test_Data_0_1[3] 863 43
set_location Controler_0/ADI_SPI_1/state_reg_RNI4BDG[3] 790 30
set_location Controler_0/SPI_LMX_0/spi_master_0/busy_RNO 750 33
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[11] 495 49
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[10] 486 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 560 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25] 462 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[18] 338 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[11] 859 151
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[3] 647 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[4] 804 48
set_location Data_Block_0/Test_Generator_0/Test_Data_7[4] 625 82
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[15] 640 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 413 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 439 106
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[13] 733 30
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[27] 339 7
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[10] 700 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 889 100
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 1456 363
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[23] 342 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[19] 433 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNO[4] 667 30
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[17] 997 153
set_location Controler_0/gpio_controler_0/Inputs_Last[7] 729 16
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[8] 718 24
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2_0[8] 755 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[1] 351 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[30] 392 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[7] 360 37
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[3] 722 16
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[1] 661 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 517 124
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_0 663 60
set_location Controler_0/Reset_Controler_0/SET_PULSE_INT 683 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 241 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 495 27
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[10] 305 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[27] 284 22
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[2] 714 28
set_location Controler_0/ADI_SPI_1/data_counter[2] 807 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[39] 273 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 370 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 314 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_RNO_0 553 54
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[11] 231 85
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2_0[6] 769 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 232 34
set_location Controler_0/Reset_Controler_0/INT_DataFifo_Reset_N 727 51
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[1] 939 135
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[7] 333 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 350 34
set_location Controler_0/Reset_Controler_0/read_data_frame_6_sn_m4 651 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[26] 687 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[14] 708 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 337 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[36] 452 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[0] 229 25
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[2] 637 88
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[12] 643 34
set_location Controler_0/Reset_Controler_0/read_data_frame_6[14] 648 21
set_location Controler_0/gpio_controler_0/state_reg[0] 647 31
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[3] 564 16
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_RNO[0] 495 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1108 88
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_13_0_a2[2] 631 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 527 34
set_location Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0_1 16 164
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[5] 700 33
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2_i_m2[8] 735 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 230 31
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2_i_m2[3] 782 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set_RNO 898 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[15] 446 37
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[8] 764 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 311 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1167 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[7] 210 36
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[6] 967 145
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 590 25
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[0] 377 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[14] 333 46
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 592 237
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 483 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[30] 391 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 494 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m211 348 45
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[3] 730 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 458 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 525 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[21] 397 49
set_location Communication_0/Communication_CMD_MUX_0/state_reg_ns_0_a2_0_a2[0] 426 24
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[12] 944 154
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[4] 738 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 241 24
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 364 180
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 399 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 378 27
set_location Controler_0/Command_Decoder_0/state_reg[1] 567 31
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[7] 862 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 1040 141
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[20] 346 19
set_location Communication_0/Communication_CMD_MUX_0/state_reg[1] 427 25
set_location Data_Block_0/Test_Generator_0/Test_Data_1[0] 749 88
set_location Controler_0/SPI_LMX_0/spi_master_0/state[0] 753 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[11] 809 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 486 22
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5_0 321 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 329 37
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[11] 961 154
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[8] 445 10
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 307 43
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[14] 631 19
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[8] 629 34
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[8] 372 24
set_location Controler_0/Command_Decoder_0/state_reg[4] 568 31
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[7] 356 52
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep 711 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[23] 354 43
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect 791 43
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[15] 361 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[27] 390 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[24] 456 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[10] 483 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 985 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1135 43
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[6] 202 34
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[12] 1043 144
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[2] 470 28
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[8] 740 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 409 100
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[10] 974 138
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2[0] 626 51
set_location Controler_0/Command_Decoder_0/decode_vector_12_0dflt 610 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 634 141
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[7] 511 19
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[6] 913 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 892 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[32] 325 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[23] 425 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1019 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[20] 469 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIDQBB2 502 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[6] 247 34
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[4] 761 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 261 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[14] 302 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8RE61[30] 361 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 337 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 558 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 297 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 799 133
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_o2[8] 747 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1044 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/REN_d1 494 28
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[20] 554 15
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[15] 305 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_16_m2s2_0 781 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[0] 647 151
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_i_1[0] 193 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[7] 1283 211
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 870 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[12] 357 24
set_location Data_Block_0/Communication_Builder_0/next_state[6] 961 141
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[15] 604 22
set_location Data_Block_0/Communication_Builder_0/state_reg[12] 995 142
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[37] 259 19
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[5] 1610 165
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 398 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 402 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 354 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[37] 383 25
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 1835 201
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[16] 732 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 486 46
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[14] 638 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[14] 402 21
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 615 58
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[1] 601 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 311 28
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2_i_m2[9] 734 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 220 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 461 52
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[12] 607 21
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[4] 967 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[4] 446 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 544 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 542 52
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 877 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[38] 373 48
set_location Controler_0/ADI_SPI_0/addr_counter[20] 825 34
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_o2[5] 775 24
set_location Controler_0/gpio_controler_0/Outputs_RNO[5] 774 24
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2] 314 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 956 70
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[5] 439 55
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[1] 291 21
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[9] 643 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 894 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[20] 498 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIHA6D2[29] 414 45
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_1 276 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1 358 16
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 2264 69
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[13] 307 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[0] 1175 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 250 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 754 136
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_a3_0 872 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIF5V82[5] 441 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 418 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[2] 212 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 319 43
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[9] 464 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 890 105
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[0] 1022 144
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[24] 479 46
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[5] 848 46
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 218 255
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 1455 363
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 321 43
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_4[14] 713 21
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 890 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1206 160
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[3] 715 33
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[13] 475 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[24] 370 19
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[35] 1279 210
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 892 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 488 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_23 729 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[17] 418 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 183 37
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[17] 558 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 326 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 1861 336
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[3] 437 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[18] 297 51
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[17] 521 19
set_location Controler_0/ADI_SPI_0/counter[5] 761 34
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[11] 741 37
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[25] 310 24
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[13] 963 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[29] 399 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1012 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[4] 1230 139
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[9] 636 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[7] 171 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[0] 252 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 853 150
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_valid_RNIRDB41 256 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[8] 381 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[38] 369 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1052 118
set_location Controler_0/ADI_SPI_1/addr_counter[18] 847 28
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[9] 428 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[13] 420 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[35] 410 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 524 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 315 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0 493 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 424 100
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[1] 600 33
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[4] 624 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 878 99
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last_RNI93V6 720 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 324 33
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse 394 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[7] 799 48
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[15] 1770 174
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[6] 481 30
set_location Controler_0/Command_Decoder_0/counter[13] 553 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[32] 330 28
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i[5] 967 141
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8NA61[12] 434 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1 1011 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 859 150
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout[1] 909 64
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[8] 613 57
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[3] 732 118
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2[34] 351 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 613 141
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 292 31
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[5] 721 16
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_rep[11] 489 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[8] 411 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_0[0] 786 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1030 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 607 141
set_location Data_Block_0/Test_Generator_0/Test_Data_4[8] 629 91
set_location Controler_0/Reset_Controler_0/SET_PULSE_EXT_1_sqmuxa_i 670 27
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[19] 740 31
set_location Controler_0/Command_Decoder_0/state_reg_RNO[9] 567 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r4_0_a2 477 105
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_0_sqmuxa_i_0_a2_0 601 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 512 49
set_location Controler_0/Command_Decoder_0/Not_Decode_Value_RNO 606 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 230 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 489 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1109 88
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 1426 342
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[15] 362 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[10] 644 151
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/TRG_Unit_Detect 649 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[8] 331 52
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[4] 646 91
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_4[6] 719 21
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[1] 840 88
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[17] 457 54
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 1525 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 921 160
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 237 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[16] 347 24
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[11] 972 157
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0[0] 295 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 480 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/re_pulse 563 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 598 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 499 10
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[19] 324 49
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[6] 566 15
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3] 372 30
set_location Data_Block_0/Communication_Builder_0/next_state[5] 960 141
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2_i_m2[7] 772 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m188 357 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4_RNO[15] 737 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 541 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[28] 457 52
set_location Controler_0/gpio_controler_0/un1_write_signal_4_0_a2_RNID36P 763 21
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.2.un92_inputs 747 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[0] 348 42
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[24] 491 42
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[12] 744 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1_RNO[0] 714 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 239 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[11] 492 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1143 156
set_location Controler_0/ADI_SPI_1/ss_n 803 25
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO 410 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 519 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1148 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 223 30
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2[0] 343 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6_0[1] 748 48
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[3] 1010 154
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[11] 484 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[25] 349 28
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[4] 326 18
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 1277 315
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[6] 367 52
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_6 708 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1013 144
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2[39] 371 21
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[4] 953 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIQ8EJ[0] 254 42
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[3] 730 15
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[10] 622 52
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk_0_sqmuxa_i_a2 745 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[14] 313 42
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[3] 372 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1115 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIMF1K1 1000 69
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[0] 417 27
set_location Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m5 611 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_0_RNO[0] 781 81
set_location Controler_0/Command_Decoder_0/counter[27] 567 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[12] 196 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[13] 501 43
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[12] 470 51
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[11] 239 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 332 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 321 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 504 49
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl_3_i_0 745 33
set_location Controler_0/gpio_controler_0/Counter_PULSE[11] 684 28
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIBMF8[1] 713 33
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r[1] 907 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[17] 283 24
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[10] 514 19
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[2] 731 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 417 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 296 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un2_almostfulli_deassertlto12_2_0 260 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 226 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 886 105
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/fifo_valid 893 61
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][13] 623 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIIS7C1[8] 411 42
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[9] 844 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 215 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/re_set 1234 139
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[36] 275 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6NC61[20] 486 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 312 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[0] 199 37
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1] 321 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[8] 763 48
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 592 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[3] 489 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[22] 361 46
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[52] 1311 183
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[7] 733 28
set_location Controler_0/Reset_Controler_0/read_data_frame_6[3] 628 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[3] 713 37
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[1] 714 33
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[12] 157 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 217 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[14] 380 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 292 43
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[2] 408 28
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1_i_m2[0] 900 63
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[22] 614 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[33] 278 22
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[38] 521 25
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[7] 621 57
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[10] 625 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 378 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[8] 643 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[5] 314 45
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[12] 474 37
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[14] 626 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[6] 406 22
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[2] 625 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[31] 387 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1000 70
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[19] 986 144
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[25] 339 49
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[7] 1035 150
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 322 31
set_location Data_Block_0/Test_Generator_0/Test_Data_2[7] 844 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1017 166
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[9] 443 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 309 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[2] 353 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[33] 372 28
set_location Controler_0/Reset_Controler_0/read_data_frame[0] 625 25
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[10] 177 31
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_4[1] 743 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[3] 373 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO 198 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 397 51
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[34] 525 25
set_location Controler_0/gpio_controler_0/un12_write_signal_0_a2 707 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK3B61[18] 378 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1209 159
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[3] 638 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[31] 327 25
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][10] 643 55
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 447 282
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 804 133
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[2] 734 48
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[11] 723 28
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[21] 389 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold_1_sqmuxa_0_a2 710 48
set_location Controler_0/Reset_Controler_0/un7_write_signal_0_a2_0_a2 686 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 880 105
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[2] 338 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 444 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1170 129
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[1] 616 25
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx 319 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[6] 385 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[9] 630 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset 715 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 252 30
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_3 283 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[1] 1143 154
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 912 288
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 621 58
set_location Controler_0/Command_Decoder_0/decode_vector_12_6dflt 612 30
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[8] 668 18
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 1057 291
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 517 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[27] 409 15
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[29] 533 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[18] 369 37
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[21] 333 7
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIARC61[22] 442 36
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[29] 337 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 492 21
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[23] 157 36
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][3] 633 52
set_location Controler_0/ADI_SPI_1/assert_data 781 25
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 909 61
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.N_145_i 777 30
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4 366 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 592 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[7] 701 46
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[11] 634 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 389 16
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[0] 630 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 412 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 306 46
set_location Controler_0/gpio_controler_0/Outputs_8_2[0] 705 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 953 70
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[27] 504 22
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[7] 993 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m131 457 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 475 21
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[4] 722 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[2] 310 46
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[2] 481 55
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_4[6] 764 21
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[4] 986 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1141 88
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[2] 766 28
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_RNIGF3C 355 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 188 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1208 168
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 954 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[33] 389 22
set_location Controler_0/Command_Decoder_0/counter[12] 552 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1209 96
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[6] 850 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[31] 264 18
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[15] 472 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[9] 862 151
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[11] 1044 144
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[14] 673 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITTP61 430 99
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[5] 797 48
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[16] 168 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[6] 425 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 408 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 534 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 399 22
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_RGB1 576 67
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 1770 255
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[2] 436 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 259 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 229 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 1147 87
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_Reset_N_0_a2 972 141
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[35] 517 24
set_location Controler_0/ADI_SPI_0/counter[0] 756 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26] 482 45
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_statece[1] 368 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[39] 400 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 624 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[16] 330 52
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[25] 234 9
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 554 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 343 30
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[0] 716 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI5U5D2[25] 443 36
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[8] 648 16
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[11] 329 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 246 28
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[10] 635 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[25] 474 30
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_0_a2 816 36
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_0_a2_17 840 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[8] 732 49
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[4] 672 21
set_location Controler_0/gpio_controler_0/Counter_PULSE[14] 687 28
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[0] 276 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1011 73
set_location Data_Block_0/Test_Generator_0/Test_Data_1[10] 739 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[18] 729 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 344 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[23] 414 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 296 37
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_DELAY 7 4
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1049 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[2] 318 24
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[31] 535 19
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[11] 492 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 523 45
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4 1153 162
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 343 27
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[10] 1039 150
set_location Controler_0/Reset_Controler_0/state_reg[2] 645 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI4JA61[10] 393 42
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2] 375 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[32] 429 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 951 97
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[11] 738 88
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[5] 841 103
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[7] 319 7
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1122 87
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_RNI4JJU[0] 194 36
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[5] 631 28
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_2[6] 620 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/un1_re_set6 565 48
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 2282 276
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[11] 768 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[13] 475 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 408 52
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[0] 968 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[10] 483 30
set_location Data_Block_0/Test_Generator_0/Test_Data_6[5] 833 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[1] 454 31
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO[0] 600 42
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 601 58
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[8] 1004 151
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0 747 33
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[7] 684 21
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[11] 621 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 451 49
set_location Data_Block_0/Communication_Builder_0/wait_next_state[0] 979 139
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 483 34
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1 12 164
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[22] 176 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 487 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 417 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 491 22
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[5] 468 54
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_0_o3 639 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 864 136
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[7] 1140 70
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[3] 675 25
set_location Controler_0/Command_Decoder_0/Perif_BUSY_5 655 30
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk_0_sqmuxa_i_a2 600 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[2] 243 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2_0 698 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[6] 721 48
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[8] 846 46
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 2121 36
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 443 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 509 48
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3[3] 195 33
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[20] 166 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[17] 351 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[1] 312 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 608 142
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8 305 21
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[31] 703 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 459 19
set_location Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_a2_1_a2 785 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE76D2[28] 379 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 216 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[30] 445 31
set_location Data_Block_0/Communication_Builder_0/state_reg[1] 981 139
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIJK7M 520 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[27] 284 21
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[17] 357 27
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[16] 1116 171
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 592 21
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.1.un87_inputs 746 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 452 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[25] 477 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid_RNILOT71 404 33
set_location Controler_0/gpio_controler_0/Inputs_Last[8] 736 16
set_location Controler_0/Command_Decoder_0/state_reg_RNO[2] 565 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 794 135
set_location Controler_0/Command_Decoder_0/counter[16] 556 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 883 100
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i 369 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 456 15
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_INT_sclk_u 602 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 993 70
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[8] 992 160
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[12] 723 46
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[8] 564 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[11] 889 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 535 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 896 100
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[9] 641 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 312 43
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout[0] 900 64
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_1[9] 722 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[12] 231 43
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un7_almostfulli_assert 880 60
set_location Controler_0/REGISTERS_0/state_reg_ns_i_a2[5] 648 30
set_location Controler_0/Reset_Controler_0/read_data_frame[5] 652 22
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[14] 718 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[1] 387 34
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[12] 455 10
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0[0] 572 27
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[8] 349 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1171 87
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[27] 328 48
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[13] 644 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 796 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 412 52
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[3] 759 28
set_location Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2_i_m2 786 30
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 905 61
set_location Controler_0/gpio_controler_0/Counter_PULSE[27] 700 28
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2[5] 345 54
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[17] 735 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 312 27
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 1875 114
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[1] 720 48
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[18] 451 10
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[24] 478 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1166 130
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 912 159
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2_i_m2[12] 732 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[1] 752 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 998 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 258 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 250 25
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[5] 1031 150
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[12] 687 30
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/un1_re_set6_0_x2 391 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 308 43
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[15] 727 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 538 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[4] 450 51
set_location Controler_0/Answer_Encoder_0/periph_data_sn_m5_0_RNIQQPF1 595 27
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[30] 383 21
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[20] 345 45
set_location Controler_0/gpio_controler_0/SET_PULSE_1_sqmuxa_1_0_a2_i 696 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3] 334 43
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[1] 444 22
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[18] 618 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[9] 379 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 546 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1031 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[18] 336 25
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[1] 751 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[24] 468 52
set_location Controler_0/ADI_SPI_1/data_counter[1] 806 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 314 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[25] 424 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[7] 700 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 307 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 500 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[12] 258 33
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[3] 715 28
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r 424 25
set_location Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0 1168 162
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 1274 315
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[7] 632 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 891 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIP76E1 1173 87
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[5] 419 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[1] 247 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 222 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNO 496 36
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[10] 635 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 345 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 845 136
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[6] 337 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[6] 335 28
set_location Data_Block_0/Test_Generator_0/Test_Data_7[8] 629 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 949 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[8] 458 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 423 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[0] 376 24
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[12] 612 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 636 150
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[9] 624 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1163 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m263 444 36
set_location Communication_0/Communication_Controler_0/read_data_frame_4_iv[1] 606 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[15] 752 43
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[7] 1020 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 881 100
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_a2_0[0] 338 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 413 25
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[7] 990 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 625 145
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 219 34
set_location Controler_0/Reset_Controler_0/read_data_frame[7] 630 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 999 123
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3[1] 202 33
set_location Controler_0/ADI_SPI_1/sdio_1 786 31
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa 317 21
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[5] 338 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1020 144
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[11] 639 34
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[19] 564 18
set_location Controler_0/Command_Decoder_0/decode_vector_RNIEJ9C[3] 650 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[30] 382 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[31] 282 21
set_location Controler_0/ADI_SPI_1/sclk 787 25
set_location Controler_0/gpio_controler_0/Counter_PULSE[29] 702 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1013 166
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[8] 416 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 304 28
set_location Controler_0/Command_Decoder_0/decode_vector_RNIDI9C[2] 649 30
set_location Controler_0/ADI_SPI_1/data_counter[6] 811 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[25] 495 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/REN_d1 856 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[25] 354 27
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 616 58
set_location Controler_0/Answer_Encoder_0/periph_data_1[3] 724 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set 474 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[26] 360 27
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[10] 734 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 481 46
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[14] 302 24
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[13] 636 34
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3] 450 54
set_location Data_Block_0/Communication_Builder_0/wait_next_state[1] 980 139
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[4] 452 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 482 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 330 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 418 19
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[1] 355 52
set_location Controler_0/Command_Decoder_0/counter[14] 554 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[23] 457 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1045 118
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_4[12] 741 24
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[19] 499 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 402 34
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/un1_D 717 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy_RNO_0[0] 179 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1009 123
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[14] 619 42
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO[1] 607 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 807 133
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[12] 302 18
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[36] 523 15
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 631 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[8] 374 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 402 57
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_0_13_i_m2_i_m2 902 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 503 28
set_location Communication_0/Communication_Controler_0/m4_e 696 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1204 157
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIE9N01[4] 533 9
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 428 22
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_0[7] 746 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI0MU82[0] 439 42
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[12] 336 45
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[13] 1015 150
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 289 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 354 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[18] 362 36
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[6] 715 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 263 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[3] 411 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 298 31
set_location Controler_0/Command_Decoder_0/Perif_BUSY_4 660 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 889 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1047 130
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[9] 698 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 503 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[2] 473 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[17] 352 27
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[37] 565 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[16] 824 45
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[57] 994 255
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 891 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[7] 298 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[0] 337 19
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 995 228
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[9] 206 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNILBV82[7] 336 42
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[10] 960 154
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[7] 912 43
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[8] 851 70
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[2] 630 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[30] 462 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 548 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 546 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1090 43
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25 572 24
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 882 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[38] 367 16
set_location Controler_0/ADI_SPI_1/wr_addr_buffer_RNO[0] 756 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1152 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1154 88
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[18] 618 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[0] 236 21
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[8] 851 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[10] 487 52
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[9] 556 15
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[23] 368 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 327 91
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[10] 610 52
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[9] 370 51
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[24] 308 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 987 64
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[11] 619 55
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[11] 1309 207
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[9] 243 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 890 108
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[0] 960 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 308 46
set_location Controler_0/ADI_SPI_0/tx_data_buffer[2] 779 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[29] 479 34
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[12] 812 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 222 34
set_location Controler_0/ADI_SPI_1/addr_counter[9] 838 28
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RE_d1 599 22
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 1789 150
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 528 48
set_location Data_Block_0/Communication_Builder_0/op_ge.un8_frame_counter_golto4 957 135
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[7] 248 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[28] 402 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNO 715 48
set_location Data_Block_0/Communication_Builder_0/state_reg[2] 1048 160
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv[10] 720 24
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[6] 374 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 351 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 414 60
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_0_a2_15 837 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[27] 303 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 397 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[26] 339 19
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 605 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 889 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI9VU82[3] 413 42
set_location Controler_0/Answer_Encoder_0/periph_data_6[2] 729 33
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[42] 1200 201
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 293 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/emptyilto13_7 615 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.afull_r 261 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 300 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 503 25
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4] 471 52
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i 364 30
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[14] 653 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m214 389 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[3] 1144 157
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[11] 743 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[31] 347 25
set_location Controler_0/ADI_SPI_1/data_counter[22] 827 25
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 1766 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 989 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[1] 230 25
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[3] 745 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[11] 774 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 418 18
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[8] 1007 150
set_location Controler_0/Reset_Controler_0/read_data_frame[15] 631 22
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[4] 918 43
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[6] 307 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[28] 785 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[13] 259 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 257 24
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[53] 875 207
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7_RNILAH31 323 18
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 880 64
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_4[4] 759 18
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[1] 279 16
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[16] 1337 202
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[6] 830 70
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[9] 700 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1024 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1129 43
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[12] 669 19
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[5] 954 136
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[0] 949 144
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[14] 1765 174
set_location Controler_0/gpio_controler_0/Outputs[9] 771 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 861 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIEJ5N 1138 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[17] 267 25
set_location Data_Block_0/Communication_Builder_0/next_state_1[3] 1044 159
set_location Controler_0/Answer_Encoder_0/periph_data_9[6] 691 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1005 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK3B61[18] 415 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[29] 468 49
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[7] 499 55
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[2] 963 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set_RNO 1011 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 303 46
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter[0] 348 55
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[15] 965 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1147 88
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_RNINUMA1 959 135
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[9] 985 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[31] 788 43
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect_RNO 791 42
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][8] 612 49
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[9] 632 42
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[13] 1334 202
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set 354 16
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_1[15] 714 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[20] 496 43
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[2] 448 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 402 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 534 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[17] 336 19
set_location Controler_0/ADI_SPI_0/sclk 764 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[12] 751 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1126 43
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[3] 752 27
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2[4] 775 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 239 30
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[18] 939 154
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 326 33
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[3] 433 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[7] 429 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[35] 314 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII3D61[26] 435 42
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[12] 643 60
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[1] 196 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1106 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[13] 345 19
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[4] 631 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/empty_RNO 253 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[9] 428 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[32] 333 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_6_0_a2[9] 618 48
set_location Controler_0/gpio_controler_0/Outputs_RNO[4] 777 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[13] 468 33
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_n3 501 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 740 79
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0 744 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 367 54
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[8] 849 97
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[12] 591 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[4] 445 51
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[21] 332 16
set_location Controler_0/Answer_Encoder_0/cmd_ID[5] 597 31
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[10] 673 34
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set 905 64
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[10] 230 85
set_location Controler_0/Answer_Encoder_0/periph_data_1[6] 727 30
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[5] 726 15
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 1774 234
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1123 87
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[2] 626 45
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[0] 728 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[21] 428 46
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2_4_a2_0 685 18
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3 438 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[1] 817 43
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[5] 1844 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIRER91 605 141
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[18] 258 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1117 151
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[0] 445 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 403 58
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[6] 383 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 499 25
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[20] 735 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1022 142
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[19] 403 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 325 91
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_4[2] 728 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[6] 697 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[6] 325 42
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[6] 478 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_16_ss0 789 87
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[18] 488 51
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[33] 985 255
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[19] 488 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 333 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[18] 490 52
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[0] 620 46
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[6] 738 37
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2] 448 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10 253 30
set_location Controler_0/ADI_SPI_0/counter[2] 758 34
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[12] 359 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 488 21
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_enable 743 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 460 16
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2[38] 391 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 371 52
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[31] 511 21
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[13] 638 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8U2D2[17] 440 36
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[23] 613 37
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 2282 150
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_RNO 606 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_valid 490 28
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[8] 735 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set_RNO 862 132
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1159 151
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[7] 1014 154
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.12.un142_inputs 750 21
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[0] 925 151
set_location Controler_0/Reset_Controler_0/un1_write_signal_1_0 684 18
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 644 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 401 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 307 34
set_location Controler_0/ADI_SPI_0/data_counter[23] 804 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 190 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[15] 282 25
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[4] 767 28
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[3] 564 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[29] 786 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 629 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[7] 478 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 481 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 623 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[31] 340 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 390 52
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[30] 344 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[4] 264 30
set_location Data_Block_0/Test_Generator_0/Test_Data_1[8] 737 91
set_location Controler_0/Answer_Encoder_0/periph_data[15] 641 24
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 407 309
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 992 64
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 622 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 524 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[12] 348 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 894 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 536 49
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[1] 619 45
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[16] 444 10
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 412 22
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[5] 937 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m205 345 36
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[2] 729 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[4] 1006 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[4] 245 34
set_location Data_Block_0/Communication_Builder_0/state_reg_RNI6OLB2[9] 950 138
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[17] 556 19
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[5] 354 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[31] 742 46
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_i_3[0] 201 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m114 354 36
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[4] 460 58
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 636 237
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[32] 1134 165
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22] 349 18
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[2] 410 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[21] 403 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[29] 382 21
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[22] 303 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[28] 689 46
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[11] 616 19
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[2] 314 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Start_In_Frame 828 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 539 49
set_location Controler_0/ADI_SPI_1/data_counter[12] 817 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 278 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[8] 898 109
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[19] 622 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIEO7C1[6] 371 42
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[0] 742 88
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[17] 572 16
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[5] 381 30
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[5] 1851 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[0] 1018 124
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[10] 675 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1167 130
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[2] 634 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1135 88
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[15] 667 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 626 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[13] 779 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1188 159
set_location Controler_0/ADI_SPI_1/tx_data_buffer[5] 786 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 738 79
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[8] 602 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 722 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_a4 231 30
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[17] 167 31
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_receive_transmit_0_sqmuxa_0_0 747 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 237 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 560 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[3] 389 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[4] 892 109
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[0] 350 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 589 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable 798 49
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[29] 337 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[26] 481 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[9] 1231 139
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[22] 614 36
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 636 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 237 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 385 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/fifo_valid 481 28
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[0] 992 156
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 252 24
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[11] 1018 154
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[23] 425 30
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[6] 708 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[19] 271 19
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[25] 336 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[15] 446 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1202 159
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 1062 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 714 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[6] 642 151
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[2] 440 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 320 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[27] 330 49
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[14] 745 37
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_2_0_m3 753 33
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[3] 432 33
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[7] 968 145
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[33] 393 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[28] 260 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[4] 857 151
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.14.un152_inputs 715 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/empty 253 25
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_0_a2[1] 1033 159
set_location Data_Block_0/FIFOs_Reader_0/state_reg[5] 1043 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[6] 1016 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 476 16
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[4] 366 52
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 119 174
set_location Controler_0/REGISTERS_0/state_reg[3] 654 31
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[8] 1030 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 619 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1005 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 357 49
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[7] 590 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 522 52
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 1771 174
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 906 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 397 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 224 30
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[9] 720 247
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICTC61[23] 417 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 486 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 426 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 291 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1089 43
set_location Controler_0/ADI_SPI_1/un1_state_reg_9_i_0_0 786 24
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[3] 1324 202
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[22] 368 18
set_location Controler_0/Reset_Controler_0/EXT_ADC_Reset_N 629 15
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[13] 470 37
set_location Controler_0/gpio_controler_0/read_data_frame[11] 743 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[10] 371 25
set_location Controler_0/Answer_Encoder_0/periph_data_9[11] 693 30
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1] 380 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 290 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 473 19
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[27] 480 10
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 346 28
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[4] 756 91
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[25] 529 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1014 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[2] 891 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 412 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 552 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1133 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 599 142
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 891 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[17] 470 30
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[2] 750 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[25] 277 28
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[16] 1614 228
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Enable_RNO 957 138
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_1 432 27
set_location Controler_0/ADI_SPI_0/data_counter[26] 807 28
set_location Controler_0/Reset_Controler_0/read_data_frame_6[15] 631 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 632 145
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[12] 736 19
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2 489 54
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[0] 624 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 347 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 461 25
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[14] 1031 154
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[1] 734 21
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[4] 988 160
set_location Controler_0/Answer_Encoder_0/periph_data_1[1] 709 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIG1D61[25] 360 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/REN_d1 436 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 489 34
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[12] 1018 150
set_location Controler_0/ADI_SPI_1/addr_counter[22] 851 28
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[10] 679 31
set_location Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0/U0_RGB1 1740 13
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[12] 669 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[2] 460 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[10] 803 48
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[17] 885 153
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[13] 613 52
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[11] 642 28
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[6] 627 27
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[1] 409 27
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/TRG_Unit_Detect_RNO 783 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 957 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIU8341 414 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[29] 381 25
set_location Data_Block_0/Test_Generator_0/Test_Data_3[5] 773 91
set_location Data_Block_0/Test_Generator_0/Test_Data_1[6] 735 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[17] 473 31
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[3] 600 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNILBV82[7] 418 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNINO6V 425 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII8V82[6] 364 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[14] 475 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[35] 280 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 508 124
set_location Data_Block_0/Test_Generator_0/Test_Data_5[9] 846 43
set_location Controler_0/ADI_SPI_0/data_counter[13] 794 28
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[15] 600 21
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_1[5] 779 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[34] 472 43
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_0 854 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[2] 855 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1211 169
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[3] 625 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 185 43
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[12] 1326 174
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[5] 382 46
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg[0] 450 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 447 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[9] 810 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[28] 165 37
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO[3] 446 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[29] 338 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1003 73
set_location Data_Block_0/Test_Generator_0/Test_Data_2[8] 845 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 872 135
set_location Controler_0/gpio_controler_0/Counter_PULSE[17] 690 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 294 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 627 145
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[8] 561 16
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[6] 990 160
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 266 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 247 30
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[1] 713 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 917 160
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[18] 156 36
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[3] 842 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[24] 348 18
set_location Controler_0/gpio_controler_0/read_data_frame[4] 734 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIGQ7C1[7] 535 42
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[11] 685 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 446 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[1] 460 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 374 19
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[11] 422 43
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[10] 644 28
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2 319 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[27] 354 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18] 320 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 548 43
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[9] 992 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1128 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 415 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1197 160
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2_0_i 755 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 470 16
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[2] 525 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[8] 707 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1202 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[7] 395 18
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r10_2 599 54
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[10] 228 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 288 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[10] 215 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 444 34
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2 353 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[7] 1099 187
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 448 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[32] 342 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[1] 662 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 481 25
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[8] 610 21
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[7] 469 55
set_location Clock_Reset_0/Synchronizer_0/Chain_rep[1] 709 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 873 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[0] 421 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 355 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[10] 459 37
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[9] 848 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m228 456 42
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[0] 712 28
set_location Communication_0/Communication_Controler_0/Communication_Vote_Number[0] 555 43
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[20] 474 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 483 27
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8_CLK_GATING_AND2 714 54
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[27] 169 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[5] 479 49
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[16] 1003 154
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[12] 231 42
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 628 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 414 34
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[28] 395 27
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[31] 343 7
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 331 33
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[27] 552 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[25] 286 28
set_location Data_Block_0/Communication_Builder_0/wait_next_state[8] 971 142
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[39] 589 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1022 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[11] 367 25
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[4] 469 58
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_2 282 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[11] 720 43
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter[0] 495 55
set_location Communication_0/Communication_Controler_0/state_reg[3] 617 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIJK6V 521 42
set_location Controler_0/gpio_controler_0/Counter_PULSE[19] 692 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1171 130
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2 292 18
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[11] 996 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 464 10
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[9] 850 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[7] 268 25
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[4] 726 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 337 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[22] 338 19
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e 792 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 359 33
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[1] 343 48
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[19] 501 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 553 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m128 445 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[30] 267 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[3] 404 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 399 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[27] 445 45
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4[3] 294 21
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[5] 685 34
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[14] 939 151
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[5] 1821 132
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_rep[11] 353 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[21] 476 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 347 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[15] 795 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m154 387 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set 890 106
set_location Controler_0/ADI_SPI_0/rx_data_buffer[2] 723 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m191 366 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[8] 382 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 562 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 459 49
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[10] 971 145
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[30] 392 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[3] 895 109
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[29] 476 48
set_location Controler_0/ADI_SPI_0/tx_data_buffer[1] 775 28
set_location Controler_0/Answer_Encoder_0/periph_data[14] 637 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 974 63
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[5] 630 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1231 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[14] 496 49
set_location Controler_0/gpio_controler_0/Outputs_8_2[12] 768 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 334 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 616 142
set_location Controler_0/Reset_Controler_0/read_data_frame_6[1] 653 21
set_location Controler_0/ADI_SPI_1/data_counter[25] 830 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1149 156
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[13] 444 48
set_location Controler_0/gpio_controler_0/SET_PULSE 698 22
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[18] 943 151
set_location Controler_0/ADI_SPI_1/addr_counter[26] 855 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20] 430 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 427 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 484 25
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[9] 158 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1136 46
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[17] 617 43
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[5] 850 46
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_o2 873 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 402 37
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[3] 441 28
set_location Controler_0/ADI_SPI_0/data_counter[16] 797 28
set_location Controler_0/gpio_controler_0/Outputs[7] 748 25
set_location Controler_0/Answer_Encoder_0/periph_data_9[12] 684 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1126 151
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[11] 364 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1042 141
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][7] 623 49
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[0] 652 28
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_n1 492 54
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 218 153
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[9] 843 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r4_0_o2 481 27
set_location Controler_0/Command_Decoder_0/counter[15] 555 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[34] 379 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r 592 55
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[12] 757 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[17] 678 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 223 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 404 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1041 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 465 52
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[15] 780 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[2] 469 27
set_location Data_Block_0/Test_Generator_0/Test_Data_0_1[6] 855 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 556 46
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[11] 677 34
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_i_a2[0] 788 33
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 873 15
set_location Controler_0/ADI_SPI_0/data_counter[22] 803 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[3] 408 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m205 416 36
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[6] 769 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[3] 250 22
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_a3[2] 1035 159
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 631 141
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[0] 450 57
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 618 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 552 52
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[0] 572 21
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2_i_m2[5] 786 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 545 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[18] 416 49
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2_i_m2[14] 739 30
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNISU6T[4] 920 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1_RNIPMLG 1039 141
set_location Data_Block_0/Communication_Builder_0/state_reg[13] 990 142
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[3] 947 43
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_0_o3 755 33
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[4] 1644 168
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[17] 422 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 350 49
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_1[8] 750 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[26] 391 34
set_location Controler_0/Answer_Encoder_0/periph_data_6[6] 720 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 516 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[2] 1211 160
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 402 58
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[11] 1390 210
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[5] 757 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 399 61
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[4] 508 19
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[35] 1280 210
set_location Controler_0/Answer_Encoder_0/cmd_ID[0] 596 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[6] 371 43
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[8] 957 144
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[30] 398 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[6] 706 46
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[13] 1434 129
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 953 97
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[49] 1279 132
set_location Data_Block_0/Communication_Builder_0/wait_next_state[12] 991 142
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock 382 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 470 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6G7C1[2] 405 48
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[4] 732 24
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[6] 758 16
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[1] 380 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 866 136
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[25] 173 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[11] 366 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 467 16
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[21] 341 21
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[17] 1024 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[2] 309 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIEO7C1[6] 419 45
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[1] 422 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIATE61[31] 422 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 875 106
set_location Controler_0/Answer_Encoder_0/cmd_CDb 594 31
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_0_0 451 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[3] 442 34
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2_i_m2[7] 733 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[33] 400 49
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[5] 840 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 888 108
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r4_i_o2 893 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[1] 338 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[24] 422 15
set_location Data_Block_0/Communication_Builder_0/state_reg[7] 966 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1092 43
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[3] 394 21
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[37] 1293 159
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1[0] 834 46
set_location Controler_0/gpio_controler_0/Outputs_8_2[13] 775 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 333 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 460 10
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[2] 298 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 363 54
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_pulse 333 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[11] 366 24
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[13] 588 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 518 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 961 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIEI291 407 33
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[2] 602 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[22] 367 18
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[2] 314 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 870 135
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[4] 306 19
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[0] 361 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1_RNIOQCM 358 15
set_location Data_Block_0/Communication_Builder_0/wait_next_state[9] 1047 160
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17] 336 18
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[15] 527 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1211 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 321 31
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[7] 684 34
set_location Controler_0/Answer_Encoder_0/state_reg_RNO[4] 610 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 405 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1118 88
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[16] 328 7
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[5] 1201 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 269 28
set_location Controler_0/ADI_SPI_0/addr_counter[12] 817 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 217 31
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[12] 448 24
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[0] 640 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1168 87
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2_i_m2[10] 732 27
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[7] 646 82
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[12] 618 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[26] 783 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 227 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[36] 419 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 420 61
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[27] 424 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1316 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18] 411 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[35] 331 25
set_location Controler_0/gpio_controler_0/Inputs_Last[0] 713 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[11] 274 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[7] 754 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/re_set_RNO 633 150
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 465 25
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[3] 765 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[31] 366 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 464 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 296 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 485 27
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[23] 394 36
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER 699 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[29] 444 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[17] 331 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 415 34
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[15] 599 16
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 108 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 1092 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 1416 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 1488 368
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0 396 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 1788 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 2004 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 2148 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 468 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 0 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1164 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 1380 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 2112 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 1488 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 180 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 1344 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 2220 122
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C13 468 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 144 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 768 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 2004 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 2040 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 1932 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 912 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 1968 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 36 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1128 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 2220 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 1968 14
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 840 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 840 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 1932 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 1236 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 1596 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 540 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 1344 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 1164 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 876 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 2328 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 1452 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 1452 341
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C11_COREFIFO_C11_0_LSRAM_top_R0C0 540 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 2292 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 1524 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 216 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 2400 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 2148 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 1668 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 252 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 1932 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 324 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 1128 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 2004 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 1704 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 1932 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 1200 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 540 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 2184 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 288 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 2256 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 540 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 396 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 1668 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 660 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 2436 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 108 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 1824 95
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C3 108 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 1752 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 2436 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 1860 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 1308 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 2184 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 1200 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 432 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 1632 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 288 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 840 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 2004 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 1668 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 72 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 1452 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 1632 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 660 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 2184 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 216 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 1860 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 1524 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 660 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 360 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 1020 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 0 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 912 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 588 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 1788 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 2148 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1128 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 2328 41
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 432 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 1860 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 732 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 2364 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 1596 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 624 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 1416 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 2328 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 432 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 2040 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 1788 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 1932 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 36 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 2256 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 1056 149
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C3 432 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 660 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 768 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 468 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 2436 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 2184 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 1824 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 1632 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 624 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 2076 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 1164 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 624 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 1308 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 1200 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 1788 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 1788 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 216 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 696 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 1704 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 1704 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 1596 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 2112 41
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 948 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 840 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 1416 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 1704 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 360 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 948 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 1668 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 984 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 876 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 2076 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 1704 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 912 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 1200 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 948 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 0 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 1860 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 2148 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 72 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 1452 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 1524 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 768 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 1596 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 144 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 1824 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 768 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 1632 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 252 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 1308 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 1380 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 2040 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 1344 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 1236 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 108 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 144 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 360 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 1056 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 1092 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 696 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 2112 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 696 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 2076 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 1092 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 1560 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 984 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 1968 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 2436 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 504 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 2256 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 732 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 2076 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 2220 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 0 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 1932 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 1560 122
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 252 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 2040 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 588 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 2184 233
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C11 468 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 1824 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 912 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 1560 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 1020 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 2256 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 1452 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 624 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 504 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 324 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 1164 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 0 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 468 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 1452 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 72 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 252 149
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_0_Event_Start_ADDR/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 1020 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 2328 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 1668 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 1344 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 2040 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 840 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 504 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 1668 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 588 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 1488 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 2400 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 804 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 804 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 1968 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 0 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 1668 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 324 95
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C5 624 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 1824 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 1416 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 696 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 1788 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 1824 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 1308 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1056 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 1488 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 2256 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 1632 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 1788 41
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 984 41
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 468 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 768 314
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C7 144 14
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top_R0C0 180 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 1488 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 2364 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 1824 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 1272 341
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 876 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 2292 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1092 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 1344 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 2040 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 1164 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 2400 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 1380 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 324 149
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C12 36 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 1200 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 2076 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 912 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 804 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 252 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 1236 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 1896 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 1704 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 108 179
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C11_COREFIFO_C11_0_LSRAM_top_R0C1 504 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 1236 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 2076 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 2184 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 2256 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 1632 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 984 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 396 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 2400 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 2400 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 1860 68
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 252 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 1896 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 1788 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 1056 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 1164 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 2292 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 1752 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 396 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 2364 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 180 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 108 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 1380 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 1560 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 2184 14
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 144 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 1236 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 1752 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 324 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 1896 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 540 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 660 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 2400 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 1092 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 360 341
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C15 696 14
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1020 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 2292 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 1932 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 1416 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 2220 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 288 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 396 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 948 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 2292 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 768 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 1968 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 2292 314
set_location Controler_0/REGISTERS_0/memory_memory_0_0 804 14
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 504 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 1824 260
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C13 0 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 2256 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 1668 287
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C11 216 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 2112 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 804 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 660 287
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1092 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 660 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 696 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 1200 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 984 368
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 840 68
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C10 180 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 2112 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 468 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 2400 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 468 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 1896 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 1200 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 1752 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 1668 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 1272 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 1668 14
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1128 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 2220 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 1308 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1020 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 984 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 2184 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 1344 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 1596 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 1416 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 1596 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 1524 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 1596 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 1752 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 1416 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 1932 287
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 624 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 1524 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 108 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 1968 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 2004 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 1416 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 2436 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 2112 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 768 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 1056 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 876 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 2004 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 1824 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 2400 41
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C10 504 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 2400 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 1308 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 2184 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 540 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 1968 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 804 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 1200 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 1524 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 1752 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 696 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 1488 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 2256 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 2292 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 1932 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 2364 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 1560 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 2004 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 1416 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 396 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 1452 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 912 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 1932 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 1416 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1056 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 2184 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 2328 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 216 95
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C6 36 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 2148 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 1236 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 1416 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 2112 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 1932 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 768 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 1968 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 2364 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 1524 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 1056 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 732 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 2292 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 36 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 624 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 1164 149
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C0 768 14
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1056 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 1488 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 504 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 108 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 432 341
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 288 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 1788 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 912 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 1560 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 1272 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 432 368
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0 840 14
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C4 108 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 1596 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 2148 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 1896 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 2292 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 2256 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 360 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 1932 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 2184 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 696 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 1488 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 1824 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 2292 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 1344 122
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 360 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 324 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 2364 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 660 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 1560 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 1788 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 1020 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 1704 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 2400 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 840 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1092 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 144 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 1452 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 1704 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 1932 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 1632 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 468 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 1344 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 1344 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 660 260
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top_R0C1 252 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 540 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 732 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 2004 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 2112 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 2148 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 2148 122
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 768 41
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C0 180 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 1128 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 876 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 804 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 216 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 1272 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 2220 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 1272 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 1824 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 2040 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 1488 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 624 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 876 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 696 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 1308 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 1272 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 2220 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 468 341
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 876 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 1236 122
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_1_Event_Number/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 984 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 948 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1020 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 1308 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 1524 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 1968 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 324 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 912 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 360 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 2364 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 1380 287
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C2 432 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 180 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 2220 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 2076 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 36 287
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 660 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 1752 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 1524 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 840 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 2256 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 432 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 984 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 1596 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 180 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 768 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 2292 233
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 216 41
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 360 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 1560 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 1860 368
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 36 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 468 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 1896 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 1344 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 2364 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 1128 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 2256 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 1560 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 540 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 0 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 1752 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 1560 287
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C8 696 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 2328 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 624 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 1632 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 396 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 1272 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 1164 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 1704 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 2436 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 1308 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 1668 368
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C12 588 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 1560 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 216 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 108 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 840 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 72 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 1308 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1128 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 2328 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 1488 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 216 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 2004 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 1488 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 540 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 1308 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 1236 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 1380 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 1524 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1200 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 1632 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 1596 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 144 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 2148 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 2328 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 588 122
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0 912 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 2040 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 2436 179
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1 588 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 252 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 1896 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 2328 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 180 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 396 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 360 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 1308 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 732 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 588 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 2292 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 1164 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 984 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 2184 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 1380 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1056 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 1056 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 1560 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 1272 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 1632 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 540 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 804 122
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 876 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 360 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 1272 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 1860 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 1596 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 1488 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 2364 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 1380 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 288 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 2220 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 1344 179
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1 360 14
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C7 732 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 1788 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 72 122
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 432 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 1272 122
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C15 144 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 36 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 1896 341
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1020 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 108 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 1860 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 180 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 1272 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 1092 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 432 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 876 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 1452 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 768 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 1164 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 1344 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1092 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 1452 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 2112 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 288 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 948 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 876 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 1092 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 2148 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 1896 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 540 341
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 588 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 1452 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 660 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 1200 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 2220 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 1416 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 180 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 1524 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 1596 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 1704 287
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C2 216 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 2040 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 804 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 1704 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 2004 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 1200 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 1968 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 324 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 252 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 1236 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 1824 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 1200 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 948 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 180 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 1752 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 2076 41
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C14 504 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 1128 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 2148 368
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C14 144 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 2328 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 1380 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 216 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 1752 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 2148 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 804 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 216 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 1416 149
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 324 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 2220 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 2112 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 0 149
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C6 660 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 1272 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 72 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 1452 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 252 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 2184 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 1128 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 504 95
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C1 72 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 1020 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 624 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 1128 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 732 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1056 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 1452 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 804 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 288 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 1272 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 1632 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 1056 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 252 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 1704 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 1308 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 804 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 1416 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 36 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1020 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 588 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 984 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1164 14
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C1 732 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 2148 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 1704 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 1092 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 1752 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 732 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 1524 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 1632 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 768 179
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1 876 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 2040 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 948 287
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 732 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 72 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 1596 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 72 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 2328 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 504 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 504 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 504 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 1896 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 696 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 504 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 1380 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 540 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 1236 287
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1236 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 2076 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 1020 341
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 0 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 1488 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 2004 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 1752 122
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C4 660 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 2148 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 912 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 1164 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 876 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 2112 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 36 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 732 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 1128 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 432 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 2112 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 1380 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 1524 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 1236 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 144 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 1860 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 912 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 2004 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 1860 149
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C8 72 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 1344 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 2076 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 948 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 1272 179
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C5 108 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 624 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 396 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 1932 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 1896 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 2436 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 624 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 2364 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 1788 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 1824 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 2328 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 804 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 1380 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 396 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 324 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 288 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 1596 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 288 341
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1164 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 1380 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 1788 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 1632 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 1968 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 180 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 984 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 1344 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 948 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 1896 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 1488 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 72 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 288 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 2112 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 2184 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 432 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 360 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 2004 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 324 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 1860 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 540 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 732 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 504 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 912 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 1020 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 588 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 396 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 948 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 1896 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 984 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 288 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 1788 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 252 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 1308 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 840 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 588 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 36 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 2220 287
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C9 0 41
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1092 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 1896 287
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 840 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 1380 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 1632 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 216 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 768 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1164 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 2040 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 2076 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 1236 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 588 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 948 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 840 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 2112 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 396 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 588 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 1056 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 432 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 1752 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 1968 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 1092 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 732 122
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 324 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 1860 314
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 468 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 948 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 876 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 732 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 840 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 2076 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 2040 41
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 468 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 912 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 1020 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 1668 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 1968 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 1560 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 984 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 588 233
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0 624 14
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 180 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 1524 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 360 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 2256 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 1824 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1200 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 144 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1236 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 288 260
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C9 540 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 876 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 804 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 1056 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 1860 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 468 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 1128 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 2004 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 2040 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 1560 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 1668 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 1752 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 696 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 2076 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 984 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 2256 95
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_2_Event_Size/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 948 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 2220 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 624 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 72 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 252 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 2292 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1200 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 1128 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 2436 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 2040 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 1668 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 1860 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 324 314
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_R0C0 396 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 912 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 144 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 432 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 2364 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 396 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 2076 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 1092 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 1968 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 2436 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 36 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 696 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 324 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 1128 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 1452 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 696 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 660 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 1704 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 1020 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 360 206
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_R0C0 288 41
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 396 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0 1001 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_843 372 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 504 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIDPFM1[8] 216 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0 1104 87
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10] 1320 201
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN 468 18
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0 639 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_cry_0 216 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J 1080 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77 444 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC 615 141
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0 954 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1092 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1009 114
set_location Controler_0/gpio_controler_0/Counter_PULSE_s_865 672 27
set_location Data_Block_0/Communication_Builder_0/fsm_timer_s_938 972 135
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1111 90
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3 840 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wrcnt_r_RNI9HHM[13] 240 33
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI14IL 600 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F 504 51
set_location Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_939 852 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0] 710 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIJVP21 204 27
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1 300 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 504 123
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_936 1359 207
set_location Controler_0/ADI_SPI_1/divider_enable_RNI9IIT4 804 24
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_932 984 159
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0 588 141
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 492 15
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2 840 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 528 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 312 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 955 72
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_s_931 973 153
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK 336 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITMRS1_0 492 24
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_s_869 744 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 480 18
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3 732 90
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0] 180 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0 1008 117
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD 432 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 408 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0 414 99
set_location Controler_0/gpio_controler_0/un13_set_pulse_cry_0 672 24
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy 588 18
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3 771 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN 300 27
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_s_930 600 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 182 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 396 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1116 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 408 33
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_937 961 144
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8] 336 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 798 135
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I 437 105
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0 732 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 621 144
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0] 723 18
set_location Controler_0/ADI_SPI_1/un1_counter_1_s_1_871 792 33
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0 840 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F 372 54
set_location Controler_0/ADI_SPI_0/divider_enable_RNI96RV9 780 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0 864 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 456 24
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8] 372 15
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_s_841 504 18
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wdiff_bus_cry_0 624 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 540 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVKKG1[8] 384 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 228 27
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy 857 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 408 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 252 27
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10] 924 150
set_location Controler_0/ADI_SPI_0/addr_counter_RNIOL1QB[31] 804 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNINIF91 408 54
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0 840 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8] 456 9
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 828 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 288 27
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy 396 24
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0 840 69
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 864 60
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_935 1007 153
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_842 444 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_842 348 33
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1 433 54
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter_s_841 312 6
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD 540 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE 1020 141
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD 396 60
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_s_933 948 135
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0 780 45
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0 768 87
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI66AJ 588 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED 756 42
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0 636 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0 660 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 519 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_cry_0 241 36
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_866 651 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A 948 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0 1132 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIEASS 528 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 288 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0 807 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0 693 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 840 132
set_location Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0 950 153
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD 492 18
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3 624 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M 1131 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 324 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 312 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0 480 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK 456 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 984 69
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0 651 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77 516 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 696 78
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0 816 42
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r_RNI2EMF 624 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD 300 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITMRS1 480 24
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0 636 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1081 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMB2N1 217 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_s_640 216 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 324 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1152 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0 792 132
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIRLPL3[8] 252 15
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2 624 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1 660 45
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_934 996 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 978 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIF5GK 240 27
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM 894 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 726 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 948 96
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8] 600 15
set_location Controler_0/ADI_SPI_1/addr_counter_RNIPN52A[31] 828 27
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0 876 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA 852 135
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_867 639 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r_RNI4SLB1 228 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 600 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI 879 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8] 276 42
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_s_868 612 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_843 516 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 342 90
set_location Controler_0/Command_Decoder_0/counter_s_864 540 24
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1 975 141
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_cy 559 54
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 648 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI9TPH2[8] 540 9
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1146 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0 529 36
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2 831 69
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 876 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1032 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8] 396 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVKKG1[8] 264 42
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0] 711 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 480 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNINIF91 528 45
set_location Controler_0/ADI_SPI_0/un1_counter_1_s_1_870 756 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 865 108
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[27] 1922 252
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[35] 2283 276
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[22] 642 237
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[33] 771 336
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[49] 1354 138
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[21] 219 153
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[20] 1587 282
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[2] 2280 150
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[43] 2161 69
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[54] 1347 201
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[59] 915 264
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[55] 447 309
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux 336 54
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[37] 2100 90
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[0] 912 297
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[3] 1275 315
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[56] 399 207
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[32] 403 207
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[1] 216 153
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[42] 1092 267
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[41] 1791 267
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[40] 1423 36
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[18] 1791 174
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[16] 1351 201
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux 456 57
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[48] 1788 174
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[19] 1767 69
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[9] 2121 306
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[58] 1225 315
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[4] 1764 69
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[52] 1771 234
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[8] 1419 36
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[53] 444 309
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[51] 1768 150
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[6] 1939 51
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[17] 1428 96
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[5] 2283 150
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[50] 2280 276
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[26] 784 336
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[11] 1453 336
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[10] 1056 174
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[7] 915 210
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[24] 468 105
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[38] 1860 129
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[57] 219 255
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[25] 216 255
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[36] 1934 267
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[23] 1584 309
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[34] 2053 207
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[39] 912 210
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB10 1744 178
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB11 1750 178
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB12 586 148
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB13 1750 148
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB14 580 121
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB15 586 121
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB16 1744 121
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB17 1750 121
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB18 580 94
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB19 586 94
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB2 1744 259
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB20 1744 94
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB21 1750 94
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB22 580 67
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB23 586 67
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB24 580 40
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB25 586 40
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB26 1744 40
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB27 580 13
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB28 586 13
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB3 1750 259
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB4 586 232
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB5 1744 232
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB6 1750 232
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB7 586 205
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB8 1744 205
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB9 586 178
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0 582 366
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1 1741 366
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB10 1747 312
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB11 576 285
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB12 582 285
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB13 1741 285
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB14 1747 285
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB15 576 258
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB16 582 258
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB17 1741 258
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB18 1747 258
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB19 576 231
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB2 1747 366
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB20 582 231
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB21 1741 231
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB22 1747 231
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB23 576 204
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB24 582 204
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB25 1741 204
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB26 1747 204
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB27 576 177
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB28 582 177
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB29 1741 177
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3 576 339
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB30 1747 177
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB31 576 147
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB32 582 147
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB33 1741 147
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB34 1747 147
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB35 576 120
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB36 582 120
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB37 1741 120
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB38 1747 120
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB39 576 93
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB4 582 339
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB40 582 93
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB41 1741 93
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB42 1747 93
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB43 576 66
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB44 582 66
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45 1741 66
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB46 1747 66
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB47 576 39
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB48 582 39
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB49 1741 39
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB5 1741 339
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB50 1747 39
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB51 576 12
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB52 582 12
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB53 1741 12
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB54 1747 12
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB6 1747 339
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB7 576 312
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB8 582 312
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB9 1741 312
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0 585 66
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB1 579 39
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB2 579 12
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1_RGB0 579 13
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_RGB1_RGB0 576 40
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_RGB1_RGB1 576 13
set_location I_1/U0_RGB1_RGB0 577 39
set_location I_1/U0_RGB1_RGB1 577 12
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_GB0 1169 163
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0 1164 163
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0 432 26
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0 396 26
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0 372 17
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI66AJ_CC_0 588 26
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0 588 20
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0 600 17
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD_CC_0 492 20
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK_CC_0 456 20
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN_CC_0 468 20
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8]_CC_0 456 11
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 456 26
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_842_CC_0 444 20
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 492 17
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 480 20
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD_CC_0 396 62
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F_CC_0 372 56
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNINIF91_CC_0 408 56
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8]_CC_0 276 44
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVKKG1[8]_CC_0 264 44
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_843_CC_0 372 53
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 396 56
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 408 65
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0_CC_0 480 35
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_CC_0 444 35
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 324 38
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 288 44
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 480 38
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_0 300 53
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_1 312 53
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_s_841_CC_0 504 20
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_s_841_CC_1 516 20
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_s_841_CC_2 528 20
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD_CC_0 300 35
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK_CC_0 336 35
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN_CC_0 300 29
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8]_CC_0 336 17
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 312 17
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_842_CC_0 348 35
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 312 35
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 288 29
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD_CC_0 540 53
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F_CC_0 504 53
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNINIF91_CC_0 528 47
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8]_CC_0 396 47
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVKKG1[8]_CC_0 384 53
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_843_CC_0 516 53
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 528 53
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 540 47
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0_CC_0 529 38
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_CC_0 516 35
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 408 35
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 396 38
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 519 38
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 528 38
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_0 433 56
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_1 444 56
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter_s_841_CC_0 312 8
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter_s_841_CC_1 324 8
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter_s_841_CC_2 336 8
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIEASS_CC_0 528 17
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITMRS1_0_CC_0 492 26
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITMRS1_CC_0 480 26
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI9TPH2[8]_CC_0 540 11
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 504 29
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIF5GK_CC_0 240 29
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIJVP21_CC_0 204 29
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r_RNI4SLB1_CC_0 228 26
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIRLPL3[8]_CC_0 252 17
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIDPFM1[8]_CC_0 216 20
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_cry_0_CC_0 216 29
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 252 29
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 228 29
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMB2N1_CC_0 217 38
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMB2N1_CC_1 228 38
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0]_CC_0 180 38
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0]_CC_1 192 38
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 182 44
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_1 192 44
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_s_640_CC_0 216 44
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_s_640_CC_1 228 44
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wrcnt_r_RNI9HHM[13]_CC_0 240 35
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wrcnt_r_RNI9HHM[13]_CC_1 252 35
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_0 241 38
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_1 252 38
set_location Controler_0/ADI_SPI_0/addr_counter_RNIOL1QB[31]_CC_0 804 35
set_location Controler_0/ADI_SPI_0/addr_counter_RNIOL1QB[31]_CC_1 816 35
set_location Controler_0/ADI_SPI_0/addr_counter_RNIOL1QB[31]_CC_2 828 35
set_location Controler_0/ADI_SPI_0/divider_enable_RNI96RV9_CC_0 780 29
set_location Controler_0/ADI_SPI_0/divider_enable_RNI96RV9_CC_1 792 29
set_location Controler_0/ADI_SPI_0/divider_enable_RNI96RV9_CC_2 804 29
set_location Controler_0/ADI_SPI_0/un1_counter_1_s_1_870_CC_0 756 35
set_location Controler_0/ADI_SPI_1/addr_counter_RNIPN52A[31]_CC_0 828 29
set_location Controler_0/ADI_SPI_1/addr_counter_RNIPN52A[31]_CC_1 840 29
set_location Controler_0/ADI_SPI_1/addr_counter_RNIPN52A[31]_CC_2 852 29
set_location Controler_0/ADI_SPI_1/divider_enable_RNI9IIT4_CC_0 804 26
set_location Controler_0/ADI_SPI_1/divider_enable_RNI9IIT4_CC_1 816 26
set_location Controler_0/ADI_SPI_1/divider_enable_RNI9IIT4_CC_2 828 26
set_location Controler_0/ADI_SPI_1/un1_counter_1_s_1_871_CC_0 792 35
set_location Controler_0/Command_Decoder_0/counter_s_864_CC_0 540 26
set_location Controler_0/Command_Decoder_0/counter_s_864_CC_1 552 26
set_location Controler_0/Command_Decoder_0/counter_s_864_CC_2 564 26
set_location Controler_0/gpio_controler_0/Counter_PULSE_s_865_CC_0 672 29
set_location Controler_0/gpio_controler_0/Counter_PULSE_s_865_CC_1 684 29
set_location Controler_0/gpio_controler_0/Counter_PULSE_s_865_CC_2 696 29
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0]_CC_0 723 20
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0]_CC_1 732 20
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0]_CC_0 711 29
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0]_CC_1 720 29
set_location Controler_0/gpio_controler_0/un13_set_pulse_cry_0_CC_0 672 26
set_location Controler_0/gpio_controler_0/un13_set_pulse_cry_0_CC_1 684 26
set_location Controler_0/gpio_controler_0/un13_set_pulse_cry_0_CC_2 696 26
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_866_CC_0 651 29
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_866_CC_1 660 29
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_867_CC_0 639 17
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_867_CC_1 648 17
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0_CC_0 651 26
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0_CC_1 660 26
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_0 639 20
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_1 648 20
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_s_869_CC_0 744 29
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_s_868_CC_0 612 47
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_s_931_CC_0 973 155
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_s_933_CC_0 948 137
set_location Data_Block_0/Communication_Builder_0/fsm_timer_s_938_CC_0 972 137
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_932_CC_0 984 161
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_932_CC_1 996 161
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10]_CC_0 1320 203
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10]_CC_1 1332 203
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10]_CC_0 924 152
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10]_CC_1 936 152
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_CC_0 954 152
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_CC_1 960 152
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_CC_2 972 152
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1_CC_0 975 143
set_location Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0_CC_0 950 155
set_location Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0_CC_1 960 155
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI14IL_CC_0 600 56
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI14IL_CC_1 612 56
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r_RNI2EMF_CC_0 624 62
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r_RNI2EMF_CC_1 636 62
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_cy_CC_0 559 56
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_cy_CC_1 564 56
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 648 62
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_1 660 62
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_s_930_CC_0 600 53
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_s_930_CC_1 612 53
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_0 624 56
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_1 636 56
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_935_CC_0 1007 155
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_935_CC_1 1008 155
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_935_CC_2 1020 155
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_934_CC_0 996 152
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_937_CC_0 961 146
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_937_CC_1 972 146
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_936_CC_0 1359 209
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_936_CC_1 1368 209
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0_CC_0 1132 47
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0_CC_1 1140 47
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_CC_0 1080 44
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_CC_1 1092 44
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1116 44
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1128 44
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1092 26
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1104 26
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1081 47
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1092 47
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0_CC_0 864 107
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0_CC_1 876 107
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_CC_0 879 101
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_CC_1 888 101
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 726 80
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 732 80
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 696 80
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 708 80
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 865 110
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 876 110
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0_CC_0 1008 119
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0_CC_1 1020 119
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_CC_0 1020 143
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_CC_1 1032 143
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1032 119
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1044 119
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 948 98
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 960 98
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1009 116
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1020 116
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0_CC_0 792 134
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0_CC_1 804 134
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_CC_0 852 137
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_CC_1 864 137
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 840 134
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 852 134
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 828 137
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 840 137
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 798 137
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 804 137
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0 816 44
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1 828 44
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0 732 89
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_1 744 89
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0 840 92
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1 852 92
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0 768 89
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_1 780 89
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0_CC_0 588 143
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0_CC_1 600 143
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_CC_0 615 143
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_CC_1 624 143
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 621 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 624 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 504 125
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 516 125
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 600 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 612 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0_CC_0 1001 74
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0_CC_1 1008 74
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_CC_0 948 71
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_CC_1 960 71
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 978 65
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 984 65
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 984 71
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 996 71
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 955 74
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 960 74
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0_CC_0 1104 89
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0_CC_1 1116 89
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_CC_0 1131 89
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_CC_1 1140 89
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1146 92
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1152 92
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1152 89
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1164 89
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1111 92
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1116 92
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0_CC_0 414 101
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0_CC_1 420 101
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_CC_0 437 107
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_CC_1 444 107
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 342 92
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 348 92
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 324 92
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 336 92
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 408 98
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 420 98
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0 636 92
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1 648 92
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0 840 47
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_1 852 47
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0 840 71
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1 852 71
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0 636 83
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_1 648 83
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3_CC_0 732 92
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2_CC_0 840 98
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3_CC_0 771 92
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2_CC_0 624 92
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3_CC_0 840 44
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2_CC_0 831 71
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3_CC_0 624 83
set_location Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_939_CC_0 852 44
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0 876 65
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_1 888 65
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0 894 62
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_1 900 62
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 876 17
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 888 17
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy_CC_0 857 17
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy_CC_1 864 17
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 864 62
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 876 62
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0 710 47
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1 720 47
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2 732 47
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0 693 44
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1 696 44
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2 708 44
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_3 720 44
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0 660 44
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1 672 44
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2 684 44
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0 660 47
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1 672 47
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_2 684 47
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0 756 44
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1 768 44
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2 780 44
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0 780 47
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1 792 47
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0 807 47
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_1 816 47
