$comment
	File created using the following command:
		vcd file MIC1.msim.vcd -direction
$end
$date
	Mon Apr 08 16:56:26 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ULA_1BIT_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var reg 1 # CIN $end
$var reg 1 $ ENA $end
$var reg 1 % ENB $end
$var reg 1 & F0 $end
$var reg 1 ' F1 $end
$var reg 1 ( INVA $end
$var wire 1 ) COUT $end
$var wire 1 * SOMA $end
$var wire 1 + sampler $end
$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 B~combout $end
$var wire 1 3 ENB~combout $end
$var wire 1 4 inst3~combout $end
$var wire 1 5 A~combout $end
$var wire 1 6 ENA~combout $end
$var wire 1 7 inst2~combout $end
$var wire 1 8 INVA~combout $end
$var wire 1 9 CIN~combout $end
$var wire 1 : inst16~0_combout $end
$var wire 1 ; F1~combout $end
$var wire 1 < F0~combout $end
$var wire 1 = inst16~1_combout $end
$var wire 1 > inst19|inst6~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
0#
1$
1%
0&
1'
0(
x)
x*
x+
0,
1-
x.
1/
10
11
02
13
x4
15
16
x7
08
09
x:
1;
0<
x=
x>
$end
#6252
17
#6345
04
#7245
1:
#7390
0>
#8226
1=
#11468
0)
#12303
1*
#40000
0!
1"
0+
#40934
12
#40954
05
#46968
07
#47279
14
#47961
0:
#80000
1!
1+
#80954
15
#86968
17
#87960
1>
#87961
1:
#92038
1)
#120000
0'
0+
#121070
0;
#130000
0"
0!
1+
#130934
02
#130954
05
#136968
07
#137279
04
#137960
0>
#137961
0:
#138325
0=
#142038
0)
#142402
0*
#190000
0$
0%
0+
#190904
03
06
#1000000
