 ==  Bambu executed with: bambu -O2 -falign-loops -fno-cse-follow-jumps -fno-dce -fno-gcse-lm -fno-inline-functions-called-once -fno-schedule-insns2 -fno-tree-ccp -fno-tree-copyrename -funroll-all-loops -I/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_INT/kruskal/includes/values_50 --simulate --simulator=VERILATOR --clock-period=5 --device-name=xc7a100t-1csg324-VVD /home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x//SLIDE-x-BENCH/KERNEL/kruskal/frst.c 


********************************************************************************
                    ____                  _
                   | __ )  __ _ _ __ ___ | |_   _   _
                   |  _ \ / _` | '_ ` _ \| '_ \| | | |
                   | |_) | (_| | | | | | | |_) | |_| |
                   |____/ \__,_|_| |_| |_|_.__/ \__,_|

********************************************************************************
                         High-Level Synthesis Tool

                         Politecnico di Milano - DEIB
                          System Architectures Group
********************************************************************************
                Copyright (C) 2004-2020 Politecnico di Milano
Version: PandA 0.9.7-dev - Revision 151822f6eb6b28b68ef7cde4c7c3c0add185ed9d-panda-0.9.7-dev

Target technology = FPGA
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
  The top function inferred from the specification is: main
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

  Functions to be synthesized:
    is_connected
    find_min
    make_non_oriented
    count_edges
    kruskal
    main


  Memory allocation information:
    BRAM bitsize: 8
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 16
    ADDRESS bus bitsize: 9
    SIZE bus bitsize: 5
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 320
    Internally allocated memory: 320
  Time to perform memory allocation: 0.00 seconds


  Memory allocation information:
    BRAM bitsize: 8
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 16
    ADDRESS bus bitsize: 9
    SIZE bus bitsize: 5
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 320
    Internally allocated memory: 320
  Time to perform memory allocation: 0.00 seconds


  Module allocation information for function count_edges:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.06 seconds


  Module allocation information for function find_min:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.10 seconds


  Module allocation information for function is_connected:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.04 seconds


  Module allocation information for function make_non_oriented:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.10 seconds


  Scheduling Information of function count_edges:
    Number of control steps: 10
    Minimum slack: 0.16099999699999945
    Estimated max frequency (MHz): 206.65426728250404
  Time to perform scheduling: 0.07 seconds


  State Transition Graph Information of function count_edges:
    Number of states: 8
    Minimum number of cycles: 7
    Maximum number of cycles 8
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function find_min:
    Number of control steps: 11
    Minimum slack: 0.080899999999994532
    Estimated max frequency (MHz): 203.28921957268582
  Time to perform scheduling: 0.13 seconds


  State Transition Graph Information of function find_min:
    Number of states: 9
    Minimum number of cycles: 8
    Maximum number of cycles 9
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function is_connected:
    Number of control steps: 18
    Minimum slack: 0.16679999900000031
    Estimated max frequency (MHz): 206.90225932986382
  Time to perform scheduling: 0.03 seconds


  State Transition Graph Information of function is_connected:
    Number of states: 16
    Minimum number of cycles: 6
    Maximum number of cycles 14
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function make_non_oriented:
    Number of control steps: 20
    Minimum slack: 0.16099999699999945
    Estimated max frequency (MHz): 206.65426728250404
  Time to perform scheduling: 0.02 seconds


  State Transition Graph Information of function make_non_oriented:
    Number of states: 18
    Minimum number of cycles: 12
    Maximum number of cycles 18
    Done port is registered
  Time to perform creation of STG: 0.01 seconds


  Easy binding information for function count_edges:
    Bound operations:89/108
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function find_min:
    Bound operations:123/158
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function is_connected:
    Bound operations:90/102
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function make_non_oriented:
    Bound operations:74/99
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function count_edges:
    Number of storage values inserted: 48
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function find_min:
    Number of storage values inserted: 95
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function is_connected:
    Number of storage values inserted: 40
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function make_non_oriented:
    Number of storage values inserted: 42
  Time to compute storage value information: 0.00 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 45 registers(LB:19)
  Time to perform register binding: 0.01 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 47 registers(LB:19)
  Time to perform register binding: 0.00 seconds


  Module binding information for function count_edges:
    Number of modules instantiated: 104
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 413
    Estimated area of MUX21: 165
    Total estimated area: 578
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.01 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.01 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 47 registers(LB:19)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function count_edges:
    Number of allocated multiplexers (2-to-1 equivalent): 8
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function count_edges: 132

  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 84 registers(LB:53)
  Time to perform register binding: 0.02 seconds


  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 93 registers(LB:53)
  Time to perform register binding: 0.02 seconds


  Module binding information for function find_min:
    Number of modules instantiated: 152
    Number of possible conflicts for possible false paths introduced by resource sharing: 6
    Estimated resources area (no Muxes and address logic): 1682
    Estimated area of MUX21: 264
    Total estimated area: 1946
    Estimated number of DSPs: 0
    Slack computed in 0.01 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.02 seconds
    Clique covering computation completed in 0.02 seconds
  Time to perform module binding: 0.05 seconds


  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 93 registers(LB:53)
  Time to perform register binding: 0.02 seconds


  Connection Binding Information for function find_min:
    Number of allocated multiplexers (2-to-1 equivalent): 10
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function find_min: 307

  Module allocation information for function kruskal:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.10 seconds


  Scheduling Information of function kruskal:
    Number of control steps: 34
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.05 seconds


  State Transition Graph Information of function kruskal:
    Number of states: 34
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function kruskal:
    Bound operations:97/141
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function kruskal:
    Number of storage values inserted: 47
  Time to compute storage value information: 0.00 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 40 registers(LB:12)
  Time to perform register binding: 0.01 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 40 registers(LB:12)
  Time to perform register binding: 0.00 seconds


  Module binding information for function is_connected:
    Number of modules instantiated: 96
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 244
    Estimated area of MUX21: 166
    Total estimated area: 410
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.01 seconds
    Clique covering computation completed in 0.01 seconds
  Time to perform module binding: 0.02 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 40 registers(LB:12)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function is_connected:
    Number of allocated multiplexers (2-to-1 equivalent): 12
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function is_connected: 94

  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 44 registers(LB:28)
  Time to perform register binding: 0.00 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 45 registers(LB:28)
  Time to perform register binding: 0.00 seconds


  Module binding information for function kruskal:
    Number of modules instantiated: 130
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 9056
    Estimated area of MUX21: 300
    Total estimated area: 9356
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.01 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.01 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 45 registers(LB:28)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function kruskal:
    Number of allocated multiplexers (2-to-1 equivalent): 14
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function kruskal: 263

  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 39 registers(LB:23)
  Time to perform register binding: 0.00 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 38 registers(LB:23)
  Time to perform register binding: 0.01 seconds


  Module binding information for function make_non_oriented:
    Number of modules instantiated: 81
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 369
    Estimated area of MUX21: 402
    Total estimated area: 771
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.01 seconds
  Time to perform module binding: 0.01 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 38 registers(LB:23)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function make_non_oriented:
    Number of allocated multiplexers (2-to-1 equivalent): 37
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function make_non_oriented: 259

  Module allocation information for function main:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.02 seconds


  Scheduling Information of function main:
    Number of control steps: 9
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function main:
    Number of states: 10
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function main:
    Bound operations:13/15
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function main:
    Number of storage values inserted: 4
  Time to compute storage value information: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 4 registers(LB:3)
  Time to perform register binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 4 registers(LB:3)
  Time to perform register binding: 0.00 seconds


  Module binding information for function main:
    Number of modules instantiated: 15
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 7845
    Estimated area of MUX21: 0
    Total estimated area: 7845
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 4 registers(LB:3)
  Time to perform register binding: 0.00 seconds

  Total number of flip-flops in function main: 22
[0mWarning: XML file "/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_INT/kruskal/files/values_50/test.xml" cannot be opened, creating a stub with random values
Warning: Simulation completed but it is not possible to determine if it is correct!
  Total cycles             : 114 cycles
  Number of executions     : 1
  Average execution        : 114 cycles
