0.6
2017.3
Oct  4 2017
20:11:37
C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/BenPPUSim/PPUSim/PPUSim.sim/sim_1/behav/xsim/glbl.v,1507081072,verilog,,,,glbl,,xil_defaultlib,,,,,,
C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/BenPPUSim/PPUSim/PPUSim.srcs/sources_1/new/TestBench_PPU.sv,1511143765,systemVerilog,,C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/SN74LS373N.sv,,TestBench_PPU,,xil_defaultlib,C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include,,,,,
C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv,1511143084,systemVerilog,,C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/BenPPUSim/PPUSim/PPUSim.srcs/sources_1/new/TestBench_PPU.sv,,LoopyScrolling;MemFetcher;MemoryStuffs;NES2C02;NesPpu;SpriteSelector;TileFetcher,,xil_defaultlib,C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include,,,,,
C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/SN74LS373N.sv,1511134180,systemVerilog,,,,SN74LS373N,,xil_defaultlib,C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include,,,,,
