// Seed: 1559376836
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  not (id_2, id_3);
  module_0(
      id_3, id_2, id_2, id_1, id_3, id_2
  );
endmodule
module module_0 (
    input  tri  id_0,
    output tri0 id_1
);
  wire id_3;
  module_0(
      id_3, id_3, id_3, id_3, id_3, id_3
  );
  wire module_2;
  tri1 id_4;
  assign id_4 = (id_0);
endmodule
