
GPS_TEST.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007298  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000548  080073a8  080073a8  000173a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080078f0  080078f0  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  080078f0  080078f0  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  080078f0  080078f0  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080078f0  080078f0  000178f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080078f4  080078f4  000178f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  080078f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000021c  200001e0  08007ad8  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200003fc  08007ad8  000203fc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009496  00000000  00000000  00020209  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001dfb  00000000  00000000  0002969f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000780  00000000  00000000  0002b4a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000688  00000000  00000000  0002bc20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018436  00000000  00000000  0002c2a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009076  00000000  00000000  000446de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083ec7  00000000  00000000  0004d754  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d161b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003200  00000000  00000000  000d1670  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e0 	.word	0x200001e0
 800012c:	00000000 	.word	0x00000000
 8000130:	08007390 	.word	0x08007390

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e4 	.word	0x200001e4
 800014c:	08007390 	.word	0x08007390

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_d2lz>:
 8000b68:	b538      	push	{r3, r4, r5, lr}
 8000b6a:	460c      	mov	r4, r1
 8000b6c:	4605      	mov	r5, r0
 8000b6e:	4621      	mov	r1, r4
 8000b70:	4628      	mov	r0, r5
 8000b72:	2200      	movs	r2, #0
 8000b74:	2300      	movs	r3, #0
 8000b76:	f7ff ff21 	bl	80009bc <__aeabi_dcmplt>
 8000b7a:	b928      	cbnz	r0, 8000b88 <__aeabi_d2lz+0x20>
 8000b7c:	4628      	mov	r0, r5
 8000b7e:	4621      	mov	r1, r4
 8000b80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b84:	f000 b80a 	b.w	8000b9c <__aeabi_d2ulz>
 8000b88:	4628      	mov	r0, r5
 8000b8a:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8000b8e:	f000 f805 	bl	8000b9c <__aeabi_d2ulz>
 8000b92:	4240      	negs	r0, r0
 8000b94:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b98:	bd38      	pop	{r3, r4, r5, pc}
 8000b9a:	bf00      	nop

08000b9c <__aeabi_d2ulz>:
 8000b9c:	b5d0      	push	{r4, r6, r7, lr}
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	4b0b      	ldr	r3, [pc, #44]	; (8000bd0 <__aeabi_d2ulz+0x34>)
 8000ba2:	4606      	mov	r6, r0
 8000ba4:	460f      	mov	r7, r1
 8000ba6:	f7ff fc97 	bl	80004d8 <__aeabi_dmul>
 8000baa:	f7ff ff6d 	bl	8000a88 <__aeabi_d2uiz>
 8000bae:	4604      	mov	r4, r0
 8000bb0:	f7ff fc18 	bl	80003e4 <__aeabi_ui2d>
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	4b07      	ldr	r3, [pc, #28]	; (8000bd4 <__aeabi_d2ulz+0x38>)
 8000bb8:	f7ff fc8e 	bl	80004d8 <__aeabi_dmul>
 8000bbc:	4602      	mov	r2, r0
 8000bbe:	460b      	mov	r3, r1
 8000bc0:	4630      	mov	r0, r6
 8000bc2:	4639      	mov	r1, r7
 8000bc4:	f7ff fad0 	bl	8000168 <__aeabi_dsub>
 8000bc8:	f7ff ff5e 	bl	8000a88 <__aeabi_d2uiz>
 8000bcc:	4621      	mov	r1, r4
 8000bce:	bdd0      	pop	{r4, r6, r7, pc}
 8000bd0:	3df00000 	.word	0x3df00000
 8000bd4:	41f00000 	.word	0x41f00000

08000bd8 <GPS_Init>:
 
  return decDeg;
}
//##################################################################################################################
void	GPS_Init(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	af00      	add	r7, sp, #0
	GPS.rxIndex=0;
 8000bdc:	4b05      	ldr	r3, [pc, #20]	; (8000bf4 <GPS_Init+0x1c>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	f8a3 2100 	strh.w	r2, [r3, #256]	; 0x100
	HAL_UART_Receive_IT(&_GPS_USART,&GPS.rxTmp,1);	
 8000be4:	2201      	movs	r2, #1
 8000be6:	4904      	ldr	r1, [pc, #16]	; (8000bf8 <GPS_Init+0x20>)
 8000be8:	4804      	ldr	r0, [pc, #16]	; (8000bfc <GPS_Init+0x24>)
 8000bea:	f001 fb8a 	bl	8002302 <HAL_UART_Receive_IT>
}
 8000bee:	bf00      	nop
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	20000208 	.word	0x20000208
 8000bf8:	2000030a 	.word	0x2000030a
 8000bfc:	200003a8 	.word	0x200003a8

08000c00 <GPS_CallBack>:
//##################################################################################################################
void	GPS_CallBack(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	af00      	add	r7, sp, #0
	GPS.LastTime=HAL_GetTick();
 8000c04:	f000 fc04 	bl	8001410 <HAL_GetTick>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	4a10      	ldr	r2, [pc, #64]	; (8000c4c <GPS_CallBack+0x4c>)
 8000c0c:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
	if(GPS.rxIndex < sizeof(GPS.rxBuffer)-2)
 8000c10:	4b0e      	ldr	r3, [pc, #56]	; (8000c4c <GPS_CallBack+0x4c>)
 8000c12:	f8b3 3100 	ldrh.w	r3, [r3, #256]	; 0x100
 8000c16:	2bfd      	cmp	r3, #253	; 0xfd
 8000c18:	d810      	bhi.n	8000c3c <GPS_CallBack+0x3c>
	{
		GPS.rxBuffer[GPS.rxIndex] = GPS.rxTmp;
 8000c1a:	4b0c      	ldr	r3, [pc, #48]	; (8000c4c <GPS_CallBack+0x4c>)
 8000c1c:	f8b3 3100 	ldrh.w	r3, [r3, #256]	; 0x100
 8000c20:	461a      	mov	r2, r3
 8000c22:	4b0a      	ldr	r3, [pc, #40]	; (8000c4c <GPS_CallBack+0x4c>)
 8000c24:	f893 1102 	ldrb.w	r1, [r3, #258]	; 0x102
 8000c28:	4b08      	ldr	r3, [pc, #32]	; (8000c4c <GPS_CallBack+0x4c>)
 8000c2a:	5499      	strb	r1, [r3, r2]
		GPS.rxIndex++;
 8000c2c:	4b07      	ldr	r3, [pc, #28]	; (8000c4c <GPS_CallBack+0x4c>)
 8000c2e:	f8b3 3100 	ldrh.w	r3, [r3, #256]	; 0x100
 8000c32:	3301      	adds	r3, #1
 8000c34:	b29a      	uxth	r2, r3
 8000c36:	4b05      	ldr	r3, [pc, #20]	; (8000c4c <GPS_CallBack+0x4c>)
 8000c38:	f8a3 2100 	strh.w	r2, [r3, #256]	; 0x100
	}	
	HAL_UART_Receive_IT(&_GPS_USART,&GPS.rxTmp,1);
 8000c3c:	2201      	movs	r2, #1
 8000c3e:	4904      	ldr	r1, [pc, #16]	; (8000c50 <GPS_CallBack+0x50>)
 8000c40:	4804      	ldr	r0, [pc, #16]	; (8000c54 <GPS_CallBack+0x54>)
 8000c42:	f001 fb5e 	bl	8002302 <HAL_UART_Receive_IT>
}
 8000c46:	bf00      	nop
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	20000208 	.word	0x20000208
 8000c50:	2000030a 	.word	0x2000030a
 8000c54:	200003a8 	.word	0x200003a8

08000c58 <GPS_Process>:
//##################################################################################################################
void	GPS_Process(void)
{
 8000c58:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000c5c:	b084      	sub	sp, #16
 8000c5e:	af00      	add	r7, sp, #0
	if( (HAL_GetTick()-GPS.LastTime>50) && (GPS.rxIndex>0))
 8000c60:	f000 fbd6 	bl	8001410 <HAL_GetTick>
 8000c64:	4602      	mov	r2, r0
 8000c66:	4b5c      	ldr	r3, [pc, #368]	; (8000dd8 <GPS_Process+0x180>)
 8000c68:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8000c6c:	1ad3      	subs	r3, r2, r3
 8000c6e:	2b32      	cmp	r3, #50	; 0x32
 8000c70:	f240 80a8 	bls.w	8000dc4 <GPS_Process+0x16c>
 8000c74:	4b58      	ldr	r3, [pc, #352]	; (8000dd8 <GPS_Process+0x180>)
 8000c76:	f8b3 3100 	ldrh.w	r3, [r3, #256]	; 0x100
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	f000 80a2 	beq.w	8000dc4 <GPS_Process+0x16c>
		char 	*token;
		char	tmp[5];
		#if (_GPS_DEBUG==1)
		printf("%s",GPS.rxBuffer);
		#endif
		str=strstr((char*)GPS.rxBuffer,"$GPGGA,");
 8000c80:	4956      	ldr	r1, [pc, #344]	; (8000ddc <GPS_Process+0x184>)
 8000c82:	4855      	ldr	r0, [pc, #340]	; (8000dd8 <GPS_Process+0x180>)
 8000c84:	f002 fd12 	bl	80036ac <strstr>
 8000c88:	60f8      	str	r0, [r7, #12]
		if(str!=NULL){
 8000c8a:	68fb      	ldr	r3, [r7, #12]
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	f000 808f 	beq.w	8000db0 <GPS_Process+0x158>
			token = strtok(str, ",");
 8000c92:	4953      	ldr	r1, [pc, #332]	; (8000de0 <GPS_Process+0x188>)
 8000c94:	68f8      	ldr	r0, [r7, #12]
 8000c96:	f003 fb49 	bl	800432c <strtok>
 8000c9a:	60b8      	str	r0, [r7, #8]
		   /* walk through other tokens */
		   if( token != NULL ) {
 8000c9c:	68bb      	ldr	r3, [r7, #8]
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	f000 8086 	beq.w	8000db0 <GPS_Process+0x158>
			   GPS.GPGGA.DATA_TYPE = token;
 8000ca4:	4a4c      	ldr	r2, [pc, #304]	; (8000dd8 <GPS_Process+0x180>)
 8000ca6:	68bb      	ldr	r3, [r7, #8]
 8000ca8:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
			   token = strtok(NULL, ",");
 8000cac:	494c      	ldr	r1, [pc, #304]	; (8000de0 <GPS_Process+0x188>)
 8000cae:	2000      	movs	r0, #0
 8000cb0:	f003 fb3c 	bl	800432c <strtok>
 8000cb4:	60b8      	str	r0, [r7, #8]

			   GPS.GPGGA.UTC_Hour = token;
 8000cb6:	4a48      	ldr	r2, [pc, #288]	; (8000dd8 <GPS_Process+0x180>)
 8000cb8:	68bb      	ldr	r3, [r7, #8]
 8000cba:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
			   token = strtok(NULL, ",");
 8000cbe:	4948      	ldr	r1, [pc, #288]	; (8000de0 <GPS_Process+0x188>)
 8000cc0:	2000      	movs	r0, #0
 8000cc2:	f003 fb33 	bl	800432c <strtok>
 8000cc6:	60b8      	str	r0, [r7, #8]

//			   GPS.GPGGA.Status = token;
//			   token = strtok(NULL, ",");

			   GPS.GPGGA.Latitude = floor(strtod(token, NULL) / 100) + (strtod(token, NULL) - floor(strtod(token, NULL) / 100) * 100)/100;
 8000cc8:	2100      	movs	r1, #0
 8000cca:	68b8      	ldr	r0, [r7, #8]
 8000ccc:	f003 fb22 	bl	8004314 <strtod>
 8000cd0:	f04f 0200 	mov.w	r2, #0
 8000cd4:	4b43      	ldr	r3, [pc, #268]	; (8000de4 <GPS_Process+0x18c>)
 8000cd6:	f7ff fd29 	bl	800072c <__aeabi_ddiv>
 8000cda:	4602      	mov	r2, r0
 8000cdc:	460b      	mov	r3, r1
 8000cde:	4610      	mov	r0, r2
 8000ce0:	4619      	mov	r1, r3
 8000ce2:	f006 fad5 	bl	8007290 <floor>
 8000ce6:	4604      	mov	r4, r0
 8000ce8:	460d      	mov	r5, r1
 8000cea:	2100      	movs	r1, #0
 8000cec:	68b8      	ldr	r0, [r7, #8]
 8000cee:	f003 fb11 	bl	8004314 <strtod>
 8000cf2:	4680      	mov	r8, r0
 8000cf4:	4689      	mov	r9, r1
 8000cf6:	2100      	movs	r1, #0
 8000cf8:	68b8      	ldr	r0, [r7, #8]
 8000cfa:	f003 fb0b 	bl	8004314 <strtod>
 8000cfe:	f04f 0200 	mov.w	r2, #0
 8000d02:	4b38      	ldr	r3, [pc, #224]	; (8000de4 <GPS_Process+0x18c>)
 8000d04:	f7ff fd12 	bl	800072c <__aeabi_ddiv>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4610      	mov	r0, r2
 8000d0e:	4619      	mov	r1, r3
 8000d10:	f006 fabe 	bl	8007290 <floor>
 8000d14:	f04f 0200 	mov.w	r2, #0
 8000d18:	4b32      	ldr	r3, [pc, #200]	; (8000de4 <GPS_Process+0x18c>)
 8000d1a:	f7ff fbdd 	bl	80004d8 <__aeabi_dmul>
 8000d1e:	4602      	mov	r2, r0
 8000d20:	460b      	mov	r3, r1
 8000d22:	4640      	mov	r0, r8
 8000d24:	4649      	mov	r1, r9
 8000d26:	f7ff fa1f 	bl	8000168 <__aeabi_dsub>
 8000d2a:	4602      	mov	r2, r0
 8000d2c:	460b      	mov	r3, r1
 8000d2e:	4610      	mov	r0, r2
 8000d30:	4619      	mov	r1, r3
 8000d32:	f04f 0200 	mov.w	r2, #0
 8000d36:	4b2b      	ldr	r3, [pc, #172]	; (8000de4 <GPS_Process+0x18c>)
 8000d38:	f7ff fcf8 	bl	800072c <__aeabi_ddiv>
 8000d3c:	4602      	mov	r2, r0
 8000d3e:	460b      	mov	r3, r1
 8000d40:	4620      	mov	r0, r4
 8000d42:	4629      	mov	r1, r5
 8000d44:	f7ff fa12 	bl	800016c <__adddf3>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4610      	mov	r0, r2
 8000d4e:	4619      	mov	r1, r3
 8000d50:	f7ff feba 	bl	8000ac8 <__aeabi_d2f>
 8000d54:	4603      	mov	r3, r0
 8000d56:	4a20      	ldr	r2, [pc, #128]	; (8000dd8 <GPS_Process+0x180>)
 8000d58:	f8c2 3118 	str.w	r3, [r2, #280]	; 0x118
			   token = strtok(NULL, ",");
 8000d5c:	4920      	ldr	r1, [pc, #128]	; (8000de0 <GPS_Process+0x188>)
 8000d5e:	2000      	movs	r0, #0
 8000d60:	f003 fae4 	bl	800432c <strtok>
 8000d64:	60b8      	str	r0, [r7, #8]

			   GPS.GPGGA.NS_Indicator = token;
 8000d66:	4a1c      	ldr	r2, [pc, #112]	; (8000dd8 <GPS_Process+0x180>)
 8000d68:	68bb      	ldr	r3, [r7, #8]
 8000d6a:	f8c2 3128 	str.w	r3, [r2, #296]	; 0x128
			   token = strtok(NULL, ",");
 8000d6e:	491c      	ldr	r1, [pc, #112]	; (8000de0 <GPS_Process+0x188>)
 8000d70:	2000      	movs	r0, #0
 8000d72:	f003 fadb 	bl	800432c <strtok>
 8000d76:	60b8      	str	r0, [r7, #8]

			   GPS.GPGGA.Longitude = strtod(token, NULL);
 8000d78:	2100      	movs	r1, #0
 8000d7a:	68b8      	ldr	r0, [r7, #8]
 8000d7c:	f003 faca 	bl	8004314 <strtod>
 8000d80:	4602      	mov	r2, r0
 8000d82:	460b      	mov	r3, r1
 8000d84:	4610      	mov	r0, r2
 8000d86:	4619      	mov	r1, r3
 8000d88:	f7ff fe9e 	bl	8000ac8 <__aeabi_d2f>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	4a12      	ldr	r2, [pc, #72]	; (8000dd8 <GPS_Process+0x180>)
 8000d90:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c
			   token = strtok(NULL, ",");
 8000d94:	4912      	ldr	r1, [pc, #72]	; (8000de0 <GPS_Process+0x188>)
 8000d96:	2000      	movs	r0, #0
 8000d98:	f003 fac8 	bl	800432c <strtok>
 8000d9c:	60b8      	str	r0, [r7, #8]

			   GPS.GPGGA.EW_Indicator = token;
 8000d9e:	4a0e      	ldr	r2, [pc, #56]	; (8000dd8 <GPS_Process+0x180>)
 8000da0:	68bb      	ldr	r3, [r7, #8]
 8000da2:	f8c2 3138 	str.w	r3, [r2, #312]	; 0x138
			   token = strtok(NULL, ",");
 8000da6:	490e      	ldr	r1, [pc, #56]	; (8000de0 <GPS_Process+0x188>)
 8000da8:	2000      	movs	r0, #0
 8000daa:	f003 fabf 	bl	800432c <strtok>
 8000dae:	60b8      	str	r0, [r7, #8]
		   }

		}		
		memset(GPS.rxBuffer,0,sizeof(GPS.rxBuffer));
 8000db0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000db4:	2100      	movs	r1, #0
 8000db6:	4808      	ldr	r0, [pc, #32]	; (8000dd8 <GPS_Process+0x180>)
 8000db8:	f001 fdda 	bl	8002970 <memset>
		GPS.rxIndex=0;
 8000dbc:	4b06      	ldr	r3, [pc, #24]	; (8000dd8 <GPS_Process+0x180>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	f8a3 2100 	strh.w	r2, [r3, #256]	; 0x100
	}
	HAL_UART_Receive_IT(&_GPS_USART,&GPS.rxTmp,1);
 8000dc4:	2201      	movs	r2, #1
 8000dc6:	4908      	ldr	r1, [pc, #32]	; (8000de8 <GPS_Process+0x190>)
 8000dc8:	4808      	ldr	r0, [pc, #32]	; (8000dec <GPS_Process+0x194>)
 8000dca:	f001 fa9a 	bl	8002302 <HAL_UART_Receive_IT>
}
 8000dce:	bf00      	nop
 8000dd0:	3710      	adds	r7, #16
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8000dd8:	20000208 	.word	0x20000208
 8000ddc:	080073a8 	.word	0x080073a8
 8000de0:	080073b0 	.word	0x080073b0
 8000de4:	40590000 	.word	0x40590000
 8000de8:	2000030a 	.word	0x2000030a
 8000dec:	200003a8 	.word	0x200003a8

08000df0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000df0:	b480      	push	{r7}
 8000df2:	b083      	sub	sp, #12
 8000df4:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000df6:	4b0e      	ldr	r3, [pc, #56]	; (8000e30 <MX_GPIO_Init+0x40>)
 8000df8:	699b      	ldr	r3, [r3, #24]
 8000dfa:	4a0d      	ldr	r2, [pc, #52]	; (8000e30 <MX_GPIO_Init+0x40>)
 8000dfc:	f043 0320 	orr.w	r3, r3, #32
 8000e00:	6193      	str	r3, [r2, #24]
 8000e02:	4b0b      	ldr	r3, [pc, #44]	; (8000e30 <MX_GPIO_Init+0x40>)
 8000e04:	699b      	ldr	r3, [r3, #24]
 8000e06:	f003 0320 	and.w	r3, r3, #32
 8000e0a:	607b      	str	r3, [r7, #4]
 8000e0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e0e:	4b08      	ldr	r3, [pc, #32]	; (8000e30 <MX_GPIO_Init+0x40>)
 8000e10:	699b      	ldr	r3, [r3, #24]
 8000e12:	4a07      	ldr	r2, [pc, #28]	; (8000e30 <MX_GPIO_Init+0x40>)
 8000e14:	f043 0304 	orr.w	r3, r3, #4
 8000e18:	6193      	str	r3, [r2, #24]
 8000e1a:	4b05      	ldr	r3, [pc, #20]	; (8000e30 <MX_GPIO_Init+0x40>)
 8000e1c:	699b      	ldr	r3, [r3, #24]
 8000e1e:	f003 0304 	and.w	r3, r3, #4
 8000e22:	603b      	str	r3, [r7, #0]
 8000e24:	683b      	ldr	r3, [r7, #0]

}
 8000e26:	bf00      	nop
 8000e28:	370c      	adds	r7, #12
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bc80      	pop	{r7}
 8000e2e:	4770      	bx	lr
 8000e30:	40021000 	.word	0x40021000

08000e34 <HAL_UART_RxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b082      	sub	sp, #8
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
  GPS_CallBack();
 8000e3c:	f7ff fee0 	bl	8000c00 <GPS_CallBack>
}
 8000e40:	bf00      	nop
 8000e42:	3708      	adds	r7, #8
 8000e44:	46bd      	mov	sp, r7
 8000e46:	bd80      	pop	{r7, pc}

08000e48 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e4c:	f000 fa88 	bl	8001360 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e50:	f000 f80b 	bl	8000e6a <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e54:	f7ff ffcc 	bl	8000df0 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000e58:	f000 f97c 	bl	8001154 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000e5c:	f000 f9a4 	bl	80011a8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  GPS_Init();
 8000e60:	f7ff feba 	bl	8000bd8 <GPS_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  GPS_Process();
 8000e64:	f7ff fef8 	bl	8000c58 <GPS_Process>
 8000e68:	e7fc      	b.n	8000e64 <main+0x1c>

08000e6a <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e6a:	b580      	push	{r7, lr}
 8000e6c:	b090      	sub	sp, #64	; 0x40
 8000e6e:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e70:	f107 0318 	add.w	r3, r7, #24
 8000e74:	2228      	movs	r2, #40	; 0x28
 8000e76:	2100      	movs	r1, #0
 8000e78:	4618      	mov	r0, r3
 8000e7a:	f001 fd79 	bl	8002970 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e7e:	1d3b      	adds	r3, r7, #4
 8000e80:	2200      	movs	r2, #0
 8000e82:	601a      	str	r2, [r3, #0]
 8000e84:	605a      	str	r2, [r3, #4]
 8000e86:	609a      	str	r2, [r3, #8]
 8000e88:	60da      	str	r2, [r3, #12]
 8000e8a:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e8c:	2301      	movs	r3, #1
 8000e8e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e90:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e94:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000e96:	2300      	movs	r3, #0
 8000e98:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e9a:	2301      	movs	r3, #1
 8000e9c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e9e:	2302      	movs	r3, #2
 8000ea0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ea2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000ea6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000ea8:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000eac:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000eae:	f107 0318 	add.w	r3, r7, #24
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f000 fdbe 	bl	8001a34 <HAL_RCC_OscConfig>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d001      	beq.n	8000ec2 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000ebe:	f000 f819 	bl	8000ef4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ec2:	230f      	movs	r3, #15
 8000ec4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ec6:	2302      	movs	r3, #2
 8000ec8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ece:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ed2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ed8:	1d3b      	adds	r3, r7, #4
 8000eda:	2102      	movs	r1, #2
 8000edc:	4618      	mov	r0, r3
 8000ede:	f001 f829 	bl	8001f34 <HAL_RCC_ClockConfig>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d001      	beq.n	8000eec <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000ee8:	f000 f804 	bl	8000ef4 <Error_Handler>
  }
}
 8000eec:	bf00      	nop
 8000eee:	3740      	adds	r7, #64	; 0x40
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bd80      	pop	{r7, pc}

08000ef4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ef8:	b672      	cpsid	i
}
 8000efa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000efc:	e7fe      	b.n	8000efc <Error_Handler+0x8>
	...

08000f00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f00:	b480      	push	{r7}
 8000f02:	b085      	sub	sp, #20
 8000f04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000f06:	4b15      	ldr	r3, [pc, #84]	; (8000f5c <HAL_MspInit+0x5c>)
 8000f08:	699b      	ldr	r3, [r3, #24]
 8000f0a:	4a14      	ldr	r2, [pc, #80]	; (8000f5c <HAL_MspInit+0x5c>)
 8000f0c:	f043 0301 	orr.w	r3, r3, #1
 8000f10:	6193      	str	r3, [r2, #24]
 8000f12:	4b12      	ldr	r3, [pc, #72]	; (8000f5c <HAL_MspInit+0x5c>)
 8000f14:	699b      	ldr	r3, [r3, #24]
 8000f16:	f003 0301 	and.w	r3, r3, #1
 8000f1a:	60bb      	str	r3, [r7, #8]
 8000f1c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f1e:	4b0f      	ldr	r3, [pc, #60]	; (8000f5c <HAL_MspInit+0x5c>)
 8000f20:	69db      	ldr	r3, [r3, #28]
 8000f22:	4a0e      	ldr	r2, [pc, #56]	; (8000f5c <HAL_MspInit+0x5c>)
 8000f24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f28:	61d3      	str	r3, [r2, #28]
 8000f2a:	4b0c      	ldr	r3, [pc, #48]	; (8000f5c <HAL_MspInit+0x5c>)
 8000f2c:	69db      	ldr	r3, [r3, #28]
 8000f2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f32:	607b      	str	r3, [r7, #4]
 8000f34:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000f36:	4b0a      	ldr	r3, [pc, #40]	; (8000f60 <HAL_MspInit+0x60>)
 8000f38:	685b      	ldr	r3, [r3, #4]
 8000f3a:	60fb      	str	r3, [r7, #12]
 8000f3c:	68fb      	ldr	r3, [r7, #12]
 8000f3e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000f42:	60fb      	str	r3, [r7, #12]
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000f4a:	60fb      	str	r3, [r7, #12]
 8000f4c:	4a04      	ldr	r2, [pc, #16]	; (8000f60 <HAL_MspInit+0x60>)
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f52:	bf00      	nop
 8000f54:	3714      	adds	r7, #20
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bc80      	pop	{r7}
 8000f5a:	4770      	bx	lr
 8000f5c:	40021000 	.word	0x40021000
 8000f60:	40010000 	.word	0x40010000

08000f64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f68:	e7fe      	b.n	8000f68 <NMI_Handler+0x4>

08000f6a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f6a:	b480      	push	{r7}
 8000f6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f6e:	e7fe      	b.n	8000f6e <HardFault_Handler+0x4>

08000f70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f74:	e7fe      	b.n	8000f74 <MemManage_Handler+0x4>

08000f76 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f76:	b480      	push	{r7}
 8000f78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f7a:	e7fe      	b.n	8000f7a <BusFault_Handler+0x4>

08000f7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f80:	e7fe      	b.n	8000f80 <UsageFault_Handler+0x4>

08000f82 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f82:	b480      	push	{r7}
 8000f84:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f86:	bf00      	nop
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bc80      	pop	{r7}
 8000f8c:	4770      	bx	lr

08000f8e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f8e:	b480      	push	{r7}
 8000f90:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f92:	bf00      	nop
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bc80      	pop	{r7}
 8000f98:	4770      	bx	lr

08000f9a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f9a:	b480      	push	{r7}
 8000f9c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f9e:	bf00      	nop
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bc80      	pop	{r7}
 8000fa4:	4770      	bx	lr

08000fa6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fa6:	b580      	push	{r7, lr}
 8000fa8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000faa:	f000 fa1f 	bl	80013ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fae:	bf00      	nop
 8000fb0:	bd80      	pop	{r7, pc}
	...

08000fb4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000fb8:	4802      	ldr	r0, [pc, #8]	; (8000fc4 <USART2_IRQHandler+0x10>)
 8000fba:	f001 f9f7 	bl	80023ac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000fbe:	bf00      	nop
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	200003a8 	.word	0x200003a8

08000fc8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	af00      	add	r7, sp, #0
	return 1;
 8000fcc:	2301      	movs	r3, #1
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bc80      	pop	{r7}
 8000fd4:	4770      	bx	lr

08000fd6 <_kill>:

int _kill(int pid, int sig)
{
 8000fd6:	b580      	push	{r7, lr}
 8000fd8:	b082      	sub	sp, #8
 8000fda:	af00      	add	r7, sp, #0
 8000fdc:	6078      	str	r0, [r7, #4]
 8000fde:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000fe0:	f001 fc9c 	bl	800291c <__errno>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	2216      	movs	r2, #22
 8000fe8:	601a      	str	r2, [r3, #0]
	return -1;
 8000fea:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000fee:	4618      	mov	r0, r3
 8000ff0:	3708      	adds	r7, #8
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}

08000ff6 <_exit>:

void _exit (int status)
{
 8000ff6:	b580      	push	{r7, lr}
 8000ff8:	b082      	sub	sp, #8
 8000ffa:	af00      	add	r7, sp, #0
 8000ffc:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000ffe:	f04f 31ff 	mov.w	r1, #4294967295
 8001002:	6878      	ldr	r0, [r7, #4]
 8001004:	f7ff ffe7 	bl	8000fd6 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001008:	e7fe      	b.n	8001008 <_exit+0x12>

0800100a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800100a:	b580      	push	{r7, lr}
 800100c:	b086      	sub	sp, #24
 800100e:	af00      	add	r7, sp, #0
 8001010:	60f8      	str	r0, [r7, #12]
 8001012:	60b9      	str	r1, [r7, #8]
 8001014:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001016:	2300      	movs	r3, #0
 8001018:	617b      	str	r3, [r7, #20]
 800101a:	e00a      	b.n	8001032 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800101c:	f3af 8000 	nop.w
 8001020:	4601      	mov	r1, r0
 8001022:	68bb      	ldr	r3, [r7, #8]
 8001024:	1c5a      	adds	r2, r3, #1
 8001026:	60ba      	str	r2, [r7, #8]
 8001028:	b2ca      	uxtb	r2, r1
 800102a:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800102c:	697b      	ldr	r3, [r7, #20]
 800102e:	3301      	adds	r3, #1
 8001030:	617b      	str	r3, [r7, #20]
 8001032:	697a      	ldr	r2, [r7, #20]
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	429a      	cmp	r2, r3
 8001038:	dbf0      	blt.n	800101c <_read+0x12>
	}

return len;
 800103a:	687b      	ldr	r3, [r7, #4]
}
 800103c:	4618      	mov	r0, r3
 800103e:	3718      	adds	r7, #24
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}

08001044 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b086      	sub	sp, #24
 8001048:	af00      	add	r7, sp, #0
 800104a:	60f8      	str	r0, [r7, #12]
 800104c:	60b9      	str	r1, [r7, #8]
 800104e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001050:	2300      	movs	r3, #0
 8001052:	617b      	str	r3, [r7, #20]
 8001054:	e009      	b.n	800106a <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001056:	68bb      	ldr	r3, [r7, #8]
 8001058:	1c5a      	adds	r2, r3, #1
 800105a:	60ba      	str	r2, [r7, #8]
 800105c:	781b      	ldrb	r3, [r3, #0]
 800105e:	4618      	mov	r0, r3
 8001060:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001064:	697b      	ldr	r3, [r7, #20]
 8001066:	3301      	adds	r3, #1
 8001068:	617b      	str	r3, [r7, #20]
 800106a:	697a      	ldr	r2, [r7, #20]
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	429a      	cmp	r2, r3
 8001070:	dbf1      	blt.n	8001056 <_write+0x12>
	}
	return len;
 8001072:	687b      	ldr	r3, [r7, #4]
}
 8001074:	4618      	mov	r0, r3
 8001076:	3718      	adds	r7, #24
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}

0800107c <_close>:

int _close(int file)
{
 800107c:	b480      	push	{r7}
 800107e:	b083      	sub	sp, #12
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
	return -1;
 8001084:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001088:	4618      	mov	r0, r3
 800108a:	370c      	adds	r7, #12
 800108c:	46bd      	mov	sp, r7
 800108e:	bc80      	pop	{r7}
 8001090:	4770      	bx	lr

08001092 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001092:	b480      	push	{r7}
 8001094:	b083      	sub	sp, #12
 8001096:	af00      	add	r7, sp, #0
 8001098:	6078      	str	r0, [r7, #4]
 800109a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80010a2:	605a      	str	r2, [r3, #4]
	return 0;
 80010a4:	2300      	movs	r3, #0
}
 80010a6:	4618      	mov	r0, r3
 80010a8:	370c      	adds	r7, #12
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bc80      	pop	{r7}
 80010ae:	4770      	bx	lr

080010b0 <_isatty>:

int _isatty(int file)
{
 80010b0:	b480      	push	{r7}
 80010b2:	b083      	sub	sp, #12
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
	return 1;
 80010b8:	2301      	movs	r3, #1
}
 80010ba:	4618      	mov	r0, r3
 80010bc:	370c      	adds	r7, #12
 80010be:	46bd      	mov	sp, r7
 80010c0:	bc80      	pop	{r7}
 80010c2:	4770      	bx	lr

080010c4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80010c4:	b480      	push	{r7}
 80010c6:	b085      	sub	sp, #20
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	60f8      	str	r0, [r7, #12]
 80010cc:	60b9      	str	r1, [r7, #8]
 80010ce:	607a      	str	r2, [r7, #4]
	return 0;
 80010d0:	2300      	movs	r3, #0
}
 80010d2:	4618      	mov	r0, r3
 80010d4:	3714      	adds	r7, #20
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bc80      	pop	{r7}
 80010da:	4770      	bx	lr

080010dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b086      	sub	sp, #24
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010e4:	4a14      	ldr	r2, [pc, #80]	; (8001138 <_sbrk+0x5c>)
 80010e6:	4b15      	ldr	r3, [pc, #84]	; (800113c <_sbrk+0x60>)
 80010e8:	1ad3      	subs	r3, r2, r3
 80010ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010ec:	697b      	ldr	r3, [r7, #20]
 80010ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010f0:	4b13      	ldr	r3, [pc, #76]	; (8001140 <_sbrk+0x64>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d102      	bne.n	80010fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010f8:	4b11      	ldr	r3, [pc, #68]	; (8001140 <_sbrk+0x64>)
 80010fa:	4a12      	ldr	r2, [pc, #72]	; (8001144 <_sbrk+0x68>)
 80010fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010fe:	4b10      	ldr	r3, [pc, #64]	; (8001140 <_sbrk+0x64>)
 8001100:	681a      	ldr	r2, [r3, #0]
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	4413      	add	r3, r2
 8001106:	693a      	ldr	r2, [r7, #16]
 8001108:	429a      	cmp	r2, r3
 800110a:	d207      	bcs.n	800111c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800110c:	f001 fc06 	bl	800291c <__errno>
 8001110:	4603      	mov	r3, r0
 8001112:	220c      	movs	r2, #12
 8001114:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001116:	f04f 33ff 	mov.w	r3, #4294967295
 800111a:	e009      	b.n	8001130 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800111c:	4b08      	ldr	r3, [pc, #32]	; (8001140 <_sbrk+0x64>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001122:	4b07      	ldr	r3, [pc, #28]	; (8001140 <_sbrk+0x64>)
 8001124:	681a      	ldr	r2, [r3, #0]
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	4413      	add	r3, r2
 800112a:	4a05      	ldr	r2, [pc, #20]	; (8001140 <_sbrk+0x64>)
 800112c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800112e:	68fb      	ldr	r3, [r7, #12]
}
 8001130:	4618      	mov	r0, r3
 8001132:	3718      	adds	r7, #24
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}
 8001138:	20005000 	.word	0x20005000
 800113c:	00000400 	.word	0x00000400
 8001140:	200001fc 	.word	0x200001fc
 8001144:	20000400 	.word	0x20000400

08001148 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800114c:	bf00      	nop
 800114e:	46bd      	mov	sp, r7
 8001150:	bc80      	pop	{r7}
 8001152:	4770      	bx	lr

08001154 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001158:	4b11      	ldr	r3, [pc, #68]	; (80011a0 <MX_USART1_UART_Init+0x4c>)
 800115a:	4a12      	ldr	r2, [pc, #72]	; (80011a4 <MX_USART1_UART_Init+0x50>)
 800115c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800115e:	4b10      	ldr	r3, [pc, #64]	; (80011a0 <MX_USART1_UART_Init+0x4c>)
 8001160:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001164:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001166:	4b0e      	ldr	r3, [pc, #56]	; (80011a0 <MX_USART1_UART_Init+0x4c>)
 8001168:	2200      	movs	r2, #0
 800116a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800116c:	4b0c      	ldr	r3, [pc, #48]	; (80011a0 <MX_USART1_UART_Init+0x4c>)
 800116e:	2200      	movs	r2, #0
 8001170:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001172:	4b0b      	ldr	r3, [pc, #44]	; (80011a0 <MX_USART1_UART_Init+0x4c>)
 8001174:	2200      	movs	r2, #0
 8001176:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001178:	4b09      	ldr	r3, [pc, #36]	; (80011a0 <MX_USART1_UART_Init+0x4c>)
 800117a:	220c      	movs	r2, #12
 800117c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800117e:	4b08      	ldr	r3, [pc, #32]	; (80011a0 <MX_USART1_UART_Init+0x4c>)
 8001180:	2200      	movs	r2, #0
 8001182:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001184:	4b06      	ldr	r3, [pc, #24]	; (80011a0 <MX_USART1_UART_Init+0x4c>)
 8001186:	2200      	movs	r2, #0
 8001188:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800118a:	4805      	ldr	r0, [pc, #20]	; (80011a0 <MX_USART1_UART_Init+0x4c>)
 800118c:	f001 f86c 	bl	8002268 <HAL_UART_Init>
 8001190:	4603      	mov	r3, r0
 8001192:	2b00      	cmp	r3, #0
 8001194:	d001      	beq.n	800119a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001196:	f7ff fead 	bl	8000ef4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800119a:	bf00      	nop
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	20000368 	.word	0x20000368
 80011a4:	40013800 	.word	0x40013800

080011a8 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80011ac:	4b11      	ldr	r3, [pc, #68]	; (80011f4 <MX_USART2_UART_Init+0x4c>)
 80011ae:	4a12      	ldr	r2, [pc, #72]	; (80011f8 <MX_USART2_UART_Init+0x50>)
 80011b0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80011b2:	4b10      	ldr	r3, [pc, #64]	; (80011f4 <MX_USART2_UART_Init+0x4c>)
 80011b4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80011b8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80011ba:	4b0e      	ldr	r3, [pc, #56]	; (80011f4 <MX_USART2_UART_Init+0x4c>)
 80011bc:	2200      	movs	r2, #0
 80011be:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80011c0:	4b0c      	ldr	r3, [pc, #48]	; (80011f4 <MX_USART2_UART_Init+0x4c>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80011c6:	4b0b      	ldr	r3, [pc, #44]	; (80011f4 <MX_USART2_UART_Init+0x4c>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80011cc:	4b09      	ldr	r3, [pc, #36]	; (80011f4 <MX_USART2_UART_Init+0x4c>)
 80011ce:	220c      	movs	r2, #12
 80011d0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011d2:	4b08      	ldr	r3, [pc, #32]	; (80011f4 <MX_USART2_UART_Init+0x4c>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80011d8:	4b06      	ldr	r3, [pc, #24]	; (80011f4 <MX_USART2_UART_Init+0x4c>)
 80011da:	2200      	movs	r2, #0
 80011dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011de:	4805      	ldr	r0, [pc, #20]	; (80011f4 <MX_USART2_UART_Init+0x4c>)
 80011e0:	f001 f842 	bl	8002268 <HAL_UART_Init>
 80011e4:	4603      	mov	r3, r0
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d001      	beq.n	80011ee <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80011ea:	f7ff fe83 	bl	8000ef4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80011ee:	bf00      	nop
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	200003a8 	.word	0x200003a8
 80011f8:	40004400 	.word	0x40004400

080011fc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b08a      	sub	sp, #40	; 0x28
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001204:	f107 0318 	add.w	r3, r7, #24
 8001208:	2200      	movs	r2, #0
 800120a:	601a      	str	r2, [r3, #0]
 800120c:	605a      	str	r2, [r3, #4]
 800120e:	609a      	str	r2, [r3, #8]
 8001210:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	4a3b      	ldr	r2, [pc, #236]	; (8001304 <HAL_UART_MspInit+0x108>)
 8001218:	4293      	cmp	r3, r2
 800121a:	d132      	bne.n	8001282 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800121c:	4b3a      	ldr	r3, [pc, #232]	; (8001308 <HAL_UART_MspInit+0x10c>)
 800121e:	699b      	ldr	r3, [r3, #24]
 8001220:	4a39      	ldr	r2, [pc, #228]	; (8001308 <HAL_UART_MspInit+0x10c>)
 8001222:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001226:	6193      	str	r3, [r2, #24]
 8001228:	4b37      	ldr	r3, [pc, #220]	; (8001308 <HAL_UART_MspInit+0x10c>)
 800122a:	699b      	ldr	r3, [r3, #24]
 800122c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001230:	617b      	str	r3, [r7, #20]
 8001232:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001234:	4b34      	ldr	r3, [pc, #208]	; (8001308 <HAL_UART_MspInit+0x10c>)
 8001236:	699b      	ldr	r3, [r3, #24]
 8001238:	4a33      	ldr	r2, [pc, #204]	; (8001308 <HAL_UART_MspInit+0x10c>)
 800123a:	f043 0304 	orr.w	r3, r3, #4
 800123e:	6193      	str	r3, [r2, #24]
 8001240:	4b31      	ldr	r3, [pc, #196]	; (8001308 <HAL_UART_MspInit+0x10c>)
 8001242:	699b      	ldr	r3, [r3, #24]
 8001244:	f003 0304 	and.w	r3, r3, #4
 8001248:	613b      	str	r3, [r7, #16]
 800124a:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800124c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001250:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001252:	2302      	movs	r3, #2
 8001254:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001256:	2303      	movs	r3, #3
 8001258:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800125a:	f107 0318 	add.w	r3, r7, #24
 800125e:	4619      	mov	r1, r3
 8001260:	482a      	ldr	r0, [pc, #168]	; (800130c <HAL_UART_MspInit+0x110>)
 8001262:	f000 fa63 	bl	800172c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001266:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800126a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800126c:	2300      	movs	r3, #0
 800126e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001270:	2300      	movs	r3, #0
 8001272:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001274:	f107 0318 	add.w	r3, r7, #24
 8001278:	4619      	mov	r1, r3
 800127a:	4824      	ldr	r0, [pc, #144]	; (800130c <HAL_UART_MspInit+0x110>)
 800127c:	f000 fa56 	bl	800172c <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001280:	e03c      	b.n	80012fc <HAL_UART_MspInit+0x100>
  else if(uartHandle->Instance==USART2)
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	4a22      	ldr	r2, [pc, #136]	; (8001310 <HAL_UART_MspInit+0x114>)
 8001288:	4293      	cmp	r3, r2
 800128a:	d137      	bne.n	80012fc <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 800128c:	4b1e      	ldr	r3, [pc, #120]	; (8001308 <HAL_UART_MspInit+0x10c>)
 800128e:	69db      	ldr	r3, [r3, #28]
 8001290:	4a1d      	ldr	r2, [pc, #116]	; (8001308 <HAL_UART_MspInit+0x10c>)
 8001292:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001296:	61d3      	str	r3, [r2, #28]
 8001298:	4b1b      	ldr	r3, [pc, #108]	; (8001308 <HAL_UART_MspInit+0x10c>)
 800129a:	69db      	ldr	r3, [r3, #28]
 800129c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012a0:	60fb      	str	r3, [r7, #12]
 80012a2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012a4:	4b18      	ldr	r3, [pc, #96]	; (8001308 <HAL_UART_MspInit+0x10c>)
 80012a6:	699b      	ldr	r3, [r3, #24]
 80012a8:	4a17      	ldr	r2, [pc, #92]	; (8001308 <HAL_UART_MspInit+0x10c>)
 80012aa:	f043 0304 	orr.w	r3, r3, #4
 80012ae:	6193      	str	r3, [r2, #24]
 80012b0:	4b15      	ldr	r3, [pc, #84]	; (8001308 <HAL_UART_MspInit+0x10c>)
 80012b2:	699b      	ldr	r3, [r3, #24]
 80012b4:	f003 0304 	and.w	r3, r3, #4
 80012b8:	60bb      	str	r3, [r7, #8]
 80012ba:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80012bc:	2304      	movs	r3, #4
 80012be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012c0:	2302      	movs	r3, #2
 80012c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012c4:	2303      	movs	r3, #3
 80012c6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012c8:	f107 0318 	add.w	r3, r7, #24
 80012cc:	4619      	mov	r1, r3
 80012ce:	480f      	ldr	r0, [pc, #60]	; (800130c <HAL_UART_MspInit+0x110>)
 80012d0:	f000 fa2c 	bl	800172c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80012d4:	2308      	movs	r3, #8
 80012d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012d8:	2300      	movs	r3, #0
 80012da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012dc:	2300      	movs	r3, #0
 80012de:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012e0:	f107 0318 	add.w	r3, r7, #24
 80012e4:	4619      	mov	r1, r3
 80012e6:	4809      	ldr	r0, [pc, #36]	; (800130c <HAL_UART_MspInit+0x110>)
 80012e8:	f000 fa20 	bl	800172c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80012ec:	2200      	movs	r2, #0
 80012ee:	2100      	movs	r1, #0
 80012f0:	2026      	movs	r0, #38	; 0x26
 80012f2:	f000 f96e 	bl	80015d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80012f6:	2026      	movs	r0, #38	; 0x26
 80012f8:	f000 f987 	bl	800160a <HAL_NVIC_EnableIRQ>
}
 80012fc:	bf00      	nop
 80012fe:	3728      	adds	r7, #40	; 0x28
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}
 8001304:	40013800 	.word	0x40013800
 8001308:	40021000 	.word	0x40021000
 800130c:	40010800 	.word	0x40010800
 8001310:	40004400 	.word	0x40004400

08001314 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001314:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001316:	e003      	b.n	8001320 <LoopCopyDataInit>

08001318 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001318:	4b0b      	ldr	r3, [pc, #44]	; (8001348 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800131a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800131c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800131e:	3104      	adds	r1, #4

08001320 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001320:	480a      	ldr	r0, [pc, #40]	; (800134c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001322:	4b0b      	ldr	r3, [pc, #44]	; (8001350 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001324:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001326:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001328:	d3f6      	bcc.n	8001318 <CopyDataInit>
  ldr r2, =_sbss
 800132a:	4a0a      	ldr	r2, [pc, #40]	; (8001354 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800132c:	e002      	b.n	8001334 <LoopFillZerobss>

0800132e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800132e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001330:	f842 3b04 	str.w	r3, [r2], #4

08001334 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001334:	4b08      	ldr	r3, [pc, #32]	; (8001358 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001336:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001338:	d3f9      	bcc.n	800132e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800133a:	f7ff ff05 	bl	8001148 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800133e:	f001 faf3 	bl	8002928 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001342:	f7ff fd81 	bl	8000e48 <main>
  bx lr
 8001346:	4770      	bx	lr
  ldr r3, =_sidata
 8001348:	080078f8 	.word	0x080078f8
  ldr r0, =_sdata
 800134c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001350:	200001e0 	.word	0x200001e0
  ldr r2, =_sbss
 8001354:	200001e0 	.word	0x200001e0
  ldr r3, = _ebss
 8001358:	200003fc 	.word	0x200003fc

0800135c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800135c:	e7fe      	b.n	800135c <ADC1_2_IRQHandler>
	...

08001360 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001364:	4b08      	ldr	r3, [pc, #32]	; (8001388 <HAL_Init+0x28>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	4a07      	ldr	r2, [pc, #28]	; (8001388 <HAL_Init+0x28>)
 800136a:	f043 0310 	orr.w	r3, r3, #16
 800136e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001370:	2003      	movs	r0, #3
 8001372:	f000 f923 	bl	80015bc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001376:	2000      	movs	r0, #0
 8001378:	f000 f808 	bl	800138c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800137c:	f7ff fdc0 	bl	8000f00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001380:	2300      	movs	r3, #0
}
 8001382:	4618      	mov	r0, r3
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	40022000 	.word	0x40022000

0800138c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b082      	sub	sp, #8
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001394:	4b12      	ldr	r3, [pc, #72]	; (80013e0 <HAL_InitTick+0x54>)
 8001396:	681a      	ldr	r2, [r3, #0]
 8001398:	4b12      	ldr	r3, [pc, #72]	; (80013e4 <HAL_InitTick+0x58>)
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	4619      	mov	r1, r3
 800139e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80013a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80013aa:	4618      	mov	r0, r3
 80013ac:	f000 f93b 	bl	8001626 <HAL_SYSTICK_Config>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80013b6:	2301      	movs	r3, #1
 80013b8:	e00e      	b.n	80013d8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	2b0f      	cmp	r3, #15
 80013be:	d80a      	bhi.n	80013d6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013c0:	2200      	movs	r2, #0
 80013c2:	6879      	ldr	r1, [r7, #4]
 80013c4:	f04f 30ff 	mov.w	r0, #4294967295
 80013c8:	f000 f903 	bl	80015d2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80013cc:	4a06      	ldr	r2, [pc, #24]	; (80013e8 <HAL_InitTick+0x5c>)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80013d2:	2300      	movs	r3, #0
 80013d4:	e000      	b.n	80013d8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80013d6:	2301      	movs	r3, #1
}
 80013d8:	4618      	mov	r0, r3
 80013da:	3708      	adds	r7, #8
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	20000000 	.word	0x20000000
 80013e4:	20000008 	.word	0x20000008
 80013e8:	20000004 	.word	0x20000004

080013ec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013ec:	b480      	push	{r7}
 80013ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013f0:	4b05      	ldr	r3, [pc, #20]	; (8001408 <HAL_IncTick+0x1c>)
 80013f2:	781b      	ldrb	r3, [r3, #0]
 80013f4:	461a      	mov	r2, r3
 80013f6:	4b05      	ldr	r3, [pc, #20]	; (800140c <HAL_IncTick+0x20>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	4413      	add	r3, r2
 80013fc:	4a03      	ldr	r2, [pc, #12]	; (800140c <HAL_IncTick+0x20>)
 80013fe:	6013      	str	r3, [r2, #0]
}
 8001400:	bf00      	nop
 8001402:	46bd      	mov	sp, r7
 8001404:	bc80      	pop	{r7}
 8001406:	4770      	bx	lr
 8001408:	20000008 	.word	0x20000008
 800140c:	200003e8 	.word	0x200003e8

08001410 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001410:	b480      	push	{r7}
 8001412:	af00      	add	r7, sp, #0
  return uwTick;
 8001414:	4b02      	ldr	r3, [pc, #8]	; (8001420 <HAL_GetTick+0x10>)
 8001416:	681b      	ldr	r3, [r3, #0]
}
 8001418:	4618      	mov	r0, r3
 800141a:	46bd      	mov	sp, r7
 800141c:	bc80      	pop	{r7}
 800141e:	4770      	bx	lr
 8001420:	200003e8 	.word	0x200003e8

08001424 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001424:	b480      	push	{r7}
 8001426:	b085      	sub	sp, #20
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	f003 0307 	and.w	r3, r3, #7
 8001432:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001434:	4b0c      	ldr	r3, [pc, #48]	; (8001468 <__NVIC_SetPriorityGrouping+0x44>)
 8001436:	68db      	ldr	r3, [r3, #12]
 8001438:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800143a:	68ba      	ldr	r2, [r7, #8]
 800143c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001440:	4013      	ands	r3, r2
 8001442:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001448:	68bb      	ldr	r3, [r7, #8]
 800144a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800144c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001450:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001454:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001456:	4a04      	ldr	r2, [pc, #16]	; (8001468 <__NVIC_SetPriorityGrouping+0x44>)
 8001458:	68bb      	ldr	r3, [r7, #8]
 800145a:	60d3      	str	r3, [r2, #12]
}
 800145c:	bf00      	nop
 800145e:	3714      	adds	r7, #20
 8001460:	46bd      	mov	sp, r7
 8001462:	bc80      	pop	{r7}
 8001464:	4770      	bx	lr
 8001466:	bf00      	nop
 8001468:	e000ed00 	.word	0xe000ed00

0800146c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800146c:	b480      	push	{r7}
 800146e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001470:	4b04      	ldr	r3, [pc, #16]	; (8001484 <__NVIC_GetPriorityGrouping+0x18>)
 8001472:	68db      	ldr	r3, [r3, #12]
 8001474:	0a1b      	lsrs	r3, r3, #8
 8001476:	f003 0307 	and.w	r3, r3, #7
}
 800147a:	4618      	mov	r0, r3
 800147c:	46bd      	mov	sp, r7
 800147e:	bc80      	pop	{r7}
 8001480:	4770      	bx	lr
 8001482:	bf00      	nop
 8001484:	e000ed00 	.word	0xe000ed00

08001488 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001488:	b480      	push	{r7}
 800148a:	b083      	sub	sp, #12
 800148c:	af00      	add	r7, sp, #0
 800148e:	4603      	mov	r3, r0
 8001490:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001492:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001496:	2b00      	cmp	r3, #0
 8001498:	db0b      	blt.n	80014b2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800149a:	79fb      	ldrb	r3, [r7, #7]
 800149c:	f003 021f 	and.w	r2, r3, #31
 80014a0:	4906      	ldr	r1, [pc, #24]	; (80014bc <__NVIC_EnableIRQ+0x34>)
 80014a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014a6:	095b      	lsrs	r3, r3, #5
 80014a8:	2001      	movs	r0, #1
 80014aa:	fa00 f202 	lsl.w	r2, r0, r2
 80014ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80014b2:	bf00      	nop
 80014b4:	370c      	adds	r7, #12
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bc80      	pop	{r7}
 80014ba:	4770      	bx	lr
 80014bc:	e000e100 	.word	0xe000e100

080014c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014c0:	b480      	push	{r7}
 80014c2:	b083      	sub	sp, #12
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	4603      	mov	r3, r0
 80014c8:	6039      	str	r1, [r7, #0]
 80014ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	db0a      	blt.n	80014ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	b2da      	uxtb	r2, r3
 80014d8:	490c      	ldr	r1, [pc, #48]	; (800150c <__NVIC_SetPriority+0x4c>)
 80014da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014de:	0112      	lsls	r2, r2, #4
 80014e0:	b2d2      	uxtb	r2, r2
 80014e2:	440b      	add	r3, r1
 80014e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014e8:	e00a      	b.n	8001500 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	b2da      	uxtb	r2, r3
 80014ee:	4908      	ldr	r1, [pc, #32]	; (8001510 <__NVIC_SetPriority+0x50>)
 80014f0:	79fb      	ldrb	r3, [r7, #7]
 80014f2:	f003 030f 	and.w	r3, r3, #15
 80014f6:	3b04      	subs	r3, #4
 80014f8:	0112      	lsls	r2, r2, #4
 80014fa:	b2d2      	uxtb	r2, r2
 80014fc:	440b      	add	r3, r1
 80014fe:	761a      	strb	r2, [r3, #24]
}
 8001500:	bf00      	nop
 8001502:	370c      	adds	r7, #12
 8001504:	46bd      	mov	sp, r7
 8001506:	bc80      	pop	{r7}
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop
 800150c:	e000e100 	.word	0xe000e100
 8001510:	e000ed00 	.word	0xe000ed00

08001514 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001514:	b480      	push	{r7}
 8001516:	b089      	sub	sp, #36	; 0x24
 8001518:	af00      	add	r7, sp, #0
 800151a:	60f8      	str	r0, [r7, #12]
 800151c:	60b9      	str	r1, [r7, #8]
 800151e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	f003 0307 	and.w	r3, r3, #7
 8001526:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001528:	69fb      	ldr	r3, [r7, #28]
 800152a:	f1c3 0307 	rsb	r3, r3, #7
 800152e:	2b04      	cmp	r3, #4
 8001530:	bf28      	it	cs
 8001532:	2304      	movcs	r3, #4
 8001534:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001536:	69fb      	ldr	r3, [r7, #28]
 8001538:	3304      	adds	r3, #4
 800153a:	2b06      	cmp	r3, #6
 800153c:	d902      	bls.n	8001544 <NVIC_EncodePriority+0x30>
 800153e:	69fb      	ldr	r3, [r7, #28]
 8001540:	3b03      	subs	r3, #3
 8001542:	e000      	b.n	8001546 <NVIC_EncodePriority+0x32>
 8001544:	2300      	movs	r3, #0
 8001546:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001548:	f04f 32ff 	mov.w	r2, #4294967295
 800154c:	69bb      	ldr	r3, [r7, #24]
 800154e:	fa02 f303 	lsl.w	r3, r2, r3
 8001552:	43da      	mvns	r2, r3
 8001554:	68bb      	ldr	r3, [r7, #8]
 8001556:	401a      	ands	r2, r3
 8001558:	697b      	ldr	r3, [r7, #20]
 800155a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800155c:	f04f 31ff 	mov.w	r1, #4294967295
 8001560:	697b      	ldr	r3, [r7, #20]
 8001562:	fa01 f303 	lsl.w	r3, r1, r3
 8001566:	43d9      	mvns	r1, r3
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800156c:	4313      	orrs	r3, r2
         );
}
 800156e:	4618      	mov	r0, r3
 8001570:	3724      	adds	r7, #36	; 0x24
 8001572:	46bd      	mov	sp, r7
 8001574:	bc80      	pop	{r7}
 8001576:	4770      	bx	lr

08001578 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	3b01      	subs	r3, #1
 8001584:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001588:	d301      	bcc.n	800158e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800158a:	2301      	movs	r3, #1
 800158c:	e00f      	b.n	80015ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800158e:	4a0a      	ldr	r2, [pc, #40]	; (80015b8 <SysTick_Config+0x40>)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	3b01      	subs	r3, #1
 8001594:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001596:	210f      	movs	r1, #15
 8001598:	f04f 30ff 	mov.w	r0, #4294967295
 800159c:	f7ff ff90 	bl	80014c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015a0:	4b05      	ldr	r3, [pc, #20]	; (80015b8 <SysTick_Config+0x40>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015a6:	4b04      	ldr	r3, [pc, #16]	; (80015b8 <SysTick_Config+0x40>)
 80015a8:	2207      	movs	r2, #7
 80015aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015ac:	2300      	movs	r3, #0
}
 80015ae:	4618      	mov	r0, r3
 80015b0:	3708      	adds	r7, #8
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	e000e010 	.word	0xe000e010

080015bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b082      	sub	sp, #8
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015c4:	6878      	ldr	r0, [r7, #4]
 80015c6:	f7ff ff2d 	bl	8001424 <__NVIC_SetPriorityGrouping>
}
 80015ca:	bf00      	nop
 80015cc:	3708      	adds	r7, #8
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}

080015d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015d2:	b580      	push	{r7, lr}
 80015d4:	b086      	sub	sp, #24
 80015d6:	af00      	add	r7, sp, #0
 80015d8:	4603      	mov	r3, r0
 80015da:	60b9      	str	r1, [r7, #8]
 80015dc:	607a      	str	r2, [r7, #4]
 80015de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80015e0:	2300      	movs	r3, #0
 80015e2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80015e4:	f7ff ff42 	bl	800146c <__NVIC_GetPriorityGrouping>
 80015e8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015ea:	687a      	ldr	r2, [r7, #4]
 80015ec:	68b9      	ldr	r1, [r7, #8]
 80015ee:	6978      	ldr	r0, [r7, #20]
 80015f0:	f7ff ff90 	bl	8001514 <NVIC_EncodePriority>
 80015f4:	4602      	mov	r2, r0
 80015f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015fa:	4611      	mov	r1, r2
 80015fc:	4618      	mov	r0, r3
 80015fe:	f7ff ff5f 	bl	80014c0 <__NVIC_SetPriority>
}
 8001602:	bf00      	nop
 8001604:	3718      	adds	r7, #24
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}

0800160a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800160a:	b580      	push	{r7, lr}
 800160c:	b082      	sub	sp, #8
 800160e:	af00      	add	r7, sp, #0
 8001610:	4603      	mov	r3, r0
 8001612:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001614:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001618:	4618      	mov	r0, r3
 800161a:	f7ff ff35 	bl	8001488 <__NVIC_EnableIRQ>
}
 800161e:	bf00      	nop
 8001620:	3708      	adds	r7, #8
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}

08001626 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001626:	b580      	push	{r7, lr}
 8001628:	b082      	sub	sp, #8
 800162a:	af00      	add	r7, sp, #0
 800162c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800162e:	6878      	ldr	r0, [r7, #4]
 8001630:	f7ff ffa2 	bl	8001578 <SysTick_Config>
 8001634:	4603      	mov	r3, r0
}
 8001636:	4618      	mov	r0, r3
 8001638:	3708      	adds	r7, #8
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}
	...

08001640 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001640:	b580      	push	{r7, lr}
 8001642:	b084      	sub	sp, #16
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001648:	2300      	movs	r3, #0
 800164a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001652:	2b02      	cmp	r3, #2
 8001654:	d005      	beq.n	8001662 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	2204      	movs	r2, #4
 800165a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800165c:	2301      	movs	r3, #1
 800165e:	73fb      	strb	r3, [r7, #15]
 8001660:	e051      	b.n	8001706 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	681a      	ldr	r2, [r3, #0]
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	f022 020e 	bic.w	r2, r2, #14
 8001670:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	681a      	ldr	r2, [r3, #0]
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	f022 0201 	bic.w	r2, r2, #1
 8001680:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	4a22      	ldr	r2, [pc, #136]	; (8001710 <HAL_DMA_Abort_IT+0xd0>)
 8001688:	4293      	cmp	r3, r2
 800168a:	d029      	beq.n	80016e0 <HAL_DMA_Abort_IT+0xa0>
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4a20      	ldr	r2, [pc, #128]	; (8001714 <HAL_DMA_Abort_IT+0xd4>)
 8001692:	4293      	cmp	r3, r2
 8001694:	d022      	beq.n	80016dc <HAL_DMA_Abort_IT+0x9c>
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	4a1f      	ldr	r2, [pc, #124]	; (8001718 <HAL_DMA_Abort_IT+0xd8>)
 800169c:	4293      	cmp	r3, r2
 800169e:	d01a      	beq.n	80016d6 <HAL_DMA_Abort_IT+0x96>
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4a1d      	ldr	r2, [pc, #116]	; (800171c <HAL_DMA_Abort_IT+0xdc>)
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d012      	beq.n	80016d0 <HAL_DMA_Abort_IT+0x90>
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	4a1c      	ldr	r2, [pc, #112]	; (8001720 <HAL_DMA_Abort_IT+0xe0>)
 80016b0:	4293      	cmp	r3, r2
 80016b2:	d00a      	beq.n	80016ca <HAL_DMA_Abort_IT+0x8a>
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4a1a      	ldr	r2, [pc, #104]	; (8001724 <HAL_DMA_Abort_IT+0xe4>)
 80016ba:	4293      	cmp	r3, r2
 80016bc:	d102      	bne.n	80016c4 <HAL_DMA_Abort_IT+0x84>
 80016be:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80016c2:	e00e      	b.n	80016e2 <HAL_DMA_Abort_IT+0xa2>
 80016c4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80016c8:	e00b      	b.n	80016e2 <HAL_DMA_Abort_IT+0xa2>
 80016ca:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80016ce:	e008      	b.n	80016e2 <HAL_DMA_Abort_IT+0xa2>
 80016d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016d4:	e005      	b.n	80016e2 <HAL_DMA_Abort_IT+0xa2>
 80016d6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80016da:	e002      	b.n	80016e2 <HAL_DMA_Abort_IT+0xa2>
 80016dc:	2310      	movs	r3, #16
 80016de:	e000      	b.n	80016e2 <HAL_DMA_Abort_IT+0xa2>
 80016e0:	2301      	movs	r3, #1
 80016e2:	4a11      	ldr	r2, [pc, #68]	; (8001728 <HAL_DMA_Abort_IT+0xe8>)
 80016e4:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	2201      	movs	r2, #1
 80016ea:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	2200      	movs	r2, #0
 80016f2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d003      	beq.n	8001706 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001702:	6878      	ldr	r0, [r7, #4]
 8001704:	4798      	blx	r3
    } 
  }
  return status;
 8001706:	7bfb      	ldrb	r3, [r7, #15]
}
 8001708:	4618      	mov	r0, r3
 800170a:	3710      	adds	r7, #16
 800170c:	46bd      	mov	sp, r7
 800170e:	bd80      	pop	{r7, pc}
 8001710:	40020008 	.word	0x40020008
 8001714:	4002001c 	.word	0x4002001c
 8001718:	40020030 	.word	0x40020030
 800171c:	40020044 	.word	0x40020044
 8001720:	40020058 	.word	0x40020058
 8001724:	4002006c 	.word	0x4002006c
 8001728:	40020000 	.word	0x40020000

0800172c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800172c:	b480      	push	{r7}
 800172e:	b08b      	sub	sp, #44	; 0x2c
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
 8001734:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001736:	2300      	movs	r3, #0
 8001738:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800173a:	2300      	movs	r3, #0
 800173c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800173e:	e169      	b.n	8001a14 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001740:	2201      	movs	r2, #1
 8001742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001744:	fa02 f303 	lsl.w	r3, r2, r3
 8001748:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800174a:	683b      	ldr	r3, [r7, #0]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	69fa      	ldr	r2, [r7, #28]
 8001750:	4013      	ands	r3, r2
 8001752:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001754:	69ba      	ldr	r2, [r7, #24]
 8001756:	69fb      	ldr	r3, [r7, #28]
 8001758:	429a      	cmp	r2, r3
 800175a:	f040 8158 	bne.w	8001a0e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	685b      	ldr	r3, [r3, #4]
 8001762:	4a9a      	ldr	r2, [pc, #616]	; (80019cc <HAL_GPIO_Init+0x2a0>)
 8001764:	4293      	cmp	r3, r2
 8001766:	d05e      	beq.n	8001826 <HAL_GPIO_Init+0xfa>
 8001768:	4a98      	ldr	r2, [pc, #608]	; (80019cc <HAL_GPIO_Init+0x2a0>)
 800176a:	4293      	cmp	r3, r2
 800176c:	d875      	bhi.n	800185a <HAL_GPIO_Init+0x12e>
 800176e:	4a98      	ldr	r2, [pc, #608]	; (80019d0 <HAL_GPIO_Init+0x2a4>)
 8001770:	4293      	cmp	r3, r2
 8001772:	d058      	beq.n	8001826 <HAL_GPIO_Init+0xfa>
 8001774:	4a96      	ldr	r2, [pc, #600]	; (80019d0 <HAL_GPIO_Init+0x2a4>)
 8001776:	4293      	cmp	r3, r2
 8001778:	d86f      	bhi.n	800185a <HAL_GPIO_Init+0x12e>
 800177a:	4a96      	ldr	r2, [pc, #600]	; (80019d4 <HAL_GPIO_Init+0x2a8>)
 800177c:	4293      	cmp	r3, r2
 800177e:	d052      	beq.n	8001826 <HAL_GPIO_Init+0xfa>
 8001780:	4a94      	ldr	r2, [pc, #592]	; (80019d4 <HAL_GPIO_Init+0x2a8>)
 8001782:	4293      	cmp	r3, r2
 8001784:	d869      	bhi.n	800185a <HAL_GPIO_Init+0x12e>
 8001786:	4a94      	ldr	r2, [pc, #592]	; (80019d8 <HAL_GPIO_Init+0x2ac>)
 8001788:	4293      	cmp	r3, r2
 800178a:	d04c      	beq.n	8001826 <HAL_GPIO_Init+0xfa>
 800178c:	4a92      	ldr	r2, [pc, #584]	; (80019d8 <HAL_GPIO_Init+0x2ac>)
 800178e:	4293      	cmp	r3, r2
 8001790:	d863      	bhi.n	800185a <HAL_GPIO_Init+0x12e>
 8001792:	4a92      	ldr	r2, [pc, #584]	; (80019dc <HAL_GPIO_Init+0x2b0>)
 8001794:	4293      	cmp	r3, r2
 8001796:	d046      	beq.n	8001826 <HAL_GPIO_Init+0xfa>
 8001798:	4a90      	ldr	r2, [pc, #576]	; (80019dc <HAL_GPIO_Init+0x2b0>)
 800179a:	4293      	cmp	r3, r2
 800179c:	d85d      	bhi.n	800185a <HAL_GPIO_Init+0x12e>
 800179e:	2b12      	cmp	r3, #18
 80017a0:	d82a      	bhi.n	80017f8 <HAL_GPIO_Init+0xcc>
 80017a2:	2b12      	cmp	r3, #18
 80017a4:	d859      	bhi.n	800185a <HAL_GPIO_Init+0x12e>
 80017a6:	a201      	add	r2, pc, #4	; (adr r2, 80017ac <HAL_GPIO_Init+0x80>)
 80017a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017ac:	08001827 	.word	0x08001827
 80017b0:	08001801 	.word	0x08001801
 80017b4:	08001813 	.word	0x08001813
 80017b8:	08001855 	.word	0x08001855
 80017bc:	0800185b 	.word	0x0800185b
 80017c0:	0800185b 	.word	0x0800185b
 80017c4:	0800185b 	.word	0x0800185b
 80017c8:	0800185b 	.word	0x0800185b
 80017cc:	0800185b 	.word	0x0800185b
 80017d0:	0800185b 	.word	0x0800185b
 80017d4:	0800185b 	.word	0x0800185b
 80017d8:	0800185b 	.word	0x0800185b
 80017dc:	0800185b 	.word	0x0800185b
 80017e0:	0800185b 	.word	0x0800185b
 80017e4:	0800185b 	.word	0x0800185b
 80017e8:	0800185b 	.word	0x0800185b
 80017ec:	0800185b 	.word	0x0800185b
 80017f0:	08001809 	.word	0x08001809
 80017f4:	0800181d 	.word	0x0800181d
 80017f8:	4a79      	ldr	r2, [pc, #484]	; (80019e0 <HAL_GPIO_Init+0x2b4>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d013      	beq.n	8001826 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80017fe:	e02c      	b.n	800185a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	68db      	ldr	r3, [r3, #12]
 8001804:	623b      	str	r3, [r7, #32]
          break;
 8001806:	e029      	b.n	800185c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001808:	683b      	ldr	r3, [r7, #0]
 800180a:	68db      	ldr	r3, [r3, #12]
 800180c:	3304      	adds	r3, #4
 800180e:	623b      	str	r3, [r7, #32]
          break;
 8001810:	e024      	b.n	800185c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	68db      	ldr	r3, [r3, #12]
 8001816:	3308      	adds	r3, #8
 8001818:	623b      	str	r3, [r7, #32]
          break;
 800181a:	e01f      	b.n	800185c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	68db      	ldr	r3, [r3, #12]
 8001820:	330c      	adds	r3, #12
 8001822:	623b      	str	r3, [r7, #32]
          break;
 8001824:	e01a      	b.n	800185c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	689b      	ldr	r3, [r3, #8]
 800182a:	2b00      	cmp	r3, #0
 800182c:	d102      	bne.n	8001834 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800182e:	2304      	movs	r3, #4
 8001830:	623b      	str	r3, [r7, #32]
          break;
 8001832:	e013      	b.n	800185c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	689b      	ldr	r3, [r3, #8]
 8001838:	2b01      	cmp	r3, #1
 800183a:	d105      	bne.n	8001848 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800183c:	2308      	movs	r3, #8
 800183e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	69fa      	ldr	r2, [r7, #28]
 8001844:	611a      	str	r2, [r3, #16]
          break;
 8001846:	e009      	b.n	800185c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001848:	2308      	movs	r3, #8
 800184a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	69fa      	ldr	r2, [r7, #28]
 8001850:	615a      	str	r2, [r3, #20]
          break;
 8001852:	e003      	b.n	800185c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001854:	2300      	movs	r3, #0
 8001856:	623b      	str	r3, [r7, #32]
          break;
 8001858:	e000      	b.n	800185c <HAL_GPIO_Init+0x130>
          break;
 800185a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800185c:	69bb      	ldr	r3, [r7, #24]
 800185e:	2bff      	cmp	r3, #255	; 0xff
 8001860:	d801      	bhi.n	8001866 <HAL_GPIO_Init+0x13a>
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	e001      	b.n	800186a <HAL_GPIO_Init+0x13e>
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	3304      	adds	r3, #4
 800186a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800186c:	69bb      	ldr	r3, [r7, #24]
 800186e:	2bff      	cmp	r3, #255	; 0xff
 8001870:	d802      	bhi.n	8001878 <HAL_GPIO_Init+0x14c>
 8001872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001874:	009b      	lsls	r3, r3, #2
 8001876:	e002      	b.n	800187e <HAL_GPIO_Init+0x152>
 8001878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800187a:	3b08      	subs	r3, #8
 800187c:	009b      	lsls	r3, r3, #2
 800187e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001880:	697b      	ldr	r3, [r7, #20]
 8001882:	681a      	ldr	r2, [r3, #0]
 8001884:	210f      	movs	r1, #15
 8001886:	693b      	ldr	r3, [r7, #16]
 8001888:	fa01 f303 	lsl.w	r3, r1, r3
 800188c:	43db      	mvns	r3, r3
 800188e:	401a      	ands	r2, r3
 8001890:	6a39      	ldr	r1, [r7, #32]
 8001892:	693b      	ldr	r3, [r7, #16]
 8001894:	fa01 f303 	lsl.w	r3, r1, r3
 8001898:	431a      	orrs	r2, r3
 800189a:	697b      	ldr	r3, [r7, #20]
 800189c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	f000 80b1 	beq.w	8001a0e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80018ac:	4b4d      	ldr	r3, [pc, #308]	; (80019e4 <HAL_GPIO_Init+0x2b8>)
 80018ae:	699b      	ldr	r3, [r3, #24]
 80018b0:	4a4c      	ldr	r2, [pc, #304]	; (80019e4 <HAL_GPIO_Init+0x2b8>)
 80018b2:	f043 0301 	orr.w	r3, r3, #1
 80018b6:	6193      	str	r3, [r2, #24]
 80018b8:	4b4a      	ldr	r3, [pc, #296]	; (80019e4 <HAL_GPIO_Init+0x2b8>)
 80018ba:	699b      	ldr	r3, [r3, #24]
 80018bc:	f003 0301 	and.w	r3, r3, #1
 80018c0:	60bb      	str	r3, [r7, #8]
 80018c2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80018c4:	4a48      	ldr	r2, [pc, #288]	; (80019e8 <HAL_GPIO_Init+0x2bc>)
 80018c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018c8:	089b      	lsrs	r3, r3, #2
 80018ca:	3302      	adds	r3, #2
 80018cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018d0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80018d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018d4:	f003 0303 	and.w	r3, r3, #3
 80018d8:	009b      	lsls	r3, r3, #2
 80018da:	220f      	movs	r2, #15
 80018dc:	fa02 f303 	lsl.w	r3, r2, r3
 80018e0:	43db      	mvns	r3, r3
 80018e2:	68fa      	ldr	r2, [r7, #12]
 80018e4:	4013      	ands	r3, r2
 80018e6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	4a40      	ldr	r2, [pc, #256]	; (80019ec <HAL_GPIO_Init+0x2c0>)
 80018ec:	4293      	cmp	r3, r2
 80018ee:	d013      	beq.n	8001918 <HAL_GPIO_Init+0x1ec>
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	4a3f      	ldr	r2, [pc, #252]	; (80019f0 <HAL_GPIO_Init+0x2c4>)
 80018f4:	4293      	cmp	r3, r2
 80018f6:	d00d      	beq.n	8001914 <HAL_GPIO_Init+0x1e8>
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	4a3e      	ldr	r2, [pc, #248]	; (80019f4 <HAL_GPIO_Init+0x2c8>)
 80018fc:	4293      	cmp	r3, r2
 80018fe:	d007      	beq.n	8001910 <HAL_GPIO_Init+0x1e4>
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	4a3d      	ldr	r2, [pc, #244]	; (80019f8 <HAL_GPIO_Init+0x2cc>)
 8001904:	4293      	cmp	r3, r2
 8001906:	d101      	bne.n	800190c <HAL_GPIO_Init+0x1e0>
 8001908:	2303      	movs	r3, #3
 800190a:	e006      	b.n	800191a <HAL_GPIO_Init+0x1ee>
 800190c:	2304      	movs	r3, #4
 800190e:	e004      	b.n	800191a <HAL_GPIO_Init+0x1ee>
 8001910:	2302      	movs	r3, #2
 8001912:	e002      	b.n	800191a <HAL_GPIO_Init+0x1ee>
 8001914:	2301      	movs	r3, #1
 8001916:	e000      	b.n	800191a <HAL_GPIO_Init+0x1ee>
 8001918:	2300      	movs	r3, #0
 800191a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800191c:	f002 0203 	and.w	r2, r2, #3
 8001920:	0092      	lsls	r2, r2, #2
 8001922:	4093      	lsls	r3, r2
 8001924:	68fa      	ldr	r2, [r7, #12]
 8001926:	4313      	orrs	r3, r2
 8001928:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800192a:	492f      	ldr	r1, [pc, #188]	; (80019e8 <HAL_GPIO_Init+0x2bc>)
 800192c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800192e:	089b      	lsrs	r3, r3, #2
 8001930:	3302      	adds	r3, #2
 8001932:	68fa      	ldr	r2, [r7, #12]
 8001934:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	685b      	ldr	r3, [r3, #4]
 800193c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001940:	2b00      	cmp	r3, #0
 8001942:	d006      	beq.n	8001952 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001944:	4b2d      	ldr	r3, [pc, #180]	; (80019fc <HAL_GPIO_Init+0x2d0>)
 8001946:	681a      	ldr	r2, [r3, #0]
 8001948:	492c      	ldr	r1, [pc, #176]	; (80019fc <HAL_GPIO_Init+0x2d0>)
 800194a:	69bb      	ldr	r3, [r7, #24]
 800194c:	4313      	orrs	r3, r2
 800194e:	600b      	str	r3, [r1, #0]
 8001950:	e006      	b.n	8001960 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001952:	4b2a      	ldr	r3, [pc, #168]	; (80019fc <HAL_GPIO_Init+0x2d0>)
 8001954:	681a      	ldr	r2, [r3, #0]
 8001956:	69bb      	ldr	r3, [r7, #24]
 8001958:	43db      	mvns	r3, r3
 800195a:	4928      	ldr	r1, [pc, #160]	; (80019fc <HAL_GPIO_Init+0x2d0>)
 800195c:	4013      	ands	r3, r2
 800195e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	685b      	ldr	r3, [r3, #4]
 8001964:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001968:	2b00      	cmp	r3, #0
 800196a:	d006      	beq.n	800197a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800196c:	4b23      	ldr	r3, [pc, #140]	; (80019fc <HAL_GPIO_Init+0x2d0>)
 800196e:	685a      	ldr	r2, [r3, #4]
 8001970:	4922      	ldr	r1, [pc, #136]	; (80019fc <HAL_GPIO_Init+0x2d0>)
 8001972:	69bb      	ldr	r3, [r7, #24]
 8001974:	4313      	orrs	r3, r2
 8001976:	604b      	str	r3, [r1, #4]
 8001978:	e006      	b.n	8001988 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800197a:	4b20      	ldr	r3, [pc, #128]	; (80019fc <HAL_GPIO_Init+0x2d0>)
 800197c:	685a      	ldr	r2, [r3, #4]
 800197e:	69bb      	ldr	r3, [r7, #24]
 8001980:	43db      	mvns	r3, r3
 8001982:	491e      	ldr	r1, [pc, #120]	; (80019fc <HAL_GPIO_Init+0x2d0>)
 8001984:	4013      	ands	r3, r2
 8001986:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001990:	2b00      	cmp	r3, #0
 8001992:	d006      	beq.n	80019a2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001994:	4b19      	ldr	r3, [pc, #100]	; (80019fc <HAL_GPIO_Init+0x2d0>)
 8001996:	689a      	ldr	r2, [r3, #8]
 8001998:	4918      	ldr	r1, [pc, #96]	; (80019fc <HAL_GPIO_Init+0x2d0>)
 800199a:	69bb      	ldr	r3, [r7, #24]
 800199c:	4313      	orrs	r3, r2
 800199e:	608b      	str	r3, [r1, #8]
 80019a0:	e006      	b.n	80019b0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80019a2:	4b16      	ldr	r3, [pc, #88]	; (80019fc <HAL_GPIO_Init+0x2d0>)
 80019a4:	689a      	ldr	r2, [r3, #8]
 80019a6:	69bb      	ldr	r3, [r7, #24]
 80019a8:	43db      	mvns	r3, r3
 80019aa:	4914      	ldr	r1, [pc, #80]	; (80019fc <HAL_GPIO_Init+0x2d0>)
 80019ac:	4013      	ands	r3, r2
 80019ae:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d021      	beq.n	8001a00 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80019bc:	4b0f      	ldr	r3, [pc, #60]	; (80019fc <HAL_GPIO_Init+0x2d0>)
 80019be:	68da      	ldr	r2, [r3, #12]
 80019c0:	490e      	ldr	r1, [pc, #56]	; (80019fc <HAL_GPIO_Init+0x2d0>)
 80019c2:	69bb      	ldr	r3, [r7, #24]
 80019c4:	4313      	orrs	r3, r2
 80019c6:	60cb      	str	r3, [r1, #12]
 80019c8:	e021      	b.n	8001a0e <HAL_GPIO_Init+0x2e2>
 80019ca:	bf00      	nop
 80019cc:	10320000 	.word	0x10320000
 80019d0:	10310000 	.word	0x10310000
 80019d4:	10220000 	.word	0x10220000
 80019d8:	10210000 	.word	0x10210000
 80019dc:	10120000 	.word	0x10120000
 80019e0:	10110000 	.word	0x10110000
 80019e4:	40021000 	.word	0x40021000
 80019e8:	40010000 	.word	0x40010000
 80019ec:	40010800 	.word	0x40010800
 80019f0:	40010c00 	.word	0x40010c00
 80019f4:	40011000 	.word	0x40011000
 80019f8:	40011400 	.word	0x40011400
 80019fc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001a00:	4b0b      	ldr	r3, [pc, #44]	; (8001a30 <HAL_GPIO_Init+0x304>)
 8001a02:	68da      	ldr	r2, [r3, #12]
 8001a04:	69bb      	ldr	r3, [r7, #24]
 8001a06:	43db      	mvns	r3, r3
 8001a08:	4909      	ldr	r1, [pc, #36]	; (8001a30 <HAL_GPIO_Init+0x304>)
 8001a0a:	4013      	ands	r3, r2
 8001a0c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001a0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a10:	3301      	adds	r3, #1
 8001a12:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	681a      	ldr	r2, [r3, #0]
 8001a18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a1a:	fa22 f303 	lsr.w	r3, r2, r3
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	f47f ae8e 	bne.w	8001740 <HAL_GPIO_Init+0x14>
  }
}
 8001a24:	bf00      	nop
 8001a26:	bf00      	nop
 8001a28:	372c      	adds	r7, #44	; 0x2c
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bc80      	pop	{r7}
 8001a2e:	4770      	bx	lr
 8001a30:	40010400 	.word	0x40010400

08001a34 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b086      	sub	sp, #24
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d101      	bne.n	8001a46 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a42:	2301      	movs	r3, #1
 8001a44:	e26c      	b.n	8001f20 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f003 0301 	and.w	r3, r3, #1
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	f000 8087 	beq.w	8001b62 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a54:	4b92      	ldr	r3, [pc, #584]	; (8001ca0 <HAL_RCC_OscConfig+0x26c>)
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	f003 030c 	and.w	r3, r3, #12
 8001a5c:	2b04      	cmp	r3, #4
 8001a5e:	d00c      	beq.n	8001a7a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001a60:	4b8f      	ldr	r3, [pc, #572]	; (8001ca0 <HAL_RCC_OscConfig+0x26c>)
 8001a62:	685b      	ldr	r3, [r3, #4]
 8001a64:	f003 030c 	and.w	r3, r3, #12
 8001a68:	2b08      	cmp	r3, #8
 8001a6a:	d112      	bne.n	8001a92 <HAL_RCC_OscConfig+0x5e>
 8001a6c:	4b8c      	ldr	r3, [pc, #560]	; (8001ca0 <HAL_RCC_OscConfig+0x26c>)
 8001a6e:	685b      	ldr	r3, [r3, #4]
 8001a70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a78:	d10b      	bne.n	8001a92 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a7a:	4b89      	ldr	r3, [pc, #548]	; (8001ca0 <HAL_RCC_OscConfig+0x26c>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d06c      	beq.n	8001b60 <HAL_RCC_OscConfig+0x12c>
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d168      	bne.n	8001b60 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001a8e:	2301      	movs	r3, #1
 8001a90:	e246      	b.n	8001f20 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	685b      	ldr	r3, [r3, #4]
 8001a96:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a9a:	d106      	bne.n	8001aaa <HAL_RCC_OscConfig+0x76>
 8001a9c:	4b80      	ldr	r3, [pc, #512]	; (8001ca0 <HAL_RCC_OscConfig+0x26c>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	4a7f      	ldr	r2, [pc, #508]	; (8001ca0 <HAL_RCC_OscConfig+0x26c>)
 8001aa2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001aa6:	6013      	str	r3, [r2, #0]
 8001aa8:	e02e      	b.n	8001b08 <HAL_RCC_OscConfig+0xd4>
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	685b      	ldr	r3, [r3, #4]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d10c      	bne.n	8001acc <HAL_RCC_OscConfig+0x98>
 8001ab2:	4b7b      	ldr	r3, [pc, #492]	; (8001ca0 <HAL_RCC_OscConfig+0x26c>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4a7a      	ldr	r2, [pc, #488]	; (8001ca0 <HAL_RCC_OscConfig+0x26c>)
 8001ab8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001abc:	6013      	str	r3, [r2, #0]
 8001abe:	4b78      	ldr	r3, [pc, #480]	; (8001ca0 <HAL_RCC_OscConfig+0x26c>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	4a77      	ldr	r2, [pc, #476]	; (8001ca0 <HAL_RCC_OscConfig+0x26c>)
 8001ac4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ac8:	6013      	str	r3, [r2, #0]
 8001aca:	e01d      	b.n	8001b08 <HAL_RCC_OscConfig+0xd4>
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001ad4:	d10c      	bne.n	8001af0 <HAL_RCC_OscConfig+0xbc>
 8001ad6:	4b72      	ldr	r3, [pc, #456]	; (8001ca0 <HAL_RCC_OscConfig+0x26c>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	4a71      	ldr	r2, [pc, #452]	; (8001ca0 <HAL_RCC_OscConfig+0x26c>)
 8001adc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ae0:	6013      	str	r3, [r2, #0]
 8001ae2:	4b6f      	ldr	r3, [pc, #444]	; (8001ca0 <HAL_RCC_OscConfig+0x26c>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4a6e      	ldr	r2, [pc, #440]	; (8001ca0 <HAL_RCC_OscConfig+0x26c>)
 8001ae8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001aec:	6013      	str	r3, [r2, #0]
 8001aee:	e00b      	b.n	8001b08 <HAL_RCC_OscConfig+0xd4>
 8001af0:	4b6b      	ldr	r3, [pc, #428]	; (8001ca0 <HAL_RCC_OscConfig+0x26c>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4a6a      	ldr	r2, [pc, #424]	; (8001ca0 <HAL_RCC_OscConfig+0x26c>)
 8001af6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001afa:	6013      	str	r3, [r2, #0]
 8001afc:	4b68      	ldr	r3, [pc, #416]	; (8001ca0 <HAL_RCC_OscConfig+0x26c>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	4a67      	ldr	r2, [pc, #412]	; (8001ca0 <HAL_RCC_OscConfig+0x26c>)
 8001b02:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b06:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d013      	beq.n	8001b38 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b10:	f7ff fc7e 	bl	8001410 <HAL_GetTick>
 8001b14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b16:	e008      	b.n	8001b2a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b18:	f7ff fc7a 	bl	8001410 <HAL_GetTick>
 8001b1c:	4602      	mov	r2, r0
 8001b1e:	693b      	ldr	r3, [r7, #16]
 8001b20:	1ad3      	subs	r3, r2, r3
 8001b22:	2b64      	cmp	r3, #100	; 0x64
 8001b24:	d901      	bls.n	8001b2a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001b26:	2303      	movs	r3, #3
 8001b28:	e1fa      	b.n	8001f20 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b2a:	4b5d      	ldr	r3, [pc, #372]	; (8001ca0 <HAL_RCC_OscConfig+0x26c>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d0f0      	beq.n	8001b18 <HAL_RCC_OscConfig+0xe4>
 8001b36:	e014      	b.n	8001b62 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b38:	f7ff fc6a 	bl	8001410 <HAL_GetTick>
 8001b3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b3e:	e008      	b.n	8001b52 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b40:	f7ff fc66 	bl	8001410 <HAL_GetTick>
 8001b44:	4602      	mov	r2, r0
 8001b46:	693b      	ldr	r3, [r7, #16]
 8001b48:	1ad3      	subs	r3, r2, r3
 8001b4a:	2b64      	cmp	r3, #100	; 0x64
 8001b4c:	d901      	bls.n	8001b52 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001b4e:	2303      	movs	r3, #3
 8001b50:	e1e6      	b.n	8001f20 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b52:	4b53      	ldr	r3, [pc, #332]	; (8001ca0 <HAL_RCC_OscConfig+0x26c>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d1f0      	bne.n	8001b40 <HAL_RCC_OscConfig+0x10c>
 8001b5e:	e000      	b.n	8001b62 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b60:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f003 0302 	and.w	r3, r3, #2
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d063      	beq.n	8001c36 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b6e:	4b4c      	ldr	r3, [pc, #304]	; (8001ca0 <HAL_RCC_OscConfig+0x26c>)
 8001b70:	685b      	ldr	r3, [r3, #4]
 8001b72:	f003 030c 	and.w	r3, r3, #12
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d00b      	beq.n	8001b92 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001b7a:	4b49      	ldr	r3, [pc, #292]	; (8001ca0 <HAL_RCC_OscConfig+0x26c>)
 8001b7c:	685b      	ldr	r3, [r3, #4]
 8001b7e:	f003 030c 	and.w	r3, r3, #12
 8001b82:	2b08      	cmp	r3, #8
 8001b84:	d11c      	bne.n	8001bc0 <HAL_RCC_OscConfig+0x18c>
 8001b86:	4b46      	ldr	r3, [pc, #280]	; (8001ca0 <HAL_RCC_OscConfig+0x26c>)
 8001b88:	685b      	ldr	r3, [r3, #4]
 8001b8a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d116      	bne.n	8001bc0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b92:	4b43      	ldr	r3, [pc, #268]	; (8001ca0 <HAL_RCC_OscConfig+0x26c>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f003 0302 	and.w	r3, r3, #2
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d005      	beq.n	8001baa <HAL_RCC_OscConfig+0x176>
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	691b      	ldr	r3, [r3, #16]
 8001ba2:	2b01      	cmp	r3, #1
 8001ba4:	d001      	beq.n	8001baa <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	e1ba      	b.n	8001f20 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001baa:	4b3d      	ldr	r3, [pc, #244]	; (8001ca0 <HAL_RCC_OscConfig+0x26c>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	695b      	ldr	r3, [r3, #20]
 8001bb6:	00db      	lsls	r3, r3, #3
 8001bb8:	4939      	ldr	r1, [pc, #228]	; (8001ca0 <HAL_RCC_OscConfig+0x26c>)
 8001bba:	4313      	orrs	r3, r2
 8001bbc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001bbe:	e03a      	b.n	8001c36 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	691b      	ldr	r3, [r3, #16]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d020      	beq.n	8001c0a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001bc8:	4b36      	ldr	r3, [pc, #216]	; (8001ca4 <HAL_RCC_OscConfig+0x270>)
 8001bca:	2201      	movs	r2, #1
 8001bcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bce:	f7ff fc1f 	bl	8001410 <HAL_GetTick>
 8001bd2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bd4:	e008      	b.n	8001be8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bd6:	f7ff fc1b 	bl	8001410 <HAL_GetTick>
 8001bda:	4602      	mov	r2, r0
 8001bdc:	693b      	ldr	r3, [r7, #16]
 8001bde:	1ad3      	subs	r3, r2, r3
 8001be0:	2b02      	cmp	r3, #2
 8001be2:	d901      	bls.n	8001be8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001be4:	2303      	movs	r3, #3
 8001be6:	e19b      	b.n	8001f20 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001be8:	4b2d      	ldr	r3, [pc, #180]	; (8001ca0 <HAL_RCC_OscConfig+0x26c>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f003 0302 	and.w	r3, r3, #2
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d0f0      	beq.n	8001bd6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bf4:	4b2a      	ldr	r3, [pc, #168]	; (8001ca0 <HAL_RCC_OscConfig+0x26c>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	695b      	ldr	r3, [r3, #20]
 8001c00:	00db      	lsls	r3, r3, #3
 8001c02:	4927      	ldr	r1, [pc, #156]	; (8001ca0 <HAL_RCC_OscConfig+0x26c>)
 8001c04:	4313      	orrs	r3, r2
 8001c06:	600b      	str	r3, [r1, #0]
 8001c08:	e015      	b.n	8001c36 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c0a:	4b26      	ldr	r3, [pc, #152]	; (8001ca4 <HAL_RCC_OscConfig+0x270>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c10:	f7ff fbfe 	bl	8001410 <HAL_GetTick>
 8001c14:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c16:	e008      	b.n	8001c2a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c18:	f7ff fbfa 	bl	8001410 <HAL_GetTick>
 8001c1c:	4602      	mov	r2, r0
 8001c1e:	693b      	ldr	r3, [r7, #16]
 8001c20:	1ad3      	subs	r3, r2, r3
 8001c22:	2b02      	cmp	r3, #2
 8001c24:	d901      	bls.n	8001c2a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001c26:	2303      	movs	r3, #3
 8001c28:	e17a      	b.n	8001f20 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c2a:	4b1d      	ldr	r3, [pc, #116]	; (8001ca0 <HAL_RCC_OscConfig+0x26c>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f003 0302 	and.w	r3, r3, #2
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d1f0      	bne.n	8001c18 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f003 0308 	and.w	r3, r3, #8
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d03a      	beq.n	8001cb8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	699b      	ldr	r3, [r3, #24]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d019      	beq.n	8001c7e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c4a:	4b17      	ldr	r3, [pc, #92]	; (8001ca8 <HAL_RCC_OscConfig+0x274>)
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c50:	f7ff fbde 	bl	8001410 <HAL_GetTick>
 8001c54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c56:	e008      	b.n	8001c6a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c58:	f7ff fbda 	bl	8001410 <HAL_GetTick>
 8001c5c:	4602      	mov	r2, r0
 8001c5e:	693b      	ldr	r3, [r7, #16]
 8001c60:	1ad3      	subs	r3, r2, r3
 8001c62:	2b02      	cmp	r3, #2
 8001c64:	d901      	bls.n	8001c6a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001c66:	2303      	movs	r3, #3
 8001c68:	e15a      	b.n	8001f20 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c6a:	4b0d      	ldr	r3, [pc, #52]	; (8001ca0 <HAL_RCC_OscConfig+0x26c>)
 8001c6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c6e:	f003 0302 	and.w	r3, r3, #2
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d0f0      	beq.n	8001c58 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001c76:	2001      	movs	r0, #1
 8001c78:	f000 fad8 	bl	800222c <RCC_Delay>
 8001c7c:	e01c      	b.n	8001cb8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c7e:	4b0a      	ldr	r3, [pc, #40]	; (8001ca8 <HAL_RCC_OscConfig+0x274>)
 8001c80:	2200      	movs	r2, #0
 8001c82:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c84:	f7ff fbc4 	bl	8001410 <HAL_GetTick>
 8001c88:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c8a:	e00f      	b.n	8001cac <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c8c:	f7ff fbc0 	bl	8001410 <HAL_GetTick>
 8001c90:	4602      	mov	r2, r0
 8001c92:	693b      	ldr	r3, [r7, #16]
 8001c94:	1ad3      	subs	r3, r2, r3
 8001c96:	2b02      	cmp	r3, #2
 8001c98:	d908      	bls.n	8001cac <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001c9a:	2303      	movs	r3, #3
 8001c9c:	e140      	b.n	8001f20 <HAL_RCC_OscConfig+0x4ec>
 8001c9e:	bf00      	nop
 8001ca0:	40021000 	.word	0x40021000
 8001ca4:	42420000 	.word	0x42420000
 8001ca8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001cac:	4b9e      	ldr	r3, [pc, #632]	; (8001f28 <HAL_RCC_OscConfig+0x4f4>)
 8001cae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cb0:	f003 0302 	and.w	r3, r3, #2
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d1e9      	bne.n	8001c8c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f003 0304 	and.w	r3, r3, #4
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	f000 80a6 	beq.w	8001e12 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001cca:	4b97      	ldr	r3, [pc, #604]	; (8001f28 <HAL_RCC_OscConfig+0x4f4>)
 8001ccc:	69db      	ldr	r3, [r3, #28]
 8001cce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d10d      	bne.n	8001cf2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001cd6:	4b94      	ldr	r3, [pc, #592]	; (8001f28 <HAL_RCC_OscConfig+0x4f4>)
 8001cd8:	69db      	ldr	r3, [r3, #28]
 8001cda:	4a93      	ldr	r2, [pc, #588]	; (8001f28 <HAL_RCC_OscConfig+0x4f4>)
 8001cdc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ce0:	61d3      	str	r3, [r2, #28]
 8001ce2:	4b91      	ldr	r3, [pc, #580]	; (8001f28 <HAL_RCC_OscConfig+0x4f4>)
 8001ce4:	69db      	ldr	r3, [r3, #28]
 8001ce6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cea:	60bb      	str	r3, [r7, #8]
 8001cec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001cee:	2301      	movs	r3, #1
 8001cf0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cf2:	4b8e      	ldr	r3, [pc, #568]	; (8001f2c <HAL_RCC_OscConfig+0x4f8>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d118      	bne.n	8001d30 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001cfe:	4b8b      	ldr	r3, [pc, #556]	; (8001f2c <HAL_RCC_OscConfig+0x4f8>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	4a8a      	ldr	r2, [pc, #552]	; (8001f2c <HAL_RCC_OscConfig+0x4f8>)
 8001d04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d08:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d0a:	f7ff fb81 	bl	8001410 <HAL_GetTick>
 8001d0e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d10:	e008      	b.n	8001d24 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d12:	f7ff fb7d 	bl	8001410 <HAL_GetTick>
 8001d16:	4602      	mov	r2, r0
 8001d18:	693b      	ldr	r3, [r7, #16]
 8001d1a:	1ad3      	subs	r3, r2, r3
 8001d1c:	2b64      	cmp	r3, #100	; 0x64
 8001d1e:	d901      	bls.n	8001d24 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001d20:	2303      	movs	r3, #3
 8001d22:	e0fd      	b.n	8001f20 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d24:	4b81      	ldr	r3, [pc, #516]	; (8001f2c <HAL_RCC_OscConfig+0x4f8>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d0f0      	beq.n	8001d12 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	68db      	ldr	r3, [r3, #12]
 8001d34:	2b01      	cmp	r3, #1
 8001d36:	d106      	bne.n	8001d46 <HAL_RCC_OscConfig+0x312>
 8001d38:	4b7b      	ldr	r3, [pc, #492]	; (8001f28 <HAL_RCC_OscConfig+0x4f4>)
 8001d3a:	6a1b      	ldr	r3, [r3, #32]
 8001d3c:	4a7a      	ldr	r2, [pc, #488]	; (8001f28 <HAL_RCC_OscConfig+0x4f4>)
 8001d3e:	f043 0301 	orr.w	r3, r3, #1
 8001d42:	6213      	str	r3, [r2, #32]
 8001d44:	e02d      	b.n	8001da2 <HAL_RCC_OscConfig+0x36e>
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	68db      	ldr	r3, [r3, #12]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d10c      	bne.n	8001d68 <HAL_RCC_OscConfig+0x334>
 8001d4e:	4b76      	ldr	r3, [pc, #472]	; (8001f28 <HAL_RCC_OscConfig+0x4f4>)
 8001d50:	6a1b      	ldr	r3, [r3, #32]
 8001d52:	4a75      	ldr	r2, [pc, #468]	; (8001f28 <HAL_RCC_OscConfig+0x4f4>)
 8001d54:	f023 0301 	bic.w	r3, r3, #1
 8001d58:	6213      	str	r3, [r2, #32]
 8001d5a:	4b73      	ldr	r3, [pc, #460]	; (8001f28 <HAL_RCC_OscConfig+0x4f4>)
 8001d5c:	6a1b      	ldr	r3, [r3, #32]
 8001d5e:	4a72      	ldr	r2, [pc, #456]	; (8001f28 <HAL_RCC_OscConfig+0x4f4>)
 8001d60:	f023 0304 	bic.w	r3, r3, #4
 8001d64:	6213      	str	r3, [r2, #32]
 8001d66:	e01c      	b.n	8001da2 <HAL_RCC_OscConfig+0x36e>
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	68db      	ldr	r3, [r3, #12]
 8001d6c:	2b05      	cmp	r3, #5
 8001d6e:	d10c      	bne.n	8001d8a <HAL_RCC_OscConfig+0x356>
 8001d70:	4b6d      	ldr	r3, [pc, #436]	; (8001f28 <HAL_RCC_OscConfig+0x4f4>)
 8001d72:	6a1b      	ldr	r3, [r3, #32]
 8001d74:	4a6c      	ldr	r2, [pc, #432]	; (8001f28 <HAL_RCC_OscConfig+0x4f4>)
 8001d76:	f043 0304 	orr.w	r3, r3, #4
 8001d7a:	6213      	str	r3, [r2, #32]
 8001d7c:	4b6a      	ldr	r3, [pc, #424]	; (8001f28 <HAL_RCC_OscConfig+0x4f4>)
 8001d7e:	6a1b      	ldr	r3, [r3, #32]
 8001d80:	4a69      	ldr	r2, [pc, #420]	; (8001f28 <HAL_RCC_OscConfig+0x4f4>)
 8001d82:	f043 0301 	orr.w	r3, r3, #1
 8001d86:	6213      	str	r3, [r2, #32]
 8001d88:	e00b      	b.n	8001da2 <HAL_RCC_OscConfig+0x36e>
 8001d8a:	4b67      	ldr	r3, [pc, #412]	; (8001f28 <HAL_RCC_OscConfig+0x4f4>)
 8001d8c:	6a1b      	ldr	r3, [r3, #32]
 8001d8e:	4a66      	ldr	r2, [pc, #408]	; (8001f28 <HAL_RCC_OscConfig+0x4f4>)
 8001d90:	f023 0301 	bic.w	r3, r3, #1
 8001d94:	6213      	str	r3, [r2, #32]
 8001d96:	4b64      	ldr	r3, [pc, #400]	; (8001f28 <HAL_RCC_OscConfig+0x4f4>)
 8001d98:	6a1b      	ldr	r3, [r3, #32]
 8001d9a:	4a63      	ldr	r2, [pc, #396]	; (8001f28 <HAL_RCC_OscConfig+0x4f4>)
 8001d9c:	f023 0304 	bic.w	r3, r3, #4
 8001da0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	68db      	ldr	r3, [r3, #12]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d015      	beq.n	8001dd6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001daa:	f7ff fb31 	bl	8001410 <HAL_GetTick>
 8001dae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001db0:	e00a      	b.n	8001dc8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001db2:	f7ff fb2d 	bl	8001410 <HAL_GetTick>
 8001db6:	4602      	mov	r2, r0
 8001db8:	693b      	ldr	r3, [r7, #16]
 8001dba:	1ad3      	subs	r3, r2, r3
 8001dbc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dc0:	4293      	cmp	r3, r2
 8001dc2:	d901      	bls.n	8001dc8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001dc4:	2303      	movs	r3, #3
 8001dc6:	e0ab      	b.n	8001f20 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001dc8:	4b57      	ldr	r3, [pc, #348]	; (8001f28 <HAL_RCC_OscConfig+0x4f4>)
 8001dca:	6a1b      	ldr	r3, [r3, #32]
 8001dcc:	f003 0302 	and.w	r3, r3, #2
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d0ee      	beq.n	8001db2 <HAL_RCC_OscConfig+0x37e>
 8001dd4:	e014      	b.n	8001e00 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dd6:	f7ff fb1b 	bl	8001410 <HAL_GetTick>
 8001dda:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ddc:	e00a      	b.n	8001df4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001dde:	f7ff fb17 	bl	8001410 <HAL_GetTick>
 8001de2:	4602      	mov	r2, r0
 8001de4:	693b      	ldr	r3, [r7, #16]
 8001de6:	1ad3      	subs	r3, r2, r3
 8001de8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dec:	4293      	cmp	r3, r2
 8001dee:	d901      	bls.n	8001df4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001df0:	2303      	movs	r3, #3
 8001df2:	e095      	b.n	8001f20 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001df4:	4b4c      	ldr	r3, [pc, #304]	; (8001f28 <HAL_RCC_OscConfig+0x4f4>)
 8001df6:	6a1b      	ldr	r3, [r3, #32]
 8001df8:	f003 0302 	and.w	r3, r3, #2
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d1ee      	bne.n	8001dde <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001e00:	7dfb      	ldrb	r3, [r7, #23]
 8001e02:	2b01      	cmp	r3, #1
 8001e04:	d105      	bne.n	8001e12 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e06:	4b48      	ldr	r3, [pc, #288]	; (8001f28 <HAL_RCC_OscConfig+0x4f4>)
 8001e08:	69db      	ldr	r3, [r3, #28]
 8001e0a:	4a47      	ldr	r2, [pc, #284]	; (8001f28 <HAL_RCC_OscConfig+0x4f4>)
 8001e0c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e10:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	69db      	ldr	r3, [r3, #28]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	f000 8081 	beq.w	8001f1e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e1c:	4b42      	ldr	r3, [pc, #264]	; (8001f28 <HAL_RCC_OscConfig+0x4f4>)
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	f003 030c 	and.w	r3, r3, #12
 8001e24:	2b08      	cmp	r3, #8
 8001e26:	d061      	beq.n	8001eec <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	69db      	ldr	r3, [r3, #28]
 8001e2c:	2b02      	cmp	r3, #2
 8001e2e:	d146      	bne.n	8001ebe <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e30:	4b3f      	ldr	r3, [pc, #252]	; (8001f30 <HAL_RCC_OscConfig+0x4fc>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e36:	f7ff faeb 	bl	8001410 <HAL_GetTick>
 8001e3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e3c:	e008      	b.n	8001e50 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e3e:	f7ff fae7 	bl	8001410 <HAL_GetTick>
 8001e42:	4602      	mov	r2, r0
 8001e44:	693b      	ldr	r3, [r7, #16]
 8001e46:	1ad3      	subs	r3, r2, r3
 8001e48:	2b02      	cmp	r3, #2
 8001e4a:	d901      	bls.n	8001e50 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001e4c:	2303      	movs	r3, #3
 8001e4e:	e067      	b.n	8001f20 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e50:	4b35      	ldr	r3, [pc, #212]	; (8001f28 <HAL_RCC_OscConfig+0x4f4>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d1f0      	bne.n	8001e3e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6a1b      	ldr	r3, [r3, #32]
 8001e60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e64:	d108      	bne.n	8001e78 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001e66:	4b30      	ldr	r3, [pc, #192]	; (8001f28 <HAL_RCC_OscConfig+0x4f4>)
 8001e68:	685b      	ldr	r3, [r3, #4]
 8001e6a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	689b      	ldr	r3, [r3, #8]
 8001e72:	492d      	ldr	r1, [pc, #180]	; (8001f28 <HAL_RCC_OscConfig+0x4f4>)
 8001e74:	4313      	orrs	r3, r2
 8001e76:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e78:	4b2b      	ldr	r3, [pc, #172]	; (8001f28 <HAL_RCC_OscConfig+0x4f4>)
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6a19      	ldr	r1, [r3, #32]
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e88:	430b      	orrs	r3, r1
 8001e8a:	4927      	ldr	r1, [pc, #156]	; (8001f28 <HAL_RCC_OscConfig+0x4f4>)
 8001e8c:	4313      	orrs	r3, r2
 8001e8e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e90:	4b27      	ldr	r3, [pc, #156]	; (8001f30 <HAL_RCC_OscConfig+0x4fc>)
 8001e92:	2201      	movs	r2, #1
 8001e94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e96:	f7ff fabb 	bl	8001410 <HAL_GetTick>
 8001e9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e9c:	e008      	b.n	8001eb0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e9e:	f7ff fab7 	bl	8001410 <HAL_GetTick>
 8001ea2:	4602      	mov	r2, r0
 8001ea4:	693b      	ldr	r3, [r7, #16]
 8001ea6:	1ad3      	subs	r3, r2, r3
 8001ea8:	2b02      	cmp	r3, #2
 8001eaa:	d901      	bls.n	8001eb0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001eac:	2303      	movs	r3, #3
 8001eae:	e037      	b.n	8001f20 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001eb0:	4b1d      	ldr	r3, [pc, #116]	; (8001f28 <HAL_RCC_OscConfig+0x4f4>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d0f0      	beq.n	8001e9e <HAL_RCC_OscConfig+0x46a>
 8001ebc:	e02f      	b.n	8001f1e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ebe:	4b1c      	ldr	r3, [pc, #112]	; (8001f30 <HAL_RCC_OscConfig+0x4fc>)
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ec4:	f7ff faa4 	bl	8001410 <HAL_GetTick>
 8001ec8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001eca:	e008      	b.n	8001ede <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ecc:	f7ff faa0 	bl	8001410 <HAL_GetTick>
 8001ed0:	4602      	mov	r2, r0
 8001ed2:	693b      	ldr	r3, [r7, #16]
 8001ed4:	1ad3      	subs	r3, r2, r3
 8001ed6:	2b02      	cmp	r3, #2
 8001ed8:	d901      	bls.n	8001ede <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001eda:	2303      	movs	r3, #3
 8001edc:	e020      	b.n	8001f20 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ede:	4b12      	ldr	r3, [pc, #72]	; (8001f28 <HAL_RCC_OscConfig+0x4f4>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d1f0      	bne.n	8001ecc <HAL_RCC_OscConfig+0x498>
 8001eea:	e018      	b.n	8001f1e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	69db      	ldr	r3, [r3, #28]
 8001ef0:	2b01      	cmp	r3, #1
 8001ef2:	d101      	bne.n	8001ef8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	e013      	b.n	8001f20 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001ef8:	4b0b      	ldr	r3, [pc, #44]	; (8001f28 <HAL_RCC_OscConfig+0x4f4>)
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6a1b      	ldr	r3, [r3, #32]
 8001f08:	429a      	cmp	r2, r3
 8001f0a:	d106      	bne.n	8001f1a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f16:	429a      	cmp	r2, r3
 8001f18:	d001      	beq.n	8001f1e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	e000      	b.n	8001f20 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001f1e:	2300      	movs	r3, #0
}
 8001f20:	4618      	mov	r0, r3
 8001f22:	3718      	adds	r7, #24
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	40021000 	.word	0x40021000
 8001f2c:	40007000 	.word	0x40007000
 8001f30:	42420060 	.word	0x42420060

08001f34 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b084      	sub	sp, #16
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
 8001f3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d101      	bne.n	8001f48 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f44:	2301      	movs	r3, #1
 8001f46:	e0d0      	b.n	80020ea <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001f48:	4b6a      	ldr	r3, [pc, #424]	; (80020f4 <HAL_RCC_ClockConfig+0x1c0>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f003 0307 	and.w	r3, r3, #7
 8001f50:	683a      	ldr	r2, [r7, #0]
 8001f52:	429a      	cmp	r2, r3
 8001f54:	d910      	bls.n	8001f78 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f56:	4b67      	ldr	r3, [pc, #412]	; (80020f4 <HAL_RCC_ClockConfig+0x1c0>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f023 0207 	bic.w	r2, r3, #7
 8001f5e:	4965      	ldr	r1, [pc, #404]	; (80020f4 <HAL_RCC_ClockConfig+0x1c0>)
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	4313      	orrs	r3, r2
 8001f64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f66:	4b63      	ldr	r3, [pc, #396]	; (80020f4 <HAL_RCC_ClockConfig+0x1c0>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f003 0307 	and.w	r3, r3, #7
 8001f6e:	683a      	ldr	r2, [r7, #0]
 8001f70:	429a      	cmp	r2, r3
 8001f72:	d001      	beq.n	8001f78 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001f74:	2301      	movs	r3, #1
 8001f76:	e0b8      	b.n	80020ea <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f003 0302 	and.w	r3, r3, #2
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d020      	beq.n	8001fc6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f003 0304 	and.w	r3, r3, #4
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d005      	beq.n	8001f9c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f90:	4b59      	ldr	r3, [pc, #356]	; (80020f8 <HAL_RCC_ClockConfig+0x1c4>)
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	4a58      	ldr	r2, [pc, #352]	; (80020f8 <HAL_RCC_ClockConfig+0x1c4>)
 8001f96:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001f9a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f003 0308 	and.w	r3, r3, #8
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d005      	beq.n	8001fb4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001fa8:	4b53      	ldr	r3, [pc, #332]	; (80020f8 <HAL_RCC_ClockConfig+0x1c4>)
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	4a52      	ldr	r2, [pc, #328]	; (80020f8 <HAL_RCC_ClockConfig+0x1c4>)
 8001fae:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001fb2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001fb4:	4b50      	ldr	r3, [pc, #320]	; (80020f8 <HAL_RCC_ClockConfig+0x1c4>)
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	689b      	ldr	r3, [r3, #8]
 8001fc0:	494d      	ldr	r1, [pc, #308]	; (80020f8 <HAL_RCC_ClockConfig+0x1c4>)
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f003 0301 	and.w	r3, r3, #1
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d040      	beq.n	8002054 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	2b01      	cmp	r3, #1
 8001fd8:	d107      	bne.n	8001fea <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fda:	4b47      	ldr	r3, [pc, #284]	; (80020f8 <HAL_RCC_ClockConfig+0x1c4>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d115      	bne.n	8002012 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	e07f      	b.n	80020ea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	2b02      	cmp	r3, #2
 8001ff0:	d107      	bne.n	8002002 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ff2:	4b41      	ldr	r3, [pc, #260]	; (80020f8 <HAL_RCC_ClockConfig+0x1c4>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d109      	bne.n	8002012 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ffe:	2301      	movs	r3, #1
 8002000:	e073      	b.n	80020ea <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002002:	4b3d      	ldr	r3, [pc, #244]	; (80020f8 <HAL_RCC_ClockConfig+0x1c4>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f003 0302 	and.w	r3, r3, #2
 800200a:	2b00      	cmp	r3, #0
 800200c:	d101      	bne.n	8002012 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800200e:	2301      	movs	r3, #1
 8002010:	e06b      	b.n	80020ea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002012:	4b39      	ldr	r3, [pc, #228]	; (80020f8 <HAL_RCC_ClockConfig+0x1c4>)
 8002014:	685b      	ldr	r3, [r3, #4]
 8002016:	f023 0203 	bic.w	r2, r3, #3
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	4936      	ldr	r1, [pc, #216]	; (80020f8 <HAL_RCC_ClockConfig+0x1c4>)
 8002020:	4313      	orrs	r3, r2
 8002022:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002024:	f7ff f9f4 	bl	8001410 <HAL_GetTick>
 8002028:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800202a:	e00a      	b.n	8002042 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800202c:	f7ff f9f0 	bl	8001410 <HAL_GetTick>
 8002030:	4602      	mov	r2, r0
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	1ad3      	subs	r3, r2, r3
 8002036:	f241 3288 	movw	r2, #5000	; 0x1388
 800203a:	4293      	cmp	r3, r2
 800203c:	d901      	bls.n	8002042 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800203e:	2303      	movs	r3, #3
 8002040:	e053      	b.n	80020ea <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002042:	4b2d      	ldr	r3, [pc, #180]	; (80020f8 <HAL_RCC_ClockConfig+0x1c4>)
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	f003 020c 	and.w	r2, r3, #12
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	009b      	lsls	r3, r3, #2
 8002050:	429a      	cmp	r2, r3
 8002052:	d1eb      	bne.n	800202c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002054:	4b27      	ldr	r3, [pc, #156]	; (80020f4 <HAL_RCC_ClockConfig+0x1c0>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f003 0307 	and.w	r3, r3, #7
 800205c:	683a      	ldr	r2, [r7, #0]
 800205e:	429a      	cmp	r2, r3
 8002060:	d210      	bcs.n	8002084 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002062:	4b24      	ldr	r3, [pc, #144]	; (80020f4 <HAL_RCC_ClockConfig+0x1c0>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f023 0207 	bic.w	r2, r3, #7
 800206a:	4922      	ldr	r1, [pc, #136]	; (80020f4 <HAL_RCC_ClockConfig+0x1c0>)
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	4313      	orrs	r3, r2
 8002070:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002072:	4b20      	ldr	r3, [pc, #128]	; (80020f4 <HAL_RCC_ClockConfig+0x1c0>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f003 0307 	and.w	r3, r3, #7
 800207a:	683a      	ldr	r2, [r7, #0]
 800207c:	429a      	cmp	r2, r3
 800207e:	d001      	beq.n	8002084 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002080:	2301      	movs	r3, #1
 8002082:	e032      	b.n	80020ea <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f003 0304 	and.w	r3, r3, #4
 800208c:	2b00      	cmp	r3, #0
 800208e:	d008      	beq.n	80020a2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002090:	4b19      	ldr	r3, [pc, #100]	; (80020f8 <HAL_RCC_ClockConfig+0x1c4>)
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	68db      	ldr	r3, [r3, #12]
 800209c:	4916      	ldr	r1, [pc, #88]	; (80020f8 <HAL_RCC_ClockConfig+0x1c4>)
 800209e:	4313      	orrs	r3, r2
 80020a0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f003 0308 	and.w	r3, r3, #8
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d009      	beq.n	80020c2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80020ae:	4b12      	ldr	r3, [pc, #72]	; (80020f8 <HAL_RCC_ClockConfig+0x1c4>)
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	691b      	ldr	r3, [r3, #16]
 80020ba:	00db      	lsls	r3, r3, #3
 80020bc:	490e      	ldr	r1, [pc, #56]	; (80020f8 <HAL_RCC_ClockConfig+0x1c4>)
 80020be:	4313      	orrs	r3, r2
 80020c0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80020c2:	f000 f821 	bl	8002108 <HAL_RCC_GetSysClockFreq>
 80020c6:	4602      	mov	r2, r0
 80020c8:	4b0b      	ldr	r3, [pc, #44]	; (80020f8 <HAL_RCC_ClockConfig+0x1c4>)
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	091b      	lsrs	r3, r3, #4
 80020ce:	f003 030f 	and.w	r3, r3, #15
 80020d2:	490a      	ldr	r1, [pc, #40]	; (80020fc <HAL_RCC_ClockConfig+0x1c8>)
 80020d4:	5ccb      	ldrb	r3, [r1, r3]
 80020d6:	fa22 f303 	lsr.w	r3, r2, r3
 80020da:	4a09      	ldr	r2, [pc, #36]	; (8002100 <HAL_RCC_ClockConfig+0x1cc>)
 80020dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80020de:	4b09      	ldr	r3, [pc, #36]	; (8002104 <HAL_RCC_ClockConfig+0x1d0>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4618      	mov	r0, r3
 80020e4:	f7ff f952 	bl	800138c <HAL_InitTick>

  return HAL_OK;
 80020e8:	2300      	movs	r3, #0
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	3710      	adds	r7, #16
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	bf00      	nop
 80020f4:	40022000 	.word	0x40022000
 80020f8:	40021000 	.word	0x40021000
 80020fc:	080073c4 	.word	0x080073c4
 8002100:	20000000 	.word	0x20000000
 8002104:	20000004 	.word	0x20000004

08002108 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002108:	b490      	push	{r4, r7}
 800210a:	b08a      	sub	sp, #40	; 0x28
 800210c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800210e:	4b2a      	ldr	r3, [pc, #168]	; (80021b8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002110:	1d3c      	adds	r4, r7, #4
 8002112:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002114:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002118:	f240 2301 	movw	r3, #513	; 0x201
 800211c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800211e:	2300      	movs	r3, #0
 8002120:	61fb      	str	r3, [r7, #28]
 8002122:	2300      	movs	r3, #0
 8002124:	61bb      	str	r3, [r7, #24]
 8002126:	2300      	movs	r3, #0
 8002128:	627b      	str	r3, [r7, #36]	; 0x24
 800212a:	2300      	movs	r3, #0
 800212c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800212e:	2300      	movs	r3, #0
 8002130:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002132:	4b22      	ldr	r3, [pc, #136]	; (80021bc <HAL_RCC_GetSysClockFreq+0xb4>)
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002138:	69fb      	ldr	r3, [r7, #28]
 800213a:	f003 030c 	and.w	r3, r3, #12
 800213e:	2b04      	cmp	r3, #4
 8002140:	d002      	beq.n	8002148 <HAL_RCC_GetSysClockFreq+0x40>
 8002142:	2b08      	cmp	r3, #8
 8002144:	d003      	beq.n	800214e <HAL_RCC_GetSysClockFreq+0x46>
 8002146:	e02d      	b.n	80021a4 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002148:	4b1d      	ldr	r3, [pc, #116]	; (80021c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800214a:	623b      	str	r3, [r7, #32]
      break;
 800214c:	e02d      	b.n	80021aa <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800214e:	69fb      	ldr	r3, [r7, #28]
 8002150:	0c9b      	lsrs	r3, r3, #18
 8002152:	f003 030f 	and.w	r3, r3, #15
 8002156:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800215a:	4413      	add	r3, r2
 800215c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002160:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002162:	69fb      	ldr	r3, [r7, #28]
 8002164:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002168:	2b00      	cmp	r3, #0
 800216a:	d013      	beq.n	8002194 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800216c:	4b13      	ldr	r3, [pc, #76]	; (80021bc <HAL_RCC_GetSysClockFreq+0xb4>)
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	0c5b      	lsrs	r3, r3, #17
 8002172:	f003 0301 	and.w	r3, r3, #1
 8002176:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800217a:	4413      	add	r3, r2
 800217c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002180:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002182:	697b      	ldr	r3, [r7, #20]
 8002184:	4a0e      	ldr	r2, [pc, #56]	; (80021c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002186:	fb02 f203 	mul.w	r2, r2, r3
 800218a:	69bb      	ldr	r3, [r7, #24]
 800218c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002190:	627b      	str	r3, [r7, #36]	; 0x24
 8002192:	e004      	b.n	800219e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002194:	697b      	ldr	r3, [r7, #20]
 8002196:	4a0b      	ldr	r2, [pc, #44]	; (80021c4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002198:	fb02 f303 	mul.w	r3, r2, r3
 800219c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800219e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021a0:	623b      	str	r3, [r7, #32]
      break;
 80021a2:	e002      	b.n	80021aa <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80021a4:	4b06      	ldr	r3, [pc, #24]	; (80021c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80021a6:	623b      	str	r3, [r7, #32]
      break;
 80021a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80021aa:	6a3b      	ldr	r3, [r7, #32]
}
 80021ac:	4618      	mov	r0, r3
 80021ae:	3728      	adds	r7, #40	; 0x28
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bc90      	pop	{r4, r7}
 80021b4:	4770      	bx	lr
 80021b6:	bf00      	nop
 80021b8:	080073b4 	.word	0x080073b4
 80021bc:	40021000 	.word	0x40021000
 80021c0:	007a1200 	.word	0x007a1200
 80021c4:	003d0900 	.word	0x003d0900

080021c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80021c8:	b480      	push	{r7}
 80021ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80021cc:	4b02      	ldr	r3, [pc, #8]	; (80021d8 <HAL_RCC_GetHCLKFreq+0x10>)
 80021ce:	681b      	ldr	r3, [r3, #0]
}
 80021d0:	4618      	mov	r0, r3
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bc80      	pop	{r7}
 80021d6:	4770      	bx	lr
 80021d8:	20000000 	.word	0x20000000

080021dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80021e0:	f7ff fff2 	bl	80021c8 <HAL_RCC_GetHCLKFreq>
 80021e4:	4602      	mov	r2, r0
 80021e6:	4b05      	ldr	r3, [pc, #20]	; (80021fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	0a1b      	lsrs	r3, r3, #8
 80021ec:	f003 0307 	and.w	r3, r3, #7
 80021f0:	4903      	ldr	r1, [pc, #12]	; (8002200 <HAL_RCC_GetPCLK1Freq+0x24>)
 80021f2:	5ccb      	ldrb	r3, [r1, r3]
 80021f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80021f8:	4618      	mov	r0, r3
 80021fa:	bd80      	pop	{r7, pc}
 80021fc:	40021000 	.word	0x40021000
 8002200:	080073d4 	.word	0x080073d4

08002204 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002208:	f7ff ffde 	bl	80021c8 <HAL_RCC_GetHCLKFreq>
 800220c:	4602      	mov	r2, r0
 800220e:	4b05      	ldr	r3, [pc, #20]	; (8002224 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	0adb      	lsrs	r3, r3, #11
 8002214:	f003 0307 	and.w	r3, r3, #7
 8002218:	4903      	ldr	r1, [pc, #12]	; (8002228 <HAL_RCC_GetPCLK2Freq+0x24>)
 800221a:	5ccb      	ldrb	r3, [r1, r3]
 800221c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002220:	4618      	mov	r0, r3
 8002222:	bd80      	pop	{r7, pc}
 8002224:	40021000 	.word	0x40021000
 8002228:	080073d4 	.word	0x080073d4

0800222c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800222c:	b480      	push	{r7}
 800222e:	b085      	sub	sp, #20
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002234:	4b0a      	ldr	r3, [pc, #40]	; (8002260 <RCC_Delay+0x34>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a0a      	ldr	r2, [pc, #40]	; (8002264 <RCC_Delay+0x38>)
 800223a:	fba2 2303 	umull	r2, r3, r2, r3
 800223e:	0a5b      	lsrs	r3, r3, #9
 8002240:	687a      	ldr	r2, [r7, #4]
 8002242:	fb02 f303 	mul.w	r3, r2, r3
 8002246:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002248:	bf00      	nop
  }
  while (Delay --);
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	1e5a      	subs	r2, r3, #1
 800224e:	60fa      	str	r2, [r7, #12]
 8002250:	2b00      	cmp	r3, #0
 8002252:	d1f9      	bne.n	8002248 <RCC_Delay+0x1c>
}
 8002254:	bf00      	nop
 8002256:	bf00      	nop
 8002258:	3714      	adds	r7, #20
 800225a:	46bd      	mov	sp, r7
 800225c:	bc80      	pop	{r7}
 800225e:	4770      	bx	lr
 8002260:	20000000 	.word	0x20000000
 8002264:	10624dd3 	.word	0x10624dd3

08002268 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b082      	sub	sp, #8
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d101      	bne.n	800227a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002276:	2301      	movs	r3, #1
 8002278:	e03f      	b.n	80022fa <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002280:	b2db      	uxtb	r3, r3
 8002282:	2b00      	cmp	r3, #0
 8002284:	d106      	bne.n	8002294 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	2200      	movs	r2, #0
 800228a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800228e:	6878      	ldr	r0, [r7, #4]
 8002290:	f7fe ffb4 	bl	80011fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2224      	movs	r2, #36	; 0x24
 8002298:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	68da      	ldr	r2, [r3, #12]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80022aa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80022ac:	6878      	ldr	r0, [r7, #4]
 80022ae:	f000 faa7 	bl	8002800 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	691a      	ldr	r2, [r3, #16]
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80022c0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	695a      	ldr	r2, [r3, #20]
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80022d0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	68da      	ldr	r2, [r3, #12]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80022e0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2200      	movs	r2, #0
 80022e6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2220      	movs	r2, #32
 80022ec:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2220      	movs	r2, #32
 80022f4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80022f8:	2300      	movs	r3, #0
}
 80022fa:	4618      	mov	r0, r3
 80022fc:	3708      	adds	r7, #8
 80022fe:	46bd      	mov	sp, r7
 8002300:	bd80      	pop	{r7, pc}

08002302 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002302:	b480      	push	{r7}
 8002304:	b085      	sub	sp, #20
 8002306:	af00      	add	r7, sp, #0
 8002308:	60f8      	str	r0, [r7, #12]
 800230a:	60b9      	str	r1, [r7, #8]
 800230c:	4613      	mov	r3, r2
 800230e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002316:	b2db      	uxtb	r3, r3
 8002318:	2b20      	cmp	r3, #32
 800231a:	d140      	bne.n	800239e <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800231c:	68bb      	ldr	r3, [r7, #8]
 800231e:	2b00      	cmp	r3, #0
 8002320:	d002      	beq.n	8002328 <HAL_UART_Receive_IT+0x26>
 8002322:	88fb      	ldrh	r3, [r7, #6]
 8002324:	2b00      	cmp	r3, #0
 8002326:	d101      	bne.n	800232c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002328:	2301      	movs	r3, #1
 800232a:	e039      	b.n	80023a0 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002332:	2b01      	cmp	r3, #1
 8002334:	d101      	bne.n	800233a <HAL_UART_Receive_IT+0x38>
 8002336:	2302      	movs	r3, #2
 8002338:	e032      	b.n	80023a0 <HAL_UART_Receive_IT+0x9e>
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	2201      	movs	r2, #1
 800233e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	68ba      	ldr	r2, [r7, #8]
 8002346:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	88fa      	ldrh	r2, [r7, #6]
 800234c:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	88fa      	ldrh	r2, [r7, #6]
 8002352:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	2200      	movs	r2, #0
 8002358:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	2222      	movs	r2, #34	; 0x22
 800235e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	2200      	movs	r2, #0
 8002366:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	68da      	ldr	r2, [r3, #12]
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002378:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	695a      	ldr	r2, [r3, #20]
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f042 0201 	orr.w	r2, r2, #1
 8002388:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	68da      	ldr	r2, [r3, #12]
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f042 0220 	orr.w	r2, r2, #32
 8002398:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800239a:	2300      	movs	r3, #0
 800239c:	e000      	b.n	80023a0 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800239e:	2302      	movs	r3, #2
  }
}
 80023a0:	4618      	mov	r0, r3
 80023a2:	3714      	adds	r7, #20
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bc80      	pop	{r7}
 80023a8:	4770      	bx	lr
	...

080023ac <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b088      	sub	sp, #32
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	68db      	ldr	r3, [r3, #12]
 80023c2:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	695b      	ldr	r3, [r3, #20]
 80023ca:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80023cc:	2300      	movs	r3, #0
 80023ce:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80023d0:	2300      	movs	r3, #0
 80023d2:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80023d4:	69fb      	ldr	r3, [r7, #28]
 80023d6:	f003 030f 	and.w	r3, r3, #15
 80023da:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80023dc:	693b      	ldr	r3, [r7, #16]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d10d      	bne.n	80023fe <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80023e2:	69fb      	ldr	r3, [r7, #28]
 80023e4:	f003 0320 	and.w	r3, r3, #32
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d008      	beq.n	80023fe <HAL_UART_IRQHandler+0x52>
 80023ec:	69bb      	ldr	r3, [r7, #24]
 80023ee:	f003 0320 	and.w	r3, r3, #32
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d003      	beq.n	80023fe <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80023f6:	6878      	ldr	r0, [r7, #4]
 80023f8:	f000 f982 	bl	8002700 <UART_Receive_IT>
      return;
 80023fc:	e0d0      	b.n	80025a0 <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80023fe:	693b      	ldr	r3, [r7, #16]
 8002400:	2b00      	cmp	r3, #0
 8002402:	f000 80b0 	beq.w	8002566 <HAL_UART_IRQHandler+0x1ba>
 8002406:	697b      	ldr	r3, [r7, #20]
 8002408:	f003 0301 	and.w	r3, r3, #1
 800240c:	2b00      	cmp	r3, #0
 800240e:	d105      	bne.n	800241c <HAL_UART_IRQHandler+0x70>
 8002410:	69bb      	ldr	r3, [r7, #24]
 8002412:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002416:	2b00      	cmp	r3, #0
 8002418:	f000 80a5 	beq.w	8002566 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800241c:	69fb      	ldr	r3, [r7, #28]
 800241e:	f003 0301 	and.w	r3, r3, #1
 8002422:	2b00      	cmp	r3, #0
 8002424:	d00a      	beq.n	800243c <HAL_UART_IRQHandler+0x90>
 8002426:	69bb      	ldr	r3, [r7, #24]
 8002428:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800242c:	2b00      	cmp	r3, #0
 800242e:	d005      	beq.n	800243c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002434:	f043 0201 	orr.w	r2, r3, #1
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800243c:	69fb      	ldr	r3, [r7, #28]
 800243e:	f003 0304 	and.w	r3, r3, #4
 8002442:	2b00      	cmp	r3, #0
 8002444:	d00a      	beq.n	800245c <HAL_UART_IRQHandler+0xb0>
 8002446:	697b      	ldr	r3, [r7, #20]
 8002448:	f003 0301 	and.w	r3, r3, #1
 800244c:	2b00      	cmp	r3, #0
 800244e:	d005      	beq.n	800245c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002454:	f043 0202 	orr.w	r2, r3, #2
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800245c:	69fb      	ldr	r3, [r7, #28]
 800245e:	f003 0302 	and.w	r3, r3, #2
 8002462:	2b00      	cmp	r3, #0
 8002464:	d00a      	beq.n	800247c <HAL_UART_IRQHandler+0xd0>
 8002466:	697b      	ldr	r3, [r7, #20]
 8002468:	f003 0301 	and.w	r3, r3, #1
 800246c:	2b00      	cmp	r3, #0
 800246e:	d005      	beq.n	800247c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002474:	f043 0204 	orr.w	r2, r3, #4
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800247c:	69fb      	ldr	r3, [r7, #28]
 800247e:	f003 0308 	and.w	r3, r3, #8
 8002482:	2b00      	cmp	r3, #0
 8002484:	d00f      	beq.n	80024a6 <HAL_UART_IRQHandler+0xfa>
 8002486:	69bb      	ldr	r3, [r7, #24]
 8002488:	f003 0320 	and.w	r3, r3, #32
 800248c:	2b00      	cmp	r3, #0
 800248e:	d104      	bne.n	800249a <HAL_UART_IRQHandler+0xee>
 8002490:	697b      	ldr	r3, [r7, #20]
 8002492:	f003 0301 	and.w	r3, r3, #1
 8002496:	2b00      	cmp	r3, #0
 8002498:	d005      	beq.n	80024a6 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800249e:	f043 0208 	orr.w	r2, r3, #8
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d077      	beq.n	800259e <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80024ae:	69fb      	ldr	r3, [r7, #28]
 80024b0:	f003 0320 	and.w	r3, r3, #32
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d007      	beq.n	80024c8 <HAL_UART_IRQHandler+0x11c>
 80024b8:	69bb      	ldr	r3, [r7, #24]
 80024ba:	f003 0320 	and.w	r3, r3, #32
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d002      	beq.n	80024c8 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 80024c2:	6878      	ldr	r0, [r7, #4]
 80024c4:	f000 f91c 	bl	8002700 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	695b      	ldr	r3, [r3, #20]
 80024ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	bf14      	ite	ne
 80024d6:	2301      	movne	r3, #1
 80024d8:	2300      	moveq	r3, #0
 80024da:	b2db      	uxtb	r3, r3
 80024dc:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024e2:	f003 0308 	and.w	r3, r3, #8
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d102      	bne.n	80024f0 <HAL_UART_IRQHandler+0x144>
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d031      	beq.n	8002554 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80024f0:	6878      	ldr	r0, [r7, #4]
 80024f2:	f000 f86d 	bl	80025d0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	695b      	ldr	r3, [r3, #20]
 80024fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002500:	2b00      	cmp	r3, #0
 8002502:	d023      	beq.n	800254c <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	695a      	ldr	r2, [r3, #20]
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002512:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002518:	2b00      	cmp	r3, #0
 800251a:	d013      	beq.n	8002544 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002520:	4a21      	ldr	r2, [pc, #132]	; (80025a8 <HAL_UART_IRQHandler+0x1fc>)
 8002522:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002528:	4618      	mov	r0, r3
 800252a:	f7ff f889 	bl	8001640 <HAL_DMA_Abort_IT>
 800252e:	4603      	mov	r3, r0
 8002530:	2b00      	cmp	r3, #0
 8002532:	d016      	beq.n	8002562 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002538:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800253a:	687a      	ldr	r2, [r7, #4]
 800253c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800253e:	4610      	mov	r0, r2
 8002540:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002542:	e00e      	b.n	8002562 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002544:	6878      	ldr	r0, [r7, #4]
 8002546:	f000 f83a 	bl	80025be <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800254a:	e00a      	b.n	8002562 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800254c:	6878      	ldr	r0, [r7, #4]
 800254e:	f000 f836 	bl	80025be <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002552:	e006      	b.n	8002562 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002554:	6878      	ldr	r0, [r7, #4]
 8002556:	f000 f832 	bl	80025be <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	2200      	movs	r2, #0
 800255e:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8002560:	e01d      	b.n	800259e <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002562:	bf00      	nop
    return;
 8002564:	e01b      	b.n	800259e <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002566:	69fb      	ldr	r3, [r7, #28]
 8002568:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800256c:	2b00      	cmp	r3, #0
 800256e:	d008      	beq.n	8002582 <HAL_UART_IRQHandler+0x1d6>
 8002570:	69bb      	ldr	r3, [r7, #24]
 8002572:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002576:	2b00      	cmp	r3, #0
 8002578:	d003      	beq.n	8002582 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800257a:	6878      	ldr	r0, [r7, #4]
 800257c:	f000 f859 	bl	8002632 <UART_Transmit_IT>
    return;
 8002580:	e00e      	b.n	80025a0 <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002582:	69fb      	ldr	r3, [r7, #28]
 8002584:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002588:	2b00      	cmp	r3, #0
 800258a:	d009      	beq.n	80025a0 <HAL_UART_IRQHandler+0x1f4>
 800258c:	69bb      	ldr	r3, [r7, #24]
 800258e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002592:	2b00      	cmp	r3, #0
 8002594:	d004      	beq.n	80025a0 <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 8002596:	6878      	ldr	r0, [r7, #4]
 8002598:	f000 f89a 	bl	80026d0 <UART_EndTransmit_IT>
    return;
 800259c:	e000      	b.n	80025a0 <HAL_UART_IRQHandler+0x1f4>
    return;
 800259e:	bf00      	nop
  }
}
 80025a0:	3720      	adds	r7, #32
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	0800260b 	.word	0x0800260b

080025ac <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80025ac:	b480      	push	{r7}
 80025ae:	b083      	sub	sp, #12
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80025b4:	bf00      	nop
 80025b6:	370c      	adds	r7, #12
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bc80      	pop	{r7}
 80025bc:	4770      	bx	lr

080025be <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80025be:	b480      	push	{r7}
 80025c0:	b083      	sub	sp, #12
 80025c2:	af00      	add	r7, sp, #0
 80025c4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80025c6:	bf00      	nop
 80025c8:	370c      	adds	r7, #12
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bc80      	pop	{r7}
 80025ce:	4770      	bx	lr

080025d0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80025d0:	b480      	push	{r7}
 80025d2:	b083      	sub	sp, #12
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	68da      	ldr	r2, [r3, #12]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80025e6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	695a      	ldr	r2, [r3, #20]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f022 0201 	bic.w	r2, r2, #1
 80025f6:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2220      	movs	r2, #32
 80025fc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8002600:	bf00      	nop
 8002602:	370c      	adds	r7, #12
 8002604:	46bd      	mov	sp, r7
 8002606:	bc80      	pop	{r7}
 8002608:	4770      	bx	lr

0800260a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800260a:	b580      	push	{r7, lr}
 800260c:	b084      	sub	sp, #16
 800260e:	af00      	add	r7, sp, #0
 8002610:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002616:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	2200      	movs	r2, #0
 800261c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	2200      	movs	r2, #0
 8002622:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002624:	68f8      	ldr	r0, [r7, #12]
 8002626:	f7ff ffca 	bl	80025be <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800262a:	bf00      	nop
 800262c:	3710      	adds	r7, #16
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}

08002632 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002632:	b480      	push	{r7}
 8002634:	b085      	sub	sp, #20
 8002636:	af00      	add	r7, sp, #0
 8002638:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002640:	b2db      	uxtb	r3, r3
 8002642:	2b21      	cmp	r3, #33	; 0x21
 8002644:	d13e      	bne.n	80026c4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	689b      	ldr	r3, [r3, #8]
 800264a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800264e:	d114      	bne.n	800267a <UART_Transmit_IT+0x48>
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	691b      	ldr	r3, [r3, #16]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d110      	bne.n	800267a <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6a1b      	ldr	r3, [r3, #32]
 800265c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	881b      	ldrh	r3, [r3, #0]
 8002662:	461a      	mov	r2, r3
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800266c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6a1b      	ldr	r3, [r3, #32]
 8002672:	1c9a      	adds	r2, r3, #2
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	621a      	str	r2, [r3, #32]
 8002678:	e008      	b.n	800268c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6a1b      	ldr	r3, [r3, #32]
 800267e:	1c59      	adds	r1, r3, #1
 8002680:	687a      	ldr	r2, [r7, #4]
 8002682:	6211      	str	r1, [r2, #32]
 8002684:	781a      	ldrb	r2, [r3, #0]
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002690:	b29b      	uxth	r3, r3
 8002692:	3b01      	subs	r3, #1
 8002694:	b29b      	uxth	r3, r3
 8002696:	687a      	ldr	r2, [r7, #4]
 8002698:	4619      	mov	r1, r3
 800269a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800269c:	2b00      	cmp	r3, #0
 800269e:	d10f      	bne.n	80026c0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	68da      	ldr	r2, [r3, #12]
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80026ae:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	68da      	ldr	r2, [r3, #12]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80026be:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80026c0:	2300      	movs	r3, #0
 80026c2:	e000      	b.n	80026c6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80026c4:	2302      	movs	r3, #2
  }
}
 80026c6:	4618      	mov	r0, r3
 80026c8:	3714      	adds	r7, #20
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bc80      	pop	{r7}
 80026ce:	4770      	bx	lr

080026d0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b082      	sub	sp, #8
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	68da      	ldr	r2, [r3, #12]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80026e6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2220      	movs	r2, #32
 80026ec:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80026f0:	6878      	ldr	r0, [r7, #4]
 80026f2:	f7ff ff5b 	bl	80025ac <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80026f6:	2300      	movs	r3, #0
}
 80026f8:	4618      	mov	r0, r3
 80026fa:	3708      	adds	r7, #8
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bd80      	pop	{r7, pc}

08002700 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b084      	sub	sp, #16
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800270e:	b2db      	uxtb	r3, r3
 8002710:	2b22      	cmp	r3, #34	; 0x22
 8002712:	d170      	bne.n	80027f6 <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	689b      	ldr	r3, [r3, #8]
 8002718:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800271c:	d117      	bne.n	800274e <UART_Receive_IT+0x4e>
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	691b      	ldr	r3, [r3, #16]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d113      	bne.n	800274e <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 8002726:	2300      	movs	r3, #0
 8002728:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800272e:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	b29b      	uxth	r3, r3
 8002738:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800273c:	b29a      	uxth	r2, r3
 800273e:	68bb      	ldr	r3, [r7, #8]
 8002740:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002746:	1c9a      	adds	r2, r3, #2
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	629a      	str	r2, [r3, #40]	; 0x28
 800274c:	e026      	b.n	800279c <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002752:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8002754:	2300      	movs	r3, #0
 8002756:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	689b      	ldr	r3, [r3, #8]
 800275c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002760:	d007      	beq.n	8002772 <UART_Receive_IT+0x72>
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	689b      	ldr	r3, [r3, #8]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d10a      	bne.n	8002780 <UART_Receive_IT+0x80>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	691b      	ldr	r3, [r3, #16]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d106      	bne.n	8002780 <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	b2da      	uxtb	r2, r3
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	701a      	strb	r2, [r3, #0]
 800277e:	e008      	b.n	8002792 <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	b2db      	uxtb	r3, r3
 8002788:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800278c:	b2da      	uxtb	r2, r3
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002796:	1c5a      	adds	r2, r3, #1
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80027a0:	b29b      	uxth	r3, r3
 80027a2:	3b01      	subs	r3, #1
 80027a4:	b29b      	uxth	r3, r3
 80027a6:	687a      	ldr	r2, [r7, #4]
 80027a8:	4619      	mov	r1, r3
 80027aa:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d120      	bne.n	80027f2 <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	68da      	ldr	r2, [r3, #12]
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f022 0220 	bic.w	r2, r2, #32
 80027be:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	68da      	ldr	r2, [r3, #12]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80027ce:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	695a      	ldr	r2, [r3, #20]
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f022 0201 	bic.w	r2, r2, #1
 80027de:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2220      	movs	r2, #32
 80027e4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80027e8:	6878      	ldr	r0, [r7, #4]
 80027ea:	f7fe fb23 	bl	8000e34 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80027ee:	2300      	movs	r3, #0
 80027f0:	e002      	b.n	80027f8 <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 80027f2:	2300      	movs	r3, #0
 80027f4:	e000      	b.n	80027f8 <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 80027f6:	2302      	movs	r3, #2
  }
}
 80027f8:	4618      	mov	r0, r3
 80027fa:	3710      	adds	r7, #16
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bd80      	pop	{r7, pc}

08002800 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b084      	sub	sp, #16
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	691b      	ldr	r3, [r3, #16]
 800280e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	68da      	ldr	r2, [r3, #12]
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	430a      	orrs	r2, r1
 800281c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	689a      	ldr	r2, [r3, #8]
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	691b      	ldr	r3, [r3, #16]
 8002826:	431a      	orrs	r2, r3
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	695b      	ldr	r3, [r3, #20]
 800282c:	4313      	orrs	r3, r2
 800282e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	68db      	ldr	r3, [r3, #12]
 8002836:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800283a:	f023 030c 	bic.w	r3, r3, #12
 800283e:	687a      	ldr	r2, [r7, #4]
 8002840:	6812      	ldr	r2, [r2, #0]
 8002842:	68b9      	ldr	r1, [r7, #8]
 8002844:	430b      	orrs	r3, r1
 8002846:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	695b      	ldr	r3, [r3, #20]
 800284e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	699a      	ldr	r2, [r3, #24]
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	430a      	orrs	r2, r1
 800285c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	4a2c      	ldr	r2, [pc, #176]	; (8002914 <UART_SetConfig+0x114>)
 8002864:	4293      	cmp	r3, r2
 8002866:	d103      	bne.n	8002870 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002868:	f7ff fccc 	bl	8002204 <HAL_RCC_GetPCLK2Freq>
 800286c:	60f8      	str	r0, [r7, #12]
 800286e:	e002      	b.n	8002876 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002870:	f7ff fcb4 	bl	80021dc <HAL_RCC_GetPCLK1Freq>
 8002874:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002876:	68fa      	ldr	r2, [r7, #12]
 8002878:	4613      	mov	r3, r2
 800287a:	009b      	lsls	r3, r3, #2
 800287c:	4413      	add	r3, r2
 800287e:	009a      	lsls	r2, r3, #2
 8002880:	441a      	add	r2, r3
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	009b      	lsls	r3, r3, #2
 8002888:	fbb2 f3f3 	udiv	r3, r2, r3
 800288c:	4a22      	ldr	r2, [pc, #136]	; (8002918 <UART_SetConfig+0x118>)
 800288e:	fba2 2303 	umull	r2, r3, r2, r3
 8002892:	095b      	lsrs	r3, r3, #5
 8002894:	0119      	lsls	r1, r3, #4
 8002896:	68fa      	ldr	r2, [r7, #12]
 8002898:	4613      	mov	r3, r2
 800289a:	009b      	lsls	r3, r3, #2
 800289c:	4413      	add	r3, r2
 800289e:	009a      	lsls	r2, r3, #2
 80028a0:	441a      	add	r2, r3
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	009b      	lsls	r3, r3, #2
 80028a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80028ac:	4b1a      	ldr	r3, [pc, #104]	; (8002918 <UART_SetConfig+0x118>)
 80028ae:	fba3 0302 	umull	r0, r3, r3, r2
 80028b2:	095b      	lsrs	r3, r3, #5
 80028b4:	2064      	movs	r0, #100	; 0x64
 80028b6:	fb00 f303 	mul.w	r3, r0, r3
 80028ba:	1ad3      	subs	r3, r2, r3
 80028bc:	011b      	lsls	r3, r3, #4
 80028be:	3332      	adds	r3, #50	; 0x32
 80028c0:	4a15      	ldr	r2, [pc, #84]	; (8002918 <UART_SetConfig+0x118>)
 80028c2:	fba2 2303 	umull	r2, r3, r2, r3
 80028c6:	095b      	lsrs	r3, r3, #5
 80028c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80028cc:	4419      	add	r1, r3
 80028ce:	68fa      	ldr	r2, [r7, #12]
 80028d0:	4613      	mov	r3, r2
 80028d2:	009b      	lsls	r3, r3, #2
 80028d4:	4413      	add	r3, r2
 80028d6:	009a      	lsls	r2, r3, #2
 80028d8:	441a      	add	r2, r3
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	009b      	lsls	r3, r3, #2
 80028e0:	fbb2 f2f3 	udiv	r2, r2, r3
 80028e4:	4b0c      	ldr	r3, [pc, #48]	; (8002918 <UART_SetConfig+0x118>)
 80028e6:	fba3 0302 	umull	r0, r3, r3, r2
 80028ea:	095b      	lsrs	r3, r3, #5
 80028ec:	2064      	movs	r0, #100	; 0x64
 80028ee:	fb00 f303 	mul.w	r3, r0, r3
 80028f2:	1ad3      	subs	r3, r2, r3
 80028f4:	011b      	lsls	r3, r3, #4
 80028f6:	3332      	adds	r3, #50	; 0x32
 80028f8:	4a07      	ldr	r2, [pc, #28]	; (8002918 <UART_SetConfig+0x118>)
 80028fa:	fba2 2303 	umull	r2, r3, r2, r3
 80028fe:	095b      	lsrs	r3, r3, #5
 8002900:	f003 020f 	and.w	r2, r3, #15
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	440a      	add	r2, r1
 800290a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800290c:	bf00      	nop
 800290e:	3710      	adds	r7, #16
 8002910:	46bd      	mov	sp, r7
 8002912:	bd80      	pop	{r7, pc}
 8002914:	40013800 	.word	0x40013800
 8002918:	51eb851f 	.word	0x51eb851f

0800291c <__errno>:
 800291c:	4b01      	ldr	r3, [pc, #4]	; (8002924 <__errno+0x8>)
 800291e:	6818      	ldr	r0, [r3, #0]
 8002920:	4770      	bx	lr
 8002922:	bf00      	nop
 8002924:	2000000c 	.word	0x2000000c

08002928 <__libc_init_array>:
 8002928:	b570      	push	{r4, r5, r6, lr}
 800292a:	2600      	movs	r6, #0
 800292c:	4d0c      	ldr	r5, [pc, #48]	; (8002960 <__libc_init_array+0x38>)
 800292e:	4c0d      	ldr	r4, [pc, #52]	; (8002964 <__libc_init_array+0x3c>)
 8002930:	1b64      	subs	r4, r4, r5
 8002932:	10a4      	asrs	r4, r4, #2
 8002934:	42a6      	cmp	r6, r4
 8002936:	d109      	bne.n	800294c <__libc_init_array+0x24>
 8002938:	f004 fd2a 	bl	8007390 <_init>
 800293c:	2600      	movs	r6, #0
 800293e:	4d0a      	ldr	r5, [pc, #40]	; (8002968 <__libc_init_array+0x40>)
 8002940:	4c0a      	ldr	r4, [pc, #40]	; (800296c <__libc_init_array+0x44>)
 8002942:	1b64      	subs	r4, r4, r5
 8002944:	10a4      	asrs	r4, r4, #2
 8002946:	42a6      	cmp	r6, r4
 8002948:	d105      	bne.n	8002956 <__libc_init_array+0x2e>
 800294a:	bd70      	pop	{r4, r5, r6, pc}
 800294c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002950:	4798      	blx	r3
 8002952:	3601      	adds	r6, #1
 8002954:	e7ee      	b.n	8002934 <__libc_init_array+0xc>
 8002956:	f855 3b04 	ldr.w	r3, [r5], #4
 800295a:	4798      	blx	r3
 800295c:	3601      	adds	r6, #1
 800295e:	e7f2      	b.n	8002946 <__libc_init_array+0x1e>
 8002960:	080078f0 	.word	0x080078f0
 8002964:	080078f0 	.word	0x080078f0
 8002968:	080078f0 	.word	0x080078f0
 800296c:	080078f4 	.word	0x080078f4

08002970 <memset>:
 8002970:	4603      	mov	r3, r0
 8002972:	4402      	add	r2, r0
 8002974:	4293      	cmp	r3, r2
 8002976:	d100      	bne.n	800297a <memset+0xa>
 8002978:	4770      	bx	lr
 800297a:	f803 1b01 	strb.w	r1, [r3], #1
 800297e:	e7f9      	b.n	8002974 <memset+0x4>

08002980 <__cvt>:
 8002980:	2b00      	cmp	r3, #0
 8002982:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002986:	461f      	mov	r7, r3
 8002988:	bfbb      	ittet	lt
 800298a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800298e:	461f      	movlt	r7, r3
 8002990:	2300      	movge	r3, #0
 8002992:	232d      	movlt	r3, #45	; 0x2d
 8002994:	b088      	sub	sp, #32
 8002996:	4614      	mov	r4, r2
 8002998:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800299a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800299c:	7013      	strb	r3, [r2, #0]
 800299e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80029a0:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 80029a4:	f023 0820 	bic.w	r8, r3, #32
 80029a8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80029ac:	d005      	beq.n	80029ba <__cvt+0x3a>
 80029ae:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80029b2:	d100      	bne.n	80029b6 <__cvt+0x36>
 80029b4:	3501      	adds	r5, #1
 80029b6:	2302      	movs	r3, #2
 80029b8:	e000      	b.n	80029bc <__cvt+0x3c>
 80029ba:	2303      	movs	r3, #3
 80029bc:	aa07      	add	r2, sp, #28
 80029be:	9204      	str	r2, [sp, #16]
 80029c0:	aa06      	add	r2, sp, #24
 80029c2:	e9cd a202 	strd	sl, r2, [sp, #8]
 80029c6:	e9cd 3500 	strd	r3, r5, [sp]
 80029ca:	4622      	mov	r2, r4
 80029cc:	463b      	mov	r3, r7
 80029ce:	f001 fe3f 	bl	8004650 <_dtoa_r>
 80029d2:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80029d6:	4606      	mov	r6, r0
 80029d8:	d102      	bne.n	80029e0 <__cvt+0x60>
 80029da:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80029dc:	07db      	lsls	r3, r3, #31
 80029de:	d522      	bpl.n	8002a26 <__cvt+0xa6>
 80029e0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80029e4:	eb06 0905 	add.w	r9, r6, r5
 80029e8:	d110      	bne.n	8002a0c <__cvt+0x8c>
 80029ea:	7833      	ldrb	r3, [r6, #0]
 80029ec:	2b30      	cmp	r3, #48	; 0x30
 80029ee:	d10a      	bne.n	8002a06 <__cvt+0x86>
 80029f0:	2200      	movs	r2, #0
 80029f2:	2300      	movs	r3, #0
 80029f4:	4620      	mov	r0, r4
 80029f6:	4639      	mov	r1, r7
 80029f8:	f7fd ffd6 	bl	80009a8 <__aeabi_dcmpeq>
 80029fc:	b918      	cbnz	r0, 8002a06 <__cvt+0x86>
 80029fe:	f1c5 0501 	rsb	r5, r5, #1
 8002a02:	f8ca 5000 	str.w	r5, [sl]
 8002a06:	f8da 3000 	ldr.w	r3, [sl]
 8002a0a:	4499      	add	r9, r3
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	2300      	movs	r3, #0
 8002a10:	4620      	mov	r0, r4
 8002a12:	4639      	mov	r1, r7
 8002a14:	f7fd ffc8 	bl	80009a8 <__aeabi_dcmpeq>
 8002a18:	b108      	cbz	r0, 8002a1e <__cvt+0x9e>
 8002a1a:	f8cd 901c 	str.w	r9, [sp, #28]
 8002a1e:	2230      	movs	r2, #48	; 0x30
 8002a20:	9b07      	ldr	r3, [sp, #28]
 8002a22:	454b      	cmp	r3, r9
 8002a24:	d307      	bcc.n	8002a36 <__cvt+0xb6>
 8002a26:	4630      	mov	r0, r6
 8002a28:	9b07      	ldr	r3, [sp, #28]
 8002a2a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8002a2c:	1b9b      	subs	r3, r3, r6
 8002a2e:	6013      	str	r3, [r2, #0]
 8002a30:	b008      	add	sp, #32
 8002a32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a36:	1c59      	adds	r1, r3, #1
 8002a38:	9107      	str	r1, [sp, #28]
 8002a3a:	701a      	strb	r2, [r3, #0]
 8002a3c:	e7f0      	b.n	8002a20 <__cvt+0xa0>

08002a3e <__exponent>:
 8002a3e:	4603      	mov	r3, r0
 8002a40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002a42:	2900      	cmp	r1, #0
 8002a44:	f803 2b02 	strb.w	r2, [r3], #2
 8002a48:	bfb6      	itet	lt
 8002a4a:	222d      	movlt	r2, #45	; 0x2d
 8002a4c:	222b      	movge	r2, #43	; 0x2b
 8002a4e:	4249      	neglt	r1, r1
 8002a50:	2909      	cmp	r1, #9
 8002a52:	7042      	strb	r2, [r0, #1]
 8002a54:	dd2b      	ble.n	8002aae <__exponent+0x70>
 8002a56:	f10d 0407 	add.w	r4, sp, #7
 8002a5a:	46a4      	mov	ip, r4
 8002a5c:	270a      	movs	r7, #10
 8002a5e:	fb91 f6f7 	sdiv	r6, r1, r7
 8002a62:	460a      	mov	r2, r1
 8002a64:	46a6      	mov	lr, r4
 8002a66:	fb07 1516 	mls	r5, r7, r6, r1
 8002a6a:	2a63      	cmp	r2, #99	; 0x63
 8002a6c:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8002a70:	4631      	mov	r1, r6
 8002a72:	f104 34ff 	add.w	r4, r4, #4294967295
 8002a76:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8002a7a:	dcf0      	bgt.n	8002a5e <__exponent+0x20>
 8002a7c:	3130      	adds	r1, #48	; 0x30
 8002a7e:	f1ae 0502 	sub.w	r5, lr, #2
 8002a82:	f804 1c01 	strb.w	r1, [r4, #-1]
 8002a86:	4629      	mov	r1, r5
 8002a88:	1c44      	adds	r4, r0, #1
 8002a8a:	4561      	cmp	r1, ip
 8002a8c:	d30a      	bcc.n	8002aa4 <__exponent+0x66>
 8002a8e:	f10d 0209 	add.w	r2, sp, #9
 8002a92:	eba2 020e 	sub.w	r2, r2, lr
 8002a96:	4565      	cmp	r5, ip
 8002a98:	bf88      	it	hi
 8002a9a:	2200      	movhi	r2, #0
 8002a9c:	4413      	add	r3, r2
 8002a9e:	1a18      	subs	r0, r3, r0
 8002aa0:	b003      	add	sp, #12
 8002aa2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002aa4:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002aa8:	f804 2f01 	strb.w	r2, [r4, #1]!
 8002aac:	e7ed      	b.n	8002a8a <__exponent+0x4c>
 8002aae:	2330      	movs	r3, #48	; 0x30
 8002ab0:	3130      	adds	r1, #48	; 0x30
 8002ab2:	7083      	strb	r3, [r0, #2]
 8002ab4:	70c1      	strb	r1, [r0, #3]
 8002ab6:	1d03      	adds	r3, r0, #4
 8002ab8:	e7f1      	b.n	8002a9e <__exponent+0x60>
	...

08002abc <_printf_float>:
 8002abc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ac0:	b091      	sub	sp, #68	; 0x44
 8002ac2:	460c      	mov	r4, r1
 8002ac4:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8002ac8:	4616      	mov	r6, r2
 8002aca:	461f      	mov	r7, r3
 8002acc:	4605      	mov	r5, r0
 8002ace:	f002 ff25 	bl	800591c <_localeconv_r>
 8002ad2:	6803      	ldr	r3, [r0, #0]
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	9309      	str	r3, [sp, #36]	; 0x24
 8002ad8:	f7fd fb3a 	bl	8000150 <strlen>
 8002adc:	2300      	movs	r3, #0
 8002ade:	930e      	str	r3, [sp, #56]	; 0x38
 8002ae0:	f8d8 3000 	ldr.w	r3, [r8]
 8002ae4:	900a      	str	r0, [sp, #40]	; 0x28
 8002ae6:	3307      	adds	r3, #7
 8002ae8:	f023 0307 	bic.w	r3, r3, #7
 8002aec:	f103 0208 	add.w	r2, r3, #8
 8002af0:	f894 9018 	ldrb.w	r9, [r4, #24]
 8002af4:	f8d4 b000 	ldr.w	fp, [r4]
 8002af8:	f8c8 2000 	str.w	r2, [r8]
 8002afc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b00:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8002b04:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8002b08:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8002b0c:	930b      	str	r3, [sp, #44]	; 0x2c
 8002b0e:	f04f 32ff 	mov.w	r2, #4294967295
 8002b12:	4640      	mov	r0, r8
 8002b14:	4b9c      	ldr	r3, [pc, #624]	; (8002d88 <_printf_float+0x2cc>)
 8002b16:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002b18:	f7fd ff78 	bl	8000a0c <__aeabi_dcmpun>
 8002b1c:	bb70      	cbnz	r0, 8002b7c <_printf_float+0xc0>
 8002b1e:	f04f 32ff 	mov.w	r2, #4294967295
 8002b22:	4640      	mov	r0, r8
 8002b24:	4b98      	ldr	r3, [pc, #608]	; (8002d88 <_printf_float+0x2cc>)
 8002b26:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002b28:	f7fd ff52 	bl	80009d0 <__aeabi_dcmple>
 8002b2c:	bb30      	cbnz	r0, 8002b7c <_printf_float+0xc0>
 8002b2e:	2200      	movs	r2, #0
 8002b30:	2300      	movs	r3, #0
 8002b32:	4640      	mov	r0, r8
 8002b34:	4651      	mov	r1, sl
 8002b36:	f7fd ff41 	bl	80009bc <__aeabi_dcmplt>
 8002b3a:	b110      	cbz	r0, 8002b42 <_printf_float+0x86>
 8002b3c:	232d      	movs	r3, #45	; 0x2d
 8002b3e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002b42:	4b92      	ldr	r3, [pc, #584]	; (8002d8c <_printf_float+0x2d0>)
 8002b44:	4892      	ldr	r0, [pc, #584]	; (8002d90 <_printf_float+0x2d4>)
 8002b46:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8002b4a:	bf94      	ite	ls
 8002b4c:	4698      	movls	r8, r3
 8002b4e:	4680      	movhi	r8, r0
 8002b50:	2303      	movs	r3, #3
 8002b52:	f04f 0a00 	mov.w	sl, #0
 8002b56:	6123      	str	r3, [r4, #16]
 8002b58:	f02b 0304 	bic.w	r3, fp, #4
 8002b5c:	6023      	str	r3, [r4, #0]
 8002b5e:	4633      	mov	r3, r6
 8002b60:	4621      	mov	r1, r4
 8002b62:	4628      	mov	r0, r5
 8002b64:	9700      	str	r7, [sp, #0]
 8002b66:	aa0f      	add	r2, sp, #60	; 0x3c
 8002b68:	f000 f9d4 	bl	8002f14 <_printf_common>
 8002b6c:	3001      	adds	r0, #1
 8002b6e:	f040 8090 	bne.w	8002c92 <_printf_float+0x1d6>
 8002b72:	f04f 30ff 	mov.w	r0, #4294967295
 8002b76:	b011      	add	sp, #68	; 0x44
 8002b78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002b7c:	4642      	mov	r2, r8
 8002b7e:	4653      	mov	r3, sl
 8002b80:	4640      	mov	r0, r8
 8002b82:	4651      	mov	r1, sl
 8002b84:	f7fd ff42 	bl	8000a0c <__aeabi_dcmpun>
 8002b88:	b148      	cbz	r0, 8002b9e <_printf_float+0xe2>
 8002b8a:	f1ba 0f00 	cmp.w	sl, #0
 8002b8e:	bfb8      	it	lt
 8002b90:	232d      	movlt	r3, #45	; 0x2d
 8002b92:	4880      	ldr	r0, [pc, #512]	; (8002d94 <_printf_float+0x2d8>)
 8002b94:	bfb8      	it	lt
 8002b96:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8002b9a:	4b7f      	ldr	r3, [pc, #508]	; (8002d98 <_printf_float+0x2dc>)
 8002b9c:	e7d3      	b.n	8002b46 <_printf_float+0x8a>
 8002b9e:	6863      	ldr	r3, [r4, #4]
 8002ba0:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8002ba4:	1c5a      	adds	r2, r3, #1
 8002ba6:	d142      	bne.n	8002c2e <_printf_float+0x172>
 8002ba8:	2306      	movs	r3, #6
 8002baa:	6063      	str	r3, [r4, #4]
 8002bac:	2200      	movs	r2, #0
 8002bae:	9206      	str	r2, [sp, #24]
 8002bb0:	aa0e      	add	r2, sp, #56	; 0x38
 8002bb2:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8002bb6:	aa0d      	add	r2, sp, #52	; 0x34
 8002bb8:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8002bbc:	9203      	str	r2, [sp, #12]
 8002bbe:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8002bc2:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8002bc6:	6023      	str	r3, [r4, #0]
 8002bc8:	6863      	ldr	r3, [r4, #4]
 8002bca:	4642      	mov	r2, r8
 8002bcc:	9300      	str	r3, [sp, #0]
 8002bce:	4628      	mov	r0, r5
 8002bd0:	4653      	mov	r3, sl
 8002bd2:	910b      	str	r1, [sp, #44]	; 0x2c
 8002bd4:	f7ff fed4 	bl	8002980 <__cvt>
 8002bd8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002bda:	4680      	mov	r8, r0
 8002bdc:	2947      	cmp	r1, #71	; 0x47
 8002bde:	990d      	ldr	r1, [sp, #52]	; 0x34
 8002be0:	d108      	bne.n	8002bf4 <_printf_float+0x138>
 8002be2:	1cc8      	adds	r0, r1, #3
 8002be4:	db02      	blt.n	8002bec <_printf_float+0x130>
 8002be6:	6863      	ldr	r3, [r4, #4]
 8002be8:	4299      	cmp	r1, r3
 8002bea:	dd40      	ble.n	8002c6e <_printf_float+0x1b2>
 8002bec:	f1a9 0902 	sub.w	r9, r9, #2
 8002bf0:	fa5f f989 	uxtb.w	r9, r9
 8002bf4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8002bf8:	d81f      	bhi.n	8002c3a <_printf_float+0x17e>
 8002bfa:	464a      	mov	r2, r9
 8002bfc:	3901      	subs	r1, #1
 8002bfe:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8002c02:	910d      	str	r1, [sp, #52]	; 0x34
 8002c04:	f7ff ff1b 	bl	8002a3e <__exponent>
 8002c08:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002c0a:	4682      	mov	sl, r0
 8002c0c:	1813      	adds	r3, r2, r0
 8002c0e:	2a01      	cmp	r2, #1
 8002c10:	6123      	str	r3, [r4, #16]
 8002c12:	dc02      	bgt.n	8002c1a <_printf_float+0x15e>
 8002c14:	6822      	ldr	r2, [r4, #0]
 8002c16:	07d2      	lsls	r2, r2, #31
 8002c18:	d501      	bpl.n	8002c1e <_printf_float+0x162>
 8002c1a:	3301      	adds	r3, #1
 8002c1c:	6123      	str	r3, [r4, #16]
 8002c1e:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d09b      	beq.n	8002b5e <_printf_float+0xa2>
 8002c26:	232d      	movs	r3, #45	; 0x2d
 8002c28:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002c2c:	e797      	b.n	8002b5e <_printf_float+0xa2>
 8002c2e:	2947      	cmp	r1, #71	; 0x47
 8002c30:	d1bc      	bne.n	8002bac <_printf_float+0xf0>
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d1ba      	bne.n	8002bac <_printf_float+0xf0>
 8002c36:	2301      	movs	r3, #1
 8002c38:	e7b7      	b.n	8002baa <_printf_float+0xee>
 8002c3a:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8002c3e:	d118      	bne.n	8002c72 <_printf_float+0x1b6>
 8002c40:	2900      	cmp	r1, #0
 8002c42:	6863      	ldr	r3, [r4, #4]
 8002c44:	dd0b      	ble.n	8002c5e <_printf_float+0x1a2>
 8002c46:	6121      	str	r1, [r4, #16]
 8002c48:	b913      	cbnz	r3, 8002c50 <_printf_float+0x194>
 8002c4a:	6822      	ldr	r2, [r4, #0]
 8002c4c:	07d0      	lsls	r0, r2, #31
 8002c4e:	d502      	bpl.n	8002c56 <_printf_float+0x19a>
 8002c50:	3301      	adds	r3, #1
 8002c52:	440b      	add	r3, r1
 8002c54:	6123      	str	r3, [r4, #16]
 8002c56:	f04f 0a00 	mov.w	sl, #0
 8002c5a:	65a1      	str	r1, [r4, #88]	; 0x58
 8002c5c:	e7df      	b.n	8002c1e <_printf_float+0x162>
 8002c5e:	b913      	cbnz	r3, 8002c66 <_printf_float+0x1aa>
 8002c60:	6822      	ldr	r2, [r4, #0]
 8002c62:	07d2      	lsls	r2, r2, #31
 8002c64:	d501      	bpl.n	8002c6a <_printf_float+0x1ae>
 8002c66:	3302      	adds	r3, #2
 8002c68:	e7f4      	b.n	8002c54 <_printf_float+0x198>
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	e7f2      	b.n	8002c54 <_printf_float+0x198>
 8002c6e:	f04f 0967 	mov.w	r9, #103	; 0x67
 8002c72:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002c74:	4299      	cmp	r1, r3
 8002c76:	db05      	blt.n	8002c84 <_printf_float+0x1c8>
 8002c78:	6823      	ldr	r3, [r4, #0]
 8002c7a:	6121      	str	r1, [r4, #16]
 8002c7c:	07d8      	lsls	r0, r3, #31
 8002c7e:	d5ea      	bpl.n	8002c56 <_printf_float+0x19a>
 8002c80:	1c4b      	adds	r3, r1, #1
 8002c82:	e7e7      	b.n	8002c54 <_printf_float+0x198>
 8002c84:	2900      	cmp	r1, #0
 8002c86:	bfcc      	ite	gt
 8002c88:	2201      	movgt	r2, #1
 8002c8a:	f1c1 0202 	rsble	r2, r1, #2
 8002c8e:	4413      	add	r3, r2
 8002c90:	e7e0      	b.n	8002c54 <_printf_float+0x198>
 8002c92:	6823      	ldr	r3, [r4, #0]
 8002c94:	055a      	lsls	r2, r3, #21
 8002c96:	d407      	bmi.n	8002ca8 <_printf_float+0x1ec>
 8002c98:	6923      	ldr	r3, [r4, #16]
 8002c9a:	4642      	mov	r2, r8
 8002c9c:	4631      	mov	r1, r6
 8002c9e:	4628      	mov	r0, r5
 8002ca0:	47b8      	blx	r7
 8002ca2:	3001      	adds	r0, #1
 8002ca4:	d12b      	bne.n	8002cfe <_printf_float+0x242>
 8002ca6:	e764      	b.n	8002b72 <_printf_float+0xb6>
 8002ca8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8002cac:	f240 80dd 	bls.w	8002e6a <_printf_float+0x3ae>
 8002cb0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	f7fd fe76 	bl	80009a8 <__aeabi_dcmpeq>
 8002cbc:	2800      	cmp	r0, #0
 8002cbe:	d033      	beq.n	8002d28 <_printf_float+0x26c>
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	4631      	mov	r1, r6
 8002cc4:	4628      	mov	r0, r5
 8002cc6:	4a35      	ldr	r2, [pc, #212]	; (8002d9c <_printf_float+0x2e0>)
 8002cc8:	47b8      	blx	r7
 8002cca:	3001      	adds	r0, #1
 8002ccc:	f43f af51 	beq.w	8002b72 <_printf_float+0xb6>
 8002cd0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8002cd4:	429a      	cmp	r2, r3
 8002cd6:	db02      	blt.n	8002cde <_printf_float+0x222>
 8002cd8:	6823      	ldr	r3, [r4, #0]
 8002cda:	07d8      	lsls	r0, r3, #31
 8002cdc:	d50f      	bpl.n	8002cfe <_printf_float+0x242>
 8002cde:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002ce2:	4631      	mov	r1, r6
 8002ce4:	4628      	mov	r0, r5
 8002ce6:	47b8      	blx	r7
 8002ce8:	3001      	adds	r0, #1
 8002cea:	f43f af42 	beq.w	8002b72 <_printf_float+0xb6>
 8002cee:	f04f 0800 	mov.w	r8, #0
 8002cf2:	f104 091a 	add.w	r9, r4, #26
 8002cf6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002cf8:	3b01      	subs	r3, #1
 8002cfa:	4543      	cmp	r3, r8
 8002cfc:	dc09      	bgt.n	8002d12 <_printf_float+0x256>
 8002cfe:	6823      	ldr	r3, [r4, #0]
 8002d00:	079b      	lsls	r3, r3, #30
 8002d02:	f100 8102 	bmi.w	8002f0a <_printf_float+0x44e>
 8002d06:	68e0      	ldr	r0, [r4, #12]
 8002d08:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8002d0a:	4298      	cmp	r0, r3
 8002d0c:	bfb8      	it	lt
 8002d0e:	4618      	movlt	r0, r3
 8002d10:	e731      	b.n	8002b76 <_printf_float+0xba>
 8002d12:	2301      	movs	r3, #1
 8002d14:	464a      	mov	r2, r9
 8002d16:	4631      	mov	r1, r6
 8002d18:	4628      	mov	r0, r5
 8002d1a:	47b8      	blx	r7
 8002d1c:	3001      	adds	r0, #1
 8002d1e:	f43f af28 	beq.w	8002b72 <_printf_float+0xb6>
 8002d22:	f108 0801 	add.w	r8, r8, #1
 8002d26:	e7e6      	b.n	8002cf6 <_printf_float+0x23a>
 8002d28:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	dc38      	bgt.n	8002da0 <_printf_float+0x2e4>
 8002d2e:	2301      	movs	r3, #1
 8002d30:	4631      	mov	r1, r6
 8002d32:	4628      	mov	r0, r5
 8002d34:	4a19      	ldr	r2, [pc, #100]	; (8002d9c <_printf_float+0x2e0>)
 8002d36:	47b8      	blx	r7
 8002d38:	3001      	adds	r0, #1
 8002d3a:	f43f af1a 	beq.w	8002b72 <_printf_float+0xb6>
 8002d3e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8002d42:	4313      	orrs	r3, r2
 8002d44:	d102      	bne.n	8002d4c <_printf_float+0x290>
 8002d46:	6823      	ldr	r3, [r4, #0]
 8002d48:	07d9      	lsls	r1, r3, #31
 8002d4a:	d5d8      	bpl.n	8002cfe <_printf_float+0x242>
 8002d4c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002d50:	4631      	mov	r1, r6
 8002d52:	4628      	mov	r0, r5
 8002d54:	47b8      	blx	r7
 8002d56:	3001      	adds	r0, #1
 8002d58:	f43f af0b 	beq.w	8002b72 <_printf_float+0xb6>
 8002d5c:	f04f 0900 	mov.w	r9, #0
 8002d60:	f104 0a1a 	add.w	sl, r4, #26
 8002d64:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002d66:	425b      	negs	r3, r3
 8002d68:	454b      	cmp	r3, r9
 8002d6a:	dc01      	bgt.n	8002d70 <_printf_float+0x2b4>
 8002d6c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002d6e:	e794      	b.n	8002c9a <_printf_float+0x1de>
 8002d70:	2301      	movs	r3, #1
 8002d72:	4652      	mov	r2, sl
 8002d74:	4631      	mov	r1, r6
 8002d76:	4628      	mov	r0, r5
 8002d78:	47b8      	blx	r7
 8002d7a:	3001      	adds	r0, #1
 8002d7c:	f43f aef9 	beq.w	8002b72 <_printf_float+0xb6>
 8002d80:	f109 0901 	add.w	r9, r9, #1
 8002d84:	e7ee      	b.n	8002d64 <_printf_float+0x2a8>
 8002d86:	bf00      	nop
 8002d88:	7fefffff 	.word	0x7fefffff
 8002d8c:	080073e0 	.word	0x080073e0
 8002d90:	080073e4 	.word	0x080073e4
 8002d94:	080073ec 	.word	0x080073ec
 8002d98:	080073e8 	.word	0x080073e8
 8002d9c:	080073f0 	.word	0x080073f0
 8002da0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002da2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002da4:	429a      	cmp	r2, r3
 8002da6:	bfa8      	it	ge
 8002da8:	461a      	movge	r2, r3
 8002daa:	2a00      	cmp	r2, #0
 8002dac:	4691      	mov	r9, r2
 8002dae:	dc37      	bgt.n	8002e20 <_printf_float+0x364>
 8002db0:	f04f 0b00 	mov.w	fp, #0
 8002db4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002db8:	f104 021a 	add.w	r2, r4, #26
 8002dbc:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8002dc0:	ebaa 0309 	sub.w	r3, sl, r9
 8002dc4:	455b      	cmp	r3, fp
 8002dc6:	dc33      	bgt.n	8002e30 <_printf_float+0x374>
 8002dc8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8002dcc:	429a      	cmp	r2, r3
 8002dce:	db3b      	blt.n	8002e48 <_printf_float+0x38c>
 8002dd0:	6823      	ldr	r3, [r4, #0]
 8002dd2:	07da      	lsls	r2, r3, #31
 8002dd4:	d438      	bmi.n	8002e48 <_printf_float+0x38c>
 8002dd6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002dd8:	990d      	ldr	r1, [sp, #52]	; 0x34
 8002dda:	eba2 030a 	sub.w	r3, r2, sl
 8002dde:	eba2 0901 	sub.w	r9, r2, r1
 8002de2:	4599      	cmp	r9, r3
 8002de4:	bfa8      	it	ge
 8002de6:	4699      	movge	r9, r3
 8002de8:	f1b9 0f00 	cmp.w	r9, #0
 8002dec:	dc34      	bgt.n	8002e58 <_printf_float+0x39c>
 8002dee:	f04f 0800 	mov.w	r8, #0
 8002df2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002df6:	f104 0a1a 	add.w	sl, r4, #26
 8002dfa:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8002dfe:	1a9b      	subs	r3, r3, r2
 8002e00:	eba3 0309 	sub.w	r3, r3, r9
 8002e04:	4543      	cmp	r3, r8
 8002e06:	f77f af7a 	ble.w	8002cfe <_printf_float+0x242>
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	4652      	mov	r2, sl
 8002e0e:	4631      	mov	r1, r6
 8002e10:	4628      	mov	r0, r5
 8002e12:	47b8      	blx	r7
 8002e14:	3001      	adds	r0, #1
 8002e16:	f43f aeac 	beq.w	8002b72 <_printf_float+0xb6>
 8002e1a:	f108 0801 	add.w	r8, r8, #1
 8002e1e:	e7ec      	b.n	8002dfa <_printf_float+0x33e>
 8002e20:	4613      	mov	r3, r2
 8002e22:	4631      	mov	r1, r6
 8002e24:	4642      	mov	r2, r8
 8002e26:	4628      	mov	r0, r5
 8002e28:	47b8      	blx	r7
 8002e2a:	3001      	adds	r0, #1
 8002e2c:	d1c0      	bne.n	8002db0 <_printf_float+0x2f4>
 8002e2e:	e6a0      	b.n	8002b72 <_printf_float+0xb6>
 8002e30:	2301      	movs	r3, #1
 8002e32:	4631      	mov	r1, r6
 8002e34:	4628      	mov	r0, r5
 8002e36:	920b      	str	r2, [sp, #44]	; 0x2c
 8002e38:	47b8      	blx	r7
 8002e3a:	3001      	adds	r0, #1
 8002e3c:	f43f ae99 	beq.w	8002b72 <_printf_float+0xb6>
 8002e40:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8002e42:	f10b 0b01 	add.w	fp, fp, #1
 8002e46:	e7b9      	b.n	8002dbc <_printf_float+0x300>
 8002e48:	4631      	mov	r1, r6
 8002e4a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002e4e:	4628      	mov	r0, r5
 8002e50:	47b8      	blx	r7
 8002e52:	3001      	adds	r0, #1
 8002e54:	d1bf      	bne.n	8002dd6 <_printf_float+0x31a>
 8002e56:	e68c      	b.n	8002b72 <_printf_float+0xb6>
 8002e58:	464b      	mov	r3, r9
 8002e5a:	4631      	mov	r1, r6
 8002e5c:	4628      	mov	r0, r5
 8002e5e:	eb08 020a 	add.w	r2, r8, sl
 8002e62:	47b8      	blx	r7
 8002e64:	3001      	adds	r0, #1
 8002e66:	d1c2      	bne.n	8002dee <_printf_float+0x332>
 8002e68:	e683      	b.n	8002b72 <_printf_float+0xb6>
 8002e6a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002e6c:	2a01      	cmp	r2, #1
 8002e6e:	dc01      	bgt.n	8002e74 <_printf_float+0x3b8>
 8002e70:	07db      	lsls	r3, r3, #31
 8002e72:	d537      	bpl.n	8002ee4 <_printf_float+0x428>
 8002e74:	2301      	movs	r3, #1
 8002e76:	4642      	mov	r2, r8
 8002e78:	4631      	mov	r1, r6
 8002e7a:	4628      	mov	r0, r5
 8002e7c:	47b8      	blx	r7
 8002e7e:	3001      	adds	r0, #1
 8002e80:	f43f ae77 	beq.w	8002b72 <_printf_float+0xb6>
 8002e84:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002e88:	4631      	mov	r1, r6
 8002e8a:	4628      	mov	r0, r5
 8002e8c:	47b8      	blx	r7
 8002e8e:	3001      	adds	r0, #1
 8002e90:	f43f ae6f 	beq.w	8002b72 <_printf_float+0xb6>
 8002e94:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8002e98:	2200      	movs	r2, #0
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	f7fd fd84 	bl	80009a8 <__aeabi_dcmpeq>
 8002ea0:	b9d8      	cbnz	r0, 8002eda <_printf_float+0x41e>
 8002ea2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002ea4:	f108 0201 	add.w	r2, r8, #1
 8002ea8:	3b01      	subs	r3, #1
 8002eaa:	4631      	mov	r1, r6
 8002eac:	4628      	mov	r0, r5
 8002eae:	47b8      	blx	r7
 8002eb0:	3001      	adds	r0, #1
 8002eb2:	d10e      	bne.n	8002ed2 <_printf_float+0x416>
 8002eb4:	e65d      	b.n	8002b72 <_printf_float+0xb6>
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	464a      	mov	r2, r9
 8002eba:	4631      	mov	r1, r6
 8002ebc:	4628      	mov	r0, r5
 8002ebe:	47b8      	blx	r7
 8002ec0:	3001      	adds	r0, #1
 8002ec2:	f43f ae56 	beq.w	8002b72 <_printf_float+0xb6>
 8002ec6:	f108 0801 	add.w	r8, r8, #1
 8002eca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002ecc:	3b01      	subs	r3, #1
 8002ece:	4543      	cmp	r3, r8
 8002ed0:	dcf1      	bgt.n	8002eb6 <_printf_float+0x3fa>
 8002ed2:	4653      	mov	r3, sl
 8002ed4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8002ed8:	e6e0      	b.n	8002c9c <_printf_float+0x1e0>
 8002eda:	f04f 0800 	mov.w	r8, #0
 8002ede:	f104 091a 	add.w	r9, r4, #26
 8002ee2:	e7f2      	b.n	8002eca <_printf_float+0x40e>
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	4642      	mov	r2, r8
 8002ee8:	e7df      	b.n	8002eaa <_printf_float+0x3ee>
 8002eea:	2301      	movs	r3, #1
 8002eec:	464a      	mov	r2, r9
 8002eee:	4631      	mov	r1, r6
 8002ef0:	4628      	mov	r0, r5
 8002ef2:	47b8      	blx	r7
 8002ef4:	3001      	adds	r0, #1
 8002ef6:	f43f ae3c 	beq.w	8002b72 <_printf_float+0xb6>
 8002efa:	f108 0801 	add.w	r8, r8, #1
 8002efe:	68e3      	ldr	r3, [r4, #12]
 8002f00:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8002f02:	1a5b      	subs	r3, r3, r1
 8002f04:	4543      	cmp	r3, r8
 8002f06:	dcf0      	bgt.n	8002eea <_printf_float+0x42e>
 8002f08:	e6fd      	b.n	8002d06 <_printf_float+0x24a>
 8002f0a:	f04f 0800 	mov.w	r8, #0
 8002f0e:	f104 0919 	add.w	r9, r4, #25
 8002f12:	e7f4      	b.n	8002efe <_printf_float+0x442>

08002f14 <_printf_common>:
 8002f14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002f18:	4616      	mov	r6, r2
 8002f1a:	4699      	mov	r9, r3
 8002f1c:	688a      	ldr	r2, [r1, #8]
 8002f1e:	690b      	ldr	r3, [r1, #16]
 8002f20:	4607      	mov	r7, r0
 8002f22:	4293      	cmp	r3, r2
 8002f24:	bfb8      	it	lt
 8002f26:	4613      	movlt	r3, r2
 8002f28:	6033      	str	r3, [r6, #0]
 8002f2a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002f2e:	460c      	mov	r4, r1
 8002f30:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002f34:	b10a      	cbz	r2, 8002f3a <_printf_common+0x26>
 8002f36:	3301      	adds	r3, #1
 8002f38:	6033      	str	r3, [r6, #0]
 8002f3a:	6823      	ldr	r3, [r4, #0]
 8002f3c:	0699      	lsls	r1, r3, #26
 8002f3e:	bf42      	ittt	mi
 8002f40:	6833      	ldrmi	r3, [r6, #0]
 8002f42:	3302      	addmi	r3, #2
 8002f44:	6033      	strmi	r3, [r6, #0]
 8002f46:	6825      	ldr	r5, [r4, #0]
 8002f48:	f015 0506 	ands.w	r5, r5, #6
 8002f4c:	d106      	bne.n	8002f5c <_printf_common+0x48>
 8002f4e:	f104 0a19 	add.w	sl, r4, #25
 8002f52:	68e3      	ldr	r3, [r4, #12]
 8002f54:	6832      	ldr	r2, [r6, #0]
 8002f56:	1a9b      	subs	r3, r3, r2
 8002f58:	42ab      	cmp	r3, r5
 8002f5a:	dc28      	bgt.n	8002fae <_printf_common+0x9a>
 8002f5c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002f60:	1e13      	subs	r3, r2, #0
 8002f62:	6822      	ldr	r2, [r4, #0]
 8002f64:	bf18      	it	ne
 8002f66:	2301      	movne	r3, #1
 8002f68:	0692      	lsls	r2, r2, #26
 8002f6a:	d42d      	bmi.n	8002fc8 <_printf_common+0xb4>
 8002f6c:	4649      	mov	r1, r9
 8002f6e:	4638      	mov	r0, r7
 8002f70:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002f74:	47c0      	blx	r8
 8002f76:	3001      	adds	r0, #1
 8002f78:	d020      	beq.n	8002fbc <_printf_common+0xa8>
 8002f7a:	6823      	ldr	r3, [r4, #0]
 8002f7c:	68e5      	ldr	r5, [r4, #12]
 8002f7e:	f003 0306 	and.w	r3, r3, #6
 8002f82:	2b04      	cmp	r3, #4
 8002f84:	bf18      	it	ne
 8002f86:	2500      	movne	r5, #0
 8002f88:	6832      	ldr	r2, [r6, #0]
 8002f8a:	f04f 0600 	mov.w	r6, #0
 8002f8e:	68a3      	ldr	r3, [r4, #8]
 8002f90:	bf08      	it	eq
 8002f92:	1aad      	subeq	r5, r5, r2
 8002f94:	6922      	ldr	r2, [r4, #16]
 8002f96:	bf08      	it	eq
 8002f98:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	bfc4      	itt	gt
 8002fa0:	1a9b      	subgt	r3, r3, r2
 8002fa2:	18ed      	addgt	r5, r5, r3
 8002fa4:	341a      	adds	r4, #26
 8002fa6:	42b5      	cmp	r5, r6
 8002fa8:	d11a      	bne.n	8002fe0 <_printf_common+0xcc>
 8002faa:	2000      	movs	r0, #0
 8002fac:	e008      	b.n	8002fc0 <_printf_common+0xac>
 8002fae:	2301      	movs	r3, #1
 8002fb0:	4652      	mov	r2, sl
 8002fb2:	4649      	mov	r1, r9
 8002fb4:	4638      	mov	r0, r7
 8002fb6:	47c0      	blx	r8
 8002fb8:	3001      	adds	r0, #1
 8002fba:	d103      	bne.n	8002fc4 <_printf_common+0xb0>
 8002fbc:	f04f 30ff 	mov.w	r0, #4294967295
 8002fc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002fc4:	3501      	adds	r5, #1
 8002fc6:	e7c4      	b.n	8002f52 <_printf_common+0x3e>
 8002fc8:	2030      	movs	r0, #48	; 0x30
 8002fca:	18e1      	adds	r1, r4, r3
 8002fcc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002fd0:	1c5a      	adds	r2, r3, #1
 8002fd2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002fd6:	4422      	add	r2, r4
 8002fd8:	3302      	adds	r3, #2
 8002fda:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002fde:	e7c5      	b.n	8002f6c <_printf_common+0x58>
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	4622      	mov	r2, r4
 8002fe4:	4649      	mov	r1, r9
 8002fe6:	4638      	mov	r0, r7
 8002fe8:	47c0      	blx	r8
 8002fea:	3001      	adds	r0, #1
 8002fec:	d0e6      	beq.n	8002fbc <_printf_common+0xa8>
 8002fee:	3601      	adds	r6, #1
 8002ff0:	e7d9      	b.n	8002fa6 <_printf_common+0x92>
	...

08002ff4 <_printf_i>:
 8002ff4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002ff8:	460c      	mov	r4, r1
 8002ffa:	7e27      	ldrb	r7, [r4, #24]
 8002ffc:	4691      	mov	r9, r2
 8002ffe:	2f78      	cmp	r7, #120	; 0x78
 8003000:	4680      	mov	r8, r0
 8003002:	469a      	mov	sl, r3
 8003004:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003006:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800300a:	d807      	bhi.n	800301c <_printf_i+0x28>
 800300c:	2f62      	cmp	r7, #98	; 0x62
 800300e:	d80a      	bhi.n	8003026 <_printf_i+0x32>
 8003010:	2f00      	cmp	r7, #0
 8003012:	f000 80d9 	beq.w	80031c8 <_printf_i+0x1d4>
 8003016:	2f58      	cmp	r7, #88	; 0x58
 8003018:	f000 80a4 	beq.w	8003164 <_printf_i+0x170>
 800301c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003020:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003024:	e03a      	b.n	800309c <_printf_i+0xa8>
 8003026:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800302a:	2b15      	cmp	r3, #21
 800302c:	d8f6      	bhi.n	800301c <_printf_i+0x28>
 800302e:	a001      	add	r0, pc, #4	; (adr r0, 8003034 <_printf_i+0x40>)
 8003030:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003034:	0800308d 	.word	0x0800308d
 8003038:	080030a1 	.word	0x080030a1
 800303c:	0800301d 	.word	0x0800301d
 8003040:	0800301d 	.word	0x0800301d
 8003044:	0800301d 	.word	0x0800301d
 8003048:	0800301d 	.word	0x0800301d
 800304c:	080030a1 	.word	0x080030a1
 8003050:	0800301d 	.word	0x0800301d
 8003054:	0800301d 	.word	0x0800301d
 8003058:	0800301d 	.word	0x0800301d
 800305c:	0800301d 	.word	0x0800301d
 8003060:	080031af 	.word	0x080031af
 8003064:	080030d1 	.word	0x080030d1
 8003068:	08003191 	.word	0x08003191
 800306c:	0800301d 	.word	0x0800301d
 8003070:	0800301d 	.word	0x0800301d
 8003074:	080031d1 	.word	0x080031d1
 8003078:	0800301d 	.word	0x0800301d
 800307c:	080030d1 	.word	0x080030d1
 8003080:	0800301d 	.word	0x0800301d
 8003084:	0800301d 	.word	0x0800301d
 8003088:	08003199 	.word	0x08003199
 800308c:	680b      	ldr	r3, [r1, #0]
 800308e:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003092:	1d1a      	adds	r2, r3, #4
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	600a      	str	r2, [r1, #0]
 8003098:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800309c:	2301      	movs	r3, #1
 800309e:	e0a4      	b.n	80031ea <_printf_i+0x1f6>
 80030a0:	6825      	ldr	r5, [r4, #0]
 80030a2:	6808      	ldr	r0, [r1, #0]
 80030a4:	062e      	lsls	r6, r5, #24
 80030a6:	f100 0304 	add.w	r3, r0, #4
 80030aa:	d50a      	bpl.n	80030c2 <_printf_i+0xce>
 80030ac:	6805      	ldr	r5, [r0, #0]
 80030ae:	600b      	str	r3, [r1, #0]
 80030b0:	2d00      	cmp	r5, #0
 80030b2:	da03      	bge.n	80030bc <_printf_i+0xc8>
 80030b4:	232d      	movs	r3, #45	; 0x2d
 80030b6:	426d      	negs	r5, r5
 80030b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80030bc:	230a      	movs	r3, #10
 80030be:	485e      	ldr	r0, [pc, #376]	; (8003238 <_printf_i+0x244>)
 80030c0:	e019      	b.n	80030f6 <_printf_i+0x102>
 80030c2:	f015 0f40 	tst.w	r5, #64	; 0x40
 80030c6:	6805      	ldr	r5, [r0, #0]
 80030c8:	600b      	str	r3, [r1, #0]
 80030ca:	bf18      	it	ne
 80030cc:	b22d      	sxthne	r5, r5
 80030ce:	e7ef      	b.n	80030b0 <_printf_i+0xbc>
 80030d0:	680b      	ldr	r3, [r1, #0]
 80030d2:	6825      	ldr	r5, [r4, #0]
 80030d4:	1d18      	adds	r0, r3, #4
 80030d6:	6008      	str	r0, [r1, #0]
 80030d8:	0628      	lsls	r0, r5, #24
 80030da:	d501      	bpl.n	80030e0 <_printf_i+0xec>
 80030dc:	681d      	ldr	r5, [r3, #0]
 80030de:	e002      	b.n	80030e6 <_printf_i+0xf2>
 80030e0:	0669      	lsls	r1, r5, #25
 80030e2:	d5fb      	bpl.n	80030dc <_printf_i+0xe8>
 80030e4:	881d      	ldrh	r5, [r3, #0]
 80030e6:	2f6f      	cmp	r7, #111	; 0x6f
 80030e8:	bf0c      	ite	eq
 80030ea:	2308      	moveq	r3, #8
 80030ec:	230a      	movne	r3, #10
 80030ee:	4852      	ldr	r0, [pc, #328]	; (8003238 <_printf_i+0x244>)
 80030f0:	2100      	movs	r1, #0
 80030f2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80030f6:	6866      	ldr	r6, [r4, #4]
 80030f8:	2e00      	cmp	r6, #0
 80030fa:	bfa8      	it	ge
 80030fc:	6821      	ldrge	r1, [r4, #0]
 80030fe:	60a6      	str	r6, [r4, #8]
 8003100:	bfa4      	itt	ge
 8003102:	f021 0104 	bicge.w	r1, r1, #4
 8003106:	6021      	strge	r1, [r4, #0]
 8003108:	b90d      	cbnz	r5, 800310e <_printf_i+0x11a>
 800310a:	2e00      	cmp	r6, #0
 800310c:	d04d      	beq.n	80031aa <_printf_i+0x1b6>
 800310e:	4616      	mov	r6, r2
 8003110:	fbb5 f1f3 	udiv	r1, r5, r3
 8003114:	fb03 5711 	mls	r7, r3, r1, r5
 8003118:	5dc7      	ldrb	r7, [r0, r7]
 800311a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800311e:	462f      	mov	r7, r5
 8003120:	42bb      	cmp	r3, r7
 8003122:	460d      	mov	r5, r1
 8003124:	d9f4      	bls.n	8003110 <_printf_i+0x11c>
 8003126:	2b08      	cmp	r3, #8
 8003128:	d10b      	bne.n	8003142 <_printf_i+0x14e>
 800312a:	6823      	ldr	r3, [r4, #0]
 800312c:	07df      	lsls	r7, r3, #31
 800312e:	d508      	bpl.n	8003142 <_printf_i+0x14e>
 8003130:	6923      	ldr	r3, [r4, #16]
 8003132:	6861      	ldr	r1, [r4, #4]
 8003134:	4299      	cmp	r1, r3
 8003136:	bfde      	ittt	le
 8003138:	2330      	movle	r3, #48	; 0x30
 800313a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800313e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003142:	1b92      	subs	r2, r2, r6
 8003144:	6122      	str	r2, [r4, #16]
 8003146:	464b      	mov	r3, r9
 8003148:	4621      	mov	r1, r4
 800314a:	4640      	mov	r0, r8
 800314c:	f8cd a000 	str.w	sl, [sp]
 8003150:	aa03      	add	r2, sp, #12
 8003152:	f7ff fedf 	bl	8002f14 <_printf_common>
 8003156:	3001      	adds	r0, #1
 8003158:	d14c      	bne.n	80031f4 <_printf_i+0x200>
 800315a:	f04f 30ff 	mov.w	r0, #4294967295
 800315e:	b004      	add	sp, #16
 8003160:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003164:	4834      	ldr	r0, [pc, #208]	; (8003238 <_printf_i+0x244>)
 8003166:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800316a:	680e      	ldr	r6, [r1, #0]
 800316c:	6823      	ldr	r3, [r4, #0]
 800316e:	f856 5b04 	ldr.w	r5, [r6], #4
 8003172:	061f      	lsls	r7, r3, #24
 8003174:	600e      	str	r6, [r1, #0]
 8003176:	d514      	bpl.n	80031a2 <_printf_i+0x1ae>
 8003178:	07d9      	lsls	r1, r3, #31
 800317a:	bf44      	itt	mi
 800317c:	f043 0320 	orrmi.w	r3, r3, #32
 8003180:	6023      	strmi	r3, [r4, #0]
 8003182:	b91d      	cbnz	r5, 800318c <_printf_i+0x198>
 8003184:	6823      	ldr	r3, [r4, #0]
 8003186:	f023 0320 	bic.w	r3, r3, #32
 800318a:	6023      	str	r3, [r4, #0]
 800318c:	2310      	movs	r3, #16
 800318e:	e7af      	b.n	80030f0 <_printf_i+0xfc>
 8003190:	6823      	ldr	r3, [r4, #0]
 8003192:	f043 0320 	orr.w	r3, r3, #32
 8003196:	6023      	str	r3, [r4, #0]
 8003198:	2378      	movs	r3, #120	; 0x78
 800319a:	4828      	ldr	r0, [pc, #160]	; (800323c <_printf_i+0x248>)
 800319c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80031a0:	e7e3      	b.n	800316a <_printf_i+0x176>
 80031a2:	065e      	lsls	r6, r3, #25
 80031a4:	bf48      	it	mi
 80031a6:	b2ad      	uxthmi	r5, r5
 80031a8:	e7e6      	b.n	8003178 <_printf_i+0x184>
 80031aa:	4616      	mov	r6, r2
 80031ac:	e7bb      	b.n	8003126 <_printf_i+0x132>
 80031ae:	680b      	ldr	r3, [r1, #0]
 80031b0:	6826      	ldr	r6, [r4, #0]
 80031b2:	1d1d      	adds	r5, r3, #4
 80031b4:	6960      	ldr	r0, [r4, #20]
 80031b6:	600d      	str	r5, [r1, #0]
 80031b8:	0635      	lsls	r5, r6, #24
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	d501      	bpl.n	80031c2 <_printf_i+0x1ce>
 80031be:	6018      	str	r0, [r3, #0]
 80031c0:	e002      	b.n	80031c8 <_printf_i+0x1d4>
 80031c2:	0671      	lsls	r1, r6, #25
 80031c4:	d5fb      	bpl.n	80031be <_printf_i+0x1ca>
 80031c6:	8018      	strh	r0, [r3, #0]
 80031c8:	2300      	movs	r3, #0
 80031ca:	4616      	mov	r6, r2
 80031cc:	6123      	str	r3, [r4, #16]
 80031ce:	e7ba      	b.n	8003146 <_printf_i+0x152>
 80031d0:	680b      	ldr	r3, [r1, #0]
 80031d2:	1d1a      	adds	r2, r3, #4
 80031d4:	600a      	str	r2, [r1, #0]
 80031d6:	681e      	ldr	r6, [r3, #0]
 80031d8:	2100      	movs	r1, #0
 80031da:	4630      	mov	r0, r6
 80031dc:	6862      	ldr	r2, [r4, #4]
 80031de:	f002 fbbb 	bl	8005958 <memchr>
 80031e2:	b108      	cbz	r0, 80031e8 <_printf_i+0x1f4>
 80031e4:	1b80      	subs	r0, r0, r6
 80031e6:	6060      	str	r0, [r4, #4]
 80031e8:	6863      	ldr	r3, [r4, #4]
 80031ea:	6123      	str	r3, [r4, #16]
 80031ec:	2300      	movs	r3, #0
 80031ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80031f2:	e7a8      	b.n	8003146 <_printf_i+0x152>
 80031f4:	4632      	mov	r2, r6
 80031f6:	4649      	mov	r1, r9
 80031f8:	4640      	mov	r0, r8
 80031fa:	6923      	ldr	r3, [r4, #16]
 80031fc:	47d0      	blx	sl
 80031fe:	3001      	adds	r0, #1
 8003200:	d0ab      	beq.n	800315a <_printf_i+0x166>
 8003202:	6823      	ldr	r3, [r4, #0]
 8003204:	079b      	lsls	r3, r3, #30
 8003206:	d413      	bmi.n	8003230 <_printf_i+0x23c>
 8003208:	68e0      	ldr	r0, [r4, #12]
 800320a:	9b03      	ldr	r3, [sp, #12]
 800320c:	4298      	cmp	r0, r3
 800320e:	bfb8      	it	lt
 8003210:	4618      	movlt	r0, r3
 8003212:	e7a4      	b.n	800315e <_printf_i+0x16a>
 8003214:	2301      	movs	r3, #1
 8003216:	4632      	mov	r2, r6
 8003218:	4649      	mov	r1, r9
 800321a:	4640      	mov	r0, r8
 800321c:	47d0      	blx	sl
 800321e:	3001      	adds	r0, #1
 8003220:	d09b      	beq.n	800315a <_printf_i+0x166>
 8003222:	3501      	adds	r5, #1
 8003224:	68e3      	ldr	r3, [r4, #12]
 8003226:	9903      	ldr	r1, [sp, #12]
 8003228:	1a5b      	subs	r3, r3, r1
 800322a:	42ab      	cmp	r3, r5
 800322c:	dcf2      	bgt.n	8003214 <_printf_i+0x220>
 800322e:	e7eb      	b.n	8003208 <_printf_i+0x214>
 8003230:	2500      	movs	r5, #0
 8003232:	f104 0619 	add.w	r6, r4, #25
 8003236:	e7f5      	b.n	8003224 <_printf_i+0x230>
 8003238:	080073f2 	.word	0x080073f2
 800323c:	08007403 	.word	0x08007403

08003240 <_scanf_float>:
 8003240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003244:	b087      	sub	sp, #28
 8003246:	9303      	str	r3, [sp, #12]
 8003248:	688b      	ldr	r3, [r1, #8]
 800324a:	4617      	mov	r7, r2
 800324c:	1e5a      	subs	r2, r3, #1
 800324e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8003252:	bf85      	ittet	hi
 8003254:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8003258:	195b      	addhi	r3, r3, r5
 800325a:	2300      	movls	r3, #0
 800325c:	9302      	strhi	r3, [sp, #8]
 800325e:	bf88      	it	hi
 8003260:	f240 135d 	movwhi	r3, #349	; 0x15d
 8003264:	468b      	mov	fp, r1
 8003266:	f04f 0500 	mov.w	r5, #0
 800326a:	bf8c      	ite	hi
 800326c:	608b      	strhi	r3, [r1, #8]
 800326e:	9302      	strls	r3, [sp, #8]
 8003270:	680b      	ldr	r3, [r1, #0]
 8003272:	4680      	mov	r8, r0
 8003274:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8003278:	f84b 3b1c 	str.w	r3, [fp], #28
 800327c:	460c      	mov	r4, r1
 800327e:	465e      	mov	r6, fp
 8003280:	46aa      	mov	sl, r5
 8003282:	46a9      	mov	r9, r5
 8003284:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8003288:	9501      	str	r5, [sp, #4]
 800328a:	68a2      	ldr	r2, [r4, #8]
 800328c:	b152      	cbz	r2, 80032a4 <_scanf_float+0x64>
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	781b      	ldrb	r3, [r3, #0]
 8003292:	2b4e      	cmp	r3, #78	; 0x4e
 8003294:	d864      	bhi.n	8003360 <_scanf_float+0x120>
 8003296:	2b40      	cmp	r3, #64	; 0x40
 8003298:	d83c      	bhi.n	8003314 <_scanf_float+0xd4>
 800329a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800329e:	b2c8      	uxtb	r0, r1
 80032a0:	280e      	cmp	r0, #14
 80032a2:	d93a      	bls.n	800331a <_scanf_float+0xda>
 80032a4:	f1b9 0f00 	cmp.w	r9, #0
 80032a8:	d003      	beq.n	80032b2 <_scanf_float+0x72>
 80032aa:	6823      	ldr	r3, [r4, #0]
 80032ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80032b0:	6023      	str	r3, [r4, #0]
 80032b2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80032b6:	f1ba 0f01 	cmp.w	sl, #1
 80032ba:	f200 8113 	bhi.w	80034e4 <_scanf_float+0x2a4>
 80032be:	455e      	cmp	r6, fp
 80032c0:	f200 8105 	bhi.w	80034ce <_scanf_float+0x28e>
 80032c4:	2501      	movs	r5, #1
 80032c6:	4628      	mov	r0, r5
 80032c8:	b007      	add	sp, #28
 80032ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80032ce:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80032d2:	2a0d      	cmp	r2, #13
 80032d4:	d8e6      	bhi.n	80032a4 <_scanf_float+0x64>
 80032d6:	a101      	add	r1, pc, #4	; (adr r1, 80032dc <_scanf_float+0x9c>)
 80032d8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80032dc:	0800341b 	.word	0x0800341b
 80032e0:	080032a5 	.word	0x080032a5
 80032e4:	080032a5 	.word	0x080032a5
 80032e8:	080032a5 	.word	0x080032a5
 80032ec:	0800347b 	.word	0x0800347b
 80032f0:	08003453 	.word	0x08003453
 80032f4:	080032a5 	.word	0x080032a5
 80032f8:	080032a5 	.word	0x080032a5
 80032fc:	08003429 	.word	0x08003429
 8003300:	080032a5 	.word	0x080032a5
 8003304:	080032a5 	.word	0x080032a5
 8003308:	080032a5 	.word	0x080032a5
 800330c:	080032a5 	.word	0x080032a5
 8003310:	080033e1 	.word	0x080033e1
 8003314:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8003318:	e7db      	b.n	80032d2 <_scanf_float+0x92>
 800331a:	290e      	cmp	r1, #14
 800331c:	d8c2      	bhi.n	80032a4 <_scanf_float+0x64>
 800331e:	a001      	add	r0, pc, #4	; (adr r0, 8003324 <_scanf_float+0xe4>)
 8003320:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8003324:	080033d3 	.word	0x080033d3
 8003328:	080032a5 	.word	0x080032a5
 800332c:	080033d3 	.word	0x080033d3
 8003330:	08003467 	.word	0x08003467
 8003334:	080032a5 	.word	0x080032a5
 8003338:	08003381 	.word	0x08003381
 800333c:	080033bd 	.word	0x080033bd
 8003340:	080033bd 	.word	0x080033bd
 8003344:	080033bd 	.word	0x080033bd
 8003348:	080033bd 	.word	0x080033bd
 800334c:	080033bd 	.word	0x080033bd
 8003350:	080033bd 	.word	0x080033bd
 8003354:	080033bd 	.word	0x080033bd
 8003358:	080033bd 	.word	0x080033bd
 800335c:	080033bd 	.word	0x080033bd
 8003360:	2b6e      	cmp	r3, #110	; 0x6e
 8003362:	d809      	bhi.n	8003378 <_scanf_float+0x138>
 8003364:	2b60      	cmp	r3, #96	; 0x60
 8003366:	d8b2      	bhi.n	80032ce <_scanf_float+0x8e>
 8003368:	2b54      	cmp	r3, #84	; 0x54
 800336a:	d077      	beq.n	800345c <_scanf_float+0x21c>
 800336c:	2b59      	cmp	r3, #89	; 0x59
 800336e:	d199      	bne.n	80032a4 <_scanf_float+0x64>
 8003370:	2d07      	cmp	r5, #7
 8003372:	d197      	bne.n	80032a4 <_scanf_float+0x64>
 8003374:	2508      	movs	r5, #8
 8003376:	e029      	b.n	80033cc <_scanf_float+0x18c>
 8003378:	2b74      	cmp	r3, #116	; 0x74
 800337a:	d06f      	beq.n	800345c <_scanf_float+0x21c>
 800337c:	2b79      	cmp	r3, #121	; 0x79
 800337e:	e7f6      	b.n	800336e <_scanf_float+0x12e>
 8003380:	6821      	ldr	r1, [r4, #0]
 8003382:	05c8      	lsls	r0, r1, #23
 8003384:	d51a      	bpl.n	80033bc <_scanf_float+0x17c>
 8003386:	9b02      	ldr	r3, [sp, #8]
 8003388:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800338c:	6021      	str	r1, [r4, #0]
 800338e:	f109 0901 	add.w	r9, r9, #1
 8003392:	b11b      	cbz	r3, 800339c <_scanf_float+0x15c>
 8003394:	3b01      	subs	r3, #1
 8003396:	3201      	adds	r2, #1
 8003398:	9302      	str	r3, [sp, #8]
 800339a:	60a2      	str	r2, [r4, #8]
 800339c:	68a3      	ldr	r3, [r4, #8]
 800339e:	3b01      	subs	r3, #1
 80033a0:	60a3      	str	r3, [r4, #8]
 80033a2:	6923      	ldr	r3, [r4, #16]
 80033a4:	3301      	adds	r3, #1
 80033a6:	6123      	str	r3, [r4, #16]
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	3b01      	subs	r3, #1
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	607b      	str	r3, [r7, #4]
 80033b0:	f340 8084 	ble.w	80034bc <_scanf_float+0x27c>
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	3301      	adds	r3, #1
 80033b8:	603b      	str	r3, [r7, #0]
 80033ba:	e766      	b.n	800328a <_scanf_float+0x4a>
 80033bc:	eb1a 0f05 	cmn.w	sl, r5
 80033c0:	f47f af70 	bne.w	80032a4 <_scanf_float+0x64>
 80033c4:	6822      	ldr	r2, [r4, #0]
 80033c6:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80033ca:	6022      	str	r2, [r4, #0]
 80033cc:	f806 3b01 	strb.w	r3, [r6], #1
 80033d0:	e7e4      	b.n	800339c <_scanf_float+0x15c>
 80033d2:	6822      	ldr	r2, [r4, #0]
 80033d4:	0610      	lsls	r0, r2, #24
 80033d6:	f57f af65 	bpl.w	80032a4 <_scanf_float+0x64>
 80033da:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80033de:	e7f4      	b.n	80033ca <_scanf_float+0x18a>
 80033e0:	f1ba 0f00 	cmp.w	sl, #0
 80033e4:	d10e      	bne.n	8003404 <_scanf_float+0x1c4>
 80033e6:	f1b9 0f00 	cmp.w	r9, #0
 80033ea:	d10e      	bne.n	800340a <_scanf_float+0x1ca>
 80033ec:	6822      	ldr	r2, [r4, #0]
 80033ee:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80033f2:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80033f6:	d108      	bne.n	800340a <_scanf_float+0x1ca>
 80033f8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80033fc:	f04f 0a01 	mov.w	sl, #1
 8003400:	6022      	str	r2, [r4, #0]
 8003402:	e7e3      	b.n	80033cc <_scanf_float+0x18c>
 8003404:	f1ba 0f02 	cmp.w	sl, #2
 8003408:	d055      	beq.n	80034b6 <_scanf_float+0x276>
 800340a:	2d01      	cmp	r5, #1
 800340c:	d002      	beq.n	8003414 <_scanf_float+0x1d4>
 800340e:	2d04      	cmp	r5, #4
 8003410:	f47f af48 	bne.w	80032a4 <_scanf_float+0x64>
 8003414:	3501      	adds	r5, #1
 8003416:	b2ed      	uxtb	r5, r5
 8003418:	e7d8      	b.n	80033cc <_scanf_float+0x18c>
 800341a:	f1ba 0f01 	cmp.w	sl, #1
 800341e:	f47f af41 	bne.w	80032a4 <_scanf_float+0x64>
 8003422:	f04f 0a02 	mov.w	sl, #2
 8003426:	e7d1      	b.n	80033cc <_scanf_float+0x18c>
 8003428:	b97d      	cbnz	r5, 800344a <_scanf_float+0x20a>
 800342a:	f1b9 0f00 	cmp.w	r9, #0
 800342e:	f47f af3c 	bne.w	80032aa <_scanf_float+0x6a>
 8003432:	6822      	ldr	r2, [r4, #0]
 8003434:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8003438:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800343c:	f47f af39 	bne.w	80032b2 <_scanf_float+0x72>
 8003440:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8003444:	2501      	movs	r5, #1
 8003446:	6022      	str	r2, [r4, #0]
 8003448:	e7c0      	b.n	80033cc <_scanf_float+0x18c>
 800344a:	2d03      	cmp	r5, #3
 800344c:	d0e2      	beq.n	8003414 <_scanf_float+0x1d4>
 800344e:	2d05      	cmp	r5, #5
 8003450:	e7de      	b.n	8003410 <_scanf_float+0x1d0>
 8003452:	2d02      	cmp	r5, #2
 8003454:	f47f af26 	bne.w	80032a4 <_scanf_float+0x64>
 8003458:	2503      	movs	r5, #3
 800345a:	e7b7      	b.n	80033cc <_scanf_float+0x18c>
 800345c:	2d06      	cmp	r5, #6
 800345e:	f47f af21 	bne.w	80032a4 <_scanf_float+0x64>
 8003462:	2507      	movs	r5, #7
 8003464:	e7b2      	b.n	80033cc <_scanf_float+0x18c>
 8003466:	6822      	ldr	r2, [r4, #0]
 8003468:	0591      	lsls	r1, r2, #22
 800346a:	f57f af1b 	bpl.w	80032a4 <_scanf_float+0x64>
 800346e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8003472:	6022      	str	r2, [r4, #0]
 8003474:	f8cd 9004 	str.w	r9, [sp, #4]
 8003478:	e7a8      	b.n	80033cc <_scanf_float+0x18c>
 800347a:	6822      	ldr	r2, [r4, #0]
 800347c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8003480:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8003484:	d006      	beq.n	8003494 <_scanf_float+0x254>
 8003486:	0550      	lsls	r0, r2, #21
 8003488:	f57f af0c 	bpl.w	80032a4 <_scanf_float+0x64>
 800348c:	f1b9 0f00 	cmp.w	r9, #0
 8003490:	f43f af0f 	beq.w	80032b2 <_scanf_float+0x72>
 8003494:	0591      	lsls	r1, r2, #22
 8003496:	bf58      	it	pl
 8003498:	9901      	ldrpl	r1, [sp, #4]
 800349a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800349e:	bf58      	it	pl
 80034a0:	eba9 0101 	subpl.w	r1, r9, r1
 80034a4:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80034a8:	f04f 0900 	mov.w	r9, #0
 80034ac:	bf58      	it	pl
 80034ae:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80034b2:	6022      	str	r2, [r4, #0]
 80034b4:	e78a      	b.n	80033cc <_scanf_float+0x18c>
 80034b6:	f04f 0a03 	mov.w	sl, #3
 80034ba:	e787      	b.n	80033cc <_scanf_float+0x18c>
 80034bc:	4639      	mov	r1, r7
 80034be:	4640      	mov	r0, r8
 80034c0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80034c4:	4798      	blx	r3
 80034c6:	2800      	cmp	r0, #0
 80034c8:	f43f aedf 	beq.w	800328a <_scanf_float+0x4a>
 80034cc:	e6ea      	b.n	80032a4 <_scanf_float+0x64>
 80034ce:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80034d2:	463a      	mov	r2, r7
 80034d4:	4640      	mov	r0, r8
 80034d6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80034da:	4798      	blx	r3
 80034dc:	6923      	ldr	r3, [r4, #16]
 80034de:	3b01      	subs	r3, #1
 80034e0:	6123      	str	r3, [r4, #16]
 80034e2:	e6ec      	b.n	80032be <_scanf_float+0x7e>
 80034e4:	1e6b      	subs	r3, r5, #1
 80034e6:	2b06      	cmp	r3, #6
 80034e8:	d825      	bhi.n	8003536 <_scanf_float+0x2f6>
 80034ea:	2d02      	cmp	r5, #2
 80034ec:	d836      	bhi.n	800355c <_scanf_float+0x31c>
 80034ee:	455e      	cmp	r6, fp
 80034f0:	f67f aee8 	bls.w	80032c4 <_scanf_float+0x84>
 80034f4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80034f8:	463a      	mov	r2, r7
 80034fa:	4640      	mov	r0, r8
 80034fc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8003500:	4798      	blx	r3
 8003502:	6923      	ldr	r3, [r4, #16]
 8003504:	3b01      	subs	r3, #1
 8003506:	6123      	str	r3, [r4, #16]
 8003508:	e7f1      	b.n	80034ee <_scanf_float+0x2ae>
 800350a:	9802      	ldr	r0, [sp, #8]
 800350c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8003510:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8003514:	463a      	mov	r2, r7
 8003516:	9002      	str	r0, [sp, #8]
 8003518:	4640      	mov	r0, r8
 800351a:	4798      	blx	r3
 800351c:	6923      	ldr	r3, [r4, #16]
 800351e:	3b01      	subs	r3, #1
 8003520:	6123      	str	r3, [r4, #16]
 8003522:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003526:	fa5f fa8a 	uxtb.w	sl, sl
 800352a:	f1ba 0f02 	cmp.w	sl, #2
 800352e:	d1ec      	bne.n	800350a <_scanf_float+0x2ca>
 8003530:	3d03      	subs	r5, #3
 8003532:	b2ed      	uxtb	r5, r5
 8003534:	1b76      	subs	r6, r6, r5
 8003536:	6823      	ldr	r3, [r4, #0]
 8003538:	05da      	lsls	r2, r3, #23
 800353a:	d52f      	bpl.n	800359c <_scanf_float+0x35c>
 800353c:	055b      	lsls	r3, r3, #21
 800353e:	d510      	bpl.n	8003562 <_scanf_float+0x322>
 8003540:	455e      	cmp	r6, fp
 8003542:	f67f aebf 	bls.w	80032c4 <_scanf_float+0x84>
 8003546:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800354a:	463a      	mov	r2, r7
 800354c:	4640      	mov	r0, r8
 800354e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8003552:	4798      	blx	r3
 8003554:	6923      	ldr	r3, [r4, #16]
 8003556:	3b01      	subs	r3, #1
 8003558:	6123      	str	r3, [r4, #16]
 800355a:	e7f1      	b.n	8003540 <_scanf_float+0x300>
 800355c:	46aa      	mov	sl, r5
 800355e:	9602      	str	r6, [sp, #8]
 8003560:	e7df      	b.n	8003522 <_scanf_float+0x2e2>
 8003562:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8003566:	6923      	ldr	r3, [r4, #16]
 8003568:	2965      	cmp	r1, #101	; 0x65
 800356a:	f103 33ff 	add.w	r3, r3, #4294967295
 800356e:	f106 35ff 	add.w	r5, r6, #4294967295
 8003572:	6123      	str	r3, [r4, #16]
 8003574:	d00c      	beq.n	8003590 <_scanf_float+0x350>
 8003576:	2945      	cmp	r1, #69	; 0x45
 8003578:	d00a      	beq.n	8003590 <_scanf_float+0x350>
 800357a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800357e:	463a      	mov	r2, r7
 8003580:	4640      	mov	r0, r8
 8003582:	4798      	blx	r3
 8003584:	6923      	ldr	r3, [r4, #16]
 8003586:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800358a:	3b01      	subs	r3, #1
 800358c:	1eb5      	subs	r5, r6, #2
 800358e:	6123      	str	r3, [r4, #16]
 8003590:	463a      	mov	r2, r7
 8003592:	4640      	mov	r0, r8
 8003594:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8003598:	4798      	blx	r3
 800359a:	462e      	mov	r6, r5
 800359c:	6825      	ldr	r5, [r4, #0]
 800359e:	f015 0510 	ands.w	r5, r5, #16
 80035a2:	d159      	bne.n	8003658 <_scanf_float+0x418>
 80035a4:	7035      	strb	r5, [r6, #0]
 80035a6:	6823      	ldr	r3, [r4, #0]
 80035a8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80035ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80035b0:	d11c      	bne.n	80035ec <_scanf_float+0x3ac>
 80035b2:	9b01      	ldr	r3, [sp, #4]
 80035b4:	454b      	cmp	r3, r9
 80035b6:	eba3 0209 	sub.w	r2, r3, r9
 80035ba:	d124      	bne.n	8003606 <_scanf_float+0x3c6>
 80035bc:	2200      	movs	r2, #0
 80035be:	4659      	mov	r1, fp
 80035c0:	4640      	mov	r0, r8
 80035c2:	f000 fea1 	bl	8004308 <_strtod_r>
 80035c6:	f8d4 c000 	ldr.w	ip, [r4]
 80035ca:	9b03      	ldr	r3, [sp, #12]
 80035cc:	f01c 0f02 	tst.w	ip, #2
 80035d0:	4606      	mov	r6, r0
 80035d2:	460f      	mov	r7, r1
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	d021      	beq.n	800361c <_scanf_float+0x3dc>
 80035d8:	9903      	ldr	r1, [sp, #12]
 80035da:	1d1a      	adds	r2, r3, #4
 80035dc:	600a      	str	r2, [r1, #0]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	e9c3 6700 	strd	r6, r7, [r3]
 80035e4:	68e3      	ldr	r3, [r4, #12]
 80035e6:	3301      	adds	r3, #1
 80035e8:	60e3      	str	r3, [r4, #12]
 80035ea:	e66c      	b.n	80032c6 <_scanf_float+0x86>
 80035ec:	9b04      	ldr	r3, [sp, #16]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d0e4      	beq.n	80035bc <_scanf_float+0x37c>
 80035f2:	9905      	ldr	r1, [sp, #20]
 80035f4:	230a      	movs	r3, #10
 80035f6:	462a      	mov	r2, r5
 80035f8:	4640      	mov	r0, r8
 80035fa:	3101      	adds	r1, #1
 80035fc:	f000 ff78 	bl	80044f0 <_strtol_r>
 8003600:	9b04      	ldr	r3, [sp, #16]
 8003602:	9e05      	ldr	r6, [sp, #20]
 8003604:	1ac2      	subs	r2, r0, r3
 8003606:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800360a:	429e      	cmp	r6, r3
 800360c:	bf28      	it	cs
 800360e:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8003612:	4630      	mov	r0, r6
 8003614:	4911      	ldr	r1, [pc, #68]	; (800365c <_scanf_float+0x41c>)
 8003616:	f000 f829 	bl	800366c <siprintf>
 800361a:	e7cf      	b.n	80035bc <_scanf_float+0x37c>
 800361c:	f01c 0f04 	tst.w	ip, #4
 8003620:	f103 0e04 	add.w	lr, r3, #4
 8003624:	d003      	beq.n	800362e <_scanf_float+0x3ee>
 8003626:	9903      	ldr	r1, [sp, #12]
 8003628:	f8c1 e000 	str.w	lr, [r1]
 800362c:	e7d7      	b.n	80035de <_scanf_float+0x39e>
 800362e:	9a03      	ldr	r2, [sp, #12]
 8003630:	f8c2 e000 	str.w	lr, [r2]
 8003634:	f8d3 8000 	ldr.w	r8, [r3]
 8003638:	4602      	mov	r2, r0
 800363a:	460b      	mov	r3, r1
 800363c:	f7fd f9e6 	bl	8000a0c <__aeabi_dcmpun>
 8003640:	b128      	cbz	r0, 800364e <_scanf_float+0x40e>
 8003642:	4807      	ldr	r0, [pc, #28]	; (8003660 <_scanf_float+0x420>)
 8003644:	f000 f80e 	bl	8003664 <nanf>
 8003648:	f8c8 0000 	str.w	r0, [r8]
 800364c:	e7ca      	b.n	80035e4 <_scanf_float+0x3a4>
 800364e:	4630      	mov	r0, r6
 8003650:	4639      	mov	r1, r7
 8003652:	f7fd fa39 	bl	8000ac8 <__aeabi_d2f>
 8003656:	e7f7      	b.n	8003648 <_scanf_float+0x408>
 8003658:	2500      	movs	r5, #0
 800365a:	e634      	b.n	80032c6 <_scanf_float+0x86>
 800365c:	08007414 	.word	0x08007414
 8003660:	08007523 	.word	0x08007523

08003664 <nanf>:
 8003664:	4800      	ldr	r0, [pc, #0]	; (8003668 <nanf+0x4>)
 8003666:	4770      	bx	lr
 8003668:	7fc00000 	.word	0x7fc00000

0800366c <siprintf>:
 800366c:	b40e      	push	{r1, r2, r3}
 800366e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003672:	b500      	push	{lr}
 8003674:	b09c      	sub	sp, #112	; 0x70
 8003676:	ab1d      	add	r3, sp, #116	; 0x74
 8003678:	9002      	str	r0, [sp, #8]
 800367a:	9006      	str	r0, [sp, #24]
 800367c:	9107      	str	r1, [sp, #28]
 800367e:	9104      	str	r1, [sp, #16]
 8003680:	4808      	ldr	r0, [pc, #32]	; (80036a4 <siprintf+0x38>)
 8003682:	4909      	ldr	r1, [pc, #36]	; (80036a8 <siprintf+0x3c>)
 8003684:	f853 2b04 	ldr.w	r2, [r3], #4
 8003688:	9105      	str	r1, [sp, #20]
 800368a:	6800      	ldr	r0, [r0, #0]
 800368c:	a902      	add	r1, sp, #8
 800368e:	9301      	str	r3, [sp, #4]
 8003690:	f002 ff46 	bl	8006520 <_svfiprintf_r>
 8003694:	2200      	movs	r2, #0
 8003696:	9b02      	ldr	r3, [sp, #8]
 8003698:	701a      	strb	r2, [r3, #0]
 800369a:	b01c      	add	sp, #112	; 0x70
 800369c:	f85d eb04 	ldr.w	lr, [sp], #4
 80036a0:	b003      	add	sp, #12
 80036a2:	4770      	bx	lr
 80036a4:	2000000c 	.word	0x2000000c
 80036a8:	ffff0208 	.word	0xffff0208

080036ac <strstr>:
 80036ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80036ae:	780c      	ldrb	r4, [r1, #0]
 80036b0:	b164      	cbz	r4, 80036cc <strstr+0x20>
 80036b2:	4603      	mov	r3, r0
 80036b4:	781a      	ldrb	r2, [r3, #0]
 80036b6:	4618      	mov	r0, r3
 80036b8:	1c5e      	adds	r6, r3, #1
 80036ba:	b90a      	cbnz	r2, 80036c0 <strstr+0x14>
 80036bc:	4610      	mov	r0, r2
 80036be:	e005      	b.n	80036cc <strstr+0x20>
 80036c0:	4294      	cmp	r4, r2
 80036c2:	d108      	bne.n	80036d6 <strstr+0x2a>
 80036c4:	460d      	mov	r5, r1
 80036c6:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 80036ca:	b902      	cbnz	r2, 80036ce <strstr+0x22>
 80036cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80036ce:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 80036d2:	4297      	cmp	r7, r2
 80036d4:	d0f7      	beq.n	80036c6 <strstr+0x1a>
 80036d6:	4633      	mov	r3, r6
 80036d8:	e7ec      	b.n	80036b4 <strstr+0x8>

080036da <sulp>:
 80036da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80036de:	460f      	mov	r7, r1
 80036e0:	4690      	mov	r8, r2
 80036e2:	f002 fcc5 	bl	8006070 <__ulp>
 80036e6:	4604      	mov	r4, r0
 80036e8:	460d      	mov	r5, r1
 80036ea:	f1b8 0f00 	cmp.w	r8, #0
 80036ee:	d011      	beq.n	8003714 <sulp+0x3a>
 80036f0:	f3c7 530a 	ubfx	r3, r7, #20, #11
 80036f4:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	dd0b      	ble.n	8003714 <sulp+0x3a>
 80036fc:	2400      	movs	r4, #0
 80036fe:	051b      	lsls	r3, r3, #20
 8003700:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8003704:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8003708:	4622      	mov	r2, r4
 800370a:	462b      	mov	r3, r5
 800370c:	f7fc fee4 	bl	80004d8 <__aeabi_dmul>
 8003710:	4604      	mov	r4, r0
 8003712:	460d      	mov	r5, r1
 8003714:	4620      	mov	r0, r4
 8003716:	4629      	mov	r1, r5
 8003718:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800371c:	0000      	movs	r0, r0
	...

08003720 <_strtod_l>:
 8003720:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003724:	469b      	mov	fp, r3
 8003726:	2300      	movs	r3, #0
 8003728:	b0a1      	sub	sp, #132	; 0x84
 800372a:	931c      	str	r3, [sp, #112]	; 0x70
 800372c:	4ba1      	ldr	r3, [pc, #644]	; (80039b4 <_strtod_l+0x294>)
 800372e:	4682      	mov	sl, r0
 8003730:	681f      	ldr	r7, [r3, #0]
 8003732:	460e      	mov	r6, r1
 8003734:	4638      	mov	r0, r7
 8003736:	9217      	str	r2, [sp, #92]	; 0x5c
 8003738:	f7fc fd0a 	bl	8000150 <strlen>
 800373c:	f04f 0800 	mov.w	r8, #0
 8003740:	4604      	mov	r4, r0
 8003742:	f04f 0900 	mov.w	r9, #0
 8003746:	961b      	str	r6, [sp, #108]	; 0x6c
 8003748:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800374a:	781a      	ldrb	r2, [r3, #0]
 800374c:	2a2b      	cmp	r2, #43	; 0x2b
 800374e:	d04c      	beq.n	80037ea <_strtod_l+0xca>
 8003750:	d83a      	bhi.n	80037c8 <_strtod_l+0xa8>
 8003752:	2a0d      	cmp	r2, #13
 8003754:	d833      	bhi.n	80037be <_strtod_l+0x9e>
 8003756:	2a08      	cmp	r2, #8
 8003758:	d833      	bhi.n	80037c2 <_strtod_l+0xa2>
 800375a:	2a00      	cmp	r2, #0
 800375c:	d03d      	beq.n	80037da <_strtod_l+0xba>
 800375e:	2300      	movs	r3, #0
 8003760:	930c      	str	r3, [sp, #48]	; 0x30
 8003762:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8003764:	782b      	ldrb	r3, [r5, #0]
 8003766:	2b30      	cmp	r3, #48	; 0x30
 8003768:	f040 80af 	bne.w	80038ca <_strtod_l+0x1aa>
 800376c:	786b      	ldrb	r3, [r5, #1]
 800376e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8003772:	2b58      	cmp	r3, #88	; 0x58
 8003774:	d16c      	bne.n	8003850 <_strtod_l+0x130>
 8003776:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003778:	4650      	mov	r0, sl
 800377a:	9301      	str	r3, [sp, #4]
 800377c:	ab1c      	add	r3, sp, #112	; 0x70
 800377e:	9300      	str	r3, [sp, #0]
 8003780:	4a8d      	ldr	r2, [pc, #564]	; (80039b8 <_strtod_l+0x298>)
 8003782:	f8cd b008 	str.w	fp, [sp, #8]
 8003786:	ab1d      	add	r3, sp, #116	; 0x74
 8003788:	a91b      	add	r1, sp, #108	; 0x6c
 800378a:	f001 fdc9 	bl	8005320 <__gethex>
 800378e:	f010 0607 	ands.w	r6, r0, #7
 8003792:	4604      	mov	r4, r0
 8003794:	d005      	beq.n	80037a2 <_strtod_l+0x82>
 8003796:	2e06      	cmp	r6, #6
 8003798:	d129      	bne.n	80037ee <_strtod_l+0xce>
 800379a:	2300      	movs	r3, #0
 800379c:	3501      	adds	r5, #1
 800379e:	951b      	str	r5, [sp, #108]	; 0x6c
 80037a0:	930c      	str	r3, [sp, #48]	; 0x30
 80037a2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	f040 8596 	bne.w	80042d6 <_strtod_l+0xbb6>
 80037aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80037ac:	b1d3      	cbz	r3, 80037e4 <_strtod_l+0xc4>
 80037ae:	4642      	mov	r2, r8
 80037b0:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80037b4:	4610      	mov	r0, r2
 80037b6:	4619      	mov	r1, r3
 80037b8:	b021      	add	sp, #132	; 0x84
 80037ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80037be:	2a20      	cmp	r2, #32
 80037c0:	d1cd      	bne.n	800375e <_strtod_l+0x3e>
 80037c2:	3301      	adds	r3, #1
 80037c4:	931b      	str	r3, [sp, #108]	; 0x6c
 80037c6:	e7bf      	b.n	8003748 <_strtod_l+0x28>
 80037c8:	2a2d      	cmp	r2, #45	; 0x2d
 80037ca:	d1c8      	bne.n	800375e <_strtod_l+0x3e>
 80037cc:	2201      	movs	r2, #1
 80037ce:	920c      	str	r2, [sp, #48]	; 0x30
 80037d0:	1c5a      	adds	r2, r3, #1
 80037d2:	921b      	str	r2, [sp, #108]	; 0x6c
 80037d4:	785b      	ldrb	r3, [r3, #1]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d1c3      	bne.n	8003762 <_strtod_l+0x42>
 80037da:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80037dc:	961b      	str	r6, [sp, #108]	; 0x6c
 80037de:	2b00      	cmp	r3, #0
 80037e0:	f040 8577 	bne.w	80042d2 <_strtod_l+0xbb2>
 80037e4:	4642      	mov	r2, r8
 80037e6:	464b      	mov	r3, r9
 80037e8:	e7e4      	b.n	80037b4 <_strtod_l+0x94>
 80037ea:	2200      	movs	r2, #0
 80037ec:	e7ef      	b.n	80037ce <_strtod_l+0xae>
 80037ee:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80037f0:	b13a      	cbz	r2, 8003802 <_strtod_l+0xe2>
 80037f2:	2135      	movs	r1, #53	; 0x35
 80037f4:	a81e      	add	r0, sp, #120	; 0x78
 80037f6:	f002 fd3f 	bl	8006278 <__copybits>
 80037fa:	4650      	mov	r0, sl
 80037fc:	991c      	ldr	r1, [sp, #112]	; 0x70
 80037fe:	f002 f907 	bl	8005a10 <_Bfree>
 8003802:	3e01      	subs	r6, #1
 8003804:	2e05      	cmp	r6, #5
 8003806:	d807      	bhi.n	8003818 <_strtod_l+0xf8>
 8003808:	e8df f006 	tbb	[pc, r6]
 800380c:	1d180b0e 	.word	0x1d180b0e
 8003810:	030e      	.short	0x030e
 8003812:	f04f 0900 	mov.w	r9, #0
 8003816:	46c8      	mov	r8, r9
 8003818:	0721      	lsls	r1, r4, #28
 800381a:	d5c2      	bpl.n	80037a2 <_strtod_l+0x82>
 800381c:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8003820:	e7bf      	b.n	80037a2 <_strtod_l+0x82>
 8003822:	e9dd 891e 	ldrd	r8, r9, [sp, #120]	; 0x78
 8003826:	e7f7      	b.n	8003818 <_strtod_l+0xf8>
 8003828:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800382a:	e9dd 831e 	ldrd	r8, r3, [sp, #120]	; 0x78
 800382e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8003832:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003836:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800383a:	e7ed      	b.n	8003818 <_strtod_l+0xf8>
 800383c:	f04f 0800 	mov.w	r8, #0
 8003840:	f8df 9178 	ldr.w	r9, [pc, #376]	; 80039bc <_strtod_l+0x29c>
 8003844:	e7e8      	b.n	8003818 <_strtod_l+0xf8>
 8003846:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800384a:	f04f 38ff 	mov.w	r8, #4294967295
 800384e:	e7e3      	b.n	8003818 <_strtod_l+0xf8>
 8003850:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003852:	1c5a      	adds	r2, r3, #1
 8003854:	921b      	str	r2, [sp, #108]	; 0x6c
 8003856:	785b      	ldrb	r3, [r3, #1]
 8003858:	2b30      	cmp	r3, #48	; 0x30
 800385a:	d0f9      	beq.n	8003850 <_strtod_l+0x130>
 800385c:	2b00      	cmp	r3, #0
 800385e:	d0a0      	beq.n	80037a2 <_strtod_l+0x82>
 8003860:	2301      	movs	r3, #1
 8003862:	9307      	str	r3, [sp, #28]
 8003864:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003866:	220a      	movs	r2, #10
 8003868:	9308      	str	r3, [sp, #32]
 800386a:	2300      	movs	r3, #0
 800386c:	469b      	mov	fp, r3
 800386e:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8003872:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8003874:	7805      	ldrb	r5, [r0, #0]
 8003876:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 800387a:	b2d9      	uxtb	r1, r3
 800387c:	2909      	cmp	r1, #9
 800387e:	d926      	bls.n	80038ce <_strtod_l+0x1ae>
 8003880:	4622      	mov	r2, r4
 8003882:	4639      	mov	r1, r7
 8003884:	f003 f8ba 	bl	80069fc <strncmp>
 8003888:	2800      	cmp	r0, #0
 800388a:	d032      	beq.n	80038f2 <_strtod_l+0x1d2>
 800388c:	2000      	movs	r0, #0
 800388e:	462b      	mov	r3, r5
 8003890:	465c      	mov	r4, fp
 8003892:	4602      	mov	r2, r0
 8003894:	9004      	str	r0, [sp, #16]
 8003896:	2b65      	cmp	r3, #101	; 0x65
 8003898:	d001      	beq.n	800389e <_strtod_l+0x17e>
 800389a:	2b45      	cmp	r3, #69	; 0x45
 800389c:	d113      	bne.n	80038c6 <_strtod_l+0x1a6>
 800389e:	b91c      	cbnz	r4, 80038a8 <_strtod_l+0x188>
 80038a0:	9b07      	ldr	r3, [sp, #28]
 80038a2:	4303      	orrs	r3, r0
 80038a4:	d099      	beq.n	80037da <_strtod_l+0xba>
 80038a6:	2400      	movs	r4, #0
 80038a8:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 80038aa:	1c73      	adds	r3, r6, #1
 80038ac:	931b      	str	r3, [sp, #108]	; 0x6c
 80038ae:	7873      	ldrb	r3, [r6, #1]
 80038b0:	2b2b      	cmp	r3, #43	; 0x2b
 80038b2:	d078      	beq.n	80039a6 <_strtod_l+0x286>
 80038b4:	2b2d      	cmp	r3, #45	; 0x2d
 80038b6:	d07b      	beq.n	80039b0 <_strtod_l+0x290>
 80038b8:	2700      	movs	r7, #0
 80038ba:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80038be:	2909      	cmp	r1, #9
 80038c0:	f240 8082 	bls.w	80039c8 <_strtod_l+0x2a8>
 80038c4:	961b      	str	r6, [sp, #108]	; 0x6c
 80038c6:	2500      	movs	r5, #0
 80038c8:	e09e      	b.n	8003a08 <_strtod_l+0x2e8>
 80038ca:	2300      	movs	r3, #0
 80038cc:	e7c9      	b.n	8003862 <_strtod_l+0x142>
 80038ce:	f1bb 0f08 	cmp.w	fp, #8
 80038d2:	bfd5      	itete	le
 80038d4:	9906      	ldrle	r1, [sp, #24]
 80038d6:	9905      	ldrgt	r1, [sp, #20]
 80038d8:	fb02 3301 	mlale	r3, r2, r1, r3
 80038dc:	fb02 3301 	mlagt	r3, r2, r1, r3
 80038e0:	f100 0001 	add.w	r0, r0, #1
 80038e4:	bfd4      	ite	le
 80038e6:	9306      	strle	r3, [sp, #24]
 80038e8:	9305      	strgt	r3, [sp, #20]
 80038ea:	f10b 0b01 	add.w	fp, fp, #1
 80038ee:	901b      	str	r0, [sp, #108]	; 0x6c
 80038f0:	e7bf      	b.n	8003872 <_strtod_l+0x152>
 80038f2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80038f4:	191a      	adds	r2, r3, r4
 80038f6:	921b      	str	r2, [sp, #108]	; 0x6c
 80038f8:	5d1b      	ldrb	r3, [r3, r4]
 80038fa:	f1bb 0f00 	cmp.w	fp, #0
 80038fe:	d036      	beq.n	800396e <_strtod_l+0x24e>
 8003900:	465c      	mov	r4, fp
 8003902:	9004      	str	r0, [sp, #16]
 8003904:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8003908:	2a09      	cmp	r2, #9
 800390a:	d912      	bls.n	8003932 <_strtod_l+0x212>
 800390c:	2201      	movs	r2, #1
 800390e:	e7c2      	b.n	8003896 <_strtod_l+0x176>
 8003910:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003912:	3001      	adds	r0, #1
 8003914:	1c5a      	adds	r2, r3, #1
 8003916:	921b      	str	r2, [sp, #108]	; 0x6c
 8003918:	785b      	ldrb	r3, [r3, #1]
 800391a:	2b30      	cmp	r3, #48	; 0x30
 800391c:	d0f8      	beq.n	8003910 <_strtod_l+0x1f0>
 800391e:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8003922:	2a08      	cmp	r2, #8
 8003924:	f200 84dc 	bhi.w	80042e0 <_strtod_l+0xbc0>
 8003928:	9004      	str	r0, [sp, #16]
 800392a:	2000      	movs	r0, #0
 800392c:	4604      	mov	r4, r0
 800392e:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8003930:	9208      	str	r2, [sp, #32]
 8003932:	3b30      	subs	r3, #48	; 0x30
 8003934:	f100 0201 	add.w	r2, r0, #1
 8003938:	d013      	beq.n	8003962 <_strtod_l+0x242>
 800393a:	9904      	ldr	r1, [sp, #16]
 800393c:	1905      	adds	r5, r0, r4
 800393e:	4411      	add	r1, r2
 8003940:	9104      	str	r1, [sp, #16]
 8003942:	4622      	mov	r2, r4
 8003944:	210a      	movs	r1, #10
 8003946:	42aa      	cmp	r2, r5
 8003948:	d113      	bne.n	8003972 <_strtod_l+0x252>
 800394a:	1822      	adds	r2, r4, r0
 800394c:	2a08      	cmp	r2, #8
 800394e:	f104 0401 	add.w	r4, r4, #1
 8003952:	4404      	add	r4, r0
 8003954:	dc1b      	bgt.n	800398e <_strtod_l+0x26e>
 8003956:	220a      	movs	r2, #10
 8003958:	9906      	ldr	r1, [sp, #24]
 800395a:	fb02 3301 	mla	r3, r2, r1, r3
 800395e:	9306      	str	r3, [sp, #24]
 8003960:	2200      	movs	r2, #0
 8003962:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003964:	4610      	mov	r0, r2
 8003966:	1c59      	adds	r1, r3, #1
 8003968:	911b      	str	r1, [sp, #108]	; 0x6c
 800396a:	785b      	ldrb	r3, [r3, #1]
 800396c:	e7ca      	b.n	8003904 <_strtod_l+0x1e4>
 800396e:	4658      	mov	r0, fp
 8003970:	e7d3      	b.n	800391a <_strtod_l+0x1fa>
 8003972:	2a08      	cmp	r2, #8
 8003974:	dc04      	bgt.n	8003980 <_strtod_l+0x260>
 8003976:	9f06      	ldr	r7, [sp, #24]
 8003978:	434f      	muls	r7, r1
 800397a:	9706      	str	r7, [sp, #24]
 800397c:	3201      	adds	r2, #1
 800397e:	e7e2      	b.n	8003946 <_strtod_l+0x226>
 8003980:	1c57      	adds	r7, r2, #1
 8003982:	2f10      	cmp	r7, #16
 8003984:	bfde      	ittt	le
 8003986:	9f05      	ldrle	r7, [sp, #20]
 8003988:	434f      	mulle	r7, r1
 800398a:	9705      	strle	r7, [sp, #20]
 800398c:	e7f6      	b.n	800397c <_strtod_l+0x25c>
 800398e:	2c10      	cmp	r4, #16
 8003990:	bfdf      	itttt	le
 8003992:	220a      	movle	r2, #10
 8003994:	9905      	ldrle	r1, [sp, #20]
 8003996:	fb02 3301 	mlale	r3, r2, r1, r3
 800399a:	9305      	strle	r3, [sp, #20]
 800399c:	e7e0      	b.n	8003960 <_strtod_l+0x240>
 800399e:	2300      	movs	r3, #0
 80039a0:	2201      	movs	r2, #1
 80039a2:	9304      	str	r3, [sp, #16]
 80039a4:	e77c      	b.n	80038a0 <_strtod_l+0x180>
 80039a6:	2700      	movs	r7, #0
 80039a8:	1cb3      	adds	r3, r6, #2
 80039aa:	931b      	str	r3, [sp, #108]	; 0x6c
 80039ac:	78b3      	ldrb	r3, [r6, #2]
 80039ae:	e784      	b.n	80038ba <_strtod_l+0x19a>
 80039b0:	2701      	movs	r7, #1
 80039b2:	e7f9      	b.n	80039a8 <_strtod_l+0x288>
 80039b4:	0800770c 	.word	0x0800770c
 80039b8:	0800741c 	.word	0x0800741c
 80039bc:	7ff00000 	.word	0x7ff00000
 80039c0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80039c2:	1c59      	adds	r1, r3, #1
 80039c4:	911b      	str	r1, [sp, #108]	; 0x6c
 80039c6:	785b      	ldrb	r3, [r3, #1]
 80039c8:	2b30      	cmp	r3, #48	; 0x30
 80039ca:	d0f9      	beq.n	80039c0 <_strtod_l+0x2a0>
 80039cc:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 80039d0:	2908      	cmp	r1, #8
 80039d2:	f63f af78 	bhi.w	80038c6 <_strtod_l+0x1a6>
 80039d6:	f04f 0e0a 	mov.w	lr, #10
 80039da:	f1a3 0c30 	sub.w	ip, r3, #48	; 0x30
 80039de:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80039e0:	9309      	str	r3, [sp, #36]	; 0x24
 80039e2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80039e4:	1c59      	adds	r1, r3, #1
 80039e6:	911b      	str	r1, [sp, #108]	; 0x6c
 80039e8:	785b      	ldrb	r3, [r3, #1]
 80039ea:	f1a3 0530 	sub.w	r5, r3, #48	; 0x30
 80039ee:	2d09      	cmp	r5, #9
 80039f0:	d935      	bls.n	8003a5e <_strtod_l+0x33e>
 80039f2:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80039f4:	1b49      	subs	r1, r1, r5
 80039f6:	2908      	cmp	r1, #8
 80039f8:	f644 651f 	movw	r5, #19999	; 0x4e1f
 80039fc:	dc02      	bgt.n	8003a04 <_strtod_l+0x2e4>
 80039fe:	4565      	cmp	r5, ip
 8003a00:	bfa8      	it	ge
 8003a02:	4665      	movge	r5, ip
 8003a04:	b107      	cbz	r7, 8003a08 <_strtod_l+0x2e8>
 8003a06:	426d      	negs	r5, r5
 8003a08:	2c00      	cmp	r4, #0
 8003a0a:	d14c      	bne.n	8003aa6 <_strtod_l+0x386>
 8003a0c:	9907      	ldr	r1, [sp, #28]
 8003a0e:	4301      	orrs	r1, r0
 8003a10:	f47f aec7 	bne.w	80037a2 <_strtod_l+0x82>
 8003a14:	2a00      	cmp	r2, #0
 8003a16:	f47f aee0 	bne.w	80037da <_strtod_l+0xba>
 8003a1a:	2b69      	cmp	r3, #105	; 0x69
 8003a1c:	d026      	beq.n	8003a6c <_strtod_l+0x34c>
 8003a1e:	dc23      	bgt.n	8003a68 <_strtod_l+0x348>
 8003a20:	2b49      	cmp	r3, #73	; 0x49
 8003a22:	d023      	beq.n	8003a6c <_strtod_l+0x34c>
 8003a24:	2b4e      	cmp	r3, #78	; 0x4e
 8003a26:	f47f aed8 	bne.w	80037da <_strtod_l+0xba>
 8003a2a:	499c      	ldr	r1, [pc, #624]	; (8003c9c <_strtod_l+0x57c>)
 8003a2c:	a81b      	add	r0, sp, #108	; 0x6c
 8003a2e:	f001 fec5 	bl	80057bc <__match>
 8003a32:	2800      	cmp	r0, #0
 8003a34:	f43f aed1 	beq.w	80037da <_strtod_l+0xba>
 8003a38:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003a3a:	781b      	ldrb	r3, [r3, #0]
 8003a3c:	2b28      	cmp	r3, #40	; 0x28
 8003a3e:	d12c      	bne.n	8003a9a <_strtod_l+0x37a>
 8003a40:	4997      	ldr	r1, [pc, #604]	; (8003ca0 <_strtod_l+0x580>)
 8003a42:	aa1e      	add	r2, sp, #120	; 0x78
 8003a44:	a81b      	add	r0, sp, #108	; 0x6c
 8003a46:	f001 fecd 	bl	80057e4 <__hexnan>
 8003a4a:	2805      	cmp	r0, #5
 8003a4c:	d125      	bne.n	8003a9a <_strtod_l+0x37a>
 8003a4e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8003a50:	f8dd 8078 	ldr.w	r8, [sp, #120]	; 0x78
 8003a54:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8003a58:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8003a5c:	e6a1      	b.n	80037a2 <_strtod_l+0x82>
 8003a5e:	fb0e 3c0c 	mla	ip, lr, ip, r3
 8003a62:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 8003a66:	e7bc      	b.n	80039e2 <_strtod_l+0x2c2>
 8003a68:	2b6e      	cmp	r3, #110	; 0x6e
 8003a6a:	e7dc      	b.n	8003a26 <_strtod_l+0x306>
 8003a6c:	498d      	ldr	r1, [pc, #564]	; (8003ca4 <_strtod_l+0x584>)
 8003a6e:	a81b      	add	r0, sp, #108	; 0x6c
 8003a70:	f001 fea4 	bl	80057bc <__match>
 8003a74:	2800      	cmp	r0, #0
 8003a76:	f43f aeb0 	beq.w	80037da <_strtod_l+0xba>
 8003a7a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003a7c:	498a      	ldr	r1, [pc, #552]	; (8003ca8 <_strtod_l+0x588>)
 8003a7e:	3b01      	subs	r3, #1
 8003a80:	a81b      	add	r0, sp, #108	; 0x6c
 8003a82:	931b      	str	r3, [sp, #108]	; 0x6c
 8003a84:	f001 fe9a 	bl	80057bc <__match>
 8003a88:	b910      	cbnz	r0, 8003a90 <_strtod_l+0x370>
 8003a8a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003a8c:	3301      	adds	r3, #1
 8003a8e:	931b      	str	r3, [sp, #108]	; 0x6c
 8003a90:	f04f 0800 	mov.w	r8, #0
 8003a94:	f8df 9220 	ldr.w	r9, [pc, #544]	; 8003cb8 <_strtod_l+0x598>
 8003a98:	e683      	b.n	80037a2 <_strtod_l+0x82>
 8003a9a:	4884      	ldr	r0, [pc, #528]	; (8003cac <_strtod_l+0x58c>)
 8003a9c:	f002 ff98 	bl	80069d0 <nan>
 8003aa0:	4680      	mov	r8, r0
 8003aa2:	4689      	mov	r9, r1
 8003aa4:	e67d      	b.n	80037a2 <_strtod_l+0x82>
 8003aa6:	9b04      	ldr	r3, [sp, #16]
 8003aa8:	f1bb 0f00 	cmp.w	fp, #0
 8003aac:	bf08      	it	eq
 8003aae:	46a3      	moveq	fp, r4
 8003ab0:	1aeb      	subs	r3, r5, r3
 8003ab2:	2c10      	cmp	r4, #16
 8003ab4:	9806      	ldr	r0, [sp, #24]
 8003ab6:	4626      	mov	r6, r4
 8003ab8:	9307      	str	r3, [sp, #28]
 8003aba:	bfa8      	it	ge
 8003abc:	2610      	movge	r6, #16
 8003abe:	f7fc fc91 	bl	80003e4 <__aeabi_ui2d>
 8003ac2:	2c09      	cmp	r4, #9
 8003ac4:	4680      	mov	r8, r0
 8003ac6:	4689      	mov	r9, r1
 8003ac8:	dd13      	ble.n	8003af2 <_strtod_l+0x3d2>
 8003aca:	4b79      	ldr	r3, [pc, #484]	; (8003cb0 <_strtod_l+0x590>)
 8003acc:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8003ad0:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8003ad4:	f7fc fd00 	bl	80004d8 <__aeabi_dmul>
 8003ad8:	4680      	mov	r8, r0
 8003ada:	9805      	ldr	r0, [sp, #20]
 8003adc:	4689      	mov	r9, r1
 8003ade:	f7fc fc81 	bl	80003e4 <__aeabi_ui2d>
 8003ae2:	4602      	mov	r2, r0
 8003ae4:	460b      	mov	r3, r1
 8003ae6:	4640      	mov	r0, r8
 8003ae8:	4649      	mov	r1, r9
 8003aea:	f7fc fb3f 	bl	800016c <__adddf3>
 8003aee:	4680      	mov	r8, r0
 8003af0:	4689      	mov	r9, r1
 8003af2:	2c0f      	cmp	r4, #15
 8003af4:	dc36      	bgt.n	8003b64 <_strtod_l+0x444>
 8003af6:	9b07      	ldr	r3, [sp, #28]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	f43f ae52 	beq.w	80037a2 <_strtod_l+0x82>
 8003afe:	dd22      	ble.n	8003b46 <_strtod_l+0x426>
 8003b00:	2b16      	cmp	r3, #22
 8003b02:	dc09      	bgt.n	8003b18 <_strtod_l+0x3f8>
 8003b04:	4c6a      	ldr	r4, [pc, #424]	; (8003cb0 <_strtod_l+0x590>)
 8003b06:	4642      	mov	r2, r8
 8003b08:	eb04 04c3 	add.w	r4, r4, r3, lsl #3
 8003b0c:	464b      	mov	r3, r9
 8003b0e:	e9d4 0100 	ldrd	r0, r1, [r4]
 8003b12:	f7fc fce1 	bl	80004d8 <__aeabi_dmul>
 8003b16:	e7c3      	b.n	8003aa0 <_strtod_l+0x380>
 8003b18:	9a07      	ldr	r2, [sp, #28]
 8003b1a:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	db20      	blt.n	8003b64 <_strtod_l+0x444>
 8003b22:	4d63      	ldr	r5, [pc, #396]	; (8003cb0 <_strtod_l+0x590>)
 8003b24:	f1c4 040f 	rsb	r4, r4, #15
 8003b28:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8003b2c:	4642      	mov	r2, r8
 8003b2e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003b32:	464b      	mov	r3, r9
 8003b34:	f7fc fcd0 	bl	80004d8 <__aeabi_dmul>
 8003b38:	9b07      	ldr	r3, [sp, #28]
 8003b3a:	1b1c      	subs	r4, r3, r4
 8003b3c:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8003b40:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003b44:	e7e5      	b.n	8003b12 <_strtod_l+0x3f2>
 8003b46:	9b07      	ldr	r3, [sp, #28]
 8003b48:	3316      	adds	r3, #22
 8003b4a:	db0b      	blt.n	8003b64 <_strtod_l+0x444>
 8003b4c:	9b04      	ldr	r3, [sp, #16]
 8003b4e:	4a58      	ldr	r2, [pc, #352]	; (8003cb0 <_strtod_l+0x590>)
 8003b50:	1b5d      	subs	r5, r3, r5
 8003b52:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 8003b56:	4640      	mov	r0, r8
 8003b58:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003b5c:	4649      	mov	r1, r9
 8003b5e:	f7fc fde5 	bl	800072c <__aeabi_ddiv>
 8003b62:	e79d      	b.n	8003aa0 <_strtod_l+0x380>
 8003b64:	9b07      	ldr	r3, [sp, #28]
 8003b66:	1ba6      	subs	r6, r4, r6
 8003b68:	441e      	add	r6, r3
 8003b6a:	2e00      	cmp	r6, #0
 8003b6c:	dd71      	ble.n	8003c52 <_strtod_l+0x532>
 8003b6e:	f016 030f 	ands.w	r3, r6, #15
 8003b72:	d00a      	beq.n	8003b8a <_strtod_l+0x46a>
 8003b74:	494e      	ldr	r1, [pc, #312]	; (8003cb0 <_strtod_l+0x590>)
 8003b76:	4642      	mov	r2, r8
 8003b78:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8003b7c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003b80:	464b      	mov	r3, r9
 8003b82:	f7fc fca9 	bl	80004d8 <__aeabi_dmul>
 8003b86:	4680      	mov	r8, r0
 8003b88:	4689      	mov	r9, r1
 8003b8a:	f036 060f 	bics.w	r6, r6, #15
 8003b8e:	d050      	beq.n	8003c32 <_strtod_l+0x512>
 8003b90:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 8003b94:	dd27      	ble.n	8003be6 <_strtod_l+0x4c6>
 8003b96:	f04f 0b00 	mov.w	fp, #0
 8003b9a:	f8cd b010 	str.w	fp, [sp, #16]
 8003b9e:	f8cd b020 	str.w	fp, [sp, #32]
 8003ba2:	f8cd b018 	str.w	fp, [sp, #24]
 8003ba6:	2322      	movs	r3, #34	; 0x22
 8003ba8:	f04f 0800 	mov.w	r8, #0
 8003bac:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8003cb8 <_strtod_l+0x598>
 8003bb0:	f8ca 3000 	str.w	r3, [sl]
 8003bb4:	9b08      	ldr	r3, [sp, #32]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	f43f adf3 	beq.w	80037a2 <_strtod_l+0x82>
 8003bbc:	4650      	mov	r0, sl
 8003bbe:	991c      	ldr	r1, [sp, #112]	; 0x70
 8003bc0:	f001 ff26 	bl	8005a10 <_Bfree>
 8003bc4:	4650      	mov	r0, sl
 8003bc6:	9906      	ldr	r1, [sp, #24]
 8003bc8:	f001 ff22 	bl	8005a10 <_Bfree>
 8003bcc:	4650      	mov	r0, sl
 8003bce:	9904      	ldr	r1, [sp, #16]
 8003bd0:	f001 ff1e 	bl	8005a10 <_Bfree>
 8003bd4:	4650      	mov	r0, sl
 8003bd6:	9908      	ldr	r1, [sp, #32]
 8003bd8:	f001 ff1a 	bl	8005a10 <_Bfree>
 8003bdc:	4659      	mov	r1, fp
 8003bde:	4650      	mov	r0, sl
 8003be0:	f001 ff16 	bl	8005a10 <_Bfree>
 8003be4:	e5dd      	b.n	80037a2 <_strtod_l+0x82>
 8003be6:	2300      	movs	r3, #0
 8003be8:	4640      	mov	r0, r8
 8003bea:	4649      	mov	r1, r9
 8003bec:	461f      	mov	r7, r3
 8003bee:	1136      	asrs	r6, r6, #4
 8003bf0:	2e01      	cmp	r6, #1
 8003bf2:	dc21      	bgt.n	8003c38 <_strtod_l+0x518>
 8003bf4:	b10b      	cbz	r3, 8003bfa <_strtod_l+0x4da>
 8003bf6:	4680      	mov	r8, r0
 8003bf8:	4689      	mov	r9, r1
 8003bfa:	4b2e      	ldr	r3, [pc, #184]	; (8003cb4 <_strtod_l+0x594>)
 8003bfc:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8003c00:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8003c04:	4642      	mov	r2, r8
 8003c06:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003c0a:	464b      	mov	r3, r9
 8003c0c:	f7fc fc64 	bl	80004d8 <__aeabi_dmul>
 8003c10:	4b29      	ldr	r3, [pc, #164]	; (8003cb8 <_strtod_l+0x598>)
 8003c12:	460a      	mov	r2, r1
 8003c14:	400b      	ands	r3, r1
 8003c16:	4929      	ldr	r1, [pc, #164]	; (8003cbc <_strtod_l+0x59c>)
 8003c18:	4680      	mov	r8, r0
 8003c1a:	428b      	cmp	r3, r1
 8003c1c:	d8bb      	bhi.n	8003b96 <_strtod_l+0x476>
 8003c1e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8003c22:	428b      	cmp	r3, r1
 8003c24:	bf86      	itte	hi
 8003c26:	f04f 38ff 	movhi.w	r8, #4294967295
 8003c2a:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 8003cc0 <_strtod_l+0x5a0>
 8003c2e:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8003c32:	2300      	movs	r3, #0
 8003c34:	9305      	str	r3, [sp, #20]
 8003c36:	e07e      	b.n	8003d36 <_strtod_l+0x616>
 8003c38:	07f2      	lsls	r2, r6, #31
 8003c3a:	d507      	bpl.n	8003c4c <_strtod_l+0x52c>
 8003c3c:	4b1d      	ldr	r3, [pc, #116]	; (8003cb4 <_strtod_l+0x594>)
 8003c3e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8003c42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c46:	f7fc fc47 	bl	80004d8 <__aeabi_dmul>
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	3701      	adds	r7, #1
 8003c4e:	1076      	asrs	r6, r6, #1
 8003c50:	e7ce      	b.n	8003bf0 <_strtod_l+0x4d0>
 8003c52:	d0ee      	beq.n	8003c32 <_strtod_l+0x512>
 8003c54:	4276      	negs	r6, r6
 8003c56:	f016 020f 	ands.w	r2, r6, #15
 8003c5a:	d00a      	beq.n	8003c72 <_strtod_l+0x552>
 8003c5c:	4b14      	ldr	r3, [pc, #80]	; (8003cb0 <_strtod_l+0x590>)
 8003c5e:	4640      	mov	r0, r8
 8003c60:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003c64:	4649      	mov	r1, r9
 8003c66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c6a:	f7fc fd5f 	bl	800072c <__aeabi_ddiv>
 8003c6e:	4680      	mov	r8, r0
 8003c70:	4689      	mov	r9, r1
 8003c72:	1136      	asrs	r6, r6, #4
 8003c74:	d0dd      	beq.n	8003c32 <_strtod_l+0x512>
 8003c76:	2e1f      	cmp	r6, #31
 8003c78:	dd24      	ble.n	8003cc4 <_strtod_l+0x5a4>
 8003c7a:	f04f 0b00 	mov.w	fp, #0
 8003c7e:	f8cd b010 	str.w	fp, [sp, #16]
 8003c82:	f8cd b020 	str.w	fp, [sp, #32]
 8003c86:	f8cd b018 	str.w	fp, [sp, #24]
 8003c8a:	2322      	movs	r3, #34	; 0x22
 8003c8c:	f04f 0800 	mov.w	r8, #0
 8003c90:	f04f 0900 	mov.w	r9, #0
 8003c94:	f8ca 3000 	str.w	r3, [sl]
 8003c98:	e78c      	b.n	8003bb4 <_strtod_l+0x494>
 8003c9a:	bf00      	nop
 8003c9c:	080073ed 	.word	0x080073ed
 8003ca0:	08007430 	.word	0x08007430
 8003ca4:	080073e5 	.word	0x080073e5
 8003ca8:	08007628 	.word	0x08007628
 8003cac:	08007523 	.word	0x08007523
 8003cb0:	080077a8 	.word	0x080077a8
 8003cb4:	08007780 	.word	0x08007780
 8003cb8:	7ff00000 	.word	0x7ff00000
 8003cbc:	7ca00000 	.word	0x7ca00000
 8003cc0:	7fefffff 	.word	0x7fefffff
 8003cc4:	f016 0310 	ands.w	r3, r6, #16
 8003cc8:	bf18      	it	ne
 8003cca:	236a      	movne	r3, #106	; 0x6a
 8003ccc:	4640      	mov	r0, r8
 8003cce:	9305      	str	r3, [sp, #20]
 8003cd0:	4649      	mov	r1, r9
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	4fb2      	ldr	r7, [pc, #712]	; (8003fa0 <_strtod_l+0x880>)
 8003cd6:	07f2      	lsls	r2, r6, #31
 8003cd8:	d504      	bpl.n	8003ce4 <_strtod_l+0x5c4>
 8003cda:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003cde:	f7fc fbfb 	bl	80004d8 <__aeabi_dmul>
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	1076      	asrs	r6, r6, #1
 8003ce6:	f107 0708 	add.w	r7, r7, #8
 8003cea:	d1f4      	bne.n	8003cd6 <_strtod_l+0x5b6>
 8003cec:	b10b      	cbz	r3, 8003cf2 <_strtod_l+0x5d2>
 8003cee:	4680      	mov	r8, r0
 8003cf0:	4689      	mov	r9, r1
 8003cf2:	9b05      	ldr	r3, [sp, #20]
 8003cf4:	b1bb      	cbz	r3, 8003d26 <_strtod_l+0x606>
 8003cf6:	f3c9 530a 	ubfx	r3, r9, #20, #11
 8003cfa:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	4649      	mov	r1, r9
 8003d02:	dd10      	ble.n	8003d26 <_strtod_l+0x606>
 8003d04:	2b1f      	cmp	r3, #31
 8003d06:	f340 812b 	ble.w	8003f60 <_strtod_l+0x840>
 8003d0a:	2b34      	cmp	r3, #52	; 0x34
 8003d0c:	bfd8      	it	le
 8003d0e:	f04f 32ff 	movle.w	r2, #4294967295
 8003d12:	f04f 0800 	mov.w	r8, #0
 8003d16:	bfcf      	iteee	gt
 8003d18:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8003d1c:	3b20      	suble	r3, #32
 8003d1e:	fa02 f303 	lslle.w	r3, r2, r3
 8003d22:	ea03 0901 	andle.w	r9, r3, r1
 8003d26:	2200      	movs	r2, #0
 8003d28:	2300      	movs	r3, #0
 8003d2a:	4640      	mov	r0, r8
 8003d2c:	4649      	mov	r1, r9
 8003d2e:	f7fc fe3b 	bl	80009a8 <__aeabi_dcmpeq>
 8003d32:	2800      	cmp	r0, #0
 8003d34:	d1a1      	bne.n	8003c7a <_strtod_l+0x55a>
 8003d36:	9b06      	ldr	r3, [sp, #24]
 8003d38:	465a      	mov	r2, fp
 8003d3a:	9300      	str	r3, [sp, #0]
 8003d3c:	4650      	mov	r0, sl
 8003d3e:	4623      	mov	r3, r4
 8003d40:	9908      	ldr	r1, [sp, #32]
 8003d42:	f001 fed1 	bl	8005ae8 <__s2b>
 8003d46:	9008      	str	r0, [sp, #32]
 8003d48:	2800      	cmp	r0, #0
 8003d4a:	f43f af24 	beq.w	8003b96 <_strtod_l+0x476>
 8003d4e:	9b04      	ldr	r3, [sp, #16]
 8003d50:	f04f 0b00 	mov.w	fp, #0
 8003d54:	1b5d      	subs	r5, r3, r5
 8003d56:	9b07      	ldr	r3, [sp, #28]
 8003d58:	f8cd b010 	str.w	fp, [sp, #16]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	bfb4      	ite	lt
 8003d60:	462b      	movlt	r3, r5
 8003d62:	2300      	movge	r3, #0
 8003d64:	930e      	str	r3, [sp, #56]	; 0x38
 8003d66:	9b07      	ldr	r3, [sp, #28]
 8003d68:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8003d6c:	9316      	str	r3, [sp, #88]	; 0x58
 8003d6e:	9b08      	ldr	r3, [sp, #32]
 8003d70:	4650      	mov	r0, sl
 8003d72:	6859      	ldr	r1, [r3, #4]
 8003d74:	f001 fe0c 	bl	8005990 <_Balloc>
 8003d78:	9006      	str	r0, [sp, #24]
 8003d7a:	2800      	cmp	r0, #0
 8003d7c:	f43f af13 	beq.w	8003ba6 <_strtod_l+0x486>
 8003d80:	9b08      	ldr	r3, [sp, #32]
 8003d82:	300c      	adds	r0, #12
 8003d84:	691a      	ldr	r2, [r3, #16]
 8003d86:	f103 010c 	add.w	r1, r3, #12
 8003d8a:	3202      	adds	r2, #2
 8003d8c:	0092      	lsls	r2, r2, #2
 8003d8e:	f001 fdf1 	bl	8005974 <memcpy>
 8003d92:	ab1e      	add	r3, sp, #120	; 0x78
 8003d94:	9301      	str	r3, [sp, #4]
 8003d96:	ab1d      	add	r3, sp, #116	; 0x74
 8003d98:	9300      	str	r3, [sp, #0]
 8003d9a:	4642      	mov	r2, r8
 8003d9c:	464b      	mov	r3, r9
 8003d9e:	4650      	mov	r0, sl
 8003da0:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
 8003da4:	f002 f9de 	bl	8006164 <__d2b>
 8003da8:	901c      	str	r0, [sp, #112]	; 0x70
 8003daa:	2800      	cmp	r0, #0
 8003dac:	f43f aefb 	beq.w	8003ba6 <_strtod_l+0x486>
 8003db0:	2101      	movs	r1, #1
 8003db2:	4650      	mov	r0, sl
 8003db4:	f001 ff30 	bl	8005c18 <__i2b>
 8003db8:	4603      	mov	r3, r0
 8003dba:	9004      	str	r0, [sp, #16]
 8003dbc:	2800      	cmp	r0, #0
 8003dbe:	f43f aef2 	beq.w	8003ba6 <_strtod_l+0x486>
 8003dc2:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8003dc4:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8003dc6:	2d00      	cmp	r5, #0
 8003dc8:	bfab      	itete	ge
 8003dca:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8003dcc:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8003dce:	18ee      	addge	r6, r5, r3
 8003dd0:	1b5c      	sublt	r4, r3, r5
 8003dd2:	9b05      	ldr	r3, [sp, #20]
 8003dd4:	bfa8      	it	ge
 8003dd6:	9c16      	ldrge	r4, [sp, #88]	; 0x58
 8003dd8:	eba5 0503 	sub.w	r5, r5, r3
 8003ddc:	4415      	add	r5, r2
 8003dde:	4b71      	ldr	r3, [pc, #452]	; (8003fa4 <_strtod_l+0x884>)
 8003de0:	f105 35ff 	add.w	r5, r5, #4294967295
 8003de4:	bfb8      	it	lt
 8003de6:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8003de8:	429d      	cmp	r5, r3
 8003dea:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8003dee:	f280 80c9 	bge.w	8003f84 <_strtod_l+0x864>
 8003df2:	1b5b      	subs	r3, r3, r5
 8003df4:	2b1f      	cmp	r3, #31
 8003df6:	f04f 0701 	mov.w	r7, #1
 8003dfa:	eba2 0203 	sub.w	r2, r2, r3
 8003dfe:	f300 80b6 	bgt.w	8003f6e <_strtod_l+0x84e>
 8003e02:	2500      	movs	r5, #0
 8003e04:	fa07 f303 	lsl.w	r3, r7, r3
 8003e08:	930f      	str	r3, [sp, #60]	; 0x3c
 8003e0a:	18b7      	adds	r7, r6, r2
 8003e0c:	9b05      	ldr	r3, [sp, #20]
 8003e0e:	42be      	cmp	r6, r7
 8003e10:	4414      	add	r4, r2
 8003e12:	441c      	add	r4, r3
 8003e14:	4633      	mov	r3, r6
 8003e16:	bfa8      	it	ge
 8003e18:	463b      	movge	r3, r7
 8003e1a:	42a3      	cmp	r3, r4
 8003e1c:	bfa8      	it	ge
 8003e1e:	4623      	movge	r3, r4
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	bfc2      	ittt	gt
 8003e24:	1aff      	subgt	r7, r7, r3
 8003e26:	1ae4      	subgt	r4, r4, r3
 8003e28:	1af6      	subgt	r6, r6, r3
 8003e2a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	dd17      	ble.n	8003e60 <_strtod_l+0x740>
 8003e30:	461a      	mov	r2, r3
 8003e32:	4650      	mov	r0, sl
 8003e34:	9904      	ldr	r1, [sp, #16]
 8003e36:	f001 ffa9 	bl	8005d8c <__pow5mult>
 8003e3a:	9004      	str	r0, [sp, #16]
 8003e3c:	2800      	cmp	r0, #0
 8003e3e:	f43f aeb2 	beq.w	8003ba6 <_strtod_l+0x486>
 8003e42:	4601      	mov	r1, r0
 8003e44:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8003e46:	4650      	mov	r0, sl
 8003e48:	f001 fefc 	bl	8005c44 <__multiply>
 8003e4c:	9009      	str	r0, [sp, #36]	; 0x24
 8003e4e:	2800      	cmp	r0, #0
 8003e50:	f43f aea9 	beq.w	8003ba6 <_strtod_l+0x486>
 8003e54:	4650      	mov	r0, sl
 8003e56:	991c      	ldr	r1, [sp, #112]	; 0x70
 8003e58:	f001 fdda 	bl	8005a10 <_Bfree>
 8003e5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003e5e:	931c      	str	r3, [sp, #112]	; 0x70
 8003e60:	2f00      	cmp	r7, #0
 8003e62:	f300 8093 	bgt.w	8003f8c <_strtod_l+0x86c>
 8003e66:	9b07      	ldr	r3, [sp, #28]
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	dd08      	ble.n	8003e7e <_strtod_l+0x75e>
 8003e6c:	4650      	mov	r0, sl
 8003e6e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8003e70:	9906      	ldr	r1, [sp, #24]
 8003e72:	f001 ff8b 	bl	8005d8c <__pow5mult>
 8003e76:	9006      	str	r0, [sp, #24]
 8003e78:	2800      	cmp	r0, #0
 8003e7a:	f43f ae94 	beq.w	8003ba6 <_strtod_l+0x486>
 8003e7e:	2c00      	cmp	r4, #0
 8003e80:	dd08      	ble.n	8003e94 <_strtod_l+0x774>
 8003e82:	4622      	mov	r2, r4
 8003e84:	4650      	mov	r0, sl
 8003e86:	9906      	ldr	r1, [sp, #24]
 8003e88:	f001 ffda 	bl	8005e40 <__lshift>
 8003e8c:	9006      	str	r0, [sp, #24]
 8003e8e:	2800      	cmp	r0, #0
 8003e90:	f43f ae89 	beq.w	8003ba6 <_strtod_l+0x486>
 8003e94:	2e00      	cmp	r6, #0
 8003e96:	dd08      	ble.n	8003eaa <_strtod_l+0x78a>
 8003e98:	4632      	mov	r2, r6
 8003e9a:	4650      	mov	r0, sl
 8003e9c:	9904      	ldr	r1, [sp, #16]
 8003e9e:	f001 ffcf 	bl	8005e40 <__lshift>
 8003ea2:	9004      	str	r0, [sp, #16]
 8003ea4:	2800      	cmp	r0, #0
 8003ea6:	f43f ae7e 	beq.w	8003ba6 <_strtod_l+0x486>
 8003eaa:	4650      	mov	r0, sl
 8003eac:	9a06      	ldr	r2, [sp, #24]
 8003eae:	991c      	ldr	r1, [sp, #112]	; 0x70
 8003eb0:	f002 f84e 	bl	8005f50 <__mdiff>
 8003eb4:	4683      	mov	fp, r0
 8003eb6:	2800      	cmp	r0, #0
 8003eb8:	f43f ae75 	beq.w	8003ba6 <_strtod_l+0x486>
 8003ebc:	2400      	movs	r4, #0
 8003ebe:	68c3      	ldr	r3, [r0, #12]
 8003ec0:	9904      	ldr	r1, [sp, #16]
 8003ec2:	60c4      	str	r4, [r0, #12]
 8003ec4:	930d      	str	r3, [sp, #52]	; 0x34
 8003ec6:	f002 f827 	bl	8005f18 <__mcmp>
 8003eca:	42a0      	cmp	r0, r4
 8003ecc:	da70      	bge.n	8003fb0 <_strtod_l+0x890>
 8003ece:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003ed0:	ea53 0308 	orrs.w	r3, r3, r8
 8003ed4:	f040 8096 	bne.w	8004004 <_strtod_l+0x8e4>
 8003ed8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	f040 8091 	bne.w	8004004 <_strtod_l+0x8e4>
 8003ee2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003ee6:	0d1b      	lsrs	r3, r3, #20
 8003ee8:	051b      	lsls	r3, r3, #20
 8003eea:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8003eee:	f240 8089 	bls.w	8004004 <_strtod_l+0x8e4>
 8003ef2:	f8db 3014 	ldr.w	r3, [fp, #20]
 8003ef6:	b923      	cbnz	r3, 8003f02 <_strtod_l+0x7e2>
 8003ef8:	f8db 3010 	ldr.w	r3, [fp, #16]
 8003efc:	2b01      	cmp	r3, #1
 8003efe:	f340 8081 	ble.w	8004004 <_strtod_l+0x8e4>
 8003f02:	4659      	mov	r1, fp
 8003f04:	2201      	movs	r2, #1
 8003f06:	4650      	mov	r0, sl
 8003f08:	f001 ff9a 	bl	8005e40 <__lshift>
 8003f0c:	9904      	ldr	r1, [sp, #16]
 8003f0e:	4683      	mov	fp, r0
 8003f10:	f002 f802 	bl	8005f18 <__mcmp>
 8003f14:	2800      	cmp	r0, #0
 8003f16:	dd75      	ble.n	8004004 <_strtod_l+0x8e4>
 8003f18:	9905      	ldr	r1, [sp, #20]
 8003f1a:	464b      	mov	r3, r9
 8003f1c:	4a22      	ldr	r2, [pc, #136]	; (8003fa8 <_strtod_l+0x888>)
 8003f1e:	2900      	cmp	r1, #0
 8003f20:	f000 8091 	beq.w	8004046 <_strtod_l+0x926>
 8003f24:	ea02 0109 	and.w	r1, r2, r9
 8003f28:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8003f2c:	f300 808b 	bgt.w	8004046 <_strtod_l+0x926>
 8003f30:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8003f34:	f77f aea9 	ble.w	8003c8a <_strtod_l+0x56a>
 8003f38:	2300      	movs	r3, #0
 8003f3a:	4a1c      	ldr	r2, [pc, #112]	; (8003fac <_strtod_l+0x88c>)
 8003f3c:	4640      	mov	r0, r8
 8003f3e:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8003f42:	4649      	mov	r1, r9
 8003f44:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8003f48:	f7fc fac6 	bl	80004d8 <__aeabi_dmul>
 8003f4c:	460b      	mov	r3, r1
 8003f4e:	4303      	orrs	r3, r0
 8003f50:	bf08      	it	eq
 8003f52:	2322      	moveq	r3, #34	; 0x22
 8003f54:	4680      	mov	r8, r0
 8003f56:	4689      	mov	r9, r1
 8003f58:	bf08      	it	eq
 8003f5a:	f8ca 3000 	streq.w	r3, [sl]
 8003f5e:	e62d      	b.n	8003bbc <_strtod_l+0x49c>
 8003f60:	f04f 32ff 	mov.w	r2, #4294967295
 8003f64:	fa02 f303 	lsl.w	r3, r2, r3
 8003f68:	ea03 0808 	and.w	r8, r3, r8
 8003f6c:	e6db      	b.n	8003d26 <_strtod_l+0x606>
 8003f6e:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 8003f72:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 8003f76:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 8003f7a:	35e2      	adds	r5, #226	; 0xe2
 8003f7c:	fa07 f505 	lsl.w	r5, r7, r5
 8003f80:	970f      	str	r7, [sp, #60]	; 0x3c
 8003f82:	e742      	b.n	8003e0a <_strtod_l+0x6ea>
 8003f84:	2301      	movs	r3, #1
 8003f86:	2500      	movs	r5, #0
 8003f88:	930f      	str	r3, [sp, #60]	; 0x3c
 8003f8a:	e73e      	b.n	8003e0a <_strtod_l+0x6ea>
 8003f8c:	463a      	mov	r2, r7
 8003f8e:	4650      	mov	r0, sl
 8003f90:	991c      	ldr	r1, [sp, #112]	; 0x70
 8003f92:	f001 ff55 	bl	8005e40 <__lshift>
 8003f96:	901c      	str	r0, [sp, #112]	; 0x70
 8003f98:	2800      	cmp	r0, #0
 8003f9a:	f47f af64 	bne.w	8003e66 <_strtod_l+0x746>
 8003f9e:	e602      	b.n	8003ba6 <_strtod_l+0x486>
 8003fa0:	08007448 	.word	0x08007448
 8003fa4:	fffffc02 	.word	0xfffffc02
 8003fa8:	7ff00000 	.word	0x7ff00000
 8003fac:	39500000 	.word	0x39500000
 8003fb0:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8003fb4:	d166      	bne.n	8004084 <_strtod_l+0x964>
 8003fb6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8003fb8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8003fbc:	b35a      	cbz	r2, 8004016 <_strtod_l+0x8f6>
 8003fbe:	4a9c      	ldr	r2, [pc, #624]	; (8004230 <_strtod_l+0xb10>)
 8003fc0:	4293      	cmp	r3, r2
 8003fc2:	d12c      	bne.n	800401e <_strtod_l+0x8fe>
 8003fc4:	9b05      	ldr	r3, [sp, #20]
 8003fc6:	4640      	mov	r0, r8
 8003fc8:	b303      	cbz	r3, 800400c <_strtod_l+0x8ec>
 8003fca:	464b      	mov	r3, r9
 8003fcc:	4a99      	ldr	r2, [pc, #612]	; (8004234 <_strtod_l+0xb14>)
 8003fce:	f04f 31ff 	mov.w	r1, #4294967295
 8003fd2:	401a      	ands	r2, r3
 8003fd4:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8003fd8:	d81b      	bhi.n	8004012 <_strtod_l+0x8f2>
 8003fda:	0d12      	lsrs	r2, r2, #20
 8003fdc:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8003fe0:	fa01 f303 	lsl.w	r3, r1, r3
 8003fe4:	4298      	cmp	r0, r3
 8003fe6:	d11a      	bne.n	800401e <_strtod_l+0x8fe>
 8003fe8:	4b93      	ldr	r3, [pc, #588]	; (8004238 <_strtod_l+0xb18>)
 8003fea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003fec:	429a      	cmp	r2, r3
 8003fee:	d102      	bne.n	8003ff6 <_strtod_l+0x8d6>
 8003ff0:	3001      	adds	r0, #1
 8003ff2:	f43f add8 	beq.w	8003ba6 <_strtod_l+0x486>
 8003ff6:	f04f 0800 	mov.w	r8, #0
 8003ffa:	4b8e      	ldr	r3, [pc, #568]	; (8004234 <_strtod_l+0xb14>)
 8003ffc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003ffe:	401a      	ands	r2, r3
 8004000:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 8004004:	9b05      	ldr	r3, [sp, #20]
 8004006:	2b00      	cmp	r3, #0
 8004008:	d196      	bne.n	8003f38 <_strtod_l+0x818>
 800400a:	e5d7      	b.n	8003bbc <_strtod_l+0x49c>
 800400c:	f04f 33ff 	mov.w	r3, #4294967295
 8004010:	e7e8      	b.n	8003fe4 <_strtod_l+0x8c4>
 8004012:	460b      	mov	r3, r1
 8004014:	e7e6      	b.n	8003fe4 <_strtod_l+0x8c4>
 8004016:	ea53 0308 	orrs.w	r3, r3, r8
 800401a:	f43f af7d 	beq.w	8003f18 <_strtod_l+0x7f8>
 800401e:	b1e5      	cbz	r5, 800405a <_strtod_l+0x93a>
 8004020:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004022:	421d      	tst	r5, r3
 8004024:	d0ee      	beq.n	8004004 <_strtod_l+0x8e4>
 8004026:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004028:	4640      	mov	r0, r8
 800402a:	4649      	mov	r1, r9
 800402c:	9a05      	ldr	r2, [sp, #20]
 800402e:	b1c3      	cbz	r3, 8004062 <_strtod_l+0x942>
 8004030:	f7ff fb53 	bl	80036da <sulp>
 8004034:	4602      	mov	r2, r0
 8004036:	460b      	mov	r3, r1
 8004038:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800403c:	f7fc f896 	bl	800016c <__adddf3>
 8004040:	4680      	mov	r8, r0
 8004042:	4689      	mov	r9, r1
 8004044:	e7de      	b.n	8004004 <_strtod_l+0x8e4>
 8004046:	4013      	ands	r3, r2
 8004048:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800404c:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8004050:	f04f 38ff 	mov.w	r8, #4294967295
 8004054:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8004058:	e7d4      	b.n	8004004 <_strtod_l+0x8e4>
 800405a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800405c:	ea13 0f08 	tst.w	r3, r8
 8004060:	e7e0      	b.n	8004024 <_strtod_l+0x904>
 8004062:	f7ff fb3a 	bl	80036da <sulp>
 8004066:	4602      	mov	r2, r0
 8004068:	460b      	mov	r3, r1
 800406a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800406e:	f7fc f87b 	bl	8000168 <__aeabi_dsub>
 8004072:	2200      	movs	r2, #0
 8004074:	2300      	movs	r3, #0
 8004076:	4680      	mov	r8, r0
 8004078:	4689      	mov	r9, r1
 800407a:	f7fc fc95 	bl	80009a8 <__aeabi_dcmpeq>
 800407e:	2800      	cmp	r0, #0
 8004080:	d0c0      	beq.n	8004004 <_strtod_l+0x8e4>
 8004082:	e602      	b.n	8003c8a <_strtod_l+0x56a>
 8004084:	4658      	mov	r0, fp
 8004086:	9904      	ldr	r1, [sp, #16]
 8004088:	f002 f8c8 	bl	800621c <__ratio>
 800408c:	2200      	movs	r2, #0
 800408e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004092:	4606      	mov	r6, r0
 8004094:	460f      	mov	r7, r1
 8004096:	f7fc fc9b 	bl	80009d0 <__aeabi_dcmple>
 800409a:	2800      	cmp	r0, #0
 800409c:	d075      	beq.n	800418a <_strtod_l+0xa6a>
 800409e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d047      	beq.n	8004134 <_strtod_l+0xa14>
 80040a4:	2600      	movs	r6, #0
 80040a6:	4f65      	ldr	r7, [pc, #404]	; (800423c <_strtod_l+0xb1c>)
 80040a8:	4d64      	ldr	r5, [pc, #400]	; (800423c <_strtod_l+0xb1c>)
 80040aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80040ac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80040b0:	0d1b      	lsrs	r3, r3, #20
 80040b2:	051b      	lsls	r3, r3, #20
 80040b4:	930f      	str	r3, [sp, #60]	; 0x3c
 80040b6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80040b8:	4b61      	ldr	r3, [pc, #388]	; (8004240 <_strtod_l+0xb20>)
 80040ba:	429a      	cmp	r2, r3
 80040bc:	f040 80c8 	bne.w	8004250 <_strtod_l+0xb30>
 80040c0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80040c4:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 80040c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80040ca:	4640      	mov	r0, r8
 80040cc:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 80040d0:	4649      	mov	r1, r9
 80040d2:	f001 ffcd 	bl	8006070 <__ulp>
 80040d6:	4602      	mov	r2, r0
 80040d8:	460b      	mov	r3, r1
 80040da:	4630      	mov	r0, r6
 80040dc:	4639      	mov	r1, r7
 80040de:	f7fc f9fb 	bl	80004d8 <__aeabi_dmul>
 80040e2:	4642      	mov	r2, r8
 80040e4:	464b      	mov	r3, r9
 80040e6:	f7fc f841 	bl	800016c <__adddf3>
 80040ea:	460b      	mov	r3, r1
 80040ec:	4951      	ldr	r1, [pc, #324]	; (8004234 <_strtod_l+0xb14>)
 80040ee:	4a55      	ldr	r2, [pc, #340]	; (8004244 <_strtod_l+0xb24>)
 80040f0:	4019      	ands	r1, r3
 80040f2:	4291      	cmp	r1, r2
 80040f4:	4680      	mov	r8, r0
 80040f6:	d95e      	bls.n	80041b6 <_strtod_l+0xa96>
 80040f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80040fa:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80040fe:	4293      	cmp	r3, r2
 8004100:	d103      	bne.n	800410a <_strtod_l+0x9ea>
 8004102:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004104:	3301      	adds	r3, #1
 8004106:	f43f ad4e 	beq.w	8003ba6 <_strtod_l+0x486>
 800410a:	f04f 38ff 	mov.w	r8, #4294967295
 800410e:	f8df 9128 	ldr.w	r9, [pc, #296]	; 8004238 <_strtod_l+0xb18>
 8004112:	4650      	mov	r0, sl
 8004114:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004116:	f001 fc7b 	bl	8005a10 <_Bfree>
 800411a:	4650      	mov	r0, sl
 800411c:	9906      	ldr	r1, [sp, #24]
 800411e:	f001 fc77 	bl	8005a10 <_Bfree>
 8004122:	4650      	mov	r0, sl
 8004124:	9904      	ldr	r1, [sp, #16]
 8004126:	f001 fc73 	bl	8005a10 <_Bfree>
 800412a:	4659      	mov	r1, fp
 800412c:	4650      	mov	r0, sl
 800412e:	f001 fc6f 	bl	8005a10 <_Bfree>
 8004132:	e61c      	b.n	8003d6e <_strtod_l+0x64e>
 8004134:	f1b8 0f00 	cmp.w	r8, #0
 8004138:	d119      	bne.n	800416e <_strtod_l+0xa4e>
 800413a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800413c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004140:	b9e3      	cbnz	r3, 800417c <_strtod_l+0xa5c>
 8004142:	2200      	movs	r2, #0
 8004144:	4630      	mov	r0, r6
 8004146:	4639      	mov	r1, r7
 8004148:	4b3c      	ldr	r3, [pc, #240]	; (800423c <_strtod_l+0xb1c>)
 800414a:	f7fc fc37 	bl	80009bc <__aeabi_dcmplt>
 800414e:	b9c8      	cbnz	r0, 8004184 <_strtod_l+0xa64>
 8004150:	2200      	movs	r2, #0
 8004152:	4630      	mov	r0, r6
 8004154:	4639      	mov	r1, r7
 8004156:	4b3c      	ldr	r3, [pc, #240]	; (8004248 <_strtod_l+0xb28>)
 8004158:	f7fc f9be 	bl	80004d8 <__aeabi_dmul>
 800415c:	4604      	mov	r4, r0
 800415e:	460d      	mov	r5, r1
 8004160:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8004164:	9418      	str	r4, [sp, #96]	; 0x60
 8004166:	9319      	str	r3, [sp, #100]	; 0x64
 8004168:	e9dd 6718 	ldrd	r6, r7, [sp, #96]	; 0x60
 800416c:	e79d      	b.n	80040aa <_strtod_l+0x98a>
 800416e:	f1b8 0f01 	cmp.w	r8, #1
 8004172:	d103      	bne.n	800417c <_strtod_l+0xa5c>
 8004174:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004176:	2b00      	cmp	r3, #0
 8004178:	f43f ad87 	beq.w	8003c8a <_strtod_l+0x56a>
 800417c:	2600      	movs	r6, #0
 800417e:	2400      	movs	r4, #0
 8004180:	4f32      	ldr	r7, [pc, #200]	; (800424c <_strtod_l+0xb2c>)
 8004182:	e791      	b.n	80040a8 <_strtod_l+0x988>
 8004184:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8004186:	4d30      	ldr	r5, [pc, #192]	; (8004248 <_strtod_l+0xb28>)
 8004188:	e7ea      	b.n	8004160 <_strtod_l+0xa40>
 800418a:	4b2f      	ldr	r3, [pc, #188]	; (8004248 <_strtod_l+0xb28>)
 800418c:	2200      	movs	r2, #0
 800418e:	4630      	mov	r0, r6
 8004190:	4639      	mov	r1, r7
 8004192:	f7fc f9a1 	bl	80004d8 <__aeabi_dmul>
 8004196:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004198:	4604      	mov	r4, r0
 800419a:	460d      	mov	r5, r1
 800419c:	b933      	cbnz	r3, 80041ac <_strtod_l+0xa8c>
 800419e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80041a2:	9010      	str	r0, [sp, #64]	; 0x40
 80041a4:	9311      	str	r3, [sp, #68]	; 0x44
 80041a6:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80041aa:	e77e      	b.n	80040aa <_strtod_l+0x98a>
 80041ac:	4602      	mov	r2, r0
 80041ae:	460b      	mov	r3, r1
 80041b0:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80041b4:	e7f7      	b.n	80041a6 <_strtod_l+0xa86>
 80041b6:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 80041ba:	9b05      	ldr	r3, [sp, #20]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d1a8      	bne.n	8004112 <_strtod_l+0x9f2>
 80041c0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80041c4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80041c6:	0d1b      	lsrs	r3, r3, #20
 80041c8:	051b      	lsls	r3, r3, #20
 80041ca:	429a      	cmp	r2, r3
 80041cc:	d1a1      	bne.n	8004112 <_strtod_l+0x9f2>
 80041ce:	4620      	mov	r0, r4
 80041d0:	4629      	mov	r1, r5
 80041d2:	f7fc fcc9 	bl	8000b68 <__aeabi_d2lz>
 80041d6:	f7fc f951 	bl	800047c <__aeabi_l2d>
 80041da:	4602      	mov	r2, r0
 80041dc:	460b      	mov	r3, r1
 80041de:	4620      	mov	r0, r4
 80041e0:	4629      	mov	r1, r5
 80041e2:	f7fb ffc1 	bl	8000168 <__aeabi_dsub>
 80041e6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80041e8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80041ec:	ea43 0308 	orr.w	r3, r3, r8
 80041f0:	4313      	orrs	r3, r2
 80041f2:	4604      	mov	r4, r0
 80041f4:	460d      	mov	r5, r1
 80041f6:	d066      	beq.n	80042c6 <_strtod_l+0xba6>
 80041f8:	a309      	add	r3, pc, #36	; (adr r3, 8004220 <_strtod_l+0xb00>)
 80041fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041fe:	f7fc fbdd 	bl	80009bc <__aeabi_dcmplt>
 8004202:	2800      	cmp	r0, #0
 8004204:	f47f acda 	bne.w	8003bbc <_strtod_l+0x49c>
 8004208:	a307      	add	r3, pc, #28	; (adr r3, 8004228 <_strtod_l+0xb08>)
 800420a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800420e:	4620      	mov	r0, r4
 8004210:	4629      	mov	r1, r5
 8004212:	f7fc fbf1 	bl	80009f8 <__aeabi_dcmpgt>
 8004216:	2800      	cmp	r0, #0
 8004218:	f43f af7b 	beq.w	8004112 <_strtod_l+0x9f2>
 800421c:	e4ce      	b.n	8003bbc <_strtod_l+0x49c>
 800421e:	bf00      	nop
 8004220:	94a03595 	.word	0x94a03595
 8004224:	3fdfffff 	.word	0x3fdfffff
 8004228:	35afe535 	.word	0x35afe535
 800422c:	3fe00000 	.word	0x3fe00000
 8004230:	000fffff 	.word	0x000fffff
 8004234:	7ff00000 	.word	0x7ff00000
 8004238:	7fefffff 	.word	0x7fefffff
 800423c:	3ff00000 	.word	0x3ff00000
 8004240:	7fe00000 	.word	0x7fe00000
 8004244:	7c9fffff 	.word	0x7c9fffff
 8004248:	3fe00000 	.word	0x3fe00000
 800424c:	bff00000 	.word	0xbff00000
 8004250:	9b05      	ldr	r3, [sp, #20]
 8004252:	b313      	cbz	r3, 800429a <_strtod_l+0xb7a>
 8004254:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004256:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800425a:	d81e      	bhi.n	800429a <_strtod_l+0xb7a>
 800425c:	a326      	add	r3, pc, #152	; (adr r3, 80042f8 <_strtod_l+0xbd8>)
 800425e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004262:	4620      	mov	r0, r4
 8004264:	4629      	mov	r1, r5
 8004266:	f7fc fbb3 	bl	80009d0 <__aeabi_dcmple>
 800426a:	b190      	cbz	r0, 8004292 <_strtod_l+0xb72>
 800426c:	4629      	mov	r1, r5
 800426e:	4620      	mov	r0, r4
 8004270:	f7fc fc0a 	bl	8000a88 <__aeabi_d2uiz>
 8004274:	2801      	cmp	r0, #1
 8004276:	bf38      	it	cc
 8004278:	2001      	movcc	r0, #1
 800427a:	f7fc f8b3 	bl	80003e4 <__aeabi_ui2d>
 800427e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004280:	4604      	mov	r4, r0
 8004282:	460d      	mov	r5, r1
 8004284:	b9d3      	cbnz	r3, 80042bc <_strtod_l+0xb9c>
 8004286:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800428a:	9012      	str	r0, [sp, #72]	; 0x48
 800428c:	9313      	str	r3, [sp, #76]	; 0x4c
 800428e:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8004292:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004294:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8004298:	1a9f      	subs	r7, r3, r2
 800429a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800429e:	f001 fee7 	bl	8006070 <__ulp>
 80042a2:	4602      	mov	r2, r0
 80042a4:	460b      	mov	r3, r1
 80042a6:	4630      	mov	r0, r6
 80042a8:	4639      	mov	r1, r7
 80042aa:	f7fc f915 	bl	80004d8 <__aeabi_dmul>
 80042ae:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80042b2:	f7fb ff5b 	bl	800016c <__adddf3>
 80042b6:	4680      	mov	r8, r0
 80042b8:	4689      	mov	r9, r1
 80042ba:	e77e      	b.n	80041ba <_strtod_l+0xa9a>
 80042bc:	4602      	mov	r2, r0
 80042be:	460b      	mov	r3, r1
 80042c0:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 80042c4:	e7e3      	b.n	800428e <_strtod_l+0xb6e>
 80042c6:	a30e      	add	r3, pc, #56	; (adr r3, 8004300 <_strtod_l+0xbe0>)
 80042c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042cc:	f7fc fb76 	bl	80009bc <__aeabi_dcmplt>
 80042d0:	e7a1      	b.n	8004216 <_strtod_l+0xaf6>
 80042d2:	2300      	movs	r3, #0
 80042d4:	930c      	str	r3, [sp, #48]	; 0x30
 80042d6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80042d8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80042da:	6013      	str	r3, [r2, #0]
 80042dc:	f7ff ba65 	b.w	80037aa <_strtod_l+0x8a>
 80042e0:	2b65      	cmp	r3, #101	; 0x65
 80042e2:	f43f ab5c 	beq.w	800399e <_strtod_l+0x27e>
 80042e6:	2b45      	cmp	r3, #69	; 0x45
 80042e8:	f43f ab59 	beq.w	800399e <_strtod_l+0x27e>
 80042ec:	2201      	movs	r2, #1
 80042ee:	f7ff bb8d 	b.w	8003a0c <_strtod_l+0x2ec>
 80042f2:	bf00      	nop
 80042f4:	f3af 8000 	nop.w
 80042f8:	ffc00000 	.word	0xffc00000
 80042fc:	41dfffff 	.word	0x41dfffff
 8004300:	94a03595 	.word	0x94a03595
 8004304:	3fcfffff 	.word	0x3fcfffff

08004308 <_strtod_r>:
 8004308:	4b01      	ldr	r3, [pc, #4]	; (8004310 <_strtod_r+0x8>)
 800430a:	f7ff ba09 	b.w	8003720 <_strtod_l>
 800430e:	bf00      	nop
 8004310:	20000074 	.word	0x20000074

08004314 <strtod>:
 8004314:	460a      	mov	r2, r1
 8004316:	4601      	mov	r1, r0
 8004318:	4802      	ldr	r0, [pc, #8]	; (8004324 <strtod+0x10>)
 800431a:	4b03      	ldr	r3, [pc, #12]	; (8004328 <strtod+0x14>)
 800431c:	6800      	ldr	r0, [r0, #0]
 800431e:	f7ff b9ff 	b.w	8003720 <_strtod_l>
 8004322:	bf00      	nop
 8004324:	2000000c 	.word	0x2000000c
 8004328:	20000074 	.word	0x20000074

0800432c <strtok>:
 800432c:	4b16      	ldr	r3, [pc, #88]	; (8004388 <strtok+0x5c>)
 800432e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004332:	681f      	ldr	r7, [r3, #0]
 8004334:	4605      	mov	r5, r0
 8004336:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 8004338:	460e      	mov	r6, r1
 800433a:	b9ec      	cbnz	r4, 8004378 <strtok+0x4c>
 800433c:	2050      	movs	r0, #80	; 0x50
 800433e:	f001 faf1 	bl	8005924 <malloc>
 8004342:	4602      	mov	r2, r0
 8004344:	65b8      	str	r0, [r7, #88]	; 0x58
 8004346:	b920      	cbnz	r0, 8004352 <strtok+0x26>
 8004348:	2157      	movs	r1, #87	; 0x57
 800434a:	4b10      	ldr	r3, [pc, #64]	; (800438c <strtok+0x60>)
 800434c:	4810      	ldr	r0, [pc, #64]	; (8004390 <strtok+0x64>)
 800434e:	f000 f8d1 	bl	80044f4 <__assert_func>
 8004352:	e9c0 4400 	strd	r4, r4, [r0]
 8004356:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800435a:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800435e:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8004362:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8004366:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800436a:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800436e:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8004372:	6184      	str	r4, [r0, #24]
 8004374:	7704      	strb	r4, [r0, #28]
 8004376:	6244      	str	r4, [r0, #36]	; 0x24
 8004378:	4631      	mov	r1, r6
 800437a:	4628      	mov	r0, r5
 800437c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800437e:	2301      	movs	r3, #1
 8004380:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004384:	f000 b806 	b.w	8004394 <__strtok_r>
 8004388:	2000000c 	.word	0x2000000c
 800438c:	08007470 	.word	0x08007470
 8004390:	08007487 	.word	0x08007487

08004394 <__strtok_r>:
 8004394:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004396:	b908      	cbnz	r0, 800439c <__strtok_r+0x8>
 8004398:	6810      	ldr	r0, [r2, #0]
 800439a:	b188      	cbz	r0, 80043c0 <__strtok_r+0x2c>
 800439c:	4604      	mov	r4, r0
 800439e:	460f      	mov	r7, r1
 80043a0:	4620      	mov	r0, r4
 80043a2:	f814 5b01 	ldrb.w	r5, [r4], #1
 80043a6:	f817 6b01 	ldrb.w	r6, [r7], #1
 80043aa:	b91e      	cbnz	r6, 80043b4 <__strtok_r+0x20>
 80043ac:	b965      	cbnz	r5, 80043c8 <__strtok_r+0x34>
 80043ae:	4628      	mov	r0, r5
 80043b0:	6015      	str	r5, [r2, #0]
 80043b2:	e005      	b.n	80043c0 <__strtok_r+0x2c>
 80043b4:	42b5      	cmp	r5, r6
 80043b6:	d1f6      	bne.n	80043a6 <__strtok_r+0x12>
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d1f0      	bne.n	800439e <__strtok_r+0xa>
 80043bc:	6014      	str	r4, [r2, #0]
 80043be:	7003      	strb	r3, [r0, #0]
 80043c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80043c2:	461c      	mov	r4, r3
 80043c4:	e00c      	b.n	80043e0 <__strtok_r+0x4c>
 80043c6:	b915      	cbnz	r5, 80043ce <__strtok_r+0x3a>
 80043c8:	460e      	mov	r6, r1
 80043ca:	f814 3b01 	ldrb.w	r3, [r4], #1
 80043ce:	f816 5b01 	ldrb.w	r5, [r6], #1
 80043d2:	42ab      	cmp	r3, r5
 80043d4:	d1f7      	bne.n	80043c6 <__strtok_r+0x32>
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d0f3      	beq.n	80043c2 <__strtok_r+0x2e>
 80043da:	2300      	movs	r3, #0
 80043dc:	f804 3c01 	strb.w	r3, [r4, #-1]
 80043e0:	6014      	str	r4, [r2, #0]
 80043e2:	e7ed      	b.n	80043c0 <__strtok_r+0x2c>

080043e4 <_strtol_l.isra.0>:
 80043e4:	2b01      	cmp	r3, #1
 80043e6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80043ea:	4686      	mov	lr, r0
 80043ec:	d001      	beq.n	80043f2 <_strtol_l.isra.0+0xe>
 80043ee:	2b24      	cmp	r3, #36	; 0x24
 80043f0:	d906      	bls.n	8004400 <_strtol_l.isra.0+0x1c>
 80043f2:	f7fe fa93 	bl	800291c <__errno>
 80043f6:	2316      	movs	r3, #22
 80043f8:	6003      	str	r3, [r0, #0]
 80043fa:	2000      	movs	r0, #0
 80043fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004400:	468c      	mov	ip, r1
 8004402:	4e3a      	ldr	r6, [pc, #232]	; (80044ec <_strtol_l.isra.0+0x108>)
 8004404:	4660      	mov	r0, ip
 8004406:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800440a:	5da5      	ldrb	r5, [r4, r6]
 800440c:	f015 0508 	ands.w	r5, r5, #8
 8004410:	d1f8      	bne.n	8004404 <_strtol_l.isra.0+0x20>
 8004412:	2c2d      	cmp	r4, #45	; 0x2d
 8004414:	d133      	bne.n	800447e <_strtol_l.isra.0+0x9a>
 8004416:	f04f 0801 	mov.w	r8, #1
 800441a:	f89c 4000 	ldrb.w	r4, [ip]
 800441e:	f100 0c02 	add.w	ip, r0, #2
 8004422:	2b00      	cmp	r3, #0
 8004424:	d05d      	beq.n	80044e2 <_strtol_l.isra.0+0xfe>
 8004426:	2b10      	cmp	r3, #16
 8004428:	d10c      	bne.n	8004444 <_strtol_l.isra.0+0x60>
 800442a:	2c30      	cmp	r4, #48	; 0x30
 800442c:	d10a      	bne.n	8004444 <_strtol_l.isra.0+0x60>
 800442e:	f89c 0000 	ldrb.w	r0, [ip]
 8004432:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8004436:	2858      	cmp	r0, #88	; 0x58
 8004438:	d14e      	bne.n	80044d8 <_strtol_l.isra.0+0xf4>
 800443a:	2310      	movs	r3, #16
 800443c:	f89c 4001 	ldrb.w	r4, [ip, #1]
 8004440:	f10c 0c02 	add.w	ip, ip, #2
 8004444:	2500      	movs	r5, #0
 8004446:	f108 4700 	add.w	r7, r8, #2147483648	; 0x80000000
 800444a:	3f01      	subs	r7, #1
 800444c:	fbb7 f9f3 	udiv	r9, r7, r3
 8004450:	4628      	mov	r0, r5
 8004452:	fb03 7a19 	mls	sl, r3, r9, r7
 8004456:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 800445a:	2e09      	cmp	r6, #9
 800445c:	d818      	bhi.n	8004490 <_strtol_l.isra.0+0xac>
 800445e:	4634      	mov	r4, r6
 8004460:	42a3      	cmp	r3, r4
 8004462:	dd24      	ble.n	80044ae <_strtol_l.isra.0+0xca>
 8004464:	2d00      	cmp	r5, #0
 8004466:	db1f      	blt.n	80044a8 <_strtol_l.isra.0+0xc4>
 8004468:	4581      	cmp	r9, r0
 800446a:	d31d      	bcc.n	80044a8 <_strtol_l.isra.0+0xc4>
 800446c:	d101      	bne.n	8004472 <_strtol_l.isra.0+0x8e>
 800446e:	45a2      	cmp	sl, r4
 8004470:	db1a      	blt.n	80044a8 <_strtol_l.isra.0+0xc4>
 8004472:	2501      	movs	r5, #1
 8004474:	fb00 4003 	mla	r0, r0, r3, r4
 8004478:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800447c:	e7eb      	b.n	8004456 <_strtol_l.isra.0+0x72>
 800447e:	2c2b      	cmp	r4, #43	; 0x2b
 8004480:	bf08      	it	eq
 8004482:	f89c 4000 	ldrbeq.w	r4, [ip]
 8004486:	46a8      	mov	r8, r5
 8004488:	bf08      	it	eq
 800448a:	f100 0c02 	addeq.w	ip, r0, #2
 800448e:	e7c8      	b.n	8004422 <_strtol_l.isra.0+0x3e>
 8004490:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 8004494:	2e19      	cmp	r6, #25
 8004496:	d801      	bhi.n	800449c <_strtol_l.isra.0+0xb8>
 8004498:	3c37      	subs	r4, #55	; 0x37
 800449a:	e7e1      	b.n	8004460 <_strtol_l.isra.0+0x7c>
 800449c:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 80044a0:	2e19      	cmp	r6, #25
 80044a2:	d804      	bhi.n	80044ae <_strtol_l.isra.0+0xca>
 80044a4:	3c57      	subs	r4, #87	; 0x57
 80044a6:	e7db      	b.n	8004460 <_strtol_l.isra.0+0x7c>
 80044a8:	f04f 35ff 	mov.w	r5, #4294967295
 80044ac:	e7e4      	b.n	8004478 <_strtol_l.isra.0+0x94>
 80044ae:	2d00      	cmp	r5, #0
 80044b0:	da08      	bge.n	80044c4 <_strtol_l.isra.0+0xe0>
 80044b2:	2322      	movs	r3, #34	; 0x22
 80044b4:	4638      	mov	r0, r7
 80044b6:	f8ce 3000 	str.w	r3, [lr]
 80044ba:	2a00      	cmp	r2, #0
 80044bc:	d09e      	beq.n	80043fc <_strtol_l.isra.0+0x18>
 80044be:	f10c 31ff 	add.w	r1, ip, #4294967295
 80044c2:	e007      	b.n	80044d4 <_strtol_l.isra.0+0xf0>
 80044c4:	f1b8 0f00 	cmp.w	r8, #0
 80044c8:	d000      	beq.n	80044cc <_strtol_l.isra.0+0xe8>
 80044ca:	4240      	negs	r0, r0
 80044cc:	2a00      	cmp	r2, #0
 80044ce:	d095      	beq.n	80043fc <_strtol_l.isra.0+0x18>
 80044d0:	2d00      	cmp	r5, #0
 80044d2:	d1f4      	bne.n	80044be <_strtol_l.isra.0+0xda>
 80044d4:	6011      	str	r1, [r2, #0]
 80044d6:	e791      	b.n	80043fc <_strtol_l.isra.0+0x18>
 80044d8:	2430      	movs	r4, #48	; 0x30
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d1b2      	bne.n	8004444 <_strtol_l.isra.0+0x60>
 80044de:	2308      	movs	r3, #8
 80044e0:	e7b0      	b.n	8004444 <_strtol_l.isra.0+0x60>
 80044e2:	2c30      	cmp	r4, #48	; 0x30
 80044e4:	d0a3      	beq.n	800442e <_strtol_l.isra.0+0x4a>
 80044e6:	230a      	movs	r3, #10
 80044e8:	e7ac      	b.n	8004444 <_strtol_l.isra.0+0x60>
 80044ea:	bf00      	nop
 80044ec:	08007525 	.word	0x08007525

080044f0 <_strtol_r>:
 80044f0:	f7ff bf78 	b.w	80043e4 <_strtol_l.isra.0>

080044f4 <__assert_func>:
 80044f4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80044f6:	4614      	mov	r4, r2
 80044f8:	461a      	mov	r2, r3
 80044fa:	4b09      	ldr	r3, [pc, #36]	; (8004520 <__assert_func+0x2c>)
 80044fc:	4605      	mov	r5, r0
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	68d8      	ldr	r0, [r3, #12]
 8004502:	b14c      	cbz	r4, 8004518 <__assert_func+0x24>
 8004504:	4b07      	ldr	r3, [pc, #28]	; (8004524 <__assert_func+0x30>)
 8004506:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800450a:	9100      	str	r1, [sp, #0]
 800450c:	462b      	mov	r3, r5
 800450e:	4906      	ldr	r1, [pc, #24]	; (8004528 <__assert_func+0x34>)
 8004510:	f000 fe8c 	bl	800522c <fiprintf>
 8004514:	f002 fb52 	bl	8006bbc <abort>
 8004518:	4b04      	ldr	r3, [pc, #16]	; (800452c <__assert_func+0x38>)
 800451a:	461c      	mov	r4, r3
 800451c:	e7f3      	b.n	8004506 <__assert_func+0x12>
 800451e:	bf00      	nop
 8004520:	2000000c 	.word	0x2000000c
 8004524:	080074e8 	.word	0x080074e8
 8004528:	080074f5 	.word	0x080074f5
 800452c:	08007523 	.word	0x08007523

08004530 <quorem>:
 8004530:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004534:	6903      	ldr	r3, [r0, #16]
 8004536:	690c      	ldr	r4, [r1, #16]
 8004538:	4607      	mov	r7, r0
 800453a:	42a3      	cmp	r3, r4
 800453c:	f2c0 8083 	blt.w	8004646 <quorem+0x116>
 8004540:	3c01      	subs	r4, #1
 8004542:	f100 0514 	add.w	r5, r0, #20
 8004546:	f101 0814 	add.w	r8, r1, #20
 800454a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800454e:	9301      	str	r3, [sp, #4]
 8004550:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004554:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004558:	3301      	adds	r3, #1
 800455a:	429a      	cmp	r2, r3
 800455c:	fbb2 f6f3 	udiv	r6, r2, r3
 8004560:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004564:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004568:	d332      	bcc.n	80045d0 <quorem+0xa0>
 800456a:	f04f 0e00 	mov.w	lr, #0
 800456e:	4640      	mov	r0, r8
 8004570:	46ac      	mov	ip, r5
 8004572:	46f2      	mov	sl, lr
 8004574:	f850 2b04 	ldr.w	r2, [r0], #4
 8004578:	b293      	uxth	r3, r2
 800457a:	fb06 e303 	mla	r3, r6, r3, lr
 800457e:	0c12      	lsrs	r2, r2, #16
 8004580:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8004584:	fb06 e202 	mla	r2, r6, r2, lr
 8004588:	b29b      	uxth	r3, r3
 800458a:	ebaa 0303 	sub.w	r3, sl, r3
 800458e:	f8dc a000 	ldr.w	sl, [ip]
 8004592:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004596:	fa1f fa8a 	uxth.w	sl, sl
 800459a:	4453      	add	r3, sl
 800459c:	fa1f fa82 	uxth.w	sl, r2
 80045a0:	f8dc 2000 	ldr.w	r2, [ip]
 80045a4:	4581      	cmp	r9, r0
 80045a6:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80045aa:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80045ae:	b29b      	uxth	r3, r3
 80045b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80045b4:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80045b8:	f84c 3b04 	str.w	r3, [ip], #4
 80045bc:	d2da      	bcs.n	8004574 <quorem+0x44>
 80045be:	f855 300b 	ldr.w	r3, [r5, fp]
 80045c2:	b92b      	cbnz	r3, 80045d0 <quorem+0xa0>
 80045c4:	9b01      	ldr	r3, [sp, #4]
 80045c6:	3b04      	subs	r3, #4
 80045c8:	429d      	cmp	r5, r3
 80045ca:	461a      	mov	r2, r3
 80045cc:	d32f      	bcc.n	800462e <quorem+0xfe>
 80045ce:	613c      	str	r4, [r7, #16]
 80045d0:	4638      	mov	r0, r7
 80045d2:	f001 fca1 	bl	8005f18 <__mcmp>
 80045d6:	2800      	cmp	r0, #0
 80045d8:	db25      	blt.n	8004626 <quorem+0xf6>
 80045da:	4628      	mov	r0, r5
 80045dc:	f04f 0c00 	mov.w	ip, #0
 80045e0:	3601      	adds	r6, #1
 80045e2:	f858 1b04 	ldr.w	r1, [r8], #4
 80045e6:	f8d0 e000 	ldr.w	lr, [r0]
 80045ea:	b28b      	uxth	r3, r1
 80045ec:	ebac 0303 	sub.w	r3, ip, r3
 80045f0:	fa1f f28e 	uxth.w	r2, lr
 80045f4:	4413      	add	r3, r2
 80045f6:	0c0a      	lsrs	r2, r1, #16
 80045f8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80045fc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004600:	b29b      	uxth	r3, r3
 8004602:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004606:	45c1      	cmp	r9, r8
 8004608:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800460c:	f840 3b04 	str.w	r3, [r0], #4
 8004610:	d2e7      	bcs.n	80045e2 <quorem+0xb2>
 8004612:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004616:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800461a:	b922      	cbnz	r2, 8004626 <quorem+0xf6>
 800461c:	3b04      	subs	r3, #4
 800461e:	429d      	cmp	r5, r3
 8004620:	461a      	mov	r2, r3
 8004622:	d30a      	bcc.n	800463a <quorem+0x10a>
 8004624:	613c      	str	r4, [r7, #16]
 8004626:	4630      	mov	r0, r6
 8004628:	b003      	add	sp, #12
 800462a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800462e:	6812      	ldr	r2, [r2, #0]
 8004630:	3b04      	subs	r3, #4
 8004632:	2a00      	cmp	r2, #0
 8004634:	d1cb      	bne.n	80045ce <quorem+0x9e>
 8004636:	3c01      	subs	r4, #1
 8004638:	e7c6      	b.n	80045c8 <quorem+0x98>
 800463a:	6812      	ldr	r2, [r2, #0]
 800463c:	3b04      	subs	r3, #4
 800463e:	2a00      	cmp	r2, #0
 8004640:	d1f0      	bne.n	8004624 <quorem+0xf4>
 8004642:	3c01      	subs	r4, #1
 8004644:	e7eb      	b.n	800461e <quorem+0xee>
 8004646:	2000      	movs	r0, #0
 8004648:	e7ee      	b.n	8004628 <quorem+0xf8>
 800464a:	0000      	movs	r0, r0
 800464c:	0000      	movs	r0, r0
	...

08004650 <_dtoa_r>:
 8004650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004654:	4616      	mov	r6, r2
 8004656:	461f      	mov	r7, r3
 8004658:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800465a:	b099      	sub	sp, #100	; 0x64
 800465c:	4605      	mov	r5, r0
 800465e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8004662:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8004666:	b974      	cbnz	r4, 8004686 <_dtoa_r+0x36>
 8004668:	2010      	movs	r0, #16
 800466a:	f001 f95b 	bl	8005924 <malloc>
 800466e:	4602      	mov	r2, r0
 8004670:	6268      	str	r0, [r5, #36]	; 0x24
 8004672:	b920      	cbnz	r0, 800467e <_dtoa_r+0x2e>
 8004674:	21ea      	movs	r1, #234	; 0xea
 8004676:	4bae      	ldr	r3, [pc, #696]	; (8004930 <_dtoa_r+0x2e0>)
 8004678:	48ae      	ldr	r0, [pc, #696]	; (8004934 <_dtoa_r+0x2e4>)
 800467a:	f7ff ff3b 	bl	80044f4 <__assert_func>
 800467e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004682:	6004      	str	r4, [r0, #0]
 8004684:	60c4      	str	r4, [r0, #12]
 8004686:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004688:	6819      	ldr	r1, [r3, #0]
 800468a:	b151      	cbz	r1, 80046a2 <_dtoa_r+0x52>
 800468c:	685a      	ldr	r2, [r3, #4]
 800468e:	2301      	movs	r3, #1
 8004690:	4093      	lsls	r3, r2
 8004692:	604a      	str	r2, [r1, #4]
 8004694:	608b      	str	r3, [r1, #8]
 8004696:	4628      	mov	r0, r5
 8004698:	f001 f9ba 	bl	8005a10 <_Bfree>
 800469c:	2200      	movs	r2, #0
 800469e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80046a0:	601a      	str	r2, [r3, #0]
 80046a2:	1e3b      	subs	r3, r7, #0
 80046a4:	bfaf      	iteee	ge
 80046a6:	2300      	movge	r3, #0
 80046a8:	2201      	movlt	r2, #1
 80046aa:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80046ae:	9305      	strlt	r3, [sp, #20]
 80046b0:	bfa8      	it	ge
 80046b2:	f8c8 3000 	strge.w	r3, [r8]
 80046b6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80046ba:	4b9f      	ldr	r3, [pc, #636]	; (8004938 <_dtoa_r+0x2e8>)
 80046bc:	bfb8      	it	lt
 80046be:	f8c8 2000 	strlt.w	r2, [r8]
 80046c2:	ea33 0309 	bics.w	r3, r3, r9
 80046c6:	d119      	bne.n	80046fc <_dtoa_r+0xac>
 80046c8:	f242 730f 	movw	r3, #9999	; 0x270f
 80046cc:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80046ce:	6013      	str	r3, [r2, #0]
 80046d0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80046d4:	4333      	orrs	r3, r6
 80046d6:	f000 8580 	beq.w	80051da <_dtoa_r+0xb8a>
 80046da:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80046dc:	b953      	cbnz	r3, 80046f4 <_dtoa_r+0xa4>
 80046de:	4b97      	ldr	r3, [pc, #604]	; (800493c <_dtoa_r+0x2ec>)
 80046e0:	e022      	b.n	8004728 <_dtoa_r+0xd8>
 80046e2:	4b97      	ldr	r3, [pc, #604]	; (8004940 <_dtoa_r+0x2f0>)
 80046e4:	9308      	str	r3, [sp, #32]
 80046e6:	3308      	adds	r3, #8
 80046e8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80046ea:	6013      	str	r3, [r2, #0]
 80046ec:	9808      	ldr	r0, [sp, #32]
 80046ee:	b019      	add	sp, #100	; 0x64
 80046f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80046f4:	4b91      	ldr	r3, [pc, #580]	; (800493c <_dtoa_r+0x2ec>)
 80046f6:	9308      	str	r3, [sp, #32]
 80046f8:	3303      	adds	r3, #3
 80046fa:	e7f5      	b.n	80046e8 <_dtoa_r+0x98>
 80046fc:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8004700:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8004704:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004708:	2200      	movs	r2, #0
 800470a:	2300      	movs	r3, #0
 800470c:	f7fc f94c 	bl	80009a8 <__aeabi_dcmpeq>
 8004710:	4680      	mov	r8, r0
 8004712:	b158      	cbz	r0, 800472c <_dtoa_r+0xdc>
 8004714:	2301      	movs	r3, #1
 8004716:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8004718:	6013      	str	r3, [r2, #0]
 800471a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800471c:	2b00      	cmp	r3, #0
 800471e:	f000 8559 	beq.w	80051d4 <_dtoa_r+0xb84>
 8004722:	4888      	ldr	r0, [pc, #544]	; (8004944 <_dtoa_r+0x2f4>)
 8004724:	6018      	str	r0, [r3, #0]
 8004726:	1e43      	subs	r3, r0, #1
 8004728:	9308      	str	r3, [sp, #32]
 800472a:	e7df      	b.n	80046ec <_dtoa_r+0x9c>
 800472c:	ab16      	add	r3, sp, #88	; 0x58
 800472e:	9301      	str	r3, [sp, #4]
 8004730:	ab17      	add	r3, sp, #92	; 0x5c
 8004732:	9300      	str	r3, [sp, #0]
 8004734:	4628      	mov	r0, r5
 8004736:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800473a:	f001 fd13 	bl	8006164 <__d2b>
 800473e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8004742:	4682      	mov	sl, r0
 8004744:	2c00      	cmp	r4, #0
 8004746:	d07e      	beq.n	8004846 <_dtoa_r+0x1f6>
 8004748:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800474c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800474e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8004752:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004756:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800475a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800475e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8004762:	2200      	movs	r2, #0
 8004764:	4b78      	ldr	r3, [pc, #480]	; (8004948 <_dtoa_r+0x2f8>)
 8004766:	f7fb fcff 	bl	8000168 <__aeabi_dsub>
 800476a:	a36b      	add	r3, pc, #428	; (adr r3, 8004918 <_dtoa_r+0x2c8>)
 800476c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004770:	f7fb feb2 	bl	80004d8 <__aeabi_dmul>
 8004774:	a36a      	add	r3, pc, #424	; (adr r3, 8004920 <_dtoa_r+0x2d0>)
 8004776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800477a:	f7fb fcf7 	bl	800016c <__adddf3>
 800477e:	4606      	mov	r6, r0
 8004780:	4620      	mov	r0, r4
 8004782:	460f      	mov	r7, r1
 8004784:	f7fb fe3e 	bl	8000404 <__aeabi_i2d>
 8004788:	a367      	add	r3, pc, #412	; (adr r3, 8004928 <_dtoa_r+0x2d8>)
 800478a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800478e:	f7fb fea3 	bl	80004d8 <__aeabi_dmul>
 8004792:	4602      	mov	r2, r0
 8004794:	460b      	mov	r3, r1
 8004796:	4630      	mov	r0, r6
 8004798:	4639      	mov	r1, r7
 800479a:	f7fb fce7 	bl	800016c <__adddf3>
 800479e:	4606      	mov	r6, r0
 80047a0:	460f      	mov	r7, r1
 80047a2:	f7fc f949 	bl	8000a38 <__aeabi_d2iz>
 80047a6:	2200      	movs	r2, #0
 80047a8:	4681      	mov	r9, r0
 80047aa:	2300      	movs	r3, #0
 80047ac:	4630      	mov	r0, r6
 80047ae:	4639      	mov	r1, r7
 80047b0:	f7fc f904 	bl	80009bc <__aeabi_dcmplt>
 80047b4:	b148      	cbz	r0, 80047ca <_dtoa_r+0x17a>
 80047b6:	4648      	mov	r0, r9
 80047b8:	f7fb fe24 	bl	8000404 <__aeabi_i2d>
 80047bc:	4632      	mov	r2, r6
 80047be:	463b      	mov	r3, r7
 80047c0:	f7fc f8f2 	bl	80009a8 <__aeabi_dcmpeq>
 80047c4:	b908      	cbnz	r0, 80047ca <_dtoa_r+0x17a>
 80047c6:	f109 39ff 	add.w	r9, r9, #4294967295
 80047ca:	f1b9 0f16 	cmp.w	r9, #22
 80047ce:	d857      	bhi.n	8004880 <_dtoa_r+0x230>
 80047d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80047d4:	4b5d      	ldr	r3, [pc, #372]	; (800494c <_dtoa_r+0x2fc>)
 80047d6:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 80047da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047de:	f7fc f8ed 	bl	80009bc <__aeabi_dcmplt>
 80047e2:	2800      	cmp	r0, #0
 80047e4:	d04e      	beq.n	8004884 <_dtoa_r+0x234>
 80047e6:	2300      	movs	r3, #0
 80047e8:	f109 39ff 	add.w	r9, r9, #4294967295
 80047ec:	930f      	str	r3, [sp, #60]	; 0x3c
 80047ee:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80047f0:	1b1c      	subs	r4, r3, r4
 80047f2:	1e63      	subs	r3, r4, #1
 80047f4:	9309      	str	r3, [sp, #36]	; 0x24
 80047f6:	bf49      	itett	mi
 80047f8:	f1c4 0301 	rsbmi	r3, r4, #1
 80047fc:	2300      	movpl	r3, #0
 80047fe:	9306      	strmi	r3, [sp, #24]
 8004800:	2300      	movmi	r3, #0
 8004802:	bf54      	ite	pl
 8004804:	9306      	strpl	r3, [sp, #24]
 8004806:	9309      	strmi	r3, [sp, #36]	; 0x24
 8004808:	f1b9 0f00 	cmp.w	r9, #0
 800480c:	db3c      	blt.n	8004888 <_dtoa_r+0x238>
 800480e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004810:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8004814:	444b      	add	r3, r9
 8004816:	9309      	str	r3, [sp, #36]	; 0x24
 8004818:	2300      	movs	r3, #0
 800481a:	930a      	str	r3, [sp, #40]	; 0x28
 800481c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800481e:	2b09      	cmp	r3, #9
 8004820:	d86c      	bhi.n	80048fc <_dtoa_r+0x2ac>
 8004822:	2b05      	cmp	r3, #5
 8004824:	bfc4      	itt	gt
 8004826:	3b04      	subgt	r3, #4
 8004828:	9322      	strgt	r3, [sp, #136]	; 0x88
 800482a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800482c:	bfc8      	it	gt
 800482e:	2400      	movgt	r4, #0
 8004830:	f1a3 0302 	sub.w	r3, r3, #2
 8004834:	bfd8      	it	le
 8004836:	2401      	movle	r4, #1
 8004838:	2b03      	cmp	r3, #3
 800483a:	f200 808b 	bhi.w	8004954 <_dtoa_r+0x304>
 800483e:	e8df f003 	tbb	[pc, r3]
 8004842:	4f2d      	.short	0x4f2d
 8004844:	5b4d      	.short	0x5b4d
 8004846:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800484a:	441c      	add	r4, r3
 800484c:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8004850:	2b20      	cmp	r3, #32
 8004852:	bfc3      	ittte	gt
 8004854:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004858:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800485c:	fa09 f303 	lslgt.w	r3, r9, r3
 8004860:	f1c3 0320 	rsble	r3, r3, #32
 8004864:	bfc6      	itte	gt
 8004866:	fa26 f000 	lsrgt.w	r0, r6, r0
 800486a:	4318      	orrgt	r0, r3
 800486c:	fa06 f003 	lslle.w	r0, r6, r3
 8004870:	f7fb fdb8 	bl	80003e4 <__aeabi_ui2d>
 8004874:	2301      	movs	r3, #1
 8004876:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800487a:	3c01      	subs	r4, #1
 800487c:	9313      	str	r3, [sp, #76]	; 0x4c
 800487e:	e770      	b.n	8004762 <_dtoa_r+0x112>
 8004880:	2301      	movs	r3, #1
 8004882:	e7b3      	b.n	80047ec <_dtoa_r+0x19c>
 8004884:	900f      	str	r0, [sp, #60]	; 0x3c
 8004886:	e7b2      	b.n	80047ee <_dtoa_r+0x19e>
 8004888:	9b06      	ldr	r3, [sp, #24]
 800488a:	eba3 0309 	sub.w	r3, r3, r9
 800488e:	9306      	str	r3, [sp, #24]
 8004890:	f1c9 0300 	rsb	r3, r9, #0
 8004894:	930a      	str	r3, [sp, #40]	; 0x28
 8004896:	2300      	movs	r3, #0
 8004898:	930e      	str	r3, [sp, #56]	; 0x38
 800489a:	e7bf      	b.n	800481c <_dtoa_r+0x1cc>
 800489c:	2300      	movs	r3, #0
 800489e:	930b      	str	r3, [sp, #44]	; 0x2c
 80048a0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	dc59      	bgt.n	800495a <_dtoa_r+0x30a>
 80048a6:	f04f 0b01 	mov.w	fp, #1
 80048aa:	465b      	mov	r3, fp
 80048ac:	f8cd b008 	str.w	fp, [sp, #8]
 80048b0:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 80048b4:	2200      	movs	r2, #0
 80048b6:	6a68      	ldr	r0, [r5, #36]	; 0x24
 80048b8:	6042      	str	r2, [r0, #4]
 80048ba:	2204      	movs	r2, #4
 80048bc:	f102 0614 	add.w	r6, r2, #20
 80048c0:	429e      	cmp	r6, r3
 80048c2:	6841      	ldr	r1, [r0, #4]
 80048c4:	d94f      	bls.n	8004966 <_dtoa_r+0x316>
 80048c6:	4628      	mov	r0, r5
 80048c8:	f001 f862 	bl	8005990 <_Balloc>
 80048cc:	9008      	str	r0, [sp, #32]
 80048ce:	2800      	cmp	r0, #0
 80048d0:	d14d      	bne.n	800496e <_dtoa_r+0x31e>
 80048d2:	4602      	mov	r2, r0
 80048d4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80048d8:	4b1d      	ldr	r3, [pc, #116]	; (8004950 <_dtoa_r+0x300>)
 80048da:	e6cd      	b.n	8004678 <_dtoa_r+0x28>
 80048dc:	2301      	movs	r3, #1
 80048de:	e7de      	b.n	800489e <_dtoa_r+0x24e>
 80048e0:	2300      	movs	r3, #0
 80048e2:	930b      	str	r3, [sp, #44]	; 0x2c
 80048e4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80048e6:	eb09 0b03 	add.w	fp, r9, r3
 80048ea:	f10b 0301 	add.w	r3, fp, #1
 80048ee:	2b01      	cmp	r3, #1
 80048f0:	9302      	str	r3, [sp, #8]
 80048f2:	bfb8      	it	lt
 80048f4:	2301      	movlt	r3, #1
 80048f6:	e7dd      	b.n	80048b4 <_dtoa_r+0x264>
 80048f8:	2301      	movs	r3, #1
 80048fa:	e7f2      	b.n	80048e2 <_dtoa_r+0x292>
 80048fc:	2401      	movs	r4, #1
 80048fe:	2300      	movs	r3, #0
 8004900:	940b      	str	r4, [sp, #44]	; 0x2c
 8004902:	9322      	str	r3, [sp, #136]	; 0x88
 8004904:	f04f 3bff 	mov.w	fp, #4294967295
 8004908:	2200      	movs	r2, #0
 800490a:	2312      	movs	r3, #18
 800490c:	f8cd b008 	str.w	fp, [sp, #8]
 8004910:	9223      	str	r2, [sp, #140]	; 0x8c
 8004912:	e7cf      	b.n	80048b4 <_dtoa_r+0x264>
 8004914:	f3af 8000 	nop.w
 8004918:	636f4361 	.word	0x636f4361
 800491c:	3fd287a7 	.word	0x3fd287a7
 8004920:	8b60c8b3 	.word	0x8b60c8b3
 8004924:	3fc68a28 	.word	0x3fc68a28
 8004928:	509f79fb 	.word	0x509f79fb
 800492c:	3fd34413 	.word	0x3fd34413
 8004930:	08007470 	.word	0x08007470
 8004934:	08007632 	.word	0x08007632
 8004938:	7ff00000 	.word	0x7ff00000
 800493c:	0800762e 	.word	0x0800762e
 8004940:	08007625 	.word	0x08007625
 8004944:	080073f1 	.word	0x080073f1
 8004948:	3ff80000 	.word	0x3ff80000
 800494c:	080077a8 	.word	0x080077a8
 8004950:	08007691 	.word	0x08007691
 8004954:	2301      	movs	r3, #1
 8004956:	930b      	str	r3, [sp, #44]	; 0x2c
 8004958:	e7d4      	b.n	8004904 <_dtoa_r+0x2b4>
 800495a:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 800495e:	465b      	mov	r3, fp
 8004960:	f8cd b008 	str.w	fp, [sp, #8]
 8004964:	e7a6      	b.n	80048b4 <_dtoa_r+0x264>
 8004966:	3101      	adds	r1, #1
 8004968:	6041      	str	r1, [r0, #4]
 800496a:	0052      	lsls	r2, r2, #1
 800496c:	e7a6      	b.n	80048bc <_dtoa_r+0x26c>
 800496e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004970:	9a08      	ldr	r2, [sp, #32]
 8004972:	601a      	str	r2, [r3, #0]
 8004974:	9b02      	ldr	r3, [sp, #8]
 8004976:	2b0e      	cmp	r3, #14
 8004978:	f200 80a8 	bhi.w	8004acc <_dtoa_r+0x47c>
 800497c:	2c00      	cmp	r4, #0
 800497e:	f000 80a5 	beq.w	8004acc <_dtoa_r+0x47c>
 8004982:	f1b9 0f00 	cmp.w	r9, #0
 8004986:	dd34      	ble.n	80049f2 <_dtoa_r+0x3a2>
 8004988:	4a9a      	ldr	r2, [pc, #616]	; (8004bf4 <_dtoa_r+0x5a4>)
 800498a:	f009 030f 	and.w	r3, r9, #15
 800498e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004992:	f419 7f80 	tst.w	r9, #256	; 0x100
 8004996:	e9d3 3400 	ldrd	r3, r4, [r3]
 800499a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800499e:	ea4f 1429 	mov.w	r4, r9, asr #4
 80049a2:	d016      	beq.n	80049d2 <_dtoa_r+0x382>
 80049a4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80049a8:	4b93      	ldr	r3, [pc, #588]	; (8004bf8 <_dtoa_r+0x5a8>)
 80049aa:	2703      	movs	r7, #3
 80049ac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80049b0:	f7fb febc 	bl	800072c <__aeabi_ddiv>
 80049b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80049b8:	f004 040f 	and.w	r4, r4, #15
 80049bc:	4e8e      	ldr	r6, [pc, #568]	; (8004bf8 <_dtoa_r+0x5a8>)
 80049be:	b954      	cbnz	r4, 80049d6 <_dtoa_r+0x386>
 80049c0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80049c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80049c8:	f7fb feb0 	bl	800072c <__aeabi_ddiv>
 80049cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80049d0:	e029      	b.n	8004a26 <_dtoa_r+0x3d6>
 80049d2:	2702      	movs	r7, #2
 80049d4:	e7f2      	b.n	80049bc <_dtoa_r+0x36c>
 80049d6:	07e1      	lsls	r1, r4, #31
 80049d8:	d508      	bpl.n	80049ec <_dtoa_r+0x39c>
 80049da:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80049de:	e9d6 2300 	ldrd	r2, r3, [r6]
 80049e2:	f7fb fd79 	bl	80004d8 <__aeabi_dmul>
 80049e6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80049ea:	3701      	adds	r7, #1
 80049ec:	1064      	asrs	r4, r4, #1
 80049ee:	3608      	adds	r6, #8
 80049f0:	e7e5      	b.n	80049be <_dtoa_r+0x36e>
 80049f2:	f000 80a5 	beq.w	8004b40 <_dtoa_r+0x4f0>
 80049f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80049fa:	f1c9 0400 	rsb	r4, r9, #0
 80049fe:	4b7d      	ldr	r3, [pc, #500]	; (8004bf4 <_dtoa_r+0x5a4>)
 8004a00:	f004 020f 	and.w	r2, r4, #15
 8004a04:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004a08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a0c:	f7fb fd64 	bl	80004d8 <__aeabi_dmul>
 8004a10:	2702      	movs	r7, #2
 8004a12:	2300      	movs	r3, #0
 8004a14:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004a18:	4e77      	ldr	r6, [pc, #476]	; (8004bf8 <_dtoa_r+0x5a8>)
 8004a1a:	1124      	asrs	r4, r4, #4
 8004a1c:	2c00      	cmp	r4, #0
 8004a1e:	f040 8084 	bne.w	8004b2a <_dtoa_r+0x4da>
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d1d2      	bne.n	80049cc <_dtoa_r+0x37c>
 8004a26:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	f000 808b 	beq.w	8004b44 <_dtoa_r+0x4f4>
 8004a2e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8004a32:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8004a36:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	4b6f      	ldr	r3, [pc, #444]	; (8004bfc <_dtoa_r+0x5ac>)
 8004a3e:	f7fb ffbd 	bl	80009bc <__aeabi_dcmplt>
 8004a42:	2800      	cmp	r0, #0
 8004a44:	d07e      	beq.n	8004b44 <_dtoa_r+0x4f4>
 8004a46:	9b02      	ldr	r3, [sp, #8]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d07b      	beq.n	8004b44 <_dtoa_r+0x4f4>
 8004a4c:	f1bb 0f00 	cmp.w	fp, #0
 8004a50:	dd38      	ble.n	8004ac4 <_dtoa_r+0x474>
 8004a52:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004a56:	2200      	movs	r2, #0
 8004a58:	4b69      	ldr	r3, [pc, #420]	; (8004c00 <_dtoa_r+0x5b0>)
 8004a5a:	f7fb fd3d 	bl	80004d8 <__aeabi_dmul>
 8004a5e:	465c      	mov	r4, fp
 8004a60:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004a64:	f109 38ff 	add.w	r8, r9, #4294967295
 8004a68:	3701      	adds	r7, #1
 8004a6a:	4638      	mov	r0, r7
 8004a6c:	f7fb fcca 	bl	8000404 <__aeabi_i2d>
 8004a70:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004a74:	f7fb fd30 	bl	80004d8 <__aeabi_dmul>
 8004a78:	2200      	movs	r2, #0
 8004a7a:	4b62      	ldr	r3, [pc, #392]	; (8004c04 <_dtoa_r+0x5b4>)
 8004a7c:	f7fb fb76 	bl	800016c <__adddf3>
 8004a80:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8004a84:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004a88:	9611      	str	r6, [sp, #68]	; 0x44
 8004a8a:	2c00      	cmp	r4, #0
 8004a8c:	d15d      	bne.n	8004b4a <_dtoa_r+0x4fa>
 8004a8e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004a92:	2200      	movs	r2, #0
 8004a94:	4b5c      	ldr	r3, [pc, #368]	; (8004c08 <_dtoa_r+0x5b8>)
 8004a96:	f7fb fb67 	bl	8000168 <__aeabi_dsub>
 8004a9a:	4602      	mov	r2, r0
 8004a9c:	460b      	mov	r3, r1
 8004a9e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004aa2:	4633      	mov	r3, r6
 8004aa4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004aa6:	f7fb ffa7 	bl	80009f8 <__aeabi_dcmpgt>
 8004aaa:	2800      	cmp	r0, #0
 8004aac:	f040 829e 	bne.w	8004fec <_dtoa_r+0x99c>
 8004ab0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004ab4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004ab6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8004aba:	f7fb ff7f 	bl	80009bc <__aeabi_dcmplt>
 8004abe:	2800      	cmp	r0, #0
 8004ac0:	f040 8292 	bne.w	8004fe8 <_dtoa_r+0x998>
 8004ac4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8004ac8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004acc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	f2c0 8153 	blt.w	8004d7a <_dtoa_r+0x72a>
 8004ad4:	f1b9 0f0e 	cmp.w	r9, #14
 8004ad8:	f300 814f 	bgt.w	8004d7a <_dtoa_r+0x72a>
 8004adc:	4b45      	ldr	r3, [pc, #276]	; (8004bf4 <_dtoa_r+0x5a4>)
 8004ade:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8004ae2:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004ae6:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8004aea:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	f280 80db 	bge.w	8004ca8 <_dtoa_r+0x658>
 8004af2:	9b02      	ldr	r3, [sp, #8]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	f300 80d7 	bgt.w	8004ca8 <_dtoa_r+0x658>
 8004afa:	f040 8274 	bne.w	8004fe6 <_dtoa_r+0x996>
 8004afe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004b02:	2200      	movs	r2, #0
 8004b04:	4b40      	ldr	r3, [pc, #256]	; (8004c08 <_dtoa_r+0x5b8>)
 8004b06:	f7fb fce7 	bl	80004d8 <__aeabi_dmul>
 8004b0a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004b0e:	f7fb ff69 	bl	80009e4 <__aeabi_dcmpge>
 8004b12:	9c02      	ldr	r4, [sp, #8]
 8004b14:	4626      	mov	r6, r4
 8004b16:	2800      	cmp	r0, #0
 8004b18:	f040 824a 	bne.w	8004fb0 <_dtoa_r+0x960>
 8004b1c:	2331      	movs	r3, #49	; 0x31
 8004b1e:	9f08      	ldr	r7, [sp, #32]
 8004b20:	f109 0901 	add.w	r9, r9, #1
 8004b24:	f807 3b01 	strb.w	r3, [r7], #1
 8004b28:	e246      	b.n	8004fb8 <_dtoa_r+0x968>
 8004b2a:	07e2      	lsls	r2, r4, #31
 8004b2c:	d505      	bpl.n	8004b3a <_dtoa_r+0x4ea>
 8004b2e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004b32:	f7fb fcd1 	bl	80004d8 <__aeabi_dmul>
 8004b36:	2301      	movs	r3, #1
 8004b38:	3701      	adds	r7, #1
 8004b3a:	1064      	asrs	r4, r4, #1
 8004b3c:	3608      	adds	r6, #8
 8004b3e:	e76d      	b.n	8004a1c <_dtoa_r+0x3cc>
 8004b40:	2702      	movs	r7, #2
 8004b42:	e770      	b.n	8004a26 <_dtoa_r+0x3d6>
 8004b44:	46c8      	mov	r8, r9
 8004b46:	9c02      	ldr	r4, [sp, #8]
 8004b48:	e78f      	b.n	8004a6a <_dtoa_r+0x41a>
 8004b4a:	9908      	ldr	r1, [sp, #32]
 8004b4c:	4b29      	ldr	r3, [pc, #164]	; (8004bf4 <_dtoa_r+0x5a4>)
 8004b4e:	4421      	add	r1, r4
 8004b50:	9112      	str	r1, [sp, #72]	; 0x48
 8004b52:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004b54:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004b58:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8004b5c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004b60:	2900      	cmp	r1, #0
 8004b62:	d055      	beq.n	8004c10 <_dtoa_r+0x5c0>
 8004b64:	2000      	movs	r0, #0
 8004b66:	4929      	ldr	r1, [pc, #164]	; (8004c0c <_dtoa_r+0x5bc>)
 8004b68:	f7fb fde0 	bl	800072c <__aeabi_ddiv>
 8004b6c:	463b      	mov	r3, r7
 8004b6e:	4632      	mov	r2, r6
 8004b70:	f7fb fafa 	bl	8000168 <__aeabi_dsub>
 8004b74:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004b78:	9f08      	ldr	r7, [sp, #32]
 8004b7a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004b7e:	f7fb ff5b 	bl	8000a38 <__aeabi_d2iz>
 8004b82:	4604      	mov	r4, r0
 8004b84:	f7fb fc3e 	bl	8000404 <__aeabi_i2d>
 8004b88:	4602      	mov	r2, r0
 8004b8a:	460b      	mov	r3, r1
 8004b8c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004b90:	f7fb faea 	bl	8000168 <__aeabi_dsub>
 8004b94:	4602      	mov	r2, r0
 8004b96:	460b      	mov	r3, r1
 8004b98:	3430      	adds	r4, #48	; 0x30
 8004b9a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004b9e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004ba2:	f807 4b01 	strb.w	r4, [r7], #1
 8004ba6:	f7fb ff09 	bl	80009bc <__aeabi_dcmplt>
 8004baa:	2800      	cmp	r0, #0
 8004bac:	d174      	bne.n	8004c98 <_dtoa_r+0x648>
 8004bae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004bb2:	2000      	movs	r0, #0
 8004bb4:	4911      	ldr	r1, [pc, #68]	; (8004bfc <_dtoa_r+0x5ac>)
 8004bb6:	f7fb fad7 	bl	8000168 <__aeabi_dsub>
 8004bba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004bbe:	f7fb fefd 	bl	80009bc <__aeabi_dcmplt>
 8004bc2:	2800      	cmp	r0, #0
 8004bc4:	f040 80b6 	bne.w	8004d34 <_dtoa_r+0x6e4>
 8004bc8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004bca:	429f      	cmp	r7, r3
 8004bcc:	f43f af7a 	beq.w	8004ac4 <_dtoa_r+0x474>
 8004bd0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	4b0a      	ldr	r3, [pc, #40]	; (8004c00 <_dtoa_r+0x5b0>)
 8004bd8:	f7fb fc7e 	bl	80004d8 <__aeabi_dmul>
 8004bdc:	2200      	movs	r2, #0
 8004bde:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004be2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004be6:	4b06      	ldr	r3, [pc, #24]	; (8004c00 <_dtoa_r+0x5b0>)
 8004be8:	f7fb fc76 	bl	80004d8 <__aeabi_dmul>
 8004bec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004bf0:	e7c3      	b.n	8004b7a <_dtoa_r+0x52a>
 8004bf2:	bf00      	nop
 8004bf4:	080077a8 	.word	0x080077a8
 8004bf8:	08007780 	.word	0x08007780
 8004bfc:	3ff00000 	.word	0x3ff00000
 8004c00:	40240000 	.word	0x40240000
 8004c04:	401c0000 	.word	0x401c0000
 8004c08:	40140000 	.word	0x40140000
 8004c0c:	3fe00000 	.word	0x3fe00000
 8004c10:	4630      	mov	r0, r6
 8004c12:	4639      	mov	r1, r7
 8004c14:	f7fb fc60 	bl	80004d8 <__aeabi_dmul>
 8004c18:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004c1a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004c1e:	9c08      	ldr	r4, [sp, #32]
 8004c20:	9314      	str	r3, [sp, #80]	; 0x50
 8004c22:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004c26:	f7fb ff07 	bl	8000a38 <__aeabi_d2iz>
 8004c2a:	9015      	str	r0, [sp, #84]	; 0x54
 8004c2c:	f7fb fbea 	bl	8000404 <__aeabi_i2d>
 8004c30:	4602      	mov	r2, r0
 8004c32:	460b      	mov	r3, r1
 8004c34:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004c38:	f7fb fa96 	bl	8000168 <__aeabi_dsub>
 8004c3c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004c3e:	4606      	mov	r6, r0
 8004c40:	3330      	adds	r3, #48	; 0x30
 8004c42:	f804 3b01 	strb.w	r3, [r4], #1
 8004c46:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004c48:	460f      	mov	r7, r1
 8004c4a:	429c      	cmp	r4, r3
 8004c4c:	f04f 0200 	mov.w	r2, #0
 8004c50:	d124      	bne.n	8004c9c <_dtoa_r+0x64c>
 8004c52:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004c56:	4bb3      	ldr	r3, [pc, #716]	; (8004f24 <_dtoa_r+0x8d4>)
 8004c58:	f7fb fa88 	bl	800016c <__adddf3>
 8004c5c:	4602      	mov	r2, r0
 8004c5e:	460b      	mov	r3, r1
 8004c60:	4630      	mov	r0, r6
 8004c62:	4639      	mov	r1, r7
 8004c64:	f7fb fec8 	bl	80009f8 <__aeabi_dcmpgt>
 8004c68:	2800      	cmp	r0, #0
 8004c6a:	d162      	bne.n	8004d32 <_dtoa_r+0x6e2>
 8004c6c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004c70:	2000      	movs	r0, #0
 8004c72:	49ac      	ldr	r1, [pc, #688]	; (8004f24 <_dtoa_r+0x8d4>)
 8004c74:	f7fb fa78 	bl	8000168 <__aeabi_dsub>
 8004c78:	4602      	mov	r2, r0
 8004c7a:	460b      	mov	r3, r1
 8004c7c:	4630      	mov	r0, r6
 8004c7e:	4639      	mov	r1, r7
 8004c80:	f7fb fe9c 	bl	80009bc <__aeabi_dcmplt>
 8004c84:	2800      	cmp	r0, #0
 8004c86:	f43f af1d 	beq.w	8004ac4 <_dtoa_r+0x474>
 8004c8a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8004c8c:	1e7b      	subs	r3, r7, #1
 8004c8e:	9314      	str	r3, [sp, #80]	; 0x50
 8004c90:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8004c94:	2b30      	cmp	r3, #48	; 0x30
 8004c96:	d0f8      	beq.n	8004c8a <_dtoa_r+0x63a>
 8004c98:	46c1      	mov	r9, r8
 8004c9a:	e03a      	b.n	8004d12 <_dtoa_r+0x6c2>
 8004c9c:	4ba2      	ldr	r3, [pc, #648]	; (8004f28 <_dtoa_r+0x8d8>)
 8004c9e:	f7fb fc1b 	bl	80004d8 <__aeabi_dmul>
 8004ca2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004ca6:	e7bc      	b.n	8004c22 <_dtoa_r+0x5d2>
 8004ca8:	9f08      	ldr	r7, [sp, #32]
 8004caa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004cae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004cb2:	f7fb fd3b 	bl	800072c <__aeabi_ddiv>
 8004cb6:	f7fb febf 	bl	8000a38 <__aeabi_d2iz>
 8004cba:	4604      	mov	r4, r0
 8004cbc:	f7fb fba2 	bl	8000404 <__aeabi_i2d>
 8004cc0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004cc4:	f7fb fc08 	bl	80004d8 <__aeabi_dmul>
 8004cc8:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8004ccc:	460b      	mov	r3, r1
 8004cce:	4602      	mov	r2, r0
 8004cd0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004cd4:	f7fb fa48 	bl	8000168 <__aeabi_dsub>
 8004cd8:	f807 6b01 	strb.w	r6, [r7], #1
 8004cdc:	9e08      	ldr	r6, [sp, #32]
 8004cde:	9b02      	ldr	r3, [sp, #8]
 8004ce0:	1bbe      	subs	r6, r7, r6
 8004ce2:	42b3      	cmp	r3, r6
 8004ce4:	d13a      	bne.n	8004d5c <_dtoa_r+0x70c>
 8004ce6:	4602      	mov	r2, r0
 8004ce8:	460b      	mov	r3, r1
 8004cea:	f7fb fa3f 	bl	800016c <__adddf3>
 8004cee:	4602      	mov	r2, r0
 8004cf0:	460b      	mov	r3, r1
 8004cf2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004cf6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004cfa:	f7fb fe7d 	bl	80009f8 <__aeabi_dcmpgt>
 8004cfe:	bb58      	cbnz	r0, 8004d58 <_dtoa_r+0x708>
 8004d00:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004d04:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004d08:	f7fb fe4e 	bl	80009a8 <__aeabi_dcmpeq>
 8004d0c:	b108      	cbz	r0, 8004d12 <_dtoa_r+0x6c2>
 8004d0e:	07e1      	lsls	r1, r4, #31
 8004d10:	d422      	bmi.n	8004d58 <_dtoa_r+0x708>
 8004d12:	4628      	mov	r0, r5
 8004d14:	4651      	mov	r1, sl
 8004d16:	f000 fe7b 	bl	8005a10 <_Bfree>
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	703b      	strb	r3, [r7, #0]
 8004d1e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8004d20:	f109 0001 	add.w	r0, r9, #1
 8004d24:	6018      	str	r0, [r3, #0]
 8004d26:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	f43f acdf 	beq.w	80046ec <_dtoa_r+0x9c>
 8004d2e:	601f      	str	r7, [r3, #0]
 8004d30:	e4dc      	b.n	80046ec <_dtoa_r+0x9c>
 8004d32:	4627      	mov	r7, r4
 8004d34:	463b      	mov	r3, r7
 8004d36:	461f      	mov	r7, r3
 8004d38:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004d3c:	2a39      	cmp	r2, #57	; 0x39
 8004d3e:	d107      	bne.n	8004d50 <_dtoa_r+0x700>
 8004d40:	9a08      	ldr	r2, [sp, #32]
 8004d42:	429a      	cmp	r2, r3
 8004d44:	d1f7      	bne.n	8004d36 <_dtoa_r+0x6e6>
 8004d46:	2230      	movs	r2, #48	; 0x30
 8004d48:	9908      	ldr	r1, [sp, #32]
 8004d4a:	f108 0801 	add.w	r8, r8, #1
 8004d4e:	700a      	strb	r2, [r1, #0]
 8004d50:	781a      	ldrb	r2, [r3, #0]
 8004d52:	3201      	adds	r2, #1
 8004d54:	701a      	strb	r2, [r3, #0]
 8004d56:	e79f      	b.n	8004c98 <_dtoa_r+0x648>
 8004d58:	46c8      	mov	r8, r9
 8004d5a:	e7eb      	b.n	8004d34 <_dtoa_r+0x6e4>
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	4b72      	ldr	r3, [pc, #456]	; (8004f28 <_dtoa_r+0x8d8>)
 8004d60:	f7fb fbba 	bl	80004d8 <__aeabi_dmul>
 8004d64:	4602      	mov	r2, r0
 8004d66:	460b      	mov	r3, r1
 8004d68:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	2300      	movs	r3, #0
 8004d70:	f7fb fe1a 	bl	80009a8 <__aeabi_dcmpeq>
 8004d74:	2800      	cmp	r0, #0
 8004d76:	d098      	beq.n	8004caa <_dtoa_r+0x65a>
 8004d78:	e7cb      	b.n	8004d12 <_dtoa_r+0x6c2>
 8004d7a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004d7c:	2a00      	cmp	r2, #0
 8004d7e:	f000 80cd 	beq.w	8004f1c <_dtoa_r+0x8cc>
 8004d82:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8004d84:	2a01      	cmp	r2, #1
 8004d86:	f300 80af 	bgt.w	8004ee8 <_dtoa_r+0x898>
 8004d8a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8004d8c:	2a00      	cmp	r2, #0
 8004d8e:	f000 80a7 	beq.w	8004ee0 <_dtoa_r+0x890>
 8004d92:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004d96:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004d98:	9f06      	ldr	r7, [sp, #24]
 8004d9a:	9a06      	ldr	r2, [sp, #24]
 8004d9c:	2101      	movs	r1, #1
 8004d9e:	441a      	add	r2, r3
 8004da0:	9206      	str	r2, [sp, #24]
 8004da2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004da4:	4628      	mov	r0, r5
 8004da6:	441a      	add	r2, r3
 8004da8:	9209      	str	r2, [sp, #36]	; 0x24
 8004daa:	f000 ff35 	bl	8005c18 <__i2b>
 8004dae:	4606      	mov	r6, r0
 8004db0:	2f00      	cmp	r7, #0
 8004db2:	dd0c      	ble.n	8004dce <_dtoa_r+0x77e>
 8004db4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	dd09      	ble.n	8004dce <_dtoa_r+0x77e>
 8004dba:	42bb      	cmp	r3, r7
 8004dbc:	bfa8      	it	ge
 8004dbe:	463b      	movge	r3, r7
 8004dc0:	9a06      	ldr	r2, [sp, #24]
 8004dc2:	1aff      	subs	r7, r7, r3
 8004dc4:	1ad2      	subs	r2, r2, r3
 8004dc6:	9206      	str	r2, [sp, #24]
 8004dc8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004dca:	1ad3      	subs	r3, r2, r3
 8004dcc:	9309      	str	r3, [sp, #36]	; 0x24
 8004dce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004dd0:	b1f3      	cbz	r3, 8004e10 <_dtoa_r+0x7c0>
 8004dd2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	f000 80a9 	beq.w	8004f2c <_dtoa_r+0x8dc>
 8004dda:	2c00      	cmp	r4, #0
 8004ddc:	dd10      	ble.n	8004e00 <_dtoa_r+0x7b0>
 8004dde:	4631      	mov	r1, r6
 8004de0:	4622      	mov	r2, r4
 8004de2:	4628      	mov	r0, r5
 8004de4:	f000 ffd2 	bl	8005d8c <__pow5mult>
 8004de8:	4652      	mov	r2, sl
 8004dea:	4601      	mov	r1, r0
 8004dec:	4606      	mov	r6, r0
 8004dee:	4628      	mov	r0, r5
 8004df0:	f000 ff28 	bl	8005c44 <__multiply>
 8004df4:	4680      	mov	r8, r0
 8004df6:	4651      	mov	r1, sl
 8004df8:	4628      	mov	r0, r5
 8004dfa:	f000 fe09 	bl	8005a10 <_Bfree>
 8004dfe:	46c2      	mov	sl, r8
 8004e00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e02:	1b1a      	subs	r2, r3, r4
 8004e04:	d004      	beq.n	8004e10 <_dtoa_r+0x7c0>
 8004e06:	4651      	mov	r1, sl
 8004e08:	4628      	mov	r0, r5
 8004e0a:	f000 ffbf 	bl	8005d8c <__pow5mult>
 8004e0e:	4682      	mov	sl, r0
 8004e10:	2101      	movs	r1, #1
 8004e12:	4628      	mov	r0, r5
 8004e14:	f000 ff00 	bl	8005c18 <__i2b>
 8004e18:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004e1a:	4604      	mov	r4, r0
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	f340 8087 	ble.w	8004f30 <_dtoa_r+0x8e0>
 8004e22:	461a      	mov	r2, r3
 8004e24:	4601      	mov	r1, r0
 8004e26:	4628      	mov	r0, r5
 8004e28:	f000 ffb0 	bl	8005d8c <__pow5mult>
 8004e2c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004e2e:	4604      	mov	r4, r0
 8004e30:	2b01      	cmp	r3, #1
 8004e32:	f340 8080 	ble.w	8004f36 <_dtoa_r+0x8e6>
 8004e36:	f04f 0800 	mov.w	r8, #0
 8004e3a:	6923      	ldr	r3, [r4, #16]
 8004e3c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004e40:	6918      	ldr	r0, [r3, #16]
 8004e42:	f000 fe9b 	bl	8005b7c <__hi0bits>
 8004e46:	f1c0 0020 	rsb	r0, r0, #32
 8004e4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e4c:	4418      	add	r0, r3
 8004e4e:	f010 001f 	ands.w	r0, r0, #31
 8004e52:	f000 8092 	beq.w	8004f7a <_dtoa_r+0x92a>
 8004e56:	f1c0 0320 	rsb	r3, r0, #32
 8004e5a:	2b04      	cmp	r3, #4
 8004e5c:	f340 808a 	ble.w	8004f74 <_dtoa_r+0x924>
 8004e60:	f1c0 001c 	rsb	r0, r0, #28
 8004e64:	9b06      	ldr	r3, [sp, #24]
 8004e66:	4407      	add	r7, r0
 8004e68:	4403      	add	r3, r0
 8004e6a:	9306      	str	r3, [sp, #24]
 8004e6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e6e:	4403      	add	r3, r0
 8004e70:	9309      	str	r3, [sp, #36]	; 0x24
 8004e72:	9b06      	ldr	r3, [sp, #24]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	dd05      	ble.n	8004e84 <_dtoa_r+0x834>
 8004e78:	4651      	mov	r1, sl
 8004e7a:	461a      	mov	r2, r3
 8004e7c:	4628      	mov	r0, r5
 8004e7e:	f000 ffdf 	bl	8005e40 <__lshift>
 8004e82:	4682      	mov	sl, r0
 8004e84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	dd05      	ble.n	8004e96 <_dtoa_r+0x846>
 8004e8a:	4621      	mov	r1, r4
 8004e8c:	461a      	mov	r2, r3
 8004e8e:	4628      	mov	r0, r5
 8004e90:	f000 ffd6 	bl	8005e40 <__lshift>
 8004e94:	4604      	mov	r4, r0
 8004e96:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d070      	beq.n	8004f7e <_dtoa_r+0x92e>
 8004e9c:	4621      	mov	r1, r4
 8004e9e:	4650      	mov	r0, sl
 8004ea0:	f001 f83a 	bl	8005f18 <__mcmp>
 8004ea4:	2800      	cmp	r0, #0
 8004ea6:	da6a      	bge.n	8004f7e <_dtoa_r+0x92e>
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	4651      	mov	r1, sl
 8004eac:	220a      	movs	r2, #10
 8004eae:	4628      	mov	r0, r5
 8004eb0:	f000 fdd0 	bl	8005a54 <__multadd>
 8004eb4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004eb6:	4682      	mov	sl, r0
 8004eb8:	f109 39ff 	add.w	r9, r9, #4294967295
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	f000 8193 	beq.w	80051e8 <_dtoa_r+0xb98>
 8004ec2:	4631      	mov	r1, r6
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	220a      	movs	r2, #10
 8004ec8:	4628      	mov	r0, r5
 8004eca:	f000 fdc3 	bl	8005a54 <__multadd>
 8004ece:	f1bb 0f00 	cmp.w	fp, #0
 8004ed2:	4606      	mov	r6, r0
 8004ed4:	f300 8093 	bgt.w	8004ffe <_dtoa_r+0x9ae>
 8004ed8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004eda:	2b02      	cmp	r3, #2
 8004edc:	dc57      	bgt.n	8004f8e <_dtoa_r+0x93e>
 8004ede:	e08e      	b.n	8004ffe <_dtoa_r+0x9ae>
 8004ee0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004ee2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004ee6:	e756      	b.n	8004d96 <_dtoa_r+0x746>
 8004ee8:	9b02      	ldr	r3, [sp, #8]
 8004eea:	1e5c      	subs	r4, r3, #1
 8004eec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004eee:	42a3      	cmp	r3, r4
 8004ef0:	bfb7      	itett	lt
 8004ef2:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8004ef4:	1b1c      	subge	r4, r3, r4
 8004ef6:	1ae2      	sublt	r2, r4, r3
 8004ef8:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8004efa:	bfbe      	ittt	lt
 8004efc:	940a      	strlt	r4, [sp, #40]	; 0x28
 8004efe:	189b      	addlt	r3, r3, r2
 8004f00:	930e      	strlt	r3, [sp, #56]	; 0x38
 8004f02:	9b02      	ldr	r3, [sp, #8]
 8004f04:	bfb8      	it	lt
 8004f06:	2400      	movlt	r4, #0
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	bfbb      	ittet	lt
 8004f0c:	9b06      	ldrlt	r3, [sp, #24]
 8004f0e:	9a02      	ldrlt	r2, [sp, #8]
 8004f10:	9f06      	ldrge	r7, [sp, #24]
 8004f12:	1a9f      	sublt	r7, r3, r2
 8004f14:	bfac      	ite	ge
 8004f16:	9b02      	ldrge	r3, [sp, #8]
 8004f18:	2300      	movlt	r3, #0
 8004f1a:	e73e      	b.n	8004d9a <_dtoa_r+0x74a>
 8004f1c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004f1e:	9f06      	ldr	r7, [sp, #24]
 8004f20:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8004f22:	e745      	b.n	8004db0 <_dtoa_r+0x760>
 8004f24:	3fe00000 	.word	0x3fe00000
 8004f28:	40240000 	.word	0x40240000
 8004f2c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004f2e:	e76a      	b.n	8004e06 <_dtoa_r+0x7b6>
 8004f30:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004f32:	2b01      	cmp	r3, #1
 8004f34:	dc19      	bgt.n	8004f6a <_dtoa_r+0x91a>
 8004f36:	9b04      	ldr	r3, [sp, #16]
 8004f38:	b9bb      	cbnz	r3, 8004f6a <_dtoa_r+0x91a>
 8004f3a:	9b05      	ldr	r3, [sp, #20]
 8004f3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004f40:	b99b      	cbnz	r3, 8004f6a <_dtoa_r+0x91a>
 8004f42:	9b05      	ldr	r3, [sp, #20]
 8004f44:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004f48:	0d1b      	lsrs	r3, r3, #20
 8004f4a:	051b      	lsls	r3, r3, #20
 8004f4c:	b183      	cbz	r3, 8004f70 <_dtoa_r+0x920>
 8004f4e:	f04f 0801 	mov.w	r8, #1
 8004f52:	9b06      	ldr	r3, [sp, #24]
 8004f54:	3301      	adds	r3, #1
 8004f56:	9306      	str	r3, [sp, #24]
 8004f58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f5a:	3301      	adds	r3, #1
 8004f5c:	9309      	str	r3, [sp, #36]	; 0x24
 8004f5e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	f47f af6a 	bne.w	8004e3a <_dtoa_r+0x7ea>
 8004f66:	2001      	movs	r0, #1
 8004f68:	e76f      	b.n	8004e4a <_dtoa_r+0x7fa>
 8004f6a:	f04f 0800 	mov.w	r8, #0
 8004f6e:	e7f6      	b.n	8004f5e <_dtoa_r+0x90e>
 8004f70:	4698      	mov	r8, r3
 8004f72:	e7f4      	b.n	8004f5e <_dtoa_r+0x90e>
 8004f74:	f43f af7d 	beq.w	8004e72 <_dtoa_r+0x822>
 8004f78:	4618      	mov	r0, r3
 8004f7a:	301c      	adds	r0, #28
 8004f7c:	e772      	b.n	8004e64 <_dtoa_r+0x814>
 8004f7e:	9b02      	ldr	r3, [sp, #8]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	dc36      	bgt.n	8004ff2 <_dtoa_r+0x9a2>
 8004f84:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004f86:	2b02      	cmp	r3, #2
 8004f88:	dd33      	ble.n	8004ff2 <_dtoa_r+0x9a2>
 8004f8a:	f8dd b008 	ldr.w	fp, [sp, #8]
 8004f8e:	f1bb 0f00 	cmp.w	fp, #0
 8004f92:	d10d      	bne.n	8004fb0 <_dtoa_r+0x960>
 8004f94:	4621      	mov	r1, r4
 8004f96:	465b      	mov	r3, fp
 8004f98:	2205      	movs	r2, #5
 8004f9a:	4628      	mov	r0, r5
 8004f9c:	f000 fd5a 	bl	8005a54 <__multadd>
 8004fa0:	4601      	mov	r1, r0
 8004fa2:	4604      	mov	r4, r0
 8004fa4:	4650      	mov	r0, sl
 8004fa6:	f000 ffb7 	bl	8005f18 <__mcmp>
 8004faa:	2800      	cmp	r0, #0
 8004fac:	f73f adb6 	bgt.w	8004b1c <_dtoa_r+0x4cc>
 8004fb0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004fb2:	9f08      	ldr	r7, [sp, #32]
 8004fb4:	ea6f 0903 	mvn.w	r9, r3
 8004fb8:	f04f 0800 	mov.w	r8, #0
 8004fbc:	4621      	mov	r1, r4
 8004fbe:	4628      	mov	r0, r5
 8004fc0:	f000 fd26 	bl	8005a10 <_Bfree>
 8004fc4:	2e00      	cmp	r6, #0
 8004fc6:	f43f aea4 	beq.w	8004d12 <_dtoa_r+0x6c2>
 8004fca:	f1b8 0f00 	cmp.w	r8, #0
 8004fce:	d005      	beq.n	8004fdc <_dtoa_r+0x98c>
 8004fd0:	45b0      	cmp	r8, r6
 8004fd2:	d003      	beq.n	8004fdc <_dtoa_r+0x98c>
 8004fd4:	4641      	mov	r1, r8
 8004fd6:	4628      	mov	r0, r5
 8004fd8:	f000 fd1a 	bl	8005a10 <_Bfree>
 8004fdc:	4631      	mov	r1, r6
 8004fde:	4628      	mov	r0, r5
 8004fe0:	f000 fd16 	bl	8005a10 <_Bfree>
 8004fe4:	e695      	b.n	8004d12 <_dtoa_r+0x6c2>
 8004fe6:	2400      	movs	r4, #0
 8004fe8:	4626      	mov	r6, r4
 8004fea:	e7e1      	b.n	8004fb0 <_dtoa_r+0x960>
 8004fec:	46c1      	mov	r9, r8
 8004fee:	4626      	mov	r6, r4
 8004ff0:	e594      	b.n	8004b1c <_dtoa_r+0x4cc>
 8004ff2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004ff4:	f8dd b008 	ldr.w	fp, [sp, #8]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	f000 80fc 	beq.w	80051f6 <_dtoa_r+0xba6>
 8004ffe:	2f00      	cmp	r7, #0
 8005000:	dd05      	ble.n	800500e <_dtoa_r+0x9be>
 8005002:	4631      	mov	r1, r6
 8005004:	463a      	mov	r2, r7
 8005006:	4628      	mov	r0, r5
 8005008:	f000 ff1a 	bl	8005e40 <__lshift>
 800500c:	4606      	mov	r6, r0
 800500e:	f1b8 0f00 	cmp.w	r8, #0
 8005012:	d05c      	beq.n	80050ce <_dtoa_r+0xa7e>
 8005014:	4628      	mov	r0, r5
 8005016:	6871      	ldr	r1, [r6, #4]
 8005018:	f000 fcba 	bl	8005990 <_Balloc>
 800501c:	4607      	mov	r7, r0
 800501e:	b928      	cbnz	r0, 800502c <_dtoa_r+0x9dc>
 8005020:	4602      	mov	r2, r0
 8005022:	f240 21ea 	movw	r1, #746	; 0x2ea
 8005026:	4b7e      	ldr	r3, [pc, #504]	; (8005220 <_dtoa_r+0xbd0>)
 8005028:	f7ff bb26 	b.w	8004678 <_dtoa_r+0x28>
 800502c:	6932      	ldr	r2, [r6, #16]
 800502e:	f106 010c 	add.w	r1, r6, #12
 8005032:	3202      	adds	r2, #2
 8005034:	0092      	lsls	r2, r2, #2
 8005036:	300c      	adds	r0, #12
 8005038:	f000 fc9c 	bl	8005974 <memcpy>
 800503c:	2201      	movs	r2, #1
 800503e:	4639      	mov	r1, r7
 8005040:	4628      	mov	r0, r5
 8005042:	f000 fefd 	bl	8005e40 <__lshift>
 8005046:	46b0      	mov	r8, r6
 8005048:	4606      	mov	r6, r0
 800504a:	9b08      	ldr	r3, [sp, #32]
 800504c:	3301      	adds	r3, #1
 800504e:	9302      	str	r3, [sp, #8]
 8005050:	9b08      	ldr	r3, [sp, #32]
 8005052:	445b      	add	r3, fp
 8005054:	930a      	str	r3, [sp, #40]	; 0x28
 8005056:	9b04      	ldr	r3, [sp, #16]
 8005058:	f003 0301 	and.w	r3, r3, #1
 800505c:	9309      	str	r3, [sp, #36]	; 0x24
 800505e:	9b02      	ldr	r3, [sp, #8]
 8005060:	4621      	mov	r1, r4
 8005062:	4650      	mov	r0, sl
 8005064:	f103 3bff 	add.w	fp, r3, #4294967295
 8005068:	f7ff fa62 	bl	8004530 <quorem>
 800506c:	4603      	mov	r3, r0
 800506e:	4641      	mov	r1, r8
 8005070:	3330      	adds	r3, #48	; 0x30
 8005072:	9004      	str	r0, [sp, #16]
 8005074:	4650      	mov	r0, sl
 8005076:	930b      	str	r3, [sp, #44]	; 0x2c
 8005078:	f000 ff4e 	bl	8005f18 <__mcmp>
 800507c:	4632      	mov	r2, r6
 800507e:	9006      	str	r0, [sp, #24]
 8005080:	4621      	mov	r1, r4
 8005082:	4628      	mov	r0, r5
 8005084:	f000 ff64 	bl	8005f50 <__mdiff>
 8005088:	68c2      	ldr	r2, [r0, #12]
 800508a:	4607      	mov	r7, r0
 800508c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800508e:	bb02      	cbnz	r2, 80050d2 <_dtoa_r+0xa82>
 8005090:	4601      	mov	r1, r0
 8005092:	4650      	mov	r0, sl
 8005094:	f000 ff40 	bl	8005f18 <__mcmp>
 8005098:	4602      	mov	r2, r0
 800509a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800509c:	4639      	mov	r1, r7
 800509e:	4628      	mov	r0, r5
 80050a0:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 80050a4:	f000 fcb4 	bl	8005a10 <_Bfree>
 80050a8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80050aa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80050ac:	9f02      	ldr	r7, [sp, #8]
 80050ae:	ea43 0102 	orr.w	r1, r3, r2
 80050b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80050b4:	430b      	orrs	r3, r1
 80050b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80050b8:	d10d      	bne.n	80050d6 <_dtoa_r+0xa86>
 80050ba:	2b39      	cmp	r3, #57	; 0x39
 80050bc:	d027      	beq.n	800510e <_dtoa_r+0xabe>
 80050be:	9a06      	ldr	r2, [sp, #24]
 80050c0:	2a00      	cmp	r2, #0
 80050c2:	dd01      	ble.n	80050c8 <_dtoa_r+0xa78>
 80050c4:	9b04      	ldr	r3, [sp, #16]
 80050c6:	3331      	adds	r3, #49	; 0x31
 80050c8:	f88b 3000 	strb.w	r3, [fp]
 80050cc:	e776      	b.n	8004fbc <_dtoa_r+0x96c>
 80050ce:	4630      	mov	r0, r6
 80050d0:	e7b9      	b.n	8005046 <_dtoa_r+0x9f6>
 80050d2:	2201      	movs	r2, #1
 80050d4:	e7e2      	b.n	800509c <_dtoa_r+0xa4c>
 80050d6:	9906      	ldr	r1, [sp, #24]
 80050d8:	2900      	cmp	r1, #0
 80050da:	db04      	blt.n	80050e6 <_dtoa_r+0xa96>
 80050dc:	9822      	ldr	r0, [sp, #136]	; 0x88
 80050de:	4301      	orrs	r1, r0
 80050e0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80050e2:	4301      	orrs	r1, r0
 80050e4:	d120      	bne.n	8005128 <_dtoa_r+0xad8>
 80050e6:	2a00      	cmp	r2, #0
 80050e8:	ddee      	ble.n	80050c8 <_dtoa_r+0xa78>
 80050ea:	4651      	mov	r1, sl
 80050ec:	2201      	movs	r2, #1
 80050ee:	4628      	mov	r0, r5
 80050f0:	9302      	str	r3, [sp, #8]
 80050f2:	f000 fea5 	bl	8005e40 <__lshift>
 80050f6:	4621      	mov	r1, r4
 80050f8:	4682      	mov	sl, r0
 80050fa:	f000 ff0d 	bl	8005f18 <__mcmp>
 80050fe:	2800      	cmp	r0, #0
 8005100:	9b02      	ldr	r3, [sp, #8]
 8005102:	dc02      	bgt.n	800510a <_dtoa_r+0xaba>
 8005104:	d1e0      	bne.n	80050c8 <_dtoa_r+0xa78>
 8005106:	07da      	lsls	r2, r3, #31
 8005108:	d5de      	bpl.n	80050c8 <_dtoa_r+0xa78>
 800510a:	2b39      	cmp	r3, #57	; 0x39
 800510c:	d1da      	bne.n	80050c4 <_dtoa_r+0xa74>
 800510e:	2339      	movs	r3, #57	; 0x39
 8005110:	f88b 3000 	strb.w	r3, [fp]
 8005114:	463b      	mov	r3, r7
 8005116:	461f      	mov	r7, r3
 8005118:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800511c:	3b01      	subs	r3, #1
 800511e:	2a39      	cmp	r2, #57	; 0x39
 8005120:	d050      	beq.n	80051c4 <_dtoa_r+0xb74>
 8005122:	3201      	adds	r2, #1
 8005124:	701a      	strb	r2, [r3, #0]
 8005126:	e749      	b.n	8004fbc <_dtoa_r+0x96c>
 8005128:	2a00      	cmp	r2, #0
 800512a:	dd03      	ble.n	8005134 <_dtoa_r+0xae4>
 800512c:	2b39      	cmp	r3, #57	; 0x39
 800512e:	d0ee      	beq.n	800510e <_dtoa_r+0xabe>
 8005130:	3301      	adds	r3, #1
 8005132:	e7c9      	b.n	80050c8 <_dtoa_r+0xa78>
 8005134:	9a02      	ldr	r2, [sp, #8]
 8005136:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005138:	f802 3c01 	strb.w	r3, [r2, #-1]
 800513c:	428a      	cmp	r2, r1
 800513e:	d02a      	beq.n	8005196 <_dtoa_r+0xb46>
 8005140:	4651      	mov	r1, sl
 8005142:	2300      	movs	r3, #0
 8005144:	220a      	movs	r2, #10
 8005146:	4628      	mov	r0, r5
 8005148:	f000 fc84 	bl	8005a54 <__multadd>
 800514c:	45b0      	cmp	r8, r6
 800514e:	4682      	mov	sl, r0
 8005150:	f04f 0300 	mov.w	r3, #0
 8005154:	f04f 020a 	mov.w	r2, #10
 8005158:	4641      	mov	r1, r8
 800515a:	4628      	mov	r0, r5
 800515c:	d107      	bne.n	800516e <_dtoa_r+0xb1e>
 800515e:	f000 fc79 	bl	8005a54 <__multadd>
 8005162:	4680      	mov	r8, r0
 8005164:	4606      	mov	r6, r0
 8005166:	9b02      	ldr	r3, [sp, #8]
 8005168:	3301      	adds	r3, #1
 800516a:	9302      	str	r3, [sp, #8]
 800516c:	e777      	b.n	800505e <_dtoa_r+0xa0e>
 800516e:	f000 fc71 	bl	8005a54 <__multadd>
 8005172:	4631      	mov	r1, r6
 8005174:	4680      	mov	r8, r0
 8005176:	2300      	movs	r3, #0
 8005178:	220a      	movs	r2, #10
 800517a:	4628      	mov	r0, r5
 800517c:	f000 fc6a 	bl	8005a54 <__multadd>
 8005180:	4606      	mov	r6, r0
 8005182:	e7f0      	b.n	8005166 <_dtoa_r+0xb16>
 8005184:	f1bb 0f00 	cmp.w	fp, #0
 8005188:	bfcc      	ite	gt
 800518a:	465f      	movgt	r7, fp
 800518c:	2701      	movle	r7, #1
 800518e:	f04f 0800 	mov.w	r8, #0
 8005192:	9a08      	ldr	r2, [sp, #32]
 8005194:	4417      	add	r7, r2
 8005196:	4651      	mov	r1, sl
 8005198:	2201      	movs	r2, #1
 800519a:	4628      	mov	r0, r5
 800519c:	9302      	str	r3, [sp, #8]
 800519e:	f000 fe4f 	bl	8005e40 <__lshift>
 80051a2:	4621      	mov	r1, r4
 80051a4:	4682      	mov	sl, r0
 80051a6:	f000 feb7 	bl	8005f18 <__mcmp>
 80051aa:	2800      	cmp	r0, #0
 80051ac:	dcb2      	bgt.n	8005114 <_dtoa_r+0xac4>
 80051ae:	d102      	bne.n	80051b6 <_dtoa_r+0xb66>
 80051b0:	9b02      	ldr	r3, [sp, #8]
 80051b2:	07db      	lsls	r3, r3, #31
 80051b4:	d4ae      	bmi.n	8005114 <_dtoa_r+0xac4>
 80051b6:	463b      	mov	r3, r7
 80051b8:	461f      	mov	r7, r3
 80051ba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80051be:	2a30      	cmp	r2, #48	; 0x30
 80051c0:	d0fa      	beq.n	80051b8 <_dtoa_r+0xb68>
 80051c2:	e6fb      	b.n	8004fbc <_dtoa_r+0x96c>
 80051c4:	9a08      	ldr	r2, [sp, #32]
 80051c6:	429a      	cmp	r2, r3
 80051c8:	d1a5      	bne.n	8005116 <_dtoa_r+0xac6>
 80051ca:	2331      	movs	r3, #49	; 0x31
 80051cc:	f109 0901 	add.w	r9, r9, #1
 80051d0:	7013      	strb	r3, [r2, #0]
 80051d2:	e6f3      	b.n	8004fbc <_dtoa_r+0x96c>
 80051d4:	4b13      	ldr	r3, [pc, #76]	; (8005224 <_dtoa_r+0xbd4>)
 80051d6:	f7ff baa7 	b.w	8004728 <_dtoa_r+0xd8>
 80051da:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80051dc:	2b00      	cmp	r3, #0
 80051de:	f47f aa80 	bne.w	80046e2 <_dtoa_r+0x92>
 80051e2:	4b11      	ldr	r3, [pc, #68]	; (8005228 <_dtoa_r+0xbd8>)
 80051e4:	f7ff baa0 	b.w	8004728 <_dtoa_r+0xd8>
 80051e8:	f1bb 0f00 	cmp.w	fp, #0
 80051ec:	dc03      	bgt.n	80051f6 <_dtoa_r+0xba6>
 80051ee:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80051f0:	2b02      	cmp	r3, #2
 80051f2:	f73f aecc 	bgt.w	8004f8e <_dtoa_r+0x93e>
 80051f6:	9f08      	ldr	r7, [sp, #32]
 80051f8:	4621      	mov	r1, r4
 80051fa:	4650      	mov	r0, sl
 80051fc:	f7ff f998 	bl	8004530 <quorem>
 8005200:	9a08      	ldr	r2, [sp, #32]
 8005202:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8005206:	f807 3b01 	strb.w	r3, [r7], #1
 800520a:	1aba      	subs	r2, r7, r2
 800520c:	4593      	cmp	fp, r2
 800520e:	ddb9      	ble.n	8005184 <_dtoa_r+0xb34>
 8005210:	4651      	mov	r1, sl
 8005212:	2300      	movs	r3, #0
 8005214:	220a      	movs	r2, #10
 8005216:	4628      	mov	r0, r5
 8005218:	f000 fc1c 	bl	8005a54 <__multadd>
 800521c:	4682      	mov	sl, r0
 800521e:	e7eb      	b.n	80051f8 <_dtoa_r+0xba8>
 8005220:	08007691 	.word	0x08007691
 8005224:	080073f0 	.word	0x080073f0
 8005228:	08007625 	.word	0x08007625

0800522c <fiprintf>:
 800522c:	b40e      	push	{r1, r2, r3}
 800522e:	b503      	push	{r0, r1, lr}
 8005230:	4601      	mov	r1, r0
 8005232:	ab03      	add	r3, sp, #12
 8005234:	4805      	ldr	r0, [pc, #20]	; (800524c <fiprintf+0x20>)
 8005236:	f853 2b04 	ldr.w	r2, [r3], #4
 800523a:	6800      	ldr	r0, [r0, #0]
 800523c:	9301      	str	r3, [sp, #4]
 800523e:	f001 fa97 	bl	8006770 <_vfiprintf_r>
 8005242:	b002      	add	sp, #8
 8005244:	f85d eb04 	ldr.w	lr, [sp], #4
 8005248:	b003      	add	sp, #12
 800524a:	4770      	bx	lr
 800524c:	2000000c 	.word	0x2000000c

08005250 <rshift>:
 8005250:	6903      	ldr	r3, [r0, #16]
 8005252:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005256:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800525a:	f100 0414 	add.w	r4, r0, #20
 800525e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8005262:	dd46      	ble.n	80052f2 <rshift+0xa2>
 8005264:	f011 011f 	ands.w	r1, r1, #31
 8005268:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800526c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8005270:	d10c      	bne.n	800528c <rshift+0x3c>
 8005272:	4629      	mov	r1, r5
 8005274:	f100 0710 	add.w	r7, r0, #16
 8005278:	42b1      	cmp	r1, r6
 800527a:	d335      	bcc.n	80052e8 <rshift+0x98>
 800527c:	1a9b      	subs	r3, r3, r2
 800527e:	009b      	lsls	r3, r3, #2
 8005280:	1eea      	subs	r2, r5, #3
 8005282:	4296      	cmp	r6, r2
 8005284:	bf38      	it	cc
 8005286:	2300      	movcc	r3, #0
 8005288:	4423      	add	r3, r4
 800528a:	e015      	b.n	80052b8 <rshift+0x68>
 800528c:	46a1      	mov	r9, r4
 800528e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8005292:	f1c1 0820 	rsb	r8, r1, #32
 8005296:	40cf      	lsrs	r7, r1
 8005298:	f105 0e04 	add.w	lr, r5, #4
 800529c:	4576      	cmp	r6, lr
 800529e:	46f4      	mov	ip, lr
 80052a0:	d816      	bhi.n	80052d0 <rshift+0x80>
 80052a2:	1a9b      	subs	r3, r3, r2
 80052a4:	009a      	lsls	r2, r3, #2
 80052a6:	3a04      	subs	r2, #4
 80052a8:	3501      	adds	r5, #1
 80052aa:	42ae      	cmp	r6, r5
 80052ac:	bf38      	it	cc
 80052ae:	2200      	movcc	r2, #0
 80052b0:	18a3      	adds	r3, r4, r2
 80052b2:	50a7      	str	r7, [r4, r2]
 80052b4:	b107      	cbz	r7, 80052b8 <rshift+0x68>
 80052b6:	3304      	adds	r3, #4
 80052b8:	42a3      	cmp	r3, r4
 80052ba:	eba3 0204 	sub.w	r2, r3, r4
 80052be:	bf08      	it	eq
 80052c0:	2300      	moveq	r3, #0
 80052c2:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80052c6:	6102      	str	r2, [r0, #16]
 80052c8:	bf08      	it	eq
 80052ca:	6143      	streq	r3, [r0, #20]
 80052cc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80052d0:	f8dc c000 	ldr.w	ip, [ip]
 80052d4:	fa0c fc08 	lsl.w	ip, ip, r8
 80052d8:	ea4c 0707 	orr.w	r7, ip, r7
 80052dc:	f849 7b04 	str.w	r7, [r9], #4
 80052e0:	f85e 7b04 	ldr.w	r7, [lr], #4
 80052e4:	40cf      	lsrs	r7, r1
 80052e6:	e7d9      	b.n	800529c <rshift+0x4c>
 80052e8:	f851 cb04 	ldr.w	ip, [r1], #4
 80052ec:	f847 cf04 	str.w	ip, [r7, #4]!
 80052f0:	e7c2      	b.n	8005278 <rshift+0x28>
 80052f2:	4623      	mov	r3, r4
 80052f4:	e7e0      	b.n	80052b8 <rshift+0x68>

080052f6 <__hexdig_fun>:
 80052f6:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80052fa:	2b09      	cmp	r3, #9
 80052fc:	d802      	bhi.n	8005304 <__hexdig_fun+0xe>
 80052fe:	3820      	subs	r0, #32
 8005300:	b2c0      	uxtb	r0, r0
 8005302:	4770      	bx	lr
 8005304:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8005308:	2b05      	cmp	r3, #5
 800530a:	d801      	bhi.n	8005310 <__hexdig_fun+0x1a>
 800530c:	3847      	subs	r0, #71	; 0x47
 800530e:	e7f7      	b.n	8005300 <__hexdig_fun+0xa>
 8005310:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8005314:	2b05      	cmp	r3, #5
 8005316:	d801      	bhi.n	800531c <__hexdig_fun+0x26>
 8005318:	3827      	subs	r0, #39	; 0x27
 800531a:	e7f1      	b.n	8005300 <__hexdig_fun+0xa>
 800531c:	2000      	movs	r0, #0
 800531e:	4770      	bx	lr

08005320 <__gethex>:
 8005320:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005324:	b08b      	sub	sp, #44	; 0x2c
 8005326:	9306      	str	r3, [sp, #24]
 8005328:	4bb9      	ldr	r3, [pc, #740]	; (8005610 <__gethex+0x2f0>)
 800532a:	9002      	str	r0, [sp, #8]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	468b      	mov	fp, r1
 8005330:	4618      	mov	r0, r3
 8005332:	4690      	mov	r8, r2
 8005334:	9303      	str	r3, [sp, #12]
 8005336:	f7fa ff0b 	bl	8000150 <strlen>
 800533a:	4682      	mov	sl, r0
 800533c:	9b03      	ldr	r3, [sp, #12]
 800533e:	f8db 2000 	ldr.w	r2, [fp]
 8005342:	4403      	add	r3, r0
 8005344:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8005348:	9307      	str	r3, [sp, #28]
 800534a:	1c93      	adds	r3, r2, #2
 800534c:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8005350:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8005354:	32fe      	adds	r2, #254	; 0xfe
 8005356:	18d1      	adds	r1, r2, r3
 8005358:	461f      	mov	r7, r3
 800535a:	f813 0b01 	ldrb.w	r0, [r3], #1
 800535e:	9101      	str	r1, [sp, #4]
 8005360:	2830      	cmp	r0, #48	; 0x30
 8005362:	d0f8      	beq.n	8005356 <__gethex+0x36>
 8005364:	f7ff ffc7 	bl	80052f6 <__hexdig_fun>
 8005368:	4604      	mov	r4, r0
 800536a:	2800      	cmp	r0, #0
 800536c:	d13a      	bne.n	80053e4 <__gethex+0xc4>
 800536e:	4652      	mov	r2, sl
 8005370:	4638      	mov	r0, r7
 8005372:	9903      	ldr	r1, [sp, #12]
 8005374:	f001 fb42 	bl	80069fc <strncmp>
 8005378:	4605      	mov	r5, r0
 800537a:	2800      	cmp	r0, #0
 800537c:	d166      	bne.n	800544c <__gethex+0x12c>
 800537e:	f817 000a 	ldrb.w	r0, [r7, sl]
 8005382:	eb07 060a 	add.w	r6, r7, sl
 8005386:	f7ff ffb6 	bl	80052f6 <__hexdig_fun>
 800538a:	2800      	cmp	r0, #0
 800538c:	d060      	beq.n	8005450 <__gethex+0x130>
 800538e:	4633      	mov	r3, r6
 8005390:	7818      	ldrb	r0, [r3, #0]
 8005392:	461f      	mov	r7, r3
 8005394:	2830      	cmp	r0, #48	; 0x30
 8005396:	f103 0301 	add.w	r3, r3, #1
 800539a:	d0f9      	beq.n	8005390 <__gethex+0x70>
 800539c:	f7ff ffab 	bl	80052f6 <__hexdig_fun>
 80053a0:	2301      	movs	r3, #1
 80053a2:	fab0 f480 	clz	r4, r0
 80053a6:	4635      	mov	r5, r6
 80053a8:	0964      	lsrs	r4, r4, #5
 80053aa:	9301      	str	r3, [sp, #4]
 80053ac:	463a      	mov	r2, r7
 80053ae:	4616      	mov	r6, r2
 80053b0:	7830      	ldrb	r0, [r6, #0]
 80053b2:	3201      	adds	r2, #1
 80053b4:	f7ff ff9f 	bl	80052f6 <__hexdig_fun>
 80053b8:	2800      	cmp	r0, #0
 80053ba:	d1f8      	bne.n	80053ae <__gethex+0x8e>
 80053bc:	4652      	mov	r2, sl
 80053be:	4630      	mov	r0, r6
 80053c0:	9903      	ldr	r1, [sp, #12]
 80053c2:	f001 fb1b 	bl	80069fc <strncmp>
 80053c6:	b980      	cbnz	r0, 80053ea <__gethex+0xca>
 80053c8:	b94d      	cbnz	r5, 80053de <__gethex+0xbe>
 80053ca:	eb06 050a 	add.w	r5, r6, sl
 80053ce:	462a      	mov	r2, r5
 80053d0:	4616      	mov	r6, r2
 80053d2:	7830      	ldrb	r0, [r6, #0]
 80053d4:	3201      	adds	r2, #1
 80053d6:	f7ff ff8e 	bl	80052f6 <__hexdig_fun>
 80053da:	2800      	cmp	r0, #0
 80053dc:	d1f8      	bne.n	80053d0 <__gethex+0xb0>
 80053de:	1bad      	subs	r5, r5, r6
 80053e0:	00ad      	lsls	r5, r5, #2
 80053e2:	e004      	b.n	80053ee <__gethex+0xce>
 80053e4:	2400      	movs	r4, #0
 80053e6:	4625      	mov	r5, r4
 80053e8:	e7e0      	b.n	80053ac <__gethex+0x8c>
 80053ea:	2d00      	cmp	r5, #0
 80053ec:	d1f7      	bne.n	80053de <__gethex+0xbe>
 80053ee:	7833      	ldrb	r3, [r6, #0]
 80053f0:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80053f4:	2b50      	cmp	r3, #80	; 0x50
 80053f6:	d139      	bne.n	800546c <__gethex+0x14c>
 80053f8:	7873      	ldrb	r3, [r6, #1]
 80053fa:	2b2b      	cmp	r3, #43	; 0x2b
 80053fc:	d02a      	beq.n	8005454 <__gethex+0x134>
 80053fe:	2b2d      	cmp	r3, #45	; 0x2d
 8005400:	d02c      	beq.n	800545c <__gethex+0x13c>
 8005402:	f04f 0900 	mov.w	r9, #0
 8005406:	1c71      	adds	r1, r6, #1
 8005408:	7808      	ldrb	r0, [r1, #0]
 800540a:	f7ff ff74 	bl	80052f6 <__hexdig_fun>
 800540e:	1e43      	subs	r3, r0, #1
 8005410:	b2db      	uxtb	r3, r3
 8005412:	2b18      	cmp	r3, #24
 8005414:	d82a      	bhi.n	800546c <__gethex+0x14c>
 8005416:	f1a0 0210 	sub.w	r2, r0, #16
 800541a:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800541e:	f7ff ff6a 	bl	80052f6 <__hexdig_fun>
 8005422:	1e43      	subs	r3, r0, #1
 8005424:	b2db      	uxtb	r3, r3
 8005426:	2b18      	cmp	r3, #24
 8005428:	d91b      	bls.n	8005462 <__gethex+0x142>
 800542a:	f1b9 0f00 	cmp.w	r9, #0
 800542e:	d000      	beq.n	8005432 <__gethex+0x112>
 8005430:	4252      	negs	r2, r2
 8005432:	4415      	add	r5, r2
 8005434:	f8cb 1000 	str.w	r1, [fp]
 8005438:	b1d4      	cbz	r4, 8005470 <__gethex+0x150>
 800543a:	9b01      	ldr	r3, [sp, #4]
 800543c:	2b00      	cmp	r3, #0
 800543e:	bf14      	ite	ne
 8005440:	2700      	movne	r7, #0
 8005442:	2706      	moveq	r7, #6
 8005444:	4638      	mov	r0, r7
 8005446:	b00b      	add	sp, #44	; 0x2c
 8005448:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800544c:	463e      	mov	r6, r7
 800544e:	4625      	mov	r5, r4
 8005450:	2401      	movs	r4, #1
 8005452:	e7cc      	b.n	80053ee <__gethex+0xce>
 8005454:	f04f 0900 	mov.w	r9, #0
 8005458:	1cb1      	adds	r1, r6, #2
 800545a:	e7d5      	b.n	8005408 <__gethex+0xe8>
 800545c:	f04f 0901 	mov.w	r9, #1
 8005460:	e7fa      	b.n	8005458 <__gethex+0x138>
 8005462:	230a      	movs	r3, #10
 8005464:	fb03 0202 	mla	r2, r3, r2, r0
 8005468:	3a10      	subs	r2, #16
 800546a:	e7d6      	b.n	800541a <__gethex+0xfa>
 800546c:	4631      	mov	r1, r6
 800546e:	e7e1      	b.n	8005434 <__gethex+0x114>
 8005470:	4621      	mov	r1, r4
 8005472:	1bf3      	subs	r3, r6, r7
 8005474:	3b01      	subs	r3, #1
 8005476:	2b07      	cmp	r3, #7
 8005478:	dc0a      	bgt.n	8005490 <__gethex+0x170>
 800547a:	9802      	ldr	r0, [sp, #8]
 800547c:	f000 fa88 	bl	8005990 <_Balloc>
 8005480:	4604      	mov	r4, r0
 8005482:	b940      	cbnz	r0, 8005496 <__gethex+0x176>
 8005484:	4602      	mov	r2, r0
 8005486:	21de      	movs	r1, #222	; 0xde
 8005488:	4b62      	ldr	r3, [pc, #392]	; (8005614 <__gethex+0x2f4>)
 800548a:	4863      	ldr	r0, [pc, #396]	; (8005618 <__gethex+0x2f8>)
 800548c:	f7ff f832 	bl	80044f4 <__assert_func>
 8005490:	3101      	adds	r1, #1
 8005492:	105b      	asrs	r3, r3, #1
 8005494:	e7ef      	b.n	8005476 <__gethex+0x156>
 8005496:	f04f 0b00 	mov.w	fp, #0
 800549a:	f100 0914 	add.w	r9, r0, #20
 800549e:	f1ca 0301 	rsb	r3, sl, #1
 80054a2:	f8cd 9010 	str.w	r9, [sp, #16]
 80054a6:	f8cd b004 	str.w	fp, [sp, #4]
 80054aa:	9308      	str	r3, [sp, #32]
 80054ac:	42b7      	cmp	r7, r6
 80054ae:	d33f      	bcc.n	8005530 <__gethex+0x210>
 80054b0:	9f04      	ldr	r7, [sp, #16]
 80054b2:	9b01      	ldr	r3, [sp, #4]
 80054b4:	f847 3b04 	str.w	r3, [r7], #4
 80054b8:	eba7 0709 	sub.w	r7, r7, r9
 80054bc:	10bf      	asrs	r7, r7, #2
 80054be:	6127      	str	r7, [r4, #16]
 80054c0:	4618      	mov	r0, r3
 80054c2:	f000 fb5b 	bl	8005b7c <__hi0bits>
 80054c6:	017f      	lsls	r7, r7, #5
 80054c8:	f8d8 6000 	ldr.w	r6, [r8]
 80054cc:	1a3f      	subs	r7, r7, r0
 80054ce:	42b7      	cmp	r7, r6
 80054d0:	dd62      	ble.n	8005598 <__gethex+0x278>
 80054d2:	1bbf      	subs	r7, r7, r6
 80054d4:	4639      	mov	r1, r7
 80054d6:	4620      	mov	r0, r4
 80054d8:	f000 fef1 	bl	80062be <__any_on>
 80054dc:	4682      	mov	sl, r0
 80054de:	b1a8      	cbz	r0, 800550c <__gethex+0x1ec>
 80054e0:	f04f 0a01 	mov.w	sl, #1
 80054e4:	1e7b      	subs	r3, r7, #1
 80054e6:	1159      	asrs	r1, r3, #5
 80054e8:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80054ec:	f003 021f 	and.w	r2, r3, #31
 80054f0:	fa0a f202 	lsl.w	r2, sl, r2
 80054f4:	420a      	tst	r2, r1
 80054f6:	d009      	beq.n	800550c <__gethex+0x1ec>
 80054f8:	4553      	cmp	r3, sl
 80054fa:	dd05      	ble.n	8005508 <__gethex+0x1e8>
 80054fc:	4620      	mov	r0, r4
 80054fe:	1eb9      	subs	r1, r7, #2
 8005500:	f000 fedd 	bl	80062be <__any_on>
 8005504:	2800      	cmp	r0, #0
 8005506:	d144      	bne.n	8005592 <__gethex+0x272>
 8005508:	f04f 0a02 	mov.w	sl, #2
 800550c:	4639      	mov	r1, r7
 800550e:	4620      	mov	r0, r4
 8005510:	f7ff fe9e 	bl	8005250 <rshift>
 8005514:	443d      	add	r5, r7
 8005516:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800551a:	42ab      	cmp	r3, r5
 800551c:	da4a      	bge.n	80055b4 <__gethex+0x294>
 800551e:	4621      	mov	r1, r4
 8005520:	9802      	ldr	r0, [sp, #8]
 8005522:	f000 fa75 	bl	8005a10 <_Bfree>
 8005526:	2300      	movs	r3, #0
 8005528:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800552a:	27a3      	movs	r7, #163	; 0xa3
 800552c:	6013      	str	r3, [r2, #0]
 800552e:	e789      	b.n	8005444 <__gethex+0x124>
 8005530:	1e73      	subs	r3, r6, #1
 8005532:	9a07      	ldr	r2, [sp, #28]
 8005534:	9305      	str	r3, [sp, #20]
 8005536:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800553a:	4293      	cmp	r3, r2
 800553c:	d019      	beq.n	8005572 <__gethex+0x252>
 800553e:	f1bb 0f20 	cmp.w	fp, #32
 8005542:	d107      	bne.n	8005554 <__gethex+0x234>
 8005544:	9b04      	ldr	r3, [sp, #16]
 8005546:	9a01      	ldr	r2, [sp, #4]
 8005548:	f843 2b04 	str.w	r2, [r3], #4
 800554c:	9304      	str	r3, [sp, #16]
 800554e:	2300      	movs	r3, #0
 8005550:	469b      	mov	fp, r3
 8005552:	9301      	str	r3, [sp, #4]
 8005554:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8005558:	f7ff fecd 	bl	80052f6 <__hexdig_fun>
 800555c:	9b01      	ldr	r3, [sp, #4]
 800555e:	f000 000f 	and.w	r0, r0, #15
 8005562:	fa00 f00b 	lsl.w	r0, r0, fp
 8005566:	4303      	orrs	r3, r0
 8005568:	9301      	str	r3, [sp, #4]
 800556a:	f10b 0b04 	add.w	fp, fp, #4
 800556e:	9b05      	ldr	r3, [sp, #20]
 8005570:	e00d      	b.n	800558e <__gethex+0x26e>
 8005572:	9b05      	ldr	r3, [sp, #20]
 8005574:	9a08      	ldr	r2, [sp, #32]
 8005576:	4413      	add	r3, r2
 8005578:	42bb      	cmp	r3, r7
 800557a:	d3e0      	bcc.n	800553e <__gethex+0x21e>
 800557c:	4618      	mov	r0, r3
 800557e:	4652      	mov	r2, sl
 8005580:	9903      	ldr	r1, [sp, #12]
 8005582:	9309      	str	r3, [sp, #36]	; 0x24
 8005584:	f001 fa3a 	bl	80069fc <strncmp>
 8005588:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800558a:	2800      	cmp	r0, #0
 800558c:	d1d7      	bne.n	800553e <__gethex+0x21e>
 800558e:	461e      	mov	r6, r3
 8005590:	e78c      	b.n	80054ac <__gethex+0x18c>
 8005592:	f04f 0a03 	mov.w	sl, #3
 8005596:	e7b9      	b.n	800550c <__gethex+0x1ec>
 8005598:	da09      	bge.n	80055ae <__gethex+0x28e>
 800559a:	1bf7      	subs	r7, r6, r7
 800559c:	4621      	mov	r1, r4
 800559e:	463a      	mov	r2, r7
 80055a0:	9802      	ldr	r0, [sp, #8]
 80055a2:	f000 fc4d 	bl	8005e40 <__lshift>
 80055a6:	4604      	mov	r4, r0
 80055a8:	1bed      	subs	r5, r5, r7
 80055aa:	f100 0914 	add.w	r9, r0, #20
 80055ae:	f04f 0a00 	mov.w	sl, #0
 80055b2:	e7b0      	b.n	8005516 <__gethex+0x1f6>
 80055b4:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80055b8:	42a8      	cmp	r0, r5
 80055ba:	dd71      	ble.n	80056a0 <__gethex+0x380>
 80055bc:	1b45      	subs	r5, r0, r5
 80055be:	42ae      	cmp	r6, r5
 80055c0:	dc34      	bgt.n	800562c <__gethex+0x30c>
 80055c2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80055c6:	2b02      	cmp	r3, #2
 80055c8:	d028      	beq.n	800561c <__gethex+0x2fc>
 80055ca:	2b03      	cmp	r3, #3
 80055cc:	d02a      	beq.n	8005624 <__gethex+0x304>
 80055ce:	2b01      	cmp	r3, #1
 80055d0:	d115      	bne.n	80055fe <__gethex+0x2de>
 80055d2:	42ae      	cmp	r6, r5
 80055d4:	d113      	bne.n	80055fe <__gethex+0x2de>
 80055d6:	2e01      	cmp	r6, #1
 80055d8:	d10b      	bne.n	80055f2 <__gethex+0x2d2>
 80055da:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80055de:	9a06      	ldr	r2, [sp, #24]
 80055e0:	2762      	movs	r7, #98	; 0x62
 80055e2:	6013      	str	r3, [r2, #0]
 80055e4:	2301      	movs	r3, #1
 80055e6:	6123      	str	r3, [r4, #16]
 80055e8:	f8c9 3000 	str.w	r3, [r9]
 80055ec:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80055ee:	601c      	str	r4, [r3, #0]
 80055f0:	e728      	b.n	8005444 <__gethex+0x124>
 80055f2:	4620      	mov	r0, r4
 80055f4:	1e71      	subs	r1, r6, #1
 80055f6:	f000 fe62 	bl	80062be <__any_on>
 80055fa:	2800      	cmp	r0, #0
 80055fc:	d1ed      	bne.n	80055da <__gethex+0x2ba>
 80055fe:	4621      	mov	r1, r4
 8005600:	9802      	ldr	r0, [sp, #8]
 8005602:	f000 fa05 	bl	8005a10 <_Bfree>
 8005606:	2300      	movs	r3, #0
 8005608:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800560a:	2750      	movs	r7, #80	; 0x50
 800560c:	6013      	str	r3, [r2, #0]
 800560e:	e719      	b.n	8005444 <__gethex+0x124>
 8005610:	0800770c 	.word	0x0800770c
 8005614:	08007691 	.word	0x08007691
 8005618:	080076a2 	.word	0x080076a2
 800561c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800561e:	2b00      	cmp	r3, #0
 8005620:	d1ed      	bne.n	80055fe <__gethex+0x2de>
 8005622:	e7da      	b.n	80055da <__gethex+0x2ba>
 8005624:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005626:	2b00      	cmp	r3, #0
 8005628:	d1d7      	bne.n	80055da <__gethex+0x2ba>
 800562a:	e7e8      	b.n	80055fe <__gethex+0x2de>
 800562c:	1e6f      	subs	r7, r5, #1
 800562e:	f1ba 0f00 	cmp.w	sl, #0
 8005632:	d132      	bne.n	800569a <__gethex+0x37a>
 8005634:	b127      	cbz	r7, 8005640 <__gethex+0x320>
 8005636:	4639      	mov	r1, r7
 8005638:	4620      	mov	r0, r4
 800563a:	f000 fe40 	bl	80062be <__any_on>
 800563e:	4682      	mov	sl, r0
 8005640:	2101      	movs	r1, #1
 8005642:	117b      	asrs	r3, r7, #5
 8005644:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8005648:	f007 071f 	and.w	r7, r7, #31
 800564c:	fa01 f707 	lsl.w	r7, r1, r7
 8005650:	421f      	tst	r7, r3
 8005652:	f04f 0702 	mov.w	r7, #2
 8005656:	4629      	mov	r1, r5
 8005658:	4620      	mov	r0, r4
 800565a:	bf18      	it	ne
 800565c:	f04a 0a02 	orrne.w	sl, sl, #2
 8005660:	1b76      	subs	r6, r6, r5
 8005662:	f7ff fdf5 	bl	8005250 <rshift>
 8005666:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800566a:	f1ba 0f00 	cmp.w	sl, #0
 800566e:	d048      	beq.n	8005702 <__gethex+0x3e2>
 8005670:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8005674:	2b02      	cmp	r3, #2
 8005676:	d015      	beq.n	80056a4 <__gethex+0x384>
 8005678:	2b03      	cmp	r3, #3
 800567a:	d017      	beq.n	80056ac <__gethex+0x38c>
 800567c:	2b01      	cmp	r3, #1
 800567e:	d109      	bne.n	8005694 <__gethex+0x374>
 8005680:	f01a 0f02 	tst.w	sl, #2
 8005684:	d006      	beq.n	8005694 <__gethex+0x374>
 8005686:	f8d9 0000 	ldr.w	r0, [r9]
 800568a:	ea4a 0a00 	orr.w	sl, sl, r0
 800568e:	f01a 0f01 	tst.w	sl, #1
 8005692:	d10e      	bne.n	80056b2 <__gethex+0x392>
 8005694:	f047 0710 	orr.w	r7, r7, #16
 8005698:	e033      	b.n	8005702 <__gethex+0x3e2>
 800569a:	f04f 0a01 	mov.w	sl, #1
 800569e:	e7cf      	b.n	8005640 <__gethex+0x320>
 80056a0:	2701      	movs	r7, #1
 80056a2:	e7e2      	b.n	800566a <__gethex+0x34a>
 80056a4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80056a6:	f1c3 0301 	rsb	r3, r3, #1
 80056aa:	9315      	str	r3, [sp, #84]	; 0x54
 80056ac:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d0f0      	beq.n	8005694 <__gethex+0x374>
 80056b2:	f04f 0c00 	mov.w	ip, #0
 80056b6:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80056ba:	f104 0314 	add.w	r3, r4, #20
 80056be:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80056c2:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80056c6:	4618      	mov	r0, r3
 80056c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80056cc:	f1b2 3fff 	cmp.w	r2, #4294967295
 80056d0:	d01c      	beq.n	800570c <__gethex+0x3ec>
 80056d2:	3201      	adds	r2, #1
 80056d4:	6002      	str	r2, [r0, #0]
 80056d6:	2f02      	cmp	r7, #2
 80056d8:	f104 0314 	add.w	r3, r4, #20
 80056dc:	d13d      	bne.n	800575a <__gethex+0x43a>
 80056de:	f8d8 2000 	ldr.w	r2, [r8]
 80056e2:	3a01      	subs	r2, #1
 80056e4:	42b2      	cmp	r2, r6
 80056e6:	d10a      	bne.n	80056fe <__gethex+0x3de>
 80056e8:	2201      	movs	r2, #1
 80056ea:	1171      	asrs	r1, r6, #5
 80056ec:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80056f0:	f006 061f 	and.w	r6, r6, #31
 80056f4:	fa02 f606 	lsl.w	r6, r2, r6
 80056f8:	421e      	tst	r6, r3
 80056fa:	bf18      	it	ne
 80056fc:	4617      	movne	r7, r2
 80056fe:	f047 0720 	orr.w	r7, r7, #32
 8005702:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005704:	601c      	str	r4, [r3, #0]
 8005706:	9b06      	ldr	r3, [sp, #24]
 8005708:	601d      	str	r5, [r3, #0]
 800570a:	e69b      	b.n	8005444 <__gethex+0x124>
 800570c:	4299      	cmp	r1, r3
 800570e:	f843 cc04 	str.w	ip, [r3, #-4]
 8005712:	d8d8      	bhi.n	80056c6 <__gethex+0x3a6>
 8005714:	68a3      	ldr	r3, [r4, #8]
 8005716:	459b      	cmp	fp, r3
 8005718:	db17      	blt.n	800574a <__gethex+0x42a>
 800571a:	6861      	ldr	r1, [r4, #4]
 800571c:	9802      	ldr	r0, [sp, #8]
 800571e:	3101      	adds	r1, #1
 8005720:	f000 f936 	bl	8005990 <_Balloc>
 8005724:	4681      	mov	r9, r0
 8005726:	b918      	cbnz	r0, 8005730 <__gethex+0x410>
 8005728:	4602      	mov	r2, r0
 800572a:	2184      	movs	r1, #132	; 0x84
 800572c:	4b19      	ldr	r3, [pc, #100]	; (8005794 <__gethex+0x474>)
 800572e:	e6ac      	b.n	800548a <__gethex+0x16a>
 8005730:	6922      	ldr	r2, [r4, #16]
 8005732:	f104 010c 	add.w	r1, r4, #12
 8005736:	3202      	adds	r2, #2
 8005738:	0092      	lsls	r2, r2, #2
 800573a:	300c      	adds	r0, #12
 800573c:	f000 f91a 	bl	8005974 <memcpy>
 8005740:	4621      	mov	r1, r4
 8005742:	9802      	ldr	r0, [sp, #8]
 8005744:	f000 f964 	bl	8005a10 <_Bfree>
 8005748:	464c      	mov	r4, r9
 800574a:	6923      	ldr	r3, [r4, #16]
 800574c:	1c5a      	adds	r2, r3, #1
 800574e:	6122      	str	r2, [r4, #16]
 8005750:	2201      	movs	r2, #1
 8005752:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005756:	615a      	str	r2, [r3, #20]
 8005758:	e7bd      	b.n	80056d6 <__gethex+0x3b6>
 800575a:	6922      	ldr	r2, [r4, #16]
 800575c:	455a      	cmp	r2, fp
 800575e:	dd0b      	ble.n	8005778 <__gethex+0x458>
 8005760:	2101      	movs	r1, #1
 8005762:	4620      	mov	r0, r4
 8005764:	f7ff fd74 	bl	8005250 <rshift>
 8005768:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800576c:	3501      	adds	r5, #1
 800576e:	42ab      	cmp	r3, r5
 8005770:	f6ff aed5 	blt.w	800551e <__gethex+0x1fe>
 8005774:	2701      	movs	r7, #1
 8005776:	e7c2      	b.n	80056fe <__gethex+0x3de>
 8005778:	f016 061f 	ands.w	r6, r6, #31
 800577c:	d0fa      	beq.n	8005774 <__gethex+0x454>
 800577e:	449a      	add	sl, r3
 8005780:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8005784:	f000 f9fa 	bl	8005b7c <__hi0bits>
 8005788:	f1c6 0620 	rsb	r6, r6, #32
 800578c:	42b0      	cmp	r0, r6
 800578e:	dbe7      	blt.n	8005760 <__gethex+0x440>
 8005790:	e7f0      	b.n	8005774 <__gethex+0x454>
 8005792:	bf00      	nop
 8005794:	08007691 	.word	0x08007691

08005798 <L_shift>:
 8005798:	f1c2 0208 	rsb	r2, r2, #8
 800579c:	0092      	lsls	r2, r2, #2
 800579e:	b570      	push	{r4, r5, r6, lr}
 80057a0:	f1c2 0620 	rsb	r6, r2, #32
 80057a4:	6843      	ldr	r3, [r0, #4]
 80057a6:	6804      	ldr	r4, [r0, #0]
 80057a8:	fa03 f506 	lsl.w	r5, r3, r6
 80057ac:	432c      	orrs	r4, r5
 80057ae:	40d3      	lsrs	r3, r2
 80057b0:	6004      	str	r4, [r0, #0]
 80057b2:	f840 3f04 	str.w	r3, [r0, #4]!
 80057b6:	4288      	cmp	r0, r1
 80057b8:	d3f4      	bcc.n	80057a4 <L_shift+0xc>
 80057ba:	bd70      	pop	{r4, r5, r6, pc}

080057bc <__match>:
 80057bc:	b530      	push	{r4, r5, lr}
 80057be:	6803      	ldr	r3, [r0, #0]
 80057c0:	3301      	adds	r3, #1
 80057c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80057c6:	b914      	cbnz	r4, 80057ce <__match+0x12>
 80057c8:	6003      	str	r3, [r0, #0]
 80057ca:	2001      	movs	r0, #1
 80057cc:	bd30      	pop	{r4, r5, pc}
 80057ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80057d2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80057d6:	2d19      	cmp	r5, #25
 80057d8:	bf98      	it	ls
 80057da:	3220      	addls	r2, #32
 80057dc:	42a2      	cmp	r2, r4
 80057de:	d0f0      	beq.n	80057c2 <__match+0x6>
 80057e0:	2000      	movs	r0, #0
 80057e2:	e7f3      	b.n	80057cc <__match+0x10>

080057e4 <__hexnan>:
 80057e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057e8:	2500      	movs	r5, #0
 80057ea:	680b      	ldr	r3, [r1, #0]
 80057ec:	4682      	mov	sl, r0
 80057ee:	115e      	asrs	r6, r3, #5
 80057f0:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80057f4:	f013 031f 	ands.w	r3, r3, #31
 80057f8:	bf18      	it	ne
 80057fa:	3604      	addne	r6, #4
 80057fc:	1f37      	subs	r7, r6, #4
 80057fe:	4690      	mov	r8, r2
 8005800:	46b9      	mov	r9, r7
 8005802:	463c      	mov	r4, r7
 8005804:	46ab      	mov	fp, r5
 8005806:	b087      	sub	sp, #28
 8005808:	6801      	ldr	r1, [r0, #0]
 800580a:	9301      	str	r3, [sp, #4]
 800580c:	f846 5c04 	str.w	r5, [r6, #-4]
 8005810:	9502      	str	r5, [sp, #8]
 8005812:	784a      	ldrb	r2, [r1, #1]
 8005814:	1c4b      	adds	r3, r1, #1
 8005816:	9303      	str	r3, [sp, #12]
 8005818:	b342      	cbz	r2, 800586c <__hexnan+0x88>
 800581a:	4610      	mov	r0, r2
 800581c:	9105      	str	r1, [sp, #20]
 800581e:	9204      	str	r2, [sp, #16]
 8005820:	f7ff fd69 	bl	80052f6 <__hexdig_fun>
 8005824:	2800      	cmp	r0, #0
 8005826:	d14f      	bne.n	80058c8 <__hexnan+0xe4>
 8005828:	9a04      	ldr	r2, [sp, #16]
 800582a:	9905      	ldr	r1, [sp, #20]
 800582c:	2a20      	cmp	r2, #32
 800582e:	d818      	bhi.n	8005862 <__hexnan+0x7e>
 8005830:	9b02      	ldr	r3, [sp, #8]
 8005832:	459b      	cmp	fp, r3
 8005834:	dd13      	ble.n	800585e <__hexnan+0x7a>
 8005836:	454c      	cmp	r4, r9
 8005838:	d206      	bcs.n	8005848 <__hexnan+0x64>
 800583a:	2d07      	cmp	r5, #7
 800583c:	dc04      	bgt.n	8005848 <__hexnan+0x64>
 800583e:	462a      	mov	r2, r5
 8005840:	4649      	mov	r1, r9
 8005842:	4620      	mov	r0, r4
 8005844:	f7ff ffa8 	bl	8005798 <L_shift>
 8005848:	4544      	cmp	r4, r8
 800584a:	d950      	bls.n	80058ee <__hexnan+0x10a>
 800584c:	2300      	movs	r3, #0
 800584e:	f1a4 0904 	sub.w	r9, r4, #4
 8005852:	f844 3c04 	str.w	r3, [r4, #-4]
 8005856:	461d      	mov	r5, r3
 8005858:	464c      	mov	r4, r9
 800585a:	f8cd b008 	str.w	fp, [sp, #8]
 800585e:	9903      	ldr	r1, [sp, #12]
 8005860:	e7d7      	b.n	8005812 <__hexnan+0x2e>
 8005862:	2a29      	cmp	r2, #41	; 0x29
 8005864:	d156      	bne.n	8005914 <__hexnan+0x130>
 8005866:	3102      	adds	r1, #2
 8005868:	f8ca 1000 	str.w	r1, [sl]
 800586c:	f1bb 0f00 	cmp.w	fp, #0
 8005870:	d050      	beq.n	8005914 <__hexnan+0x130>
 8005872:	454c      	cmp	r4, r9
 8005874:	d206      	bcs.n	8005884 <__hexnan+0xa0>
 8005876:	2d07      	cmp	r5, #7
 8005878:	dc04      	bgt.n	8005884 <__hexnan+0xa0>
 800587a:	462a      	mov	r2, r5
 800587c:	4649      	mov	r1, r9
 800587e:	4620      	mov	r0, r4
 8005880:	f7ff ff8a 	bl	8005798 <L_shift>
 8005884:	4544      	cmp	r4, r8
 8005886:	d934      	bls.n	80058f2 <__hexnan+0x10e>
 8005888:	4623      	mov	r3, r4
 800588a:	f1a8 0204 	sub.w	r2, r8, #4
 800588e:	f853 1b04 	ldr.w	r1, [r3], #4
 8005892:	429f      	cmp	r7, r3
 8005894:	f842 1f04 	str.w	r1, [r2, #4]!
 8005898:	d2f9      	bcs.n	800588e <__hexnan+0xaa>
 800589a:	1b3b      	subs	r3, r7, r4
 800589c:	f023 0303 	bic.w	r3, r3, #3
 80058a0:	3304      	adds	r3, #4
 80058a2:	3401      	adds	r4, #1
 80058a4:	3e03      	subs	r6, #3
 80058a6:	42b4      	cmp	r4, r6
 80058a8:	bf88      	it	hi
 80058aa:	2304      	movhi	r3, #4
 80058ac:	2200      	movs	r2, #0
 80058ae:	4443      	add	r3, r8
 80058b0:	f843 2b04 	str.w	r2, [r3], #4
 80058b4:	429f      	cmp	r7, r3
 80058b6:	d2fb      	bcs.n	80058b0 <__hexnan+0xcc>
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	b91b      	cbnz	r3, 80058c4 <__hexnan+0xe0>
 80058bc:	4547      	cmp	r7, r8
 80058be:	d127      	bne.n	8005910 <__hexnan+0x12c>
 80058c0:	2301      	movs	r3, #1
 80058c2:	603b      	str	r3, [r7, #0]
 80058c4:	2005      	movs	r0, #5
 80058c6:	e026      	b.n	8005916 <__hexnan+0x132>
 80058c8:	3501      	adds	r5, #1
 80058ca:	2d08      	cmp	r5, #8
 80058cc:	f10b 0b01 	add.w	fp, fp, #1
 80058d0:	dd06      	ble.n	80058e0 <__hexnan+0xfc>
 80058d2:	4544      	cmp	r4, r8
 80058d4:	d9c3      	bls.n	800585e <__hexnan+0x7a>
 80058d6:	2300      	movs	r3, #0
 80058d8:	2501      	movs	r5, #1
 80058da:	f844 3c04 	str.w	r3, [r4, #-4]
 80058de:	3c04      	subs	r4, #4
 80058e0:	6822      	ldr	r2, [r4, #0]
 80058e2:	f000 000f 	and.w	r0, r0, #15
 80058e6:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80058ea:	6022      	str	r2, [r4, #0]
 80058ec:	e7b7      	b.n	800585e <__hexnan+0x7a>
 80058ee:	2508      	movs	r5, #8
 80058f0:	e7b5      	b.n	800585e <__hexnan+0x7a>
 80058f2:	9b01      	ldr	r3, [sp, #4]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d0df      	beq.n	80058b8 <__hexnan+0xd4>
 80058f8:	f04f 32ff 	mov.w	r2, #4294967295
 80058fc:	f1c3 0320 	rsb	r3, r3, #32
 8005900:	fa22 f303 	lsr.w	r3, r2, r3
 8005904:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8005908:	401a      	ands	r2, r3
 800590a:	f846 2c04 	str.w	r2, [r6, #-4]
 800590e:	e7d3      	b.n	80058b8 <__hexnan+0xd4>
 8005910:	3f04      	subs	r7, #4
 8005912:	e7d1      	b.n	80058b8 <__hexnan+0xd4>
 8005914:	2004      	movs	r0, #4
 8005916:	b007      	add	sp, #28
 8005918:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800591c <_localeconv_r>:
 800591c:	4800      	ldr	r0, [pc, #0]	; (8005920 <_localeconv_r+0x4>)
 800591e:	4770      	bx	lr
 8005920:	20000164 	.word	0x20000164

08005924 <malloc>:
 8005924:	4b02      	ldr	r3, [pc, #8]	; (8005930 <malloc+0xc>)
 8005926:	4601      	mov	r1, r0
 8005928:	6818      	ldr	r0, [r3, #0]
 800592a:	f000 bd43 	b.w	80063b4 <_malloc_r>
 800592e:	bf00      	nop
 8005930:	2000000c 	.word	0x2000000c

08005934 <__ascii_mbtowc>:
 8005934:	b082      	sub	sp, #8
 8005936:	b901      	cbnz	r1, 800593a <__ascii_mbtowc+0x6>
 8005938:	a901      	add	r1, sp, #4
 800593a:	b142      	cbz	r2, 800594e <__ascii_mbtowc+0x1a>
 800593c:	b14b      	cbz	r3, 8005952 <__ascii_mbtowc+0x1e>
 800593e:	7813      	ldrb	r3, [r2, #0]
 8005940:	600b      	str	r3, [r1, #0]
 8005942:	7812      	ldrb	r2, [r2, #0]
 8005944:	1e10      	subs	r0, r2, #0
 8005946:	bf18      	it	ne
 8005948:	2001      	movne	r0, #1
 800594a:	b002      	add	sp, #8
 800594c:	4770      	bx	lr
 800594e:	4610      	mov	r0, r2
 8005950:	e7fb      	b.n	800594a <__ascii_mbtowc+0x16>
 8005952:	f06f 0001 	mvn.w	r0, #1
 8005956:	e7f8      	b.n	800594a <__ascii_mbtowc+0x16>

08005958 <memchr>:
 8005958:	4603      	mov	r3, r0
 800595a:	b510      	push	{r4, lr}
 800595c:	b2c9      	uxtb	r1, r1
 800595e:	4402      	add	r2, r0
 8005960:	4293      	cmp	r3, r2
 8005962:	4618      	mov	r0, r3
 8005964:	d101      	bne.n	800596a <memchr+0x12>
 8005966:	2000      	movs	r0, #0
 8005968:	e003      	b.n	8005972 <memchr+0x1a>
 800596a:	7804      	ldrb	r4, [r0, #0]
 800596c:	3301      	adds	r3, #1
 800596e:	428c      	cmp	r4, r1
 8005970:	d1f6      	bne.n	8005960 <memchr+0x8>
 8005972:	bd10      	pop	{r4, pc}

08005974 <memcpy>:
 8005974:	440a      	add	r2, r1
 8005976:	4291      	cmp	r1, r2
 8005978:	f100 33ff 	add.w	r3, r0, #4294967295
 800597c:	d100      	bne.n	8005980 <memcpy+0xc>
 800597e:	4770      	bx	lr
 8005980:	b510      	push	{r4, lr}
 8005982:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005986:	4291      	cmp	r1, r2
 8005988:	f803 4f01 	strb.w	r4, [r3, #1]!
 800598c:	d1f9      	bne.n	8005982 <memcpy+0xe>
 800598e:	bd10      	pop	{r4, pc}

08005990 <_Balloc>:
 8005990:	b570      	push	{r4, r5, r6, lr}
 8005992:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005994:	4604      	mov	r4, r0
 8005996:	460d      	mov	r5, r1
 8005998:	b976      	cbnz	r6, 80059b8 <_Balloc+0x28>
 800599a:	2010      	movs	r0, #16
 800599c:	f7ff ffc2 	bl	8005924 <malloc>
 80059a0:	4602      	mov	r2, r0
 80059a2:	6260      	str	r0, [r4, #36]	; 0x24
 80059a4:	b920      	cbnz	r0, 80059b0 <_Balloc+0x20>
 80059a6:	2166      	movs	r1, #102	; 0x66
 80059a8:	4b17      	ldr	r3, [pc, #92]	; (8005a08 <_Balloc+0x78>)
 80059aa:	4818      	ldr	r0, [pc, #96]	; (8005a0c <_Balloc+0x7c>)
 80059ac:	f7fe fda2 	bl	80044f4 <__assert_func>
 80059b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80059b4:	6006      	str	r6, [r0, #0]
 80059b6:	60c6      	str	r6, [r0, #12]
 80059b8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80059ba:	68f3      	ldr	r3, [r6, #12]
 80059bc:	b183      	cbz	r3, 80059e0 <_Balloc+0x50>
 80059be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80059c0:	68db      	ldr	r3, [r3, #12]
 80059c2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80059c6:	b9b8      	cbnz	r0, 80059f8 <_Balloc+0x68>
 80059c8:	2101      	movs	r1, #1
 80059ca:	fa01 f605 	lsl.w	r6, r1, r5
 80059ce:	1d72      	adds	r2, r6, #5
 80059d0:	4620      	mov	r0, r4
 80059d2:	0092      	lsls	r2, r2, #2
 80059d4:	f000 fc94 	bl	8006300 <_calloc_r>
 80059d8:	b160      	cbz	r0, 80059f4 <_Balloc+0x64>
 80059da:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80059de:	e00e      	b.n	80059fe <_Balloc+0x6e>
 80059e0:	2221      	movs	r2, #33	; 0x21
 80059e2:	2104      	movs	r1, #4
 80059e4:	4620      	mov	r0, r4
 80059e6:	f000 fc8b 	bl	8006300 <_calloc_r>
 80059ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80059ec:	60f0      	str	r0, [r6, #12]
 80059ee:	68db      	ldr	r3, [r3, #12]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d1e4      	bne.n	80059be <_Balloc+0x2e>
 80059f4:	2000      	movs	r0, #0
 80059f6:	bd70      	pop	{r4, r5, r6, pc}
 80059f8:	6802      	ldr	r2, [r0, #0]
 80059fa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80059fe:	2300      	movs	r3, #0
 8005a00:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005a04:	e7f7      	b.n	80059f6 <_Balloc+0x66>
 8005a06:	bf00      	nop
 8005a08:	08007470 	.word	0x08007470
 8005a0c:	08007720 	.word	0x08007720

08005a10 <_Bfree>:
 8005a10:	b570      	push	{r4, r5, r6, lr}
 8005a12:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005a14:	4605      	mov	r5, r0
 8005a16:	460c      	mov	r4, r1
 8005a18:	b976      	cbnz	r6, 8005a38 <_Bfree+0x28>
 8005a1a:	2010      	movs	r0, #16
 8005a1c:	f7ff ff82 	bl	8005924 <malloc>
 8005a20:	4602      	mov	r2, r0
 8005a22:	6268      	str	r0, [r5, #36]	; 0x24
 8005a24:	b920      	cbnz	r0, 8005a30 <_Bfree+0x20>
 8005a26:	218a      	movs	r1, #138	; 0x8a
 8005a28:	4b08      	ldr	r3, [pc, #32]	; (8005a4c <_Bfree+0x3c>)
 8005a2a:	4809      	ldr	r0, [pc, #36]	; (8005a50 <_Bfree+0x40>)
 8005a2c:	f7fe fd62 	bl	80044f4 <__assert_func>
 8005a30:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005a34:	6006      	str	r6, [r0, #0]
 8005a36:	60c6      	str	r6, [r0, #12]
 8005a38:	b13c      	cbz	r4, 8005a4a <_Bfree+0x3a>
 8005a3a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005a3c:	6862      	ldr	r2, [r4, #4]
 8005a3e:	68db      	ldr	r3, [r3, #12]
 8005a40:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005a44:	6021      	str	r1, [r4, #0]
 8005a46:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005a4a:	bd70      	pop	{r4, r5, r6, pc}
 8005a4c:	08007470 	.word	0x08007470
 8005a50:	08007720 	.word	0x08007720

08005a54 <__multadd>:
 8005a54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a58:	4698      	mov	r8, r3
 8005a5a:	460c      	mov	r4, r1
 8005a5c:	2300      	movs	r3, #0
 8005a5e:	690e      	ldr	r6, [r1, #16]
 8005a60:	4607      	mov	r7, r0
 8005a62:	f101 0014 	add.w	r0, r1, #20
 8005a66:	6805      	ldr	r5, [r0, #0]
 8005a68:	3301      	adds	r3, #1
 8005a6a:	b2a9      	uxth	r1, r5
 8005a6c:	fb02 8101 	mla	r1, r2, r1, r8
 8005a70:	0c2d      	lsrs	r5, r5, #16
 8005a72:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8005a76:	fb02 c505 	mla	r5, r2, r5, ip
 8005a7a:	b289      	uxth	r1, r1
 8005a7c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8005a80:	429e      	cmp	r6, r3
 8005a82:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8005a86:	f840 1b04 	str.w	r1, [r0], #4
 8005a8a:	dcec      	bgt.n	8005a66 <__multadd+0x12>
 8005a8c:	f1b8 0f00 	cmp.w	r8, #0
 8005a90:	d022      	beq.n	8005ad8 <__multadd+0x84>
 8005a92:	68a3      	ldr	r3, [r4, #8]
 8005a94:	42b3      	cmp	r3, r6
 8005a96:	dc19      	bgt.n	8005acc <__multadd+0x78>
 8005a98:	6861      	ldr	r1, [r4, #4]
 8005a9a:	4638      	mov	r0, r7
 8005a9c:	3101      	adds	r1, #1
 8005a9e:	f7ff ff77 	bl	8005990 <_Balloc>
 8005aa2:	4605      	mov	r5, r0
 8005aa4:	b928      	cbnz	r0, 8005ab2 <__multadd+0x5e>
 8005aa6:	4602      	mov	r2, r0
 8005aa8:	21b5      	movs	r1, #181	; 0xb5
 8005aaa:	4b0d      	ldr	r3, [pc, #52]	; (8005ae0 <__multadd+0x8c>)
 8005aac:	480d      	ldr	r0, [pc, #52]	; (8005ae4 <__multadd+0x90>)
 8005aae:	f7fe fd21 	bl	80044f4 <__assert_func>
 8005ab2:	6922      	ldr	r2, [r4, #16]
 8005ab4:	f104 010c 	add.w	r1, r4, #12
 8005ab8:	3202      	adds	r2, #2
 8005aba:	0092      	lsls	r2, r2, #2
 8005abc:	300c      	adds	r0, #12
 8005abe:	f7ff ff59 	bl	8005974 <memcpy>
 8005ac2:	4621      	mov	r1, r4
 8005ac4:	4638      	mov	r0, r7
 8005ac6:	f7ff ffa3 	bl	8005a10 <_Bfree>
 8005aca:	462c      	mov	r4, r5
 8005acc:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8005ad0:	3601      	adds	r6, #1
 8005ad2:	f8c3 8014 	str.w	r8, [r3, #20]
 8005ad6:	6126      	str	r6, [r4, #16]
 8005ad8:	4620      	mov	r0, r4
 8005ada:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005ade:	bf00      	nop
 8005ae0:	08007691 	.word	0x08007691
 8005ae4:	08007720 	.word	0x08007720

08005ae8 <__s2b>:
 8005ae8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005aec:	4615      	mov	r5, r2
 8005aee:	2209      	movs	r2, #9
 8005af0:	461f      	mov	r7, r3
 8005af2:	3308      	adds	r3, #8
 8005af4:	460c      	mov	r4, r1
 8005af6:	fb93 f3f2 	sdiv	r3, r3, r2
 8005afa:	4606      	mov	r6, r0
 8005afc:	2201      	movs	r2, #1
 8005afe:	2100      	movs	r1, #0
 8005b00:	429a      	cmp	r2, r3
 8005b02:	db09      	blt.n	8005b18 <__s2b+0x30>
 8005b04:	4630      	mov	r0, r6
 8005b06:	f7ff ff43 	bl	8005990 <_Balloc>
 8005b0a:	b940      	cbnz	r0, 8005b1e <__s2b+0x36>
 8005b0c:	4602      	mov	r2, r0
 8005b0e:	21ce      	movs	r1, #206	; 0xce
 8005b10:	4b18      	ldr	r3, [pc, #96]	; (8005b74 <__s2b+0x8c>)
 8005b12:	4819      	ldr	r0, [pc, #100]	; (8005b78 <__s2b+0x90>)
 8005b14:	f7fe fcee 	bl	80044f4 <__assert_func>
 8005b18:	0052      	lsls	r2, r2, #1
 8005b1a:	3101      	adds	r1, #1
 8005b1c:	e7f0      	b.n	8005b00 <__s2b+0x18>
 8005b1e:	9b08      	ldr	r3, [sp, #32]
 8005b20:	2d09      	cmp	r5, #9
 8005b22:	6143      	str	r3, [r0, #20]
 8005b24:	f04f 0301 	mov.w	r3, #1
 8005b28:	6103      	str	r3, [r0, #16]
 8005b2a:	dd16      	ble.n	8005b5a <__s2b+0x72>
 8005b2c:	f104 0909 	add.w	r9, r4, #9
 8005b30:	46c8      	mov	r8, r9
 8005b32:	442c      	add	r4, r5
 8005b34:	f818 3b01 	ldrb.w	r3, [r8], #1
 8005b38:	4601      	mov	r1, r0
 8005b3a:	220a      	movs	r2, #10
 8005b3c:	4630      	mov	r0, r6
 8005b3e:	3b30      	subs	r3, #48	; 0x30
 8005b40:	f7ff ff88 	bl	8005a54 <__multadd>
 8005b44:	45a0      	cmp	r8, r4
 8005b46:	d1f5      	bne.n	8005b34 <__s2b+0x4c>
 8005b48:	f1a5 0408 	sub.w	r4, r5, #8
 8005b4c:	444c      	add	r4, r9
 8005b4e:	1b2d      	subs	r5, r5, r4
 8005b50:	1963      	adds	r3, r4, r5
 8005b52:	42bb      	cmp	r3, r7
 8005b54:	db04      	blt.n	8005b60 <__s2b+0x78>
 8005b56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b5a:	2509      	movs	r5, #9
 8005b5c:	340a      	adds	r4, #10
 8005b5e:	e7f6      	b.n	8005b4e <__s2b+0x66>
 8005b60:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005b64:	4601      	mov	r1, r0
 8005b66:	220a      	movs	r2, #10
 8005b68:	4630      	mov	r0, r6
 8005b6a:	3b30      	subs	r3, #48	; 0x30
 8005b6c:	f7ff ff72 	bl	8005a54 <__multadd>
 8005b70:	e7ee      	b.n	8005b50 <__s2b+0x68>
 8005b72:	bf00      	nop
 8005b74:	08007691 	.word	0x08007691
 8005b78:	08007720 	.word	0x08007720

08005b7c <__hi0bits>:
 8005b7c:	0c02      	lsrs	r2, r0, #16
 8005b7e:	0412      	lsls	r2, r2, #16
 8005b80:	4603      	mov	r3, r0
 8005b82:	b9ca      	cbnz	r2, 8005bb8 <__hi0bits+0x3c>
 8005b84:	0403      	lsls	r3, r0, #16
 8005b86:	2010      	movs	r0, #16
 8005b88:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8005b8c:	bf04      	itt	eq
 8005b8e:	021b      	lsleq	r3, r3, #8
 8005b90:	3008      	addeq	r0, #8
 8005b92:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8005b96:	bf04      	itt	eq
 8005b98:	011b      	lsleq	r3, r3, #4
 8005b9a:	3004      	addeq	r0, #4
 8005b9c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005ba0:	bf04      	itt	eq
 8005ba2:	009b      	lsleq	r3, r3, #2
 8005ba4:	3002      	addeq	r0, #2
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	db05      	blt.n	8005bb6 <__hi0bits+0x3a>
 8005baa:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8005bae:	f100 0001 	add.w	r0, r0, #1
 8005bb2:	bf08      	it	eq
 8005bb4:	2020      	moveq	r0, #32
 8005bb6:	4770      	bx	lr
 8005bb8:	2000      	movs	r0, #0
 8005bba:	e7e5      	b.n	8005b88 <__hi0bits+0xc>

08005bbc <__lo0bits>:
 8005bbc:	6803      	ldr	r3, [r0, #0]
 8005bbe:	4602      	mov	r2, r0
 8005bc0:	f013 0007 	ands.w	r0, r3, #7
 8005bc4:	d00b      	beq.n	8005bde <__lo0bits+0x22>
 8005bc6:	07d9      	lsls	r1, r3, #31
 8005bc8:	d422      	bmi.n	8005c10 <__lo0bits+0x54>
 8005bca:	0798      	lsls	r0, r3, #30
 8005bcc:	bf49      	itett	mi
 8005bce:	085b      	lsrmi	r3, r3, #1
 8005bd0:	089b      	lsrpl	r3, r3, #2
 8005bd2:	2001      	movmi	r0, #1
 8005bd4:	6013      	strmi	r3, [r2, #0]
 8005bd6:	bf5c      	itt	pl
 8005bd8:	2002      	movpl	r0, #2
 8005bda:	6013      	strpl	r3, [r2, #0]
 8005bdc:	4770      	bx	lr
 8005bde:	b299      	uxth	r1, r3
 8005be0:	b909      	cbnz	r1, 8005be6 <__lo0bits+0x2a>
 8005be2:	2010      	movs	r0, #16
 8005be4:	0c1b      	lsrs	r3, r3, #16
 8005be6:	f013 0fff 	tst.w	r3, #255	; 0xff
 8005bea:	bf04      	itt	eq
 8005bec:	0a1b      	lsreq	r3, r3, #8
 8005bee:	3008      	addeq	r0, #8
 8005bf0:	0719      	lsls	r1, r3, #28
 8005bf2:	bf04      	itt	eq
 8005bf4:	091b      	lsreq	r3, r3, #4
 8005bf6:	3004      	addeq	r0, #4
 8005bf8:	0799      	lsls	r1, r3, #30
 8005bfa:	bf04      	itt	eq
 8005bfc:	089b      	lsreq	r3, r3, #2
 8005bfe:	3002      	addeq	r0, #2
 8005c00:	07d9      	lsls	r1, r3, #31
 8005c02:	d403      	bmi.n	8005c0c <__lo0bits+0x50>
 8005c04:	085b      	lsrs	r3, r3, #1
 8005c06:	f100 0001 	add.w	r0, r0, #1
 8005c0a:	d003      	beq.n	8005c14 <__lo0bits+0x58>
 8005c0c:	6013      	str	r3, [r2, #0]
 8005c0e:	4770      	bx	lr
 8005c10:	2000      	movs	r0, #0
 8005c12:	4770      	bx	lr
 8005c14:	2020      	movs	r0, #32
 8005c16:	4770      	bx	lr

08005c18 <__i2b>:
 8005c18:	b510      	push	{r4, lr}
 8005c1a:	460c      	mov	r4, r1
 8005c1c:	2101      	movs	r1, #1
 8005c1e:	f7ff feb7 	bl	8005990 <_Balloc>
 8005c22:	4602      	mov	r2, r0
 8005c24:	b928      	cbnz	r0, 8005c32 <__i2b+0x1a>
 8005c26:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8005c2a:	4b04      	ldr	r3, [pc, #16]	; (8005c3c <__i2b+0x24>)
 8005c2c:	4804      	ldr	r0, [pc, #16]	; (8005c40 <__i2b+0x28>)
 8005c2e:	f7fe fc61 	bl	80044f4 <__assert_func>
 8005c32:	2301      	movs	r3, #1
 8005c34:	6144      	str	r4, [r0, #20]
 8005c36:	6103      	str	r3, [r0, #16]
 8005c38:	bd10      	pop	{r4, pc}
 8005c3a:	bf00      	nop
 8005c3c:	08007691 	.word	0x08007691
 8005c40:	08007720 	.word	0x08007720

08005c44 <__multiply>:
 8005c44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c48:	4614      	mov	r4, r2
 8005c4a:	690a      	ldr	r2, [r1, #16]
 8005c4c:	6923      	ldr	r3, [r4, #16]
 8005c4e:	460d      	mov	r5, r1
 8005c50:	429a      	cmp	r2, r3
 8005c52:	bfbe      	ittt	lt
 8005c54:	460b      	movlt	r3, r1
 8005c56:	4625      	movlt	r5, r4
 8005c58:	461c      	movlt	r4, r3
 8005c5a:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8005c5e:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8005c62:	68ab      	ldr	r3, [r5, #8]
 8005c64:	6869      	ldr	r1, [r5, #4]
 8005c66:	eb0a 0709 	add.w	r7, sl, r9
 8005c6a:	42bb      	cmp	r3, r7
 8005c6c:	b085      	sub	sp, #20
 8005c6e:	bfb8      	it	lt
 8005c70:	3101      	addlt	r1, #1
 8005c72:	f7ff fe8d 	bl	8005990 <_Balloc>
 8005c76:	b930      	cbnz	r0, 8005c86 <__multiply+0x42>
 8005c78:	4602      	mov	r2, r0
 8005c7a:	f240 115d 	movw	r1, #349	; 0x15d
 8005c7e:	4b41      	ldr	r3, [pc, #260]	; (8005d84 <__multiply+0x140>)
 8005c80:	4841      	ldr	r0, [pc, #260]	; (8005d88 <__multiply+0x144>)
 8005c82:	f7fe fc37 	bl	80044f4 <__assert_func>
 8005c86:	f100 0614 	add.w	r6, r0, #20
 8005c8a:	4633      	mov	r3, r6
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8005c92:	4543      	cmp	r3, r8
 8005c94:	d31e      	bcc.n	8005cd4 <__multiply+0x90>
 8005c96:	f105 0c14 	add.w	ip, r5, #20
 8005c9a:	f104 0314 	add.w	r3, r4, #20
 8005c9e:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8005ca2:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8005ca6:	9202      	str	r2, [sp, #8]
 8005ca8:	ebac 0205 	sub.w	r2, ip, r5
 8005cac:	3a15      	subs	r2, #21
 8005cae:	f022 0203 	bic.w	r2, r2, #3
 8005cb2:	3204      	adds	r2, #4
 8005cb4:	f105 0115 	add.w	r1, r5, #21
 8005cb8:	458c      	cmp	ip, r1
 8005cba:	bf38      	it	cc
 8005cbc:	2204      	movcc	r2, #4
 8005cbe:	9201      	str	r2, [sp, #4]
 8005cc0:	9a02      	ldr	r2, [sp, #8]
 8005cc2:	9303      	str	r3, [sp, #12]
 8005cc4:	429a      	cmp	r2, r3
 8005cc6:	d808      	bhi.n	8005cda <__multiply+0x96>
 8005cc8:	2f00      	cmp	r7, #0
 8005cca:	dc55      	bgt.n	8005d78 <__multiply+0x134>
 8005ccc:	6107      	str	r7, [r0, #16]
 8005cce:	b005      	add	sp, #20
 8005cd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005cd4:	f843 2b04 	str.w	r2, [r3], #4
 8005cd8:	e7db      	b.n	8005c92 <__multiply+0x4e>
 8005cda:	f8b3 a000 	ldrh.w	sl, [r3]
 8005cde:	f1ba 0f00 	cmp.w	sl, #0
 8005ce2:	d020      	beq.n	8005d26 <__multiply+0xe2>
 8005ce4:	46b1      	mov	r9, r6
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	f105 0e14 	add.w	lr, r5, #20
 8005cec:	f85e 4b04 	ldr.w	r4, [lr], #4
 8005cf0:	f8d9 b000 	ldr.w	fp, [r9]
 8005cf4:	b2a1      	uxth	r1, r4
 8005cf6:	fa1f fb8b 	uxth.w	fp, fp
 8005cfa:	fb0a b101 	mla	r1, sl, r1, fp
 8005cfe:	4411      	add	r1, r2
 8005d00:	f8d9 2000 	ldr.w	r2, [r9]
 8005d04:	0c24      	lsrs	r4, r4, #16
 8005d06:	0c12      	lsrs	r2, r2, #16
 8005d08:	fb0a 2404 	mla	r4, sl, r4, r2
 8005d0c:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8005d10:	b289      	uxth	r1, r1
 8005d12:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8005d16:	45f4      	cmp	ip, lr
 8005d18:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8005d1c:	f849 1b04 	str.w	r1, [r9], #4
 8005d20:	d8e4      	bhi.n	8005cec <__multiply+0xa8>
 8005d22:	9901      	ldr	r1, [sp, #4]
 8005d24:	5072      	str	r2, [r6, r1]
 8005d26:	9a03      	ldr	r2, [sp, #12]
 8005d28:	3304      	adds	r3, #4
 8005d2a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005d2e:	f1b9 0f00 	cmp.w	r9, #0
 8005d32:	d01f      	beq.n	8005d74 <__multiply+0x130>
 8005d34:	46b6      	mov	lr, r6
 8005d36:	f04f 0a00 	mov.w	sl, #0
 8005d3a:	6834      	ldr	r4, [r6, #0]
 8005d3c:	f105 0114 	add.w	r1, r5, #20
 8005d40:	880a      	ldrh	r2, [r1, #0]
 8005d42:	f8be b002 	ldrh.w	fp, [lr, #2]
 8005d46:	b2a4      	uxth	r4, r4
 8005d48:	fb09 b202 	mla	r2, r9, r2, fp
 8005d4c:	4492      	add	sl, r2
 8005d4e:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8005d52:	f84e 4b04 	str.w	r4, [lr], #4
 8005d56:	f851 4b04 	ldr.w	r4, [r1], #4
 8005d5a:	f8be 2000 	ldrh.w	r2, [lr]
 8005d5e:	0c24      	lsrs	r4, r4, #16
 8005d60:	fb09 2404 	mla	r4, r9, r4, r2
 8005d64:	458c      	cmp	ip, r1
 8005d66:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8005d6a:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8005d6e:	d8e7      	bhi.n	8005d40 <__multiply+0xfc>
 8005d70:	9a01      	ldr	r2, [sp, #4]
 8005d72:	50b4      	str	r4, [r6, r2]
 8005d74:	3604      	adds	r6, #4
 8005d76:	e7a3      	b.n	8005cc0 <__multiply+0x7c>
 8005d78:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d1a5      	bne.n	8005ccc <__multiply+0x88>
 8005d80:	3f01      	subs	r7, #1
 8005d82:	e7a1      	b.n	8005cc8 <__multiply+0x84>
 8005d84:	08007691 	.word	0x08007691
 8005d88:	08007720 	.word	0x08007720

08005d8c <__pow5mult>:
 8005d8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d90:	4615      	mov	r5, r2
 8005d92:	f012 0203 	ands.w	r2, r2, #3
 8005d96:	4606      	mov	r6, r0
 8005d98:	460f      	mov	r7, r1
 8005d9a:	d007      	beq.n	8005dac <__pow5mult+0x20>
 8005d9c:	4c25      	ldr	r4, [pc, #148]	; (8005e34 <__pow5mult+0xa8>)
 8005d9e:	3a01      	subs	r2, #1
 8005da0:	2300      	movs	r3, #0
 8005da2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005da6:	f7ff fe55 	bl	8005a54 <__multadd>
 8005daa:	4607      	mov	r7, r0
 8005dac:	10ad      	asrs	r5, r5, #2
 8005dae:	d03d      	beq.n	8005e2c <__pow5mult+0xa0>
 8005db0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005db2:	b97c      	cbnz	r4, 8005dd4 <__pow5mult+0x48>
 8005db4:	2010      	movs	r0, #16
 8005db6:	f7ff fdb5 	bl	8005924 <malloc>
 8005dba:	4602      	mov	r2, r0
 8005dbc:	6270      	str	r0, [r6, #36]	; 0x24
 8005dbe:	b928      	cbnz	r0, 8005dcc <__pow5mult+0x40>
 8005dc0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8005dc4:	4b1c      	ldr	r3, [pc, #112]	; (8005e38 <__pow5mult+0xac>)
 8005dc6:	481d      	ldr	r0, [pc, #116]	; (8005e3c <__pow5mult+0xb0>)
 8005dc8:	f7fe fb94 	bl	80044f4 <__assert_func>
 8005dcc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005dd0:	6004      	str	r4, [r0, #0]
 8005dd2:	60c4      	str	r4, [r0, #12]
 8005dd4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005dd8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005ddc:	b94c      	cbnz	r4, 8005df2 <__pow5mult+0x66>
 8005dde:	f240 2171 	movw	r1, #625	; 0x271
 8005de2:	4630      	mov	r0, r6
 8005de4:	f7ff ff18 	bl	8005c18 <__i2b>
 8005de8:	2300      	movs	r3, #0
 8005dea:	4604      	mov	r4, r0
 8005dec:	f8c8 0008 	str.w	r0, [r8, #8]
 8005df0:	6003      	str	r3, [r0, #0]
 8005df2:	f04f 0900 	mov.w	r9, #0
 8005df6:	07eb      	lsls	r3, r5, #31
 8005df8:	d50a      	bpl.n	8005e10 <__pow5mult+0x84>
 8005dfa:	4639      	mov	r1, r7
 8005dfc:	4622      	mov	r2, r4
 8005dfe:	4630      	mov	r0, r6
 8005e00:	f7ff ff20 	bl	8005c44 <__multiply>
 8005e04:	4680      	mov	r8, r0
 8005e06:	4639      	mov	r1, r7
 8005e08:	4630      	mov	r0, r6
 8005e0a:	f7ff fe01 	bl	8005a10 <_Bfree>
 8005e0e:	4647      	mov	r7, r8
 8005e10:	106d      	asrs	r5, r5, #1
 8005e12:	d00b      	beq.n	8005e2c <__pow5mult+0xa0>
 8005e14:	6820      	ldr	r0, [r4, #0]
 8005e16:	b938      	cbnz	r0, 8005e28 <__pow5mult+0x9c>
 8005e18:	4622      	mov	r2, r4
 8005e1a:	4621      	mov	r1, r4
 8005e1c:	4630      	mov	r0, r6
 8005e1e:	f7ff ff11 	bl	8005c44 <__multiply>
 8005e22:	6020      	str	r0, [r4, #0]
 8005e24:	f8c0 9000 	str.w	r9, [r0]
 8005e28:	4604      	mov	r4, r0
 8005e2a:	e7e4      	b.n	8005df6 <__pow5mult+0x6a>
 8005e2c:	4638      	mov	r0, r7
 8005e2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e32:	bf00      	nop
 8005e34:	08007870 	.word	0x08007870
 8005e38:	08007470 	.word	0x08007470
 8005e3c:	08007720 	.word	0x08007720

08005e40 <__lshift>:
 8005e40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005e44:	460c      	mov	r4, r1
 8005e46:	4607      	mov	r7, r0
 8005e48:	4691      	mov	r9, r2
 8005e4a:	6923      	ldr	r3, [r4, #16]
 8005e4c:	6849      	ldr	r1, [r1, #4]
 8005e4e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005e52:	68a3      	ldr	r3, [r4, #8]
 8005e54:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005e58:	f108 0601 	add.w	r6, r8, #1
 8005e5c:	42b3      	cmp	r3, r6
 8005e5e:	db0b      	blt.n	8005e78 <__lshift+0x38>
 8005e60:	4638      	mov	r0, r7
 8005e62:	f7ff fd95 	bl	8005990 <_Balloc>
 8005e66:	4605      	mov	r5, r0
 8005e68:	b948      	cbnz	r0, 8005e7e <__lshift+0x3e>
 8005e6a:	4602      	mov	r2, r0
 8005e6c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8005e70:	4b27      	ldr	r3, [pc, #156]	; (8005f10 <__lshift+0xd0>)
 8005e72:	4828      	ldr	r0, [pc, #160]	; (8005f14 <__lshift+0xd4>)
 8005e74:	f7fe fb3e 	bl	80044f4 <__assert_func>
 8005e78:	3101      	adds	r1, #1
 8005e7a:	005b      	lsls	r3, r3, #1
 8005e7c:	e7ee      	b.n	8005e5c <__lshift+0x1c>
 8005e7e:	2300      	movs	r3, #0
 8005e80:	f100 0114 	add.w	r1, r0, #20
 8005e84:	f100 0210 	add.w	r2, r0, #16
 8005e88:	4618      	mov	r0, r3
 8005e8a:	4553      	cmp	r3, sl
 8005e8c:	db33      	blt.n	8005ef6 <__lshift+0xb6>
 8005e8e:	6920      	ldr	r0, [r4, #16]
 8005e90:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005e94:	f104 0314 	add.w	r3, r4, #20
 8005e98:	f019 091f 	ands.w	r9, r9, #31
 8005e9c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005ea0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005ea4:	d02b      	beq.n	8005efe <__lshift+0xbe>
 8005ea6:	468a      	mov	sl, r1
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	f1c9 0e20 	rsb	lr, r9, #32
 8005eae:	6818      	ldr	r0, [r3, #0]
 8005eb0:	fa00 f009 	lsl.w	r0, r0, r9
 8005eb4:	4302      	orrs	r2, r0
 8005eb6:	f84a 2b04 	str.w	r2, [sl], #4
 8005eba:	f853 2b04 	ldr.w	r2, [r3], #4
 8005ebe:	459c      	cmp	ip, r3
 8005ec0:	fa22 f20e 	lsr.w	r2, r2, lr
 8005ec4:	d8f3      	bhi.n	8005eae <__lshift+0x6e>
 8005ec6:	ebac 0304 	sub.w	r3, ip, r4
 8005eca:	3b15      	subs	r3, #21
 8005ecc:	f023 0303 	bic.w	r3, r3, #3
 8005ed0:	3304      	adds	r3, #4
 8005ed2:	f104 0015 	add.w	r0, r4, #21
 8005ed6:	4584      	cmp	ip, r0
 8005ed8:	bf38      	it	cc
 8005eda:	2304      	movcc	r3, #4
 8005edc:	50ca      	str	r2, [r1, r3]
 8005ede:	b10a      	cbz	r2, 8005ee4 <__lshift+0xa4>
 8005ee0:	f108 0602 	add.w	r6, r8, #2
 8005ee4:	3e01      	subs	r6, #1
 8005ee6:	4638      	mov	r0, r7
 8005ee8:	4621      	mov	r1, r4
 8005eea:	612e      	str	r6, [r5, #16]
 8005eec:	f7ff fd90 	bl	8005a10 <_Bfree>
 8005ef0:	4628      	mov	r0, r5
 8005ef2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ef6:	f842 0f04 	str.w	r0, [r2, #4]!
 8005efa:	3301      	adds	r3, #1
 8005efc:	e7c5      	b.n	8005e8a <__lshift+0x4a>
 8005efe:	3904      	subs	r1, #4
 8005f00:	f853 2b04 	ldr.w	r2, [r3], #4
 8005f04:	459c      	cmp	ip, r3
 8005f06:	f841 2f04 	str.w	r2, [r1, #4]!
 8005f0a:	d8f9      	bhi.n	8005f00 <__lshift+0xc0>
 8005f0c:	e7ea      	b.n	8005ee4 <__lshift+0xa4>
 8005f0e:	bf00      	nop
 8005f10:	08007691 	.word	0x08007691
 8005f14:	08007720 	.word	0x08007720

08005f18 <__mcmp>:
 8005f18:	4603      	mov	r3, r0
 8005f1a:	690a      	ldr	r2, [r1, #16]
 8005f1c:	6900      	ldr	r0, [r0, #16]
 8005f1e:	b530      	push	{r4, r5, lr}
 8005f20:	1a80      	subs	r0, r0, r2
 8005f22:	d10d      	bne.n	8005f40 <__mcmp+0x28>
 8005f24:	3314      	adds	r3, #20
 8005f26:	3114      	adds	r1, #20
 8005f28:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005f2c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005f30:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005f34:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005f38:	4295      	cmp	r5, r2
 8005f3a:	d002      	beq.n	8005f42 <__mcmp+0x2a>
 8005f3c:	d304      	bcc.n	8005f48 <__mcmp+0x30>
 8005f3e:	2001      	movs	r0, #1
 8005f40:	bd30      	pop	{r4, r5, pc}
 8005f42:	42a3      	cmp	r3, r4
 8005f44:	d3f4      	bcc.n	8005f30 <__mcmp+0x18>
 8005f46:	e7fb      	b.n	8005f40 <__mcmp+0x28>
 8005f48:	f04f 30ff 	mov.w	r0, #4294967295
 8005f4c:	e7f8      	b.n	8005f40 <__mcmp+0x28>
	...

08005f50 <__mdiff>:
 8005f50:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f54:	460c      	mov	r4, r1
 8005f56:	4606      	mov	r6, r0
 8005f58:	4611      	mov	r1, r2
 8005f5a:	4620      	mov	r0, r4
 8005f5c:	4692      	mov	sl, r2
 8005f5e:	f7ff ffdb 	bl	8005f18 <__mcmp>
 8005f62:	1e05      	subs	r5, r0, #0
 8005f64:	d111      	bne.n	8005f8a <__mdiff+0x3a>
 8005f66:	4629      	mov	r1, r5
 8005f68:	4630      	mov	r0, r6
 8005f6a:	f7ff fd11 	bl	8005990 <_Balloc>
 8005f6e:	4602      	mov	r2, r0
 8005f70:	b928      	cbnz	r0, 8005f7e <__mdiff+0x2e>
 8005f72:	f240 2132 	movw	r1, #562	; 0x232
 8005f76:	4b3c      	ldr	r3, [pc, #240]	; (8006068 <__mdiff+0x118>)
 8005f78:	483c      	ldr	r0, [pc, #240]	; (800606c <__mdiff+0x11c>)
 8005f7a:	f7fe fabb 	bl	80044f4 <__assert_func>
 8005f7e:	2301      	movs	r3, #1
 8005f80:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005f84:	4610      	mov	r0, r2
 8005f86:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f8a:	bfa4      	itt	ge
 8005f8c:	4653      	movge	r3, sl
 8005f8e:	46a2      	movge	sl, r4
 8005f90:	4630      	mov	r0, r6
 8005f92:	f8da 1004 	ldr.w	r1, [sl, #4]
 8005f96:	bfa6      	itte	ge
 8005f98:	461c      	movge	r4, r3
 8005f9a:	2500      	movge	r5, #0
 8005f9c:	2501      	movlt	r5, #1
 8005f9e:	f7ff fcf7 	bl	8005990 <_Balloc>
 8005fa2:	4602      	mov	r2, r0
 8005fa4:	b918      	cbnz	r0, 8005fae <__mdiff+0x5e>
 8005fa6:	f44f 7110 	mov.w	r1, #576	; 0x240
 8005faa:	4b2f      	ldr	r3, [pc, #188]	; (8006068 <__mdiff+0x118>)
 8005fac:	e7e4      	b.n	8005f78 <__mdiff+0x28>
 8005fae:	f100 0814 	add.w	r8, r0, #20
 8005fb2:	f8da 7010 	ldr.w	r7, [sl, #16]
 8005fb6:	60c5      	str	r5, [r0, #12]
 8005fb8:	f04f 0c00 	mov.w	ip, #0
 8005fbc:	f10a 0514 	add.w	r5, sl, #20
 8005fc0:	f10a 0010 	add.w	r0, sl, #16
 8005fc4:	46c2      	mov	sl, r8
 8005fc6:	6926      	ldr	r6, [r4, #16]
 8005fc8:	f104 0914 	add.w	r9, r4, #20
 8005fcc:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 8005fd0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8005fd4:	f850 bf04 	ldr.w	fp, [r0, #4]!
 8005fd8:	f859 3b04 	ldr.w	r3, [r9], #4
 8005fdc:	fa1f f18b 	uxth.w	r1, fp
 8005fe0:	4461      	add	r1, ip
 8005fe2:	fa1f fc83 	uxth.w	ip, r3
 8005fe6:	0c1b      	lsrs	r3, r3, #16
 8005fe8:	eba1 010c 	sub.w	r1, r1, ip
 8005fec:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005ff0:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8005ff4:	b289      	uxth	r1, r1
 8005ff6:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8005ffa:	454e      	cmp	r6, r9
 8005ffc:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8006000:	f84a 3b04 	str.w	r3, [sl], #4
 8006004:	d8e6      	bhi.n	8005fd4 <__mdiff+0x84>
 8006006:	1b33      	subs	r3, r6, r4
 8006008:	3b15      	subs	r3, #21
 800600a:	f023 0303 	bic.w	r3, r3, #3
 800600e:	3415      	adds	r4, #21
 8006010:	3304      	adds	r3, #4
 8006012:	42a6      	cmp	r6, r4
 8006014:	bf38      	it	cc
 8006016:	2304      	movcc	r3, #4
 8006018:	441d      	add	r5, r3
 800601a:	4443      	add	r3, r8
 800601c:	461e      	mov	r6, r3
 800601e:	462c      	mov	r4, r5
 8006020:	4574      	cmp	r4, lr
 8006022:	d30e      	bcc.n	8006042 <__mdiff+0xf2>
 8006024:	f10e 0103 	add.w	r1, lr, #3
 8006028:	1b49      	subs	r1, r1, r5
 800602a:	f021 0103 	bic.w	r1, r1, #3
 800602e:	3d03      	subs	r5, #3
 8006030:	45ae      	cmp	lr, r5
 8006032:	bf38      	it	cc
 8006034:	2100      	movcc	r1, #0
 8006036:	4419      	add	r1, r3
 8006038:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800603c:	b18b      	cbz	r3, 8006062 <__mdiff+0x112>
 800603e:	6117      	str	r7, [r2, #16]
 8006040:	e7a0      	b.n	8005f84 <__mdiff+0x34>
 8006042:	f854 8b04 	ldr.w	r8, [r4], #4
 8006046:	fa1f f188 	uxth.w	r1, r8
 800604a:	4461      	add	r1, ip
 800604c:	1408      	asrs	r0, r1, #16
 800604e:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 8006052:	b289      	uxth	r1, r1
 8006054:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006058:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800605c:	f846 1b04 	str.w	r1, [r6], #4
 8006060:	e7de      	b.n	8006020 <__mdiff+0xd0>
 8006062:	3f01      	subs	r7, #1
 8006064:	e7e8      	b.n	8006038 <__mdiff+0xe8>
 8006066:	bf00      	nop
 8006068:	08007691 	.word	0x08007691
 800606c:	08007720 	.word	0x08007720

08006070 <__ulp>:
 8006070:	4b11      	ldr	r3, [pc, #68]	; (80060b8 <__ulp+0x48>)
 8006072:	400b      	ands	r3, r1
 8006074:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8006078:	2b00      	cmp	r3, #0
 800607a:	dd02      	ble.n	8006082 <__ulp+0x12>
 800607c:	2000      	movs	r0, #0
 800607e:	4619      	mov	r1, r3
 8006080:	4770      	bx	lr
 8006082:	425b      	negs	r3, r3
 8006084:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8006088:	f04f 0000 	mov.w	r0, #0
 800608c:	f04f 0100 	mov.w	r1, #0
 8006090:	ea4f 5223 	mov.w	r2, r3, asr #20
 8006094:	da04      	bge.n	80060a0 <__ulp+0x30>
 8006096:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800609a:	fa43 f102 	asr.w	r1, r3, r2
 800609e:	4770      	bx	lr
 80060a0:	f1a2 0314 	sub.w	r3, r2, #20
 80060a4:	2b1e      	cmp	r3, #30
 80060a6:	bfd6      	itet	le
 80060a8:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 80060ac:	2301      	movgt	r3, #1
 80060ae:	fa22 f303 	lsrle.w	r3, r2, r3
 80060b2:	4618      	mov	r0, r3
 80060b4:	4770      	bx	lr
 80060b6:	bf00      	nop
 80060b8:	7ff00000 	.word	0x7ff00000

080060bc <__b2d>:
 80060bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80060c0:	6907      	ldr	r7, [r0, #16]
 80060c2:	f100 0914 	add.w	r9, r0, #20
 80060c6:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 80060ca:	f857 6c04 	ldr.w	r6, [r7, #-4]
 80060ce:	f1a7 0804 	sub.w	r8, r7, #4
 80060d2:	4630      	mov	r0, r6
 80060d4:	f7ff fd52 	bl	8005b7c <__hi0bits>
 80060d8:	f1c0 0320 	rsb	r3, r0, #32
 80060dc:	280a      	cmp	r0, #10
 80060de:	600b      	str	r3, [r1, #0]
 80060e0:	491f      	ldr	r1, [pc, #124]	; (8006160 <__b2d+0xa4>)
 80060e2:	dc17      	bgt.n	8006114 <__b2d+0x58>
 80060e4:	45c1      	cmp	r9, r8
 80060e6:	bf28      	it	cs
 80060e8:	2200      	movcs	r2, #0
 80060ea:	f1c0 0c0b 	rsb	ip, r0, #11
 80060ee:	fa26 f30c 	lsr.w	r3, r6, ip
 80060f2:	bf38      	it	cc
 80060f4:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 80060f8:	ea43 0501 	orr.w	r5, r3, r1
 80060fc:	f100 0315 	add.w	r3, r0, #21
 8006100:	fa06 f303 	lsl.w	r3, r6, r3
 8006104:	fa22 f20c 	lsr.w	r2, r2, ip
 8006108:	ea43 0402 	orr.w	r4, r3, r2
 800610c:	4620      	mov	r0, r4
 800610e:	4629      	mov	r1, r5
 8006110:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006114:	45c1      	cmp	r9, r8
 8006116:	bf2e      	itee	cs
 8006118:	2200      	movcs	r2, #0
 800611a:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800611e:	f1a7 0808 	subcc.w	r8, r7, #8
 8006122:	f1b0 030b 	subs.w	r3, r0, #11
 8006126:	d016      	beq.n	8006156 <__b2d+0x9a>
 8006128:	f1c3 0720 	rsb	r7, r3, #32
 800612c:	fa22 f107 	lsr.w	r1, r2, r7
 8006130:	45c8      	cmp	r8, r9
 8006132:	fa06 f603 	lsl.w	r6, r6, r3
 8006136:	ea46 0601 	orr.w	r6, r6, r1
 800613a:	bf94      	ite	ls
 800613c:	2100      	movls	r1, #0
 800613e:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 8006142:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 8006146:	fa02 f003 	lsl.w	r0, r2, r3
 800614a:	40f9      	lsrs	r1, r7
 800614c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8006150:	ea40 0401 	orr.w	r4, r0, r1
 8006154:	e7da      	b.n	800610c <__b2d+0x50>
 8006156:	4614      	mov	r4, r2
 8006158:	ea46 0501 	orr.w	r5, r6, r1
 800615c:	e7d6      	b.n	800610c <__b2d+0x50>
 800615e:	bf00      	nop
 8006160:	3ff00000 	.word	0x3ff00000

08006164 <__d2b>:
 8006164:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8006168:	2101      	movs	r1, #1
 800616a:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800616e:	4690      	mov	r8, r2
 8006170:	461d      	mov	r5, r3
 8006172:	f7ff fc0d 	bl	8005990 <_Balloc>
 8006176:	4604      	mov	r4, r0
 8006178:	b930      	cbnz	r0, 8006188 <__d2b+0x24>
 800617a:	4602      	mov	r2, r0
 800617c:	f240 310a 	movw	r1, #778	; 0x30a
 8006180:	4b24      	ldr	r3, [pc, #144]	; (8006214 <__d2b+0xb0>)
 8006182:	4825      	ldr	r0, [pc, #148]	; (8006218 <__d2b+0xb4>)
 8006184:	f7fe f9b6 	bl	80044f4 <__assert_func>
 8006188:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800618c:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8006190:	bb2d      	cbnz	r5, 80061de <__d2b+0x7a>
 8006192:	9301      	str	r3, [sp, #4]
 8006194:	f1b8 0300 	subs.w	r3, r8, #0
 8006198:	d026      	beq.n	80061e8 <__d2b+0x84>
 800619a:	4668      	mov	r0, sp
 800619c:	9300      	str	r3, [sp, #0]
 800619e:	f7ff fd0d 	bl	8005bbc <__lo0bits>
 80061a2:	9900      	ldr	r1, [sp, #0]
 80061a4:	b1f0      	cbz	r0, 80061e4 <__d2b+0x80>
 80061a6:	9a01      	ldr	r2, [sp, #4]
 80061a8:	f1c0 0320 	rsb	r3, r0, #32
 80061ac:	fa02 f303 	lsl.w	r3, r2, r3
 80061b0:	430b      	orrs	r3, r1
 80061b2:	40c2      	lsrs	r2, r0
 80061b4:	6163      	str	r3, [r4, #20]
 80061b6:	9201      	str	r2, [sp, #4]
 80061b8:	9b01      	ldr	r3, [sp, #4]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	bf14      	ite	ne
 80061be:	2102      	movne	r1, #2
 80061c0:	2101      	moveq	r1, #1
 80061c2:	61a3      	str	r3, [r4, #24]
 80061c4:	6121      	str	r1, [r4, #16]
 80061c6:	b1c5      	cbz	r5, 80061fa <__d2b+0x96>
 80061c8:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80061cc:	4405      	add	r5, r0
 80061ce:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80061d2:	603d      	str	r5, [r7, #0]
 80061d4:	6030      	str	r0, [r6, #0]
 80061d6:	4620      	mov	r0, r4
 80061d8:	b002      	add	sp, #8
 80061da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80061de:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80061e2:	e7d6      	b.n	8006192 <__d2b+0x2e>
 80061e4:	6161      	str	r1, [r4, #20]
 80061e6:	e7e7      	b.n	80061b8 <__d2b+0x54>
 80061e8:	a801      	add	r0, sp, #4
 80061ea:	f7ff fce7 	bl	8005bbc <__lo0bits>
 80061ee:	2101      	movs	r1, #1
 80061f0:	9b01      	ldr	r3, [sp, #4]
 80061f2:	6121      	str	r1, [r4, #16]
 80061f4:	6163      	str	r3, [r4, #20]
 80061f6:	3020      	adds	r0, #32
 80061f8:	e7e5      	b.n	80061c6 <__d2b+0x62>
 80061fa:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 80061fe:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006202:	6038      	str	r0, [r7, #0]
 8006204:	6918      	ldr	r0, [r3, #16]
 8006206:	f7ff fcb9 	bl	8005b7c <__hi0bits>
 800620a:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800620e:	6031      	str	r1, [r6, #0]
 8006210:	e7e1      	b.n	80061d6 <__d2b+0x72>
 8006212:	bf00      	nop
 8006214:	08007691 	.word	0x08007691
 8006218:	08007720 	.word	0x08007720

0800621c <__ratio>:
 800621c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006220:	4688      	mov	r8, r1
 8006222:	4669      	mov	r1, sp
 8006224:	4681      	mov	r9, r0
 8006226:	f7ff ff49 	bl	80060bc <__b2d>
 800622a:	460f      	mov	r7, r1
 800622c:	4604      	mov	r4, r0
 800622e:	460d      	mov	r5, r1
 8006230:	4640      	mov	r0, r8
 8006232:	a901      	add	r1, sp, #4
 8006234:	f7ff ff42 	bl	80060bc <__b2d>
 8006238:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800623c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8006240:	468b      	mov	fp, r1
 8006242:	eba3 0c02 	sub.w	ip, r3, r2
 8006246:	e9dd 3200 	ldrd	r3, r2, [sp]
 800624a:	1a9b      	subs	r3, r3, r2
 800624c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8006250:	2b00      	cmp	r3, #0
 8006252:	bfd5      	itete	le
 8006254:	460a      	movle	r2, r1
 8006256:	462a      	movgt	r2, r5
 8006258:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800625c:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8006260:	bfd8      	it	le
 8006262:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8006266:	465b      	mov	r3, fp
 8006268:	4602      	mov	r2, r0
 800626a:	4639      	mov	r1, r7
 800626c:	4620      	mov	r0, r4
 800626e:	f7fa fa5d 	bl	800072c <__aeabi_ddiv>
 8006272:	b003      	add	sp, #12
 8006274:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006278 <__copybits>:
 8006278:	3901      	subs	r1, #1
 800627a:	b570      	push	{r4, r5, r6, lr}
 800627c:	1149      	asrs	r1, r1, #5
 800627e:	6914      	ldr	r4, [r2, #16]
 8006280:	3101      	adds	r1, #1
 8006282:	f102 0314 	add.w	r3, r2, #20
 8006286:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800628a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800628e:	1f05      	subs	r5, r0, #4
 8006290:	42a3      	cmp	r3, r4
 8006292:	d30c      	bcc.n	80062ae <__copybits+0x36>
 8006294:	1aa3      	subs	r3, r4, r2
 8006296:	3b11      	subs	r3, #17
 8006298:	f023 0303 	bic.w	r3, r3, #3
 800629c:	3211      	adds	r2, #17
 800629e:	42a2      	cmp	r2, r4
 80062a0:	bf88      	it	hi
 80062a2:	2300      	movhi	r3, #0
 80062a4:	4418      	add	r0, r3
 80062a6:	2300      	movs	r3, #0
 80062a8:	4288      	cmp	r0, r1
 80062aa:	d305      	bcc.n	80062b8 <__copybits+0x40>
 80062ac:	bd70      	pop	{r4, r5, r6, pc}
 80062ae:	f853 6b04 	ldr.w	r6, [r3], #4
 80062b2:	f845 6f04 	str.w	r6, [r5, #4]!
 80062b6:	e7eb      	b.n	8006290 <__copybits+0x18>
 80062b8:	f840 3b04 	str.w	r3, [r0], #4
 80062bc:	e7f4      	b.n	80062a8 <__copybits+0x30>

080062be <__any_on>:
 80062be:	f100 0214 	add.w	r2, r0, #20
 80062c2:	6900      	ldr	r0, [r0, #16]
 80062c4:	114b      	asrs	r3, r1, #5
 80062c6:	4298      	cmp	r0, r3
 80062c8:	b510      	push	{r4, lr}
 80062ca:	db11      	blt.n	80062f0 <__any_on+0x32>
 80062cc:	dd0a      	ble.n	80062e4 <__any_on+0x26>
 80062ce:	f011 011f 	ands.w	r1, r1, #31
 80062d2:	d007      	beq.n	80062e4 <__any_on+0x26>
 80062d4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80062d8:	fa24 f001 	lsr.w	r0, r4, r1
 80062dc:	fa00 f101 	lsl.w	r1, r0, r1
 80062e0:	428c      	cmp	r4, r1
 80062e2:	d10b      	bne.n	80062fc <__any_on+0x3e>
 80062e4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80062e8:	4293      	cmp	r3, r2
 80062ea:	d803      	bhi.n	80062f4 <__any_on+0x36>
 80062ec:	2000      	movs	r0, #0
 80062ee:	bd10      	pop	{r4, pc}
 80062f0:	4603      	mov	r3, r0
 80062f2:	e7f7      	b.n	80062e4 <__any_on+0x26>
 80062f4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80062f8:	2900      	cmp	r1, #0
 80062fa:	d0f5      	beq.n	80062e8 <__any_on+0x2a>
 80062fc:	2001      	movs	r0, #1
 80062fe:	e7f6      	b.n	80062ee <__any_on+0x30>

08006300 <_calloc_r>:
 8006300:	b538      	push	{r3, r4, r5, lr}
 8006302:	fb02 f501 	mul.w	r5, r2, r1
 8006306:	4629      	mov	r1, r5
 8006308:	f000 f854 	bl	80063b4 <_malloc_r>
 800630c:	4604      	mov	r4, r0
 800630e:	b118      	cbz	r0, 8006318 <_calloc_r+0x18>
 8006310:	462a      	mov	r2, r5
 8006312:	2100      	movs	r1, #0
 8006314:	f7fc fb2c 	bl	8002970 <memset>
 8006318:	4620      	mov	r0, r4
 800631a:	bd38      	pop	{r3, r4, r5, pc}

0800631c <_free_r>:
 800631c:	b538      	push	{r3, r4, r5, lr}
 800631e:	4605      	mov	r5, r0
 8006320:	2900      	cmp	r1, #0
 8006322:	d043      	beq.n	80063ac <_free_r+0x90>
 8006324:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006328:	1f0c      	subs	r4, r1, #4
 800632a:	2b00      	cmp	r3, #0
 800632c:	bfb8      	it	lt
 800632e:	18e4      	addlt	r4, r4, r3
 8006330:	f000 fe84 	bl	800703c <__malloc_lock>
 8006334:	4a1e      	ldr	r2, [pc, #120]	; (80063b0 <_free_r+0x94>)
 8006336:	6813      	ldr	r3, [r2, #0]
 8006338:	4610      	mov	r0, r2
 800633a:	b933      	cbnz	r3, 800634a <_free_r+0x2e>
 800633c:	6063      	str	r3, [r4, #4]
 800633e:	6014      	str	r4, [r2, #0]
 8006340:	4628      	mov	r0, r5
 8006342:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006346:	f000 be7f 	b.w	8007048 <__malloc_unlock>
 800634a:	42a3      	cmp	r3, r4
 800634c:	d90a      	bls.n	8006364 <_free_r+0x48>
 800634e:	6821      	ldr	r1, [r4, #0]
 8006350:	1862      	adds	r2, r4, r1
 8006352:	4293      	cmp	r3, r2
 8006354:	bf01      	itttt	eq
 8006356:	681a      	ldreq	r2, [r3, #0]
 8006358:	685b      	ldreq	r3, [r3, #4]
 800635a:	1852      	addeq	r2, r2, r1
 800635c:	6022      	streq	r2, [r4, #0]
 800635e:	6063      	str	r3, [r4, #4]
 8006360:	6004      	str	r4, [r0, #0]
 8006362:	e7ed      	b.n	8006340 <_free_r+0x24>
 8006364:	461a      	mov	r2, r3
 8006366:	685b      	ldr	r3, [r3, #4]
 8006368:	b10b      	cbz	r3, 800636e <_free_r+0x52>
 800636a:	42a3      	cmp	r3, r4
 800636c:	d9fa      	bls.n	8006364 <_free_r+0x48>
 800636e:	6811      	ldr	r1, [r2, #0]
 8006370:	1850      	adds	r0, r2, r1
 8006372:	42a0      	cmp	r0, r4
 8006374:	d10b      	bne.n	800638e <_free_r+0x72>
 8006376:	6820      	ldr	r0, [r4, #0]
 8006378:	4401      	add	r1, r0
 800637a:	1850      	adds	r0, r2, r1
 800637c:	4283      	cmp	r3, r0
 800637e:	6011      	str	r1, [r2, #0]
 8006380:	d1de      	bne.n	8006340 <_free_r+0x24>
 8006382:	6818      	ldr	r0, [r3, #0]
 8006384:	685b      	ldr	r3, [r3, #4]
 8006386:	4401      	add	r1, r0
 8006388:	6011      	str	r1, [r2, #0]
 800638a:	6053      	str	r3, [r2, #4]
 800638c:	e7d8      	b.n	8006340 <_free_r+0x24>
 800638e:	d902      	bls.n	8006396 <_free_r+0x7a>
 8006390:	230c      	movs	r3, #12
 8006392:	602b      	str	r3, [r5, #0]
 8006394:	e7d4      	b.n	8006340 <_free_r+0x24>
 8006396:	6820      	ldr	r0, [r4, #0]
 8006398:	1821      	adds	r1, r4, r0
 800639a:	428b      	cmp	r3, r1
 800639c:	bf01      	itttt	eq
 800639e:	6819      	ldreq	r1, [r3, #0]
 80063a0:	685b      	ldreq	r3, [r3, #4]
 80063a2:	1809      	addeq	r1, r1, r0
 80063a4:	6021      	streq	r1, [r4, #0]
 80063a6:	6063      	str	r3, [r4, #4]
 80063a8:	6054      	str	r4, [r2, #4]
 80063aa:	e7c9      	b.n	8006340 <_free_r+0x24>
 80063ac:	bd38      	pop	{r3, r4, r5, pc}
 80063ae:	bf00      	nop
 80063b0:	20000200 	.word	0x20000200

080063b4 <_malloc_r>:
 80063b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063b6:	1ccd      	adds	r5, r1, #3
 80063b8:	f025 0503 	bic.w	r5, r5, #3
 80063bc:	3508      	adds	r5, #8
 80063be:	2d0c      	cmp	r5, #12
 80063c0:	bf38      	it	cc
 80063c2:	250c      	movcc	r5, #12
 80063c4:	2d00      	cmp	r5, #0
 80063c6:	4606      	mov	r6, r0
 80063c8:	db01      	blt.n	80063ce <_malloc_r+0x1a>
 80063ca:	42a9      	cmp	r1, r5
 80063cc:	d903      	bls.n	80063d6 <_malloc_r+0x22>
 80063ce:	230c      	movs	r3, #12
 80063d0:	6033      	str	r3, [r6, #0]
 80063d2:	2000      	movs	r0, #0
 80063d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80063d6:	f000 fe31 	bl	800703c <__malloc_lock>
 80063da:	4921      	ldr	r1, [pc, #132]	; (8006460 <_malloc_r+0xac>)
 80063dc:	680a      	ldr	r2, [r1, #0]
 80063de:	4614      	mov	r4, r2
 80063e0:	b99c      	cbnz	r4, 800640a <_malloc_r+0x56>
 80063e2:	4f20      	ldr	r7, [pc, #128]	; (8006464 <_malloc_r+0xb0>)
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	b923      	cbnz	r3, 80063f2 <_malloc_r+0x3e>
 80063e8:	4621      	mov	r1, r4
 80063ea:	4630      	mov	r0, r6
 80063ec:	f000 faf6 	bl	80069dc <_sbrk_r>
 80063f0:	6038      	str	r0, [r7, #0]
 80063f2:	4629      	mov	r1, r5
 80063f4:	4630      	mov	r0, r6
 80063f6:	f000 faf1 	bl	80069dc <_sbrk_r>
 80063fa:	1c43      	adds	r3, r0, #1
 80063fc:	d123      	bne.n	8006446 <_malloc_r+0x92>
 80063fe:	230c      	movs	r3, #12
 8006400:	4630      	mov	r0, r6
 8006402:	6033      	str	r3, [r6, #0]
 8006404:	f000 fe20 	bl	8007048 <__malloc_unlock>
 8006408:	e7e3      	b.n	80063d2 <_malloc_r+0x1e>
 800640a:	6823      	ldr	r3, [r4, #0]
 800640c:	1b5b      	subs	r3, r3, r5
 800640e:	d417      	bmi.n	8006440 <_malloc_r+0x8c>
 8006410:	2b0b      	cmp	r3, #11
 8006412:	d903      	bls.n	800641c <_malloc_r+0x68>
 8006414:	6023      	str	r3, [r4, #0]
 8006416:	441c      	add	r4, r3
 8006418:	6025      	str	r5, [r4, #0]
 800641a:	e004      	b.n	8006426 <_malloc_r+0x72>
 800641c:	6863      	ldr	r3, [r4, #4]
 800641e:	42a2      	cmp	r2, r4
 8006420:	bf0c      	ite	eq
 8006422:	600b      	streq	r3, [r1, #0]
 8006424:	6053      	strne	r3, [r2, #4]
 8006426:	4630      	mov	r0, r6
 8006428:	f000 fe0e 	bl	8007048 <__malloc_unlock>
 800642c:	f104 000b 	add.w	r0, r4, #11
 8006430:	1d23      	adds	r3, r4, #4
 8006432:	f020 0007 	bic.w	r0, r0, #7
 8006436:	1ac2      	subs	r2, r0, r3
 8006438:	d0cc      	beq.n	80063d4 <_malloc_r+0x20>
 800643a:	1a1b      	subs	r3, r3, r0
 800643c:	50a3      	str	r3, [r4, r2]
 800643e:	e7c9      	b.n	80063d4 <_malloc_r+0x20>
 8006440:	4622      	mov	r2, r4
 8006442:	6864      	ldr	r4, [r4, #4]
 8006444:	e7cc      	b.n	80063e0 <_malloc_r+0x2c>
 8006446:	1cc4      	adds	r4, r0, #3
 8006448:	f024 0403 	bic.w	r4, r4, #3
 800644c:	42a0      	cmp	r0, r4
 800644e:	d0e3      	beq.n	8006418 <_malloc_r+0x64>
 8006450:	1a21      	subs	r1, r4, r0
 8006452:	4630      	mov	r0, r6
 8006454:	f000 fac2 	bl	80069dc <_sbrk_r>
 8006458:	3001      	adds	r0, #1
 800645a:	d1dd      	bne.n	8006418 <_malloc_r+0x64>
 800645c:	e7cf      	b.n	80063fe <_malloc_r+0x4a>
 800645e:	bf00      	nop
 8006460:	20000200 	.word	0x20000200
 8006464:	20000204 	.word	0x20000204

08006468 <__ssputs_r>:
 8006468:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800646c:	688e      	ldr	r6, [r1, #8]
 800646e:	4682      	mov	sl, r0
 8006470:	429e      	cmp	r6, r3
 8006472:	460c      	mov	r4, r1
 8006474:	4690      	mov	r8, r2
 8006476:	461f      	mov	r7, r3
 8006478:	d838      	bhi.n	80064ec <__ssputs_r+0x84>
 800647a:	898a      	ldrh	r2, [r1, #12]
 800647c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006480:	d032      	beq.n	80064e8 <__ssputs_r+0x80>
 8006482:	6825      	ldr	r5, [r4, #0]
 8006484:	6909      	ldr	r1, [r1, #16]
 8006486:	3301      	adds	r3, #1
 8006488:	eba5 0901 	sub.w	r9, r5, r1
 800648c:	6965      	ldr	r5, [r4, #20]
 800648e:	444b      	add	r3, r9
 8006490:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006494:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006498:	106d      	asrs	r5, r5, #1
 800649a:	429d      	cmp	r5, r3
 800649c:	bf38      	it	cc
 800649e:	461d      	movcc	r5, r3
 80064a0:	0553      	lsls	r3, r2, #21
 80064a2:	d531      	bpl.n	8006508 <__ssputs_r+0xa0>
 80064a4:	4629      	mov	r1, r5
 80064a6:	f7ff ff85 	bl	80063b4 <_malloc_r>
 80064aa:	4606      	mov	r6, r0
 80064ac:	b950      	cbnz	r0, 80064c4 <__ssputs_r+0x5c>
 80064ae:	230c      	movs	r3, #12
 80064b0:	f04f 30ff 	mov.w	r0, #4294967295
 80064b4:	f8ca 3000 	str.w	r3, [sl]
 80064b8:	89a3      	ldrh	r3, [r4, #12]
 80064ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80064be:	81a3      	strh	r3, [r4, #12]
 80064c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064c4:	464a      	mov	r2, r9
 80064c6:	6921      	ldr	r1, [r4, #16]
 80064c8:	f7ff fa54 	bl	8005974 <memcpy>
 80064cc:	89a3      	ldrh	r3, [r4, #12]
 80064ce:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80064d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80064d6:	81a3      	strh	r3, [r4, #12]
 80064d8:	6126      	str	r6, [r4, #16]
 80064da:	444e      	add	r6, r9
 80064dc:	6026      	str	r6, [r4, #0]
 80064de:	463e      	mov	r6, r7
 80064e0:	6165      	str	r5, [r4, #20]
 80064e2:	eba5 0509 	sub.w	r5, r5, r9
 80064e6:	60a5      	str	r5, [r4, #8]
 80064e8:	42be      	cmp	r6, r7
 80064ea:	d900      	bls.n	80064ee <__ssputs_r+0x86>
 80064ec:	463e      	mov	r6, r7
 80064ee:	4632      	mov	r2, r6
 80064f0:	4641      	mov	r1, r8
 80064f2:	6820      	ldr	r0, [r4, #0]
 80064f4:	f000 fd88 	bl	8007008 <memmove>
 80064f8:	68a3      	ldr	r3, [r4, #8]
 80064fa:	6822      	ldr	r2, [r4, #0]
 80064fc:	1b9b      	subs	r3, r3, r6
 80064fe:	4432      	add	r2, r6
 8006500:	2000      	movs	r0, #0
 8006502:	60a3      	str	r3, [r4, #8]
 8006504:	6022      	str	r2, [r4, #0]
 8006506:	e7db      	b.n	80064c0 <__ssputs_r+0x58>
 8006508:	462a      	mov	r2, r5
 800650a:	f000 fda3 	bl	8007054 <_realloc_r>
 800650e:	4606      	mov	r6, r0
 8006510:	2800      	cmp	r0, #0
 8006512:	d1e1      	bne.n	80064d8 <__ssputs_r+0x70>
 8006514:	4650      	mov	r0, sl
 8006516:	6921      	ldr	r1, [r4, #16]
 8006518:	f7ff ff00 	bl	800631c <_free_r>
 800651c:	e7c7      	b.n	80064ae <__ssputs_r+0x46>
	...

08006520 <_svfiprintf_r>:
 8006520:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006524:	4698      	mov	r8, r3
 8006526:	898b      	ldrh	r3, [r1, #12]
 8006528:	4607      	mov	r7, r0
 800652a:	061b      	lsls	r3, r3, #24
 800652c:	460d      	mov	r5, r1
 800652e:	4614      	mov	r4, r2
 8006530:	b09d      	sub	sp, #116	; 0x74
 8006532:	d50e      	bpl.n	8006552 <_svfiprintf_r+0x32>
 8006534:	690b      	ldr	r3, [r1, #16]
 8006536:	b963      	cbnz	r3, 8006552 <_svfiprintf_r+0x32>
 8006538:	2140      	movs	r1, #64	; 0x40
 800653a:	f7ff ff3b 	bl	80063b4 <_malloc_r>
 800653e:	6028      	str	r0, [r5, #0]
 8006540:	6128      	str	r0, [r5, #16]
 8006542:	b920      	cbnz	r0, 800654e <_svfiprintf_r+0x2e>
 8006544:	230c      	movs	r3, #12
 8006546:	603b      	str	r3, [r7, #0]
 8006548:	f04f 30ff 	mov.w	r0, #4294967295
 800654c:	e0d1      	b.n	80066f2 <_svfiprintf_r+0x1d2>
 800654e:	2340      	movs	r3, #64	; 0x40
 8006550:	616b      	str	r3, [r5, #20]
 8006552:	2300      	movs	r3, #0
 8006554:	9309      	str	r3, [sp, #36]	; 0x24
 8006556:	2320      	movs	r3, #32
 8006558:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800655c:	2330      	movs	r3, #48	; 0x30
 800655e:	f04f 0901 	mov.w	r9, #1
 8006562:	f8cd 800c 	str.w	r8, [sp, #12]
 8006566:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800670c <_svfiprintf_r+0x1ec>
 800656a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800656e:	4623      	mov	r3, r4
 8006570:	469a      	mov	sl, r3
 8006572:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006576:	b10a      	cbz	r2, 800657c <_svfiprintf_r+0x5c>
 8006578:	2a25      	cmp	r2, #37	; 0x25
 800657a:	d1f9      	bne.n	8006570 <_svfiprintf_r+0x50>
 800657c:	ebba 0b04 	subs.w	fp, sl, r4
 8006580:	d00b      	beq.n	800659a <_svfiprintf_r+0x7a>
 8006582:	465b      	mov	r3, fp
 8006584:	4622      	mov	r2, r4
 8006586:	4629      	mov	r1, r5
 8006588:	4638      	mov	r0, r7
 800658a:	f7ff ff6d 	bl	8006468 <__ssputs_r>
 800658e:	3001      	adds	r0, #1
 8006590:	f000 80aa 	beq.w	80066e8 <_svfiprintf_r+0x1c8>
 8006594:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006596:	445a      	add	r2, fp
 8006598:	9209      	str	r2, [sp, #36]	; 0x24
 800659a:	f89a 3000 	ldrb.w	r3, [sl]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	f000 80a2 	beq.w	80066e8 <_svfiprintf_r+0x1c8>
 80065a4:	2300      	movs	r3, #0
 80065a6:	f04f 32ff 	mov.w	r2, #4294967295
 80065aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80065ae:	f10a 0a01 	add.w	sl, sl, #1
 80065b2:	9304      	str	r3, [sp, #16]
 80065b4:	9307      	str	r3, [sp, #28]
 80065b6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80065ba:	931a      	str	r3, [sp, #104]	; 0x68
 80065bc:	4654      	mov	r4, sl
 80065be:	2205      	movs	r2, #5
 80065c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80065c4:	4851      	ldr	r0, [pc, #324]	; (800670c <_svfiprintf_r+0x1ec>)
 80065c6:	f7ff f9c7 	bl	8005958 <memchr>
 80065ca:	9a04      	ldr	r2, [sp, #16]
 80065cc:	b9d8      	cbnz	r0, 8006606 <_svfiprintf_r+0xe6>
 80065ce:	06d0      	lsls	r0, r2, #27
 80065d0:	bf44      	itt	mi
 80065d2:	2320      	movmi	r3, #32
 80065d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80065d8:	0711      	lsls	r1, r2, #28
 80065da:	bf44      	itt	mi
 80065dc:	232b      	movmi	r3, #43	; 0x2b
 80065de:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80065e2:	f89a 3000 	ldrb.w	r3, [sl]
 80065e6:	2b2a      	cmp	r3, #42	; 0x2a
 80065e8:	d015      	beq.n	8006616 <_svfiprintf_r+0xf6>
 80065ea:	4654      	mov	r4, sl
 80065ec:	2000      	movs	r0, #0
 80065ee:	f04f 0c0a 	mov.w	ip, #10
 80065f2:	9a07      	ldr	r2, [sp, #28]
 80065f4:	4621      	mov	r1, r4
 80065f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80065fa:	3b30      	subs	r3, #48	; 0x30
 80065fc:	2b09      	cmp	r3, #9
 80065fe:	d94e      	bls.n	800669e <_svfiprintf_r+0x17e>
 8006600:	b1b0      	cbz	r0, 8006630 <_svfiprintf_r+0x110>
 8006602:	9207      	str	r2, [sp, #28]
 8006604:	e014      	b.n	8006630 <_svfiprintf_r+0x110>
 8006606:	eba0 0308 	sub.w	r3, r0, r8
 800660a:	fa09 f303 	lsl.w	r3, r9, r3
 800660e:	4313      	orrs	r3, r2
 8006610:	46a2      	mov	sl, r4
 8006612:	9304      	str	r3, [sp, #16]
 8006614:	e7d2      	b.n	80065bc <_svfiprintf_r+0x9c>
 8006616:	9b03      	ldr	r3, [sp, #12]
 8006618:	1d19      	adds	r1, r3, #4
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	9103      	str	r1, [sp, #12]
 800661e:	2b00      	cmp	r3, #0
 8006620:	bfbb      	ittet	lt
 8006622:	425b      	neglt	r3, r3
 8006624:	f042 0202 	orrlt.w	r2, r2, #2
 8006628:	9307      	strge	r3, [sp, #28]
 800662a:	9307      	strlt	r3, [sp, #28]
 800662c:	bfb8      	it	lt
 800662e:	9204      	strlt	r2, [sp, #16]
 8006630:	7823      	ldrb	r3, [r4, #0]
 8006632:	2b2e      	cmp	r3, #46	; 0x2e
 8006634:	d10c      	bne.n	8006650 <_svfiprintf_r+0x130>
 8006636:	7863      	ldrb	r3, [r4, #1]
 8006638:	2b2a      	cmp	r3, #42	; 0x2a
 800663a:	d135      	bne.n	80066a8 <_svfiprintf_r+0x188>
 800663c:	9b03      	ldr	r3, [sp, #12]
 800663e:	3402      	adds	r4, #2
 8006640:	1d1a      	adds	r2, r3, #4
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	9203      	str	r2, [sp, #12]
 8006646:	2b00      	cmp	r3, #0
 8006648:	bfb8      	it	lt
 800664a:	f04f 33ff 	movlt.w	r3, #4294967295
 800664e:	9305      	str	r3, [sp, #20]
 8006650:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800671c <_svfiprintf_r+0x1fc>
 8006654:	2203      	movs	r2, #3
 8006656:	4650      	mov	r0, sl
 8006658:	7821      	ldrb	r1, [r4, #0]
 800665a:	f7ff f97d 	bl	8005958 <memchr>
 800665e:	b140      	cbz	r0, 8006672 <_svfiprintf_r+0x152>
 8006660:	2340      	movs	r3, #64	; 0x40
 8006662:	eba0 000a 	sub.w	r0, r0, sl
 8006666:	fa03 f000 	lsl.w	r0, r3, r0
 800666a:	9b04      	ldr	r3, [sp, #16]
 800666c:	3401      	adds	r4, #1
 800666e:	4303      	orrs	r3, r0
 8006670:	9304      	str	r3, [sp, #16]
 8006672:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006676:	2206      	movs	r2, #6
 8006678:	4825      	ldr	r0, [pc, #148]	; (8006710 <_svfiprintf_r+0x1f0>)
 800667a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800667e:	f7ff f96b 	bl	8005958 <memchr>
 8006682:	2800      	cmp	r0, #0
 8006684:	d038      	beq.n	80066f8 <_svfiprintf_r+0x1d8>
 8006686:	4b23      	ldr	r3, [pc, #140]	; (8006714 <_svfiprintf_r+0x1f4>)
 8006688:	bb1b      	cbnz	r3, 80066d2 <_svfiprintf_r+0x1b2>
 800668a:	9b03      	ldr	r3, [sp, #12]
 800668c:	3307      	adds	r3, #7
 800668e:	f023 0307 	bic.w	r3, r3, #7
 8006692:	3308      	adds	r3, #8
 8006694:	9303      	str	r3, [sp, #12]
 8006696:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006698:	4433      	add	r3, r6
 800669a:	9309      	str	r3, [sp, #36]	; 0x24
 800669c:	e767      	b.n	800656e <_svfiprintf_r+0x4e>
 800669e:	460c      	mov	r4, r1
 80066a0:	2001      	movs	r0, #1
 80066a2:	fb0c 3202 	mla	r2, ip, r2, r3
 80066a6:	e7a5      	b.n	80065f4 <_svfiprintf_r+0xd4>
 80066a8:	2300      	movs	r3, #0
 80066aa:	f04f 0c0a 	mov.w	ip, #10
 80066ae:	4619      	mov	r1, r3
 80066b0:	3401      	adds	r4, #1
 80066b2:	9305      	str	r3, [sp, #20]
 80066b4:	4620      	mov	r0, r4
 80066b6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80066ba:	3a30      	subs	r2, #48	; 0x30
 80066bc:	2a09      	cmp	r2, #9
 80066be:	d903      	bls.n	80066c8 <_svfiprintf_r+0x1a8>
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d0c5      	beq.n	8006650 <_svfiprintf_r+0x130>
 80066c4:	9105      	str	r1, [sp, #20]
 80066c6:	e7c3      	b.n	8006650 <_svfiprintf_r+0x130>
 80066c8:	4604      	mov	r4, r0
 80066ca:	2301      	movs	r3, #1
 80066cc:	fb0c 2101 	mla	r1, ip, r1, r2
 80066d0:	e7f0      	b.n	80066b4 <_svfiprintf_r+0x194>
 80066d2:	ab03      	add	r3, sp, #12
 80066d4:	9300      	str	r3, [sp, #0]
 80066d6:	462a      	mov	r2, r5
 80066d8:	4638      	mov	r0, r7
 80066da:	4b0f      	ldr	r3, [pc, #60]	; (8006718 <_svfiprintf_r+0x1f8>)
 80066dc:	a904      	add	r1, sp, #16
 80066de:	f7fc f9ed 	bl	8002abc <_printf_float>
 80066e2:	1c42      	adds	r2, r0, #1
 80066e4:	4606      	mov	r6, r0
 80066e6:	d1d6      	bne.n	8006696 <_svfiprintf_r+0x176>
 80066e8:	89ab      	ldrh	r3, [r5, #12]
 80066ea:	065b      	lsls	r3, r3, #25
 80066ec:	f53f af2c 	bmi.w	8006548 <_svfiprintf_r+0x28>
 80066f0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80066f2:	b01d      	add	sp, #116	; 0x74
 80066f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066f8:	ab03      	add	r3, sp, #12
 80066fa:	9300      	str	r3, [sp, #0]
 80066fc:	462a      	mov	r2, r5
 80066fe:	4638      	mov	r0, r7
 8006700:	4b05      	ldr	r3, [pc, #20]	; (8006718 <_svfiprintf_r+0x1f8>)
 8006702:	a904      	add	r1, sp, #16
 8006704:	f7fc fc76 	bl	8002ff4 <_printf_i>
 8006708:	e7eb      	b.n	80066e2 <_svfiprintf_r+0x1c2>
 800670a:	bf00      	nop
 800670c:	0800787c 	.word	0x0800787c
 8006710:	08007886 	.word	0x08007886
 8006714:	08002abd 	.word	0x08002abd
 8006718:	08006469 	.word	0x08006469
 800671c:	08007882 	.word	0x08007882

08006720 <__sfputc_r>:
 8006720:	6893      	ldr	r3, [r2, #8]
 8006722:	b410      	push	{r4}
 8006724:	3b01      	subs	r3, #1
 8006726:	2b00      	cmp	r3, #0
 8006728:	6093      	str	r3, [r2, #8]
 800672a:	da07      	bge.n	800673c <__sfputc_r+0x1c>
 800672c:	6994      	ldr	r4, [r2, #24]
 800672e:	42a3      	cmp	r3, r4
 8006730:	db01      	blt.n	8006736 <__sfputc_r+0x16>
 8006732:	290a      	cmp	r1, #10
 8006734:	d102      	bne.n	800673c <__sfputc_r+0x1c>
 8006736:	bc10      	pop	{r4}
 8006738:	f000 b972 	b.w	8006a20 <__swbuf_r>
 800673c:	6813      	ldr	r3, [r2, #0]
 800673e:	1c58      	adds	r0, r3, #1
 8006740:	6010      	str	r0, [r2, #0]
 8006742:	7019      	strb	r1, [r3, #0]
 8006744:	4608      	mov	r0, r1
 8006746:	bc10      	pop	{r4}
 8006748:	4770      	bx	lr

0800674a <__sfputs_r>:
 800674a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800674c:	4606      	mov	r6, r0
 800674e:	460f      	mov	r7, r1
 8006750:	4614      	mov	r4, r2
 8006752:	18d5      	adds	r5, r2, r3
 8006754:	42ac      	cmp	r4, r5
 8006756:	d101      	bne.n	800675c <__sfputs_r+0x12>
 8006758:	2000      	movs	r0, #0
 800675a:	e007      	b.n	800676c <__sfputs_r+0x22>
 800675c:	463a      	mov	r2, r7
 800675e:	4630      	mov	r0, r6
 8006760:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006764:	f7ff ffdc 	bl	8006720 <__sfputc_r>
 8006768:	1c43      	adds	r3, r0, #1
 800676a:	d1f3      	bne.n	8006754 <__sfputs_r+0xa>
 800676c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006770 <_vfiprintf_r>:
 8006770:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006774:	460d      	mov	r5, r1
 8006776:	4614      	mov	r4, r2
 8006778:	4698      	mov	r8, r3
 800677a:	4606      	mov	r6, r0
 800677c:	b09d      	sub	sp, #116	; 0x74
 800677e:	b118      	cbz	r0, 8006788 <_vfiprintf_r+0x18>
 8006780:	6983      	ldr	r3, [r0, #24]
 8006782:	b90b      	cbnz	r3, 8006788 <_vfiprintf_r+0x18>
 8006784:	f000 fb3c 	bl	8006e00 <__sinit>
 8006788:	4b89      	ldr	r3, [pc, #548]	; (80069b0 <_vfiprintf_r+0x240>)
 800678a:	429d      	cmp	r5, r3
 800678c:	d11b      	bne.n	80067c6 <_vfiprintf_r+0x56>
 800678e:	6875      	ldr	r5, [r6, #4]
 8006790:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006792:	07d9      	lsls	r1, r3, #31
 8006794:	d405      	bmi.n	80067a2 <_vfiprintf_r+0x32>
 8006796:	89ab      	ldrh	r3, [r5, #12]
 8006798:	059a      	lsls	r2, r3, #22
 800679a:	d402      	bmi.n	80067a2 <_vfiprintf_r+0x32>
 800679c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800679e:	f000 fbcd 	bl	8006f3c <__retarget_lock_acquire_recursive>
 80067a2:	89ab      	ldrh	r3, [r5, #12]
 80067a4:	071b      	lsls	r3, r3, #28
 80067a6:	d501      	bpl.n	80067ac <_vfiprintf_r+0x3c>
 80067a8:	692b      	ldr	r3, [r5, #16]
 80067aa:	b9eb      	cbnz	r3, 80067e8 <_vfiprintf_r+0x78>
 80067ac:	4629      	mov	r1, r5
 80067ae:	4630      	mov	r0, r6
 80067b0:	f000 f996 	bl	8006ae0 <__swsetup_r>
 80067b4:	b1c0      	cbz	r0, 80067e8 <_vfiprintf_r+0x78>
 80067b6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80067b8:	07dc      	lsls	r4, r3, #31
 80067ba:	d50e      	bpl.n	80067da <_vfiprintf_r+0x6a>
 80067bc:	f04f 30ff 	mov.w	r0, #4294967295
 80067c0:	b01d      	add	sp, #116	; 0x74
 80067c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067c6:	4b7b      	ldr	r3, [pc, #492]	; (80069b4 <_vfiprintf_r+0x244>)
 80067c8:	429d      	cmp	r5, r3
 80067ca:	d101      	bne.n	80067d0 <_vfiprintf_r+0x60>
 80067cc:	68b5      	ldr	r5, [r6, #8]
 80067ce:	e7df      	b.n	8006790 <_vfiprintf_r+0x20>
 80067d0:	4b79      	ldr	r3, [pc, #484]	; (80069b8 <_vfiprintf_r+0x248>)
 80067d2:	429d      	cmp	r5, r3
 80067d4:	bf08      	it	eq
 80067d6:	68f5      	ldreq	r5, [r6, #12]
 80067d8:	e7da      	b.n	8006790 <_vfiprintf_r+0x20>
 80067da:	89ab      	ldrh	r3, [r5, #12]
 80067dc:	0598      	lsls	r0, r3, #22
 80067de:	d4ed      	bmi.n	80067bc <_vfiprintf_r+0x4c>
 80067e0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80067e2:	f000 fbac 	bl	8006f3e <__retarget_lock_release_recursive>
 80067e6:	e7e9      	b.n	80067bc <_vfiprintf_r+0x4c>
 80067e8:	2300      	movs	r3, #0
 80067ea:	9309      	str	r3, [sp, #36]	; 0x24
 80067ec:	2320      	movs	r3, #32
 80067ee:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80067f2:	2330      	movs	r3, #48	; 0x30
 80067f4:	f04f 0901 	mov.w	r9, #1
 80067f8:	f8cd 800c 	str.w	r8, [sp, #12]
 80067fc:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80069bc <_vfiprintf_r+0x24c>
 8006800:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006804:	4623      	mov	r3, r4
 8006806:	469a      	mov	sl, r3
 8006808:	f813 2b01 	ldrb.w	r2, [r3], #1
 800680c:	b10a      	cbz	r2, 8006812 <_vfiprintf_r+0xa2>
 800680e:	2a25      	cmp	r2, #37	; 0x25
 8006810:	d1f9      	bne.n	8006806 <_vfiprintf_r+0x96>
 8006812:	ebba 0b04 	subs.w	fp, sl, r4
 8006816:	d00b      	beq.n	8006830 <_vfiprintf_r+0xc0>
 8006818:	465b      	mov	r3, fp
 800681a:	4622      	mov	r2, r4
 800681c:	4629      	mov	r1, r5
 800681e:	4630      	mov	r0, r6
 8006820:	f7ff ff93 	bl	800674a <__sfputs_r>
 8006824:	3001      	adds	r0, #1
 8006826:	f000 80aa 	beq.w	800697e <_vfiprintf_r+0x20e>
 800682a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800682c:	445a      	add	r2, fp
 800682e:	9209      	str	r2, [sp, #36]	; 0x24
 8006830:	f89a 3000 	ldrb.w	r3, [sl]
 8006834:	2b00      	cmp	r3, #0
 8006836:	f000 80a2 	beq.w	800697e <_vfiprintf_r+0x20e>
 800683a:	2300      	movs	r3, #0
 800683c:	f04f 32ff 	mov.w	r2, #4294967295
 8006840:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006844:	f10a 0a01 	add.w	sl, sl, #1
 8006848:	9304      	str	r3, [sp, #16]
 800684a:	9307      	str	r3, [sp, #28]
 800684c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006850:	931a      	str	r3, [sp, #104]	; 0x68
 8006852:	4654      	mov	r4, sl
 8006854:	2205      	movs	r2, #5
 8006856:	f814 1b01 	ldrb.w	r1, [r4], #1
 800685a:	4858      	ldr	r0, [pc, #352]	; (80069bc <_vfiprintf_r+0x24c>)
 800685c:	f7ff f87c 	bl	8005958 <memchr>
 8006860:	9a04      	ldr	r2, [sp, #16]
 8006862:	b9d8      	cbnz	r0, 800689c <_vfiprintf_r+0x12c>
 8006864:	06d1      	lsls	r1, r2, #27
 8006866:	bf44      	itt	mi
 8006868:	2320      	movmi	r3, #32
 800686a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800686e:	0713      	lsls	r3, r2, #28
 8006870:	bf44      	itt	mi
 8006872:	232b      	movmi	r3, #43	; 0x2b
 8006874:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006878:	f89a 3000 	ldrb.w	r3, [sl]
 800687c:	2b2a      	cmp	r3, #42	; 0x2a
 800687e:	d015      	beq.n	80068ac <_vfiprintf_r+0x13c>
 8006880:	4654      	mov	r4, sl
 8006882:	2000      	movs	r0, #0
 8006884:	f04f 0c0a 	mov.w	ip, #10
 8006888:	9a07      	ldr	r2, [sp, #28]
 800688a:	4621      	mov	r1, r4
 800688c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006890:	3b30      	subs	r3, #48	; 0x30
 8006892:	2b09      	cmp	r3, #9
 8006894:	d94e      	bls.n	8006934 <_vfiprintf_r+0x1c4>
 8006896:	b1b0      	cbz	r0, 80068c6 <_vfiprintf_r+0x156>
 8006898:	9207      	str	r2, [sp, #28]
 800689a:	e014      	b.n	80068c6 <_vfiprintf_r+0x156>
 800689c:	eba0 0308 	sub.w	r3, r0, r8
 80068a0:	fa09 f303 	lsl.w	r3, r9, r3
 80068a4:	4313      	orrs	r3, r2
 80068a6:	46a2      	mov	sl, r4
 80068a8:	9304      	str	r3, [sp, #16]
 80068aa:	e7d2      	b.n	8006852 <_vfiprintf_r+0xe2>
 80068ac:	9b03      	ldr	r3, [sp, #12]
 80068ae:	1d19      	adds	r1, r3, #4
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	9103      	str	r1, [sp, #12]
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	bfbb      	ittet	lt
 80068b8:	425b      	neglt	r3, r3
 80068ba:	f042 0202 	orrlt.w	r2, r2, #2
 80068be:	9307      	strge	r3, [sp, #28]
 80068c0:	9307      	strlt	r3, [sp, #28]
 80068c2:	bfb8      	it	lt
 80068c4:	9204      	strlt	r2, [sp, #16]
 80068c6:	7823      	ldrb	r3, [r4, #0]
 80068c8:	2b2e      	cmp	r3, #46	; 0x2e
 80068ca:	d10c      	bne.n	80068e6 <_vfiprintf_r+0x176>
 80068cc:	7863      	ldrb	r3, [r4, #1]
 80068ce:	2b2a      	cmp	r3, #42	; 0x2a
 80068d0:	d135      	bne.n	800693e <_vfiprintf_r+0x1ce>
 80068d2:	9b03      	ldr	r3, [sp, #12]
 80068d4:	3402      	adds	r4, #2
 80068d6:	1d1a      	adds	r2, r3, #4
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	9203      	str	r2, [sp, #12]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	bfb8      	it	lt
 80068e0:	f04f 33ff 	movlt.w	r3, #4294967295
 80068e4:	9305      	str	r3, [sp, #20]
 80068e6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80069cc <_vfiprintf_r+0x25c>
 80068ea:	2203      	movs	r2, #3
 80068ec:	4650      	mov	r0, sl
 80068ee:	7821      	ldrb	r1, [r4, #0]
 80068f0:	f7ff f832 	bl	8005958 <memchr>
 80068f4:	b140      	cbz	r0, 8006908 <_vfiprintf_r+0x198>
 80068f6:	2340      	movs	r3, #64	; 0x40
 80068f8:	eba0 000a 	sub.w	r0, r0, sl
 80068fc:	fa03 f000 	lsl.w	r0, r3, r0
 8006900:	9b04      	ldr	r3, [sp, #16]
 8006902:	3401      	adds	r4, #1
 8006904:	4303      	orrs	r3, r0
 8006906:	9304      	str	r3, [sp, #16]
 8006908:	f814 1b01 	ldrb.w	r1, [r4], #1
 800690c:	2206      	movs	r2, #6
 800690e:	482c      	ldr	r0, [pc, #176]	; (80069c0 <_vfiprintf_r+0x250>)
 8006910:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006914:	f7ff f820 	bl	8005958 <memchr>
 8006918:	2800      	cmp	r0, #0
 800691a:	d03f      	beq.n	800699c <_vfiprintf_r+0x22c>
 800691c:	4b29      	ldr	r3, [pc, #164]	; (80069c4 <_vfiprintf_r+0x254>)
 800691e:	bb1b      	cbnz	r3, 8006968 <_vfiprintf_r+0x1f8>
 8006920:	9b03      	ldr	r3, [sp, #12]
 8006922:	3307      	adds	r3, #7
 8006924:	f023 0307 	bic.w	r3, r3, #7
 8006928:	3308      	adds	r3, #8
 800692a:	9303      	str	r3, [sp, #12]
 800692c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800692e:	443b      	add	r3, r7
 8006930:	9309      	str	r3, [sp, #36]	; 0x24
 8006932:	e767      	b.n	8006804 <_vfiprintf_r+0x94>
 8006934:	460c      	mov	r4, r1
 8006936:	2001      	movs	r0, #1
 8006938:	fb0c 3202 	mla	r2, ip, r2, r3
 800693c:	e7a5      	b.n	800688a <_vfiprintf_r+0x11a>
 800693e:	2300      	movs	r3, #0
 8006940:	f04f 0c0a 	mov.w	ip, #10
 8006944:	4619      	mov	r1, r3
 8006946:	3401      	adds	r4, #1
 8006948:	9305      	str	r3, [sp, #20]
 800694a:	4620      	mov	r0, r4
 800694c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006950:	3a30      	subs	r2, #48	; 0x30
 8006952:	2a09      	cmp	r2, #9
 8006954:	d903      	bls.n	800695e <_vfiprintf_r+0x1ee>
 8006956:	2b00      	cmp	r3, #0
 8006958:	d0c5      	beq.n	80068e6 <_vfiprintf_r+0x176>
 800695a:	9105      	str	r1, [sp, #20]
 800695c:	e7c3      	b.n	80068e6 <_vfiprintf_r+0x176>
 800695e:	4604      	mov	r4, r0
 8006960:	2301      	movs	r3, #1
 8006962:	fb0c 2101 	mla	r1, ip, r1, r2
 8006966:	e7f0      	b.n	800694a <_vfiprintf_r+0x1da>
 8006968:	ab03      	add	r3, sp, #12
 800696a:	9300      	str	r3, [sp, #0]
 800696c:	462a      	mov	r2, r5
 800696e:	4630      	mov	r0, r6
 8006970:	4b15      	ldr	r3, [pc, #84]	; (80069c8 <_vfiprintf_r+0x258>)
 8006972:	a904      	add	r1, sp, #16
 8006974:	f7fc f8a2 	bl	8002abc <_printf_float>
 8006978:	4607      	mov	r7, r0
 800697a:	1c78      	adds	r0, r7, #1
 800697c:	d1d6      	bne.n	800692c <_vfiprintf_r+0x1bc>
 800697e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006980:	07d9      	lsls	r1, r3, #31
 8006982:	d405      	bmi.n	8006990 <_vfiprintf_r+0x220>
 8006984:	89ab      	ldrh	r3, [r5, #12]
 8006986:	059a      	lsls	r2, r3, #22
 8006988:	d402      	bmi.n	8006990 <_vfiprintf_r+0x220>
 800698a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800698c:	f000 fad7 	bl	8006f3e <__retarget_lock_release_recursive>
 8006990:	89ab      	ldrh	r3, [r5, #12]
 8006992:	065b      	lsls	r3, r3, #25
 8006994:	f53f af12 	bmi.w	80067bc <_vfiprintf_r+0x4c>
 8006998:	9809      	ldr	r0, [sp, #36]	; 0x24
 800699a:	e711      	b.n	80067c0 <_vfiprintf_r+0x50>
 800699c:	ab03      	add	r3, sp, #12
 800699e:	9300      	str	r3, [sp, #0]
 80069a0:	462a      	mov	r2, r5
 80069a2:	4630      	mov	r0, r6
 80069a4:	4b08      	ldr	r3, [pc, #32]	; (80069c8 <_vfiprintf_r+0x258>)
 80069a6:	a904      	add	r1, sp, #16
 80069a8:	f7fc fb24 	bl	8002ff4 <_printf_i>
 80069ac:	e7e4      	b.n	8006978 <_vfiprintf_r+0x208>
 80069ae:	bf00      	nop
 80069b0:	080078b0 	.word	0x080078b0
 80069b4:	080078d0 	.word	0x080078d0
 80069b8:	08007890 	.word	0x08007890
 80069bc:	0800787c 	.word	0x0800787c
 80069c0:	08007886 	.word	0x08007886
 80069c4:	08002abd 	.word	0x08002abd
 80069c8:	0800674b 	.word	0x0800674b
 80069cc:	08007882 	.word	0x08007882

080069d0 <nan>:
 80069d0:	2000      	movs	r0, #0
 80069d2:	4901      	ldr	r1, [pc, #4]	; (80069d8 <nan+0x8>)
 80069d4:	4770      	bx	lr
 80069d6:	bf00      	nop
 80069d8:	7ff80000 	.word	0x7ff80000

080069dc <_sbrk_r>:
 80069dc:	b538      	push	{r3, r4, r5, lr}
 80069de:	2300      	movs	r3, #0
 80069e0:	4d05      	ldr	r5, [pc, #20]	; (80069f8 <_sbrk_r+0x1c>)
 80069e2:	4604      	mov	r4, r0
 80069e4:	4608      	mov	r0, r1
 80069e6:	602b      	str	r3, [r5, #0]
 80069e8:	f7fa fb78 	bl	80010dc <_sbrk>
 80069ec:	1c43      	adds	r3, r0, #1
 80069ee:	d102      	bne.n	80069f6 <_sbrk_r+0x1a>
 80069f0:	682b      	ldr	r3, [r5, #0]
 80069f2:	b103      	cbz	r3, 80069f6 <_sbrk_r+0x1a>
 80069f4:	6023      	str	r3, [r4, #0]
 80069f6:	bd38      	pop	{r3, r4, r5, pc}
 80069f8:	200003f8 	.word	0x200003f8

080069fc <strncmp>:
 80069fc:	b510      	push	{r4, lr}
 80069fe:	b16a      	cbz	r2, 8006a1c <strncmp+0x20>
 8006a00:	3901      	subs	r1, #1
 8006a02:	1884      	adds	r4, r0, r2
 8006a04:	f810 3b01 	ldrb.w	r3, [r0], #1
 8006a08:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8006a0c:	4293      	cmp	r3, r2
 8006a0e:	d103      	bne.n	8006a18 <strncmp+0x1c>
 8006a10:	42a0      	cmp	r0, r4
 8006a12:	d001      	beq.n	8006a18 <strncmp+0x1c>
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d1f5      	bne.n	8006a04 <strncmp+0x8>
 8006a18:	1a98      	subs	r0, r3, r2
 8006a1a:	bd10      	pop	{r4, pc}
 8006a1c:	4610      	mov	r0, r2
 8006a1e:	e7fc      	b.n	8006a1a <strncmp+0x1e>

08006a20 <__swbuf_r>:
 8006a20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a22:	460e      	mov	r6, r1
 8006a24:	4614      	mov	r4, r2
 8006a26:	4605      	mov	r5, r0
 8006a28:	b118      	cbz	r0, 8006a32 <__swbuf_r+0x12>
 8006a2a:	6983      	ldr	r3, [r0, #24]
 8006a2c:	b90b      	cbnz	r3, 8006a32 <__swbuf_r+0x12>
 8006a2e:	f000 f9e7 	bl	8006e00 <__sinit>
 8006a32:	4b21      	ldr	r3, [pc, #132]	; (8006ab8 <__swbuf_r+0x98>)
 8006a34:	429c      	cmp	r4, r3
 8006a36:	d12b      	bne.n	8006a90 <__swbuf_r+0x70>
 8006a38:	686c      	ldr	r4, [r5, #4]
 8006a3a:	69a3      	ldr	r3, [r4, #24]
 8006a3c:	60a3      	str	r3, [r4, #8]
 8006a3e:	89a3      	ldrh	r3, [r4, #12]
 8006a40:	071a      	lsls	r2, r3, #28
 8006a42:	d52f      	bpl.n	8006aa4 <__swbuf_r+0x84>
 8006a44:	6923      	ldr	r3, [r4, #16]
 8006a46:	b36b      	cbz	r3, 8006aa4 <__swbuf_r+0x84>
 8006a48:	6923      	ldr	r3, [r4, #16]
 8006a4a:	6820      	ldr	r0, [r4, #0]
 8006a4c:	b2f6      	uxtb	r6, r6
 8006a4e:	1ac0      	subs	r0, r0, r3
 8006a50:	6963      	ldr	r3, [r4, #20]
 8006a52:	4637      	mov	r7, r6
 8006a54:	4283      	cmp	r3, r0
 8006a56:	dc04      	bgt.n	8006a62 <__swbuf_r+0x42>
 8006a58:	4621      	mov	r1, r4
 8006a5a:	4628      	mov	r0, r5
 8006a5c:	f000 f93c 	bl	8006cd8 <_fflush_r>
 8006a60:	bb30      	cbnz	r0, 8006ab0 <__swbuf_r+0x90>
 8006a62:	68a3      	ldr	r3, [r4, #8]
 8006a64:	3001      	adds	r0, #1
 8006a66:	3b01      	subs	r3, #1
 8006a68:	60a3      	str	r3, [r4, #8]
 8006a6a:	6823      	ldr	r3, [r4, #0]
 8006a6c:	1c5a      	adds	r2, r3, #1
 8006a6e:	6022      	str	r2, [r4, #0]
 8006a70:	701e      	strb	r6, [r3, #0]
 8006a72:	6963      	ldr	r3, [r4, #20]
 8006a74:	4283      	cmp	r3, r0
 8006a76:	d004      	beq.n	8006a82 <__swbuf_r+0x62>
 8006a78:	89a3      	ldrh	r3, [r4, #12]
 8006a7a:	07db      	lsls	r3, r3, #31
 8006a7c:	d506      	bpl.n	8006a8c <__swbuf_r+0x6c>
 8006a7e:	2e0a      	cmp	r6, #10
 8006a80:	d104      	bne.n	8006a8c <__swbuf_r+0x6c>
 8006a82:	4621      	mov	r1, r4
 8006a84:	4628      	mov	r0, r5
 8006a86:	f000 f927 	bl	8006cd8 <_fflush_r>
 8006a8a:	b988      	cbnz	r0, 8006ab0 <__swbuf_r+0x90>
 8006a8c:	4638      	mov	r0, r7
 8006a8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006a90:	4b0a      	ldr	r3, [pc, #40]	; (8006abc <__swbuf_r+0x9c>)
 8006a92:	429c      	cmp	r4, r3
 8006a94:	d101      	bne.n	8006a9a <__swbuf_r+0x7a>
 8006a96:	68ac      	ldr	r4, [r5, #8]
 8006a98:	e7cf      	b.n	8006a3a <__swbuf_r+0x1a>
 8006a9a:	4b09      	ldr	r3, [pc, #36]	; (8006ac0 <__swbuf_r+0xa0>)
 8006a9c:	429c      	cmp	r4, r3
 8006a9e:	bf08      	it	eq
 8006aa0:	68ec      	ldreq	r4, [r5, #12]
 8006aa2:	e7ca      	b.n	8006a3a <__swbuf_r+0x1a>
 8006aa4:	4621      	mov	r1, r4
 8006aa6:	4628      	mov	r0, r5
 8006aa8:	f000 f81a 	bl	8006ae0 <__swsetup_r>
 8006aac:	2800      	cmp	r0, #0
 8006aae:	d0cb      	beq.n	8006a48 <__swbuf_r+0x28>
 8006ab0:	f04f 37ff 	mov.w	r7, #4294967295
 8006ab4:	e7ea      	b.n	8006a8c <__swbuf_r+0x6c>
 8006ab6:	bf00      	nop
 8006ab8:	080078b0 	.word	0x080078b0
 8006abc:	080078d0 	.word	0x080078d0
 8006ac0:	08007890 	.word	0x08007890

08006ac4 <__ascii_wctomb>:
 8006ac4:	4603      	mov	r3, r0
 8006ac6:	4608      	mov	r0, r1
 8006ac8:	b141      	cbz	r1, 8006adc <__ascii_wctomb+0x18>
 8006aca:	2aff      	cmp	r2, #255	; 0xff
 8006acc:	d904      	bls.n	8006ad8 <__ascii_wctomb+0x14>
 8006ace:	228a      	movs	r2, #138	; 0x8a
 8006ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8006ad4:	601a      	str	r2, [r3, #0]
 8006ad6:	4770      	bx	lr
 8006ad8:	2001      	movs	r0, #1
 8006ada:	700a      	strb	r2, [r1, #0]
 8006adc:	4770      	bx	lr
	...

08006ae0 <__swsetup_r>:
 8006ae0:	4b32      	ldr	r3, [pc, #200]	; (8006bac <__swsetup_r+0xcc>)
 8006ae2:	b570      	push	{r4, r5, r6, lr}
 8006ae4:	681d      	ldr	r5, [r3, #0]
 8006ae6:	4606      	mov	r6, r0
 8006ae8:	460c      	mov	r4, r1
 8006aea:	b125      	cbz	r5, 8006af6 <__swsetup_r+0x16>
 8006aec:	69ab      	ldr	r3, [r5, #24]
 8006aee:	b913      	cbnz	r3, 8006af6 <__swsetup_r+0x16>
 8006af0:	4628      	mov	r0, r5
 8006af2:	f000 f985 	bl	8006e00 <__sinit>
 8006af6:	4b2e      	ldr	r3, [pc, #184]	; (8006bb0 <__swsetup_r+0xd0>)
 8006af8:	429c      	cmp	r4, r3
 8006afa:	d10f      	bne.n	8006b1c <__swsetup_r+0x3c>
 8006afc:	686c      	ldr	r4, [r5, #4]
 8006afe:	89a3      	ldrh	r3, [r4, #12]
 8006b00:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006b04:	0719      	lsls	r1, r3, #28
 8006b06:	d42c      	bmi.n	8006b62 <__swsetup_r+0x82>
 8006b08:	06dd      	lsls	r5, r3, #27
 8006b0a:	d411      	bmi.n	8006b30 <__swsetup_r+0x50>
 8006b0c:	2309      	movs	r3, #9
 8006b0e:	6033      	str	r3, [r6, #0]
 8006b10:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006b14:	f04f 30ff 	mov.w	r0, #4294967295
 8006b18:	81a3      	strh	r3, [r4, #12]
 8006b1a:	e03e      	b.n	8006b9a <__swsetup_r+0xba>
 8006b1c:	4b25      	ldr	r3, [pc, #148]	; (8006bb4 <__swsetup_r+0xd4>)
 8006b1e:	429c      	cmp	r4, r3
 8006b20:	d101      	bne.n	8006b26 <__swsetup_r+0x46>
 8006b22:	68ac      	ldr	r4, [r5, #8]
 8006b24:	e7eb      	b.n	8006afe <__swsetup_r+0x1e>
 8006b26:	4b24      	ldr	r3, [pc, #144]	; (8006bb8 <__swsetup_r+0xd8>)
 8006b28:	429c      	cmp	r4, r3
 8006b2a:	bf08      	it	eq
 8006b2c:	68ec      	ldreq	r4, [r5, #12]
 8006b2e:	e7e6      	b.n	8006afe <__swsetup_r+0x1e>
 8006b30:	0758      	lsls	r0, r3, #29
 8006b32:	d512      	bpl.n	8006b5a <__swsetup_r+0x7a>
 8006b34:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006b36:	b141      	cbz	r1, 8006b4a <__swsetup_r+0x6a>
 8006b38:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006b3c:	4299      	cmp	r1, r3
 8006b3e:	d002      	beq.n	8006b46 <__swsetup_r+0x66>
 8006b40:	4630      	mov	r0, r6
 8006b42:	f7ff fbeb 	bl	800631c <_free_r>
 8006b46:	2300      	movs	r3, #0
 8006b48:	6363      	str	r3, [r4, #52]	; 0x34
 8006b4a:	89a3      	ldrh	r3, [r4, #12]
 8006b4c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006b50:	81a3      	strh	r3, [r4, #12]
 8006b52:	2300      	movs	r3, #0
 8006b54:	6063      	str	r3, [r4, #4]
 8006b56:	6923      	ldr	r3, [r4, #16]
 8006b58:	6023      	str	r3, [r4, #0]
 8006b5a:	89a3      	ldrh	r3, [r4, #12]
 8006b5c:	f043 0308 	orr.w	r3, r3, #8
 8006b60:	81a3      	strh	r3, [r4, #12]
 8006b62:	6923      	ldr	r3, [r4, #16]
 8006b64:	b94b      	cbnz	r3, 8006b7a <__swsetup_r+0x9a>
 8006b66:	89a3      	ldrh	r3, [r4, #12]
 8006b68:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006b6c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006b70:	d003      	beq.n	8006b7a <__swsetup_r+0x9a>
 8006b72:	4621      	mov	r1, r4
 8006b74:	4630      	mov	r0, r6
 8006b76:	f000 fa07 	bl	8006f88 <__smakebuf_r>
 8006b7a:	89a0      	ldrh	r0, [r4, #12]
 8006b7c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006b80:	f010 0301 	ands.w	r3, r0, #1
 8006b84:	d00a      	beq.n	8006b9c <__swsetup_r+0xbc>
 8006b86:	2300      	movs	r3, #0
 8006b88:	60a3      	str	r3, [r4, #8]
 8006b8a:	6963      	ldr	r3, [r4, #20]
 8006b8c:	425b      	negs	r3, r3
 8006b8e:	61a3      	str	r3, [r4, #24]
 8006b90:	6923      	ldr	r3, [r4, #16]
 8006b92:	b943      	cbnz	r3, 8006ba6 <__swsetup_r+0xc6>
 8006b94:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006b98:	d1ba      	bne.n	8006b10 <__swsetup_r+0x30>
 8006b9a:	bd70      	pop	{r4, r5, r6, pc}
 8006b9c:	0781      	lsls	r1, r0, #30
 8006b9e:	bf58      	it	pl
 8006ba0:	6963      	ldrpl	r3, [r4, #20]
 8006ba2:	60a3      	str	r3, [r4, #8]
 8006ba4:	e7f4      	b.n	8006b90 <__swsetup_r+0xb0>
 8006ba6:	2000      	movs	r0, #0
 8006ba8:	e7f7      	b.n	8006b9a <__swsetup_r+0xba>
 8006baa:	bf00      	nop
 8006bac:	2000000c 	.word	0x2000000c
 8006bb0:	080078b0 	.word	0x080078b0
 8006bb4:	080078d0 	.word	0x080078d0
 8006bb8:	08007890 	.word	0x08007890

08006bbc <abort>:
 8006bbc:	2006      	movs	r0, #6
 8006bbe:	b508      	push	{r3, lr}
 8006bc0:	f000 fa96 	bl	80070f0 <raise>
 8006bc4:	2001      	movs	r0, #1
 8006bc6:	f7fa fa16 	bl	8000ff6 <_exit>
	...

08006bcc <__sflush_r>:
 8006bcc:	898a      	ldrh	r2, [r1, #12]
 8006bce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006bd2:	4605      	mov	r5, r0
 8006bd4:	0710      	lsls	r0, r2, #28
 8006bd6:	460c      	mov	r4, r1
 8006bd8:	d458      	bmi.n	8006c8c <__sflush_r+0xc0>
 8006bda:	684b      	ldr	r3, [r1, #4]
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	dc05      	bgt.n	8006bec <__sflush_r+0x20>
 8006be0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	dc02      	bgt.n	8006bec <__sflush_r+0x20>
 8006be6:	2000      	movs	r0, #0
 8006be8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006bec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006bee:	2e00      	cmp	r6, #0
 8006bf0:	d0f9      	beq.n	8006be6 <__sflush_r+0x1a>
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006bf8:	682f      	ldr	r7, [r5, #0]
 8006bfa:	602b      	str	r3, [r5, #0]
 8006bfc:	d032      	beq.n	8006c64 <__sflush_r+0x98>
 8006bfe:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006c00:	89a3      	ldrh	r3, [r4, #12]
 8006c02:	075a      	lsls	r2, r3, #29
 8006c04:	d505      	bpl.n	8006c12 <__sflush_r+0x46>
 8006c06:	6863      	ldr	r3, [r4, #4]
 8006c08:	1ac0      	subs	r0, r0, r3
 8006c0a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006c0c:	b10b      	cbz	r3, 8006c12 <__sflush_r+0x46>
 8006c0e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006c10:	1ac0      	subs	r0, r0, r3
 8006c12:	2300      	movs	r3, #0
 8006c14:	4602      	mov	r2, r0
 8006c16:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006c18:	4628      	mov	r0, r5
 8006c1a:	6a21      	ldr	r1, [r4, #32]
 8006c1c:	47b0      	blx	r6
 8006c1e:	1c43      	adds	r3, r0, #1
 8006c20:	89a3      	ldrh	r3, [r4, #12]
 8006c22:	d106      	bne.n	8006c32 <__sflush_r+0x66>
 8006c24:	6829      	ldr	r1, [r5, #0]
 8006c26:	291d      	cmp	r1, #29
 8006c28:	d82c      	bhi.n	8006c84 <__sflush_r+0xb8>
 8006c2a:	4a2a      	ldr	r2, [pc, #168]	; (8006cd4 <__sflush_r+0x108>)
 8006c2c:	40ca      	lsrs	r2, r1
 8006c2e:	07d6      	lsls	r6, r2, #31
 8006c30:	d528      	bpl.n	8006c84 <__sflush_r+0xb8>
 8006c32:	2200      	movs	r2, #0
 8006c34:	6062      	str	r2, [r4, #4]
 8006c36:	6922      	ldr	r2, [r4, #16]
 8006c38:	04d9      	lsls	r1, r3, #19
 8006c3a:	6022      	str	r2, [r4, #0]
 8006c3c:	d504      	bpl.n	8006c48 <__sflush_r+0x7c>
 8006c3e:	1c42      	adds	r2, r0, #1
 8006c40:	d101      	bne.n	8006c46 <__sflush_r+0x7a>
 8006c42:	682b      	ldr	r3, [r5, #0]
 8006c44:	b903      	cbnz	r3, 8006c48 <__sflush_r+0x7c>
 8006c46:	6560      	str	r0, [r4, #84]	; 0x54
 8006c48:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006c4a:	602f      	str	r7, [r5, #0]
 8006c4c:	2900      	cmp	r1, #0
 8006c4e:	d0ca      	beq.n	8006be6 <__sflush_r+0x1a>
 8006c50:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006c54:	4299      	cmp	r1, r3
 8006c56:	d002      	beq.n	8006c5e <__sflush_r+0x92>
 8006c58:	4628      	mov	r0, r5
 8006c5a:	f7ff fb5f 	bl	800631c <_free_r>
 8006c5e:	2000      	movs	r0, #0
 8006c60:	6360      	str	r0, [r4, #52]	; 0x34
 8006c62:	e7c1      	b.n	8006be8 <__sflush_r+0x1c>
 8006c64:	6a21      	ldr	r1, [r4, #32]
 8006c66:	2301      	movs	r3, #1
 8006c68:	4628      	mov	r0, r5
 8006c6a:	47b0      	blx	r6
 8006c6c:	1c41      	adds	r1, r0, #1
 8006c6e:	d1c7      	bne.n	8006c00 <__sflush_r+0x34>
 8006c70:	682b      	ldr	r3, [r5, #0]
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d0c4      	beq.n	8006c00 <__sflush_r+0x34>
 8006c76:	2b1d      	cmp	r3, #29
 8006c78:	d001      	beq.n	8006c7e <__sflush_r+0xb2>
 8006c7a:	2b16      	cmp	r3, #22
 8006c7c:	d101      	bne.n	8006c82 <__sflush_r+0xb6>
 8006c7e:	602f      	str	r7, [r5, #0]
 8006c80:	e7b1      	b.n	8006be6 <__sflush_r+0x1a>
 8006c82:	89a3      	ldrh	r3, [r4, #12]
 8006c84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006c88:	81a3      	strh	r3, [r4, #12]
 8006c8a:	e7ad      	b.n	8006be8 <__sflush_r+0x1c>
 8006c8c:	690f      	ldr	r7, [r1, #16]
 8006c8e:	2f00      	cmp	r7, #0
 8006c90:	d0a9      	beq.n	8006be6 <__sflush_r+0x1a>
 8006c92:	0793      	lsls	r3, r2, #30
 8006c94:	bf18      	it	ne
 8006c96:	2300      	movne	r3, #0
 8006c98:	680e      	ldr	r6, [r1, #0]
 8006c9a:	bf08      	it	eq
 8006c9c:	694b      	ldreq	r3, [r1, #20]
 8006c9e:	eba6 0807 	sub.w	r8, r6, r7
 8006ca2:	600f      	str	r7, [r1, #0]
 8006ca4:	608b      	str	r3, [r1, #8]
 8006ca6:	f1b8 0f00 	cmp.w	r8, #0
 8006caa:	dd9c      	ble.n	8006be6 <__sflush_r+0x1a>
 8006cac:	4643      	mov	r3, r8
 8006cae:	463a      	mov	r2, r7
 8006cb0:	4628      	mov	r0, r5
 8006cb2:	6a21      	ldr	r1, [r4, #32]
 8006cb4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006cb6:	47b0      	blx	r6
 8006cb8:	2800      	cmp	r0, #0
 8006cba:	dc06      	bgt.n	8006cca <__sflush_r+0xfe>
 8006cbc:	89a3      	ldrh	r3, [r4, #12]
 8006cbe:	f04f 30ff 	mov.w	r0, #4294967295
 8006cc2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006cc6:	81a3      	strh	r3, [r4, #12]
 8006cc8:	e78e      	b.n	8006be8 <__sflush_r+0x1c>
 8006cca:	4407      	add	r7, r0
 8006ccc:	eba8 0800 	sub.w	r8, r8, r0
 8006cd0:	e7e9      	b.n	8006ca6 <__sflush_r+0xda>
 8006cd2:	bf00      	nop
 8006cd4:	20400001 	.word	0x20400001

08006cd8 <_fflush_r>:
 8006cd8:	b538      	push	{r3, r4, r5, lr}
 8006cda:	690b      	ldr	r3, [r1, #16]
 8006cdc:	4605      	mov	r5, r0
 8006cde:	460c      	mov	r4, r1
 8006ce0:	b913      	cbnz	r3, 8006ce8 <_fflush_r+0x10>
 8006ce2:	2500      	movs	r5, #0
 8006ce4:	4628      	mov	r0, r5
 8006ce6:	bd38      	pop	{r3, r4, r5, pc}
 8006ce8:	b118      	cbz	r0, 8006cf2 <_fflush_r+0x1a>
 8006cea:	6983      	ldr	r3, [r0, #24]
 8006cec:	b90b      	cbnz	r3, 8006cf2 <_fflush_r+0x1a>
 8006cee:	f000 f887 	bl	8006e00 <__sinit>
 8006cf2:	4b14      	ldr	r3, [pc, #80]	; (8006d44 <_fflush_r+0x6c>)
 8006cf4:	429c      	cmp	r4, r3
 8006cf6:	d11b      	bne.n	8006d30 <_fflush_r+0x58>
 8006cf8:	686c      	ldr	r4, [r5, #4]
 8006cfa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d0ef      	beq.n	8006ce2 <_fflush_r+0xa>
 8006d02:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006d04:	07d0      	lsls	r0, r2, #31
 8006d06:	d404      	bmi.n	8006d12 <_fflush_r+0x3a>
 8006d08:	0599      	lsls	r1, r3, #22
 8006d0a:	d402      	bmi.n	8006d12 <_fflush_r+0x3a>
 8006d0c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006d0e:	f000 f915 	bl	8006f3c <__retarget_lock_acquire_recursive>
 8006d12:	4628      	mov	r0, r5
 8006d14:	4621      	mov	r1, r4
 8006d16:	f7ff ff59 	bl	8006bcc <__sflush_r>
 8006d1a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006d1c:	4605      	mov	r5, r0
 8006d1e:	07da      	lsls	r2, r3, #31
 8006d20:	d4e0      	bmi.n	8006ce4 <_fflush_r+0xc>
 8006d22:	89a3      	ldrh	r3, [r4, #12]
 8006d24:	059b      	lsls	r3, r3, #22
 8006d26:	d4dd      	bmi.n	8006ce4 <_fflush_r+0xc>
 8006d28:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006d2a:	f000 f908 	bl	8006f3e <__retarget_lock_release_recursive>
 8006d2e:	e7d9      	b.n	8006ce4 <_fflush_r+0xc>
 8006d30:	4b05      	ldr	r3, [pc, #20]	; (8006d48 <_fflush_r+0x70>)
 8006d32:	429c      	cmp	r4, r3
 8006d34:	d101      	bne.n	8006d3a <_fflush_r+0x62>
 8006d36:	68ac      	ldr	r4, [r5, #8]
 8006d38:	e7df      	b.n	8006cfa <_fflush_r+0x22>
 8006d3a:	4b04      	ldr	r3, [pc, #16]	; (8006d4c <_fflush_r+0x74>)
 8006d3c:	429c      	cmp	r4, r3
 8006d3e:	bf08      	it	eq
 8006d40:	68ec      	ldreq	r4, [r5, #12]
 8006d42:	e7da      	b.n	8006cfa <_fflush_r+0x22>
 8006d44:	080078b0 	.word	0x080078b0
 8006d48:	080078d0 	.word	0x080078d0
 8006d4c:	08007890 	.word	0x08007890

08006d50 <std>:
 8006d50:	2300      	movs	r3, #0
 8006d52:	b510      	push	{r4, lr}
 8006d54:	4604      	mov	r4, r0
 8006d56:	e9c0 3300 	strd	r3, r3, [r0]
 8006d5a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006d5e:	6083      	str	r3, [r0, #8]
 8006d60:	8181      	strh	r1, [r0, #12]
 8006d62:	6643      	str	r3, [r0, #100]	; 0x64
 8006d64:	81c2      	strh	r2, [r0, #14]
 8006d66:	6183      	str	r3, [r0, #24]
 8006d68:	4619      	mov	r1, r3
 8006d6a:	2208      	movs	r2, #8
 8006d6c:	305c      	adds	r0, #92	; 0x5c
 8006d6e:	f7fb fdff 	bl	8002970 <memset>
 8006d72:	4b05      	ldr	r3, [pc, #20]	; (8006d88 <std+0x38>)
 8006d74:	6224      	str	r4, [r4, #32]
 8006d76:	6263      	str	r3, [r4, #36]	; 0x24
 8006d78:	4b04      	ldr	r3, [pc, #16]	; (8006d8c <std+0x3c>)
 8006d7a:	62a3      	str	r3, [r4, #40]	; 0x28
 8006d7c:	4b04      	ldr	r3, [pc, #16]	; (8006d90 <std+0x40>)
 8006d7e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006d80:	4b04      	ldr	r3, [pc, #16]	; (8006d94 <std+0x44>)
 8006d82:	6323      	str	r3, [r4, #48]	; 0x30
 8006d84:	bd10      	pop	{r4, pc}
 8006d86:	bf00      	nop
 8006d88:	08007129 	.word	0x08007129
 8006d8c:	0800714b 	.word	0x0800714b
 8006d90:	08007183 	.word	0x08007183
 8006d94:	080071a7 	.word	0x080071a7

08006d98 <_cleanup_r>:
 8006d98:	4901      	ldr	r1, [pc, #4]	; (8006da0 <_cleanup_r+0x8>)
 8006d9a:	f000 b8af 	b.w	8006efc <_fwalk_reent>
 8006d9e:	bf00      	nop
 8006da0:	08006cd9 	.word	0x08006cd9

08006da4 <__sfmoreglue>:
 8006da4:	b570      	push	{r4, r5, r6, lr}
 8006da6:	2568      	movs	r5, #104	; 0x68
 8006da8:	1e4a      	subs	r2, r1, #1
 8006daa:	4355      	muls	r5, r2
 8006dac:	460e      	mov	r6, r1
 8006dae:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006db2:	f7ff faff 	bl	80063b4 <_malloc_r>
 8006db6:	4604      	mov	r4, r0
 8006db8:	b140      	cbz	r0, 8006dcc <__sfmoreglue+0x28>
 8006dba:	2100      	movs	r1, #0
 8006dbc:	e9c0 1600 	strd	r1, r6, [r0]
 8006dc0:	300c      	adds	r0, #12
 8006dc2:	60a0      	str	r0, [r4, #8]
 8006dc4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006dc8:	f7fb fdd2 	bl	8002970 <memset>
 8006dcc:	4620      	mov	r0, r4
 8006dce:	bd70      	pop	{r4, r5, r6, pc}

08006dd0 <__sfp_lock_acquire>:
 8006dd0:	4801      	ldr	r0, [pc, #4]	; (8006dd8 <__sfp_lock_acquire+0x8>)
 8006dd2:	f000 b8b3 	b.w	8006f3c <__retarget_lock_acquire_recursive>
 8006dd6:	bf00      	nop
 8006dd8:	200003f4 	.word	0x200003f4

08006ddc <__sfp_lock_release>:
 8006ddc:	4801      	ldr	r0, [pc, #4]	; (8006de4 <__sfp_lock_release+0x8>)
 8006dde:	f000 b8ae 	b.w	8006f3e <__retarget_lock_release_recursive>
 8006de2:	bf00      	nop
 8006de4:	200003f4 	.word	0x200003f4

08006de8 <__sinit_lock_acquire>:
 8006de8:	4801      	ldr	r0, [pc, #4]	; (8006df0 <__sinit_lock_acquire+0x8>)
 8006dea:	f000 b8a7 	b.w	8006f3c <__retarget_lock_acquire_recursive>
 8006dee:	bf00      	nop
 8006df0:	200003ef 	.word	0x200003ef

08006df4 <__sinit_lock_release>:
 8006df4:	4801      	ldr	r0, [pc, #4]	; (8006dfc <__sinit_lock_release+0x8>)
 8006df6:	f000 b8a2 	b.w	8006f3e <__retarget_lock_release_recursive>
 8006dfa:	bf00      	nop
 8006dfc:	200003ef 	.word	0x200003ef

08006e00 <__sinit>:
 8006e00:	b510      	push	{r4, lr}
 8006e02:	4604      	mov	r4, r0
 8006e04:	f7ff fff0 	bl	8006de8 <__sinit_lock_acquire>
 8006e08:	69a3      	ldr	r3, [r4, #24]
 8006e0a:	b11b      	cbz	r3, 8006e14 <__sinit+0x14>
 8006e0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e10:	f7ff bff0 	b.w	8006df4 <__sinit_lock_release>
 8006e14:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006e18:	6523      	str	r3, [r4, #80]	; 0x50
 8006e1a:	4b13      	ldr	r3, [pc, #76]	; (8006e68 <__sinit+0x68>)
 8006e1c:	4a13      	ldr	r2, [pc, #76]	; (8006e6c <__sinit+0x6c>)
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	62a2      	str	r2, [r4, #40]	; 0x28
 8006e22:	42a3      	cmp	r3, r4
 8006e24:	bf08      	it	eq
 8006e26:	2301      	moveq	r3, #1
 8006e28:	4620      	mov	r0, r4
 8006e2a:	bf08      	it	eq
 8006e2c:	61a3      	streq	r3, [r4, #24]
 8006e2e:	f000 f81f 	bl	8006e70 <__sfp>
 8006e32:	6060      	str	r0, [r4, #4]
 8006e34:	4620      	mov	r0, r4
 8006e36:	f000 f81b 	bl	8006e70 <__sfp>
 8006e3a:	60a0      	str	r0, [r4, #8]
 8006e3c:	4620      	mov	r0, r4
 8006e3e:	f000 f817 	bl	8006e70 <__sfp>
 8006e42:	2200      	movs	r2, #0
 8006e44:	2104      	movs	r1, #4
 8006e46:	60e0      	str	r0, [r4, #12]
 8006e48:	6860      	ldr	r0, [r4, #4]
 8006e4a:	f7ff ff81 	bl	8006d50 <std>
 8006e4e:	2201      	movs	r2, #1
 8006e50:	2109      	movs	r1, #9
 8006e52:	68a0      	ldr	r0, [r4, #8]
 8006e54:	f7ff ff7c 	bl	8006d50 <std>
 8006e58:	2202      	movs	r2, #2
 8006e5a:	2112      	movs	r1, #18
 8006e5c:	68e0      	ldr	r0, [r4, #12]
 8006e5e:	f7ff ff77 	bl	8006d50 <std>
 8006e62:	2301      	movs	r3, #1
 8006e64:	61a3      	str	r3, [r4, #24]
 8006e66:	e7d1      	b.n	8006e0c <__sinit+0xc>
 8006e68:	080073dc 	.word	0x080073dc
 8006e6c:	08006d99 	.word	0x08006d99

08006e70 <__sfp>:
 8006e70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e72:	4607      	mov	r7, r0
 8006e74:	f7ff ffac 	bl	8006dd0 <__sfp_lock_acquire>
 8006e78:	4b1e      	ldr	r3, [pc, #120]	; (8006ef4 <__sfp+0x84>)
 8006e7a:	681e      	ldr	r6, [r3, #0]
 8006e7c:	69b3      	ldr	r3, [r6, #24]
 8006e7e:	b913      	cbnz	r3, 8006e86 <__sfp+0x16>
 8006e80:	4630      	mov	r0, r6
 8006e82:	f7ff ffbd 	bl	8006e00 <__sinit>
 8006e86:	3648      	adds	r6, #72	; 0x48
 8006e88:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006e8c:	3b01      	subs	r3, #1
 8006e8e:	d503      	bpl.n	8006e98 <__sfp+0x28>
 8006e90:	6833      	ldr	r3, [r6, #0]
 8006e92:	b30b      	cbz	r3, 8006ed8 <__sfp+0x68>
 8006e94:	6836      	ldr	r6, [r6, #0]
 8006e96:	e7f7      	b.n	8006e88 <__sfp+0x18>
 8006e98:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006e9c:	b9d5      	cbnz	r5, 8006ed4 <__sfp+0x64>
 8006e9e:	4b16      	ldr	r3, [pc, #88]	; (8006ef8 <__sfp+0x88>)
 8006ea0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006ea4:	60e3      	str	r3, [r4, #12]
 8006ea6:	6665      	str	r5, [r4, #100]	; 0x64
 8006ea8:	f000 f847 	bl	8006f3a <__retarget_lock_init_recursive>
 8006eac:	f7ff ff96 	bl	8006ddc <__sfp_lock_release>
 8006eb0:	2208      	movs	r2, #8
 8006eb2:	4629      	mov	r1, r5
 8006eb4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006eb8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006ebc:	6025      	str	r5, [r4, #0]
 8006ebe:	61a5      	str	r5, [r4, #24]
 8006ec0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006ec4:	f7fb fd54 	bl	8002970 <memset>
 8006ec8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006ecc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006ed0:	4620      	mov	r0, r4
 8006ed2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006ed4:	3468      	adds	r4, #104	; 0x68
 8006ed6:	e7d9      	b.n	8006e8c <__sfp+0x1c>
 8006ed8:	2104      	movs	r1, #4
 8006eda:	4638      	mov	r0, r7
 8006edc:	f7ff ff62 	bl	8006da4 <__sfmoreglue>
 8006ee0:	4604      	mov	r4, r0
 8006ee2:	6030      	str	r0, [r6, #0]
 8006ee4:	2800      	cmp	r0, #0
 8006ee6:	d1d5      	bne.n	8006e94 <__sfp+0x24>
 8006ee8:	f7ff ff78 	bl	8006ddc <__sfp_lock_release>
 8006eec:	230c      	movs	r3, #12
 8006eee:	603b      	str	r3, [r7, #0]
 8006ef0:	e7ee      	b.n	8006ed0 <__sfp+0x60>
 8006ef2:	bf00      	nop
 8006ef4:	080073dc 	.word	0x080073dc
 8006ef8:	ffff0001 	.word	0xffff0001

08006efc <_fwalk_reent>:
 8006efc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f00:	4606      	mov	r6, r0
 8006f02:	4688      	mov	r8, r1
 8006f04:	2700      	movs	r7, #0
 8006f06:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006f0a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006f0e:	f1b9 0901 	subs.w	r9, r9, #1
 8006f12:	d505      	bpl.n	8006f20 <_fwalk_reent+0x24>
 8006f14:	6824      	ldr	r4, [r4, #0]
 8006f16:	2c00      	cmp	r4, #0
 8006f18:	d1f7      	bne.n	8006f0a <_fwalk_reent+0xe>
 8006f1a:	4638      	mov	r0, r7
 8006f1c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f20:	89ab      	ldrh	r3, [r5, #12]
 8006f22:	2b01      	cmp	r3, #1
 8006f24:	d907      	bls.n	8006f36 <_fwalk_reent+0x3a>
 8006f26:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006f2a:	3301      	adds	r3, #1
 8006f2c:	d003      	beq.n	8006f36 <_fwalk_reent+0x3a>
 8006f2e:	4629      	mov	r1, r5
 8006f30:	4630      	mov	r0, r6
 8006f32:	47c0      	blx	r8
 8006f34:	4307      	orrs	r7, r0
 8006f36:	3568      	adds	r5, #104	; 0x68
 8006f38:	e7e9      	b.n	8006f0e <_fwalk_reent+0x12>

08006f3a <__retarget_lock_init_recursive>:
 8006f3a:	4770      	bx	lr

08006f3c <__retarget_lock_acquire_recursive>:
 8006f3c:	4770      	bx	lr

08006f3e <__retarget_lock_release_recursive>:
 8006f3e:	4770      	bx	lr

08006f40 <__swhatbuf_r>:
 8006f40:	b570      	push	{r4, r5, r6, lr}
 8006f42:	460e      	mov	r6, r1
 8006f44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f48:	4614      	mov	r4, r2
 8006f4a:	2900      	cmp	r1, #0
 8006f4c:	461d      	mov	r5, r3
 8006f4e:	b096      	sub	sp, #88	; 0x58
 8006f50:	da07      	bge.n	8006f62 <__swhatbuf_r+0x22>
 8006f52:	2300      	movs	r3, #0
 8006f54:	602b      	str	r3, [r5, #0]
 8006f56:	89b3      	ldrh	r3, [r6, #12]
 8006f58:	061a      	lsls	r2, r3, #24
 8006f5a:	d410      	bmi.n	8006f7e <__swhatbuf_r+0x3e>
 8006f5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006f60:	e00e      	b.n	8006f80 <__swhatbuf_r+0x40>
 8006f62:	466a      	mov	r2, sp
 8006f64:	f000 f946 	bl	80071f4 <_fstat_r>
 8006f68:	2800      	cmp	r0, #0
 8006f6a:	dbf2      	blt.n	8006f52 <__swhatbuf_r+0x12>
 8006f6c:	9a01      	ldr	r2, [sp, #4]
 8006f6e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006f72:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006f76:	425a      	negs	r2, r3
 8006f78:	415a      	adcs	r2, r3
 8006f7a:	602a      	str	r2, [r5, #0]
 8006f7c:	e7ee      	b.n	8006f5c <__swhatbuf_r+0x1c>
 8006f7e:	2340      	movs	r3, #64	; 0x40
 8006f80:	2000      	movs	r0, #0
 8006f82:	6023      	str	r3, [r4, #0]
 8006f84:	b016      	add	sp, #88	; 0x58
 8006f86:	bd70      	pop	{r4, r5, r6, pc}

08006f88 <__smakebuf_r>:
 8006f88:	898b      	ldrh	r3, [r1, #12]
 8006f8a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006f8c:	079d      	lsls	r5, r3, #30
 8006f8e:	4606      	mov	r6, r0
 8006f90:	460c      	mov	r4, r1
 8006f92:	d507      	bpl.n	8006fa4 <__smakebuf_r+0x1c>
 8006f94:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006f98:	6023      	str	r3, [r4, #0]
 8006f9a:	6123      	str	r3, [r4, #16]
 8006f9c:	2301      	movs	r3, #1
 8006f9e:	6163      	str	r3, [r4, #20]
 8006fa0:	b002      	add	sp, #8
 8006fa2:	bd70      	pop	{r4, r5, r6, pc}
 8006fa4:	466a      	mov	r2, sp
 8006fa6:	ab01      	add	r3, sp, #4
 8006fa8:	f7ff ffca 	bl	8006f40 <__swhatbuf_r>
 8006fac:	9900      	ldr	r1, [sp, #0]
 8006fae:	4605      	mov	r5, r0
 8006fb0:	4630      	mov	r0, r6
 8006fb2:	f7ff f9ff 	bl	80063b4 <_malloc_r>
 8006fb6:	b948      	cbnz	r0, 8006fcc <__smakebuf_r+0x44>
 8006fb8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006fbc:	059a      	lsls	r2, r3, #22
 8006fbe:	d4ef      	bmi.n	8006fa0 <__smakebuf_r+0x18>
 8006fc0:	f023 0303 	bic.w	r3, r3, #3
 8006fc4:	f043 0302 	orr.w	r3, r3, #2
 8006fc8:	81a3      	strh	r3, [r4, #12]
 8006fca:	e7e3      	b.n	8006f94 <__smakebuf_r+0xc>
 8006fcc:	4b0d      	ldr	r3, [pc, #52]	; (8007004 <__smakebuf_r+0x7c>)
 8006fce:	62b3      	str	r3, [r6, #40]	; 0x28
 8006fd0:	89a3      	ldrh	r3, [r4, #12]
 8006fd2:	6020      	str	r0, [r4, #0]
 8006fd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006fd8:	81a3      	strh	r3, [r4, #12]
 8006fda:	9b00      	ldr	r3, [sp, #0]
 8006fdc:	6120      	str	r0, [r4, #16]
 8006fde:	6163      	str	r3, [r4, #20]
 8006fe0:	9b01      	ldr	r3, [sp, #4]
 8006fe2:	b15b      	cbz	r3, 8006ffc <__smakebuf_r+0x74>
 8006fe4:	4630      	mov	r0, r6
 8006fe6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006fea:	f000 f915 	bl	8007218 <_isatty_r>
 8006fee:	b128      	cbz	r0, 8006ffc <__smakebuf_r+0x74>
 8006ff0:	89a3      	ldrh	r3, [r4, #12]
 8006ff2:	f023 0303 	bic.w	r3, r3, #3
 8006ff6:	f043 0301 	orr.w	r3, r3, #1
 8006ffa:	81a3      	strh	r3, [r4, #12]
 8006ffc:	89a0      	ldrh	r0, [r4, #12]
 8006ffe:	4305      	orrs	r5, r0
 8007000:	81a5      	strh	r5, [r4, #12]
 8007002:	e7cd      	b.n	8006fa0 <__smakebuf_r+0x18>
 8007004:	08006d99 	.word	0x08006d99

08007008 <memmove>:
 8007008:	4288      	cmp	r0, r1
 800700a:	b510      	push	{r4, lr}
 800700c:	eb01 0402 	add.w	r4, r1, r2
 8007010:	d902      	bls.n	8007018 <memmove+0x10>
 8007012:	4284      	cmp	r4, r0
 8007014:	4623      	mov	r3, r4
 8007016:	d807      	bhi.n	8007028 <memmove+0x20>
 8007018:	1e43      	subs	r3, r0, #1
 800701a:	42a1      	cmp	r1, r4
 800701c:	d008      	beq.n	8007030 <memmove+0x28>
 800701e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007022:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007026:	e7f8      	b.n	800701a <memmove+0x12>
 8007028:	4601      	mov	r1, r0
 800702a:	4402      	add	r2, r0
 800702c:	428a      	cmp	r2, r1
 800702e:	d100      	bne.n	8007032 <memmove+0x2a>
 8007030:	bd10      	pop	{r4, pc}
 8007032:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007036:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800703a:	e7f7      	b.n	800702c <memmove+0x24>

0800703c <__malloc_lock>:
 800703c:	4801      	ldr	r0, [pc, #4]	; (8007044 <__malloc_lock+0x8>)
 800703e:	f7ff bf7d 	b.w	8006f3c <__retarget_lock_acquire_recursive>
 8007042:	bf00      	nop
 8007044:	200003f0 	.word	0x200003f0

08007048 <__malloc_unlock>:
 8007048:	4801      	ldr	r0, [pc, #4]	; (8007050 <__malloc_unlock+0x8>)
 800704a:	f7ff bf78 	b.w	8006f3e <__retarget_lock_release_recursive>
 800704e:	bf00      	nop
 8007050:	200003f0 	.word	0x200003f0

08007054 <_realloc_r>:
 8007054:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007056:	4607      	mov	r7, r0
 8007058:	4614      	mov	r4, r2
 800705a:	460e      	mov	r6, r1
 800705c:	b921      	cbnz	r1, 8007068 <_realloc_r+0x14>
 800705e:	4611      	mov	r1, r2
 8007060:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007064:	f7ff b9a6 	b.w	80063b4 <_malloc_r>
 8007068:	b922      	cbnz	r2, 8007074 <_realloc_r+0x20>
 800706a:	f7ff f957 	bl	800631c <_free_r>
 800706e:	4625      	mov	r5, r4
 8007070:	4628      	mov	r0, r5
 8007072:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007074:	f000 f8f2 	bl	800725c <_malloc_usable_size_r>
 8007078:	42a0      	cmp	r0, r4
 800707a:	d20f      	bcs.n	800709c <_realloc_r+0x48>
 800707c:	4621      	mov	r1, r4
 800707e:	4638      	mov	r0, r7
 8007080:	f7ff f998 	bl	80063b4 <_malloc_r>
 8007084:	4605      	mov	r5, r0
 8007086:	2800      	cmp	r0, #0
 8007088:	d0f2      	beq.n	8007070 <_realloc_r+0x1c>
 800708a:	4631      	mov	r1, r6
 800708c:	4622      	mov	r2, r4
 800708e:	f7fe fc71 	bl	8005974 <memcpy>
 8007092:	4631      	mov	r1, r6
 8007094:	4638      	mov	r0, r7
 8007096:	f7ff f941 	bl	800631c <_free_r>
 800709a:	e7e9      	b.n	8007070 <_realloc_r+0x1c>
 800709c:	4635      	mov	r5, r6
 800709e:	e7e7      	b.n	8007070 <_realloc_r+0x1c>

080070a0 <_raise_r>:
 80070a0:	291f      	cmp	r1, #31
 80070a2:	b538      	push	{r3, r4, r5, lr}
 80070a4:	4604      	mov	r4, r0
 80070a6:	460d      	mov	r5, r1
 80070a8:	d904      	bls.n	80070b4 <_raise_r+0x14>
 80070aa:	2316      	movs	r3, #22
 80070ac:	6003      	str	r3, [r0, #0]
 80070ae:	f04f 30ff 	mov.w	r0, #4294967295
 80070b2:	bd38      	pop	{r3, r4, r5, pc}
 80070b4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80070b6:	b112      	cbz	r2, 80070be <_raise_r+0x1e>
 80070b8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80070bc:	b94b      	cbnz	r3, 80070d2 <_raise_r+0x32>
 80070be:	4620      	mov	r0, r4
 80070c0:	f000 f830 	bl	8007124 <_getpid_r>
 80070c4:	462a      	mov	r2, r5
 80070c6:	4601      	mov	r1, r0
 80070c8:	4620      	mov	r0, r4
 80070ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80070ce:	f000 b817 	b.w	8007100 <_kill_r>
 80070d2:	2b01      	cmp	r3, #1
 80070d4:	d00a      	beq.n	80070ec <_raise_r+0x4c>
 80070d6:	1c59      	adds	r1, r3, #1
 80070d8:	d103      	bne.n	80070e2 <_raise_r+0x42>
 80070da:	2316      	movs	r3, #22
 80070dc:	6003      	str	r3, [r0, #0]
 80070de:	2001      	movs	r0, #1
 80070e0:	e7e7      	b.n	80070b2 <_raise_r+0x12>
 80070e2:	2400      	movs	r4, #0
 80070e4:	4628      	mov	r0, r5
 80070e6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80070ea:	4798      	blx	r3
 80070ec:	2000      	movs	r0, #0
 80070ee:	e7e0      	b.n	80070b2 <_raise_r+0x12>

080070f0 <raise>:
 80070f0:	4b02      	ldr	r3, [pc, #8]	; (80070fc <raise+0xc>)
 80070f2:	4601      	mov	r1, r0
 80070f4:	6818      	ldr	r0, [r3, #0]
 80070f6:	f7ff bfd3 	b.w	80070a0 <_raise_r>
 80070fa:	bf00      	nop
 80070fc:	2000000c 	.word	0x2000000c

08007100 <_kill_r>:
 8007100:	b538      	push	{r3, r4, r5, lr}
 8007102:	2300      	movs	r3, #0
 8007104:	4d06      	ldr	r5, [pc, #24]	; (8007120 <_kill_r+0x20>)
 8007106:	4604      	mov	r4, r0
 8007108:	4608      	mov	r0, r1
 800710a:	4611      	mov	r1, r2
 800710c:	602b      	str	r3, [r5, #0]
 800710e:	f7f9 ff62 	bl	8000fd6 <_kill>
 8007112:	1c43      	adds	r3, r0, #1
 8007114:	d102      	bne.n	800711c <_kill_r+0x1c>
 8007116:	682b      	ldr	r3, [r5, #0]
 8007118:	b103      	cbz	r3, 800711c <_kill_r+0x1c>
 800711a:	6023      	str	r3, [r4, #0]
 800711c:	bd38      	pop	{r3, r4, r5, pc}
 800711e:	bf00      	nop
 8007120:	200003f8 	.word	0x200003f8

08007124 <_getpid_r>:
 8007124:	f7f9 bf50 	b.w	8000fc8 <_getpid>

08007128 <__sread>:
 8007128:	b510      	push	{r4, lr}
 800712a:	460c      	mov	r4, r1
 800712c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007130:	f000 f89c 	bl	800726c <_read_r>
 8007134:	2800      	cmp	r0, #0
 8007136:	bfab      	itete	ge
 8007138:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800713a:	89a3      	ldrhlt	r3, [r4, #12]
 800713c:	181b      	addge	r3, r3, r0
 800713e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007142:	bfac      	ite	ge
 8007144:	6563      	strge	r3, [r4, #84]	; 0x54
 8007146:	81a3      	strhlt	r3, [r4, #12]
 8007148:	bd10      	pop	{r4, pc}

0800714a <__swrite>:
 800714a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800714e:	461f      	mov	r7, r3
 8007150:	898b      	ldrh	r3, [r1, #12]
 8007152:	4605      	mov	r5, r0
 8007154:	05db      	lsls	r3, r3, #23
 8007156:	460c      	mov	r4, r1
 8007158:	4616      	mov	r6, r2
 800715a:	d505      	bpl.n	8007168 <__swrite+0x1e>
 800715c:	2302      	movs	r3, #2
 800715e:	2200      	movs	r2, #0
 8007160:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007164:	f000 f868 	bl	8007238 <_lseek_r>
 8007168:	89a3      	ldrh	r3, [r4, #12]
 800716a:	4632      	mov	r2, r6
 800716c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007170:	81a3      	strh	r3, [r4, #12]
 8007172:	4628      	mov	r0, r5
 8007174:	463b      	mov	r3, r7
 8007176:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800717a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800717e:	f000 b817 	b.w	80071b0 <_write_r>

08007182 <__sseek>:
 8007182:	b510      	push	{r4, lr}
 8007184:	460c      	mov	r4, r1
 8007186:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800718a:	f000 f855 	bl	8007238 <_lseek_r>
 800718e:	1c43      	adds	r3, r0, #1
 8007190:	89a3      	ldrh	r3, [r4, #12]
 8007192:	bf15      	itete	ne
 8007194:	6560      	strne	r0, [r4, #84]	; 0x54
 8007196:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800719a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800719e:	81a3      	strheq	r3, [r4, #12]
 80071a0:	bf18      	it	ne
 80071a2:	81a3      	strhne	r3, [r4, #12]
 80071a4:	bd10      	pop	{r4, pc}

080071a6 <__sclose>:
 80071a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071aa:	f000 b813 	b.w	80071d4 <_close_r>
	...

080071b0 <_write_r>:
 80071b0:	b538      	push	{r3, r4, r5, lr}
 80071b2:	4604      	mov	r4, r0
 80071b4:	4608      	mov	r0, r1
 80071b6:	4611      	mov	r1, r2
 80071b8:	2200      	movs	r2, #0
 80071ba:	4d05      	ldr	r5, [pc, #20]	; (80071d0 <_write_r+0x20>)
 80071bc:	602a      	str	r2, [r5, #0]
 80071be:	461a      	mov	r2, r3
 80071c0:	f7f9 ff40 	bl	8001044 <_write>
 80071c4:	1c43      	adds	r3, r0, #1
 80071c6:	d102      	bne.n	80071ce <_write_r+0x1e>
 80071c8:	682b      	ldr	r3, [r5, #0]
 80071ca:	b103      	cbz	r3, 80071ce <_write_r+0x1e>
 80071cc:	6023      	str	r3, [r4, #0]
 80071ce:	bd38      	pop	{r3, r4, r5, pc}
 80071d0:	200003f8 	.word	0x200003f8

080071d4 <_close_r>:
 80071d4:	b538      	push	{r3, r4, r5, lr}
 80071d6:	2300      	movs	r3, #0
 80071d8:	4d05      	ldr	r5, [pc, #20]	; (80071f0 <_close_r+0x1c>)
 80071da:	4604      	mov	r4, r0
 80071dc:	4608      	mov	r0, r1
 80071de:	602b      	str	r3, [r5, #0]
 80071e0:	f7f9 ff4c 	bl	800107c <_close>
 80071e4:	1c43      	adds	r3, r0, #1
 80071e6:	d102      	bne.n	80071ee <_close_r+0x1a>
 80071e8:	682b      	ldr	r3, [r5, #0]
 80071ea:	b103      	cbz	r3, 80071ee <_close_r+0x1a>
 80071ec:	6023      	str	r3, [r4, #0]
 80071ee:	bd38      	pop	{r3, r4, r5, pc}
 80071f0:	200003f8 	.word	0x200003f8

080071f4 <_fstat_r>:
 80071f4:	b538      	push	{r3, r4, r5, lr}
 80071f6:	2300      	movs	r3, #0
 80071f8:	4d06      	ldr	r5, [pc, #24]	; (8007214 <_fstat_r+0x20>)
 80071fa:	4604      	mov	r4, r0
 80071fc:	4608      	mov	r0, r1
 80071fe:	4611      	mov	r1, r2
 8007200:	602b      	str	r3, [r5, #0]
 8007202:	f7f9 ff46 	bl	8001092 <_fstat>
 8007206:	1c43      	adds	r3, r0, #1
 8007208:	d102      	bne.n	8007210 <_fstat_r+0x1c>
 800720a:	682b      	ldr	r3, [r5, #0]
 800720c:	b103      	cbz	r3, 8007210 <_fstat_r+0x1c>
 800720e:	6023      	str	r3, [r4, #0]
 8007210:	bd38      	pop	{r3, r4, r5, pc}
 8007212:	bf00      	nop
 8007214:	200003f8 	.word	0x200003f8

08007218 <_isatty_r>:
 8007218:	b538      	push	{r3, r4, r5, lr}
 800721a:	2300      	movs	r3, #0
 800721c:	4d05      	ldr	r5, [pc, #20]	; (8007234 <_isatty_r+0x1c>)
 800721e:	4604      	mov	r4, r0
 8007220:	4608      	mov	r0, r1
 8007222:	602b      	str	r3, [r5, #0]
 8007224:	f7f9 ff44 	bl	80010b0 <_isatty>
 8007228:	1c43      	adds	r3, r0, #1
 800722a:	d102      	bne.n	8007232 <_isatty_r+0x1a>
 800722c:	682b      	ldr	r3, [r5, #0]
 800722e:	b103      	cbz	r3, 8007232 <_isatty_r+0x1a>
 8007230:	6023      	str	r3, [r4, #0]
 8007232:	bd38      	pop	{r3, r4, r5, pc}
 8007234:	200003f8 	.word	0x200003f8

08007238 <_lseek_r>:
 8007238:	b538      	push	{r3, r4, r5, lr}
 800723a:	4604      	mov	r4, r0
 800723c:	4608      	mov	r0, r1
 800723e:	4611      	mov	r1, r2
 8007240:	2200      	movs	r2, #0
 8007242:	4d05      	ldr	r5, [pc, #20]	; (8007258 <_lseek_r+0x20>)
 8007244:	602a      	str	r2, [r5, #0]
 8007246:	461a      	mov	r2, r3
 8007248:	f7f9 ff3c 	bl	80010c4 <_lseek>
 800724c:	1c43      	adds	r3, r0, #1
 800724e:	d102      	bne.n	8007256 <_lseek_r+0x1e>
 8007250:	682b      	ldr	r3, [r5, #0]
 8007252:	b103      	cbz	r3, 8007256 <_lseek_r+0x1e>
 8007254:	6023      	str	r3, [r4, #0]
 8007256:	bd38      	pop	{r3, r4, r5, pc}
 8007258:	200003f8 	.word	0x200003f8

0800725c <_malloc_usable_size_r>:
 800725c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007260:	1f18      	subs	r0, r3, #4
 8007262:	2b00      	cmp	r3, #0
 8007264:	bfbc      	itt	lt
 8007266:	580b      	ldrlt	r3, [r1, r0]
 8007268:	18c0      	addlt	r0, r0, r3
 800726a:	4770      	bx	lr

0800726c <_read_r>:
 800726c:	b538      	push	{r3, r4, r5, lr}
 800726e:	4604      	mov	r4, r0
 8007270:	4608      	mov	r0, r1
 8007272:	4611      	mov	r1, r2
 8007274:	2200      	movs	r2, #0
 8007276:	4d05      	ldr	r5, [pc, #20]	; (800728c <_read_r+0x20>)
 8007278:	602a      	str	r2, [r5, #0]
 800727a:	461a      	mov	r2, r3
 800727c:	f7f9 fec5 	bl	800100a <_read>
 8007280:	1c43      	adds	r3, r0, #1
 8007282:	d102      	bne.n	800728a <_read_r+0x1e>
 8007284:	682b      	ldr	r3, [r5, #0]
 8007286:	b103      	cbz	r3, 800728a <_read_r+0x1e>
 8007288:	6023      	str	r3, [r4, #0]
 800728a:	bd38      	pop	{r3, r4, r5, pc}
 800728c:	200003f8 	.word	0x200003f8

08007290 <floor>:
 8007290:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007294:	f3c1 580a 	ubfx	r8, r1, #20, #11
 8007298:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 800729c:	2e13      	cmp	r6, #19
 800729e:	4602      	mov	r2, r0
 80072a0:	460b      	mov	r3, r1
 80072a2:	4607      	mov	r7, r0
 80072a4:	460c      	mov	r4, r1
 80072a6:	4605      	mov	r5, r0
 80072a8:	dc34      	bgt.n	8007314 <floor+0x84>
 80072aa:	2e00      	cmp	r6, #0
 80072ac:	da15      	bge.n	80072da <floor+0x4a>
 80072ae:	a334      	add	r3, pc, #208	; (adr r3, 8007380 <floor+0xf0>)
 80072b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072b4:	f7f8 ff5a 	bl	800016c <__adddf3>
 80072b8:	2200      	movs	r2, #0
 80072ba:	2300      	movs	r3, #0
 80072bc:	f7f9 fb9c 	bl	80009f8 <__aeabi_dcmpgt>
 80072c0:	b140      	cbz	r0, 80072d4 <floor+0x44>
 80072c2:	2c00      	cmp	r4, #0
 80072c4:	da59      	bge.n	800737a <floor+0xea>
 80072c6:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80072ca:	ea57 0503 	orrs.w	r5, r7, r3
 80072ce:	d001      	beq.n	80072d4 <floor+0x44>
 80072d0:	2500      	movs	r5, #0
 80072d2:	4c2d      	ldr	r4, [pc, #180]	; (8007388 <floor+0xf8>)
 80072d4:	4623      	mov	r3, r4
 80072d6:	462f      	mov	r7, r5
 80072d8:	e025      	b.n	8007326 <floor+0x96>
 80072da:	4a2c      	ldr	r2, [pc, #176]	; (800738c <floor+0xfc>)
 80072dc:	fa42 f806 	asr.w	r8, r2, r6
 80072e0:	ea01 0208 	and.w	r2, r1, r8
 80072e4:	4302      	orrs	r2, r0
 80072e6:	d01e      	beq.n	8007326 <floor+0x96>
 80072e8:	a325      	add	r3, pc, #148	; (adr r3, 8007380 <floor+0xf0>)
 80072ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072ee:	f7f8 ff3d 	bl	800016c <__adddf3>
 80072f2:	2200      	movs	r2, #0
 80072f4:	2300      	movs	r3, #0
 80072f6:	f7f9 fb7f 	bl	80009f8 <__aeabi_dcmpgt>
 80072fa:	2800      	cmp	r0, #0
 80072fc:	d0ea      	beq.n	80072d4 <floor+0x44>
 80072fe:	2c00      	cmp	r4, #0
 8007300:	bfbe      	ittt	lt
 8007302:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8007306:	fa43 f606 	asrlt.w	r6, r3, r6
 800730a:	19a4      	addlt	r4, r4, r6
 800730c:	2500      	movs	r5, #0
 800730e:	ea24 0408 	bic.w	r4, r4, r8
 8007312:	e7df      	b.n	80072d4 <floor+0x44>
 8007314:	2e33      	cmp	r6, #51	; 0x33
 8007316:	dd0a      	ble.n	800732e <floor+0x9e>
 8007318:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800731c:	d103      	bne.n	8007326 <floor+0x96>
 800731e:	f7f8 ff25 	bl	800016c <__adddf3>
 8007322:	4607      	mov	r7, r0
 8007324:	460b      	mov	r3, r1
 8007326:	4638      	mov	r0, r7
 8007328:	4619      	mov	r1, r3
 800732a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800732e:	f04f 32ff 	mov.w	r2, #4294967295
 8007332:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 8007336:	fa22 f808 	lsr.w	r8, r2, r8
 800733a:	ea18 0f00 	tst.w	r8, r0
 800733e:	d0f2      	beq.n	8007326 <floor+0x96>
 8007340:	a30f      	add	r3, pc, #60	; (adr r3, 8007380 <floor+0xf0>)
 8007342:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007346:	f7f8 ff11 	bl	800016c <__adddf3>
 800734a:	2200      	movs	r2, #0
 800734c:	2300      	movs	r3, #0
 800734e:	f7f9 fb53 	bl	80009f8 <__aeabi_dcmpgt>
 8007352:	2800      	cmp	r0, #0
 8007354:	d0be      	beq.n	80072d4 <floor+0x44>
 8007356:	2c00      	cmp	r4, #0
 8007358:	da02      	bge.n	8007360 <floor+0xd0>
 800735a:	2e14      	cmp	r6, #20
 800735c:	d103      	bne.n	8007366 <floor+0xd6>
 800735e:	3401      	adds	r4, #1
 8007360:	ea25 0508 	bic.w	r5, r5, r8
 8007364:	e7b6      	b.n	80072d4 <floor+0x44>
 8007366:	2301      	movs	r3, #1
 8007368:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800736c:	fa03 f606 	lsl.w	r6, r3, r6
 8007370:	4435      	add	r5, r6
 8007372:	42bd      	cmp	r5, r7
 8007374:	bf38      	it	cc
 8007376:	18e4      	addcc	r4, r4, r3
 8007378:	e7f2      	b.n	8007360 <floor+0xd0>
 800737a:	2500      	movs	r5, #0
 800737c:	462c      	mov	r4, r5
 800737e:	e7a9      	b.n	80072d4 <floor+0x44>
 8007380:	8800759c 	.word	0x8800759c
 8007384:	7e37e43c 	.word	0x7e37e43c
 8007388:	bff00000 	.word	0xbff00000
 800738c:	000fffff 	.word	0x000fffff

08007390 <_init>:
 8007390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007392:	bf00      	nop
 8007394:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007396:	bc08      	pop	{r3}
 8007398:	469e      	mov	lr, r3
 800739a:	4770      	bx	lr

0800739c <_fini>:
 800739c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800739e:	bf00      	nop
 80073a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80073a2:	bc08      	pop	{r3}
 80073a4:	469e      	mov	lr, r3
 80073a6:	4770      	bx	lr
