tst r0, #31 
mvnne r1, r2 
add r1, r1, r2, asr #31 
mov r3, r1 
mvn r0, r3 
