#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55cd4a592fe0 .scope module, "BUF" "BUF" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
o0x7f88f8229018 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55cd4a549c80 .functor BUFZ 1, o0x7f88f8229018, C4<0>, C4<0>, C4<0>;
v0x55cd4a5aee80_0 .net "A", 0 0, o0x7f88f8229018;  0 drivers
v0x55cd4a5ab9e0_0 .net "Y", 0 0, L_0x55cd4a549c80;  1 drivers
S_0x55cd4a593160 .scope module, "DFF" "DFF" 2 25;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
o0x7f88f82290d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55cd4a5a8540_0 .net "C", 0 0, o0x7f88f82290d8;  0 drivers
o0x7f88f8229108 .functor BUFZ 1, C4<z>; HiZ drive
v0x55cd4a5a5040_0 .net "D", 0 0, o0x7f88f8229108;  0 drivers
v0x55cd4a5cf9f0_0 .var "Q", 0 0;
E_0x55cd4a593a40 .event posedge, v0x55cd4a5a8540_0;
S_0x55cd4a585470 .scope module, "NAND" "NAND" 2 13;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
o0x7f88f82291f8 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f88f8229228 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55cd4a5af2b0 .functor AND 1, o0x7f88f82291f8, o0x7f88f8229228, C4<1>, C4<1>;
L_0x55cd4a5af320 .functor NOT 1, L_0x55cd4a5af2b0, C4<0>, C4<0>, C4<0>;
v0x55cd4a5cfb10_0 .net "A", 0 0, o0x7f88f82291f8;  0 drivers
v0x55cd4a5cfbd0_0 .net "B", 0 0, o0x7f88f8229228;  0 drivers
v0x55cd4a5cfc90_0 .net "Y", 0 0, L_0x55cd4a5af320;  1 drivers
v0x55cd4a5cfd30_0 .net *"_s0", 0 0, L_0x55cd4a5af2b0;  1 drivers
S_0x55cd4a585640 .scope module, "NOR" "NOR" 2 19;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
o0x7f88f8229348 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f88f8229378 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55cd4a5d4640 .functor OR 1, o0x7f88f8229348, o0x7f88f8229378, C4<0>, C4<0>;
L_0x55cd4a5d4710 .functor NOT 1, L_0x55cd4a5d4640, C4<0>, C4<0>, C4<0>;
v0x55cd4a5cfe90_0 .net "A", 0 0, o0x7f88f8229348;  0 drivers
v0x55cd4a5cff50_0 .net "B", 0 0, o0x7f88f8229378;  0 drivers
v0x55cd4a5d0010_0 .net "Y", 0 0, L_0x55cd4a5d4710;  1 drivers
v0x55cd4a5d00b0_0 .net *"_s0", 0 0, L_0x55cd4a5d4640;  1 drivers
S_0x55cd4a58bcf0 .scope module, "NOT" "NOT" 2 7;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
o0x7f88f8229498 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55cd4a5d4800 .functor NOT 1, o0x7f88f8229498, C4<0>, C4<0>, C4<0>;
v0x55cd4a5d0210_0 .net "A", 0 0, o0x7f88f8229498;  0 drivers
v0x55cd4a5d02d0_0 .net "Y", 0 0, L_0x55cd4a5d4800;  1 drivers
S_0x55cd4a58bec0 .scope module, "modo16bits_tb" "modo16bits_tb" 3 7;
 .timescale 0 0;
v0x55cd4a5d4020_0 .net "clk_tb", 0 0, v0x55cd4a5d0670_0;  1 drivers
v0x55cd4a5d40e0_0 .net "d", 15 0, v0x55cd4a5d0750_0;  1 drivers
v0x55cd4a5d41f0_0 .net "enable_tb", 0 0, v0x55cd4a5d0830_0;  1 drivers
v0x55cd4a5d4290_0 .net "modo_tb", 1 0, v0x55cd4a5d08d0_0;  1 drivers
v0x55cd4a5d4330_0 .net "q", 15 0, L_0x55cd4a5d4c10;  1 drivers
v0x55cd4a5d4490_0 .net "rco_tb", 0 0, v0x55cd4a5d3580_0;  1 drivers
v0x55cd4a5d4530_0 .net "rst_tb", 0 0, v0x55cd4a5d0ba0_0;  1 drivers
S_0x55cd4a5d03f0 .scope module, "T1" "tester" 3 22, 4 1 0, S_0x55cd4a58bec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "rst"
    .port_info 2 /OUTPUT 1 "enable"
    .port_info 3 /OUTPUT 2 "modo"
    .port_info 4 /OUTPUT 16 "d"
    .port_info 5 /INPUT 16 "q"
    .port_info 6 /INPUT 1 "rco"
v0x55cd4a5d0670_0 .var "clk", 0 0;
v0x55cd4a5d0750_0 .var "d", 15 0;
v0x55cd4a5d0830_0 .var "enable", 0 0;
v0x55cd4a5d08d0_0 .var "modo", 1 0;
v0x55cd4a5d09b0_0 .net "q", 15 0, L_0x55cd4a5d4c10;  alias, 1 drivers
v0x55cd4a5d0ae0_0 .net "rco", 0 0, v0x55cd4a5d3580_0;  alias, 1 drivers
v0x55cd4a5d0ba0_0 .var "rst", 0 0;
S_0x55cd4a5d0d40 .scope module, "U1" "MODO_16bit" 3 12, 5 3 0, S_0x55cd4a58bec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /INPUT 2 "modo"
    .port_info 4 /INPUT 16 "d"
    .port_info 5 /OUTPUT 16 "q"
    .port_info 6 /OUTPUT 1 "rco"
v0x55cd4a5d37c0_0 .net "clk", 0 0, v0x55cd4a5d0670_0;  alias, 1 drivers
v0x55cd4a5d3880_0 .net "d", 15 0, v0x55cd4a5d0750_0;  alias, 1 drivers
v0x55cd4a5d3940_0 .net "enable", 0 0, v0x55cd4a5d0830_0;  alias, 1 drivers
v0x55cd4a5d3a10_0 .net "modo", 1 0, v0x55cd4a5d08d0_0;  alias, 1 drivers
v0x55cd4a5d3ab0_0 .net "q", 15 0, L_0x55cd4a5d4c10;  alias, 1 drivers
v0x55cd4a5d3b50_0 .net "rco", 0 0, v0x55cd4a5d3580_0;  alias, 1 drivers
v0x55cd4a5d3c40_0 .net "rco_1", 0 0, v0x55cd4a5d1750_0;  1 drivers
v0x55cd4a5d3d30_0 .net "rco_2", 0 0, v0x55cd4a5d2200_0;  1 drivers
v0x55cd4a5d3e20_0 .net "rco_3", 0 0, v0x55cd4a5d2c00_0;  1 drivers
v0x55cd4a5d3ec0_0 .net "rst", 0 0, v0x55cd4a5d0ba0_0;  alias, 1 drivers
L_0x55cd4a5d48a0 .part v0x55cd4a5d0750_0, 0, 4;
L_0x55cd4a5d4970 .part v0x55cd4a5d0750_0, 4, 4;
L_0x55cd4a5d4a40 .part v0x55cd4a5d0750_0, 8, 4;
L_0x55cd4a5d4b10 .part v0x55cd4a5d0750_0, 12, 4;
L_0x55cd4a5d4c10 .concat8 [ 4 4 4 4], v0x55cd4a5d1660_0, v0x55cd4a5d20d0_0, v0x55cd4a5d2ad0_0, v0x55cd4a5d34a0_0;
S_0x55cd4a5d0fe0 .scope module, "M0" "MODO" 5 18, 6 1 0, S_0x55cd4a5d0d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /INPUT 2 "modo"
    .port_info 4 /INPUT 4 "d"
    .port_info 5 /OUTPUT 4 "q"
    .port_info 6 /OUTPUT 1 "rco"
v0x55cd4a5d1340_0 .net "clk", 0 0, v0x55cd4a5d0670_0;  alias, 1 drivers
v0x55cd4a5d1400_0 .net "d", 3 0, L_0x55cd4a5d48a0;  1 drivers
v0x55cd4a5d14c0_0 .net "enable", 0 0, v0x55cd4a5d0830_0;  alias, 1 drivers
v0x55cd4a5d1590_0 .net "modo", 1 0, v0x55cd4a5d08d0_0;  alias, 1 drivers
v0x55cd4a5d1660_0 .var "q", 3 0;
v0x55cd4a5d1750_0 .var "rco", 0 0;
v0x55cd4a5d1810_0 .net "rst", 0 0, v0x55cd4a5d0ba0_0;  alias, 1 drivers
E_0x55cd4a5d1260 .event posedge, v0x55cd4a5d0670_0;
E_0x55cd4a5d12e0 .event edge, v0x55cd4a5d0ba0_0, v0x55cd4a5d08d0_0, v0x55cd4a5d0670_0;
S_0x55cd4a5d19b0 .scope module, "M1" "MODO" 5 27, 6 1 0, S_0x55cd4a5d0d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /INPUT 2 "modo"
    .port_info 4 /INPUT 4 "d"
    .port_info 5 /OUTPUT 4 "q"
    .port_info 6 /OUTPUT 1 "rco"
v0x55cd4a5d1d10_0 .net "clk", 0 0, v0x55cd4a5d1750_0;  alias, 1 drivers
v0x55cd4a5d1e00_0 .net "d", 3 0, L_0x55cd4a5d4970;  1 drivers
v0x55cd4a5d1ec0_0 .net "enable", 0 0, v0x55cd4a5d0830_0;  alias, 1 drivers
v0x55cd4a5d1fe0_0 .net "modo", 1 0, v0x55cd4a5d08d0_0;  alias, 1 drivers
v0x55cd4a5d20d0_0 .var "q", 3 0;
v0x55cd4a5d2200_0 .var "rco", 0 0;
v0x55cd4a5d22c0_0 .net "rst", 0 0, v0x55cd4a5d0ba0_0;  alias, 1 drivers
E_0x55cd4a5d1c50 .event posedge, v0x55cd4a5d1750_0;
E_0x55cd4a5d1cb0 .event edge, v0x55cd4a5d0ba0_0, v0x55cd4a5d08d0_0, v0x55cd4a5d1750_0;
S_0x55cd4a5d24d0 .scope module, "M2" "MODO" 5 36, 6 1 0, S_0x55cd4a5d0d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /INPUT 2 "modo"
    .port_info 4 /INPUT 4 "d"
    .port_info 5 /OUTPUT 4 "q"
    .port_info 6 /OUTPUT 1 "rco"
v0x55cd4a5d2810_0 .net "clk", 0 0, v0x55cd4a5d2200_0;  alias, 1 drivers
v0x55cd4a5d28d0_0 .net "d", 3 0, L_0x55cd4a5d4a40;  1 drivers
v0x55cd4a5d2990_0 .net "enable", 0 0, v0x55cd4a5d0830_0;  alias, 1 drivers
v0x55cd4a5d2a30_0 .net "modo", 1 0, v0x55cd4a5d08d0_0;  alias, 1 drivers
v0x55cd4a5d2ad0_0 .var "q", 3 0;
v0x55cd4a5d2c00_0 .var "rco", 0 0;
v0x55cd4a5d2cc0_0 .net "rst", 0 0, v0x55cd4a5d0ba0_0;  alias, 1 drivers
E_0x55cd4a5d2750 .event posedge, v0x55cd4a5d2200_0;
E_0x55cd4a5d27b0 .event edge, v0x55cd4a5d0ba0_0, v0x55cd4a5d08d0_0, v0x55cd4a5d2200_0;
S_0x55cd4a5d2e80 .scope module, "M3" "MODO" 5 45, 6 1 0, S_0x55cd4a5d0d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /INPUT 2 "modo"
    .port_info 4 /INPUT 4 "d"
    .port_info 5 /OUTPUT 4 "q"
    .port_info 6 /OUTPUT 1 "rco"
v0x55cd4a5d31e0_0 .net "clk", 0 0, v0x55cd4a5d2c00_0;  alias, 1 drivers
v0x55cd4a5d32a0_0 .net "d", 3 0, L_0x55cd4a5d4b10;  1 drivers
v0x55cd4a5d3360_0 .net "enable", 0 0, v0x55cd4a5d0830_0;  alias, 1 drivers
v0x55cd4a5d3400_0 .net "modo", 1 0, v0x55cd4a5d08d0_0;  alias, 1 drivers
v0x55cd4a5d34a0_0 .var "q", 3 0;
v0x55cd4a5d3580_0 .var "rco", 0 0;
v0x55cd4a5d3620_0 .net "rst", 0 0, v0x55cd4a5d0ba0_0;  alias, 1 drivers
E_0x55cd4a5d3100 .event posedge, v0x55cd4a5d2c00_0;
E_0x55cd4a5d3180 .event edge, v0x55cd4a5d0ba0_0, v0x55cd4a5d08d0_0, v0x55cd4a5d2c00_0;
    .scope S_0x55cd4a593160;
T_0 ;
    %wait E_0x55cd4a593a40;
    %load/vec4 v0x55cd4a5a5040_0;
    %assign/vec4 v0x55cd4a5cf9f0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55cd4a5d0fe0;
T_1 ;
    %wait E_0x55cd4a5d12e0;
    %load/vec4 v0x55cd4a5d1810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cd4a5d1750_0, 0;
    %load/vec4 v0x55cd4a5d1590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55cd4a5d1660_0, 0;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55cd4a5d1660_0, 0;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55cd4a5d1660_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x55cd4a5d1660_0, 0;
    %load/vec4 v0x55cd4a5d1340_0;
    %assign/vec4 v0x55cd4a5d1750_0, 0;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55cd4a5d0fe0;
T_2 ;
    %wait E_0x55cd4a5d1260;
    %load/vec4 v0x55cd4a5d1810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cd4a5d1750_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55cd4a5d14c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x55cd4a5d1590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.8;
T_2.4 ;
    %pushi/vec4 14, 0, 32;
    %load/vec4 v0x55cd4a5d1660_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %pad/s 1;
    %assign/vec4 v0x55cd4a5d1750_0, 0;
    %load/vec4 v0x55cd4a5d1660_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55cd4a5d1660_0, 0;
    %jmp T_2.8;
T_2.5 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55cd4a5d1660_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_2.11, 5;
    %load/vec4 v0x55cd4a5d1660_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x55cd4a5d1660_0, 0;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55cd4a5d1660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cd4a5d1750_0, 0;
T_2.12 ;
    %jmp T_2.8;
T_2.6 ;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55cd4a5d1660_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_2.13, 5;
    %load/vec4 v0x55cd4a5d1660_0;
    %subi 3, 0, 4;
    %assign/vec4 v0x55cd4a5d1660_0, 0;
    %jmp T_2.14;
T_2.13 ;
    %load/vec4 v0x55cd4a5d1660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %jmp T_2.18;
T_2.15 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x55cd4a5d1660_0, 0;
    %jmp T_2.18;
T_2.16 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x55cd4a5d1660_0, 0;
    %jmp T_2.18;
T_2.17 ;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x55cd4a5d1660_0, 0;
    %jmp T_2.18;
T_2.18 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cd4a5d1750_0, 0;
T_2.14 ;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v0x55cd4a5d1400_0;
    %assign/vec4 v0x55cd4a5d1660_0, 0;
    %load/vec4 v0x55cd4a5d1340_0;
    %assign/vec4 v0x55cd4a5d1750_0, 0;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55cd4a5d19b0;
T_3 ;
    %wait E_0x55cd4a5d1cb0;
    %load/vec4 v0x55cd4a5d22c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cd4a5d2200_0, 0;
    %load/vec4 v0x55cd4a5d1fe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55cd4a5d20d0_0, 0;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55cd4a5d20d0_0, 0;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55cd4a5d20d0_0, 0;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x55cd4a5d20d0_0, 0;
    %load/vec4 v0x55cd4a5d1d10_0;
    %assign/vec4 v0x55cd4a5d2200_0, 0;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55cd4a5d19b0;
T_4 ;
    %wait E_0x55cd4a5d1c50;
    %load/vec4 v0x55cd4a5d22c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cd4a5d2200_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55cd4a5d1ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55cd4a5d1fe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.4 ;
    %pushi/vec4 14, 0, 32;
    %load/vec4 v0x55cd4a5d20d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.10, 8;
T_4.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.10, 8;
 ; End of false expr.
    %blend;
T_4.10;
    %pad/s 1;
    %assign/vec4 v0x55cd4a5d2200_0, 0;
    %load/vec4 v0x55cd4a5d20d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55cd4a5d20d0_0, 0;
    %jmp T_4.8;
T_4.5 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55cd4a5d20d0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_4.11, 5;
    %load/vec4 v0x55cd4a5d20d0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x55cd4a5d20d0_0, 0;
    %jmp T_4.12;
T_4.11 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55cd4a5d20d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cd4a5d2200_0, 0;
T_4.12 ;
    %jmp T_4.8;
T_4.6 ;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55cd4a5d20d0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_4.13, 5;
    %load/vec4 v0x55cd4a5d20d0_0;
    %subi 3, 0, 4;
    %assign/vec4 v0x55cd4a5d20d0_0, 0;
    %jmp T_4.14;
T_4.13 ;
    %load/vec4 v0x55cd4a5d20d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %jmp T_4.18;
T_4.15 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x55cd4a5d20d0_0, 0;
    %jmp T_4.18;
T_4.16 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x55cd4a5d20d0_0, 0;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x55cd4a5d20d0_0, 0;
    %jmp T_4.18;
T_4.18 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cd4a5d2200_0, 0;
T_4.14 ;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x55cd4a5d1e00_0;
    %assign/vec4 v0x55cd4a5d20d0_0, 0;
    %load/vec4 v0x55cd4a5d1d10_0;
    %assign/vec4 v0x55cd4a5d2200_0, 0;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55cd4a5d24d0;
T_5 ;
    %wait E_0x55cd4a5d27b0;
    %load/vec4 v0x55cd4a5d2cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cd4a5d2c00_0, 0;
    %load/vec4 v0x55cd4a5d2a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55cd4a5d2ad0_0, 0;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55cd4a5d2ad0_0, 0;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55cd4a5d2ad0_0, 0;
    %jmp T_5.6;
T_5.5 ;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x55cd4a5d2ad0_0, 0;
    %load/vec4 v0x55cd4a5d2810_0;
    %assign/vec4 v0x55cd4a5d2c00_0, 0;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55cd4a5d24d0;
T_6 ;
    %wait E_0x55cd4a5d2750;
    %load/vec4 v0x55cd4a5d2cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cd4a5d2c00_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55cd4a5d2990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55cd4a5d2a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %pushi/vec4 14, 0, 32;
    %load/vec4 v0x55cd4a5d2ad0_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.10, 8;
T_6.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.10, 8;
 ; End of false expr.
    %blend;
T_6.10;
    %pad/s 1;
    %assign/vec4 v0x55cd4a5d2c00_0, 0;
    %load/vec4 v0x55cd4a5d2ad0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55cd4a5d2ad0_0, 0;
    %jmp T_6.8;
T_6.5 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55cd4a5d2ad0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_6.11, 5;
    %load/vec4 v0x55cd4a5d2ad0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x55cd4a5d2ad0_0, 0;
    %jmp T_6.12;
T_6.11 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55cd4a5d2ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cd4a5d2c00_0, 0;
T_6.12 ;
    %jmp T_6.8;
T_6.6 ;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55cd4a5d2ad0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_6.13, 5;
    %load/vec4 v0x55cd4a5d2ad0_0;
    %subi 3, 0, 4;
    %assign/vec4 v0x55cd4a5d2ad0_0, 0;
    %jmp T_6.14;
T_6.13 ;
    %load/vec4 v0x55cd4a5d2ad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %jmp T_6.18;
T_6.15 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x55cd4a5d2ad0_0, 0;
    %jmp T_6.18;
T_6.16 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x55cd4a5d2ad0_0, 0;
    %jmp T_6.18;
T_6.17 ;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x55cd4a5d2ad0_0, 0;
    %jmp T_6.18;
T_6.18 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cd4a5d2c00_0, 0;
T_6.14 ;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x55cd4a5d28d0_0;
    %assign/vec4 v0x55cd4a5d2ad0_0, 0;
    %load/vec4 v0x55cd4a5d2810_0;
    %assign/vec4 v0x55cd4a5d2c00_0, 0;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55cd4a5d2e80;
T_7 ;
    %wait E_0x55cd4a5d3180;
    %load/vec4 v0x55cd4a5d3620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cd4a5d3580_0, 0;
    %load/vec4 v0x55cd4a5d3400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55cd4a5d34a0_0, 0;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55cd4a5d34a0_0, 0;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55cd4a5d34a0_0, 0;
    %jmp T_7.6;
T_7.5 ;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x55cd4a5d34a0_0, 0;
    %load/vec4 v0x55cd4a5d31e0_0;
    %assign/vec4 v0x55cd4a5d3580_0, 0;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55cd4a5d2e80;
T_8 ;
    %wait E_0x55cd4a5d3100;
    %load/vec4 v0x55cd4a5d3620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cd4a5d3580_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55cd4a5d3360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x55cd4a5d3400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %jmp T_8.8;
T_8.4 ;
    %pushi/vec4 14, 0, 32;
    %load/vec4 v0x55cd4a5d34a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_8.10, 8;
T_8.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.10, 8;
 ; End of false expr.
    %blend;
T_8.10;
    %pad/s 1;
    %assign/vec4 v0x55cd4a5d3580_0, 0;
    %load/vec4 v0x55cd4a5d34a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55cd4a5d34a0_0, 0;
    %jmp T_8.8;
T_8.5 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55cd4a5d34a0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_8.11, 5;
    %load/vec4 v0x55cd4a5d34a0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x55cd4a5d34a0_0, 0;
    %jmp T_8.12;
T_8.11 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55cd4a5d34a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cd4a5d3580_0, 0;
T_8.12 ;
    %jmp T_8.8;
T_8.6 ;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55cd4a5d34a0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_8.13, 5;
    %load/vec4 v0x55cd4a5d34a0_0;
    %subi 3, 0, 4;
    %assign/vec4 v0x55cd4a5d34a0_0, 0;
    %jmp T_8.14;
T_8.13 ;
    %load/vec4 v0x55cd4a5d34a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %jmp T_8.18;
T_8.15 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x55cd4a5d34a0_0, 0;
    %jmp T_8.18;
T_8.16 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x55cd4a5d34a0_0, 0;
    %jmp T_8.18;
T_8.17 ;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x55cd4a5d34a0_0, 0;
    %jmp T_8.18;
T_8.18 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cd4a5d3580_0, 0;
T_8.14 ;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v0x55cd4a5d32a0_0;
    %assign/vec4 v0x55cd4a5d34a0_0, 0;
    %load/vec4 v0x55cd4a5d31e0_0;
    %assign/vec4 v0x55cd4a5d3580_0, 0;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55cd4a5d03f0;
T_9 ;
    %vpi_call 4 15 "$monitor", "clk = %b, rst = %b, enable = %b, modo = %b, d = %b, q = %b, rco = %b", v0x55cd4a5d0670_0, v0x55cd4a5d0ba0_0, v0x55cd4a5d0830_0, v0x55cd4a5d08d0_0, v0x55cd4a5d0750_0, v0x55cd4a5d09b0_0, v0x55cd4a5d0ae0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cd4a5d0670_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55cd4a5d08d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cd4a5d0830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cd4a5d0ba0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cd4a5d0ba0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55cd4a5d0750_0, 0, 16;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55cd4a5d08d0_0, 0, 2;
    %delay 4, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55cd4a5d08d0_0, 0, 2;
    %delay 2048, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cd4a5d0ba0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cd4a5d0ba0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cd4a5d0830_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cd4a5d0830_0, 0, 1;
    %delay 131072, 0;
    %delay 100, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55cd4a5d08d0_0, 0, 2;
    %delay 2048, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55cd4a5d08d0_0, 0, 2;
    %delay 2048, 0;
    %pushi/vec4 2048, 0, 16;
    %store/vec4 v0x55cd4a5d0750_0, 0, 16;
    %delay 6, 0;
    %pushi/vec4 4096, 0, 16;
    %store/vec4 v0x55cd4a5d0750_0, 0, 16;
    %delay 6, 0;
    %pushi/vec4 8192, 0, 16;
    %store/vec4 v0x55cd4a5d0750_0, 0, 16;
    %delay 6, 0;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v0x55cd4a5d0750_0, 0, 16;
    %delay 6, 0;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x55cd4a5d0750_0, 0, 16;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55cd4a5d08d0_0, 0, 2;
    %delay 2048, 0;
    %delay 4, 0;
    %vpi_call 4 45 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x55cd4a5d03f0;
T_10 ;
    %delay 1, 0;
    %load/vec4 v0x55cd4a5d0670_0;
    %nor/r;
    %store/vec4 v0x55cd4a5d0670_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55cd4a58bec0;
T_11 ;
    %vpi_call 3 33 "$dumpfile", "resultados16.vcd" {0 0 0};
    %vpi_call 3 34 "$dumpvars", 32'sb11111111111111111111111111111111, S_0x55cd4a58bec0 {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./cmos_cells.v";
    "modo16bits_tb.v";
    "./modo16bits_tester.v";
    "./modo16bits.v";
    "./modoContador.v";
