#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Apr 25 11:55:48 2024
# Process ID: 11456
# Current directory: C:/Users/hp/Downloads/nano/Lab 9/Lab 9
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3756 C:\Users\hp\Downloads\nano\Lab 9\Lab 9\Lab 9.xpr
# Log file: C:/Users/hp/Downloads/nano/Lab 9/Lab 9/vivado.log
# Journal file: C:/Users/hp/Downloads/nano/Lab 9/Lab 9\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 950.438 ; gain = 201.785
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 25 11:58:01 2024...
ting synth_design
Using part: xc7a35tcpg236-1
Top: NanoProcessor
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1030.375 ; gain = 79.281
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'NanoProcessor' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:46]
INFO: [Synth 8-3491] module 'PC' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/PC.vhd:34' bound to instance 'PC_0' of component 'PC' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:157]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/PC.vhd:41]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/D_FF.vhd:34' bound to instance 'D_FF0' of component 'D_FF' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/PC.vhd:55]
INFO: [Synth 8-638] synthesizing module 'D_FF' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/D_FF.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (1#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/D_FF.vhd:42]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/D_FF.vhd:34' bound to instance 'D_FF1' of component 'D_FF' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/PC.vhd:62]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/D_FF.vhd:34' bound to instance 'D_FF2' of component 'D_FF' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/PC.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'PC' (2#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/PC.vhd:41]
INFO: [Synth 8-3491] module 'Adder_3bit' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Adder_3bit.vhd:34' bound to instance 'Adder_3bit_0' of component 'Adder_3bit' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:164]
INFO: [Synth 8-638] synthesizing module 'Adder_3bit' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Adder_3bit.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Adder_3bit.vhd:57]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:56]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (3#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'FA' (4#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Adder_3bit.vhd:64]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Adder_3bit.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Adder_3bit' (5#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Adder_3bit.vhd:42]
INFO: [Synth 8-3491] module 'Mux_2_way_3_bit' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_2_way_3_bit.vhd:34' bound to instance 'Mux_2_way_3_bit_0' of component 'Mux_2_way_3_bit' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:171]
INFO: [Synth 8-638] synthesizing module 'Mux_2_way_3_bit' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_2_way_3_bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_way_3_bit' (6#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_2_way_3_bit.vhd:41]
INFO: [Synth 8-3491] module 'ROM' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/ROM.vhd:34' bound to instance 'ROM_0' of component 'ROM' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:178]
INFO: [Synth 8-638] synthesizing module 'ROM' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/ROM.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ROM' (7#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/ROM.vhd:39]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Instruction_Decoder.vhd:34' bound to instance 'Instruction_Decoder_0' of component 'Instruction_Decoder' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:183]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Instruction_Decoder.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (8#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Instruction_Decoder.vhd:47]
INFO: [Synth 8-3491] module 'Mux_2_way_4_bit' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_2_way_4_bit.vhd:34' bound to instance 'Mux_2_way_4_bit_0' of component 'Mux_2_way_4_bit' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:196]
INFO: [Synth 8-638] synthesizing module 'Mux_2_way_4_bit' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_2_way_4_bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_way_4_bit' (9#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_2_way_4_bit.vhd:41]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Register_Bank.vhd:34' bound to instance 'Register_Bank_0' of component 'Register_Bank' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:203]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Register_Bank.vhd:49]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Decoder_3_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Register_Bank.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Decoder_3_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Decoder_3_8.vhd:55]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (10#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Decoder_3_8.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (11#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Decoder_3_8.vhd:40]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_0' of component 'Reg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Register_Bank.vhd:76]
INFO: [Synth 8-638] synthesizing module 'Reg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Reg' (12#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_1' of component 'Reg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Register_Bank.vhd:84]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_2' of component 'Reg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Register_Bank.vhd:92]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_3' of component 'Reg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Register_Bank.vhd:100]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_4' of component 'Reg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Register_Bank.vhd:108]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_5' of component 'Reg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Register_Bank.vhd:116]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_6' of component 'Reg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Register_Bank.vhd:124]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_7' of component 'Reg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Register_Bank.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (13#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Register_Bank.vhd:49]
INFO: [Synth 8-3491] module 'R7_7_seg' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/R7_7_seg.vhd:34' bound to instance 'R7_7_seg_0' of component 'R7_7_seg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:218]
INFO: [Synth 8-638] synthesizing module 'R7_7_seg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/R7_7_seg.vhd:42]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/LUT_16_7.vhd:34' bound to instance 'LUT_0' of component 'LUT_16_7' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/R7_7_seg.vhd:51]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/LUT_16_7.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (14#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/LUT_16_7.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'R7_7_seg' (15#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/R7_7_seg.vhd:42]
INFO: [Synth 8-3491] module 'Mux_8_way_4_bit' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_way_4_bit.vhd:34' bound to instance 'Mux_8_way_4_bit_0' of component 'Mux_8_way_4_bit' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:226]
INFO: [Synth 8-638] synthesizing module 'Mux_8_way_4_bit' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_way_4_bit.vhd:47]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_0' of component 'Mux_8_to_1' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_way_4_bit.vhd:60]
INFO: [Synth 8-638] synthesizing module 'Mux_8_to_1' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Decoder_3_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_to_1.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_to_1' (16#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_1' of component 'Mux_8_to_1' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_way_4_bit.vhd:74]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_2' of component 'Mux_8_to_1' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_way_4_bit.vhd:88]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_3' of component 'Mux_8_to_1' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_way_4_bit.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_way_4_bit' (17#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_way_4_bit.vhd:47]
INFO: [Synth 8-3491] module 'Mux_8_way_4_bit' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_way_4_bit.vhd:34' bound to instance 'Mux_8_way_4_bit_1' of component 'Mux_8_way_4_bit' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:240]
INFO: [Synth 8-3491] module 'Add_Sub_4bit' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Add_Sub_4bit.vhd:34' bound to instance 'Add_Sub_4bit_0' of component 'Add_Sub_4bit' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:253]
INFO: [Synth 8-638] synthesizing module 'Add_Sub_4bit' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Add_Sub_4bit.vhd:46]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Add_Sub_4bit.vhd:64]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Add_Sub_4bit.vhd:71]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Add_Sub_4bit.vhd:79]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Add_Sub_4bit.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'Add_Sub_4bit' (18#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Add_Sub_4bit.vhd:46]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clk_0' of component 'Slow_Clk' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:264]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (19#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'NanoProcessor' (20#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:46]
WARNING: [Synth 8-3331] design R7_7_seg has unconnected port Clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1075.043 ; gain = 123.949
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1075.043 ; gain = 123.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1075.043 ; gain = 123.949
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc]
Finished Parsing XDC File [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1431.621 ; gain = 480.527
86 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1431.621 ; gain = 480.527
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 25 11:57:35 2024...
